###################################################################

# Created by write_sdc for scenario [FUNC_WORST] on Fri Oct 28 04:14:44 2022

###################################################################
set sdc_version 2.1

set_units -time ps -resistance kOhm -capacitance fF -voltage V -current mA
#set_operating_conditions -analysis_type on_chip_variation typical_1.00 -library lib224_b15_7t_108pp_base_hp_psss_0p765v_125c_tttt_ctyp_ccslnt
set_max_fanout 16 [current_design]
set_max_transition 200 [current_design]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports rst_ni_PAD]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports fetch_enable_i_PAD]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports en_ifetch_i_PAD]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports spi_sclk_PAD]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports spi_cs_PAD]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports spi_sdi0_PAD]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports spi_sdi1_PAD]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports spi_sdi2_PAD]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports spi_sdi3_PAD]
set_load -pin_load 5.078 [get_ports {spi_mode_PAD[1]}]
set_load -pin_load 5.078 [get_ports {spi_mode_PAD[0]}]
set_load -pin_load 5.078 [get_ports spi_sdo0_PAD]
set_load -pin_load 5.078 [get_ports spi_sdo1_PAD]
set_load -pin_load 5.078 [get_ports spi_sdo2_PAD]
set_load -pin_load 5.078 [get_ports spi_sdo3_PAD]
set_load -pin_load 5.078 [get_ports {gpio_o_PAD[31]}]
set_load -pin_load 5.078 [get_ports {gpio_o_PAD[30]}]
set_load -pin_load 5.078 [get_ports {gpio_o_PAD[29]}]
set_load -pin_load 5.078 [get_ports {gpio_o_PAD[28]}]
set_load -pin_load 5.078 [get_ports {gpio_o_PAD[27]}]
set_load -pin_load 5.078 [get_ports {gpio_o_PAD[26]}]
set_load -pin_load 5.078 [get_ports {gpio_o_PAD[25]}]
set_load -pin_load 5.078 [get_ports {gpio_o_PAD[24]}]
set_load -pin_load 5.078 [get_ports {gpio_o_PAD[23]}]
set_load -pin_load 5.078 [get_ports {gpio_o_PAD[22]}]
set_load -pin_load 5.078 [get_ports {gpio_o_PAD[21]}]
set_load -pin_load 5.078 [get_ports {gpio_o_PAD[20]}]
set_load -pin_load 5.078 [get_ports {gpio_o_PAD[19]}]
set_load -pin_load 5.078 [get_ports {gpio_o_PAD[18]}]
set_load -pin_load 5.078 [get_ports {gpio_o_PAD[17]}]
set_load -pin_load 5.078 [get_ports {gpio_o_PAD[16]}]
set_load -pin_load 5.078 [get_ports {gpio_o_PAD[15]}]
set_load -pin_load 5.078 [get_ports {gpio_o_PAD[14]}]
set_load -pin_load 5.078 [get_ports {gpio_o_PAD[13]}]
set_load -pin_load 5.078 [get_ports {gpio_o_PAD[12]}]
set_load -pin_load 5.078 [get_ports {gpio_o_PAD[11]}]
set_load -pin_load 5.078 [get_ports {gpio_o_PAD[10]}]
set_load -pin_load 5.078 [get_ports {gpio_o_PAD[9]}]
set_load -pin_load 5.078 [get_ports {gpio_o_PAD[8]}]
set_load -pin_load 5.078 [get_ports {gpio_o_PAD[7]}]
set_load -pin_load 5.078 [get_ports {gpio_o_PAD[6]}]
set_load -pin_load 5.078 [get_ports {gpio_o_PAD[5]}]
set_load -pin_load 5.078 [get_ports {gpio_o_PAD[4]}]
set_load -pin_load 5.078 [get_ports {gpio_o_PAD[3]}]
set_load -pin_load 5.078 [get_ports {gpio_o_PAD[2]}]
set_load -pin_load 5.078 [get_ports {gpio_o_PAD[1]}]
set_load -pin_load 5.078 [get_ports {gpio_o_PAD[0]}]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_tx_data_valid_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg0_reg_0__u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg0_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_xbar_main_u_s1n_6_gen_err_resp_err_resp_err_rsp_pending_reg_u_top_core_u_xbar_main_u_s1n_10_gen_err_resp_err_resp_err_rsp_pending_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_xbar_main_u_s1n_11_gen_err_resp_err_resp_err_source_reg_4__u_top_core_u_xbar_main_u_s1n_11_gen_err_resp_err_resp_err_source_reg_7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_xbar_main_u_s1n_11_gen_err_resp_err_resp_err_size_reg_0__u_top_core_u_xbar_main_u_s1n_11_gen_err_resp_err_resp_err_source_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_xbar_main_u_s1n_11_gen_err_resp_err_resp_err_opcode_reg_0__u_top_core_u_xbar_main_u_s1n_11_gen_err_resp_err_resp_err_opcode_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_25__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_23__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_24_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_21__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_22_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_19__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_20_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_17__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_18_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_15__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_16_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_13__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_14_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_11__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_12_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_9__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_10_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_7__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_8_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_4__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_6_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_0__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_empty_synch_d_out_reg_6__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_empty_synch_d_out_reg_7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_empty_synch_d_out_reg_4__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_empty_synch_d_out_reg_5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_empty_synch_d_out_reg_0__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_empty_synch_d_out_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_6__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_4__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_0__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_xbar_main_u_s1n_11_gen_err_resp_err_resp_err_source_reg_5__u_top_core_u_xbar_main_u_s1n_11_gen_err_resp_err_resp_err_source_reg_6_]
#set_max_time_borrow 0 [get_cells u_top_core_u_xbar_main_u_s1n_11_gen_err_resp_err_resp_err_source_reg_1__u_top_core_u_xbar_main_u_s1n_11_gen_err_resp_err_resp_err_source_reg_2_]
#set_max_time_borrow 0 [get_cells u_top_core_u_xbar_main_u_s1n_11_gen_err_resp_err_resp_err_instr_type_reg_2__u_top_core_u_xbar_main_u_s1n_11_gen_err_resp_err_resp_err_source_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_xbar_main_u_s1n_10_gen_err_resp_err_resp_err_size_reg_1__u_top_core_u_xbar_main_u_s1n_11_gen_err_resp_err_resp_err_instr_type_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_xbar_main_u_s1n_10_gen_err_resp_err_resp_err_instr_type_reg_2__u_top_core_u_xbar_main_u_s1n_10_gen_err_resp_err_resp_err_size_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_full_latched_full_s_reg_u_top_core_u_xbar_main_u_s1n_10_gen_err_resp_err_resp_err_instr_type_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_full_full_synch_d_middle_reg_0__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_full_full_synch_d_out_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_xbar_main_u_s1n_11_dev_select_outstanding_reg_1__u_top_core_u_xbar_main_u_s1n_11_gen_err_resp_err_resp_err_req_pending_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_xbar_main_u_s1n_10_gen_err_resp_err_resp_err_opcode_reg_1__u_top_core_u_xbar_main_u_s1n_11_dev_select_outstanding_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_xbar_main_u_s1n_6_gen_err_resp_err_resp_err_size_reg_1__u_top_core_u_xbar_main_u_s1n_10_gen_err_resp_err_resp_err_opcode_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_xbar_main_u_s1n_6_gen_err_resp_err_resp_err_opcode_reg_1__u_top_core_u_xbar_main_u_s1n_6_gen_err_resp_err_resp_err_size_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_xbar_main_u_s1n_6_gen_err_resp_err_resp_err_instr_type_reg_1__u_top_core_u_xbar_main_u_s1n_6_gen_err_resp_err_resp_err_instr_type_reg_2_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_syncro_valid_reg_reg_1__u_top_core_u_spi_device_tlul_u_syncro_valid_reg_reg_2_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_syncro_rdwr_reg_reg_1__u_top_core_u_spi_device_tlul_u_syncro_valid_reg_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_we_reg_u_top_core_u_spi_device_tlul_u_syncro_rdwr_reg_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_29__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_30_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_27__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_28_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_5__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_26_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_2__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_u_tlul_adapter_host_g_multiple_reqs_source_q_reg_0__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_u_tlul_adapter_host_intg_err_q_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_state_reg_0__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_state_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_tx_counter_reg_5__u_top_core_u_spi_device_tlul_u_device_sm_tx_counter_reg_6_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_29__u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_30_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_ctrl_data_tx_ready_reg_u_top_core_u_spi_device_tlul_u_device_sm_tx_counter_upd_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_empty_synch_d_out_reg_6__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_empty_synch_d_out_reg_7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_empty_synch_d_out_reg_4__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_empty_synch_d_out_reg_5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_empty_synch_d_out_reg_0__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_empty_synch_d_out_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_6__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_4__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_state_reg_0__u_top_core_u_spi_device_tlul_u_device_sm_state_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_full_full_synch_d_out_reg_0__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_full_latched_full_s_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_28__u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_26__u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_24__u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_22__u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_20__u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_18__u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_16__u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_14__u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_8__u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_6__u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_2__u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_0__u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_full_full_synch_d_middle_reg_0__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_mode_reg_reg_4__u_top_core_u_spi_device_tlul_u_device_sm_mode_reg_reg_5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_mode_reg_reg_2__u_top_core_u_spi_device_tlul_u_device_sm_mode_reg_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_26__u_top_core_u_spi_device_tlul_u_device_sm_mode_reg_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_24__u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_22__u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_20__u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_18__u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_16__u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_11__u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_5__u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_8_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_3__u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_4_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_ctrl_addr_valid_reg_u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_2_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_11__u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_12_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_9__u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_10_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_4__u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_tx_counter_reg_3__u_top_core_u_spi_device_tlul_u_device_sm_tx_counter_reg_4_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_tx_counter_reg_1__u_top_core_u_spi_device_tlul_u_device_sm_tx_counter_reg_2_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_mode_reg_reg_7__u_top_core_u_spi_device_tlul_u_device_sm_tx_counter_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_mode_reg_reg_1__u_top_core_u_spi_device_tlul_u_device_sm_mode_reg_reg_6_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_30__u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_28__u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_15__u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_12__u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_14_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_9__u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_10_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_6__u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_0__u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_read_tr_state_reg_6__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_read_tr_state_reg_7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_read_tr_state_reg_4__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_read_tr_state_reg_5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_read_tr_state_reg_2__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_read_tr_state_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_write_tr_state_reg_6__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_write_tr_state_reg_7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_write_tr_state_reg_4__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_write_tr_state_reg_5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_write_tr_state_reg_0__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_write_tr_state_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__14__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__12__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__10__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__8__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__6__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__4__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__2__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__0__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__30__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__28__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__26__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__24__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__22__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__20__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__18__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__16__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__14__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__12__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__10__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__8__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__6__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__4__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__2__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__0__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__30__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__28__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__26__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__24__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__22__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__20__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__18__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__16__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__14__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__12__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__10__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__8__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__6__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__4__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__2__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__0__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__30__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__28__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__26__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__24__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__22__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__20__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__18__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__16__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__14__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__12__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__10__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__8__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__6__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__4__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__2__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__0__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__30__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__28__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__26__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__24__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__22__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__20__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__18__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__16__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__14__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__12__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__10__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__8__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__6__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__4__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__2__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__0__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__30__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__28__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__26__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__24__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__22__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__20__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__18__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__16__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__14__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__12__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__10__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__8__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__6__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__4__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__2__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__0__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__30__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__28__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__26__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__24__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__22__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__20__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__18__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__16__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__14__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__12__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__10__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__8__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__6__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__4__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__2__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__0__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__30__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__28__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__26__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__24__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__22__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__20__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__18__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__16__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__14__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__12__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__10__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__8__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__6__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__4__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__2__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__0__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__30__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__28__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__26__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__24__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__22__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__20__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__18__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__16__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_read_tr_state_reg_6__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_read_tr_state_reg_7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_read_tr_state_reg_4__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_read_tr_state_reg_5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_read_tr_state_reg_2__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_read_tr_state_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_write_tr_state_reg_6__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_write_tr_state_reg_7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_write_tr_state_reg_4__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_write_tr_state_reg_5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_write_tr_state_reg_0__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_write_tr_state_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__14__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__12__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__10__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__8__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__6__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__4__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__2__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__0__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__30__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__28__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__26__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__24__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__22__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__20__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__18__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__16__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__14__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__12__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__10__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__8__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__6__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__4__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__2__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__0__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__30__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__28__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__26__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__24__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__22__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__20__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__18__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__16__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__14__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__12__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__10__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__8__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__6__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__4__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__2__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__0__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__30__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__28__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__26__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__24__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__22__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__20__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__18__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__16__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__14__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__12__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__10__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__8__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__6__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__4__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__2__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__0__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__30__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__28__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__26__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__24__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__22__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__20__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__18__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__16__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__14__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__12__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__10__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__8__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__6__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__4__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__2__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__0__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__30__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__28__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__26__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__24__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__22__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__20__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__18__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__16__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__14__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__12__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__10__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__8__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__6__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__4__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__2__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__0__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__30__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__28__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__26__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__24__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__22__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__20__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__18__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__16__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__14__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__12__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__10__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__8__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__6__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__4__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__2__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__0__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__30__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__28__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__26__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__24__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__22__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__20__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__18__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__16__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__14__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__12__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__10__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__8__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__6__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__4__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__2__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__0__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__30__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__28__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__26__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__24__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__22__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__20__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__18__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__16__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_xbar_main_u_s1n_6_gen_err_resp_err_resp_err_source_reg_5__u_top_core_u_xbar_main_u_s1n_6_gen_err_resp_err_resp_err_source_reg_6_]
#set_max_time_borrow 0 [get_cells u_top_core_u_xbar_main_u_s1n_6_gen_err_resp_err_resp_err_source_reg_3__u_top_core_u_xbar_main_u_s1n_6_gen_err_resp_err_resp_err_source_reg_4_]
#set_max_time_borrow 0 [get_cells u_top_core_u_xbar_main_u_s1n_6_gen_err_resp_err_resp_err_source_reg_1__u_top_core_u_xbar_main_u_s1n_6_gen_err_resp_err_resp_err_source_reg_2_]
#set_max_time_borrow 0 [get_cells u_top_core_u_xbar_main_u_s1n_10_gen_err_resp_err_resp_err_source_reg_5__u_top_core_u_xbar_main_u_s1n_10_gen_err_resp_err_resp_err_source_reg_6_]
#set_max_time_borrow 0 [get_cells u_top_core_u_xbar_main_u_s1n_10_gen_err_resp_err_resp_err_source_reg_3__u_top_core_u_xbar_main_u_s1n_10_gen_err_resp_err_resp_err_source_reg_4_]
#set_max_time_borrow 0 [get_cells u_top_core_u_xbar_main_u_s1n_10_gen_err_resp_err_resp_err_source_reg_1__u_top_core_u_xbar_main_u_s1n_10_gen_err_resp_err_resp_err_source_reg_2_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg3_reg_6__u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg3_reg_7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg3_reg_4__u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg3_reg_5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg3_reg_2__u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg3_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg3_reg_0__u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg3_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg0_reg_6__u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg0_reg_7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg0_reg_4__u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg0_reg_5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg0_reg_2__u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg0_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg1_reg_4__u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg1_reg_6_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg1_reg_2__u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg1_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg1_reg_0__u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg1_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg2_reg_6__u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg2_reg_7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg2_reg_4__u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg2_reg_5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg2_reg_2__u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg2_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg2_reg_0__u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg2_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_xbar_main_u_s1n_6_num_req_outstanding_reg_6__u_top_core_u_xbar_main_u_s1n_6_num_req_outstanding_reg_7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_xbar_main_u_s1n_6_num_req_outstanding_reg_4__u_top_core_u_xbar_main_u_s1n_6_num_req_outstanding_reg_5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_xbar_main_u_s1n_6_num_req_outstanding_reg_2__u_top_core_u_xbar_main_u_s1n_6_num_req_outstanding_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_xbar_main_u_s1n_6_num_req_outstanding_reg_0__u_top_core_u_xbar_main_u_s1n_6_num_req_outstanding_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_xbar_main_u_s1n_10_num_req_outstanding_reg_6__u_top_core_u_xbar_main_u_s1n_10_num_req_outstanding_reg_7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_xbar_main_u_s1n_10_num_req_outstanding_reg_4__u_top_core_u_xbar_main_u_s1n_10_num_req_outstanding_reg_5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_xbar_main_u_s1n_10_num_req_outstanding_reg_2__u_top_core_u_xbar_main_u_s1n_10_num_req_outstanding_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_xbar_main_u_s1n_10_num_req_outstanding_reg_0__u_top_core_u_xbar_main_u_s1n_10_num_req_outstanding_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_xbar_main_u_s1n_11_num_req_outstanding_reg_6__u_top_core_u_xbar_main_u_s1n_11_num_req_outstanding_reg_7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_xbar_main_u_s1n_11_num_req_outstanding_reg_4__u_top_core_u_xbar_main_u_s1n_11_num_req_outstanding_reg_5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_xbar_main_u_s1n_11_num_req_outstanding_reg_2__u_top_core_u_xbar_main_u_s1n_11_num_req_outstanding_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_xbar_main_u_s1n_11_num_req_outstanding_reg_0__u_top_core_u_xbar_main_u_s1n_11_num_req_outstanding_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_14__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_12__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_10__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_8__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_6__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_4__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_2__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_0__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_30__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_28__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_26__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_24__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_22__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_20__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_18__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_16__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_14__u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_12__u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_10__u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_8__u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_6__u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_4__u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_2__u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_0__u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_30__u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_28__u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_26__u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_24__u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_22__u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_20__u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_18__u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_16__u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_cmd_reg_reg_6__u_top_core_u_spi_device_tlul_u_device_sm_cmd_reg_reg_7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_cmd_reg_reg_4__u_top_core_u_spi_device_tlul_u_device_sm_cmd_reg_reg_5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_cmd_reg_reg_2__u_top_core_u_spi_device_tlul_u_device_sm_cmd_reg_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_cmd_reg_reg_0__u_top_core_u_spi_device_tlul_u_device_sm_cmd_reg_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_txreg_counter_reg_6__u_top_core_u_spi_device_tlul_u_txreg_counter_reg_7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_txreg_counter_reg_4__u_top_core_u_spi_device_tlul_u_txreg_counter_reg_5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_txreg_counter_reg_2__u_top_core_u_spi_device_tlul_u_txreg_counter_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_txreg_counter_reg_0__u_top_core_u_spi_device_tlul_u_txreg_counter_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_14__u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_12__u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_10__u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_8__u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_6__u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_4__u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_2__u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_0__u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_30__u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_28__u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_26__u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_24__u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_22__u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_20__u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_18__u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_16__u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_txreg_counter_trgt_reg_5__u_top_core_u_spi_device_tlul_u_txreg_counter_trgt_reg_6_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_txreg_counter_trgt_reg_3__u_top_core_u_spi_device_tlul_u_txreg_counter_trgt_reg_4_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_rxreg_counter_reg_6__u_top_core_u_spi_device_tlul_u_rxreg_counter_reg_7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_rxreg_counter_reg_4__u_top_core_u_spi_device_tlul_u_rxreg_counter_reg_5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_rxreg_counter_reg_2__u_top_core_u_spi_device_tlul_u_rxreg_counter_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_rxreg_counter_reg_0__u_top_core_u_spi_device_tlul_u_rxreg_counter_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_14__u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_12__u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_10__u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_8__u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_6__u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_4__u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_2__u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_0__u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_30__u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_28__u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_26__u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_24__u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_22__u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_20__u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_18__u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_16__u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_rxreg_counter_trgt_reg_5__u_top_core_u_spi_device_tlul_u_rxreg_counter_trgt_reg_6_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_rxreg_counter_trgt_reg_3__u_top_core_u_spi_device_tlul_u_rxreg_counter_trgt_reg_4_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_rxreg_counter_trgt_reg_1__u_top_core_u_spi_device_tlul_u_rxreg_counter_trgt_reg_2_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_write_tr_state_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_write_tr_state_reg_2_]
#set_max_time_borrow 0 [get_cells u_top_core_u_xbar_main_u_s1n_10_gen_err_resp_err_resp_err_instr_type_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_xbar_main_u_s1n_10_gen_err_resp_err_resp_err_instr_type_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_syncro_cs_reg_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_xbar_main_u_s1n_11_gen_err_resp_err_resp_err_instr_type_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg1_reg_5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_2_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_rxreg_running_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_state_reg_2_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_read_tr_state_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_read_tr_state_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_read_tr_state_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_read_tr_state_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_write_tr_state_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_write_tr_state_reg_2_]
#set_max_time_borrow 0 [get_cells u_top_core_u_xbar_main_u_s1n_6_dev_select_outstanding_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_xbar_main_u_s1n_6_dev_select_outstanding_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_xbar_main_u_s1n_6_gen_err_resp_err_resp_err_req_pending_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_xbar_main_u_s1n_10_num_req_outstanding_reg_8_]
#set_max_time_borrow 0 [get_cells u_top_core_u_xbar_main_u_s1n_10_dev_select_outstanding_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_xbar_main_u_s1n_10_dev_select_outstanding_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_xbar_main_u_s1n_6_num_req_outstanding_reg_8_]
#set_max_time_borrow 0 [get_cells u_top_core_u_xbar_main_u_sm1_9_gen_arb_ppc_u_reqarb_gen_normal_case_mask_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_xbar_main_u_sm1_9_gen_arb_ppc_u_reqarb_gen_normal_case_mask_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_xbar_main_u_sm1_7_gen_arb_ppc_u_reqarb_gen_normal_case_mask_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_xbar_main_u_sm1_7_gen_arb_ppc_u_reqarb_gen_normal_case_mask_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_xbar_main_u_sm1_8_gen_arb_ppc_u_reqarb_gen_normal_case_mask_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_xbar_main_u_sm1_8_gen_arb_ppc_u_reqarb_gen_normal_case_mask_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_xbar_main_u_s1n_6_gen_err_resp_err_resp_err_instr_type_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_xbar_main_u_s1n_6_gen_err_resp_err_resp_err_instr_type_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_xbar_main_u_s1n_6_gen_err_resp_err_resp_err_opcode_reg_2_]
#set_max_time_borrow 0 [get_cells u_top_core_u_xbar_main_u_s1n_6_gen_err_resp_err_resp_err_opcode_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_xbar_main_u_s1n_10_gen_err_resp_err_resp_err_req_pending_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_xbar_main_u_s1n_10_gen_err_resp_err_resp_err_opcode_reg_2_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_empty_synch_d_out_reg_2_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_empty_synch_d_out_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_xbar_main_u_s1n_11_gen_err_resp_err_resp_err_rsp_pending_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_xbar_main_u_s1n_11_num_req_outstanding_reg_8_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_2_]
#set_max_time_borrow 0 [get_cells u_top_core_u_xbar_main_u_s1n_11_gen_err_resp_err_resp_err_instr_type_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_xbar_main_u_s1n_11_gen_err_resp_err_resp_err_opcode_reg_2_]
#set_max_time_borrow 0 [get_cells u_top_core_u_xbar_main_u_s1n_11_gen_err_resp_err_resp_err_size_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_rxreg_counter_trgt_reg_7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_rxreg_counter_trgt_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_txreg_counter_trgt_reg_7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_txreg_counter_trgt_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_txreg_counter_trgt_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_tx_done_reg_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_txreg_counter_trgt_reg_2_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_empty_synch_d_out_reg_2_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_empty_synch_d_out_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg1_reg_7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_txreg_running_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_tx_counter_reg_7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_pad_mode_next_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_xbar_main_u_sm1_9_gen_arb_ppc_u_reqarb_gen_normal_case_mask_reg_2_]
#set_max_time_borrow 0 [get_cells u_top_core_u_xbar_main_u_sm1_7_gen_arb_ppc_u_reqarb_gen_normal_case_mask_reg_2_]
#set_max_time_borrow 0 [get_cells u_top_core_u_xbar_main_u_sm1_8_gen_arb_ppc_u_reqarb_gen_normal_case_mask_reg_2_]
#set_max_time_borrow 0 [get_cells u_top_core_u_xbar_main_u_s1n_6_gen_err_resp_err_resp_err_source_reg_7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_xbar_main_u_s1n_6_gen_err_resp_err_resp_err_source_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_xbar_main_u_s1n_10_gen_err_resp_err_resp_err_source_reg_7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_xbar_main_u_s1n_10_gen_err_resp_err_resp_err_source_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_syncro_cs_reg_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_spi_device_tlul_u_device_sm_pad_mode_next_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_tlul_adapter_data_g_multiple_reqs_source_q_reg_0__u_ibex_tlul_u_tlul_adapter_data_intg_err_q_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__15__u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__16_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__15__u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__16_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__13__u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__14_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__13__u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__14_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__0__u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__2__u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__0__u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__2__u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__0__u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__0__u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__11__u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__12_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__9__u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__10_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__8__u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__9__u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__10_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__11__u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__12_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__31__u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__32_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__22__u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__31__u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__32_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__22__u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__14__u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__14__u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__24__u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__37__u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__38_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__27__u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__28_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__20__u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__27__u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__28_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__18__u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__16__u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__20__u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__12__u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__24__u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__35__u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__36_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__18__u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__29__u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__30_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__16__u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__33__u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__34_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__10__u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__12__u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__8__u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__29__u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__30_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__10__u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__35__u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__36_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__33__u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__34_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__37__u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__38_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__0__u_imem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_0__u_imem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_0__u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_0__u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_rvalid_reg_u_imem_tlul_u_tlul_adapter_sram_intg_error_q_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_tlul_adapter_instr_g_multiple_reqs_source_q_reg_0__u_ibex_tlul_u_tlul_adapter_instr_intg_err_q_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_gen_err_resp_err_resp_err_size_reg_1__u_ibex_tlul_u_ibex_top_core_busy_q_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_gen_err_resp_err_resp_err_opcode_reg_1__u_dxbar_1to2_u_s1n_3_gen_err_resp_err_resp_err_size_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_gen_err_resp_err_resp_err_instr_type_reg_1__u_dxbar_1to2_u_s1n_3_gen_err_resp_err_resp_err_instr_type_reg_2_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_0__u_dmem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_0__u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_0__u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_rvalid_reg_u_dmem_tlul_u_tlul_adapter_sram_intg_error_q_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__6__u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__4__u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__2__u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__6__u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__4__u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__6__u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__4__u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__2__u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__6__u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__4__u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_gen_err_resp_err_resp_err_source_reg_5__u_dxbar_1to2_u_s1n_3_gen_err_resp_err_resp_err_source_reg_6_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_gen_err_resp_err_resp_err_source_reg_3__u_dxbar_1to2_u_s1n_3_gen_err_resp_err_resp_err_source_reg_4_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_gen_err_resp_err_resp_err_source_reg_1__u_dxbar_1to2_u_s1n_3_gen_err_resp_err_resp_err_source_reg_2_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_num_req_outstanding_reg_6__u_dxbar_1to2_u_s1n_3_num_req_outstanding_reg_7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_num_req_outstanding_reg_4__u_dxbar_1to2_u_s1n_3_num_req_outstanding_reg_5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_num_req_outstanding_reg_2__u_dxbar_1to2_u_s1n_3_num_req_outstanding_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_num_req_outstanding_reg_0__u_dxbar_1to2_u_s1n_3_num_req_outstanding_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_under_rst_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_under_rst_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_under_rst_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_under_rst_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_under_rst_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_under_rst_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__2_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__2_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__4_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__4_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_gen_err_resp_err_resp_err_instr_type_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_gen_err_resp_err_resp_err_instr_type_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_core_clock_gate_i_gen_generic_u_impl_generic_en_latch_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_dev_select_outstanding_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_dev_select_outstanding_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_gen_err_resp_err_resp_err_req_pending_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_gen_err_resp_err_resp_err_rsp_pending_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_num_req_outstanding_reg_8_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_dxbar_2to1_u_sm1_3_gen_arb_ppc_u_reqarb_gen_normal_case_mask_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_dxbar_2to1_u_sm1_3_gen_arb_ppc_u_reqarb_gen_normal_case_mask_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ixbar_2to1_u_sm1_3_gen_arb_ppc_u_reqarb_gen_normal_case_mask_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ixbar_2to1_u_sm1_3_gen_arb_ppc_u_reqarb_gen_normal_case_mask_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_gen_err_resp_err_resp_err_opcode_reg_2_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_gen_err_resp_err_resp_err_opcode_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__39_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__26_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__8_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_gen_err_resp_err_resp_err_source_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__39_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__26_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__8_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_gen_err_resp_err_resp_err_source_reg_7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_valid_q_reg_0__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_valid_q_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_valid_q_reg_2__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_rdata_outstanding_q_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_id_o_reg_22__if_stage_i_instr_rdata_id_o_reg_23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_id_o_reg_24__if_stage_i_instr_rdata_id_o_reg_25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_id_o_reg_20__if_stage_i_instr_rdata_id_o_reg_21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_alu_id_o_reg_14__if_stage_i_instr_rdata_alu_id_o_reg_15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_alu_id_o_reg_4__if_stage_i_instr_rdata_alu_id_o_reg_5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_alu_id_o_reg_2__if_stage_i_instr_rdata_alu_id_o_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_alu_id_o_reg_6__if_stage_i_instr_rdata_alu_id_o_reg_7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_id_o_reg_16__if_stage_i_instr_rdata_id_o_reg_17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_id_o_reg_18__if_stage_i_instr_rdata_id_o_reg_19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_alu_id_o_reg_0__if_stage_i_instr_rdata_alu_id_o_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_id_o_reg_14__if_stage_i_instr_rdata_id_o_reg_15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_alu_id_o_reg_30__if_stage_i_instr_rdata_alu_id_o_reg_31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_alu_id_o_reg_28__if_stage_i_instr_rdata_alu_id_o_reg_29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_alu_id_o_reg_12__if_stage_i_instr_rdata_alu_id_o_reg_13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_alu_id_o_reg_26__if_stage_i_instr_rdata_alu_id_o_reg_27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_alu_id_o_reg_24__if_stage_i_instr_rdata_alu_id_o_reg_25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_0__wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_id_o_reg_6__if_stage_i_instr_rdata_id_o_reg_7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_2__wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_id_o_reg_8__if_stage_i_instr_rdata_id_o_reg_9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_pc_id_o_reg_0__if_stage_i_pc_id_o_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_4__wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_id_o_reg_10__if_stage_i_instr_rdata_id_o_reg_11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_pc_id_o_reg_2__if_stage_i_pc_id_o_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_6__wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_pc_id_o_reg_4__if_stage_i_pc_id_o_reg_5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_id_o_reg_26__if_stage_i_instr_rdata_id_o_reg_27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_8__wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_10__wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_pc_id_o_reg_6__if_stage_i_pc_id_o_reg_7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_id_o_reg_28__if_stage_i_instr_rdata_id_o_reg_29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_id_o_reg_30__if_stage_i_instr_rdata_id_o_reg_31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_pc_id_o_reg_8__if_stage_i_pc_id_o_reg_9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_12__wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_pc_id_o_reg_10__if_stage_i_pc_id_o_reg_11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_id_o_reg_12__if_stage_i_instr_rdata_id_o_reg_13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_14__wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_pc_id_o_reg_12__if_stage_i_pc_id_o_reg_13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_16__wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_pc_id_o_reg_14__if_stage_i_pc_id_o_reg_15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_18__wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_pc_id_o_reg_16__if_stage_i_pc_id_o_reg_17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_20__wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_pc_id_o_reg_18__if_stage_i_pc_id_o_reg_19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_22__wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_pc_id_o_reg_20__if_stage_i_pc_id_o_reg_21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_24__wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_id_o_reg_4__if_stage_i_instr_rdata_id_o_reg_5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_id_o_reg_2__if_stage_i_instr_rdata_id_o_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_pc_id_o_reg_22__if_stage_i_pc_id_o_reg_23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_26__wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_pc_id_o_reg_24__if_stage_i_pc_id_o_reg_25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_id_o_reg_0__if_stage_i_instr_rdata_id_o_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_28__wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_pc_id_o_reg_26__if_stage_i_pc_id_o_reg_27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_gen_mult_fast_mult_state_q_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_pc_id_o_reg_28__if_stage_i_pc_id_o_reg_29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_30__wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_pc_id_o_reg_30__if_stage_i_pc_id_o_reg_31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_1__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_2_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__0__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_2__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_4__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_3__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_4_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_6__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_5__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_6_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_8__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_7__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_8_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_10__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_9__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_10_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_12__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_11__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_12_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__16__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_14__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_13__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_14_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__28__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__12__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__30__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_16__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__14__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_15__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_16_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__6__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__22__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__26__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__20__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__24__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__4__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__10__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__8__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_18__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_17__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_18_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__18__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__2__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_20__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_19__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_20_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_21__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_22_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_22__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_23__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_24_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_24__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__2__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__12__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_25__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_26_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_26__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__10__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__14__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__0__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_27__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_28_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__8__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_28__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__4__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_8__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_10__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__6__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_12__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_29__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_30_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_6__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_c_id_o_reg_2__if_stage_i_instr_rdata_c_id_o_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_4__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_wb_pc_q_reg_0__wb_stage_i_g_writeback_stage_wb_pc_q_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_c_id_o_reg_4__if_stage_i_instr_rdata_c_id_o_reg_5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_wb_pc_q_reg_16__wb_stage_i_g_writeback_stage_wb_pc_q_reg_17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_wb_pc_q_reg_26__wb_stage_i_g_writeback_stage_wb_pc_q_reg_27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_c_id_o_reg_0__if_stage_i_instr_rdata_c_id_o_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_c_id_o_reg_6__if_stage_i_instr_rdata_c_id_o_reg_7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_c_id_o_reg_10__if_stage_i_instr_rdata_c_id_o_reg_11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_30__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_c_id_o_reg_14__if_stage_i_instr_rdata_c_id_o_reg_15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_2__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_wb_pc_q_reg_30__wb_stage_i_g_writeback_stage_wb_pc_q_reg_31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_wb_pc_q_reg_20__wb_stage_i_g_writeback_stage_wb_pc_q_reg_21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_c_id_o_reg_8__if_stage_i_instr_rdata_c_id_o_reg_9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_c_id_o_reg_12__if_stage_i_instr_rdata_c_id_o_reg_13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_wb_pc_q_reg_4__wb_stage_i_g_writeback_stage_wb_pc_q_reg_5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_wb_pc_q_reg_22__wb_stage_i_g_writeback_stage_wb_pc_q_reg_23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_wb_pc_q_reg_2__wb_stage_i_g_writeback_stage_wb_pc_q_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_wb_pc_q_reg_28__wb_stage_i_g_writeback_stage_wb_pc_q_reg_29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_wb_pc_q_reg_18__wb_stage_i_g_writeback_stage_wb_pc_q_reg_19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_wb_pc_q_reg_24__wb_stage_i_g_writeback_stage_wb_pc_q_reg_25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_wb_pc_q_reg_10__wb_stage_i_g_writeback_stage_wb_pc_q_reg_11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_wb_pc_q_reg_6__wb_stage_i_g_writeback_stage_wb_pc_q_reg_7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_wb_pc_q_reg_14__wb_stage_i_g_writeback_stage_wb_pc_q_reg_15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_wb_pc_q_reg_12__wb_stage_i_g_writeback_stage_wb_pc_q_reg_13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_wb_pc_q_reg_8__wb_stage_i_g_writeback_stage_wb_pc_q_reg_9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__18__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_0__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__18__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__30__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_18__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__30__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_24__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_30__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__4__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__10__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_0__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__12__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__6__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__14__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_26__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_16__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__20__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__26__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_22__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__26__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_14__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__24__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__22__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__8__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__28__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__16__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_28__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_20__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__22__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__2__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__20__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__24__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__16__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__0__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__28__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_ls_fsm_cs_reg_2__load_store_unit_i_pmp_err_q_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_ls_fsm_cs_reg_0__load_store_unit_i_ls_fsm_cs_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_new_id_q_reg_if_stage_i_instr_valid_id_q_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_rdata_outstanding_q_reg_1__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_valid_req_q_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_branch_discard_q_reg_1__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_discard_req_q_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_g_branch_set_flop_branch_set_raw_q_reg_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_branch_discard_q_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_controller_i_load_err_q_reg_id_stage_i_controller_i_store_err_q_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_controller_i_exc_req_q_reg_id_stage_i_controller_i_illegal_insn_q_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_controller_i_do_single_step_q_reg_id_stage_i_controller_i_enter_debug_mode_prio_q_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcountinhibit_q_reg_2__id_stage_i_branch_jump_set_done_q_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcountinhibit_q_reg_0__cs_registers_i_mcountinhibit_q_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch1_csr_rdata_q_reg_14__cs_registers_i_u_dscratch1_csr_rdata_q_reg_15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch1_csr_rdata_q_reg_12__cs_registers_i_u_dscratch1_csr_rdata_q_reg_13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch1_csr_rdata_q_reg_10__cs_registers_i_u_dscratch1_csr_rdata_q_reg_11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch1_csr_rdata_q_reg_8__cs_registers_i_u_dscratch1_csr_rdata_q_reg_9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch1_csr_rdata_q_reg_6__cs_registers_i_u_dscratch1_csr_rdata_q_reg_7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch1_csr_rdata_q_reg_4__cs_registers_i_u_dscratch1_csr_rdata_q_reg_5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch1_csr_rdata_q_reg_2__cs_registers_i_u_dscratch1_csr_rdata_q_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch1_csr_rdata_q_reg_0__cs_registers_i_u_dscratch1_csr_rdata_q_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch1_csr_rdata_q_reg_30__cs_registers_i_u_dscratch1_csr_rdata_q_reg_31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch1_csr_rdata_q_reg_28__cs_registers_i_u_dscratch1_csr_rdata_q_reg_29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch1_csr_rdata_q_reg_26__cs_registers_i_u_dscratch1_csr_rdata_q_reg_27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch1_csr_rdata_q_reg_24__cs_registers_i_u_dscratch1_csr_rdata_q_reg_25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch1_csr_rdata_q_reg_22__cs_registers_i_u_dscratch1_csr_rdata_q_reg_23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch1_csr_rdata_q_reg_20__cs_registers_i_u_dscratch1_csr_rdata_q_reg_21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch1_csr_rdata_q_reg_18__cs_registers_i_u_dscratch1_csr_rdata_q_reg_19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch1_csr_rdata_q_reg_16__cs_registers_i_u_dscratch1_csr_rdata_q_reg_17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch0_csr_rdata_q_reg_14__cs_registers_i_u_dscratch0_csr_rdata_q_reg_15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch0_csr_rdata_q_reg_12__cs_registers_i_u_dscratch0_csr_rdata_q_reg_13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch0_csr_rdata_q_reg_10__cs_registers_i_u_dscratch0_csr_rdata_q_reg_11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch0_csr_rdata_q_reg_8__cs_registers_i_u_dscratch0_csr_rdata_q_reg_9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch0_csr_rdata_q_reg_6__cs_registers_i_u_dscratch0_csr_rdata_q_reg_7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch0_csr_rdata_q_reg_4__cs_registers_i_u_dscratch0_csr_rdata_q_reg_5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch0_csr_rdata_q_reg_2__cs_registers_i_u_dscratch0_csr_rdata_q_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch0_csr_rdata_q_reg_0__cs_registers_i_u_dscratch0_csr_rdata_q_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch0_csr_rdata_q_reg_30__cs_registers_i_u_dscratch0_csr_rdata_q_reg_31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch0_csr_rdata_q_reg_28__cs_registers_i_u_dscratch0_csr_rdata_q_reg_29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch0_csr_rdata_q_reg_26__cs_registers_i_u_dscratch0_csr_rdata_q_reg_27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch0_csr_rdata_q_reg_24__cs_registers_i_u_dscratch0_csr_rdata_q_reg_25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch0_csr_rdata_q_reg_22__cs_registers_i_u_dscratch0_csr_rdata_q_reg_23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch0_csr_rdata_q_reg_20__cs_registers_i_u_dscratch0_csr_rdata_q_reg_21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch0_csr_rdata_q_reg_18__cs_registers_i_u_dscratch0_csr_rdata_q_reg_19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch0_csr_rdata_q_reg_16__cs_registers_i_u_dscratch0_csr_rdata_q_reg_17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_depc_csr_rdata_q_reg_14__cs_registers_i_u_depc_csr_rdata_q_reg_15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_depc_csr_rdata_q_reg_12__cs_registers_i_u_depc_csr_rdata_q_reg_13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_depc_csr_rdata_q_reg_10__cs_registers_i_u_depc_csr_rdata_q_reg_11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_depc_csr_rdata_q_reg_8__cs_registers_i_u_depc_csr_rdata_q_reg_9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_depc_csr_rdata_q_reg_6__cs_registers_i_u_depc_csr_rdata_q_reg_7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_depc_csr_rdata_q_reg_4__cs_registers_i_u_depc_csr_rdata_q_reg_5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_depc_csr_rdata_q_reg_2__cs_registers_i_u_depc_csr_rdata_q_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_depc_csr_rdata_q_reg_0__cs_registers_i_u_depc_csr_rdata_q_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_depc_csr_rdata_q_reg_30__cs_registers_i_u_depc_csr_rdata_q_reg_31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_depc_csr_rdata_q_reg_28__cs_registers_i_u_depc_csr_rdata_q_reg_29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_depc_csr_rdata_q_reg_26__cs_registers_i_u_depc_csr_rdata_q_reg_27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_depc_csr_rdata_q_reg_24__cs_registers_i_u_depc_csr_rdata_q_reg_25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_depc_csr_rdata_q_reg_22__cs_registers_i_u_depc_csr_rdata_q_reg_23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_depc_csr_rdata_q_reg_20__cs_registers_i_u_depc_csr_rdata_q_reg_21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_depc_csr_rdata_q_reg_18__cs_registers_i_u_depc_csr_rdata_q_reg_19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_depc_csr_rdata_q_reg_16__cs_registers_i_u_depc_csr_rdata_q_reg_17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtval_csr_rdata_q_reg_14__cs_registers_i_u_mtval_csr_rdata_q_reg_15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtval_csr_rdata_q_reg_12__cs_registers_i_u_mtval_csr_rdata_q_reg_13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtval_csr_rdata_q_reg_10__cs_registers_i_u_mtval_csr_rdata_q_reg_11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtval_csr_rdata_q_reg_8__cs_registers_i_u_mtval_csr_rdata_q_reg_9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtval_csr_rdata_q_reg_6__cs_registers_i_u_mtval_csr_rdata_q_reg_7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtval_csr_rdata_q_reg_4__cs_registers_i_u_mtval_csr_rdata_q_reg_5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtval_csr_rdata_q_reg_2__cs_registers_i_u_mtval_csr_rdata_q_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtval_csr_rdata_q_reg_0__cs_registers_i_u_mtval_csr_rdata_q_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtval_csr_rdata_q_reg_30__cs_registers_i_u_mtval_csr_rdata_q_reg_31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtval_csr_rdata_q_reg_28__cs_registers_i_u_mtval_csr_rdata_q_reg_29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtval_csr_rdata_q_reg_26__cs_registers_i_u_mtval_csr_rdata_q_reg_27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtval_csr_rdata_q_reg_24__cs_registers_i_u_mtval_csr_rdata_q_reg_25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtval_csr_rdata_q_reg_22__cs_registers_i_u_mtval_csr_rdata_q_reg_23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtval_csr_rdata_q_reg_20__cs_registers_i_u_mtval_csr_rdata_q_reg_21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtval_csr_rdata_q_reg_18__cs_registers_i_u_mtval_csr_rdata_q_reg_19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtval_csr_rdata_q_reg_16__cs_registers_i_u_mtval_csr_rdata_q_reg_17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mscratch_csr_rdata_q_reg_14__cs_registers_i_u_mscratch_csr_rdata_q_reg_15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mscratch_csr_rdata_q_reg_12__cs_registers_i_u_mscratch_csr_rdata_q_reg_13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mscratch_csr_rdata_q_reg_10__cs_registers_i_u_mscratch_csr_rdata_q_reg_11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mscratch_csr_rdata_q_reg_8__cs_registers_i_u_mscratch_csr_rdata_q_reg_9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mscratch_csr_rdata_q_reg_6__cs_registers_i_u_mscratch_csr_rdata_q_reg_7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mscratch_csr_rdata_q_reg_4__cs_registers_i_u_mscratch_csr_rdata_q_reg_5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mscratch_csr_rdata_q_reg_2__cs_registers_i_u_mscratch_csr_rdata_q_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mscratch_csr_rdata_q_reg_0__cs_registers_i_u_mscratch_csr_rdata_q_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mscratch_csr_rdata_q_reg_30__cs_registers_i_u_mscratch_csr_rdata_q_reg_31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mscratch_csr_rdata_q_reg_28__cs_registers_i_u_mscratch_csr_rdata_q_reg_29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mscratch_csr_rdata_q_reg_26__cs_registers_i_u_mscratch_csr_rdata_q_reg_27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mscratch_csr_rdata_q_reg_24__cs_registers_i_u_mscratch_csr_rdata_q_reg_25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mscratch_csr_rdata_q_reg_22__cs_registers_i_u_mscratch_csr_rdata_q_reg_23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mscratch_csr_rdata_q_reg_20__cs_registers_i_u_mscratch_csr_rdata_q_reg_21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mscratch_csr_rdata_q_reg_18__cs_registers_i_u_mscratch_csr_rdata_q_reg_19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mscratch_csr_rdata_q_reg_16__cs_registers_i_u_mscratch_csr_rdata_q_reg_17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mepc_csr_rdata_q_reg_14__cs_registers_i_u_mepc_csr_rdata_q_reg_15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mepc_csr_rdata_q_reg_12__cs_registers_i_u_mepc_csr_rdata_q_reg_13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mepc_csr_rdata_q_reg_10__cs_registers_i_u_mepc_csr_rdata_q_reg_11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mepc_csr_rdata_q_reg_8__cs_registers_i_u_mepc_csr_rdata_q_reg_9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mepc_csr_rdata_q_reg_6__cs_registers_i_u_mepc_csr_rdata_q_reg_7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mepc_csr_rdata_q_reg_4__cs_registers_i_u_mepc_csr_rdata_q_reg_5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mepc_csr_rdata_q_reg_2__cs_registers_i_u_mepc_csr_rdata_q_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mepc_csr_rdata_q_reg_0__cs_registers_i_u_mepc_csr_rdata_q_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mepc_csr_rdata_q_reg_30__cs_registers_i_u_mepc_csr_rdata_q_reg_31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mepc_csr_rdata_q_reg_28__cs_registers_i_u_mepc_csr_rdata_q_reg_29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mepc_csr_rdata_q_reg_26__cs_registers_i_u_mepc_csr_rdata_q_reg_27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mepc_csr_rdata_q_reg_24__cs_registers_i_u_mepc_csr_rdata_q_reg_25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mepc_csr_rdata_q_reg_22__cs_registers_i_u_mepc_csr_rdata_q_reg_23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mepc_csr_rdata_q_reg_20__cs_registers_i_u_mepc_csr_rdata_q_reg_21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mepc_csr_rdata_q_reg_18__cs_registers_i_u_mepc_csr_rdata_q_reg_19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mepc_csr_rdata_q_reg_16__cs_registers_i_u_mepc_csr_rdata_q_reg_17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstack_epc_csr_rdata_q_reg_14__cs_registers_i_u_mstack_epc_csr_rdata_q_reg_15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstack_epc_csr_rdata_q_reg_12__cs_registers_i_u_mstack_epc_csr_rdata_q_reg_13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstack_epc_csr_rdata_q_reg_10__cs_registers_i_u_mstack_epc_csr_rdata_q_reg_11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstack_epc_csr_rdata_q_reg_8__cs_registers_i_u_mstack_epc_csr_rdata_q_reg_9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstack_epc_csr_rdata_q_reg_6__cs_registers_i_u_mstack_epc_csr_rdata_q_reg_7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstack_epc_csr_rdata_q_reg_4__cs_registers_i_u_mstack_epc_csr_rdata_q_reg_5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstack_epc_csr_rdata_q_reg_2__cs_registers_i_u_mstack_epc_csr_rdata_q_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstack_epc_csr_rdata_q_reg_0__cs_registers_i_u_mstack_epc_csr_rdata_q_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstack_epc_csr_rdata_q_reg_30__cs_registers_i_u_mstack_epc_csr_rdata_q_reg_31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstack_epc_csr_rdata_q_reg_28__cs_registers_i_u_mstack_epc_csr_rdata_q_reg_29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstack_epc_csr_rdata_q_reg_26__cs_registers_i_u_mstack_epc_csr_rdata_q_reg_27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstack_epc_csr_rdata_q_reg_24__cs_registers_i_u_mstack_epc_csr_rdata_q_reg_25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstack_epc_csr_rdata_q_reg_22__cs_registers_i_u_mstack_epc_csr_rdata_q_reg_23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstack_epc_csr_rdata_q_reg_20__cs_registers_i_u_mstack_epc_csr_rdata_q_reg_21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstack_epc_csr_rdata_q_reg_18__cs_registers_i_u_mstack_epc_csr_rdata_q_reg_19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstack_epc_csr_rdata_q_reg_16__cs_registers_i_u_mstack_epc_csr_rdata_q_reg_17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_cpuctrl_csr_rdata_q_reg_6__cs_registers_i_u_cpuctrl_csr_rdata_q_reg_7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_cpuctrl_csr_rdata_q_reg_4__cs_registers_i_u_cpuctrl_csr_rdata_q_reg_5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_cpuctrl_csr_rdata_q_reg_2__cs_registers_i_u_cpuctrl_csr_rdata_q_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_cpuctrl_csr_rdata_q_reg_0__cs_registers_i_u_cpuctrl_csr_rdata_q_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_46__cs_registers_i_minstret_counter_i_counter_q_reg_47_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_44__cs_registers_i_minstret_counter_i_counter_q_reg_45_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_42__cs_registers_i_minstret_counter_i_counter_q_reg_43_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_40__cs_registers_i_minstret_counter_i_counter_q_reg_41_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_38__cs_registers_i_minstret_counter_i_counter_q_reg_39_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_36__cs_registers_i_minstret_counter_i_counter_q_reg_37_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_34__cs_registers_i_minstret_counter_i_counter_q_reg_35_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_32__cs_registers_i_minstret_counter_i_counter_q_reg_33_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_62__cs_registers_i_minstret_counter_i_counter_q_reg_63_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_60__cs_registers_i_minstret_counter_i_counter_q_reg_61_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_58__cs_registers_i_minstret_counter_i_counter_q_reg_59_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_56__cs_registers_i_minstret_counter_i_counter_q_reg_57_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_54__cs_registers_i_minstret_counter_i_counter_q_reg_55_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_52__cs_registers_i_minstret_counter_i_counter_q_reg_53_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_50__cs_registers_i_minstret_counter_i_counter_q_reg_51_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_48__cs_registers_i_minstret_counter_i_counter_q_reg_49_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_14__cs_registers_i_minstret_counter_i_counter_q_reg_15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_12__cs_registers_i_minstret_counter_i_counter_q_reg_13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_10__cs_registers_i_minstret_counter_i_counter_q_reg_11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_8__cs_registers_i_minstret_counter_i_counter_q_reg_9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_6__cs_registers_i_minstret_counter_i_counter_q_reg_7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_4__cs_registers_i_minstret_counter_i_counter_q_reg_5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_2__cs_registers_i_minstret_counter_i_counter_q_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_0__cs_registers_i_minstret_counter_i_counter_q_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_30__cs_registers_i_minstret_counter_i_counter_q_reg_31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_28__cs_registers_i_minstret_counter_i_counter_q_reg_29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_26__cs_registers_i_minstret_counter_i_counter_q_reg_27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_24__cs_registers_i_minstret_counter_i_counter_q_reg_25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_22__cs_registers_i_minstret_counter_i_counter_q_reg_23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_20__cs_registers_i_minstret_counter_i_counter_q_reg_21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_18__cs_registers_i_minstret_counter_i_counter_q_reg_19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_16__cs_registers_i_minstret_counter_i_counter_q_reg_17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_46__cs_registers_i_mcycle_counter_i_counter_q_reg_47_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_44__cs_registers_i_mcycle_counter_i_counter_q_reg_45_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_42__cs_registers_i_mcycle_counter_i_counter_q_reg_43_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_40__cs_registers_i_mcycle_counter_i_counter_q_reg_41_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_38__cs_registers_i_mcycle_counter_i_counter_q_reg_39_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_36__cs_registers_i_mcycle_counter_i_counter_q_reg_37_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_34__cs_registers_i_mcycle_counter_i_counter_q_reg_35_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_32__cs_registers_i_mcycle_counter_i_counter_q_reg_33_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_62__cs_registers_i_mcycle_counter_i_counter_q_reg_63_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_60__cs_registers_i_mcycle_counter_i_counter_q_reg_61_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_58__cs_registers_i_mcycle_counter_i_counter_q_reg_59_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_56__cs_registers_i_mcycle_counter_i_counter_q_reg_57_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_54__cs_registers_i_mcycle_counter_i_counter_q_reg_55_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_52__cs_registers_i_mcycle_counter_i_counter_q_reg_53_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_50__cs_registers_i_mcycle_counter_i_counter_q_reg_51_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_48__cs_registers_i_mcycle_counter_i_counter_q_reg_49_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_14__cs_registers_i_mcycle_counter_i_counter_q_reg_15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_12__cs_registers_i_mcycle_counter_i_counter_q_reg_13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_10__cs_registers_i_mcycle_counter_i_counter_q_reg_11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_8__cs_registers_i_mcycle_counter_i_counter_q_reg_9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_6__cs_registers_i_mcycle_counter_i_counter_q_reg_7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_4__cs_registers_i_mcycle_counter_i_counter_q_reg_5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_2__cs_registers_i_mcycle_counter_i_counter_q_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_0__cs_registers_i_mcycle_counter_i_counter_q_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_30__cs_registers_i_mcycle_counter_i_counter_q_reg_31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_28__cs_registers_i_mcycle_counter_i_counter_q_reg_29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_26__cs_registers_i_mcycle_counter_i_counter_q_reg_27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_24__cs_registers_i_mcycle_counter_i_counter_q_reg_25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_22__cs_registers_i_mcycle_counter_i_counter_q_reg_23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_20__cs_registers_i_mcycle_counter_i_counter_q_reg_21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_18__cs_registers_i_mcycle_counter_i_counter_q_reg_19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_16__cs_registers_i_mcycle_counter_i_counter_q_reg_17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dcsr_csr_rdata_q_reg_14__cs_registers_i_u_dcsr_csr_rdata_q_reg_15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dcsr_csr_rdata_q_reg_12__cs_registers_i_u_dcsr_csr_rdata_q_reg_13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dcsr_csr_rdata_q_reg_10__cs_registers_i_u_dcsr_csr_rdata_q_reg_11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dcsr_csr_rdata_q_reg_8__cs_registers_i_u_dcsr_csr_rdata_q_reg_9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dcsr_csr_rdata_q_reg_6__cs_registers_i_u_dcsr_csr_rdata_q_reg_7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dcsr_csr_rdata_q_reg_4__cs_registers_i_u_dcsr_csr_rdata_q_reg_5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dcsr_csr_rdata_q_reg_2__cs_registers_i_u_dcsr_csr_rdata_q_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dcsr_csr_rdata_q_reg_28__cs_registers_i_u_dcsr_csr_rdata_q_reg_29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dcsr_csr_rdata_q_reg_26__cs_registers_i_u_dcsr_csr_rdata_q_reg_27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dcsr_csr_rdata_q_reg_24__cs_registers_i_u_dcsr_csr_rdata_q_reg_25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dcsr_csr_rdata_q_reg_22__cs_registers_i_u_dcsr_csr_rdata_q_reg_23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dcsr_csr_rdata_q_reg_20__cs_registers_i_u_dcsr_csr_rdata_q_reg_21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dcsr_csr_rdata_q_reg_18__cs_registers_i_u_dcsr_csr_rdata_q_reg_19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dcsr_csr_rdata_q_reg_16__cs_registers_i_u_dcsr_csr_rdata_q_reg_17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtvec_csr_rdata_q_reg_5__cs_registers_i_u_mtvec_csr_rdata_q_reg_6_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtvec_csr_rdata_q_reg_3__cs_registers_i_u_mtvec_csr_rdata_q_reg_4_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtvec_csr_rdata_q_reg_1__cs_registers_i_u_mtvec_csr_rdata_q_reg_2_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtvec_csr_rdata_q_reg_14__cs_registers_i_u_mtvec_csr_rdata_q_reg_15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtvec_csr_rdata_q_reg_12__cs_registers_i_u_mtvec_csr_rdata_q_reg_13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtvec_csr_rdata_q_reg_10__cs_registers_i_u_mtvec_csr_rdata_q_reg_11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtvec_csr_rdata_q_reg_8__cs_registers_i_u_mtvec_csr_rdata_q_reg_9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtvec_csr_rdata_q_reg_30__cs_registers_i_u_mtvec_csr_rdata_q_reg_31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtvec_csr_rdata_q_reg_28__cs_registers_i_u_mtvec_csr_rdata_q_reg_29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtvec_csr_rdata_q_reg_26__cs_registers_i_u_mtvec_csr_rdata_q_reg_27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtvec_csr_rdata_q_reg_24__cs_registers_i_u_mtvec_csr_rdata_q_reg_25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtvec_csr_rdata_q_reg_22__cs_registers_i_u_mtvec_csr_rdata_q_reg_23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtvec_csr_rdata_q_reg_20__cs_registers_i_u_mtvec_csr_rdata_q_reg_21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtvec_csr_rdata_q_reg_18__cs_registers_i_u_mtvec_csr_rdata_q_reg_19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtvec_csr_rdata_q_reg_16__cs_registers_i_u_mtvec_csr_rdata_q_reg_17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mie_csr_rdata_q_reg_6__cs_registers_i_u_mie_csr_rdata_q_reg_7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mie_csr_rdata_q_reg_4__cs_registers_i_u_mie_csr_rdata_q_reg_5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mie_csr_rdata_q_reg_2__cs_registers_i_u_mie_csr_rdata_q_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mie_csr_rdata_q_reg_0__cs_registers_i_u_mie_csr_rdata_q_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mie_csr_rdata_q_reg_15__cs_registers_i_u_mie_csr_rdata_q_reg_16_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mie_csr_rdata_q_reg_13__cs_registers_i_u_mie_csr_rdata_q_reg_14_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mie_csr_rdata_q_reg_11__cs_registers_i_u_mie_csr_rdata_q_reg_12_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mie_csr_rdata_q_reg_9__cs_registers_i_u_mie_csr_rdata_q_reg_10_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_14__ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_12__ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_10__ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_8__ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_6__ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_4__ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_2__ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_0__ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_30__ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_28__ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_26__ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_24__ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_22__ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_20__ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_18__ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_16__ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_14__ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_12__ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_10__ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_8__ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_6__ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_4__ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_2__ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_0__ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_30__ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_28__ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_26__ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_24__ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_22__ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_20__ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_18__ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_16__ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_q_reg_18__load_store_unit_i_rdata_q_reg_19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_q_reg_16__load_store_unit_i_rdata_q_reg_17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_q_reg_14__load_store_unit_i_rdata_q_reg_15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_q_reg_12__load_store_unit_i_rdata_q_reg_13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_q_reg_10__load_store_unit_i_rdata_q_reg_11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_q_reg_8__load_store_unit_i_rdata_q_reg_9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_q_reg_30__load_store_unit_i_rdata_q_reg_31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_q_reg_28__load_store_unit_i_rdata_q_reg_29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_q_reg_26__load_store_unit_i_rdata_q_reg_27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_q_reg_24__load_store_unit_i_rdata_q_reg_25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_q_reg_22__load_store_unit_i_rdata_q_reg_23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_q_reg_20__load_store_unit_i_rdata_q_reg_21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_addr_last_q_reg_14__load_store_unit_i_addr_last_q_reg_15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_addr_last_q_reg_12__load_store_unit_i_addr_last_q_reg_13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_addr_last_q_reg_10__load_store_unit_i_addr_last_q_reg_11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_addr_last_q_reg_8__load_store_unit_i_addr_last_q_reg_9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_addr_last_q_reg_6__load_store_unit_i_addr_last_q_reg_7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_addr_last_q_reg_4__load_store_unit_i_addr_last_q_reg_5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_addr_last_q_reg_2__load_store_unit_i_addr_last_q_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_addr_last_q_reg_0__load_store_unit_i_addr_last_q_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_addr_last_q_reg_30__load_store_unit_i_addr_last_q_reg_31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_addr_last_q_reg_28__load_store_unit_i_addr_last_q_reg_29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_addr_last_q_reg_26__load_store_unit_i_addr_last_q_reg_27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_addr_last_q_reg_24__load_store_unit_i_addr_last_q_reg_25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_addr_last_q_reg_22__load_store_unit_i_addr_last_q_reg_23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_addr_last_q_reg_20__load_store_unit_i_addr_last_q_reg_21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_addr_last_q_reg_18__load_store_unit_i_addr_last_q_reg_19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_addr_last_q_reg_16__load_store_unit_i_addr_last_q_reg_17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_0__10__id_stage_i_imd_val_q_reg_0__11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_0__8__id_stage_i_imd_val_q_reg_0__9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_0__6__id_stage_i_imd_val_q_reg_0__7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_0__4__id_stage_i_imd_val_q_reg_0__5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_0__2__id_stage_i_imd_val_q_reg_0__3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_0__0__id_stage_i_imd_val_q_reg_0__1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_0__20__id_stage_i_imd_val_q_reg_0__21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_0__18__id_stage_i_imd_val_q_reg_0__19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_0__16__id_stage_i_imd_val_q_reg_0__17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_0__14__id_stage_i_imd_val_q_reg_0__15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_0__12__id_stage_i_imd_val_q_reg_0__13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_0__31__id_stage_i_imd_val_q_reg_0__32_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_0__29__id_stage_i_imd_val_q_reg_0__30_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_0__27__id_stage_i_imd_val_q_reg_0__28_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_0__25__id_stage_i_imd_val_q_reg_0__26_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_0__23__id_stage_i_imd_val_q_reg_0__24_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_1__10__id_stage_i_imd_val_q_reg_1__11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_1__8__id_stage_i_imd_val_q_reg_1__9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_1__6__id_stage_i_imd_val_q_reg_1__7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_1__4__id_stage_i_imd_val_q_reg_1__5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_1__2__id_stage_i_imd_val_q_reg_1__3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_1__0__id_stage_i_imd_val_q_reg_1__1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_1__20__id_stage_i_imd_val_q_reg_1__21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_1__18__id_stage_i_imd_val_q_reg_1__19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_1__16__id_stage_i_imd_val_q_reg_1__17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_1__14__id_stage_i_imd_val_q_reg_1__15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_1__12__id_stage_i_imd_val_q_reg_1__13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_1__32__id_stage_i_imd_val_q_reg_1__33_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_1__29__id_stage_i_imd_val_q_reg_1__30_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_1__27__id_stage_i_imd_val_q_reg_1__28_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_1__25__id_stage_i_imd_val_q_reg_1__26_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_1__23__id_stage_i_imd_val_q_reg_1__24_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_alu_id_o_reg_10__if_stage_i_instr_rdata_alu_id_o_reg_11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_alu_id_o_reg_8__if_stage_i_instr_rdata_alu_id_o_reg_9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_alu_id_o_reg_22__if_stage_i_instr_rdata_alu_id_o_reg_23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_alu_id_o_reg_20__if_stage_i_instr_rdata_alu_id_o_reg_21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_alu_id_o_reg_18__if_stage_i_instr_rdata_alu_id_o_reg_19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_alu_id_o_reg_16__if_stage_i_instr_rdata_alu_id_o_reg_17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_rf_waddr_wb_q_reg_2_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_rf_waddr_wb_q_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_rf_waddr_wb_q_reg_4_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_rf_waddr_wb_q_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_rf_waddr_wb_q_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_rf_we_wb_q_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_wb_instr_type_q_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_wb_instr_type_q_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_is_compressed_id_o_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_illegal_c_insn_id_o_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_fetch_err_o_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_err_q_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_fetch_err_plus2_o_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_wb_count_q_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dcsr_csr_rdata_q_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dcsr_csr_rdata_q_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dcsr_csr_rdata_q_reg_30_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtvec_csr_rdata_q_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_err_q_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_err_q_reg_2_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_handle_misaligned_q_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_id_fsm_q_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_wb_valid_q_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_md_state_q_reg_2_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_md_state_q_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_md_state_q_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_0__22_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_1__22_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_gen_mult_fast_mult_state_q_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_controller_i_debug_mode_q_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_priv_lvl_q_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_priv_lvl_q_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_controller_i_ctrl_fsm_cs_reg_2_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_controller_i_ctrl_fsm_cs_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_controller_i_ctrl_fsm_cs_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstatus_csr_rdata_q_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_controller_i_ctrl_fsm_cs_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_1__31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_lsu_err_q_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_0__33_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_offset_q_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_offset_q_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mcause_csr_rdata_q_reg_6_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_data_we_q_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_div_by_zero_q_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_div_counter_q_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_div_counter_q_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstatus_csr_rdata_q_reg_2_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstatus_csr_rdata_q_reg_4_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_data_type_q_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mie_csr_rdata_q_reg_17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstatus_csr_rdata_q_reg_5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mcause_csr_rdata_q_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtvec_csr_rdata_q_reg_7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstatus_csr_rdata_q_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_div_counter_q_reg_2_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_controller_i_nmi_mode_q_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mcause_csr_rdata_q_reg_5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dcsr_csr_rdata_q_reg_31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_data_type_q_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mcause_csr_rdata_q_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mie_csr_rdata_q_reg_8_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mcause_csr_rdata_q_reg_2_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mcause_csr_rdata_q_reg_4_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mcause_csr_rdata_q_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstatus_csr_rdata_q_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_div_counter_q_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_data_sign_ext_q_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_div_counter_q_reg_4_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstack_cause_csr_rdata_q_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstack_cause_csr_rdata_q_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstack_cause_csr_rdata_q_reg_2_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstack_csr_rdata_q_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstack_csr_rdata_q_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstack_cause_csr_rdata_q_reg_5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstack_cause_csr_rdata_q_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstack_csr_rdata_q_reg_2_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstack_cause_csr_rdata_q_reg_6_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstack_cause_csr_rdata_q_reg_4_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_wb_compressed_q_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_sram]
#set_max_time_borrow 0 [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_sram]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_data_in_q_reg_4__u_gpio_data_in_q_reg_5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_data_in_q_reg_26__u_gpio_data_in_q_reg_27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_data_in_q_reg_28__u_gpio_data_in_q_reg_29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_data_in_q_reg_10__u_gpio_data_in_q_reg_11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_data_in_q_reg_30__u_gpio_data_in_q_reg_31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_data_in_q_reg_24__u_gpio_data_in_q_reg_25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_data_in_q_reg_8__u_gpio_data_in_q_reg_9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_data_in_q_reg_16__u_gpio_data_in_q_reg_17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_data_in_q_reg_6__u_gpio_data_in_q_reg_7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_data_in_q_reg_0__u_gpio_data_in_q_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_data_in_q_reg_20__u_gpio_data_in_q_reg_21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_data_in_q_reg_18__u_gpio_data_in_q_reg_19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_data_in_q_reg_14__u_gpio_data_in_q_reg_15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_data_in_q_reg_12__u_gpio_data_in_q_reg_13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_data_in_q_reg_2__u_gpio_data_in_q_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_data_in_q_reg_22__u_gpio_data_in_q_reg_23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_29__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_30__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_24__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_28__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_22__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_23__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_20__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_21__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_18__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_19__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_15__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_16__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_13__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_14__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_11__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_12__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_7__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_8__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_5__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_6__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_3__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_4__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_1__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_2__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ping_gen_async_i_sync_p_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_0__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_27__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_31__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_25__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_26__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_10__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_17__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ack_gen_async_i_sync_p_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_9__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ping_gen_async_i_sync_p_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ping_level_q_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ack_level_q_reg_u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ping_gen_async_diff_pq_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_ping_set_q_reg_u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ack_gen_async_diff_pq_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_24__u_filter_diff_ctr_q_reg_3__u_gpio_gen_filter_24__u_filter_filter_q_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_24__u_filter_diff_ctr_q_reg_1__u_gpio_gen_filter_24__u_filter_diff_ctr_q_reg_2_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_23__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_24__u_filter_diff_ctr_q_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_23__u_filter_diff_ctr_q_reg_3__u_gpio_gen_filter_23__u_filter_filter_q_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_23__u_filter_diff_ctr_q_reg_1__u_gpio_gen_filter_23__u_filter_diff_ctr_q_reg_2_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_22__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_23__u_filter_diff_ctr_q_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_22__u_filter_diff_ctr_q_reg_3__u_gpio_gen_filter_22__u_filter_filter_q_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_22__u_filter_diff_ctr_q_reg_1__u_gpio_gen_filter_22__u_filter_diff_ctr_q_reg_2_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_20__u_filter_filter_q_reg_u_gpio_gen_filter_22__u_filter_diff_ctr_q_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_20__u_filter_diff_ctr_q_reg_1__u_gpio_gen_filter_20__u_filter_diff_ctr_q_reg_2_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_18__u_filter_filter_q_reg_u_gpio_gen_filter_18__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_18__u_filter_diff_ctr_q_reg_2__u_gpio_gen_filter_18__u_filter_diff_ctr_q_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_18__u_filter_diff_ctr_q_reg_0__u_gpio_gen_filter_18__u_filter_diff_ctr_q_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_15__u_filter_filter_q_reg_u_gpio_gen_filter_15__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_15__u_filter_diff_ctr_q_reg_2__u_gpio_gen_filter_15__u_filter_diff_ctr_q_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_15__u_filter_diff_ctr_q_reg_0__u_gpio_gen_filter_15__u_filter_diff_ctr_q_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_6__u_filter_diff_ctr_q_reg_3__u_gpio_gen_filter_6__u_filter_filter_q_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_6__u_filter_diff_ctr_q_reg_1__u_gpio_gen_filter_6__u_filter_diff_ctr_q_reg_2_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_3__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_6__u_filter_diff_ctr_q_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_3__u_filter_diff_ctr_q_reg_2__u_gpio_gen_filter_3__u_filter_diff_ctr_q_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_3__u_filter_diff_ctr_q_reg_0__u_gpio_gen_filter_3__u_filter_diff_ctr_q_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_q_reg_29__u_gpio_u_reg_u_data_in_q_reg_30_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_q_reg_24__u_gpio_u_reg_u_data_in_q_reg_25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_q_reg_15__u_gpio_u_reg_u_data_in_q_reg_16_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_q_reg_12__u_gpio_u_reg_u_data_in_q_reg_13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_q_reg_6__u_gpio_u_reg_u_data_in_q_reg_7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_q_reg_3__u_gpio_u_reg_u_data_in_q_reg_4_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_intr_hw_intr_o_reg_30__u_gpio_intr_hw_intr_o_reg_31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_intr_hw_intr_o_reg_28__u_gpio_intr_hw_intr_o_reg_29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_intr_hw_intr_o_reg_26__u_gpio_intr_hw_intr_o_reg_27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_intr_hw_intr_o_reg_24__u_gpio_intr_hw_intr_o_reg_25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_intr_hw_intr_o_reg_18__u_gpio_intr_hw_intr_o_reg_19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_intr_hw_intr_o_reg_16__u_gpio_intr_hw_intr_o_reg_17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_rspop_reg_1__u_gpio_u_reg_u_reg_if_rspop_reg_2_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_q_reg_27__u_gpio_u_reg_u_data_in_q_reg_28_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_q_reg_17__u_gpio_u_reg_u_data_in_q_reg_26_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_q_reg_10__u_gpio_u_reg_u_data_in_q_reg_11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_q_reg_1__u_gpio_u_reg_u_data_in_q_reg_9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_intr_hw_intr_o_reg_23__u_gpio_u_reg_u_data_in_q_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_intr_hw_intr_o_reg_21__u_gpio_intr_hw_intr_o_reg_22_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_intr_hw_intr_o_reg_15__u_gpio_intr_hw_intr_o_reg_20_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_intr_hw_intr_o_reg_13__u_gpio_intr_hw_intr_o_reg_14_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_intr_hw_intr_o_reg_7__u_gpio_intr_hw_intr_o_reg_12_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_intr_hw_intr_o_reg_5__u_gpio_intr_hw_intr_o_reg_6_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_intr_hw_intr_o_reg_3__u_gpio_intr_hw_intr_o_reg_4_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_intr_hw_intr_o_reg_1__u_gpio_intr_hw_intr_o_reg_2_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_27__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_intr_hw_intr_o_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_27__u_filter_diff_ctr_q_reg_3__u_gpio_gen_filter_27__u_filter_filter_q_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_27__u_filter_diff_ctr_q_reg_1__u_gpio_gen_filter_27__u_filter_diff_ctr_q_reg_2_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_26__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_27__u_filter_diff_ctr_q_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_26__u_filter_diff_ctr_q_reg_3__u_gpio_gen_filter_26__u_filter_filter_q_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_26__u_filter_diff_ctr_q_reg_1__u_gpio_gen_filter_26__u_filter_diff_ctr_q_reg_2_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_25__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_26__u_filter_diff_ctr_q_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_25__u_filter_diff_ctr_q_reg_3__u_gpio_gen_filter_25__u_filter_filter_q_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_25__u_filter_diff_ctr_q_reg_1__u_gpio_gen_filter_25__u_filter_diff_ctr_q_reg_2_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_17__u_filter_filter_q_reg_u_gpio_gen_filter_25__u_filter_diff_ctr_q_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_17__u_filter_diff_ctr_q_reg_2__u_gpio_gen_filter_17__u_filter_diff_ctr_q_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_17__u_filter_diff_ctr_q_reg_0__u_gpio_gen_filter_17__u_filter_diff_ctr_q_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_10__u_filter_filter_q_reg_u_gpio_gen_filter_10__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_10__u_filter_diff_ctr_q_reg_2__u_gpio_gen_filter_10__u_filter_diff_ctr_q_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_10__u_filter_diff_ctr_q_reg_0__u_gpio_gen_filter_10__u_filter_diff_ctr_q_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_9__u_filter_filter_q_reg_u_gpio_gen_filter_9__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_9__u_filter_diff_ctr_q_reg_2__u_gpio_gen_filter_9__u_filter_diff_ctr_q_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_9__u_filter_diff_ctr_q_reg_0__u_gpio_gen_filter_9__u_filter_diff_ctr_q_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_intr_hw_intr_o_reg_10__u_gpio_intr_hw_intr_o_reg_11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_intr_hw_intr_o_reg_8__u_gpio_intr_hw_intr_o_reg_9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_31__u_filter_filter_q_reg_u_gpio_gen_filter_31__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_31__u_filter_diff_ctr_q_reg_2__u_gpio_gen_filter_31__u_filter_diff_ctr_q_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_31__u_filter_diff_ctr_q_reg_0__u_gpio_gen_filter_31__u_filter_diff_ctr_q_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_19__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_20__u_filter_diff_ctr_q_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_19__u_filter_diff_ctr_q_reg_3__u_gpio_gen_filter_19__u_filter_filter_q_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_19__u_filter_diff_ctr_q_reg_1__u_gpio_gen_filter_19__u_filter_diff_ctr_q_reg_2_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_14__u_filter_filter_q_reg_u_gpio_gen_filter_19__u_filter_diff_ctr_q_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_14__u_filter_diff_ctr_q_reg_2__u_gpio_gen_filter_14__u_filter_diff_ctr_q_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_14__u_filter_diff_ctr_q_reg_0__u_gpio_gen_filter_14__u_filter_diff_ctr_q_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_13__u_filter_diff_ctr_q_reg_3__u_gpio_gen_filter_13__u_filter_filter_q_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_13__u_filter_diff_ctr_q_reg_1__u_gpio_gen_filter_13__u_filter_diff_ctr_q_reg_2_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_12__u_filter_diff_ctr_q_reg_3__u_gpio_gen_filter_13__u_filter_diff_ctr_q_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_12__u_filter_diff_ctr_q_reg_1__u_gpio_gen_filter_12__u_filter_diff_ctr_q_reg_2_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_5__u_filter_filter_q_reg_u_gpio_gen_filter_12__u_filter_diff_ctr_q_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_5__u_filter_diff_ctr_q_reg_2__u_gpio_gen_filter_5__u_filter_diff_ctr_q_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_5__u_filter_diff_ctr_q_reg_0__u_gpio_gen_filter_5__u_filter_diff_ctr_q_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_4__u_filter_filter_q_reg_u_gpio_gen_filter_4__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_4__u_filter_diff_ctr_q_reg_2__u_gpio_gen_filter_4__u_filter_diff_ctr_q_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_4__u_filter_diff_ctr_q_reg_0__u_gpio_gen_filter_4__u_filter_diff_ctr_q_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_2__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_3__u_filter_filter_q_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_2__u_filter_diff_ctr_q_reg_3__u_gpio_gen_filter_2__u_filter_filter_q_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_2__u_filter_diff_ctr_q_reg_1__u_gpio_gen_filter_2__u_filter_diff_ctr_q_reg_2_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_1__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_2__u_filter_diff_ctr_q_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_1__u_filter_diff_ctr_q_reg_3__u_gpio_gen_filter_1__u_filter_filter_q_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_1__u_filter_diff_ctr_q_reg_1__u_gpio_gen_filter_1__u_filter_diff_ctr_q_reg_2_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_0__u_filter_filter_q_reg_u_gpio_gen_filter_1__u_filter_diff_ctr_q_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_0__u_filter_diff_ctr_q_reg_2__u_gpio_gen_filter_0__u_filter_diff_ctr_q_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_0__u_filter_diff_ctr_q_reg_0__u_gpio_gen_filter_0__u_filter_diff_ctr_q_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_28__u_filter_filter_q_reg_u_gpio_gen_filter_28__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_28__u_filter_diff_ctr_q_reg_2__u_gpio_gen_filter_28__u_filter_diff_ctr_q_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_28__u_filter_diff_ctr_q_reg_0__u_gpio_gen_filter_28__u_filter_diff_ctr_q_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_21__u_filter_filter_q_reg_u_gpio_gen_filter_21__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_21__u_filter_diff_ctr_q_reg_2__u_gpio_gen_filter_21__u_filter_diff_ctr_q_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_21__u_filter_diff_ctr_q_reg_0__u_gpio_gen_filter_21__u_filter_diff_ctr_q_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_16__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_20__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_16__u_filter_diff_ctr_q_reg_3__u_gpio_gen_filter_16__u_filter_filter_q_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_16__u_filter_diff_ctr_q_reg_1__u_gpio_gen_filter_16__u_filter_diff_ctr_q_reg_2_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_14__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_16__u_filter_diff_ctr_q_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_12__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_13__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_11__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_12__u_filter_filter_q_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_11__u_filter_diff_ctr_q_reg_3__u_gpio_gen_filter_11__u_filter_filter_q_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_11__u_filter_diff_ctr_q_reg_1__u_gpio_gen_filter_11__u_filter_diff_ctr_q_reg_2_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_8__u_filter_diff_ctr_q_reg_3__u_gpio_gen_filter_11__u_filter_diff_ctr_q_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_8__u_filter_diff_ctr_q_reg_1__u_gpio_gen_filter_8__u_filter_diff_ctr_q_reg_2_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_7__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_8__u_filter_diff_ctr_q_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_7__u_filter_diff_ctr_q_reg_3__u_gpio_gen_filter_7__u_filter_filter_q_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_7__u_filter_diff_ctr_q_reg_1__u_gpio_gen_filter_7__u_filter_diff_ctr_q_reg_2_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_6__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_7__u_filter_diff_ctr_q_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_0__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_5__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_q_reg_21__u_gpio_u_reg_u_data_in_q_reg_22_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_q_reg_19__u_gpio_u_reg_u_data_in_q_reg_20_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_q_reg_14__u_gpio_u_reg_u_data_in_q_reg_18_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_q_reg_5__u_gpio_u_reg_u_data_in_q_reg_8_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_err_q_reg_u_gpio_u_reg_u_data_in_q_reg_2_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_30__u_filter_filter_q_reg_u_gpio_gen_filter_30__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_30__u_filter_diff_ctr_q_reg_2__u_gpio_gen_filter_30__u_filter_diff_ctr_q_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_30__u_filter_diff_ctr_q_reg_0__u_gpio_gen_filter_30__u_filter_diff_ctr_q_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_29__u_filter_filter_q_reg_u_gpio_gen_filter_29__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_29__u_filter_diff_ctr_q_reg_2__u_gpio_gen_filter_29__u_filter_diff_ctr_q_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_29__u_filter_diff_ctr_q_reg_0__u_gpio_gen_filter_29__u_filter_diff_ctr_q_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_8__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_17__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_prim_flop_alert_u_secure_anchor_flop_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_8__u_filter_filter_q_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_state_q_reg_2__u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ack_gen_async_i_sync_p_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_state_q_reg_0__u_gpio_gen_alert_tx_0__u_prim_alert_sender_state_q_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_alert_set_q_reg_u_gpio_gen_alert_tx_0__u_prim_alert_sender_alert_test_set_q_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_14__u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_12__u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_10__u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_8__u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_6__u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_4__u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_2__u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_0__u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_30__u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_28__u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_26__u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_24__u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_22__u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_20__u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_18__u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_16__u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_14__u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_12__u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_10__u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_8__u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_6__u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_4__u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_2__u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_0__u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_30__u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_28__u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_26__u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_24__u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_22__u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_20__u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_18__u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_16__u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_14__u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_12__u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_10__u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_8__u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_6__u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_4__u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_2__u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_0__u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_30__u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_28__u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_26__u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_24__u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_22__u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_20__u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_18__u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_16__u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_14__u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_12__u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_10__u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_8__u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_6__u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_4__u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_2__u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_0__u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_30__u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_28__u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_26__u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_24__u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_22__u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_20__u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_18__u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_16__u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_q_reg_14__u_gpio_u_reg_u_intr_enable_q_reg_15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_q_reg_12__u_gpio_u_reg_u_intr_enable_q_reg_13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_q_reg_10__u_gpio_u_reg_u_intr_enable_q_reg_11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_q_reg_8__u_gpio_u_reg_u_intr_enable_q_reg_9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_q_reg_6__u_gpio_u_reg_u_intr_enable_q_reg_7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_q_reg_4__u_gpio_u_reg_u_intr_enable_q_reg_5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_q_reg_2__u_gpio_u_reg_u_intr_enable_q_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_q_reg_0__u_gpio_u_reg_u_intr_enable_q_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_q_reg_30__u_gpio_u_reg_u_intr_enable_q_reg_31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_q_reg_28__u_gpio_u_reg_u_intr_enable_q_reg_29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_q_reg_26__u_gpio_u_reg_u_intr_enable_q_reg_27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_q_reg_24__u_gpio_u_reg_u_intr_enable_q_reg_25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_q_reg_22__u_gpio_u_reg_u_intr_enable_q_reg_23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_q_reg_20__u_gpio_u_reg_u_intr_enable_q_reg_21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_q_reg_18__u_gpio_u_reg_u_intr_enable_q_reg_19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_q_reg_16__u_gpio_u_reg_u_intr_enable_q_reg_17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_14__u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_12__u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_10__u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_8__u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_6__u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_4__u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_2__u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_0__u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_30__u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_28__u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_26__u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_24__u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_22__u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_20__u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_18__u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_16__u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_gen_err_resp_err_resp_err_source_reg_6__u_xbar_periph_u_s1n_6_gen_err_resp_err_resp_err_source_reg_7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_gen_err_resp_err_resp_err_source_reg_4__u_xbar_periph_u_s1n_6_gen_err_resp_err_resp_err_source_reg_5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_gen_err_resp_err_resp_err_source_reg_1__u_xbar_periph_u_s1n_6_gen_err_resp_err_resp_err_source_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_gen_err_resp_err_resp_err_source_reg_0__u_xbar_periph_u_s1n_6_gen_err_resp_err_resp_err_source_reg_2_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_q_reg_14__u_gpio_u_reg_u_intr_state_q_reg_15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_q_reg_12__u_gpio_u_reg_u_intr_state_q_reg_13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_q_reg_10__u_gpio_u_reg_u_intr_state_q_reg_11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_q_reg_8__u_gpio_u_reg_u_intr_state_q_reg_9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_q_reg_6__u_gpio_u_reg_u_intr_state_q_reg_7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_q_reg_4__u_gpio_u_reg_u_intr_state_q_reg_5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_q_reg_2__u_gpio_u_reg_u_intr_state_q_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_q_reg_0__u_gpio_u_reg_u_intr_state_q_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_q_reg_30__u_gpio_u_reg_u_intr_state_q_reg_31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_q_reg_28__u_gpio_u_reg_u_intr_state_q_reg_29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_q_reg_26__u_gpio_u_reg_u_intr_state_q_reg_27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_q_reg_24__u_gpio_u_reg_u_intr_state_q_reg_25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_q_reg_22__u_gpio_u_reg_u_intr_state_q_reg_23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_q_reg_20__u_gpio_u_reg_u_intr_state_q_reg_21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_q_reg_18__u_gpio_u_reg_u_intr_state_q_reg_19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_q_reg_16__u_gpio_u_reg_u_intr_state_q_reg_17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_reqid_reg_6__u_gpio_u_reg_u_reg_if_reqid_reg_7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_reqid_reg_4__u_gpio_u_reg_u_reg_if_reqid_reg_5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_reqid_reg_1__u_gpio_u_reg_u_reg_if_reqid_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_reqid_reg_0__u_gpio_u_reg_u_reg_if_reqid_reg_2_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_rdata_reg_14__u_gpio_u_reg_u_reg_if_rdata_reg_15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_rdata_reg_12__u_gpio_u_reg_u_reg_if_rdata_reg_13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_rdata_reg_10__u_gpio_u_reg_u_reg_if_rdata_reg_11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_rdata_reg_8__u_gpio_u_reg_u_reg_if_rdata_reg_9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_rdata_reg_6__u_gpio_u_reg_u_reg_if_rdata_reg_7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_rdata_reg_4__u_gpio_u_reg_u_reg_if_rdata_reg_5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_rdata_reg_2__u_gpio_u_reg_u_reg_if_rdata_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_rdata_reg_0__u_gpio_u_reg_u_reg_if_rdata_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_rdata_reg_30__u_gpio_u_reg_u_reg_if_rdata_reg_31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_rdata_reg_28__u_gpio_u_reg_u_reg_if_rdata_reg_29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_rdata_reg_26__u_gpio_u_reg_u_reg_if_rdata_reg_27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_rdata_reg_24__u_gpio_u_reg_u_reg_if_rdata_reg_25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_rdata_reg_22__u_gpio_u_reg_u_reg_if_rdata_reg_23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_rdata_reg_20__u_gpio_u_reg_u_reg_if_rdata_reg_21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_rdata_reg_18__u_gpio_u_reg_u_reg_if_rdata_reg_19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_rdata_reg_16__u_gpio_u_reg_u_reg_if_rdata_reg_17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_num_req_outstanding_reg_6__u_xbar_periph_u_s1n_6_num_req_outstanding_reg_7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_num_req_outstanding_reg_4__u_xbar_periph_u_s1n_6_num_req_outstanding_reg_5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_num_req_outstanding_reg_2__u_xbar_periph_u_s1n_6_num_req_outstanding_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_num_req_outstanding_reg_0__u_xbar_periph_u_s1n_6_num_req_outstanding_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_q_reg_30__u_gpio_cio_gpio_q_reg_31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_q_reg_28__u_gpio_cio_gpio_q_reg_29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_q_reg_26__u_gpio_cio_gpio_q_reg_27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_q_reg_24__u_gpio_cio_gpio_q_reg_25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_q_reg_22__u_gpio_cio_gpio_q_reg_23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_q_reg_20__u_gpio_cio_gpio_q_reg_21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_q_reg_18__u_gpio_cio_gpio_q_reg_19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_q_reg_16__u_gpio_cio_gpio_q_reg_17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_q_reg_14__u_gpio_cio_gpio_q_reg_15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_q_reg_12__u_gpio_cio_gpio_q_reg_13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_q_reg_10__u_gpio_cio_gpio_q_reg_11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_q_reg_8__u_gpio_cio_gpio_q_reg_9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_q_reg_6__u_gpio_cio_gpio_q_reg_7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_q_reg_4__u_gpio_cio_gpio_q_reg_5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_q_reg_2__u_gpio_cio_gpio_q_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_q_reg_0__u_gpio_cio_gpio_q_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_en_q_reg_30__u_gpio_cio_gpio_en_q_reg_31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_en_q_reg_28__u_gpio_cio_gpio_en_q_reg_29_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_en_q_reg_26__u_gpio_cio_gpio_en_q_reg_27_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_en_q_reg_24__u_gpio_cio_gpio_en_q_reg_25_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_en_q_reg_22__u_gpio_cio_gpio_en_q_reg_23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_en_q_reg_20__u_gpio_cio_gpio_en_q_reg_21_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_en_q_reg_18__u_gpio_cio_gpio_en_q_reg_19_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_en_q_reg_16__u_gpio_cio_gpio_en_q_reg_17_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_en_q_reg_14__u_gpio_cio_gpio_en_q_reg_15_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_en_q_reg_12__u_gpio_cio_gpio_en_q_reg_13_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_en_q_reg_10__u_gpio_cio_gpio_en_q_reg_11_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_en_q_reg_8__u_gpio_cio_gpio_en_q_reg_9_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_en_q_reg_6__u_gpio_cio_gpio_en_q_reg_7_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_en_q_reg_4__u_gpio_cio_gpio_en_q_reg_5_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_en_q_reg_2__u_gpio_cio_gpio_en_q_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_en_q_reg_0__u_gpio_cio_gpio_en_q_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ping_gen_async_i_sync_n_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ack_gen_async_i_sync_n_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ping_gen_async_diff_nq_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ack_gen_async_diff_nq_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ping_gen_async_i_sync_n_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ack_gen_async_i_sync_n_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_dev_select_outstanding_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_dev_select_outstanding_reg_2_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_dev_select_outstanding_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_gen_err_resp_err_resp_err_rsp_pending_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_gen_err_resp_err_resp_err_req_pending_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_outstanding_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_error_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_num_req_outstanding_reg_8_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_gen_err_resp_err_resp_err_opcode_reg_2_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_gen_err_resp_err_resp_err_opcode_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_gen_err_resp_err_resp_err_opcode_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_rspop_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_gen_err_resp_err_resp_err_instr_type_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_gen_err_resp_err_resp_err_instr_type_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_gen_err_resp_err_resp_err_instr_type_reg_2_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_gen_err_resp_err_resp_err_instr_type_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_reqsz_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_gen_err_resp_err_resp_err_size_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_gen_err_resp_err_resp_err_size_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_reqsz_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_24__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_4__u_filter_stored_value_q_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_11__u_filter_stored_value_q_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_25__u_filter_stored_value_q_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_26__u_filter_stored_value_q_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_17__u_filter_stored_value_q_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_29__u_filter_stored_value_q_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_27__u_filter_stored_value_q_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_31__u_filter_stored_value_q_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_1__u_filter_stored_value_q_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_14__u_filter_stored_value_q_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_8__u_filter_stored_value_q_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_16__u_filter_stored_value_q_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_30__u_filter_stored_value_q_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_20__u_filter_stored_value_q_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_7__u_filter_stored_value_q_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_13__u_filter_stored_value_q_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_24__u_filter_stored_value_q_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_5__u_filter_stored_value_q_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_6__u_filter_stored_value_q_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_18__u_filter_stored_value_q_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ping_gen_async_state_q_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ping_gen_async_state_q_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_9__u_filter_stored_value_q_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_28__u_filter_stored_value_q_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ack_gen_async_state_q_reg_1_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ack_gen_async_state_q_reg_0_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_0__u_filter_stored_value_q_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_12__u_filter_stored_value_q_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_15__u_filter_stored_value_q_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_21__u_filter_stored_value_q_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_23__u_filter_stored_value_q_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_2__u_filter_stored_value_q_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_3__u_filter_stored_value_q_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_19__u_filter_stored_value_q_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_10__u_filter_stored_value_q_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_22__u_filter_stored_value_q_reg]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_20__u_filter_diff_ctr_q_reg_3_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_q_reg_31_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_q_reg_23_]
#set_max_time_borrow 0 [get_cells u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_prim_flop_alert_u_secure_anchor_flop_gen_generic_u_impl_generic_q_o_reg_1_]
create_clock [get_ports clk_i_PAD]  -period 40000  -waveform {0 20000}
set_clock_latency 500  [get_clocks clk_i_PAD]
set_clock_uncertainty -setup 250  [get_clocks clk_i_PAD]
set_clock_uncertainty -hold 150  [get_clocks clk_i_PAD]
set_clock_transition -min -fall 200 [get_clocks clk_i_PAD]
set_clock_transition -min -rise 200 [get_clocks clk_i_PAD]
set_clock_transition -max -fall 200 [get_clocks clk_i_PAD]
set_clock_transition -max -rise 200 [get_clocks clk_i_PAD]
create_clock -name virtual_clk  -period 100000  -waveform {0 50000}
set_clock_latency 500  [get_clocks virtual_clk]
set_clock_uncertainty -setup 250  [get_clocks virtual_clk]
set_clock_uncertainty -hold 150  [get_clocks virtual_clk]
create_clock [get_ports spi_sclk_PAD]  -period 100000  -waveform {0 50000}
set_clock_latency 500  [get_clocks spi_sclk_PAD]
set_clock_uncertainty -setup 250  [get_clocks spi_sclk_PAD]
set_clock_uncertainty -hold 150  [get_clocks spi_sclk_PAD]
set_clock_transition -min -fall 200 [get_clocks spi_sclk_PAD]
set_clock_transition -min -rise 200 [get_clocks spi_sclk_PAD]
set_clock_transition -max -fall 200 [get_clocks spi_sclk_PAD]
set_clock_transition -max -rise 200 [get_clocks spi_sclk_PAD]
group_path -weight 5  -name REG2REG  -from [list [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_0__u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_1_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_2__u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_3_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_4__u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_5_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_6__u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_7_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_8__u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_9_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_10__u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_11_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_12__u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_13_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_14__u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_15_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_16__u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_17_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_18__u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_19_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_20__u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_21_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_22__u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_23_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_24__u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_25_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_26__u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_27_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_28__u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_29_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_30__u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_31_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_0__u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_1_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_2__u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_3_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_4__u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_5_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_6__u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_7_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_8__u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_9_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_10__u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_11_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_12__u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_13_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_14__u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_15_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_16__u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_17_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_18__u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_19_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_20__u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_21_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_22__u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_23_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_24__u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_25_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_26__u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_27_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_28__u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_29_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_30__u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_31_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_0__u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_1_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_2__u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_3_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_4__u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_5_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_6__u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_7_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_8__u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_9_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_10__u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_11_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_12__u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_13_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_14__u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_15_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_16__u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_17_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_18__u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_19_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_20__u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_21_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_22__u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_23_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_24__u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_25_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_26__u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_27_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_28__u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_29_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_30__u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_31_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_0__u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_1_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_2__u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_3_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_4__u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_5_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_6__u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_7_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_8__u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_9_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_10__u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_11_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_12__u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_13_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_14__u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_15_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_16__u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_17_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_18__u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_19_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_20__u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_21_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_22__u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_23_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_24__u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_25_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_26__u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_27_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_28__u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_29_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_30__u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_31_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_0__u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_1_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_2__u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_3_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_4__u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_5_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_6__u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_7_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_8__u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_9_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_10__u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_11_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_12__u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_13_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_14__u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_15_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_16__u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_17_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_18__u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_19_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_20__u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_21_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_22__u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_23_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_24__u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_25_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_26__u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_27_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_28__u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_29_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_30__u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_31_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_q_reg_1__u_gpio_u_reg_u_data_in_q_reg_9_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_q_reg_3__u_gpio_u_reg_u_data_in_q_reg_4_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_q_reg_5__u_gpio_u_reg_u_data_in_q_reg_8_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_q_reg_6__u_gpio_u_reg_u_data_in_q_reg_7_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_q_reg_10__u_gpio_u_reg_u_data_in_q_reg_11_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_q_reg_12__u_gpio_u_reg_u_data_in_q_reg_13_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_q_reg_14__u_gpio_u_reg_u_data_in_q_reg_18_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_q_reg_15__u_gpio_u_reg_u_data_in_q_reg_16_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_q_reg_17__u_gpio_u_reg_u_data_in_q_reg_26_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_q_reg_19__u_gpio_u_reg_u_data_in_q_reg_20_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_q_reg_21__u_gpio_u_reg_u_data_in_q_reg_22_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_q_reg_23_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_q_reg_24__u_gpio_u_reg_u_data_in_q_reg_25_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_q_reg_27__u_gpio_u_reg_u_data_in_q_reg_28_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_q_reg_29__u_gpio_u_reg_u_data_in_q_reg_30_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_q_reg_31_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_q_reg_0__u_gpio_u_reg_u_intr_enable_q_reg_1_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_q_reg_2__u_gpio_u_reg_u_intr_enable_q_reg_3_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_q_reg_4__u_gpio_u_reg_u_intr_enable_q_reg_5_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_q_reg_6__u_gpio_u_reg_u_intr_enable_q_reg_7_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_q_reg_8__u_gpio_u_reg_u_intr_enable_q_reg_9_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_q_reg_10__u_gpio_u_reg_u_intr_enable_q_reg_11_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_q_reg_12__u_gpio_u_reg_u_intr_enable_q_reg_13_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_q_reg_14__u_gpio_u_reg_u_intr_enable_q_reg_15_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_q_reg_16__u_gpio_u_reg_u_intr_enable_q_reg_17_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_q_reg_18__u_gpio_u_reg_u_intr_enable_q_reg_19_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_q_reg_20__u_gpio_u_reg_u_intr_enable_q_reg_21_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_q_reg_22__u_gpio_u_reg_u_intr_enable_q_reg_23_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_q_reg_24__u_gpio_u_reg_u_intr_enable_q_reg_25_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_q_reg_26__u_gpio_u_reg_u_intr_enable_q_reg_27_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_q_reg_28__u_gpio_u_reg_u_intr_enable_q_reg_29_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_q_reg_30__u_gpio_u_reg_u_intr_enable_q_reg_31_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_q_reg_0__u_gpio_u_reg_u_intr_state_q_reg_1_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_q_reg_2__u_gpio_u_reg_u_intr_state_q_reg_3_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_q_reg_4__u_gpio_u_reg_u_intr_state_q_reg_5_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_q_reg_6__u_gpio_u_reg_u_intr_state_q_reg_7_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_q_reg_8__u_gpio_u_reg_u_intr_state_q_reg_9_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_q_reg_10__u_gpio_u_reg_u_intr_state_q_reg_11_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_q_reg_12__u_gpio_u_reg_u_intr_state_q_reg_13_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_q_reg_14__u_gpio_u_reg_u_intr_state_q_reg_15_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_q_reg_16__u_gpio_u_reg_u_intr_state_q_reg_17_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_q_reg_18__u_gpio_u_reg_u_intr_state_q_reg_19_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_q_reg_20__u_gpio_u_reg_u_intr_state_q_reg_21_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_q_reg_22__u_gpio_u_reg_u_intr_state_q_reg_23_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_q_reg_24__u_gpio_u_reg_u_intr_state_q_reg_25_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_q_reg_26__u_gpio_u_reg_u_intr_state_q_reg_27_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_q_reg_28__u_gpio_u_reg_u_intr_state_q_reg_29_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_q_reg_30__u_gpio_u_reg_u_intr_state_q_reg_31_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_rdata_reg_0__u_gpio_u_reg_u_reg_if_rdata_reg_1_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_rdata_reg_2__u_gpio_u_reg_u_reg_if_rdata_reg_3_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_rdata_reg_4__u_gpio_u_reg_u_reg_if_rdata_reg_5_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_rdata_reg_6__u_gpio_u_reg_u_reg_if_rdata_reg_7_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_rdata_reg_8__u_gpio_u_reg_u_reg_if_rdata_reg_9_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_rdata_reg_10__u_gpio_u_reg_u_reg_if_rdata_reg_11_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_rdata_reg_12__u_gpio_u_reg_u_reg_if_rdata_reg_13_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_rdata_reg_14__u_gpio_u_reg_u_reg_if_rdata_reg_15_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_rdata_reg_16__u_gpio_u_reg_u_reg_if_rdata_reg_17_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_rdata_reg_18__u_gpio_u_reg_u_reg_if_rdata_reg_19_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_rdata_reg_20__u_gpio_u_reg_u_reg_if_rdata_reg_21_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_rdata_reg_22__u_gpio_u_reg_u_reg_if_rdata_reg_23_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_rdata_reg_24__u_gpio_u_reg_u_reg_if_rdata_reg_25_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_rdata_reg_26__u_gpio_u_reg_u_reg_if_rdata_reg_27_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_rdata_reg_28__u_gpio_u_reg_u_reg_if_rdata_reg_29_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_rdata_reg_30__u_gpio_u_reg_u_reg_if_rdata_reg_31_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_error_reg] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_reqsz_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_reqsz_reg_1_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_reqid_reg_0__u_gpio_u_reg_u_reg_if_reqid_reg_2_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_reqid_reg_1__u_gpio_u_reg_u_reg_if_reqid_reg_3_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_reqid_reg_4__u_gpio_u_reg_u_reg_if_reqid_reg_5_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_reqid_reg_6__u_gpio_u_reg_u_reg_if_reqid_reg_7_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_rspop_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_rspop_reg_1__u_gpio_u_reg_u_reg_if_rspop_reg_2_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_outstanding_reg] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_err_q_reg_u_gpio_u_reg_u_data_in_q_reg_2_] [get_cells u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_alert_set_q_reg_u_gpio_gen_alert_tx_0__u_prim_alert_sender_alert_test_set_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_state_q_reg_0__u_gpio_gen_alert_tx_0__u_prim_alert_sender_state_q_reg_1_] [get_cells u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_state_q_reg_2__u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ack_gen_async_i_sync_p_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_ping_set_q_reg_u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ack_gen_async_diff_pq_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_prim_flop_alert_u_secure_anchor_flop_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_8__u_filter_filter_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_prim_flop_alert_u_secure_anchor_flop_gen_generic_u_impl_generic_q_o_reg_1_] [get_cells u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ack_gen_async_diff_nq_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ack_gen_async_state_q_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ack_gen_async_state_q_reg_1_] [get_cells u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ack_level_q_reg_u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ping_gen_async_diff_pq_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ack_gen_async_i_sync_n_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ack_gen_async_i_sync_n_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ack_gen_async_i_sync_p_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_9__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ping_gen_async_diff_nq_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ping_gen_async_state_q_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ping_gen_async_state_q_reg_1_] [get_cells u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ping_gen_async_i_sync_n_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ping_gen_async_i_sync_n_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ping_gen_async_i_sync_p_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ping_level_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ping_gen_async_i_sync_p_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_0__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_intr_hw_intr_o_reg_1__u_gpio_intr_hw_intr_o_reg_2_] [get_cells u_top_core_u_peri_device/u_gpio_intr_hw_intr_o_reg_3__u_gpio_intr_hw_intr_o_reg_4_] [get_cells u_top_core_u_peri_device/u_gpio_intr_hw_intr_o_reg_5__u_gpio_intr_hw_intr_o_reg_6_] [get_cells u_top_core_u_peri_device/u_gpio_intr_hw_intr_o_reg_7__u_gpio_intr_hw_intr_o_reg_12_] [get_cells u_top_core_u_peri_device/u_gpio_intr_hw_intr_o_reg_8__u_gpio_intr_hw_intr_o_reg_9_] [get_cells u_top_core_u_peri_device/u_gpio_intr_hw_intr_o_reg_10__u_gpio_intr_hw_intr_o_reg_11_] [get_cells u_top_core_u_peri_device/u_gpio_intr_hw_intr_o_reg_13__u_gpio_intr_hw_intr_o_reg_14_] [get_cells u_top_core_u_peri_device/u_gpio_intr_hw_intr_o_reg_15__u_gpio_intr_hw_intr_o_reg_20_] [get_cells u_top_core_u_peri_device/u_gpio_intr_hw_intr_o_reg_16__u_gpio_intr_hw_intr_o_reg_17_] [get_cells u_top_core_u_peri_device/u_gpio_intr_hw_intr_o_reg_18__u_gpio_intr_hw_intr_o_reg_19_] [get_cells u_top_core_u_peri_device/u_gpio_intr_hw_intr_o_reg_21__u_gpio_intr_hw_intr_o_reg_22_] [get_cells u_top_core_u_peri_device/u_gpio_intr_hw_intr_o_reg_23__u_gpio_u_reg_u_data_in_q_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_intr_hw_intr_o_reg_24__u_gpio_intr_hw_intr_o_reg_25_] [get_cells u_top_core_u_peri_device/u_gpio_intr_hw_intr_o_reg_26__u_gpio_intr_hw_intr_o_reg_27_] [get_cells u_top_core_u_peri_device/u_gpio_intr_hw_intr_o_reg_28__u_gpio_intr_hw_intr_o_reg_29_] [get_cells u_top_core_u_peri_device/u_gpio_intr_hw_intr_o_reg_30__u_gpio_intr_hw_intr_o_reg_31_] [get_cells u_top_core_u_peri_device/u_gpio_data_in_q_reg_0__u_gpio_data_in_q_reg_1_] [get_cells u_top_core_u_peri_device/u_gpio_data_in_q_reg_2__u_gpio_data_in_q_reg_3_] [get_cells u_top_core_u_peri_device/u_gpio_data_in_q_reg_4__u_gpio_data_in_q_reg_5_] [get_cells u_top_core_u_peri_device/u_gpio_data_in_q_reg_6__u_gpio_data_in_q_reg_7_] [get_cells u_top_core_u_peri_device/u_gpio_data_in_q_reg_8__u_gpio_data_in_q_reg_9_] [get_cells u_top_core_u_peri_device/u_gpio_data_in_q_reg_10__u_gpio_data_in_q_reg_11_] [get_cells u_top_core_u_peri_device/u_gpio_data_in_q_reg_12__u_gpio_data_in_q_reg_13_] [get_cells u_top_core_u_peri_device/u_gpio_data_in_q_reg_14__u_gpio_data_in_q_reg_15_] [get_cells u_top_core_u_peri_device/u_gpio_data_in_q_reg_16__u_gpio_data_in_q_reg_17_] [get_cells u_top_core_u_peri_device/u_gpio_data_in_q_reg_18__u_gpio_data_in_q_reg_19_] [get_cells u_top_core_u_peri_device/u_gpio_data_in_q_reg_20__u_gpio_data_in_q_reg_21_] [get_cells u_top_core_u_peri_device/u_gpio_data_in_q_reg_22__u_gpio_data_in_q_reg_23_] [get_cells u_top_core_u_peri_device/u_gpio_data_in_q_reg_24__u_gpio_data_in_q_reg_25_] [get_cells u_top_core_u_peri_device/u_gpio_data_in_q_reg_26__u_gpio_data_in_q_reg_27_] [get_cells u_top_core_u_peri_device/u_gpio_data_in_q_reg_28__u_gpio_data_in_q_reg_29_] [get_cells u_top_core_u_peri_device/u_gpio_data_in_q_reg_30__u_gpio_data_in_q_reg_31_] [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_en_q_reg_0__u_gpio_cio_gpio_en_q_reg_1_] [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_en_q_reg_2__u_gpio_cio_gpio_en_q_reg_3_] [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_en_q_reg_4__u_gpio_cio_gpio_en_q_reg_5_] [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_en_q_reg_6__u_gpio_cio_gpio_en_q_reg_7_] [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_en_q_reg_8__u_gpio_cio_gpio_en_q_reg_9_] [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_en_q_reg_10__u_gpio_cio_gpio_en_q_reg_11_] [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_en_q_reg_12__u_gpio_cio_gpio_en_q_reg_13_] [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_en_q_reg_14__u_gpio_cio_gpio_en_q_reg_15_] [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_en_q_reg_16__u_gpio_cio_gpio_en_q_reg_17_] [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_en_q_reg_18__u_gpio_cio_gpio_en_q_reg_19_] [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_en_q_reg_20__u_gpio_cio_gpio_en_q_reg_21_] [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_en_q_reg_22__u_gpio_cio_gpio_en_q_reg_23_] [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_en_q_reg_24__u_gpio_cio_gpio_en_q_reg_25_] [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_en_q_reg_26__u_gpio_cio_gpio_en_q_reg_27_] [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_en_q_reg_28__u_gpio_cio_gpio_en_q_reg_29_] [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_en_q_reg_30__u_gpio_cio_gpio_en_q_reg_31_] [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_q_reg_0__u_gpio_cio_gpio_q_reg_1_] [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_q_reg_2__u_gpio_cio_gpio_q_reg_3_] [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_q_reg_4__u_gpio_cio_gpio_q_reg_5_] [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_q_reg_6__u_gpio_cio_gpio_q_reg_7_] [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_q_reg_8__u_gpio_cio_gpio_q_reg_9_] [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_q_reg_10__u_gpio_cio_gpio_q_reg_11_] [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_q_reg_12__u_gpio_cio_gpio_q_reg_13_] [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_q_reg_14__u_gpio_cio_gpio_q_reg_15_] [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_q_reg_16__u_gpio_cio_gpio_q_reg_17_] [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_q_reg_18__u_gpio_cio_gpio_q_reg_19_] [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_q_reg_20__u_gpio_cio_gpio_q_reg_21_] [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_q_reg_22__u_gpio_cio_gpio_q_reg_23_] [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_q_reg_24__u_gpio_cio_gpio_q_reg_25_] [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_q_reg_26__u_gpio_cio_gpio_q_reg_27_] [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_q_reg_28__u_gpio_cio_gpio_q_reg_29_] [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_q_reg_30__u_gpio_cio_gpio_q_reg_31_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_31__u_filter_diff_ctr_q_reg_0__u_gpio_gen_filter_31__u_filter_diff_ctr_q_reg_1_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_31__u_filter_diff_ctr_q_reg_2__u_gpio_gen_filter_31__u_filter_diff_ctr_q_reg_3_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_31__u_filter_stored_value_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_31__u_filter_filter_q_reg_u_gpio_gen_filter_31__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_30__u_filter_diff_ctr_q_reg_0__u_gpio_gen_filter_30__u_filter_diff_ctr_q_reg_1_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_30__u_filter_diff_ctr_q_reg_2__u_gpio_gen_filter_30__u_filter_diff_ctr_q_reg_3_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_30__u_filter_stored_value_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_30__u_filter_filter_q_reg_u_gpio_gen_filter_30__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_29__u_filter_diff_ctr_q_reg_0__u_gpio_gen_filter_29__u_filter_diff_ctr_q_reg_1_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_29__u_filter_diff_ctr_q_reg_2__u_gpio_gen_filter_29__u_filter_diff_ctr_q_reg_3_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_29__u_filter_stored_value_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_29__u_filter_filter_q_reg_u_gpio_gen_filter_29__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_29__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_30__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_28__u_filter_diff_ctr_q_reg_0__u_gpio_gen_filter_28__u_filter_diff_ctr_q_reg_1_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_28__u_filter_diff_ctr_q_reg_2__u_gpio_gen_filter_28__u_filter_diff_ctr_q_reg_3_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_28__u_filter_stored_value_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_28__u_filter_filter_q_reg_u_gpio_gen_filter_28__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_27__u_filter_diff_ctr_q_reg_1__u_gpio_gen_filter_27__u_filter_diff_ctr_q_reg_2_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_27__u_filter_diff_ctr_q_reg_3__u_gpio_gen_filter_27__u_filter_filter_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_27__u_filter_stored_value_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_27__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_intr_hw_intr_o_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_27__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_31__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_26__u_filter_diff_ctr_q_reg_1__u_gpio_gen_filter_26__u_filter_diff_ctr_q_reg_2_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_26__u_filter_diff_ctr_q_reg_3__u_gpio_gen_filter_26__u_filter_filter_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_26__u_filter_stored_value_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_26__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_27__u_filter_diff_ctr_q_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_25__u_filter_diff_ctr_q_reg_1__u_gpio_gen_filter_25__u_filter_diff_ctr_q_reg_2_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_25__u_filter_diff_ctr_q_reg_3__u_gpio_gen_filter_25__u_filter_filter_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_25__u_filter_stored_value_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_25__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_26__u_filter_diff_ctr_q_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_25__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_26__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_24__u_filter_diff_ctr_q_reg_1__u_gpio_gen_filter_24__u_filter_diff_ctr_q_reg_2_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_24__u_filter_diff_ctr_q_reg_3__u_gpio_gen_filter_24__u_filter_filter_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_24__u_filter_stored_value_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_24__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_24__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_28__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_23__u_filter_diff_ctr_q_reg_1__u_gpio_gen_filter_23__u_filter_diff_ctr_q_reg_2_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_23__u_filter_diff_ctr_q_reg_3__u_gpio_gen_filter_23__u_filter_filter_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_23__u_filter_stored_value_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_23__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_24__u_filter_diff_ctr_q_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_22__u_filter_diff_ctr_q_reg_1__u_gpio_gen_filter_22__u_filter_diff_ctr_q_reg_2_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_22__u_filter_diff_ctr_q_reg_3__u_gpio_gen_filter_22__u_filter_filter_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_22__u_filter_stored_value_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_22__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_23__u_filter_diff_ctr_q_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_22__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_23__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_21__u_filter_diff_ctr_q_reg_0__u_gpio_gen_filter_21__u_filter_diff_ctr_q_reg_1_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_21__u_filter_diff_ctr_q_reg_2__u_gpio_gen_filter_21__u_filter_diff_ctr_q_reg_3_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_21__u_filter_stored_value_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_21__u_filter_filter_q_reg_u_gpio_gen_filter_21__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_20__u_filter_diff_ctr_q_reg_1__u_gpio_gen_filter_20__u_filter_diff_ctr_q_reg_2_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_20__u_filter_diff_ctr_q_reg_3_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_20__u_filter_stored_value_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_20__u_filter_filter_q_reg_u_gpio_gen_filter_22__u_filter_diff_ctr_q_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_20__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_21__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_19__u_filter_diff_ctr_q_reg_1__u_gpio_gen_filter_19__u_filter_diff_ctr_q_reg_2_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_19__u_filter_diff_ctr_q_reg_3__u_gpio_gen_filter_19__u_filter_filter_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_19__u_filter_stored_value_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_19__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_20__u_filter_diff_ctr_q_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_18__u_filter_diff_ctr_q_reg_0__u_gpio_gen_filter_18__u_filter_diff_ctr_q_reg_1_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_18__u_filter_diff_ctr_q_reg_2__u_gpio_gen_filter_18__u_filter_diff_ctr_q_reg_3_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_18__u_filter_stored_value_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_18__u_filter_filter_q_reg_u_gpio_gen_filter_18__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_18__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_19__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_17__u_filter_diff_ctr_q_reg_0__u_gpio_gen_filter_17__u_filter_diff_ctr_q_reg_1_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_17__u_filter_diff_ctr_q_reg_2__u_gpio_gen_filter_17__u_filter_diff_ctr_q_reg_3_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_17__u_filter_stored_value_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_17__u_filter_filter_q_reg_u_gpio_gen_filter_25__u_filter_diff_ctr_q_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_16__u_filter_diff_ctr_q_reg_1__u_gpio_gen_filter_16__u_filter_diff_ctr_q_reg_2_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_16__u_filter_diff_ctr_q_reg_3__u_gpio_gen_filter_16__u_filter_filter_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_16__u_filter_stored_value_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_16__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_20__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_15__u_filter_diff_ctr_q_reg_0__u_gpio_gen_filter_15__u_filter_diff_ctr_q_reg_1_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_15__u_filter_diff_ctr_q_reg_2__u_gpio_gen_filter_15__u_filter_diff_ctr_q_reg_3_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_15__u_filter_stored_value_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_15__u_filter_filter_q_reg_u_gpio_gen_filter_15__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_15__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_16__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_14__u_filter_diff_ctr_q_reg_0__u_gpio_gen_filter_14__u_filter_diff_ctr_q_reg_1_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_14__u_filter_diff_ctr_q_reg_2__u_gpio_gen_filter_14__u_filter_diff_ctr_q_reg_3_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_14__u_filter_stored_value_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_14__u_filter_filter_q_reg_u_gpio_gen_filter_19__u_filter_diff_ctr_q_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_14__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_16__u_filter_diff_ctr_q_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_13__u_filter_diff_ctr_q_reg_1__u_gpio_gen_filter_13__u_filter_diff_ctr_q_reg_2_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_13__u_filter_diff_ctr_q_reg_3__u_gpio_gen_filter_13__u_filter_filter_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_13__u_filter_stored_value_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_13__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_14__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_12__u_filter_diff_ctr_q_reg_1__u_gpio_gen_filter_12__u_filter_diff_ctr_q_reg_2_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_12__u_filter_diff_ctr_q_reg_3__u_gpio_gen_filter_13__u_filter_diff_ctr_q_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_12__u_filter_stored_value_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_12__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_13__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_11__u_filter_diff_ctr_q_reg_1__u_gpio_gen_filter_11__u_filter_diff_ctr_q_reg_2_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_11__u_filter_diff_ctr_q_reg_3__u_gpio_gen_filter_11__u_filter_filter_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_11__u_filter_stored_value_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_11__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_12__u_filter_filter_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_11__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_12__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_10__u_filter_diff_ctr_q_reg_0__u_gpio_gen_filter_10__u_filter_diff_ctr_q_reg_1_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_10__u_filter_diff_ctr_q_reg_2__u_gpio_gen_filter_10__u_filter_diff_ctr_q_reg_3_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_10__u_filter_stored_value_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_10__u_filter_filter_q_reg_u_gpio_gen_filter_10__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_10__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_17__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_9__u_filter_diff_ctr_q_reg_0__u_gpio_gen_filter_9__u_filter_diff_ctr_q_reg_1_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_9__u_filter_diff_ctr_q_reg_2__u_gpio_gen_filter_9__u_filter_diff_ctr_q_reg_3_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_9__u_filter_stored_value_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_9__u_filter_filter_q_reg_u_gpio_gen_filter_9__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_8__u_filter_diff_ctr_q_reg_1__u_gpio_gen_filter_8__u_filter_diff_ctr_q_reg_2_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_8__u_filter_diff_ctr_q_reg_3__u_gpio_gen_filter_11__u_filter_diff_ctr_q_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_8__u_filter_stored_value_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_8__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_17__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_7__u_filter_diff_ctr_q_reg_1__u_gpio_gen_filter_7__u_filter_diff_ctr_q_reg_2_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_7__u_filter_diff_ctr_q_reg_3__u_gpio_gen_filter_7__u_filter_filter_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_7__u_filter_stored_value_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_7__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_8__u_filter_diff_ctr_q_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_7__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_8__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_6__u_filter_diff_ctr_q_reg_1__u_gpio_gen_filter_6__u_filter_diff_ctr_q_reg_2_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_6__u_filter_diff_ctr_q_reg_3__u_gpio_gen_filter_6__u_filter_filter_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_6__u_filter_stored_value_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_6__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_7__u_filter_diff_ctr_q_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_5__u_filter_diff_ctr_q_reg_0__u_gpio_gen_filter_5__u_filter_diff_ctr_q_reg_1_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_5__u_filter_diff_ctr_q_reg_2__u_gpio_gen_filter_5__u_filter_diff_ctr_q_reg_3_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_5__u_filter_stored_value_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_5__u_filter_filter_q_reg_u_gpio_gen_filter_12__u_filter_diff_ctr_q_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_5__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_6__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_4__u_filter_diff_ctr_q_reg_0__u_gpio_gen_filter_4__u_filter_diff_ctr_q_reg_1_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_4__u_filter_diff_ctr_q_reg_2__u_gpio_gen_filter_4__u_filter_diff_ctr_q_reg_3_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_4__u_filter_stored_value_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_4__u_filter_filter_q_reg_u_gpio_gen_filter_4__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_3__u_filter_diff_ctr_q_reg_0__u_gpio_gen_filter_3__u_filter_diff_ctr_q_reg_1_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_3__u_filter_diff_ctr_q_reg_2__u_gpio_gen_filter_3__u_filter_diff_ctr_q_reg_3_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_3__u_filter_stored_value_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_3__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_6__u_filter_diff_ctr_q_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_3__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_4__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_2__u_filter_diff_ctr_q_reg_1__u_gpio_gen_filter_2__u_filter_diff_ctr_q_reg_2_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_2__u_filter_diff_ctr_q_reg_3__u_gpio_gen_filter_2__u_filter_filter_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_2__u_filter_stored_value_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_2__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_3__u_filter_filter_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_1__u_filter_diff_ctr_q_reg_1__u_gpio_gen_filter_1__u_filter_diff_ctr_q_reg_2_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_1__u_filter_diff_ctr_q_reg_3__u_gpio_gen_filter_1__u_filter_filter_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_1__u_filter_stored_value_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_1__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_2__u_filter_diff_ctr_q_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_1__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_2__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_0__u_filter_diff_ctr_q_reg_0__u_gpio_gen_filter_0__u_filter_diff_ctr_q_reg_1_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_0__u_filter_diff_ctr_q_reg_2__u_gpio_gen_filter_0__u_filter_diff_ctr_q_reg_3_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_0__u_filter_stored_value_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_0__u_filter_filter_q_reg_u_gpio_gen_filter_1__u_filter_diff_ctr_q_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_0__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_5__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0_] [get_cells u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_gen_err_resp_err_resp_err_rsp_pending_reg] [get_cells u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_gen_err_resp_err_resp_err_size_reg_0_] [get_cells u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_gen_err_resp_err_resp_err_size_reg_1_] [get_cells u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_gen_err_resp_err_resp_err_opcode_reg_0_] [get_cells u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_gen_err_resp_err_resp_err_opcode_reg_1_] [get_cells u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_gen_err_resp_err_resp_err_opcode_reg_2_] [get_cells u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_gen_err_resp_err_resp_err_source_reg_0__u_xbar_periph_u_s1n_6_gen_err_resp_err_resp_err_source_reg_2_] [get_cells u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_gen_err_resp_err_resp_err_source_reg_1__u_xbar_periph_u_s1n_6_gen_err_resp_err_resp_err_source_reg_3_] [get_cells u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_gen_err_resp_err_resp_err_source_reg_4__u_xbar_periph_u_s1n_6_gen_err_resp_err_resp_err_source_reg_5_] [get_cells u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_gen_err_resp_err_resp_err_source_reg_6__u_xbar_periph_u_s1n_6_gen_err_resp_err_resp_err_source_reg_7_] [get_cells u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_gen_err_resp_err_resp_err_req_pending_reg] [get_cells u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_gen_err_resp_err_resp_err_instr_type_reg_0_] [get_cells u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_gen_err_resp_err_resp_err_instr_type_reg_1_] [get_cells u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_gen_err_resp_err_resp_err_instr_type_reg_2_] [get_cells u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_gen_err_resp_err_resp_err_instr_type_reg_3_] [get_cells u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_num_req_outstanding_reg_0__u_xbar_periph_u_s1n_6_num_req_outstanding_reg_1_] [get_cells u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_num_req_outstanding_reg_2__u_xbar_periph_u_s1n_6_num_req_outstanding_reg_3_] [get_cells u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_num_req_outstanding_reg_4__u_xbar_periph_u_s1n_6_num_req_outstanding_reg_5_] [get_cells u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_num_req_outstanding_reg_6__u_xbar_periph_u_s1n_6_num_req_outstanding_reg_7_] [get_cells u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_num_req_outstanding_reg_8_] [get_cells u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_dev_select_outstanding_reg_0_] [get_cells u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_dev_select_outstanding_reg_1_] [get_cells u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_dev_select_outstanding_reg_2_] [get_cells u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_gen_err_resp_err_resp_err_rsp_pending_reg] [get_cells u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_gen_err_resp_err_resp_err_size_reg_1__u_ibex_tlul_u_ibex_top_core_busy_q_reg] [get_cells u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_gen_err_resp_err_resp_err_opcode_reg_0_] [get_cells u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_gen_err_resp_err_resp_err_opcode_reg_1__u_dxbar_1to2_u_s1n_3_gen_err_resp_err_resp_err_size_reg_0_] [get_cells u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_gen_err_resp_err_resp_err_opcode_reg_2_] [get_cells u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_gen_err_resp_err_resp_err_source_reg_0_] [get_cells u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_gen_err_resp_err_resp_err_source_reg_1__u_dxbar_1to2_u_s1n_3_gen_err_resp_err_resp_err_source_reg_2_] [get_cells u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_gen_err_resp_err_resp_err_source_reg_3__u_dxbar_1to2_u_s1n_3_gen_err_resp_err_resp_err_source_reg_4_] [get_cells u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_gen_err_resp_err_resp_err_source_reg_5__u_dxbar_1to2_u_s1n_3_gen_err_resp_err_resp_err_source_reg_6_] [get_cells u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_gen_err_resp_err_resp_err_source_reg_7_] [get_cells u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_gen_err_resp_err_resp_err_req_pending_reg] [get_cells u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_gen_err_resp_err_resp_err_instr_type_reg_0_] [get_cells u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_gen_err_resp_err_resp_err_instr_type_reg_1__u_dxbar_1to2_u_s1n_3_gen_err_resp_err_resp_err_instr_type_reg_2_] [get_cells u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_gen_err_resp_err_resp_err_instr_type_reg_3_] [get_cells u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_num_req_outstanding_reg_0__u_dxbar_1to2_u_s1n_3_num_req_outstanding_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_num_req_outstanding_reg_2__u_dxbar_1to2_u_s1n_3_num_req_outstanding_reg_3_] [get_cells u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_num_req_outstanding_reg_4__u_dxbar_1to2_u_s1n_3_num_req_outstanding_reg_5_] [get_cells u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_num_req_outstanding_reg_6__u_dxbar_1to2_u_s1n_3_num_req_outstanding_reg_7_] [get_cells u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_num_req_outstanding_reg_8_] [get_cells u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_dev_select_outstanding_reg_0_] [get_cells u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_dev_select_outstanding_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_dxbar_2to1_u_sm1_3_gen_arb_ppc_u_reqarb_gen_normal_case_mask_reg_0_] [get_cells u_top_core_u_cpu_cluster/u_dxbar_2to1_u_sm1_3_gen_arb_ppc_u_reqarb_gen_normal_case_mask_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_ixbar_2to1_u_sm1_3_gen_arb_ppc_u_reqarb_gen_normal_case_mask_reg_0_] [get_cells u_top_core_u_cpu_cluster/u_ixbar_2to1_u_sm1_3_gen_arb_ppc_u_reqarb_gen_normal_case_mask_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__0__u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__1_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__2__u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__3_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__4__u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__5_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__6__u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__7_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__8__u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__9_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__10__u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__11_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__12__u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__13_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__14__u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__15_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__16__u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__17_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__18__u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__19_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__20__u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__21_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__22__u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__23_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__24__u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__25_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__26_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__27__u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__28_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__29__u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__30_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__31__u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__32_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__33__u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__34_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__35__u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__36_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__37__u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__38_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__39_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_0__u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_0_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_under_rst_reg] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__0__u_imem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__0_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__1_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__2_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__3_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__4_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_0__u_dmem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_0_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_under_rst_reg] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__0__u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__1_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__2__u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__3_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__4__u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__5_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__6__u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__7_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__8_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__9__u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__10_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__11__u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__12_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__13__u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__14_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__15__u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__16_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_0__u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_0_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_under_rst_reg] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_sram] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_rvalid_reg_u_dmem_tlul_u_tlul_adapter_sram_intg_error_q_reg] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__0__u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__1_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__2__u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__3_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__4__u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__5_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__6__u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__7_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__8__u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__9_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__10__u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__11_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__12__u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__13_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__14__u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__15_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__16__u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__17_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__18__u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__19_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__20__u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__21_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__22__u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__23_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__24__u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__25_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__26_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__27__u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__28_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__29__u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__30_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__31__u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__32_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__33__u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__34_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__35__u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__36_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__37__u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__38_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__39_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_0__u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_0_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_under_rst_reg] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__1_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__2_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__3_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__4_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_0__u_imem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_0_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_under_rst_reg] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__0__u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__1_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__2__u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__3_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__4__u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__5_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__6__u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__7_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__8_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__9__u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__10_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__11__u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__12_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__13__u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__14_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__15__u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__16_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_0__u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_0_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_under_rst_reg] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_sram] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_rvalid_reg_u_imem_tlul_u_tlul_adapter_sram_intg_error_q_reg] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_tlul_adapter_data_g_multiple_reqs_source_q_reg_0__u_ibex_tlul_u_tlul_adapter_data_intg_err_q_reg] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_tlul_adapter_instr_g_multiple_reqs_source_q_reg_0__u_ibex_tlul_u_tlul_adapter_instr_intg_err_q_reg] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_cpuctrl_csr_rdata_q_reg_0__cs_registers_i_u_cpuctrl_csr_rdata_q_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_cpuctrl_csr_rdata_q_reg_2__cs_registers_i_u_cpuctrl_csr_rdata_q_reg_3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_cpuctrl_csr_rdata_q_reg_4__cs_registers_i_u_cpuctrl_csr_rdata_q_reg_5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_cpuctrl_csr_rdata_q_reg_6__cs_registers_i_u_cpuctrl_csr_rdata_q_reg_7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcountinhibit_q_reg_0__cs_registers_i_mcountinhibit_q_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcountinhibit_q_reg_2__id_stage_i_branch_jump_set_done_q_reg] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_0__cs_registers_i_minstret_counter_i_counter_q_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_2__cs_registers_i_minstret_counter_i_counter_q_reg_3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_4__cs_registers_i_minstret_counter_i_counter_q_reg_5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_6__cs_registers_i_minstret_counter_i_counter_q_reg_7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_8__cs_registers_i_minstret_counter_i_counter_q_reg_9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_10__cs_registers_i_minstret_counter_i_counter_q_reg_11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_12__cs_registers_i_minstret_counter_i_counter_q_reg_13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_14__cs_registers_i_minstret_counter_i_counter_q_reg_15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_16__cs_registers_i_minstret_counter_i_counter_q_reg_17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_18__cs_registers_i_minstret_counter_i_counter_q_reg_19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_20__cs_registers_i_minstret_counter_i_counter_q_reg_21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_22__cs_registers_i_minstret_counter_i_counter_q_reg_23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_24__cs_registers_i_minstret_counter_i_counter_q_reg_25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_26__cs_registers_i_minstret_counter_i_counter_q_reg_27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_28__cs_registers_i_minstret_counter_i_counter_q_reg_29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_30__cs_registers_i_minstret_counter_i_counter_q_reg_31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_32__cs_registers_i_minstret_counter_i_counter_q_reg_33_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_34__cs_registers_i_minstret_counter_i_counter_q_reg_35_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_36__cs_registers_i_minstret_counter_i_counter_q_reg_37_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_38__cs_registers_i_minstret_counter_i_counter_q_reg_39_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_40__cs_registers_i_minstret_counter_i_counter_q_reg_41_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_42__cs_registers_i_minstret_counter_i_counter_q_reg_43_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_44__cs_registers_i_minstret_counter_i_counter_q_reg_45_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_46__cs_registers_i_minstret_counter_i_counter_q_reg_47_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_48__cs_registers_i_minstret_counter_i_counter_q_reg_49_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_50__cs_registers_i_minstret_counter_i_counter_q_reg_51_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_52__cs_registers_i_minstret_counter_i_counter_q_reg_53_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_54__cs_registers_i_minstret_counter_i_counter_q_reg_55_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_56__cs_registers_i_minstret_counter_i_counter_q_reg_57_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_58__cs_registers_i_minstret_counter_i_counter_q_reg_59_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_60__cs_registers_i_minstret_counter_i_counter_q_reg_61_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_62__cs_registers_i_minstret_counter_i_counter_q_reg_63_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_0__cs_registers_i_mcycle_counter_i_counter_q_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_2__cs_registers_i_mcycle_counter_i_counter_q_reg_3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_4__cs_registers_i_mcycle_counter_i_counter_q_reg_5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_6__cs_registers_i_mcycle_counter_i_counter_q_reg_7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_8__cs_registers_i_mcycle_counter_i_counter_q_reg_9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_10__cs_registers_i_mcycle_counter_i_counter_q_reg_11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_12__cs_registers_i_mcycle_counter_i_counter_q_reg_13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_14__cs_registers_i_mcycle_counter_i_counter_q_reg_15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_16__cs_registers_i_mcycle_counter_i_counter_q_reg_17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_18__cs_registers_i_mcycle_counter_i_counter_q_reg_19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_20__cs_registers_i_mcycle_counter_i_counter_q_reg_21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_22__cs_registers_i_mcycle_counter_i_counter_q_reg_23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_24__cs_registers_i_mcycle_counter_i_counter_q_reg_25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_26__cs_registers_i_mcycle_counter_i_counter_q_reg_27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_28__cs_registers_i_mcycle_counter_i_counter_q_reg_29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_30__cs_registers_i_mcycle_counter_i_counter_q_reg_31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_32__cs_registers_i_mcycle_counter_i_counter_q_reg_33_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_34__cs_registers_i_mcycle_counter_i_counter_q_reg_35_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_36__cs_registers_i_mcycle_counter_i_counter_q_reg_37_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_38__cs_registers_i_mcycle_counter_i_counter_q_reg_39_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_40__cs_registers_i_mcycle_counter_i_counter_q_reg_41_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_42__cs_registers_i_mcycle_counter_i_counter_q_reg_43_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_44__cs_registers_i_mcycle_counter_i_counter_q_reg_45_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_46__cs_registers_i_mcycle_counter_i_counter_q_reg_47_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_48__cs_registers_i_mcycle_counter_i_counter_q_reg_49_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_50__cs_registers_i_mcycle_counter_i_counter_q_reg_51_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_52__cs_registers_i_mcycle_counter_i_counter_q_reg_53_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_54__cs_registers_i_mcycle_counter_i_counter_q_reg_55_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_56__cs_registers_i_mcycle_counter_i_counter_q_reg_57_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_58__cs_registers_i_mcycle_counter_i_counter_q_reg_59_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_60__cs_registers_i_mcycle_counter_i_counter_q_reg_61_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_62__cs_registers_i_mcycle_counter_i_counter_q_reg_63_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstack_cause_csr_rdata_q_reg_0_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstack_cause_csr_rdata_q_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstack_cause_csr_rdata_q_reg_2_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstack_cause_csr_rdata_q_reg_3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstack_cause_csr_rdata_q_reg_4_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstack_cause_csr_rdata_q_reg_5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstack_cause_csr_rdata_q_reg_6_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstack_epc_csr_rdata_q_reg_0__cs_registers_i_u_mstack_epc_csr_rdata_q_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstack_epc_csr_rdata_q_reg_2__cs_registers_i_u_mstack_epc_csr_rdata_q_reg_3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstack_epc_csr_rdata_q_reg_4__cs_registers_i_u_mstack_epc_csr_rdata_q_reg_5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstack_epc_csr_rdata_q_reg_6__cs_registers_i_u_mstack_epc_csr_rdata_q_reg_7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstack_epc_csr_rdata_q_reg_8__cs_registers_i_u_mstack_epc_csr_rdata_q_reg_9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstack_epc_csr_rdata_q_reg_10__cs_registers_i_u_mstack_epc_csr_rdata_q_reg_11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstack_epc_csr_rdata_q_reg_12__cs_registers_i_u_mstack_epc_csr_rdata_q_reg_13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstack_epc_csr_rdata_q_reg_14__cs_registers_i_u_mstack_epc_csr_rdata_q_reg_15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstack_epc_csr_rdata_q_reg_16__cs_registers_i_u_mstack_epc_csr_rdata_q_reg_17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstack_epc_csr_rdata_q_reg_18__cs_registers_i_u_mstack_epc_csr_rdata_q_reg_19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstack_epc_csr_rdata_q_reg_20__cs_registers_i_u_mstack_epc_csr_rdata_q_reg_21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstack_epc_csr_rdata_q_reg_22__cs_registers_i_u_mstack_epc_csr_rdata_q_reg_23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstack_epc_csr_rdata_q_reg_24__cs_registers_i_u_mstack_epc_csr_rdata_q_reg_25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstack_epc_csr_rdata_q_reg_26__cs_registers_i_u_mstack_epc_csr_rdata_q_reg_27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstack_epc_csr_rdata_q_reg_28__cs_registers_i_u_mstack_epc_csr_rdata_q_reg_29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstack_epc_csr_rdata_q_reg_30__cs_registers_i_u_mstack_epc_csr_rdata_q_reg_31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstack_csr_rdata_q_reg_0_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstack_csr_rdata_q_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstack_csr_rdata_q_reg_2_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch1_csr_rdata_q_reg_0__cs_registers_i_u_dscratch1_csr_rdata_q_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch1_csr_rdata_q_reg_2__cs_registers_i_u_dscratch1_csr_rdata_q_reg_3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch1_csr_rdata_q_reg_4__cs_registers_i_u_dscratch1_csr_rdata_q_reg_5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch1_csr_rdata_q_reg_6__cs_registers_i_u_dscratch1_csr_rdata_q_reg_7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch1_csr_rdata_q_reg_8__cs_registers_i_u_dscratch1_csr_rdata_q_reg_9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch1_csr_rdata_q_reg_10__cs_registers_i_u_dscratch1_csr_rdata_q_reg_11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch1_csr_rdata_q_reg_12__cs_registers_i_u_dscratch1_csr_rdata_q_reg_13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch1_csr_rdata_q_reg_14__cs_registers_i_u_dscratch1_csr_rdata_q_reg_15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch1_csr_rdata_q_reg_16__cs_registers_i_u_dscratch1_csr_rdata_q_reg_17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch1_csr_rdata_q_reg_18__cs_registers_i_u_dscratch1_csr_rdata_q_reg_19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch1_csr_rdata_q_reg_20__cs_registers_i_u_dscratch1_csr_rdata_q_reg_21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch1_csr_rdata_q_reg_22__cs_registers_i_u_dscratch1_csr_rdata_q_reg_23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch1_csr_rdata_q_reg_24__cs_registers_i_u_dscratch1_csr_rdata_q_reg_25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch1_csr_rdata_q_reg_26__cs_registers_i_u_dscratch1_csr_rdata_q_reg_27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch1_csr_rdata_q_reg_28__cs_registers_i_u_dscratch1_csr_rdata_q_reg_29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch1_csr_rdata_q_reg_30__cs_registers_i_u_dscratch1_csr_rdata_q_reg_31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch0_csr_rdata_q_reg_0__cs_registers_i_u_dscratch0_csr_rdata_q_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch0_csr_rdata_q_reg_2__cs_registers_i_u_dscratch0_csr_rdata_q_reg_3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch0_csr_rdata_q_reg_4__cs_registers_i_u_dscratch0_csr_rdata_q_reg_5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch0_csr_rdata_q_reg_6__cs_registers_i_u_dscratch0_csr_rdata_q_reg_7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch0_csr_rdata_q_reg_8__cs_registers_i_u_dscratch0_csr_rdata_q_reg_9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch0_csr_rdata_q_reg_10__cs_registers_i_u_dscratch0_csr_rdata_q_reg_11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch0_csr_rdata_q_reg_12__cs_registers_i_u_dscratch0_csr_rdata_q_reg_13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch0_csr_rdata_q_reg_14__cs_registers_i_u_dscratch0_csr_rdata_q_reg_15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch0_csr_rdata_q_reg_16__cs_registers_i_u_dscratch0_csr_rdata_q_reg_17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch0_csr_rdata_q_reg_18__cs_registers_i_u_dscratch0_csr_rdata_q_reg_19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch0_csr_rdata_q_reg_20__cs_registers_i_u_dscratch0_csr_rdata_q_reg_21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch0_csr_rdata_q_reg_22__cs_registers_i_u_dscratch0_csr_rdata_q_reg_23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch0_csr_rdata_q_reg_24__cs_registers_i_u_dscratch0_csr_rdata_q_reg_25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch0_csr_rdata_q_reg_26__cs_registers_i_u_dscratch0_csr_rdata_q_reg_27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch0_csr_rdata_q_reg_28__cs_registers_i_u_dscratch0_csr_rdata_q_reg_29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch0_csr_rdata_q_reg_30__cs_registers_i_u_dscratch0_csr_rdata_q_reg_31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_depc_csr_rdata_q_reg_0__cs_registers_i_u_depc_csr_rdata_q_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_depc_csr_rdata_q_reg_2__cs_registers_i_u_depc_csr_rdata_q_reg_3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_depc_csr_rdata_q_reg_4__cs_registers_i_u_depc_csr_rdata_q_reg_5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_depc_csr_rdata_q_reg_6__cs_registers_i_u_depc_csr_rdata_q_reg_7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_depc_csr_rdata_q_reg_8__cs_registers_i_u_depc_csr_rdata_q_reg_9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_depc_csr_rdata_q_reg_10__cs_registers_i_u_depc_csr_rdata_q_reg_11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_depc_csr_rdata_q_reg_12__cs_registers_i_u_depc_csr_rdata_q_reg_13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_depc_csr_rdata_q_reg_14__cs_registers_i_u_depc_csr_rdata_q_reg_15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_depc_csr_rdata_q_reg_16__cs_registers_i_u_depc_csr_rdata_q_reg_17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_depc_csr_rdata_q_reg_18__cs_registers_i_u_depc_csr_rdata_q_reg_19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_depc_csr_rdata_q_reg_20__cs_registers_i_u_depc_csr_rdata_q_reg_21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_depc_csr_rdata_q_reg_22__cs_registers_i_u_depc_csr_rdata_q_reg_23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_depc_csr_rdata_q_reg_24__cs_registers_i_u_depc_csr_rdata_q_reg_25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_depc_csr_rdata_q_reg_26__cs_registers_i_u_depc_csr_rdata_q_reg_27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_depc_csr_rdata_q_reg_28__cs_registers_i_u_depc_csr_rdata_q_reg_29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_depc_csr_rdata_q_reg_30__cs_registers_i_u_depc_csr_rdata_q_reg_31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dcsr_csr_rdata_q_reg_0_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dcsr_csr_rdata_q_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dcsr_csr_rdata_q_reg_2__cs_registers_i_u_dcsr_csr_rdata_q_reg_3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dcsr_csr_rdata_q_reg_4__cs_registers_i_u_dcsr_csr_rdata_q_reg_5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dcsr_csr_rdata_q_reg_6__cs_registers_i_u_dcsr_csr_rdata_q_reg_7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dcsr_csr_rdata_q_reg_8__cs_registers_i_u_dcsr_csr_rdata_q_reg_9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dcsr_csr_rdata_q_reg_10__cs_registers_i_u_dcsr_csr_rdata_q_reg_11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dcsr_csr_rdata_q_reg_12__cs_registers_i_u_dcsr_csr_rdata_q_reg_13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dcsr_csr_rdata_q_reg_14__cs_registers_i_u_dcsr_csr_rdata_q_reg_15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dcsr_csr_rdata_q_reg_16__cs_registers_i_u_dcsr_csr_rdata_q_reg_17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dcsr_csr_rdata_q_reg_18__cs_registers_i_u_dcsr_csr_rdata_q_reg_19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dcsr_csr_rdata_q_reg_20__cs_registers_i_u_dcsr_csr_rdata_q_reg_21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dcsr_csr_rdata_q_reg_22__cs_registers_i_u_dcsr_csr_rdata_q_reg_23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dcsr_csr_rdata_q_reg_24__cs_registers_i_u_dcsr_csr_rdata_q_reg_25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dcsr_csr_rdata_q_reg_26__cs_registers_i_u_dcsr_csr_rdata_q_reg_27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dcsr_csr_rdata_q_reg_28__cs_registers_i_u_dcsr_csr_rdata_q_reg_29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dcsr_csr_rdata_q_reg_30_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dcsr_csr_rdata_q_reg_31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtvec_csr_rdata_q_reg_0_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtvec_csr_rdata_q_reg_1__cs_registers_i_u_mtvec_csr_rdata_q_reg_2_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtvec_csr_rdata_q_reg_3__cs_registers_i_u_mtvec_csr_rdata_q_reg_4_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtvec_csr_rdata_q_reg_5__cs_registers_i_u_mtvec_csr_rdata_q_reg_6_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtvec_csr_rdata_q_reg_7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtvec_csr_rdata_q_reg_8__cs_registers_i_u_mtvec_csr_rdata_q_reg_9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtvec_csr_rdata_q_reg_10__cs_registers_i_u_mtvec_csr_rdata_q_reg_11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtvec_csr_rdata_q_reg_12__cs_registers_i_u_mtvec_csr_rdata_q_reg_13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtvec_csr_rdata_q_reg_14__cs_registers_i_u_mtvec_csr_rdata_q_reg_15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtvec_csr_rdata_q_reg_16__cs_registers_i_u_mtvec_csr_rdata_q_reg_17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtvec_csr_rdata_q_reg_18__cs_registers_i_u_mtvec_csr_rdata_q_reg_19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtvec_csr_rdata_q_reg_20__cs_registers_i_u_mtvec_csr_rdata_q_reg_21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtvec_csr_rdata_q_reg_22__cs_registers_i_u_mtvec_csr_rdata_q_reg_23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtvec_csr_rdata_q_reg_24__cs_registers_i_u_mtvec_csr_rdata_q_reg_25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtvec_csr_rdata_q_reg_26__cs_registers_i_u_mtvec_csr_rdata_q_reg_27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtvec_csr_rdata_q_reg_28__cs_registers_i_u_mtvec_csr_rdata_q_reg_29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtvec_csr_rdata_q_reg_30__cs_registers_i_u_mtvec_csr_rdata_q_reg_31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtval_csr_rdata_q_reg_0__cs_registers_i_u_mtval_csr_rdata_q_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtval_csr_rdata_q_reg_2__cs_registers_i_u_mtval_csr_rdata_q_reg_3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtval_csr_rdata_q_reg_4__cs_registers_i_u_mtval_csr_rdata_q_reg_5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtval_csr_rdata_q_reg_6__cs_registers_i_u_mtval_csr_rdata_q_reg_7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtval_csr_rdata_q_reg_8__cs_registers_i_u_mtval_csr_rdata_q_reg_9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtval_csr_rdata_q_reg_10__cs_registers_i_u_mtval_csr_rdata_q_reg_11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtval_csr_rdata_q_reg_12__cs_registers_i_u_mtval_csr_rdata_q_reg_13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtval_csr_rdata_q_reg_14__cs_registers_i_u_mtval_csr_rdata_q_reg_15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtval_csr_rdata_q_reg_16__cs_registers_i_u_mtval_csr_rdata_q_reg_17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtval_csr_rdata_q_reg_18__cs_registers_i_u_mtval_csr_rdata_q_reg_19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtval_csr_rdata_q_reg_20__cs_registers_i_u_mtval_csr_rdata_q_reg_21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtval_csr_rdata_q_reg_22__cs_registers_i_u_mtval_csr_rdata_q_reg_23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtval_csr_rdata_q_reg_24__cs_registers_i_u_mtval_csr_rdata_q_reg_25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtval_csr_rdata_q_reg_26__cs_registers_i_u_mtval_csr_rdata_q_reg_27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtval_csr_rdata_q_reg_28__cs_registers_i_u_mtval_csr_rdata_q_reg_29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtval_csr_rdata_q_reg_30__cs_registers_i_u_mtval_csr_rdata_q_reg_31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mcause_csr_rdata_q_reg_0_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mcause_csr_rdata_q_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mcause_csr_rdata_q_reg_2_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mcause_csr_rdata_q_reg_3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mcause_csr_rdata_q_reg_4_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mcause_csr_rdata_q_reg_5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mcause_csr_rdata_q_reg_6_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mscratch_csr_rdata_q_reg_0__cs_registers_i_u_mscratch_csr_rdata_q_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mscratch_csr_rdata_q_reg_2__cs_registers_i_u_mscratch_csr_rdata_q_reg_3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mscratch_csr_rdata_q_reg_4__cs_registers_i_u_mscratch_csr_rdata_q_reg_5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mscratch_csr_rdata_q_reg_6__cs_registers_i_u_mscratch_csr_rdata_q_reg_7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mscratch_csr_rdata_q_reg_8__cs_registers_i_u_mscratch_csr_rdata_q_reg_9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mscratch_csr_rdata_q_reg_10__cs_registers_i_u_mscratch_csr_rdata_q_reg_11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mscratch_csr_rdata_q_reg_12__cs_registers_i_u_mscratch_csr_rdata_q_reg_13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mscratch_csr_rdata_q_reg_14__cs_registers_i_u_mscratch_csr_rdata_q_reg_15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mscratch_csr_rdata_q_reg_16__cs_registers_i_u_mscratch_csr_rdata_q_reg_17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mscratch_csr_rdata_q_reg_18__cs_registers_i_u_mscratch_csr_rdata_q_reg_19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mscratch_csr_rdata_q_reg_20__cs_registers_i_u_mscratch_csr_rdata_q_reg_21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mscratch_csr_rdata_q_reg_22__cs_registers_i_u_mscratch_csr_rdata_q_reg_23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mscratch_csr_rdata_q_reg_24__cs_registers_i_u_mscratch_csr_rdata_q_reg_25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mscratch_csr_rdata_q_reg_26__cs_registers_i_u_mscratch_csr_rdata_q_reg_27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mscratch_csr_rdata_q_reg_28__cs_registers_i_u_mscratch_csr_rdata_q_reg_29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mscratch_csr_rdata_q_reg_30__cs_registers_i_u_mscratch_csr_rdata_q_reg_31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mie_csr_rdata_q_reg_0__cs_registers_i_u_mie_csr_rdata_q_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mie_csr_rdata_q_reg_2__cs_registers_i_u_mie_csr_rdata_q_reg_3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mie_csr_rdata_q_reg_4__cs_registers_i_u_mie_csr_rdata_q_reg_5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mie_csr_rdata_q_reg_6__cs_registers_i_u_mie_csr_rdata_q_reg_7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mie_csr_rdata_q_reg_8_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mie_csr_rdata_q_reg_9__cs_registers_i_u_mie_csr_rdata_q_reg_10_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mie_csr_rdata_q_reg_11__cs_registers_i_u_mie_csr_rdata_q_reg_12_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mie_csr_rdata_q_reg_13__cs_registers_i_u_mie_csr_rdata_q_reg_14_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mie_csr_rdata_q_reg_15__cs_registers_i_u_mie_csr_rdata_q_reg_16_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mie_csr_rdata_q_reg_17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mepc_csr_rdata_q_reg_0__cs_registers_i_u_mepc_csr_rdata_q_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mepc_csr_rdata_q_reg_2__cs_registers_i_u_mepc_csr_rdata_q_reg_3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mepc_csr_rdata_q_reg_4__cs_registers_i_u_mepc_csr_rdata_q_reg_5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mepc_csr_rdata_q_reg_6__cs_registers_i_u_mepc_csr_rdata_q_reg_7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mepc_csr_rdata_q_reg_8__cs_registers_i_u_mepc_csr_rdata_q_reg_9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mepc_csr_rdata_q_reg_10__cs_registers_i_u_mepc_csr_rdata_q_reg_11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mepc_csr_rdata_q_reg_12__cs_registers_i_u_mepc_csr_rdata_q_reg_13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mepc_csr_rdata_q_reg_14__cs_registers_i_u_mepc_csr_rdata_q_reg_15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mepc_csr_rdata_q_reg_16__cs_registers_i_u_mepc_csr_rdata_q_reg_17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mepc_csr_rdata_q_reg_18__cs_registers_i_u_mepc_csr_rdata_q_reg_19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mepc_csr_rdata_q_reg_20__cs_registers_i_u_mepc_csr_rdata_q_reg_21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mepc_csr_rdata_q_reg_22__cs_registers_i_u_mepc_csr_rdata_q_reg_23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mepc_csr_rdata_q_reg_24__cs_registers_i_u_mepc_csr_rdata_q_reg_25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mepc_csr_rdata_q_reg_26__cs_registers_i_u_mepc_csr_rdata_q_reg_27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mepc_csr_rdata_q_reg_28__cs_registers_i_u_mepc_csr_rdata_q_reg_29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mepc_csr_rdata_q_reg_30__cs_registers_i_u_mepc_csr_rdata_q_reg_31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstatus_csr_rdata_q_reg_0_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstatus_csr_rdata_q_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstatus_csr_rdata_q_reg_2_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstatus_csr_rdata_q_reg_3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstatus_csr_rdata_q_reg_4_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstatus_csr_rdata_q_reg_5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_priv_lvl_q_reg_0_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_priv_lvl_q_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_wb_compressed_q_reg] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_wb_pc_q_reg_0__wb_stage_i_g_writeback_stage_wb_pc_q_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_wb_pc_q_reg_2__wb_stage_i_g_writeback_stage_wb_pc_q_reg_3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_wb_pc_q_reg_4__wb_stage_i_g_writeback_stage_wb_pc_q_reg_5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_wb_pc_q_reg_6__wb_stage_i_g_writeback_stage_wb_pc_q_reg_7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_wb_pc_q_reg_8__wb_stage_i_g_writeback_stage_wb_pc_q_reg_9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_wb_pc_q_reg_10__wb_stage_i_g_writeback_stage_wb_pc_q_reg_11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_wb_pc_q_reg_12__wb_stage_i_g_writeback_stage_wb_pc_q_reg_13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_wb_pc_q_reg_14__wb_stage_i_g_writeback_stage_wb_pc_q_reg_15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_wb_pc_q_reg_16__wb_stage_i_g_writeback_stage_wb_pc_q_reg_17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_wb_pc_q_reg_18__wb_stage_i_g_writeback_stage_wb_pc_q_reg_19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_wb_pc_q_reg_20__wb_stage_i_g_writeback_stage_wb_pc_q_reg_21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_wb_pc_q_reg_22__wb_stage_i_g_writeback_stage_wb_pc_q_reg_23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_wb_pc_q_reg_24__wb_stage_i_g_writeback_stage_wb_pc_q_reg_25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_wb_pc_q_reg_26__wb_stage_i_g_writeback_stage_wb_pc_q_reg_27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_wb_pc_q_reg_28__wb_stage_i_g_writeback_stage_wb_pc_q_reg_29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_wb_pc_q_reg_30__wb_stage_i_g_writeback_stage_wb_pc_q_reg_31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_wb_instr_type_q_reg_0_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_wb_instr_type_q_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_0__wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_2__wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_4__wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_6__wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_8__wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_10__wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_12__wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_14__wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_16__wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_18__wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_20__wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_22__wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_24__wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_26__wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_28__wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_30__wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_rf_waddr_wb_q_reg_0_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_rf_waddr_wb_q_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_rf_waddr_wb_q_reg_2_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_rf_waddr_wb_q_reg_3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_rf_waddr_wb_q_reg_4_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_rf_we_wb_q_reg] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_wb_count_q_reg] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_wb_valid_q_reg] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_handle_misaligned_q_reg] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_ls_fsm_cs_reg_0__load_store_unit_i_ls_fsm_cs_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_ls_fsm_cs_reg_2__load_store_unit_i_pmp_err_q_reg] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_lsu_err_q_reg] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_addr_last_q_reg_0__load_store_unit_i_addr_last_q_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_addr_last_q_reg_2__load_store_unit_i_addr_last_q_reg_3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_addr_last_q_reg_4__load_store_unit_i_addr_last_q_reg_5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_addr_last_q_reg_6__load_store_unit_i_addr_last_q_reg_7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_addr_last_q_reg_8__load_store_unit_i_addr_last_q_reg_9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_addr_last_q_reg_10__load_store_unit_i_addr_last_q_reg_11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_addr_last_q_reg_12__load_store_unit_i_addr_last_q_reg_13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_addr_last_q_reg_14__load_store_unit_i_addr_last_q_reg_15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_addr_last_q_reg_16__load_store_unit_i_addr_last_q_reg_17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_addr_last_q_reg_18__load_store_unit_i_addr_last_q_reg_19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_addr_last_q_reg_20__load_store_unit_i_addr_last_q_reg_21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_addr_last_q_reg_22__load_store_unit_i_addr_last_q_reg_23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_addr_last_q_reg_24__load_store_unit_i_addr_last_q_reg_25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_addr_last_q_reg_26__load_store_unit_i_addr_last_q_reg_27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_addr_last_q_reg_28__load_store_unit_i_addr_last_q_reg_29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_addr_last_q_reg_30__load_store_unit_i_addr_last_q_reg_31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_data_sign_ext_q_reg] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_data_type_q_reg_0_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_data_type_q_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_offset_q_reg_0_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_offset_q_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_data_we_q_reg] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_q_reg_8__load_store_unit_i_rdata_q_reg_9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_q_reg_10__load_store_unit_i_rdata_q_reg_11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_q_reg_12__load_store_unit_i_rdata_q_reg_13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_q_reg_14__load_store_unit_i_rdata_q_reg_15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_q_reg_16__load_store_unit_i_rdata_q_reg_17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_q_reg_18__load_store_unit_i_rdata_q_reg_19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_q_reg_20__load_store_unit_i_rdata_q_reg_21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_q_reg_22__load_store_unit_i_rdata_q_reg_23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_q_reg_24__load_store_unit_i_rdata_q_reg_25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_q_reg_26__load_store_unit_i_rdata_q_reg_27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_q_reg_28__load_store_unit_i_rdata_q_reg_29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_q_reg_30__load_store_unit_i_rdata_q_reg_31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_gen_mult_fast_mult_state_q_reg_0_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_gen_mult_fast_mult_state_q_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_0__ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_2__ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_4__ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_6__ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_8__ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_10__ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_12__ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_14__ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_16__ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_18__ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_20__ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_22__ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_24__ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_26__ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_28__ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_30__ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_0__ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_2__ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_4__ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_6__ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_8__ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_10__ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_12__ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_14__ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_16__ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_18__ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_20__ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_22__ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_24__ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_26__ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_28__ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_30__ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_md_state_q_reg_0_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_md_state_q_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_md_state_q_reg_2_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_div_counter_q_reg_0_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_div_counter_q_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_div_counter_q_reg_2_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_div_counter_q_reg_3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_div_counter_q_reg_4_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_div_by_zero_q_reg] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_id_fsm_q_reg] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_g_branch_set_flop_branch_set_raw_q_reg_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_branch_discard_q_reg_0_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_controller_i_exc_req_q_reg_id_stage_i_controller_i_illegal_insn_q_reg] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_controller_i_load_err_q_reg_id_stage_i_controller_i_store_err_q_reg] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_controller_i_debug_mode_q_reg] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_controller_i_do_single_step_q_reg_id_stage_i_controller_i_enter_debug_mode_prio_q_reg] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_controller_i_nmi_mode_q_reg] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_controller_i_ctrl_fsm_cs_reg_0_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_controller_i_ctrl_fsm_cs_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_controller_i_ctrl_fsm_cs_reg_2_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_controller_i_ctrl_fsm_cs_reg_3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_1__0__id_stage_i_imd_val_q_reg_1__1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_1__2__id_stage_i_imd_val_q_reg_1__3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_1__4__id_stage_i_imd_val_q_reg_1__5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_1__6__id_stage_i_imd_val_q_reg_1__7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_1__8__id_stage_i_imd_val_q_reg_1__9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_1__10__id_stage_i_imd_val_q_reg_1__11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_1__12__id_stage_i_imd_val_q_reg_1__13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_1__14__id_stage_i_imd_val_q_reg_1__15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_1__16__id_stage_i_imd_val_q_reg_1__17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_1__18__id_stage_i_imd_val_q_reg_1__19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_1__20__id_stage_i_imd_val_q_reg_1__21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_1__22_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_1__23__id_stage_i_imd_val_q_reg_1__24_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_1__25__id_stage_i_imd_val_q_reg_1__26_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_1__27__id_stage_i_imd_val_q_reg_1__28_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_1__29__id_stage_i_imd_val_q_reg_1__30_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_1__31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_1__32__id_stage_i_imd_val_q_reg_1__33_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_0__0__id_stage_i_imd_val_q_reg_0__1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_0__2__id_stage_i_imd_val_q_reg_0__3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_0__4__id_stage_i_imd_val_q_reg_0__5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_0__6__id_stage_i_imd_val_q_reg_0__7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_0__8__id_stage_i_imd_val_q_reg_0__9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_0__10__id_stage_i_imd_val_q_reg_0__11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_0__12__id_stage_i_imd_val_q_reg_0__13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_0__14__id_stage_i_imd_val_q_reg_0__15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_0__16__id_stage_i_imd_val_q_reg_0__17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_0__18__id_stage_i_imd_val_q_reg_0__19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_0__20__id_stage_i_imd_val_q_reg_0__21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_0__22_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_0__23__id_stage_i_imd_val_q_reg_0__24_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_0__25__id_stage_i_imd_val_q_reg_0__26_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_0__27__id_stage_i_imd_val_q_reg_0__28_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_0__29__id_stage_i_imd_val_q_reg_0__30_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_0__31__id_stage_i_imd_val_q_reg_0__32_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_0__33_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_illegal_c_insn_id_o_reg] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_is_compressed_id_o_reg] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_c_id_o_reg_0__if_stage_i_instr_rdata_c_id_o_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_c_id_o_reg_2__if_stage_i_instr_rdata_c_id_o_reg_3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_c_id_o_reg_4__if_stage_i_instr_rdata_c_id_o_reg_5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_c_id_o_reg_6__if_stage_i_instr_rdata_c_id_o_reg_7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_c_id_o_reg_8__if_stage_i_instr_rdata_c_id_o_reg_9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_c_id_o_reg_10__if_stage_i_instr_rdata_c_id_o_reg_11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_c_id_o_reg_12__if_stage_i_instr_rdata_c_id_o_reg_13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_c_id_o_reg_14__if_stage_i_instr_rdata_c_id_o_reg_15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_fetch_err_plus2_o_reg] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_fetch_err_o_reg] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_alu_id_o_reg_0__if_stage_i_instr_rdata_alu_id_o_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_alu_id_o_reg_2__if_stage_i_instr_rdata_alu_id_o_reg_3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_alu_id_o_reg_4__if_stage_i_instr_rdata_alu_id_o_reg_5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_alu_id_o_reg_6__if_stage_i_instr_rdata_alu_id_o_reg_7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_alu_id_o_reg_8__if_stage_i_instr_rdata_alu_id_o_reg_9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_alu_id_o_reg_10__if_stage_i_instr_rdata_alu_id_o_reg_11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_alu_id_o_reg_12__if_stage_i_instr_rdata_alu_id_o_reg_13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_alu_id_o_reg_14__if_stage_i_instr_rdata_alu_id_o_reg_15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_alu_id_o_reg_16__if_stage_i_instr_rdata_alu_id_o_reg_17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_alu_id_o_reg_18__if_stage_i_instr_rdata_alu_id_o_reg_19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_alu_id_o_reg_20__if_stage_i_instr_rdata_alu_id_o_reg_21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_alu_id_o_reg_22__if_stage_i_instr_rdata_alu_id_o_reg_23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_alu_id_o_reg_24__if_stage_i_instr_rdata_alu_id_o_reg_25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_alu_id_o_reg_26__if_stage_i_instr_rdata_alu_id_o_reg_27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_alu_id_o_reg_28__if_stage_i_instr_rdata_alu_id_o_reg_29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_alu_id_o_reg_30__if_stage_i_instr_rdata_alu_id_o_reg_31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_id_o_reg_0__if_stage_i_instr_rdata_id_o_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_id_o_reg_2__if_stage_i_instr_rdata_id_o_reg_3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_id_o_reg_4__if_stage_i_instr_rdata_id_o_reg_5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_id_o_reg_6__if_stage_i_instr_rdata_id_o_reg_7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_id_o_reg_8__if_stage_i_instr_rdata_id_o_reg_9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_id_o_reg_10__if_stage_i_instr_rdata_id_o_reg_11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_id_o_reg_12__if_stage_i_instr_rdata_id_o_reg_13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_id_o_reg_14__if_stage_i_instr_rdata_id_o_reg_15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_id_o_reg_16__if_stage_i_instr_rdata_id_o_reg_17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_id_o_reg_18__if_stage_i_instr_rdata_id_o_reg_19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_id_o_reg_20__if_stage_i_instr_rdata_id_o_reg_21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_id_o_reg_22__if_stage_i_instr_rdata_id_o_reg_23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_id_o_reg_24__if_stage_i_instr_rdata_id_o_reg_25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_id_o_reg_26__if_stage_i_instr_rdata_id_o_reg_27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_id_o_reg_28__if_stage_i_instr_rdata_id_o_reg_29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_id_o_reg_30__if_stage_i_instr_rdata_id_o_reg_31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_pc_id_o_reg_0__if_stage_i_pc_id_o_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_pc_id_o_reg_2__if_stage_i_pc_id_o_reg_3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_pc_id_o_reg_4__if_stage_i_pc_id_o_reg_5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_pc_id_o_reg_6__if_stage_i_pc_id_o_reg_7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_pc_id_o_reg_8__if_stage_i_pc_id_o_reg_9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_pc_id_o_reg_10__if_stage_i_pc_id_o_reg_11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_pc_id_o_reg_12__if_stage_i_pc_id_o_reg_13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_pc_id_o_reg_14__if_stage_i_pc_id_o_reg_15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_pc_id_o_reg_16__if_stage_i_pc_id_o_reg_17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_pc_id_o_reg_18__if_stage_i_pc_id_o_reg_19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_pc_id_o_reg_20__if_stage_i_pc_id_o_reg_21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_pc_id_o_reg_22__if_stage_i_pc_id_o_reg_23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_pc_id_o_reg_24__if_stage_i_pc_id_o_reg_25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_pc_id_o_reg_26__if_stage_i_pc_id_o_reg_27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_pc_id_o_reg_28__if_stage_i_pc_id_o_reg_29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_pc_id_o_reg_30__if_stage_i_pc_id_o_reg_31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_new_id_q_reg_if_stage_i_instr_valid_id_q_reg] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_rdata_outstanding_q_reg_1__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_valid_req_q_reg] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_branch_discard_q_reg_1__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_discard_req_q_reg] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_0__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_2__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_4__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_6__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_8__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_10__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_12__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_14__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_16__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_18__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_20__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_22__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_24__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_26__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_28__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_30__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_0__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_2__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_4__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_6__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_8__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_10__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_12__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_14__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_16__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_18__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_20__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_22__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_24__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_26__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_28__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_30__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_err_q_reg_2_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__0__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__2__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__4__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__6__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__8__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__10__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__12__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__14__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__16__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__18__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__20__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__22__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__24__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__26__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__28__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__30__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_err_q_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__0__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__2__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__4__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__6__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__8__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__10__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__12__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__14__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__16__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__18__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__20__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__22__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__24__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__26__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__28__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__30__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_err_q_reg_0_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__0__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__2__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__4__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__6__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__8__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__10__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__12__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__14__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__16__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__18__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__20__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__22__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__24__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__26__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__28__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__30__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_valid_q_reg_0__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_valid_q_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_valid_q_reg_2__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_rdata_outstanding_q_reg_0_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_1__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_2_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_3__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_4_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_5__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_6_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_7__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_8_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_9__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_10_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_11__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_12_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_13__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_14_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_15__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_16_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_17__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_18_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_19__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_20_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_21__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_22_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_23__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_24_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_25__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_26_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_27__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_28_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_29__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_30_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_core_clock_gate_i_gen_generic_u_impl_generic_en_latch_reg] [get_cells u_top_core_u_spi_device_tlul_u_syncro_valid_reg_reg_1__u_top_core_u_spi_device_tlul_u_syncro_valid_reg_reg_2_] [get_cells u_top_core_u_spi_device_tlul_u_syncro_cs_reg_reg_0_] [get_cells u_top_core_u_spi_device_tlul_u_syncro_cs_reg_reg_1_] [get_cells u_top_core_u_spi_device_tlul_u_syncro_rdwr_reg_reg_1__u_top_core_u_spi_device_tlul_u_syncro_valid_reg_reg_0_] [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_u_tlul_adapter_host_g_multiple_reqs_source_q_reg_0__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_u_tlul_adapter_host_intg_err_q_reg] [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_we_reg_u_top_core_u_spi_device_tlul_u_syncro_rdwr_reg_reg_0_] [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_0__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_1_] [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_2__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_3_] [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_4__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_5_] [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_6__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_7_] [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_8__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_9_] [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_10__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_11_] [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_12__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_13_] [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_14__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_15_] [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_16__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_17_] [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_18__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_19_] [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_20__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_21_] [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_22__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_23_] [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_24__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_25_] [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_26__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_27_] [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_28__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_29_] [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_30__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_31_] [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_state_reg_0__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_state_reg_1_] [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_0__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_1_] [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_2__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_3_] [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_4__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_6_] [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_5__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_26_] [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_7__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_8_] [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_9__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_10_] [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_11__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_12_] [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_13__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_14_] [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_15__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_16_] [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_17__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_18_] [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_19__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_20_] [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_21__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_22_] [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_23__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_24_] [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_25__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_31_] [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_27__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_28_] [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_29__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_30_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_1_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_2_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_3_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_4__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_5_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_6__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_7_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_empty_synch_d_out_reg_0__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_empty_synch_d_out_reg_1_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_empty_synch_d_out_reg_2_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_empty_synch_d_out_reg_3_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_empty_synch_d_out_reg_4__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_empty_synch_d_out_reg_5_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_empty_synch_d_out_reg_6__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_empty_synch_d_out_reg_7_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_read_tr_state_reg_0_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_read_tr_state_reg_1_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_read_tr_state_reg_2__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_read_tr_state_reg_3_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_read_tr_state_reg_4__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_read_tr_state_reg_5_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_read_tr_state_reg_6__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_read_tr_state_reg_7_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_full_latched_full_s_reg_u_top_core_u_xbar_main_u_s1n_10_gen_err_resp_err_resp_err_instr_type_reg_1_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_full_full_synch_d_middle_reg_0__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_full_full_synch_d_out_reg_0_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_write_tr_state_reg_0__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_write_tr_state_reg_1_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_write_tr_state_reg_2_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_write_tr_state_reg_3_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_write_tr_state_reg_4__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_write_tr_state_reg_5_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_write_tr_state_reg_6__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_write_tr_state_reg_7_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__0__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__1_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__2__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__3_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__4__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__5_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__6__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__7_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__8__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__9_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__10__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__11_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__12__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__13_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__14__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__15_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__16__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__17_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__18__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__19_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__20__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__21_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__22__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__23_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__24__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__25_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__26__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__27_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__28__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__29_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__30__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__31_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__0__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__1_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__2__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__3_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__4__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__5_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__6__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__7_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__8__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__9_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__10__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__11_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__12__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__13_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__14__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__15_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__16__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__17_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__18__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__19_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__20__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__21_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__22__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__23_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__24__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__25_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__26__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__27_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__28__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__29_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__30__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__31_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__0__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__1_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__2__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__3_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__4__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__5_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__6__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__7_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__8__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__9_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__10__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__11_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__12__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__13_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__14__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__15_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__16__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__17_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__18__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__19_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__20__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__21_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__22__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__23_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__24__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__25_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__26__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__27_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__28__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__29_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__30__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__31_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__0__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__1_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__2__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__3_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__4__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__5_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__6__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__7_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__8__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__9_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__10__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__11_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__12__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__13_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__14__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__15_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__16__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__17_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__18__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__19_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__20__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__21_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__22__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__23_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__24__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__25_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__26__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__27_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__28__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__29_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__30__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__31_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__0__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__1_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__2__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__3_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__4__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__5_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__6__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__7_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__8__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__9_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__10__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__11_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__12__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__13_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__14__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__15_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__16__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__17_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__18__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__19_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__20__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__21_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__22__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__23_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__24__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__25_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__26__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__27_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__28__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__29_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__30__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__31_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__0__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__1_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__2__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__3_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__4__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__5_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__6__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__7_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__8__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__9_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__10__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__11_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__12__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__13_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__14__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__15_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__16__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__17_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__18__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__19_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__20__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__21_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__22__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__23_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__24__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__25_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__26__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__27_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__28__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__29_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__30__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__31_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__0__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__1_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__2__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__3_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__4__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__5_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__6__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__7_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__8__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__9_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__10__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__11_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__12__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__13_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__14__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__15_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__16__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__17_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__18__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__19_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__20__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__21_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__22__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__23_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__24__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__25_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__26__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__27_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__28__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__29_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__30__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__31_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__0__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__1_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__2__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__3_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__4__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__5_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__6__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__7_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__8__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__9_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__10__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__11_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__12__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__13_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__14__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__15_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__16__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__17_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__18__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__19_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__20__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__21_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__22__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__23_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__24__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__25_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__26__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__27_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__28__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__29_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__30__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__31_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_0__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_1_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_2_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_3_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_4__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_5_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_6__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_7_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_empty_synch_d_out_reg_0__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_empty_synch_d_out_reg_1_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_empty_synch_d_out_reg_2_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_empty_synch_d_out_reg_3_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_empty_synch_d_out_reg_4__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_empty_synch_d_out_reg_5_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_empty_synch_d_out_reg_6__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_empty_synch_d_out_reg_7_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_read_tr_state_reg_0_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_read_tr_state_reg_1_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_read_tr_state_reg_2__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_read_tr_state_reg_3_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_read_tr_state_reg_4__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_read_tr_state_reg_5_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_read_tr_state_reg_6__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_read_tr_state_reg_7_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_full_full_synch_d_middle_reg_0__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_0_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_full_full_synch_d_out_reg_0__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_full_latched_full_s_reg] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_write_tr_state_reg_0__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_write_tr_state_reg_1_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_write_tr_state_reg_2_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_write_tr_state_reg_3_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_write_tr_state_reg_4__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_write_tr_state_reg_5_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_write_tr_state_reg_6__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_write_tr_state_reg_7_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__0__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__1_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__2__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__3_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__4__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__5_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__6__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__7_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__8__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__9_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__10__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__11_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__12__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__13_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__14__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__15_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__16__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__17_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__18__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__19_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__20__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__21_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__22__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__23_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__24__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__25_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__26__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__27_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__28__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__29_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__30__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__31_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__0__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__1_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__2__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__3_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__4__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__5_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__6__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__7_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__8__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__9_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__10__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__11_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__12__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__13_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__14__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__15_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__16__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__17_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__18__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__19_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__20__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__21_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__22__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__23_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__24__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__25_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__26__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__27_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__28__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__29_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__30__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__31_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__0__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__1_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__2__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__3_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__4__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__5_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__6__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__7_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__8__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__9_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__10__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__11_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__12__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__13_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__14__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__15_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__16__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__17_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__18__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__19_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__20__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__21_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__22__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__23_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__24__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__25_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__26__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__27_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__28__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__29_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__30__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__31_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__0__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__1_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__2__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__3_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__4__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__5_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__6__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__7_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__8__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__9_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__10__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__11_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__12__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__13_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__14__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__15_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__16__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__17_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__18__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__19_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__20__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__21_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__22__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__23_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__24__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__25_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__26__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__27_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__28__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__29_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__30__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__31_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__0__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__1_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__2__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__3_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__4__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__5_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__6__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__7_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__8__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__9_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__10__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__11_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__12__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__13_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__14__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__15_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__16__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__17_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__18__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__19_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__20__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__21_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__22__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__23_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__24__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__25_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__26__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__27_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__28__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__29_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__30__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__31_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__0__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__1_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__2__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__3_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__4__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__5_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__6__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__7_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__8__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__9_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__10__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__11_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__12__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__13_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__14__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__15_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__16__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__17_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__18__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__19_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__20__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__21_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__22__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__23_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__24__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__25_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__26__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__27_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__28__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__29_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__30__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__31_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__0__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__1_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__2__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__3_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__4__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__5_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__6__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__7_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__8__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__9_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__10__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__11_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__12__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__13_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__14__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__15_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__16__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__17_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__18__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__19_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__20__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__21_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__22__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__23_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__24__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__25_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__26__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__27_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__28__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__29_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__30__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__31_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__0__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__1_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__2__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__3_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__4__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__5_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__6__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__7_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__8__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__9_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__10__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__11_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__12__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__13_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__14__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__15_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__16__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__17_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__18__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__19_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__20__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__21_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__22__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__23_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__24__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__25_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__26__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__27_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__28__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__29_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__30__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__31_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_tx_counter_reg_1__u_top_core_u_spi_device_tlul_u_device_sm_tx_counter_reg_2_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_tx_counter_reg_3__u_top_core_u_spi_device_tlul_u_device_sm_tx_counter_reg_4_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_tx_counter_reg_5__u_top_core_u_spi_device_tlul_u_device_sm_tx_counter_reg_6_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_tx_counter_reg_7_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_ctrl_data_tx_ready_reg_u_top_core_u_spi_device_tlul_u_device_sm_tx_counter_upd_reg] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_tx_data_valid_reg] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_ctrl_addr_valid_reg_u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_2_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_tx_done_reg_reg] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_cmd_reg_reg_0__u_top_core_u_spi_device_tlul_u_device_sm_cmd_reg_reg_1_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_cmd_reg_reg_2__u_top_core_u_spi_device_tlul_u_device_sm_cmd_reg_reg_3_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_cmd_reg_reg_4__u_top_core_u_spi_device_tlul_u_device_sm_cmd_reg_reg_5_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_cmd_reg_reg_6__u_top_core_u_spi_device_tlul_u_device_sm_cmd_reg_reg_7_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_0__u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_1_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_3__u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_4_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_5__u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_8_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_6__u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_7_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_9__u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_10_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_11__u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_13_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_12__u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_14_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_15__u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_27_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_16__u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_17_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_18__u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_19_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_20__u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_21_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_22__u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_23_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_24__u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_25_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_26__u_top_core_u_spi_device_tlul_u_device_sm_mode_reg_reg_0_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_28__u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_29_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_30__u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_31_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_mode_reg_reg_1__u_top_core_u_spi_device_tlul_u_device_sm_mode_reg_reg_6_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_mode_reg_reg_2__u_top_core_u_spi_device_tlul_u_device_sm_mode_reg_reg_3_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_mode_reg_reg_4__u_top_core_u_spi_device_tlul_u_device_sm_mode_reg_reg_5_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_mode_reg_reg_7__u_top_core_u_spi_device_tlul_u_device_sm_tx_counter_reg_0_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_0__u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_1_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_2__u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_3_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_4__u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_5_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_6__u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_7_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_8__u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_9_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_10__u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_11_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_12__u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_13_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_14__u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_15_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_16__u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_17_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_18__u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_19_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_20__u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_21_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_22__u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_23_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_24__u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_25_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_26__u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_27_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_28__u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_29_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_30__u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_31_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_0__u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_1_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_2__u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_3_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_4__u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_5_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_6__u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_7_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_8__u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_13_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_9__u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_10_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_11__u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_12_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_14__u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_15_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_16__u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_17_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_18__u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_19_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_20__u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_21_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_22__u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_23_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_24__u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_25_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_26__u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_27_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_28__u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_31_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_29__u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_30_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_state_reg_0__u_top_core_u_spi_device_tlul_u_device_sm_state_reg_1_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_state_reg_2_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_pad_mode_next_reg_0_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_pad_mode_next_reg_1_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg2_reg_0__u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg2_reg_1_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg2_reg_2__u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg2_reg_3_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg2_reg_4__u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg2_reg_5_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg2_reg_6__u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg2_reg_7_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg1_reg_0__u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg1_reg_1_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg1_reg_2__u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg1_reg_3_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg1_reg_4__u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg1_reg_6_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg1_reg_5_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg1_reg_7_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg0_reg_0__u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg0_reg_1_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg0_reg_2__u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg0_reg_3_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg0_reg_4__u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg0_reg_5_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg0_reg_6__u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg0_reg_7_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg3_reg_0__u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg3_reg_1_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg3_reg_2__u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg3_reg_3_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg3_reg_4__u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg3_reg_5_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg3_reg_6__u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg3_reg_7_] [get_cells u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_0__u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_1_] [get_cells u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_2__u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_3_] [get_cells u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_4__u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_5_] [get_cells u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_6__u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_7_] [get_cells u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_8__u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_9_] [get_cells u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_10__u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_11_] [get_cells u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_12__u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_13_] [get_cells u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_14__u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_15_] [get_cells u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_16__u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_17_] [get_cells u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_18__u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_19_] [get_cells u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_20__u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_21_] [get_cells u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_22__u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_23_] [get_cells u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_24__u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_25_] [get_cells u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_26__u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_27_] [get_cells u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_28__u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_29_] [get_cells u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_30__u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_31_] [get_cells u_top_core_u_spi_device_tlul_u_txreg_counter_trgt_reg_0_] [get_cells u_top_core_u_spi_device_tlul_u_txreg_counter_trgt_reg_1_] [get_cells u_top_core_u_spi_device_tlul_u_txreg_counter_trgt_reg_2_] [get_cells u_top_core_u_spi_device_tlul_u_txreg_counter_trgt_reg_3__u_top_core_u_spi_device_tlul_u_txreg_counter_trgt_reg_4_] [get_cells u_top_core_u_spi_device_tlul_u_txreg_counter_trgt_reg_5__u_top_core_u_spi_device_tlul_u_txreg_counter_trgt_reg_6_] [get_cells u_top_core_u_spi_device_tlul_u_txreg_counter_trgt_reg_7_] [get_cells u_top_core_u_spi_device_tlul_u_txreg_counter_reg_0__u_top_core_u_spi_device_tlul_u_txreg_counter_reg_1_] [get_cells u_top_core_u_spi_device_tlul_u_txreg_counter_reg_2__u_top_core_u_spi_device_tlul_u_txreg_counter_reg_3_] [get_cells u_top_core_u_spi_device_tlul_u_txreg_counter_reg_4__u_top_core_u_spi_device_tlul_u_txreg_counter_reg_5_] [get_cells u_top_core_u_spi_device_tlul_u_txreg_counter_reg_6__u_top_core_u_spi_device_tlul_u_txreg_counter_reg_7_] [get_cells u_top_core_u_spi_device_tlul_u_txreg_running_reg] [get_cells u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_0__u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_1_] [get_cells u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_2__u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_3_] [get_cells u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_4__u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_5_] [get_cells u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_6__u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_7_] [get_cells u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_8__u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_9_] [get_cells u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_10__u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_11_] [get_cells u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_12__u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_13_] [get_cells u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_14__u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_15_] [get_cells u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_16__u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_17_] [get_cells u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_18__u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_19_] [get_cells u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_20__u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_21_] [get_cells u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_22__u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_23_] [get_cells u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_24__u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_25_] [get_cells u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_26__u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_27_] [get_cells u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_28__u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_29_] [get_cells u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_30__u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_31_] [get_cells u_top_core_u_spi_device_tlul_u_rxreg_counter_trgt_reg_0_] [get_cells u_top_core_u_spi_device_tlul_u_rxreg_counter_trgt_reg_1__u_top_core_u_spi_device_tlul_u_rxreg_counter_trgt_reg_2_] [get_cells u_top_core_u_spi_device_tlul_u_rxreg_counter_trgt_reg_3__u_top_core_u_spi_device_tlul_u_rxreg_counter_trgt_reg_4_] [get_cells u_top_core_u_spi_device_tlul_u_rxreg_counter_trgt_reg_5__u_top_core_u_spi_device_tlul_u_rxreg_counter_trgt_reg_6_] [get_cells u_top_core_u_spi_device_tlul_u_rxreg_counter_trgt_reg_7_] [get_cells u_top_core_u_spi_device_tlul_u_rxreg_counter_reg_0__u_top_core_u_spi_device_tlul_u_rxreg_counter_reg_1_] [get_cells u_top_core_u_spi_device_tlul_u_rxreg_counter_reg_2__u_top_core_u_spi_device_tlul_u_rxreg_counter_reg_3_] [get_cells u_top_core_u_spi_device_tlul_u_rxreg_counter_reg_4__u_top_core_u_spi_device_tlul_u_rxreg_counter_reg_5_] [get_cells u_top_core_u_spi_device_tlul_u_rxreg_counter_reg_6__u_top_core_u_spi_device_tlul_u_rxreg_counter_reg_7_] [get_cells u_top_core_u_spi_device_tlul_u_rxreg_running_reg] [get_cells u_top_core_u_xbar_main_u_s1n_11_gen_err_resp_err_resp_err_rsp_pending_reg] [get_cells u_top_core_u_xbar_main_u_s1n_11_gen_err_resp_err_resp_err_size_reg_0__u_top_core_u_xbar_main_u_s1n_11_gen_err_resp_err_resp_err_source_reg_3_] [get_cells u_top_core_u_xbar_main_u_s1n_11_gen_err_resp_err_resp_err_size_reg_1_] [get_cells u_top_core_u_xbar_main_u_s1n_11_gen_err_resp_err_resp_err_opcode_reg_0__u_top_core_u_xbar_main_u_s1n_11_gen_err_resp_err_resp_err_opcode_reg_1_] [get_cells u_top_core_u_xbar_main_u_s1n_11_gen_err_resp_err_resp_err_opcode_reg_2_] [get_cells u_top_core_u_xbar_main_u_s1n_11_gen_err_resp_err_resp_err_source_reg_1__u_top_core_u_xbar_main_u_s1n_11_gen_err_resp_err_resp_err_source_reg_2_] [get_cells u_top_core_u_xbar_main_u_s1n_11_gen_err_resp_err_resp_err_source_reg_4__u_top_core_u_xbar_main_u_s1n_11_gen_err_resp_err_resp_err_source_reg_7_] [get_cells u_top_core_u_xbar_main_u_s1n_11_gen_err_resp_err_resp_err_source_reg_5__u_top_core_u_xbar_main_u_s1n_11_gen_err_resp_err_resp_err_source_reg_6_] [get_cells u_top_core_u_xbar_main_u_s1n_11_gen_err_resp_err_resp_err_instr_type_reg_0_] [get_cells u_top_core_u_xbar_main_u_s1n_11_gen_err_resp_err_resp_err_instr_type_reg_2__u_top_core_u_xbar_main_u_s1n_11_gen_err_resp_err_resp_err_source_reg_0_] [get_cells u_top_core_u_xbar_main_u_s1n_11_gen_err_resp_err_resp_err_instr_type_reg_3_] [get_cells u_top_core_u_xbar_main_u_s1n_11_num_req_outstanding_reg_0__u_top_core_u_xbar_main_u_s1n_11_num_req_outstanding_reg_1_] [get_cells u_top_core_u_xbar_main_u_s1n_11_num_req_outstanding_reg_2__u_top_core_u_xbar_main_u_s1n_11_num_req_outstanding_reg_3_] [get_cells u_top_core_u_xbar_main_u_s1n_11_num_req_outstanding_reg_4__u_top_core_u_xbar_main_u_s1n_11_num_req_outstanding_reg_5_] [get_cells u_top_core_u_xbar_main_u_s1n_11_num_req_outstanding_reg_6__u_top_core_u_xbar_main_u_s1n_11_num_req_outstanding_reg_7_] [get_cells u_top_core_u_xbar_main_u_s1n_11_num_req_outstanding_reg_8_] [get_cells u_top_core_u_xbar_main_u_s1n_11_dev_select_outstanding_reg_1__u_top_core_u_xbar_main_u_s1n_11_gen_err_resp_err_resp_err_req_pending_reg] [get_cells u_top_core_u_xbar_main_u_s1n_10_gen_err_resp_err_resp_err_size_reg_1__u_top_core_u_xbar_main_u_s1n_11_gen_err_resp_err_resp_err_instr_type_reg_1_] [get_cells u_top_core_u_xbar_main_u_s1n_10_gen_err_resp_err_resp_err_opcode_reg_1__u_top_core_u_xbar_main_u_s1n_11_dev_select_outstanding_reg_0_] [get_cells u_top_core_u_xbar_main_u_s1n_10_gen_err_resp_err_resp_err_opcode_reg_2_] [get_cells u_top_core_u_xbar_main_u_s1n_10_gen_err_resp_err_resp_err_source_reg_0_] [get_cells u_top_core_u_xbar_main_u_s1n_10_gen_err_resp_err_resp_err_source_reg_1__u_top_core_u_xbar_main_u_s1n_10_gen_err_resp_err_resp_err_source_reg_2_] [get_cells u_top_core_u_xbar_main_u_s1n_10_gen_err_resp_err_resp_err_source_reg_3__u_top_core_u_xbar_main_u_s1n_10_gen_err_resp_err_resp_err_source_reg_4_] [get_cells u_top_core_u_xbar_main_u_s1n_10_gen_err_resp_err_resp_err_source_reg_5__u_top_core_u_xbar_main_u_s1n_10_gen_err_resp_err_resp_err_source_reg_6_] [get_cells u_top_core_u_xbar_main_u_s1n_10_gen_err_resp_err_resp_err_source_reg_7_] [get_cells u_top_core_u_xbar_main_u_s1n_10_gen_err_resp_err_resp_err_req_pending_reg] [get_cells u_top_core_u_xbar_main_u_s1n_10_gen_err_resp_err_resp_err_instr_type_reg_0_] [get_cells u_top_core_u_xbar_main_u_s1n_10_gen_err_resp_err_resp_err_instr_type_reg_2__u_top_core_u_xbar_main_u_s1n_10_gen_err_resp_err_resp_err_size_reg_0_] [get_cells u_top_core_u_xbar_main_u_s1n_10_gen_err_resp_err_resp_err_instr_type_reg_3_] [get_cells u_top_core_u_xbar_main_u_s1n_10_num_req_outstanding_reg_0__u_top_core_u_xbar_main_u_s1n_10_num_req_outstanding_reg_1_] [get_cells u_top_core_u_xbar_main_u_s1n_10_num_req_outstanding_reg_2__u_top_core_u_xbar_main_u_s1n_10_num_req_outstanding_reg_3_] [get_cells u_top_core_u_xbar_main_u_s1n_10_num_req_outstanding_reg_4__u_top_core_u_xbar_main_u_s1n_10_num_req_outstanding_reg_5_] [get_cells u_top_core_u_xbar_main_u_s1n_10_num_req_outstanding_reg_6__u_top_core_u_xbar_main_u_s1n_10_num_req_outstanding_reg_7_] [get_cells u_top_core_u_xbar_main_u_s1n_10_num_req_outstanding_reg_8_] [get_cells u_top_core_u_xbar_main_u_s1n_10_dev_select_outstanding_reg_0_] [get_cells u_top_core_u_xbar_main_u_s1n_10_dev_select_outstanding_reg_1_] [get_cells u_top_core_u_xbar_main_u_sm1_9_gen_arb_ppc_u_reqarb_gen_normal_case_mask_reg_0_] [get_cells u_top_core_u_xbar_main_u_sm1_9_gen_arb_ppc_u_reqarb_gen_normal_case_mask_reg_1_] [get_cells u_top_core_u_xbar_main_u_sm1_9_gen_arb_ppc_u_reqarb_gen_normal_case_mask_reg_2_] [get_cells u_top_core_u_xbar_main_u_sm1_8_gen_arb_ppc_u_reqarb_gen_normal_case_mask_reg_0_] [get_cells u_top_core_u_xbar_main_u_sm1_8_gen_arb_ppc_u_reqarb_gen_normal_case_mask_reg_1_] [get_cells u_top_core_u_xbar_main_u_sm1_8_gen_arb_ppc_u_reqarb_gen_normal_case_mask_reg_2_] [get_cells u_top_core_u_xbar_main_u_sm1_7_gen_arb_ppc_u_reqarb_gen_normal_case_mask_reg_0_] [get_cells u_top_core_u_xbar_main_u_sm1_7_gen_arb_ppc_u_reqarb_gen_normal_case_mask_reg_1_] [get_cells u_top_core_u_xbar_main_u_sm1_7_gen_arb_ppc_u_reqarb_gen_normal_case_mask_reg_2_] [get_cells u_top_core_u_xbar_main_u_s1n_6_gen_err_resp_err_resp_err_rsp_pending_reg_u_top_core_u_xbar_main_u_s1n_10_gen_err_resp_err_resp_err_rsp_pending_reg] [get_cells u_top_core_u_xbar_main_u_s1n_6_gen_err_resp_err_resp_err_size_reg_1__u_top_core_u_xbar_main_u_s1n_10_gen_err_resp_err_resp_err_opcode_reg_0_] [get_cells u_top_core_u_xbar_main_u_s1n_6_gen_err_resp_err_resp_err_opcode_reg_0_] [get_cells u_top_core_u_xbar_main_u_s1n_6_gen_err_resp_err_resp_err_opcode_reg_1__u_top_core_u_xbar_main_u_s1n_6_gen_err_resp_err_resp_err_size_reg_0_] [get_cells u_top_core_u_xbar_main_u_s1n_6_gen_err_resp_err_resp_err_opcode_reg_2_] [get_cells u_top_core_u_xbar_main_u_s1n_6_gen_err_resp_err_resp_err_source_reg_0_] [get_cells u_top_core_u_xbar_main_u_s1n_6_gen_err_resp_err_resp_err_source_reg_1__u_top_core_u_xbar_main_u_s1n_6_gen_err_resp_err_resp_err_source_reg_2_] [get_cells u_top_core_u_xbar_main_u_s1n_6_gen_err_resp_err_resp_err_source_reg_3__u_top_core_u_xbar_main_u_s1n_6_gen_err_resp_err_resp_err_source_reg_4_] [get_cells u_top_core_u_xbar_main_u_s1n_6_gen_err_resp_err_resp_err_source_reg_5__u_top_core_u_xbar_main_u_s1n_6_gen_err_resp_err_resp_err_source_reg_6_] [get_cells u_top_core_u_xbar_main_u_s1n_6_gen_err_resp_err_resp_err_source_reg_7_] [get_cells u_top_core_u_xbar_main_u_s1n_6_gen_err_resp_err_resp_err_req_pending_reg] [get_cells u_top_core_u_xbar_main_u_s1n_6_gen_err_resp_err_resp_err_instr_type_reg_0_] [get_cells u_top_core_u_xbar_main_u_s1n_6_gen_err_resp_err_resp_err_instr_type_reg_1__u_top_core_u_xbar_main_u_s1n_6_gen_err_resp_err_resp_err_instr_type_reg_2_] [get_cells u_top_core_u_xbar_main_u_s1n_6_gen_err_resp_err_resp_err_instr_type_reg_3_] [get_cells u_top_core_u_xbar_main_u_s1n_6_num_req_outstanding_reg_0__u_top_core_u_xbar_main_u_s1n_6_num_req_outstanding_reg_1_] [get_cells u_top_core_u_xbar_main_u_s1n_6_num_req_outstanding_reg_2__u_top_core_u_xbar_main_u_s1n_6_num_req_outstanding_reg_3_] [get_cells u_top_core_u_xbar_main_u_s1n_6_num_req_outstanding_reg_4__u_top_core_u_xbar_main_u_s1n_6_num_req_outstanding_reg_5_] [get_cells u_top_core_u_xbar_main_u_s1n_6_num_req_outstanding_reg_6__u_top_core_u_xbar_main_u_s1n_6_num_req_outstanding_reg_7_] [get_cells u_top_core_u_xbar_main_u_s1n_6_num_req_outstanding_reg_8_] [get_cells u_top_core_u_xbar_main_u_s1n_6_dev_select_outstanding_reg_0_] [get_cells u_top_core_u_xbar_main_u_s1n_6_dev_select_outstanding_reg_1_]]  -to [list [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_0__u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_1_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_2__u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_3_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_4__u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_5_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_6__u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_7_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_8__u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_9_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_10__u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_11_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_12__u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_13_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_14__u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_15_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_16__u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_17_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_18__u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_19_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_20__u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_21_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_22__u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_23_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_24__u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_25_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_26__u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_27_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_28__u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_29_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_30__u_gpio_u_reg_u_ctrl_en_input_filter_q_reg_31_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_0__u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_1_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_2__u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_3_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_4__u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_5_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_6__u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_7_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_8__u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_9_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_10__u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_11_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_12__u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_13_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_14__u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_15_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_16__u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_17_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_18__u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_19_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_20__u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_21_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_22__u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_23_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_24__u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_25_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_26__u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_27_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_28__u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_29_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_30__u_gpio_u_reg_u_intr_ctrl_en_lvllow_q_reg_31_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_0__u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_1_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_2__u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_3_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_4__u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_5_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_6__u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_7_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_8__u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_9_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_10__u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_11_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_12__u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_13_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_14__u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_15_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_16__u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_17_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_18__u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_19_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_20__u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_21_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_22__u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_23_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_24__u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_25_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_26__u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_27_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_28__u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_29_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_30__u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_q_reg_31_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_0__u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_1_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_2__u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_3_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_4__u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_5_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_6__u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_7_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_8__u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_9_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_10__u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_11_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_12__u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_13_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_14__u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_15_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_16__u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_17_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_18__u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_19_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_20__u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_21_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_22__u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_23_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_24__u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_25_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_26__u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_27_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_28__u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_29_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_30__u_gpio_u_reg_u_intr_ctrl_en_falling_q_reg_31_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_0__u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_1_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_2__u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_3_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_4__u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_5_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_6__u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_7_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_8__u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_9_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_10__u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_11_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_12__u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_13_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_14__u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_15_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_16__u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_17_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_18__u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_19_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_20__u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_21_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_22__u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_23_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_24__u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_25_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_26__u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_27_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_28__u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_29_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_30__u_gpio_u_reg_u_intr_ctrl_en_rising_q_reg_31_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_q_reg_1__u_gpio_u_reg_u_data_in_q_reg_9_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_q_reg_3__u_gpio_u_reg_u_data_in_q_reg_4_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_q_reg_5__u_gpio_u_reg_u_data_in_q_reg_8_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_q_reg_6__u_gpio_u_reg_u_data_in_q_reg_7_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_q_reg_10__u_gpio_u_reg_u_data_in_q_reg_11_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_q_reg_12__u_gpio_u_reg_u_data_in_q_reg_13_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_q_reg_14__u_gpio_u_reg_u_data_in_q_reg_18_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_q_reg_15__u_gpio_u_reg_u_data_in_q_reg_16_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_q_reg_17__u_gpio_u_reg_u_data_in_q_reg_26_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_q_reg_19__u_gpio_u_reg_u_data_in_q_reg_20_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_q_reg_21__u_gpio_u_reg_u_data_in_q_reg_22_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_q_reg_23_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_q_reg_24__u_gpio_u_reg_u_data_in_q_reg_25_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_q_reg_27__u_gpio_u_reg_u_data_in_q_reg_28_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_q_reg_29__u_gpio_u_reg_u_data_in_q_reg_30_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_q_reg_31_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_q_reg_0__u_gpio_u_reg_u_intr_enable_q_reg_1_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_q_reg_2__u_gpio_u_reg_u_intr_enable_q_reg_3_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_q_reg_4__u_gpio_u_reg_u_intr_enable_q_reg_5_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_q_reg_6__u_gpio_u_reg_u_intr_enable_q_reg_7_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_q_reg_8__u_gpio_u_reg_u_intr_enable_q_reg_9_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_q_reg_10__u_gpio_u_reg_u_intr_enable_q_reg_11_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_q_reg_12__u_gpio_u_reg_u_intr_enable_q_reg_13_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_q_reg_14__u_gpio_u_reg_u_intr_enable_q_reg_15_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_q_reg_16__u_gpio_u_reg_u_intr_enable_q_reg_17_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_q_reg_18__u_gpio_u_reg_u_intr_enable_q_reg_19_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_q_reg_20__u_gpio_u_reg_u_intr_enable_q_reg_21_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_q_reg_22__u_gpio_u_reg_u_intr_enable_q_reg_23_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_q_reg_24__u_gpio_u_reg_u_intr_enable_q_reg_25_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_q_reg_26__u_gpio_u_reg_u_intr_enable_q_reg_27_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_q_reg_28__u_gpio_u_reg_u_intr_enable_q_reg_29_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_q_reg_30__u_gpio_u_reg_u_intr_enable_q_reg_31_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_q_reg_0__u_gpio_u_reg_u_intr_state_q_reg_1_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_q_reg_2__u_gpio_u_reg_u_intr_state_q_reg_3_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_q_reg_4__u_gpio_u_reg_u_intr_state_q_reg_5_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_q_reg_6__u_gpio_u_reg_u_intr_state_q_reg_7_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_q_reg_8__u_gpio_u_reg_u_intr_state_q_reg_9_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_q_reg_10__u_gpio_u_reg_u_intr_state_q_reg_11_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_q_reg_12__u_gpio_u_reg_u_intr_state_q_reg_13_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_q_reg_14__u_gpio_u_reg_u_intr_state_q_reg_15_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_q_reg_16__u_gpio_u_reg_u_intr_state_q_reg_17_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_q_reg_18__u_gpio_u_reg_u_intr_state_q_reg_19_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_q_reg_20__u_gpio_u_reg_u_intr_state_q_reg_21_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_q_reg_22__u_gpio_u_reg_u_intr_state_q_reg_23_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_q_reg_24__u_gpio_u_reg_u_intr_state_q_reg_25_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_q_reg_26__u_gpio_u_reg_u_intr_state_q_reg_27_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_q_reg_28__u_gpio_u_reg_u_intr_state_q_reg_29_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_q_reg_30__u_gpio_u_reg_u_intr_state_q_reg_31_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_rdata_reg_0__u_gpio_u_reg_u_reg_if_rdata_reg_1_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_rdata_reg_2__u_gpio_u_reg_u_reg_if_rdata_reg_3_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_rdata_reg_4__u_gpio_u_reg_u_reg_if_rdata_reg_5_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_rdata_reg_6__u_gpio_u_reg_u_reg_if_rdata_reg_7_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_rdata_reg_8__u_gpio_u_reg_u_reg_if_rdata_reg_9_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_rdata_reg_10__u_gpio_u_reg_u_reg_if_rdata_reg_11_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_rdata_reg_12__u_gpio_u_reg_u_reg_if_rdata_reg_13_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_rdata_reg_14__u_gpio_u_reg_u_reg_if_rdata_reg_15_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_rdata_reg_16__u_gpio_u_reg_u_reg_if_rdata_reg_17_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_rdata_reg_18__u_gpio_u_reg_u_reg_if_rdata_reg_19_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_rdata_reg_20__u_gpio_u_reg_u_reg_if_rdata_reg_21_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_rdata_reg_22__u_gpio_u_reg_u_reg_if_rdata_reg_23_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_rdata_reg_24__u_gpio_u_reg_u_reg_if_rdata_reg_25_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_rdata_reg_26__u_gpio_u_reg_u_reg_if_rdata_reg_27_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_rdata_reg_28__u_gpio_u_reg_u_reg_if_rdata_reg_29_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_rdata_reg_30__u_gpio_u_reg_u_reg_if_rdata_reg_31_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_error_reg] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_reqsz_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_reqsz_reg_1_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_reqid_reg_0__u_gpio_u_reg_u_reg_if_reqid_reg_2_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_reqid_reg_1__u_gpio_u_reg_u_reg_if_reqid_reg_3_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_reqid_reg_4__u_gpio_u_reg_u_reg_if_reqid_reg_5_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_reqid_reg_6__u_gpio_u_reg_u_reg_if_reqid_reg_7_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_rspop_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_rspop_reg_1__u_gpio_u_reg_u_reg_if_rspop_reg_2_] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_outstanding_reg] [get_cells u_top_core_u_peri_device/u_gpio_u_reg_err_q_reg_u_gpio_u_reg_u_data_in_q_reg_2_] [get_cells u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_alert_set_q_reg_u_gpio_gen_alert_tx_0__u_prim_alert_sender_alert_test_set_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_state_q_reg_0__u_gpio_gen_alert_tx_0__u_prim_alert_sender_state_q_reg_1_] [get_cells u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_state_q_reg_2__u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ack_gen_async_i_sync_p_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_ping_set_q_reg_u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ack_gen_async_diff_pq_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_prim_flop_alert_u_secure_anchor_flop_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_8__u_filter_filter_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_prim_flop_alert_u_secure_anchor_flop_gen_generic_u_impl_generic_q_o_reg_1_] [get_cells u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ack_gen_async_diff_nq_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ack_gen_async_state_q_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ack_gen_async_state_q_reg_1_] [get_cells u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ack_level_q_reg_u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ping_gen_async_diff_pq_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ack_gen_async_i_sync_n_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ack_gen_async_i_sync_n_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ack_gen_async_i_sync_p_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_9__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ping_gen_async_diff_nq_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ping_gen_async_state_q_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ping_gen_async_state_q_reg_1_] [get_cells u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ping_gen_async_i_sync_n_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ping_gen_async_i_sync_n_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ping_gen_async_i_sync_p_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ping_level_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ping_gen_async_i_sync_p_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_0__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_intr_hw_intr_o_reg_1__u_gpio_intr_hw_intr_o_reg_2_] [get_cells u_top_core_u_peri_device/u_gpio_intr_hw_intr_o_reg_3__u_gpio_intr_hw_intr_o_reg_4_] [get_cells u_top_core_u_peri_device/u_gpio_intr_hw_intr_o_reg_5__u_gpio_intr_hw_intr_o_reg_6_] [get_cells u_top_core_u_peri_device/u_gpio_intr_hw_intr_o_reg_7__u_gpio_intr_hw_intr_o_reg_12_] [get_cells u_top_core_u_peri_device/u_gpio_intr_hw_intr_o_reg_8__u_gpio_intr_hw_intr_o_reg_9_] [get_cells u_top_core_u_peri_device/u_gpio_intr_hw_intr_o_reg_10__u_gpio_intr_hw_intr_o_reg_11_] [get_cells u_top_core_u_peri_device/u_gpio_intr_hw_intr_o_reg_13__u_gpio_intr_hw_intr_o_reg_14_] [get_cells u_top_core_u_peri_device/u_gpio_intr_hw_intr_o_reg_15__u_gpio_intr_hw_intr_o_reg_20_] [get_cells u_top_core_u_peri_device/u_gpio_intr_hw_intr_o_reg_16__u_gpio_intr_hw_intr_o_reg_17_] [get_cells u_top_core_u_peri_device/u_gpio_intr_hw_intr_o_reg_18__u_gpio_intr_hw_intr_o_reg_19_] [get_cells u_top_core_u_peri_device/u_gpio_intr_hw_intr_o_reg_21__u_gpio_intr_hw_intr_o_reg_22_] [get_cells u_top_core_u_peri_device/u_gpio_intr_hw_intr_o_reg_23__u_gpio_u_reg_u_data_in_q_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_intr_hw_intr_o_reg_24__u_gpio_intr_hw_intr_o_reg_25_] [get_cells u_top_core_u_peri_device/u_gpio_intr_hw_intr_o_reg_26__u_gpio_intr_hw_intr_o_reg_27_] [get_cells u_top_core_u_peri_device/u_gpio_intr_hw_intr_o_reg_28__u_gpio_intr_hw_intr_o_reg_29_] [get_cells u_top_core_u_peri_device/u_gpio_intr_hw_intr_o_reg_30__u_gpio_intr_hw_intr_o_reg_31_] [get_cells u_top_core_u_peri_device/u_gpio_data_in_q_reg_0__u_gpio_data_in_q_reg_1_] [get_cells u_top_core_u_peri_device/u_gpio_data_in_q_reg_2__u_gpio_data_in_q_reg_3_] [get_cells u_top_core_u_peri_device/u_gpio_data_in_q_reg_4__u_gpio_data_in_q_reg_5_] [get_cells u_top_core_u_peri_device/u_gpio_data_in_q_reg_6__u_gpio_data_in_q_reg_7_] [get_cells u_top_core_u_peri_device/u_gpio_data_in_q_reg_8__u_gpio_data_in_q_reg_9_] [get_cells u_top_core_u_peri_device/u_gpio_data_in_q_reg_10__u_gpio_data_in_q_reg_11_] [get_cells u_top_core_u_peri_device/u_gpio_data_in_q_reg_12__u_gpio_data_in_q_reg_13_] [get_cells u_top_core_u_peri_device/u_gpio_data_in_q_reg_14__u_gpio_data_in_q_reg_15_] [get_cells u_top_core_u_peri_device/u_gpio_data_in_q_reg_16__u_gpio_data_in_q_reg_17_] [get_cells u_top_core_u_peri_device/u_gpio_data_in_q_reg_18__u_gpio_data_in_q_reg_19_] [get_cells u_top_core_u_peri_device/u_gpio_data_in_q_reg_20__u_gpio_data_in_q_reg_21_] [get_cells u_top_core_u_peri_device/u_gpio_data_in_q_reg_22__u_gpio_data_in_q_reg_23_] [get_cells u_top_core_u_peri_device/u_gpio_data_in_q_reg_24__u_gpio_data_in_q_reg_25_] [get_cells u_top_core_u_peri_device/u_gpio_data_in_q_reg_26__u_gpio_data_in_q_reg_27_] [get_cells u_top_core_u_peri_device/u_gpio_data_in_q_reg_28__u_gpio_data_in_q_reg_29_] [get_cells u_top_core_u_peri_device/u_gpio_data_in_q_reg_30__u_gpio_data_in_q_reg_31_] [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_en_q_reg_0__u_gpio_cio_gpio_en_q_reg_1_] [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_en_q_reg_2__u_gpio_cio_gpio_en_q_reg_3_] [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_en_q_reg_4__u_gpio_cio_gpio_en_q_reg_5_] [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_en_q_reg_6__u_gpio_cio_gpio_en_q_reg_7_] [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_en_q_reg_8__u_gpio_cio_gpio_en_q_reg_9_] [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_en_q_reg_10__u_gpio_cio_gpio_en_q_reg_11_] [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_en_q_reg_12__u_gpio_cio_gpio_en_q_reg_13_] [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_en_q_reg_14__u_gpio_cio_gpio_en_q_reg_15_] [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_en_q_reg_16__u_gpio_cio_gpio_en_q_reg_17_] [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_en_q_reg_18__u_gpio_cio_gpio_en_q_reg_19_] [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_en_q_reg_20__u_gpio_cio_gpio_en_q_reg_21_] [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_en_q_reg_22__u_gpio_cio_gpio_en_q_reg_23_] [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_en_q_reg_24__u_gpio_cio_gpio_en_q_reg_25_] [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_en_q_reg_26__u_gpio_cio_gpio_en_q_reg_27_] [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_en_q_reg_28__u_gpio_cio_gpio_en_q_reg_29_] [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_en_q_reg_30__u_gpio_cio_gpio_en_q_reg_31_] [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_q_reg_0__u_gpio_cio_gpio_q_reg_1_] [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_q_reg_2__u_gpio_cio_gpio_q_reg_3_] [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_q_reg_4__u_gpio_cio_gpio_q_reg_5_] [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_q_reg_6__u_gpio_cio_gpio_q_reg_7_] [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_q_reg_8__u_gpio_cio_gpio_q_reg_9_] [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_q_reg_10__u_gpio_cio_gpio_q_reg_11_] [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_q_reg_12__u_gpio_cio_gpio_q_reg_13_] [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_q_reg_14__u_gpio_cio_gpio_q_reg_15_] [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_q_reg_16__u_gpio_cio_gpio_q_reg_17_] [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_q_reg_18__u_gpio_cio_gpio_q_reg_19_] [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_q_reg_20__u_gpio_cio_gpio_q_reg_21_] [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_q_reg_22__u_gpio_cio_gpio_q_reg_23_] [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_q_reg_24__u_gpio_cio_gpio_q_reg_25_] [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_q_reg_26__u_gpio_cio_gpio_q_reg_27_] [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_q_reg_28__u_gpio_cio_gpio_q_reg_29_] [get_cells u_top_core_u_peri_device/u_gpio_cio_gpio_q_reg_30__u_gpio_cio_gpio_q_reg_31_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_31__u_filter_diff_ctr_q_reg_0__u_gpio_gen_filter_31__u_filter_diff_ctr_q_reg_1_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_31__u_filter_diff_ctr_q_reg_2__u_gpio_gen_filter_31__u_filter_diff_ctr_q_reg_3_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_31__u_filter_stored_value_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_31__u_filter_filter_q_reg_u_gpio_gen_filter_31__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_30__u_filter_diff_ctr_q_reg_0__u_gpio_gen_filter_30__u_filter_diff_ctr_q_reg_1_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_30__u_filter_diff_ctr_q_reg_2__u_gpio_gen_filter_30__u_filter_diff_ctr_q_reg_3_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_30__u_filter_stored_value_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_30__u_filter_filter_q_reg_u_gpio_gen_filter_30__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_29__u_filter_diff_ctr_q_reg_0__u_gpio_gen_filter_29__u_filter_diff_ctr_q_reg_1_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_29__u_filter_diff_ctr_q_reg_2__u_gpio_gen_filter_29__u_filter_diff_ctr_q_reg_3_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_29__u_filter_stored_value_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_29__u_filter_filter_q_reg_u_gpio_gen_filter_29__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_29__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_30__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_28__u_filter_diff_ctr_q_reg_0__u_gpio_gen_filter_28__u_filter_diff_ctr_q_reg_1_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_28__u_filter_diff_ctr_q_reg_2__u_gpio_gen_filter_28__u_filter_diff_ctr_q_reg_3_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_28__u_filter_stored_value_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_28__u_filter_filter_q_reg_u_gpio_gen_filter_28__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_27__u_filter_diff_ctr_q_reg_1__u_gpio_gen_filter_27__u_filter_diff_ctr_q_reg_2_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_27__u_filter_diff_ctr_q_reg_3__u_gpio_gen_filter_27__u_filter_filter_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_27__u_filter_stored_value_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_27__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_intr_hw_intr_o_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_27__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_31__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_26__u_filter_diff_ctr_q_reg_1__u_gpio_gen_filter_26__u_filter_diff_ctr_q_reg_2_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_26__u_filter_diff_ctr_q_reg_3__u_gpio_gen_filter_26__u_filter_filter_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_26__u_filter_stored_value_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_26__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_27__u_filter_diff_ctr_q_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_25__u_filter_diff_ctr_q_reg_1__u_gpio_gen_filter_25__u_filter_diff_ctr_q_reg_2_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_25__u_filter_diff_ctr_q_reg_3__u_gpio_gen_filter_25__u_filter_filter_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_25__u_filter_stored_value_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_25__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_26__u_filter_diff_ctr_q_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_25__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_26__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_24__u_filter_diff_ctr_q_reg_1__u_gpio_gen_filter_24__u_filter_diff_ctr_q_reg_2_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_24__u_filter_diff_ctr_q_reg_3__u_gpio_gen_filter_24__u_filter_filter_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_24__u_filter_stored_value_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_24__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_24__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_28__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_23__u_filter_diff_ctr_q_reg_1__u_gpio_gen_filter_23__u_filter_diff_ctr_q_reg_2_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_23__u_filter_diff_ctr_q_reg_3__u_gpio_gen_filter_23__u_filter_filter_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_23__u_filter_stored_value_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_23__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_24__u_filter_diff_ctr_q_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_22__u_filter_diff_ctr_q_reg_1__u_gpio_gen_filter_22__u_filter_diff_ctr_q_reg_2_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_22__u_filter_diff_ctr_q_reg_3__u_gpio_gen_filter_22__u_filter_filter_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_22__u_filter_stored_value_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_22__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_23__u_filter_diff_ctr_q_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_22__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_23__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_21__u_filter_diff_ctr_q_reg_0__u_gpio_gen_filter_21__u_filter_diff_ctr_q_reg_1_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_21__u_filter_diff_ctr_q_reg_2__u_gpio_gen_filter_21__u_filter_diff_ctr_q_reg_3_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_21__u_filter_stored_value_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_21__u_filter_filter_q_reg_u_gpio_gen_filter_21__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_20__u_filter_diff_ctr_q_reg_1__u_gpio_gen_filter_20__u_filter_diff_ctr_q_reg_2_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_20__u_filter_diff_ctr_q_reg_3_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_20__u_filter_stored_value_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_20__u_filter_filter_q_reg_u_gpio_gen_filter_22__u_filter_diff_ctr_q_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_20__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_21__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_19__u_filter_diff_ctr_q_reg_1__u_gpio_gen_filter_19__u_filter_diff_ctr_q_reg_2_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_19__u_filter_diff_ctr_q_reg_3__u_gpio_gen_filter_19__u_filter_filter_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_19__u_filter_stored_value_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_19__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_20__u_filter_diff_ctr_q_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_18__u_filter_diff_ctr_q_reg_0__u_gpio_gen_filter_18__u_filter_diff_ctr_q_reg_1_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_18__u_filter_diff_ctr_q_reg_2__u_gpio_gen_filter_18__u_filter_diff_ctr_q_reg_3_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_18__u_filter_stored_value_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_18__u_filter_filter_q_reg_u_gpio_gen_filter_18__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_18__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_19__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_17__u_filter_diff_ctr_q_reg_0__u_gpio_gen_filter_17__u_filter_diff_ctr_q_reg_1_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_17__u_filter_diff_ctr_q_reg_2__u_gpio_gen_filter_17__u_filter_diff_ctr_q_reg_3_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_17__u_filter_stored_value_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_17__u_filter_filter_q_reg_u_gpio_gen_filter_25__u_filter_diff_ctr_q_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_16__u_filter_diff_ctr_q_reg_1__u_gpio_gen_filter_16__u_filter_diff_ctr_q_reg_2_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_16__u_filter_diff_ctr_q_reg_3__u_gpio_gen_filter_16__u_filter_filter_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_16__u_filter_stored_value_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_16__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_20__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_15__u_filter_diff_ctr_q_reg_0__u_gpio_gen_filter_15__u_filter_diff_ctr_q_reg_1_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_15__u_filter_diff_ctr_q_reg_2__u_gpio_gen_filter_15__u_filter_diff_ctr_q_reg_3_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_15__u_filter_stored_value_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_15__u_filter_filter_q_reg_u_gpio_gen_filter_15__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_15__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_16__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_14__u_filter_diff_ctr_q_reg_0__u_gpio_gen_filter_14__u_filter_diff_ctr_q_reg_1_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_14__u_filter_diff_ctr_q_reg_2__u_gpio_gen_filter_14__u_filter_diff_ctr_q_reg_3_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_14__u_filter_stored_value_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_14__u_filter_filter_q_reg_u_gpio_gen_filter_19__u_filter_diff_ctr_q_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_14__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_16__u_filter_diff_ctr_q_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_13__u_filter_diff_ctr_q_reg_1__u_gpio_gen_filter_13__u_filter_diff_ctr_q_reg_2_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_13__u_filter_diff_ctr_q_reg_3__u_gpio_gen_filter_13__u_filter_filter_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_13__u_filter_stored_value_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_13__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_14__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_12__u_filter_diff_ctr_q_reg_1__u_gpio_gen_filter_12__u_filter_diff_ctr_q_reg_2_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_12__u_filter_diff_ctr_q_reg_3__u_gpio_gen_filter_13__u_filter_diff_ctr_q_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_12__u_filter_stored_value_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_12__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_13__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_11__u_filter_diff_ctr_q_reg_1__u_gpio_gen_filter_11__u_filter_diff_ctr_q_reg_2_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_11__u_filter_diff_ctr_q_reg_3__u_gpio_gen_filter_11__u_filter_filter_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_11__u_filter_stored_value_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_11__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_12__u_filter_filter_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_11__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_12__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_10__u_filter_diff_ctr_q_reg_0__u_gpio_gen_filter_10__u_filter_diff_ctr_q_reg_1_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_10__u_filter_diff_ctr_q_reg_2__u_gpio_gen_filter_10__u_filter_diff_ctr_q_reg_3_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_10__u_filter_stored_value_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_10__u_filter_filter_q_reg_u_gpio_gen_filter_10__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_10__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_17__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_9__u_filter_diff_ctr_q_reg_0__u_gpio_gen_filter_9__u_filter_diff_ctr_q_reg_1_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_9__u_filter_diff_ctr_q_reg_2__u_gpio_gen_filter_9__u_filter_diff_ctr_q_reg_3_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_9__u_filter_stored_value_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_9__u_filter_filter_q_reg_u_gpio_gen_filter_9__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_8__u_filter_diff_ctr_q_reg_1__u_gpio_gen_filter_8__u_filter_diff_ctr_q_reg_2_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_8__u_filter_diff_ctr_q_reg_3__u_gpio_gen_filter_11__u_filter_diff_ctr_q_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_8__u_filter_stored_value_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_8__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_17__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_7__u_filter_diff_ctr_q_reg_1__u_gpio_gen_filter_7__u_filter_diff_ctr_q_reg_2_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_7__u_filter_diff_ctr_q_reg_3__u_gpio_gen_filter_7__u_filter_filter_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_7__u_filter_stored_value_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_7__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_8__u_filter_diff_ctr_q_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_7__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_8__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_6__u_filter_diff_ctr_q_reg_1__u_gpio_gen_filter_6__u_filter_diff_ctr_q_reg_2_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_6__u_filter_diff_ctr_q_reg_3__u_gpio_gen_filter_6__u_filter_filter_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_6__u_filter_stored_value_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_6__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_7__u_filter_diff_ctr_q_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_5__u_filter_diff_ctr_q_reg_0__u_gpio_gen_filter_5__u_filter_diff_ctr_q_reg_1_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_5__u_filter_diff_ctr_q_reg_2__u_gpio_gen_filter_5__u_filter_diff_ctr_q_reg_3_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_5__u_filter_stored_value_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_5__u_filter_filter_q_reg_u_gpio_gen_filter_12__u_filter_diff_ctr_q_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_5__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_6__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_4__u_filter_diff_ctr_q_reg_0__u_gpio_gen_filter_4__u_filter_diff_ctr_q_reg_1_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_4__u_filter_diff_ctr_q_reg_2__u_gpio_gen_filter_4__u_filter_diff_ctr_q_reg_3_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_4__u_filter_stored_value_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_4__u_filter_filter_q_reg_u_gpio_gen_filter_4__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_3__u_filter_diff_ctr_q_reg_0__u_gpio_gen_filter_3__u_filter_diff_ctr_q_reg_1_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_3__u_filter_diff_ctr_q_reg_2__u_gpio_gen_filter_3__u_filter_diff_ctr_q_reg_3_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_3__u_filter_stored_value_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_3__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_6__u_filter_diff_ctr_q_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_3__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_4__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_2__u_filter_diff_ctr_q_reg_1__u_gpio_gen_filter_2__u_filter_diff_ctr_q_reg_2_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_2__u_filter_diff_ctr_q_reg_3__u_gpio_gen_filter_2__u_filter_filter_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_2__u_filter_stored_value_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_2__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_3__u_filter_filter_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_1__u_filter_diff_ctr_q_reg_1__u_gpio_gen_filter_1__u_filter_diff_ctr_q_reg_2_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_1__u_filter_diff_ctr_q_reg_3__u_gpio_gen_filter_1__u_filter_filter_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_1__u_filter_stored_value_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_1__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_2__u_filter_diff_ctr_q_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_1__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_2__u_filter_gen_async_prim_flop_2sync_u_sync_1_gen_generic_u_impl_generic_q_o_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_0__u_filter_diff_ctr_q_reg_0__u_gpio_gen_filter_0__u_filter_diff_ctr_q_reg_1_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_0__u_filter_diff_ctr_q_reg_2__u_gpio_gen_filter_0__u_filter_diff_ctr_q_reg_3_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_0__u_filter_stored_value_q_reg] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_0__u_filter_filter_q_reg_u_gpio_gen_filter_1__u_filter_diff_ctr_q_reg_0_] [get_cells u_top_core_u_peri_device/u_gpio_gen_filter_0__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0__u_gpio_gen_filter_5__u_filter_gen_async_prim_flop_2sync_u_sync_2_gen_generic_u_impl_generic_q_o_reg_0_] [get_cells u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_gen_err_resp_err_resp_err_rsp_pending_reg] [get_cells u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_gen_err_resp_err_resp_err_size_reg_0_] [get_cells u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_gen_err_resp_err_resp_err_size_reg_1_] [get_cells u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_gen_err_resp_err_resp_err_opcode_reg_0_] [get_cells u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_gen_err_resp_err_resp_err_opcode_reg_1_] [get_cells u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_gen_err_resp_err_resp_err_opcode_reg_2_] [get_cells u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_gen_err_resp_err_resp_err_source_reg_0__u_xbar_periph_u_s1n_6_gen_err_resp_err_resp_err_source_reg_2_] [get_cells u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_gen_err_resp_err_resp_err_source_reg_1__u_xbar_periph_u_s1n_6_gen_err_resp_err_resp_err_source_reg_3_] [get_cells u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_gen_err_resp_err_resp_err_source_reg_4__u_xbar_periph_u_s1n_6_gen_err_resp_err_resp_err_source_reg_5_] [get_cells u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_gen_err_resp_err_resp_err_source_reg_6__u_xbar_periph_u_s1n_6_gen_err_resp_err_resp_err_source_reg_7_] [get_cells u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_gen_err_resp_err_resp_err_req_pending_reg] [get_cells u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_gen_err_resp_err_resp_err_instr_type_reg_0_] [get_cells u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_gen_err_resp_err_resp_err_instr_type_reg_1_] [get_cells u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_gen_err_resp_err_resp_err_instr_type_reg_2_] [get_cells u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_gen_err_resp_err_resp_err_instr_type_reg_3_] [get_cells u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_num_req_outstanding_reg_0__u_xbar_periph_u_s1n_6_num_req_outstanding_reg_1_] [get_cells u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_num_req_outstanding_reg_2__u_xbar_periph_u_s1n_6_num_req_outstanding_reg_3_] [get_cells u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_num_req_outstanding_reg_4__u_xbar_periph_u_s1n_6_num_req_outstanding_reg_5_] [get_cells u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_num_req_outstanding_reg_6__u_xbar_periph_u_s1n_6_num_req_outstanding_reg_7_] [get_cells u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_num_req_outstanding_reg_8_] [get_cells u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_dev_select_outstanding_reg_0_] [get_cells u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_dev_select_outstanding_reg_1_] [get_cells u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_dev_select_outstanding_reg_2_] [get_cells u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_gen_err_resp_err_resp_err_rsp_pending_reg] [get_cells u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_gen_err_resp_err_resp_err_size_reg_1__u_ibex_tlul_u_ibex_top_core_busy_q_reg] [get_cells u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_gen_err_resp_err_resp_err_opcode_reg_0_] [get_cells u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_gen_err_resp_err_resp_err_opcode_reg_1__u_dxbar_1to2_u_s1n_3_gen_err_resp_err_resp_err_size_reg_0_] [get_cells u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_gen_err_resp_err_resp_err_opcode_reg_2_] [get_cells u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_gen_err_resp_err_resp_err_source_reg_0_] [get_cells u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_gen_err_resp_err_resp_err_source_reg_1__u_dxbar_1to2_u_s1n_3_gen_err_resp_err_resp_err_source_reg_2_] [get_cells u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_gen_err_resp_err_resp_err_source_reg_3__u_dxbar_1to2_u_s1n_3_gen_err_resp_err_resp_err_source_reg_4_] [get_cells u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_gen_err_resp_err_resp_err_source_reg_5__u_dxbar_1to2_u_s1n_3_gen_err_resp_err_resp_err_source_reg_6_] [get_cells u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_gen_err_resp_err_resp_err_source_reg_7_] [get_cells u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_gen_err_resp_err_resp_err_req_pending_reg] [get_cells u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_gen_err_resp_err_resp_err_instr_type_reg_0_] [get_cells u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_gen_err_resp_err_resp_err_instr_type_reg_1__u_dxbar_1to2_u_s1n_3_gen_err_resp_err_resp_err_instr_type_reg_2_] [get_cells u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_gen_err_resp_err_resp_err_instr_type_reg_3_] [get_cells u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_num_req_outstanding_reg_0__u_dxbar_1to2_u_s1n_3_num_req_outstanding_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_num_req_outstanding_reg_2__u_dxbar_1to2_u_s1n_3_num_req_outstanding_reg_3_] [get_cells u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_num_req_outstanding_reg_4__u_dxbar_1to2_u_s1n_3_num_req_outstanding_reg_5_] [get_cells u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_num_req_outstanding_reg_6__u_dxbar_1to2_u_s1n_3_num_req_outstanding_reg_7_] [get_cells u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_num_req_outstanding_reg_8_] [get_cells u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_dev_select_outstanding_reg_0_] [get_cells u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_dev_select_outstanding_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_dxbar_2to1_u_sm1_3_gen_arb_ppc_u_reqarb_gen_normal_case_mask_reg_0_] [get_cells u_top_core_u_cpu_cluster/u_dxbar_2to1_u_sm1_3_gen_arb_ppc_u_reqarb_gen_normal_case_mask_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_ixbar_2to1_u_sm1_3_gen_arb_ppc_u_reqarb_gen_normal_case_mask_reg_0_] [get_cells u_top_core_u_cpu_cluster/u_ixbar_2to1_u_sm1_3_gen_arb_ppc_u_reqarb_gen_normal_case_mask_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__0__u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__1_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__2__u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__3_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__4__u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__5_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__6__u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__7_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__8__u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__9_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__10__u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__11_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__12__u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__13_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__14__u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__15_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__16__u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__17_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__18__u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__19_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__20__u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__21_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__22__u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__23_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__24__u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__25_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__26_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__27__u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__28_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__29__u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__30_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__31__u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__32_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__33__u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__34_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__35__u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__36_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__37__u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__38_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__39_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_0__u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_0_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_under_rst_reg] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__0__u_imem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__0_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__1_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__2_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__3_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__4_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_0__u_dmem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_0_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_under_rst_reg] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__0__u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__1_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__2__u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__3_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__4__u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__5_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__6__u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__7_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__8_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__9__u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__10_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__11__u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__12_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__13__u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__14_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__15__u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__16_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_0__u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_0_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_under_rst_reg] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_u_sram] [get_cells u_top_core_u_cpu_cluster/u_dmem_tlul_rvalid_reg_u_dmem_tlul_u_tlul_adapter_sram_intg_error_q_reg] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__0__u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__1_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__2__u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__3_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__4__u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__5_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__6__u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__7_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__8__u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__9_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__10__u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__11_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__12__u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__13_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__14__u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__15_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__16__u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__17_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__18__u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__19_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__20__u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__21_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__22__u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__23_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__24__u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__25_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__26_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__27__u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__28_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__29__u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__30_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__31__u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__32_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__33__u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__34_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__35__u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__36_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__37__u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__38_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__39_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_0__u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_0_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_under_rst_reg] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__1_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__2_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__3_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__4_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_0__u_imem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_0_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_under_rst_reg] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__0__u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__1_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__2__u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__3_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__4__u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__5_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__6__u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__7_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__8_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__9__u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__10_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__11__u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__12_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__13__u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__14_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__15__u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__16_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_0__u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_0_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_under_rst_reg] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_u_sram] [get_cells u_top_core_u_cpu_cluster/u_imem_tlul_rvalid_reg_u_imem_tlul_u_tlul_adapter_sram_intg_error_q_reg] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_tlul_adapter_data_g_multiple_reqs_source_q_reg_0__u_ibex_tlul_u_tlul_adapter_data_intg_err_q_reg] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_tlul_adapter_instr_g_multiple_reqs_source_q_reg_0__u_ibex_tlul_u_tlul_adapter_instr_intg_err_q_reg] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_31__31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_30__31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_29__31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_28__31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_27__31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_26__31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_25__31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_24__31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_23__31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_22__31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_21__31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_20__31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_19__31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_18__31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_17__31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_16__31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_15__31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_14__31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_13__31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_12__31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_11__31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_10__31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_9__31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_8__31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_7__31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_6__31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_5__31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_4__31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_3__31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_2__31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__0__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__2__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__4__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__6__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__8__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__10__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__12__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__14__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__16__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__18__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__20__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__22__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__24__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__26__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__28__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__30__u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_reg_1__31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_cpuctrl_csr_rdata_q_reg_0__cs_registers_i_u_cpuctrl_csr_rdata_q_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_cpuctrl_csr_rdata_q_reg_2__cs_registers_i_u_cpuctrl_csr_rdata_q_reg_3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_cpuctrl_csr_rdata_q_reg_4__cs_registers_i_u_cpuctrl_csr_rdata_q_reg_5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_cpuctrl_csr_rdata_q_reg_6__cs_registers_i_u_cpuctrl_csr_rdata_q_reg_7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcountinhibit_q_reg_0__cs_registers_i_mcountinhibit_q_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcountinhibit_q_reg_2__id_stage_i_branch_jump_set_done_q_reg] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_0__cs_registers_i_minstret_counter_i_counter_q_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_2__cs_registers_i_minstret_counter_i_counter_q_reg_3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_4__cs_registers_i_minstret_counter_i_counter_q_reg_5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_6__cs_registers_i_minstret_counter_i_counter_q_reg_7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_8__cs_registers_i_minstret_counter_i_counter_q_reg_9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_10__cs_registers_i_minstret_counter_i_counter_q_reg_11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_12__cs_registers_i_minstret_counter_i_counter_q_reg_13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_14__cs_registers_i_minstret_counter_i_counter_q_reg_15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_16__cs_registers_i_minstret_counter_i_counter_q_reg_17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_18__cs_registers_i_minstret_counter_i_counter_q_reg_19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_20__cs_registers_i_minstret_counter_i_counter_q_reg_21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_22__cs_registers_i_minstret_counter_i_counter_q_reg_23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_24__cs_registers_i_minstret_counter_i_counter_q_reg_25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_26__cs_registers_i_minstret_counter_i_counter_q_reg_27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_28__cs_registers_i_minstret_counter_i_counter_q_reg_29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_30__cs_registers_i_minstret_counter_i_counter_q_reg_31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_32__cs_registers_i_minstret_counter_i_counter_q_reg_33_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_34__cs_registers_i_minstret_counter_i_counter_q_reg_35_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_36__cs_registers_i_minstret_counter_i_counter_q_reg_37_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_38__cs_registers_i_minstret_counter_i_counter_q_reg_39_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_40__cs_registers_i_minstret_counter_i_counter_q_reg_41_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_42__cs_registers_i_minstret_counter_i_counter_q_reg_43_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_44__cs_registers_i_minstret_counter_i_counter_q_reg_45_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_46__cs_registers_i_minstret_counter_i_counter_q_reg_47_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_48__cs_registers_i_minstret_counter_i_counter_q_reg_49_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_50__cs_registers_i_minstret_counter_i_counter_q_reg_51_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_52__cs_registers_i_minstret_counter_i_counter_q_reg_53_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_54__cs_registers_i_minstret_counter_i_counter_q_reg_55_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_56__cs_registers_i_minstret_counter_i_counter_q_reg_57_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_58__cs_registers_i_minstret_counter_i_counter_q_reg_59_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_60__cs_registers_i_minstret_counter_i_counter_q_reg_61_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_q_reg_62__cs_registers_i_minstret_counter_i_counter_q_reg_63_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_0__cs_registers_i_mcycle_counter_i_counter_q_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_2__cs_registers_i_mcycle_counter_i_counter_q_reg_3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_4__cs_registers_i_mcycle_counter_i_counter_q_reg_5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_6__cs_registers_i_mcycle_counter_i_counter_q_reg_7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_8__cs_registers_i_mcycle_counter_i_counter_q_reg_9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_10__cs_registers_i_mcycle_counter_i_counter_q_reg_11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_12__cs_registers_i_mcycle_counter_i_counter_q_reg_13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_14__cs_registers_i_mcycle_counter_i_counter_q_reg_15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_16__cs_registers_i_mcycle_counter_i_counter_q_reg_17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_18__cs_registers_i_mcycle_counter_i_counter_q_reg_19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_20__cs_registers_i_mcycle_counter_i_counter_q_reg_21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_22__cs_registers_i_mcycle_counter_i_counter_q_reg_23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_24__cs_registers_i_mcycle_counter_i_counter_q_reg_25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_26__cs_registers_i_mcycle_counter_i_counter_q_reg_27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_28__cs_registers_i_mcycle_counter_i_counter_q_reg_29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_30__cs_registers_i_mcycle_counter_i_counter_q_reg_31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_32__cs_registers_i_mcycle_counter_i_counter_q_reg_33_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_34__cs_registers_i_mcycle_counter_i_counter_q_reg_35_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_36__cs_registers_i_mcycle_counter_i_counter_q_reg_37_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_38__cs_registers_i_mcycle_counter_i_counter_q_reg_39_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_40__cs_registers_i_mcycle_counter_i_counter_q_reg_41_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_42__cs_registers_i_mcycle_counter_i_counter_q_reg_43_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_44__cs_registers_i_mcycle_counter_i_counter_q_reg_45_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_46__cs_registers_i_mcycle_counter_i_counter_q_reg_47_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_48__cs_registers_i_mcycle_counter_i_counter_q_reg_49_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_50__cs_registers_i_mcycle_counter_i_counter_q_reg_51_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_52__cs_registers_i_mcycle_counter_i_counter_q_reg_53_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_54__cs_registers_i_mcycle_counter_i_counter_q_reg_55_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_56__cs_registers_i_mcycle_counter_i_counter_q_reg_57_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_58__cs_registers_i_mcycle_counter_i_counter_q_reg_59_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_60__cs_registers_i_mcycle_counter_i_counter_q_reg_61_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_q_reg_62__cs_registers_i_mcycle_counter_i_counter_q_reg_63_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstack_cause_csr_rdata_q_reg_0_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstack_cause_csr_rdata_q_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstack_cause_csr_rdata_q_reg_2_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstack_cause_csr_rdata_q_reg_3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstack_cause_csr_rdata_q_reg_4_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstack_cause_csr_rdata_q_reg_5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstack_cause_csr_rdata_q_reg_6_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstack_epc_csr_rdata_q_reg_0__cs_registers_i_u_mstack_epc_csr_rdata_q_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstack_epc_csr_rdata_q_reg_2__cs_registers_i_u_mstack_epc_csr_rdata_q_reg_3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstack_epc_csr_rdata_q_reg_4__cs_registers_i_u_mstack_epc_csr_rdata_q_reg_5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstack_epc_csr_rdata_q_reg_6__cs_registers_i_u_mstack_epc_csr_rdata_q_reg_7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstack_epc_csr_rdata_q_reg_8__cs_registers_i_u_mstack_epc_csr_rdata_q_reg_9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstack_epc_csr_rdata_q_reg_10__cs_registers_i_u_mstack_epc_csr_rdata_q_reg_11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstack_epc_csr_rdata_q_reg_12__cs_registers_i_u_mstack_epc_csr_rdata_q_reg_13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstack_epc_csr_rdata_q_reg_14__cs_registers_i_u_mstack_epc_csr_rdata_q_reg_15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstack_epc_csr_rdata_q_reg_16__cs_registers_i_u_mstack_epc_csr_rdata_q_reg_17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstack_epc_csr_rdata_q_reg_18__cs_registers_i_u_mstack_epc_csr_rdata_q_reg_19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstack_epc_csr_rdata_q_reg_20__cs_registers_i_u_mstack_epc_csr_rdata_q_reg_21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstack_epc_csr_rdata_q_reg_22__cs_registers_i_u_mstack_epc_csr_rdata_q_reg_23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstack_epc_csr_rdata_q_reg_24__cs_registers_i_u_mstack_epc_csr_rdata_q_reg_25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstack_epc_csr_rdata_q_reg_26__cs_registers_i_u_mstack_epc_csr_rdata_q_reg_27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstack_epc_csr_rdata_q_reg_28__cs_registers_i_u_mstack_epc_csr_rdata_q_reg_29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstack_epc_csr_rdata_q_reg_30__cs_registers_i_u_mstack_epc_csr_rdata_q_reg_31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstack_csr_rdata_q_reg_0_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstack_csr_rdata_q_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstack_csr_rdata_q_reg_2_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch1_csr_rdata_q_reg_0__cs_registers_i_u_dscratch1_csr_rdata_q_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch1_csr_rdata_q_reg_2__cs_registers_i_u_dscratch1_csr_rdata_q_reg_3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch1_csr_rdata_q_reg_4__cs_registers_i_u_dscratch1_csr_rdata_q_reg_5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch1_csr_rdata_q_reg_6__cs_registers_i_u_dscratch1_csr_rdata_q_reg_7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch1_csr_rdata_q_reg_8__cs_registers_i_u_dscratch1_csr_rdata_q_reg_9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch1_csr_rdata_q_reg_10__cs_registers_i_u_dscratch1_csr_rdata_q_reg_11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch1_csr_rdata_q_reg_12__cs_registers_i_u_dscratch1_csr_rdata_q_reg_13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch1_csr_rdata_q_reg_14__cs_registers_i_u_dscratch1_csr_rdata_q_reg_15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch1_csr_rdata_q_reg_16__cs_registers_i_u_dscratch1_csr_rdata_q_reg_17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch1_csr_rdata_q_reg_18__cs_registers_i_u_dscratch1_csr_rdata_q_reg_19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch1_csr_rdata_q_reg_20__cs_registers_i_u_dscratch1_csr_rdata_q_reg_21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch1_csr_rdata_q_reg_22__cs_registers_i_u_dscratch1_csr_rdata_q_reg_23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch1_csr_rdata_q_reg_24__cs_registers_i_u_dscratch1_csr_rdata_q_reg_25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch1_csr_rdata_q_reg_26__cs_registers_i_u_dscratch1_csr_rdata_q_reg_27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch1_csr_rdata_q_reg_28__cs_registers_i_u_dscratch1_csr_rdata_q_reg_29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch1_csr_rdata_q_reg_30__cs_registers_i_u_dscratch1_csr_rdata_q_reg_31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch0_csr_rdata_q_reg_0__cs_registers_i_u_dscratch0_csr_rdata_q_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch0_csr_rdata_q_reg_2__cs_registers_i_u_dscratch0_csr_rdata_q_reg_3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch0_csr_rdata_q_reg_4__cs_registers_i_u_dscratch0_csr_rdata_q_reg_5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch0_csr_rdata_q_reg_6__cs_registers_i_u_dscratch0_csr_rdata_q_reg_7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch0_csr_rdata_q_reg_8__cs_registers_i_u_dscratch0_csr_rdata_q_reg_9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch0_csr_rdata_q_reg_10__cs_registers_i_u_dscratch0_csr_rdata_q_reg_11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch0_csr_rdata_q_reg_12__cs_registers_i_u_dscratch0_csr_rdata_q_reg_13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch0_csr_rdata_q_reg_14__cs_registers_i_u_dscratch0_csr_rdata_q_reg_15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch0_csr_rdata_q_reg_16__cs_registers_i_u_dscratch0_csr_rdata_q_reg_17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch0_csr_rdata_q_reg_18__cs_registers_i_u_dscratch0_csr_rdata_q_reg_19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch0_csr_rdata_q_reg_20__cs_registers_i_u_dscratch0_csr_rdata_q_reg_21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch0_csr_rdata_q_reg_22__cs_registers_i_u_dscratch0_csr_rdata_q_reg_23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch0_csr_rdata_q_reg_24__cs_registers_i_u_dscratch0_csr_rdata_q_reg_25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch0_csr_rdata_q_reg_26__cs_registers_i_u_dscratch0_csr_rdata_q_reg_27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch0_csr_rdata_q_reg_28__cs_registers_i_u_dscratch0_csr_rdata_q_reg_29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dscratch0_csr_rdata_q_reg_30__cs_registers_i_u_dscratch0_csr_rdata_q_reg_31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_depc_csr_rdata_q_reg_0__cs_registers_i_u_depc_csr_rdata_q_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_depc_csr_rdata_q_reg_2__cs_registers_i_u_depc_csr_rdata_q_reg_3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_depc_csr_rdata_q_reg_4__cs_registers_i_u_depc_csr_rdata_q_reg_5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_depc_csr_rdata_q_reg_6__cs_registers_i_u_depc_csr_rdata_q_reg_7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_depc_csr_rdata_q_reg_8__cs_registers_i_u_depc_csr_rdata_q_reg_9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_depc_csr_rdata_q_reg_10__cs_registers_i_u_depc_csr_rdata_q_reg_11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_depc_csr_rdata_q_reg_12__cs_registers_i_u_depc_csr_rdata_q_reg_13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_depc_csr_rdata_q_reg_14__cs_registers_i_u_depc_csr_rdata_q_reg_15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_depc_csr_rdata_q_reg_16__cs_registers_i_u_depc_csr_rdata_q_reg_17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_depc_csr_rdata_q_reg_18__cs_registers_i_u_depc_csr_rdata_q_reg_19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_depc_csr_rdata_q_reg_20__cs_registers_i_u_depc_csr_rdata_q_reg_21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_depc_csr_rdata_q_reg_22__cs_registers_i_u_depc_csr_rdata_q_reg_23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_depc_csr_rdata_q_reg_24__cs_registers_i_u_depc_csr_rdata_q_reg_25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_depc_csr_rdata_q_reg_26__cs_registers_i_u_depc_csr_rdata_q_reg_27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_depc_csr_rdata_q_reg_28__cs_registers_i_u_depc_csr_rdata_q_reg_29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_depc_csr_rdata_q_reg_30__cs_registers_i_u_depc_csr_rdata_q_reg_31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dcsr_csr_rdata_q_reg_0_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dcsr_csr_rdata_q_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dcsr_csr_rdata_q_reg_2__cs_registers_i_u_dcsr_csr_rdata_q_reg_3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dcsr_csr_rdata_q_reg_4__cs_registers_i_u_dcsr_csr_rdata_q_reg_5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dcsr_csr_rdata_q_reg_6__cs_registers_i_u_dcsr_csr_rdata_q_reg_7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dcsr_csr_rdata_q_reg_8__cs_registers_i_u_dcsr_csr_rdata_q_reg_9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dcsr_csr_rdata_q_reg_10__cs_registers_i_u_dcsr_csr_rdata_q_reg_11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dcsr_csr_rdata_q_reg_12__cs_registers_i_u_dcsr_csr_rdata_q_reg_13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dcsr_csr_rdata_q_reg_14__cs_registers_i_u_dcsr_csr_rdata_q_reg_15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dcsr_csr_rdata_q_reg_16__cs_registers_i_u_dcsr_csr_rdata_q_reg_17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dcsr_csr_rdata_q_reg_18__cs_registers_i_u_dcsr_csr_rdata_q_reg_19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dcsr_csr_rdata_q_reg_20__cs_registers_i_u_dcsr_csr_rdata_q_reg_21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dcsr_csr_rdata_q_reg_22__cs_registers_i_u_dcsr_csr_rdata_q_reg_23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dcsr_csr_rdata_q_reg_24__cs_registers_i_u_dcsr_csr_rdata_q_reg_25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dcsr_csr_rdata_q_reg_26__cs_registers_i_u_dcsr_csr_rdata_q_reg_27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dcsr_csr_rdata_q_reg_28__cs_registers_i_u_dcsr_csr_rdata_q_reg_29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dcsr_csr_rdata_q_reg_30_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_dcsr_csr_rdata_q_reg_31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtvec_csr_rdata_q_reg_0_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtvec_csr_rdata_q_reg_1__cs_registers_i_u_mtvec_csr_rdata_q_reg_2_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtvec_csr_rdata_q_reg_3__cs_registers_i_u_mtvec_csr_rdata_q_reg_4_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtvec_csr_rdata_q_reg_5__cs_registers_i_u_mtvec_csr_rdata_q_reg_6_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtvec_csr_rdata_q_reg_7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtvec_csr_rdata_q_reg_8__cs_registers_i_u_mtvec_csr_rdata_q_reg_9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtvec_csr_rdata_q_reg_10__cs_registers_i_u_mtvec_csr_rdata_q_reg_11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtvec_csr_rdata_q_reg_12__cs_registers_i_u_mtvec_csr_rdata_q_reg_13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtvec_csr_rdata_q_reg_14__cs_registers_i_u_mtvec_csr_rdata_q_reg_15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtvec_csr_rdata_q_reg_16__cs_registers_i_u_mtvec_csr_rdata_q_reg_17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtvec_csr_rdata_q_reg_18__cs_registers_i_u_mtvec_csr_rdata_q_reg_19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtvec_csr_rdata_q_reg_20__cs_registers_i_u_mtvec_csr_rdata_q_reg_21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtvec_csr_rdata_q_reg_22__cs_registers_i_u_mtvec_csr_rdata_q_reg_23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtvec_csr_rdata_q_reg_24__cs_registers_i_u_mtvec_csr_rdata_q_reg_25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtvec_csr_rdata_q_reg_26__cs_registers_i_u_mtvec_csr_rdata_q_reg_27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtvec_csr_rdata_q_reg_28__cs_registers_i_u_mtvec_csr_rdata_q_reg_29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtvec_csr_rdata_q_reg_30__cs_registers_i_u_mtvec_csr_rdata_q_reg_31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtval_csr_rdata_q_reg_0__cs_registers_i_u_mtval_csr_rdata_q_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtval_csr_rdata_q_reg_2__cs_registers_i_u_mtval_csr_rdata_q_reg_3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtval_csr_rdata_q_reg_4__cs_registers_i_u_mtval_csr_rdata_q_reg_5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtval_csr_rdata_q_reg_6__cs_registers_i_u_mtval_csr_rdata_q_reg_7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtval_csr_rdata_q_reg_8__cs_registers_i_u_mtval_csr_rdata_q_reg_9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtval_csr_rdata_q_reg_10__cs_registers_i_u_mtval_csr_rdata_q_reg_11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtval_csr_rdata_q_reg_12__cs_registers_i_u_mtval_csr_rdata_q_reg_13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtval_csr_rdata_q_reg_14__cs_registers_i_u_mtval_csr_rdata_q_reg_15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtval_csr_rdata_q_reg_16__cs_registers_i_u_mtval_csr_rdata_q_reg_17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtval_csr_rdata_q_reg_18__cs_registers_i_u_mtval_csr_rdata_q_reg_19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtval_csr_rdata_q_reg_20__cs_registers_i_u_mtval_csr_rdata_q_reg_21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtval_csr_rdata_q_reg_22__cs_registers_i_u_mtval_csr_rdata_q_reg_23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtval_csr_rdata_q_reg_24__cs_registers_i_u_mtval_csr_rdata_q_reg_25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtval_csr_rdata_q_reg_26__cs_registers_i_u_mtval_csr_rdata_q_reg_27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtval_csr_rdata_q_reg_28__cs_registers_i_u_mtval_csr_rdata_q_reg_29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mtval_csr_rdata_q_reg_30__cs_registers_i_u_mtval_csr_rdata_q_reg_31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mcause_csr_rdata_q_reg_0_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mcause_csr_rdata_q_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mcause_csr_rdata_q_reg_2_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mcause_csr_rdata_q_reg_3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mcause_csr_rdata_q_reg_4_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mcause_csr_rdata_q_reg_5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mcause_csr_rdata_q_reg_6_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mscratch_csr_rdata_q_reg_0__cs_registers_i_u_mscratch_csr_rdata_q_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mscratch_csr_rdata_q_reg_2__cs_registers_i_u_mscratch_csr_rdata_q_reg_3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mscratch_csr_rdata_q_reg_4__cs_registers_i_u_mscratch_csr_rdata_q_reg_5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mscratch_csr_rdata_q_reg_6__cs_registers_i_u_mscratch_csr_rdata_q_reg_7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mscratch_csr_rdata_q_reg_8__cs_registers_i_u_mscratch_csr_rdata_q_reg_9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mscratch_csr_rdata_q_reg_10__cs_registers_i_u_mscratch_csr_rdata_q_reg_11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mscratch_csr_rdata_q_reg_12__cs_registers_i_u_mscratch_csr_rdata_q_reg_13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mscratch_csr_rdata_q_reg_14__cs_registers_i_u_mscratch_csr_rdata_q_reg_15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mscratch_csr_rdata_q_reg_16__cs_registers_i_u_mscratch_csr_rdata_q_reg_17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mscratch_csr_rdata_q_reg_18__cs_registers_i_u_mscratch_csr_rdata_q_reg_19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mscratch_csr_rdata_q_reg_20__cs_registers_i_u_mscratch_csr_rdata_q_reg_21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mscratch_csr_rdata_q_reg_22__cs_registers_i_u_mscratch_csr_rdata_q_reg_23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mscratch_csr_rdata_q_reg_24__cs_registers_i_u_mscratch_csr_rdata_q_reg_25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mscratch_csr_rdata_q_reg_26__cs_registers_i_u_mscratch_csr_rdata_q_reg_27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mscratch_csr_rdata_q_reg_28__cs_registers_i_u_mscratch_csr_rdata_q_reg_29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mscratch_csr_rdata_q_reg_30__cs_registers_i_u_mscratch_csr_rdata_q_reg_31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mie_csr_rdata_q_reg_0__cs_registers_i_u_mie_csr_rdata_q_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mie_csr_rdata_q_reg_2__cs_registers_i_u_mie_csr_rdata_q_reg_3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mie_csr_rdata_q_reg_4__cs_registers_i_u_mie_csr_rdata_q_reg_5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mie_csr_rdata_q_reg_6__cs_registers_i_u_mie_csr_rdata_q_reg_7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mie_csr_rdata_q_reg_8_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mie_csr_rdata_q_reg_9__cs_registers_i_u_mie_csr_rdata_q_reg_10_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mie_csr_rdata_q_reg_11__cs_registers_i_u_mie_csr_rdata_q_reg_12_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mie_csr_rdata_q_reg_13__cs_registers_i_u_mie_csr_rdata_q_reg_14_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mie_csr_rdata_q_reg_15__cs_registers_i_u_mie_csr_rdata_q_reg_16_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mie_csr_rdata_q_reg_17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mepc_csr_rdata_q_reg_0__cs_registers_i_u_mepc_csr_rdata_q_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mepc_csr_rdata_q_reg_2__cs_registers_i_u_mepc_csr_rdata_q_reg_3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mepc_csr_rdata_q_reg_4__cs_registers_i_u_mepc_csr_rdata_q_reg_5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mepc_csr_rdata_q_reg_6__cs_registers_i_u_mepc_csr_rdata_q_reg_7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mepc_csr_rdata_q_reg_8__cs_registers_i_u_mepc_csr_rdata_q_reg_9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mepc_csr_rdata_q_reg_10__cs_registers_i_u_mepc_csr_rdata_q_reg_11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mepc_csr_rdata_q_reg_12__cs_registers_i_u_mepc_csr_rdata_q_reg_13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mepc_csr_rdata_q_reg_14__cs_registers_i_u_mepc_csr_rdata_q_reg_15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mepc_csr_rdata_q_reg_16__cs_registers_i_u_mepc_csr_rdata_q_reg_17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mepc_csr_rdata_q_reg_18__cs_registers_i_u_mepc_csr_rdata_q_reg_19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mepc_csr_rdata_q_reg_20__cs_registers_i_u_mepc_csr_rdata_q_reg_21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mepc_csr_rdata_q_reg_22__cs_registers_i_u_mepc_csr_rdata_q_reg_23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mepc_csr_rdata_q_reg_24__cs_registers_i_u_mepc_csr_rdata_q_reg_25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mepc_csr_rdata_q_reg_26__cs_registers_i_u_mepc_csr_rdata_q_reg_27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mepc_csr_rdata_q_reg_28__cs_registers_i_u_mepc_csr_rdata_q_reg_29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mepc_csr_rdata_q_reg_30__cs_registers_i_u_mepc_csr_rdata_q_reg_31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstatus_csr_rdata_q_reg_0_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstatus_csr_rdata_q_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstatus_csr_rdata_q_reg_2_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstatus_csr_rdata_q_reg_3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstatus_csr_rdata_q_reg_4_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_u_mstatus_csr_rdata_q_reg_5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_priv_lvl_q_reg_0_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_priv_lvl_q_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_wb_compressed_q_reg] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_wb_pc_q_reg_0__wb_stage_i_g_writeback_stage_wb_pc_q_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_wb_pc_q_reg_2__wb_stage_i_g_writeback_stage_wb_pc_q_reg_3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_wb_pc_q_reg_4__wb_stage_i_g_writeback_stage_wb_pc_q_reg_5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_wb_pc_q_reg_6__wb_stage_i_g_writeback_stage_wb_pc_q_reg_7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_wb_pc_q_reg_8__wb_stage_i_g_writeback_stage_wb_pc_q_reg_9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_wb_pc_q_reg_10__wb_stage_i_g_writeback_stage_wb_pc_q_reg_11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_wb_pc_q_reg_12__wb_stage_i_g_writeback_stage_wb_pc_q_reg_13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_wb_pc_q_reg_14__wb_stage_i_g_writeback_stage_wb_pc_q_reg_15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_wb_pc_q_reg_16__wb_stage_i_g_writeback_stage_wb_pc_q_reg_17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_wb_pc_q_reg_18__wb_stage_i_g_writeback_stage_wb_pc_q_reg_19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_wb_pc_q_reg_20__wb_stage_i_g_writeback_stage_wb_pc_q_reg_21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_wb_pc_q_reg_22__wb_stage_i_g_writeback_stage_wb_pc_q_reg_23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_wb_pc_q_reg_24__wb_stage_i_g_writeback_stage_wb_pc_q_reg_25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_wb_pc_q_reg_26__wb_stage_i_g_writeback_stage_wb_pc_q_reg_27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_wb_pc_q_reg_28__wb_stage_i_g_writeback_stage_wb_pc_q_reg_29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_wb_pc_q_reg_30__wb_stage_i_g_writeback_stage_wb_pc_q_reg_31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_wb_instr_type_q_reg_0_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_wb_instr_type_q_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_0__wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_2__wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_4__wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_6__wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_8__wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_10__wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_12__wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_14__wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_16__wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_18__wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_20__wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_22__wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_24__wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_26__wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_28__wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_30__wb_stage_i_g_writeback_stage_rf_wdata_wb_q_reg_31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_rf_waddr_wb_q_reg_0_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_rf_waddr_wb_q_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_rf_waddr_wb_q_reg_2_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_rf_waddr_wb_q_reg_3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_rf_waddr_wb_q_reg_4_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_rf_we_wb_q_reg] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_wb_count_q_reg] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_wb_valid_q_reg] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_handle_misaligned_q_reg] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_ls_fsm_cs_reg_0__load_store_unit_i_ls_fsm_cs_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_ls_fsm_cs_reg_2__load_store_unit_i_pmp_err_q_reg] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_lsu_err_q_reg] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_addr_last_q_reg_0__load_store_unit_i_addr_last_q_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_addr_last_q_reg_2__load_store_unit_i_addr_last_q_reg_3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_addr_last_q_reg_4__load_store_unit_i_addr_last_q_reg_5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_addr_last_q_reg_6__load_store_unit_i_addr_last_q_reg_7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_addr_last_q_reg_8__load_store_unit_i_addr_last_q_reg_9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_addr_last_q_reg_10__load_store_unit_i_addr_last_q_reg_11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_addr_last_q_reg_12__load_store_unit_i_addr_last_q_reg_13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_addr_last_q_reg_14__load_store_unit_i_addr_last_q_reg_15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_addr_last_q_reg_16__load_store_unit_i_addr_last_q_reg_17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_addr_last_q_reg_18__load_store_unit_i_addr_last_q_reg_19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_addr_last_q_reg_20__load_store_unit_i_addr_last_q_reg_21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_addr_last_q_reg_22__load_store_unit_i_addr_last_q_reg_23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_addr_last_q_reg_24__load_store_unit_i_addr_last_q_reg_25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_addr_last_q_reg_26__load_store_unit_i_addr_last_q_reg_27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_addr_last_q_reg_28__load_store_unit_i_addr_last_q_reg_29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_addr_last_q_reg_30__load_store_unit_i_addr_last_q_reg_31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_data_sign_ext_q_reg] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_data_type_q_reg_0_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_data_type_q_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_offset_q_reg_0_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_offset_q_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_data_we_q_reg] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_q_reg_8__load_store_unit_i_rdata_q_reg_9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_q_reg_10__load_store_unit_i_rdata_q_reg_11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_q_reg_12__load_store_unit_i_rdata_q_reg_13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_q_reg_14__load_store_unit_i_rdata_q_reg_15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_q_reg_16__load_store_unit_i_rdata_q_reg_17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_q_reg_18__load_store_unit_i_rdata_q_reg_19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_q_reg_20__load_store_unit_i_rdata_q_reg_21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_q_reg_22__load_store_unit_i_rdata_q_reg_23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_q_reg_24__load_store_unit_i_rdata_q_reg_25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_q_reg_26__load_store_unit_i_rdata_q_reg_27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_q_reg_28__load_store_unit_i_rdata_q_reg_29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_q_reg_30__load_store_unit_i_rdata_q_reg_31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_gen_mult_fast_mult_state_q_reg_0_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_gen_mult_fast_mult_state_q_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_0__ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_2__ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_4__ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_6__ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_8__ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_10__ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_12__ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_14__ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_16__ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_18__ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_20__ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_22__ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_24__ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_26__ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_28__ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_30__ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q_reg_31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_0__ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_2__ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_4__ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_6__ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_8__ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_10__ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_12__ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_14__ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_16__ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_18__ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_20__ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_22__ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_24__ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_26__ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_28__ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_30__ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q_reg_31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_md_state_q_reg_0_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_md_state_q_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_md_state_q_reg_2_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_div_counter_q_reg_0_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_div_counter_q_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_div_counter_q_reg_2_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_div_counter_q_reg_3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_div_counter_q_reg_4_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_div_by_zero_q_reg] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_id_fsm_q_reg] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_g_branch_set_flop_branch_set_raw_q_reg_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_branch_discard_q_reg_0_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_controller_i_exc_req_q_reg_id_stage_i_controller_i_illegal_insn_q_reg] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_controller_i_load_err_q_reg_id_stage_i_controller_i_store_err_q_reg] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_controller_i_debug_mode_q_reg] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_controller_i_do_single_step_q_reg_id_stage_i_controller_i_enter_debug_mode_prio_q_reg] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_controller_i_nmi_mode_q_reg] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_controller_i_ctrl_fsm_cs_reg_0_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_controller_i_ctrl_fsm_cs_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_controller_i_ctrl_fsm_cs_reg_2_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_controller_i_ctrl_fsm_cs_reg_3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_1__0__id_stage_i_imd_val_q_reg_1__1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_1__2__id_stage_i_imd_val_q_reg_1__3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_1__4__id_stage_i_imd_val_q_reg_1__5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_1__6__id_stage_i_imd_val_q_reg_1__7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_1__8__id_stage_i_imd_val_q_reg_1__9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_1__10__id_stage_i_imd_val_q_reg_1__11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_1__12__id_stage_i_imd_val_q_reg_1__13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_1__14__id_stage_i_imd_val_q_reg_1__15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_1__16__id_stage_i_imd_val_q_reg_1__17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_1__18__id_stage_i_imd_val_q_reg_1__19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_1__20__id_stage_i_imd_val_q_reg_1__21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_1__22_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_1__23__id_stage_i_imd_val_q_reg_1__24_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_1__25__id_stage_i_imd_val_q_reg_1__26_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_1__27__id_stage_i_imd_val_q_reg_1__28_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_1__29__id_stage_i_imd_val_q_reg_1__30_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_1__31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_1__32__id_stage_i_imd_val_q_reg_1__33_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_0__0__id_stage_i_imd_val_q_reg_0__1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_0__2__id_stage_i_imd_val_q_reg_0__3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_0__4__id_stage_i_imd_val_q_reg_0__5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_0__6__id_stage_i_imd_val_q_reg_0__7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_0__8__id_stage_i_imd_val_q_reg_0__9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_0__10__id_stage_i_imd_val_q_reg_0__11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_0__12__id_stage_i_imd_val_q_reg_0__13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_0__14__id_stage_i_imd_val_q_reg_0__15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_0__16__id_stage_i_imd_val_q_reg_0__17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_0__18__id_stage_i_imd_val_q_reg_0__19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_0__20__id_stage_i_imd_val_q_reg_0__21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_0__22_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_0__23__id_stage_i_imd_val_q_reg_0__24_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_0__25__id_stage_i_imd_val_q_reg_0__26_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_0__27__id_stage_i_imd_val_q_reg_0__28_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_0__29__id_stage_i_imd_val_q_reg_0__30_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_0__31__id_stage_i_imd_val_q_reg_0__32_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imd_val_q_reg_0__33_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_illegal_c_insn_id_o_reg] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_is_compressed_id_o_reg] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_c_id_o_reg_0__if_stage_i_instr_rdata_c_id_o_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_c_id_o_reg_2__if_stage_i_instr_rdata_c_id_o_reg_3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_c_id_o_reg_4__if_stage_i_instr_rdata_c_id_o_reg_5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_c_id_o_reg_6__if_stage_i_instr_rdata_c_id_o_reg_7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_c_id_o_reg_8__if_stage_i_instr_rdata_c_id_o_reg_9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_c_id_o_reg_10__if_stage_i_instr_rdata_c_id_o_reg_11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_c_id_o_reg_12__if_stage_i_instr_rdata_c_id_o_reg_13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_c_id_o_reg_14__if_stage_i_instr_rdata_c_id_o_reg_15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_fetch_err_plus2_o_reg] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_fetch_err_o_reg] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_alu_id_o_reg_0__if_stage_i_instr_rdata_alu_id_o_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_alu_id_o_reg_2__if_stage_i_instr_rdata_alu_id_o_reg_3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_alu_id_o_reg_4__if_stage_i_instr_rdata_alu_id_o_reg_5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_alu_id_o_reg_6__if_stage_i_instr_rdata_alu_id_o_reg_7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_alu_id_o_reg_8__if_stage_i_instr_rdata_alu_id_o_reg_9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_alu_id_o_reg_10__if_stage_i_instr_rdata_alu_id_o_reg_11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_alu_id_o_reg_12__if_stage_i_instr_rdata_alu_id_o_reg_13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_alu_id_o_reg_14__if_stage_i_instr_rdata_alu_id_o_reg_15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_alu_id_o_reg_16__if_stage_i_instr_rdata_alu_id_o_reg_17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_alu_id_o_reg_18__if_stage_i_instr_rdata_alu_id_o_reg_19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_alu_id_o_reg_20__if_stage_i_instr_rdata_alu_id_o_reg_21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_alu_id_o_reg_22__if_stage_i_instr_rdata_alu_id_o_reg_23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_alu_id_o_reg_24__if_stage_i_instr_rdata_alu_id_o_reg_25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_alu_id_o_reg_26__if_stage_i_instr_rdata_alu_id_o_reg_27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_alu_id_o_reg_28__if_stage_i_instr_rdata_alu_id_o_reg_29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_alu_id_o_reg_30__if_stage_i_instr_rdata_alu_id_o_reg_31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_id_o_reg_0__if_stage_i_instr_rdata_id_o_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_id_o_reg_2__if_stage_i_instr_rdata_id_o_reg_3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_id_o_reg_4__if_stage_i_instr_rdata_id_o_reg_5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_id_o_reg_6__if_stage_i_instr_rdata_id_o_reg_7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_id_o_reg_8__if_stage_i_instr_rdata_id_o_reg_9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_id_o_reg_10__if_stage_i_instr_rdata_id_o_reg_11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_id_o_reg_12__if_stage_i_instr_rdata_id_o_reg_13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_id_o_reg_14__if_stage_i_instr_rdata_id_o_reg_15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_id_o_reg_16__if_stage_i_instr_rdata_id_o_reg_17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_id_o_reg_18__if_stage_i_instr_rdata_id_o_reg_19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_id_o_reg_20__if_stage_i_instr_rdata_id_o_reg_21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_id_o_reg_22__if_stage_i_instr_rdata_id_o_reg_23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_id_o_reg_24__if_stage_i_instr_rdata_id_o_reg_25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_id_o_reg_26__if_stage_i_instr_rdata_id_o_reg_27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_id_o_reg_28__if_stage_i_instr_rdata_id_o_reg_29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_rdata_id_o_reg_30__if_stage_i_instr_rdata_id_o_reg_31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_pc_id_o_reg_0__if_stage_i_pc_id_o_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_pc_id_o_reg_2__if_stage_i_pc_id_o_reg_3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_pc_id_o_reg_4__if_stage_i_pc_id_o_reg_5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_pc_id_o_reg_6__if_stage_i_pc_id_o_reg_7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_pc_id_o_reg_8__if_stage_i_pc_id_o_reg_9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_pc_id_o_reg_10__if_stage_i_pc_id_o_reg_11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_pc_id_o_reg_12__if_stage_i_pc_id_o_reg_13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_pc_id_o_reg_14__if_stage_i_pc_id_o_reg_15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_pc_id_o_reg_16__if_stage_i_pc_id_o_reg_17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_pc_id_o_reg_18__if_stage_i_pc_id_o_reg_19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_pc_id_o_reg_20__if_stage_i_pc_id_o_reg_21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_pc_id_o_reg_22__if_stage_i_pc_id_o_reg_23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_pc_id_o_reg_24__if_stage_i_pc_id_o_reg_25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_pc_id_o_reg_26__if_stage_i_pc_id_o_reg_27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_pc_id_o_reg_28__if_stage_i_pc_id_o_reg_29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_pc_id_o_reg_30__if_stage_i_pc_id_o_reg_31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_new_id_q_reg_if_stage_i_instr_valid_id_q_reg] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_rdata_outstanding_q_reg_1__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_valid_req_q_reg] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_branch_discard_q_reg_1__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_discard_req_q_reg] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_0__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_2__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_4__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_6__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_8__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_10__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_12__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_14__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_16__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_18__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_20__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_22__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_24__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_26__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_28__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_30__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_0__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_2__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_4__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_6__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_8__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_10__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_12__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_14__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_16__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_18__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_20__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_22__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_24__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_26__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_28__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_30__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q_reg_31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_err_q_reg_2_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__0__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__2__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__4__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__6__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__8__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__10__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__12__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__14__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__16__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__18__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__20__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__22__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__24__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__26__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__28__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__30__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_2__31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_err_q_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__0__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__2__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__4__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__6__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__8__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__10__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__12__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__14__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__16__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__18__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__20__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__22__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__24__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__26__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__28__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__30__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_1__31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_err_q_reg_0_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__0__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__2__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__3_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__4__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__5_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__6__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__7_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__8__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__9_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__10__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__11_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__12__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__13_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__14__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__15_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__16__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__17_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__18__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__19_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__20__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__21_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__22__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__23_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__24__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__25_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__26__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__27_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__28__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__29_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__30__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_reg_0__31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_valid_q_reg_0__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_valid_q_reg_1_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_valid_q_reg_2__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_rdata_outstanding_q_reg_0_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_1__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_2_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_3__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_4_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_5__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_6_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_7__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_8_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_9__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_10_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_11__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_12_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_13__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_14_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_15__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_16_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_17__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_18_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_19__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_20_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_21__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_22_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_23__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_24_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_25__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_26_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_27__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_28_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_29__if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_30_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_q_reg_31_] [get_cells u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_core_clock_gate_i_gen_generic_u_impl_generic_en_latch_reg] [get_cells u_top_core_u_spi_device_tlul_u_syncro_valid_reg_reg_1__u_top_core_u_spi_device_tlul_u_syncro_valid_reg_reg_2_] [get_cells u_top_core_u_spi_device_tlul_u_syncro_cs_reg_reg_0_] [get_cells u_top_core_u_spi_device_tlul_u_syncro_cs_reg_reg_1_] [get_cells u_top_core_u_spi_device_tlul_u_syncro_rdwr_reg_reg_1__u_top_core_u_spi_device_tlul_u_syncro_valid_reg_reg_0_] [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_u_tlul_adapter_host_g_multiple_reqs_source_q_reg_0__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_u_tlul_adapter_host_intg_err_q_reg] [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_we_reg_u_top_core_u_spi_device_tlul_u_syncro_rdwr_reg_reg_0_] [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_0__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_1_] [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_2__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_3_] [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_4__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_5_] [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_6__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_7_] [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_8__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_9_] [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_10__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_11_] [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_12__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_13_] [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_14__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_15_] [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_16__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_17_] [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_18__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_19_] [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_20__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_21_] [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_22__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_23_] [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_24__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_25_] [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_26__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_27_] [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_28__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_29_] [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_30__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_addr_reg_31_] [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_state_reg_0__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_state_reg_1_] [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_0__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_1_] [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_2__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_3_] [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_4__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_6_] [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_5__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_26_] [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_7__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_8_] [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_9__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_10_] [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_11__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_12_] [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_13__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_14_] [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_15__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_16_] [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_17__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_18_] [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_19__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_20_] [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_21__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_22_] [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_23__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_24_] [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_25__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_31_] [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_27__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_28_] [get_cells u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_29__u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_reg_30_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_1_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_2_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_3_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_4__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_5_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_6__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_7_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_empty_synch_d_out_reg_0__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_empty_synch_d_out_reg_1_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_empty_synch_d_out_reg_2_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_empty_synch_d_out_reg_3_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_empty_synch_d_out_reg_4__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_empty_synch_d_out_reg_5_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_empty_synch_d_out_reg_6__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_empty_synch_d_out_reg_7_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_read_tr_state_reg_0_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_read_tr_state_reg_1_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_read_tr_state_reg_2__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_read_tr_state_reg_3_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_read_tr_state_reg_4__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_read_tr_state_reg_5_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_read_tr_state_reg_6__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_read_tr_state_reg_7_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_full_latched_full_s_reg_u_top_core_u_xbar_main_u_s1n_10_gen_err_resp_err_resp_err_instr_type_reg_1_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_full_full_synch_d_middle_reg_0__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_full_full_synch_d_out_reg_0_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_write_tr_state_reg_0__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_write_tr_state_reg_1_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_write_tr_state_reg_2_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_write_tr_state_reg_3_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_write_tr_state_reg_4__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_write_tr_state_reg_5_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_write_tr_state_reg_6__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_write_tr_state_reg_7_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__0__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__1_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__2__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__3_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__4__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__5_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__6__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__7_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__8__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__9_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__10__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__11_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__12__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__13_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__14__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__15_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__16__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__17_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__18__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__19_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__20__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__21_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__22__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__23_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__24__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__25_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__26__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__27_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__28__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__29_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__30__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_0__31_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__0__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__1_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__2__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__3_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__4__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__5_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__6__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__7_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__8__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__9_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__10__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__11_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__12__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__13_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__14__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__15_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__16__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__17_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__18__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__19_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__20__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__21_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__22__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__23_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__24__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__25_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__26__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__27_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__28__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__29_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__30__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_1__31_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__0__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__1_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__2__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__3_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__4__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__5_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__6__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__7_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__8__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__9_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__10__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__11_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__12__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__13_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__14__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__15_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__16__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__17_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__18__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__19_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__20__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__21_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__22__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__23_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__24__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__25_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__26__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__27_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__28__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__29_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__30__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_2__31_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__0__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__1_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__2__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__3_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__4__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__5_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__6__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__7_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__8__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__9_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__10__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__11_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__12__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__13_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__14__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__15_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__16__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__17_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__18__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__19_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__20__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__21_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__22__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__23_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__24__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__25_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__26__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__27_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__28__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__29_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__30__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_3__31_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__0__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__1_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__2__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__3_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__4__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__5_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__6__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__7_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__8__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__9_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__10__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__11_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__12__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__13_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__14__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__15_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__16__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__17_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__18__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__19_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__20__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__21_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__22__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__23_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__24__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__25_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__26__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__27_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__28__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__29_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__30__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_4__31_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__0__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__1_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__2__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__3_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__4__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__5_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__6__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__7_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__8__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__9_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__10__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__11_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__12__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__13_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__14__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__15_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__16__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__17_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__18__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__19_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__20__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__21_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__22__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__23_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__24__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__25_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__26__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__27_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__28__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__29_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__30__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_5__31_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__0__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__1_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__2__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__3_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__4__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__5_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__6__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__7_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__8__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__9_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__10__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__11_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__12__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__13_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__14__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__15_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__16__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__17_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__18__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__19_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__20__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__21_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__22__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__23_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__24__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__25_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__26__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__27_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__28__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__29_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__30__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_6__31_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__0__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__1_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__2__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__3_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__4__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__5_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__6__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__7_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__8__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__9_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__10__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__11_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__12__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__13_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__14__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__15_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__16__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__17_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__18__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__19_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__20__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__21_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__22__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__23_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__24__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__25_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__26__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__27_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__28__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__29_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__30__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data_reg_7__31_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_0__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_1_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_2_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_3_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_4__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_5_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_6__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_7_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_empty_synch_d_out_reg_0__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_empty_synch_d_out_reg_1_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_empty_synch_d_out_reg_2_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_empty_synch_d_out_reg_3_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_empty_synch_d_out_reg_4__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_empty_synch_d_out_reg_5_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_empty_synch_d_out_reg_6__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_empty_synch_d_out_reg_7_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_read_tr_state_reg_0_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_read_tr_state_reg_1_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_read_tr_state_reg_2__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_read_tr_state_reg_3_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_read_tr_state_reg_4__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_read_tr_state_reg_5_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_read_tr_state_reg_6__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_read_tr_state_reg_7_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_full_full_synch_d_middle_reg_0__u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_0_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_full_full_synch_d_out_reg_0__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_full_latched_full_s_reg] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_write_tr_state_reg_0__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_write_tr_state_reg_1_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_write_tr_state_reg_2_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_write_tr_state_reg_3_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_write_tr_state_reg_4__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_write_tr_state_reg_5_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_write_tr_state_reg_6__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_write_tr_state_reg_7_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__0__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__1_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__2__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__3_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__4__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__5_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__6__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__7_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__8__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__9_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__10__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__11_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__12__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__13_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__14__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__15_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__16__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__17_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__18__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__19_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__20__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__21_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__22__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__23_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__24__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__25_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__26__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__27_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__28__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__29_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__30__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_0__31_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__0__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__1_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__2__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__3_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__4__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__5_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__6__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__7_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__8__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__9_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__10__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__11_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__12__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__13_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__14__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__15_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__16__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__17_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__18__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__19_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__20__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__21_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__22__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__23_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__24__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__25_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__26__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__27_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__28__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__29_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__30__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_1__31_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__0__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__1_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__2__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__3_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__4__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__5_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__6__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__7_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__8__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__9_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__10__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__11_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__12__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__13_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__14__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__15_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__16__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__17_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__18__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__19_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__20__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__21_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__22__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__23_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__24__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__25_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__26__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__27_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__28__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__29_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__30__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_2__31_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__0__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__1_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__2__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__3_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__4__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__5_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__6__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__7_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__8__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__9_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__10__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__11_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__12__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__13_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__14__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__15_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__16__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__17_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__18__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__19_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__20__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__21_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__22__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__23_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__24__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__25_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__26__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__27_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__28__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__29_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__30__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_3__31_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__0__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__1_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__2__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__3_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__4__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__5_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__6__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__7_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__8__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__9_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__10__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__11_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__12__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__13_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__14__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__15_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__16__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__17_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__18__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__19_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__20__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__21_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__22__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__23_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__24__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__25_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__26__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__27_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__28__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__29_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__30__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_4__31_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__0__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__1_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__2__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__3_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__4__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__5_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__6__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__7_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__8__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__9_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__10__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__11_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__12__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__13_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__14__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__15_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__16__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__17_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__18__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__19_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__20__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__21_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__22__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__23_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__24__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__25_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__26__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__27_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__28__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__29_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__30__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_5__31_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__0__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__1_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__2__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__3_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__4__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__5_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__6__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__7_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__8__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__9_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__10__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__11_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__12__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__13_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__14__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__15_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__16__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__17_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__18__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__19_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__20__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__21_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__22__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__23_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__24__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__25_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__26__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__27_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__28__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__29_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__30__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_6__31_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__0__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__1_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__2__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__3_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__4__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__5_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__6__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__7_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__8__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__9_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__10__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__11_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__12__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__13_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__14__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__15_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__16__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__17_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__18__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__19_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__20__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__21_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__22__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__23_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__24__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__25_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__26__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__27_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__28__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__29_] [get_cells u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__30__u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data_reg_7__31_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_tx_counter_reg_1__u_top_core_u_spi_device_tlul_u_device_sm_tx_counter_reg_2_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_tx_counter_reg_3__u_top_core_u_spi_device_tlul_u_device_sm_tx_counter_reg_4_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_tx_counter_reg_5__u_top_core_u_spi_device_tlul_u_device_sm_tx_counter_reg_6_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_tx_counter_reg_7_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_ctrl_data_tx_ready_reg_u_top_core_u_spi_device_tlul_u_device_sm_tx_counter_upd_reg] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_tx_data_valid_reg] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_ctrl_addr_valid_reg_u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_2_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_tx_done_reg_reg] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_cmd_reg_reg_0__u_top_core_u_spi_device_tlul_u_device_sm_cmd_reg_reg_1_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_cmd_reg_reg_2__u_top_core_u_spi_device_tlul_u_device_sm_cmd_reg_reg_3_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_cmd_reg_reg_4__u_top_core_u_spi_device_tlul_u_device_sm_cmd_reg_reg_5_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_cmd_reg_reg_6__u_top_core_u_spi_device_tlul_u_device_sm_cmd_reg_reg_7_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_0__u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_1_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_3__u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_4_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_5__u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_8_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_6__u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_7_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_9__u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_10_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_11__u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_13_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_12__u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_14_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_15__u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_27_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_16__u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_17_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_18__u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_19_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_20__u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_21_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_22__u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_23_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_24__u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_25_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_26__u_top_core_u_spi_device_tlul_u_device_sm_mode_reg_reg_0_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_28__u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_29_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_30__u_top_core_u_spi_device_tlul_u_device_sm_data_reg_reg_31_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_mode_reg_reg_1__u_top_core_u_spi_device_tlul_u_device_sm_mode_reg_reg_6_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_mode_reg_reg_2__u_top_core_u_spi_device_tlul_u_device_sm_mode_reg_reg_3_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_mode_reg_reg_4__u_top_core_u_spi_device_tlul_u_device_sm_mode_reg_reg_5_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_mode_reg_reg_7__u_top_core_u_spi_device_tlul_u_device_sm_tx_counter_reg_0_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_0__u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_1_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_2__u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_3_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_4__u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_5_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_6__u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_7_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_8__u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_9_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_10__u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_11_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_12__u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_13_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_14__u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_15_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_16__u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_17_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_18__u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_19_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_20__u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_21_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_22__u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_23_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_24__u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_25_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_26__u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_27_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_28__u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_29_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_30__u_top_core_u_spi_device_tlul_u_device_sm_addr_reg_reg_31_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_0__u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_1_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_2__u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_3_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_4__u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_5_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_6__u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_7_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_8__u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_13_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_9__u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_10_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_11__u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_12_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_14__u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_15_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_16__u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_17_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_18__u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_19_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_20__u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_21_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_22__u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_23_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_24__u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_25_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_26__u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_27_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_28__u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_31_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_29__u_top_core_u_spi_device_tlul_u_device_sm_tx_data_reg_30_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_state_reg_0__u_top_core_u_spi_device_tlul_u_device_sm_state_reg_1_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_state_reg_2_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_pad_mode_next_reg_0_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_pad_mode_next_reg_1_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg2_reg_0__u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg2_reg_1_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg2_reg_2__u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg2_reg_3_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg2_reg_4__u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg2_reg_5_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg2_reg_6__u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg2_reg_7_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg1_reg_0__u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg1_reg_1_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg1_reg_2__u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg1_reg_3_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg1_reg_4__u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg1_reg_6_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg1_reg_5_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg1_reg_7_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg0_reg_0__u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg0_reg_1_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg0_reg_2__u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg0_reg_3_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg0_reg_4__u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg0_reg_5_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg0_reg_6__u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg0_reg_7_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg3_reg_0__u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg3_reg_1_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg3_reg_2__u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg3_reg_3_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg3_reg_4__u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg3_reg_5_] [get_cells u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg3_reg_6__u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg3_reg_7_] [get_cells u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_0__u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_1_] [get_cells u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_2__u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_3_] [get_cells u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_4__u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_5_] [get_cells u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_6__u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_7_] [get_cells u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_8__u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_9_] [get_cells u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_10__u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_11_] [get_cells u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_12__u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_13_] [get_cells u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_14__u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_15_] [get_cells u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_16__u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_17_] [get_cells u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_18__u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_19_] [get_cells u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_20__u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_21_] [get_cells u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_22__u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_23_] [get_cells u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_24__u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_25_] [get_cells u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_26__u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_27_] [get_cells u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_28__u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_29_] [get_cells u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_30__u_top_core_u_spi_device_tlul_u_txreg_data_int_reg_31_] [get_cells u_top_core_u_spi_device_tlul_u_txreg_counter_trgt_reg_0_] [get_cells u_top_core_u_spi_device_tlul_u_txreg_counter_trgt_reg_1_] [get_cells u_top_core_u_spi_device_tlul_u_txreg_counter_trgt_reg_2_] [get_cells u_top_core_u_spi_device_tlul_u_txreg_counter_trgt_reg_3__u_top_core_u_spi_device_tlul_u_txreg_counter_trgt_reg_4_] [get_cells u_top_core_u_spi_device_tlul_u_txreg_counter_trgt_reg_5__u_top_core_u_spi_device_tlul_u_txreg_counter_trgt_reg_6_] [get_cells u_top_core_u_spi_device_tlul_u_txreg_counter_trgt_reg_7_] [get_cells u_top_core_u_spi_device_tlul_u_txreg_counter_reg_0__u_top_core_u_spi_device_tlul_u_txreg_counter_reg_1_] [get_cells u_top_core_u_spi_device_tlul_u_txreg_counter_reg_2__u_top_core_u_spi_device_tlul_u_txreg_counter_reg_3_] [get_cells u_top_core_u_spi_device_tlul_u_txreg_counter_reg_4__u_top_core_u_spi_device_tlul_u_txreg_counter_reg_5_] [get_cells u_top_core_u_spi_device_tlul_u_txreg_counter_reg_6__u_top_core_u_spi_device_tlul_u_txreg_counter_reg_7_] [get_cells u_top_core_u_spi_device_tlul_u_txreg_running_reg] [get_cells u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_0__u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_1_] [get_cells u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_2__u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_3_] [get_cells u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_4__u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_5_] [get_cells u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_6__u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_7_] [get_cells u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_8__u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_9_] [get_cells u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_10__u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_11_] [get_cells u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_12__u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_13_] [get_cells u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_14__u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_15_] [get_cells u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_16__u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_17_] [get_cells u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_18__u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_19_] [get_cells u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_20__u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_21_] [get_cells u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_22__u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_23_] [get_cells u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_24__u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_25_] [get_cells u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_26__u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_27_] [get_cells u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_28__u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_29_] [get_cells u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_30__u_top_core_u_spi_device_tlul_u_rxreg_data_int_reg_31_] [get_cells u_top_core_u_spi_device_tlul_u_rxreg_counter_trgt_reg_0_] [get_cells u_top_core_u_spi_device_tlul_u_rxreg_counter_trgt_reg_1__u_top_core_u_spi_device_tlul_u_rxreg_counter_trgt_reg_2_] [get_cells u_top_core_u_spi_device_tlul_u_rxreg_counter_trgt_reg_3__u_top_core_u_spi_device_tlul_u_rxreg_counter_trgt_reg_4_] [get_cells u_top_core_u_spi_device_tlul_u_rxreg_counter_trgt_reg_5__u_top_core_u_spi_device_tlul_u_rxreg_counter_trgt_reg_6_] [get_cells u_top_core_u_spi_device_tlul_u_rxreg_counter_trgt_reg_7_] [get_cells u_top_core_u_spi_device_tlul_u_rxreg_counter_reg_0__u_top_core_u_spi_device_tlul_u_rxreg_counter_reg_1_] [get_cells u_top_core_u_spi_device_tlul_u_rxreg_counter_reg_2__u_top_core_u_spi_device_tlul_u_rxreg_counter_reg_3_] [get_cells u_top_core_u_spi_device_tlul_u_rxreg_counter_reg_4__u_top_core_u_spi_device_tlul_u_rxreg_counter_reg_5_] [get_cells u_top_core_u_spi_device_tlul_u_rxreg_counter_reg_6__u_top_core_u_spi_device_tlul_u_rxreg_counter_reg_7_] [get_cells u_top_core_u_spi_device_tlul_u_rxreg_running_reg] [get_cells u_top_core_u_xbar_main_u_s1n_11_gen_err_resp_err_resp_err_rsp_pending_reg] [get_cells u_top_core_u_xbar_main_u_s1n_11_gen_err_resp_err_resp_err_size_reg_0__u_top_core_u_xbar_main_u_s1n_11_gen_err_resp_err_resp_err_source_reg_3_] [get_cells u_top_core_u_xbar_main_u_s1n_11_gen_err_resp_err_resp_err_size_reg_1_] [get_cells u_top_core_u_xbar_main_u_s1n_11_gen_err_resp_err_resp_err_opcode_reg_0__u_top_core_u_xbar_main_u_s1n_11_gen_err_resp_err_resp_err_opcode_reg_1_] [get_cells u_top_core_u_xbar_main_u_s1n_11_gen_err_resp_err_resp_err_opcode_reg_2_] [get_cells u_top_core_u_xbar_main_u_s1n_11_gen_err_resp_err_resp_err_source_reg_1__u_top_core_u_xbar_main_u_s1n_11_gen_err_resp_err_resp_err_source_reg_2_] [get_cells u_top_core_u_xbar_main_u_s1n_11_gen_err_resp_err_resp_err_source_reg_4__u_top_core_u_xbar_main_u_s1n_11_gen_err_resp_err_resp_err_source_reg_7_] [get_cells u_top_core_u_xbar_main_u_s1n_11_gen_err_resp_err_resp_err_source_reg_5__u_top_core_u_xbar_main_u_s1n_11_gen_err_resp_err_resp_err_source_reg_6_] [get_cells u_top_core_u_xbar_main_u_s1n_11_gen_err_resp_err_resp_err_instr_type_reg_0_] [get_cells u_top_core_u_xbar_main_u_s1n_11_gen_err_resp_err_resp_err_instr_type_reg_2__u_top_core_u_xbar_main_u_s1n_11_gen_err_resp_err_resp_err_source_reg_0_] [get_cells u_top_core_u_xbar_main_u_s1n_11_gen_err_resp_err_resp_err_instr_type_reg_3_] [get_cells u_top_core_u_xbar_main_u_s1n_11_num_req_outstanding_reg_0__u_top_core_u_xbar_main_u_s1n_11_num_req_outstanding_reg_1_] [get_cells u_top_core_u_xbar_main_u_s1n_11_num_req_outstanding_reg_2__u_top_core_u_xbar_main_u_s1n_11_num_req_outstanding_reg_3_] [get_cells u_top_core_u_xbar_main_u_s1n_11_num_req_outstanding_reg_4__u_top_core_u_xbar_main_u_s1n_11_num_req_outstanding_reg_5_] [get_cells u_top_core_u_xbar_main_u_s1n_11_num_req_outstanding_reg_6__u_top_core_u_xbar_main_u_s1n_11_num_req_outstanding_reg_7_] [get_cells u_top_core_u_xbar_main_u_s1n_11_num_req_outstanding_reg_8_] [get_cells u_top_core_u_xbar_main_u_s1n_11_dev_select_outstanding_reg_1__u_top_core_u_xbar_main_u_s1n_11_gen_err_resp_err_resp_err_req_pending_reg] [get_cells u_top_core_u_xbar_main_u_s1n_10_gen_err_resp_err_resp_err_size_reg_1__u_top_core_u_xbar_main_u_s1n_11_gen_err_resp_err_resp_err_instr_type_reg_1_] [get_cells u_top_core_u_xbar_main_u_s1n_10_gen_err_resp_err_resp_err_opcode_reg_1__u_top_core_u_xbar_main_u_s1n_11_dev_select_outstanding_reg_0_] [get_cells u_top_core_u_xbar_main_u_s1n_10_gen_err_resp_err_resp_err_opcode_reg_2_] [get_cells u_top_core_u_xbar_main_u_s1n_10_gen_err_resp_err_resp_err_source_reg_0_] [get_cells u_top_core_u_xbar_main_u_s1n_10_gen_err_resp_err_resp_err_source_reg_1__u_top_core_u_xbar_main_u_s1n_10_gen_err_resp_err_resp_err_source_reg_2_] [get_cells u_top_core_u_xbar_main_u_s1n_10_gen_err_resp_err_resp_err_source_reg_3__u_top_core_u_xbar_main_u_s1n_10_gen_err_resp_err_resp_err_source_reg_4_] [get_cells u_top_core_u_xbar_main_u_s1n_10_gen_err_resp_err_resp_err_source_reg_5__u_top_core_u_xbar_main_u_s1n_10_gen_err_resp_err_resp_err_source_reg_6_] [get_cells u_top_core_u_xbar_main_u_s1n_10_gen_err_resp_err_resp_err_source_reg_7_] [get_cells u_top_core_u_xbar_main_u_s1n_10_gen_err_resp_err_resp_err_req_pending_reg] [get_cells u_top_core_u_xbar_main_u_s1n_10_gen_err_resp_err_resp_err_instr_type_reg_0_] [get_cells u_top_core_u_xbar_main_u_s1n_10_gen_err_resp_err_resp_err_instr_type_reg_2__u_top_core_u_xbar_main_u_s1n_10_gen_err_resp_err_resp_err_size_reg_0_] [get_cells u_top_core_u_xbar_main_u_s1n_10_gen_err_resp_err_resp_err_instr_type_reg_3_] [get_cells u_top_core_u_xbar_main_u_s1n_10_num_req_outstanding_reg_0__u_top_core_u_xbar_main_u_s1n_10_num_req_outstanding_reg_1_] [get_cells u_top_core_u_xbar_main_u_s1n_10_num_req_outstanding_reg_2__u_top_core_u_xbar_main_u_s1n_10_num_req_outstanding_reg_3_] [get_cells u_top_core_u_xbar_main_u_s1n_10_num_req_outstanding_reg_4__u_top_core_u_xbar_main_u_s1n_10_num_req_outstanding_reg_5_] [get_cells u_top_core_u_xbar_main_u_s1n_10_num_req_outstanding_reg_6__u_top_core_u_xbar_main_u_s1n_10_num_req_outstanding_reg_7_] [get_cells u_top_core_u_xbar_main_u_s1n_10_num_req_outstanding_reg_8_] [get_cells u_top_core_u_xbar_main_u_s1n_10_dev_select_outstanding_reg_0_] [get_cells u_top_core_u_xbar_main_u_s1n_10_dev_select_outstanding_reg_1_] [get_cells u_top_core_u_xbar_main_u_sm1_9_gen_arb_ppc_u_reqarb_gen_normal_case_mask_reg_0_] [get_cells u_top_core_u_xbar_main_u_sm1_9_gen_arb_ppc_u_reqarb_gen_normal_case_mask_reg_1_] [get_cells u_top_core_u_xbar_main_u_sm1_9_gen_arb_ppc_u_reqarb_gen_normal_case_mask_reg_2_] [get_cells u_top_core_u_xbar_main_u_sm1_8_gen_arb_ppc_u_reqarb_gen_normal_case_mask_reg_0_] [get_cells u_top_core_u_xbar_main_u_sm1_8_gen_arb_ppc_u_reqarb_gen_normal_case_mask_reg_1_] [get_cells u_top_core_u_xbar_main_u_sm1_8_gen_arb_ppc_u_reqarb_gen_normal_case_mask_reg_2_] [get_cells u_top_core_u_xbar_main_u_sm1_7_gen_arb_ppc_u_reqarb_gen_normal_case_mask_reg_0_] [get_cells u_top_core_u_xbar_main_u_sm1_7_gen_arb_ppc_u_reqarb_gen_normal_case_mask_reg_1_] [get_cells u_top_core_u_xbar_main_u_sm1_7_gen_arb_ppc_u_reqarb_gen_normal_case_mask_reg_2_] [get_cells u_top_core_u_xbar_main_u_s1n_6_gen_err_resp_err_resp_err_rsp_pending_reg_u_top_core_u_xbar_main_u_s1n_10_gen_err_resp_err_resp_err_rsp_pending_reg] [get_cells u_top_core_u_xbar_main_u_s1n_6_gen_err_resp_err_resp_err_size_reg_1__u_top_core_u_xbar_main_u_s1n_10_gen_err_resp_err_resp_err_opcode_reg_0_] [get_cells u_top_core_u_xbar_main_u_s1n_6_gen_err_resp_err_resp_err_opcode_reg_0_] [get_cells u_top_core_u_xbar_main_u_s1n_6_gen_err_resp_err_resp_err_opcode_reg_1__u_top_core_u_xbar_main_u_s1n_6_gen_err_resp_err_resp_err_size_reg_0_] [get_cells u_top_core_u_xbar_main_u_s1n_6_gen_err_resp_err_resp_err_opcode_reg_2_] [get_cells u_top_core_u_xbar_main_u_s1n_6_gen_err_resp_err_resp_err_source_reg_0_] [get_cells u_top_core_u_xbar_main_u_s1n_6_gen_err_resp_err_resp_err_source_reg_1__u_top_core_u_xbar_main_u_s1n_6_gen_err_resp_err_resp_err_source_reg_2_] [get_cells u_top_core_u_xbar_main_u_s1n_6_gen_err_resp_err_resp_err_source_reg_3__u_top_core_u_xbar_main_u_s1n_6_gen_err_resp_err_resp_err_source_reg_4_] [get_cells u_top_core_u_xbar_main_u_s1n_6_gen_err_resp_err_resp_err_source_reg_5__u_top_core_u_xbar_main_u_s1n_6_gen_err_resp_err_resp_err_source_reg_6_] [get_cells u_top_core_u_xbar_main_u_s1n_6_gen_err_resp_err_resp_err_source_reg_7_] [get_cells u_top_core_u_xbar_main_u_s1n_6_gen_err_resp_err_resp_err_req_pending_reg] [get_cells u_top_core_u_xbar_main_u_s1n_6_gen_err_resp_err_resp_err_instr_type_reg_0_] [get_cells u_top_core_u_xbar_main_u_s1n_6_gen_err_resp_err_resp_err_instr_type_reg_1__u_top_core_u_xbar_main_u_s1n_6_gen_err_resp_err_resp_err_instr_type_reg_2_] [get_cells u_top_core_u_xbar_main_u_s1n_6_gen_err_resp_err_resp_err_instr_type_reg_3_] [get_cells u_top_core_u_xbar_main_u_s1n_6_num_req_outstanding_reg_0__u_top_core_u_xbar_main_u_s1n_6_num_req_outstanding_reg_1_] [get_cells u_top_core_u_xbar_main_u_s1n_6_num_req_outstanding_reg_2__u_top_core_u_xbar_main_u_s1n_6_num_req_outstanding_reg_3_] [get_cells u_top_core_u_xbar_main_u_s1n_6_num_req_outstanding_reg_4__u_top_core_u_xbar_main_u_s1n_6_num_req_outstanding_reg_5_] [get_cells u_top_core_u_xbar_main_u_s1n_6_num_req_outstanding_reg_6__u_top_core_u_xbar_main_u_s1n_6_num_req_outstanding_reg_7_] [get_cells u_top_core_u_xbar_main_u_s1n_6_num_req_outstanding_reg_8_] [get_cells u_top_core_u_xbar_main_u_s1n_6_dev_select_outstanding_reg_0_] [get_cells u_top_core_u_xbar_main_u_s1n_6_dev_select_outstanding_reg_1_]]
group_path -name COMB  -from [list [get_ports clk_i_PAD] [get_ports rst_ni_PAD] [get_ports fetch_enable_i_PAD] [get_ports en_ifetch_i_PAD] [get_ports spi_sclk_PAD] [get_ports spi_cs_PAD] [get_ports spi_sdi0_PAD] [get_ports spi_sdi1_PAD] [get_ports spi_sdi2_PAD] [get_ports spi_sdi3_PAD]]  -to [list [get_ports {spi_mode_PAD[1]}] [get_ports {spi_mode_PAD[0]}] [get_ports spi_sdo0_PAD] [get_ports spi_sdo1_PAD] [get_ports spi_sdo2_PAD] [get_ports spi_sdo3_PAD] [get_ports {gpio_o_PAD[31]}] [get_ports {gpio_o_PAD[30]}] [get_ports {gpio_o_PAD[29]}] [get_ports {gpio_o_PAD[28]}] [get_ports {gpio_o_PAD[27]}] [get_ports {gpio_o_PAD[26]}] [get_ports {gpio_o_PAD[25]}] [get_ports {gpio_o_PAD[24]}] [get_ports {gpio_o_PAD[23]}] [get_ports {gpio_o_PAD[22]}] [get_ports {gpio_o_PAD[21]}] [get_ports {gpio_o_PAD[20]}] [get_ports {gpio_o_PAD[19]}] [get_ports {gpio_o_PAD[18]}] [get_ports {gpio_o_PAD[17]}] [get_ports {gpio_o_PAD[16]}] [get_ports {gpio_o_PAD[15]}] [get_ports {gpio_o_PAD[14]}] [get_ports {gpio_o_PAD[13]}] [get_ports {gpio_o_PAD[12]}] [get_ports {gpio_o_PAD[11]}] [get_ports {gpio_o_PAD[10]}] [get_ports {gpio_o_PAD[9]}] [get_ports {gpio_o_PAD[8]}] [get_ports {gpio_o_PAD[7]}] [get_ports {gpio_o_PAD[6]}] [get_ports {gpio_o_PAD[5]}] [get_ports {gpio_o_PAD[4]}] [get_ports {gpio_o_PAD[3]}] [get_ports {gpio_o_PAD[2]}] [get_ports {gpio_o_PAD[1]}] [get_ports {gpio_o_PAD[0]}]]
group_path -name INPUTS  -from [list [get_ports rst_ni_PAD] [get_ports fetch_enable_i_PAD] [get_ports en_ifetch_i_PAD] [get_ports spi_cs_PAD] [get_ports spi_sdi0_PAD] [get_ports spi_sdi1_PAD] [get_ports spi_sdi2_PAD] [get_ports spi_sdi3_PAD]]
group_path -name OUTPUTS  -to [list [get_ports {spi_mode_PAD[1]}] [get_ports {spi_mode_PAD[0]}] [get_ports spi_sdo0_PAD] [get_ports spi_sdo1_PAD] [get_ports spi_sdo2_PAD] [get_ports spi_sdo3_PAD] [get_ports {gpio_o_PAD[31]}] [get_ports {gpio_o_PAD[30]}] [get_ports {gpio_o_PAD[29]}] [get_ports {gpio_o_PAD[28]}] [get_ports {gpio_o_PAD[27]}] [get_ports {gpio_o_PAD[26]}] [get_ports {gpio_o_PAD[25]}] [get_ports {gpio_o_PAD[24]}] [get_ports {gpio_o_PAD[23]}] [get_ports {gpio_o_PAD[22]}] [get_ports {gpio_o_PAD[21]}] [get_ports {gpio_o_PAD[20]}] [get_ports {gpio_o_PAD[19]}] [get_ports {gpio_o_PAD[18]}] [get_ports {gpio_o_PAD[17]}] [get_ports {gpio_o_PAD[16]}] [get_ports {gpio_o_PAD[15]}] [get_ports {gpio_o_PAD[14]}] [get_ports {gpio_o_PAD[13]}] [get_ports {gpio_o_PAD[12]}] [get_ports {gpio_o_PAD[11]}] [get_ports {gpio_o_PAD[10]}] [get_ports {gpio_o_PAD[9]}] [get_ports {gpio_o_PAD[8]}] [get_ports {gpio_o_PAD[7]}] [get_ports {gpio_o_PAD[6]}] [get_ports {gpio_o_PAD[5]}] [get_ports {gpio_o_PAD[4]}] [get_ports {gpio_o_PAD[3]}] [get_ports {gpio_o_PAD[2]}] [get_ports {gpio_o_PAD[1]}] [get_ports {gpio_o_PAD[0]}]]
set_input_delay -clock virtual_clk  -max 100  [get_ports spi_sclk_PAD]
set_input_delay -clock virtual_clk  -min 50  [get_ports spi_sclk_PAD]
set_input_delay -clock virtual_clk  -max 100  [get_ports rst_ni_PAD]
set_input_delay -clock virtual_clk  -min 50  [get_ports rst_ni_PAD]
set_input_delay -clock virtual_clk  -max 100  [get_ports fetch_enable_i_PAD]
set_input_delay -clock virtual_clk  -min 50  [get_ports fetch_enable_i_PAD]
set_input_delay -clock virtual_clk  -max 100  [get_ports en_ifetch_i_PAD]
set_input_delay -clock virtual_clk  -min 50  [get_ports en_ifetch_i_PAD]
set_input_delay -clock virtual_clk  -max 100  [get_ports spi_cs_PAD]
set_input_delay -clock virtual_clk  -min 50  [get_ports spi_cs_PAD]
set_input_delay -clock virtual_clk  -max 100  [get_ports spi_sdi0_PAD]
set_input_delay -clock virtual_clk  -min 50  [get_ports spi_sdi0_PAD]
set_input_delay -clock virtual_clk  -max 100  [get_ports spi_sdi1_PAD]
set_input_delay -clock virtual_clk  -min 50  [get_ports spi_sdi1_PAD]
set_input_delay -clock virtual_clk  -max 100  [get_ports spi_sdi2_PAD]
set_input_delay -clock virtual_clk  -min 50  [get_ports spi_sdi2_PAD]
set_input_delay -clock virtual_clk  -max 100  [get_ports spi_sdi3_PAD]
set_input_delay -clock virtual_clk  -min 50  [get_ports spi_sdi3_PAD]
set_output_delay -clock virtual_clk  -max 100  [get_ports {spi_mode_PAD[1]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {spi_mode_PAD[1]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {spi_mode_PAD[0]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {spi_mode_PAD[0]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports spi_sdo0_PAD]
set_output_delay -clock virtual_clk  -min 50  [get_ports spi_sdo0_PAD]
set_output_delay -clock virtual_clk  -max 100  [get_ports spi_sdo1_PAD]
set_output_delay -clock virtual_clk  -min 50  [get_ports spi_sdo1_PAD]
set_output_delay -clock virtual_clk  -max 100  [get_ports spi_sdo2_PAD]
set_output_delay -clock virtual_clk  -min 50  [get_ports spi_sdo2_PAD]
set_output_delay -clock virtual_clk  -max 100  [get_ports spi_sdo3_PAD]
set_output_delay -clock virtual_clk  -min 50  [get_ports spi_sdo3_PAD]
set_output_delay -clock virtual_clk  -max 100  [get_ports {gpio_o_PAD[31]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {gpio_o_PAD[31]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {gpio_o_PAD[30]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {gpio_o_PAD[30]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {gpio_o_PAD[29]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {gpio_o_PAD[29]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {gpio_o_PAD[28]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {gpio_o_PAD[28]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {gpio_o_PAD[27]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {gpio_o_PAD[27]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {gpio_o_PAD[26]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {gpio_o_PAD[26]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {gpio_o_PAD[25]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {gpio_o_PAD[25]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {gpio_o_PAD[24]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {gpio_o_PAD[24]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {gpio_o_PAD[23]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {gpio_o_PAD[23]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {gpio_o_PAD[22]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {gpio_o_PAD[22]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {gpio_o_PAD[21]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {gpio_o_PAD[21]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {gpio_o_PAD[20]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {gpio_o_PAD[20]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {gpio_o_PAD[19]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {gpio_o_PAD[19]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {gpio_o_PAD[18]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {gpio_o_PAD[18]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {gpio_o_PAD[17]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {gpio_o_PAD[17]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {gpio_o_PAD[16]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {gpio_o_PAD[16]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {gpio_o_PAD[15]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {gpio_o_PAD[15]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {gpio_o_PAD[14]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {gpio_o_PAD[14]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {gpio_o_PAD[13]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {gpio_o_PAD[13]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {gpio_o_PAD[12]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {gpio_o_PAD[12]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {gpio_o_PAD[11]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {gpio_o_PAD[11]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {gpio_o_PAD[10]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {gpio_o_PAD[10]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {gpio_o_PAD[9]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {gpio_o_PAD[9]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {gpio_o_PAD[8]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {gpio_o_PAD[8]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {gpio_o_PAD[7]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {gpio_o_PAD[7]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {gpio_o_PAD[6]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {gpio_o_PAD[6]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {gpio_o_PAD[5]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {gpio_o_PAD[5]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {gpio_o_PAD[4]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {gpio_o_PAD[4]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {gpio_o_PAD[3]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {gpio_o_PAD[3]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {gpio_o_PAD[2]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {gpio_o_PAD[2]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {gpio_o_PAD[1]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {gpio_o_PAD[1]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {gpio_o_PAD[0]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {gpio_o_PAD[0]}]
#set_load 1.46963  [get_nets clk_i_PAD]
#set_resistance 0.215781  [get_nets clk_i_PAD]
#set_load 1.51307  [get_nets rst_ni_PAD]
#set_resistance 0.217848  [get_nets rst_ni_PAD]
#set_load 0.500033  [get_nets fetch_enable_i_PAD]
#set_resistance 0.0725481  [get_nets fetch_enable_i_PAD]
#set_load 0.416026  [get_nets en_ifetch_i_PAD]
#set_resistance 0.0595585  [get_nets en_ifetch_i_PAD]
#set_load 1.36301  [get_nets spi_sclk_PAD]
#set_resistance 0.198303  [get_nets spi_sclk_PAD]
#set_load 0.179063  [get_nets spi_cs_PAD]
#set_resistance 0.0266494  [get_nets spi_cs_PAD]
#set_load 1.26854  [get_nets {spi_mode_PAD[1]}]
#set_resistance 0.186337  [get_nets {spi_mode_PAD[1]}]
#set_load 0.887481  [get_nets {spi_mode_PAD[0]}]
#set_resistance 0.129943  [get_nets {spi_mode_PAD[0]}]
#set_load 0.117873  [get_nets spi_sdi0_PAD]
#set_resistance 0.017889  [get_nets spi_sdi0_PAD]
#set_load 0.234341  [get_nets spi_sdi1_PAD]
#set_resistance 0.035695  [get_nets spi_sdi1_PAD]
#set_load 0.244881  [get_nets spi_sdi2_PAD]
#set_resistance 0.0360582  [get_nets spi_sdi2_PAD]
#set_load 0.290039  [get_nets spi_sdi3_PAD]
#set_resistance 0.0448075  [get_nets spi_sdi3_PAD]
#set_load 1.70194  [get_nets spi_sdo0_PAD]
#set_resistance 0.250877  [get_nets spi_sdo0_PAD]
#set_load 2.72915  [get_nets spi_sdo1_PAD]
#set_resistance 0.401696  [get_nets spi_sdo1_PAD]
#set_load 2.15706  [get_nets spi_sdo2_PAD]
#set_resistance 0.318028  [get_nets spi_sdo2_PAD]
#set_load 1.82856  [get_nets spi_sdo3_PAD]
#set_resistance 0.269645  [get_nets spi_sdo3_PAD]
#set_load 1.21786  [get_nets {gpio_o_PAD[31]}]
#set_resistance 0.178094  [get_nets {gpio_o_PAD[31]}]
#set_load 0.895776  [get_nets {gpio_o_PAD[30]}]
#set_resistance 0.134423  [get_nets {gpio_o_PAD[30]}]
#set_load 0.923032  [get_nets {gpio_o_PAD[29]}]
#set_resistance 0.140657  [get_nets {gpio_o_PAD[29]}]
#set_load 1.24258  [get_nets {gpio_o_PAD[28]}]
#set_resistance 0.182775  [get_nets {gpio_o_PAD[28]}]
#set_load 0.779751  [get_nets {gpio_o_PAD[27]}]
#set_resistance 0.113892  [get_nets {gpio_o_PAD[27]}]
#set_load 1.14909  [get_nets {gpio_o_PAD[26]}]
#set_resistance 0.169684  [get_nets {gpio_o_PAD[26]}]
#set_load 0.896669  [get_nets {gpio_o_PAD[25]}]
#set_resistance 0.130445  [get_nets {gpio_o_PAD[25]}]
#set_load 1.0639  [get_nets {gpio_o_PAD[24]}]
#set_resistance 0.159619  [get_nets {gpio_o_PAD[24]}]
#set_load 1.06845  [get_nets {gpio_o_PAD[23]}]
#set_resistance 0.164145  [get_nets {gpio_o_PAD[23]}]
#set_load 0.915654  [get_nets {gpio_o_PAD[22]}]
#set_resistance 0.1375  [get_nets {gpio_o_PAD[22]}]
#set_load 1.1694  [get_nets {gpio_o_PAD[21]}]
#set_resistance 0.180755  [get_nets {gpio_o_PAD[21]}]
#set_load 0.795708  [get_nets {gpio_o_PAD[20]}]
#set_resistance 0.118291  [get_nets {gpio_o_PAD[20]}]
#set_load 1.27697  [get_nets {gpio_o_PAD[19]}]
#set_resistance 0.188838  [get_nets {gpio_o_PAD[19]}]
#set_load 0.83077  [get_nets {gpio_o_PAD[18]}]
#set_resistance 0.127853  [get_nets {gpio_o_PAD[18]}]
#set_load 1.09378  [get_nets {gpio_o_PAD[17]}]
#set_resistance 0.159788  [get_nets {gpio_o_PAD[17]}]
#set_load 0.668314  [get_nets {gpio_o_PAD[16]}]
#set_resistance 0.101929  [get_nets {gpio_o_PAD[16]}]
#set_load 0.488513  [get_nets {gpio_o_PAD[15]}]
#set_resistance 0.0709114  [get_nets {gpio_o_PAD[15]}]
#set_load 0.825553  [get_nets {gpio_o_PAD[14]}]
#set_resistance 0.122134  [get_nets {gpio_o_PAD[14]}]
#set_load 0.659893  [get_nets {gpio_o_PAD[13]}]
#set_resistance 0.101869  [get_nets {gpio_o_PAD[13]}]
#set_load 0.458101  [get_nets {gpio_o_PAD[12]}]
#set_resistance 0.0693135  [get_nets {gpio_o_PAD[12]}]
#set_load 0.475757  [get_nets {gpio_o_PAD[11]}]
#set_resistance 0.0690866  [get_nets {gpio_o_PAD[11]}]
#set_load 1.14037  [get_nets {gpio_o_PAD[10]}]
#set_resistance 0.164164  [get_nets {gpio_o_PAD[10]}]
#set_load 0.120713  [get_nets {gpio_o_PAD[9]}]
#set_resistance 0.0182952  [get_nets {gpio_o_PAD[9]}]
#set_load 0.90848  [get_nets {gpio_o_PAD[8]}]
#set_resistance 0.130991  [get_nets {gpio_o_PAD[8]}]
#set_load 0.999914  [get_nets {gpio_o_PAD[7]}]
#set_resistance 0.153195  [get_nets {gpio_o_PAD[7]}]
#set_load 0.475277  [get_nets {gpio_o_PAD[6]}]
#set_resistance 0.0729152  [get_nets {gpio_o_PAD[6]}]
#set_load 0.831203  [get_nets {gpio_o_PAD[5]}]
#set_resistance 0.124087  [get_nets {gpio_o_PAD[5]}]
#set_load 0.28617  [get_nets {gpio_o_PAD[4]}]
#set_resistance 0.0431094  [get_nets {gpio_o_PAD[4]}]
#set_load 0.56003  [get_nets {gpio_o_PAD[3]}]
#set_resistance 0.0834315  [get_nets {gpio_o_PAD[3]}]
#set_load 0.558609  [get_nets {gpio_o_PAD[2]}]
#set_resistance 0.0825474  [get_nets {gpio_o_PAD[2]}]
#set_load 0.927678  [get_nets {gpio_o_PAD[1]}]
#set_resistance 0.133737  [get_nets {gpio_o_PAD[1]}]
#set_load 1.11047  [get_nets {gpio_o_PAD[0]}]
#set_resistance 0.161031  [get_nets {gpio_o_PAD[0]}]
#set_load 0.79498  [get_nets {gpio_o[31]}]
#set_resistance 0.100234  [get_nets {gpio_o[31]}]
#set_load 1.49879  [get_nets {gpio_o[30]}]
#set_resistance 0.193389  [get_nets {gpio_o[30]}]
#set_load 0.788752  [get_nets {gpio_o[29]}]
#set_resistance 0.0998829  [get_nets {gpio_o[29]}]
#set_load 2.11056  [get_nets {gpio_o[28]}]
#set_resistance 0.269107  [get_nets {gpio_o[28]}]
#set_load 0.737899  [get_nets {gpio_o[27]}]
#set_resistance 0.0941943  [get_nets {gpio_o[27]}]
#set_load 0.664877  [get_nets {gpio_o[26]}]
#set_resistance 0.0859196  [get_nets {gpio_o[26]}]
#set_load 0.745175  [get_nets {gpio_o[25]}]
#set_resistance 0.0935937  [get_nets {gpio_o[25]}]
#set_load 1.29313  [get_nets {gpio_o[24]}]
#set_resistance 0.167286  [get_nets {gpio_o[24]}]
#set_load 0.835684  [get_nets {gpio_o[23]}]
#set_resistance 0.105216  [get_nets {gpio_o[23]}]
#set_load 1.21317  [get_nets {gpio_o[22]}]
#set_resistance 0.154465  [get_nets {gpio_o[22]}]
#set_load 0.805682  [get_nets {gpio_o[21]}]
#set_resistance 0.102252  [get_nets {gpio_o[21]}]
#set_load 1.3671  [get_nets {gpio_o[20]}]
#set_resistance 0.176249  [get_nets {gpio_o[20]}]
#set_load 0.890159  [get_nets {gpio_o[19]}]
#set_resistance 0.114238  [get_nets {gpio_o[19]}]
#set_load 1.17611  [get_nets {gpio_o[18]}]
#set_resistance 0.1495  [get_nets {gpio_o[18]}]
#set_load 0.861275  [get_nets {gpio_o[17]}]
#set_resistance 0.110377  [get_nets {gpio_o[17]}]
#set_load 0.921147  [get_nets {gpio_o[16]}]
#set_resistance 0.117058  [get_nets {gpio_o[16]}]
#set_load 0.7759  [get_nets {gpio_o[15]}]
#set_resistance 0.104008  [get_nets {gpio_o[15]}]
#set_load 1.6797  [get_nets {gpio_o[14]}]
#set_resistance 0.225424  [get_nets {gpio_o[14]}]
#set_load 0.700937  [get_nets {gpio_o[13]}]
#set_resistance 0.0943917  [get_nets {gpio_o[13]}]
#set_load 0.788901  [get_nets {gpio_o[12]}]
#set_resistance 0.109046  [get_nets {gpio_o[12]}]
#set_load 0.644568  [get_nets {gpio_o[11]}]
#set_resistance 0.0855356  [get_nets {gpio_o[11]}]
#set_load 0.824584  [get_nets {gpio_o[10]}]
#set_resistance 0.111568  [get_nets {gpio_o[10]}]
#set_load 0.689006  [get_nets {gpio_o[9]}]
#set_resistance 0.092914  [get_nets {gpio_o[9]}]
#set_load 1.68955  [get_nets {gpio_o[8]}]
#set_resistance 0.225815  [get_nets {gpio_o[8]}]
#set_load 0.740712  [get_nets {gpio_o[7]}]
#set_resistance 0.0998574  [get_nets {gpio_o[7]}]
#set_load 0.571526  [get_nets {gpio_o[6]}]
#set_resistance 0.0793849  [get_nets {gpio_o[6]}]
#set_load 0.673376  [get_nets {gpio_o[5]}]
#set_resistance 0.090329  [get_nets {gpio_o[5]}]
#set_load 0.989  [get_nets {gpio_o[4]}]
#set_resistance 0.131731  [get_nets {gpio_o[4]}]
#set_load 0.822252  [get_nets {gpio_o[3]}]
#set_resistance 0.110606  [get_nets {gpio_o[3]}]
#set_load 1.31711  [get_nets {gpio_o[2]}]
#set_resistance 0.178171  [get_nets {gpio_o[2]}]
#set_load 0.665491  [get_nets {gpio_o[1]}]
#set_resistance 0.089656  [get_nets {gpio_o[1]}]
#set_load 0.461544  [get_nets {gpio_o[0]}]
#set_resistance 0.063867  [get_nets {gpio_o[0]}]
#set_load 0.0235229  [get_nets spi_sdo3]
#set_resistance 0.00362353  [get_nets spi_sdo3]
#set_load 0.016932  [get_nets spi_sdo2]
#set_resistance 0.00258528  [get_nets spi_sdo2]
#set_load 0.0216609  [get_nets spi_sdo1]
#set_resistance 0.0033013  [get_nets spi_sdo1]
#set_load 0.00742999  [get_nets spi_sdo0]
#set_resistance 0.00109788  [get_nets spi_sdo0]
#set_load 2.13927  [get_nets spi_sdi3]
#set_resistance 0.330681  [get_nets spi_sdi3]
#set_load 2.41726  [get_nets spi_sdi2]
#set_resistance 0.372688  [get_nets spi_sdi2]
#set_load 2.14095  [get_nets spi_sdi1]
#set_resistance 0.33072  [get_nets spi_sdi1]
#set_load 3.06079  [get_nets spi_sdi0]
#set_resistance 0.467798  [get_nets spi_sdi0]
#set_load 0.0217644  [get_nets {spi_mode[1]}]
#set_resistance 0.00335653  [get_nets {spi_mode[1]}]
#set_load 0.00432435  [get_nets {spi_mode[0]}]
#set_resistance 0.000624532  [get_nets {spi_mode[0]}]
#set_load 19.7797  [get_nets spi_cs]
#set_resistance 2.01326  [get_nets spi_cs]
#set_load 1.92703  [get_nets en_ifetch_i]
#set_resistance 0.277781  [get_nets en_ifetch_i]
#set_load 2.47045  [get_nets fetch_enable_i]
#set_resistance 0.353437  [get_nets fetch_enable_i]
#set_load 20.7159  [get_nets rst_ni]
#set_resistance 1.97001  [get_nets rst_ni]
#set_load 160.224  [get_nets clk_i]
#set_resistance 3.20793  [get_nets clk_i]
#set_load 1.83647  [get_nets {u_top_core_peri_device_2_xbar_main[0]}]
#set_resistance 0.278502  [get_nets {u_top_core_peri_device_2_xbar_main[0]}]
#set_load 1.88482  [get_nets {u_top_core_peri_device_2_xbar_main[1]}]
#set_resistance 0.282319  [get_nets {u_top_core_peri_device_2_xbar_main[1]}]
#set_load 2.04039  [get_nets {u_top_core_peri_device_2_xbar_main[2]}]
#set_resistance 0.306029  [get_nets {u_top_core_peri_device_2_xbar_main[2]}]
#set_load 1.98923  [get_nets {u_top_core_peri_device_2_xbar_main[3]}]
#set_resistance 0.300178  [get_nets {u_top_core_peri_device_2_xbar_main[3]}]
#set_load 1.97671  [get_nets {u_top_core_peri_device_2_xbar_main[4]}]
#set_resistance 0.297398  [get_nets {u_top_core_peri_device_2_xbar_main[4]}]
#set_load 1.92503  [get_nets {u_top_core_peri_device_2_xbar_main[5]}]
#set_resistance 0.287727  [get_nets {u_top_core_peri_device_2_xbar_main[5]}]
#set_load 2.10816  [get_nets {u_top_core_peri_device_2_xbar_main[6]}]
#set_resistance 0.31531  [get_nets {u_top_core_peri_device_2_xbar_main[6]}]
#set_load 2.00909  [get_nets {u_top_core_peri_device_2_xbar_main[7]}]
#set_resistance 0.300809  [get_nets {u_top_core_peri_device_2_xbar_main[7]}]
#set_load 2.0969  [get_nets {u_top_core_peri_device_2_xbar_main[8]}]
#set_resistance 0.314745  [get_nets {u_top_core_peri_device_2_xbar_main[8]}]
#set_load 2.05523  [get_nets {u_top_core_peri_device_2_xbar_main[9]}]
#set_resistance 0.310166  [get_nets {u_top_core_peri_device_2_xbar_main[9]}]
#set_load 2.04321  [get_nets {u_top_core_peri_device_2_xbar_main[10]}]
#set_resistance 0.309141  [get_nets {u_top_core_peri_device_2_xbar_main[10]}]
#set_load 1.54497  [get_nets {u_top_core_peri_device_2_xbar_main[11]}]
#set_resistance 0.235097  [get_nets {u_top_core_peri_device_2_xbar_main[11]}]
#set_load 1.56493  [get_nets {u_top_core_peri_device_2_xbar_main[12]}]
#set_resistance 0.23977  [get_nets {u_top_core_peri_device_2_xbar_main[12]}]
#set_load 2.49095  [get_nets {u_top_core_peri_device_2_xbar_main[13]}]
#set_resistance 0.384944  [get_nets {u_top_core_peri_device_2_xbar_main[13]}]
#set_load 2.49936  [get_nets {u_top_core_peri_device_2_xbar_main[14]}]
#set_resistance 0.385473  [get_nets {u_top_core_peri_device_2_xbar_main[14]}]
#set_load 2.5743  [get_nets {u_top_core_peri_device_2_xbar_main[15]}]
#set_resistance 0.396974  [get_nets {u_top_core_peri_device_2_xbar_main[15]}]
#set_load 2.21016  [get_nets {u_top_core_peri_device_2_xbar_main[16]}]
#set_resistance 0.338438  [get_nets {u_top_core_peri_device_2_xbar_main[16]}]
#set_load 1.589  [get_nets {u_top_core_peri_device_2_xbar_main[17]}]
#set_resistance 0.244249  [get_nets {u_top_core_peri_device_2_xbar_main[17]}]
#set_load 2.15729  [get_nets {u_top_core_peri_device_2_xbar_main[18]}]
#set_resistance 0.329301  [get_nets {u_top_core_peri_device_2_xbar_main[18]}]
#set_load 1.72861  [get_nets {u_top_core_peri_device_2_xbar_main[19]}]
#set_resistance 0.264121  [get_nets {u_top_core_peri_device_2_xbar_main[19]}]
#set_load 2.1804  [get_nets {u_top_core_peri_device_2_xbar_main[20]}]
#set_resistance 0.333905  [get_nets {u_top_core_peri_device_2_xbar_main[20]}]
#set_load 1.70227  [get_nets {u_top_core_peri_device_2_xbar_main[21]}]
#set_resistance 0.260701  [get_nets {u_top_core_peri_device_2_xbar_main[21]}]
#set_load 1.84228  [get_nets {u_top_core_peri_device_2_xbar_main[22]}]
#set_resistance 0.280713  [get_nets {u_top_core_peri_device_2_xbar_main[22]}]
#set_load 1.71249  [get_nets {u_top_core_peri_device_2_xbar_main[23]}]
#set_resistance 0.261922  [get_nets {u_top_core_peri_device_2_xbar_main[23]}]
#set_load 2.13701  [get_nets {u_top_core_peri_device_2_xbar_main[24]}]
#set_resistance 0.328135  [get_nets {u_top_core_peri_device_2_xbar_main[24]}]
#set_load 2.09924  [get_nets {u_top_core_peri_device_2_xbar_main[25]}]
#set_resistance 0.323491  [get_nets {u_top_core_peri_device_2_xbar_main[25]}]
#set_load 2.20784  [get_nets {u_top_core_peri_device_2_xbar_main[26]}]
#set_resistance 0.337908  [get_nets {u_top_core_peri_device_2_xbar_main[26]}]
#set_load 2.13348  [get_nets {u_top_core_peri_device_2_xbar_main[27]}]
#set_resistance 0.32688  [get_nets {u_top_core_peri_device_2_xbar_main[27]}]
#set_load 2.24801  [get_nets {u_top_core_peri_device_2_xbar_main[28]}]
#set_resistance 0.344012  [get_nets {u_top_core_peri_device_2_xbar_main[28]}]
#set_load 2.11319  [get_nets {u_top_core_peri_device_2_xbar_main[29]}]
#set_resistance 0.323711  [get_nets {u_top_core_peri_device_2_xbar_main[29]}]
#set_load 1.96954  [get_nets {u_top_core_peri_device_2_xbar_main[30]}]
#set_resistance 0.301908  [get_nets {u_top_core_peri_device_2_xbar_main[30]}]
#set_load 2.10974  [get_nets {u_top_core_peri_device_2_xbar_main[31]}]
#set_resistance 0.323263  [get_nets {u_top_core_peri_device_2_xbar_main[31]}]
#set_load 3.32152  [get_nets {u_top_core_xbar_main_2_peri_device[0]}]
#set_resistance 0.446062  [get_nets {u_top_core_xbar_main_2_peri_device[0]}]
#set_load 1.19007  [get_nets {u_top_core_xbar_main_2_peri_device[1]}]
#set_resistance 0.155591  [get_nets {u_top_core_xbar_main_2_peri_device[1]}]
#set_load 1.02948  [get_nets {u_top_core_xbar_main_2_peri_device[2]}]
#set_resistance 0.144696  [get_nets {u_top_core_xbar_main_2_peri_device[2]}]
#set_load 0.791511  [get_nets {u_top_core_xbar_main_2_peri_device[3]}]
#set_resistance 0.112097  [get_nets {u_top_core_xbar_main_2_peri_device[3]}]
#set_load 0.882068  [get_nets {u_top_core_xbar_main_2_peri_device[4]}]
#set_resistance 0.122376  [get_nets {u_top_core_xbar_main_2_peri_device[4]}]
#set_load 0.752499  [get_nets {u_top_core_xbar_main_2_peri_device[5]}]
#set_resistance 0.103622  [get_nets {u_top_core_xbar_main_2_peri_device[5]}]
#set_load 1.24412  [get_nets {u_top_core_xbar_main_2_peri_device[6]}]
#set_resistance 0.170227  [get_nets {u_top_core_xbar_main_2_peri_device[6]}]
#set_load 0.738223  [get_nets {u_top_core_xbar_main_2_peri_device[7]}]
#set_resistance 0.102846  [get_nets {u_top_core_xbar_main_2_peri_device[7]}]
#set_load 0.926264  [get_nets {u_top_core_xbar_main_2_peri_device[8]}]
#set_resistance 0.129761  [get_nets {u_top_core_xbar_main_2_peri_device[8]}]
#set_load 0.915201  [get_nets {u_top_core_xbar_main_2_peri_device[9]}]
#set_resistance 0.128232  [get_nets {u_top_core_xbar_main_2_peri_device[9]}]
#set_load 1.53587  [get_nets {u_top_core_xbar_main_2_peri_device[10]}]
#set_resistance 0.204517  [get_nets {u_top_core_xbar_main_2_peri_device[10]}]
#set_load 1.28458  [get_nets {u_top_core_xbar_main_2_peri_device[11]}]
#set_resistance 0.177959  [get_nets {u_top_core_xbar_main_2_peri_device[11]}]
#set_load 0.987654  [get_nets {u_top_core_xbar_main_2_peri_device[12]}]
#set_resistance 0.13852  [get_nets {u_top_core_xbar_main_2_peri_device[12]}]
#set_load 1.2102  [get_nets {u_top_core_xbar_main_2_peri_device[13]}]
#set_resistance 0.171072  [get_nets {u_top_core_xbar_main_2_peri_device[13]}]
#set_load 0.877143  [get_nets {u_top_core_xbar_main_2_peri_device[14]}]
#set_resistance 0.124273  [get_nets {u_top_core_xbar_main_2_peri_device[14]}]
#set_load 1.00611  [get_nets {u_top_core_xbar_main_2_peri_device[15]}]
#set_resistance 0.141499  [get_nets {u_top_core_xbar_main_2_peri_device[15]}]
#set_load 1.28637  [get_nets {u_top_core_xbar_main_2_peri_device[16]}]
#set_resistance 0.181105  [get_nets {u_top_core_xbar_main_2_peri_device[16]}]
#set_load 3.0205  [get_nets {u_top_core_xbar_main_2_peri_device[17]}]
#set_resistance 0.417565  [get_nets {u_top_core_xbar_main_2_peri_device[17]}]
#set_load 3.0007  [get_nets {u_top_core_xbar_main_2_peri_device[18]}]
#set_resistance 0.4182  [get_nets {u_top_core_xbar_main_2_peri_device[18]}]
#set_load 2.73848  [get_nets {u_top_core_xbar_main_2_peri_device[19]}]
#set_resistance 0.378931  [get_nets {u_top_core_xbar_main_2_peri_device[19]}]
#set_load 2.3054  [get_nets {u_top_core_xbar_main_2_peri_device[20]}]
#set_resistance 0.320782  [get_nets {u_top_core_xbar_main_2_peri_device[20]}]
#set_load 2.32606  [get_nets {u_top_core_xbar_main_2_peri_device[21]}]
#set_resistance 0.323708  [get_nets {u_top_core_xbar_main_2_peri_device[21]}]
#set_load 2.34061  [get_nets {u_top_core_xbar_main_2_peri_device[22]}]
#set_resistance 0.325642  [get_nets {u_top_core_xbar_main_2_peri_device[22]}]
#set_load 2.46681  [get_nets {u_top_core_xbar_main_2_peri_device[23]}]
#set_resistance 0.344144  [get_nets {u_top_core_xbar_main_2_peri_device[23]}]
#set_load 2.25036  [get_nets {u_top_core_xbar_main_2_peri_device[24]}]
#set_resistance 0.313464  [get_nets {u_top_core_xbar_main_2_peri_device[24]}]
#set_load 3.02194  [get_nets {u_top_core_xbar_main_2_peri_device[25]}]
#set_resistance 0.41816  [get_nets {u_top_core_xbar_main_2_peri_device[25]}]
#set_load 3.29401  [get_nets {u_top_core_xbar_main_2_peri_device[26]}]
#set_resistance 0.455602  [get_nets {u_top_core_xbar_main_2_peri_device[26]}]
#set_load 3.17304  [get_nets {u_top_core_xbar_main_2_peri_device[27]}]
#set_resistance 0.441057  [get_nets {u_top_core_xbar_main_2_peri_device[27]}]
#set_load 2.89432  [get_nets {u_top_core_xbar_main_2_peri_device[28]}]
#set_resistance 0.403864  [get_nets {u_top_core_xbar_main_2_peri_device[28]}]
#set_load 3.2219  [get_nets {u_top_core_xbar_main_2_peri_device[29]}]
#set_resistance 0.419714  [get_nets {u_top_core_xbar_main_2_peri_device[29]}]
#set_load 3.00088  [get_nets {u_top_core_xbar_main_2_peri_device[30]}]
#set_resistance 0.414298  [get_nets {u_top_core_xbar_main_2_peri_device[30]}]
#set_load 3.23096  [get_nets {u_top_core_xbar_main_2_peri_device[31]}]
#set_resistance 0.446372  [get_nets {u_top_core_xbar_main_2_peri_device[31]}]
#set_load 3.55253  [get_nets {u_top_core_xbar_main_2_peri_device[32]}]
#set_resistance 0.490485  [get_nets {u_top_core_xbar_main_2_peri_device[32]}]
#set_load 0.319241  [get_nets {u_top_core_xbar_main_2_peri_device[33]}]
#set_resistance 0.0473327  [get_nets {u_top_core_xbar_main_2_peri_device[33]}]
#set_load 0.19991  [get_nets {u_top_core_xbar_main_2_peri_device[34]}]
#set_resistance 0.0300451  [get_nets {u_top_core_xbar_main_2_peri_device[34]}]
#set_load 0.135998  [get_nets {u_top_core_xbar_main_2_peri_device[35]}]
#set_resistance 0.0209152  [get_nets {u_top_core_xbar_main_2_peri_device[35]}]
#set_load 0.0685434  [get_nets {u_top_core_xbar_main_2_peri_device[36]}]
#set_resistance 0.0105672  [get_nets {u_top_core_xbar_main_2_peri_device[36]}]
#set_load 1.83156  [get_nets {u_top_core_xbar_main_2_peri_device[37]}]
#set_resistance 0.218055  [get_nets {u_top_core_xbar_main_2_peri_device[37]}]
#set_load 1.95349  [get_nets {u_top_core_xbar_main_2_peri_device[38]}]
#set_resistance 0.224126  [get_nets {u_top_core_xbar_main_2_peri_device[38]}]
#set_load 1.75267  [get_nets {u_top_core_xbar_main_2_peri_device[39]}]
#set_resistance 0.208643  [get_nets {u_top_core_xbar_main_2_peri_device[39]}]
#set_load 1.76972  [get_nets {u_top_core_xbar_main_2_peri_device[40]}]
#set_resistance 0.222688  [get_nets {u_top_core_xbar_main_2_peri_device[40]}]
#set_load 0.411154  [get_nets {u_top_core_xbar_main_2_peri_device[41]}]
#set_resistance 0.0531672  [get_nets {u_top_core_xbar_main_2_peri_device[41]}]
#set_load 0.156137  [get_nets {u_top_core_xbar_main_2_peri_device[42]}]
#set_resistance 0.0233079  [get_nets {u_top_core_xbar_main_2_peri_device[42]}]
#set_load 0.476714  [get_nets {u_top_core_xbar_main_2_peri_device[43]}]
#set_resistance 0.0706251  [get_nets {u_top_core_xbar_main_2_peri_device[43]}]
#set_load 0.197859  [get_nets {u_top_core_xbar_main_2_peri_device[44]}]
#set_resistance 0.0298342  [get_nets {u_top_core_xbar_main_2_peri_device[44]}]
#set_load 0.0981344  [get_nets {u_top_core_xbar_main_2_peri_device[45]}]
#set_resistance 0.0141024  [get_nets {u_top_core_xbar_main_2_peri_device[45]}]
#set_load 0.147008  [get_nets {u_top_core_xbar_main_2_peri_device[46]}]
#set_resistance 0.0213266  [get_nets {u_top_core_xbar_main_2_peri_device[46]}]
#set_load 0.273821  [get_nets {u_top_core_xbar_main_2_peri_device[47]}]
#set_resistance 0.0399709  [get_nets {u_top_core_xbar_main_2_peri_device[47]}]
#set_load 0.148195  [get_nets {u_top_core_xbar_main_2_peri_device[48]}]
#set_resistance 0.0224825  [get_nets {u_top_core_xbar_main_2_peri_device[48]}]
#set_load 0.187665  [get_nets {u_top_core_xbar_main_2_peri_device[49]}]
#set_resistance 0.0275226  [get_nets {u_top_core_xbar_main_2_peri_device[49]}]
#set_load 0.0982203  [get_nets {u_top_core_xbar_main_2_peri_device[50]}]
#set_resistance 0.0144966  [get_nets {u_top_core_xbar_main_2_peri_device[50]}]
#set_load 0.161177  [get_nets {u_top_core_xbar_main_2_peri_device[51]}]
#set_resistance 0.0247751  [get_nets {u_top_core_xbar_main_2_peri_device[51]}]
#set_load 0.116094  [get_nets {u_top_core_xbar_main_2_peri_device[52]}]
#set_resistance 0.0167283  [get_nets {u_top_core_xbar_main_2_peri_device[52]}]
#set_load 0.931248  [get_nets {u_top_core_xbar_main_2_peri_device[53]}]
#set_resistance 0.124357  [get_nets {u_top_core_xbar_main_2_peri_device[53]}]
#set_load 2.34745  [get_nets {u_top_core_xbar_main_2_peri_device[54]}]
#set_resistance 0.343911  [get_nets {u_top_core_xbar_main_2_peri_device[54]}]
#set_load 1.22219  [get_nets {u_top_core_xbar_main_2_peri_device[55]}]
#set_resistance 0.163656  [get_nets {u_top_core_xbar_main_2_peri_device[55]}]
#set_load 0.0939737  [get_nets {u_top_core_xbar_main_2_peri_device[56]}]
#set_resistance 0.0136438  [get_nets {u_top_core_xbar_main_2_peri_device[56]}]
#set_load 0.912011  [get_nets {u_top_core_data_2_xbar_main[0]}]
#set_resistance 0.123684  [get_nets {u_top_core_data_2_xbar_main[0]}]
#set_load 1.03451  [get_nets {u_top_core_data_2_xbar_main[1]}]
#set_resistance 0.138423  [get_nets {u_top_core_data_2_xbar_main[1]}]
#set_load 1.05079  [get_nets {u_top_core_data_2_xbar_main[2]}]
#set_resistance 0.140895  [get_nets {u_top_core_data_2_xbar_main[2]}]
#set_load 1.03301  [get_nets {u_top_core_data_2_xbar_main[3]}]
#set_resistance 0.140004  [get_nets {u_top_core_data_2_xbar_main[3]}]
#set_load 0.855299  [get_nets {u_top_core_data_2_xbar_main[4]}]
#set_resistance 0.116918  [get_nets {u_top_core_data_2_xbar_main[4]}]
#set_load 0.790641  [get_nets {u_top_core_data_2_xbar_main[5]}]
#set_resistance 0.106694  [get_nets {u_top_core_data_2_xbar_main[5]}]
#set_load 0.877511  [get_nets {u_top_core_data_2_xbar_main[6]}]
#set_resistance 0.118349  [get_nets {u_top_core_data_2_xbar_main[6]}]
#set_load 0.923358  [get_nets {u_top_core_data_2_xbar_main[7]}]
#set_resistance 0.12488  [get_nets {u_top_core_data_2_xbar_main[7]}]
#set_load 1.03047  [get_nets {u_top_core_data_2_xbar_main[8]}]
#set_resistance 0.139251  [get_nets {u_top_core_data_2_xbar_main[8]}]
#set_load 0.916848  [get_nets {u_top_core_data_2_xbar_main[9]}]
#set_resistance 0.126059  [get_nets {u_top_core_data_2_xbar_main[9]}]
#set_load 1.46742  [get_nets {u_top_core_data_2_xbar_main[10]}]
#set_resistance 0.19884  [get_nets {u_top_core_data_2_xbar_main[10]}]
#set_load 1.02265  [get_nets {u_top_core_data_2_xbar_main[11]}]
#set_resistance 0.138245  [get_nets {u_top_core_data_2_xbar_main[11]}]
#set_load 1.26003  [get_nets {u_top_core_data_2_xbar_main[12]}]
#set_resistance 0.17365  [get_nets {u_top_core_data_2_xbar_main[12]}]
#set_load 0.902251  [get_nets {u_top_core_data_2_xbar_main[13]}]
#set_resistance 0.124513  [get_nets {u_top_core_data_2_xbar_main[13]}]
#set_load 0.617482  [get_nets {u_top_core_data_2_xbar_main[14]}]
#set_resistance 0.0859896  [get_nets {u_top_core_data_2_xbar_main[14]}]
#set_load 1.04388  [get_nets {u_top_core_data_2_xbar_main[15]}]
#set_resistance 0.145564  [get_nets {u_top_core_data_2_xbar_main[15]}]
#set_load 1.1134  [get_nets {u_top_core_data_2_xbar_main[16]}]
#set_resistance 0.152955  [get_nets {u_top_core_data_2_xbar_main[16]}]
#set_load 1.16308  [get_nets {u_top_core_data_2_xbar_main[17]}]
#set_resistance 0.161253  [get_nets {u_top_core_data_2_xbar_main[17]}]
#set_load 0.906803  [get_nets {u_top_core_data_2_xbar_main[18]}]
#set_resistance 0.124041  [get_nets {u_top_core_data_2_xbar_main[18]}]
#set_load 1.41209  [get_nets {u_top_core_data_2_xbar_main[19]}]
#set_resistance 0.193476  [get_nets {u_top_core_data_2_xbar_main[19]}]
#set_load 0.972862  [get_nets {u_top_core_data_2_xbar_main[20]}]
#set_resistance 0.133252  [get_nets {u_top_core_data_2_xbar_main[20]}]
#set_load 1.08913  [get_nets {u_top_core_data_2_xbar_main[21]}]
#set_resistance 0.149329  [get_nets {u_top_core_data_2_xbar_main[21]}]
#set_load 0.89882  [get_nets {u_top_core_data_2_xbar_main[22]}]
#set_resistance 0.122006  [get_nets {u_top_core_data_2_xbar_main[22]}]
#set_load 1.22693  [get_nets {u_top_core_data_2_xbar_main[23]}]
#set_resistance 0.168539  [get_nets {u_top_core_data_2_xbar_main[23]}]
#set_load 0.777329  [get_nets {u_top_core_data_2_xbar_main[24]}]
#set_resistance 0.103592  [get_nets {u_top_core_data_2_xbar_main[24]}]
#set_load 0.820435  [get_nets {u_top_core_data_2_xbar_main[25]}]
#set_resistance 0.109211  [get_nets {u_top_core_data_2_xbar_main[25]}]
#set_load 0.694837  [get_nets {u_top_core_data_2_xbar_main[26]}]
#set_resistance 0.0929259  [get_nets {u_top_core_data_2_xbar_main[26]}]
#set_load 0.887891  [get_nets {u_top_core_data_2_xbar_main[27]}]
#set_resistance 0.11856  [get_nets {u_top_core_data_2_xbar_main[27]}]
#set_load 0.776334  [get_nets {u_top_core_data_2_xbar_main[28]}]
#set_resistance 0.104143  [get_nets {u_top_core_data_2_xbar_main[28]}]
#set_load 0.796432  [get_nets {u_top_core_data_2_xbar_main[29]}]
#set_resistance 0.106428  [get_nets {u_top_core_data_2_xbar_main[29]}]
#set_load 0.827366  [get_nets {u_top_core_data_2_xbar_main[30]}]
#set_resistance 0.110588  [get_nets {u_top_core_data_2_xbar_main[30]}]
#set_load 0.697792  [get_nets {u_top_core_data_2_xbar_main[31]}]
#set_resistance 0.0933077  [get_nets {u_top_core_data_2_xbar_main[31]}]
#set_load 0.0444787  [get_nets {u_top_core_xbar_main_2_data[0]}]
#set_resistance 0.0065074  [get_nets {u_top_core_xbar_main_2_data[0]}]
#set_load 0.666729  [get_nets {u_top_core_xbar_main_2_data[1]}]
#set_resistance 0.102198  [get_nets {u_top_core_xbar_main_2_data[1]}]
#set_load 0.51749  [get_nets {u_top_core_xbar_main_2_data[2]}]
#set_resistance 0.0797916  [get_nets {u_top_core_xbar_main_2_data[2]}]
#set_load 0.424755  [get_nets {u_top_core_xbar_main_2_data[3]}]
#set_resistance 0.0651032  [get_nets {u_top_core_xbar_main_2_data[3]}]
#set_load 0.665607  [get_nets {u_top_core_xbar_main_2_data[4]}]
#set_resistance 0.10021  [get_nets {u_top_core_xbar_main_2_data[4]}]
#set_load 0.640501  [get_nets {u_top_core_xbar_main_2_data[5]}]
#set_resistance 0.0982231  [get_nets {u_top_core_xbar_main_2_data[5]}]
#set_load 0.584515  [get_nets {u_top_core_xbar_main_2_data[6]}]
#set_resistance 0.0902515  [get_nets {u_top_core_xbar_main_2_data[6]}]
#set_load 0.419449  [get_nets {u_top_core_xbar_main_2_data[7]}]
#set_resistance 0.0648138  [get_nets {u_top_core_xbar_main_2_data[7]}]
#set_load 0.873168  [get_nets {u_top_core_xbar_main_2_data[8]}]
#set_resistance 0.13126  [get_nets {u_top_core_xbar_main_2_data[8]}]
#set_load 0.259648  [get_nets {u_top_core_xbar_main_2_data[9]}]
#set_resistance 0.0399121  [get_nets {u_top_core_xbar_main_2_data[9]}]
#set_load 0.305474  [get_nets {u_top_core_xbar_main_2_data[10]}]
#set_resistance 0.0470573  [get_nets {u_top_core_xbar_main_2_data[10]}]
#set_load 0.294197  [get_nets {u_top_core_xbar_main_2_data[11]}]
#set_resistance 0.0445017  [get_nets {u_top_core_xbar_main_2_data[11]}]
#set_load 0.322857  [get_nets {u_top_core_xbar_main_2_data[12]}]
#set_resistance 0.049432  [get_nets {u_top_core_xbar_main_2_data[12]}]
#set_load 0.53675  [get_nets {u_top_core_xbar_main_2_data[13]}]
#set_resistance 0.0818043  [get_nets {u_top_core_xbar_main_2_data[13]}]
#set_load 0.483058  [get_nets {u_top_core_xbar_main_2_data[14]}]
#set_resistance 0.0729706  [get_nets {u_top_core_xbar_main_2_data[14]}]
#set_load 0.376653  [get_nets {u_top_core_xbar_main_2_data[15]}]
#set_resistance 0.0574889  [get_nets {u_top_core_xbar_main_2_data[15]}]
#set_load 0.376188  [get_nets {u_top_core_xbar_main_2_data[16]}]
#set_resistance 0.0581494  [get_nets {u_top_core_xbar_main_2_data[16]}]
#set_load 0.331924  [get_nets {u_top_core_xbar_main_2_data[17]}]
#set_resistance 0.0508403  [get_nets {u_top_core_xbar_main_2_data[17]}]
#set_load 0.412532  [get_nets {u_top_core_xbar_main_2_data[18]}]
#set_resistance 0.0629381  [get_nets {u_top_core_xbar_main_2_data[18]}]
#set_load 0.437986  [get_nets {u_top_core_xbar_main_2_data[19]}]
#set_resistance 0.0663783  [get_nets {u_top_core_xbar_main_2_data[19]}]
#set_load 0.540214  [get_nets {u_top_core_xbar_main_2_data[20]}]
#set_resistance 0.0809332  [get_nets {u_top_core_xbar_main_2_data[20]}]
#set_load 0.376112  [get_nets {u_top_core_xbar_main_2_data[21]}]
#set_resistance 0.0580264  [get_nets {u_top_core_xbar_main_2_data[21]}]
#set_load 0.577449  [get_nets {u_top_core_xbar_main_2_data[22]}]
#set_resistance 0.088672  [get_nets {u_top_core_xbar_main_2_data[22]}]
#set_load 0.600369  [get_nets {u_top_core_xbar_main_2_data[23]}]
#set_resistance 0.0910212  [get_nets {u_top_core_xbar_main_2_data[23]}]
#set_load 0.573592  [get_nets {u_top_core_xbar_main_2_data[24]}]
#set_resistance 0.0864562  [get_nets {u_top_core_xbar_main_2_data[24]}]
#set_load 0.78429  [get_nets {u_top_core_xbar_main_2_data[25]}]
#set_resistance 0.120704  [get_nets {u_top_core_xbar_main_2_data[25]}]
#set_load 0.644645  [get_nets {u_top_core_xbar_main_2_data[26]}]
#set_resistance 0.0995075  [get_nets {u_top_core_xbar_main_2_data[26]}]
#set_load 0.770157  [get_nets {u_top_core_xbar_main_2_data[27]}]
#set_resistance 0.11871  [get_nets {u_top_core_xbar_main_2_data[27]}]
#set_load 0.845542  [get_nets {u_top_core_xbar_main_2_data[28]}]
#set_resistance 0.129994  [get_nets {u_top_core_xbar_main_2_data[28]}]
#set_load 0.849467  [get_nets {u_top_core_xbar_main_2_data[29]}]
#set_resistance 0.130847  [get_nets {u_top_core_xbar_main_2_data[29]}]
#set_load 0.659967  [get_nets {u_top_core_xbar_main_2_data[30]}]
#set_resistance 0.101671  [get_nets {u_top_core_xbar_main_2_data[30]}]
#set_load 0.572361  [get_nets {u_top_core_xbar_main_2_data[31]}]
#set_resistance 0.0874391  [get_nets {u_top_core_xbar_main_2_data[31]}]
#set_load 0.616202  [get_nets {u_top_core_xbar_main_2_data[32]}]
#set_resistance 0.0952732  [get_nets {u_top_core_xbar_main_2_data[32]}]
#set_load 0.164928  [get_nets {u_top_core_xbar_main_2_data[33]}]
#set_resistance 0.024908  [get_nets {u_top_core_xbar_main_2_data[33]}]
#set_load 0.0560223  [get_nets {u_top_core_xbar_main_2_data[34]}]
#set_resistance 0.00849534  [get_nets {u_top_core_xbar_main_2_data[34]}]
#set_load 0.17752  [get_nets {u_top_core_xbar_main_2_data[35]}]
#set_resistance 0.0266962  [get_nets {u_top_core_xbar_main_2_data[35]}]
#set_load 0.196782  [get_nets {u_top_core_xbar_main_2_data[36]}]
#set_resistance 0.0303237  [get_nets {u_top_core_xbar_main_2_data[36]}]
#set_load 0.332748  [get_nets {u_top_core_xbar_main_2_data[37]}]
#set_resistance 0.0511835  [get_nets {u_top_core_xbar_main_2_data[37]}]
#set_load 0.278917  [get_nets {u_top_core_xbar_main_2_data[38]}]
#set_resistance 0.0427322  [get_nets {u_top_core_xbar_main_2_data[38]}]
#set_load 0.231517  [get_nets {u_top_core_xbar_main_2_data[39]}]
#set_resistance 0.0357942  [get_nets {u_top_core_xbar_main_2_data[39]}]
#set_load 0.381677  [get_nets {u_top_core_xbar_main_2_data[40]}]
#set_resistance 0.0581672  [get_nets {u_top_core_xbar_main_2_data[40]}]
#set_load 0.389172  [get_nets {u_top_core_xbar_main_2_data[41]}]
#set_resistance 0.0592711  [get_nets {u_top_core_xbar_main_2_data[41]}]
#set_load 0.288415  [get_nets {u_top_core_xbar_main_2_data[42]}]
#set_resistance 0.0433753  [get_nets {u_top_core_xbar_main_2_data[42]}]
#set_load 0.257823  [get_nets {u_top_core_xbar_main_2_data[43]}]
#set_resistance 0.0385482  [get_nets {u_top_core_xbar_main_2_data[43]}]
#set_load 0.242567  [get_nets {u_top_core_xbar_main_2_data[44]}]
#set_resistance 0.0365506  [get_nets {u_top_core_xbar_main_2_data[44]}]
#set_load 0.333453  [get_nets {u_top_core_xbar_main_2_data[45]}]
#set_resistance 0.0487781  [get_nets {u_top_core_xbar_main_2_data[45]}]
#set_load 0.434419  [get_nets {u_top_core_xbar_main_2_data[46]}]
#set_resistance 0.0642112  [get_nets {u_top_core_xbar_main_2_data[46]}]
#set_load 0.162613  [get_nets {u_top_core_xbar_main_2_data[47]}]
#set_resistance 0.0243711  [get_nets {u_top_core_xbar_main_2_data[47]}]
#set_load 0.098654  [get_nets {u_top_core_xbar_main_2_data[48]}]
#set_resistance 0.0143107  [get_nets {u_top_core_xbar_main_2_data[48]}]
#set_load 0.181929  [get_nets {u_top_core_xbar_main_2_data[49]}]
#set_resistance 0.0260447  [get_nets {u_top_core_xbar_main_2_data[49]}]
#set_load 0.125231  [get_nets {u_top_core_xbar_main_2_data[50]}]
#set_resistance 0.019289  [get_nets {u_top_core_xbar_main_2_data[50]}]
#set_load 2.07389  [get_nets {u_top_core_instr_2_xbar_main[0]}]
#set_resistance 0.24012  [get_nets {u_top_core_instr_2_xbar_main[0]}]
#set_load 1.61108  [get_nets {u_top_core_instr_2_xbar_main[1]}]
#set_resistance 0.210094  [get_nets {u_top_core_instr_2_xbar_main[1]}]
#set_load 1.73194  [get_nets {u_top_core_instr_2_xbar_main[2]}]
#set_resistance 0.217036  [get_nets {u_top_core_instr_2_xbar_main[2]}]
#set_load 1.79175  [get_nets {u_top_core_instr_2_xbar_main[3]}]
#set_resistance 0.220556  [get_nets {u_top_core_instr_2_xbar_main[3]}]
#set_load 2.03414  [get_nets {u_top_core_instr_2_xbar_main[4]}]
#set_resistance 0.249723  [get_nets {u_top_core_instr_2_xbar_main[4]}]
#set_load 1.98948  [get_nets {u_top_core_instr_2_xbar_main[5]}]
#set_resistance 0.245132  [get_nets {u_top_core_instr_2_xbar_main[5]}]
#set_load 1.74115  [get_nets {u_top_core_instr_2_xbar_main[6]}]
#set_resistance 0.216815  [get_nets {u_top_core_instr_2_xbar_main[6]}]
#set_load 2.17169  [get_nets {u_top_core_instr_2_xbar_main[7]}]
#set_resistance 0.26967  [get_nets {u_top_core_instr_2_xbar_main[7]}]
#set_load 1.9249  [get_nets {u_top_core_instr_2_xbar_main[8]}]
#set_resistance 0.238657  [get_nets {u_top_core_instr_2_xbar_main[8]}]
#set_load 1.77605  [get_nets {u_top_core_instr_2_xbar_main[9]}]
#set_resistance 0.219711  [get_nets {u_top_core_instr_2_xbar_main[9]}]
#set_load 2.15111  [get_nets {u_top_core_instr_2_xbar_main[10]}]
#set_resistance 0.263393  [get_nets {u_top_core_instr_2_xbar_main[10]}]
#set_load 1.7042  [get_nets {u_top_core_instr_2_xbar_main[11]}]
#set_resistance 0.212203  [get_nets {u_top_core_instr_2_xbar_main[11]}]
#set_load 1.66627  [get_nets {u_top_core_instr_2_xbar_main[12]}]
#set_resistance 0.207032  [get_nets {u_top_core_instr_2_xbar_main[12]}]
#set_load 1.83757  [get_nets {u_top_core_instr_2_xbar_main[13]}]
#set_resistance 0.229884  [get_nets {u_top_core_instr_2_xbar_main[13]}]
#set_load 1.98379  [get_nets {u_top_core_instr_2_xbar_main[14]}]
#set_resistance 0.247584  [get_nets {u_top_core_instr_2_xbar_main[14]}]
#set_load 1.95895  [get_nets {u_top_core_instr_2_xbar_main[15]}]
#set_resistance 0.244057  [get_nets {u_top_core_instr_2_xbar_main[15]}]
#set_load 1.9995  [get_nets {u_top_core_instr_2_xbar_main[16]}]
#set_resistance 0.245803  [get_nets {u_top_core_instr_2_xbar_main[16]}]
#set_load 2.22588  [get_nets {u_top_core_instr_2_xbar_main[17]}]
#set_resistance 0.272992  [get_nets {u_top_core_instr_2_xbar_main[17]}]
#set_load 2.68233  [get_nets {u_top_core_instr_2_xbar_main[18]}]
#set_resistance 0.316421  [get_nets {u_top_core_instr_2_xbar_main[18]}]
#set_load 2.19878  [get_nets {u_top_core_instr_2_xbar_main[19]}]
#set_resistance 0.270487  [get_nets {u_top_core_instr_2_xbar_main[19]}]
#set_load 2.90296  [get_nets {u_top_core_instr_2_xbar_main[20]}]
#set_resistance 0.343525  [get_nets {u_top_core_instr_2_xbar_main[20]}]
#set_load 2.75484  [get_nets {u_top_core_instr_2_xbar_main[21]}]
#set_resistance 0.328441  [get_nets {u_top_core_instr_2_xbar_main[21]}]
#set_load 3.58737  [get_nets {u_top_core_instr_2_xbar_main[22]}]
#set_resistance 0.427019  [get_nets {u_top_core_instr_2_xbar_main[22]}]
#set_load 3.49178  [get_nets {u_top_core_instr_2_xbar_main[23]}]
#set_resistance 0.41495  [get_nets {u_top_core_instr_2_xbar_main[23]}]
#set_load 3.48837  [get_nets {u_top_core_instr_2_xbar_main[24]}]
#set_resistance 0.415474  [get_nets {u_top_core_instr_2_xbar_main[24]}]
#set_load 3.35799  [get_nets {u_top_core_instr_2_xbar_main[25]}]
#set_resistance 0.400246  [get_nets {u_top_core_instr_2_xbar_main[25]}]
#set_load 3.67281  [get_nets {u_top_core_instr_2_xbar_main[26]}]
#set_resistance 0.433184  [get_nets {u_top_core_instr_2_xbar_main[26]}]
#set_load 3.84703  [get_nets {u_top_core_instr_2_xbar_main[27]}]
#set_resistance 0.452602  [get_nets {u_top_core_instr_2_xbar_main[27]}]
#set_load 3.74101  [get_nets {u_top_core_instr_2_xbar_main[28]}]
#set_resistance 0.443239  [get_nets {u_top_core_instr_2_xbar_main[28]}]
#set_load 3.82259  [get_nets {u_top_core_instr_2_xbar_main[29]}]
#set_resistance 0.452653  [get_nets {u_top_core_instr_2_xbar_main[29]}]
#set_load 3.83409  [get_nets {u_top_core_instr_2_xbar_main[30]}]
#set_resistance 0.454894  [get_nets {u_top_core_instr_2_xbar_main[30]}]
#set_load 2.46622  [get_nets {u_top_core_instr_2_xbar_main[31]}]
#set_resistance 0.291121  [get_nets {u_top_core_instr_2_xbar_main[31]}]
#set_load 0.579789  [get_nets {u_top_core_xbar_main_2_instr[0]}]
#set_resistance 0.0854615  [get_nets {u_top_core_xbar_main_2_instr[0]}]
#set_load 1.50205  [get_nets {u_top_core_xbar_main_2_instr[1]}]
#set_resistance 0.228943  [get_nets {u_top_core_xbar_main_2_instr[1]}]
#set_load 1.30758  [get_nets {u_top_core_xbar_main_2_instr[2]}]
#set_resistance 0.1974  [get_nets {u_top_core_xbar_main_2_instr[2]}]
#set_load 1.25111  [get_nets {u_top_core_xbar_main_2_instr[3]}]
#set_resistance 0.189583  [get_nets {u_top_core_xbar_main_2_instr[3]}]
#set_load 1.38693  [get_nets {u_top_core_xbar_main_2_instr[4]}]
#set_resistance 0.210388  [get_nets {u_top_core_xbar_main_2_instr[4]}]
#set_load 1.47755  [get_nets {u_top_core_xbar_main_2_instr[5]}]
#set_resistance 0.224484  [get_nets {u_top_core_xbar_main_2_instr[5]}]
#set_load 1.24346  [get_nets {u_top_core_xbar_main_2_instr[6]}]
#set_resistance 0.189423  [get_nets {u_top_core_xbar_main_2_instr[6]}]
#set_load 1.38608  [get_nets {u_top_core_xbar_main_2_instr[7]}]
#set_resistance 0.210261  [get_nets {u_top_core_xbar_main_2_instr[7]}]
#set_load 1.44321  [get_nets {u_top_core_xbar_main_2_instr[8]}]
#set_resistance 0.218883  [get_nets {u_top_core_xbar_main_2_instr[8]}]
#set_load 1.47016  [get_nets {u_top_core_xbar_main_2_instr[9]}]
#set_resistance 0.221068  [get_nets {u_top_core_xbar_main_2_instr[9]}]
#set_load 1.45308  [get_nets {u_top_core_xbar_main_2_instr[10]}]
#set_resistance 0.219883  [get_nets {u_top_core_xbar_main_2_instr[10]}]
#set_load 1.10523  [get_nets {u_top_core_xbar_main_2_instr[11]}]
#set_resistance 0.166374  [get_nets {u_top_core_xbar_main_2_instr[11]}]
#set_load 1.14168  [get_nets {u_top_core_xbar_main_2_instr[12]}]
#set_resistance 0.170701  [get_nets {u_top_core_xbar_main_2_instr[12]}]
#set_load 1.51862  [get_nets {u_top_core_xbar_main_2_instr[13]}]
#set_resistance 0.226833  [get_nets {u_top_core_xbar_main_2_instr[13]}]
#set_load 1.40026  [get_nets {u_top_core_xbar_main_2_instr[14]}]
#set_resistance 0.208612  [get_nets {u_top_core_xbar_main_2_instr[14]}]
#set_load 1.8228  [get_nets {u_top_core_xbar_main_2_instr[15]}]
#set_resistance 0.272075  [get_nets {u_top_core_xbar_main_2_instr[15]}]
#set_load 1.9253  [get_nets {u_top_core_xbar_main_2_instr[16]}]
#set_resistance 0.286438  [get_nets {u_top_core_xbar_main_2_instr[16]}]
#set_load 1.60381  [get_nets {u_top_core_xbar_main_2_instr[17]}]
#set_resistance 0.241539  [get_nets {u_top_core_xbar_main_2_instr[17]}]
#set_load 2.01377  [get_nets {u_top_core_xbar_main_2_instr[18]}]
#set_resistance 0.300601  [get_nets {u_top_core_xbar_main_2_instr[18]}]
#set_load 1.93365  [get_nets {u_top_core_xbar_main_2_instr[19]}]
#set_resistance 0.290874  [get_nets {u_top_core_xbar_main_2_instr[19]}]
#set_load 2.20852  [get_nets {u_top_core_xbar_main_2_instr[20]}]
#set_resistance 0.328519  [get_nets {u_top_core_xbar_main_2_instr[20]}]
#set_load 2.03745  [get_nets {u_top_core_xbar_main_2_instr[21]}]
#set_resistance 0.304686  [get_nets {u_top_core_xbar_main_2_instr[21]}]
#set_load 2.05816  [get_nets {u_top_core_xbar_main_2_instr[22]}]
#set_resistance 0.307614  [get_nets {u_top_core_xbar_main_2_instr[22]}]
#set_load 2.05748  [get_nets {u_top_core_xbar_main_2_instr[23]}]
#set_resistance 0.307085  [get_nets {u_top_core_xbar_main_2_instr[23]}]
#set_load 2.14832  [get_nets {u_top_core_xbar_main_2_instr[24]}]
#set_resistance 0.321211  [get_nets {u_top_core_xbar_main_2_instr[24]}]
#set_load 2.00333  [get_nets {u_top_core_xbar_main_2_instr[25]}]
#set_resistance 0.301032  [get_nets {u_top_core_xbar_main_2_instr[25]}]
#set_load 1.93263  [get_nets {u_top_core_xbar_main_2_instr[26]}]
#set_resistance 0.291456  [get_nets {u_top_core_xbar_main_2_instr[26]}]
#set_load 1.91055  [get_nets {u_top_core_xbar_main_2_instr[27]}]
#set_resistance 0.288316  [get_nets {u_top_core_xbar_main_2_instr[27]}]
#set_load 1.78886  [get_nets {u_top_core_xbar_main_2_instr[28]}]
#set_resistance 0.271755  [get_nets {u_top_core_xbar_main_2_instr[28]}]
#set_load 1.85345  [get_nets {u_top_core_xbar_main_2_instr[29]}]
#set_resistance 0.281112  [get_nets {u_top_core_xbar_main_2_instr[29]}]
#set_load 1.77673  [get_nets {u_top_core_xbar_main_2_instr[30]}]
#set_resistance 0.270416  [get_nets {u_top_core_xbar_main_2_instr[30]}]
#set_load 1.73805  [get_nets {u_top_core_xbar_main_2_instr[31]}]
#set_resistance 0.263007  [get_nets {u_top_core_xbar_main_2_instr[31]}]
#set_load 1.68525  [get_nets {u_top_core_xbar_main_2_instr[32]}]
#set_resistance 0.255965  [get_nets {u_top_core_xbar_main_2_instr[32]}]
#set_load 1.2178  [get_nets {u_top_core_xbar_main_2_instr[33]}]
#set_resistance 0.169077  [get_nets {u_top_core_xbar_main_2_instr[33]}]
#set_load 0.217039  [get_nets {u_top_core_xbar_main_2_instr[34]}]
#set_resistance 0.0319273  [get_nets {u_top_core_xbar_main_2_instr[34]}]
#set_load 0.998539  [get_nets {u_top_core_xbar_main_2_instr[35]}]
#set_resistance 0.138822  [get_nets {u_top_core_xbar_main_2_instr[35]}]
#set_load 1.13577  [get_nets {u_top_core_xbar_main_2_instr[36]}]
#set_resistance 0.170234  [get_nets {u_top_core_xbar_main_2_instr[36]}]
#set_load 0.643604  [get_nets {u_top_core_xbar_main_2_instr[37]}]
#set_resistance 0.0993867  [get_nets {u_top_core_xbar_main_2_instr[37]}]
#set_load 0.903803  [get_nets {u_top_core_xbar_main_2_instr[38]}]
#set_resistance 0.137886  [get_nets {u_top_core_xbar_main_2_instr[38]}]
#set_load 1.05978  [get_nets {u_top_core_xbar_main_2_instr[39]}]
#set_resistance 0.162415  [get_nets {u_top_core_xbar_main_2_instr[39]}]
#set_load 0.912229  [get_nets {u_top_core_xbar_main_2_instr[40]}]
#set_resistance 0.140214  [get_nets {u_top_core_xbar_main_2_instr[40]}]
#set_load 0.391755  [get_nets {u_top_core_xbar_main_2_instr[41]}]
#set_resistance 0.0603065  [get_nets {u_top_core_xbar_main_2_instr[41]}]
#set_load 0.563572  [get_nets {u_top_core_xbar_main_2_instr[42]}]
#set_resistance 0.0861904  [get_nets {u_top_core_xbar_main_2_instr[42]}]
#set_load 0.52529  [get_nets {u_top_core_xbar_main_2_instr[43]}]
#set_resistance 0.0800627  [get_nets {u_top_core_xbar_main_2_instr[43]}]
#set_load 0.265329  [get_nets {u_top_core_xbar_main_2_instr[44]}]
#set_resistance 0.0410142  [get_nets {u_top_core_xbar_main_2_instr[44]}]
#set_load 0.671798  [get_nets {u_top_core_xbar_main_2_instr[45]}]
#set_resistance 0.101884  [get_nets {u_top_core_xbar_main_2_instr[45]}]
#set_load 0.538454  [get_nets {u_top_core_xbar_main_2_instr[46]}]
#set_resistance 0.0821516  [get_nets {u_top_core_xbar_main_2_instr[46]}]
#set_load 0.242425  [get_nets {u_top_core_xbar_main_2_instr[47]}]
#set_resistance 0.0372289  [get_nets {u_top_core_xbar_main_2_instr[47]}]
#set_load 0.905649  [get_nets {u_top_core_xbar_main_2_instr[48]}]
#set_resistance 0.139182  [get_nets {u_top_core_xbar_main_2_instr[48]}]
#set_load 0.933627  [get_nets {u_top_core_xbar_main_2_instr[49]}]
#set_resistance 0.142715  [get_nets {u_top_core_xbar_main_2_instr[49]}]
#set_load 0.257715  [get_nets {u_top_core_xbar_main_2_instr[50]}]
#set_resistance 0.0389984  [get_nets {u_top_core_xbar_main_2_instr[50]}]
#set_load 1.14001  [get_nets {u_top_core_xbar_main_2_core[0]}]
#set_resistance 0.175796  [get_nets {u_top_core_xbar_main_2_core[0]}]
#set_load 0.223843  [get_nets {u_top_core_xbar_main_2_core[1]}]
#set_resistance 0.0336368  [get_nets {u_top_core_xbar_main_2_core[1]}]
#set_load 0.369188  [get_nets {u_top_core_xbar_main_2_core[2]}]
#set_resistance 0.0557624  [get_nets {u_top_core_xbar_main_2_core[2]}]
#set_load 0.339347  [get_nets {u_top_core_xbar_main_2_core[3]}]
#set_resistance 0.0500892  [get_nets {u_top_core_xbar_main_2_core[3]}]
#set_load 0.282661  [get_nets {u_top_core_xbar_main_2_core[4]}]
#set_resistance 0.0420947  [get_nets {u_top_core_xbar_main_2_core[4]}]
#set_load 0.29948  [get_nets {u_top_core_xbar_main_2_core[5]}]
#set_resistance 0.0447542  [get_nets {u_top_core_xbar_main_2_core[5]}]
#set_load 0.315639  [get_nets {u_top_core_xbar_main_2_core[6]}]
#set_resistance 0.0469592  [get_nets {u_top_core_xbar_main_2_core[6]}]
#set_load 0.390372  [get_nets {u_top_core_xbar_main_2_core[7]}]
#set_resistance 0.0586889  [get_nets {u_top_core_xbar_main_2_core[7]}]
#set_load 0.329537  [get_nets {u_top_core_xbar_main_2_core[8]}]
#set_resistance 0.0495887  [get_nets {u_top_core_xbar_main_2_core[8]}]
#set_load 0.284269  [get_nets {u_top_core_xbar_main_2_core[9]}]
#set_resistance 0.0425654  [get_nets {u_top_core_xbar_main_2_core[9]}]
#set_load 0.323699  [get_nets {u_top_core_xbar_main_2_core[10]}]
#set_resistance 0.0485178  [get_nets {u_top_core_xbar_main_2_core[10]}]
#set_load 0.335329  [get_nets {u_top_core_xbar_main_2_core[11]}]
#set_resistance 0.0504562  [get_nets {u_top_core_xbar_main_2_core[11]}]
#set_load 0.156312  [get_nets {u_top_core_xbar_main_2_core[12]}]
#set_resistance 0.0231349  [get_nets {u_top_core_xbar_main_2_core[12]}]
#set_load 0.0949921  [get_nets {u_top_core_xbar_main_2_core[13]}]
#set_resistance 0.0138695  [get_nets {u_top_core_xbar_main_2_core[13]}]
#set_load 0.133078  [get_nets {u_top_core_xbar_main_2_core[14]}]
#set_resistance 0.0191039  [get_nets {u_top_core_xbar_main_2_core[14]}]
#set_load 0.256372  [get_nets {u_top_core_xbar_main_2_core[15]}]
#set_resistance 0.037584  [get_nets {u_top_core_xbar_main_2_core[15]}]
#set_load 0.368261  [get_nets {u_top_core_xbar_main_2_core[16]}]
#set_resistance 0.0556783  [get_nets {u_top_core_xbar_main_2_core[16]}]
#set_load 0.297172  [get_nets {u_top_core_xbar_main_2_core[17]}]
#set_resistance 0.0449754  [get_nets {u_top_core_xbar_main_2_core[17]}]
#set_load 0.197887  [get_nets {u_top_core_xbar_main_2_core[18]}]
#set_resistance 0.0288727  [get_nets {u_top_core_xbar_main_2_core[18]}]
#set_load 0.369187  [get_nets {u_top_core_xbar_main_2_core[19]}]
#set_resistance 0.0556823  [get_nets {u_top_core_xbar_main_2_core[19]}]
#set_load 0.362873  [get_nets {u_top_core_xbar_main_2_core[20]}]
#set_resistance 0.0533552  [get_nets {u_top_core_xbar_main_2_core[20]}]
#set_load 0.458584  [get_nets {u_top_core_xbar_main_2_core[21]}]
#set_resistance 0.0679811  [get_nets {u_top_core_xbar_main_2_core[21]}]
#set_load 0.261403  [get_nets {u_top_core_xbar_main_2_core[22]}]
#set_resistance 0.0382747  [get_nets {u_top_core_xbar_main_2_core[22]}]
#set_load 0.402961  [get_nets {u_top_core_xbar_main_2_core[23]}]
#set_resistance 0.0610811  [get_nets {u_top_core_xbar_main_2_core[23]}]
#set_load 0.282685  [get_nets {u_top_core_xbar_main_2_core[24]}]
#set_resistance 0.0413365  [get_nets {u_top_core_xbar_main_2_core[24]}]
#set_load 0.102594  [get_nets {u_top_core_xbar_main_2_core[25]}]
#set_resistance 0.0153552  [get_nets {u_top_core_xbar_main_2_core[25]}]
#set_load 0.20333  [get_nets {u_top_core_xbar_main_2_core[26]}]
#set_resistance 0.0296918  [get_nets {u_top_core_xbar_main_2_core[26]}]
#set_load 0.183391  [get_nets {u_top_core_xbar_main_2_core[27]}]
#set_resistance 0.0262939  [get_nets {u_top_core_xbar_main_2_core[27]}]
#set_load 0.200009  [get_nets {u_top_core_xbar_main_2_core[28]}]
#set_resistance 0.0286457  [get_nets {u_top_core_xbar_main_2_core[28]}]
#set_load 0.143097  [get_nets {u_top_core_xbar_main_2_core[29]}]
#set_resistance 0.0206394  [get_nets {u_top_core_xbar_main_2_core[29]}]
#set_load 0.212492  [get_nets {u_top_core_xbar_main_2_core[30]}]
#set_resistance 0.0308903  [get_nets {u_top_core_xbar_main_2_core[30]}]
#set_load 0.169473  [get_nets {u_top_core_xbar_main_2_core[31]}]
#set_resistance 0.0243178  [get_nets {u_top_core_xbar_main_2_core[31]}]
#set_load 0.22122  [get_nets {u_top_core_xbar_main_2_core[32]}]
#set_resistance 0.0321207  [get_nets {u_top_core_xbar_main_2_core[32]}]
#set_load 0.13588  [get_nets {u_top_core_xbar_main_2_core[33]}]
#set_resistance 0.0194794  [get_nets {u_top_core_xbar_main_2_core[33]}]
#set_load 0.261723  [get_nets {u_top_core_xbar_main_2_core[34]}]
#set_resistance 0.0392292  [get_nets {u_top_core_xbar_main_2_core[34]}]
#set_load 0.147269  [get_nets {u_top_core_xbar_main_2_core[35]}]
#set_resistance 0.0213321  [get_nets {u_top_core_xbar_main_2_core[35]}]
#set_load 2.22798  [get_nets {u_top_core_xbar_main_2_core[36]}]
#set_resistance 0.30613  [get_nets {u_top_core_xbar_main_2_core[36]}]
#set_load 0.905378  [get_nets u_top_core_u_spi_device_tlul_rd_wr_sync]
#set_resistance 0.138437  [get_nets u_top_core_u_spi_device_tlul_rd_wr_sync]
#set_load 0.191097  [get_nets {u_top_core_u_spi_device_tlul_addr_sync[0]}]
#set_resistance 0.0281739  [get_nets {u_top_core_u_spi_device_tlul_addr_sync[0]}]
#set_load 0.542851  [get_nets {u_top_core_u_spi_device_tlul_addr_sync[1]}]
#set_resistance 0.0785664  [get_nets {u_top_core_u_spi_device_tlul_addr_sync[1]}]
#set_load 0.171657  [get_nets {u_top_core_u_spi_device_tlul_addr_sync[2]}]
#set_resistance 0.0259151  [get_nets {u_top_core_u_spi_device_tlul_addr_sync[2]}]
#set_load 0.511006  [get_nets {u_top_core_u_spi_device_tlul_addr_sync[3]}]
#set_resistance 0.0743895  [get_nets {u_top_core_u_spi_device_tlul_addr_sync[3]}]
#set_load 0.232819  [get_nets {u_top_core_u_spi_device_tlul_addr_sync[4]}]
#set_resistance 0.0350577  [get_nets {u_top_core_u_spi_device_tlul_addr_sync[4]}]
#set_load 0.584573  [get_nets {u_top_core_u_spi_device_tlul_addr_sync[5]}]
#set_resistance 0.0854501  [get_nets {u_top_core_u_spi_device_tlul_addr_sync[5]}]
#set_load 0.0842125  [get_nets {u_top_core_u_spi_device_tlul_addr_sync[6]}]
#set_resistance 0.0121139  [get_nets {u_top_core_u_spi_device_tlul_addr_sync[6]}]
#set_load 0.424425  [get_nets {u_top_core_u_spi_device_tlul_addr_sync[7]}]
#set_resistance 0.0607218  [get_nets {u_top_core_u_spi_device_tlul_addr_sync[7]}]
#set_load 0.203677  [get_nets {u_top_core_u_spi_device_tlul_addr_sync[8]}]
#set_resistance 0.0300484  [get_nets {u_top_core_u_spi_device_tlul_addr_sync[8]}]
#set_load 0.555431  [get_nets {u_top_core_u_spi_device_tlul_addr_sync[9]}]
#set_resistance 0.0804409  [get_nets {u_top_core_u_spi_device_tlul_addr_sync[9]}]
#set_load 0.0904547  [get_nets {u_top_core_u_spi_device_tlul_addr_sync[10]}]
#set_resistance 0.0137508  [get_nets {u_top_core_u_spi_device_tlul_addr_sync[10]}]
#set_load 0.389036  [get_nets {u_top_core_u_spi_device_tlul_addr_sync[11]}]
#set_resistance 0.0563931  [get_nets {u_top_core_u_spi_device_tlul_addr_sync[11]}]
#set_load 0.124887  [get_nets {u_top_core_u_spi_device_tlul_addr_sync[12]}]
#set_resistance 0.0187352  [get_nets {u_top_core_u_spi_device_tlul_addr_sync[12]}]
#set_load 0.476641  [get_nets {u_top_core_u_spi_device_tlul_addr_sync[13]}]
#set_resistance 0.0691276  [get_nets {u_top_core_u_spi_device_tlul_addr_sync[13]}]
#set_load 0.22244  [get_nets {u_top_core_u_spi_device_tlul_addr_sync[14]}]
#set_resistance 0.03258  [get_nets {u_top_core_u_spi_device_tlul_addr_sync[14]}]
#set_load 0.574194  [get_nets {u_top_core_u_spi_device_tlul_addr_sync[15]}]
#set_resistance 0.0829725  [get_nets {u_top_core_u_spi_device_tlul_addr_sync[15]}]
#set_load 0.101923  [get_nets {u_top_core_u_spi_device_tlul_addr_sync[16]}]
#set_resistance 0.0146049  [get_nets {u_top_core_u_spi_device_tlul_addr_sync[16]}]
#set_load 0.453677  [get_nets {u_top_core_u_spi_device_tlul_addr_sync[17]}]
#set_resistance 0.0649974  [get_nets {u_top_core_u_spi_device_tlul_addr_sync[17]}]
#set_load 0.0892247  [get_nets {u_top_core_u_spi_device_tlul_addr_sync[18]}]
#set_resistance 0.0128046  [get_nets {u_top_core_u_spi_device_tlul_addr_sync[18]}]
#set_load 0.433991  [get_nets {u_top_core_u_spi_device_tlul_addr_sync[19]}]
#set_resistance 0.0621166  [get_nets {u_top_core_u_spi_device_tlul_addr_sync[19]}]
#set_load 0.139171  [get_nets {u_top_core_u_spi_device_tlul_addr_sync[20]}]
#set_resistance 0.0204762  [get_nets {u_top_core_u_spi_device_tlul_addr_sync[20]}]
#set_load 0.478521  [get_nets {u_top_core_u_spi_device_tlul_addr_sync[21]}]
#set_resistance 0.0689506  [get_nets {u_top_core_u_spi_device_tlul_addr_sync[21]}]
#set_load 0.0915034  [get_nets {u_top_core_u_spi_device_tlul_addr_sync[22]}]
#set_resistance 0.0131197  [get_nets {u_top_core_u_spi_device_tlul_addr_sync[22]}]
#set_load 0.438154  [get_nets {u_top_core_u_spi_device_tlul_addr_sync[23]}]
#set_resistance 0.0627231  [get_nets {u_top_core_u_spi_device_tlul_addr_sync[23]}]
#set_load 0.0416612  [get_nets {u_top_core_u_spi_device_tlul_addr_sync[24]}]
#set_resistance 0.00623059  [get_nets {u_top_core_u_spi_device_tlul_addr_sync[24]}]
#set_load 0.38101  [get_nets {u_top_core_u_spi_device_tlul_addr_sync[25]}]
#set_resistance 0.054705  [get_nets {u_top_core_u_spi_device_tlul_addr_sync[25]}]
#set_load 0.124347  [get_nets {u_top_core_u_spi_device_tlul_addr_sync[26]}]
#set_resistance 0.0178428  [get_nets {u_top_core_u_spi_device_tlul_addr_sync[26]}]
#set_load 0.466758  [get_nets {u_top_core_u_spi_device_tlul_addr_sync[27]}]
#set_resistance 0.0667906  [get_nets {u_top_core_u_spi_device_tlul_addr_sync[27]}]
#set_load 0.123049  [get_nets {u_top_core_u_spi_device_tlul_addr_sync[28]}]
#set_resistance 0.0181725  [get_nets {u_top_core_u_spi_device_tlul_addr_sync[28]}]
#set_load 0.462398  [get_nets {u_top_core_u_spi_device_tlul_addr_sync[29]}]
#set_resistance 0.0666469  [get_nets {u_top_core_u_spi_device_tlul_addr_sync[29]}]
#set_load 0.114211  [get_nets {u_top_core_u_spi_device_tlul_addr_sync[30]}]
#set_resistance 0.0171334  [get_nets {u_top_core_u_spi_device_tlul_addr_sync[30]}]
#set_load 0.465965  [get_nets {u_top_core_u_spi_device_tlul_addr_sync[31]}]
#set_resistance 0.0675259  [get_nets {u_top_core_u_spi_device_tlul_addr_sync[31]}]
#set_load 4.74753  [get_nets {u_top_core_u_spi_device_tlul_fifo_data_tx[0]}]
#set_resistance 0.510144  [get_nets {u_top_core_u_spi_device_tlul_fifo_data_tx[0]}]
#set_load 5.2358  [get_nets {u_top_core_u_spi_device_tlul_fifo_data_tx[1]}]
#set_resistance 0.563489  [get_nets {u_top_core_u_spi_device_tlul_fifo_data_tx[1]}]
#set_load 6.43358  [get_nets {u_top_core_u_spi_device_tlul_fifo_data_tx[2]}]
#set_resistance 0.689673  [get_nets {u_top_core_u_spi_device_tlul_fifo_data_tx[2]}]
#set_load 6.54569  [get_nets {u_top_core_u_spi_device_tlul_fifo_data_tx[3]}]
#set_resistance 0.701692  [get_nets {u_top_core_u_spi_device_tlul_fifo_data_tx[3]}]
#set_load 6.25924  [get_nets {u_top_core_u_spi_device_tlul_fifo_data_tx[4]}]
#set_resistance 0.667221  [get_nets {u_top_core_u_spi_device_tlul_fifo_data_tx[4]}]
#set_load 6.16814  [get_nets {u_top_core_u_spi_device_tlul_fifo_data_tx[5]}]
#set_resistance 0.656498  [get_nets {u_top_core_u_spi_device_tlul_fifo_data_tx[5]}]
#set_load 3.9142  [get_nets {u_top_core_u_spi_device_tlul_fifo_data_tx[6]}]
#set_resistance 0.416387  [get_nets {u_top_core_u_spi_device_tlul_fifo_data_tx[6]}]
#set_load 4.23407  [get_nets {u_top_core_u_spi_device_tlul_fifo_data_tx[7]}]
#set_resistance 0.450333  [get_nets {u_top_core_u_spi_device_tlul_fifo_data_tx[7]}]
#set_load 3.00375  [get_nets {u_top_core_u_spi_device_tlul_fifo_data_tx[8]}]
#set_resistance 0.324308  [get_nets {u_top_core_u_spi_device_tlul_fifo_data_tx[8]}]
#set_load 3.19451  [get_nets {u_top_core_u_spi_device_tlul_fifo_data_tx[9]}]
#set_resistance 0.344409  [get_nets {u_top_core_u_spi_device_tlul_fifo_data_tx[9]}]
#set_load 2.50295  [get_nets {u_top_core_u_spi_device_tlul_fifo_data_tx[10]}]
#set_resistance 0.272476  [get_nets {u_top_core_u_spi_device_tlul_fifo_data_tx[10]}]
#set_load 2.70346  [get_nets {u_top_core_u_spi_device_tlul_fifo_data_tx[11]}]
#set_resistance 0.292086  [get_nets {u_top_core_u_spi_device_tlul_fifo_data_tx[11]}]
#set_load 4.33321  [get_nets {u_top_core_u_spi_device_tlul_fifo_data_tx[12]}]
#set_resistance 0.475391  [get_nets {u_top_core_u_spi_device_tlul_fifo_data_tx[12]}]
#set_load 4.70051  [get_nets {u_top_core_u_spi_device_tlul_fifo_data_tx[13]}]
#set_resistance 0.513792  [get_nets {u_top_core_u_spi_device_tlul_fifo_data_tx[13]}]
#set_load 5.41509  [get_nets {u_top_core_u_spi_device_tlul_fifo_data_tx[14]}]
#set_resistance 0.593477  [get_nets {u_top_core_u_spi_device_tlul_fifo_data_tx[14]}]
#set_load 5.81648  [get_nets {u_top_core_u_spi_device_tlul_fifo_data_tx[15]}]
#set_resistance 0.633231  [get_nets {u_top_core_u_spi_device_tlul_fifo_data_tx[15]}]
#set_load 7.29989  [get_nets {u_top_core_u_spi_device_tlul_fifo_data_tx[16]}]
#set_resistance 0.791312  [get_nets {u_top_core_u_spi_device_tlul_fifo_data_tx[16]}]
#set_load 7.40066  [get_nets {u_top_core_u_spi_device_tlul_fifo_data_tx[17]}]
#set_resistance 0.802981  [get_nets {u_top_core_u_spi_device_tlul_fifo_data_tx[17]}]
#set_load 8.06768  [get_nets {u_top_core_u_spi_device_tlul_fifo_data_tx[18]}]
#set_resistance 0.876268  [get_nets {u_top_core_u_spi_device_tlul_fifo_data_tx[18]}]
#set_load 7.7143  [get_nets {u_top_core_u_spi_device_tlul_fifo_data_tx[19]}]
#set_resistance 0.839261  [get_nets {u_top_core_u_spi_device_tlul_fifo_data_tx[19]}]
#set_load 6.95785  [get_nets {u_top_core_u_spi_device_tlul_fifo_data_tx[20]}]
#set_resistance 0.762865  [get_nets {u_top_core_u_spi_device_tlul_fifo_data_tx[20]}]
#set_load 6.76343  [get_nets {u_top_core_u_spi_device_tlul_fifo_data_tx[21]}]
#set_resistance 0.742413  [get_nets {u_top_core_u_spi_device_tlul_fifo_data_tx[21]}]
#set_load 6.20354  [get_nets {u_top_core_u_spi_device_tlul_fifo_data_tx[22]}]
#set_resistance 0.681596  [get_nets {u_top_core_u_spi_device_tlul_fifo_data_tx[22]}]
#set_load 6.06423  [get_nets {u_top_core_u_spi_device_tlul_fifo_data_tx[23]}]
#set_resistance 0.666129  [get_nets {u_top_core_u_spi_device_tlul_fifo_data_tx[23]}]
#set_load 8.90837  [get_nets {u_top_core_u_spi_device_tlul_fifo_data_tx[24]}]
#set_resistance 0.963769  [get_nets {u_top_core_u_spi_device_tlul_fifo_data_tx[24]}]
#set_load 9.08414  [get_nets {u_top_core_u_spi_device_tlul_fifo_data_tx[25]}]
#set_resistance 0.980456  [get_nets {u_top_core_u_spi_device_tlul_fifo_data_tx[25]}]
#set_load 8.35716  [get_nets {u_top_core_u_spi_device_tlul_fifo_data_tx[26]}]
#set_resistance 0.898537  [get_nets {u_top_core_u_spi_device_tlul_fifo_data_tx[26]}]
#set_load 8.66601  [get_nets {u_top_core_u_spi_device_tlul_fifo_data_tx[27]}]
#set_resistance 0.930985  [get_nets {u_top_core_u_spi_device_tlul_fifo_data_tx[27]}]
#set_load 7.45352  [get_nets {u_top_core_u_spi_device_tlul_fifo_data_tx[28]}]
#set_resistance 0.801985  [get_nets {u_top_core_u_spi_device_tlul_fifo_data_tx[28]}]
#set_load 7.81271  [get_nets {u_top_core_u_spi_device_tlul_fifo_data_tx[29]}]
#set_resistance 0.840431  [get_nets {u_top_core_u_spi_device_tlul_fifo_data_tx[29]}]
#set_load 6.74218  [get_nets {u_top_core_u_spi_device_tlul_fifo_data_tx[30]}]
#set_resistance 0.72831  [get_nets {u_top_core_u_spi_device_tlul_fifo_data_tx[30]}]
#set_load 6.70324  [get_nets {u_top_core_u_spi_device_tlul_fifo_data_tx[31]}]
#set_resistance 0.723489  [get_nets {u_top_core_u_spi_device_tlul_fifo_data_tx[31]}]
#set_load 0.89396  [get_nets u_top_core_u_spi_device_tlul_ctrl_data_tx_ready]
#set_resistance 0.134908  [get_nets u_top_core_u_spi_device_tlul_ctrl_data_tx_ready]
#set_load 2.46158  [get_nets {u_top_core_u_spi_device_tlul_ctrl_data_rx[2]}]
#set_resistance 0.210626  [get_nets {u_top_core_u_spi_device_tlul_ctrl_data_rx[2]}]
#set_load 2.40722  [get_nets {u_top_core_u_spi_device_tlul_ctrl_data_rx[3]}]
#set_resistance 0.206134  [get_nets {u_top_core_u_spi_device_tlul_ctrl_data_rx[3]}]
#set_load 3.74998  [get_nets {u_top_core_u_spi_device_tlul_ctrl_data_rx[4]}]
#set_resistance 0.326426  [get_nets {u_top_core_u_spi_device_tlul_ctrl_data_rx[4]}]
#set_load 3.22883  [get_nets {u_top_core_u_spi_device_tlul_ctrl_data_rx[5]}]
#set_resistance 0.283207  [get_nets {u_top_core_u_spi_device_tlul_ctrl_data_rx[5]}]
#set_load 6.03674  [get_nets {u_top_core_u_spi_device_tlul_ctrl_data_rx[8]}]
#set_resistance 0.631154  [get_nets {u_top_core_u_spi_device_tlul_ctrl_data_rx[8]}]
#set_load 6.03674  [get_nets {u_top_core_u_spi_device_tlul_ctrl_data_rx[9]}]
#set_resistance 0.631154  [get_nets {u_top_core_u_spi_device_tlul_ctrl_data_rx[9]}]
#set_load 7.49445  [get_nets {u_top_core_u_spi_device_tlul_ctrl_data_rx[10]}]
#set_resistance 0.781977  [get_nets {u_top_core_u_spi_device_tlul_ctrl_data_rx[10]}]
#set_load 7.49445  [get_nets {u_top_core_u_spi_device_tlul_ctrl_data_rx[11]}]
#set_resistance 0.781977  [get_nets {u_top_core_u_spi_device_tlul_ctrl_data_rx[11]}]
#set_load 6.3628  [get_nets {u_top_core_u_spi_device_tlul_ctrl_data_rx[12]}]
#set_resistance 0.665215  [get_nets {u_top_core_u_spi_device_tlul_ctrl_data_rx[12]}]
#set_load 6.37187  [get_nets {u_top_core_u_spi_device_tlul_ctrl_data_rx[13]}]
#set_resistance 0.666118  [get_nets {u_top_core_u_spi_device_tlul_ctrl_data_rx[13]}]
#set_load 4.90122  [get_nets {u_top_core_u_spi_device_tlul_ctrl_data_rx[14]}]
#set_resistance 0.511329  [get_nets {u_top_core_u_spi_device_tlul_ctrl_data_rx[14]}]
#set_load 4.89501  [get_nets {u_top_core_u_spi_device_tlul_ctrl_data_rx[15]}]
#set_resistance 0.510711  [get_nets {u_top_core_u_spi_device_tlul_ctrl_data_rx[15]}]
#set_load 5.9103  [get_nets {u_top_core_u_spi_device_tlul_ctrl_data_rx[16]}]
#set_resistance 0.616812  [get_nets {u_top_core_u_spi_device_tlul_ctrl_data_rx[16]}]
#set_load 6.49749  [get_nets {u_top_core_u_spi_device_tlul_ctrl_data_rx[17]}]
#set_resistance 0.675309  [get_nets {u_top_core_u_spi_device_tlul_ctrl_data_rx[17]}]
#set_load 6.34869  [get_nets {u_top_core_u_spi_device_tlul_ctrl_data_rx[18]}]
#set_resistance 0.662607  [get_nets {u_top_core_u_spi_device_tlul_ctrl_data_rx[18]}]
#set_load 5.75056  [get_nets {u_top_core_u_spi_device_tlul_ctrl_data_rx[19]}]
#set_resistance 0.603018  [get_nets {u_top_core_u_spi_device_tlul_ctrl_data_rx[19]}]
#set_load 7.36748  [get_nets {u_top_core_u_spi_device_tlul_ctrl_data_rx[20]}]
#set_resistance 0.765337  [get_nets {u_top_core_u_spi_device_tlul_ctrl_data_rx[20]}]
#set_load 7.28958  [get_nets {u_top_core_u_spi_device_tlul_ctrl_data_rx[21]}]
#set_resistance 0.757577  [get_nets {u_top_core_u_spi_device_tlul_ctrl_data_rx[21]}]
#set_load 7.11943  [get_nets {u_top_core_u_spi_device_tlul_ctrl_data_rx[22]}]
#set_resistance 0.742044  [get_nets {u_top_core_u_spi_device_tlul_ctrl_data_rx[22]}]
#set_load 7.93951  [get_nets {u_top_core_u_spi_device_tlul_ctrl_data_rx[23]}]
#set_resistance 0.823742  [get_nets {u_top_core_u_spi_device_tlul_ctrl_data_rx[23]}]
#set_load 6.71132  [get_nets {u_top_core_u_spi_device_tlul_ctrl_data_rx[24]}]
#set_resistance 0.692939  [get_nets {u_top_core_u_spi_device_tlul_ctrl_data_rx[24]}]
#set_load 6.00705  [get_nets {u_top_core_u_spi_device_tlul_ctrl_data_rx[25]}]
#set_resistance 0.622778  [get_nets {u_top_core_u_spi_device_tlul_ctrl_data_rx[25]}]
#set_load 5.66628  [get_nets {u_top_core_u_spi_device_tlul_ctrl_data_rx[26]}]
#set_resistance 0.581198  [get_nets {u_top_core_u_spi_device_tlul_ctrl_data_rx[26]}]
#set_load 5.75975  [get_nets {u_top_core_u_spi_device_tlul_ctrl_data_rx[27]}]
#set_resistance 0.59051  [get_nets {u_top_core_u_spi_device_tlul_ctrl_data_rx[27]}]
#set_load 4.69678  [get_nets {u_top_core_u_spi_device_tlul_ctrl_data_rx[28]}]
#set_resistance 0.478423  [get_nets {u_top_core_u_spi_device_tlul_ctrl_data_rx[28]}]
#set_load 4.18603  [get_nets {u_top_core_u_spi_device_tlul_ctrl_data_rx[29]}]
#set_resistance 0.42754  [get_nets {u_top_core_u_spi_device_tlul_ctrl_data_rx[29]}]
#set_load 5.18871  [get_nets {u_top_core_u_spi_device_tlul_ctrl_data_rx[30]}]
#set_resistance 0.536276  [get_nets {u_top_core_u_spi_device_tlul_ctrl_data_rx[30]}]
#set_load 4.94097  [get_nets {u_top_core_u_spi_device_tlul_ctrl_data_rx[31]}]
#set_resistance 0.511596  [get_nets {u_top_core_u_spi_device_tlul_ctrl_data_rx[31]}]
#set_load 3.68556  [get_nets u_top_core_u_spi_device_tlul_ctrl_addr_valid]
#set_resistance 0.541029  [get_nets u_top_core_u_spi_device_tlul_ctrl_addr_valid]
#set_load 0.352183  [get_nets u_top_core_u_spi_device_tlul_ctrl_rd_wr]
#set_resistance 0.0475218  [get_nets u_top_core_u_spi_device_tlul_ctrl_rd_wr]
#set_load 0.30597  [get_nets u_top_core_u_spi_device_tlul_tx_done]
#set_resistance 0.0460392  [get_nets u_top_core_u_spi_device_tlul_tx_done]
#set_load 18.3146  [get_nets u_top_core_u_spi_device_tlul_tx_data_valid]
#set_resistance 1.56882  [get_nets u_top_core_u_spi_device_tlul_tx_data_valid]
#set_load 0.150691  [get_nets {u_top_core_u_spi_device_tlul_tx_data[0]}]
#set_resistance 0.0220143  [get_nets {u_top_core_u_spi_device_tlul_tx_data[0]}]
#set_load 0.219079  [get_nets {u_top_core_u_spi_device_tlul_tx_data[1]}]
#set_resistance 0.0325079  [get_nets {u_top_core_u_spi_device_tlul_tx_data[1]}]
#set_load 0.261153  [get_nets {u_top_core_u_spi_device_tlul_tx_data[2]}]
#set_resistance 0.0398223  [get_nets {u_top_core_u_spi_device_tlul_tx_data[2]}]
#set_load 0.476485  [get_nets {u_top_core_u_spi_device_tlul_tx_data[3]}]
#set_resistance 0.0682343  [get_nets {u_top_core_u_spi_device_tlul_tx_data[3]}]
#set_load 1.00653  [get_nets {u_top_core_u_spi_device_tlul_tx_data[4]}]
#set_resistance 0.147189  [get_nets {u_top_core_u_spi_device_tlul_tx_data[4]}]
#set_load 1.72685  [get_nets {u_top_core_u_spi_device_tlul_tx_data[5]}]
#set_resistance 0.248766  [get_nets {u_top_core_u_spi_device_tlul_tx_data[5]}]
#set_load 0.368088  [get_nets {u_top_core_u_spi_device_tlul_tx_data[6]}]
#set_resistance 0.0544337  [get_nets {u_top_core_u_spi_device_tlul_tx_data[6]}]
#set_load 1.288  [get_nets {u_top_core_u_spi_device_tlul_tx_data[7]}]
#set_resistance 0.190285  [get_nets {u_top_core_u_spi_device_tlul_tx_data[7]}]
#set_load 0.748188  [get_nets {u_top_core_u_spi_device_tlul_tx_data[8]}]
#set_resistance 0.108648  [get_nets {u_top_core_u_spi_device_tlul_tx_data[8]}]
#set_load 0.301096  [get_nets {u_top_core_u_spi_device_tlul_tx_data[9]}]
#set_resistance 0.0439799  [get_nets {u_top_core_u_spi_device_tlul_tx_data[9]}]
#set_load 0.426916  [get_nets {u_top_core_u_spi_device_tlul_tx_data[10]}]
#set_resistance 0.0625156  [get_nets {u_top_core_u_spi_device_tlul_tx_data[10]}]
#set_load 0.385391  [get_nets {u_top_core_u_spi_device_tlul_tx_data[11]}]
#set_resistance 0.0574372  [get_nets {u_top_core_u_spi_device_tlul_tx_data[11]}]
#set_load 0.756048  [get_nets {u_top_core_u_spi_device_tlul_tx_data[12]}]
#set_resistance 0.111341  [get_nets {u_top_core_u_spi_device_tlul_tx_data[12]}]
#set_load 0.532743  [get_nets {u_top_core_u_spi_device_tlul_tx_data[13]}]
#set_resistance 0.0762915  [get_nets {u_top_core_u_spi_device_tlul_tx_data[13]}]
#set_load 0.298561  [get_nets {u_top_core_u_spi_device_tlul_tx_data[14]}]
#set_resistance 0.0457918  [get_nets {u_top_core_u_spi_device_tlul_tx_data[14]}]
#set_load 0.618611  [get_nets {u_top_core_u_spi_device_tlul_tx_data[15]}]
#set_resistance 0.0899793  [get_nets {u_top_core_u_spi_device_tlul_tx_data[15]}]
#set_load 1.73015  [get_nets {u_top_core_u_spi_device_tlul_tx_data[16]}]
#set_resistance 0.254878  [get_nets {u_top_core_u_spi_device_tlul_tx_data[16]}]
#set_load 2.19105  [get_nets {u_top_core_u_spi_device_tlul_tx_data[17]}]
#set_resistance 0.319667  [get_nets {u_top_core_u_spi_device_tlul_tx_data[17]}]
#set_load 1.85989  [get_nets {u_top_core_u_spi_device_tlul_tx_data[18]}]
#set_resistance 0.275882  [get_nets {u_top_core_u_spi_device_tlul_tx_data[18]}]
#set_load 2.0951  [get_nets {u_top_core_u_spi_device_tlul_tx_data[19]}]
#set_resistance 0.306373  [get_nets {u_top_core_u_spi_device_tlul_tx_data[19]}]
#set_load 0.635202  [get_nets {u_top_core_u_spi_device_tlul_tx_data[20]}]
#set_resistance 0.0965839  [get_nets {u_top_core_u_spi_device_tlul_tx_data[20]}]
#set_load 0.84809  [get_nets {u_top_core_u_spi_device_tlul_tx_data[21]}]
#set_resistance 0.126875  [get_nets {u_top_core_u_spi_device_tlul_tx_data[21]}]
#set_load 0.537537  [get_nets {u_top_core_u_spi_device_tlul_tx_data[22]}]
#set_resistance 0.0803109  [get_nets {u_top_core_u_spi_device_tlul_tx_data[22]}]
#set_load 0.36009  [get_nets {u_top_core_u_spi_device_tlul_tx_data[23]}]
#set_resistance 0.0556053  [get_nets {u_top_core_u_spi_device_tlul_tx_data[23]}]
#set_load 2.27861  [get_nets {u_top_core_u_spi_device_tlul_tx_data[24]}]
#set_resistance 0.337875  [get_nets {u_top_core_u_spi_device_tlul_tx_data[24]}]
#set_load 1.96969  [get_nets {u_top_core_u_spi_device_tlul_tx_data[25]}]
#set_resistance 0.293858  [get_nets {u_top_core_u_spi_device_tlul_tx_data[25]}]
#set_load 0.886483  [get_nets {u_top_core_u_spi_device_tlul_tx_data[26]}]
#set_resistance 0.129508  [get_nets {u_top_core_u_spi_device_tlul_tx_data[26]}]
#set_load 1.73738  [get_nets {u_top_core_u_spi_device_tlul_tx_data[27]}]
#set_resistance 0.255385  [get_nets {u_top_core_u_spi_device_tlul_tx_data[27]}]
#set_load 0.244548  [get_nets {u_top_core_u_spi_device_tlul_tx_data[28]}]
#set_resistance 0.0368849  [get_nets {u_top_core_u_spi_device_tlul_tx_data[28]}]
#set_load 0.792423  [get_nets {u_top_core_u_spi_device_tlul_tx_data[29]}]
#set_resistance 0.117652  [get_nets {u_top_core_u_spi_device_tlul_tx_data[29]}]
#set_load 0.533449  [get_nets {u_top_core_u_spi_device_tlul_tx_data[30]}]
#set_resistance 0.0807521  [get_nets {u_top_core_u_spi_device_tlul_tx_data[30]}]
#set_load 0.538545  [get_nets {u_top_core_u_spi_device_tlul_tx_data[31]}]
#set_resistance 0.0801976  [get_nets {u_top_core_u_spi_device_tlul_tx_data[31]}]
#set_load 0.597957  [get_nets u_top_core_u_spi_device_tlul_tx_counter_upd]
#set_resistance 0.0759868  [get_nets u_top_core_u_spi_device_tlul_tx_counter_upd]
#set_load 0.312306  [get_nets {u_top_core_u_spi_device_tlul_tx_counter[0]}]
#set_resistance 0.0450626  [get_nets {u_top_core_u_spi_device_tlul_tx_counter[0]}]
#set_load 0.168906  [get_nets {u_top_core_u_spi_device_tlul_tx_counter[1]}]
#set_resistance 0.0258168  [get_nets {u_top_core_u_spi_device_tlul_tx_counter[1]}]
#set_load 0.536504  [get_nets {u_top_core_u_spi_device_tlul_tx_counter[2]}]
#set_resistance 0.0775707  [get_nets {u_top_core_u_spi_device_tlul_tx_counter[2]}]
#set_load 0.229065  [get_nets {u_top_core_u_spi_device_tlul_tx_counter[3]}]
#set_resistance 0.0335504  [get_nets {u_top_core_u_spi_device_tlul_tx_counter[3]}]
#set_load 0.245323  [get_nets {u_top_core_u_spi_device_tlul_tx_counter[4]}]
#set_resistance 0.0358045  [get_nets {u_top_core_u_spi_device_tlul_tx_counter[4]}]
#set_load 0.129572  [get_nets {u_top_core_u_spi_device_tlul_tx_counter[5]}]
#set_resistance 0.0192356  [get_nets {u_top_core_u_spi_device_tlul_tx_counter[5]}]
#set_load 0.468921  [get_nets {u_top_core_u_spi_device_tlul_tx_counter[6]}]
#set_resistance 0.0677099  [get_nets {u_top_core_u_spi_device_tlul_tx_counter[6]}]
#set_load 0.131539  [get_nets {u_top_core_u_spi_device_tlul_tx_counter[7]}]
#set_resistance 0.0194897  [get_nets {u_top_core_u_spi_device_tlul_tx_counter[7]}]
#set_load 4.32463  [get_nets u_top_core_u_spi_device_tlul_en_quad]
#set_resistance 0.365394  [get_nets u_top_core_u_spi_device_tlul_en_quad]
#set_load 0.750879  [get_nets u_top_core_u_spi_device_tlul_u_rxreg_N60]
#set_resistance 0.109178  [get_nets u_top_core_u_spi_device_tlul_u_rxreg_N60]
#set_load 0.727867  [get_nets u_top_core_u_spi_device_tlul_u_rxreg_N59]
#set_resistance 0.10596  [get_nets u_top_core_u_spi_device_tlul_u_rxreg_N59]
#set_load 0.609994  [get_nets u_top_core_u_spi_device_tlul_u_rxreg_N58]
#set_resistance 0.0906778  [get_nets u_top_core_u_spi_device_tlul_u_rxreg_N58]
#set_load 1.09267  [get_nets u_top_core_u_spi_device_tlul_u_rxreg_N57]
#set_resistance 0.160087  [get_nets u_top_core_u_spi_device_tlul_u_rxreg_N57]
#set_load 0.361663  [get_nets u_top_core_u_spi_device_tlul_u_rxreg_N56]
#set_resistance 0.0526925  [get_nets u_top_core_u_spi_device_tlul_u_rxreg_N56]
#set_load 0.379285  [get_nets u_top_core_u_spi_device_tlul_u_rxreg_N55]
#set_resistance 0.0581297  [get_nets u_top_core_u_spi_device_tlul_u_rxreg_N55]
#set_load 1.23719  [get_nets u_top_core_u_spi_device_tlul_u_rxreg_N54]
#set_resistance 0.179348  [get_nets u_top_core_u_spi_device_tlul_u_rxreg_N54]
#set_load 0.154158  [get_nets u_top_core_u_spi_device_tlul_u_rxreg_N53]
#set_resistance 0.0230661  [get_nets u_top_core_u_spi_device_tlul_u_rxreg_N53]
#set_load 1.55241  [get_nets u_top_core_u_spi_device_tlul_u_rxreg_N52]
#set_resistance 0.224928  [get_nets u_top_core_u_spi_device_tlul_u_rxreg_N52]
#set_load 1.41008  [get_nets u_top_core_u_spi_device_tlul_u_rxreg_N51]
#set_resistance 0.201902  [get_nets u_top_core_u_spi_device_tlul_u_rxreg_N51]
#set_load 0.433286  [get_nets u_top_core_u_spi_device_tlul_u_rxreg_N50]
#set_resistance 0.0650582  [get_nets u_top_core_u_spi_device_tlul_u_rxreg_N50]
#set_load 1.74065  [get_nets u_top_core_u_spi_device_tlul_u_rxreg_N49]
#set_resistance 0.255093  [get_nets u_top_core_u_spi_device_tlul_u_rxreg_N49]
#set_load 1.49883  [get_nets u_top_core_u_spi_device_tlul_u_rxreg_N48]
#set_resistance 0.215003  [get_nets u_top_core_u_spi_device_tlul_u_rxreg_N48]
#set_load 0.110065  [get_nets u_top_core_u_spi_device_tlul_u_rxreg_N47]
#set_resistance 0.0159168  [get_nets u_top_core_u_spi_device_tlul_u_rxreg_N47]
#set_load 1.23988  [get_nets u_top_core_u_spi_device_tlul_u_rxreg_N46]
#set_resistance 0.182072  [get_nets u_top_core_u_spi_device_tlul_u_rxreg_N46]
#set_load 1.12457  [get_nets u_top_core_u_spi_device_tlul_u_rxreg_N45]
#set_resistance 0.163413  [get_nets u_top_core_u_spi_device_tlul_u_rxreg_N45]
#set_load 0.133333  [get_nets u_top_core_u_spi_device_tlul_u_rxreg_N44]
#set_resistance 0.0204531  [get_nets u_top_core_u_spi_device_tlul_u_rxreg_N44]
#set_load 1.31732  [get_nets u_top_core_u_spi_device_tlul_u_rxreg_N43]
#set_resistance 0.194917  [get_nets u_top_core_u_spi_device_tlul_u_rxreg_N43]
#set_load 0.714929  [get_nets u_top_core_u_spi_device_tlul_u_rxreg_N42]
#set_resistance 0.105257  [get_nets u_top_core_u_spi_device_tlul_u_rxreg_N42]
#set_load 0.738316  [get_nets u_top_core_u_spi_device_tlul_u_rxreg_N41]
#set_resistance 0.10893  [get_nets u_top_core_u_spi_device_tlul_u_rxreg_N41]
#set_load 0.490693  [get_nets u_top_core_u_spi_device_tlul_u_rxreg_N40]
#set_resistance 0.0726812  [get_nets u_top_core_u_spi_device_tlul_u_rxreg_N40]
#set_load 1.43256  [get_nets u_top_core_u_spi_device_tlul_u_rxreg_N39]
#set_resistance 0.211974  [get_nets u_top_core_u_spi_device_tlul_u_rxreg_N39]
#set_load 0.430299  [get_nets u_top_core_u_spi_device_tlul_u_rxreg_N38]
#set_resistance 0.0617864  [get_nets u_top_core_u_spi_device_tlul_u_rxreg_N38]
#set_load 0.544829  [get_nets u_top_core_u_spi_device_tlul_u_rxreg_N37]
#set_resistance 0.0808544  [get_nets u_top_core_u_spi_device_tlul_u_rxreg_N37]
#set_load 0.414558  [get_nets u_top_core_u_spi_device_tlul_u_rxreg_N36]
#set_resistance 0.0604125  [get_nets u_top_core_u_spi_device_tlul_u_rxreg_N36]
#set_load 0.522054  [get_nets u_top_core_u_spi_device_tlul_u_rxreg_N35]
#set_resistance 0.0761444  [get_nets u_top_core_u_spi_device_tlul_u_rxreg_N35]
#set_load 0.33199  [get_nets u_top_core_u_spi_device_tlul_u_rxreg_N34]
#set_resistance 0.0492623  [get_nets u_top_core_u_spi_device_tlul_u_rxreg_N34]
#set_load 0.25288  [get_nets u_top_core_u_spi_device_tlul_u_rxreg_N33]
#set_resistance 0.0366925  [get_nets u_top_core_u_spi_device_tlul_u_rxreg_N33]
#set_load 0.250086  [get_nets u_top_core_u_spi_device_tlul_u_rxreg_N32]
#set_resistance 0.0374819  [get_nets u_top_core_u_spi_device_tlul_u_rxreg_N32]
#set_load 0.498651  [get_nets u_top_core_u_spi_device_tlul_u_rxreg_N31]
#set_resistance 0.0731615  [get_nets u_top_core_u_spi_device_tlul_u_rxreg_N31]
#set_load 0.508865  [get_nets u_top_core_u_spi_device_tlul_u_rxreg_N30]
#set_resistance 0.0760956  [get_nets u_top_core_u_spi_device_tlul_u_rxreg_N30]
#set_load 0.616877  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_data_int[0]}]
#set_resistance 0.0842652  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_data_int[0]}]
#set_load 0.48398  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_data_int[1]}]
#set_resistance 0.0722905  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_data_int[1]}]
#set_load 0.543788  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_data_int[2]}]
#set_resistance 0.0735352  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_data_int[2]}]
#set_load 0.636431  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_data_int[3]}]
#set_resistance 0.0857754  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_data_int[3]}]
#set_load 0.491527  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_data_int[4]}]
#set_resistance 0.070972  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_data_int[4]}]
#set_load 0.617728  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_data_int[5]}]
#set_resistance 0.0840414  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_data_int[5]}]
#set_load 0.271611  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_data_int[6]}]
#set_resistance 0.037024  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_data_int[6]}]
#set_load 0.787733  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_data_int[7]}]
#set_resistance 0.107175  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_data_int[7]}]
#set_load 1.04353  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_data_int[8]}]
#set_resistance 0.152974  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_data_int[8]}]
#set_load 1.07433  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_data_int[9]}]
#set_resistance 0.157813  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_data_int[9]}]
#set_load 1.42278  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_data_int[10]}]
#set_resistance 0.196066  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_data_int[10]}]
#set_load 0.909876  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_data_int[11]}]
#set_resistance 0.131992  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_data_int[11]}]
#set_load 0.232072  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_data_int[12]}]
#set_resistance 0.0344184  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_data_int[12]}]
#set_load 1.42999  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_data_int[13]}]
#set_resistance 0.194478  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_data_int[13]}]
#set_load 0.783357  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_data_int[14]}]
#set_resistance 0.105076  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_data_int[14]}]
#set_load 1.01435  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_data_int[15]}]
#set_resistance 0.148409  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_data_int[15]}]
#set_load 1.34434  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_data_int[16]}]
#set_resistance 0.182956  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_data_int[16]}]
#set_load 0.93017  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_data_int[17]}]
#set_resistance 0.123928  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_data_int[17]}]
#set_load 0.242937  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_data_int[18]}]
#set_resistance 0.0366545  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_data_int[18]}]
#set_load 2.08435  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_data_int[19]}]
#set_resistance 0.278353  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_data_int[19]}]
#set_load 0.901432  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_data_int[20]}]
#set_resistance 0.12004  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_data_int[20]}]
#set_load 0.532065  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_data_int[21]}]
#set_resistance 0.0763116  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_data_int[21]}]
#set_load 1.72247  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_data_int[22]}]
#set_resistance 0.231296  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_data_int[22]}]
#set_load 1.46362  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_data_int[23]}]
#set_resistance 0.195674  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_data_int[23]}]
#set_load 0.375899  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_data_int[24]}]
#set_resistance 0.055845  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_data_int[24]}]
#set_load 1.58431  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_data_int[25]}]
#set_resistance 0.211748  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_data_int[25]}]
#set_load 0.74642  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_data_int[26]}]
#set_resistance 0.108436  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_data_int[26]}]
#set_load 0.73818  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_data_int[27]}]
#set_resistance 0.107766  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_data_int[27]}]
#set_load 1.11321  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_data_int[28]}]
#set_resistance 0.16312  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_data_int[28]}]
#set_load 0.600615  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_data_int[29]}]
#set_resistance 0.0873657  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_data_int[29]}]
#set_load 0.535544  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_data_int[30]}]
#set_resistance 0.0784975  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_data_int[30]}]
#set_load 0.844617  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_data_int[31]}]
#set_resistance 0.122625  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_data_int[31]}]
#set_load 0.306559  [get_nets u_top_core_u_spi_device_tlul_u_rxreg_N29]
#set_resistance 0.0461426  [get_nets u_top_core_u_spi_device_tlul_u_rxreg_N29]
#set_load 0.267377  [get_nets u_top_core_u_spi_device_tlul_u_rxreg_N28]
#set_resistance 0.0408984  [get_nets u_top_core_u_spi_device_tlul_u_rxreg_N28]
#set_load 0.150488  [get_nets u_top_core_u_spi_device_tlul_u_rxreg_N27]
#set_resistance 0.0226188  [get_nets u_top_core_u_spi_device_tlul_u_rxreg_N27]
#set_load 0.321342  [get_nets u_top_core_u_spi_device_tlul_u_rxreg_N26]
#set_resistance 0.0486097  [get_nets u_top_core_u_spi_device_tlul_u_rxreg_N26]
#set_load 0.230916  [get_nets u_top_core_u_spi_device_tlul_u_rxreg_N25]
#set_resistance 0.0350683  [get_nets u_top_core_u_spi_device_tlul_u_rxreg_N25]
#set_load 0.290477  [get_nets u_top_core_u_spi_device_tlul_u_rxreg_N24]
#set_resistance 0.0447448  [get_nets u_top_core_u_spi_device_tlul_u_rxreg_N24]
#set_load 0.178058  [get_nets u_top_core_u_spi_device_tlul_u_rxreg_N23]
#set_resistance 0.0264176  [get_nets u_top_core_u_spi_device_tlul_u_rxreg_N23]
#set_load 0.390083  [get_nets u_top_core_u_spi_device_tlul_u_rxreg_N22]
#set_resistance 0.0577651  [get_nets u_top_core_u_spi_device_tlul_u_rxreg_N22]
#set_load 0.326306  [get_nets u_top_core_u_spi_device_tlul_u_rxreg_N9]
#set_resistance 0.0477289  [get_nets u_top_core_u_spi_device_tlul_u_rxreg_N9]
#set_load 0.607018  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_counter[0]}]
#set_resistance 0.0696161  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_counter[0]}]
#set_load 1.09754  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_counter[1]}]
#set_resistance 0.132252  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_counter[1]}]
#set_load 0.550785  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_counter[2]}]
#set_resistance 0.0713383  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_counter[2]}]
#set_load 0.985586  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_counter[3]}]
#set_resistance 0.125073  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_counter[3]}]
#set_load 0.719709  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_counter[4]}]
#set_resistance 0.0984305  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_counter[4]}]
#set_load 0.920701  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_counter[5]}]
#set_resistance 0.117028  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_counter[5]}]
#set_load 0.591303  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_counter[6]}]
#set_resistance 0.0808946  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_counter[6]}]
#set_load 0.746642  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_counter[7]}]
#set_resistance 0.0952795  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_counter[7]}]
#set_load 0.230647  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_counter_trgt_next[0]}]
#set_resistance 0.0352292  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_counter_trgt_next[0]}]
#set_load 0.658951  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_counter_trgt_next[1]}]
#set_resistance 0.0958124  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_counter_trgt_next[1]}]
#set_load 0.655686  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_counter_trgt_next[2]}]
#set_resistance 0.0947108  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_counter_trgt_next[2]}]
#set_load 0.334228  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_counter_trgt_next[3]}]
#set_resistance 0.0489858  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_counter_trgt_next[3]}]
#set_load 0.444432  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_counter_trgt_next[4]}]
#set_resistance 0.0643661  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_counter_trgt_next[4]}]
#set_load 0.614775  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_counter_trgt_next[5]}]
#set_resistance 0.0895632  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_counter_trgt_next[5]}]
#set_load 0.373302  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_counter_trgt_next[6]}]
#set_resistance 0.0551301  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_counter_trgt_next[6]}]
#set_load 0.604797  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_counter_trgt_next[7]}]
#set_resistance 0.0873065  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_counter_trgt_next[7]}]
#set_load 0.353001  [get_nets u_top_core_u_spi_device_tlul_u_rxreg_N7]
#set_resistance 0.0491286  [get_nets u_top_core_u_spi_device_tlul_u_rxreg_N7]
#set_load 0.226901  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_counter_trgt[0]}]
#set_resistance 0.0350471  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_counter_trgt[0]}]
#set_load 0.410438  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_counter_trgt[1]}]
#set_resistance 0.0614023  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_counter_trgt[1]}]
#set_load 0.738398  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_counter_trgt[2]}]
#set_resistance 0.108197  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_counter_trgt[2]}]
#set_load 0.627928  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_counter_trgt[3]}]
#set_resistance 0.0924903  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_counter_trgt[3]}]
#set_load 0.666842  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_counter_trgt[4]}]
#set_resistance 0.0982651  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_counter_trgt[4]}]
#set_load 0.439537  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_counter_trgt[5]}]
#set_resistance 0.0654317  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_counter_trgt[5]}]
#set_load 0.801815  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_counter_trgt[6]}]
#set_resistance 0.117623  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_counter_trgt[6]}]
#set_load 0.37789  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_counter_trgt[7]}]
#set_resistance 0.0574428  [get_nets {u_top_core_u_spi_device_tlul_u_rxreg_counter_trgt[7]}]
#set_load 0.362335  [get_nets u_top_core_u_spi_device_tlul_u_txreg_N65]
#set_resistance 0.0521547  [get_nets u_top_core_u_spi_device_tlul_u_txreg_N65]
#set_load 0.554055  [get_nets u_top_core_u_spi_device_tlul_u_txreg_N64]
#set_resistance 0.0816707  [get_nets u_top_core_u_spi_device_tlul_u_txreg_N64]
#set_load 0.242283  [get_nets u_top_core_u_spi_device_tlul_u_txreg_N63]
#set_resistance 0.0353864  [get_nets u_top_core_u_spi_device_tlul_u_txreg_N63]
#set_load 0.224442  [get_nets u_top_core_u_spi_device_tlul_u_txreg_N62]
#set_resistance 0.0328465  [get_nets u_top_core_u_spi_device_tlul_u_txreg_N62]
#set_load 0.416213  [get_nets u_top_core_u_spi_device_tlul_u_txreg_N61]
#set_resistance 0.0618138  [get_nets u_top_core_u_spi_device_tlul_u_txreg_N61]
#set_load 0.485398  [get_nets u_top_core_u_spi_device_tlul_u_txreg_N60]
#set_resistance 0.0721576  [get_nets u_top_core_u_spi_device_tlul_u_txreg_N60]
#set_load 0.208501  [get_nets u_top_core_u_spi_device_tlul_u_txreg_N59]
#set_resistance 0.0312326  [get_nets u_top_core_u_spi_device_tlul_u_txreg_N59]
#set_load 0.658233  [get_nets u_top_core_u_spi_device_tlul_u_txreg_N58]
#set_resistance 0.0955553  [get_nets u_top_core_u_spi_device_tlul_u_txreg_N58]
#set_load 0.561073  [get_nets u_top_core_u_spi_device_tlul_u_txreg_N57]
#set_resistance 0.0803289  [get_nets u_top_core_u_spi_device_tlul_u_txreg_N57]
#set_load 0.568659  [get_nets u_top_core_u_spi_device_tlul_u_txreg_N56]
#set_resistance 0.0824495  [get_nets u_top_core_u_spi_device_tlul_u_txreg_N56]
#set_load 0.213512  [get_nets u_top_core_u_spi_device_tlul_u_txreg_N55]
#set_resistance 0.0311098  [get_nets u_top_core_u_spi_device_tlul_u_txreg_N55]
#set_load 0.280968  [get_nets u_top_core_u_spi_device_tlul_u_txreg_N54]
#set_resistance 0.0406072  [get_nets u_top_core_u_spi_device_tlul_u_txreg_N54]
#set_load 0.164718  [get_nets u_top_core_u_spi_device_tlul_u_txreg_N53]
#set_resistance 0.0244524  [get_nets u_top_core_u_spi_device_tlul_u_txreg_N53]
#set_load 0.386634  [get_nets u_top_core_u_spi_device_tlul_u_txreg_N52]
#set_resistance 0.0577486  [get_nets u_top_core_u_spi_device_tlul_u_txreg_N52]
#set_load 0.0755857  [get_nets u_top_core_u_spi_device_tlul_u_txreg_N51]
#set_resistance 0.0116537  [get_nets u_top_core_u_spi_device_tlul_u_txreg_N51]
#set_load 0.240096  [get_nets u_top_core_u_spi_device_tlul_u_txreg_N50]
#set_resistance 0.0359833  [get_nets u_top_core_u_spi_device_tlul_u_txreg_N50]
#set_load 0.297117  [get_nets u_top_core_u_spi_device_tlul_u_txreg_N49]
#set_resistance 0.0441928  [get_nets u_top_core_u_spi_device_tlul_u_txreg_N49]
#set_load 0.249674  [get_nets u_top_core_u_spi_device_tlul_u_txreg_N48]
#set_resistance 0.0381423  [get_nets u_top_core_u_spi_device_tlul_u_txreg_N48]
#set_load 0.25837  [get_nets u_top_core_u_spi_device_tlul_u_txreg_N47]
#set_resistance 0.0391756  [get_nets u_top_core_u_spi_device_tlul_u_txreg_N47]
#set_load 0.224801  [get_nets u_top_core_u_spi_device_tlul_u_txreg_N46]
#set_resistance 0.0343248  [get_nets u_top_core_u_spi_device_tlul_u_txreg_N46]
#set_load 0.133547  [get_nets u_top_core_u_spi_device_tlul_u_txreg_N45]
#set_resistance 0.0201321  [get_nets u_top_core_u_spi_device_tlul_u_txreg_N45]
#set_load 0.0680407  [get_nets u_top_core_u_spi_device_tlul_u_txreg_N44]
#set_resistance 0.0103959  [get_nets u_top_core_u_spi_device_tlul_u_txreg_N44]
#set_load 0.270439  [get_nets u_top_core_u_spi_device_tlul_u_txreg_N43]
#set_resistance 0.039566  [get_nets u_top_core_u_spi_device_tlul_u_txreg_N43]
#set_load 0.764696  [get_nets u_top_core_u_spi_device_tlul_u_txreg_N42]
#set_resistance 0.110501  [get_nets u_top_core_u_spi_device_tlul_u_txreg_N42]
#set_load 0.377922  [get_nets u_top_core_u_spi_device_tlul_u_txreg_N41]
#set_resistance 0.0561052  [get_nets u_top_core_u_spi_device_tlul_u_txreg_N41]
#set_load 0.42941  [get_nets u_top_core_u_spi_device_tlul_u_txreg_N40]
#set_resistance 0.0647655  [get_nets u_top_core_u_spi_device_tlul_u_txreg_N40]
#set_load 0.398338  [get_nets u_top_core_u_spi_device_tlul_u_txreg_N39]
#set_resistance 0.0602785  [get_nets u_top_core_u_spi_device_tlul_u_txreg_N39]
#set_load 0.450419  [get_nets u_top_core_u_spi_device_tlul_u_txreg_N38]
#set_resistance 0.0677786  [get_nets u_top_core_u_spi_device_tlul_u_txreg_N38]
#set_load 0.0213831  [get_nets u_top_core_u_spi_device_tlul_u_txreg_N37]
#set_resistance 0.00317253  [get_nets u_top_core_u_spi_device_tlul_u_txreg_N37]
#set_load 0.287821  [get_nets u_top_core_u_spi_device_tlul_u_txreg_N36]
#set_resistance 0.0437526  [get_nets u_top_core_u_spi_device_tlul_u_txreg_N36]
#set_load 0.156528  [get_nets u_top_core_u_spi_device_tlul_u_txreg_N35]
#set_resistance 0.0237508  [get_nets u_top_core_u_spi_device_tlul_u_txreg_N35]
#set_load 0.181758  [get_nets u_top_core_u_spi_device_tlul_u_txreg_N34]
#set_resistance 0.0280605  [get_nets u_top_core_u_spi_device_tlul_u_txreg_N34]
#set_load 0.119967  [get_nets u_top_core_u_spi_device_tlul_u_txreg_N31]
#set_resistance 0.0180196  [get_nets u_top_core_u_spi_device_tlul_u_txreg_N31]
#set_load 0.208219  [get_nets u_top_core_u_spi_device_tlul_u_txreg_N30]
#set_resistance 0.0307464  [get_nets u_top_core_u_spi_device_tlul_u_txreg_N30]
#set_load 0.146343  [get_nets u_top_core_u_spi_device_tlul_u_txreg_N29]
#set_resistance 0.0221294  [get_nets u_top_core_u_spi_device_tlul_u_txreg_N29]
#set_load 0.482923  [get_nets u_top_core_u_spi_device_tlul_u_txreg_N28]
#set_resistance 0.0715102  [get_nets u_top_core_u_spi_device_tlul_u_txreg_N28]
#set_load 0.0988769  [get_nets u_top_core_u_spi_device_tlul_u_txreg_N27]
#set_resistance 0.0146491  [get_nets u_top_core_u_spi_device_tlul_u_txreg_N27]
#set_load 0.219671  [get_nets u_top_core_u_spi_device_tlul_u_txreg_N26]
#set_resistance 0.0334433  [get_nets u_top_core_u_spi_device_tlul_u_txreg_N26]
#set_load 0.238017  [get_nets u_top_core_u_spi_device_tlul_u_txreg_N25]
#set_resistance 0.036204  [get_nets u_top_core_u_spi_device_tlul_u_txreg_N25]
#set_load 0.321615  [get_nets u_top_core_u_spi_device_tlul_u_txreg_N24]
#set_resistance 0.0481406  [get_nets u_top_core_u_spi_device_tlul_u_txreg_N24]
#set_load 3.56134  [get_nets u_top_core_u_spi_device_tlul_u_txreg_N11]
#set_resistance 0.472561  [get_nets u_top_core_u_spi_device_tlul_u_txreg_N11]
#set_load 0.116941  [get_nets u_top_core_u_spi_device_tlul_u_txreg_running]
#set_resistance 0.0173242  [get_nets u_top_core_u_spi_device_tlul_u_txreg_running]
#set_load 0.189608  [get_nets u_top_core_u_spi_device_tlul_u_txreg_N10]
#set_resistance 0.027518  [get_nets u_top_core_u_spi_device_tlul_u_txreg_N10]
#set_load 0.7132  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_counter[0]}]
#set_resistance 0.0923531  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_counter[0]}]
#set_load 0.895537  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_counter[1]}]
#set_resistance 0.120978  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_counter[1]}]
#set_load 0.211015  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_counter[2]}]
#set_resistance 0.0316273  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_counter[2]}]
#set_load 0.823834  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_counter[3]}]
#set_resistance 0.113592  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_counter[3]}]
#set_load 0.594504  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_counter[4]}]
#set_resistance 0.0886376  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_counter[4]}]
#set_load 0.943141  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_counter[5]}]
#set_resistance 0.128275  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_counter[5]}]
#set_load 0.227212  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_counter[6]}]
#set_resistance 0.0337582  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_counter[6]}]
#set_load 0.682003  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_counter[7]}]
#set_resistance 0.0870183  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_counter[7]}]
#set_load 0.4495  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_counter_trgt[0]}]
#set_resistance 0.0649457  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_counter_trgt[0]}]
#set_load 0.152543  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_counter_trgt[1]}]
#set_resistance 0.0219359  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_counter_trgt[1]}]
#set_load 0.345026  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_counter_trgt[2]}]
#set_resistance 0.051105  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_counter_trgt[2]}]
#set_load 0.312323  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_counter_trgt[3]}]
#set_resistance 0.046548  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_counter_trgt[3]}]
#set_load 0.645112  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_counter_trgt[4]}]
#set_resistance 0.0949948  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_counter_trgt[4]}]
#set_load 0.255408  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_counter_trgt[5]}]
#set_resistance 0.0375802  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_counter_trgt[5]}]
#set_load 0.586681  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_counter_trgt[6]}]
#set_resistance 0.0847548  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_counter_trgt[6]}]
#set_load 0.204314  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_counter_trgt[7]}]
#set_resistance 0.0300346  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_counter_trgt[7]}]
#set_load 0.568721  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_data_int[0]}]
#set_resistance 0.0844154  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_data_int[0]}]
#set_load 0.410055  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_data_int[1]}]
#set_resistance 0.0602075  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_data_int[1]}]
#set_load 0.407693  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_data_int[2]}]
#set_resistance 0.0587956  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_data_int[2]}]
#set_load 0.488744  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_data_int[3]}]
#set_resistance 0.0709663  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_data_int[3]}]
#set_load 0.264705  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_data_int[4]}]
#set_resistance 0.0402391  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_data_int[4]}]
#set_load 0.902061  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_data_int[5]}]
#set_resistance 0.130685  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_data_int[5]}]
#set_load 0.680711  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_data_int[6]}]
#set_resistance 0.0987868  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_data_int[6]}]
#set_load 1.02971  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_data_int[7]}]
#set_resistance 0.149734  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_data_int[7]}]
#set_load 0.758022  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_data_int[8]}]
#set_resistance 0.114819  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_data_int[8]}]
#set_load 0.812841  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_data_int[9]}]
#set_resistance 0.122004  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_data_int[9]}]
#set_load 0.734657  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_data_int[10]}]
#set_resistance 0.112205  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_data_int[10]}]
#set_load 0.585018  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_data_int[11]}]
#set_resistance 0.0876371  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_data_int[11]}]
#set_load 0.70121  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_data_int[12]}]
#set_resistance 0.107342  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_data_int[12]}]
#set_load 0.926814  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_data_int[13]}]
#set_resistance 0.139569  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_data_int[13]}]
#set_load 0.7437  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_data_int[14]}]
#set_resistance 0.1119  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_data_int[14]}]
#set_load 0.78868  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_data_int[15]}]
#set_resistance 0.119719  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_data_int[15]}]
#set_load 0.433872  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_data_int[16]}]
#set_resistance 0.0637132  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_data_int[16]}]
#set_load 0.168637  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_data_int[17]}]
#set_resistance 0.0253182  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_data_int[17]}]
#set_load 0.441907  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_data_int[18]}]
#set_resistance 0.0647111  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_data_int[18]}]
#set_load 0.416384  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_data_int[19]}]
#set_resistance 0.0616593  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_data_int[19]}]
#set_load 0.986396  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_data_int[20]}]
#set_resistance 0.14776  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_data_int[20]}]
#set_load 1.63283  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_data_int[21]}]
#set_resistance 0.23959  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_data_int[21]}]
#set_load 1.09527  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_data_int[22]}]
#set_resistance 0.161443  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_data_int[22]}]
#set_load 0.914038  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_data_int[23]}]
#set_resistance 0.135587  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_data_int[23]}]
#set_load 0.797436  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_data_int[24]}]
#set_resistance 0.1196  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_data_int[24]}]
#set_load 0.554222  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_data_int[25]}]
#set_resistance 0.0833714  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_data_int[25]}]
#set_load 0.308767  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_data_int[26]}]
#set_resistance 0.0459524  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_data_int[26]}]
#set_load 0.608935  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_data_int[27]}]
#set_resistance 0.0908837  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_data_int[27]}]
#set_load 8.33006  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_data_int[28]}]
#set_resistance 1.26853  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_data_int[28]}]
#set_load 8.16463  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_data_int[29]}]
#set_resistance 1.24333  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_data_int[29]}]
#set_load 7.89521  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_data_int[30]}]
#set_resistance 1.20273  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_data_int[30]}]
#set_load 7.62084  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_data_int[31]}]
#set_resistance 1.16447  [get_nets {u_top_core_u_spi_device_tlul_u_txreg_data_int[31]}]
#set_load 0.136053  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_N205]
#set_resistance 0.0202186  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_N205]
#set_load 0.13538  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_N204]
#set_resistance 0.0201154  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_N204]
#set_load 0.835507  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_N203]
#set_resistance 0.121143  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_N203]
#set_load 0.599609  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_N202]
#set_resistance 0.0904375  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_N202]
#set_load 0.168162  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_N201]
#set_resistance 0.0248633  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_N201]
#set_load 0.647432  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_N200]
#set_resistance 0.0982867  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_N200]
#set_load 0.118367  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_N199]
#set_resistance 0.0175118  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_N199]
#set_load 2.15084  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_N198]
#set_resistance 0.31662  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_N198]
#set_load 0.131231  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_N197]
#set_resistance 0.0192563  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_N197]
#set_load 0.131097  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_N196]
#set_resistance 0.0202612  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_N196]
#set_load 0.105289  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_N195]
#set_resistance 0.01562  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_N195]
#set_load 0.65054  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_N194]
#set_resistance 0.0940574  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_N194]
#set_load 0.112162  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_N193]
#set_resistance 0.0165651  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_N193]
#set_load 0.730285  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_N192]
#set_resistance 0.108401  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_N192]
#set_load 0.120793  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_N191]
#set_resistance 0.0180977  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_N191]
#set_load 1.38735  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_N190]
#set_resistance 0.201906  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_N190]
#set_load 0.446036  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_N189]
#set_resistance 0.0684424  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_N189]
#set_load 0.591715  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_N188]
#set_resistance 0.0869986  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_N188]
#set_load 0.117557  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_N187]
#set_resistance 0.0175631  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_N187]
#set_load 0.335561  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_N186]
#set_resistance 0.0488409  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_N186]
#set_load 0.90249  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_N185]
#set_resistance 0.136342  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_N185]
#set_load 0.145267  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_N184]
#set_resistance 0.0215403  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_N184]
#set_load 0.556267  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_N183]
#set_resistance 0.0818935  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_N183]
#set_load 1.29828  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_N182]
#set_resistance 0.19545  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_N182]
#set_load 0.252471  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_N181]
#set_resistance 0.0387582  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_N181]
#set_load 0.460286  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_N180]
#set_resistance 0.0667567  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_N180]
#set_load 0.163921  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_N179]
#set_resistance 0.0243865  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_N179]
#set_load 0.405797  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_N178]
#set_resistance 0.0619002  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_N178]
#set_load 0.0355601  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_N177]
#set_resistance 0.00517886  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_N177]
#set_load 0.401475  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_N176]
#set_resistance 0.0606779  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_N176]
#set_load 0.134874  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_N175]
#set_resistance 0.020129  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_N175]
#set_load 0.346042  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_N174]
#set_resistance 0.0523599  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_N174]
#set_load 0.643949  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_N163]
#set_resistance 0.0941101  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_N163]
#set_load 6.78299  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_tx_done_reg]
#set_resistance 0.967089  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_tx_done_reg]
#set_load 0.39225  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_state[0]}]
#set_resistance 0.0432533  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_state[0]}]
#set_load 0.722467  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_state[1]}]
#set_resistance 0.0905342  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_state[1]}]
#set_load 0.353135  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_state[2]}]
#set_resistance 0.0387866  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_state[2]}]
#set_load 0.353395  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_state_next[0]}]
#set_resistance 0.0522746  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_state_next[0]}]
#set_load 0.752743  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_state_next[1]}]
#set_resistance 0.109931  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_state_next[1]}]
#set_load 0.497901  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_state_next[2]}]
#set_resistance 0.0749137  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_state_next[2]}]
#set_load 0.393415  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_tx_data_valid_next]
#set_resistance 0.0597232  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_tx_data_valid_next]
#set_load 6.13912  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_ctrl_data_tx_ready_next]
#set_resistance 0.947196  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_ctrl_data_tx_ready_next]
#set_load 1.0471  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_sample_CMD]
#set_resistance 0.128898  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_sample_CMD]
#set_load 5.51845  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_sample_ADDR]
#set_resistance 0.631811  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_sample_ADDR]
#set_load 6.4901  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_tx_counter_upd_next]
#set_resistance 0.999846  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_tx_counter_upd_next]
#set_load 6.53775  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_tx_counter_next_3_]
#set_resistance 1.00594  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_tx_counter_next_3_]
#set_load 0.398477  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_s_dummy_cycles[0]}]
#set_resistance 0.0586203  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_s_dummy_cycles[0]}]
#set_load 1.28085  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_s_dummy_cycles[1]}]
#set_resistance 0.18571  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_s_dummy_cycles[1]}]
#set_load 0.450437  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_s_dummy_cycles[2]}]
#set_resistance 0.0684997  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_s_dummy_cycles[2]}]
#set_load 1.19778  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_s_dummy_cycles[3]}]
#set_resistance 0.174524  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_s_dummy_cycles[3]}]
#set_load 1.12963  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_s_dummy_cycles[4]}]
#set_resistance 0.16541  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_s_dummy_cycles[4]}]
#set_load 0.510745  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_s_dummy_cycles[5]}]
#set_resistance 0.0753454  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_s_dummy_cycles[5]}]
#set_load 1.74661  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_s_dummy_cycles[6]}]
#set_resistance 0.251726  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_s_dummy_cycles[6]}]
#set_load 1.90288  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_s_dummy_cycles[7]}]
#set_resistance 0.276532  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_s_dummy_cycles[7]}]
#set_load 0.157065  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_cmd_reg[0]}]
#set_resistance 0.0229729  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_cmd_reg[0]}]
#set_load 0.491784  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_cmd_reg[1]}]
#set_resistance 0.0707372  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_cmd_reg[1]}]
#set_load 0.287543  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_cmd_reg[2]}]
#set_resistance 0.0425515  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_cmd_reg[2]}]
#set_load 0.487767  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_cmd_reg[3]}]
#set_resistance 0.0711844  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_cmd_reg[3]}]
#set_load 0.205899  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_cmd_reg[4]}]
#set_resistance 0.030265  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_cmd_reg[4]}]
#set_load 0.453969  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_cmd_reg[5]}]
#set_resistance 0.0657363  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_cmd_reg[5]}]
#set_load 0.269233  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_cmd_reg[6]}]
#set_resistance 0.0392668  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_cmd_reg[6]}]
#set_load 0.699457  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_cmd_reg[7]}]
#set_resistance 0.100813  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_cmd_reg[7]}]
#set_load 0.590261  [get_nets u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_N61]
#set_resistance 0.0873102  [get_nets u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_N61]
#set_load 6.68088  [get_nets u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_we]
#set_resistance 0.832326  [get_nets u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_we]
#set_load 0.843917  [get_nets {u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_state[0]}]
#set_resistance 0.108595  [get_nets {u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_state[0]}]
#set_load 1.09614  [get_nets {u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_state[1]}]
#set_resistance 0.138959  [get_nets {u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_state[1]}]
#set_load 0.411557  [get_nets {u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_next[0]}]
#set_resistance 0.0595013  [get_nets {u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_next[0]}]
#set_load 0.233311  [get_nets {u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_next[1]}]
#set_resistance 0.0348654  [get_nets {u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_next[1]}]
#set_load 0.857474  [get_nets {u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_next[2]}]
#set_resistance 0.125479  [get_nets {u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_next[2]}]
#set_load 0.189016  [get_nets {u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_next[3]}]
#set_resistance 0.0286719  [get_nets {u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_next[3]}]
#set_load 0.960649  [get_nets {u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_next[4]}]
#set_resistance 0.141893  [get_nets {u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_next[4]}]
#set_load 2.29979  [get_nets {u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_next[5]}]
#set_resistance 0.337128  [get_nets {u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_next[5]}]
#set_load 0.263605  [get_nets {u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_next[6]}]
#set_resistance 0.0384975  [get_nets {u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_next[6]}]
#set_load 1.73337  [get_nets {u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_next[7]}]
#set_resistance 0.252362  [get_nets {u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_next[7]}]
#set_load 0.148799  [get_nets {u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_next[8]}]
#set_resistance 0.0220619  [get_nets {u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_next[8]}]
#set_load 0.259751  [get_nets {u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_next[9]}]
#set_resistance 0.0386669  [get_nets {u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_next[9]}]
#set_load 0.0888529  [get_nets {u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_next[10]}]
#set_resistance 0.0132801  [get_nets {u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_next[10]}]
#set_load 0.734173  [get_nets {u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_next[11]}]
#set_resistance 0.108595  [get_nets {u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_next[11]}]
#set_load 0.313433  [get_nets {u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_next[12]}]
#set_resistance 0.0450784  [get_nets {u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_next[12]}]
#set_load 0.476559  [get_nets {u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_next[13]}]
#set_resistance 0.0682958  [get_nets {u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_next[13]}]
#set_load 0.238957  [get_nets {u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_next[14]}]
#set_resistance 0.0348643  [get_nets {u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_next[14]}]
#set_load 1.19468  [get_nets {u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_next[15]}]
#set_resistance 0.174704  [get_nets {u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_next[15]}]
#set_load 0.257645  [get_nets {u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_next[16]}]
#set_resistance 0.0391342  [get_nets {u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_next[16]}]
#set_load 0.669106  [get_nets {u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_next[17]}]
#set_resistance 0.0990918  [get_nets {u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_next[17]}]
#set_load 0.18635  [get_nets {u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_next[18]}]
#set_resistance 0.027686  [get_nets {u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_next[18]}]
#set_load 0.68819  [get_nets {u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_next[19]}]
#set_resistance 0.103848  [get_nets {u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_next[19]}]
#set_load 0.183969  [get_nets {u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_next[20]}]
#set_resistance 0.027026  [get_nets {u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_next[20]}]
#set_load 0.696337  [get_nets {u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_next[21]}]
#set_resistance 0.105196  [get_nets {u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_next[21]}]
#set_load 0.430689  [get_nets {u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_next[22]}]
#set_resistance 0.0636222  [get_nets {u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_next[22]}]
#set_load 0.732735  [get_nets {u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_next[23]}]
#set_resistance 0.112777  [get_nets {u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_next[23]}]
#set_load 0.10867  [get_nets {u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_next[24]}]
#set_resistance 0.0162899  [get_nets {u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_next[24]}]
#set_load 1.4717  [get_nets {u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_next[25]}]
#set_resistance 0.215277  [get_nets {u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_next[25]}]
#set_load 0.0798595  [get_nets {u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_next[26]}]
#set_resistance 0.0116928  [get_nets {u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_next[26]}]
#set_load 1.10263  [get_nets {u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_next[27]}]
#set_resistance 0.161518  [get_nets {u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_next[27]}]
#set_load 0.238521  [get_nets {u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_next[28]}]
#set_resistance 0.0356049  [get_nets {u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_next[28]}]
#set_load 1.01947  [get_nets {u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_next[29]}]
#set_resistance 0.146973  [get_nets {u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_next[29]}]
#set_load 0.22792  [get_nets {u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_next[30]}]
#set_resistance 0.0336333  [get_nets {u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_next[30]}]
#set_load 0.130185  [get_nets {u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_next[31]}]
#set_resistance 0.0192464  [get_nets {u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_wdata_next[31]}]
#set_load 0.16755  [get_nets {u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_state_next[0]}]
#set_resistance 0.0255366  [get_nets {u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_state_next[0]}]
#set_load 0.270905  [get_nets {u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_state_next[1]}]
#set_resistance 0.0404339  [get_nets {u_top_core_u_spi_device_tlul_u_spi_device_tlul_plug_state_next[1]}]
#set_load 1.90538  [get_nets u_top_core_u_spi_device_tlul_u_syncro_rdwr_reg_0_]
#set_resistance 0.272667  [get_nets u_top_core_u_spi_device_tlul_u_syncro_rdwr_reg_0_]
#set_load 1.0624  [get_nets {u_top_core_u_spi_device_tlul_u_syncro_valid_reg[0]}]
#set_resistance 0.157694  [get_nets {u_top_core_u_spi_device_tlul_u_syncro_valid_reg[0]}]
#set_load 0.33658  [get_nets {u_top_core_u_spi_device_tlul_u_syncro_valid_reg[1]}]
#set_resistance 0.0490788  [get_nets {u_top_core_u_spi_device_tlul_u_syncro_valid_reg[1]}]
#set_load 0.354995  [get_nets {u_top_core_u_spi_device_tlul_u_syncro_valid_reg[2]}]
#set_resistance 0.0515496  [get_nets {u_top_core_u_spi_device_tlul_u_syncro_valid_reg[2]}]
#set_load 3.8752  [get_nets u_top_core_u_spi_device_tlul_u_syncro_cs_reg_0_]
#set_resistance 0.582858  [get_nets u_top_core_u_spi_device_tlul_u_syncro_cs_reg_0_]
#set_load 4.55507  [get_nets u_top_core_u_xbar_main_u_s1n_11_N47]
#set_resistance 0.692969  [get_nets u_top_core_u_xbar_main_u_s1n_11_N47]
#set_load 0.34681  [get_nets u_top_core_u_xbar_main_u_s1n_11_N46]
#set_resistance 0.0504351  [get_nets u_top_core_u_xbar_main_u_s1n_11_N46]
#set_load 0.32326  [get_nets u_top_core_u_xbar_main_u_s1n_11_N45]
#set_resistance 0.0464603  [get_nets u_top_core_u_xbar_main_u_s1n_11_N45]
#set_load 0.288828  [get_nets u_top_core_u_xbar_main_u_s1n_11_N44]
#set_resistance 0.0427703  [get_nets u_top_core_u_xbar_main_u_s1n_11_N44]
#set_load 0.284412  [get_nets u_top_core_u_xbar_main_u_s1n_11_N43]
#set_resistance 0.0425219  [get_nets u_top_core_u_xbar_main_u_s1n_11_N43]
#set_load 0.217296  [get_nets u_top_core_u_xbar_main_u_s1n_11_N42]
#set_resistance 0.0328265  [get_nets u_top_core_u_xbar_main_u_s1n_11_N42]
#set_load 0.215402  [get_nets u_top_core_u_xbar_main_u_s1n_11_N41]
#set_resistance 0.0313888  [get_nets u_top_core_u_xbar_main_u_s1n_11_N41]
#set_load 0.214052  [get_nets u_top_core_u_xbar_main_u_s1n_11_N40]
#set_resistance 0.0315276  [get_nets u_top_core_u_xbar_main_u_s1n_11_N40]
#set_load 0.048968  [get_nets u_top_core_u_xbar_main_u_s1n_11_N39]
#set_resistance 0.00746436  [get_nets u_top_core_u_xbar_main_u_s1n_11_N39]
#set_load 0.12953  [get_nets u_top_core_u_xbar_main_u_s1n_11_N38]
#set_resistance 0.0185947  [get_nets u_top_core_u_xbar_main_u_s1n_11_N38]
#set_load 2.01157  [get_nets {u_top_core_u_xbar_main_u_s1n_11_dev_select_outstanding[0]}]
#set_resistance 0.270359  [get_nets {u_top_core_u_xbar_main_u_s1n_11_dev_select_outstanding[0]}]
#set_load 2.41217  [get_nets {u_top_core_u_xbar_main_u_s1n_11_dev_select_outstanding[1]}]
#set_resistance 0.28591  [get_nets {u_top_core_u_xbar_main_u_s1n_11_dev_select_outstanding[1]}]
#set_load 0.438326  [get_nets {u_top_core_u_xbar_main_u_s1n_11_num_req_outstanding[0]}]
#set_resistance 0.0549109  [get_nets {u_top_core_u_xbar_main_u_s1n_11_num_req_outstanding[0]}]
#set_load 0.595579  [get_nets {u_top_core_u_xbar_main_u_s1n_11_num_req_outstanding[1]}]
#set_resistance 0.0792272  [get_nets {u_top_core_u_xbar_main_u_s1n_11_num_req_outstanding[1]}]
#set_load 0.345355  [get_nets {u_top_core_u_xbar_main_u_s1n_11_num_req_outstanding[2]}]
#set_resistance 0.0503214  [get_nets {u_top_core_u_xbar_main_u_s1n_11_num_req_outstanding[2]}]
#set_load 0.444808  [get_nets {u_top_core_u_xbar_main_u_s1n_11_num_req_outstanding[3]}]
#set_resistance 0.0646055  [get_nets {u_top_core_u_xbar_main_u_s1n_11_num_req_outstanding[3]}]
#set_load 0.224225  [get_nets {u_top_core_u_xbar_main_u_s1n_11_num_req_outstanding[4]}]
#set_resistance 0.0339441  [get_nets {u_top_core_u_xbar_main_u_s1n_11_num_req_outstanding[4]}]
#set_load 0.591133  [get_nets {u_top_core_u_xbar_main_u_s1n_11_num_req_outstanding[5]}]
#set_resistance 0.0860015  [get_nets {u_top_core_u_xbar_main_u_s1n_11_num_req_outstanding[5]}]
#set_load 0.532101  [get_nets {u_top_core_u_xbar_main_u_s1n_11_num_req_outstanding[6]}]
#set_resistance 0.0774949  [get_nets {u_top_core_u_xbar_main_u_s1n_11_num_req_outstanding[6]}]
#set_load 0.801896  [get_nets {u_top_core_u_xbar_main_u_s1n_11_num_req_outstanding[7]}]
#set_resistance 0.115559  [get_nets {u_top_core_u_xbar_main_u_s1n_11_num_req_outstanding[7]}]
#set_load 0.109457  [get_nets {u_top_core_u_xbar_main_u_s1n_11_num_req_outstanding[8]}]
#set_resistance 0.0162757  [get_nets {u_top_core_u_xbar_main_u_s1n_11_num_req_outstanding[8]}]
#set_load 1.2964  [get_nets u_top_core_u_xbar_main_u_s1n_10_N59]
#set_resistance 0.136077  [get_nets u_top_core_u_xbar_main_u_s1n_10_N59]
#set_load 5.17587  [get_nets u_top_core_u_xbar_main_u_s1n_10_N57]
#set_resistance 0.629631  [get_nets u_top_core_u_xbar_main_u_s1n_10_N57]
#set_load 0.092065  [get_nets u_top_core_u_xbar_main_u_s1n_10_N56]
#set_resistance 0.0140244  [get_nets u_top_core_u_xbar_main_u_s1n_10_N56]
#set_load 0.394298  [get_nets u_top_core_u_xbar_main_u_s1n_10_N55]
#set_resistance 0.0574838  [get_nets u_top_core_u_xbar_main_u_s1n_10_N55]
#set_load 0.370846  [get_nets u_top_core_u_xbar_main_u_s1n_10_N54]
#set_resistance 0.0550435  [get_nets u_top_core_u_xbar_main_u_s1n_10_N54]
#set_load 0.288751  [get_nets u_top_core_u_xbar_main_u_s1n_10_N53]
#set_resistance 0.0417905  [get_nets u_top_core_u_xbar_main_u_s1n_10_N53]
#set_load 0.116473  [get_nets u_top_core_u_xbar_main_u_s1n_10_N52]
#set_resistance 0.0178122  [get_nets u_top_core_u_xbar_main_u_s1n_10_N52]
#set_load 0.248439  [get_nets u_top_core_u_xbar_main_u_s1n_10_N51]
#set_resistance 0.0372763  [get_nets u_top_core_u_xbar_main_u_s1n_10_N51]
#set_load 0.090617  [get_nets u_top_core_u_xbar_main_u_s1n_10_N50]
#set_resistance 0.0137936  [get_nets u_top_core_u_xbar_main_u_s1n_10_N50]
#set_load 0.161963  [get_nets u_top_core_u_xbar_main_u_s1n_10_N49]
#set_resistance 0.0241323  [get_nets u_top_core_u_xbar_main_u_s1n_10_N49]
#set_load 0.548508  [get_nets u_top_core_u_xbar_main_u_s1n_10_N48]
#set_resistance 0.0797794  [get_nets u_top_core_u_xbar_main_u_s1n_10_N48]
#set_load 0.112001  [get_nets u_top_core_u_xbar_main_u_s1n_10_N47]
#set_resistance 0.0160848  [get_nets u_top_core_u_xbar_main_u_s1n_10_N47]
#set_load 1.26783  [get_nets {u_top_core_u_xbar_main_u_s1n_10_dev_select_outstanding[0]}]
#set_resistance 0.15473  [get_nets {u_top_core_u_xbar_main_u_s1n_10_dev_select_outstanding[0]}]
#set_load 1.77909  [get_nets {u_top_core_u_xbar_main_u_s1n_10_dev_select_outstanding[1]}]
#set_resistance 0.215601  [get_nets {u_top_core_u_xbar_main_u_s1n_10_dev_select_outstanding[1]}]
#set_load 0.816358  [get_nets {u_top_core_u_xbar_main_u_s1n_10_num_req_outstanding[0]}]
#set_resistance 0.112326  [get_nets {u_top_core_u_xbar_main_u_s1n_10_num_req_outstanding[0]}]
#set_load 0.757842  [get_nets {u_top_core_u_xbar_main_u_s1n_10_num_req_outstanding[1]}]
#set_resistance 0.112434  [get_nets {u_top_core_u_xbar_main_u_s1n_10_num_req_outstanding[1]}]
#set_load 0.272269  [get_nets {u_top_core_u_xbar_main_u_s1n_10_num_req_outstanding[2]}]
#set_resistance 0.0401348  [get_nets {u_top_core_u_xbar_main_u_s1n_10_num_req_outstanding[2]}]
#set_load 0.635866  [get_nets {u_top_core_u_xbar_main_u_s1n_10_num_req_outstanding[3]}]
#set_resistance 0.0926563  [get_nets {u_top_core_u_xbar_main_u_s1n_10_num_req_outstanding[3]}]
#set_load 0.439034  [get_nets {u_top_core_u_xbar_main_u_s1n_10_num_req_outstanding[4]}]
#set_resistance 0.063929  [get_nets {u_top_core_u_xbar_main_u_s1n_10_num_req_outstanding[4]}]
#set_load 0.681717  [get_nets {u_top_core_u_xbar_main_u_s1n_10_num_req_outstanding[5]}]
#set_resistance 0.098051  [get_nets {u_top_core_u_xbar_main_u_s1n_10_num_req_outstanding[5]}]
#set_load 0.430435  [get_nets {u_top_core_u_xbar_main_u_s1n_10_num_req_outstanding[6]}]
#set_resistance 0.0648062  [get_nets {u_top_core_u_xbar_main_u_s1n_10_num_req_outstanding[6]}]
#set_load 0.930862  [get_nets {u_top_core_u_xbar_main_u_s1n_10_num_req_outstanding[7]}]
#set_resistance 0.135985  [get_nets {u_top_core_u_xbar_main_u_s1n_10_num_req_outstanding[7]}]
#set_load 0.646376  [get_nets {u_top_core_u_xbar_main_u_s1n_10_num_req_outstanding[8]}]
#set_resistance 0.0967422  [get_nets {u_top_core_u_xbar_main_u_s1n_10_num_req_outstanding[8]}]
#set_load 0.523851  [get_nets {u_top_core_u_xbar_main_u_s1n_10_dev_select_t[0]}]
#set_resistance 0.0766208  [get_nets {u_top_core_u_xbar_main_u_s1n_10_dev_select_t[0]}]
#set_load 0.540504  [get_nets {u_top_core_u_xbar_main_u_s1n_10_dev_select_t[1]}]
#set_resistance 0.065128  [get_nets {u_top_core_u_xbar_main_u_s1n_10_dev_select_t[1]}]
#set_load 3.41975  [get_nets {u_top_core_u_xbar_main_u_s1n_10_tl_t_o[0]}]
#set_resistance 0.50033  [get_nets {u_top_core_u_xbar_main_u_s1n_10_tl_t_o[0]}]
#set_load 3.9094  [get_nets {u_top_core_u_xbar_main_u_s1n_10_tl_t_o[1]}]
#set_resistance 0.568089  [get_nets {u_top_core_u_xbar_main_u_s1n_10_tl_t_o[1]}]
#set_load 1.7947  [get_nets {u_top_core_u_xbar_main_u_s1n_10_tl_t_o[2]}]
#set_resistance 0.263365  [get_nets {u_top_core_u_xbar_main_u_s1n_10_tl_t_o[2]}]
#set_load 2.48353  [get_nets {u_top_core_u_xbar_main_u_s1n_10_tl_t_o[3]}]
#set_resistance 0.364074  [get_nets {u_top_core_u_xbar_main_u_s1n_10_tl_t_o[3]}]
#set_load 3.61889  [get_nets {u_top_core_u_xbar_main_u_s1n_10_tl_t_o[4]}]
#set_resistance 0.534488  [get_nets {u_top_core_u_xbar_main_u_s1n_10_tl_t_o[4]}]
#set_load 1.33133  [get_nets {u_top_core_u_xbar_main_u_s1n_10_tl_t_o[5]}]
#set_resistance 0.204604  [get_nets {u_top_core_u_xbar_main_u_s1n_10_tl_t_o[5]}]
#set_load 3.86858  [get_nets {u_top_core_u_xbar_main_u_s1n_10_tl_t_o[6]}]
#set_resistance 0.56921  [get_nets {u_top_core_u_xbar_main_u_s1n_10_tl_t_o[6]}]
#set_load 3.2293  [get_nets {u_top_core_u_xbar_main_u_s1n_10_tl_t_o[7]}]
#set_resistance 0.479711  [get_nets {u_top_core_u_xbar_main_u_s1n_10_tl_t_o[7]}]
#set_load 3.63097  [get_nets {u_top_core_u_xbar_main_u_s1n_10_tl_t_o[8]}]
#set_resistance 0.539501  [get_nets {u_top_core_u_xbar_main_u_s1n_10_tl_t_o[8]}]
#set_load 4.5625  [get_nets {u_top_core_u_xbar_main_u_s1n_10_tl_t_o[9]}]
#set_resistance 0.674054  [get_nets {u_top_core_u_xbar_main_u_s1n_10_tl_t_o[9]}]
#set_load 5.05808  [get_nets {u_top_core_u_xbar_main_u_s1n_10_tl_t_o[10]}]
#set_resistance 0.745399  [get_nets {u_top_core_u_xbar_main_u_s1n_10_tl_t_o[10]}]
#set_load 4.23029  [get_nets {u_top_core_u_xbar_main_u_s1n_10_tl_t_o[11]}]
#set_resistance 0.626247  [get_nets {u_top_core_u_xbar_main_u_s1n_10_tl_t_o[11]}]
#set_load 4.81101  [get_nets {u_top_core_u_xbar_main_u_s1n_10_tl_t_o[12]}]
#set_resistance 0.710726  [get_nets {u_top_core_u_xbar_main_u_s1n_10_tl_t_o[12]}]
#set_load 4.25827  [get_nets {u_top_core_u_xbar_main_u_s1n_10_tl_t_o[13]}]
#set_resistance 0.636233  [get_nets {u_top_core_u_xbar_main_u_s1n_10_tl_t_o[13]}]
#set_load 4.94939  [get_nets {u_top_core_u_xbar_main_u_s1n_10_tl_t_o[14]}]
#set_resistance 0.73754  [get_nets {u_top_core_u_xbar_main_u_s1n_10_tl_t_o[14]}]
#set_load 2.61145  [get_nets {u_top_core_u_xbar_main_u_s1n_10_tl_t_o[15]}]
#set_resistance 0.392429  [get_nets {u_top_core_u_xbar_main_u_s1n_10_tl_t_o[15]}]
#set_load 3.36839  [get_nets {u_top_core_u_xbar_main_u_s1n_10_tl_t_o[16]}]
#set_resistance 0.50285  [get_nets {u_top_core_u_xbar_main_u_s1n_10_tl_t_o[16]}]
#set_load 2.69439  [get_nets {u_top_core_u_xbar_main_u_s1n_10_tl_t_o[17]}]
#set_resistance 0.402667  [get_nets {u_top_core_u_xbar_main_u_s1n_10_tl_t_o[17]}]
#set_load 3.62979  [get_nets {u_top_core_u_xbar_main_u_s1n_10_tl_t_o[18]}]
#set_resistance 0.539035  [get_nets {u_top_core_u_xbar_main_u_s1n_10_tl_t_o[18]}]
#set_load 3.88346  [get_nets {u_top_core_u_xbar_main_u_s1n_10_tl_t_o[19]}]
#set_resistance 0.58563  [get_nets {u_top_core_u_xbar_main_u_s1n_10_tl_t_o[19]}]
#set_load 4.83214  [get_nets {u_top_core_u_xbar_main_u_s1n_10_tl_t_o[20]}]
#set_resistance 0.721228  [get_nets {u_top_core_u_xbar_main_u_s1n_10_tl_t_o[20]}]
#set_load 4.46487  [get_nets {u_top_core_u_xbar_main_u_s1n_10_tl_t_o[21]}]
#set_resistance 0.664376  [get_nets {u_top_core_u_xbar_main_u_s1n_10_tl_t_o[21]}]
#set_load 4.8201  [get_nets {u_top_core_u_xbar_main_u_s1n_10_tl_t_o[22]}]
#set_resistance 0.715198  [get_nets {u_top_core_u_xbar_main_u_s1n_10_tl_t_o[22]}]
#set_load 3.66903  [get_nets {u_top_core_u_xbar_main_u_s1n_10_tl_t_o[23]}]
#set_resistance 0.547176  [get_nets {u_top_core_u_xbar_main_u_s1n_10_tl_t_o[23]}]
#set_load 4.20031  [get_nets {u_top_core_u_xbar_main_u_s1n_10_tl_t_o[24]}]
#set_resistance 0.623218  [get_nets {u_top_core_u_xbar_main_u_s1n_10_tl_t_o[24]}]
#set_load 3.23846  [get_nets {u_top_core_u_xbar_main_u_s1n_10_tl_t_o[25]}]
#set_resistance 0.479473  [get_nets {u_top_core_u_xbar_main_u_s1n_10_tl_t_o[25]}]
#set_load 2.62989  [get_nets {u_top_core_u_xbar_main_u_s1n_10_tl_t_o[26]}]
#set_resistance 0.393076  [get_nets {u_top_core_u_xbar_main_u_s1n_10_tl_t_o[26]}]
#set_load 2.2182  [get_nets {u_top_core_u_xbar_main_u_s1n_10_tl_t_o[27]}]
#set_resistance 0.325408  [get_nets {u_top_core_u_xbar_main_u_s1n_10_tl_t_o[27]}]
#set_load 2.37082  [get_nets {u_top_core_u_xbar_main_u_s1n_10_tl_t_o[28]}]
#set_resistance 0.347621  [get_nets {u_top_core_u_xbar_main_u_s1n_10_tl_t_o[28]}]
#set_load 2.85404  [get_nets {u_top_core_u_xbar_main_u_s1n_10_tl_t_o[29]}]
#set_resistance 0.418515  [get_nets {u_top_core_u_xbar_main_u_s1n_10_tl_t_o[29]}]
#set_load 3.50905  [get_nets {u_top_core_u_xbar_main_u_s1n_10_tl_t_o[30]}]
#set_resistance 0.513319  [get_nets {u_top_core_u_xbar_main_u_s1n_10_tl_t_o[30]}]
#set_load 3.83079  [get_nets {u_top_core_u_xbar_main_u_s1n_10_tl_t_o[31]}]
#set_resistance 0.564104  [get_nets {u_top_core_u_xbar_main_u_s1n_10_tl_t_o[31]}]
#set_load 0.534059  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_u_i[0]}]
#set_resistance 0.0770156  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_u_i[0]}]
#set_load 1.10956  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_u_i[1]}]
#set_resistance 0.159036  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_u_i[1]}]
#set_load 2.89614  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_u_i[2]}]
#set_resistance 0.385894  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_u_i[2]}]
#set_load 2.36257  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_u_i[3]}]
#set_resistance 0.339481  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_u_i[3]}]
#set_load 2.75744  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_u_i[4]}]
#set_resistance 0.397099  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_u_i[4]}]
#set_load 2.3602  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_u_i[5]}]
#set_resistance 0.339511  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_u_i[5]}]
#set_load 0.417369  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_u_i[6]}]
#set_resistance 0.0612502  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_u_i[6]}]
#set_load 0.11298  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_u_i[7]}]
#set_resistance 0.0165385  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_u_i[7]}]
#set_load 5.06607  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_u_i[8]}]
#set_resistance 0.690339  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_u_i[8]}]
#set_load 0.350366  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_u_i[9]}]
#set_resistance 0.0506608  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_u_i[9]}]
#set_load 2.53169  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_u_i[10]}]
#set_resistance 0.336427  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_u_i[10]}]
#set_load 0.281233  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_u_i[11]}]
#set_resistance 0.0376254  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_u_i[11]}]
#set_load 3.86312  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_u_i[12]}]
#set_resistance 0.46249  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_u_i[12]}]
#set_load 3.76609  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_u_i[13]}]
#set_resistance 0.476829  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_u_i[13]}]
#set_load 1.28647  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_u_i[14]}]
#set_resistance 0.195613  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_u_i[14]}]
#set_load 0.39295  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_u_i[15]}]
#set_resistance 0.0528066  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_u_i[15]}]
#set_load 4.881  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_u_i[16]}]
#set_resistance 0.615199  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_u_i[16]}]
#set_load 1.68523  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_u_i[17]}]
#set_resistance 0.227717  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_u_i[17]}]
#set_load 1.4306  [get_nets u_top_core_u_xbar_main_u_s1n_6_N59]
#set_resistance 0.146165  [get_nets u_top_core_u_xbar_main_u_s1n_6_N59]
#set_load 1.57879  [get_nets u_top_core_u_xbar_main_u_s1n_6_N57]
#set_resistance 0.19376  [get_nets u_top_core_u_xbar_main_u_s1n_6_N57]
#set_load 0.136259  [get_nets u_top_core_u_xbar_main_u_s1n_6_N56]
#set_resistance 0.0206372  [get_nets u_top_core_u_xbar_main_u_s1n_6_N56]
#set_load 0.3073  [get_nets u_top_core_u_xbar_main_u_s1n_6_N55]
#set_resistance 0.0454937  [get_nets u_top_core_u_xbar_main_u_s1n_6_N55]
#set_load 0.24385  [get_nets u_top_core_u_xbar_main_u_s1n_6_N54]
#set_resistance 0.0372933  [get_nets u_top_core_u_xbar_main_u_s1n_6_N54]
#set_load 0.119093  [get_nets u_top_core_u_xbar_main_u_s1n_6_N53]
#set_resistance 0.017806  [get_nets u_top_core_u_xbar_main_u_s1n_6_N53]
#set_load 0.246135  [get_nets u_top_core_u_xbar_main_u_s1n_6_N52]
#set_resistance 0.0368503  [get_nets u_top_core_u_xbar_main_u_s1n_6_N52]
#set_load 0.162879  [get_nets u_top_core_u_xbar_main_u_s1n_6_N51]
#set_resistance 0.0240376  [get_nets u_top_core_u_xbar_main_u_s1n_6_N51]
#set_load 0.13461  [get_nets u_top_core_u_xbar_main_u_s1n_6_N50]
#set_resistance 0.0200926  [get_nets u_top_core_u_xbar_main_u_s1n_6_N50]
#set_load 0.0868704  [get_nets u_top_core_u_xbar_main_u_s1n_6_N49]
#set_resistance 0.0131677  [get_nets u_top_core_u_xbar_main_u_s1n_6_N49]
#set_load 0.244325  [get_nets u_top_core_u_xbar_main_u_s1n_6_N48]
#set_resistance 0.0363862  [get_nets u_top_core_u_xbar_main_u_s1n_6_N48]
#set_load 0.0435277  [get_nets u_top_core_u_xbar_main_u_s1n_6_N47]
#set_resistance 0.00633093  [get_nets u_top_core_u_xbar_main_u_s1n_6_N47]
#set_load 3.03803  [get_nets {u_top_core_u_xbar_main_u_s1n_6_dev_select_outstanding[0]}]
#set_resistance 0.318789  [get_nets {u_top_core_u_xbar_main_u_s1n_6_dev_select_outstanding[0]}]
#set_load 1.92947  [get_nets {u_top_core_u_xbar_main_u_s1n_6_dev_select_outstanding[1]}]
#set_resistance 0.230827  [get_nets {u_top_core_u_xbar_main_u_s1n_6_dev_select_outstanding[1]}]
#set_load 0.483028  [get_nets {u_top_core_u_xbar_main_u_s1n_6_num_req_outstanding[0]}]
#set_resistance 0.0662666  [get_nets {u_top_core_u_xbar_main_u_s1n_6_num_req_outstanding[0]}]
#set_load 0.690845  [get_nets {u_top_core_u_xbar_main_u_s1n_6_num_req_outstanding[1]}]
#set_resistance 0.0999091  [get_nets {u_top_core_u_xbar_main_u_s1n_6_num_req_outstanding[1]}]
#set_load 0.204885  [get_nets {u_top_core_u_xbar_main_u_s1n_6_num_req_outstanding[2]}]
#set_resistance 0.0310255  [get_nets {u_top_core_u_xbar_main_u_s1n_6_num_req_outstanding[2]}]
#set_load 0.657354  [get_nets {u_top_core_u_xbar_main_u_s1n_6_num_req_outstanding[3]}]
#set_resistance 0.0964942  [get_nets {u_top_core_u_xbar_main_u_s1n_6_num_req_outstanding[3]}]
#set_load 0.490883  [get_nets {u_top_core_u_xbar_main_u_s1n_6_num_req_outstanding[4]}]
#set_resistance 0.0732293  [get_nets {u_top_core_u_xbar_main_u_s1n_6_num_req_outstanding[4]}]
#set_load 0.480528  [get_nets {u_top_core_u_xbar_main_u_s1n_6_num_req_outstanding[5]}]
#set_resistance 0.0710722  [get_nets {u_top_core_u_xbar_main_u_s1n_6_num_req_outstanding[5]}]
#set_load 0.494453  [get_nets {u_top_core_u_xbar_main_u_s1n_6_num_req_outstanding[6]}]
#set_resistance 0.07319  [get_nets {u_top_core_u_xbar_main_u_s1n_6_num_req_outstanding[6]}]
#set_load 0.537661  [get_nets {u_top_core_u_xbar_main_u_s1n_6_num_req_outstanding[7]}]
#set_resistance 0.0784924  [get_nets {u_top_core_u_xbar_main_u_s1n_6_num_req_outstanding[7]}]
#set_load 0.921785  [get_nets {u_top_core_u_xbar_main_u_s1n_6_num_req_outstanding[8]}]
#set_resistance 0.135945  [get_nets {u_top_core_u_xbar_main_u_s1n_6_num_req_outstanding[8]}]
#set_load 1.44159  [get_nets {u_top_core_u_xbar_main_u_s1n_6_dev_select_t[0]}]
#set_resistance 0.211984  [get_nets {u_top_core_u_xbar_main_u_s1n_6_dev_select_t[0]}]
#set_load 3.13048  [get_nets {u_top_core_u_xbar_main_u_s1n_6_dev_select_t[1]}]
#set_resistance 0.363324  [get_nets {u_top_core_u_xbar_main_u_s1n_6_dev_select_t[1]}]
#set_load 0.403056  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_t_o[0]}]
#set_resistance 0.0622642  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_t_o[0]}]
#set_load 0.288534  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_t_o[1]}]
#set_resistance 0.0436462  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_t_o[1]}]
#set_load 0.144816  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_t_o[2]}]
#set_resistance 0.0223364  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_t_o[2]}]
#set_load 0.140695  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_t_o[3]}]
#set_resistance 0.0211752  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_t_o[3]}]
#set_load 0.270039  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_t_o[4]}]
#set_resistance 0.0403682  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_t_o[4]}]
#set_load 0.349736  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_t_o[5]}]
#set_resistance 0.0539412  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_t_o[5]}]
#set_load 0.327998  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_t_o[6]}]
#set_resistance 0.0498635  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_t_o[6]}]
#set_load 0.147851  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_t_o[7]}]
#set_resistance 0.0224155  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_t_o[7]}]
#set_load 0.045294  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_t_o[8]}]
#set_resistance 0.00690608  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_t_o[8]}]
#set_load 0.0225496  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_t_o[9]}]
#set_resistance 0.00339164  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_t_o[9]}]
#set_load 0.0484393  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_t_o[10]}]
#set_resistance 0.00739782  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_t_o[10]}]
#set_load 0.268311  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_t_o[11]}]
#set_resistance 0.0413399  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_t_o[11]}]
#set_load 0.148825  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_t_o[12]}]
#set_resistance 0.022974  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_t_o[12]}]
#set_load 0.292007  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_t_o[13]}]
#set_resistance 0.0448583  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_t_o[13]}]
#set_load 0.195157  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_t_o[14]}]
#set_resistance 0.0293106  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_t_o[14]}]
#set_load 0.0708348  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_t_o[15]}]
#set_resistance 0.0103214  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_t_o[15]}]
#set_load 0.18627  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_t_o[16]}]
#set_resistance 0.0283703  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_t_o[16]}]
#set_load 0.14904  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_t_o[17]}]
#set_resistance 0.0229612  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_t_o[17]}]
#set_load 0.247455  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_t_o[18]}]
#set_resistance 0.036576  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_t_o[18]}]
#set_load 0.112123  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_t_o[19]}]
#set_resistance 0.0164296  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_t_o[19]}]
#set_load 0.091614  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_t_o[20]}]
#set_resistance 0.0139022  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_t_o[20]}]
#set_load 0.0533017  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_t_o[21]}]
#set_resistance 0.00808887  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_t_o[21]}]
#set_load 0.0965515  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_t_o[22]}]
#set_resistance 0.0141616  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_t_o[22]}]
#set_load 0.162267  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_t_o[23]}]
#set_resistance 0.0234659  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_t_o[23]}]
#set_load 0.226352  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_t_o[24]}]
#set_resistance 0.0344567  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_t_o[24]}]
#set_load 0.207615  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_t_o[25]}]
#set_resistance 0.031056  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_t_o[25]}]
#set_load 0.109322  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_t_o[26]}]
#set_resistance 0.0166952  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_t_o[26]}]
#set_load 0.242104  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_t_o[27]}]
#set_resistance 0.0369277  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_t_o[27]}]
#set_load 0.255747  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_t_o[28]}]
#set_resistance 0.0393667  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_t_o[28]}]
#set_load 0.125279  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_t_o[29]}]
#set_resistance 0.0193259  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_t_o[29]}]
#set_load 0.107072  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_t_o[30]}]
#set_resistance 0.0163923  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_t_o[30]}]
#set_load 0.588862  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_t_o[31]}]
#set_resistance 0.0906849  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_t_o[31]}]
#set_load 0.756082  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_t_o[32]}]
#set_resistance 0.114601  [get_nets {u_top_core_u_xbar_main_u_s1n_6_tl_t_o[32]}]
#set_load 4.40837  [get_nets {u_top_core_u_xbar_main_u_sm1_9_drsp_fifo_o[0]}]
#set_resistance 0.452559  [get_nets {u_top_core_u_xbar_main_u_sm1_9_drsp_fifo_o[0]}]
#set_load 3.2039  [get_nets {u_top_core_u_xbar_main_u_sm1_9_drsp_fifo_o[1]}]
#set_resistance 0.467044  [get_nets {u_top_core_u_xbar_main_u_sm1_9_drsp_fifo_o[1]}]
#set_load 3.27915  [get_nets {u_top_core_u_xbar_main_u_sm1_9_drsp_fifo_o[2]}]
#set_resistance 0.473947  [get_nets {u_top_core_u_xbar_main_u_sm1_9_drsp_fifo_o[2]}]
#set_load 3.4029  [get_nets {u_top_core_u_xbar_main_u_sm1_9_drsp_fifo_o[3]}]
#set_resistance 0.424746  [get_nets {u_top_core_u_xbar_main_u_sm1_9_drsp_fifo_o[3]}]
#set_load 0.937495  [get_nets {u_top_core_u_xbar_main_u_sm1_8_drsp_fifo_o[0]}]
#set_resistance 0.122306  [get_nets {u_top_core_u_xbar_main_u_sm1_8_drsp_fifo_o[0]}]
#set_load 0.39344  [get_nets {u_top_core_u_xbar_main_u_sm1_8_drsp_fifo_o[1]}]
#set_resistance 0.0563518  [get_nets {u_top_core_u_xbar_main_u_sm1_8_drsp_fifo_o[1]}]
#set_load 0.26662  [get_nets {u_top_core_u_xbar_main_u_sm1_8_drsp_fifo_o[2]}]
#set_resistance 0.0367453  [get_nets {u_top_core_u_xbar_main_u_sm1_8_drsp_fifo_o[2]}]
#set_load 0.197352  [get_nets {u_top_core_u_xbar_main_u_sm1_8_drsp_fifo_o[3]}]
#set_resistance 0.0273998  [get_nets {u_top_core_u_xbar_main_u_sm1_8_drsp_fifo_o[3]}]
#set_load 1.58096  [get_nets {u_top_core_u_xbar_main_u_sm1_7_drsp_fifo_o[0]}]
#set_resistance 0.204856  [get_nets {u_top_core_u_xbar_main_u_sm1_7_drsp_fifo_o[0]}]
#set_load 0.613241  [get_nets {u_top_core_u_xbar_main_u_sm1_7_drsp_fifo_o[1]}]
#set_resistance 0.0824427  [get_nets {u_top_core_u_xbar_main_u_sm1_7_drsp_fifo_o[1]}]
#set_load 0.754552  [get_nets {u_top_core_u_xbar_main_u_sm1_7_drsp_fifo_o[2]}]
#set_resistance 0.102225  [get_nets {u_top_core_u_xbar_main_u_sm1_7_drsp_fifo_o[2]}]
#set_load 0.458566  [get_nets {u_top_core_u_xbar_main_u_sm1_7_drsp_fifo_o[3]}]
#set_resistance 0.0678764  [get_nets {u_top_core_u_xbar_main_u_sm1_7_drsp_fifo_o[3]}]
#set_load 1.14065  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[0]}]
#set_resistance 0.166389  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[0]}]
#set_load 1.57648  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[1]}]
#set_resistance 0.228076  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[1]}]
#set_load 1.64676  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[2]}]
#set_resistance 0.237197  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[2]}]
#set_load 1.8775  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[3]}]
#set_resistance 0.268832  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[3]}]
#set_load 4.15206  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[4]}]
#set_resistance 0.596732  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[4]}]
#set_load 4.52677  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[5]}]
#set_resistance 0.650269  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[5]}]
#set_load 4.33654  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[6]}]
#set_resistance 0.624225  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[6]}]
#set_load 5.01913  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[7]}]
#set_resistance 0.723599  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[7]}]
#set_load 4.41979  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[8]}]
#set_resistance 0.638702  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[8]}]
#set_load 5.06448  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[9]}]
#set_resistance 0.731387  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[9]}]
#set_load 4.95772  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[10]}]
#set_resistance 0.722081  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[10]}]
#set_load 4.60802  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[11]}]
#set_resistance 0.659579  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[11]}]
#set_load 5.14633  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[12]}]
#set_resistance 0.736757  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[12]}]
#set_load 4.60853  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[13]}]
#set_resistance 0.660613  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[13]}]
#set_load 4.80942  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[14]}]
#set_resistance 0.690058  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[14]}]
#set_load 4.70496  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[15]}]
#set_resistance 0.679583  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[15]}]
#set_load 4.89332  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[16]}]
#set_resistance 0.705205  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[16]}]
#set_load 3.94507  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[17]}]
#set_resistance 0.567098  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[17]}]
#set_load 4.61922  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[18]}]
#set_resistance 0.664305  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[18]}]
#set_load 4.07381  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[19]}]
#set_resistance 0.584481  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[19]}]
#set_load 4.58258  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[20]}]
#set_resistance 0.657156  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[20]}]
#set_load 4.03887  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[21]}]
#set_resistance 0.580613  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[21]}]
#set_load 4.20108  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[22]}]
#set_resistance 0.603685  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[22]}]
#set_load 0.125771  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[23]}]
#set_resistance 0.0184865  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[23]}]
#set_load 0.762975  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[24]}]
#set_resistance 0.111022  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[24]}]
#set_load 0.641091  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[25]}]
#set_resistance 0.0933464  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[25]}]
#set_load 1.08956  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[26]}]
#set_resistance 0.157463  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[26]}]
#set_load 5.17563  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[27]}]
#set_resistance 0.702616  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[27]}]
#set_load 2.12246  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[28]}]
#set_resistance 0.266549  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[28]}]
#set_load 2.03934  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[29]}]
#set_resistance 0.254354  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[29]}]
#set_load 2.09404  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[30]}]
#set_resistance 0.262438  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[30]}]
#set_load 2.2142  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[31]}]
#set_resistance 0.27691  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[31]}]
#set_load 10.0509  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[32]}]
#set_resistance 1.01106  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[32]}]
#set_load 9.82763  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[33]}]
#set_resistance 1.02343  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[33]}]
#set_load 8.69159  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[34]}]
#set_resistance 0.93451  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[34]}]
#set_load 5.78828  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[35]}]
#set_resistance 0.677363  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[35]}]
#set_load 7.84223  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[36]}]
#set_resistance 0.847733  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[36]}]
#set_load 7.37317  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[37]}]
#set_resistance 0.773525  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[37]}]
#set_load 5.74021  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[38]}]
#set_resistance 0.675979  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[38]}]
#set_load 8.24073  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[39]}]
#set_resistance 0.881558  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[39]}]
#set_load 6.3491  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[40]}]
#set_resistance 0.709864  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[40]}]
#set_load 6.89458  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[41]}]
#set_resistance 0.736445  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[41]}]
#set_load 8.2571  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[42]}]
#set_resistance 0.859462  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[42]}]
#set_load 7.78375  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[43]}]
#set_resistance 0.83831  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[43]}]
#set_load 7.80026  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[44]}]
#set_resistance 0.877509  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[44]}]
#set_load 7.13419  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[45]}]
#set_resistance 0.839999  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[45]}]
#set_load 8.29264  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[46]}]
#set_resistance 0.93121  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[46]}]
#set_load 7.7681  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[47]}]
#set_resistance 0.874281  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[47]}]
#set_load 7.60228  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[48]}]
#set_resistance 0.939008  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[48]}]
#set_load 7.38432  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[49]}]
#set_resistance 0.866351  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[49]}]
#set_load 8.18708  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[50]}]
#set_resistance 0.920328  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[50]}]
#set_load 6.81152  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[51]}]
#set_resistance 0.798767  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[51]}]
#set_load 6.0664  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[52]}]
#set_resistance 0.749886  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[52]}]
#set_load 6.2596  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[53]}]
#set_resistance 0.733499  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[53]}]
#set_load 5.29427  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[54]}]
#set_resistance 0.691759  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[54]}]
#set_load 7.61821  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[55]}]
#set_resistance 0.732783  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[55]}]
#set_load 8.8085  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[56]}]
#set_resistance 0.885178  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[56]}]
#set_load 6.28918  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[57]}]
#set_resistance 0.666862  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[57]}]
#set_load 7.17433  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[58]}]
#set_resistance 0.689839  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[58]}]
#set_load 12.0583  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[59]}]
#set_resistance 1.47247  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[59]}]
#set_load 3.14998  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[60]}]
#set_resistance 0.393409  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[60]}]
#set_load 8.67825  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[61]}]
#set_resistance 0.826694  [get_nets {u_top_core_u_xbar_main_u_sm1_7_hreq_fifo_o[61]}]
#set_load 1.02644  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_write_token[0]}]
#set_resistance 0.12362  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_write_token[0]}]
#set_load 0.891505  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_write_token[1]}]
#set_resistance 0.10784  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_write_token[1]}]
#set_load 0.633426  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_write_token[2]}]
#set_resistance 0.0824159  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_write_token[2]}]
#set_load 0.962354  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_write_token[3]}]
#set_resistance 0.112667  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_write_token[3]}]
#set_load 0.57365  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_write_token[4]}]
#set_resistance 0.0686258  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_write_token[4]}]
#set_load 0.952456  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_write_token[5]}]
#set_resistance 0.115863  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_write_token[5]}]
#set_load 0.73981  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_write_token[6]}]
#set_resistance 0.0855176  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_write_token[6]}]
#set_load 0.814063  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_write_token[7]}]
#set_resistance 0.0972664  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_write_token[7]}]
#set_load 0.903441  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_write_token[0]}]
#set_resistance 0.110966  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_write_token[0]}]
#set_load 1.12879  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_write_token[1]}]
#set_resistance 0.124403  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_write_token[1]}]
#set_load 0.726335  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_write_token[2]}]
#set_resistance 0.0874282  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_write_token[2]}]
#set_load 1.17666  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_write_token[3]}]
#set_resistance 0.123435  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_write_token[3]}]
#set_load 0.983519  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_write_token[4]}]
#set_resistance 0.117762  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_write_token[4]}]
#set_load 1.36983  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_write_token[5]}]
#set_resistance 0.154943  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_write_token[5]}]
#set_load 0.593953  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_write_token[6]}]
#set_resistance 0.0740906  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_write_token[6]}]
#set_load 1.3319  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_write_token[7]}]
#set_resistance 0.158611  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_write_token[7]}]
#set_load 1.26693  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_net13566]
#set_resistance 0.167149  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_net13566]
#set_load 0.0648996  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_N34]
#set_resistance 0.00945418  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_N34]
#set_load 0.121275  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_N33]
#set_resistance 0.0178316  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_N33]
#set_load 0.0578072  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_N32]
#set_resistance 0.00862668  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_N32]
#set_load 0.237365  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_N31]
#set_resistance 0.0346647  [get_nets u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_N31]
#set_load 0.61537  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg0[1]}]
#set_resistance 0.0882489  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg0[1]}]
#set_load 0.442168  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg0[2]}]
#set_resistance 0.0673977  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg0[2]}]
#set_load 0.982144  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg0[3]}]
#set_resistance 0.145367  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg0[3]}]
#set_load 0.289243  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg0[4]}]
#set_resistance 0.0430836  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg0[4]}]
#set_load 0.624588  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg0[5]}]
#set_resistance 0.0902547  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg0[5]}]
#set_load 0.233516  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg0[6]}]
#set_resistance 0.0359435  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg0[6]}]
#set_load 0.583072  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg0[7]}]
#set_resistance 0.0843874  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_reg0[7]}]
#set_load 0.265293  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_n[16]}]
#set_resistance 0.0382962  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_n[16]}]
#set_load 0.468533  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_n[15]}]
#set_resistance 0.0676431  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_n[15]}]
#set_load 0.409247  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_n[14]}]
#set_resistance 0.0616517  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_n[14]}]
#set_load 0.804196  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_n[13]}]
#set_resistance 0.118542  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_n[13]}]
#set_load 0.186564  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_n[12]}]
#set_resistance 0.0275067  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_n[12]}]
#set_load 0.585691  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_n[11]}]
#set_resistance 0.0853057  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_n[11]}]
#set_load 0.14739  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_n[10]}]
#set_resistance 0.0216955  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_n[10]}]
#set_load 0.426688  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_n[9]}]
#set_resistance 0.0617704  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_n[9]}]
#set_load 0.243248  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_n[8]}]
#set_resistance 0.0360436  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_n[8]}]
#set_load 0.646343  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_n[7]}]
#set_resistance 0.0939811  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_n[7]}]
#set_load 0.371797  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_n[6]}]
#set_resistance 0.0554912  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_n[6]}]
#set_load 0.702839  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_n[5]}]
#set_resistance 0.10324  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_n[5]}]
#set_load 0.102609  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_n[4]}]
#set_resistance 0.0146834  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_n[4]}]
#set_load 0.64227  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_n[3]}]
#set_resistance 0.0942127  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_n[3]}]
#set_load 0.155367  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_n[2]}]
#set_resistance 0.0236179  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_n[2]}]
#set_load 0.49776  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_n[1]}]
#set_resistance 0.0712592  [get_nets {u_top_core_u_spi_device_tlul_u_device_sm_u_spiregs_n[1]}]
#set_load 0.391062  [get_nets u_top_core_u_xbar_main_u_s1n_11_gen_err_resp_err_resp_err_rsp_pending]
#set_resistance 0.0583421  [get_nets u_top_core_u_xbar_main_u_s1n_11_gen_err_resp_err_resp_err_rsp_pending]
#set_load 0.600253  [get_nets u_top_core_u_xbar_main_u_s1n_11_gen_err_resp_err_resp_err_req_pending]
#set_resistance 0.0875515  [get_nets u_top_core_u_xbar_main_u_s1n_11_gen_err_resp_err_resp_err_req_pending]
#set_load 0.0696311  [get_nets u_top_core_u_xbar_main_u_s1n_10_gen_err_resp_err_resp_N8]
#set_resistance 0.010503  [get_nets u_top_core_u_xbar_main_u_s1n_10_gen_err_resp_err_resp_N8]
#set_load 1.03279  [get_nets u_top_core_u_xbar_main_u_s1n_10_gen_err_resp_err_resp_err_rsp_pending]
#set_resistance 0.139111  [get_nets u_top_core_u_xbar_main_u_s1n_10_gen_err_resp_err_resp_err_rsp_pending]
#set_load 0.152251  [get_nets {u_top_core_u_xbar_main_u_s1n_10_gen_err_resp_err_resp_err_instr_type[0]}]
#set_resistance 0.0229227  [get_nets {u_top_core_u_xbar_main_u_s1n_10_gen_err_resp_err_resp_err_instr_type[0]}]
#set_load 0.643685  [get_nets {u_top_core_u_xbar_main_u_s1n_10_gen_err_resp_err_resp_err_instr_type[1]}]
#set_resistance 0.0944065  [get_nets {u_top_core_u_xbar_main_u_s1n_10_gen_err_resp_err_resp_err_instr_type[1]}]
#set_load 0.479057  [get_nets {u_top_core_u_xbar_main_u_s1n_10_gen_err_resp_err_resp_err_instr_type[2]}]
#set_resistance 0.0700279  [get_nets {u_top_core_u_xbar_main_u_s1n_10_gen_err_resp_err_resp_err_instr_type[2]}]
#set_load 0.353124  [get_nets {u_top_core_u_xbar_main_u_s1n_10_gen_err_resp_err_resp_err_instr_type[3]}]
#set_resistance 0.0528176  [get_nets {u_top_core_u_xbar_main_u_s1n_10_gen_err_resp_err_resp_err_instr_type[3]}]
#set_load 0.999101  [get_nets {u_top_core_u_xbar_main_u_s1n_10_gen_err_resp_err_resp_err_opcode[0]}]
#set_resistance 0.136584  [get_nets {u_top_core_u_xbar_main_u_s1n_10_gen_err_resp_err_resp_err_opcode[0]}]
#set_load 0.260787  [get_nets {u_top_core_u_xbar_main_u_s1n_10_gen_err_resp_err_resp_err_opcode[1]}]
#set_resistance 0.035168  [get_nets {u_top_core_u_xbar_main_u_s1n_10_gen_err_resp_err_resp_err_opcode[1]}]
#set_load 0.0974101  [get_nets u_top_core_u_xbar_main_u_s1n_10_gen_err_resp_err_resp_err_req_pending]
#set_resistance 0.0146773  [get_nets u_top_core_u_xbar_main_u_s1n_10_gen_err_resp_err_resp_err_req_pending]
#set_load 0.952769  [get_nets u_top_core_u_xbar_main_u_sm1_9_gen_arb_ppc_u_reqarb_N19]
#set_resistance 0.13976  [get_nets u_top_core_u_xbar_main_u_sm1_9_gen_arb_ppc_u_reqarb_N19]
#set_load 0.480849  [get_nets u_top_core_u_xbar_main_u_sm1_9_gen_arb_ppc_u_reqarb_N18]
#set_resistance 0.0705845  [get_nets u_top_core_u_xbar_main_u_sm1_9_gen_arb_ppc_u_reqarb_N18]
#set_load 2.34326  [get_nets u_top_core_u_xbar_main_u_sm1_9_gen_arb_ppc_u_reqarb_N17]
#set_resistance 0.249  [get_nets u_top_core_u_xbar_main_u_sm1_9_gen_arb_ppc_u_reqarb_N17]
#set_load 0.190418  [get_nets {u_top_core_u_xbar_main_u_sm1_9_gen_arb_ppc_u_reqarb_gen_normal_case_mask[0]}]
#set_resistance 0.0279536  [get_nets {u_top_core_u_xbar_main_u_sm1_9_gen_arb_ppc_u_reqarb_gen_normal_case_mask[0]}]
#set_load 0.274683  [get_nets {u_top_core_u_xbar_main_u_sm1_9_gen_arb_ppc_u_reqarb_gen_normal_case_mask[1]}]
#set_resistance 0.0409611  [get_nets {u_top_core_u_xbar_main_u_sm1_9_gen_arb_ppc_u_reqarb_gen_normal_case_mask[1]}]
#set_load 0.537482  [get_nets u_top_core_u_xbar_main_u_sm1_8_gen_arb_ppc_u_reqarb_N19]
#set_resistance 0.0776362  [get_nets u_top_core_u_xbar_main_u_sm1_8_gen_arb_ppc_u_reqarb_N19]
#set_load 0.294312  [get_nets u_top_core_u_xbar_main_u_sm1_8_gen_arb_ppc_u_reqarb_N18]
#set_resistance 0.0422395  [get_nets u_top_core_u_xbar_main_u_sm1_8_gen_arb_ppc_u_reqarb_N18]
#set_load 1.77306  [get_nets u_top_core_u_xbar_main_u_sm1_8_gen_arb_ppc_u_reqarb_N17]
#set_resistance 0.209178  [get_nets u_top_core_u_xbar_main_u_sm1_8_gen_arb_ppc_u_reqarb_N17]
#set_load 0.317867  [get_nets {u_top_core_u_xbar_main_u_sm1_8_gen_arb_ppc_u_reqarb_gen_normal_case_mask[0]}]
#set_resistance 0.0461156  [get_nets {u_top_core_u_xbar_main_u_sm1_8_gen_arb_ppc_u_reqarb_gen_normal_case_mask[0]}]
#set_load 0.350819  [get_nets {u_top_core_u_xbar_main_u_sm1_8_gen_arb_ppc_u_reqarb_gen_normal_case_mask[1]}]
#set_resistance 0.0516459  [get_nets {u_top_core_u_xbar_main_u_sm1_8_gen_arb_ppc_u_reqarb_gen_normal_case_mask[1]}]
#set_load 0.121818  [get_nets u_top_core_u_xbar_main_u_sm1_7_gen_arb_ppc_u_reqarb_N19]
#set_resistance 0.0175344  [get_nets u_top_core_u_xbar_main_u_sm1_7_gen_arb_ppc_u_reqarb_N19]
#set_load 0.0798868  [get_nets u_top_core_u_xbar_main_u_sm1_7_gen_arb_ppc_u_reqarb_N18]
#set_resistance 0.0114524  [get_nets u_top_core_u_xbar_main_u_sm1_7_gen_arb_ppc_u_reqarb_N18]
#set_load 2.04597  [get_nets u_top_core_u_xbar_main_u_sm1_7_gen_arb_ppc_u_reqarb_N17]
#set_resistance 0.242527  [get_nets u_top_core_u_xbar_main_u_sm1_7_gen_arb_ppc_u_reqarb_N17]
#set_load 0.245161  [get_nets {u_top_core_u_xbar_main_u_sm1_7_gen_arb_ppc_u_reqarb_gen_normal_case_mask[0]}]
#set_resistance 0.0374073  [get_nets {u_top_core_u_xbar_main_u_sm1_7_gen_arb_ppc_u_reqarb_gen_normal_case_mask[0]}]
#set_load 0.0784424  [get_nets {u_top_core_u_xbar_main_u_sm1_7_gen_arb_ppc_u_reqarb_gen_normal_case_mask[1]}]
#set_resistance 0.012066  [get_nets {u_top_core_u_xbar_main_u_sm1_7_gen_arb_ppc_u_reqarb_gen_normal_case_mask[1]}]
#set_load 1.563  [get_nets u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_write_enable]
#set_resistance 0.209588  [get_nets u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_write_enable]
#set_load 4.53254  [get_nets u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_write_enable]
#set_resistance 0.600431  [get_nets u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_write_enable]
#set_load 0.67492  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_write_token_dn[0]}]
#set_resistance 0.10301  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_write_token_dn[0]}]
#set_load 1.00646  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_write_token_dn[1]}]
#set_resistance 0.150844  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_write_token_dn[1]}]
#set_load 0.436423  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_write_token_dn[2]}]
#set_resistance 0.0656733  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_write_token_dn[2]}]
#set_load 0.617899  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_write_token_dn[3]}]
#set_resistance 0.0927237  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_write_token_dn[3]}]
#set_load 0.811562  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_write_token_dn[4]}]
#set_resistance 0.12332  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_write_token_dn[4]}]
#set_load 1.01182  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_write_token_dn[5]}]
#set_resistance 0.152742  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_write_token_dn[5]}]
#set_load 0.322733  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_write_token_dn[6]}]
#set_resistance 0.0495864  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_write_token_dn[6]}]
#set_load 0.667807  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_write_token_dn[7]}]
#set_resistance 0.0983491  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_write_token_dn[7]}]
#set_load 0.446659  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_read_token[0]}]
#set_resistance 0.0621062  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_read_token[0]}]
#set_load 0.498319  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_read_token[1]}]
#set_resistance 0.062258  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_read_token[1]}]
#set_load 0.487743  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_read_token[2]}]
#set_resistance 0.0533331  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_read_token[2]}]
#set_load 0.971474  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_read_token[3]}]
#set_resistance 0.107413  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_read_token[3]}]
#set_load 0.497987  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_read_token[4]}]
#set_resistance 0.06012  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_read_token[4]}]
#set_load 0.722205  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_read_token[5]}]
#set_resistance 0.0823269  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_read_token[5]}]
#set_load 0.501404  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_read_token[6]}]
#set_resistance 0.0600948  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_read_token[6]}]
#set_load 1.10955  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_read_token[7]}]
#set_resistance 0.142968  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_read_token[7]}]
#set_load 0.43693  [get_nets u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_read_enable]
#set_resistance 0.0625411  [get_nets u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_read_enable]
#set_load 0.508452  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_write_token_dn[0]}]
#set_resistance 0.0755419  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_write_token_dn[0]}]
#set_load 0.215603  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_write_token_dn[1]}]
#set_resistance 0.0314684  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_write_token_dn[1]}]
#set_load 0.213629  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_write_token_dn[2]}]
#set_resistance 0.0315471  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_write_token_dn[2]}]
#set_load 0.410288  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_write_token_dn[3]}]
#set_resistance 0.0612301  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_write_token_dn[3]}]
#set_load 0.423843  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_write_token_dn[4]}]
#set_resistance 0.0632256  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_write_token_dn[4]}]
#set_load 0.597351  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_write_token_dn[5]}]
#set_resistance 0.0869606  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_write_token_dn[5]}]
#set_load 0.54221  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_write_token_dn[6]}]
#set_resistance 0.0781549  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_write_token_dn[6]}]
#set_load 0.617315  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_write_token_dn[7]}]
#set_resistance 0.0904693  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_write_token_dn[7]}]
#set_load 0.450365  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_read_token[0]}]
#set_resistance 0.0549124  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_read_token[0]}]
#set_load 0.573544  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_read_token[1]}]
#set_resistance 0.0666521  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_read_token[1]}]
#set_load 0.44441  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_read_token[2]}]
#set_resistance 0.0529332  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_read_token[2]}]
#set_load 0.960123  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_read_token[3]}]
#set_resistance 0.110952  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_read_token[3]}]
#set_load 0.967865  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_read_token[4]}]
#set_resistance 0.110832  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_read_token[4]}]
#set_load 0.911241  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_read_token[5]}]
#set_resistance 0.104774  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_read_token[5]}]
#set_load 0.630768  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_read_token[6]}]
#set_resistance 0.0813305  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_read_token[6]}]
#set_load 0.895202  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_read_token[7]}]
#set_resistance 0.108449  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_read_token[7]}]
#set_load 0.165758  [get_nets u_top_core_u_xbar_main_u_s1n_6_gen_err_resp_err_resp_N8]
#set_resistance 0.0243082  [get_nets u_top_core_u_xbar_main_u_s1n_6_gen_err_resp_err_resp_N8]
#set_load 3.89786  [get_nets u_top_core_u_xbar_main_u_s1n_6_gen_err_resp_err_resp_err_rsp_pending]
#set_resistance 0.523291  [get_nets u_top_core_u_xbar_main_u_s1n_6_gen_err_resp_err_resp_err_rsp_pending]
#set_load 0.573564  [get_nets {u_top_core_u_xbar_main_u_s1n_6_gen_err_resp_err_resp_err_instr_type[0]}]
#set_resistance 0.0840896  [get_nets {u_top_core_u_xbar_main_u_s1n_6_gen_err_resp_err_resp_err_instr_type[0]}]
#set_load 0.2136  [get_nets {u_top_core_u_xbar_main_u_s1n_6_gen_err_resp_err_resp_err_instr_type[1]}]
#set_resistance 0.0319663  [get_nets {u_top_core_u_xbar_main_u_s1n_6_gen_err_resp_err_resp_err_instr_type[1]}]
#set_load 0.710714  [get_nets {u_top_core_u_xbar_main_u_s1n_6_gen_err_resp_err_resp_err_instr_type[2]}]
#set_resistance 0.103369  [get_nets {u_top_core_u_xbar_main_u_s1n_6_gen_err_resp_err_resp_err_instr_type[2]}]
#set_load 0.5028  [get_nets {u_top_core_u_xbar_main_u_s1n_6_gen_err_resp_err_resp_err_instr_type[3]}]
#set_resistance 0.0741625  [get_nets {u_top_core_u_xbar_main_u_s1n_6_gen_err_resp_err_resp_err_instr_type[3]}]
#set_load 0.173249  [get_nets {u_top_core_u_xbar_main_u_s1n_6_gen_err_resp_err_resp_err_opcode[0]}]
#set_resistance 0.0258435  [get_nets {u_top_core_u_xbar_main_u_s1n_6_gen_err_resp_err_resp_err_opcode[0]}]
#set_load 1.98795  [get_nets {u_top_core_u_xbar_main_u_s1n_6_gen_err_resp_err_resp_err_opcode[1]}]
#set_resistance 0.285087  [get_nets {u_top_core_u_xbar_main_u_s1n_6_gen_err_resp_err_resp_err_opcode[1]}]
#set_load 0.123232  [get_nets u_top_core_u_xbar_main_u_s1n_6_gen_err_resp_err_resp_err_req_pending]
#set_resistance 0.01832  [get_nets u_top_core_u_xbar_main_u_s1n_6_gen_err_resp_err_resp_err_req_pending]
#set_load 0.533869  [get_nets u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_N33]
#set_resistance 0.0813921  [get_nets u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_N33]
#set_load 0.25501  [get_nets u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_N32]
#set_resistance 0.0385919  [get_nets u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_N32]
#set_load 0.456238  [get_nets u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_N31]
#set_resistance 0.0677586  [get_nets u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_N31]
#set_load 0.48983  [get_nets u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_N30]
#set_resistance 0.0723751  [get_nets u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_N30]
#set_load 0.50776  [get_nets u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_N29]
#set_resistance 0.0741753  [get_nets u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_N29]
#set_load 0.51322  [get_nets u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_N28]
#set_resistance 0.0761038  [get_nets u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_N28]
#set_load 0.597493  [get_nets u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_N27]
#set_resistance 0.0908123  [get_nets u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_N27]
#set_load 0.420824  [get_nets u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_N26]
#set_resistance 0.0628013  [get_nets u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_N26]
#set_load 0.657788  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[0]}]
#set_resistance 0.0994824  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[0]}]
#set_load 0.493031  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[1]}]
#set_resistance 0.0705432  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[1]}]
#set_load 0.551281  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[2]}]
#set_resistance 0.0849685  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[2]}]
#set_load 0.530221  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[3]}]
#set_resistance 0.0765379  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[3]}]
#set_load 0.516587  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[4]}]
#set_resistance 0.079424  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[4]}]
#set_load 0.583291  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[5]}]
#set_resistance 0.0847567  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[5]}]
#set_load 0.546212  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[6]}]
#set_resistance 0.0826878  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[6]}]
#set_load 0.653387  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[7]}]
#set_resistance 0.095764  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[7]}]
#set_load 0.337621  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[8]}]
#set_resistance 0.0515848  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[8]}]
#set_load 0.524535  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[9]}]
#set_resistance 0.0751708  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[9]}]
#set_load 0.621774  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[10]}]
#set_resistance 0.0960858  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[10]}]
#set_load 0.636918  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[11]}]
#set_resistance 0.0921114  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[11]}]
#set_load 0.294066  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[12]}]
#set_resistance 0.0451923  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[12]}]
#set_load 0.497725  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[13]}]
#set_resistance 0.0714503  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[13]}]
#set_load 0.28893  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[14]}]
#set_resistance 0.0437069  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[14]}]
#set_load 0.488432  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[15]}]
#set_resistance 0.0699624  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[15]}]
#set_load 0.637679  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[16]}]
#set_resistance 0.0912837  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[16]}]
#set_load 0.505563  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[17]}]
#set_resistance 0.0730403  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[17]}]
#set_load 1.02184  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[18]}]
#set_resistance 0.150209  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[18]}]
#set_load 0.476985  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[19]}]
#set_resistance 0.0683194  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[19]}]
#set_load 0.607221  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[20]}]
#set_resistance 0.0887059  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[20]}]
#set_load 0.642798  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[21]}]
#set_resistance 0.0926151  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[21]}]
#set_load 0.508171  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[22]}]
#set_resistance 0.0752098  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[22]}]
#set_load 0.530469  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[23]}]
#set_resistance 0.0760565  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[23]}]
#set_load 1.84399  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[24]}]
#set_resistance 0.273294  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[24]}]
#set_load 0.669795  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[25]}]
#set_resistance 0.0997558  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[25]}]
#set_load 0.772488  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[26]}]
#set_resistance 0.114464  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[26]}]
#set_load 0.859097  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[27]}]
#set_resistance 0.125204  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[27]}]
#set_load 1.06572  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[28]}]
#set_resistance 0.159917  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[28]}]
#set_load 0.471  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[29]}]
#set_resistance 0.0674092  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[29]}]
#set_load 0.736977  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[30]}]
#set_resistance 0.110955  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[30]}]
#set_load 0.494911  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[31]}]
#set_resistance 0.071457  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[31]}]
#set_load 1.14025  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[32]}]
#set_resistance 0.171647  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[32]}]
#set_load 0.517802  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[33]}]
#set_resistance 0.074515  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[33]}]
#set_load 0.57029  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[34]}]
#set_resistance 0.0873763  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[34]}]
#set_load 0.531974  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[35]}]
#set_resistance 0.0762563  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[35]}]
#set_load 0.484053  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[36]}]
#set_resistance 0.073073  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[36]}]
#set_load 0.496178  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[37]}]
#set_resistance 0.0710842  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[37]}]
#set_load 0.471406  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[38]}]
#set_resistance 0.0716239  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[38]}]
#set_load 0.548653  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[39]}]
#set_resistance 0.0800318  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[39]}]
#set_load 0.476314  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[40]}]
#set_resistance 0.072321  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[40]}]
#set_load 0.555313  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[41]}]
#set_resistance 0.0801207  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[41]}]
#set_load 0.504367  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[42]}]
#set_resistance 0.0778321  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[42]}]
#set_load 0.704309  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[43]}]
#set_resistance 0.10241  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[43]}]
#set_load 0.431884  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[44]}]
#set_resistance 0.065832  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[44]}]
#set_load 0.695047  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[45]}]
#set_resistance 0.100109  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[45]}]
#set_load 0.441345  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[46]}]
#set_resistance 0.0674674  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[46]}]
#set_load 0.751505  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[47]}]
#set_resistance 0.110501  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[47]}]
#set_load 1.03401  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[48]}]
#set_resistance 0.148202  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[48]}]
#set_load 0.487124  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[49]}]
#set_resistance 0.0698053  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[49]}]
#set_load 1.14539  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[50]}]
#set_resistance 0.170291  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[50]}]
#set_load 0.632057  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[51]}]
#set_resistance 0.0907855  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[51]}]
#set_load 0.321787  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[52]}]
#set_resistance 0.0463035  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[52]}]
#set_load 0.800806  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[53]}]
#set_resistance 0.116017  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[53]}]
#set_load 0.752416  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[54]}]
#set_resistance 0.114924  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[54]}]
#set_load 0.680919  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[55]}]
#set_resistance 0.0989219  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[55]}]
#set_load 1.93124  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[56]}]
#set_resistance 0.28386  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[56]}]
#set_load 0.757038  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[57]}]
#set_resistance 0.110322  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[57]}]
#set_load 0.39634  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[58]}]
#set_resistance 0.0591184  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[58]}]
#set_load 0.588278  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[59]}]
#set_resistance 0.0842888  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[59]}]
#set_load 0.575563  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[60]}]
#set_resistance 0.0848861  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[60]}]
#set_load 0.545523  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[61]}]
#set_resistance 0.0788558  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[61]}]
#set_load 0.479407  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[62]}]
#set_resistance 0.0698668  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[62]}]
#set_load 0.470439  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[63]}]
#set_resistance 0.067318  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[63]}]
#set_load 1.00446  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[64]}]
#set_resistance 0.151921  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[64]}]
#set_load 0.512986  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[65]}]
#set_resistance 0.0740519  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[65]}]
#set_load 0.500244  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[66]}]
#set_resistance 0.0760114  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[66]}]
#set_load 0.485253  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[67]}]
#set_resistance 0.0695817  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[67]}]
#set_load 0.419205  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[68]}]
#set_resistance 0.0638837  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[68]}]
#set_load 0.509545  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[69]}]
#set_resistance 0.0732404  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[69]}]
#set_load 0.545427  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[70]}]
#set_resistance 0.0821227  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[70]}]
#set_load 0.503339  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[71]}]
#set_resistance 0.0722567  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[71]}]
#set_load 0.730511  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[72]}]
#set_resistance 0.112413  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[72]}]
#set_load 0.522176  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[73]}]
#set_resistance 0.0750532  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[73]}]
#set_load 0.394916  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[74]}]
#set_resistance 0.060601  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[74]}]
#set_load 0.514763  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[75]}]
#set_resistance 0.073721  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[75]}]
#set_load 0.850284  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[76]}]
#set_resistance 0.130063  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[76]}]
#set_load 0.510825  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[77]}]
#set_resistance 0.0731572  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[77]}]
#set_load 0.506546  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[78]}]
#set_resistance 0.074776  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[78]}]
#set_load 0.553181  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[79]}]
#set_resistance 0.0806805  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[79]}]
#set_load 1.28024  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[80]}]
#set_resistance 0.184966  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[80]}]
#set_load 0.503928  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[81]}]
#set_resistance 0.0728655  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[81]}]
#set_load 0.674045  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[82]}]
#set_resistance 0.104005  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[82]}]
#set_load 0.566191  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[83]}]
#set_resistance 0.0825848  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[83]}]
#set_load 0.407449  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[84]}]
#set_resistance 0.0604356  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[84]}]
#set_load 0.807263  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[85]}]
#set_resistance 0.117315  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[85]}]
#set_load 0.583273  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[86]}]
#set_resistance 0.0884116  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[86]}]
#set_load 0.627389  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[87]}]
#set_resistance 0.0916102  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[87]}]
#set_load 2.33966  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[88]}]
#set_resistance 0.346574  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[88]}]
#set_load 0.514055  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[89]}]
#set_resistance 0.073544  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[89]}]
#set_load 0.440244  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[90]}]
#set_resistance 0.0645486  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[90]}]
#set_load 0.839978  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[91]}]
#set_resistance 0.122673  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[91]}]
#set_load 0.741168  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[92]}]
#set_resistance 0.110212  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[92]}]
#set_load 0.669346  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[93]}]
#set_resistance 0.0979572  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[93]}]
#set_load 0.566359  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[94]}]
#set_resistance 0.0872932  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[94]}]
#set_load 0.464541  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[95]}]
#set_resistance 0.0665247  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[95]}]
#set_load 0.856164  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[96]}]
#set_resistance 0.1286  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[96]}]
#set_load 0.527803  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[97]}]
#set_resistance 0.0759026  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[97]}]
#set_load 0.776821  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[98]}]
#set_resistance 0.117517  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[98]}]
#set_load 0.850936  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[99]}]
#set_resistance 0.126419  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[99]}]
#set_load 0.378882  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[100]}]
#set_resistance 0.0580629  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[100]}]
#set_load 0.508397  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[101]}]
#set_resistance 0.0733972  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[101]}]
#set_load 0.683115  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[102]}]
#set_resistance 0.100519  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[102]}]
#set_load 0.479729  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[103]}]
#set_resistance 0.0700818  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[103]}]
#set_load 1.00997  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[104]}]
#set_resistance 0.15327  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[104]}]
#set_load 0.369913  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[105]}]
#set_resistance 0.0535788  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[105]}]
#set_load 0.347043  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[106]}]
#set_resistance 0.05298  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[106]}]
#set_load 0.524582  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[107]}]
#set_resistance 0.0757562  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[107]}]
#set_load 0.269701  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[108]}]
#set_resistance 0.0412935  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[108]}]
#set_load 0.527389  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[109]}]
#set_resistance 0.0755215  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[109]}]
#set_load 0.413752  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[110]}]
#set_resistance 0.0626825  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[110]}]
#set_load 0.74644  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[111]}]
#set_resistance 0.109897  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[111]}]
#set_load 1.27284  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[112]}]
#set_resistance 0.185168  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[112]}]
#set_load 0.588605  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[113]}]
#set_resistance 0.0858966  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[113]}]
#set_load 0.86884  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[114]}]
#set_resistance 0.132903  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[114]}]
#set_load 0.365377  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[115]}]
#set_resistance 0.0528809  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[115]}]
#set_load 0.568188  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[116]}]
#set_resistance 0.0823335  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[116]}]
#set_load 0.613012  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[117]}]
#set_resistance 0.0879094  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[117]}]
#set_load 0.529051  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[118]}]
#set_resistance 0.0813542  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[118]}]
#set_load 0.533542  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[119]}]
#set_resistance 0.0772819  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[119]}]
#set_load 2.01149  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[120]}]
#set_resistance 0.294393  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[120]}]
#set_load 0.790482  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[121]}]
#set_resistance 0.114408  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[121]}]
#set_load 0.543876  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[122]}]
#set_resistance 0.0826071  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[122]}]
#set_load 0.504968  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[123]}]
#set_resistance 0.072259  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[123]}]
#set_load 0.733865  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[124]}]
#set_resistance 0.109908  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[124]}]
#set_load 0.517136  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[125]}]
#set_resistance 0.0747323  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[125]}]
#set_load 0.912971  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[126]}]
#set_resistance 0.137063  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[126]}]
#set_load 0.525571  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[127]}]
#set_resistance 0.0753594  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[127]}]
#set_load 1.02674  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[128]}]
#set_resistance 0.154672  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[128]}]
#set_load 0.533863  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[129]}]
#set_resistance 0.0765415  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[129]}]
#set_load 0.735249  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[130]}]
#set_resistance 0.110805  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[130]}]
#set_load 0.781779  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[131]}]
#set_resistance 0.115705  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[131]}]
#set_load 0.59318  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[132]}]
#set_resistance 0.09118  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[132]}]
#set_load 0.659885  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[133]}]
#set_resistance 0.0965128  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[133]}]
#set_load 0.187544  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[134]}]
#set_resistance 0.0289404  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[134]}]
#set_load 0.537684  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[135]}]
#set_resistance 0.0774693  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[135]}]
#set_load 0.197956  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[136]}]
#set_resistance 0.0297046  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[136]}]
#set_load 0.527472  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[137]}]
#set_resistance 0.0755891  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[137]}]
#set_load 0.103278  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[138]}]
#set_resistance 0.0157111  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[138]}]
#set_load 0.513575  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[139]}]
#set_resistance 0.0736252  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[139]}]
#set_load 0.563418  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[140]}]
#set_resistance 0.0856361  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[140]}]
#set_load 0.473421  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[141]}]
#set_resistance 0.068445  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[141]}]
#set_load 0.546407  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[142]}]
#set_resistance 0.0826072  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[142]}]
#set_load 0.471837  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[143]}]
#set_resistance 0.0682515  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[143]}]
#set_load 1.2741  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[144]}]
#set_resistance 0.183156  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[144]}]
#set_load 0.618314  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[145]}]
#set_resistance 0.0899553  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[145]}]
#set_load 0.940092  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[146]}]
#set_resistance 0.141892  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[146]}]
#set_load 0.485712  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[147]}]
#set_resistance 0.0709859  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[147]}]
#set_load 0.67212  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[148]}]
#set_resistance 0.0976301  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[148]}]
#set_load 0.478945  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[149]}]
#set_resistance 0.0691653  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[149]}]
#set_load 0.427212  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[150]}]
#set_resistance 0.0659479  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[150]}]
#set_load 0.509678  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[151]}]
#set_resistance 0.0730305  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[151]}]
#set_load 1.74433  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[152]}]
#set_resistance 0.256502  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[152]}]
#set_load 0.526093  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[153]}]
#set_resistance 0.0755246  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[153]}]
#set_load 0.336964  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[154]}]
#set_resistance 0.0505016  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[154]}]
#set_load 0.486071  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[155]}]
#set_resistance 0.0702269  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[155]}]
#set_load 1.0331  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[156]}]
#set_resistance 0.155144  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[156]}]
#set_load 0.514127  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[157]}]
#set_resistance 0.074345  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[157]}]
#set_load 0.538781  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[158]}]
#set_resistance 0.0824836  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[158]}]
#set_load 0.443554  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[159]}]
#set_resistance 0.0643867  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[159]}]
#set_load 0.406684  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[160]}]
#set_resistance 0.062687  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[160]}]
#set_load 0.19546  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[161]}]
#set_resistance 0.0279786  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[161]}]
#set_load 0.779106  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[162]}]
#set_resistance 0.116901  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[162]}]
#set_load 0.367872  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[163]}]
#set_resistance 0.0533187  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[163]}]
#set_load 0.163855  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[164]}]
#set_resistance 0.0242141  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[164]}]
#set_load 0.51303  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[165]}]
#set_resistance 0.0741812  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[165]}]
#set_load 0.841812  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[166]}]
#set_resistance 0.125177  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[166]}]
#set_load 0.433188  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[167]}]
#set_resistance 0.0625931  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[167]}]
#set_load 0.255044  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[168]}]
#set_resistance 0.0378461  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[168]}]
#set_load 0.745332  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[169]}]
#set_resistance 0.106781  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[169]}]
#set_load 0.822153  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[170]}]
#set_resistance 0.125557  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[170]}]
#set_load 0.769312  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[171]}]
#set_resistance 0.111488  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[171]}]
#set_load 0.218122  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[172]}]
#set_resistance 0.0336627  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[172]}]
#set_load 0.52229  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[173]}]
#set_resistance 0.0752624  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[173]}]
#set_load 0.850182  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[174]}]
#set_resistance 0.12973  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[174]}]
#set_load 0.535716  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[175]}]
#set_resistance 0.0771165  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[175]}]
#set_load 1.18028  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[176]}]
#set_resistance 0.168926  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[176]}]
#set_load 0.484831  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[177]}]
#set_resistance 0.0694286  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[177]}]
#set_load 0.415019  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[178]}]
#set_resistance 0.0640724  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[178]}]
#set_load 0.553057  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[179]}]
#set_resistance 0.0805513  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[179]}]
#set_load 0.651943  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[180]}]
#set_resistance 0.0953853  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[180]}]
#set_load 0.593476  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[181]}]
#set_resistance 0.0854906  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[181]}]
#set_load 0.256573  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[182]}]
#set_resistance 0.0396298  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[182]}]
#set_load 0.347452  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[183]}]
#set_resistance 0.0503534  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[183]}]
#set_load 1.88676  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[184]}]
#set_resistance 0.279904  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[184]}]
#set_load 0.511276  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[185]}]
#set_resistance 0.0738095  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[185]}]
#set_load 0.664897  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[186]}]
#set_resistance 0.100778  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[186]}]
#set_load 0.533634  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[187]}]
#set_resistance 0.0764866  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[187]}]
#set_load 0.745503  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[188]}]
#set_resistance 0.109209  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[188]}]
#set_load 0.733619  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[189]}]
#set_resistance 0.107968  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[189]}]
#set_load 0.516781  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[190]}]
#set_resistance 0.0760337  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[190]}]
#set_load 0.498159  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[191]}]
#set_resistance 0.0714616  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[191]}]
#set_load 0.85582  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[192]}]
#set_resistance 0.127584  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[192]}]
#set_load 0.527834  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[193]}]
#set_resistance 0.0763032  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[193]}]
#set_load 0.631131  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[194]}]
#set_resistance 0.0952438  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[194]}]
#set_load 0.728929  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[195]}]
#set_resistance 0.104521  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[195]}]
#set_load 0.523082  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[196]}]
#set_resistance 0.0780341  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[196]}]
#set_load 0.67623  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[197]}]
#set_resistance 0.0971026  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[197]}]
#set_load 0.305663  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[198]}]
#set_resistance 0.0471062  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[198]}]
#set_load 0.60209  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[199]}]
#set_resistance 0.0868691  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[199]}]
#set_load 0.744681  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[200]}]
#set_resistance 0.113963  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[200]}]
#set_load 0.530476  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[201]}]
#set_resistance 0.0759826  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[201]}]
#set_load 0.929086  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[202]}]
#set_resistance 0.143157  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[202]}]
#set_load 0.477131  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[203]}]
#set_resistance 0.0682636  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[203]}]
#set_load 0.489689  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[204]}]
#set_resistance 0.0755311  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[204]}]
#set_load 0.619776  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[205]}]
#set_resistance 0.0893725  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[205]}]
#set_load 0.562347  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[206]}]
#set_resistance 0.0864399  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[206]}]
#set_load 0.681842  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[207]}]
#set_resistance 0.0976501  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[207]}]
#set_load 0.948668  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[208]}]
#set_resistance 0.13699  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[208]}]
#set_load 0.481148  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[209]}]
#set_resistance 0.068969  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[209]}]
#set_load 1.22702  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[210]}]
#set_resistance 0.183761  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[210]}]
#set_load 0.644221  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[211]}]
#set_resistance 0.0932342  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[211]}]
#set_load 0.524184  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[212]}]
#set_resistance 0.0756647  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[212]}]
#set_load 0.497023  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[213]}]
#set_resistance 0.0712301  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[213]}]
#set_load 0.792275  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[214]}]
#set_resistance 0.121387  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[214]}]
#set_load 0.494301  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[215]}]
#set_resistance 0.0714338  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[215]}]
#set_load 1.78974  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[216]}]
#set_resistance 0.263272  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[216]}]
#set_load 0.485985  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[217]}]
#set_resistance 0.0696909  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[217]}]
#set_load 0.656247  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[218]}]
#set_resistance 0.0978528  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[218]}]
#set_load 0.605104  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[219]}]
#set_resistance 0.0872318  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[219]}]
#set_load 0.430661  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[220]}]
#set_resistance 0.0632216  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[220]}]
#set_load 0.474074  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[221]}]
#set_resistance 0.0679134  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[221]}]
#set_load 0.420959  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[222]}]
#set_resistance 0.0614204  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[222]}]
#set_load 0.563798  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[223]}]
#set_resistance 0.0814503  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[223]}]
#set_load 0.645879  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[224]}]
#set_resistance 0.0964167  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[224]}]
#set_load 0.59398  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[225]}]
#set_resistance 0.0858099  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[225]}]
#set_load 0.226728  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[226]}]
#set_resistance 0.0340182  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[226]}]
#set_load 0.51183  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[227]}]
#set_resistance 0.073426  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[227]}]
#set_load 0.411184  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[228]}]
#set_resistance 0.0619306  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[228]}]
#set_load 0.625966  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[229]}]
#set_resistance 0.0902884  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[229]}]
#set_load 0.689618  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[230]}]
#set_resistance 0.10136  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[230]}]
#set_load 0.408526  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[231]}]
#set_resistance 0.0590709  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[231]}]
#set_load 0.542226  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[232]}]
#set_resistance 0.0824754  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[232]}]
#set_load 0.563099  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[233]}]
#set_resistance 0.0817231  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[233]}]
#set_load 1.01821  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[234]}]
#set_resistance 0.156677  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[234]}]
#set_load 0.637727  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[235]}]
#set_resistance 0.0920232  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[235]}]
#set_load 0.537686  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[236]}]
#set_resistance 0.0814323  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[236]}]
#set_load 0.495821  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[237]}]
#set_resistance 0.0716336  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[237]}]
#set_load 0.38269  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[238]}]
#set_resistance 0.0579183  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[238]}]
#set_load 0.568268  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[239]}]
#set_resistance 0.0826661  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[239]}]
#set_load 1.03696  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[240]}]
#set_resistance 0.148509  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[240]}]
#set_load 0.473878  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[241]}]
#set_resistance 0.0678214  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[241]}]
#set_load 1.07729  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[242]}]
#set_resistance 0.159908  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[242]}]
#set_load 0.797289  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[243]}]
#set_resistance 0.115557  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[243]}]
#set_load 0.774314  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[244]}]
#set_resistance 0.112487  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[244]}]
#set_load 0.48096  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[245]}]
#set_resistance 0.0694871  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[245]}]
#set_load 0.566018  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[246]}]
#set_resistance 0.0866099  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[246]}]
#set_load 0.477383  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[247]}]
#set_resistance 0.068941  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[247]}]
#set_load 2.4962  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[248]}]
#set_resistance 0.369795  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[248]}]
#set_load 0.670595  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[249]}]
#set_resistance 0.0967647  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[249]}]
#set_load 0.682424  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[250]}]
#set_resistance 0.104126  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[250]}]
#set_load 0.63072  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[251]}]
#set_resistance 0.0912201  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[251]}]
#set_load 0.936829  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[252]}]
#set_resistance 0.138128  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[252]}]
#set_load 0.520267  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[253]}]
#set_resistance 0.074429  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[253]}]
#set_load 0.917855  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[254]}]
#set_resistance 0.136953  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[254]}]
#set_load 0.631096  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[255]}]
#set_resistance 0.0911391  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_buffer_data[255]}]
#set_load 3.44748  [get_nets u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_full_N0]
#set_resistance 0.519685  [get_nets u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_full_N0]
#set_load 3.34137  [get_nets u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_full_latched_full_s]
#set_resistance 0.502168  [get_nets u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_full_latched_full_s]
#set_load 1.36837  [get_nets u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_full_full_up]
#set_resistance 0.200053  [get_nets u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_full_full_up]
#set_load 0.616516  [get_nets u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_full_full_dn]
#set_resistance 0.0915744  [get_nets u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_full_full_dn]
#set_load 0.0214964  [get_nets u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_full_N0]
#set_resistance 0.00315377  [get_nets u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_full_N0]
#set_load 0.517354  [get_nets u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_full_latched_full_s]
#set_resistance 0.0748489  [get_nets u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_full_latched_full_s]
#set_load 0.323949  [get_nets u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_full_full_up]
#set_resistance 0.0471674  [get_nets u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_full_full_up]
#set_load 11.2809  [get_nets u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_full_full_dn]
#set_resistance 1.73221  [get_nets u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_full_full_dn]
#set_load 0.53228  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_empty_synch_d_middle[0]}]
#set_resistance 0.0769706  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_empty_synch_d_middle[0]}]
#set_load 0.523642  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_empty_synch_d_middle[1]}]
#set_resistance 0.0796907  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_empty_synch_d_middle[1]}]
#set_load 0.0685536  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_empty_synch_d_middle[2]}]
#set_resistance 0.0098461  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_empty_synch_d_middle[2]}]
#set_load 0.0692669  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_empty_synch_d_middle[3]}]
#set_resistance 0.00992453  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_empty_synch_d_middle[3]}]
#set_load 0.672441  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_empty_synch_d_middle[4]}]
#set_resistance 0.102597  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_empty_synch_d_middle[4]}]
#set_load 1.01179  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_empty_synch_d_middle[5]}]
#set_resistance 0.151071  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_empty_synch_d_middle[5]}]
#set_load 0.122621  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_empty_synch_d_middle[6]}]
#set_resistance 0.0183584  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_empty_synch_d_middle[6]}]
#set_load 0.461971  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_empty_synch_d_middle[7]}]
#set_resistance 0.0668328  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_dout_empty_synch_d_middle[7]}]
#set_load 1.0242  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_empty_synch_d_middle[0]}]
#set_resistance 0.151461  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_empty_synch_d_middle[0]}]
#set_load 1.37595  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_empty_synch_d_middle[1]}]
#set_resistance 0.201853  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_empty_synch_d_middle[1]}]
#set_load 0.852172  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_empty_synch_d_middle[2]}]
#set_resistance 0.125904  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_empty_synch_d_middle[2]}]
#set_load 0.241627  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_empty_synch_d_middle[3]}]
#set_resistance 0.0349442  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_empty_synch_d_middle[3]}]
#set_load 0.681389  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_empty_synch_d_middle[4]}]
#set_resistance 0.0998453  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_empty_synch_d_middle[4]}]
#set_load 1.03314  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_empty_synch_d_middle[5]}]
#set_resistance 0.150238  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_empty_synch_d_middle[5]}]
#set_load 1.02748  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_empty_synch_d_middle[6]}]
#set_resistance 0.149561  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_empty_synch_d_middle[6]}]
#set_load 1.37924  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_empty_synch_d_middle[7]}]
#set_resistance 0.199953  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_dout_empty_synch_d_middle[7]}]
#set_load 0.629206  [get_nets u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_N33]
#set_resistance 0.0926105  [get_nets u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_N33]
#set_load 0.728153  [get_nets u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_N32]
#set_resistance 0.105836  [get_nets u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_N32]
#set_load 0.402427  [get_nets u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_N31]
#set_resistance 0.0589437  [get_nets u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_N31]
#set_load 0.787533  [get_nets u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_N30]
#set_resistance 0.114508  [get_nets u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_N30]
#set_load 0.843296  [get_nets u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_N29]
#set_resistance 0.12616  [get_nets u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_N29]
#set_load 1.0277  [get_nets u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_N28]
#set_resistance 0.152667  [get_nets u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_N28]
#set_load 0.425727  [get_nets u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_N27]
#set_resistance 0.0620254  [get_nets u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_N27]
#set_load 0.627589  [get_nets u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_N26]
#set_resistance 0.0948085  [get_nets u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_N26]
#set_load 0.372999  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[0]}]
#set_resistance 0.0539413  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[0]}]
#set_load 0.500119  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[1]}]
#set_resistance 0.0716357  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[1]}]
#set_load 0.304843  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[2]}]
#set_resistance 0.0436998  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[2]}]
#set_load 0.516189  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[3]}]
#set_resistance 0.0739518  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[3]}]
#set_load 0.299644  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[4]}]
#set_resistance 0.0460358  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[4]}]
#set_load 0.511327  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[5]}]
#set_resistance 0.073156  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[5]}]
#set_load 1.25255  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[6]}]
#set_resistance 0.182005  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[6]}]
#set_load 0.581656  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[7]}]
#set_resistance 0.083984  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[7]}]
#set_load 1.50947  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[8]}]
#set_resistance 0.22071  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[8]}]
#set_load 0.634941  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[9]}]
#set_resistance 0.0923072  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[9]}]
#set_load 0.347218  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[10]}]
#set_resistance 0.052733  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[10]}]
#set_load 0.515253  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[11]}]
#set_resistance 0.0744102  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[11]}]
#set_load 0.591497  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[12]}]
#set_resistance 0.091369  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[12]}]
#set_load 0.342667  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[13]}]
#set_resistance 0.049693  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[13]}]
#set_load 0.552674  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[14]}]
#set_resistance 0.0851378  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[14]}]
#set_load 0.581967  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[15]}]
#set_resistance 0.0850187  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[15]}]
#set_load 0.842026  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[16]}]
#set_resistance 0.122039  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[16]}]
#set_load 0.53031  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[17]}]
#set_resistance 0.0765438  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[17]}]
#set_load 1.19382  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[18]}]
#set_resistance 0.181584  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[18]}]
#set_load 0.653347  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[19]}]
#set_resistance 0.0946732  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[19]}]
#set_load 0.962287  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[20]}]
#set_resistance 0.14436  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[20]}]
#set_load 0.705486  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[21]}]
#set_resistance 0.10393  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[21]}]
#set_load 0.718729  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[22]}]
#set_resistance 0.106573  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[22]}]
#set_load 0.591398  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[23]}]
#set_resistance 0.0857852  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[23]}]
#set_load 0.828795  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[24]}]
#set_resistance 0.123821  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[24]}]
#set_load 0.608744  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[25]}]
#set_resistance 0.088579  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[25]}]
#set_load 0.555379  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[26]}]
#set_resistance 0.0832762  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[26]}]
#set_load 0.519664  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[27]}]
#set_resistance 0.0744921  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[27]}]
#set_load 0.322756  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[28]}]
#set_resistance 0.0476017  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[28]}]
#set_load 0.647666  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[29]}]
#set_resistance 0.0934664  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[29]}]
#set_load 0.824619  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[30]}]
#set_resistance 0.125538  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[30]}]
#set_load 0.497686  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[31]}]
#set_resistance 0.0721469  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[31]}]
#set_load 0.810202  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[32]}]
#set_resistance 0.119212  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[32]}]
#set_load 0.510288  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[33]}]
#set_resistance 0.073744  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[33]}]
#set_load 0.54544  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[34]}]
#set_resistance 0.0787205  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[34]}]
#set_load 0.569098  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[35]}]
#set_resistance 0.0828675  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[35]}]
#set_load 0.491594  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[36]}]
#set_resistance 0.0742631  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[36]}]
#set_load 0.722726  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[37]}]
#set_resistance 0.105744  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[37]}]
#set_load 1.57951  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[38]}]
#set_resistance 0.232549  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[38]}]
#set_load 0.65471  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[39]}]
#set_resistance 0.0943187  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[39]}]
#set_load 1.41267  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[40]}]
#set_resistance 0.202185  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[40]}]
#set_load 0.733441  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[41]}]
#set_resistance 0.105515  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[41]}]
#set_load 0.187331  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[42]}]
#set_resistance 0.0281829  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[42]}]
#set_load 0.513744  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[43]}]
#set_resistance 0.0735817  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[43]}]
#set_load 0.387744  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[44]}]
#set_resistance 0.0593484  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[44]}]
#set_load 0.584134  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[45]}]
#set_resistance 0.0849889  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[45]}]
#set_load 0.616334  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[46]}]
#set_resistance 0.0940772  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[46]}]
#set_load 0.917202  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[47]}]
#set_resistance 0.135031  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[47]}]
#set_load 0.506607  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[48]}]
#set_resistance 0.0736357  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[48]}]
#set_load 0.482437  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[49]}]
#set_resistance 0.0691262  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[49]}]
#set_load 1.15439  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[50]}]
#set_resistance 0.176877  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[50]}]
#set_load 0.666372  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[51]}]
#set_resistance 0.0974095  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[51]}]
#set_load 0.635554  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[52]}]
#set_resistance 0.0925152  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[52]}]
#set_load 0.504753  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[53]}]
#set_resistance 0.0737757  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[53]}]
#set_load 0.628348  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[54]}]
#set_resistance 0.0927851  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[54]}]
#set_load 0.537414  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[55]}]
#set_resistance 0.0771617  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[55]}]
#set_load 0.626359  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[56]}]
#set_resistance 0.0948361  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[56]}]
#set_load 0.822452  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[57]}]
#set_resistance 0.119103  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[57]}]
#set_load 0.508337  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[58]}]
#set_resistance 0.0748334  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[58]}]
#set_load 0.479012  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[59]}]
#set_resistance 0.0685303  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[59]}]
#set_load 1.07855  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[60]}]
#set_resistance 0.159054  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[60]}]
#set_load 0.621818  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[61]}]
#set_resistance 0.0912783  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[61]}]
#set_load 0.623198  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[62]}]
#set_resistance 0.0945909  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[62]}]
#set_load 0.517187  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[63]}]
#set_resistance 0.0742145  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[63]}]
#set_load 0.410443  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[64]}]
#set_resistance 0.0598738  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[64]}]
#set_load 0.454772  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[65]}]
#set_resistance 0.0657898  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[65]}]
#set_load 0.287385  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[66]}]
#set_resistance 0.0427306  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[66]}]
#set_load 0.741729  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[67]}]
#set_resistance 0.107578  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[67]}]
#set_load 0.693888  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[68]}]
#set_resistance 0.105621  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[68]}]
#set_load 0.518256  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[69]}]
#set_resistance 0.0742058  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[69]}]
#set_load 1.38333  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[70]}]
#set_resistance 0.204024  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[70]}]
#set_load 0.436388  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[71]}]
#set_resistance 0.0631217  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[71]}]
#set_load 1.53034  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[72]}]
#set_resistance 0.222823  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[72]}]
#set_load 0.529472  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[73]}]
#set_resistance 0.0759788  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[73]}]
#set_load 0.633982  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[74]}]
#set_resistance 0.0973141  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[74]}]
#set_load 0.603239  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[75]}]
#set_resistance 0.0882717  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[75]}]
#set_load 0.276933  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[76]}]
#set_resistance 0.0422254  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[76]}]
#set_load 0.583918  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[77]}]
#set_resistance 0.0853469  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[77]}]
#set_load 0.560838  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[78]}]
#set_resistance 0.0846807  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[78]}]
#set_load 0.518158  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[79]}]
#set_resistance 0.0743108  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[79]}]
#set_load 0.77666  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[80]}]
#set_resistance 0.114713  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[80]}]
#set_load 0.305739  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[81]}]
#set_resistance 0.0443325  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[81]}]
#set_load 1.12597  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[82]}]
#set_resistance 0.168871  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[82]}]
#set_load 0.550755  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[83]}]
#set_resistance 0.0802548  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[83]}]
#set_load 0.651565  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[84]}]
#set_resistance 0.093981  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[84]}]
#set_load 0.346167  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[85]}]
#set_resistance 0.050264  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[85]}]
#set_load 0.631548  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[86]}]
#set_resistance 0.093024  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[86]}]
#set_load 0.711533  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[87]}]
#set_resistance 0.104815  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[87]}]
#set_load 0.562082  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[88]}]
#set_resistance 0.0852633  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[88]}]
#set_load 0.4806  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[89]}]
#set_resistance 0.0695928  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[89]}]
#set_load 0.524499  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[90]}]
#set_resistance 0.0766131  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[90]}]
#set_load 0.488375  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[91]}]
#set_resistance 0.0706529  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[91]}]
#set_load 0.827512  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[92]}]
#set_resistance 0.122283  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[92]}]
#set_load 0.576098  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[93]}]
#set_resistance 0.0843239  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[93]}]
#set_load 0.552276  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[94]}]
#set_resistance 0.0844546  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[94]}]
#set_load 0.489994  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[95]}]
#set_resistance 0.070686  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[95]}]
#set_load 0.576174  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[96]}]
#set_resistance 0.0829247  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[96]}]
#set_load 0.510153  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[97]}]
#set_resistance 0.0730725  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[97]}]
#set_load 0.71655  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[98]}]
#set_resistance 0.10415  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[98]}]
#set_load 0.491826  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[99]}]
#set_resistance 0.0710884  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[99]}]
#set_load 0.616568  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[100]}]
#set_resistance 0.0945512  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[100]}]
#set_load 0.562253  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[101]}]
#set_resistance 0.0807451  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[101]}]
#set_load 0.884005  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[102]}]
#set_resistance 0.127468  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[102]}]
#set_load 0.501287  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[103]}]
#set_resistance 0.0725204  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[103]}]
#set_load 1.21896  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[104]}]
#set_resistance 0.175158  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[104]}]
#set_load 0.50211  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[105]}]
#set_resistance 0.0719083  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[105]}]
#set_load 0.651849  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[106]}]
#set_resistance 0.0998047  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[106]}]
#set_load 0.489108  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[107]}]
#set_resistance 0.070269  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[107]}]
#set_load 0.356949  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[108]}]
#set_resistance 0.0544911  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[108]}]
#set_load 0.62993  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[109]}]
#set_resistance 0.0923561  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[109]}]
#set_load 0.597363  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[110]}]
#set_resistance 0.0906462  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[110]}]
#set_load 0.533073  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[111]}]
#set_resistance 0.0762845  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[111]}]
#set_load 0.2774  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[112]}]
#set_resistance 0.0413553  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[112]}]
#set_load 0.58863  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[113]}]
#set_resistance 0.0857671  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[113]}]
#set_load 0.864767  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[114]}]
#set_resistance 0.128136  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[114]}]
#set_load 0.646198  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[115]}]
#set_resistance 0.0928967  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[115]}]
#set_load 0.408432  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[116]}]
#set_resistance 0.0607353  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[116]}]
#set_load 0.597438  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[117]}]
#set_resistance 0.0870343  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[117]}]
#set_load 0.782231  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[118]}]
#set_resistance 0.11539  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[118]}]
#set_load 0.55319  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[119]}]
#set_resistance 0.0804524  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[119]}]
#set_load 0.470789  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[120]}]
#set_resistance 0.0713357  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[120]}]
#set_load 0.826717  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[121]}]
#set_resistance 0.120486  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[121]}]
#set_load 0.338255  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[122]}]
#set_resistance 0.0506218  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[122]}]
#set_load 0.529779  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[123]}]
#set_resistance 0.076089  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[123]}]
#set_load 0.527411  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[124]}]
#set_resistance 0.078449  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[124]}]
#set_load 0.5445  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[125]}]
#set_resistance 0.0784207  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[125]}]
#set_load 0.833809  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[126]}]
#set_resistance 0.125461  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[126]}]
#set_load 0.694763  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[127]}]
#set_resistance 0.0997765  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[127]}]
#set_load 0.573411  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[128]}]
#set_resistance 0.0831716  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[128]}]
#set_load 0.616138  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[129]}]
#set_resistance 0.0888819  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[129]}]
#set_load 0.327004  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[130]}]
#set_resistance 0.0470862  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[130]}]
#set_load 0.50791  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[131]}]
#set_resistance 0.0727389  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[131]}]
#set_load 0.521925  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[132]}]
#set_resistance 0.0806254  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[132]}]
#set_load 0.602044  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[133]}]
#set_resistance 0.087652  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[133]}]
#set_load 1.34083  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[134]}]
#set_resistance 0.195959  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[134]}]
#set_load 0.484982  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[135]}]
#set_resistance 0.0694344  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[135]}]
#set_load 1.30996  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[136]}]
#set_resistance 0.188248  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[136]}]
#set_load 0.664633  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[137]}]
#set_resistance 0.0963104  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[137]}]
#set_load 0.592294  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[138]}]
#set_resistance 0.0904487  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[138]}]
#set_load 0.48858  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[139]}]
#set_resistance 0.0700299  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[139]}]
#set_load 0.468082  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[140]}]
#set_resistance 0.0695856  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[140]}]
#set_load 0.533676  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[141]}]
#set_resistance 0.0764803  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[141]}]
#set_load 0.512612  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[142]}]
#set_resistance 0.0759758  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[142]}]
#set_load 0.654169  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[143]}]
#set_resistance 0.0942768  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[143]}]
#set_load 0.334502  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[144]}]
#set_resistance 0.0492625  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[144]}]
#set_load 0.656637  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[145]}]
#set_resistance 0.0941661  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[145]}]
#set_load 0.965045  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[146]}]
#set_resistance 0.145543  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[146]}]
#set_load 0.662592  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[147]}]
#set_resistance 0.0960934  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[147]}]
#set_load 0.517695  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[148]}]
#set_resistance 0.0771409  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[148]}]
#set_load 0.596879  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[149]}]
#set_resistance 0.0872329  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[149]}]
#set_load 0.369908  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[150]}]
#set_resistance 0.0540904  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[150]}]
#set_load 0.730958  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[151]}]
#set_resistance 0.104837  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[151]}]
#set_load 0.34272  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[152]}]
#set_resistance 0.0521027  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[152]}]
#set_load 0.534372  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[153]}]
#set_resistance 0.0771135  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[153]}]
#set_load 0.304532  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[154]}]
#set_resistance 0.0440395  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[154]}]
#set_load 0.570723  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[155]}]
#set_resistance 0.0829746  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[155]}]
#set_load 0.94177  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[156]}]
#set_resistance 0.137839  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[156]}]
#set_load 0.473682  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[157]}]
#set_resistance 0.0684382  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[157]}]
#set_load 0.391241  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[158]}]
#set_resistance 0.0598024  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[158]}]
#set_load 0.509597  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[159]}]
#set_resistance 0.0729752  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[159]}]
#set_load 0.781705  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[160]}]
#set_resistance 0.114294  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[160]}]
#set_load 0.562442  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[161]}]
#set_resistance 0.0811823  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[161]}]
#set_load 0.560654  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[162]}]
#set_resistance 0.0805086  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[162]}]
#set_load 0.509691  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[163]}]
#set_resistance 0.0730859  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[163]}]
#set_load 0.508721  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[164]}]
#set_resistance 0.0767308  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[164]}]
#set_load 0.480456  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[165]}]
#set_resistance 0.0694514  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[165]}]
#set_load 0.867519  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[166]}]
#set_resistance 0.125171  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[166]}]
#set_load 0.471676  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[167]}]
#set_resistance 0.0675  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[167]}]
#set_load 1.29538  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[168]}]
#set_resistance 0.18737  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[168]}]
#set_load 0.545745  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[169]}]
#set_resistance 0.0788368  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[169]}]
#set_load 0.724387  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[170]}]
#set_resistance 0.111096  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[170]}]
#set_load 0.645658  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[171]}]
#set_resistance 0.0946792  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[171]}]
#set_load 0.894284  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[172]}]
#set_resistance 0.137496  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[172]}]
#set_load 0.554416  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[173]}]
#set_resistance 0.0799133  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[173]}]
#set_load 0.571426  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[174]}]
#set_resistance 0.0860978  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[174]}]
#set_load 0.530737  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[175]}]
#set_resistance 0.0762038  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[175]}]
#set_load 0.971115  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[176]}]
#set_resistance 0.139291  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[176]}]
#set_load 0.3986  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[177]}]
#set_resistance 0.0576955  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[177]}]
#set_load 1.09738  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[178]}]
#set_resistance 0.163909  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[178]}]
#set_load 0.578255  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[179]}]
#set_resistance 0.0833327  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[179]}]
#set_load 0.434789  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[180]}]
#set_resistance 0.0644876  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[180]}]
#set_load 0.542706  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[181]}]
#set_resistance 0.07869  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[181]}]
#set_load 0.659664  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[182]}]
#set_resistance 0.0994779  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[182]}]
#set_load 0.741044  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[183]}]
#set_resistance 0.107611  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[183]}]
#set_load 0.32644  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[184]}]
#set_resistance 0.048388  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[184]}]
#set_load 0.580569  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[185]}]
#set_resistance 0.0830683  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[185]}]
#set_load 0.477606  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[186]}]
#set_resistance 0.0691377  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[186]}]
#set_load 0.489161  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[187]}]
#set_resistance 0.0706448  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[187]}]
#set_load 0.330887  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[188]}]
#set_resistance 0.0477734  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[188]}]
#set_load 0.54535  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[189]}]
#set_resistance 0.0789179  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[189]}]
#set_load 0.72549  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[190]}]
#set_resistance 0.109842  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[190]}]
#set_load 0.480783  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[191]}]
#set_resistance 0.0694136  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[191]}]
#set_load 0.727097  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[192]}]
#set_resistance 0.104821  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[192]}]
#set_load 0.664197  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[193]}]
#set_resistance 0.0956582  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[193]}]
#set_load 0.451996  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[194]}]
#set_resistance 0.0646624  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[194]}]
#set_load 0.57051  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[195]}]
#set_resistance 0.082291  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[195]}]
#set_load 0.901104  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[196]}]
#set_resistance 0.135698  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[196]}]
#set_load 0.886145  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[197]}]
#set_resistance 0.129182  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[197]}]
#set_load 0.848998  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[198]}]
#set_resistance 0.122873  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[198]}]
#set_load 0.525235  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[199]}]
#set_resistance 0.0754095  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[199]}]
#set_load 1.12117  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[200]}]
#set_resistance 0.16278  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[200]}]
#set_load 0.378152  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[201]}]
#set_resistance 0.0548166  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[201]}]
#set_load 0.71575  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[202]}]
#set_resistance 0.109964  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[202]}]
#set_load 0.5129  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[203]}]
#set_resistance 0.0740028  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[203]}]
#set_load 0.973247  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[204]}]
#set_resistance 0.149647  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[204]}]
#set_load 0.881998  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[205]}]
#set_resistance 0.131072  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[205]}]
#set_load 0.421295  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[206]}]
#set_resistance 0.0632748  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[206]}]
#set_load 0.811513  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[207]}]
#set_resistance 0.116916  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[207]}]
#set_load 0.89016  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[208]}]
#set_resistance 0.129493  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[208]}]
#set_load 0.504684  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[209]}]
#set_resistance 0.0729746  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[209]}]
#set_load 1.17306  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[210]}]
#set_resistance 0.176278  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[210]}]
#set_load 0.754273  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[211]}]
#set_resistance 0.10917  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[211]}]
#set_load 0.862491  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[212]}]
#set_resistance 0.129288  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[212]}]
#set_load 0.667731  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[213]}]
#set_resistance 0.097733  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[213]}]
#set_load 0.551162  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[214]}]
#set_resistance 0.0788732  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[214]}]
#set_load 0.50207  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[215]}]
#set_resistance 0.0718776  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[215]}]
#set_load 0.516928  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[216]}]
#set_resistance 0.0783137  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[216]}]
#set_load 0.556766  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[217]}]
#set_resistance 0.0811342  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[217]}]
#set_load 0.654993  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[218]}]
#set_resistance 0.0949959  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[218]}]
#set_load 0.388825  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[219]}]
#set_resistance 0.056332  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[219]}]
#set_load 0.419591  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[220]}]
#set_resistance 0.0606902  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[220]}]
#set_load 0.479242  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[221]}]
#set_resistance 0.0686037  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[221]}]
#set_load 0.494499  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[222]}]
#set_resistance 0.0760497  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[222]}]
#set_load 0.517831  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[223]}]
#set_resistance 0.0742808  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[223]}]
#set_load 0.77774  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[224]}]
#set_resistance 0.113755  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[224]}]
#set_load 0.489838  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[225]}]
#set_resistance 0.070144  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[225]}]
#set_load 0.340306  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[226]}]
#set_resistance 0.0489528  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[226]}]
#set_load 0.647962  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[227]}]
#set_resistance 0.0933979  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[227]}]
#set_load 0.612685  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[228]}]
#set_resistance 0.093186  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[228]}]
#set_load 0.780525  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[229]}]
#set_resistance 0.112158  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[229]}]
#set_load 1.04225  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[230]}]
#set_resistance 0.152238  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[230]}]
#set_load 0.534393  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[231]}]
#set_resistance 0.0770025  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[231]}]
#set_load 1.31909  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[232]}]
#set_resistance 0.190383  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[232]}]
#set_load 0.506926  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[233]}]
#set_resistance 0.072772  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[233]}]
#set_load 0.469516  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[234]}]
#set_resistance 0.0713757  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[234]}]
#set_load 0.653394  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[235]}]
#set_resistance 0.0942108  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[235]}]
#set_load 0.475943  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[236]}]
#set_resistance 0.0711447  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[236]}]
#set_load 0.720905  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[237]}]
#set_resistance 0.105465  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[237]}]
#set_load 0.528962  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[238]}]
#set_resistance 0.0811757  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[238]}]
#set_load 0.53532  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[239]}]
#set_resistance 0.077216  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[239]}]
#set_load 0.639441  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[240]}]
#set_resistance 0.0917356  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[240]}]
#set_load 0.666058  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[241]}]
#set_resistance 0.0969172  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[241]}]
#set_load 0.812943  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[242]}]
#set_resistance 0.123286  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[242]}]
#set_load 0.541163  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[243]}]
#set_resistance 0.0777198  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[243]}]
#set_load 0.376134  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[244]}]
#set_resistance 0.0568738  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[244]}]
#set_load 0.760927  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[245]}]
#set_resistance 0.111181  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[245]}]
#set_load 0.612132  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[246]}]
#set_resistance 0.0896311  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[246]}]
#set_load 0.484323  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[247]}]
#set_resistance 0.0696517  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[247]}]
#set_load 0.611814  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[248]}]
#set_resistance 0.0911357  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[248]}]
#set_load 0.607331  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[249]}]
#set_resistance 0.0876826  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[249]}]
#set_load 0.315243  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[250]}]
#set_resistance 0.0454378  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[250]}]
#set_load 0.594105  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[251]}]
#set_resistance 0.0854829  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[251]}]
#set_load 0.315505  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[252]}]
#set_resistance 0.0463432  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[252]}]
#set_load 0.693886  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[253]}]
#set_resistance 0.100937  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[253]}]
#set_load 0.502443  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[254]}]
#set_resistance 0.0755994  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[254]}]
#set_load 0.535241  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[255]}]
#set_resistance 0.0775799  [get_nets {u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_buffer_data[255]}]
#set_load 0.266902  [get_nets u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_full_full_synch_d_middle_0_]
#set_resistance 0.0383047  [get_nets u_top_core_u_spi_device_tlul_u_dcfifo_tx_u_din_full_full_synch_d_middle_0_]
#set_load 7.29679  [get_nets u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_full_full_synch_d_middle_0_]
#set_resistance 1.12223  [get_nets u_top_core_u_spi_device_tlul_u_dcfifo_rx_u_din_full_full_synch_d_middle_0_]
#set_load 0.28899  [get_nets n47]
#set_resistance 0.0428007  [get_nets n47]
#set_load 0.507112  [get_nets n50]
#set_resistance 0.0742693  [get_nets n50]
#set_load 0.213448  [get_nets n53]
#set_resistance 0.0306846  [get_nets n53]
#set_load 0.108589  [get_nets n56]
#set_resistance 0.0160621  [get_nets n56]
#set_load 0.957095  [get_nets n59]
#set_resistance 0.137235  [get_nets n59]
#set_load 0.325746  [get_nets n62]
#set_resistance 0.0471878  [get_nets n62]
#set_load 0.65639  [get_nets n65]
#set_resistance 0.0940126  [get_nets n65]
#set_load 1.46776  [get_nets n68]
#set_resistance 0.210769  [get_nets n68]
#set_load 0.604093  [get_nets n729]
#set_resistance 0.0887935  [get_nets n729]
#set_load 0.399179  [get_nets n730]
#set_resistance 0.0594383  [get_nets n730]
#set_load 0.3683  [get_nets n735]
#set_resistance 0.0551112  [get_nets n735]
#set_load 0.626149  [get_nets n738]
#set_resistance 0.091157  [get_nets n738]
#set_load 0.301708  [get_nets n741]
#set_resistance 0.0439107  [get_nets n741]
#set_load 0.3505  [get_nets n744]
#set_resistance 0.0514062  [get_nets n744]
#set_load 4.21251  [get_nets n747]
#set_resistance 0.639787  [get_nets n747]
#set_load 4.05832  [get_nets n748]
#set_resistance 0.61772  [get_nets n748]
#set_load 0.50273  [get_nets n751]
#set_resistance 0.0726588  [get_nets n751]
#set_load 0.299128  [get_nets n752]
#set_resistance 0.0435593  [get_nets n752]
#set_load 0.294976  [get_nets n755]
#set_resistance 0.0426878  [get_nets n755]
#set_load 0.211313  [get_nets n758]
#set_resistance 0.0309732  [get_nets n758]
#set_load 0.275914  [get_nets n761]
#set_resistance 0.041858  [get_nets n761]
#set_load 0.235908  [get_nets n1054]
#set_resistance 0.03383  [get_nets n1054]
#set_load 0.166874  [get_nets n1057]
#set_resistance 0.0239234  [get_nets n1057]
#set_load 0.193673  [get_nets n1060]
#set_resistance 0.0278288  [get_nets n1060]
#set_load 0.235908  [get_nets n1063]
#set_resistance 0.03383  [get_nets n1063]
#set_load 0.371442  [get_nets n1066]
#set_resistance 0.0549003  [get_nets n1066]
#set_load 0.193673  [get_nets n1069]
#set_resistance 0.0278288  [get_nets n1069]
#set_load 0.193673  [get_nets n1072]
#set_resistance 0.0278288  [get_nets n1072]
#set_load 0.166874  [get_nets n1075]
#set_resistance 0.0239234  [get_nets n1075]
#set_load 0.166874  [get_nets n1078]
#set_resistance 0.0239234  [get_nets n1078]
#set_load 0.193673  [get_nets n1081]
#set_resistance 0.0278288  [get_nets n1081]
#set_load 0.193673  [get_nets n1084]
#set_resistance 0.0278288  [get_nets n1084]
#set_load 0.166874  [get_nets n1087]
#set_resistance 0.0239234  [get_nets n1087]
#set_load 0.193673  [get_nets n1090]
#set_resistance 0.0278288  [get_nets n1090]
#set_load 0.235908  [get_nets n1093]
#set_resistance 0.03383  [get_nets n1093]
#set_load 0.193673  [get_nets n1096]
#set_resistance 0.0278288  [get_nets n1096]
#set_load 0.166874  [get_nets n1099]
#set_resistance 0.0239234  [get_nets n1099]
#set_load 0.19014  [get_nets n1102]
#set_resistance 0.0272825  [get_nets n1102]
#set_load 0.166874  [get_nets n1105]
#set_resistance 0.0239234  [get_nets n1105]
#set_load 0.193673  [get_nets n1388]
#set_resistance 0.0278288  [get_nets n1388]
#set_load 0.166874  [get_nets n1391]
#set_resistance 0.0239234  [get_nets n1391]
#set_load 0.166874  [get_nets n1410]
#set_resistance 0.0239234  [get_nets n1410]
#set_load 0.193673  [get_nets n1413]
#set_resistance 0.0278288  [get_nets n1413]
#set_load 0.166874  [get_nets n1432]
#set_resistance 0.0239234  [get_nets n1432]
#set_load 0.193673  [get_nets n1435]
#set_resistance 0.0278288  [get_nets n1435]
#set_load 0.193673  [get_nets n1454]
#set_resistance 0.0278288  [get_nets n1454]
#set_load 0.166874  [get_nets n1457]
#set_resistance 0.0239234  [get_nets n1457]
#set_load 0.166874  [get_nets n1476]
#set_resistance 0.0239234  [get_nets n1476]
#set_load 0.193673  [get_nets n1479]
#set_resistance 0.0278288  [get_nets n1479]
#set_load 0.193673  [get_nets n1498]
#set_resistance 0.0278288  [get_nets n1498]
#set_load 0.166874  [get_nets n1501]
#set_resistance 0.0239234  [get_nets n1501]
#set_load 0.166874  [get_nets n1520]
#set_resistance 0.0239234  [get_nets n1520]
#set_load 0.193673  [get_nets n1523]
#set_resistance 0.0278288  [get_nets n1523]
#set_load 0.193673  [get_nets n1540]
#set_resistance 0.0278288  [get_nets n1540]
#set_load 0.166874  [get_nets n1559]
#set_resistance 0.0239234  [get_nets n1559]
#set_load 0.193673  [get_nets n1578]
#set_resistance 0.0278288  [get_nets n1578]
#set_load 0.166874  [get_nets n1597]
#set_resistance 0.0239234  [get_nets n1597]
#set_load 0.193673  [get_nets n1616]
#set_resistance 0.0278288  [get_nets n1616]
#set_load 0.166874  [get_nets n1635]
#set_resistance 0.0239234  [get_nets n1635]
#set_load 0.193673  [get_nets n1654]
#set_resistance 0.0278288  [get_nets n1654]
#set_load 0.166874  [get_nets n1673]
#set_resistance 0.0239234  [get_nets n1673]
#set_load 0.193673  [get_nets n1692]
#set_resistance 0.0278288  [get_nets n1692]
#set_load 0.166874  [get_nets n1711]
#set_resistance 0.0239234  [get_nets n1711]
#set_load 0.193673  [get_nets n1730]
#set_resistance 0.0278288  [get_nets n1730]
#set_load 0.166874  [get_nets n1749]
#set_resistance 0.0239234  [get_nets n1749]
#set_load 0.193673  [get_nets n1768]
#set_resistance 0.0278288  [get_nets n1768]
#set_load 0.166874  [get_nets n1787]
#set_resistance 0.0239234  [get_nets n1787]
#set_load 0.193673  [get_nets n1806]
#set_resistance 0.0278288  [get_nets n1806]
#set_load 0.166874  [get_nets n1825]
#set_resistance 0.0239234  [get_nets n1825]
#set_load 0.166874  [get_nets n1844]
#set_resistance 0.0239234  [get_nets n1844]
#set_load 0.193673  [get_nets n1863]
#set_resistance 0.0278288  [get_nets n1863]
#set_load 0.193673  [get_nets n1882]
#set_resistance 0.0278288  [get_nets n1882]
#set_load 0.166874  [get_nets n1901]
#set_resistance 0.0239234  [get_nets n1901]
#set_load 0.166874  [get_nets n1920]
#set_resistance 0.0239234  [get_nets n1920]
#set_load 0.193673  [get_nets n1939]
#set_resistance 0.0278288  [get_nets n1939]
#set_load 0.166874  [get_nets n1958]
#set_resistance 0.0239234  [get_nets n1958]
#set_load 0.193673  [get_nets n1977]
#set_resistance 0.0278288  [get_nets n1977]
#set_load 0.994865  [get_nets n2044]
#set_resistance 0.127957  [get_nets n2044]
#set_load 0.193673  [get_nets n2065]
#set_resistance 0.0278288  [get_nets n2065]
#set_load 0.166874  [get_nets n2068]
#set_resistance 0.0239234  [get_nets n2068]
#set_load 2.69177  [get_nets n2108]
#set_resistance 0.403566  [get_nets n2108]
#set_load 1.16547  [get_nets n3229]
#set_resistance 0.136752  [get_nets n3229]
#set_load 1.8066  [get_nets n3296]
#set_resistance 0.260052  [get_nets n3296]
#set_load 1.49954  [get_nets n3297]
#set_resistance 0.223211  [get_nets n3297]
#set_load 0.2454  [get_nets DP_OP_133J3_122_3854_n8]
#set_resistance 0.036396  [get_nets DP_OP_133J3_122_3854_n8]
#set_load 0.112978  [get_nets DP_OP_133J3_122_3854_n7]
#set_resistance 0.0167912  [get_nets DP_OP_133J3_122_3854_n7]
#set_load 0.278892  [get_nets DP_OP_133J3_122_3854_n6]
#set_resistance 0.0399341  [get_nets DP_OP_133J3_122_3854_n6]
#set_load 0.121988  [get_nets DP_OP_133J3_122_3854_n5]
#set_resistance 0.0178422  [get_nets DP_OP_133J3_122_3854_n5]
#set_load 0.139352  [get_nets DP_OP_133J3_122_3854_n4]
#set_resistance 0.0208517  [get_nets DP_OP_133J3_122_3854_n4]
#set_load 0.128592  [get_nets DP_OP_133J3_122_3854_n3]
#set_resistance 0.0190345  [get_nets DP_OP_133J3_122_3854_n3]
#set_load 0.2592  [get_nets DP_OP_133J3_122_3854_n2]
#set_resistance 0.0388161  [get_nets DP_OP_133J3_122_3854_n2]
#set_load 0.120871  [get_nets DP_OP_153J3_125_6609_n8]
#set_resistance 0.0174936  [get_nets DP_OP_153J3_125_6609_n8]
#set_load 0.298854  [get_nets DP_OP_153J3_125_6609_n7]
#set_resistance 0.0446016  [get_nets DP_OP_153J3_125_6609_n7]
#set_load 0.147189  [get_nets DP_OP_153J3_125_6609_n6]
#set_resistance 0.0219425  [get_nets DP_OP_153J3_125_6609_n6]
#set_load 0.0701619  [get_nets DP_OP_153J3_125_6609_n5]
#set_resistance 0.0106312  [get_nets DP_OP_153J3_125_6609_n5]
#set_load 0.114029  [get_nets DP_OP_153J3_125_6609_n4]
#set_resistance 0.0164497  [get_nets DP_OP_153J3_125_6609_n4]
#set_load 0.088595  [get_nets DP_OP_153J3_125_6609_n3]
#set_resistance 0.0132745  [get_nets DP_OP_153J3_125_6609_n3]
#set_load 0.114535  [get_nets DP_OP_153J3_125_6609_n2]
#set_resistance 0.0175395  [get_nets DP_OP_153J3_125_6609_n2]
#set_load 0.147832  [get_nets n3299]
#set_resistance 0.0227052  [get_nets n3299]
#set_load 0.3384  [get_nets n3300]
#set_resistance 0.0521931  [get_nets n3300]
#set_load 0.113829  [get_nets n3302]
#set_resistance 0.0168385  [get_nets n3302]
#set_load 0.161726  [get_nets n3303]
#set_resistance 0.0235288  [get_nets n3303]
#set_load 0.205839  [get_nets n3304]
#set_resistance 0.0311588  [get_nets n3304]
#set_load 0.118069  [get_nets n3305]
#set_resistance 0.017679  [get_nets n3305]
#set_load 0.535303  [get_nets n3306]
#set_resistance 0.0776228  [get_nets n3306]
#set_load 0.0873114  [get_nets n3307]
#set_resistance 0.0126612  [get_nets n3307]
#set_load 0.364039  [get_nets n3308]
#set_resistance 0.0532908  [get_nets n3308]
#set_load 0.0634327  [get_nets n3309]
#set_resistance 0.0096549  [get_nets n3309]
#set_load 0.288186  [get_nets n3310]
#set_resistance 0.042063  [get_nets n3310]
#set_load 0.264849  [get_nets n3311]
#set_resistance 0.0387472  [get_nets n3311]
#set_load 0.0938131  [get_nets n3312]
#set_resistance 0.0136935  [get_nets n3312]
#set_load 0.166512  [get_nets n3313]
#set_resistance 0.02467  [get_nets n3313]
#set_load 0.307843  [get_nets n3314]
#set_resistance 0.0453629  [get_nets n3314]
#set_load 0.0976917  [get_nets n3315]
#set_resistance 0.0144732  [get_nets n3315]
#set_load 0.130947  [get_nets n3316]
#set_resistance 0.0191398  [get_nets n3316]
#set_load 0.0958298  [get_nets n3317]
#set_resistance 0.0140216  [get_nets n3317]
#set_load 0.131209  [get_nets n3318]
#set_resistance 0.0191577  [get_nets n3318]
#set_load 0.0343427  [get_nets n3319]
#set_resistance 0.00519408  [get_nets n3319]
#set_load 0.234019  [get_nets n3320]
#set_resistance 0.0335448  [get_nets n3320]
#set_load 0.163422  [get_nets n3321]
#set_resistance 0.024024  [get_nets n3321]
#set_load 0.104465  [get_nets n3322]
#set_resistance 0.0158069  [get_nets n3322]
#set_load 0.232173  [get_nets n3323]
#set_resistance 0.0326361  [get_nets n3323]
#set_load 0.0894881  [get_nets n3324]
#set_resistance 0.0134018  [get_nets n3324]
#set_load 0.363998  [get_nets n3325]
#set_resistance 0.048784  [get_nets n3325]
#set_load 0.207879  [get_nets n3326]
#set_resistance 0.0287943  [get_nets n3326]
#set_load 0.108611  [get_nets n3337]
#set_resistance 0.0157169  [get_nets n3337]
#set_load 0.264128  [get_nets n3338]
#set_resistance 0.0403083  [get_nets n3338]
#set_load 0.163529  [get_nets n3339]
#set_resistance 0.0235492  [get_nets n3339]
#set_load 0.273587  [get_nets n3340]
#set_resistance 0.0420546  [get_nets n3340]
#set_load 0.111327  [get_nets n3341]
#set_resistance 0.0168445  [get_nets n3341]
#set_load 0.348673  [get_nets n3342]
#set_resistance 0.0538636  [get_nets n3342]
#set_load 0.223675  [get_nets n3343]
#set_resistance 0.0328175  [get_nets n3343]
#set_load 0.0662797  [get_nets n3344]
#set_resistance 0.00983919  [get_nets n3344]
#set_load 0.207923  [get_nets n3345]
#set_resistance 0.0310183  [get_nets n3345]
#set_load 0.0548769  [get_nets n3346]
#set_resistance 0.00803581  [get_nets n3346]
#set_load 0.106865  [get_nets n3347]
#set_resistance 0.0159367  [get_nets n3347]
#set_load 0.102074  [get_nets n3348]
#set_resistance 0.0155044  [get_nets n3348]
#set_load 0.092443  [get_nets n3349]
#set_resistance 0.0138509  [get_nets n3349]
#set_load 0.196359  [get_nets n3350]
#set_resistance 0.02977  [get_nets n3350]
#set_load 0.2206  [get_nets n3351]
#set_resistance 0.0321715  [get_nets n3351]
#set_load 18.2175  [get_nets n3352]
#set_resistance 1.56049  [get_nets n3352]
#set_load 0.86382  [get_nets n3354]
#set_resistance 0.124354  [get_nets n3354]
#set_load 16.9939  [get_nets n3355]
#set_resistance 1.53133  [get_nets n3355]
#set_load 0.105997  [get_nets n3356]
#set_resistance 0.0153225  [get_nets n3356]
#set_load 0.36195  [get_nets n3357]
#set_resistance 0.0523343  [get_nets n3357]
#set_load 0.0598932  [get_nets n3358]
#set_resistance 0.00866486  [get_nets n3358]
#set_load 0.498486  [get_nets n3359]
#set_resistance 0.0754978  [get_nets n3359]
#set_load 0.173969  [get_nets n3361]
#set_resistance 0.0249419  [get_nets n3361]
#set_load 0.247991  [get_nets n3363]
#set_resistance 0.0369383  [get_nets n3363]
#set_load 0.335366  [get_nets n3364]
#set_resistance 0.0481634  [get_nets n3364]
#set_load 0.148447  [get_nets n3365]
#set_resistance 0.0228024  [get_nets n3365]
#set_load 0.0558653  [get_nets n3366]
#set_resistance 0.00860049  [get_nets n3366]
#set_load 0.49996  [get_nets n3367]
#set_resistance 0.0742185  [get_nets n3367]
#set_load 0.365531  [get_nets n3368]
#set_resistance 0.0530592  [get_nets n3368]
#set_load 0.227919  [get_nets n3369]
#set_resistance 0.033134  [get_nets n3369]
#set_load 0.0645325  [get_nets n3370]
#set_resistance 0.00940575  [get_nets n3370]
#set_load 0.252199  [get_nets n3371]
#set_resistance 0.0380994  [get_nets n3371]
#set_load 0.302517  [get_nets n3372]
#set_resistance 0.0464727  [get_nets n3372]
#set_load 0.235513  [get_nets n3373]
#set_resistance 0.0356737  [get_nets n3373]
#set_load 0.0714678  [get_nets n3374]
#set_resistance 0.0103384  [get_nets n3374]
#set_load 0.0625058  [get_nets n3375]
#set_resistance 0.00936743  [get_nets n3375]
#set_load 0.146364  [get_nets n3376]
#set_resistance 0.0213158  [get_nets n3376]
#set_load 0.347093  [get_nets n3377]
#set_resistance 0.0510569  [get_nets n3377]
#set_load 0.395918  [get_nets n3379]
#set_resistance 0.0578559  [get_nets n3379]
#set_load 0.20835  [get_nets n3381]
#set_resistance 0.0303023  [get_nets n3381]
#set_load 0.58372  [get_nets n3382]
#set_resistance 0.0898898  [get_nets n3382]
#set_load 0.573499  [get_nets n3383]
#set_resistance 0.0870297  [get_nets n3383]
#set_load 0.434533  [get_nets n3384]
#set_resistance 0.0669289  [get_nets n3384]
#set_load 0.0749526  [get_nets n3387]
#set_resistance 0.010891  [get_nets n3387]
#set_load 1.03664  [get_nets n3389]
#set_resistance 0.150926  [get_nets n3389]
#set_load 1.85769  [get_nets n3391]
#set_resistance 0.210223  [get_nets n3391]
#set_load 0.285993  [get_nets n3392]
#set_resistance 0.038336  [get_nets n3392]
#set_load 0.289013  [get_nets n3393]
#set_resistance 0.0397901  [get_nets n3393]
#set_load 0.294876  [get_nets n3394]
#set_resistance 0.0432058  [get_nets n3394]
#set_load 0.312717  [get_nets n3395]
#set_resistance 0.0432819  [get_nets n3395]
#set_load 0.183461  [get_nets n3396]
#set_resistance 0.0251931  [get_nets n3396]
#set_load 0.090924  [get_nets n3397]
#set_resistance 0.0137744  [get_nets n3397]
#set_load 0.104542  [get_nets n3398]
#set_resistance 0.0152088  [get_nets n3398]
#set_load 0.16305  [get_nets n3399]
#set_resistance 0.0243454  [get_nets n3399]
#set_load 0.0431457  [get_nets n3400]
#set_resistance 0.0065229  [get_nets n3400]
#set_load 0.170126  [get_nets n3401]
#set_resistance 0.0227632  [get_nets n3401]
#set_load 0.54732  [get_nets n3402]
#set_resistance 0.0820134  [get_nets n3402]
#set_load 0.723893  [get_nets n3403]
#set_resistance 0.109562  [get_nets n3403]
#set_load 0.857247  [get_nets n3404]
#set_resistance 0.126219  [get_nets n3404]
#set_load 0.98886  [get_nets n3405]
#set_resistance 0.135725  [get_nets n3405]
#set_load 0.664526  [get_nets n3406]
#set_resistance 0.0965696  [get_nets n3406]
#set_load 0.42943  [get_nets n3408]
#set_resistance 0.0625651  [get_nets n3408]
#set_load 0.509806  [get_nets n3411]
#set_resistance 0.0711816  [get_nets n3411]
#set_load 0.990827  [get_nets n3412]
#set_resistance 0.144218  [get_nets n3412]
#set_load 1.02853  [get_nets n3413]
#set_resistance 0.138337  [get_nets n3413]
#set_load 1.35591  [get_nets n3414]
#set_resistance 0.196755  [get_nets n3414]
#set_load 0.838217  [get_nets n3415]
#set_resistance 0.123768  [get_nets n3415]
#set_load 0.990082  [get_nets n3416]
#set_resistance 0.144688  [get_nets n3416]
#set_load 1.00533  [get_nets n3417]
#set_resistance 0.136293  [get_nets n3417]
#set_load 1.4226  [get_nets n3418]
#set_resistance 0.207197  [get_nets n3418]
#set_load 1.01196  [get_nets n3419]
#set_resistance 0.134941  [get_nets n3419]
#set_load 0.975685  [get_nets n3420]
#set_resistance 0.143952  [get_nets n3420]
#set_load 1.23335  [get_nets n3421]
#set_resistance 0.167428  [get_nets n3421]
#set_load 0.605985  [get_nets n3423]
#set_resistance 0.088863  [get_nets n3423]
#set_load 0.614235  [get_nets n3424]
#set_resistance 0.0904088  [get_nets n3424]
#set_load 0.903856  [get_nets n3426]
#set_resistance 0.13147  [get_nets n3426]
#set_load 0.520434  [get_nets n3427]
#set_resistance 0.070887  [get_nets n3427]
#set_load 0.210474  [get_nets n3429]
#set_resistance 0.0301678  [get_nets n3429]
#set_load 0.10603  [get_nets n3430]
#set_resistance 0.0157415  [get_nets n3430]
#set_load 0.0626916  [get_nets n3431]
#set_resistance 0.00897253  [get_nets n3431]
#set_load 0.0769988  [get_nets n3432]
#set_resistance 0.0111696  [get_nets n3432]
#set_load 0.426302  [get_nets n3433]
#set_resistance 0.063645  [get_nets n3433]
#set_load 0.131603  [get_nets n3434]
#set_resistance 0.0189657  [get_nets n3434]
#set_load 0.0780217  [get_nets n3435]
#set_resistance 0.0120485  [get_nets n3435]
#set_load 0.0596484  [get_nets n3436]
#set_resistance 0.00854218  [get_nets n3436]
#set_load 0.0568782  [get_nets n3437]
#set_resistance 0.00814815  [get_nets n3437]
#set_load 0.0439488  [get_nets n3438]
#set_resistance 0.0063176  [get_nets n3438]
#set_load 0.136162  [get_nets n3439]
#set_resistance 0.0195897  [get_nets n3439]
#set_load 0.527256  [get_nets n3440]
#set_resistance 0.075793  [get_nets n3440]
#set_load 0.0842851  [get_nets n3441]
#set_resistance 0.0122678  [get_nets n3441]
#set_load 0.428211  [get_nets n3442]
#set_resistance 0.0595026  [get_nets n3442]
#set_load 0.456405  [get_nets n3443]
#set_resistance 0.0618813  [get_nets n3443]
#set_load 0.272015  [get_nets n3444]
#set_resistance 0.0394081  [get_nets n3444]
#set_load 0.057085  [get_nets n3445]
#set_resistance 0.00843118  [get_nets n3445]
#set_load 0.126462  [get_nets n3446]
#set_resistance 0.0181644  [get_nets n3446]
#set_load 0.929015  [get_nets n3447]
#set_resistance 0.108692  [get_nets n3447]
#set_load 0.314614  [get_nets n3448]
#set_resistance 0.0430312  [get_nets n3448]
#set_load 0.379825  [get_nets n3449]
#set_resistance 0.0517692  [get_nets n3449]
#set_load 0.26629  [get_nets n3450]
#set_resistance 0.0400689  [get_nets n3450]
#set_load 0.194107  [get_nets n3451]
#set_resistance 0.0268584  [get_nets n3451]
#set_load 0.244485  [get_nets n3452]
#set_resistance 0.0341006  [get_nets n3452]
#set_load 0.229031  [get_nets n3453]
#set_resistance 0.0332177  [get_nets n3453]
#set_load 0.302505  [get_nets n3454]
#set_resistance 0.0428606  [get_nets n3454]
#set_load 0.370068  [get_nets n3455]
#set_resistance 0.0535107  [get_nets n3455]
#set_load 0.572381  [get_nets n3456]
#set_resistance 0.0735188  [get_nets n3456]
#set_load 0.810097  [get_nets n3457]
#set_resistance 0.0996347  [get_nets n3457]
#set_load 0.687755  [get_nets n3459]
#set_resistance 0.103152  [get_nets n3459]
#set_load 0.472955  [get_nets n3460]
#set_resistance 0.0719654  [get_nets n3460]
#set_load 0.700437  [get_nets n3467]
#set_resistance 0.0960815  [get_nets n3467]
#set_load 0.210616  [get_nets n3468]
#set_resistance 0.0314248  [get_nets n3468]
#set_load 0.240519  [get_nets n3469]
#set_resistance 0.0358467  [get_nets n3469]
#set_load 0.456774  [get_nets n3470]
#set_resistance 0.0612888  [get_nets n3470]
#set_load 0.106612  [get_nets n3471]
#set_resistance 0.0158819  [get_nets n3471]
#set_load 0.25638  [get_nets n3472]
#set_resistance 0.0353811  [get_nets n3472]
#set_load 0.146097  [get_nets n3473]
#set_resistance 0.0213965  [get_nets n3473]
#set_load 0.144145  [get_nets n3474]
#set_resistance 0.021056  [get_nets n3474]
#set_load 0.0734152  [get_nets n3475]
#set_resistance 0.0111288  [get_nets n3475]
#set_load 0.0757418  [get_nets n3476]
#set_resistance 0.0116533  [get_nets n3476]
#set_load 0.39568  [get_nets n3477]
#set_resistance 0.0547914  [get_nets n3477]
#set_load 0.085653  [get_nets n3478]
#set_resistance 0.0130966  [get_nets n3478]
#set_load 0.1222  [get_nets n3479]
#set_resistance 0.0182731  [get_nets n3479]
#set_load 0.537297  [get_nets n3480]
#set_resistance 0.0733461  [get_nets n3480]
#set_load 0.357027  [get_nets n3481]
#set_resistance 0.053098  [get_nets n3481]
#set_load 0.100372  [get_nets n3482]
#set_resistance 0.0150955  [get_nets n3482]
#set_load 0.196949  [get_nets n3483]
#set_resistance 0.0289674  [get_nets n3483]
#set_load 0.236661  [get_nets n3484]
#set_resistance 0.0361086  [get_nets n3484]
#set_load 0.253253  [get_nets n3485]
#set_resistance 0.0375298  [get_nets n3485]
#set_load 0.118441  [get_nets n3486]
#set_resistance 0.018165  [get_nets n3486]
#set_load 0.141364  [get_nets n3487]
#set_resistance 0.0205388  [get_nets n3487]
#set_load 0.251551  [get_nets n3488]
#set_resistance 0.0373921  [get_nets n3488]
#set_load 0.54672  [get_nets n3489]
#set_resistance 0.0744471  [get_nets n3489]
#set_load 0.364343  [get_nets n3490]
#set_resistance 0.053401  [get_nets n3490]
#set_load 0.0203303  [get_nets n3491]
#set_resistance 0.002947  [get_nets n3491]
#set_load 0.216663  [get_nets n3492]
#set_resistance 0.0328095  [get_nets n3492]
#set_load 0.128324  [get_nets n3493]
#set_resistance 0.0196946  [get_nets n3493]
#set_load 0.261531  [get_nets n3494]
#set_resistance 0.0389339  [get_nets n3494]
#set_load 0.252609  [get_nets n3495]
#set_resistance 0.0384374  [get_nets n3495]
#set_load 0.171298  [get_nets n3496]
#set_resistance 0.025127  [get_nets n3496]
#set_load 0.121766  [get_nets n3497]
#set_resistance 0.0181016  [get_nets n3497]
#set_load 0.142493  [get_nets n3498]
#set_resistance 0.0206594  [get_nets n3498]
#set_load 0.262145  [get_nets n3499]
#set_resistance 0.0376751  [get_nets n3499]
#set_load 0.205511  [get_nets n3500]
#set_resistance 0.0304139  [get_nets n3500]
#set_load 1.07513  [get_nets n3501]
#set_resistance 0.12742  [get_nets n3501]
#set_load 0.20271  [get_nets n3502]
#set_resistance 0.0274805  [get_nets n3502]
#set_load 0.19785  [get_nets n3503]
#set_resistance 0.0283674  [get_nets n3503]
#set_load 1.63852  [get_nets n3504]
#set_resistance 0.185222  [get_nets n3504]
#set_load 0.518814  [get_nets n3505]
#set_resistance 0.0718644  [get_nets n3505]
#set_load 0.553865  [get_nets n3506]
#set_resistance 0.0738582  [get_nets n3506]
#set_load 0.520822  [get_nets n3508]
#set_resistance 0.0781935  [get_nets n3508]
#set_load 0.69879  [get_nets n3509]
#set_resistance 0.102386  [get_nets n3509]
#set_load 0.609985  [get_nets n3510]
#set_resistance 0.0875653  [get_nets n3510]
#set_load 0.581459  [get_nets n3511]
#set_resistance 0.0738637  [get_nets n3511]
#set_load 0.880816  [get_nets n3512]
#set_resistance 0.12636  [get_nets n3512]
#set_load 0.870861  [get_nets n3513]
#set_resistance 0.110542  [get_nets n3513]
#set_load 0.228726  [get_nets n3514]
#set_resistance 0.0332122  [get_nets n3514]
#set_load 0.742647  [get_nets n3515]
#set_resistance 0.106985  [get_nets n3515]
#set_load 0.994003  [get_nets n3516]
#set_resistance 0.131966  [get_nets n3516]
#set_load 1.38365  [get_nets n3517]
#set_resistance 0.185113  [get_nets n3517]
#set_load 1.03664  [get_nets n3518]
#set_resistance 0.149465  [get_nets n3518]
#set_load 0.692737  [get_nets n3519]
#set_resistance 0.10163  [get_nets n3519]
#set_load 0.762376  [get_nets n3520]
#set_resistance 0.102694  [get_nets n3520]
#set_load 0.351918  [get_nets n3521]
#set_resistance 0.0531224  [get_nets n3521]
#set_load 0.315937  [get_nets n3522]
#set_resistance 0.0406919  [get_nets n3522]
#set_load 0.488007  [get_nets n3523]
#set_resistance 0.0595971  [get_nets n3523]
#set_load 0.239617  [get_nets n3524]
#set_resistance 0.0366501  [get_nets n3524]
#set_load 0.116512  [get_nets n3525]
#set_resistance 0.017017  [get_nets n3525]
#set_load 0.211194  [get_nets n3526]
#set_resistance 0.0314481  [get_nets n3526]
#set_load 0.134775  [get_nets n3527]
#set_resistance 0.0202833  [get_nets n3527]
#set_load 0.797714  [get_nets n3528]
#set_resistance 0.0956527  [get_nets n3528]
#set_load 0.556218  [get_nets n3529]
#set_resistance 0.0830646  [get_nets n3529]
#set_load 0.100752  [get_nets n3530]
#set_resistance 0.0151686  [get_nets n3530]
#set_load 0.153722  [get_nets n3531]
#set_resistance 0.0225433  [get_nets n3531]
#set_load 0.327771  [get_nets n3532]
#set_resistance 0.0477377  [get_nets n3532]
#set_load 0.738477  [get_nets n3533]
#set_resistance 0.110329  [get_nets n3533]
#set_load 0.332258  [get_nets n3534]
#set_resistance 0.0494219  [get_nets n3534]
#set_load 0.698383  [get_nets n3535]
#set_resistance 0.0961785  [get_nets n3535]
#set_load 0.200075  [get_nets n3536]
#set_resistance 0.0287997  [get_nets n3536]
#set_load 0.316945  [get_nets n3537]
#set_resistance 0.0464507  [get_nets n3537]
#set_load 0.676003  [get_nets n3538]
#set_resistance 0.0979167  [get_nets n3538]
#set_load 0.850028  [get_nets n3539]
#set_resistance 0.110487  [get_nets n3539]
#set_load 0.934807  [get_nets n3540]
#set_resistance 0.115009  [get_nets n3540]
#set_load 0.463334  [get_nets n3541]
#set_resistance 0.0675815  [get_nets n3541]
#set_load 0.615726  [get_nets n3542]
#set_resistance 0.0809918  [get_nets n3542]
#set_load 0.0608403  [get_nets n3543]
#set_resistance 0.00877355  [get_nets n3543]
#set_load 0.11145  [get_nets n3544]
#set_resistance 0.0162525  [get_nets n3544]
#set_load 0.425077  [get_nets n3545]
#set_resistance 0.0633952  [get_nets n3545]
#set_load 0.230089  [get_nets n3546]
#set_resistance 0.0336343  [get_nets n3546]
#set_load 0.80117  [get_nets n3547]
#set_resistance 0.116984  [get_nets n3547]
#set_load 0.129175  [get_nets n3548]
#set_resistance 0.0189098  [get_nets n3548]
#set_load 0.773097  [get_nets n3549]
#set_resistance 0.112009  [get_nets n3549]
#set_load 0.233623  [get_nets n3550]
#set_resistance 0.0344764  [get_nets n3550]
#set_load 0.375432  [get_nets n3551]
#set_resistance 0.0555996  [get_nets n3551]
#set_load 0.295857  [get_nets n3552]
#set_resistance 0.0425255  [get_nets n3552]
#set_load 0.291687  [get_nets n3553]
#set_resistance 0.0426279  [get_nets n3553]
#set_load 0.475761  [get_nets n3554]
#set_resistance 0.0682792  [get_nets n3554]
#set_load 0.223297  [get_nets n3555]
#set_resistance 0.0344393  [get_nets n3555]
#set_load 0.109449  [get_nets n3556]
#set_resistance 0.0158813  [get_nets n3556]
#set_load 0.265776  [get_nets n3557]
#set_resistance 0.0406988  [get_nets n3557]
#set_load 0.497009  [get_nets n3558]
#set_resistance 0.072543  [get_nets n3558]
#set_load 0.441102  [get_nets n3559]
#set_resistance 0.0646082  [get_nets n3559]
#set_load 1.89022  [get_nets n3560]
#set_resistance 0.290522  [get_nets n3560]
#set_load 7.38387  [get_nets n3561]
#set_resistance 0.615667  [get_nets n3561]
#set_load 0.68543  [get_nets n3562]
#set_resistance 0.0926445  [get_nets n3562]
#set_load 0.122375  [get_nets n3563]
#set_resistance 0.0177427  [get_nets n3563]
#set_load 0.393929  [get_nets n3564]
#set_resistance 0.0554239  [get_nets n3564]
#set_load 0.106748  [get_nets n3565]
#set_resistance 0.0165041  [get_nets n3565]
#set_load 0.318451  [get_nets n3566]
#set_resistance 0.045726  [get_nets n3566]
#set_load 0.0720515  [get_nets n3567]
#set_resistance 0.0108979  [get_nets n3567]
#set_load 0.813488  [get_nets n3568]
#set_resistance 0.119574  [get_nets n3568]
#set_load 2.12898  [get_nets n3569]
#set_resistance 0.327852  [get_nets n3569]
#set_load 0.173441  [get_nets n3570]
#set_resistance 0.0257198  [get_nets n3570]
#set_load 0.462007  [get_nets n3571]
#set_resistance 0.0689591  [get_nets n3571]
#set_load 0.0805944  [get_nets n3572]
#set_resistance 0.0122889  [get_nets n3572]
#set_load 0.148316  [get_nets n3574]
#set_resistance 0.0220014  [get_nets n3574]
#set_load 0.0989761  [get_nets n3575]
#set_resistance 0.0151974  [get_nets n3575]
#set_load 1.33572  [get_nets n3576]
#set_resistance 0.192137  [get_nets n3576]
#set_load 0.325023  [get_nets n3577]
#set_resistance 0.0475963  [get_nets n3577]
#set_load 0.105039  [get_nets n3578]
#set_resistance 0.0154049  [get_nets n3578]
#set_load 0.479792  [get_nets n3579]
#set_resistance 0.0721895  [get_nets n3579]
#set_load 1.07748  [get_nets n3580]
#set_resistance 0.143524  [get_nets n3580]
#set_load 0.0972694  [get_nets n3581]
#set_resistance 0.013975  [get_nets n3581]
#set_load 0.202718  [get_nets n3582]
#set_resistance 0.0295083  [get_nets n3582]
#set_load 0.0667125  [get_nets n3583]
#set_resistance 0.00967175  [get_nets n3583]
#set_load 0.109292  [get_nets n3584]
#set_resistance 0.016461  [get_nets n3584]
#set_load 0.855082  [get_nets n3585]
#set_resistance 0.124276  [get_nets n3585]
#set_load 0.0603841  [get_nets n3586]
#set_resistance 0.00924921  [get_nets n3586]
#set_load 1.03978  [get_nets n3587]
#set_resistance 0.149057  [get_nets n3587]
#set_load 0.185416  [get_nets n3588]
#set_resistance 0.0266836  [get_nets n3588]
#set_load 0.207999  [get_nets n3589]
#set_resistance 0.0298656  [get_nets n3589]
#set_load 0.219926  [get_nets n3590]
#set_resistance 0.0333503  [get_nets n3590]
#set_load 0.22077  [get_nets n3591]
#set_resistance 0.0325963  [get_nets n3591]
#set_load 1.21166  [get_nets n3592]
#set_resistance 0.154024  [get_nets n3592]
#set_load 0.0258012  [get_nets n3593]
#set_resistance 0.00371056  [get_nets n3593]
#set_load 0.391003  [get_nets n3594]
#set_resistance 0.0565179  [get_nets n3594]
#set_load 0.172047  [get_nets n3595]
#set_resistance 0.0250821  [get_nets n3595]
#set_load 0.114299  [get_nets n3596]
#set_resistance 0.0167449  [get_nets n3596]
#set_load 0.190211  [get_nets n3597]
#set_resistance 0.0277446  [get_nets n3597]
#set_load 0.69418  [get_nets n3598]
#set_resistance 0.100388  [get_nets n3598]
#set_load 0.0913564  [get_nets n3599]
#set_resistance 0.0134652  [get_nets n3599]
#set_load 0.133866  [get_nets n3600]
#set_resistance 0.0196691  [get_nets n3600]
#set_load 0.244921  [get_nets n3601]
#set_resistance 0.0342722  [get_nets n3601]
#set_load 0.151623  [get_nets n3602]
#set_resistance 0.0234111  [get_nets n3602]
#set_load 0.416345  [get_nets n3603]
#set_resistance 0.0596563  [get_nets n3603]
#set_load 0.492928  [get_nets n3604]
#set_resistance 0.072565  [get_nets n3604]
#set_load 0.3885  [get_nets n3605]
#set_resistance 0.057812  [get_nets n3605]
#set_load 0.67053  [get_nets n3606]
#set_resistance 0.0904585  [get_nets n3606]
#set_load 2.28471  [get_nets n3607]
#set_resistance 0.328517  [get_nets n3607]
#set_load 1.71163  [get_nets n3608]
#set_resistance 0.21446  [get_nets n3608]
#set_load 0.289079  [get_nets n3609]
#set_resistance 0.0424615  [get_nets n3609]
#set_load 0.148196  [get_nets n3610]
#set_resistance 0.022051  [get_nets n3610]
#set_load 0.396722  [get_nets n3611]
#set_resistance 0.0599866  [get_nets n3611]
#set_load 0.135788  [get_nets n3612]
#set_resistance 0.0205767  [get_nets n3612]
#set_load 2.24449  [get_nets n3613]
#set_resistance 0.332384  [get_nets n3613]
#set_load 0.289433  [get_nets n3614]
#set_resistance 0.0416656  [get_nets n3614]
#set_load 0.889414  [get_nets n3615]
#set_resistance 0.121417  [get_nets n3615]
#set_load 1.64517  [get_nets n3616]
#set_resistance 0.199085  [get_nets n3616]
#set_load 3.28063  [get_nets n3617]
#set_resistance 0.494011  [get_nets n3617]
#set_load 0.802296  [get_nets n3618]
#set_resistance 0.109713  [get_nets n3618]
#set_load 0.684027  [get_nets n3619]
#set_resistance 0.094398  [get_nets n3619]
#set_load 3.02424  [get_nets n3620]
#set_resistance 0.457358  [get_nets n3620]
#set_load 5.50645  [get_nets n3621]
#set_resistance 0.771109  [get_nets n3621]
#set_load 0.111881  [get_nets n3622]
#set_resistance 0.0170404  [get_nets n3622]
#set_load 0.305433  [get_nets n3623]
#set_resistance 0.0466013  [get_nets n3623]
#set_load 0.82978  [get_nets n3624]
#set_resistance 0.128244  [get_nets n3624]
#set_load 0.920104  [get_nets n3625]
#set_resistance 0.141736  [get_nets n3625]
#set_load 0.947181  [get_nets n3626]
#set_resistance 0.145278  [get_nets n3626]
#set_load 1.30797  [get_nets n3627]
#set_resistance 0.200191  [get_nets n3627]
#set_load 1.31216  [get_nets n3628]
#set_resistance 0.2019  [get_nets n3628]
#set_load 1.33036  [get_nets n3629]
#set_resistance 0.203984  [get_nets n3629]
#set_load 0.771683  [get_nets n3630]
#set_resistance 0.118928  [get_nets n3630]
#set_load 0.584408  [get_nets n3631]
#set_resistance 0.0901285  [get_nets n3631]
#set_load 0.5237  [get_nets n3632]
#set_resistance 0.0802699  [get_nets n3632]
#set_load 0.547301  [get_nets n3633]
#set_resistance 0.0818285  [get_nets n3633]
#set_load 0.760825  [get_nets n3634]
#set_resistance 0.117246  [get_nets n3634]
#set_load 1.02657  [get_nets n3635]
#set_resistance 0.158401  [get_nets n3635]
#set_load 1.03469  [get_nets n3636]
#set_resistance 0.158918  [get_nets n3636]
#set_load 0.500955  [get_nets n3637]
#set_resistance 0.077304  [get_nets n3637]
#set_load 0.89862  [get_nets n3638]
#set_resistance 0.13613  [get_nets n3638]
#set_load 0.881873  [get_nets n3639]
#set_resistance 0.134068  [get_nets n3639]
#set_load 0.832728  [get_nets n3640]
#set_resistance 0.12788  [get_nets n3640]
#set_load 0.756743  [get_nets n3641]
#set_resistance 0.116911  [get_nets n3641]
#set_load 3.62883  [get_nets n3642]
#set_resistance 0.552215  [get_nets n3642]
#set_load 1.00326  [get_nets n3645]
#set_resistance 0.153477  [get_nets n3645]
#set_load 0.984453  [get_nets n3647]
#set_resistance 0.151882  [get_nets n3647]
#set_load 1.11093  [get_nets n3648]
#set_resistance 0.171051  [get_nets n3648]
#set_load 0.787328  [get_nets n3649]
#set_resistance 0.121171  [get_nets n3649]
#set_load 1.00972  [get_nets n3650]
#set_resistance 0.155847  [get_nets n3650]
#set_load 0.959699  [get_nets n3651]
#set_resistance 0.147177  [get_nets n3651]
#set_load 0.990504  [get_nets n3652]
#set_resistance 0.152564  [get_nets n3652]
#set_load 1.1338  [get_nets n3656]
#set_resistance 0.175188  [get_nets n3656]
#set_load 0.67499  [get_nets n3658]
#set_resistance 0.10325  [get_nets n3658]
#set_load 0.747299  [get_nets n3659]
#set_resistance 0.113679  [get_nets n3659]
#set_load 0.747749  [get_nets n3660]
#set_resistance 0.115244  [get_nets n3660]
#set_load 0.659143  [get_nets n3661]
#set_resistance 0.101686  [get_nets n3661]
#set_load 0.804355  [get_nets n3665]
#set_resistance 0.123553  [get_nets n3665]
#set_load 0.877342  [get_nets n3670]
#set_resistance 0.135441  [get_nets n3670]
#set_load 1.16073  [get_nets n3672]
#set_resistance 0.170218  [get_nets n3672]
#set_load 0.456323  [get_nets n3673]
#set_resistance 0.0690342  [get_nets n3673]
#set_load 2.36669  [get_nets n3674]
#set_resistance 0.343613  [get_nets n3674]
#set_load 0.0483007  [get_nets n3675]
#set_resistance 0.00723174  [get_nets n3675]
#set_load 1.14127  [get_nets n3676]
#set_resistance 0.166184  [get_nets n3676]
#set_load 2.78513  [get_nets n3677]
#set_resistance 0.346803  [get_nets n3677]
#set_load 0.155367  [get_nets n3678]
#set_resistance 0.0233899  [get_nets n3678]
#set_load 0.0660643  [get_nets n3679]
#set_resistance 0.00975341  [get_nets n3679]
#set_load 3.7312  [get_nets n3680]
#set_resistance 0.523079  [get_nets n3680]
#set_load 3.21115  [get_nets n3681]
#set_resistance 0.485412  [get_nets n3681]
#set_load 0.34605  [get_nets n3682]
#set_resistance 0.0499253  [get_nets n3682]
#set_load 0.182728  [get_nets n3683]
#set_resistance 0.0276638  [get_nets n3683]
#set_load 3.35441  [get_nets n3684]
#set_resistance 0.508141  [get_nets n3684]
#set_load 0.486739  [get_nets n3685]
#set_resistance 0.0744595  [get_nets n3685]
#set_load 0.576414  [get_nets n3686]
#set_resistance 0.0852662  [get_nets n3686]
#set_load 0.244297  [get_nets n3687]
#set_resistance 0.0377237  [get_nets n3687]
#set_load 1.37839  [get_nets n3688]
#set_resistance 0.20631  [get_nets n3688]
#set_load 0.221004  [get_nets n3691]
#set_resistance 0.0325403  [get_nets n3691]
#set_load 1.17159  [get_nets n3692]
#set_resistance 0.178438  [get_nets n3692]
#set_load 3.26737  [get_nets n3693]
#set_resistance 0.456837  [get_nets n3693]
#set_load 0.395739  [get_nets n3694]
#set_resistance 0.058294  [get_nets n3694]
#set_load 1.49451  [get_nets n3695]
#set_resistance 0.223081  [get_nets n3695]
#set_load 0.315685  [get_nets n3696]
#set_resistance 0.0467618  [get_nets n3696]
#set_load 1.33446  [get_nets n3697]
#set_resistance 0.200658  [get_nets n3697]
#set_load 0.510719  [get_nets n3698]
#set_resistance 0.078723  [get_nets n3698]
#set_load 0.989911  [get_nets n3699]
#set_resistance 0.146408  [get_nets n3699]
#set_load 0.170967  [get_nets n3701]
#set_resistance 0.0260461  [get_nets n3701]
#set_load 1.36709  [get_nets n3702]
#set_resistance 0.206885  [get_nets n3702]
#set_load 0.139188  [get_nets n3703]
#set_resistance 0.0210185  [get_nets n3703]
#set_load 1.1334  [get_nets n3704]
#set_resistance 0.173038  [get_nets n3704]
#set_load 0.199101  [get_nets n3705]
#set_resistance 0.0290608  [get_nets n3705]
#set_load 1.1406  [get_nets n3706]
#set_resistance 0.175326  [get_nets n3706]
#set_load 0.366433  [get_nets n3707]
#set_resistance 0.0540925  [get_nets n3707]
#set_load 0.972824  [get_nets n3708]
#set_resistance 0.144347  [get_nets n3708]
#set_load 0.302994  [get_nets n3709]
#set_resistance 0.0454299  [get_nets n3709]
#set_load 1.38583  [get_nets n3710]
#set_resistance 0.207784  [get_nets n3710]
#set_load 0.527025  [get_nets n3711]
#set_resistance 0.0800093  [get_nets n3711]
#set_load 1.33624  [get_nets n3712]
#set_resistance 0.200851  [get_nets n3712]
#set_load 0.108853  [get_nets n3713]
#set_resistance 0.0163696  [get_nets n3713]
#set_load 1.29123  [get_nets n3714]
#set_resistance 0.193735  [get_nets n3714]
#set_load 0.158103  [get_nets n3715]
#set_resistance 0.0241291  [get_nets n3715]
#set_load 0.620649  [get_nets n3716]
#set_resistance 0.0927911  [get_nets n3716]
#set_load 0.187189  [get_nets n3717]
#set_resistance 0.0285653  [get_nets n3717]
#set_load 1.45829  [get_nets n3718]
#set_resistance 0.220006  [get_nets n3718]
#set_load 0.176862  [get_nets n3719]
#set_resistance 0.0270244  [get_nets n3719]
#set_load 0.899661  [get_nets n3720]
#set_resistance 0.13609  [get_nets n3720]
#set_load 0.0940028  [get_nets n3721]
#set_resistance 0.0143279  [get_nets n3721]
#set_load 1.28  [get_nets n3722]
#set_resistance 0.194821  [get_nets n3722]
#set_load 0.363315  [get_nets n3723]
#set_resistance 0.0557147  [get_nets n3723]
#set_load 1.4848  [get_nets n3724]
#set_resistance 0.224023  [get_nets n3724]
#set_load 0.163694  [get_nets n3725]
#set_resistance 0.025028  [get_nets n3725]
#set_load 0.806311  [get_nets n3726]
#set_resistance 0.118679  [get_nets n3726]
#set_load 0.246899  [get_nets n3727]
#set_resistance 0.0379579  [get_nets n3727]
#set_load 0.613994  [get_nets n3728]
#set_resistance 0.0917777  [get_nets n3728]
#set_load 0.0662084  [get_nets n3729]
#set_resistance 0.0097654  [get_nets n3729]
#set_load 1.15472  [get_nets n3730]
#set_resistance 0.175458  [get_nets n3730]
#set_load 0.358636  [get_nets n3731]
#set_resistance 0.0548137  [get_nets n3731]
#set_load 1.60601  [get_nets n3732]
#set_resistance 0.240215  [get_nets n3732]
#set_load 0.172767  [get_nets n3733]
#set_resistance 0.0263069  [get_nets n3733]
#set_load 1.05519  [get_nets n3734]
#set_resistance 0.159436  [get_nets n3734]
#set_load 0.0630571  [get_nets n3735]
#set_resistance 0.00950171  [get_nets n3735]
#set_load 1.05345  [get_nets n3736]
#set_resistance 0.160944  [get_nets n3736]
#set_load 0.50945  [get_nets n3737]
#set_resistance 0.0782822  [get_nets n3737]
#set_load 0.999021  [get_nets n3738]
#set_resistance 0.147231  [get_nets n3738]
#set_load 0.284956  [get_nets n3739]
#set_resistance 0.0438951  [get_nets n3739]
#set_load 1.05131  [get_nets n3740]
#set_resistance 0.156352  [get_nets n3740]
#set_load 0.227543  [get_nets n3741]
#set_resistance 0.0351812  [get_nets n3741]
#set_load 1.50156  [get_nets n3742]
#set_resistance 0.226294  [get_nets n3742]
#set_load 0.513111  [get_nets n3743]
#set_resistance 0.0791302  [get_nets n3743]
#set_load 0.26116  [get_nets n3744]
#set_resistance 0.0389594  [get_nets n3744]
#set_load 0.123808  [get_nets n3747]
#set_resistance 0.0190027  [get_nets n3747]
#set_load 1.17906  [get_nets n3748]
#set_resistance 0.180633  [get_nets n3748]
#set_load 0.532835  [get_nets n3749]
#set_resistance 0.0811357  [get_nets n3749]
#set_load 0.412913  [get_nets n3750]
#set_resistance 0.063079  [get_nets n3750]
#set_load 0.182182  [get_nets n3754]
#set_resistance 0.0275788  [get_nets n3754]
#set_load 1.65818  [get_nets n3756]
#set_resistance 0.249342  [get_nets n3756]
#set_load 0.25679  [get_nets n3760]
#set_resistance 0.0396663  [get_nets n3760]
#set_load 0.584315  [get_nets n3762]
#set_resistance 0.0879839  [get_nets n3762]
#set_load 1.36811  [get_nets n3763]
#set_resistance 0.175766  [get_nets n3763]
#set_load 2.7764  [get_nets n3765]
#set_resistance 0.408672  [get_nets n3765]
#set_load 0.540601  [get_nets n3767]
#set_resistance 0.0782944  [get_nets n3767]
#set_load 0.249206  [get_nets n3768]
#set_resistance 0.0375086  [get_nets n3768]
#set_load 0.0912521  [get_nets n3771]
#set_resistance 0.0133853  [get_nets n3771]
#set_load 0.142869  [get_nets n3772]
#set_resistance 0.0213549  [get_nets n3772]
#set_load 0.0617157  [get_nets n3773]
#set_resistance 0.00936931  [get_nets n3773]
#set_load 0.121306  [get_nets n3774]
#set_resistance 0.0175911  [get_nets n3774]
#set_load 0.0556462  [get_nets n3775]
#set_resistance 0.00854554  [get_nets n3775]
#set_load 0.103895  [get_nets n3776]
#set_resistance 0.0151426  [get_nets n3776]
#set_load 1.44883  [get_nets n3777]
#set_resistance 0.217877  [get_nets n3777]
#set_load 0.16635  [get_nets n3778]
#set_resistance 0.0238383  [get_nets n3778]
#set_load 0.0915662  [get_nets n3779]
#set_resistance 0.0132181  [get_nets n3779]
#set_load 1.09454  [get_nets n3780]
#set_resistance 0.163102  [get_nets n3780]
#set_load 1.71369  [get_nets n3781]
#set_resistance 0.237959  [get_nets n3781]
#set_load 0.280159  [get_nets n3782]
#set_resistance 0.0413425  [get_nets n3782]
#set_load 0.105625  [get_nets n3783]
#set_resistance 0.0158411  [get_nets n3783]
#set_load 0.501153  [get_nets n3784]
#set_resistance 0.0737966  [get_nets n3784]
#set_load 1.19247  [get_nets n3785]
#set_resistance 0.181205  [get_nets n3785]
#set_load 0.130104  [get_nets n3786]
#set_resistance 0.0194747  [get_nets n3786]
#set_load 0.683208  [get_nets n3787]
#set_resistance 0.0930254  [get_nets n3787]
#set_load 0.399655  [get_nets n3788]
#set_resistance 0.0593879  [get_nets n3788]
#set_load 0.393001  [get_nets n3789]
#set_resistance 0.0562727  [get_nets n3789]
#set_load 0.0403105  [get_nets n3790]
#set_resistance 0.00592564  [get_nets n3790]
#set_load 0.100585  [get_nets n3806]
#set_resistance 0.0149471  [get_nets n3806]
#set_load 1.35529  [get_nets n3807]
#set_resistance 0.202574  [get_nets n3807]
#set_load 1.27791  [get_nets n3808]
#set_resistance 0.195751  [get_nets n3808]
#set_load 0.420248  [get_nets n3809]
#set_resistance 0.0620754  [get_nets n3809]
#set_load 0.315804  [get_nets n3810]
#set_resistance 0.0426588  [get_nets n3810]
#set_load 1.47407  [get_nets n3811]
#set_resistance 0.226341  [get_nets n3811]
#set_load 0.470168  [get_nets n3812]
#set_resistance 0.0644582  [get_nets n3812]
#set_load 1.15712  [get_nets n3813]
#set_resistance 0.171613  [get_nets n3813]
#set_load 0.712202  [get_nets n3814]
#set_resistance 0.109646  [get_nets n3814]
#set_load 0.821166  [get_nets n3815]
#set_resistance 0.124326  [get_nets n3815]
#set_load 0.329989  [get_nets n3816]
#set_resistance 0.0486014  [get_nets n3816]
#set_load 0.424788  [get_nets n3817]
#set_resistance 0.0597012  [get_nets n3817]
#set_load 0.814347  [get_nets n3818]
#set_resistance 0.124164  [get_nets n3818]
#set_load 0.755253  [get_nets n3819]
#set_resistance 0.115442  [get_nets n3819]
#set_load 1.31441  [get_nets n3820]
#set_resistance 0.1971  [get_nets n3820]
#set_load 0.726836  [get_nets n3821]
#set_resistance 0.112088  [get_nets n3821]
#set_load 1.02158  [get_nets n3822]
#set_resistance 0.134688  [get_nets n3822]
#set_load 1.07727  [get_nets n3823]
#set_resistance 0.160962  [get_nets n3823]
#set_load 0.122574  [get_nets n3824]
#set_resistance 0.0176004  [get_nets n3824]
#set_load 0.0831584  [get_nets n3825]
#set_resistance 0.0120671  [get_nets n3825]
#set_load 0.277884  [get_nets n3826]
#set_resistance 0.0420136  [get_nets n3826]
#set_load 0.179976  [get_nets n3827]
#set_resistance 0.0274423  [get_nets n3827]
#set_load 0.0472789  [get_nets n3828]
#set_resistance 0.00677809  [get_nets n3828]
#set_load 0.111199  [get_nets n3829]
#set_resistance 0.0164318  [get_nets n3829]
#set_load 0.0867268  [get_nets n3830]
#set_resistance 0.0130817  [get_nets n3830]
#set_load 0.0601071  [get_nets n3831]
#set_resistance 0.00914509  [get_nets n3831]
#set_load 0.102209  [get_nets n3832]
#set_resistance 0.0148692  [get_nets n3832]
#set_load 0.309226  [get_nets n3833]
#set_resistance 0.0469559  [get_nets n3833]
#set_load 0.208324  [get_nets n3835]
#set_resistance 0.0314426  [get_nets n3835]
#set_load 0.0291614  [get_nets n3836]
#set_resistance 0.00444832  [get_nets n3836]
#set_load 0.125856  [get_nets n3837]
#set_resistance 0.019343  [get_nets n3837]
#set_load 0.172943  [get_nets n3838]
#set_resistance 0.026516  [get_nets n3838]
#set_load 0.115382  [get_nets n3839]
#set_resistance 0.0166437  [get_nets n3839]
#set_load 0.132076  [get_nets n3846]
#set_resistance 0.0198644  [get_nets n3846]
#set_load 0.101485  [get_nets n3847]
#set_resistance 0.014797  [get_nets n3847]
#set_load 0.0994873  [get_nets n3848]
#set_resistance 0.0144258  [get_nets n3848]
#set_load 0.25564  [get_nets n3849]
#set_resistance 0.0383377  [get_nets n3849]
#set_load 0.0388451  [get_nets n3850]
#set_resistance 0.00560247  [get_nets n3850]
#set_load 0.122456  [get_nets n3852]
#set_resistance 0.0175822  [get_nets n3852]
#set_load 0.431302  [get_nets n3853]
#set_resistance 0.0663449  [get_nets n3853]
#set_load 0.456558  [get_nets n3854]
#set_resistance 0.0700198  [get_nets n3854]
#set_load 0.0562754  [get_nets n3855]
#set_resistance 0.00827902  [get_nets n3855]
#set_load 0.0819348  [get_nets n3856]
#set_resistance 0.0117372  [get_nets n3856]
#set_load 0.170001  [get_nets n3857]
#set_resistance 0.0248034  [get_nets n3857]
#set_load 0.340549  [get_nets n3858]
#set_resistance 0.0505363  [get_nets n3858]
#set_load 0.0300331  [get_nets n3859]
#set_resistance 0.00454486  [get_nets n3859]
#set_load 0.0816824  [get_nets n3860]
#set_resistance 0.0124096  [get_nets n3860]
#set_load 0.269759  [get_nets n3861]
#set_resistance 0.0408804  [get_nets n3861]
#set_load 0.222912  [get_nets n3862]
#set_resistance 0.0334233  [get_nets n3862]
#set_load 0.107844  [get_nets n3863]
#set_resistance 0.0156817  [get_nets n3863]
#set_load 0.120522  [get_nets n3864]
#set_resistance 0.0185976  [get_nets n3864]
#set_load 0.0592284  [get_nets n3865]
#set_resistance 0.00893763  [get_nets n3865]
#set_load 0.115257  [get_nets n3866]
#set_resistance 0.0165146  [get_nets n3866]
#set_load 0.338478  [get_nets n3867]
#set_resistance 0.0518601  [get_nets n3867]
#set_load 0.404726  [get_nets n3868]
#set_resistance 0.0598381  [get_nets n3868]
#set_load 0.165744  [get_nets n3869]
#set_resistance 0.024111  [get_nets n3869]
#set_load 0.0621534  [get_nets n3870]
#set_resistance 0.00925116  [get_nets n3870]
#set_load 0.0911712  [get_nets n3871]
#set_resistance 0.0135704  [get_nets n3871]
#set_load 0.156203  [get_nets n3872]
#set_resistance 0.0229195  [get_nets n3872]
#set_load 0.11527  [get_nets n3873]
#set_resistance 0.0174576  [get_nets n3873]
#set_load 0.133056  [get_nets n3874]
#set_resistance 0.0203798  [get_nets n3874]
#set_load 0.0390172  [get_nets n3875]
#set_resistance 0.00578696  [get_nets n3875]
#set_load 0.226425  [get_nets n3876]
#set_resistance 0.0341792  [get_nets n3876]
#set_load 0.194251  [get_nets n3878]
#set_resistance 0.0295162  [get_nets n3878]
#set_load 0.0265251  [get_nets n3879]
#set_resistance 0.00395537  [get_nets n3879]
#set_load 0.185798  [get_nets n3880]
#set_resistance 0.0283283  [get_nets n3880]
#set_load 0.148085  [get_nets n3881]
#set_resistance 0.0219403  [get_nets n3881]
#set_load 0.150473  [get_nets n3882]
#set_resistance 0.0219285  [get_nets n3882]
#set_load 0.0887335  [get_nets n3883]
#set_resistance 0.0128674  [get_nets n3883]
#set_load 0.066091  [get_nets n3884]
#set_resistance 0.00988894  [get_nets n3884]
#set_load 0.0622228  [get_nets n3885]
#set_resistance 0.0096208  [get_nets n3885]
#set_load 0.0991415  [get_nets n3886]
#set_resistance 0.0145807  [get_nets n3886]
#set_load 0.288508  [get_nets n3887]
#set_resistance 0.0442996  [get_nets n3887]
#set_load 0.110628  [get_nets n3888]
#set_resistance 0.0162298  [get_nets n3888]
#set_load 0.269945  [get_nets n3889]
#set_resistance 0.0406581  [get_nets n3889]
#set_load 0.128096  [get_nets n3890]
#set_resistance 0.019763  [get_nets n3890]
#set_load 0.0697135  [get_nets n3891]
#set_resistance 0.0107124  [get_nets n3891]
#set_load 0.241317  [get_nets n3892]
#set_resistance 0.0360975  [get_nets n3892]
#set_load 0.253873  [get_nets n3893]
#set_resistance 0.0384528  [get_nets n3893]
#set_load 0.12045  [get_nets n3894]
#set_resistance 0.017322  [get_nets n3894]
#set_load 0.223467  [get_nets n3895]
#set_resistance 0.0340876  [get_nets n3895]
#set_load 0.0651026  [get_nets n3896]
#set_resistance 0.00953998  [get_nets n3896]
#set_load 0.0563267  [get_nets n3897]
#set_resistance 0.00822959  [get_nets n3897]
#set_load 0.126026  [get_nets n3898]
#set_resistance 0.0180298  [get_nets n3898]
#set_load 0.130658  [get_nets n3899]
#set_resistance 0.0192206  [get_nets n3899]
#set_load 0.173606  [get_nets n3900]
#set_resistance 0.0255899  [get_nets n3900]
#set_load 0.13698  [get_nets n3901]
#set_resistance 0.0209806  [get_nets n3901]
#set_load 0.178188  [get_nets n3902]
#set_resistance 0.0274712  [get_nets n3902]
#set_load 0.251355  [get_nets n3903]
#set_resistance 0.0386068  [get_nets n3903]
#set_load 0.123876  [get_nets n3904]
#set_resistance 0.0190457  [get_nets n3904]
#set_load 0.0412593  [get_nets n3905]
#set_resistance 0.00599734  [get_nets n3905]
#set_load 0.250407  [get_nets n3906]
#set_resistance 0.0369942  [get_nets n3906]
#set_load 0.377815  [get_nets n3907]
#set_resistance 0.0552303  [get_nets n3907]
#set_load 0.238116  [get_nets n3908]
#set_resistance 0.0362346  [get_nets n3908]
#set_load 0.103847  [get_nets n3909]
#set_resistance 0.0156481  [get_nets n3909]
#set_load 0.072281  [get_nets n3910]
#set_resistance 0.0104597  [get_nets n3910]
#set_load 0.125558  [get_nets n3911]
#set_resistance 0.0192636  [get_nets n3911]
#set_load 0.233641  [get_nets n3912]
#set_resistance 0.0354255  [get_nets n3912]
#set_load 0.369033  [get_nets n3913]
#set_resistance 0.0540925  [get_nets n3913]
#set_load 0.259337  [get_nets n3914]
#set_resistance 0.0398944  [get_nets n3914]
#set_load 0.0544869  [get_nets n3915]
#set_resistance 0.00835107  [get_nets n3915]
#set_load 0.206055  [get_nets n3916]
#set_resistance 0.0307392  [get_nets n3916]
#set_load 0.115573  [get_nets n3917]
#set_resistance 0.0175308  [get_nets n3917]
#set_load 0.22572  [get_nets n3918]
#set_resistance 0.0328989  [get_nets n3918]
#set_load 0.149254  [get_nets n3919]
#set_resistance 0.0216356  [get_nets n3919]
#set_load 0.0706442  [get_nets n3920]
#set_resistance 0.0105376  [get_nets n3920]
#set_load 0.111635  [get_nets n3921]
#set_resistance 0.0169362  [get_nets n3921]
#set_load 0.114827  [get_nets n3922]
#set_resistance 0.0176004  [get_nets n3922]
#set_load 0.370775  [get_nets n3923]
#set_resistance 0.0558696  [get_nets n3923]
#set_load 0.274335  [get_nets n3924]
#set_resistance 0.0397169  [get_nets n3924]
#set_load 0.101678  [get_nets n3925]
#set_resistance 0.0151294  [get_nets n3925]
#set_load 0.0716028  [get_nets n3926]
#set_resistance 0.010751  [get_nets n3926]
#set_load 0.312023  [get_nets n3927]
#set_resistance 0.0467521  [get_nets n3927]
#set_load 0.240336  [get_nets n3928]
#set_resistance 0.0369196  [get_nets n3928]
#set_load 0.439484  [get_nets n3929]
#set_resistance 0.0652037  [get_nets n3929]
#set_load 0.120455  [get_nets n3930]
#set_resistance 0.0178274  [get_nets n3930]
#set_load 0.0277831  [get_nets n3931]
#set_resistance 0.00411262  [get_nets n3931]
#set_load 0.356109  [get_nets n3932]
#set_resistance 0.0513189  [get_nets n3932]
#set_load 0.392579  [get_nets n3933]
#set_resistance 0.0595342  [get_nets n3933]
#set_load 0.232178  [get_nets n3934]
#set_resistance 0.0342025  [get_nets n3934]
#set_load 0.0627348  [get_nets n3935]
#set_resistance 0.00913268  [get_nets n3935]
#set_load 0.178136  [get_nets n3936]
#set_resistance 0.0270953  [get_nets n3936]
#set_load 0.298502  [get_nets n3937]
#set_resistance 0.0451571  [get_nets n3937]
#set_load 0.138853  [get_nets n3938]
#set_resistance 0.0200455  [get_nets n3938]
#set_load 0.465911  [get_nets n3939]
#set_resistance 0.0716308  [get_nets n3939]
#set_load 0.44057  [get_nets n3940]
#set_resistance 0.0676418  [get_nets n3940]
#set_load 0.314956  [get_nets n3941]
#set_resistance 0.0479777  [get_nets n3941]
#set_load 0.283827  [get_nets n3942]
#set_resistance 0.0419255  [get_nets n3942]
#set_load 0.166341  [get_nets n3943]
#set_resistance 0.0246088  [get_nets n3943]
#set_load 0.081308  [get_nets n3944]
#set_resistance 0.0117634  [get_nets n3944]
#set_load 0.107844  [get_nets n3945]
#set_resistance 0.0162303  [get_nets n3945]
#set_load 0.333534  [get_nets n3946]
#set_resistance 0.0500414  [get_nets n3946]
#set_load 0.0567883  [get_nets n3947]
#set_resistance 0.00847503  [get_nets n3947]
#set_load 0.18476  [get_nets n3948]
#set_resistance 0.0273754  [get_nets n3948]
#set_load 0.269849  [get_nets n3949]
#set_resistance 0.0405535  [get_nets n3949]
#set_load 0.121405  [get_nets n3950]
#set_resistance 0.0186695  [get_nets n3950]
#set_load 0.040094  [get_nets n3951]
#set_resistance 0.00616036  [get_nets n3951]
#set_load 0.40402  [get_nets n3952]
#set_resistance 0.0604006  [get_nets n3952]
#set_load 0.296851  [get_nets n3953]
#set_resistance 0.0456048  [get_nets n3953]
#set_load 0.244778  [get_nets n3954]
#set_resistance 0.0362434  [get_nets n3954]
#set_load 0.150196  [get_nets n3955]
#set_resistance 0.0221387  [get_nets n3955]
#set_load 0.18418  [get_nets n3956]
#set_resistance 0.0271857  [get_nets n3956]
#set_load 0.233069  [get_nets n3957]
#set_resistance 0.0339538  [get_nets n3957]
#set_load 0.135341  [get_nets n3959]
#set_resistance 0.0206209  [get_nets n3959]
#set_load 0.143657  [get_nets n3960]
#set_resistance 0.0217352  [get_nets n3960]
#set_load 0.0916394  [get_nets n3961]
#set_resistance 0.0131255  [get_nets n3961]
#set_load 0.156419  [get_nets n3962]
#set_resistance 0.0237634  [get_nets n3962]
#set_load 0.24783  [get_nets n3963]
#set_resistance 0.0379372  [get_nets n3963]
#set_load 0.240751  [get_nets n3966]
#set_resistance 0.0366474  [get_nets n3966]
#set_load 0.0970002  [get_nets n3967]
#set_resistance 0.0143516  [get_nets n3967]
#set_load 0.110745  [get_nets n3968]
#set_resistance 0.0171109  [get_nets n3968]
#set_load 0.0867188  [get_nets n3969]
#set_resistance 0.012903  [get_nets n3969]
#set_load 0.190531  [get_nets n3970]
#set_resistance 0.0284403  [get_nets n3970]
#set_load 0.250519  [get_nets n3972]
#set_resistance 0.0371296  [get_nets n3972]
#set_load 0.232688  [get_nets n3973]
#set_resistance 0.0351319  [get_nets n3973]
#set_load 0.0328251  [get_nets n3974]
#set_resistance 0.00493883  [get_nets n3974]
#set_load 0.162915  [get_nets n3975]
#set_resistance 0.0250915  [get_nets n3975]
#set_load 0.296837  [get_nets n3976]
#set_resistance 0.0457096  [get_nets n3976]
#set_load 0.308611  [get_nets n3980]
#set_resistance 0.0445044  [get_nets n3980]
#set_load 0.355757  [get_nets n3981]
#set_resistance 0.050987  [get_nets n3981]
#set_load 0.115165  [get_nets n3982]
#set_resistance 0.0171682  [get_nets n3982]
#set_load 0.0554358  [get_nets n3983]
#set_resistance 0.00820706  [get_nets n3983]
#set_load 0.476933  [get_nets n3984]
#set_resistance 0.0735646  [get_nets n3984]
#set_load 0.0945313  [get_nets n3987]
#set_resistance 0.013735  [get_nets n3987]
#set_load 0.132333  [get_nets n3988]
#set_resistance 0.0193584  [get_nets n3988]
#set_load 0.214356  [get_nets n3989]
#set_resistance 0.0317364  [get_nets n3989]
#set_load 0.0592323  [get_nets n3990]
#set_resistance 0.00909171  [get_nets n3990]
#set_load 0.0979054  [get_nets n3991]
#set_resistance 0.0144234  [get_nets n3991]
#set_load 0.262364  [get_nets n4000]
#set_resistance 0.039881  [get_nets n4000]
#set_load 0.118525  [get_nets n4001]
#set_resistance 0.0169876  [get_nets n4001]
#set_load 0.045907  [get_nets n4002]
#set_resistance 0.00692927  [get_nets n4002]
#set_load 0.125966  [get_nets n4003]
#set_resistance 0.0187511  [get_nets n4003]
#set_load 0.10013  [get_nets n4004]
#set_resistance 0.0144982  [get_nets n4004]
#set_load 0.465934  [get_nets n4014]
#set_resistance 0.069603  [get_nets n4014]
#set_load 0.319558  [get_nets n4015]
#set_resistance 0.0477696  [get_nets n4015]
#set_load 0.0678385  [get_nets n4016]
#set_resistance 0.00980466  [get_nets n4016]
#set_load 0.054854  [get_nets n4017]
#set_resistance 0.00844265  [get_nets n4017]
#set_load 0.373217  [get_nets n4018]
#set_resistance 0.0563691  [get_nets n4018]
#set_load 2.15418  [get_nets n4019]
#set_resistance 0.317326  [get_nets n4019]
#set_load 2.01143  [get_nets n4020]
#set_resistance 0.291182  [get_nets n4020]
#set_load 0.438026  [get_nets n4021]
#set_resistance 0.0600049  [get_nets n4021]
#set_load 1.94204  [get_nets n4022]
#set_resistance 0.282972  [get_nets n4022]
#set_load 0.398156  [get_nets n4023]
#set_resistance 0.0506548  [get_nets n4023]
#set_load 0.262844  [get_nets n4024]
#set_resistance 0.0388814  [get_nets n4024]
#set_load 1.93205  [get_nets n4025]
#set_resistance 0.282687  [get_nets n4025]
#set_load 0.234262  [get_nets n4026]
#set_resistance 0.0352145  [get_nets n4026]
#set_load 0.315661  [get_nets n4027]
#set_resistance 0.0435651  [get_nets n4027]
#set_load 1.64222  [get_nets n4028]
#set_resistance 0.240653  [get_nets n4028]
#set_load 0.417896  [get_nets n4029]
#set_resistance 0.0617235  [get_nets n4029]
#set_load 0.459197  [get_nets n4030]
#set_resistance 0.0684357  [get_nets n4030]
#set_load 1.48033  [get_nets n4031]
#set_resistance 0.216921  [get_nets n4031]
#set_load 0.309967  [get_nets n4032]
#set_resistance 0.0448093  [get_nets n4032]
#set_load 2.58616  [get_nets n4033]
#set_resistance 0.380268  [get_nets n4033]
#set_load 0.138235  [get_nets n4034]
#set_resistance 0.0201764  [get_nets n4034]
#set_load 1.97316  [get_nets n4035]
#set_resistance 0.288568  [get_nets n4035]
#set_load 0.108819  [get_nets n4036]
#set_resistance 0.0165238  [get_nets n4036]
#set_load 0.0637064  [get_nets n4037]
#set_resistance 0.00914269  [get_nets n4037]
#set_load 0.138243  [get_nets n4038]
#set_resistance 0.0211872  [get_nets n4038]
#set_load 0.174114  [get_nets n4039]
#set_resistance 0.0267289  [get_nets n4039]
#set_load 0.235652  [get_nets n4040]
#set_resistance 0.0355501  [get_nets n4040]
#set_load 0.260704  [get_nets n4041]
#set_resistance 0.0387879  [get_nets n4041]
#set_load 0.342272  [get_nets n4042]
#set_resistance 0.0528311  [get_nets n4042]
#set_load 0.186358  [get_nets n4043]
#set_resistance 0.0281235  [get_nets n4043]
#set_load 0.230945  [get_nets n4044]
#set_resistance 0.0353518  [get_nets n4044]
#set_load 0.115063  [get_nets n4045]
#set_resistance 0.0172362  [get_nets n4045]
#set_load 0.274427  [get_nets n4049]
#set_resistance 0.0415781  [get_nets n4049]
#set_load 0.24195  [get_nets n4050]
#set_resistance 0.0361022  [get_nets n4050]
#set_load 0.168268  [get_nets n4051]
#set_resistance 0.0259663  [get_nets n4051]
#set_load 0.176463  [get_nets n4052]
#set_resistance 0.0259468  [get_nets n4052]
#set_load 0.128203  [get_nets n4053]
#set_resistance 0.0184253  [get_nets n4053]
#set_load 0.0917985  [get_nets n4055]
#set_resistance 0.0134703  [get_nets n4055]
#set_load 0.0810883  [get_nets n4056]
#set_resistance 0.012257  [get_nets n4056]
#set_load 0.328118  [get_nets n4057]
#set_resistance 0.0490681  [get_nets n4057]
#set_load 0.0714513  [get_nets n4058]
#set_resistance 0.0104001  [get_nets n4058]
#set_load 0.229219  [get_nets n4059]
#set_resistance 0.0351648  [get_nets n4059]
#set_load 0.147438  [get_nets n4060]
#set_resistance 0.0216029  [get_nets n4060]
#set_load 0.0598297  [get_nets n4061]
#set_resistance 0.00894236  [get_nets n4061]
#set_load 0.415083  [get_nets n4062]
#set_resistance 0.0626054  [get_nets n4062]
#set_load 0.0623928  [get_nets n4063]
#set_resistance 0.00957109  [get_nets n4063]
#set_load 0.131468  [get_nets n4064]
#set_resistance 0.0198166  [get_nets n4064]
#set_load 0.0957325  [get_nets n4065]
#set_resistance 0.0141389  [get_nets n4065]
#set_load 0.27351  [get_nets n4066]
#set_resistance 0.0418021  [get_nets n4066]
#set_load 0.250176  [get_nets n4067]
#set_resistance 0.0386342  [get_nets n4067]
#set_load 0.10668  [get_nets n4068]
#set_resistance 0.0162145  [get_nets n4068]
#set_load 0.0907048  [get_nets n4069]
#set_resistance 0.0131462  [get_nets n4069]
#set_load 0.117997  [get_nets n4072]
#set_resistance 0.0169334  [get_nets n4072]
#set_load 0.0609766  [get_nets n4073]
#set_resistance 0.00922315  [get_nets n4073]
#set_load 0.30977  [get_nets n4074]
#set_resistance 0.0473676  [get_nets n4074]
#set_load 0.171174  [get_nets n4075]
#set_resistance 0.0260826  [get_nets n4075]
#set_load 0.148402  [get_nets n4076]
#set_resistance 0.0212308  [get_nets n4076]
#set_load 0.0772262  [get_nets n4077]
#set_resistance 0.0114156  [get_nets n4077]
#set_load 0.256418  [get_nets n4078]
#set_resistance 0.0382311  [get_nets n4078]
#set_load 0.237907  [get_nets n4079]
#set_resistance 0.0366665  [get_nets n4079]
#set_load 0.185083  [get_nets n4080]
#set_resistance 0.0270418  [get_nets n4080]
#set_load 0.25454  [get_nets n4081]
#set_resistance 0.0385129  [get_nets n4081]
#set_load 0.10496  [get_nets n4082]
#set_resistance 0.0150661  [get_nets n4082]
#set_load 0.226151  [get_nets n4083]
#set_resistance 0.0347777  [get_nets n4083]
#set_load 0.114817  [get_nets n4084]
#set_resistance 0.0169594  [get_nets n4084]
#set_load 0.170682  [get_nets n4085]
#set_resistance 0.0258065  [get_nets n4085]
#set_load 0.215491  [get_nets n4086]
#set_resistance 0.0326027  [get_nets n4086]
#set_load 0.143821  [get_nets n4087]
#set_resistance 0.0212417  [get_nets n4087]
#set_load 0.29565  [get_nets n4088]
#set_resistance 0.0437217  [get_nets n4088]
#set_load 0.213898  [get_nets n4089]
#set_resistance 0.0327914  [get_nets n4089]
#set_load 0.0703872  [get_nets n4090]
#set_resistance 0.0105998  [get_nets n4090]
#set_load 0.226805  [get_nets n4091]
#set_resistance 0.0345851  [get_nets n4091]
#set_load 0.0778748  [get_nets n4092]
#set_resistance 0.0116051  [get_nets n4092]
#set_load 0.12011  [get_nets n4093]
#set_resistance 0.0175632  [get_nets n4093]
#set_load 0.317954  [get_nets n4094]
#set_resistance 0.046892  [get_nets n4094]
#set_load 0.327694  [get_nets n4095]
#set_resistance 0.0482063  [get_nets n4095]
#set_load 0.255855  [get_nets n4096]
#set_resistance 0.037992  [get_nets n4096]
#set_load 0.177867  [get_nets n4097]
#set_resistance 0.0257893  [get_nets n4097]
#set_load 0.209569  [get_nets n4098]
#set_resistance 0.031717  [get_nets n4098]
#set_load 0.0530912  [get_nets n4099]
#set_resistance 0.00783667  [get_nets n4099]
#set_load 0.177608  [get_nets n4100]
#set_resistance 0.0271952  [get_nets n4100]
#set_load 0.223858  [get_nets n4101]
#set_resistance 0.0333532  [get_nets n4101]
#set_load 0.11028  [get_nets n4102]
#set_resistance 0.0159779  [get_nets n4102]
#set_load 0.0676223  [get_nets n4103]
#set_resistance 0.0101811  [get_nets n4103]
#set_load 0.13732  [get_nets n4104]
#set_resistance 0.0201478  [get_nets n4104]
#set_load 0.135562  [get_nets n4105]
#set_resistance 0.0205403  [get_nets n4105]
#set_load 0.0839015  [get_nets n4106]
#set_resistance 0.0123242  [get_nets n4106]
#set_load 0.271182  [get_nets n4107]
#set_resistance 0.0407969  [get_nets n4107]
#set_load 0.0470659  [get_nets n4108]
#set_resistance 0.00711141  [get_nets n4108]
#set_load 0.253821  [get_nets n4109]
#set_resistance 0.0388351  [get_nets n4109]
#set_load 0.0812982  [get_nets n4110]
#set_resistance 0.0116648  [get_nets n4110]
#set_load 0.163274  [get_nets n4111]
#set_resistance 0.0246777  [get_nets n4111]
#set_load 0.0857825  [get_nets n4112]
#set_resistance 0.0128313  [get_nets n4112]
#set_load 0.0898843  [get_nets n4113]
#set_resistance 0.0132591  [get_nets n4113]
#set_load 0.120399  [get_nets n4114]
#set_resistance 0.0182466  [get_nets n4114]
#set_load 0.36376  [get_nets n4115]
#set_resistance 0.0526936  [get_nets n4115]
#set_load 0.0883758  [get_nets n4116]
#set_resistance 0.0127758  [get_nets n4116]
#set_load 0.196448  [get_nets n4118]
#set_resistance 0.0301519  [get_nets n4118]
#set_load 0.0825103  [get_nets n4119]
#set_resistance 0.0118468  [get_nets n4119]
#set_load 0.248378  [get_nets n4120]
#set_resistance 0.0372826  [get_nets n4120]
#set_load 0.188398  [get_nets n4121]
#set_resistance 0.0290185  [get_nets n4121]
#set_load 0.283897  [get_nets n4122]
#set_resistance 0.0425232  [get_nets n4122]
#set_load 0.148134  [get_nets n4123]
#set_resistance 0.0214718  [get_nets n4123]
#set_load 0.110678  [get_nets n4124]
#set_resistance 0.0169323  [get_nets n4124]
#set_load 0.158497  [get_nets n4125]
#set_resistance 0.0227599  [get_nets n4125]
#set_load 0.0873728  [get_nets n4126]
#set_resistance 0.0130679  [get_nets n4126]
#set_load 0.513882  [get_nets n4127]
#set_resistance 0.0779142  [get_nets n4127]
#set_load 0.373225  [get_nets n4128]
#set_resistance 0.0558452  [get_nets n4128]
#set_load 0.163006  [get_nets n4129]
#set_resistance 0.0251221  [get_nets n4129]
#set_load 0.0613274  [get_nets n4130]
#set_resistance 0.00881553  [get_nets n4130]
#set_load 0.0671516  [get_nets n4131]
#set_resistance 0.0102932  [get_nets n4131]
#set_load 0.0944171  [get_nets n4133]
#set_resistance 0.014518  [get_nets n4133]
#set_load 0.0808743  [get_nets n4134]
#set_resistance 0.0119061  [get_nets n4134]
#set_load 0.336156  [get_nets n4135]
#set_resistance 0.0506268  [get_nets n4135]
#set_load 0.191647  [get_nets n4136]
#set_resistance 0.0289183  [get_nets n4136]
#set_load 0.161431  [get_nets n4137]
#set_resistance 0.023696  [get_nets n4137]
#set_load 0.106261  [get_nets n4138]
#set_resistance 0.0154266  [get_nets n4138]
#set_load 0.278922  [get_nets n4140]
#set_resistance 0.0422515  [get_nets n4140]
#set_load 0.249497  [get_nets n4141]
#set_resistance 0.0379949  [get_nets n4141]
#set_load 0.234313  [get_nets n4142]
#set_resistance 0.0352082  [get_nets n4142]
#set_load 0.329637  [get_nets n4143]
#set_resistance 0.0487255  [get_nets n4143]
#set_load 0.221934  [get_nets n4144]
#set_resistance 0.0323409  [get_nets n4144]
#set_load 0.12939  [get_nets n4148]
#set_resistance 0.0185642  [get_nets n4148]
#set_load 0.137966  [get_nets n4149]
#set_resistance 0.0211262  [get_nets n4149]
#set_load 0.207414  [get_nets n4150]
#set_resistance 0.0310626  [get_nets n4150]
#set_load 0.250458  [get_nets n4151]
#set_resistance 0.0385842  [get_nets n4151]
#set_load 0.0284407  [get_nets n4153]
#set_resistance 0.00407407  [get_nets n4153]
#set_load 0.085395  [get_nets n4154]
#set_resistance 0.0124747  [get_nets n4154]
#set_load 0.276318  [get_nets n4155]
#set_resistance 0.0424549  [get_nets n4155]
#set_load 0.204602  [get_nets n4156]
#set_resistance 0.0314761  [get_nets n4156]
#set_load 0.270457  [get_nets n4157]
#set_resistance 0.0392393  [get_nets n4157]
#set_load 0.155568  [get_nets n4158]
#set_resistance 0.0238147  [get_nets n4158]
#set_load 0.31481  [get_nets n4160]
#set_resistance 0.0478733  [get_nets n4160]
#set_load 0.242716  [get_nets n4161]
#set_resistance 0.0359956  [get_nets n4161]
#set_load 0.0803925  [get_nets n4162]
#set_resistance 0.0119258  [get_nets n4162]
#set_load 0.147806  [get_nets n4163]
#set_resistance 0.0222923  [get_nets n4163]
#set_load 0.232185  [get_nets n4164]
#set_resistance 0.0358234  [get_nets n4164]
#set_load 0.243479  [get_nets n4167]
#set_resistance 0.0362156  [get_nets n4167]
#set_load 0.062348  [get_nets n4168]
#set_resistance 0.00901649  [get_nets n4168]
#set_load 0.133753  [get_nets n4169]
#set_resistance 0.0205631  [get_nets n4169]
#set_load 0.0857386  [get_nets n4170]
#set_resistance 0.0130903  [get_nets n4170]
#set_load 0.109803  [get_nets n4171]
#set_resistance 0.0167803  [get_nets n4171]
#set_load 0.187005  [get_nets n4172]
#set_resistance 0.0274872  [get_nets n4172]
#set_load 0.277619  [get_nets n4173]
#set_resistance 0.0369985  [get_nets n4173]
#set_load 0.585676  [get_nets n4174]
#set_resistance 0.0790148  [get_nets n4174]
#set_load 0.274873  [get_nets n4175]
#set_resistance 0.036721  [get_nets n4175]
#set_load 0.242138  [get_nets n4176]
#set_resistance 0.0356395  [get_nets n4176]
#set_load 0.194977  [get_nets n4177]
#set_resistance 0.028818  [get_nets n4177]
#set_load 0.593932  [get_nets n4178]
#set_resistance 0.0853169  [get_nets n4178]
#set_load 0.0967452  [get_nets n4179]
#set_resistance 0.0141611  [get_nets n4179]
#set_load 0.887947  [get_nets n4180]
#set_resistance 0.127871  [get_nets n4180]
#set_load 0.562999  [get_nets n4181]
#set_resistance 0.0852673  [get_nets n4181]
#set_load 0.0916595  [get_nets n4182]
#set_resistance 0.0131193  [get_nets n4182]
#set_load 0.411498  [get_nets n4183]
#set_resistance 0.0502054  [get_nets n4183]
#set_load 0.104974  [get_nets n4184]
#set_resistance 0.0156454  [get_nets n4184]
#set_load 0.225728  [get_nets n4185]
#set_resistance 0.0332625  [get_nets n4185]
#set_load 0.673249  [get_nets n4186]
#set_resistance 0.0831989  [get_nets n4186]
#set_load 0.0983462  [get_nets n4187]
#set_resistance 0.0143052  [get_nets n4187]
#set_load 0.153848  [get_nets n4188]
#set_resistance 0.0230114  [get_nets n4188]
#set_load 0.0645283  [get_nets n4189]
#set_resistance 0.0097694  [get_nets n4189]
#set_load 0.299002  [get_nets n4190]
#set_resistance 0.0448847  [get_nets n4190]
#set_load 0.20928  [get_nets n4191]
#set_resistance 0.0306206  [get_nets n4191]
#set_load 0.138595  [get_nets n4192]
#set_resistance 0.0203851  [get_nets n4192]
#set_load 0.466861  [get_nets n4193]
#set_resistance 0.0694159  [get_nets n4193]
#set_load 0.899988  [get_nets n4194]
#set_resistance 0.131849  [get_nets n4194]
#set_load 0.265282  [get_nets n4195]
#set_resistance 0.0336531  [get_nets n4195]
#set_load 0.164271  [get_nets n4196]
#set_resistance 0.0251437  [get_nets n4196]
#set_load 0.110127  [get_nets n4197]
#set_resistance 0.0157934  [get_nets n4197]
#set_load 0.543262  [get_nets n4198]
#set_resistance 0.0791879  [get_nets n4198]
#set_load 0.0729726  [get_nets n4199]
#set_resistance 0.0111114  [get_nets n4199]
#set_load 0.768993  [get_nets n4200]
#set_resistance 0.111951  [get_nets n4200]
#set_load 0.0511464  [get_nets n4201]
#set_resistance 0.0074222  [get_nets n4201]
#set_load 0.496498  [get_nets n4202]
#set_resistance 0.0653856  [get_nets n4202]
#set_load 0.308196  [get_nets n4203]
#set_resistance 0.0416709  [get_nets n4203]
#set_load 0.240502  [get_nets n4204]
#set_resistance 0.0325993  [get_nets n4204]
#set_load 0.208285  [get_nets n4205]
#set_resistance 0.0298587  [get_nets n4205]
#set_load 0.3614  [get_nets n4206]
#set_resistance 0.0465395  [get_nets n4206]
#set_load 0.3678  [get_nets n4207]
#set_resistance 0.0539352  [get_nets n4207]
#set_load 0.376372  [get_nets n4208]
#set_resistance 0.0549934  [get_nets n4208]
#set_load 0.194917  [get_nets n4209]
#set_resistance 0.0293112  [get_nets n4209]
#set_load 0.256776  [get_nets n4210]
#set_resistance 0.0388404  [get_nets n4210]
#set_load 0.856884  [get_nets n4211]
#set_resistance 0.118135  [get_nets n4211]
#set_load 0.129399  [get_nets n4212]
#set_resistance 0.0187121  [get_nets n4212]
#set_load 0.374439  [get_nets n4213]
#set_resistance 0.0539625  [get_nets n4213]
#set_load 0.20539  [get_nets n4214]
#set_resistance 0.029391  [get_nets n4214]
#set_load 0.421749  [get_nets n4215]
#set_resistance 0.0540329  [get_nets n4215]
#set_load 0.0551798  [get_nets n4216]
#set_resistance 0.00816452  [get_nets n4216]
#set_load 0.213599  [get_nets n4217]
#set_resistance 0.0294905  [get_nets n4217]
#set_load 0.1248  [get_nets n4218]
#set_resistance 0.0183717  [get_nets n4218]
#set_load 0.125982  [get_nets n4219]
#set_resistance 0.0192379  [get_nets n4219]
#set_load 0.982754  [get_nets n4220]
#set_resistance 0.134857  [get_nets n4220]
#set_load 0.821748  [get_nets n4221]
#set_resistance 0.110379  [get_nets n4221]
#set_load 0.190807  [get_nets n4222]
#set_resistance 0.0285752  [get_nets n4222]
#set_load 0.108459  [get_nets n4223]
#set_resistance 0.0164692  [get_nets n4223]
#set_load 0.166824  [get_nets n4224]
#set_resistance 0.0243549  [get_nets n4224]
#set_load 0.0727484  [get_nets n4225]
#set_resistance 0.0108223  [get_nets n4225]
#set_load 0.149702  [get_nets n4226]
#set_resistance 0.0217701  [get_nets n4226]
#set_load 0.184013  [get_nets n4227]
#set_resistance 0.0284126  [get_nets n4227]
#set_load 0.815006  [get_nets n4228]
#set_resistance 0.11917  [get_nets n4228]
#set_load 0.0167259  [get_nets n4247]
#set_resistance 0.00258577  [get_nets n4247]
#set_load 2.05661  [get_nets n4248]
#set_resistance 0.266229  [get_nets n4248]
#set_load 0.439941  [get_nets n4249]
#set_resistance 0.0648822  [get_nets n4249]
#set_load 0.577103  [get_nets n4250]
#set_resistance 0.0752224  [get_nets n4250]
#set_load 0.122674  [get_nets n4251]
#set_resistance 0.0176865  [get_nets n4251]
#set_load 0.273023  [get_nets n4252]
#set_resistance 0.0396091  [get_nets n4252]
#set_load 3.82543  [get_nets n4253]
#set_resistance 0.554989  [get_nets n4253]
#set_load 0.390093  [get_nets n4254]
#set_resistance 0.0537744  [get_nets n4254]
#set_load 0.848927  [get_nets n4255]
#set_resistance 0.119145  [get_nets n4255]
#set_load 3.74076  [get_nets n4256]
#set_resistance 0.499834  [get_nets n4256]
#set_load 0.831243  [get_nets n4257]
#set_resistance 0.1167  [get_nets n4257]
#set_load 3.87991  [get_nets n4258]
#set_resistance 0.516761  [get_nets n4258]
#set_load 1.19698  [get_nets n4260]
#set_resistance 0.166337  [get_nets n4260]
#set_load 3.76914  [get_nets n4261]
#set_resistance 0.508499  [get_nets n4261]
#set_load 1.02372  [get_nets n4262]
#set_resistance 0.143445  [get_nets n4262]
#set_load 3.54544  [get_nets n4263]
#set_resistance 0.477342  [get_nets n4263]
#set_load 1.10922  [get_nets n4264]
#set_resistance 0.154265  [get_nets n4264]
#set_load 3.73638  [get_nets n4265]
#set_resistance 0.50282  [get_nets n4265]
#set_load 0.757655  [get_nets n4267]
#set_resistance 0.106236  [get_nets n4267]
#set_load 2.97797  [get_nets n4268]
#set_resistance 0.399477  [get_nets n4268]
#set_load 0.904581  [get_nets n4269]
#set_resistance 0.127349  [get_nets n4269]
#set_load 3.53057  [get_nets n4270]
#set_resistance 0.475143  [get_nets n4270]
#set_load 0.679604  [get_nets n4271]
#set_resistance 0.0954555  [get_nets n4271]
#set_load 2.99938  [get_nets n4272]
#set_resistance 0.402135  [get_nets n4272]
#set_load 0.778167  [get_nets n4273]
#set_resistance 0.110296  [get_nets n4273]
#set_load 2.78344  [get_nets n4274]
#set_resistance 0.372983  [get_nets n4274]
#set_load 0.622424  [get_nets n4275]
#set_resistance 0.0878339  [get_nets n4275]
#set_load 2.94867  [get_nets n4276]
#set_resistance 0.396891  [get_nets n4276]
#set_load 0.268519  [get_nets n4277]
#set_resistance 0.0402547  [get_nets n4277]
#set_load 1.18794  [get_nets n4278]
#set_resistance 0.171798  [get_nets n4278]
#set_load 0.701748  [get_nets n4279]
#set_resistance 0.105504  [get_nets n4279]
#set_load 0.151254  [get_nets n4280]
#set_resistance 0.0232703  [get_nets n4280]
#set_load 13.3173  [get_nets n4281]
#set_resistance 1.65906  [get_nets n4281]
#set_load 0.335157  [get_nets n4282]
#set_resistance 0.0504135  [get_nets n4282]
#set_load 0.0793218  [get_nets n4283]
#set_resistance 0.0118544  [get_nets n4283]
#set_load 1.90839  [get_nets n4284]
#set_resistance 0.23549  [get_nets n4284]
#set_load 0.425649  [get_nets n4285]
#set_resistance 0.0572648  [get_nets n4285]
#set_load 0.0464021  [get_nets n4286]
#set_resistance 0.0069774  [get_nets n4286]
#set_load 0.131962  [get_nets n4287]
#set_resistance 0.0193531  [get_nets n4287]
#set_load 0.220753  [get_nets n4288]
#set_resistance 0.0336626  [get_nets n4288]
#set_load 0.0595901  [get_nets n4289]
#set_resistance 0.00909702  [get_nets n4289]
#set_load 0.360514  [get_nets n4290]
#set_resistance 0.0528493  [get_nets n4290]
#set_load 0.169159  [get_nets n4291]
#set_resistance 0.0259457  [get_nets n4291]
#set_load 0.263663  [get_nets n4292]
#set_resistance 0.0406977  [get_nets n4292]
#set_load 0.0495994  [get_nets n4293]
#set_resistance 0.00713004  [get_nets n4293]
#set_load 0.207264  [get_nets n4294]
#set_resistance 0.0318396  [get_nets n4294]
#set_load 0.0261027  [get_nets n4296]
#set_resistance 0.00384543  [get_nets n4296]
#set_load 1.27891  [get_nets n4297]
#set_resistance 0.179371  [get_nets n4297]
#set_load 3.9098  [get_nets n4298]
#set_resistance 0.527955  [get_nets n4298]
#set_load 1.10923  [get_nets n4299]
#set_resistance 0.15538  [get_nets n4299]
#set_load 3.66242  [get_nets n4300]
#set_resistance 0.494342  [get_nets n4300]
#set_load 1.16215  [get_nets n4301]
#set_resistance 0.161957  [get_nets n4301]
#set_load 3.493  [get_nets n4302]
#set_resistance 0.470653  [get_nets n4302]
#set_load 1.18515  [get_nets n4303]
#set_resistance 0.165284  [get_nets n4303]
#set_load 3.27113  [get_nets n4304]
#set_resistance 0.440348  [get_nets n4304]
#set_load 1.25652  [get_nets n4305]
#set_resistance 0.176104  [get_nets n4305]
#set_load 3.69437  [get_nets n4306]
#set_resistance 0.498124  [get_nets n4306]
#set_load 1.02077  [get_nets n4307]
#set_resistance 0.143371  [get_nets n4307]
#set_load 3.72233  [get_nets n4308]
#set_resistance 0.503985  [get_nets n4308]
#set_load 0.480912  [get_nets n4309]
#set_resistance 0.0676025  [get_nets n4309]
#set_load 3.46648  [get_nets n4310]
#set_resistance 0.464252  [get_nets n4310]
#set_load 1.17329  [get_nets n4312]
#set_resistance 0.164984  [get_nets n4312]
#set_load 3.46982  [get_nets n4313]
#set_resistance 0.468842  [get_nets n4313]
#set_load 0.600874  [get_nets n4314]
#set_resistance 0.0836347  [get_nets n4314]
#set_load 2.10445  [get_nets n4315]
#set_resistance 0.281859  [get_nets n4315]
#set_load 0.429342  [get_nets n4316]
#set_resistance 0.0599377  [get_nets n4316]
#set_load 1.92374  [get_nets n4317]
#set_resistance 0.257461  [get_nets n4317]
#set_load 0.491131  [get_nets n4318]
#set_resistance 0.0684368  [get_nets n4318]
#set_load 2.03123  [get_nets n4319]
#set_resistance 0.270845  [get_nets n4319]
#set_load 0.446485  [get_nets n4320]
#set_resistance 0.0617552  [get_nets n4320]
#set_load 2.40948  [get_nets n4321]
#set_resistance 0.321755  [get_nets n4321]
#set_load 0.575497  [get_nets n4322]
#set_resistance 0.0790125  [get_nets n4322]
#set_load 2.31303  [get_nets n4323]
#set_resistance 0.309881  [get_nets n4323]
#set_load 0.554448  [get_nets n4324]
#set_resistance 0.0763901  [get_nets n4324]
#set_load 2.15641  [get_nets n4325]
#set_resistance 0.288006  [get_nets n4325]
#set_load 0.587251  [get_nets n4326]
#set_resistance 0.08062  [get_nets n4326]
#set_load 2.14553  [get_nets n4327]
#set_resistance 0.28652  [get_nets n4327]
#set_load 0.468312  [get_nets n4328]
#set_resistance 0.0647766  [get_nets n4328]
#set_load 0.938062  [get_nets n4329]
#set_resistance 0.128601  [get_nets n4329]
#set_load 0.722974  [get_nets n4330]
#set_resistance 0.101487  [get_nets n4330]
#set_load 0.696777  [get_nets n4331]
#set_resistance 0.0970141  [get_nets n4331]
#set_load 0.731253  [get_nets n4332]
#set_resistance 0.101807  [get_nets n4332]
#set_load 0.866128  [get_nets n4333]
#set_resistance 0.119354  [get_nets n4333]
#set_load 0.867171  [get_nets n4334]
#set_resistance 0.120621  [get_nets n4334]
#set_load 0.774897  [get_nets n4335]
#set_resistance 0.108035  [get_nets n4335]
#set_load 0.705374  [get_nets n4336]
#set_resistance 0.098308  [get_nets n4336]
#set_load 1.18749  [get_nets n4337]
#set_resistance 0.161039  [get_nets n4337]
#set_load 0.707797  [get_nets n4338]
#set_resistance 0.0984814  [get_nets n4338]
#set_load 1.70831  [get_nets n4339]
#set_resistance 0.230156  [get_nets n4339]
#set_load 0.692333  [get_nets n4340]
#set_resistance 0.094805  [get_nets n4340]
#set_load 1.64687  [get_nets n4341]
#set_resistance 0.218994  [get_nets n4341]
#set_load 0.411304  [get_nets n4342]
#set_resistance 0.0574319  [get_nets n4342]
#set_load 2.36021  [get_nets n4343]
#set_resistance 0.317321  [get_nets n4343]
#set_load 0.535047  [get_nets n4345]
#set_resistance 0.0741584  [get_nets n4345]
#set_load 2.75996  [get_nets n4346]
#set_resistance 0.36835  [get_nets n4346]
#set_load 0.876876  [get_nets n4348]
#set_resistance 0.12097  [get_nets n4348]
#set_load 0.160166  [get_nets n4352]
#set_resistance 0.0243153  [get_nets n4352]
#set_load 0.401966  [get_nets n4353]
#set_resistance 0.0538716  [get_nets n4353]
#set_load 0.170541  [get_nets n4354]
#set_resistance 0.0252891  [get_nets n4354]
#set_load 0.69404  [get_nets n4355]
#set_resistance 0.0962805  [get_nets n4355]
#set_load 0.992588  [get_nets n4356]
#set_resistance 0.15169  [get_nets n4356]
#set_load 3.96817  [get_nets n4357]
#set_resistance 0.493102  [get_nets n4357]
#set_load 3.44886  [get_nets n4358]
#set_resistance 0.418132  [get_nets n4358]
#set_load 1.72902  [get_nets n4360]
#set_resistance 0.148894  [get_nets n4360]
#set_load 0.250801  [get_nets n4361]
#set_resistance 0.0384848  [get_nets n4361]
#set_load 0.276762  [get_nets n4362]
#set_resistance 0.0413013  [get_nets n4362]
#set_load 1.42796  [get_nets n4363]
#set_resistance 0.209366  [get_nets n4363]
#set_load 3.59795  [get_nets n4364]
#set_resistance 0.450556  [get_nets n4364]
#set_load 3.50831  [get_nets n4365]
#set_resistance 0.467827  [get_nets n4365]
#set_load 1.24941  [get_nets n4366]
#set_resistance 0.169907  [get_nets n4366]
#set_load 3.54499  [get_nets n4367]
#set_resistance 0.474495  [get_nets n4367]
#set_load 0.779782  [get_nets n4369]
#set_resistance 0.110354  [get_nets n4369]
#set_load 1.27517  [get_nets n4371]
#set_resistance 0.18777  [get_nets n4371]
#set_load 0.0911349  [get_nets n4373]
#set_resistance 0.0139095  [get_nets n4373]
#set_load 0.0694875  [get_nets n4374]
#set_resistance 0.0103308  [get_nets n4374]
#set_load 0.167809  [get_nets n4375]
#set_resistance 0.0258379  [get_nets n4375]
#set_load 0.159766  [get_nets n4376]
#set_resistance 0.0246059  [get_nets n4376]
#set_load 0.0739756  [get_nets n4377]
#set_resistance 0.0108625  [get_nets n4377]
#set_load 0.126475  [get_nets n4378]
#set_resistance 0.0192368  [get_nets n4378]
#set_load 6.45516  [get_nets n4379]
#set_resistance 0.987855  [get_nets n4379]
#set_load 5.96299  [get_nets n4380]
#set_resistance 0.916078  [get_nets n4380]
#set_load 0.0906446  [get_nets n4381]
#set_resistance 0.0129923  [get_nets n4381]
#set_load 0.282594  [get_nets n4382]
#set_resistance 0.0422736  [get_nets n4382]
#set_load 0.137038  [get_nets n4383]
#set_resistance 0.0205429  [get_nets n4383]
#set_load 0.251391  [get_nets n4384]
#set_resistance 0.0373494  [get_nets n4384]
#set_load 0.0615951  [get_nets n4385]
#set_resistance 0.00883338  [get_nets n4385]
#set_load 0.0390611  [get_nets n4386]
#set_resistance 0.00561428  [get_nets n4386]
#set_load 6.24012  [get_nets n4387]
#set_resistance 0.957039  [get_nets n4387]
#set_load 5.57826  [get_nets n4388]
#set_resistance 0.860383  [get_nets n4388]
#set_load 0.0977179  [get_nets n4391]
#set_resistance 0.0145964  [get_nets n4391]
#set_load 0.151011  [get_nets n4392]
#set_resistance 0.022106  [get_nets n4392]
#set_load 0.146635  [get_nets n4393]
#set_resistance 0.0219931  [get_nets n4393]
#set_load 0.118594  [get_nets n4394]
#set_resistance 0.0179181  [get_nets n4394]
#set_load 0.354472  [get_nets n4395]
#set_resistance 0.054497  [get_nets n4395]
#set_load 0.140941  [get_nets n4396]
#set_resistance 0.0203056  [get_nets n4396]
#set_load 7.23359  [get_nets n4397]
#set_resistance 1.09918  [get_nets n4397]
#set_load 6.15959  [get_nets n4398]
#set_resistance 0.942525  [get_nets n4398]
#set_load 0.075004  [get_nets n4401]
#set_resistance 0.0115873  [get_nets n4401]
#set_load 0.125115  [get_nets n4402]
#set_resistance 0.0179272  [get_nets n4402]
#set_load 0.226043  [get_nets n4403]
#set_resistance 0.0348149  [get_nets n4403]
#set_load 0.0473185  [get_nets n4404]
#set_resistance 0.00679648  [get_nets n4404]
#set_load 0.0672683  [get_nets n4405]
#set_resistance 0.009843  [get_nets n4405]
#set_load 0.0300812  [get_nets n4406]
#set_resistance 0.00458173  [get_nets n4406]
#set_load 6.79273  [get_nets n4407]
#set_resistance 1.04186  [get_nets n4407]
#set_load 6.41287  [get_nets n4408]
#set_resistance 0.987556  [get_nets n4408]
#set_load 0.104347  [get_nets n4409]
#set_resistance 0.0155606  [get_nets n4409]
#set_load 0.127007  [get_nets n4410]
#set_resistance 0.0183418  [get_nets n4410]
#set_load 0.0662378  [get_nets n4411]
#set_resistance 0.00975916  [get_nets n4411]
#set_load 0.163159  [get_nets n4412]
#set_resistance 0.024376  [get_nets n4412]
#set_load 0.0903572  [get_nets n4413]
#set_resistance 0.013295  [get_nets n4413]
#set_load 0.0355806  [get_nets n4414]
#set_resistance 0.00535754  [get_nets n4414]
#set_load 6.59349  [get_nets n4415]
#set_resistance 1.01661  [get_nets n4415]
#set_load 6.30432  [get_nets n4416]
#set_resistance 0.974483  [get_nets n4416]
#set_load 0.109277  [get_nets n4419]
#set_resistance 0.0158262  [get_nets n4419]
#set_load 0.0902902  [get_nets n4420]
#set_resistance 0.0133444  [get_nets n4420]
#set_load 0.073513  [get_nets n4421]
#set_resistance 0.0108081  [get_nets n4421]
#set_load 0.101481  [get_nets n4422]
#set_resistance 0.0150189  [get_nets n4422]
#set_load 0.106668  [get_nets n4423]
#set_resistance 0.0153332  [get_nets n4423]
#set_load 0.012659  [get_nets n4424]
#set_resistance 0.00186818  [get_nets n4424]
#set_load 5.982  [get_nets n4425]
#set_resistance 0.914929  [get_nets n4425]
#set_load 5.39409  [get_nets n4426]
#set_resistance 0.829074  [get_nets n4426]
#set_load 0.337298  [get_nets n4431]
#set_resistance 0.0516349  [get_nets n4431]
#set_load 0.16061  [get_nets n4432]
#set_resistance 0.0234514  [get_nets n4432]
#set_load 0.429078  [get_nets n4433]
#set_resistance 0.0630343  [get_nets n4433]
#set_load 0.166115  [get_nets n4434]
#set_resistance 0.025164  [get_nets n4434]
#set_load 0.0588119  [get_nets n4435]
#set_resistance 0.0085565  [get_nets n4435]
#set_load 0.024834  [get_nets n4436]
#set_resistance 0.00365122  [get_nets n4436]
#set_load 6.78977  [get_nets n4437]
#set_resistance 1.04379  [get_nets n4437]
#set_load 6.44162  [get_nets n4438]
#set_resistance 0.994359  [get_nets n4438]
#set_load 1.48751  [get_nets n4439]
#set_resistance 0.157864  [get_nets n4439]
#set_load 2.1982  [get_nets n4440]
#set_resistance 0.225608  [get_nets n4440]
#set_load 0.158168  [get_nets n4449]
#set_resistance 0.0236421  [get_nets n4449]
#set_load 0.150938  [get_nets n4450]
#set_resistance 0.022402  [get_nets n4450]
#set_load 0.174755  [get_nets n4451]
#set_resistance 0.0263515  [get_nets n4451]
#set_load 0.0562981  [get_nets n4452]
#set_resistance 0.00843305  [get_nets n4452]
#set_load 0.181051  [get_nets n4453]
#set_resistance 0.0276246  [get_nets n4453]
#set_load 0.0242844  [get_nets n4455]
#set_resistance 0.00369568  [get_nets n4455]
#set_load 5.91723  [get_nets n4457]
#set_resistance 0.912402  [get_nets n4457]
#set_load 5.69946  [get_nets n4458]
#set_resistance 0.88076  [get_nets n4458]
#set_load 0.692761  [get_nets n4459]
#set_resistance 0.105938  [get_nets n4459]
#set_load 3.90645  [get_nets n4460]
#set_resistance 0.488829  [get_nets n4460]
#set_load 0.543951  [get_nets n4461]
#set_resistance 0.0710505  [get_nets n4461]
#set_load 0.374376  [get_nets n4463]
#set_resistance 0.0563479  [get_nets n4463]
#set_load 2.759  [get_nets n4464]
#set_resistance 0.346197  [get_nets n4464]
#set_load 0.265321  [get_nets n4465]
#set_resistance 0.0351149  [get_nets n4465]
#set_load 0.261206  [get_nets n4466]
#set_resistance 0.0374986  [get_nets n4466]
#set_load 0.611796  [get_nets n4467]
#set_resistance 0.0841284  [get_nets n4467]
#set_load 0.536435  [get_nets n4468]
#set_resistance 0.0799376  [get_nets n4468]
#set_load 0.677679  [get_nets n4469]
#set_resistance 0.0925938  [get_nets n4469]
#set_load 0.536004  [get_nets n4470]
#set_resistance 0.072936  [get_nets n4470]
#set_load 0.395421  [get_nets n4471]
#set_resistance 0.0567416  [get_nets n4471]
#set_load 0.586914  [get_nets n4472]
#set_resistance 0.0795544  [get_nets n4472]
#set_load 0.47261  [get_nets n4473]
#set_resistance 0.0645083  [get_nets n4473]
#set_load 0.317578  [get_nets n4474]
#set_resistance 0.0432034  [get_nets n4474]
#set_load 0.239723  [get_nets n4475]
#set_resistance 0.0335563  [get_nets n4475]
#set_load 0.542546  [get_nets n4476]
#set_resistance 0.0751959  [get_nets n4476]
#set_load 0.938696  [get_nets n4477]
#set_resistance 0.105345  [get_nets n4477]
#set_load 0.296879  [get_nets n4478]
#set_resistance 0.0433674  [get_nets n4478]
#set_load 0.0692187  [get_nets n4479]
#set_resistance 0.00997395  [get_nets n4479]
#set_load 0.597771  [get_nets n4480]
#set_resistance 0.0886853  [get_nets n4480]
#set_load 0.112496  [get_nets n4481]
#set_resistance 0.0164102  [get_nets n4481]
#set_load 0.188918  [get_nets n4482]
#set_resistance 0.0277045  [get_nets n4482]
#set_load 1.23853  [get_nets n4484]
#set_resistance 0.150688  [get_nets n4484]
#set_load 0.819052  [get_nets n4485]
#set_resistance 0.103857  [get_nets n4485]
#set_load 0.215446  [get_nets n4487]
#set_resistance 0.0327631  [get_nets n4487]
#set_load 1.17303  [get_nets n4488]
#set_resistance 0.137213  [get_nets n4488]
#set_load 0.431363  [get_nets n4489]
#set_resistance 0.0630659  [get_nets n4489]
#set_load 0.544931  [get_nets n4490]
#set_resistance 0.0583089  [get_nets n4490]
#set_load 0.311684  [get_nets n4491]
#set_resistance 0.0461427  [get_nets n4491]
#set_load 0.38844  [get_nets n4492]
#set_resistance 0.0588044  [get_nets n4492]
#set_load 0.203724  [get_nets n4493]
#set_resistance 0.0292594  [get_nets n4493]
#set_load 0.0536112  [get_nets n4494]
#set_resistance 0.00818675  [get_nets n4494]
#set_load 0.339523  [get_nets n4495]
#set_resistance 0.0373255  [get_nets n4495]
#set_load 0.888667  [get_nets n4496]
#set_resistance 0.114617  [get_nets n4496]
#set_load 0.149812  [get_nets n4497]
#set_resistance 0.0223122  [get_nets n4497]
#set_load 0.539225  [get_nets n4498]
#set_resistance 0.073724  [get_nets n4498]
#set_load 0.458207  [get_nets n4499]
#set_resistance 0.0621794  [get_nets n4499]
#set_load 1.39845  [get_nets n4500]
#set_resistance 0.200912  [get_nets n4500]
#set_load 0.119276  [get_nets n4501]
#set_resistance 0.0179966  [get_nets n4501]
#set_load 0.212979  [get_nets n4502]
#set_resistance 0.0293686  [get_nets n4502]
#set_load 0.422756  [get_nets n4503]
#set_resistance 0.061638  [get_nets n4503]
#set_load 0.656553  [get_nets n4504]
#set_resistance 0.09853  [get_nets n4504]
#set_load 0.316236  [get_nets n4505]
#set_resistance 0.0462798  [get_nets n4505]
#set_load 0.48353  [get_nets n4506]
#set_resistance 0.0733146  [get_nets n4506]
#set_load 1.81365  [get_nets n4507]
#set_resistance 0.179567  [get_nets n4507]
#set_load 2.68883  [get_nets n4508]
#set_resistance 0.295571  [get_nets n4508]
#set_load 1.69853  [get_nets n4509]
#set_resistance 0.2065  [get_nets n4509]
#set_load 1.97986  [get_nets n4510]
#set_resistance 0.196226  [get_nets n4510]
#set_load 1.45706  [get_nets n4512]
#set_resistance 0.125885  [get_nets n4512]
#set_load 0.269472  [get_nets n4513]
#set_resistance 0.0387424  [get_nets n4513]
#set_load 0.130288  [get_nets n4514]
#set_resistance 0.0199919  [get_nets n4514]
#set_load 0.208149  [get_nets n4515]
#set_resistance 0.0315601  [get_nets n4515]
#set_load 0.387017  [get_nets n4516]
#set_resistance 0.0587708  [get_nets n4516]
#set_load 0.280138  [get_nets n4517]
#set_resistance 0.0416692  [get_nets n4517]
#set_load 0.751492  [get_nets n4518]
#set_resistance 0.108769  [get_nets n4518]
#set_load 0.324364  [get_nets n4519]
#set_resistance 0.0476287  [get_nets n4519]
#set_load 0.264475  [get_nets n4520]
#set_resistance 0.039346  [get_nets n4520]
#set_load 1.04751  [get_nets n4521]
#set_resistance 0.150888  [get_nets n4521]
#set_load 0.816034  [get_nets n4523]
#set_resistance 0.11343  [get_nets n4523]
#set_load 0.11325  [get_nets n4524]
#set_resistance 0.0166858  [get_nets n4524]
#set_load 1.32086  [get_nets n4525]
#set_resistance 0.121196  [get_nets n4525]
#set_load 1.01771  [get_nets n4526]
#set_resistance 0.124641  [get_nets n4526]
#set_load 0.454735  [get_nets n4527]
#set_resistance 0.0623288  [get_nets n4527]
#set_load 0.527541  [get_nets n4528]
#set_resistance 0.0756444  [get_nets n4528]
#set_load 0.488769  [get_nets n4529]
#set_resistance 0.0729447  [get_nets n4529]
#set_load 0.963351  [get_nets n4530]
#set_resistance 0.138681  [get_nets n4530]
#set_load 0.217369  [get_nets n4531]
#set_resistance 0.0331222  [get_nets n4531]
#set_load 0.904854  [get_nets n4532]
#set_resistance 0.0997718  [get_nets n4532]
#set_load 1.52291  [get_nets n4533]
#set_resistance 0.220493  [get_nets n4533]
#set_load 0.72458  [get_nets n4534]
#set_resistance 0.0823348  [get_nets n4534]
#set_load 0.777016  [get_nets n4536]
#set_resistance 0.116234  [get_nets n4536]
#set_load 0.139376  [get_nets n4539]
#set_resistance 0.0202107  [get_nets n4539]
#set_load 11.4126  [get_nets n4543]
#set_resistance 1.07735  [get_nets n4543]
#set_load 6.39171  [get_nets n4544]
#set_resistance 0.581003  [get_nets n4544]
#set_load 1.38858  [get_nets n4545]
#set_resistance 0.138558  [get_nets n4545]
#set_load 2.17393  [get_nets n4546]
#set_resistance 0.208074  [get_nets n4546]
#set_load 9.2571  [get_nets n4618]
#set_resistance 0.791895  [get_nets n4618]
#set_load 6.09211  [get_nets n4619]
#set_resistance 0.501468  [get_nets n4619]
#set_load 4.98502  [get_nets n4620]
#set_resistance 0.450498  [get_nets n4620]
#set_load 8.99257  [get_nets n4621]
#set_resistance 0.748465  [get_nets n4621]
#set_load 7.12599  [get_nets n4623]
#set_resistance 0.815903  [get_nets n4623]
#set_load 3.57903  [get_nets n4624]
#set_resistance 0.371381  [get_nets n4624]
#set_load 5.5259  [get_nets n4625]
#set_resistance 0.485429  [get_nets n4625]
#set_load 3.32732  [get_nets n4626]
#set_resistance 0.299757  [get_nets n4626]
#set_load 18.0455  [get_nets n4627]
#set_resistance 1.48393  [get_nets n4627]
#set_load 9.72014  [get_nets n4628]
#set_resistance 1.1892  [get_nets n4628]
#set_load 13.9559  [get_nets n4629]
#set_resistance 1.23276  [get_nets n4629]
#set_load 14.0308  [get_nets n4630]
#set_resistance 1.15151  [get_nets n4630]
#set_load 4.39091  [get_nets n4631]
#set_resistance 0.38976  [get_nets n4631]
#set_load 3.83565  [get_nets n4632]
#set_resistance 0.387658  [get_nets n4632]
#set_load 3.09059  [get_nets n4633]
#set_resistance 0.284009  [get_nets n4633]
#set_load 4.39545  [get_nets n4634]
#set_resistance 0.383526  [get_nets n4634]
#set_load 4.59544  [get_nets n4635]
#set_resistance 0.431441  [get_nets n4635]
#set_load 9.92691  [get_nets n4636]
#set_resistance 0.962208  [get_nets n4636]
#set_load 4.50208  [get_nets n4637]
#set_resistance 0.429789  [get_nets n4637]
#set_load 2.54501  [get_nets n4638]
#set_resistance 0.261939  [get_nets n4638]
#set_load 10.1256  [get_nets n4639]
#set_resistance 0.864046  [get_nets n4639]
#set_load 2.99808  [get_nets n4640]
#set_resistance 0.283288  [get_nets n4640]
#set_load 6.41927  [get_nets n4641]
#set_resistance 0.543776  [get_nets n4641]
#set_load 4.00741  [get_nets n4642]
#set_resistance 0.434139  [get_nets n4642]
#set_load 2.79755  [get_nets n4643]
#set_resistance 0.262694  [get_nets n4643]
#set_load 2.55786  [get_nets n4644]
#set_resistance 0.263915  [get_nets n4644]
#set_load 3.28515  [get_nets n4645]
#set_resistance 0.340503  [get_nets n4645]
#set_load 5.71845  [get_nets n4646]
#set_resistance 0.524451  [get_nets n4646]
#set_load 3.6408  [get_nets n4647]
#set_resistance 0.440865  [get_nets n4647]
#set_load 5.06965  [get_nets n4648]
#set_resistance 0.515722  [get_nets n4648]
#set_load 2.62801  [get_nets n4649]
#set_resistance 0.277077  [get_nets n4649]
#set_load 3.57776  [get_nets n4650]
#set_resistance 0.312846  [get_nets n4650]
#set_load 4.00382  [get_nets n4651]
#set_resistance 0.342091  [get_nets n4651]
#set_load 5.15044  [get_nets n4652]
#set_resistance 0.4963  [get_nets n4652]
#set_load 3.55993  [get_nets n4654]
#set_resistance 0.33314  [get_nets n4654]
#set_load 7.50875  [get_nets n4655]
#set_resistance 0.786903  [get_nets n4655]
#set_load 3.90382  [get_nets n4656]
#set_resistance 0.392572  [get_nets n4656]
#set_load 6.30531  [get_nets n4657]
#set_resistance 0.613172  [get_nets n4657]
#set_load 3.24487  [get_nets n4658]
#set_resistance 0.294953  [get_nets n4658]
#set_load 2.1976  [get_nets n4659]
#set_resistance 0.234635  [get_nets n4659]
#set_load 3.33543  [get_nets n4660]
#set_resistance 0.328011  [get_nets n4660]
#set_load 4.0986  [get_nets n4661]
#set_resistance 0.367314  [get_nets n4661]
#set_load 3.28914  [get_nets n4662]
#set_resistance 0.305064  [get_nets n4662]
#set_load 3.97383  [get_nets n4663]
#set_resistance 0.547901  [get_nets n4663]
#set_load 7.08889  [get_nets n4664]
#set_resistance 0.672485  [get_nets n4664]
#set_load 3.46839  [get_nets n4665]
#set_resistance 0.345552  [get_nets n4665]
#set_load 4.00856  [get_nets n4666]
#set_resistance 0.387698  [get_nets n4666]
#set_load 4.25502  [get_nets n4667]
#set_resistance 0.393793  [get_nets n4667]
#set_load 4.16045  [get_nets n4668]
#set_resistance 0.461213  [get_nets n4668]
#set_load 2.62979  [get_nets n4669]
#set_resistance 0.237857  [get_nets n4669]
#set_load 6.61828  [get_nets n4670]
#set_resistance 0.554953  [get_nets n4670]
#set_load 4.23839  [get_nets n4671]
#set_resistance 0.435096  [get_nets n4671]
#set_load 10.6745  [get_nets n4672]
#set_resistance 0.944101  [get_nets n4672]
#set_load 2.99923  [get_nets n4673]
#set_resistance 0.266922  [get_nets n4673]
#set_load 3.01736  [get_nets n4674]
#set_resistance 0.309902  [get_nets n4674]
#set_load 7.07989  [get_nets n4675]
#set_resistance 0.692865  [get_nets n4675]
#set_load 4.26286  [get_nets n4676]
#set_resistance 0.401036  [get_nets n4676]
#set_load 3.90777  [get_nets n4677]
#set_resistance 0.353502  [get_nets n4677]
#set_load 2.80198  [get_nets n4679]
#set_resistance 0.305163  [get_nets n4679]
#set_load 2.84496  [get_nets n4680]
#set_resistance 0.268737  [get_nets n4680]
#set_load 4.3329  [get_nets n4681]
#set_resistance 0.434167  [get_nets n4681]
#set_load 4.02259  [get_nets n4682]
#set_resistance 0.39661  [get_nets n4682]
#set_load 0.904713  [get_nets n4683]
#set_resistance 0.114725  [get_nets n4683]
#set_load 2.42023  [get_nets n4684]
#set_resistance 0.253942  [get_nets n4684]
#set_load 0.294232  [get_nets n4686]
#set_resistance 0.0443291  [get_nets n4686]
#set_load 1.22995  [get_nets n4688]
#set_resistance 0.103965  [get_nets n4688]
#set_load 0.999612  [get_nets n4690]
#set_resistance 0.0940159  [get_nets n4690]
#set_load 1.046  [get_nets n4691]
#set_resistance 0.0974595  [get_nets n4691]
#set_load 1.21938  [get_nets n4692]
#set_resistance 0.131861  [get_nets n4692]
#set_load 1.27985  [get_nets n4693]
#set_resistance 0.135216  [get_nets n4693]
#set_load 1.23678  [get_nets n4694]
#set_resistance 0.123441  [get_nets n4694]
#set_load 0.934819  [get_nets n4695]
#set_resistance 0.102363  [get_nets n4695]
#set_load 0.863031  [get_nets n4697]
#set_resistance 0.0807598  [get_nets n4697]
#set_load 0.938632  [get_nets n4698]
#set_resistance 0.102997  [get_nets n4698]
#set_load 5.981  [get_nets n4699]
#set_resistance 0.530381  [get_nets n4699]
#set_load 0.281485  [get_nets n4700]
#set_resistance 0.0387219  [get_nets n4700]
#set_load 7.7043  [get_nets n4701]
#set_resistance 0.682629  [get_nets n4701]
#set_load 7.7043  [get_nets n4702]
#set_resistance 0.682629  [get_nets n4702]
#set_load 5.981  [get_nets n4703]
#set_resistance 0.530381  [get_nets n4703]
#set_load 13.8188  [get_nets n4704]
#set_resistance 1.19119  [get_nets n4704]
#set_load 2.742  [get_nets n4705]
#set_resistance 0.23324  [get_nets n4705]
#set_load 1.12323  [get_nets n4707]
#set_resistance 0.10815  [get_nets n4707]
#set_load 1.14784  [get_nets n4709]
#set_resistance 0.116514  [get_nets n4709]
#set_load 0.208879  [get_nets n4711]
#set_resistance 0.0281942  [get_nets n4711]
#set_load 1.12472  [get_nets n4713]
#set_resistance 0.143862  [get_nets n4713]
#set_load 2.02077  [get_nets n4714]
#set_resistance 0.207375  [get_nets n4714]
#set_load 1.98514  [get_nets n4715]
#set_resistance 0.21067  [get_nets n4715]
#set_load 0.927077  [get_nets n4717]
#set_resistance 0.106945  [get_nets n4717]
#set_load 1.82923  [get_nets n4719]
#set_resistance 0.157341  [get_nets n4719]
#set_load 1.2507  [get_nets n4721]
#set_resistance 0.116586  [get_nets n4721]
#set_load 1.92104  [get_nets n4722]
#set_resistance 0.1618  [get_nets n4722]
#set_load 4.0522  [get_nets n4723]
#set_resistance 0.347766  [get_nets n4723]
#set_load 2.21359  [get_nets n4724]
#set_resistance 0.204611  [get_nets n4724]
#set_load 0.0231317  [get_nets n4725]
#set_resistance 0.00351352  [get_nets n4725]
#set_load 0.266877  [get_nets n4726]
#set_resistance 0.040314  [get_nets n4726]
#set_load 1.03568  [get_nets n4727]
#set_resistance 0.142852  [get_nets n4727]
#set_load 1.68252  [get_nets n4728]
#set_resistance 0.140755  [get_nets n4728]
#set_load 8.66326  [get_nets n4729]
#set_resistance 0.72359  [get_nets n4729]
#set_load 8.84955  [get_nets n4730]
#set_resistance 0.751388  [get_nets n4730]
#set_load 7.83902  [get_nets n4731]
#set_resistance 0.664638  [get_nets n4731]
#set_load 8.04162  [get_nets n4732]
#set_resistance 0.667447  [get_nets n4732]
#set_load 9.56971  [get_nets n4733]
#set_resistance 0.811799  [get_nets n4733]
#set_load 8.38971  [get_nets n4734]
#set_resistance 0.70145  [get_nets n4734]
#set_load 8.2517  [get_nets n4735]
#set_resistance 0.685586  [get_nets n4735]
#set_load 1.36613  [get_nets n4736]
#set_resistance 0.115011  [get_nets n4736]
#set_load 8.64643  [get_nets n4737]
#set_resistance 0.731107  [get_nets n4737]
#set_load 9.03891  [get_nets n4738]
#set_resistance 0.756434  [get_nets n4738]
#set_load 7.76961  [get_nets n4739]
#set_resistance 0.652053  [get_nets n4739]
#set_load 0.755094  [get_nets n4740]
#set_resistance 0.0969693  [get_nets n4740]
#set_load 2.05914  [get_nets n4742]
#set_resistance 0.174916  [get_nets n4742]
#set_load 1.76585  [get_nets n4743]
#set_resistance 0.151052  [get_nets n4743]
#set_load 8.41042  [get_nets n4744]
#set_resistance 0.713416  [get_nets n4744]
#set_load 8.00057  [get_nets n4745]
#set_resistance 0.67997  [get_nets n4745]
#set_load 9.01206  [get_nets n4746]
#set_resistance 0.753567  [get_nets n4746]
#set_load 7.13566  [get_nets n4747]
#set_resistance 0.593523  [get_nets n4747]
#set_load 8.65189  [get_nets n4748]
#set_resistance 0.731291  [get_nets n4748]
#set_load 8.77487  [get_nets n4749]
#set_resistance 0.744068  [get_nets n4749]
#set_load 1.68608  [get_nets n4750]
#set_resistance 0.144596  [get_nets n4750]
#set_load 1.67735  [get_nets n4751]
#set_resistance 0.140848  [get_nets n4751]
#set_load 8.85064  [get_nets n4752]
#set_resistance 0.740977  [get_nets n4752]
#set_load 2.38743  [get_nets n4753]
#set_resistance 0.204015  [get_nets n4753]
#set_load 2.10513  [get_nets n4754]
#set_resistance 0.179908  [get_nets n4754]
#set_load 1.33415  [get_nets n4755]
#set_resistance 0.112521  [get_nets n4755]
#set_load 1.51916  [get_nets n4756]
#set_resistance 0.128044  [get_nets n4756]
#set_load 4.31637  [get_nets n4757]
#set_resistance 0.404124  [get_nets n4757]
#set_load 3.84528  [get_nets n4758]
#set_resistance 0.325783  [get_nets n4758]
#set_load 9.09352  [get_nets n4759]
#set_resistance 0.762067  [get_nets n4759]
#set_load 1.98112  [get_nets n4760]
#set_resistance 0.170148  [get_nets n4760]
#set_load 2.04432  [get_nets n4761]
#set_resistance 0.174462  [get_nets n4761]
#set_load 2.37456  [get_nets n4762]
#set_resistance 0.20349  [get_nets n4762]
#set_load 9.2674  [get_nets n4763]
#set_resistance 0.775442  [get_nets n4763]
#set_load 2.74418  [get_nets n4764]
#set_resistance 0.225982  [get_nets n4764]
#set_load 2.64915  [get_nets n4766]
#set_resistance 0.345894  [get_nets n4766]
#set_load 0.899832  [get_nets n4767]
#set_resistance 0.115623  [get_nets n4767]
#set_load 0.984841  [get_nets n4768]
#set_resistance 0.128871  [get_nets n4768]
#set_load 8.47832  [get_nets n4769]
#set_resistance 0.720073  [get_nets n4769]
#set_load 9.13262  [get_nets n4770]
#set_resistance 0.764375  [get_nets n4770]
#set_load 0.420288  [get_nets n4772]
#set_resistance 0.0537154  [get_nets n4772]
#set_load 5.10549  [get_nets n4773]
#set_resistance 0.431209  [get_nets n4773]
#set_load 4.30776  [get_nets n4774]
#set_resistance 0.561967  [get_nets n4774]
#set_load 1.61569  [get_nets n4776]
#set_resistance 0.197898  [get_nets n4776]
#set_load 2.0676  [get_nets n4777]
#set_resistance 0.226543  [get_nets n4777]
#set_load 2.9059  [get_nets n4782]
#set_resistance 0.279703  [get_nets n4782]
#set_load 0.795159  [get_nets n4783]
#set_resistance 0.102834  [get_nets n4783]
#set_load 0.470418  [get_nets n4786]
#set_resistance 0.0644453  [get_nets n4786]
#set_load 1.88274  [get_nets n4790]
#set_resistance 0.186403  [get_nets n4790]
#set_load 4.84679  [get_nets n4791]
#set_resistance 0.594415  [get_nets n4791]
#set_load 1.81803  [get_nets n4792]
#set_resistance 0.156085  [get_nets n4792]
#set_load 8.96556  [get_nets n4793]
#set_resistance 0.759793  [get_nets n4793]
#set_load 8.98835  [get_nets n4794]
#set_resistance 0.751226  [get_nets n4794]
#set_load 2.60929  [get_nets n4796]
#set_resistance 0.335086  [get_nets n4796]
#set_load 0.495606  [get_nets n4798]
#set_resistance 0.0738159  [get_nets n4798]
#set_load 1.98766  [get_nets n4799]
#set_resistance 0.167526  [get_nets n4799]
#set_load 13.1985  [get_nets n4800]
#set_resistance 1.86661  [get_nets n4800]
#set_load 16.8721  [get_nets n4801]
#set_resistance 1.41995  [get_nets n4801]
#set_load 1.65057  [get_nets n4802]
#set_resistance 0.139942  [get_nets n4802]
#set_load 3.01394  [get_nets n4804]
#set_resistance 0.348638  [get_nets n4804]
#set_load 7.40076  [get_nets n4805]
#set_resistance 0.639238  [get_nets n4805]
#set_load 1.08284  [get_nets n4806]
#set_resistance 0.138481  [get_nets n4806]
#set_load 11.7378  [get_nets n4807]
#set_resistance 0.983105  [get_nets n4807]
#set_load 1.47906  [get_nets n4809]
#set_resistance 0.181955  [get_nets n4809]
#set_load 4.38131  [get_nets n4810]
#set_resistance 0.375879  [get_nets n4810]
#set_load 0.247431  [get_nets n4811]
#set_resistance 0.0368041  [get_nets n4811]
#set_load 5.02195  [get_nets n4812]
#set_resistance 0.423901  [get_nets n4812]
#set_load 1.97835  [get_nets n4814]
#set_resistance 0.168541  [get_nets n4814]
#set_load 2.15791  [get_nets n4815]
#set_resistance 0.183695  [get_nets n4815]
#set_load 2.39942  [get_nets n4816]
#set_resistance 0.20435  [get_nets n4816]
#set_load 1.91884  [get_nets n4817]
#set_resistance 0.164245  [get_nets n4817]
#set_load 8.93973  [get_nets n4818]
#set_resistance 0.757529  [get_nets n4818]
#set_load 8.75302  [get_nets n4819]
#set_resistance 0.743228  [get_nets n4819]
#set_load 8.78654  [get_nets n4820]
#set_resistance 0.734407  [get_nets n4820]
#set_load 4.38629  [get_nets n4821]
#set_resistance 0.415279  [get_nets n4821]
#set_load 1.09908  [get_nets n4822]
#set_resistance 0.134011  [get_nets n4822]
#set_load 1.857  [get_nets n4823]
#set_resistance 0.157931  [get_nets n4823]
#set_load 2.75624  [get_nets n4825]
#set_resistance 0.313127  [get_nets n4825]
#set_load 1.10163  [get_nets n4827]
#set_resistance 0.137236  [get_nets n4827]
#set_load 1.40821  [get_nets n4828]
#set_resistance 0.164394  [get_nets n4828]
#set_load 1.64005  [get_nets n4829]
#set_resistance 0.135585  [get_nets n4829]
#set_load 1.97549  [get_nets n4830]
#set_resistance 0.165075  [get_nets n4830]
#set_load 6.11528  [get_nets n4831]
#set_resistance 0.594501  [get_nets n4831]
#set_load 0.497097  [get_nets n4832]
#set_resistance 0.0699275  [get_nets n4832]
#set_load 1.97313  [get_nets n4833]
#set_resistance 0.256879  [get_nets n4833]
#set_load 9.39927  [get_nets n4834]
#set_resistance 0.78756  [get_nets n4834]
#set_load 2.21313  [get_nets n4835]
#set_resistance 0.188053  [get_nets n4835]
#set_load 1.99166  [get_nets n4836]
#set_resistance 0.169152  [get_nets n4836]
#set_load 8.23155  [get_nets n4837]
#set_resistance 0.697151  [get_nets n4837]
#set_load 8.9815  [get_nets n4838]
#set_resistance 0.76122  [get_nets n4838]
#set_load 8.64275  [get_nets n4839]
#set_resistance 0.720271  [get_nets n4839]
#set_load 20.0872  [get_nets n4840]
#set_resistance 1.66989  [get_nets n4840]
#set_load 5.16426  [get_nets n4845]
#set_resistance 0.756117  [get_nets n4845]
#set_load 3.47886  [get_nets n4846]
#set_resistance 0.305726  [get_nets n4846]
#set_load 2.10124  [get_nets n4848]
#set_resistance 0.237059  [get_nets n4848]
#set_load 3.25062  [get_nets n4849]
#set_resistance 0.373382  [get_nets n4849]
#set_load 1.65953  [get_nets n4850]
#set_resistance 0.138554  [get_nets n4850]
#set_load 1.82483  [get_nets n4851]
#set_resistance 0.154135  [get_nets n4851]
#set_load 2.57395  [get_nets n4852]
#set_resistance 0.211567  [get_nets n4852]
#set_load 8.32759  [get_nets n4853]
#set_resistance 0.70427  [get_nets n4853]
#set_load 9.16427  [get_nets n4854]
#set_resistance 0.778983  [get_nets n4854]
#set_load 8.74703  [get_nets n4855]
#set_resistance 0.729918  [get_nets n4855]
#set_load 6.7709  [get_nets n4856]
#set_resistance 0.620461  [get_nets n4856]
#set_load 3.0881  [get_nets n4857]
#set_resistance 0.437201  [get_nets n4857]
#set_load 160.224  [get_nets u_padring/clk_i]
#set_resistance 3.20793  [get_nets u_padring/clk_i]
#set_load 20.7159  [get_nets u_padring/rst_ni]
#set_resistance 1.97001  [get_nets u_padring/rst_ni]
#set_load 2.47045  [get_nets u_padring/fetch_enable_i]
#set_resistance 0.353437  [get_nets u_padring/fetch_enable_i]
#set_load 1.92703  [get_nets u_padring/en_ifetch_i]
#set_resistance 0.277781  [get_nets u_padring/en_ifetch_i]
#set_load 19.7797  [get_nets u_padring/spi_cs]
#set_resistance 2.01326  [get_nets u_padring/spi_cs]
#set_load 0.0217644  [get_nets {u_padring/spi_mode[1]}]
#set_resistance 0.00335653  [get_nets {u_padring/spi_mode[1]}]
#set_load 0.00432435  [get_nets {u_padring/spi_mode[0]}]
#set_resistance 0.000624532  [get_nets {u_padring/spi_mode[0]}]
#set_load 3.06079  [get_nets u_padring/spi_sdi0]
#set_resistance 0.467798  [get_nets u_padring/spi_sdi0]
#set_load 2.14095  [get_nets u_padring/spi_sdi1]
#set_resistance 0.33072  [get_nets u_padring/spi_sdi1]
#set_load 2.41726  [get_nets u_padring/spi_sdi2]
#set_resistance 0.372688  [get_nets u_padring/spi_sdi2]
#set_load 2.13927  [get_nets u_padring/spi_sdi3]
#set_resistance 0.330681  [get_nets u_padring/spi_sdi3]
#set_load 0.00742999  [get_nets u_padring/spi_sdo0]
#set_resistance 0.00109788  [get_nets u_padring/spi_sdo0]
#set_load 0.0216609  [get_nets u_padring/spi_sdo1]
#set_resistance 0.0033013  [get_nets u_padring/spi_sdo1]
#set_load 0.016932  [get_nets u_padring/spi_sdo2]
#set_resistance 0.00258528  [get_nets u_padring/spi_sdo2]
#set_load 0.0235229  [get_nets u_padring/spi_sdo3]
#set_resistance 0.00362353  [get_nets u_padring/spi_sdo3]
#set_load 0.79498  [get_nets {u_padring/gpio_o[31]}]
#set_resistance 0.100234  [get_nets {u_padring/gpio_o[31]}]
#set_load 1.49879  [get_nets {u_padring/gpio_o[30]}]
#set_resistance 0.193389  [get_nets {u_padring/gpio_o[30]}]
#set_load 0.788752  [get_nets {u_padring/gpio_o[29]}]
#set_resistance 0.0998829  [get_nets {u_padring/gpio_o[29]}]
#set_load 2.11056  [get_nets {u_padring/gpio_o[28]}]
#set_resistance 0.269107  [get_nets {u_padring/gpio_o[28]}]
#set_load 0.737899  [get_nets {u_padring/gpio_o[27]}]
#set_resistance 0.0941943  [get_nets {u_padring/gpio_o[27]}]
#set_load 0.664877  [get_nets {u_padring/gpio_o[26]}]
#set_resistance 0.0859196  [get_nets {u_padring/gpio_o[26]}]
#set_load 0.745175  [get_nets {u_padring/gpio_o[25]}]
#set_resistance 0.0935937  [get_nets {u_padring/gpio_o[25]}]
#set_load 1.29313  [get_nets {u_padring/gpio_o[24]}]
#set_resistance 0.167286  [get_nets {u_padring/gpio_o[24]}]
#set_load 0.835684  [get_nets {u_padring/gpio_o[23]}]
#set_resistance 0.105216  [get_nets {u_padring/gpio_o[23]}]
#set_load 1.21317  [get_nets {u_padring/gpio_o[22]}]
#set_resistance 0.154465  [get_nets {u_padring/gpio_o[22]}]
#set_load 0.805682  [get_nets {u_padring/gpio_o[21]}]
#set_resistance 0.102252  [get_nets {u_padring/gpio_o[21]}]
#set_load 1.3671  [get_nets {u_padring/gpio_o[20]}]
#set_resistance 0.176249  [get_nets {u_padring/gpio_o[20]}]
#set_load 0.890159  [get_nets {u_padring/gpio_o[19]}]
#set_resistance 0.114238  [get_nets {u_padring/gpio_o[19]}]
#set_load 1.17611  [get_nets {u_padring/gpio_o[18]}]
#set_resistance 0.1495  [get_nets {u_padring/gpio_o[18]}]
#set_load 0.861275  [get_nets {u_padring/gpio_o[17]}]
#set_resistance 0.110377  [get_nets {u_padring/gpio_o[17]}]
#set_load 0.921147  [get_nets {u_padring/gpio_o[16]}]
#set_resistance 0.117058  [get_nets {u_padring/gpio_o[16]}]
#set_load 0.7759  [get_nets {u_padring/gpio_o[15]}]
#set_resistance 0.104008  [get_nets {u_padring/gpio_o[15]}]
#set_load 1.6797  [get_nets {u_padring/gpio_o[14]}]
#set_resistance 0.225424  [get_nets {u_padring/gpio_o[14]}]
#set_load 0.700937  [get_nets {u_padring/gpio_o[13]}]
#set_resistance 0.0943917  [get_nets {u_padring/gpio_o[13]}]
#set_load 0.788901  [get_nets {u_padring/gpio_o[12]}]
#set_resistance 0.109046  [get_nets {u_padring/gpio_o[12]}]
#set_load 0.644568  [get_nets {u_padring/gpio_o[11]}]
#set_resistance 0.0855356  [get_nets {u_padring/gpio_o[11]}]
#set_load 0.824584  [get_nets {u_padring/gpio_o[10]}]
#set_resistance 0.111568  [get_nets {u_padring/gpio_o[10]}]
#set_load 0.689006  [get_nets {u_padring/gpio_o[9]}]
#set_resistance 0.092914  [get_nets {u_padring/gpio_o[9]}]
#set_load 1.68955  [get_nets {u_padring/gpio_o[8]}]
#set_resistance 0.225815  [get_nets {u_padring/gpio_o[8]}]
#set_load 0.740712  [get_nets {u_padring/gpio_o[7]}]
#set_resistance 0.0998574  [get_nets {u_padring/gpio_o[7]}]
#set_load 0.571526  [get_nets {u_padring/gpio_o[6]}]
#set_resistance 0.0793849  [get_nets {u_padring/gpio_o[6]}]
#set_load 0.673376  [get_nets {u_padring/gpio_o[5]}]
#set_resistance 0.090329  [get_nets {u_padring/gpio_o[5]}]
#set_load 0.989  [get_nets {u_padring/gpio_o[4]}]
#set_resistance 0.131731  [get_nets {u_padring/gpio_o[4]}]
#set_load 0.822252  [get_nets {u_padring/gpio_o[3]}]
#set_resistance 0.110606  [get_nets {u_padring/gpio_o[3]}]
#set_load 1.31711  [get_nets {u_padring/gpio_o[2]}]
#set_resistance 0.178171  [get_nets {u_padring/gpio_o[2]}]
#set_load 0.665491  [get_nets {u_padring/gpio_o[1]}]
#set_resistance 0.089656  [get_nets {u_padring/gpio_o[1]}]
#set_load 0.461544  [get_nets {u_padring/gpio_o[0]}]
#set_resistance 0.063867  [get_nets {u_padring/gpio_o[0]}]
#set_load 1.46963  [get_nets u_padring/clk_i_PAD]
#set_resistance 0.215781  [get_nets u_padring/clk_i_PAD]
#set_load 1.51307  [get_nets u_padring/rst_ni_PAD]
#set_resistance 0.217848  [get_nets u_padring/rst_ni_PAD]
#set_load 0.500033  [get_nets u_padring/fetch_enable_i_PAD]
#set_resistance 0.0725481  [get_nets u_padring/fetch_enable_i_PAD]
#set_load 0.416026  [get_nets u_padring/en_ifetch_i_PAD]
#set_resistance 0.0595585  [get_nets u_padring/en_ifetch_i_PAD]
#set_load 1.36301  [get_nets u_padring/spi_sclk_PAD]
#set_resistance 0.198303  [get_nets u_padring/spi_sclk_PAD]
#set_load 0.179063  [get_nets u_padring/spi_cs_PAD]
#set_resistance 0.0266494  [get_nets u_padring/spi_cs_PAD]
#set_load 1.26854  [get_nets {u_padring/spi_mode_PAD[1]}]
#set_resistance 0.186337  [get_nets {u_padring/spi_mode_PAD[1]}]
#set_load 0.887481  [get_nets {u_padring/spi_mode_PAD[0]}]
#set_resistance 0.129943  [get_nets {u_padring/spi_mode_PAD[0]}]
#set_load 0.117873  [get_nets u_padring/spi_sdi0_PAD]
#set_resistance 0.017889  [get_nets u_padring/spi_sdi0_PAD]
#set_load 0.234341  [get_nets u_padring/spi_sdi1_PAD]
#set_resistance 0.035695  [get_nets u_padring/spi_sdi1_PAD]
#set_load 0.244881  [get_nets u_padring/spi_sdi2_PAD]
#set_resistance 0.0360582  [get_nets u_padring/spi_sdi2_PAD]
#set_load 0.290039  [get_nets u_padring/spi_sdi3_PAD]
#set_resistance 0.0448075  [get_nets u_padring/spi_sdi3_PAD]
#set_load 1.70194  [get_nets u_padring/spi_sdo0_PAD]
#set_resistance 0.250877  [get_nets u_padring/spi_sdo0_PAD]
#set_load 2.72915  [get_nets u_padring/spi_sdo1_PAD]
#set_resistance 0.401696  [get_nets u_padring/spi_sdo1_PAD]
#set_load 2.15706  [get_nets u_padring/spi_sdo2_PAD]
#set_resistance 0.318028  [get_nets u_padring/spi_sdo2_PAD]
#set_load 1.82856  [get_nets u_padring/spi_sdo3_PAD]
#set_resistance 0.269645  [get_nets u_padring/spi_sdo3_PAD]
#set_load 1.21786  [get_nets {u_padring/gpio_o_PAD[31]}]
#set_resistance 0.178094  [get_nets {u_padring/gpio_o_PAD[31]}]
#set_load 0.895776  [get_nets {u_padring/gpio_o_PAD[30]}]
#set_resistance 0.134423  [get_nets {u_padring/gpio_o_PAD[30]}]
#set_load 0.923032  [get_nets {u_padring/gpio_o_PAD[29]}]
#set_resistance 0.140657  [get_nets {u_padring/gpio_o_PAD[29]}]
#set_load 1.24258  [get_nets {u_padring/gpio_o_PAD[28]}]
#set_resistance 0.182775  [get_nets {u_padring/gpio_o_PAD[28]}]
#set_load 0.779751  [get_nets {u_padring/gpio_o_PAD[27]}]
#set_resistance 0.113892  [get_nets {u_padring/gpio_o_PAD[27]}]
#set_load 1.14909  [get_nets {u_padring/gpio_o_PAD[26]}]
#set_resistance 0.169684  [get_nets {u_padring/gpio_o_PAD[26]}]
#set_load 0.896669  [get_nets {u_padring/gpio_o_PAD[25]}]
#set_resistance 0.130445  [get_nets {u_padring/gpio_o_PAD[25]}]
#set_load 1.0639  [get_nets {u_padring/gpio_o_PAD[24]}]
#set_resistance 0.159619  [get_nets {u_padring/gpio_o_PAD[24]}]
#set_load 1.06845  [get_nets {u_padring/gpio_o_PAD[23]}]
#set_resistance 0.164145  [get_nets {u_padring/gpio_o_PAD[23]}]
#set_load 0.915654  [get_nets {u_padring/gpio_o_PAD[22]}]
#set_resistance 0.1375  [get_nets {u_padring/gpio_o_PAD[22]}]
#set_load 1.1694  [get_nets {u_padring/gpio_o_PAD[21]}]
#set_resistance 0.180755  [get_nets {u_padring/gpio_o_PAD[21]}]
#set_load 0.795708  [get_nets {u_padring/gpio_o_PAD[20]}]
#set_resistance 0.118291  [get_nets {u_padring/gpio_o_PAD[20]}]
#set_load 1.27697  [get_nets {u_padring/gpio_o_PAD[19]}]
#set_resistance 0.188838  [get_nets {u_padring/gpio_o_PAD[19]}]
#set_load 0.83077  [get_nets {u_padring/gpio_o_PAD[18]}]
#set_resistance 0.127853  [get_nets {u_padring/gpio_o_PAD[18]}]
#set_load 1.09378  [get_nets {u_padring/gpio_o_PAD[17]}]
#set_resistance 0.159788  [get_nets {u_padring/gpio_o_PAD[17]}]
#set_load 0.668314  [get_nets {u_padring/gpio_o_PAD[16]}]
#set_resistance 0.101929  [get_nets {u_padring/gpio_o_PAD[16]}]
#set_load 0.488513  [get_nets {u_padring/gpio_o_PAD[15]}]
#set_resistance 0.0709114  [get_nets {u_padring/gpio_o_PAD[15]}]
#set_load 0.825553  [get_nets {u_padring/gpio_o_PAD[14]}]
#set_resistance 0.122134  [get_nets {u_padring/gpio_o_PAD[14]}]
#set_load 0.659893  [get_nets {u_padring/gpio_o_PAD[13]}]
#set_resistance 0.101869  [get_nets {u_padring/gpio_o_PAD[13]}]
#set_load 0.458101  [get_nets {u_padring/gpio_o_PAD[12]}]
#set_resistance 0.0693135  [get_nets {u_padring/gpio_o_PAD[12]}]
#set_load 0.475757  [get_nets {u_padring/gpio_o_PAD[11]}]
#set_resistance 0.0690866  [get_nets {u_padring/gpio_o_PAD[11]}]
#set_load 1.14037  [get_nets {u_padring/gpio_o_PAD[10]}]
#set_resistance 0.164164  [get_nets {u_padring/gpio_o_PAD[10]}]
#set_load 0.120713  [get_nets {u_padring/gpio_o_PAD[9]}]
#set_resistance 0.0182952  [get_nets {u_padring/gpio_o_PAD[9]}]
#set_load 0.90848  [get_nets {u_padring/gpio_o_PAD[8]}]
#set_resistance 0.130991  [get_nets {u_padring/gpio_o_PAD[8]}]
#set_load 0.999914  [get_nets {u_padring/gpio_o_PAD[7]}]
#set_resistance 0.153195  [get_nets {u_padring/gpio_o_PAD[7]}]
#set_load 0.475277  [get_nets {u_padring/gpio_o_PAD[6]}]
#set_resistance 0.0729152  [get_nets {u_padring/gpio_o_PAD[6]}]
#set_load 0.831203  [get_nets {u_padring/gpio_o_PAD[5]}]
#set_resistance 0.124087  [get_nets {u_padring/gpio_o_PAD[5]}]
#set_load 0.28617  [get_nets {u_padring/gpio_o_PAD[4]}]
#set_resistance 0.0431094  [get_nets {u_padring/gpio_o_PAD[4]}]
#set_load 0.56003  [get_nets {u_padring/gpio_o_PAD[3]}]
#set_resistance 0.0834315  [get_nets {u_padring/gpio_o_PAD[3]}]
#set_load 0.558609  [get_nets {u_padring/gpio_o_PAD[2]}]
#set_resistance 0.0825474  [get_nets {u_padring/gpio_o_PAD[2]}]
#set_load 0.927678  [get_nets {u_padring/gpio_o_PAD[1]}]
#set_resistance 0.133737  [get_nets {u_padring/gpio_o_PAD[1]}]
#set_load 1.11047  [get_nets {u_padring/gpio_o_PAD[0]}]
#set_resistance 0.161031  [get_nets {u_padring/gpio_o_PAD[0]}]
#set_load 0.372165  [get_nets u_padring/n_180_net__31_]
#set_resistance 0.0574749  [get_nets u_padring/n_180_net__31_]
#set_load 0.615679  [get_nets u_padring/n_180_net__30_]
#set_resistance 0.0949786  [get_nets u_padring/n_180_net__30_]
#set_load 0.440242  [get_nets u_padring/n_180_net__29_]
#set_resistance 0.0680617  [get_nets u_padring/n_180_net__29_]
#set_load 0.271691  [get_nets u_padring/n_180_net__28_]
#set_resistance 0.0416154  [get_nets u_padring/n_180_net__28_]
#set_load 0.413268  [get_nets u_padring/n_180_net__27_]
#set_resistance 0.0635712  [get_nets u_padring/n_180_net__27_]
#set_load 0.108748  [get_nets u_padring/n_180_net__26_]
#set_resistance 0.0166349  [get_nets u_padring/n_180_net__26_]
#set_load 0.503317  [get_nets u_padring/n_180_net__25_]
#set_resistance 0.0775387  [get_nets u_padring/n_180_net__25_]
#set_load 0.318697  [get_nets u_padring/n_180_net__24_]
#set_resistance 0.0491029  [get_nets u_padring/n_180_net__24_]
#set_load 0.316396  [get_nets u_padring/n_180_net__23_]
#set_resistance 0.0488618  [get_nets u_padring/n_180_net__23_]
#set_load 0.522314  [get_nets u_padring/n_180_net__22_]
#set_resistance 0.0805999  [get_nets u_padring/n_180_net__22_]
#set_load 0.180879  [get_nets u_padring/n_180_net__21_]
#set_resistance 0.0279147  [get_nets u_padring/n_180_net__21_]
#set_load 0.561977  [get_nets u_padring/n_180_net__20_]
#set_resistance 0.0864469  [get_nets u_padring/n_180_net__20_]
#set_load 0.407929  [get_nets u_padring/n_180_net__19_]
#set_resistance 0.0627026  [get_nets u_padring/n_180_net__19_]
#set_load 0.382609  [get_nets u_padring/n_180_net__18_]
#set_resistance 0.058732  [get_nets u_padring/n_180_net__18_]
#set_load 0.155777  [get_nets u_padring/n_180_net__17_]
#set_resistance 0.0237156  [get_nets u_padring/n_180_net__17_]
#set_load 0.495781  [get_nets u_padring/n_180_net__16_]
#set_resistance 0.0717631  [get_nets u_padring/n_180_net__16_]
#set_load 0.761317  [get_nets u_padring/n_180_net__15_]
#set_resistance 0.117177  [get_nets u_padring/n_180_net__15_]
#set_load 0.344362  [get_nets u_padring/n_180_net__14_]
#set_resistance 0.0530788  [get_nets u_padring/n_180_net__14_]
#set_load 0.357052  [get_nets u_padring/n_180_net__13_]
#set_resistance 0.0551934  [get_nets u_padring/n_180_net__13_]
#set_load 0.396162  [get_nets u_padring/n_180_net__12_]
#set_resistance 0.0611713  [get_nets u_padring/n_180_net__12_]
#set_load 0.6659  [get_nets u_padring/n_180_net__11_]
#set_resistance 0.101029  [get_nets u_padring/n_180_net__11_]
#set_load 0.345996  [get_nets u_padring/n_180_net__10_]
#set_resistance 0.0532167  [get_nets u_padring/n_180_net__10_]
#set_load 1.01929  [get_nets u_padring/n_180_net__9_]
#set_resistance 0.151584  [get_nets u_padring/n_180_net__9_]
#set_load 0.689878  [get_nets u_padring/n_180_net__8_]
#set_resistance 0.105372  [get_nets u_padring/n_180_net__8_]
#set_load 0.346265  [get_nets u_padring/n_180_net__7_]
#set_resistance 0.0523963  [get_nets u_padring/n_180_net__7_]
#set_load 0.665315  [get_nets u_padring/n_180_net__6_]
#set_resistance 0.100691  [get_nets u_padring/n_180_net__6_]
#set_load 0.732409  [get_nets u_padring/n_180_net__5_]
#set_resistance 0.111292  [get_nets u_padring/n_180_net__5_]
#set_load 0.943598  [get_nets u_padring/n_180_net__4_]
#set_resistance 0.144399  [get_nets u_padring/n_180_net__4_]
#set_load 0.682337  [get_nets u_padring/n_180_net__3_]
#set_resistance 0.105187  [get_nets u_padring/n_180_net__3_]
#set_load 0.625688  [get_nets u_padring/n_180_net__2_]
#set_resistance 0.0955711  [get_nets u_padring/n_180_net__2_]
#set_load 0.367439  [get_nets u_padring/n_180_net__1_]
#set_resistance 0.0562843  [get_nets u_padring/n_180_net__1_]
#set_load 0.232791  [get_nets u_padring/n_180_net__0_]
#set_resistance 0.0358774  [get_nets u_padring/n_180_net__0_]
#set_load 7.11197  [get_nets u_padring/n1]
#set_resistance 1.08467  [get_nets u_padring/n1]
#set_load 7.70598  [get_nets u_padring/n2]
#set_resistance 1.17251  [get_nets u_padring/n2]
#set_load 7.32822  [get_nets u_padring/n3]
#set_resistance 1.11635  [get_nets u_padring/n3]
#set_load 7.07136  [get_nets u_padring/n4]
#set_resistance 1.07903  [get_nets u_padring/n4]
#set_load 7.15783  [get_nets u_padring/n5]
#set_resistance 1.09312  [get_nets u_padring/n5]
#set_load 6.69331  [get_nets u_padring/n6]
#set_resistance 1.02661  [get_nets u_padring/n6]
#set_load 160.224  [get_nets u_top_core_u_peri_device/clk_i]
#set_resistance 3.20793  [get_nets u_top_core_u_peri_device/clk_i]
#set_load 3.4029  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[65]}]
#set_resistance 0.424746  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[65]}]
#set_load 3.76609  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[64]}]
#set_resistance 0.476829  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[64]}]
#set_load 3.86312  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[63]}]
#set_resistance 0.46249  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[63]}]
#set_load 0.281233  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[58]}]
#set_resistance 0.0376254  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[58]}]
#set_load 2.53169  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[57]}]
#set_resistance 0.336427  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[57]}]
#set_load 3.27915  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[50]}]
#set_resistance 0.473947  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[50]}]
#set_load 3.2039  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[49]}]
#set_resistance 0.467044  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[49]}]
#set_load 2.10974  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[47]}]
#set_resistance 0.323263  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[47]}]
#set_load 1.96954  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[46]}]
#set_resistance 0.301908  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[46]}]
#set_load 2.11319  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[45]}]
#set_resistance 0.323711  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[45]}]
#set_load 2.24801  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[44]}]
#set_resistance 0.344012  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[44]}]
#set_load 2.13348  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[43]}]
#set_resistance 0.32688  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[43]}]
#set_load 2.20784  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[42]}]
#set_resistance 0.337908  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[42]}]
#set_load 2.09924  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[41]}]
#set_resistance 0.323491  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[41]}]
#set_load 2.13701  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[40]}]
#set_resistance 0.328135  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[40]}]
#set_load 1.71249  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[39]}]
#set_resistance 0.261922  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[39]}]
#set_load 1.84228  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[38]}]
#set_resistance 0.280713  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[38]}]
#set_load 1.70227  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[37]}]
#set_resistance 0.260701  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[37]}]
#set_load 2.1804  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[36]}]
#set_resistance 0.333905  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[36]}]
#set_load 1.72861  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[35]}]
#set_resistance 0.264121  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[35]}]
#set_load 2.15729  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[34]}]
#set_resistance 0.329301  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[34]}]
#set_load 1.589  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[33]}]
#set_resistance 0.244249  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[33]}]
#set_load 2.21016  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[32]}]
#set_resistance 0.338438  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[32]}]
#set_load 2.5743  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[31]}]
#set_resistance 0.396974  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[31]}]
#set_load 2.49936  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[30]}]
#set_resistance 0.385473  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[30]}]
#set_load 2.49095  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[29]}]
#set_resistance 0.384944  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[29]}]
#set_load 1.56493  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[28]}]
#set_resistance 0.23977  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[28]}]
#set_load 1.54497  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[27]}]
#set_resistance 0.235097  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[27]}]
#set_load 2.04321  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[26]}]
#set_resistance 0.309141  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[26]}]
#set_load 2.05523  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[25]}]
#set_resistance 0.310166  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[25]}]
#set_load 2.0969  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[24]}]
#set_resistance 0.314745  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[24]}]
#set_load 2.00909  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[23]}]
#set_resistance 0.300809  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[23]}]
#set_load 2.10816  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[22]}]
#set_resistance 0.31531  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[22]}]
#set_load 1.92503  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[21]}]
#set_resistance 0.287727  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[21]}]
#set_load 1.97671  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[20]}]
#set_resistance 0.297398  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[20]}]
#set_load 1.98923  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[19]}]
#set_resistance 0.300178  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[19]}]
#set_load 2.04039  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[18]}]
#set_resistance 0.306029  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[18]}]
#set_load 1.88482  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[17]}]
#set_resistance 0.282319  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[17]}]
#set_load 1.83647  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[16]}]
#set_resistance 0.278502  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[16]}]
#set_load 0.350366  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[15]}]
#set_resistance 0.0506608  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[15]}]
#set_load 0.11298  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[13]}]
#set_resistance 0.0165385  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[13]}]
#set_load 0.417369  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[12]}]
#set_resistance 0.0612502  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[12]}]
#set_load 2.3602  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[11]}]
#set_resistance 0.339511  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[11]}]
#set_load 2.75744  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[10]}]
#set_resistance 0.397099  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[10]}]
#set_load 2.36257  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[9]}]
#set_resistance 0.339481  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[9]}]
#set_load 2.89614  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[1]}]
#set_resistance 0.385894  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[1]}]
#set_load 0.0939737  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[107]}]
#set_resistance 0.0136438  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[107]}]
#set_load 1.22219  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[105]}]
#set_resistance 0.163656  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[105]}]
#set_load 2.34326  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[101]}]
#set_resistance 0.249  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[101]}]
#set_load 2.34745  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[94]}]
#set_resistance 0.343911  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[94]}]
#set_load 0.116094  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[87]}]
#set_resistance 0.0167283  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[87]}]
#set_load 0.161177  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[86]}]
#set_resistance 0.0247751  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[86]}]
#set_load 0.0982203  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[85]}]
#set_resistance 0.0144966  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[85]}]
#set_load 0.187665  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[84]}]
#set_resistance 0.0275226  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[84]}]
#set_load 0.148195  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[83]}]
#set_resistance 0.0224825  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[83]}]
#set_load 0.273821  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[82]}]
#set_resistance 0.0399709  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[82]}]
#set_load 0.147008  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[81]}]
#set_resistance 0.0213266  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[81]}]
#set_load 0.0981344  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[80]}]
#set_resistance 0.0141024  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[80]}]
#set_load 0.197859  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[79]}]
#set_resistance 0.0298342  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[79]}]
#set_load 0.476714  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[78]}]
#set_resistance 0.0706251  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[78]}]
#set_load 0.156137  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[77]}]
#set_resistance 0.0233079  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[77]}]
#set_load 0.411154  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[76]}]
#set_resistance 0.0531672  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[76]}]
#set_load 2.34326  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[18]}]
#set_resistance 0.249  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[18]}]
#set_load 3.32152  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[0]}]
#set_resistance 0.446062  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[0]}]
#set_load 0.495208  [get_nets {u_top_core_u_peri_device/gpio_2_xbar[31]}]
#set_resistance 0.0735642  [get_nets {u_top_core_u_peri_device/gpio_2_xbar[31]}]
#set_load 0.319086  [get_nets {u_top_core_u_peri_device/gpio_2_xbar[30]}]
#set_resistance 0.0483624  [get_nets {u_top_core_u_peri_device/gpio_2_xbar[30]}]
#set_load 0.487125  [get_nets {u_top_core_u_peri_device/gpio_2_xbar[29]}]
#set_resistance 0.0747237  [get_nets {u_top_core_u_peri_device/gpio_2_xbar[29]}]
#set_load 0.68493  [get_nets {u_top_core_u_peri_device/gpio_2_xbar[28]}]
#set_resistance 0.10245  [get_nets {u_top_core_u_peri_device/gpio_2_xbar[28]}]
#set_load 0.561388  [get_nets {u_top_core_u_peri_device/gpio_2_xbar[27]}]
#set_resistance 0.0847657  [get_nets {u_top_core_u_peri_device/gpio_2_xbar[27]}]
#set_load 0.791039  [get_nets {u_top_core_u_peri_device/gpio_2_xbar[26]}]
#set_resistance 0.118518  [get_nets {u_top_core_u_peri_device/gpio_2_xbar[26]}]
#set_load 0.715889  [get_nets {u_top_core_u_peri_device/gpio_2_xbar[25]}]
#set_resistance 0.107658  [get_nets {u_top_core_u_peri_device/gpio_2_xbar[25]}]
#set_load 0.603529  [get_nets {u_top_core_u_peri_device/gpio_2_xbar[24]}]
#set_resistance 0.0918765  [get_nets {u_top_core_u_peri_device/gpio_2_xbar[24]}]
#set_load 1.81777  [get_nets {u_top_core_u_peri_device/gpio_2_xbar[23]}]
#set_resistance 0.278898  [get_nets {u_top_core_u_peri_device/gpio_2_xbar[23]}]
#set_load 2.26644  [get_nets {u_top_core_u_peri_device/gpio_2_xbar[22]}]
#set_resistance 0.342483  [get_nets {u_top_core_u_peri_device/gpio_2_xbar[22]}]
#set_load 1.72317  [get_nets {u_top_core_u_peri_device/gpio_2_xbar[21]}]
#set_resistance 0.265089  [get_nets {u_top_core_u_peri_device/gpio_2_xbar[21]}]
#set_load 1.94468  [get_nets {u_top_core_u_peri_device/gpio_2_xbar[20]}]
#set_resistance 0.294257  [get_nets {u_top_core_u_peri_device/gpio_2_xbar[20]}]
#set_load 1.8052  [get_nets {u_top_core_u_peri_device/gpio_2_xbar[19]}]
#set_resistance 0.277011  [get_nets {u_top_core_u_peri_device/gpio_2_xbar[19]}]
#set_load 1.64794  [get_nets {u_top_core_u_peri_device/gpio_2_xbar[18]}]
#set_resistance 0.250235  [get_nets {u_top_core_u_peri_device/gpio_2_xbar[18]}]
#set_load 1.65642  [get_nets {u_top_core_u_peri_device/gpio_2_xbar[17]}]
#set_resistance 0.254949  [get_nets {u_top_core_u_peri_device/gpio_2_xbar[17]}]
#set_load 1.69323  [get_nets {u_top_core_u_peri_device/gpio_2_xbar[16]}]
#set_resistance 0.257376  [get_nets {u_top_core_u_peri_device/gpio_2_xbar[16]}]
#set_load 0.548536  [get_nets {u_top_core_u_peri_device/gpio_2_xbar[15]}]
#set_resistance 0.0829227  [get_nets {u_top_core_u_peri_device/gpio_2_xbar[15]}]
#set_load 1.23852  [get_nets {u_top_core_u_peri_device/gpio_2_xbar[14]}]
#set_resistance 0.183013  [get_nets {u_top_core_u_peri_device/gpio_2_xbar[14]}]
#set_load 0.893153  [get_nets {u_top_core_u_peri_device/gpio_2_xbar[13]}]
#set_resistance 0.134688  [get_nets {u_top_core_u_peri_device/gpio_2_xbar[13]}]
#set_load 2.15632  [get_nets {u_top_core_u_peri_device/gpio_2_xbar[12]}]
#set_resistance 0.325895  [get_nets {u_top_core_u_peri_device/gpio_2_xbar[12]}]
#set_load 1.9357  [get_nets {u_top_core_u_peri_device/gpio_2_xbar[11]}]
#set_resistance 0.296719  [get_nets {u_top_core_u_peri_device/gpio_2_xbar[11]}]
#set_load 2.13921  [get_nets {u_top_core_u_peri_device/gpio_2_xbar[10]}]
#set_resistance 0.325134  [get_nets {u_top_core_u_peri_device/gpio_2_xbar[10]}]
#set_load 1.63218  [get_nets {u_top_core_u_peri_device/gpio_2_xbar[9]}]
#set_resistance 0.251401  [get_nets {u_top_core_u_peri_device/gpio_2_xbar[9]}]
#set_load 1.80475  [get_nets {u_top_core_u_peri_device/gpio_2_xbar[8]}]
#set_resistance 0.275643  [get_nets {u_top_core_u_peri_device/gpio_2_xbar[8]}]
#set_load 1.53295  [get_nets {u_top_core_u_peri_device/gpio_2_xbar[7]}]
#set_resistance 0.23356  [get_nets {u_top_core_u_peri_device/gpio_2_xbar[7]}]
#set_load 1.43188  [get_nets {u_top_core_u_peri_device/gpio_2_xbar[6]}]
#set_resistance 0.219563  [get_nets {u_top_core_u_peri_device/gpio_2_xbar[6]}]
#set_load 1.40879  [get_nets {u_top_core_u_peri_device/gpio_2_xbar[5]}]
#set_resistance 0.21576  [get_nets {u_top_core_u_peri_device/gpio_2_xbar[5]}]
#set_load 1.64553  [get_nets {u_top_core_u_peri_device/gpio_2_xbar[4]}]
#set_resistance 0.249311  [get_nets {u_top_core_u_peri_device/gpio_2_xbar[4]}]
#set_load 2.34959  [get_nets {u_top_core_u_peri_device/gpio_2_xbar[3]}]
#set_resistance 0.355598  [get_nets {u_top_core_u_peri_device/gpio_2_xbar[3]}]
#set_load 2.67453  [get_nets {u_top_core_u_peri_device/gpio_2_xbar[2]}]
#set_resistance 0.402603  [get_nets {u_top_core_u_peri_device/gpio_2_xbar[2]}]
#set_load 1.98088  [get_nets {u_top_core_u_peri_device/gpio_2_xbar[1]}]
#set_resistance 0.301234  [get_nets {u_top_core_u_peri_device/gpio_2_xbar[1]}]
#set_load 2.68241  [get_nets {u_top_core_u_peri_device/gpio_2_xbar[0]}]
#set_resistance 0.401592  [get_nets {u_top_core_u_peri_device/gpio_2_xbar[0]}]
#set_load 1.33752  [get_nets {u_top_core_u_peri_device/u_gpio_data_in_q[0]}]
#set_resistance 0.202746  [get_nets {u_top_core_u_peri_device/u_gpio_data_in_q[0]}]
#set_load 0.449988  [get_nets {u_top_core_u_peri_device/u_gpio_data_in_q[1]}]
#set_resistance 0.0673359  [get_nets {u_top_core_u_peri_device/u_gpio_data_in_q[1]}]
#set_load 0.597562  [get_nets {u_top_core_u_peri_device/u_gpio_data_in_q[2]}]
#set_resistance 0.0906088  [get_nets {u_top_core_u_peri_device/u_gpio_data_in_q[2]}]
#set_load 0.369531  [get_nets {u_top_core_u_peri_device/u_gpio_data_in_q[3]}]
#set_resistance 0.0548617  [get_nets {u_top_core_u_peri_device/u_gpio_data_in_q[3]}]
#set_load 1.23169  [get_nets {u_top_core_u_peri_device/u_gpio_data_in_q[4]}]
#set_resistance 0.189118  [get_nets {u_top_core_u_peri_device/u_gpio_data_in_q[4]}]
#set_load 0.453943  [get_nets {u_top_core_u_peri_device/u_gpio_data_in_q[5]}]
#set_resistance 0.0674929  [get_nets {u_top_core_u_peri_device/u_gpio_data_in_q[5]}]
#set_load 1.55867  [get_nets {u_top_core_u_peri_device/u_gpio_data_in_q[6]}]
#set_resistance 0.225671  [get_nets {u_top_core_u_peri_device/u_gpio_data_in_q[6]}]
#set_load 0.189122  [get_nets {u_top_core_u_peri_device/u_gpio_data_in_q[7]}]
#set_resistance 0.0286901  [get_nets {u_top_core_u_peri_device/u_gpio_data_in_q[7]}]
#set_load 1.96294  [get_nets {u_top_core_u_peri_device/u_gpio_data_in_q[8]}]
#set_resistance 0.287403  [get_nets {u_top_core_u_peri_device/u_gpio_data_in_q[8]}]
#set_load 0.425693  [get_nets {u_top_core_u_peri_device/u_gpio_data_in_q[9]}]
#set_resistance 0.0634615  [get_nets {u_top_core_u_peri_device/u_gpio_data_in_q[9]}]
#set_load 0.644204  [get_nets {u_top_core_u_peri_device/u_gpio_data_in_q[10]}]
#set_resistance 0.0951511  [get_nets {u_top_core_u_peri_device/u_gpio_data_in_q[10]}]
#set_load 0.282819  [get_nets {u_top_core_u_peri_device/u_gpio_data_in_q[11]}]
#set_resistance 0.0410958  [get_nets {u_top_core_u_peri_device/u_gpio_data_in_q[11]}]
#set_load 0.955021  [get_nets {u_top_core_u_peri_device/u_gpio_data_in_q[12]}]
#set_resistance 0.141777  [get_nets {u_top_core_u_peri_device/u_gpio_data_in_q[12]}]
#set_load 0.201007  [get_nets {u_top_core_u_peri_device/u_gpio_data_in_q[13]}]
#set_resistance 0.0290625  [get_nets {u_top_core_u_peri_device/u_gpio_data_in_q[13]}]
#set_load 0.394333  [get_nets {u_top_core_u_peri_device/u_gpio_data_in_q[14]}]
#set_resistance 0.0580138  [get_nets {u_top_core_u_peri_device/u_gpio_data_in_q[14]}]
#set_load 0.41406  [get_nets {u_top_core_u_peri_device/u_gpio_data_in_q[15]}]
#set_resistance 0.061067  [get_nets {u_top_core_u_peri_device/u_gpio_data_in_q[15]}]
#set_load 2.82197  [get_nets {u_top_core_u_peri_device/u_gpio_data_in_q[16]}]
#set_resistance 0.413136  [get_nets {u_top_core_u_peri_device/u_gpio_data_in_q[16]}]
#set_load 0.95567  [get_nets {u_top_core_u_peri_device/u_gpio_data_in_q[17]}]
#set_resistance 0.1373  [get_nets {u_top_core_u_peri_device/u_gpio_data_in_q[17]}]
#set_load 0.857037  [get_nets {u_top_core_u_peri_device/u_gpio_data_in_q[18]}]
#set_resistance 0.126928  [get_nets {u_top_core_u_peri_device/u_gpio_data_in_q[18]}]
#set_load 0.642148  [get_nets {u_top_core_u_peri_device/u_gpio_data_in_q[19]}]
#set_resistance 0.0956922  [get_nets {u_top_core_u_peri_device/u_gpio_data_in_q[19]}]
#set_load 0.970069  [get_nets {u_top_core_u_peri_device/u_gpio_data_in_q[20]}]
#set_resistance 0.144989  [get_nets {u_top_core_u_peri_device/u_gpio_data_in_q[20]}]
#set_load 0.996614  [get_nets {u_top_core_u_peri_device/u_gpio_data_in_q[21]}]
#set_resistance 0.150849  [get_nets {u_top_core_u_peri_device/u_gpio_data_in_q[21]}]
#set_load 1.09124  [get_nets {u_top_core_u_peri_device/u_gpio_data_in_q[22]}]
#set_resistance 0.166771  [get_nets {u_top_core_u_peri_device/u_gpio_data_in_q[22]}]
#set_load 0.731046  [get_nets {u_top_core_u_peri_device/u_gpio_data_in_q[23]}]
#set_resistance 0.110458  [get_nets {u_top_core_u_peri_device/u_gpio_data_in_q[23]}]
#set_load 0.630688  [get_nets {u_top_core_u_peri_device/u_gpio_data_in_q[24]}]
#set_resistance 0.094912  [get_nets {u_top_core_u_peri_device/u_gpio_data_in_q[24]}]
#set_load 0.833176  [get_nets {u_top_core_u_peri_device/u_gpio_data_in_q[25]}]
#set_resistance 0.120797  [get_nets {u_top_core_u_peri_device/u_gpio_data_in_q[25]}]
#set_load 2.55135  [get_nets {u_top_core_u_peri_device/u_gpio_data_in_q[26]}]
#set_resistance 0.366501  [get_nets {u_top_core_u_peri_device/u_gpio_data_in_q[26]}]
#set_load 2.02941  [get_nets {u_top_core_u_peri_device/u_gpio_data_in_q[27]}]
#set_resistance 0.290973  [get_nets {u_top_core_u_peri_device/u_gpio_data_in_q[27]}]
#set_load 1.15126  [get_nets {u_top_core_u_peri_device/u_gpio_data_in_q[28]}]
#set_resistance 0.166511  [get_nets {u_top_core_u_peri_device/u_gpio_data_in_q[28]}]
#set_load 0.673978  [get_nets {u_top_core_u_peri_device/u_gpio_data_in_q[29]}]
#set_resistance 0.0985871  [get_nets {u_top_core_u_peri_device/u_gpio_data_in_q[29]}]
#set_load 0.890989  [get_nets {u_top_core_u_peri_device/u_gpio_data_in_q[30]}]
#set_resistance 0.132943  [get_nets {u_top_core_u_peri_device/u_gpio_data_in_q[30]}]
#set_load 1.34391  [get_nets {u_top_core_u_peri_device/u_gpio_data_in_q[31]}]
#set_resistance 0.19499  [get_nets {u_top_core_u_peri_device/u_gpio_data_in_q[31]}]
#set_load 0.0866179  [get_nets u_top_core_u_peri_device/u_gpio_N146]
#set_resistance 0.0131806  [get_nets u_top_core_u_peri_device/u_gpio_N146]
#set_load 0.191004  [get_nets u_top_core_u_peri_device/u_gpio_N145]
#set_resistance 0.029265  [get_nets u_top_core_u_peri_device/u_gpio_N145]
#set_load 0.323044  [get_nets u_top_core_u_peri_device/u_gpio_N144]
#set_resistance 0.046695  [get_nets u_top_core_u_peri_device/u_gpio_N144]
#set_load 0.284191  [get_nets u_top_core_u_peri_device/u_gpio_N143]
#set_resistance 0.0427628  [get_nets u_top_core_u_peri_device/u_gpio_N143]
#set_load 0.0556195  [get_nets u_top_core_u_peri_device/u_gpio_N142]
#set_resistance 0.00845315  [get_nets u_top_core_u_peri_device/u_gpio_N142]
#set_load 0.148652  [get_nets u_top_core_u_peri_device/u_gpio_N141]
#set_resistance 0.0219205  [get_nets u_top_core_u_peri_device/u_gpio_N141]
#set_load 0.146713  [get_nets u_top_core_u_peri_device/u_gpio_N140]
#set_resistance 0.0215923  [get_nets u_top_core_u_peri_device/u_gpio_N140]
#set_load 0.378079  [get_nets u_top_core_u_peri_device/u_gpio_N139]
#set_resistance 0.0573745  [get_nets u_top_core_u_peri_device/u_gpio_N139]
#set_load 0.170637  [get_nets u_top_core_u_peri_device/u_gpio_N138]
#set_resistance 0.025295  [get_nets u_top_core_u_peri_device/u_gpio_N138]
#set_load 0.622729  [get_nets u_top_core_u_peri_device/u_gpio_N137]
#set_resistance 0.0911775  [get_nets u_top_core_u_peri_device/u_gpio_N137]
#set_load 0.332993  [get_nets u_top_core_u_peri_device/u_gpio_N136]
#set_resistance 0.0499009  [get_nets u_top_core_u_peri_device/u_gpio_N136]
#set_load 0.21959  [get_nets u_top_core_u_peri_device/u_gpio_N135]
#set_resistance 0.0336284  [get_nets u_top_core_u_peri_device/u_gpio_N135]
#set_load 0.23168  [get_nets u_top_core_u_peri_device/u_gpio_N134]
#set_resistance 0.0346721  [get_nets u_top_core_u_peri_device/u_gpio_N134]
#set_load 1.09907  [get_nets u_top_core_u_peri_device/u_gpio_N133]
#set_resistance 0.160238  [get_nets u_top_core_u_peri_device/u_gpio_N133]
#set_load 0.0825517  [get_nets u_top_core_u_peri_device/u_gpio_N132]
#set_resistance 0.0127034  [get_nets u_top_core_u_peri_device/u_gpio_N132]
#set_load 0.293544  [get_nets u_top_core_u_peri_device/u_gpio_N131]
#set_resistance 0.0438746  [get_nets u_top_core_u_peri_device/u_gpio_N131]
#set_load 0.289762  [get_nets u_top_core_u_peri_device/u_gpio_N130]
#set_resistance 0.043711  [get_nets u_top_core_u_peri_device/u_gpio_N130]
#set_load 0.107796  [get_nets u_top_core_u_peri_device/u_gpio_N129]
#set_resistance 0.016292  [get_nets u_top_core_u_peri_device/u_gpio_N129]
#set_load 0.291666  [get_nets u_top_core_u_peri_device/u_gpio_N128]
#set_resistance 0.0445324  [get_nets u_top_core_u_peri_device/u_gpio_N128]
#set_load 0.077533  [get_nets u_top_core_u_peri_device/u_gpio_N127]
#set_resistance 0.0116552  [get_nets u_top_core_u_peri_device/u_gpio_N127]
#set_load 0.268349  [get_nets u_top_core_u_peri_device/u_gpio_N126]
#set_resistance 0.0393306  [get_nets u_top_core_u_peri_device/u_gpio_N126]
#set_load 0.241375  [get_nets u_top_core_u_peri_device/u_gpio_N125]
#set_resistance 0.0362761  [get_nets u_top_core_u_peri_device/u_gpio_N125]
#set_load 0.128069  [get_nets u_top_core_u_peri_device/u_gpio_N124]
#set_resistance 0.0184256  [get_nets u_top_core_u_peri_device/u_gpio_N124]
#set_load 0.190971  [get_nets u_top_core_u_peri_device/u_gpio_N123]
#set_resistance 0.0281804  [get_nets u_top_core_u_peri_device/u_gpio_N123]
#set_load 0.629483  [get_nets u_top_core_u_peri_device/u_gpio_N122]
#set_resistance 0.0945081  [get_nets u_top_core_u_peri_device/u_gpio_N122]
#set_load 0.0901299  [get_nets u_top_core_u_peri_device/u_gpio_N121]
#set_resistance 0.0137948  [get_nets u_top_core_u_peri_device/u_gpio_N121]
#set_load 0.12631  [get_nets u_top_core_u_peri_device/u_gpio_N120]
#set_resistance 0.0187071  [get_nets u_top_core_u_peri_device/u_gpio_N120]
#set_load 0.299897  [get_nets u_top_core_u_peri_device/u_gpio_N119]
#set_resistance 0.0430213  [get_nets u_top_core_u_peri_device/u_gpio_N119]
#set_load 0.402352  [get_nets u_top_core_u_peri_device/u_gpio_N118]
#set_resistance 0.0577667  [get_nets u_top_core_u_peri_device/u_gpio_N118]
#set_load 0.0354512  [get_nets u_top_core_u_peri_device/u_gpio_N117]
#set_resistance 0.00540716  [get_nets u_top_core_u_peri_device/u_gpio_N117]
#set_load 0.518904  [get_nets u_top_core_u_peri_device/u_gpio_N116]
#set_resistance 0.0753568  [get_nets u_top_core_u_peri_device/u_gpio_N116]
#set_load 0.131491  [get_nets u_top_core_u_peri_device/u_gpio_N115]
#set_resistance 0.0202295  [get_nets u_top_core_u_peri_device/u_gpio_N115]
#set_load 0.201209  [get_nets u_top_core_u_peri_device/u_gpio_N114]
#set_resistance 0.0288093  [get_nets u_top_core_u_peri_device/u_gpio_N114]
#set_load 0.519671  [get_nets u_top_core_u_peri_device/u_gpio_N113]
#set_resistance 0.0696622  [get_nets u_top_core_u_peri_device/u_gpio_N113]
#set_load 0.321472  [get_nets u_top_core_u_peri_device/u_gpio_N71]
#set_resistance 0.0474384  [get_nets u_top_core_u_peri_device/u_gpio_N71]
#set_load 1.22168  [get_nets u_top_core_u_peri_device/u_gpio_N70]
#set_resistance 0.180606  [get_nets u_top_core_u_peri_device/u_gpio_N70]
#set_load 0.100461  [get_nets u_top_core_u_peri_device/u_gpio_N69]
#set_resistance 0.0153295  [get_nets u_top_core_u_peri_device/u_gpio_N69]
#set_load 1.46888  [get_nets u_top_core_u_peri_device/u_gpio_N68]
#set_resistance 0.213971  [get_nets u_top_core_u_peri_device/u_gpio_N68]
#set_load 0.225468  [get_nets u_top_core_u_peri_device/u_gpio_N67]
#set_resistance 0.0332385  [get_nets u_top_core_u_peri_device/u_gpio_N67]
#set_load 0.321646  [get_nets u_top_core_u_peri_device/u_gpio_N66]
#set_resistance 0.0464333  [get_nets u_top_core_u_peri_device/u_gpio_N66]
#set_load 0.308589  [get_nets u_top_core_u_peri_device/u_gpio_N65]
#set_resistance 0.0457494  [get_nets u_top_core_u_peri_device/u_gpio_N65]
#set_load 0.922805  [get_nets u_top_core_u_peri_device/u_gpio_N64]
#set_resistance 0.137483  [get_nets u_top_core_u_peri_device/u_gpio_N64]
#set_load 0.236156  [get_nets u_top_core_u_peri_device/u_gpio_N63]
#set_resistance 0.0352593  [get_nets u_top_core_u_peri_device/u_gpio_N63]
#set_load 0.881669  [get_nets u_top_core_u_peri_device/u_gpio_N62]
#set_resistance 0.128238  [get_nets u_top_core_u_peri_device/u_gpio_N62]
#set_load 0.48373  [get_nets u_top_core_u_peri_device/u_gpio_N61]
#set_resistance 0.0717179  [get_nets u_top_core_u_peri_device/u_gpio_N61]
#set_load 0.944013  [get_nets u_top_core_u_peri_device/u_gpio_N60]
#set_resistance 0.139867  [get_nets u_top_core_u_peri_device/u_gpio_N60]
#set_load 0.171435  [get_nets u_top_core_u_peri_device/u_gpio_N59]
#set_resistance 0.0250959  [get_nets u_top_core_u_peri_device/u_gpio_N59]
#set_load 0.863902  [get_nets u_top_core_u_peri_device/u_gpio_N58]
#set_resistance 0.126074  [get_nets u_top_core_u_peri_device/u_gpio_N58]
#set_load 0.132216  [get_nets u_top_core_u_peri_device/u_gpio_N57]
#set_resistance 0.0197223  [get_nets u_top_core_u_peri_device/u_gpio_N57]
#set_load 0.417651  [get_nets u_top_core_u_peri_device/u_gpio_N56]
#set_resistance 0.0615145  [get_nets u_top_core_u_peri_device/u_gpio_N56]
#set_load 0.100764  [get_nets u_top_core_u_peri_device/u_gpio_N55]
#set_resistance 0.0151131  [get_nets u_top_core_u_peri_device/u_gpio_N55]
#set_load 0.325929  [get_nets u_top_core_u_peri_device/u_gpio_N54]
#set_resistance 0.0475387  [get_nets u_top_core_u_peri_device/u_gpio_N54]
#set_load 1.46755  [get_nets u_top_core_u_peri_device/u_gpio_N53]
#set_resistance 0.211947  [get_nets u_top_core_u_peri_device/u_gpio_N53]
#set_load 0.326619  [get_nets u_top_core_u_peri_device/u_gpio_N52]
#set_resistance 0.0477959  [get_nets u_top_core_u_peri_device/u_gpio_N52]
#set_load 0.464323  [get_nets u_top_core_u_peri_device/u_gpio_N51]
#set_resistance 0.0683865  [get_nets u_top_core_u_peri_device/u_gpio_N51]
#set_load 0.313328  [get_nets u_top_core_u_peri_device/u_gpio_N50]
#set_resistance 0.0455902  [get_nets u_top_core_u_peri_device/u_gpio_N50]
#set_load 0.465824  [get_nets u_top_core_u_peri_device/u_gpio_N49]
#set_resistance 0.0666511  [get_nets u_top_core_u_peri_device/u_gpio_N49]
#set_load 0.219771  [get_nets u_top_core_u_peri_device/u_gpio_N48]
#set_resistance 0.0320687  [get_nets u_top_core_u_peri_device/u_gpio_N48]
#set_load 1.14678  [get_nets u_top_core_u_peri_device/u_gpio_N47]
#set_resistance 0.166664  [get_nets u_top_core_u_peri_device/u_gpio_N47]
#set_load 0.151073  [get_nets u_top_core_u_peri_device/u_gpio_N46]
#set_resistance 0.0222969  [get_nets u_top_core_u_peri_device/u_gpio_N46]
#set_load 0.450728  [get_nets u_top_core_u_peri_device/u_gpio_N45]
#set_resistance 0.0661878  [get_nets u_top_core_u_peri_device/u_gpio_N45]
#set_load 0.187572  [get_nets u_top_core_u_peri_device/u_gpio_N44]
#set_resistance 0.0278926  [get_nets u_top_core_u_peri_device/u_gpio_N44]
#set_load 0.654161  [get_nets u_top_core_u_peri_device/u_gpio_N43]
#set_resistance 0.0950596  [get_nets u_top_core_u_peri_device/u_gpio_N43]
#set_load 0.344944  [get_nets u_top_core_u_peri_device/u_gpio_N42]
#set_resistance 0.0496013  [get_nets u_top_core_u_peri_device/u_gpio_N42]
#set_load 1.18413  [get_nets u_top_core_u_peri_device/u_gpio_N41]
#set_resistance 0.170988  [get_nets u_top_core_u_peri_device/u_gpio_N41]
#set_load 0.201052  [get_nets u_top_core_u_peri_device/u_gpio_N40]
#set_resistance 0.0295616  [get_nets u_top_core_u_peri_device/u_gpio_N40]
#set_load 0.467278  [get_nets u_top_core_u_peri_device/u_gpio_N39]
#set_resistance 0.0699696  [get_nets u_top_core_u_peri_device/u_gpio_N39]
#set_load 0.523687  [get_nets u_top_core_u_peri_device/u_gpio_N38]
#set_resistance 0.0792098  [get_nets u_top_core_u_peri_device/u_gpio_N38]
#set_load 4.19832  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_ctrl_en_input_filter__q__0_]
#set_resistance 0.596203  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_ctrl_en_input_filter__q__0_]
#set_load 3.4841  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_ctrl_en_input_filter__q__1_]
#set_resistance 0.495375  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_ctrl_en_input_filter__q__1_]
#set_load 3.43304  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_ctrl_en_input_filter__q__2_]
#set_resistance 0.489084  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_ctrl_en_input_filter__q__2_]
#set_load 6.10806  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_ctrl_en_input_filter__q__3_]
#set_resistance 0.854027  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_ctrl_en_input_filter__q__3_]
#set_load 4.21846  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_ctrl_en_input_filter__q__4_]
#set_resistance 0.588645  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_ctrl_en_input_filter__q__4_]
#set_load 4.55808  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_ctrl_en_input_filter__q__5_]
#set_resistance 0.645508  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_ctrl_en_input_filter__q__5_]
#set_load 4.36409  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_ctrl_en_input_filter__q__6_]
#set_resistance 0.612547  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_ctrl_en_input_filter__q__6_]
#set_load 4.50258  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_ctrl_en_input_filter__q__7_]
#set_resistance 0.641143  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_ctrl_en_input_filter__q__7_]
#set_load 5.33451  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_ctrl_en_input_filter__q__8_]
#set_resistance 0.74247  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_ctrl_en_input_filter__q__8_]
#set_load 1.83702  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_ctrl_en_input_filter__q__9_]
#set_resistance 0.249436  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_ctrl_en_input_filter__q__9_]
#set_load 2.13819  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_ctrl_en_input_filter__q__10_]
#set_resistance 0.292392  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_ctrl_en_input_filter__q__10_]
#set_load 3.48644  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_ctrl_en_input_filter__q__11_]
#set_resistance 0.495894  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_ctrl_en_input_filter__q__11_]
#set_load 3.28417  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_ctrl_en_input_filter__q__12_]
#set_resistance 0.46583  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_ctrl_en_input_filter__q__12_]
#set_load 2.99861  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_ctrl_en_input_filter__q__13_]
#set_resistance 0.420522  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_ctrl_en_input_filter__q__13_]
#set_load 3.95671  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_ctrl_en_input_filter__q__14_]
#set_resistance 0.562731  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_ctrl_en_input_filter__q__14_]
#set_load 3.68513  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_ctrl_en_input_filter__q__15_]
#set_resistance 0.522255  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_ctrl_en_input_filter__q__15_]
#set_load 1.82281  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_ctrl_en_input_filter__q__16_]
#set_resistance 0.254459  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_ctrl_en_input_filter__q__16_]
#set_load 2.92928  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_ctrl_en_input_filter__q__17_]
#set_resistance 0.393383  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_ctrl_en_input_filter__q__17_]
#set_load 3.79487  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_ctrl_en_input_filter__q__18_]
#set_resistance 0.535  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_ctrl_en_input_filter__q__18_]
#set_load 3.82592  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_ctrl_en_input_filter__q__19_]
#set_resistance 0.541496  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_ctrl_en_input_filter__q__19_]
#set_load 3.73932  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_ctrl_en_input_filter__q__20_]
#set_resistance 0.532614  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_ctrl_en_input_filter__q__20_]
#set_load 4.14053  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_ctrl_en_input_filter__q__21_]
#set_resistance 0.585686  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_ctrl_en_input_filter__q__21_]
#set_load 4.19857  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_ctrl_en_input_filter__q__22_]
#set_resistance 0.593379  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_ctrl_en_input_filter__q__22_]
#set_load 4.46558  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_ctrl_en_input_filter__q__23_]
#set_resistance 0.631141  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_ctrl_en_input_filter__q__23_]
#set_load 3.04981  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_ctrl_en_input_filter__q__24_]
#set_resistance 0.425753  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_ctrl_en_input_filter__q__24_]
#set_load 4.32882  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_ctrl_en_input_filter__q__25_]
#set_resistance 0.583558  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_ctrl_en_input_filter__q__25_]
#set_load 4.16872  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_ctrl_en_input_filter__q__26_]
#set_resistance 0.565303  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_ctrl_en_input_filter__q__26_]
#set_load 4.76964  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_ctrl_en_input_filter__q__27_]
#set_resistance 0.644654  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_ctrl_en_input_filter__q__27_]
#set_load 3.69709  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_ctrl_en_input_filter__q__28_]
#set_resistance 0.520109  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_ctrl_en_input_filter__q__28_]
#set_load 2.51454  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_ctrl_en_input_filter__q__29_]
#set_resistance 0.355891  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_ctrl_en_input_filter__q__29_]
#set_load 2.0885  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_ctrl_en_input_filter__q__30_]
#set_resistance 0.289314  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_ctrl_en_input_filter__q__30_]
#set_load 1.8902  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_ctrl_en_input_filter__q__31_]
#set_resistance 0.265824  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_ctrl_en_input_filter__q__31_]
#set_load 0.86317  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvllow__q__0_]
#set_resistance 0.12822  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvllow__q__0_]
#set_load 1.67687  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvllow__q__1_]
#set_resistance 0.252503  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvllow__q__1_]
#set_load 1.09511  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvllow__q__2_]
#set_resistance 0.160932  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvllow__q__2_]
#set_load 0.919021  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvllow__q__3_]
#set_resistance 0.138078  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvllow__q__3_]
#set_load 0.44043  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvllow__q__4_]
#set_resistance 0.0665636  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvllow__q__4_]
#set_load 1.66348  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvllow__q__5_]
#set_resistance 0.251893  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvllow__q__5_]
#set_load 1.67501  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvllow__q__6_]
#set_resistance 0.246344  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvllow__q__6_]
#set_load 0.997462  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvllow__q__7_]
#set_resistance 0.150206  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvllow__q__7_]
#set_load 1.60498  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvllow__q__8_]
#set_resistance 0.238837  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvllow__q__8_]
#set_load 1.63174  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvllow__q__9_]
#set_resistance 0.247359  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvllow__q__9_]
#set_load 0.948704  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvllow__q__10_]
#set_resistance 0.142507  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvllow__q__10_]
#set_load 1.36501  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvllow__q__11_]
#set_resistance 0.204419  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvllow__q__11_]
#set_load 0.539923  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvllow__q__12_]
#set_resistance 0.0806627  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvllow__q__12_]
#set_load 1.21446  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvllow__q__13_]
#set_resistance 0.182595  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvllow__q__13_]
#set_load 1.55052  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvllow__q__14_]
#set_resistance 0.231201  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvllow__q__14_]
#set_load 2.06162  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvllow__q__15_]
#set_resistance 0.309923  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvllow__q__15_]
#set_load 1.70498  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvllow__q__16_]
#set_resistance 0.257958  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvllow__q__16_]
#set_load 1.31735  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvllow__q__17_]
#set_resistance 0.194936  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvllow__q__17_]
#set_load 1.6743  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvllow__q__18_]
#set_resistance 0.254586  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvllow__q__18_]
#set_load 1.92367  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvllow__q__19_]
#set_resistance 0.292217  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvllow__q__19_]
#set_load 1.28549  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvllow__q__20_]
#set_resistance 0.196947  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvllow__q__20_]
#set_load 1.62575  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvllow__q__21_]
#set_resistance 0.244002  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvllow__q__21_]
#set_load 0.923689  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvllow__q__22_]
#set_resistance 0.142443  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvllow__q__22_]
#set_load 1.51547  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvllow__q__23_]
#set_resistance 0.229226  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvllow__q__23_]
#set_load 1.08263  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvllow__q__24_]
#set_resistance 0.166441  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvllow__q__24_]
#set_load 1.62305  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvllow__q__25_]
#set_resistance 0.242208  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvllow__q__25_]
#set_load 1.5454  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvllow__q__26_]
#set_resistance 0.230054  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvllow__q__26_]
#set_load 2.10325  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvllow__q__27_]
#set_resistance 0.309916  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvllow__q__27_]
#set_load 1.84376  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvllow__q__28_]
#set_resistance 0.2756  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvllow__q__28_]
#set_load 1.52725  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvllow__q__29_]
#set_resistance 0.230689  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvllow__q__29_]
#set_load 2.41683  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvllow__q__30_]
#set_resistance 0.36186  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvllow__q__30_]
#set_load 1.54351  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvllow__q__31_]
#set_resistance 0.231938  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvllow__q__31_]
#set_load 0.577003  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvlhigh__q__0_]
#set_resistance 0.0848826  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvlhigh__q__0_]
#set_load 1.20647  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvlhigh__q__1_]
#set_resistance 0.178879  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvlhigh__q__1_]
#set_load 1.09628  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvlhigh__q__2_]
#set_resistance 0.16581  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvlhigh__q__2_]
#set_load 1.81763  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvlhigh__q__3_]
#set_resistance 0.267477  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvlhigh__q__3_]
#set_load 0.461229  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvlhigh__q__4_]
#set_resistance 0.0680919  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvlhigh__q__4_]
#set_load 1.88885  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvlhigh__q__5_]
#set_resistance 0.286063  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvlhigh__q__5_]
#set_load 1.26393  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvlhigh__q__6_]
#set_resistance 0.184727  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvlhigh__q__6_]
#set_load 0.544722  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvlhigh__q__7_]
#set_resistance 0.0787345  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvlhigh__q__7_]
#set_load 0.640722  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvlhigh__q__8_]
#set_resistance 0.0922009  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvlhigh__q__8_]
#set_load 0.964128  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvlhigh__q__9_]
#set_resistance 0.143203  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvlhigh__q__9_]
#set_load 1.0617  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvlhigh__q__10_]
#set_resistance 0.160389  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvlhigh__q__10_]
#set_load 1.058  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvlhigh__q__11_]
#set_resistance 0.159658  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvlhigh__q__11_]
#set_load 1.71264  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvlhigh__q__12_]
#set_resistance 0.25447  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvlhigh__q__12_]
#set_load 1.01059  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvlhigh__q__13_]
#set_resistance 0.148295  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvlhigh__q__13_]
#set_load 0.730881  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvlhigh__q__14_]
#set_resistance 0.107974  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvlhigh__q__14_]
#set_load 0.885137  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvlhigh__q__15_]
#set_resistance 0.130991  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvlhigh__q__15_]
#set_load 1.16558  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvlhigh__q__16_]
#set_resistance 0.176585  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvlhigh__q__16_]
#set_load 0.905723  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvlhigh__q__17_]
#set_resistance 0.131484  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvlhigh__q__17_]
#set_load 0.392568  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvlhigh__q__18_]
#set_resistance 0.0581783  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvlhigh__q__18_]
#set_load 1.14708  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvlhigh__q__19_]
#set_resistance 0.165209  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvlhigh__q__19_]
#set_load 0.830465  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvlhigh__q__20_]
#set_resistance 0.127719  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvlhigh__q__20_]
#set_load 1.86004  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvlhigh__q__21_]
#set_resistance 0.276375  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvlhigh__q__21_]
#set_load 0.502726  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvlhigh__q__22_]
#set_resistance 0.073497  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvlhigh__q__22_]
#set_load 1.29892  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvlhigh__q__23_]
#set_resistance 0.19249  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvlhigh__q__23_]
#set_load 0.633942  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvlhigh__q__24_]
#set_resistance 0.0950029  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvlhigh__q__24_]
#set_load 0.93698  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvlhigh__q__25_]
#set_resistance 0.135108  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvlhigh__q__25_]
#set_load 0.902407  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvlhigh__q__26_]
#set_resistance 0.133902  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvlhigh__q__26_]
#set_load 1.3191  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvlhigh__q__27_]
#set_resistance 0.189804  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvlhigh__q__27_]
#set_load 1.40963  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvlhigh__q__28_]
#set_resistance 0.204356  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvlhigh__q__28_]
#set_load 0.771419  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvlhigh__q__29_]
#set_resistance 0.111717  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvlhigh__q__29_]
#set_load 0.842525  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvlhigh__q__30_]
#set_resistance 0.129027  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvlhigh__q__30_]
#set_load 0.898887  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvlhigh__q__31_]
#set_resistance 0.129892  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_lvlhigh__q__31_]
#set_load 0.59206  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_falling__q__0_]
#set_resistance 0.089987  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_falling__q__0_]
#set_load 0.702978  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_falling__q__1_]
#set_resistance 0.103393  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_falling__q__1_]
#set_load 1.63988  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_falling__q__2_]
#set_resistance 0.239247  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_falling__q__2_]
#set_load 0.56356  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_falling__q__3_]
#set_resistance 0.0822582  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_falling__q__3_]
#set_load 3.19147  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_falling__q__4_]
#set_resistance 0.46989  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_falling__q__4_]
#set_load 0.757769  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_falling__q__5_]
#set_resistance 0.111522  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_falling__q__5_]
#set_load 2.13189  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_falling__q__6_]
#set_resistance 0.313102  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_falling__q__6_]
#set_load 0.358368  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_falling__q__7_]
#set_resistance 0.0522997  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_falling__q__7_]
#set_load 3.10563  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_falling__q__8_]
#set_resistance 0.454933  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_falling__q__8_]
#set_load 0.219114  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_falling__q__9_]
#set_resistance 0.031645  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_falling__q__9_]
#set_load 0.788553  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_falling__q__10_]
#set_resistance 0.117982  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_falling__q__10_]
#set_load 1.09063  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_falling__q__11_]
#set_resistance 0.164455  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_falling__q__11_]
#set_load 0.989104  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_falling__q__12_]
#set_resistance 0.151335  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_falling__q__12_]
#set_load 0.661311  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_falling__q__13_]
#set_resistance 0.0946358  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_falling__q__13_]
#set_load 0.534396  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_falling__q__14_]
#set_resistance 0.0791412  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_falling__q__14_]
#set_load 0.722205  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_falling__q__15_]
#set_resistance 0.105875  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_falling__q__15_]
#set_load 1.28945  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_falling__q__16_]
#set_resistance 0.191951  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_falling__q__16_]
#set_load 0.712749  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_falling__q__17_]
#set_resistance 0.102982  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_falling__q__17_]
#set_load 0.548517  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_falling__q__18_]
#set_resistance 0.0805005  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_falling__q__18_]
#set_load 1.48881  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_falling__q__19_]
#set_resistance 0.214719  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_falling__q__19_]
#set_load 0.638575  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_falling__q__20_]
#set_resistance 0.0950535  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_falling__q__20_]
#set_load 1.21474  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_falling__q__21_]
#set_resistance 0.175821  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_falling__q__21_]
#set_load 1.03509  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_falling__q__22_]
#set_resistance 0.152101  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_falling__q__22_]
#set_load 1.14405  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_falling__q__23_]
#set_resistance 0.16492  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_falling__q__23_]
#set_load 1.92469  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_falling__q__24_]
#set_resistance 0.287666  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_falling__q__24_]
#set_load 0.887302  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_falling__q__25_]
#set_resistance 0.130418  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_falling__q__25_]
#set_load 0.250611  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_falling__q__26_]
#set_resistance 0.0371047  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_falling__q__26_]
#set_load 0.716989  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_falling__q__27_]
#set_resistance 0.104284  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_falling__q__27_]
#set_load 1.98467  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_falling__q__28_]
#set_resistance 0.29781  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_falling__q__28_]
#set_load 0.742014  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_falling__q__29_]
#set_resistance 0.110382  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_falling__q__29_]
#set_load 0.846268  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_falling__q__30_]
#set_resistance 0.129801  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_falling__q__30_]
#set_load 0.812557  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_falling__q__31_]
#set_resistance 0.118331  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_falling__q__31_]
#set_load 1.67518  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_rising__q__0_]
#set_resistance 0.24802  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_rising__q__0_]
#set_load 0.294903  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_rising__q__1_]
#set_resistance 0.0429962  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_rising__q__1_]
#set_load 0.459721  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_rising__q__2_]
#set_resistance 0.0701294  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_rising__q__2_]
#set_load 0.600926  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_rising__q__3_]
#set_resistance 0.0893188  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_rising__q__3_]
#set_load 1.85166  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_rising__q__4_]
#set_resistance 0.275772  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_rising__q__4_]
#set_load 0.406167  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_rising__q__5_]
#set_resistance 0.0595141  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_rising__q__5_]
#set_load 1.43819  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_rising__q__6_]
#set_resistance 0.208245  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_rising__q__6_]
#set_load 1.36454  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_rising__q__7_]
#set_resistance 0.197837  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_rising__q__7_]
#set_load 1.46136  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_rising__q__8_]
#set_resistance 0.214094  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_rising__q__8_]
#set_load 0.544854  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_rising__q__9_]
#set_resistance 0.0798189  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_rising__q__9_]
#set_load 1.53171  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_rising__q__10_]
#set_resistance 0.229021  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_rising__q__10_]
#set_load 1.0218  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_rising__q__11_]
#set_resistance 0.153568  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_rising__q__11_]
#set_load 0.588876  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_rising__q__12_]
#set_resistance 0.0880223  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_rising__q__12_]
#set_load 0.664332  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_rising__q__13_]
#set_resistance 0.0972603  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_rising__q__13_]
#set_load 0.484999  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_rising__q__14_]
#set_resistance 0.0737919  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_rising__q__14_]
#set_load 0.645556  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_rising__q__15_]
#set_resistance 0.0966825  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_rising__q__15_]
#set_load 1.32034  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_rising__q__16_]
#set_resistance 0.198072  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_rising__q__16_]
#set_load 0.613654  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_rising__q__17_]
#set_resistance 0.0885612  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_rising__q__17_]
#set_load 0.984835  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_rising__q__18_]
#set_resistance 0.148578  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_rising__q__18_]
#set_load 1.14269  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_rising__q__19_]
#set_resistance 0.171456  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_rising__q__19_]
#set_load 0.313584  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_rising__q__20_]
#set_resistance 0.046434  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_rising__q__20_]
#set_load 0.669299  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_rising__q__21_]
#set_resistance 0.0964534  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_rising__q__21_]
#set_load 0.820235  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_rising__q__22_]
#set_resistance 0.123281  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_rising__q__22_]
#set_load 0.668513  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_rising__q__23_]
#set_resistance 0.0968806  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_rising__q__23_]
#set_load 0.592411  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_rising__q__24_]
#set_resistance 0.0888336  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_rising__q__24_]
#set_load 0.74812  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_rising__q__25_]
#set_resistance 0.110565  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_rising__q__25_]
#set_load 0.844638  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_rising__q__26_]
#set_resistance 0.123833  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_rising__q__26_]
#set_load 0.671741  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_rising__q__27_]
#set_resistance 0.0967928  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_rising__q__27_]
#set_load 1.05978  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_rising__q__28_]
#set_resistance 0.152677  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_rising__q__28_]
#set_load 0.829857  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_rising__q__29_]
#set_resistance 0.120718  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_rising__q__29_]
#set_load 0.905757  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_rising__q__30_]
#set_resistance 0.13721  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_rising__q__30_]
#set_load 0.664038  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_rising__q__31_]
#set_resistance 0.0961886  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_ctrl_en_rising__q__31_]
#set_load 1.36631  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_enable__q__0_]
#set_resistance 0.19649  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_enable__q__0_]
#set_load 2.15602  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_enable__q__1_]
#set_resistance 0.325661  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_enable__q__1_]
#set_load 1.13938  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_enable__q__2_]
#set_resistance 0.166262  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_enable__q__2_]
#set_load 1.28487  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_enable__q__3_]
#set_resistance 0.18999  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_enable__q__3_]
#set_load 0.831425  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_enable__q__4_]
#set_resistance 0.123408  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_enable__q__4_]
#set_load 1.75697  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_enable__q__5_]
#set_resistance 0.258777  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_enable__q__5_]
#set_load 0.976158  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_enable__q__6_]
#set_resistance 0.14482  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_enable__q__6_]
#set_load 2.37263  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_enable__q__7_]
#set_resistance 0.348307  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_enable__q__7_]
#set_load 2.42201  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_enable__q__8_]
#set_resistance 0.350045  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_enable__q__8_]
#set_load 2.16053  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_enable__q__9_]
#set_resistance 0.310304  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_enable__q__9_]
#set_load 0.314298  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_enable__q__10_]
#set_resistance 0.0472582  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_enable__q__10_]
#set_load 1.02828  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_enable__q__11_]
#set_resistance 0.15351  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_enable__q__11_]
#set_load 1.0779  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_enable__q__12_]
#set_resistance 0.159395  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_enable__q__12_]
#set_load 1.14155  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_enable__q__13_]
#set_resistance 0.172618  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_enable__q__13_]
#set_load 1.86824  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_enable__q__14_]
#set_resistance 0.28274  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_enable__q__14_]
#set_load 1.94849  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_enable__q__15_]
#set_resistance 0.29328  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_enable__q__15_]
#set_load 3.27808  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_enable__q__16_]
#set_resistance 0.487681  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_enable__q__16_]
#set_load 1.76396  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_enable__q__17_]
#set_resistance 0.266588  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_enable__q__17_]
#set_load 1.98718  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_enable__q__18_]
#set_resistance 0.303826  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_enable__q__18_]
#set_load 2.59033  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_enable__q__19_]
#set_resistance 0.393792  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_enable__q__19_]
#set_load 1.43549  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_enable__q__20_]
#set_resistance 0.218932  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_enable__q__20_]
#set_load 2.49428  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_enable__q__21_]
#set_resistance 0.372018  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_enable__q__21_]
#set_load 1.53739  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_enable__q__22_]
#set_resistance 0.234197  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_enable__q__22_]
#set_load 2.12696  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_enable__q__23_]
#set_resistance 0.313428  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_enable__q__23_]
#set_load 1.71471  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_enable__q__24_]
#set_resistance 0.258083  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_enable__q__24_]
#set_load 1.95713  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_enable__q__25_]
#set_resistance 0.295324  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_enable__q__25_]
#set_load 1.62407  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_enable__q__26_]
#set_resistance 0.24856  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_enable__q__26_]
#set_load 3.81037  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_enable__q__27_]
#set_resistance 0.563388  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_enable__q__27_]
#set_load 2.14739  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_enable__q__28_]
#set_resistance 0.316585  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_enable__q__28_]
#set_load 1.7477  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_enable__q__29_]
#set_resistance 0.2601  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_enable__q__29_]
#set_load 1.20609  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_enable__q__30_]
#set_resistance 0.181315  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_enable__q__30_]
#set_load 1.87126  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_enable__q__31_]
#set_resistance 0.280317  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_enable__q__31_]
#set_load 2.14064  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_state__q__0_]
#set_resistance 0.299104  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_state__q__0_]
#set_load 0.741148  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_state__q__1_]
#set_resistance 0.0983649  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_state__q__1_]
#set_load 0.95423  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_state__q__2_]
#set_resistance 0.128645  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_state__q__2_]
#set_load 0.995862  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_state__q__3_]
#set_resistance 0.1324  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_state__q__3_]
#set_load 1.82575  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_state__q__4_]
#set_resistance 0.253916  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_state__q__4_]
#set_load 1.30771  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_state__q__5_]
#set_resistance 0.179086  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_state__q__5_]
#set_load 1.1353  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_state__q__6_]
#set_resistance 0.154522  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_state__q__6_]
#set_load 0.973977  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_state__q__7_]
#set_resistance 0.129909  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_state__q__7_]
#set_load 2.28567  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_state__q__8_]
#set_resistance 0.31661  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_state__q__8_]
#set_load 2.73145  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_state__q__9_]
#set_resistance 0.38037  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_state__q__9_]
#set_load 0.863004  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_state__q__10_]
#set_resistance 0.116347  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_state__q__10_]
#set_load 1.13753  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_state__q__11_]
#set_resistance 0.154116  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_state__q__11_]
#set_load 0.972636  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_state__q__12_]
#set_resistance 0.134799  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_state__q__12_]
#set_load 0.555183  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_state__q__13_]
#set_resistance 0.0741018  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_state__q__13_]
#set_load 0.726259  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_state__q__14_]
#set_resistance 0.0974547  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_state__q__14_]
#set_load 0.65134  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_state__q__15_]
#set_resistance 0.0864021  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_state__q__15_]
#set_load 0.951856  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_state__q__16_]
#set_resistance 0.127603  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_state__q__16_]
#set_load 0.612096  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_state__q__17_]
#set_resistance 0.0897113  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_state__q__17_]
#set_load 0.721387  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_state__q__18_]
#set_resistance 0.10563  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_state__q__18_]
#set_load 0.987239  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_state__q__19_]
#set_resistance 0.134958  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_state__q__19_]
#set_load 0.93879  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_state__q__20_]
#set_resistance 0.138783  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_state__q__20_]
#set_load 0.614853  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_state__q__21_]
#set_resistance 0.0891069  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_state__q__21_]
#set_load 0.990037  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_state__q__22_]
#set_resistance 0.133251  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_state__q__22_]
#set_load 0.707819  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_state__q__23_]
#set_resistance 0.105212  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_state__q__23_]
#set_load 0.393171  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_state__q__24_]
#set_resistance 0.057844  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_state__q__24_]
#set_load 0.93648  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_state__q__25_]
#set_resistance 0.124986  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_state__q__25_]
#set_load 0.913781  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_state__q__26_]
#set_resistance 0.132993  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_state__q__26_]
#set_load 0.698426  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_state__q__27_]
#set_resistance 0.10248  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_state__q__27_]
#set_load 1.60281  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_state__q__28_]
#set_resistance 0.234386  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_state__q__28_]
#set_load 0.630887  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_state__q__29_]
#set_resistance 0.0918422  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_state__q__29_]
#set_load 0.683294  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_state__q__30_]
#set_resistance 0.101493  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_state__q__30_]
#set_load 1.22009  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_state__q__31_]
#set_resistance 0.165664  [get_nets u_top_core_u_peri_device/u_gpio_reg2hw_intr_state__q__31_]
#set_load 1.07147  [get_nets u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_tl_u_i_5__d_source__0_]
#set_resistance 0.158116  [get_nets u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_tl_u_i_5__d_source__0_]
#set_load 3.67383  [get_nets u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_tl_u_i_5__d_source__1_]
#set_resistance 0.537248  [get_nets u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_tl_u_i_5__d_source__1_]
#set_load 0.932211  [get_nets u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_tl_u_i_5__d_size__0_]
#set_resistance 0.124947  [get_nets u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_tl_u_i_5__d_size__0_]
#set_load 0.869695  [get_nets u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_tl_u_i_5__d_size__1_]
#set_resistance 0.128654  [get_nets u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_tl_u_i_5__d_size__1_]
#set_load 0.483704  [get_nets u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_tl_u_i_1__d_error_]
#set_resistance 0.068373  [get_nets u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_tl_u_i_1__d_error_]
#set_load 1.38656  [get_nets u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_tl_u_i_1__d_source__0_]
#set_resistance 0.204805  [get_nets u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_tl_u_i_1__d_source__0_]
#set_load 2.78966  [get_nets u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_tl_u_i_1__d_source__1_]
#set_resistance 0.413651  [get_nets u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_tl_u_i_1__d_source__1_]
#set_load 0.462164  [get_nets u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_tl_u_i_1__d_size__0_]
#set_resistance 0.0646052  [get_nets u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_tl_u_i_1__d_size__0_]
#set_load 0.303173  [get_nets u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_tl_u_i_1__d_size__1_]
#set_resistance 0.0461568  [get_nets u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_tl_u_i_1__d_size__1_]
#set_load 0.178187  [get_nets u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_tl_u_i_1__d_opcode__0_]
#set_resistance 0.0264727  [get_nets u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_tl_u_i_1__d_opcode__0_]
#set_load 0.78309  [get_nets u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_tl_u_i_1__d_opcode__1_]
#set_resistance 0.108103  [get_nets u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_tl_u_i_1__d_opcode__1_]
#set_load 0.948437  [get_nets u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_tl_u_i_1__d_opcode__2_]
#set_resistance 0.12245  [get_nets u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_tl_u_i_1__d_opcode__2_]
#set_load 0.543745  [get_nets u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_tl_u_i_1__d_valid_]
#set_resistance 0.077147  [get_nets u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_tl_u_i_1__d_valid_]
#set_load 6.42373  [get_nets u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_N71]
#set_resistance 0.660017  [get_nets u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_N71]
#set_load 0.31269  [get_nets u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_N68]
#set_resistance 0.0464423  [get_nets u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_N68]
#set_load 0.323384  [get_nets u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_N67]
#set_resistance 0.048574  [get_nets u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_N67]
#set_load 0.166633  [get_nets u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_N66]
#set_resistance 0.0254216  [get_nets u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_N66]
#set_load 0.161254  [get_nets u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_N65]
#set_resistance 0.0238196  [get_nets u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_N65]
#set_load 0.267819  [get_nets u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_N64]
#set_resistance 0.0400591  [get_nets u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_N64]
#set_load 0.308247  [get_nets u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_N63]
#set_resistance 0.044912  [get_nets u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_N63]
#set_load 0.343666  [get_nets u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_N62]
#set_resistance 0.0507261  [get_nets u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_N62]
#set_load 0.148396  [get_nets u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_N61]
#set_resistance 0.0219458  [get_nets u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_N61]
#set_load 0.214498  [get_nets u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_N60]
#set_resistance 0.0327037  [get_nets u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_N60]
#set_load 2.67385  [get_nets u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_N59]
#set_resistance 0.382561  [get_nets u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_N59]
#set_load 0.844359  [get_nets {u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_dev_select_outstanding[0]}]
#set_resistance 0.108052  [get_nets {u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_dev_select_outstanding[0]}]
#set_load 0.82844  [get_nets {u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_dev_select_outstanding[1]}]
#set_resistance 0.106248  [get_nets {u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_dev_select_outstanding[1]}]
#set_load 0.671142  [get_nets {u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_dev_select_outstanding[2]}]
#set_resistance 0.0922075  [get_nets {u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_dev_select_outstanding[2]}]
#set_load 0.458069  [get_nets {u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_num_req_outstanding[0]}]
#set_resistance 0.0640718  [get_nets {u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_num_req_outstanding[0]}]
#set_load 0.586954  [get_nets {u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_num_req_outstanding[1]}]
#set_resistance 0.0855677  [get_nets {u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_num_req_outstanding[1]}]
#set_load 0.44462  [get_nets {u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_num_req_outstanding[2]}]
#set_resistance 0.0659558  [get_nets {u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_num_req_outstanding[2]}]
#set_load 0.544536  [get_nets {u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_num_req_outstanding[3]}]
#set_resistance 0.0788274  [get_nets {u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_num_req_outstanding[3]}]
#set_load 0.38448  [get_nets {u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_num_req_outstanding[4]}]
#set_resistance 0.057538  [get_nets {u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_num_req_outstanding[4]}]
#set_load 0.52524  [get_nets {u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_num_req_outstanding[5]}]
#set_resistance 0.0774804  [get_nets {u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_num_req_outstanding[5]}]
#set_load 0.337499  [get_nets {u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_num_req_outstanding[6]}]
#set_resistance 0.0511537  [get_nets {u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_num_req_outstanding[6]}]
#set_load 0.605445  [get_nets {u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_num_req_outstanding[7]}]
#set_resistance 0.0895669  [get_nets {u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_num_req_outstanding[7]}]
#set_load 0.19534  [get_nets {u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_num_req_outstanding[8]}]
#set_resistance 0.0294334  [get_nets {u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_num_req_outstanding[8]}]
#set_load 0.646865  [get_nets {u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_dev_select_t[0]}]
#set_resistance 0.0873795  [get_nets {u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_dev_select_t[0]}]
#set_load 0.242449  [get_nets {u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_dev_select_t[1]}]
#set_resistance 0.0355155  [get_nets {u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_dev_select_t[1]}]
#set_load 1.19007  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[24]}]
#set_resistance 0.155591  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[24]}]
#set_load 1.02948  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[25]}]
#set_resistance 0.144696  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[25]}]
#set_load 0.791511  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[26]}]
#set_resistance 0.112097  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[26]}]
#set_load 0.882068  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[27]}]
#set_resistance 0.122376  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[27]}]
#set_load 0.752499  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[28]}]
#set_resistance 0.103622  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[28]}]
#set_load 1.24412  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[29]}]
#set_resistance 0.170227  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[29]}]
#set_load 0.738223  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[30]}]
#set_resistance 0.102846  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[30]}]
#set_load 0.926264  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[31]}]
#set_resistance 0.129761  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[31]}]
#set_load 0.915201  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[32]}]
#set_resistance 0.128232  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[32]}]
#set_load 1.53587  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[33]}]
#set_resistance 0.204517  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[33]}]
#set_load 1.28458  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[34]}]
#set_resistance 0.177959  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[34]}]
#set_load 0.987654  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[35]}]
#set_resistance 0.13852  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[35]}]
#set_load 1.2102  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[36]}]
#set_resistance 0.171072  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[36]}]
#set_load 0.877143  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[37]}]
#set_resistance 0.124273  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[37]}]
#set_load 1.00611  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[38]}]
#set_resistance 0.141499  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[38]}]
#set_load 1.28637  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[39]}]
#set_resistance 0.181105  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[39]}]
#set_load 3.0205  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[40]}]
#set_resistance 0.417565  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[40]}]
#set_load 3.0007  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[41]}]
#set_resistance 0.4182  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[41]}]
#set_load 2.73848  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[42]}]
#set_resistance 0.378931  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[42]}]
#set_load 2.3054  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[43]}]
#set_resistance 0.320782  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[43]}]
#set_load 2.32606  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[44]}]
#set_resistance 0.323708  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[44]}]
#set_load 2.34061  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[45]}]
#set_resistance 0.325642  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[45]}]
#set_load 2.46681  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[46]}]
#set_resistance 0.344144  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[46]}]
#set_load 2.25036  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[47]}]
#set_resistance 0.313464  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[47]}]
#set_load 3.02194  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[48]}]
#set_resistance 0.41816  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[48]}]
#set_load 3.29401  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[49]}]
#set_resistance 0.455602  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[49]}]
#set_load 3.17304  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[50]}]
#set_resistance 0.441057  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[50]}]
#set_load 2.89432  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[51]}]
#set_resistance 0.403864  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[51]}]
#set_load 3.2219  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[52]}]
#set_resistance 0.419714  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[52]}]
#set_load 3.00088  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[53]}]
#set_resistance 0.414298  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[53]}]
#set_load 3.23096  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[54]}]
#set_resistance 0.446372  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[54]}]
#set_load 3.55253  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[55]}]
#set_resistance 0.490485  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[55]}]
#set_load 0.294128  [get_nets u_top_core_u_peri_device/u_gpio_intr_hw_N32]
#set_resistance 0.0423509  [get_nets u_top_core_u_peri_device/u_gpio_intr_hw_N32]
#set_load 1.41495  [get_nets u_top_core_u_peri_device/u_gpio_intr_hw_N31]
#set_resistance 0.21548  [get_nets u_top_core_u_peri_device/u_gpio_intr_hw_N31]
#set_load 0.57258  [get_nets u_top_core_u_peri_device/u_gpio_intr_hw_N30]
#set_resistance 0.0834633  [get_nets u_top_core_u_peri_device/u_gpio_intr_hw_N30]
#set_load 0.751792  [get_nets u_top_core_u_peri_device/u_gpio_intr_hw_N29]
#set_resistance 0.111881  [get_nets u_top_core_u_peri_device/u_gpio_intr_hw_N29]
#set_load 0.273426  [get_nets u_top_core_u_peri_device/u_gpio_intr_hw_N28]
#set_resistance 0.0391213  [get_nets u_top_core_u_peri_device/u_gpio_intr_hw_N28]
#set_load 0.352589  [get_nets u_top_core_u_peri_device/u_gpio_intr_hw_N27]
#set_resistance 0.0506863  [get_nets u_top_core_u_peri_device/u_gpio_intr_hw_N27]
#set_load 0.522313  [get_nets u_top_core_u_peri_device/u_gpio_intr_hw_N26]
#set_resistance 0.0750405  [get_nets u_top_core_u_peri_device/u_gpio_intr_hw_N26]
#set_load 0.355405  [get_nets u_top_core_u_peri_device/u_gpio_intr_hw_N25]
#set_resistance 0.050957  [get_nets u_top_core_u_peri_device/u_gpio_intr_hw_N25]
#set_load 0.777317  [get_nets u_top_core_u_peri_device/u_gpio_intr_hw_N24]
#set_resistance 0.115685  [get_nets u_top_core_u_peri_device/u_gpio_intr_hw_N24]
#set_load 0.395404  [get_nets u_top_core_u_peri_device/u_gpio_intr_hw_N23]
#set_resistance 0.057925  [get_nets u_top_core_u_peri_device/u_gpio_intr_hw_N23]
#set_load 0.378008  [get_nets u_top_core_u_peri_device/u_gpio_intr_hw_N22]
#set_resistance 0.0551189  [get_nets u_top_core_u_peri_device/u_gpio_intr_hw_N22]
#set_load 0.255293  [get_nets u_top_core_u_peri_device/u_gpio_intr_hw_N21]
#set_resistance 0.0369333  [get_nets u_top_core_u_peri_device/u_gpio_intr_hw_N21]
#set_load 1.87795  [get_nets u_top_core_u_peri_device/u_gpio_intr_hw_N20]
#set_resistance 0.27232  [get_nets u_top_core_u_peri_device/u_gpio_intr_hw_N20]
#set_load 1.89508  [get_nets u_top_core_u_peri_device/u_gpio_intr_hw_N19]
#set_resistance 0.27623  [get_nets u_top_core_u_peri_device/u_gpio_intr_hw_N19]
#set_load 1.32213  [get_nets u_top_core_u_peri_device/u_gpio_intr_hw_N18]
#set_resistance 0.189938  [get_nets u_top_core_u_peri_device/u_gpio_intr_hw_N18]
#set_load 1.67134  [get_nets u_top_core_u_peri_device/u_gpio_intr_hw_N17]
#set_resistance 0.242032  [get_nets u_top_core_u_peri_device/u_gpio_intr_hw_N17]
#set_load 0.860483  [get_nets u_top_core_u_peri_device/u_gpio_intr_hw_N16]
#set_resistance 0.124288  [get_nets u_top_core_u_peri_device/u_gpio_intr_hw_N16]
#set_load 1.44677  [get_nets u_top_core_u_peri_device/u_gpio_intr_hw_N15]
#set_resistance 0.210387  [get_nets u_top_core_u_peri_device/u_gpio_intr_hw_N15]
#set_load 0.673284  [get_nets u_top_core_u_peri_device/u_gpio_intr_hw_N14]
#set_resistance 0.103187  [get_nets u_top_core_u_peri_device/u_gpio_intr_hw_N14]
#set_load 0.717869  [get_nets u_top_core_u_peri_device/u_gpio_intr_hw_N13]
#set_resistance 0.10562  [get_nets u_top_core_u_peri_device/u_gpio_intr_hw_N13]
#set_load 2.75089  [get_nets u_top_core_u_peri_device/u_gpio_intr_hw_N12]
#set_resistance 0.39386  [get_nets u_top_core_u_peri_device/u_gpio_intr_hw_N12]
#set_load 2.2786  [get_nets u_top_core_u_peri_device/u_gpio_intr_hw_N11]
#set_resistance 0.327785  [get_nets u_top_core_u_peri_device/u_gpio_intr_hw_N11]
#set_load 2.71674  [get_nets u_top_core_u_peri_device/u_gpio_intr_hw_N10]
#set_resistance 0.389196  [get_nets u_top_core_u_peri_device/u_gpio_intr_hw_N10]
#set_load 3.14655  [get_nets u_top_core_u_peri_device/u_gpio_intr_hw_N9]
#set_resistance 0.462459  [get_nets u_top_core_u_peri_device/u_gpio_intr_hw_N9]
#set_load 0.441913  [get_nets u_top_core_u_peri_device/u_gpio_intr_hw_N8]
#set_resistance 0.067953  [get_nets u_top_core_u_peri_device/u_gpio_intr_hw_N8]
#set_load 0.639913  [get_nets u_top_core_u_peri_device/u_gpio_intr_hw_N7]
#set_resistance 0.093454  [get_nets u_top_core_u_peri_device/u_gpio_intr_hw_N7]
#set_load 1.72121  [get_nets u_top_core_u_peri_device/u_gpio_intr_hw_N6]
#set_resistance 0.259608  [get_nets u_top_core_u_peri_device/u_gpio_intr_hw_N6]
#set_load 1.139  [get_nets u_top_core_u_peri_device/u_gpio_intr_hw_N5]
#set_resistance 0.174997  [get_nets u_top_core_u_peri_device/u_gpio_intr_hw_N5]
#set_load 1.88134  [get_nets u_top_core_u_peri_device/u_gpio_intr_hw_N4]
#set_resistance 0.277779  [get_nets u_top_core_u_peri_device/u_gpio_intr_hw_N4]
#set_load 0.65608  [get_nets u_top_core_u_peri_device/u_gpio_intr_hw_N3]
#set_resistance 0.101391  [get_nets u_top_core_u_peri_device/u_gpio_intr_hw_N3]
#set_load 0.763167  [get_nets u_top_core_u_peri_device/u_gpio_intr_hw_N2]
#set_resistance 0.116323  [get_nets u_top_core_u_peri_device/u_gpio_intr_hw_N2]
#set_load 0.336949  [get_nets u_top_core_u_peri_device/u_gpio_intr_hw_N1]
#set_resistance 0.0512413  [get_nets u_top_core_u_peri_device/u_gpio_intr_hw_N1]
#set_load 3.57567  [get_nets u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_alert_nd]
#set_resistance 0.514227  [get_nets u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_alert_nd]
#set_load 2.80942  [get_nets u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_alert_pd]
#set_resistance 0.41128  [get_nets u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_alert_pd]
#set_load 0.840307  [get_nets {u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_state_q[0]}]
#set_resistance 0.0959813  [get_nets {u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_state_q[0]}]
#set_load 1.17893  [get_nets {u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_state_q[1]}]
#set_resistance 0.128456  [get_nets {u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_state_q[1]}]
#set_load 0.72531  [get_nets {u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_state_q[2]}]
#set_resistance 0.0884903  [get_nets {u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_state_q[2]}]
#set_load 0.295735  [get_nets {u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_state_d[0]}]
#set_resistance 0.0433455  [get_nets {u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_state_d[0]}]
#set_load 0.173738  [get_nets {u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_state_d[1]}]
#set_resistance 0.0261751  [get_nets {u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_state_d[1]}]
#set_load 0.519069  [get_nets {u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_state_d[2]}]
#set_resistance 0.0774273  [get_nets {u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_state_d[2]}]
#set_load 4.18493  [get_nets u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_ping_set_d]
#set_resistance 0.602281  [get_nets u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_ping_set_d]
#set_load 0.335479  [get_nets u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_ping_set_q]
#set_resistance 0.0482001  [get_nets u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_ping_set_q]
#set_load 0.923137  [get_nets u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_alert_test_set_d]
#set_resistance 0.138783  [get_nets u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_alert_test_set_d]
#set_load 3.07856  [get_nets u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_alert_test_set_q]
#set_resistance 0.471786  [get_nets u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_alert_test_set_q]
#set_load 1.2278  [get_nets u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_alert_req_trigger]
#set_resistance 0.181349  [get_nets u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_alert_req_trigger]
#set_load 6.3871  [get_nets u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_ack_level]
#set_resistance 0.723135  [get_nets u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_ack_level]
#set_load 1.06267  [get_nets u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_n1]
#set_resistance 0.156923  [get_nets u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_n1]
#set_load 2.19291  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_masked_oe_upper_data_qs[0]}]
#set_resistance 0.306922  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_masked_oe_upper_data_qs[0]}]
#set_load 2.06796  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_masked_oe_upper_data_qs[1]}]
#set_resistance 0.281156  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_masked_oe_upper_data_qs[1]}]
#set_load 2.9745  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_masked_oe_upper_data_qs[2]}]
#set_resistance 0.414424  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_masked_oe_upper_data_qs[2]}]
#set_load 1.52278  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_masked_oe_upper_data_qs[3]}]
#set_resistance 0.209152  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_masked_oe_upper_data_qs[3]}]
#set_load 1.76141  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_masked_oe_upper_data_qs[4]}]
#set_resistance 0.24154  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_masked_oe_upper_data_qs[4]}]
#set_load 2.51643  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_masked_oe_upper_data_qs[5]}]
#set_resistance 0.354266  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_masked_oe_upper_data_qs[5]}]
#set_load 1.70659  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_masked_oe_upper_data_qs[6]}]
#set_resistance 0.236785  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_masked_oe_upper_data_qs[6]}]
#set_load 2.3773  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_masked_oe_upper_data_qs[7]}]
#set_resistance 0.325025  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_masked_oe_upper_data_qs[7]}]
#set_load 1.95018  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_masked_oe_upper_data_qs[8]}]
#set_resistance 0.262216  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_masked_oe_upper_data_qs[8]}]
#set_load 2.77113  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_masked_oe_upper_data_qs[9]}]
#set_resistance 0.372911  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_masked_oe_upper_data_qs[9]}]
#set_load 1.52465  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_masked_oe_upper_data_qs[10]}]
#set_resistance 0.209062  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_masked_oe_upper_data_qs[10]}]
#set_load 3.10714  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_masked_oe_upper_data_qs[11]}]
#set_resistance 0.43065  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_masked_oe_upper_data_qs[11]}]
#set_load 0.578022  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_masked_oe_upper_data_qs[12]}]
#set_resistance 0.0818236  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_masked_oe_upper_data_qs[12]}]
#set_load 2.56537  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_masked_oe_upper_data_qs[13]}]
#set_resistance 0.359866  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_masked_oe_upper_data_qs[13]}]
#set_load 2.40712  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_masked_oe_upper_data_qs[14]}]
#set_resistance 0.336158  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_masked_oe_upper_data_qs[14]}]
#set_load 1.57112  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_masked_oe_upper_data_qs[15]}]
#set_resistance 0.212152  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_masked_oe_upper_data_qs[15]}]
#set_load 1.13236  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_masked_oe_lower_data_qs[0]}]
#set_resistance 0.172103  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_masked_oe_lower_data_qs[0]}]
#set_load 0.535981  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_masked_oe_lower_data_qs[1]}]
#set_resistance 0.0796428  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_masked_oe_lower_data_qs[1]}]
#set_load 1.29546  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_masked_oe_lower_data_qs[2]}]
#set_resistance 0.194162  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_masked_oe_lower_data_qs[2]}]
#set_load 0.683398  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_masked_oe_lower_data_qs[3]}]
#set_resistance 0.104857  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_masked_oe_lower_data_qs[3]}]
#set_load 2.01065  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_masked_oe_lower_data_qs[4]}]
#set_resistance 0.300244  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_masked_oe_lower_data_qs[4]}]
#set_load 1.16988  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_masked_oe_lower_data_qs[5]}]
#set_resistance 0.175613  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_masked_oe_lower_data_qs[5]}]
#set_load 0.637281  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_masked_oe_lower_data_qs[6]}]
#set_resistance 0.0955928  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_masked_oe_lower_data_qs[6]}]
#set_load 1.94276  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_masked_oe_lower_data_qs[7]}]
#set_resistance 0.296893  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_masked_oe_lower_data_qs[7]}]
#set_load 1.42148  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_masked_oe_lower_data_qs[8]}]
#set_resistance 0.21361  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_masked_oe_lower_data_qs[8]}]
#set_load 0.969435  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_masked_oe_lower_data_qs[9]}]
#set_resistance 0.14393  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_masked_oe_lower_data_qs[9]}]
#set_load 0.5085  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_masked_oe_lower_data_qs[10]}]
#set_resistance 0.0754617  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_masked_oe_lower_data_qs[10]}]
#set_load 0.707798  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_masked_oe_lower_data_qs[11]}]
#set_resistance 0.104362  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_masked_oe_lower_data_qs[11]}]
#set_load 2.16213  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_masked_oe_lower_data_qs[12]}]
#set_resistance 0.330097  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_masked_oe_lower_data_qs[12]}]
#set_load 0.35046  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_masked_oe_lower_data_qs[13]}]
#set_resistance 0.0519364  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_masked_oe_lower_data_qs[13]}]
#set_load 1.2525  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_masked_oe_lower_data_qs[14]}]
#set_resistance 0.190283  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_masked_oe_lower_data_qs[14]}]
#set_load 0.511614  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_masked_oe_lower_data_qs[15]}]
#set_resistance 0.0774204  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_masked_oe_lower_data_qs[15]}]
#set_load 0.921147  [get_nets {u_top_core_u_peri_device/gpio_o[16]}]
#set_resistance 0.117058  [get_nets {u_top_core_u_peri_device/gpio_o[16]}]
#set_load 0.861275  [get_nets {u_top_core_u_peri_device/gpio_o[17]}]
#set_resistance 0.110377  [get_nets {u_top_core_u_peri_device/gpio_o[17]}]
#set_load 1.17611  [get_nets {u_top_core_u_peri_device/gpio_o[18]}]
#set_resistance 0.1495  [get_nets {u_top_core_u_peri_device/gpio_o[18]}]
#set_load 0.890159  [get_nets {u_top_core_u_peri_device/gpio_o[19]}]
#set_resistance 0.114238  [get_nets {u_top_core_u_peri_device/gpio_o[19]}]
#set_load 1.3671  [get_nets {u_top_core_u_peri_device/gpio_o[20]}]
#set_resistance 0.176249  [get_nets {u_top_core_u_peri_device/gpio_o[20]}]
#set_load 0.805682  [get_nets {u_top_core_u_peri_device/gpio_o[21]}]
#set_resistance 0.102252  [get_nets {u_top_core_u_peri_device/gpio_o[21]}]
#set_load 1.21317  [get_nets {u_top_core_u_peri_device/gpio_o[22]}]
#set_resistance 0.154465  [get_nets {u_top_core_u_peri_device/gpio_o[22]}]
#set_load 0.835684  [get_nets {u_top_core_u_peri_device/gpio_o[23]}]
#set_resistance 0.105216  [get_nets {u_top_core_u_peri_device/gpio_o[23]}]
#set_load 1.29313  [get_nets {u_top_core_u_peri_device/gpio_o[24]}]
#set_resistance 0.167286  [get_nets {u_top_core_u_peri_device/gpio_o[24]}]
#set_load 0.745175  [get_nets {u_top_core_u_peri_device/gpio_o[25]}]
#set_resistance 0.0935937  [get_nets {u_top_core_u_peri_device/gpio_o[25]}]
#set_load 0.664877  [get_nets {u_top_core_u_peri_device/gpio_o[26]}]
#set_resistance 0.0859196  [get_nets {u_top_core_u_peri_device/gpio_o[26]}]
#set_load 0.737899  [get_nets {u_top_core_u_peri_device/gpio_o[27]}]
#set_resistance 0.0941943  [get_nets {u_top_core_u_peri_device/gpio_o[27]}]
#set_load 2.11056  [get_nets {u_top_core_u_peri_device/gpio_o[28]}]
#set_resistance 0.269107  [get_nets {u_top_core_u_peri_device/gpio_o[28]}]
#set_load 0.788752  [get_nets {u_top_core_u_peri_device/gpio_o[29]}]
#set_resistance 0.0998829  [get_nets {u_top_core_u_peri_device/gpio_o[29]}]
#set_load 1.49879  [get_nets {u_top_core_u_peri_device/gpio_o[30]}]
#set_resistance 0.193389  [get_nets {u_top_core_u_peri_device/gpio_o[30]}]
#set_load 0.79498  [get_nets {u_top_core_u_peri_device/gpio_o[31]}]
#set_resistance 0.100234  [get_nets {u_top_core_u_peri_device/gpio_o[31]}]
#set_load 0.461544  [get_nets {u_top_core_u_peri_device/gpio_o[0]}]
#set_resistance 0.063867  [get_nets {u_top_core_u_peri_device/gpio_o[0]}]
#set_load 0.665491  [get_nets {u_top_core_u_peri_device/gpio_o[1]}]
#set_resistance 0.089656  [get_nets {u_top_core_u_peri_device/gpio_o[1]}]
#set_load 1.31711  [get_nets {u_top_core_u_peri_device/gpio_o[2]}]
#set_resistance 0.178171  [get_nets {u_top_core_u_peri_device/gpio_o[2]}]
#set_load 0.822252  [get_nets {u_top_core_u_peri_device/gpio_o[3]}]
#set_resistance 0.110606  [get_nets {u_top_core_u_peri_device/gpio_o[3]}]
#set_load 0.989  [get_nets {u_top_core_u_peri_device/gpio_o[4]}]
#set_resistance 0.131731  [get_nets {u_top_core_u_peri_device/gpio_o[4]}]
#set_load 0.673376  [get_nets {u_top_core_u_peri_device/gpio_o[5]}]
#set_resistance 0.090329  [get_nets {u_top_core_u_peri_device/gpio_o[5]}]
#set_load 0.571526  [get_nets {u_top_core_u_peri_device/gpio_o[6]}]
#set_resistance 0.0793849  [get_nets {u_top_core_u_peri_device/gpio_o[6]}]
#set_load 0.740712  [get_nets {u_top_core_u_peri_device/gpio_o[7]}]
#set_resistance 0.0998574  [get_nets {u_top_core_u_peri_device/gpio_o[7]}]
#set_load 1.68955  [get_nets {u_top_core_u_peri_device/gpio_o[8]}]
#set_resistance 0.225815  [get_nets {u_top_core_u_peri_device/gpio_o[8]}]
#set_load 0.689006  [get_nets {u_top_core_u_peri_device/gpio_o[9]}]
#set_resistance 0.092914  [get_nets {u_top_core_u_peri_device/gpio_o[9]}]
#set_load 0.824584  [get_nets {u_top_core_u_peri_device/gpio_o[10]}]
#set_resistance 0.111568  [get_nets {u_top_core_u_peri_device/gpio_o[10]}]
#set_load 0.644568  [get_nets {u_top_core_u_peri_device/gpio_o[11]}]
#set_resistance 0.0855356  [get_nets {u_top_core_u_peri_device/gpio_o[11]}]
#set_load 0.788901  [get_nets {u_top_core_u_peri_device/gpio_o[12]}]
#set_resistance 0.109046  [get_nets {u_top_core_u_peri_device/gpio_o[12]}]
#set_load 0.700937  [get_nets {u_top_core_u_peri_device/gpio_o[13]}]
#set_resistance 0.0943917  [get_nets {u_top_core_u_peri_device/gpio_o[13]}]
#set_load 1.6797  [get_nets {u_top_core_u_peri_device/gpio_o[14]}]
#set_resistance 0.225424  [get_nets {u_top_core_u_peri_device/gpio_o[14]}]
#set_load 0.7759  [get_nets {u_top_core_u_peri_device/gpio_o[15]}]
#set_resistance 0.104008  [get_nets {u_top_core_u_peri_device/gpio_o[15]}]
#set_load 0.878429  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_data_in_qs[0]}]
#set_resistance 0.130144  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_data_in_qs[0]}]
#set_load 1.06242  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_data_in_qs[1]}]
#set_resistance 0.154298  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_data_in_qs[1]}]
#set_load 3.38226  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_data_in_qs[2]}]
#set_resistance 0.518694  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_data_in_qs[2]}]
#set_load 2.17813  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_data_in_qs[3]}]
#set_resistance 0.331538  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_data_in_qs[3]}]
#set_load 2.92315  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_data_in_qs[4]}]
#set_resistance 0.446184  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_data_in_qs[4]}]
#set_load 4.27423  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_data_in_qs[5]}]
#set_resistance 0.652676  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_data_in_qs[5]}]
#set_load 1.25852  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_data_in_qs[6]}]
#set_resistance 0.192136  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_data_in_qs[6]}]
#set_load 2.33398  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_data_in_qs[7]}]
#set_resistance 0.353971  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_data_in_qs[7]}]
#set_load 4.07722  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_data_in_qs[8]}]
#set_resistance 0.623622  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_data_in_qs[8]}]
#set_load 0.721487  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_data_in_qs[9]}]
#set_resistance 0.104668  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_data_in_qs[9]}]
#set_load 2.38912  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_data_in_qs[10]}]
#set_resistance 0.359079  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_data_in_qs[10]}]
#set_load 2.15976  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_data_in_qs[11]}]
#set_resistance 0.322792  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_data_in_qs[11]}]
#set_load 1.08643  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_data_in_qs[12]}]
#set_resistance 0.165513  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_data_in_qs[12]}]
#set_load 1.73675  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_data_in_qs[13]}]
#set_resistance 0.26399  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_data_in_qs[13]}]
#set_load 5.9152  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_data_in_qs[14]}]
#set_resistance 0.89751  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_data_in_qs[14]}]
#set_load 3.2262  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_data_in_qs[15]}]
#set_resistance 0.496624  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_data_in_qs[15]}]
#set_load 1.38247  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_data_in_qs[16]}]
#set_resistance 0.211379  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_data_in_qs[16]}]
#set_load 1.67979  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_data_in_qs[17]}]
#set_resistance 0.243965  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_data_in_qs[17]}]
#set_load 3.27559  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_data_in_qs[18]}]
#set_resistance 0.500525  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_data_in_qs[18]}]
#set_load 3.67432  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_data_in_qs[19]}]
#set_resistance 0.562991  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_data_in_qs[19]}]
#set_load 3.69047  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_data_in_qs[20]}]
#set_resistance 0.564986  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_data_in_qs[20]}]
#set_load 2.75879  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_data_in_qs[21]}]
#set_resistance 0.424621  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_data_in_qs[21]}]
#set_load 3.93263  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_data_in_qs[22]}]
#set_resistance 0.594869  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_data_in_qs[22]}]
#set_load 3.2159  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_data_in_qs[23]}]
#set_resistance 0.49663  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_data_in_qs[23]}]
#set_load 0.814811  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_data_in_qs[24]}]
#set_resistance 0.123639  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_data_in_qs[24]}]
#set_load 0.975331  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_data_in_qs[25]}]
#set_resistance 0.14571  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_data_in_qs[25]}]
#set_load 1.21858  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_data_in_qs[26]}]
#set_resistance 0.176459  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_data_in_qs[26]}]
#set_load 2.87608  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_data_in_qs[27]}]
#set_resistance 0.417642  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_data_in_qs[27]}]
#set_load 1.701  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_data_in_qs[28]}]
#set_resistance 0.245918  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_data_in_qs[28]}]
#set_load 0.868958  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_data_in_qs[29]}]
#set_resistance 0.13355  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_data_in_qs[29]}]
#set_load 0.939276  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_data_in_qs[30]}]
#set_resistance 0.141802  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_data_in_qs[30]}]
#set_load 0.529479  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_data_in_qs[31]}]
#set_resistance 0.0777538  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_data_in_qs[31]}]
#set_load 0.319241  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[56]}]
#set_resistance 0.0473327  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[56]}]
#set_load 0.19991  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[57]}]
#set_resistance 0.0300451  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[57]}]
#set_load 0.135998  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[58]}]
#set_resistance 0.0209152  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[58]}]
#set_load 0.0685434  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[59]}]
#set_resistance 0.0105672  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[59]}]
#set_load 1.83156  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[62]}]
#set_resistance 0.218055  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[62]}]
#set_load 1.95349  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[63]}]
#set_resistance 0.224126  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[63]}]
#set_load 1.75267  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[64]}]
#set_resistance 0.208643  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[64]}]
#set_load 1.76972  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[65]}]
#set_resistance 0.222688  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[65]}]
#set_load 1.79741  [get_nets u_top_core_u_peri_device/u_gpio_u_reg_err_q]
#set_resistance 0.267303  [get_nets u_top_core_u_peri_device/u_gpio_u_reg_err_q]
#set_load 0.428363  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_31__u_filter_diff_ctr_d[0]}]
#set_resistance 0.0647002  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_31__u_filter_diff_ctr_d[0]}]
#set_load 0.339863  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_31__u_filter_diff_ctr_d[1]}]
#set_resistance 0.0520541  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_31__u_filter_diff_ctr_d[1]}]
#set_load 0.403335  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_31__u_filter_diff_ctr_d[2]}]
#set_resistance 0.0603776  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_31__u_filter_diff_ctr_d[2]}]
#set_load 0.0966915  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_31__u_filter_diff_ctr_d[3]}]
#set_resistance 0.0144941  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_31__u_filter_diff_ctr_d[3]}]
#set_load 0.895502  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_31__u_filter_diff_ctr_q[0]}]
#set_resistance 0.10851  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_31__u_filter_diff_ctr_q[0]}]
#set_load 1.02778  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_31__u_filter_diff_ctr_q[1]}]
#set_resistance 0.13094  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_31__u_filter_diff_ctr_q[1]}]
#set_load 0.143228  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_31__u_filter_diff_ctr_q[2]}]
#set_resistance 0.020898  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_31__u_filter_diff_ctr_q[2]}]
#set_load 0.653564  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_31__u_filter_diff_ctr_q[3]}]
#set_resistance 0.0970333  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_31__u_filter_diff_ctr_q[3]}]
#set_load 0.292806  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_31__u_filter_stored_value_q]
#set_resistance 0.0448995  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_31__u_filter_stored_value_q]
#set_load 0.388861  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_31__u_filter_filter_q]
#set_resistance 0.0581747  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_31__u_filter_filter_q]
#set_load 1.46844  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_31__u_filter_filter_synced]
#set_resistance 0.191424  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_31__u_filter_filter_synced]
#set_load 0.25354  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_30__u_filter_diff_ctr_d[0]}]
#set_resistance 0.0373566  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_30__u_filter_diff_ctr_d[0]}]
#set_load 0.447729  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_30__u_filter_diff_ctr_d[1]}]
#set_resistance 0.0651225  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_30__u_filter_diff_ctr_d[1]}]
#set_load 0.523873  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_30__u_filter_diff_ctr_d[2]}]
#set_resistance 0.0782294  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_30__u_filter_diff_ctr_d[2]}]
#set_load 0.145715  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_30__u_filter_diff_ctr_d[3]}]
#set_resistance 0.0212742  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_30__u_filter_diff_ctr_d[3]}]
#set_load 0.563126  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_30__u_filter_diff_ctr_q[0]}]
#set_resistance 0.0661229  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_30__u_filter_diff_ctr_q[0]}]
#set_load 1.00458  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_30__u_filter_diff_ctr_q[1]}]
#set_resistance 0.127999  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_30__u_filter_diff_ctr_q[1]}]
#set_load 0.446268  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_30__u_filter_diff_ctr_q[2]}]
#set_resistance 0.0669195  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_30__u_filter_diff_ctr_q[2]}]
#set_load 1.27411  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_30__u_filter_diff_ctr_q[3]}]
#set_resistance 0.162826  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_30__u_filter_diff_ctr_q[3]}]
#set_load 3.33372  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_30__u_filter_stored_value_q]
#set_resistance 0.513429  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_30__u_filter_stored_value_q]
#set_load 0.329335  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_30__u_filter_filter_q]
#set_resistance 0.0471608  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_30__u_filter_filter_q]
#set_load 0.921699  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_30__u_filter_filter_synced]
#set_resistance 0.124175  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_30__u_filter_filter_synced]
#set_load 0.31951  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_29__u_filter_diff_ctr_d[0]}]
#set_resistance 0.0479053  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_29__u_filter_diff_ctr_d[0]}]
#set_load 0.225541  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_29__u_filter_diff_ctr_d[1]}]
#set_resistance 0.0332075  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_29__u_filter_diff_ctr_d[1]}]
#set_load 0.229118  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_29__u_filter_diff_ctr_d[2]}]
#set_resistance 0.0329771  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_29__u_filter_diff_ctr_d[2]}]
#set_load 0.158753  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_29__u_filter_diff_ctr_d[3]}]
#set_resistance 0.0235914  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_29__u_filter_diff_ctr_d[3]}]
#set_load 0.628608  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_29__u_filter_diff_ctr_q[0]}]
#set_resistance 0.0771103  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_29__u_filter_diff_ctr_q[0]}]
#set_load 1.00351  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_29__u_filter_diff_ctr_q[1]}]
#set_resistance 0.12152  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_29__u_filter_diff_ctr_q[1]}]
#set_load 0.557388  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_29__u_filter_diff_ctr_q[2]}]
#set_resistance 0.0752126  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_29__u_filter_diff_ctr_q[2]}]
#set_load 0.850041  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_29__u_filter_diff_ctr_q[3]}]
#set_resistance 0.114058  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_29__u_filter_diff_ctr_q[3]}]
#set_load 2.88291  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_29__u_filter_stored_value_q]
#set_resistance 0.44509  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_29__u_filter_stored_value_q]
#set_load 0.343421  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_29__u_filter_filter_q]
#set_resistance 0.0498453  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_29__u_filter_filter_q]
#set_load 1.3722  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_29__u_filter_filter_synced]
#set_resistance 0.174846  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_29__u_filter_filter_synced]
#set_load 0.27542  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_28__u_filter_diff_ctr_d[0]}]
#set_resistance 0.0418777  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_28__u_filter_diff_ctr_d[0]}]
#set_load 0.354648  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_28__u_filter_diff_ctr_d[1]}]
#set_resistance 0.0530851  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_28__u_filter_diff_ctr_d[1]}]
#set_load 0.40876  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_28__u_filter_diff_ctr_d[2]}]
#set_resistance 0.0601921  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_28__u_filter_diff_ctr_d[2]}]
#set_load 0.135333  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_28__u_filter_diff_ctr_d[3]}]
#set_resistance 0.0207319  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_28__u_filter_diff_ctr_d[3]}]
#set_load 0.97293  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_28__u_filter_diff_ctr_q[0]}]
#set_resistance 0.118787  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_28__u_filter_diff_ctr_q[0]}]
#set_load 1.04735  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_28__u_filter_diff_ctr_q[1]}]
#set_resistance 0.125976  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_28__u_filter_diff_ctr_q[1]}]
#set_load 0.49447  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_28__u_filter_diff_ctr_q[2]}]
#set_resistance 0.0685527  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_28__u_filter_diff_ctr_q[2]}]
#set_load 1.28674  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_28__u_filter_diff_ctr_q[3]}]
#set_resistance 0.177184  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_28__u_filter_diff_ctr_q[3]}]
#set_load 2.17436  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_28__u_filter_stored_value_q]
#set_resistance 0.332718  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_28__u_filter_stored_value_q]
#set_load 0.205321  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_28__u_filter_filter_q]
#set_resistance 0.0308827  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_28__u_filter_filter_q]
#set_load 3.69727  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_28__u_filter_filter_synced]
#set_resistance 0.488884  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_28__u_filter_filter_synced]
#set_load 0.375325  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_27__u_filter_diff_ctr_d[0]}]
#set_resistance 0.0545706  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_27__u_filter_diff_ctr_d[0]}]
#set_load 0.510139  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_27__u_filter_diff_ctr_d[1]}]
#set_resistance 0.0763946  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_27__u_filter_diff_ctr_d[1]}]
#set_load 0.2404  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_27__u_filter_diff_ctr_d[2]}]
#set_resistance 0.0360812  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_27__u_filter_diff_ctr_d[2]}]
#set_load 0.341738  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_27__u_filter_diff_ctr_d[3]}]
#set_resistance 0.0495719  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_27__u_filter_diff_ctr_d[3]}]
#set_load 0.847002  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_27__u_filter_diff_ctr_q[0]}]
#set_resistance 0.100987  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_27__u_filter_diff_ctr_q[0]}]
#set_load 0.315728  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_27__u_filter_diff_ctr_q[1]}]
#set_resistance 0.0409511  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_27__u_filter_diff_ctr_q[1]}]
#set_load 0.690449  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_27__u_filter_diff_ctr_q[2]}]
#set_resistance 0.0927445  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_27__u_filter_diff_ctr_q[2]}]
#set_load 0.449792  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_27__u_filter_diff_ctr_q[3]}]
#set_resistance 0.0669727  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_27__u_filter_diff_ctr_q[3]}]
#set_load 0.432745  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_27__u_filter_stored_value_q]
#set_resistance 0.0628222  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_27__u_filter_stored_value_q]
#set_load 0.465454  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_27__u_filter_filter_q]
#set_resistance 0.0697583  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_27__u_filter_filter_q]
#set_load 1.85164  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_27__u_filter_filter_synced]
#set_resistance 0.241339  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_27__u_filter_filter_synced]
#set_load 0.475037  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_26__u_filter_diff_ctr_d[0]}]
#set_resistance 0.0709188  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_26__u_filter_diff_ctr_d[0]}]
#set_load 0.294947  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_26__u_filter_diff_ctr_d[1]}]
#set_resistance 0.0441856  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_26__u_filter_diff_ctr_d[1]}]
#set_load 0.234623  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_26__u_filter_diff_ctr_d[2]}]
#set_resistance 0.0357498  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_26__u_filter_diff_ctr_d[2]}]
#set_load 0.259259  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_26__u_filter_diff_ctr_d[3]}]
#set_resistance 0.0377436  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_26__u_filter_diff_ctr_d[3]}]
#set_load 0.952291  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_26__u_filter_diff_ctr_q[0]}]
#set_resistance 0.114378  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_26__u_filter_diff_ctr_q[0]}]
#set_load 0.283479  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_26__u_filter_diff_ctr_q[1]}]
#set_resistance 0.0370855  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_26__u_filter_diff_ctr_q[1]}]
#set_load 0.702467  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_26__u_filter_diff_ctr_q[2]}]
#set_resistance 0.0947396  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_26__u_filter_diff_ctr_q[2]}]
#set_load 0.115603  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_26__u_filter_diff_ctr_q[3]}]
#set_resistance 0.0176663  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_26__u_filter_diff_ctr_q[3]}]
#set_load 0.484279  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_26__u_filter_stored_value_q]
#set_resistance 0.0697135  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_26__u_filter_stored_value_q]
#set_load 0.426646  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_26__u_filter_filter_q]
#set_resistance 0.062091  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_26__u_filter_filter_q]
#set_load 1.44791  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_26__u_filter_filter_synced]
#set_resistance 0.183213  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_26__u_filter_filter_synced]
#set_load 0.110662  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_25__u_filter_diff_ctr_d[0]}]
#set_resistance 0.0166611  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_25__u_filter_diff_ctr_d[0]}]
#set_load 0.242178  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_25__u_filter_diff_ctr_d[1]}]
#set_resistance 0.035097  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_25__u_filter_diff_ctr_d[1]}]
#set_load 0.195287  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_25__u_filter_diff_ctr_d[2]}]
#set_resistance 0.0283858  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_25__u_filter_diff_ctr_d[2]}]
#set_load 0.304479  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_25__u_filter_diff_ctr_d[3]}]
#set_resistance 0.0450751  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_25__u_filter_diff_ctr_d[3]}]
#set_load 0.860146  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_25__u_filter_diff_ctr_q[0]}]
#set_resistance 0.110571  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_25__u_filter_diff_ctr_q[0]}]
#set_load 0.564452  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_25__u_filter_diff_ctr_q[1]}]
#set_resistance 0.0738679  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_25__u_filter_diff_ctr_q[1]}]
#set_load 1.05052  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_25__u_filter_diff_ctr_q[2]}]
#set_resistance 0.133562  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_25__u_filter_diff_ctr_q[2]}]
#set_load 0.640348  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_25__u_filter_diff_ctr_q[3]}]
#set_resistance 0.0824818  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_25__u_filter_diff_ctr_q[3]}]
#set_load 0.832866  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_25__u_filter_stored_value_q]
#set_resistance 0.124348  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_25__u_filter_stored_value_q]
#set_load 0.472917  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_25__u_filter_filter_q]
#set_resistance 0.0683969  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_25__u_filter_filter_q]
#set_load 1.45889  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_25__u_filter_filter_synced]
#set_resistance 0.183468  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_25__u_filter_filter_synced]
#set_load 0.122735  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_24__u_filter_diff_ctr_d[0]}]
#set_resistance 0.0184691  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_24__u_filter_diff_ctr_d[0]}]
#set_load 0.425342  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_24__u_filter_diff_ctr_d[1]}]
#set_resistance 0.0623468  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_24__u_filter_diff_ctr_d[1]}]
#set_load 0.263712  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_24__u_filter_diff_ctr_d[2]}]
#set_resistance 0.0391937  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_24__u_filter_diff_ctr_d[2]}]
#set_load 0.115625  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_24__u_filter_diff_ctr_d[3]}]
#set_resistance 0.0178204  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_24__u_filter_diff_ctr_d[3]}]
#set_load 1.15814  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_24__u_filter_diff_ctr_q[0]}]
#set_resistance 0.137915  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_24__u_filter_diff_ctr_q[0]}]
#set_load 0.655937  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_24__u_filter_diff_ctr_q[1]}]
#set_resistance 0.0847855  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_24__u_filter_diff_ctr_q[1]}]
#set_load 0.62452  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_24__u_filter_diff_ctr_q[2]}]
#set_resistance 0.0909822  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_24__u_filter_diff_ctr_q[2]}]
#set_load 0.312187  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_24__u_filter_diff_ctr_q[3]}]
#set_resistance 0.0428208  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_24__u_filter_diff_ctr_q[3]}]
#set_load 3.08294  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_24__u_filter_stored_value_q]
#set_resistance 0.476503  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_24__u_filter_stored_value_q]
#set_load 0.444055  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_24__u_filter_filter_q]
#set_resistance 0.0642622  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_24__u_filter_filter_q]
#set_load 3.45875  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_24__u_filter_filter_synced]
#set_resistance 0.460569  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_24__u_filter_filter_synced]
#set_load 0.217746  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_23__u_filter_diff_ctr_d[0]}]
#set_resistance 0.0328254  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_23__u_filter_diff_ctr_d[0]}]
#set_load 0.39713  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_23__u_filter_diff_ctr_d[1]}]
#set_resistance 0.0598931  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_23__u_filter_diff_ctr_d[1]}]
#set_load 0.192342  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_23__u_filter_diff_ctr_d[2]}]
#set_resistance 0.0295823  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_23__u_filter_diff_ctr_d[2]}]
#set_load 0.18985  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_23__u_filter_diff_ctr_d[3]}]
#set_resistance 0.0277084  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_23__u_filter_diff_ctr_d[3]}]
#set_load 1.07811  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_23__u_filter_diff_ctr_q[0]}]
#set_resistance 0.129448  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_23__u_filter_diff_ctr_q[0]}]
#set_load 0.599403  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_23__u_filter_diff_ctr_q[1]}]
#set_resistance 0.0780855  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_23__u_filter_diff_ctr_q[1]}]
#set_load 0.937279  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_23__u_filter_diff_ctr_q[2]}]
#set_resistance 0.137492  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_23__u_filter_diff_ctr_q[2]}]
#set_load 0.451754  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_23__u_filter_diff_ctr_q[3]}]
#set_resistance 0.0605048  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_23__u_filter_diff_ctr_q[3]}]
#set_load 1.32109  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_23__u_filter_stored_value_q]
#set_resistance 0.203938  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_23__u_filter_stored_value_q]
#set_load 0.488618  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_23__u_filter_filter_q]
#set_resistance 0.0706153  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_23__u_filter_filter_q]
#set_load 3.91999  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_23__u_filter_filter_synced]
#set_resistance 0.521374  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_23__u_filter_filter_synced]
#set_load 0.148579  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_22__u_filter_diff_ctr_d[0]}]
#set_resistance 0.0229438  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_22__u_filter_diff_ctr_d[0]}]
#set_load 0.380689  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_22__u_filter_diff_ctr_d[1]}]
#set_resistance 0.0587058  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_22__u_filter_diff_ctr_d[1]}]
#set_load 0.268706  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_22__u_filter_diff_ctr_d[2]}]
#set_resistance 0.0411602  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_22__u_filter_diff_ctr_d[2]}]
#set_load 0.217421  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_22__u_filter_diff_ctr_d[3]}]
#set_resistance 0.0324687  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_22__u_filter_diff_ctr_d[3]}]
#set_load 1.15459  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_22__u_filter_diff_ctr_q[0]}]
#set_resistance 0.138415  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_22__u_filter_diff_ctr_q[0]}]
#set_load 0.453774  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_22__u_filter_diff_ctr_q[1]}]
#set_resistance 0.062374  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_22__u_filter_diff_ctr_q[1]}]
#set_load 0.952853  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_22__u_filter_diff_ctr_q[2]}]
#set_resistance 0.138515  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_22__u_filter_diff_ctr_q[2]}]
#set_load 0.670951  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_22__u_filter_diff_ctr_q[3]}]
#set_resistance 0.0931325  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_22__u_filter_diff_ctr_q[3]}]
#set_load 1.73725  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_22__u_filter_stored_value_q]
#set_resistance 0.268365  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_22__u_filter_stored_value_q]
#set_load 0.48969  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_22__u_filter_filter_q]
#set_resistance 0.0709209  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_22__u_filter_filter_q]
#set_load 4.19489  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_22__u_filter_filter_synced]
#set_resistance 0.560296  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_22__u_filter_filter_synced]
#set_load 0.26947  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_21__u_filter_diff_ctr_d[0]}]
#set_resistance 0.0394573  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_21__u_filter_diff_ctr_d[0]}]
#set_load 0.263036  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_21__u_filter_diff_ctr_d[1]}]
#set_resistance 0.0383263  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_21__u_filter_diff_ctr_d[1]}]
#set_load 0.329845  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_21__u_filter_diff_ctr_d[2]}]
#set_resistance 0.0495509  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_21__u_filter_diff_ctr_d[2]}]
#set_load 0.153798  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_21__u_filter_diff_ctr_d[3]}]
#set_resistance 0.0227835  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_21__u_filter_diff_ctr_d[3]}]
#set_load 0.646985  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_21__u_filter_diff_ctr_q[0]}]
#set_resistance 0.0797247  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_21__u_filter_diff_ctr_q[0]}]
#set_load 1.19099  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_21__u_filter_diff_ctr_q[1]}]
#set_resistance 0.143663  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_21__u_filter_diff_ctr_q[1]}]
#set_load 0.671124  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_21__u_filter_diff_ctr_q[2]}]
#set_resistance 0.0927315  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_21__u_filter_diff_ctr_q[2]}]
#set_load 1.28508  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_21__u_filter_diff_ctr_q[3]}]
#set_resistance 0.166649  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_21__u_filter_diff_ctr_q[3]}]
#set_load 1.60509  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_21__u_filter_stored_value_q]
#set_resistance 0.245179  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_21__u_filter_stored_value_q]
#set_load 0.344324  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_21__u_filter_filter_q]
#set_resistance 0.0510573  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_21__u_filter_filter_q]
#set_load 3.64155  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_21__u_filter_filter_synced]
#set_resistance 0.483773  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_21__u_filter_filter_synced]
#set_load 0.5583  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_20__u_filter_diff_ctr_d[0]}]
#set_resistance 0.0832939  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_20__u_filter_diff_ctr_d[0]}]
#set_load 0.529532  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_20__u_filter_diff_ctr_d[1]}]
#set_resistance 0.0784995  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_20__u_filter_diff_ctr_d[1]}]
#set_load 0.00861343  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_20__u_filter_diff_ctr_d[2]}]
#set_resistance 0.00131078  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_20__u_filter_diff_ctr_d[2]}]
#set_load 0.276173  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_20__u_filter_diff_ctr_d[3]}]
#set_resistance 0.0418019  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_20__u_filter_diff_ctr_d[3]}]
#set_load 1.24321  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_20__u_filter_diff_ctr_q[0]}]
#set_resistance 0.148639  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_20__u_filter_diff_ctr_q[0]}]
#set_load 0.632815  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_20__u_filter_diff_ctr_q[1]}]
#set_resistance 0.0810489  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_20__u_filter_diff_ctr_q[1]}]
#set_load 0.532846  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_20__u_filter_diff_ctr_q[2]}]
#set_resistance 0.0765378  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_20__u_filter_diff_ctr_q[2]}]
#set_load 1.12974  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_20__u_filter_diff_ctr_q[3]}]
#set_resistance 0.157036  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_20__u_filter_diff_ctr_q[3]}]
#set_load 4.36548  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_20__u_filter_stored_value_q]
#set_resistance 0.673919  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_20__u_filter_stored_value_q]
#set_load 0.837203  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_20__u_filter_filter_q]
#set_resistance 0.123505  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_20__u_filter_filter_q]
#set_load 1.5952  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_20__u_filter_filter_synced]
#set_resistance 0.206151  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_20__u_filter_filter_synced]
#set_load 0.622852  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_19__u_filter_diff_ctr_d[0]}]
#set_resistance 0.093396  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_19__u_filter_diff_ctr_d[0]}]
#set_load 0.603084  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_19__u_filter_diff_ctr_d[1]}]
#set_resistance 0.0906079  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_19__u_filter_diff_ctr_d[1]}]
#set_load 0.0159247  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_19__u_filter_diff_ctr_d[2]}]
#set_resistance 0.00245209  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_19__u_filter_diff_ctr_d[2]}]
#set_load 0.432704  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_19__u_filter_diff_ctr_d[3]}]
#set_resistance 0.065639  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_19__u_filter_diff_ctr_d[3]}]
#set_load 0.856168  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_19__u_filter_diff_ctr_q[0]}]
#set_resistance 0.102824  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_19__u_filter_diff_ctr_q[0]}]
#set_load 0.297469  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_19__u_filter_diff_ctr_q[1]}]
#set_resistance 0.0386837  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_19__u_filter_diff_ctr_q[1]}]
#set_load 0.967867  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_19__u_filter_diff_ctr_q[2]}]
#set_resistance 0.132418  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_19__u_filter_diff_ctr_q[2]}]
#set_load 0.148218  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_19__u_filter_diff_ctr_q[3]}]
#set_resistance 0.0218599  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_19__u_filter_diff_ctr_q[3]}]
#set_load 4.75833  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_19__u_filter_stored_value_q]
#set_resistance 0.732257  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_19__u_filter_stored_value_q]
#set_load 0.539618  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_19__u_filter_filter_q]
#set_resistance 0.0781365  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_19__u_filter_filter_q]
#set_load 1.28628  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_19__u_filter_filter_synced]
#set_resistance 0.168206  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_19__u_filter_filter_synced]
#set_load 0.504442  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_18__u_filter_diff_ctr_d[0]}]
#set_resistance 0.0774313  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_18__u_filter_diff_ctr_d[0]}]
#set_load 0.450903  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_18__u_filter_diff_ctr_d[1]}]
#set_resistance 0.0674323  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_18__u_filter_diff_ctr_d[1]}]
#set_load 0.36392  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_18__u_filter_diff_ctr_d[2]}]
#set_resistance 0.054456  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_18__u_filter_diff_ctr_d[2]}]
#set_load 0.320255  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_18__u_filter_diff_ctr_d[3]}]
#set_resistance 0.0479651  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_18__u_filter_diff_ctr_d[3]}]
#set_load 0.940049  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_18__u_filter_diff_ctr_q[0]}]
#set_resistance 0.11646  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_18__u_filter_diff_ctr_q[0]}]
#set_load 1.15617  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_18__u_filter_diff_ctr_q[1]}]
#set_resistance 0.148462  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_18__u_filter_diff_ctr_q[1]}]
#set_load 0.569322  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_18__u_filter_diff_ctr_q[2]}]
#set_resistance 0.0852091  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_18__u_filter_diff_ctr_q[2]}]
#set_load 0.441813  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_18__u_filter_diff_ctr_q[3]}]
#set_resistance 0.0607979  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_18__u_filter_diff_ctr_q[3]}]
#set_load 2.35574  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_18__u_filter_stored_value_q]
#set_resistance 0.359929  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_18__u_filter_stored_value_q]
#set_load 0.172442  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_18__u_filter_filter_q]
#set_resistance 0.0253462  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_18__u_filter_filter_q]
#set_load 3.07972  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_18__u_filter_filter_synced]
#set_resistance 0.408143  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_18__u_filter_filter_synced]
#set_load 0.245405  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_17__u_filter_diff_ctr_d[0]}]
#set_resistance 0.0358413  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_17__u_filter_diff_ctr_d[0]}]
#set_load 0.367944  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_17__u_filter_diff_ctr_d[1]}]
#set_resistance 0.0541937  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_17__u_filter_diff_ctr_d[1]}]
#set_load 0.19385  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_17__u_filter_diff_ctr_d[2]}]
#set_resistance 0.0286789  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_17__u_filter_diff_ctr_d[2]}]
#set_load 0.119911  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_17__u_filter_diff_ctr_d[3]}]
#set_resistance 0.0181615  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_17__u_filter_diff_ctr_d[3]}]
#set_load 1.27411  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_17__u_filter_diff_ctr_q[0]}]
#set_resistance 0.154009  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_17__u_filter_diff_ctr_q[0]}]
#set_load 1.3896  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_17__u_filter_diff_ctr_q[1]}]
#set_resistance 0.176881  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_17__u_filter_diff_ctr_q[1]}]
#set_load 0.552473  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_17__u_filter_diff_ctr_q[2]}]
#set_resistance 0.0804664  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_17__u_filter_diff_ctr_q[2]}]
#set_load 0.638017  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_17__u_filter_diff_ctr_q[3]}]
#set_resistance 0.0949932  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_17__u_filter_diff_ctr_q[3]}]
#set_load 0.726012  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_17__u_filter_stored_value_q]
#set_resistance 0.104972  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_17__u_filter_stored_value_q]
#set_load 2.36163  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_17__u_filter_filter_q]
#set_resistance 0.355797  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_17__u_filter_filter_q]
#set_load 8.78971  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_17__u_filter_filter_synced]
#set_resistance 1.13832  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_17__u_filter_filter_synced]
#set_load 0.349915  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_16__u_filter_diff_ctr_d[0]}]
#set_resistance 0.0515987  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_16__u_filter_diff_ctr_d[0]}]
#set_load 0.354785  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_16__u_filter_diff_ctr_d[1]}]
#set_resistance 0.0509769  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_16__u_filter_diff_ctr_d[1]}]
#set_load 0.147402  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_16__u_filter_diff_ctr_d[2]}]
#set_resistance 0.0219112  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_16__u_filter_diff_ctr_d[2]}]
#set_load 0.446045  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_16__u_filter_diff_ctr_d[3]}]
#set_resistance 0.0670556  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_16__u_filter_diff_ctr_d[3]}]
#set_load 0.875023  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_16__u_filter_diff_ctr_q[0]}]
#set_resistance 0.104944  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_16__u_filter_diff_ctr_q[0]}]
#set_load 0.219966  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_16__u_filter_diff_ctr_q[1]}]
#set_resistance 0.0281379  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_16__u_filter_diff_ctr_q[1]}]
#set_load 0.613361  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_16__u_filter_diff_ctr_q[2]}]
#set_resistance 0.0885187  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_16__u_filter_diff_ctr_q[2]}]
#set_load 0.980712  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_16__u_filter_diff_ctr_q[3]}]
#set_resistance 0.147115  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_16__u_filter_diff_ctr_q[3]}]
#set_load 3.99917  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_16__u_filter_stored_value_q]
#set_resistance 0.613719  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_16__u_filter_stored_value_q]
#set_load 0.305727  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_16__u_filter_filter_q]
#set_resistance 0.0444003  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_16__u_filter_filter_q]
#set_load 3.43414  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_16__u_filter_filter_synced]
#set_resistance 0.457834  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_16__u_filter_filter_synced]
#set_load 0.392042  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_15__u_filter_diff_ctr_d[0]}]
#set_resistance 0.059104  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_15__u_filter_diff_ctr_d[0]}]
#set_load 0.516861  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_15__u_filter_diff_ctr_d[1]}]
#set_resistance 0.0762553  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_15__u_filter_diff_ctr_d[1]}]
#set_load 0.134265  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_15__u_filter_diff_ctr_d[2]}]
#set_resistance 0.0198284  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_15__u_filter_diff_ctr_d[2]}]
#set_load 0.600125  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_15__u_filter_diff_ctr_d[3]}]
#set_resistance 0.0885564  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_15__u_filter_diff_ctr_d[3]}]
#set_load 1.36664  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_15__u_filter_diff_ctr_q[0]}]
#set_resistance 0.176022  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_15__u_filter_diff_ctr_q[0]}]
#set_load 1.40755  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_15__u_filter_diff_ctr_q[1]}]
#set_resistance 0.179469  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_15__u_filter_diff_ctr_q[1]}]
#set_load 0.997465  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_15__u_filter_diff_ctr_q[2]}]
#set_resistance 0.128586  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_15__u_filter_diff_ctr_q[2]}]
#set_load 1.447  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_15__u_filter_diff_ctr_q[3]}]
#set_resistance 0.184374  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_15__u_filter_diff_ctr_q[3]}]
#set_load 2.26869  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_15__u_filter_stored_value_q]
#set_resistance 0.349744  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_15__u_filter_stored_value_q]
#set_load 0.200492  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_15__u_filter_filter_q]
#set_resistance 0.0302409  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_15__u_filter_filter_q]
#set_load 4.36976  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_15__u_filter_filter_synced]
#set_resistance 0.578751  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_15__u_filter_filter_synced]
#set_load 0.344846  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_14__u_filter_diff_ctr_d[0]}]
#set_resistance 0.0518881  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_14__u_filter_diff_ctr_d[0]}]
#set_load 0.461461  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_14__u_filter_diff_ctr_d[1]}]
#set_resistance 0.0704827  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_14__u_filter_diff_ctr_d[1]}]
#set_load 0.212572  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_14__u_filter_diff_ctr_d[2]}]
#set_resistance 0.031944  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_14__u_filter_diff_ctr_d[2]}]
#set_load 0.199557  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_14__u_filter_diff_ctr_d[3]}]
#set_resistance 0.0307362  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_14__u_filter_diff_ctr_d[3]}]
#set_load 0.81376  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_14__u_filter_diff_ctr_q[0]}]
#set_resistance 0.10062  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_14__u_filter_diff_ctr_q[0]}]
#set_load 0.812175  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_14__u_filter_diff_ctr_q[1]}]
#set_resistance 0.0979666  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_14__u_filter_diff_ctr_q[1]}]
#set_load 0.300067  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_14__u_filter_diff_ctr_q[2]}]
#set_resistance 0.0414176  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_14__u_filter_diff_ctr_q[2]}]
#set_load 1.50245  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_14__u_filter_diff_ctr_q[3]}]
#set_resistance 0.209474  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_14__u_filter_diff_ctr_q[3]}]
#set_load 4.15877  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_14__u_filter_stored_value_q]
#set_resistance 0.641012  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_14__u_filter_stored_value_q]
#set_load 1.35395  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_14__u_filter_filter_q]
#set_resistance 0.202547  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_14__u_filter_filter_q]
#set_load 2.83267  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_14__u_filter_filter_synced]
#set_resistance 0.370255  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_14__u_filter_filter_synced]
#set_load 0.445439  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_13__u_filter_diff_ctr_d[0]}]
#set_resistance 0.0655224  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_13__u_filter_diff_ctr_d[0]}]
#set_load 0.295489  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_13__u_filter_diff_ctr_d[1]}]
#set_resistance 0.043155  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_13__u_filter_diff_ctr_d[1]}]
#set_load 0.174598  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_13__u_filter_diff_ctr_d[2]}]
#set_resistance 0.0257971  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_13__u_filter_diff_ctr_d[2]}]
#set_load 0.66818  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_13__u_filter_diff_ctr_d[3]}]
#set_resistance 0.103032  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_13__u_filter_diff_ctr_d[3]}]
#set_load 1.08595  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_13__u_filter_diff_ctr_q[0]}]
#set_resistance 0.130924  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_13__u_filter_diff_ctr_q[0]}]
#set_load 0.386611  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_13__u_filter_diff_ctr_q[1]}]
#set_resistance 0.0498588  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_13__u_filter_diff_ctr_q[1]}]
#set_load 0.761821  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_13__u_filter_diff_ctr_q[2]}]
#set_resistance 0.102714  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_13__u_filter_diff_ctr_q[2]}]
#set_load 0.804935  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_13__u_filter_diff_ctr_q[3]}]
#set_resistance 0.122892  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_13__u_filter_diff_ctr_q[3]}]
#set_load 5.0318  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_13__u_filter_stored_value_q]
#set_resistance 0.777751  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_13__u_filter_stored_value_q]
#set_load 0.66912  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_13__u_filter_filter_q]
#set_resistance 0.0976619  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_13__u_filter_filter_q]
#set_load 1.35436  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_13__u_filter_filter_synced]
#set_resistance 0.176201  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_13__u_filter_filter_synced]
#set_load 0.265944  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_12__u_filter_diff_ctr_d[0]}]
#set_resistance 0.039854  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_12__u_filter_diff_ctr_d[0]}]
#set_load 0.305386  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_12__u_filter_diff_ctr_d[1]}]
#set_resistance 0.0457817  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_12__u_filter_diff_ctr_d[1]}]
#set_load 0.132777  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_12__u_filter_diff_ctr_d[2]}]
#set_resistance 0.019684  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_12__u_filter_diff_ctr_d[2]}]
#set_load 0.676507  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_12__u_filter_diff_ctr_d[3]}]
#set_resistance 0.102261  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_12__u_filter_diff_ctr_d[3]}]
#set_load 0.811264  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_12__u_filter_diff_ctr_q[0]}]
#set_resistance 0.09705  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_12__u_filter_diff_ctr_q[0]}]
#set_load 0.551578  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_12__u_filter_diff_ctr_q[1]}]
#set_resistance 0.0677443  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_12__u_filter_diff_ctr_q[1]}]
#set_load 0.846811  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_12__u_filter_diff_ctr_q[2]}]
#set_resistance 0.114885  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_12__u_filter_diff_ctr_q[2]}]
#set_load 1.30714  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_12__u_filter_diff_ctr_q[3]}]
#set_resistance 0.171331  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_12__u_filter_diff_ctr_q[3]}]
#set_load 5.07066  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_12__u_filter_stored_value_q]
#set_resistance 0.779908  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_12__u_filter_stored_value_q]
#set_load 0.589492  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_12__u_filter_filter_q]
#set_resistance 0.0862273  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_12__u_filter_filter_q]
#set_load 1.32483  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_12__u_filter_filter_synced]
#set_resistance 0.172096  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_12__u_filter_filter_synced]
#set_load 0.271316  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_11__u_filter_diff_ctr_d[0]}]
#set_resistance 0.0409691  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_11__u_filter_diff_ctr_d[0]}]
#set_load 0.553917  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_11__u_filter_diff_ctr_d[1]}]
#set_resistance 0.0839268  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_11__u_filter_diff_ctr_d[1]}]
#set_load 0.124548  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_11__u_filter_diff_ctr_d[2]}]
#set_resistance 0.0187421  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_11__u_filter_diff_ctr_d[2]}]
#set_load 0.236795  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_11__u_filter_diff_ctr_d[3]}]
#set_resistance 0.0363671  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_11__u_filter_diff_ctr_d[3]}]
#set_load 1.41871  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_11__u_filter_diff_ctr_q[0]}]
#set_resistance 0.172735  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_11__u_filter_diff_ctr_q[0]}]
#set_load 1.00978  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_11__u_filter_diff_ctr_q[1]}]
#set_resistance 0.124737  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_11__u_filter_diff_ctr_q[1]}]
#set_load 0.95533  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_11__u_filter_diff_ctr_q[2]}]
#set_resistance 0.129241  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_11__u_filter_diff_ctr_q[2]}]
#set_load 0.801232  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_11__u_filter_diff_ctr_q[3]}]
#set_resistance 0.110757  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_11__u_filter_diff_ctr_q[3]}]
#set_load 0.508958  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_11__u_filter_stored_value_q]
#set_resistance 0.0762125  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_11__u_filter_stored_value_q]
#set_load 0.747181  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_11__u_filter_filter_q]
#set_resistance 0.108971  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_11__u_filter_filter_q]
#set_load 6.02184  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_11__u_filter_filter_synced]
#set_resistance 0.800514  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_11__u_filter_filter_synced]
#set_load 0.503383  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_10__u_filter_diff_ctr_d[0]}]
#set_resistance 0.0754554  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_10__u_filter_diff_ctr_d[0]}]
#set_load 0.547457  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_10__u_filter_diff_ctr_d[1]}]
#set_resistance 0.0824322  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_10__u_filter_diff_ctr_d[1]}]
#set_load 0.395411  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_10__u_filter_diff_ctr_d[2]}]
#set_resistance 0.0603903  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_10__u_filter_diff_ctr_d[2]}]
#set_load 0.272958  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_10__u_filter_diff_ctr_d[3]}]
#set_resistance 0.0402688  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_10__u_filter_diff_ctr_d[3]}]
#set_load 0.626654  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_10__u_filter_diff_ctr_q[0]}]
#set_resistance 0.0760479  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_10__u_filter_diff_ctr_q[0]}]
#set_load 0.981349  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_10__u_filter_diff_ctr_q[1]}]
#set_resistance 0.124207  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_10__u_filter_diff_ctr_q[1]}]
#set_load 0.885041  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_10__u_filter_diff_ctr_q[2]}]
#set_resistance 0.121574  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_10__u_filter_diff_ctr_q[2]}]
#set_load 0.467384  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_10__u_filter_diff_ctr_q[3]}]
#set_resistance 0.067504  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_10__u_filter_diff_ctr_q[3]}]
#set_load 0.405667  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_10__u_filter_stored_value_q]
#set_resistance 0.0581532  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_10__u_filter_stored_value_q]
#set_load 0.468724  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_10__u_filter_filter_q]
#set_resistance 0.0707983  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_10__u_filter_filter_q]
#set_load 0.68968  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_10__u_filter_filter_synced]
#set_resistance 0.0892398  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_10__u_filter_filter_synced]
#set_load 0.4323  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_9__u_filter_diff_ctr_d[0]}]
#set_resistance 0.0665336  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_9__u_filter_diff_ctr_d[0]}]
#set_load 0.565709  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_9__u_filter_diff_ctr_d[1]}]
#set_resistance 0.0858648  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_9__u_filter_diff_ctr_d[1]}]
#set_load 0.103234  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_9__u_filter_diff_ctr_d[2]}]
#set_resistance 0.0147928  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_9__u_filter_diff_ctr_d[2]}]
#set_load 0.175216  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_9__u_filter_diff_ctr_d[3]}]
#set_resistance 0.026714  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_9__u_filter_diff_ctr_d[3]}]
#set_load 0.952514  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_9__u_filter_diff_ctr_q[0]}]
#set_resistance 0.116405  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_9__u_filter_diff_ctr_q[0]}]
#set_load 1.17484  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_9__u_filter_diff_ctr_q[1]}]
#set_resistance 0.149952  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_9__u_filter_diff_ctr_q[1]}]
#set_load 0.671733  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_9__u_filter_diff_ctr_q[2]}]
#set_resistance 0.0929274  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_9__u_filter_diff_ctr_q[2]}]
#set_load 1.00825  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_9__u_filter_diff_ctr_q[3]}]
#set_resistance 0.149465  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_9__u_filter_diff_ctr_q[3]}]
#set_load 0.433833  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_9__u_filter_stored_value_q]
#set_resistance 0.0620985  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_9__u_filter_stored_value_q]
#set_load 0.212285  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_9__u_filter_filter_q]
#set_resistance 0.0318584  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_9__u_filter_filter_q]
#set_load 0.626731  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_9__u_filter_filter_synced]
#set_resistance 0.0806301  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_9__u_filter_filter_synced]
#set_load 0.652661  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_8__u_filter_diff_ctr_d[0]}]
#set_resistance 0.0987303  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_8__u_filter_diff_ctr_d[0]}]
#set_load 0.326655  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_8__u_filter_diff_ctr_d[1]}]
#set_resistance 0.049349  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_8__u_filter_diff_ctr_d[1]}]
#set_load 0.220324  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_8__u_filter_diff_ctr_d[2]}]
#set_resistance 0.0333247  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_8__u_filter_diff_ctr_d[2]}]
#set_load 1.93931  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_8__u_filter_diff_ctr_d[3]}]
#set_resistance 0.283866  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_8__u_filter_diff_ctr_d[3]}]
#set_load 1.54975  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_8__u_filter_diff_ctr_q[0]}]
#set_resistance 0.187191  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_8__u_filter_diff_ctr_q[0]}]
#set_load 0.530926  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_8__u_filter_diff_ctr_q[1]}]
#set_resistance 0.0675272  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_8__u_filter_diff_ctr_q[1]}]
#set_load 0.943361  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_8__u_filter_diff_ctr_q[2]}]
#set_resistance 0.126451  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_8__u_filter_diff_ctr_q[2]}]
#set_load 1.71102  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_8__u_filter_diff_ctr_q[3]}]
#set_resistance 0.249808  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_8__u_filter_diff_ctr_q[3]}]
#set_load 1.26049  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_8__u_filter_stored_value_q]
#set_resistance 0.194732  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_8__u_filter_stored_value_q]
#set_load 0.530068  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_8__u_filter_filter_q]
#set_resistance 0.0764951  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_8__u_filter_filter_q]
#set_load 3.18049  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_8__u_filter_filter_synced]
#set_resistance 0.417655  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_8__u_filter_filter_synced]
#set_load 0.0189653  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_7__u_filter_diff_ctr_d[0]}]
#set_resistance 0.00276534  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_7__u_filter_diff_ctr_d[0]}]
#set_load 0.451836  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_7__u_filter_diff_ctr_d[1]}]
#set_resistance 0.0665303  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_7__u_filter_diff_ctr_d[1]}]
#set_load 0.256254  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_7__u_filter_diff_ctr_d[2]}]
#set_resistance 0.038139  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_7__u_filter_diff_ctr_d[2]}]
#set_load 0.32619  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_7__u_filter_diff_ctr_d[3]}]
#set_resistance 0.0468416  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_7__u_filter_diff_ctr_d[3]}]
#set_load 1.17616  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_7__u_filter_diff_ctr_q[0]}]
#set_resistance 0.142077  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_7__u_filter_diff_ctr_q[0]}]
#set_load 0.519007  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_7__u_filter_diff_ctr_q[1]}]
#set_resistance 0.0642762  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_7__u_filter_diff_ctr_q[1]}]
#set_load 0.925231  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_7__u_filter_diff_ctr_q[2]}]
#set_resistance 0.125554  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_7__u_filter_diff_ctr_q[2]}]
#set_load 1.05151  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_7__u_filter_diff_ctr_q[3]}]
#set_resistance 0.135815  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_7__u_filter_diff_ctr_q[3]}]
#set_load 2.35373  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_7__u_filter_stored_value_q]
#set_resistance 0.362466  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_7__u_filter_stored_value_q]
#set_load 0.52457  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_7__u_filter_filter_q]
#set_resistance 0.0765883  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_7__u_filter_filter_q]
#set_load 3.2684  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_7__u_filter_filter_synced]
#set_resistance 0.43253  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_7__u_filter_filter_synced]
#set_load 0.639839  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_6__u_filter_diff_ctr_d[0]}]
#set_resistance 0.0970659  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_6__u_filter_diff_ctr_d[0]}]
#set_load 0.190791  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_6__u_filter_diff_ctr_d[1]}]
#set_resistance 0.0288341  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_6__u_filter_diff_ctr_d[1]}]
#set_load 0.160893  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_6__u_filter_diff_ctr_d[2]}]
#set_resistance 0.0243012  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_6__u_filter_diff_ctr_d[2]}]
#set_load 0.220523  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_6__u_filter_diff_ctr_d[3]}]
#set_resistance 0.0322271  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_6__u_filter_diff_ctr_d[3]}]
#set_load 1.52717  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_6__u_filter_diff_ctr_q[0]}]
#set_resistance 0.184714  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_6__u_filter_diff_ctr_q[0]}]
#set_load 0.631911  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_6__u_filter_diff_ctr_q[1]}]
#set_resistance 0.0803174  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_6__u_filter_diff_ctr_q[1]}]
#set_load 1.04906  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_6__u_filter_diff_ctr_q[2]}]
#set_resistance 0.140554  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_6__u_filter_diff_ctr_q[2]}]
#set_load 0.349677  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_6__u_filter_diff_ctr_q[3]}]
#set_resistance 0.0534544  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_6__u_filter_diff_ctr_q[3]}]
#set_load 2.30559  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_6__u_filter_stored_value_q]
#set_resistance 0.35566  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_6__u_filter_stored_value_q]
#set_load 0.425833  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_6__u_filter_filter_q]
#set_resistance 0.0615814  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_6__u_filter_filter_q]
#set_load 3.6653  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_6__u_filter_filter_synced]
#set_resistance 0.485789  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_6__u_filter_filter_synced]
#set_load 0.492029  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_5__u_filter_diff_ctr_d[0]}]
#set_resistance 0.0741573  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_5__u_filter_diff_ctr_d[0]}]
#set_load 0.463764  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_5__u_filter_diff_ctr_d[1]}]
#set_resistance 0.069448  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_5__u_filter_diff_ctr_d[1]}]
#set_load 0.290302  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_5__u_filter_diff_ctr_d[2]}]
#set_resistance 0.0423908  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_5__u_filter_diff_ctr_d[2]}]
#set_load 0.150165  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_5__u_filter_diff_ctr_d[3]}]
#set_resistance 0.0223976  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_5__u_filter_diff_ctr_d[3]}]
#set_load 0.784784  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_5__u_filter_diff_ctr_q[0]}]
#set_resistance 0.0956348  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_5__u_filter_diff_ctr_q[0]}]
#set_load 1.1456  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_5__u_filter_diff_ctr_q[1]}]
#set_resistance 0.145255  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_5__u_filter_diff_ctr_q[1]}]
#set_load 0.44444  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_5__u_filter_diff_ctr_q[2]}]
#set_resistance 0.0641873  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_5__u_filter_diff_ctr_q[2]}]
#set_load 0.924315  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_5__u_filter_diff_ctr_q[3]}]
#set_resistance 0.136925  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_5__u_filter_diff_ctr_q[3]}]
#set_load 3.76697  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_5__u_filter_stored_value_q]
#set_resistance 0.581359  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_5__u_filter_stored_value_q]
#set_load 0.483142  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_5__u_filter_filter_q]
#set_resistance 0.0704743  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_5__u_filter_filter_q]
#set_load 1.85055  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_5__u_filter_filter_synced]
#set_resistance 0.239924  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_5__u_filter_filter_synced]
#set_load 0.393957  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_4__u_filter_diff_ctr_d[0]}]
#set_resistance 0.0591118  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_4__u_filter_diff_ctr_d[0]}]
#set_load 0.34516  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_4__u_filter_diff_ctr_d[1]}]
#set_resistance 0.0523373  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_4__u_filter_diff_ctr_d[1]}]
#set_load 0.248476  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_4__u_filter_diff_ctr_d[2]}]
#set_resistance 0.0376645  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_4__u_filter_diff_ctr_d[2]}]
#set_load 0.10269  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_4__u_filter_diff_ctr_d[3]}]
#set_resistance 0.0158727  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_4__u_filter_diff_ctr_d[3]}]
#set_load 0.703523  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_4__u_filter_diff_ctr_q[0]}]
#set_resistance 0.0861045  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_4__u_filter_diff_ctr_q[0]}]
#set_load 0.504917  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_4__u_filter_diff_ctr_q[1]}]
#set_resistance 0.0635008  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_4__u_filter_diff_ctr_q[1]}]
#set_load 0.284606  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_4__u_filter_diff_ctr_q[2]}]
#set_resistance 0.0433104  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_4__u_filter_diff_ctr_q[2]}]
#set_load 0.594506  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_4__u_filter_diff_ctr_q[3]}]
#set_resistance 0.0886746  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_4__u_filter_diff_ctr_q[3]}]
#set_load 5.08906  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_4__u_filter_stored_value_q]
#set_resistance 0.785935  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_4__u_filter_stored_value_q]
#set_load 0.188094  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_4__u_filter_filter_q]
#set_resistance 0.0286926  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_4__u_filter_filter_q]
#set_load 1.60828  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_4__u_filter_filter_synced]
#set_resistance 0.209354  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_4__u_filter_filter_synced]
#set_load 0.767855  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_3__u_filter_diff_ctr_d[0]}]
#set_resistance 0.116909  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_3__u_filter_diff_ctr_d[0]}]
#set_load 0.65993  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_3__u_filter_diff_ctr_d[1]}]
#set_resistance 0.0988733  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_3__u_filter_diff_ctr_d[1]}]
#set_load 0.106625  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_3__u_filter_diff_ctr_d[2]}]
#set_resistance 0.0161777  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_3__u_filter_diff_ctr_d[2]}]
#set_load 0.280717  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_3__u_filter_diff_ctr_d[3]}]
#set_resistance 0.0414152  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_3__u_filter_diff_ctr_d[3]}]
#set_load 0.892724  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_3__u_filter_diff_ctr_q[0]}]
#set_resistance 0.111942  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_3__u_filter_diff_ctr_q[0]}]
#set_load 1.06593  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_3__u_filter_diff_ctr_q[1]}]
#set_resistance 0.136538  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_3__u_filter_diff_ctr_q[1]}]
#set_load 0.376493  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_3__u_filter_diff_ctr_q[2]}]
#set_resistance 0.056688  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_3__u_filter_diff_ctr_q[2]}]
#set_load 0.910121  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_3__u_filter_diff_ctr_q[3]}]
#set_resistance 0.124933  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_3__u_filter_diff_ctr_q[3]}]
#set_load 2.12442  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_3__u_filter_stored_value_q]
#set_resistance 0.328288  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_3__u_filter_stored_value_q]
#set_load 0.185269  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_3__u_filter_filter_q]
#set_resistance 0.0270722  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_3__u_filter_filter_q]
#set_load 4.69631  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_3__u_filter_filter_synced]
#set_resistance 0.62548  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_3__u_filter_filter_synced]
#set_load 0.38027  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_2__u_filter_diff_ctr_d[0]}]
#set_resistance 0.0578932  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_2__u_filter_diff_ctr_d[0]}]
#set_load 0.270981  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_2__u_filter_diff_ctr_d[1]}]
#set_resistance 0.0412349  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_2__u_filter_diff_ctr_d[1]}]
#set_load 0.0439955  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_2__u_filter_diff_ctr_d[2]}]
#set_resistance 0.00670578  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_2__u_filter_diff_ctr_d[2]}]
#set_load 0.256196  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_2__u_filter_diff_ctr_d[3]}]
#set_resistance 0.0379481  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_2__u_filter_diff_ctr_d[3]}]
#set_load 1.12462  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_2__u_filter_diff_ctr_q[0]}]
#set_resistance 0.137253  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_2__u_filter_diff_ctr_q[0]}]
#set_load 0.410925  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_2__u_filter_diff_ctr_q[1]}]
#set_resistance 0.0536793  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_2__u_filter_diff_ctr_q[1]}]
#set_load 0.980872  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_2__u_filter_diff_ctr_q[2]}]
#set_resistance 0.134541  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_2__u_filter_diff_ctr_q[2]}]
#set_load 0.405943  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_2__u_filter_diff_ctr_q[3]}]
#set_resistance 0.060242  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_2__u_filter_diff_ctr_q[3]}]
#set_load 4.66181  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_2__u_filter_stored_value_q]
#set_resistance 0.720117  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_2__u_filter_stored_value_q]
#set_load 0.460304  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_2__u_filter_filter_q]
#set_resistance 0.0667012  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_2__u_filter_filter_q]
#set_load 2.36611  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_2__u_filter_filter_synced]
#set_resistance 0.305424  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_2__u_filter_filter_synced]
#set_load 0.219407  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_1__u_filter_diff_ctr_d[0]}]
#set_resistance 0.0327783  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_1__u_filter_diff_ctr_d[0]}]
#set_load 0.314383  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_1__u_filter_diff_ctr_d[1]}]
#set_resistance 0.0466786  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_1__u_filter_diff_ctr_d[1]}]
#set_load 0.0956578  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_1__u_filter_diff_ctr_d[2]}]
#set_resistance 0.0145397  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_1__u_filter_diff_ctr_d[2]}]
#set_load 0.280528  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_1__u_filter_diff_ctr_d[3]}]
#set_resistance 0.0429873  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_1__u_filter_diff_ctr_d[3]}]
#set_load 1.07363  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_1__u_filter_diff_ctr_q[0]}]
#set_resistance 0.130141  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_1__u_filter_diff_ctr_q[0]}]
#set_load 0.616511  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_1__u_filter_diff_ctr_q[1]}]
#set_resistance 0.0807621  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_1__u_filter_diff_ctr_q[1]}]
#set_load 1.01935  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_1__u_filter_diff_ctr_q[2]}]
#set_resistance 0.13882  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_1__u_filter_diff_ctr_q[2]}]
#set_load 0.47928  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_1__u_filter_diff_ctr_q[3]}]
#set_resistance 0.0737254  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_1__u_filter_diff_ctr_q[3]}]
#set_load 4.69633  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_1__u_filter_stored_value_q]
#set_resistance 0.724824  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_1__u_filter_stored_value_q]
#set_load 0.563181  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_1__u_filter_filter_q]
#set_resistance 0.0813285  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_1__u_filter_filter_q]
#set_load 1.83643  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_1__u_filter_filter_synced]
#set_resistance 0.241913  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_1__u_filter_filter_synced]
#set_load 0.288286  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_0__u_filter_diff_ctr_d[0]}]
#set_resistance 0.0439858  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_0__u_filter_diff_ctr_d[0]}]
#set_load 0.26882  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_0__u_filter_diff_ctr_d[1]}]
#set_resistance 0.0398348  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_0__u_filter_diff_ctr_d[1]}]
#set_load 0.19195  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_0__u_filter_diff_ctr_d[2]}]
#set_resistance 0.0290902  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_0__u_filter_diff_ctr_d[2]}]
#set_load 0.207929  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_0__u_filter_diff_ctr_d[3]}]
#set_resistance 0.0302602  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_0__u_filter_diff_ctr_d[3]}]
#set_load 0.842766  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_0__u_filter_diff_ctr_q[0]}]
#set_resistance 0.102949  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_0__u_filter_diff_ctr_q[0]}]
#set_load 0.928128  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_0__u_filter_diff_ctr_q[1]}]
#set_resistance 0.117925  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_0__u_filter_diff_ctr_q[1]}]
#set_load 0.335427  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_0__u_filter_diff_ctr_q[2]}]
#set_resistance 0.0484529  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_0__u_filter_diff_ctr_q[2]}]
#set_load 0.573449  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_0__u_filter_diff_ctr_q[3]}]
#set_resistance 0.0828264  [get_nets {u_top_core_u_peri_device/u_gpio_gen_filter_0__u_filter_diff_ctr_q[3]}]
#set_load 0.339681  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_0__u_filter_stored_value_q]
#set_resistance 0.0506924  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_0__u_filter_stored_value_q]
#set_load 0.898281  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_0__u_filter_filter_q]
#set_resistance 0.135163  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_0__u_filter_filter_q]
#set_load 6.97727  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_0__u_filter_filter_synced]
#set_resistance 0.925132  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_0__u_filter_filter_synced]
#set_load 0.254169  [get_nets u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_N46]
#set_resistance 0.037164  [get_nets u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_N46]
#set_load 1.84133  [get_nets u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_N45]
#set_resistance 0.280869  [get_nets u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_N45]
#set_load 1.77053  [get_nets u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_N44]
#set_resistance 0.271146  [get_nets u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_N44]
#set_load 1.69706  [get_nets u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_N43]
#set_resistance 0.261601  [get_nets u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_N43]
#set_load 2.15595  [get_nets u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_N42]
#set_resistance 0.325717  [get_nets u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_N42]
#set_load 3.20799  [get_nets u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_N41]
#set_resistance 0.482782  [get_nets u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_N41]
#set_load 2.62269  [get_nets u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_N40]
#set_resistance 0.394942  [get_nets u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_N40]
#set_load 2.05765  [get_nets u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_N39]
#set_resistance 0.313211  [get_nets u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_N39]
#set_load 2.01035  [get_nets u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_N38]
#set_resistance 0.304972  [get_nets u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_N38]
#set_load 1.50198  [get_nets u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_N37]
#set_resistance 0.226207  [get_nets u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_N37]
#set_load 1.62371  [get_nets u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_N36]
#set_resistance 0.24625  [get_nets u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_N36]
#set_load 2.23455  [get_nets u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_N35]
#set_resistance 0.331712  [get_nets u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_N35]
#set_load 1.60124  [get_nets u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_N34]
#set_resistance 0.239179  [get_nets u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_N34]
#set_load 1.73732  [get_nets u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_N33]
#set_resistance 0.258787  [get_nets u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_N33]
#set_load 1.54706  [get_nets u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_N32]
#set_resistance 0.233107  [get_nets u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_N32]
#set_load 2.83996  [get_nets u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_N31]
#set_resistance 0.423676  [get_nets u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_N31]
#set_load 1.4705  [get_nets u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_N30]
#set_resistance 0.220864  [get_nets u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_N30]
#set_load 2.50229  [get_nets u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_N29]
#set_resistance 0.377595  [get_nets u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_N29]
#set_load 2.79769  [get_nets u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_N28]
#set_resistance 0.417767  [get_nets u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_N28]
#set_load 2.90452  [get_nets u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_N27]
#set_resistance 0.434401  [get_nets u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_N27]
#set_load 2.37054  [get_nets u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_N26]
#set_resistance 0.353169  [get_nets u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_N26]
#set_load 2.99476  [get_nets u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_N25]
#set_resistance 0.440947  [get_nets u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_N25]
#set_load 3.00087  [get_nets u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_N24]
#set_resistance 0.442258  [get_nets u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_N24]
#set_load 3.23318  [get_nets u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_N23]
#set_resistance 0.479486  [get_nets u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_N23]
#set_load 2.98054  [get_nets u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_N22]
#set_resistance 0.44818  [get_nets u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_N22]
#set_load 3.43879  [get_nets u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_N21]
#set_resistance 0.515964  [get_nets u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_N21]
#set_load 3.0517  [get_nets u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_N20]
#set_resistance 0.457268  [get_nets u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_N20]
#set_load 3.34558  [get_nets u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_N19]
#set_resistance 0.496839  [get_nets u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_N19]
#set_load 4.05292  [get_nets u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_N18]
#set_resistance 0.608068  [get_nets u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_N18]
#set_load 2.54243  [get_nets u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_N17]
#set_resistance 0.384674  [get_nets u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_N17]
#set_load 2.29118  [get_nets u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_N16]
#set_resistance 0.340791  [get_nets u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_N16]
#set_load 2.79687  [get_nets u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_N15]
#set_resistance 0.415088  [get_nets u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_N15]
#set_load 2.88484  [get_nets u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_N14]
#set_resistance 0.43136  [get_nets u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_N14]
#set_load 0.279746  [get_nets u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_N7]
#set_resistance 0.0407148  [get_nets u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_N7]
#set_load 0.0766929  [get_nets u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_rd_req]
#set_resistance 0.0117867  [get_nets u_top_core_u_peri_device/u_gpio_u_reg_u_reg_if_rd_req]
#set_load 0.775589  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_wr_data[0]}]
#set_resistance 0.118949  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_wr_data[0]}]
#set_load 0.183682  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_wr_data[1]}]
#set_resistance 0.026435  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_wr_data[1]}]
#set_load 0.397083  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_wr_data[2]}]
#set_resistance 0.0575265  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_wr_data[2]}]
#set_load 0.697477  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_wr_data[3]}]
#set_resistance 0.100516  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_wr_data[3]}]
#set_load 1.0928  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_wr_data[4]}]
#set_resistance 0.167156  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_wr_data[4]}]
#set_load 0.236755  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_wr_data[5]}]
#set_resistance 0.0348018  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_wr_data[5]}]
#set_load 0.697179  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_wr_data[6]}]
#set_resistance 0.103161  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_wr_data[6]}]
#set_load 0.189185  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_wr_data[7]}]
#set_resistance 0.02771  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_wr_data[7]}]
#set_load 0.257393  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_wr_data[8]}]
#set_resistance 0.0389868  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_wr_data[8]}]
#set_load 0.13391  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_wr_data[9]}]
#set_resistance 0.0201867  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_wr_data[9]}]
#set_load 0.160572  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_wr_data[10]}]
#set_resistance 0.0237843  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_wr_data[10]}]
#set_load 0.0796346  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_wr_data[11]}]
#set_resistance 0.011866  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_wr_data[11]}]
#set_load 0.650095  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_wr_data[12]}]
#set_resistance 0.0984591  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_wr_data[12]}]
#set_load 0.0998188  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_wr_data[13]}]
#set_resistance 0.0143942  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_wr_data[13]}]
#set_load 0.31275  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_wr_data[14]}]
#set_resistance 0.0455793  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_wr_data[14]}]
#set_load 0.112055  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_wr_data[15]}]
#set_resistance 0.016399  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_wr_data[15]}]
#set_load 0.533455  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_wr_data[16]}]
#set_resistance 0.0773807  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_wr_data[16]}]
#set_load 0.312898  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_wr_data[17]}]
#set_resistance 0.0456714  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_wr_data[17]}]
#set_load 0.413217  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_wr_data[18]}]
#set_resistance 0.0609088  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_wr_data[18]}]
#set_load 0.241393  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_wr_data[19]}]
#set_resistance 0.0360357  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_wr_data[19]}]
#set_load 0.782796  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_wr_data[20]}]
#set_resistance 0.116436  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_wr_data[20]}]
#set_load 0.328106  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_wr_data[21]}]
#set_resistance 0.0480451  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_wr_data[21]}]
#set_load 0.725429  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_wr_data[22]}]
#set_resistance 0.105916  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_wr_data[22]}]
#set_load 0.190586  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_wr_data[23]}]
#set_resistance 0.028058  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_wr_data[23]}]
#set_load 0.513325  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_wr_data[24]}]
#set_resistance 0.074649  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_wr_data[24]}]
#set_load 0.446651  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_wr_data[25]}]
#set_resistance 0.0648723  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_wr_data[25]}]
#set_load 0.613191  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_wr_data[26]}]
#set_resistance 0.0891108  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_wr_data[26]}]
#set_load 0.322617  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_wr_data[27]}]
#set_resistance 0.047109  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_wr_data[27]}]
#set_load 1.76242  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_wr_data[28]}]
#set_resistance 0.257211  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_wr_data[28]}]
#set_load 0.324545  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_wr_data[29]}]
#set_resistance 0.0466976  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_wr_data[29]}]
#set_load 0.418726  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_wr_data[30]}]
#set_resistance 0.0636753  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_wr_data[30]}]
#set_load 0.235826  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_wr_data[31]}]
#set_resistance 0.0359565  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_wr_data[31]}]
#set_load 3.76381  [get_nets u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_n1]
#set_resistance 0.546229  [get_nets u_top_core_u_peri_device/u_gpio_u_reg_u_intr_state_n1]
#set_load 5.95491  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_wr_data[0]}]
#set_resistance 0.791518  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_wr_data[0]}]
#set_load 4.19938  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_wr_data[1]}]
#set_resistance 0.555356  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_wr_data[1]}]
#set_load 5.09269  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_wr_data[2]}]
#set_resistance 0.678856  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_wr_data[2]}]
#set_load 5.24688  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_wr_data[3]}]
#set_resistance 0.691709  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_wr_data[3]}]
#set_load 5.37505  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_wr_data[4]}]
#set_resistance 0.701904  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_wr_data[4]}]
#set_load 5.81104  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_wr_data[5]}]
#set_resistance 0.762743  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_wr_data[5]}]
#set_load 6.01663  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_wr_data[6]}]
#set_resistance 0.785745  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_wr_data[6]}]
#set_load 5.76831  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_wr_data[7]}]
#set_resistance 0.754017  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_wr_data[7]}]
#set_load 6.84918  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_wr_data[8]}]
#set_resistance 0.895985  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_wr_data[8]}]
#set_load 1.13872  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_wr_data[9]}]
#set_resistance 0.143796  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_wr_data[9]}]
#set_load 0.959671  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_wr_data[10]}]
#set_resistance 0.123068  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_wr_data[10]}]
#set_load 4.98019  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_wr_data[11]}]
#set_resistance 0.660038  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_wr_data[11]}]
#set_load 4.60528  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_wr_data[12]}]
#set_resistance 0.612762  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_wr_data[12]}]
#set_load 3.60357  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_wr_data[13]}]
#set_resistance 0.478631  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_wr_data[13]}]
#set_load 5.892  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_wr_data[14]}]
#set_resistance 0.774514  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_wr_data[14]}]
#set_load 4.3974  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_wr_data[15]}]
#set_resistance 0.580463  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_wr_data[15]}]
#set_load 4.06937  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_wr_data[16]}]
#set_resistance 0.524745  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_wr_data[16]}]
#set_load 4.95908  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_wr_data[17]}]
#set_resistance 0.635027  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_wr_data[17]}]
#set_load 3.37231  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_wr_data[18]}]
#set_resistance 0.448895  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_wr_data[18]}]
#set_load 4.3993  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_wr_data[19]}]
#set_resistance 0.582395  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_wr_data[19]}]
#set_load 4.67261  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_wr_data[20]}]
#set_resistance 0.620795  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_wr_data[20]}]
#set_load 4.3455  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_wr_data[21]}]
#set_resistance 0.578814  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_wr_data[21]}]
#set_load 4.49081  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_wr_data[22]}]
#set_resistance 0.597984  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_wr_data[22]}]
#set_load 4.05948  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_wr_data[23]}]
#set_resistance 0.542109  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_wr_data[23]}]
#set_load 3.5943  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_wr_data[24]}]
#set_resistance 0.47396  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_wr_data[24]}]
#set_load 5.89338  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_wr_data[25]}]
#set_resistance 0.745993  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_wr_data[25]}]
#set_load 3.95683  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_wr_data[26]}]
#set_resistance 0.499708  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_wr_data[26]}]
#set_load 3.78737  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_wr_data[27]}]
#set_resistance 0.477309  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_wr_data[27]}]
#set_load 7.62909  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_wr_data[28]}]
#set_resistance 0.981649  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_wr_data[28]}]
#set_load 3.17502  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_wr_data[29]}]
#set_resistance 0.419182  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_wr_data[29]}]
#set_load 2.95937  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_wr_data[30]}]
#set_resistance 0.387775  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_wr_data[30]}]
#set_load 2.3509  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_wr_data[31]}]
#set_resistance 0.304703  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_data_in_wr_data[31]}]
#set_load 0.473068  [get_nets u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_gen_err_resp_err_resp_N12]
#set_resistance 0.0684027  [get_nets u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_gen_err_resp_err_resp_N12]
#set_load 0.101709  [get_nets u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_gen_err_resp_err_resp_N8]
#set_resistance 0.0152895  [get_nets u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_gen_err_resp_err_resp_N8]
#set_load 0.675755  [get_nets u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_gen_err_resp_err_resp_err_rsp_pending]
#set_resistance 0.091162  [get_nets u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_gen_err_resp_err_resp_err_rsp_pending]
#set_load 0.107273  [get_nets {u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_gen_err_resp_err_resp_err_instr_type[1]}]
#set_resistance 0.0162131  [get_nets {u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_gen_err_resp_err_resp_err_instr_type[1]}]
#set_load 0.152309  [get_nets {u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_gen_err_resp_err_resp_err_instr_type[2]}]
#set_resistance 0.0235143  [get_nets {u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_gen_err_resp_err_resp_err_instr_type[2]}]
#set_load 0.260354  [get_nets {u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_gen_err_resp_err_resp_err_opcode[0]}]
#set_resistance 0.0387333  [get_nets {u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_gen_err_resp_err_resp_err_opcode[0]}]
#set_load 0.267528  [get_nets {u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_gen_err_resp_err_resp_err_opcode[1]}]
#set_resistance 0.0399057  [get_nets {u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_gen_err_resp_err_resp_err_opcode[1]}]
#set_load 0.138523  [get_nets u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_gen_err_resp_err_resp_err_req_pending]
#set_resistance 0.0205455  [get_nets u_top_core_u_peri_device/u_xbar_periph_u_s1n_6_gen_err_resp_err_resp_err_req_pending]
#set_load 0.450444  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_31__u_filter_gen_async_prim_flop_2sync_intq_0_]
#set_resistance 0.0645675  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_31__u_filter_gen_async_prim_flop_2sync_intq_0_]
#set_load 0.584928  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_30__u_filter_gen_async_prim_flop_2sync_intq_0_]
#set_resistance 0.0858869  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_30__u_filter_gen_async_prim_flop_2sync_intq_0_]
#set_load 0.780797  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_29__u_filter_gen_async_prim_flop_2sync_intq_0_]
#set_resistance 0.117205  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_29__u_filter_gen_async_prim_flop_2sync_intq_0_]
#set_load 0.586129  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_28__u_filter_gen_async_prim_flop_2sync_intq_0_]
#set_resistance 0.0847993  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_28__u_filter_gen_async_prim_flop_2sync_intq_0_]
#set_load 3.85098  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_27__u_filter_gen_async_prim_flop_2sync_intq_0_]
#set_resistance 0.554151  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_27__u_filter_gen_async_prim_flop_2sync_intq_0_]
#set_load 0.902048  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_26__u_filter_gen_async_prim_flop_2sync_intq_0_]
#set_resistance 0.130802  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_26__u_filter_gen_async_prim_flop_2sync_intq_0_]
#set_load 0.526533  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_25__u_filter_gen_async_prim_flop_2sync_intq_0_]
#set_resistance 0.0797886  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_25__u_filter_gen_async_prim_flop_2sync_intq_0_]
#set_load 1.13086  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_24__u_filter_gen_async_prim_flop_2sync_intq_0_]
#set_resistance 0.16436  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_24__u_filter_gen_async_prim_flop_2sync_intq_0_]
#set_load 0.644972  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_23__u_filter_gen_async_prim_flop_2sync_intq_0_]
#set_resistance 0.0940275  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_23__u_filter_gen_async_prim_flop_2sync_intq_0_]
#set_load 0.393654  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_22__u_filter_gen_async_prim_flop_2sync_intq_0_]
#set_resistance 0.0602466  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_22__u_filter_gen_async_prim_flop_2sync_intq_0_]
#set_load 0.491189  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_21__u_filter_gen_async_prim_flop_2sync_intq_0_]
#set_resistance 0.071509  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_21__u_filter_gen_async_prim_flop_2sync_intq_0_]
#set_load 0.218225  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_20__u_filter_gen_async_prim_flop_2sync_intq_0_]
#set_resistance 0.0319121  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_20__u_filter_gen_async_prim_flop_2sync_intq_0_]
#set_load 0.845006  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_19__u_filter_gen_async_prim_flop_2sync_intq_0_]
#set_resistance 0.124424  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_19__u_filter_gen_async_prim_flop_2sync_intq_0_]
#set_load 2.14442  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_18__u_filter_gen_async_prim_flop_2sync_intq_0_]
#set_resistance 0.324407  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_18__u_filter_gen_async_prim_flop_2sync_intq_0_]
#set_load 0.4573  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_17__u_filter_gen_async_prim_flop_2sync_intq_0_]
#set_resistance 0.0655743  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_17__u_filter_gen_async_prim_flop_2sync_intq_0_]
#set_load 0.973268  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_16__u_filter_gen_async_prim_flop_2sync_intq_0_]
#set_resistance 0.147644  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_16__u_filter_gen_async_prim_flop_2sync_intq_0_]
#set_load 1.63117  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_15__u_filter_gen_async_prim_flop_2sync_intq_0_]
#set_resistance 0.245351  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_15__u_filter_gen_async_prim_flop_2sync_intq_0_]
#set_load 1.37112  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_14__u_filter_gen_async_prim_flop_2sync_intq_0_]
#set_resistance 0.207079  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_14__u_filter_gen_async_prim_flop_2sync_intq_0_]
#set_load 0.709656  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_13__u_filter_gen_async_prim_flop_2sync_intq_0_]
#set_resistance 0.105479  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_13__u_filter_gen_async_prim_flop_2sync_intq_0_]
#set_load 0.879656  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_12__u_filter_gen_async_prim_flop_2sync_intq_0_]
#set_resistance 0.127275  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_12__u_filter_gen_async_prim_flop_2sync_intq_0_]
#set_load 0.100393  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_11__u_filter_gen_async_prim_flop_2sync_intq_0_]
#set_resistance 0.0143805  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_11__u_filter_gen_async_prim_flop_2sync_intq_0_]
#set_load 6.47881  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_10__u_filter_gen_async_prim_flop_2sync_intq_0_]
#set_resistance 0.966499  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_10__u_filter_gen_async_prim_flop_2sync_intq_0_]
#set_load 0.25388  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_9__u_filter_gen_async_prim_flop_2sync_intq_0_]
#set_resistance 0.036986  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_9__u_filter_gen_async_prim_flop_2sync_intq_0_]
#set_load 0.586405  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_8__u_filter_gen_async_prim_flop_2sync_intq_0_]
#set_resistance 0.0903025  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_8__u_filter_gen_async_prim_flop_2sync_intq_0_]
#set_load 4.13939  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_7__u_filter_gen_async_prim_flop_2sync_intq_0_]
#set_resistance 0.633564  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_7__u_filter_gen_async_prim_flop_2sync_intq_0_]
#set_load 0.817958  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_6__u_filter_gen_async_prim_flop_2sync_intq_0_]
#set_resistance 0.120291  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_6__u_filter_gen_async_prim_flop_2sync_intq_0_]
#set_load 0.881651  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_5__u_filter_gen_async_prim_flop_2sync_intq_0_]
#set_resistance 0.130457  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_5__u_filter_gen_async_prim_flop_2sync_intq_0_]
#set_load 0.373546  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_4__u_filter_gen_async_prim_flop_2sync_intq_0_]
#set_resistance 0.0543838  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_4__u_filter_gen_async_prim_flop_2sync_intq_0_]
#set_load 1.37215  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_3__u_filter_gen_async_prim_flop_2sync_intq_0_]
#set_resistance 0.202633  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_3__u_filter_gen_async_prim_flop_2sync_intq_0_]
#set_load 0.445115  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_2__u_filter_gen_async_prim_flop_2sync_intq_0_]
#set_resistance 0.0675386  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_2__u_filter_gen_async_prim_flop_2sync_intq_0_]
#set_load 1.48722  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_1__u_filter_gen_async_prim_flop_2sync_intq_0_]
#set_resistance 0.220972  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_1__u_filter_gen_async_prim_flop_2sync_intq_0_]
#set_load 0.309698  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_0__u_filter_gen_async_prim_flop_2sync_intq_0_]
#set_resistance 0.0453154  [get_nets u_top_core_u_peri_device/u_gpio_gen_filter_0__u_filter_gen_async_prim_flop_2sync_intq_0_]
#set_load 0.65347  [get_nets u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ack_N39]
#set_resistance 0.0897564  [get_nets u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ack_N39]
#set_load 0.976741  [get_nets u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ack_level_q]
#set_resistance 0.146384  [get_nets u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ack_level_q]
#set_load 0.160659  [get_nets {u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ack_gen_async_state_q[0]}]
#set_resistance 0.0244312  [get_nets {u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ack_gen_async_state_q[0]}]
#set_load 0.512149  [get_nets {u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ack_gen_async_state_q[1]}]
#set_resistance 0.0691117  [get_nets {u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ack_gen_async_state_q[1]}]
#set_load 0.146834  [get_nets {u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ack_gen_async_state_d[0]}]
#set_resistance 0.0223255  [get_nets {u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ack_gen_async_state_d[0]}]
#set_load 0.287885  [get_nets {u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ack_gen_async_state_d[1]}]
#set_resistance 0.0428588  [get_nets {u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ack_gen_async_state_d[1]}]
#set_load 0.186396  [get_nets u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ack_gen_async_diff_nq]
#set_resistance 0.0285056  [get_nets u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ack_gen_async_diff_nq]
#set_load 0.561998  [get_nets u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ack_gen_async_diff_pq]
#set_resistance 0.0814299  [get_nets u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ack_gen_async_diff_pq]
#set_load 1.14844  [get_nets u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ack_gen_async_diff_nd]
#set_resistance 0.160675  [get_nets u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ack_gen_async_diff_nd]
#set_load 6.09952  [get_nets u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ack_gen_async_diff_pd]
#set_resistance 0.717137  [get_nets u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ack_gen_async_diff_pd]
#set_load 0.504565  [get_nets u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ping_N39]
#set_resistance 0.0702871  [get_nets u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ping_N39]
#set_load 0.42655  [get_nets u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ping_level_q]
#set_resistance 0.0618447  [get_nets u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ping_level_q]
#set_load 0.417559  [get_nets {u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ping_gen_async_state_q[0]}]
#set_resistance 0.056617  [get_nets {u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ping_gen_async_state_q[0]}]
#set_load 0.466094  [get_nets {u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ping_gen_async_state_q[1]}]
#set_resistance 0.056854  [get_nets {u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ping_gen_async_state_q[1]}]
#set_load 0.237894  [get_nets {u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ping_gen_async_state_d[0]}]
#set_resistance 0.0357359  [get_nets {u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ping_gen_async_state_d[0]}]
#set_load 0.229011  [get_nets {u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ping_gen_async_state_d[1]}]
#set_resistance 0.0344997  [get_nets {u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ping_gen_async_state_d[1]}]
#set_load 0.296451  [get_nets u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ping_gen_async_diff_nq]
#set_resistance 0.0451312  [get_nets u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ping_gen_async_diff_nq]
#set_load 0.740942  [get_nets u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ping_gen_async_diff_pq]
#set_resistance 0.110132  [get_nets u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ping_gen_async_diff_pq]
#set_load 0.820174  [get_nets u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ping_gen_async_diff_nd]
#set_resistance 0.10669  [get_nets u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ping_gen_async_diff_nd]
#set_load 0.676275  [get_nets u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ping_gen_async_diff_pd]
#set_resistance 0.0871904  [get_nets u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ping_gen_async_diff_pd]
#set_load 0.11932  [get_nets u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ping_n5]
#set_resistance 0.0179965  [get_nets u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ping_n5]
#set_load 0.086145  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_wr_data[0]}]
#set_resistance 0.0132311  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_wr_data[0]}]
#set_load 0.170713  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_wr_data[1]}]
#set_resistance 0.0256461  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_wr_data[1]}]
#set_load 0.604691  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_wr_data[2]}]
#set_resistance 0.0912266  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_wr_data[2]}]
#set_load 0.24624  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_wr_data[3]}]
#set_resistance 0.0373555  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_wr_data[3]}]
#set_load 0.129522  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_wr_data[4]}]
#set_resistance 0.0185331  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_wr_data[4]}]
#set_load 0.0187449  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_wr_data[5]}]
#set_resistance 0.00280285  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_wr_data[5]}]
#set_load 0.313791  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_wr_data[6]}]
#set_resistance 0.0477525  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_wr_data[6]}]
#set_load 0.423238  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_wr_data[7]}]
#set_resistance 0.0641577  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_wr_data[7]}]
#set_load 1.22241  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_wr_data[8]}]
#set_resistance 0.1782  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_wr_data[8]}]
#set_load 0.0907708  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_wr_data[9]}]
#set_resistance 0.0131153  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_wr_data[9]}]
#set_load 0.108368  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_wr_data[10]}]
#set_resistance 0.016531  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_wr_data[10]}]
#set_load 0.217561  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_wr_data[11]}]
#set_resistance 0.03155  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_wr_data[11]}]
#set_load 0.666863  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_wr_data[12]}]
#set_resistance 0.101193  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_wr_data[12]}]
#set_load 0.257734  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_wr_data[13]}]
#set_resistance 0.0388997  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_wr_data[13]}]
#set_load 0.48708  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_wr_data[14]}]
#set_resistance 0.0752168  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_wr_data[14]}]
#set_load 0.529772  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_wr_data[15]}]
#set_resistance 0.0809396  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_wr_data[15]}]
#set_load 0.245918  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_wr_data[16]}]
#set_resistance 0.0371158  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_wr_data[16]}]
#set_load 0.261138  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_wr_data[17]}]
#set_resistance 0.0385465  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_wr_data[17]}]
#set_load 0.486477  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_wr_data[18]}]
#set_resistance 0.0751751  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_wr_data[18]}]
#set_load 0.222067  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_wr_data[19]}]
#set_resistance 0.0331048  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_wr_data[19]}]
#set_load 0.119998  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_wr_data[20]}]
#set_resistance 0.017206  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_wr_data[20]}]
#set_load 0.234394  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_wr_data[21]}]
#set_resistance 0.0347211  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_wr_data[21]}]
#set_load 0.568505  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_wr_data[22]}]
#set_resistance 0.0849768  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_wr_data[22]}]
#set_load 0.583072  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_wr_data[23]}]
#set_resistance 0.0876294  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_wr_data[23]}]
#set_load 0.507066  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_wr_data[24]}]
#set_resistance 0.0739489  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_wr_data[24]}]
#set_load 0.118148  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_wr_data[25]}]
#set_resistance 0.0173583  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_wr_data[25]}]
#set_load 0.371406  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_wr_data[26]}]
#set_resistance 0.0554243  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_wr_data[26]}]
#set_load 0.232011  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_wr_data[27]}]
#set_resistance 0.0355896  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_wr_data[27]}]
#set_load 0.502693  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_wr_data[28]}]
#set_resistance 0.0759871  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_wr_data[28]}]
#set_load 0.237658  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_wr_data[29]}]
#set_resistance 0.0360569  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_wr_data[29]}]
#set_load 0.114675  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_wr_data[30]}]
#set_resistance 0.0169967  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_wr_data[30]}]
#set_load 0.300624  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_wr_data[31]}]
#set_resistance 0.0445296  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_ctrl_en_input_filter_wr_data[31]}]
#set_load 0.111191  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_wr_data[0]}]
#set_resistance 0.0162223  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_wr_data[0]}]
#set_load 0.25797  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_wr_data[1]}]
#set_resistance 0.0387451  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_wr_data[1]}]
#set_load 0.147149  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_wr_data[2]}]
#set_resistance 0.0227315  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_wr_data[2]}]
#set_load 0.321413  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_wr_data[3]}]
#set_resistance 0.0473214  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_wr_data[3]}]
#set_load 0.338251  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_wr_data[4]}]
#set_resistance 0.0505109  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_wr_data[4]}]
#set_load 0.231338  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_wr_data[5]}]
#set_resistance 0.0334464  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_wr_data[5]}]
#set_load 0.448264  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_wr_data[6]}]
#set_resistance 0.0656759  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_wr_data[6]}]
#set_load 0.0482767  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_wr_data[7]}]
#set_resistance 0.00699759  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_wr_data[7]}]
#set_load 0.50572  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_wr_data[8]}]
#set_resistance 0.075758  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_wr_data[8]}]
#set_load 0.2565  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_wr_data[9]}]
#set_resistance 0.0388472  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_wr_data[9]}]
#set_load 0.359325  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_wr_data[10]}]
#set_resistance 0.0550463  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_wr_data[10]}]
#set_load 0.190495  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_wr_data[11]}]
#set_resistance 0.0294511  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_wr_data[11]}]
#set_load 0.239725  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_wr_data[12]}]
#set_resistance 0.0352384  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_wr_data[12]}]
#set_load 0.100171  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_wr_data[13]}]
#set_resistance 0.0145536  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_wr_data[13]}]
#set_load 0.163295  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_wr_data[14]}]
#set_resistance 0.0250536  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_wr_data[14]}]
#set_load 0.247398  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_wr_data[15]}]
#set_resistance 0.0373835  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_wr_data[15]}]
#set_load 0.602577  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_wr_data[16]}]
#set_resistance 0.0891916  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_wr_data[16]}]
#set_load 0.36697  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_wr_data[17]}]
#set_resistance 0.0528463  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_wr_data[17]}]
#set_load 0.301498  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_wr_data[18]}]
#set_resistance 0.0455506  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_wr_data[18]}]
#set_load 0.206088  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_wr_data[19]}]
#set_resistance 0.0298393  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_wr_data[19]}]
#set_load 0.138909  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_wr_data[20]}]
#set_resistance 0.0207357  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_wr_data[20]}]
#set_load 0.26002  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_wr_data[21]}]
#set_resistance 0.0388758  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_wr_data[21]}]
#set_load 0.407082  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_wr_data[22]}]
#set_resistance 0.0605844  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_wr_data[22]}]
#set_load 0.0487918  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_wr_data[23]}]
#set_resistance 0.00729837  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_wr_data[23]}]
#set_load 0.559424  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_wr_data[24]}]
#set_resistance 0.0846533  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_wr_data[24]}]
#set_load 0.0912666  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_wr_data[25]}]
#set_resistance 0.0136626  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_wr_data[25]}]
#set_load 0.584164  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_wr_data[26]}]
#set_resistance 0.0881507  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_wr_data[26]}]
#set_load 0.296694  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_wr_data[27]}]
#set_resistance 0.0445328  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_wr_data[27]}]
#set_load 1.209  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_wr_data[28]}]
#set_resistance 0.178356  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_wr_data[28]}]
#set_load 0.382273  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_wr_data[29]}]
#set_resistance 0.0548684  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_wr_data[29]}]
#set_load 0.264739  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_wr_data[30]}]
#set_resistance 0.0386365  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_wr_data[30]}]
#set_load 0.379394  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_wr_data[31]}]
#set_resistance 0.0548876  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_enable_wr_data[31]}]
#set_load 0.515905  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_wr_data[0]}]
#set_resistance 0.0797029  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_wr_data[0]}]
#set_load 0.0492227  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_wr_data[1]}]
#set_resistance 0.00746992  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_wr_data[1]}]
#set_load 0.590531  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_wr_data[2]}]
#set_resistance 0.0847518  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_wr_data[2]}]
#set_load 0.319987  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_wr_data[3]}]
#set_resistance 0.0465852  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_wr_data[3]}]
#set_load 0.425181  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_wr_data[4]}]
#set_resistance 0.0644489  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_wr_data[4]}]
#set_load 0.162792  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_wr_data[5]}]
#set_resistance 0.0241796  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_wr_data[5]}]
#set_load 0.647005  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_wr_data[6]}]
#set_resistance 0.0929626  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_wr_data[6]}]
#set_load 0.0897392  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_wr_data[7]}]
#set_resistance 0.0136108  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_wr_data[7]}]
#set_load 0.589272  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_wr_data[8]}]
#set_resistance 0.0856177  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_wr_data[8]}]
#set_load 0.130253  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_wr_data[9]}]
#set_resistance 0.0198071  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_wr_data[9]}]
#set_load 0.360779  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_wr_data[10]}]
#set_resistance 0.0532678  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_wr_data[10]}]
#set_load 0.0421299  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_wr_data[11]}]
#set_resistance 0.00645752  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_wr_data[11]}]
#set_load 0.21129  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_wr_data[12]}]
#set_resistance 0.0315835  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_wr_data[12]}]
#set_load 0.167042  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_wr_data[13]}]
#set_resistance 0.0245455  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_wr_data[13]}]
#set_load 0.0839458  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_wr_data[14]}]
#set_resistance 0.0128233  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_wr_data[14]}]
#set_load 0.087418  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_wr_data[15]}]
#set_resistance 0.0127596  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_wr_data[15]}]
#set_load 0.723608  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_wr_data[16]}]
#set_resistance 0.108016  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_wr_data[16]}]
#set_load 0.126301  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_wr_data[17]}]
#set_resistance 0.0185592  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_wr_data[17]}]
#set_load 0.261376  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_wr_data[18]}]
#set_resistance 0.03817  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_wr_data[18]}]
#set_load 0.0679543  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_wr_data[19]}]
#set_resistance 0.0101619  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_wr_data[19]}]
#set_load 0.431062  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_wr_data[20]}]
#set_resistance 0.06274  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_wr_data[20]}]
#set_load 0.239124  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_wr_data[21]}]
#set_resistance 0.0351597  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_wr_data[21]}]
#set_load 0.813313  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_wr_data[22]}]
#set_resistance 0.123938  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_wr_data[22]}]
#set_load 0.368644  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_wr_data[23]}]
#set_resistance 0.0556528  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_wr_data[23]}]
#set_load 0.213765  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_wr_data[24]}]
#set_resistance 0.0320583  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_wr_data[24]}]
#set_load 0.0603383  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_wr_data[25]}]
#set_resistance 0.00897197  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_wr_data[25]}]
#set_load 0.394952  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_wr_data[26]}]
#set_resistance 0.0567612  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_wr_data[26]}]
#set_load 0.348528  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_wr_data[27]}]
#set_resistance 0.0514603  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_wr_data[27]}]
#set_load 0.968928  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_wr_data[28]}]
#set_resistance 0.139759  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_wr_data[28]}]
#set_load 0.391393  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_wr_data[29]}]
#set_resistance 0.0582982  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_wr_data[29]}]
#set_load 0.921982  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_wr_data[30]}]
#set_resistance 0.138194  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_wr_data[30]}]
#set_load 0.385627  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_wr_data[31]}]
#set_resistance 0.0593658  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_rising_wr_data[31]}]
#set_load 0.704013  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_wr_data[0]}]
#set_resistance 0.105523  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_wr_data[0]}]
#set_load 0.149869  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_wr_data[1]}]
#set_resistance 0.0219361  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_wr_data[1]}]
#set_load 0.493245  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_wr_data[2]}]
#set_resistance 0.0734333  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_wr_data[2]}]
#set_load 0.0838561  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_wr_data[3]}]
#set_resistance 0.0129345  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_wr_data[3]}]
#set_load 0.78117  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_wr_data[4]}]
#set_resistance 0.120039  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_wr_data[4]}]
#set_load 0.226152  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_wr_data[5]}]
#set_resistance 0.0338963  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_wr_data[5]}]
#set_load 1.15363  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_wr_data[6]}]
#set_resistance 0.166117  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_wr_data[6]}]
#set_load 0.131596  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_wr_data[7]}]
#set_resistance 0.01973  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_wr_data[7]}]
#set_load 1.62058  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_wr_data[8]}]
#set_resistance 0.237296  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_wr_data[8]}]
#set_load 0.046048  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_wr_data[9]}]
#set_resistance 0.00676869  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_wr_data[9]}]
#set_load 0.518246  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_wr_data[10]}]
#set_resistance 0.0784708  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_wr_data[10]}]
#set_load 0.10739  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_wr_data[11]}]
#set_resistance 0.0160033  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_wr_data[11]}]
#set_load 0.306596  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_wr_data[12]}]
#set_resistance 0.04454  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_wr_data[12]}]
#set_load 0.172512  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_wr_data[13]}]
#set_resistance 0.0251981  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_wr_data[13]}]
#set_load 0.306609  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_wr_data[14]}]
#set_resistance 0.0458158  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_wr_data[14]}]
#set_load 0.0600366  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_wr_data[15]}]
#set_resistance 0.00926853  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_wr_data[15]}]
#set_load 1.24455  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_wr_data[16]}]
#set_resistance 0.182178  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_wr_data[16]}]
#set_load 0.148293  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_wr_data[17]}]
#set_resistance 0.0227349  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_wr_data[17]}]
#set_load 0.448292  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_wr_data[18]}]
#set_resistance 0.0655772  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_wr_data[18]}]
#set_load 0.515203  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_wr_data[19]}]
#set_resistance 0.0746383  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_wr_data[19]}]
#set_load 0.128527  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_wr_data[20]}]
#set_resistance 0.0191025  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_wr_data[20]}]
#set_load 0.147938  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_wr_data[21]}]
#set_resistance 0.0216264  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_wr_data[21]}]
#set_load 1.29249  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_wr_data[22]}]
#set_resistance 0.192117  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_wr_data[22]}]
#set_load 0.422345  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_wr_data[23]}]
#set_resistance 0.0608747  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_wr_data[23]}]
#set_load 0.27326  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_wr_data[24]}]
#set_resistance 0.0403728  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_wr_data[24]}]
#set_load 0.157642  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_wr_data[25]}]
#set_resistance 0.0232489  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_wr_data[25]}]
#set_load 0.188293  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_wr_data[26]}]
#set_resistance 0.0270465  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_wr_data[26]}]
#set_load 0.0371892  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_wr_data[27]}]
#set_resistance 0.00545233  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_wr_data[27]}]
#set_load 0.377674  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_wr_data[28]}]
#set_resistance 0.0560689  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_wr_data[28]}]
#set_load 0.233374  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_wr_data[29]}]
#set_resistance 0.0352043  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_wr_data[29]}]
#set_load 0.213214  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_wr_data[30]}]
#set_resistance 0.0321213  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_wr_data[30]}]
#set_load 0.133566  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_wr_data[31]}]
#set_resistance 0.0194418  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_falling_wr_data[31]}]
#set_load 0.303068  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_wr_data[0]}]
#set_resistance 0.0457934  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_wr_data[0]}]
#set_load 0.0941485  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_wr_data[1]}]
#set_resistance 0.0138592  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_wr_data[1]}]
#set_load 0.173237  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_wr_data[2]}]
#set_resistance 0.0252087  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_wr_data[2]}]
#set_load 0.270472  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_wr_data[3]}]
#set_resistance 0.0412053  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_wr_data[3]}]
#set_load 0.287617  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_wr_data[4]}]
#set_resistance 0.0416206  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_wr_data[4]}]
#set_load 0.230729  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_wr_data[5]}]
#set_resistance 0.0346682  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_wr_data[5]}]
#set_load 1.00143  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_wr_data[6]}]
#set_resistance 0.14447  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_wr_data[6]}]
#set_load 0.140371  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_wr_data[7]}]
#set_resistance 0.02133  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_wr_data[7]}]
#set_load 0.800903  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_wr_data[8]}]
#set_resistance 0.118599  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_wr_data[8]}]
#set_load 0.116341  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_wr_data[9]}]
#set_resistance 0.0169681  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_wr_data[9]}]
#set_load 0.238908  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_wr_data[10]}]
#set_resistance 0.0347905  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_wr_data[10]}]
#set_load 0.0512292  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_wr_data[11]}]
#set_resistance 0.00764388  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_wr_data[11]}]
#set_load 0.20791  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_wr_data[12]}]
#set_resistance 0.0299151  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_wr_data[12]}]
#set_load 0.0454698  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_wr_data[13]}]
#set_resistance 0.00680088  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_wr_data[13]}]
#set_load 0.302034  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_wr_data[14]}]
#set_resistance 0.0434415  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_wr_data[14]}]
#set_load 0.0568953  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_wr_data[15]}]
#set_resistance 0.00858571  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_wr_data[15]}]
#set_load 1.24696  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_wr_data[16]}]
#set_resistance 0.187227  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_wr_data[16]}]
#set_load 0.25175  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_wr_data[17]}]
#set_resistance 0.0381251  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_wr_data[17]}]
#set_load 0.273954  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_wr_data[18]}]
#set_resistance 0.0411108  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_wr_data[18]}]
#set_load 0.306734  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_wr_data[19]}]
#set_resistance 0.04425  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_wr_data[19]}]
#set_load 0.905571  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_wr_data[20]}]
#set_resistance 0.136674  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_wr_data[20]}]
#set_load 0.0684038  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_wr_data[21]}]
#set_resistance 0.0103765  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_wr_data[21]}]
#set_load 0.470829  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_wr_data[22]}]
#set_resistance 0.0695852  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_wr_data[22]}]
#set_load 0.149953  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_wr_data[23]}]
#set_resistance 0.022281  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_wr_data[23]}]
#set_load 0.330868  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_wr_data[24]}]
#set_resistance 0.0487658  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_wr_data[24]}]
#set_load 0.354343  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_wr_data[25]}]
#set_resistance 0.0512307  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_wr_data[25]}]
#set_load 0.113699  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_wr_data[26]}]
#set_resistance 0.017147  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_wr_data[26]}]
#set_load 0.188396  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_wr_data[27]}]
#set_resistance 0.0277797  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_wr_data[27]}]
#set_load 0.754677  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_wr_data[28]}]
#set_resistance 0.10846  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_wr_data[28]}]
#set_load 0.344013  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_wr_data[29]}]
#set_resistance 0.0496035  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_wr_data[29]}]
#set_load 0.372653  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_wr_data[30]}]
#set_resistance 0.0559884  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_wr_data[30]}]
#set_load 0.244709  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_wr_data[31]}]
#set_resistance 0.0357443  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvlhigh_wr_data[31]}]
#set_load 0.108384  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_wr_data[0]}]
#set_resistance 0.015927  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_wr_data[0]}]
#set_load 0.0555844  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_wr_data[1]}]
#set_resistance 0.00825601  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_wr_data[1]}]
#set_load 0.352219  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_wr_data[2]}]
#set_resistance 0.0537627  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_wr_data[2]}]
#set_load 0.168527  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_wr_data[3]}]
#set_resistance 0.0248624  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_wr_data[3]}]
#set_load 0.122946  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_wr_data[4]}]
#set_resistance 0.0179878  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_wr_data[4]}]
#set_load 0.186963  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_wr_data[5]}]
#set_resistance 0.027894  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_wr_data[5]}]
#set_load 0.92402  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_wr_data[6]}]
#set_resistance 0.132858  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_wr_data[6]}]
#set_load 0.188884  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_wr_data[7]}]
#set_resistance 0.0277909  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_wr_data[7]}]
#set_load 1.19664  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_wr_data[8]}]
#set_resistance 0.17693  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_wr_data[8]}]
#set_load 0.123183  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_wr_data[9]}]
#set_resistance 0.017901  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_wr_data[9]}]
#set_load 0.318403  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_wr_data[10]}]
#set_resistance 0.0466383  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_wr_data[10]}]
#set_load 0.153113  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_wr_data[11]}]
#set_resistance 0.022403  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_wr_data[11]}]
#set_load 0.554594  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_wr_data[12]}]
#set_resistance 0.0804306  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_wr_data[12]}]
#set_load 0.130075  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_wr_data[13]}]
#set_resistance 0.0193638  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_wr_data[13]}]
#set_load 0.785829  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_wr_data[14]}]
#set_resistance 0.113902  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_wr_data[14]}]
#set_load 0.0233396  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_wr_data[15]}]
#set_resistance 0.00351919  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_wr_data[15]}]
#set_load 0.516931  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_wr_data[16]}]
#set_resistance 0.0748314  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_wr_data[16]}]
#set_load 0.199636  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_wr_data[17]}]
#set_resistance 0.0307175  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_wr_data[17]}]
#set_load 0.100911  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_wr_data[18]}]
#set_resistance 0.014897  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_wr_data[18]}]
#set_load 0.082137  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_wr_data[19]}]
#set_resistance 0.0124578  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_wr_data[19]}]
#set_load 0.098196  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_wr_data[20]}]
#set_resistance 0.0141207  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_wr_data[20]}]
#set_load 0.314914  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_wr_data[21]}]
#set_resistance 0.0472382  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_wr_data[21]}]
#set_load 0.116883  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_wr_data[22]}]
#set_resistance 0.0171456  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_wr_data[22]}]
#set_load 0.10149  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_wr_data[23]}]
#set_resistance 0.0149326  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_wr_data[23]}]
#set_load 0.276055  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_wr_data[24]}]
#set_resistance 0.0401073  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_wr_data[24]}]
#set_load 0.204944  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_wr_data[25]}]
#set_resistance 0.0305508  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_wr_data[25]}]
#set_load 0.688127  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_wr_data[26]}]
#set_resistance 0.103336  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_wr_data[26]}]
#set_load 0.258632  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_wr_data[27]}]
#set_resistance 0.0392181  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_wr_data[27]}]
#set_load 0.328485  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_wr_data[28]}]
#set_resistance 0.0485557  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_wr_data[28]}]
#set_load 0.0347245  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_wr_data[29]}]
#set_resistance 0.00526097  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_wr_data[29]}]
#set_load 0.207653  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_wr_data[30]}]
#set_resistance 0.0314257  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_wr_data[30]}]
#set_load 0.190604  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_wr_data[31]}]
#set_resistance 0.0277313  [get_nets {u_top_core_u_peri_device/u_gpio_u_reg_u_intr_ctrl_en_lvllow_wr_data[31]}]
#set_load 0.359301  [get_nets u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ack_gen_async_i_sync_n_intq_0_]
#set_resistance 0.0529015  [get_nets u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ack_gen_async_i_sync_n_intq_0_]
#set_load 0.358251  [get_nets u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ping_gen_async_i_sync_n_intq_0_]
#set_resistance 0.0527499  [get_nets u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ping_gen_async_i_sync_n_intq_0_]
#set_load 6.09174  [get_nets u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ack_gen_async_i_sync_p_intq_0_]
#set_resistance 0.921719  [get_nets u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ack_gen_async_i_sync_p_intq_0_]
#set_load 7.39318  [get_nets u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ping_gen_async_i_sync_p_intq_0_]
#set_resistance 1.09108  [get_nets u_top_core_u_peri_device/u_gpio_gen_alert_tx_0__u_prim_alert_sender_u_decode_ping_gen_async_i_sync_p_intq_0_]
#set_load 4.60176  [get_nets u_top_core_u_peri_device/eq_x_231_n25]
#set_resistance 0.71128  [get_nets u_top_core_u_peri_device/eq_x_231_n25]
#set_load 0.903958  [get_nets u_top_core_u_peri_device/eq_x_226_n25]
#set_resistance 0.139568  [get_nets u_top_core_u_peri_device/eq_x_226_n25]
#set_load 0.993481  [get_nets u_top_core_u_peri_device/eq_x_221_n25]
#set_resistance 0.15268  [get_nets u_top_core_u_peri_device/eq_x_221_n25]
#set_load 3.96885  [get_nets u_top_core_u_peri_device/eq_x_216_n25]
#set_resistance 0.60992  [get_nets u_top_core_u_peri_device/eq_x_216_n25]
#set_load 1.17516  [get_nets u_top_core_u_peri_device/eq_x_211_n25]
#set_resistance 0.180076  [get_nets u_top_core_u_peri_device/eq_x_211_n25]
#set_load 1.01921  [get_nets u_top_core_u_peri_device/eq_x_206_n25]
#set_resistance 0.157118  [get_nets u_top_core_u_peri_device/eq_x_206_n25]
#set_load 2.67832  [get_nets u_top_core_u_peri_device/eq_x_201_n25]
#set_resistance 0.413503  [get_nets u_top_core_u_peri_device/eq_x_201_n25]
#set_load 2.30111  [get_nets u_top_core_u_peri_device/eq_x_196_n25]
#set_resistance 0.355374  [get_nets u_top_core_u_peri_device/eq_x_196_n25]
#set_load 2.39132  [get_nets u_top_core_u_peri_device/eq_x_191_n25]
#set_resistance 0.367012  [get_nets u_top_core_u_peri_device/eq_x_191_n25]
#set_load 0.464741  [get_nets u_top_core_u_peri_device/eq_x_186_n25]
#set_resistance 0.0693347  [get_nets u_top_core_u_peri_device/eq_x_186_n25]
#set_load 0.300726  [get_nets u_top_core_u_peri_device/eq_x_181_n25]
#set_resistance 0.0451642  [get_nets u_top_core_u_peri_device/eq_x_181_n25]
#set_load 3.81092  [get_nets u_top_core_u_peri_device/eq_x_176_n25]
#set_resistance 0.588342  [get_nets u_top_core_u_peri_device/eq_x_176_n25]
#set_load 0.476699  [get_nets u_top_core_u_peri_device/eq_x_171_n25]
#set_resistance 0.0725482  [get_nets u_top_core_u_peri_device/eq_x_171_n25]
#set_load 1.21474  [get_nets u_top_core_u_peri_device/eq_x_166_n25]
#set_resistance 0.186995  [get_nets u_top_core_u_peri_device/eq_x_166_n25]
#set_load 1.149  [get_nets u_top_core_u_peri_device/eq_x_161_n25]
#set_resistance 0.17758  [get_nets u_top_core_u_peri_device/eq_x_161_n25]
#set_load 2.81442  [get_nets u_top_core_u_peri_device/eq_x_156_n25]
#set_resistance 0.433672  [get_nets u_top_core_u_peri_device/eq_x_156_n25]
#set_load 2.05583  [get_nets u_top_core_u_peri_device/eq_x_151_n25]
#set_resistance 0.316285  [get_nets u_top_core_u_peri_device/eq_x_151_n25]
#set_load 0.26103  [get_nets u_top_core_u_peri_device/eq_x_146_n25]
#set_resistance 0.0385406  [get_nets u_top_core_u_peri_device/eq_x_146_n25]
#set_load 2.25851  [get_nets u_top_core_u_peri_device/eq_x_141_n25]
#set_resistance 0.348924  [get_nets u_top_core_u_peri_device/eq_x_141_n25]
#set_load 0.853284  [get_nets u_top_core_u_peri_device/eq_x_136_n25]
#set_resistance 0.1296  [get_nets u_top_core_u_peri_device/eq_x_136_n25]
#set_load 0.197319  [get_nets u_top_core_u_peri_device/eq_x_131_n25]
#set_resistance 0.0294904  [get_nets u_top_core_u_peri_device/eq_x_131_n25]
#set_load 2.63692  [get_nets u_top_core_u_peri_device/eq_x_126_n25]
#set_resistance 0.407703  [get_nets u_top_core_u_peri_device/eq_x_126_n25]
#set_load 3.30131  [get_nets u_top_core_u_peri_device/eq_x_121_n25]
#set_resistance 0.510067  [get_nets u_top_core_u_peri_device/eq_x_121_n25]
#set_load 3.1045  [get_nets u_top_core_u_peri_device/eq_x_116_n25]
#set_resistance 0.478307  [get_nets u_top_core_u_peri_device/eq_x_116_n25]
#set_load 2.66345  [get_nets u_top_core_u_peri_device/eq_x_111_n25]
#set_resistance 0.410136  [get_nets u_top_core_u_peri_device/eq_x_111_n25]
#set_load 0.528205  [get_nets u_top_core_u_peri_device/eq_x_106_n25]
#set_resistance 0.0764071  [get_nets u_top_core_u_peri_device/eq_x_106_n25]
#set_load 0.397209  [get_nets u_top_core_u_peri_device/eq_x_101_n25]
#set_resistance 0.0589808  [get_nets u_top_core_u_peri_device/eq_x_101_n25]
#set_load 0.133935  [get_nets u_top_core_u_peri_device/eq_x_96_n25]
#set_resistance 0.0198847  [get_nets u_top_core_u_peri_device/eq_x_96_n25]
#set_load 2.60401  [get_nets u_top_core_u_peri_device/eq_x_91_n25]
#set_resistance 0.399319  [get_nets u_top_core_u_peri_device/eq_x_91_n25]
#set_load 0.666371  [get_nets u_top_core_u_peri_device/eq_x_86_n25]
#set_resistance 0.0960105  [get_nets u_top_core_u_peri_device/eq_x_86_n25]
#set_load 0.604143  [get_nets u_top_core_u_peri_device/eq_x_81_n25]
#set_resistance 0.0874313  [get_nets u_top_core_u_peri_device/eq_x_81_n25]
#set_load 0.907992  [get_nets u_top_core_u_peri_device/eq_x_76_n25]
#set_resistance 0.138357  [get_nets u_top_core_u_peri_device/eq_x_76_n25]
#set_load 0.0799814  [get_nets u_top_core_u_peri_device/n1270]
#set_resistance 0.012352  [get_nets u_top_core_u_peri_device/n1270]
#set_load 0.264659  [get_nets u_top_core_u_peri_device/n1277]
#set_resistance 0.0403933  [get_nets u_top_core_u_peri_device/n1277]
#set_load 0.261175  [get_nets u_top_core_u_peri_device/n1434]
#set_resistance 0.0382875  [get_nets u_top_core_u_peri_device/n1434]
#set_load 0.474994  [get_nets u_top_core_u_peri_device/n1437]
#set_resistance 0.0695938  [get_nets u_top_core_u_peri_device/n1437]
#set_load 1.86032  [get_nets u_top_core_u_peri_device/n1442]
#set_resistance 0.222641  [get_nets u_top_core_u_peri_device/n1442]
#set_load 0.0578092  [get_nets u_top_core_u_peri_device/n1445]
#set_resistance 0.0082877  [get_nets u_top_core_u_peri_device/n1445]
#set_load 1.06767  [get_nets u_top_core_u_peri_device/n1558]
#set_resistance 0.14333  [get_nets u_top_core_u_peri_device/n1558]
#set_load 0.2459  [get_nets u_top_core_u_peri_device/DP_OP_20J4_122_1307_n8]
#set_resistance 0.0365674  [get_nets u_top_core_u_peri_device/DP_OP_20J4_122_1307_n8]
#set_load 0.32839  [get_nets u_top_core_u_peri_device/DP_OP_20J4_122_1307_n7]
#set_resistance 0.0490798  [get_nets u_top_core_u_peri_device/DP_OP_20J4_122_1307_n7]
#set_load 0.0905043  [get_nets u_top_core_u_peri_device/DP_OP_20J4_122_1307_n6]
#set_resistance 0.0135227  [get_nets u_top_core_u_peri_device/DP_OP_20J4_122_1307_n6]
#set_load 0.258609  [get_nets u_top_core_u_peri_device/DP_OP_20J4_122_1307_n5]
#set_resistance 0.0377143  [get_nets u_top_core_u_peri_device/DP_OP_20J4_122_1307_n5]
#set_load 0.1617  [get_nets u_top_core_u_peri_device/DP_OP_20J4_122_1307_n4]
#set_resistance 0.0237939  [get_nets u_top_core_u_peri_device/DP_OP_20J4_122_1307_n4]
#set_load 0.16888  [get_nets u_top_core_u_peri_device/DP_OP_20J4_122_1307_n3]
#set_resistance 0.0251636  [get_nets u_top_core_u_peri_device/DP_OP_20J4_122_1307_n3]
#set_load 0.0787917  [get_nets u_top_core_u_peri_device/DP_OP_20J4_122_1307_n2]
#set_resistance 0.0121823  [get_nets u_top_core_u_peri_device/DP_OP_20J4_122_1307_n2]
#set_load 0.148402  [get_nets u_top_core_u_peri_device/n39]
#set_resistance 0.0216191  [get_nets u_top_core_u_peri_device/n39]
#set_load 0.22444  [get_nets u_top_core_u_peri_device/n40]
#set_resistance 0.0328156  [get_nets u_top_core_u_peri_device/n40]
#set_load 0.433445  [get_nets u_top_core_u_peri_device/n41]
#set_resistance 0.0633629  [get_nets u_top_core_u_peri_device/n41]
#set_load 0.267947  [get_nets u_top_core_u_peri_device/n42]
#set_resistance 0.039011  [get_nets u_top_core_u_peri_device/n42]
#set_load 0.127487  [get_nets u_top_core_u_peri_device/n43]
#set_resistance 0.0185194  [get_nets u_top_core_u_peri_device/n43]
#set_load 0.120771  [get_nets u_top_core_u_peri_device/n44]
#set_resistance 0.0173089  [get_nets u_top_core_u_peri_device/n44]
#set_load 0.544123  [get_nets u_top_core_u_peri_device/n45]
#set_resistance 0.0834386  [get_nets u_top_core_u_peri_device/n45]
#set_load 0.197616  [get_nets u_top_core_u_peri_device/n46]
#set_resistance 0.0284665  [get_nets u_top_core_u_peri_device/n46]
#set_load 0.339886  [get_nets u_top_core_u_peri_device/n47]
#set_resistance 0.0516164  [get_nets u_top_core_u_peri_device/n47]
#set_load 0.301798  [get_nets u_top_core_u_peri_device/n48]
#set_resistance 0.0434112  [get_nets u_top_core_u_peri_device/n48]
#set_load 0.0984294  [get_nets u_top_core_u_peri_device/n49]
#set_resistance 0.0147118  [get_nets u_top_core_u_peri_device/n49]
#set_load 0.215368  [get_nets u_top_core_u_peri_device/n50]
#set_resistance 0.0309019  [get_nets u_top_core_u_peri_device/n50]
#set_load 0.333497  [get_nets u_top_core_u_peri_device/n51]
#set_resistance 0.0491046  [get_nets u_top_core_u_peri_device/n51]
#set_load 0.35832  [get_nets u_top_core_u_peri_device/n52]
#set_resistance 0.0516157  [get_nets u_top_core_u_peri_device/n52]
#set_load 0.0889317  [get_nets u_top_core_u_peri_device/n53]
#set_resistance 0.0135634  [get_nets u_top_core_u_peri_device/n53]
#set_load 0.380076  [get_nets u_top_core_u_peri_device/n54]
#set_resistance 0.0562604  [get_nets u_top_core_u_peri_device/n54]
#set_load 0.267972  [get_nets u_top_core_u_peri_device/n55]
#set_resistance 0.0384932  [get_nets u_top_core_u_peri_device/n55]
#set_load 0.279995  [get_nets u_top_core_u_peri_device/n56]
#set_resistance 0.0401719  [get_nets u_top_core_u_peri_device/n56]
#set_load 0.611747  [get_nets u_top_core_u_peri_device/n57]
#set_resistance 0.0945134  [get_nets u_top_core_u_peri_device/n57]
#set_load 0.132088  [get_nets u_top_core_u_peri_device/n58]
#set_resistance 0.0191618  [get_nets u_top_core_u_peri_device/n58]
#set_load 0.325351  [get_nets u_top_core_u_peri_device/n59]
#set_resistance 0.0498513  [get_nets u_top_core_u_peri_device/n59]
#set_load 0.299931  [get_nets u_top_core_u_peri_device/n60]
#set_resistance 0.0430089  [get_nets u_top_core_u_peri_device/n60]
#set_load 0.027622  [get_nets u_top_core_u_peri_device/n61]
#set_resistance 0.00410684  [get_nets u_top_core_u_peri_device/n61]
#set_load 0.186722  [get_nets u_top_core_u_peri_device/n62]
#set_resistance 0.0271674  [get_nets u_top_core_u_peri_device/n62]
#set_load 0.272951  [get_nets u_top_core_u_peri_device/n63]
#set_resistance 0.0411748  [get_nets u_top_core_u_peri_device/n63]
#set_load 0.559081  [get_nets u_top_core_u_peri_device/n64]
#set_resistance 0.0823983  [get_nets u_top_core_u_peri_device/n64]
#set_load 0.348056  [get_nets u_top_core_u_peri_device/n65]
#set_resistance 0.0512087  [get_nets u_top_core_u_peri_device/n65]
#set_load 0.391337  [get_nets u_top_core_u_peri_device/n66]
#set_resistance 0.0577682  [get_nets u_top_core_u_peri_device/n66]
#set_load 0.144914  [get_nets u_top_core_u_peri_device/n67]
#set_resistance 0.0222006  [get_nets u_top_core_u_peri_device/n67]
#set_load 0.250494  [get_nets u_top_core_u_peri_device/n68]
#set_resistance 0.0358661  [get_nets u_top_core_u_peri_device/n68]
#set_load 0.349643  [get_nets u_top_core_u_peri_device/n69]
#set_resistance 0.053738  [get_nets u_top_core_u_peri_device/n69]
#set_load 0.240635  [get_nets u_top_core_u_peri_device/n70]
#set_resistance 0.035489  [get_nets u_top_core_u_peri_device/n70]
#set_load 0.693592  [get_nets u_top_core_u_peri_device/n71]
#set_resistance 0.105647  [get_nets u_top_core_u_peri_device/n71]
#set_load 0.801181  [get_nets u_top_core_u_peri_device/n72]
#set_resistance 0.120435  [get_nets u_top_core_u_peri_device/n72]
#set_load 0.0552022  [get_nets u_top_core_u_peri_device/n73]
#set_resistance 0.00800422  [get_nets u_top_core_u_peri_device/n73]
#set_load 0.359267  [get_nets u_top_core_u_peri_device/n74]
#set_resistance 0.0534316  [get_nets u_top_core_u_peri_device/n74]
#set_load 0.153187  [get_nets u_top_core_u_peri_device/n75]
#set_resistance 0.0223905  [get_nets u_top_core_u_peri_device/n75]
#set_load 0.168032  [get_nets u_top_core_u_peri_device/n76]
#set_resistance 0.0241548  [get_nets u_top_core_u_peri_device/n76]
#set_load 0.658264  [get_nets u_top_core_u_peri_device/n77]
#set_resistance 0.0811388  [get_nets u_top_core_u_peri_device/n77]
#set_load 1.01424  [get_nets u_top_core_u_peri_device/n78]
#set_resistance 0.139614  [get_nets u_top_core_u_peri_device/n78]
#set_load 0.735851  [get_nets u_top_core_u_peri_device/n79]
#set_resistance 0.101353  [get_nets u_top_core_u_peri_device/n79]
#set_load 0.776567  [get_nets u_top_core_u_peri_device/n80]
#set_resistance 0.112648  [get_nets u_top_core_u_peri_device/n80]
#set_load 0.110643  [get_nets u_top_core_u_peri_device/n81]
#set_resistance 0.0168461  [get_nets u_top_core_u_peri_device/n81]
#set_load 0.649342  [get_nets u_top_core_u_peri_device/n82]
#set_resistance 0.0895313  [get_nets u_top_core_u_peri_device/n82]
#set_load 0.37838  [get_nets u_top_core_u_peri_device/n83]
#set_resistance 0.0513903  [get_nets u_top_core_u_peri_device/n83]
#set_load 0.131083  [get_nets u_top_core_u_peri_device/n84]
#set_resistance 0.0201934  [get_nets u_top_core_u_peri_device/n84]
#set_load 0.309051  [get_nets u_top_core_u_peri_device/n85]
#set_resistance 0.0462106  [get_nets u_top_core_u_peri_device/n85]
#set_load 0.32566  [get_nets u_top_core_u_peri_device/n86]
#set_resistance 0.0481865  [get_nets u_top_core_u_peri_device/n86]
#set_load 0.343972  [get_nets u_top_core_u_peri_device/n87]
#set_resistance 0.0517731  [get_nets u_top_core_u_peri_device/n87]
#set_load 0.553397  [get_nets u_top_core_u_peri_device/n88]
#set_resistance 0.0814812  [get_nets u_top_core_u_peri_device/n88]
#set_load 0.525554  [get_nets u_top_core_u_peri_device/n89]
#set_resistance 0.0800991  [get_nets u_top_core_u_peri_device/n89]
#set_load 0.621752  [get_nets u_top_core_u_peri_device/n90]
#set_resistance 0.0904772  [get_nets u_top_core_u_peri_device/n90]
#set_load 0.338214  [get_nets u_top_core_u_peri_device/n91]
#set_resistance 0.0512383  [get_nets u_top_core_u_peri_device/n91]
#set_load 0.439007  [get_nets u_top_core_u_peri_device/n92]
#set_resistance 0.0632203  [get_nets u_top_core_u_peri_device/n92]
#set_load 0.350734  [get_nets u_top_core_u_peri_device/n93]
#set_resistance 0.0506476  [get_nets u_top_core_u_peri_device/n93]
#set_load 0.517546  [get_nets u_top_core_u_peri_device/n94]
#set_resistance 0.0795758  [get_nets u_top_core_u_peri_device/n94]
#set_load 0.625851  [get_nets u_top_core_u_peri_device/n95]
#set_resistance 0.0949914  [get_nets u_top_core_u_peri_device/n95]
#set_load 1.03854  [get_nets u_top_core_u_peri_device/n96]
#set_resistance 0.14446  [get_nets u_top_core_u_peri_device/n96]
#set_load 0.737895  [get_nets u_top_core_u_peri_device/n97]
#set_resistance 0.0927027  [get_nets u_top_core_u_peri_device/n97]
#set_load 0.38957  [get_nets u_top_core_u_peri_device/n98]
#set_resistance 0.0581546  [get_nets u_top_core_u_peri_device/n98]
#set_load 0.132062  [get_nets u_top_core_u_peri_device/n99]
#set_resistance 0.019698  [get_nets u_top_core_u_peri_device/n99]
#set_load 0.618445  [get_nets u_top_core_u_peri_device/n100]
#set_resistance 0.0903556  [get_nets u_top_core_u_peri_device/n100]
#set_load 0.21401  [get_nets u_top_core_u_peri_device/n101]
#set_resistance 0.0327788  [get_nets u_top_core_u_peri_device/n101]
#set_load 0.754002  [get_nets u_top_core_u_peri_device/n102]
#set_resistance 0.102978  [get_nets u_top_core_u_peri_device/n102]
#set_load 0.650848  [get_nets u_top_core_u_peri_device/n103]
#set_resistance 0.0826943  [get_nets u_top_core_u_peri_device/n103]
#set_load 0.400885  [get_nets u_top_core_u_peri_device/n104]
#set_resistance 0.058744  [get_nets u_top_core_u_peri_device/n104]
#set_load 0.222529  [get_nets u_top_core_u_peri_device/n105]
#set_resistance 0.0338803  [get_nets u_top_core_u_peri_device/n105]
#set_load 0.0909521  [get_nets u_top_core_u_peri_device/n106]
#set_resistance 0.0137312  [get_nets u_top_core_u_peri_device/n106]
#set_load 0.451356  [get_nets u_top_core_u_peri_device/n107]
#set_resistance 0.0666732  [get_nets u_top_core_u_peri_device/n107]
#set_load 0.759791  [get_nets u_top_core_u_peri_device/n108]
#set_resistance 0.103926  [get_nets u_top_core_u_peri_device/n108]
#set_load 1.02672  [get_nets u_top_core_u_peri_device/n109]
#set_resistance 0.130283  [get_nets u_top_core_u_peri_device/n109]
#set_load 0.275637  [get_nets u_top_core_u_peri_device/n110]
#set_resistance 0.0409773  [get_nets u_top_core_u_peri_device/n110]
#set_load 0.0470562  [get_nets u_top_core_u_peri_device/n111]
#set_resistance 0.00688339  [get_nets u_top_core_u_peri_device/n111]
#set_load 0.998846  [get_nets u_top_core_u_peri_device/n112]
#set_resistance 0.148304  [get_nets u_top_core_u_peri_device/n112]
#set_load 0.561726  [get_nets u_top_core_u_peri_device/n113]
#set_resistance 0.0859668  [get_nets u_top_core_u_peri_device/n113]
#set_load 0.879272  [get_nets u_top_core_u_peri_device/n114]
#set_resistance 0.120126  [get_nets u_top_core_u_peri_device/n114]
#set_load 0.828606  [get_nets u_top_core_u_peri_device/n115]
#set_resistance 0.122478  [get_nets u_top_core_u_peri_device/n115]
#set_load 0.482011  [get_nets u_top_core_u_peri_device/n116]
#set_resistance 0.0697065  [get_nets u_top_core_u_peri_device/n116]
#set_load 0.550542  [get_nets u_top_core_u_peri_device/n117]
#set_resistance 0.0827823  [get_nets u_top_core_u_peri_device/n117]
#set_load 0.599526  [get_nets u_top_core_u_peri_device/n118]
#set_resistance 0.0863144  [get_nets u_top_core_u_peri_device/n118]
#set_load 0.725387  [get_nets u_top_core_u_peri_device/n119]
#set_resistance 0.0930305  [get_nets u_top_core_u_peri_device/n119]
#set_load 0.262027  [get_nets u_top_core_u_peri_device/n120]
#set_resistance 0.0402701  [get_nets u_top_core_u_peri_device/n120]
#set_load 0.19313  [get_nets u_top_core_u_peri_device/n121]
#set_resistance 0.0292168  [get_nets u_top_core_u_peri_device/n121]
#set_load 0.8935  [get_nets u_top_core_u_peri_device/n122]
#set_resistance 0.130983  [get_nets u_top_core_u_peri_device/n122]
#set_load 0.136242  [get_nets u_top_core_u_peri_device/n123]
#set_resistance 0.0206557  [get_nets u_top_core_u_peri_device/n123]
#set_load 0.0220138  [get_nets u_top_core_u_peri_device/n124]
#set_resistance 0.00325732  [get_nets u_top_core_u_peri_device/n124]
#set_load 0.0427269  [get_nets u_top_core_u_peri_device/n125]
#set_resistance 0.00620957  [get_nets u_top_core_u_peri_device/n125]
#set_load 0.406256  [get_nets u_top_core_u_peri_device/n126]
#set_resistance 0.059403  [get_nets u_top_core_u_peri_device/n126]
#set_load 0.0353376  [get_nets u_top_core_u_peri_device/n127]
#set_resistance 0.00511159  [get_nets u_top_core_u_peri_device/n127]
#set_load 0.897166  [get_nets u_top_core_u_peri_device/n128]
#set_resistance 0.115844  [get_nets u_top_core_u_peri_device/n128]
#set_load 0.146484  [get_nets u_top_core_u_peri_device/n129]
#set_resistance 0.021223  [get_nets u_top_core_u_peri_device/n129]
#set_load 0.231339  [get_nets u_top_core_u_peri_device/n130]
#set_resistance 0.034716  [get_nets u_top_core_u_peri_device/n130]
#set_load 0.233494  [get_nets u_top_core_u_peri_device/n131]
#set_resistance 0.0340822  [get_nets u_top_core_u_peri_device/n131]
#set_load 0.0899596  [get_nets u_top_core_u_peri_device/n132]
#set_resistance 0.0135301  [get_nets u_top_core_u_peri_device/n132]
#set_load 0.999992  [get_nets u_top_core_u_peri_device/n133]
#set_resistance 0.129364  [get_nets u_top_core_u_peri_device/n133]
#set_load 0.124241  [get_nets u_top_core_u_peri_device/n134]
#set_resistance 0.0180587  [get_nets u_top_core_u_peri_device/n134]
#set_load 0.582911  [get_nets u_top_core_u_peri_device/n135]
#set_resistance 0.0873093  [get_nets u_top_core_u_peri_device/n135]
#set_load 0.0525202  [get_nets u_top_core_u_peri_device/n136]
#set_resistance 0.00785036  [get_nets u_top_core_u_peri_device/n136]
#set_load 1.03397  [get_nets u_top_core_u_peri_device/n137]
#set_resistance 0.143114  [get_nets u_top_core_u_peri_device/n137]
#set_load 0.22584  [get_nets u_top_core_u_peri_device/n138]
#set_resistance 0.0327938  [get_nets u_top_core_u_peri_device/n138]
#set_load 0.531822  [get_nets u_top_core_u_peri_device/n139]
#set_resistance 0.0675562  [get_nets u_top_core_u_peri_device/n139]
#set_load 0.223874  [get_nets u_top_core_u_peri_device/n140]
#set_resistance 0.0336922  [get_nets u_top_core_u_peri_device/n140]
#set_load 0.579383  [get_nets u_top_core_u_peri_device/n141]
#set_resistance 0.0884332  [get_nets u_top_core_u_peri_device/n141]
#set_load 0.345003  [get_nets u_top_core_u_peri_device/n142]
#set_resistance 0.0445579  [get_nets u_top_core_u_peri_device/n142]
#set_load 0.252326  [get_nets u_top_core_u_peri_device/n143]
#set_resistance 0.0366692  [get_nets u_top_core_u_peri_device/n143]
#set_load 0.373403  [get_nets u_top_core_u_peri_device/n144]
#set_resistance 0.0537493  [get_nets u_top_core_u_peri_device/n144]
#set_load 0.679766  [get_nets u_top_core_u_peri_device/n145]
#set_resistance 0.0940622  [get_nets u_top_core_u_peri_device/n145]
#set_load 0.813993  [get_nets u_top_core_u_peri_device/n146]
#set_resistance 0.113114  [get_nets u_top_core_u_peri_device/n146]
#set_load 0.551631  [get_nets u_top_core_u_peri_device/n147]
#set_resistance 0.0808506  [get_nets u_top_core_u_peri_device/n147]
#set_load 0.410925  [get_nets u_top_core_u_peri_device/n148]
#set_resistance 0.0550969  [get_nets u_top_core_u_peri_device/n148]
#set_load 0.0632263  [get_nets u_top_core_u_peri_device/n149]
#set_resistance 0.00921163  [get_nets u_top_core_u_peri_device/n149]
#set_load 0.338967  [get_nets u_top_core_u_peri_device/n150]
#set_resistance 0.0497018  [get_nets u_top_core_u_peri_device/n150]
#set_load 0.653145  [get_nets u_top_core_u_peri_device/n151]
#set_resistance 0.0908912  [get_nets u_top_core_u_peri_device/n151]
#set_load 0.377134  [get_nets u_top_core_u_peri_device/n152]
#set_resistance 0.0559099  [get_nets u_top_core_u_peri_device/n152]
#set_load 0.497172  [get_nets u_top_core_u_peri_device/n153]
#set_resistance 0.0734178  [get_nets u_top_core_u_peri_device/n153]
#set_load 0.303315  [get_nets u_top_core_u_peri_device/n154]
#set_resistance 0.0417186  [get_nets u_top_core_u_peri_device/n154]
#set_load 0.231163  [get_nets u_top_core_u_peri_device/n155]
#set_resistance 0.034852  [get_nets u_top_core_u_peri_device/n155]
#set_load 0.496899  [get_nets u_top_core_u_peri_device/n156]
#set_resistance 0.0732089  [get_nets u_top_core_u_peri_device/n156]
#set_load 0.393894  [get_nets u_top_core_u_peri_device/n157]
#set_resistance 0.059642  [get_nets u_top_core_u_peri_device/n157]
#set_load 0.253544  [get_nets u_top_core_u_peri_device/n158]
#set_resistance 0.0366663  [get_nets u_top_core_u_peri_device/n158]
#set_load 0.989782  [get_nets u_top_core_u_peri_device/n159]
#set_resistance 0.138552  [get_nets u_top_core_u_peri_device/n159]
#set_load 0.638667  [get_nets u_top_core_u_peri_device/n160]
#set_resistance 0.0890802  [get_nets u_top_core_u_peri_device/n160]
#set_load 0.121265  [get_nets u_top_core_u_peri_device/n161]
#set_resistance 0.0186821  [get_nets u_top_core_u_peri_device/n161]
#set_load 0.732662  [get_nets u_top_core_u_peri_device/n162]
#set_resistance 0.112599  [get_nets u_top_core_u_peri_device/n162]
#set_load 0.605087  [get_nets u_top_core_u_peri_device/n163]
#set_resistance 0.0785237  [get_nets u_top_core_u_peri_device/n163]
#set_load 0.24507  [get_nets u_top_core_u_peri_device/n164]
#set_resistance 0.0377835  [get_nets u_top_core_u_peri_device/n164]
#set_load 0.811206  [get_nets u_top_core_u_peri_device/n165]
#set_resistance 0.122187  [get_nets u_top_core_u_peri_device/n165]
#set_load 0.215593  [get_nets u_top_core_u_peri_device/n166]
#set_resistance 0.0321772  [get_nets u_top_core_u_peri_device/n166]
#set_load 1.19745  [get_nets u_top_core_u_peri_device/n167]
#set_resistance 0.163501  [get_nets u_top_core_u_peri_device/n167]
#set_load 0.460951  [get_nets u_top_core_u_peri_device/n168]
#set_resistance 0.0688938  [get_nets u_top_core_u_peri_device/n168]
#set_load 0.714729  [get_nets u_top_core_u_peri_device/n169]
#set_resistance 0.107008  [get_nets u_top_core_u_peri_device/n169]
#set_load 0.602109  [get_nets u_top_core_u_peri_device/n170]
#set_resistance 0.0817214  [get_nets u_top_core_u_peri_device/n170]
#set_load 0.380971  [get_nets u_top_core_u_peri_device/n171]
#set_resistance 0.0562213  [get_nets u_top_core_u_peri_device/n171]
#set_load 0.567601  [get_nets u_top_core_u_peri_device/n172]
#set_resistance 0.085244  [get_nets u_top_core_u_peri_device/n172]
#set_load 0.045783  [get_nets u_top_core_u_peri_device/n173]
#set_resistance 0.00678165  [get_nets u_top_core_u_peri_device/n173]
#set_load 0.756927  [get_nets u_top_core_u_peri_device/n174]
#set_resistance 0.10511  [get_nets u_top_core_u_peri_device/n174]
#set_load 0.0622726  [get_nets u_top_core_u_peri_device/n175]
#set_resistance 0.00904749  [get_nets u_top_core_u_peri_device/n175]
#set_load 0.625014  [get_nets u_top_core_u_peri_device/n176]
#set_resistance 0.0945927  [get_nets u_top_core_u_peri_device/n176]
#set_load 0.896366  [get_nets u_top_core_u_peri_device/n177]
#set_resistance 0.125537  [get_nets u_top_core_u_peri_device/n177]
#set_load 0.505902  [get_nets u_top_core_u_peri_device/n178]
#set_resistance 0.0769163  [get_nets u_top_core_u_peri_device/n178]
#set_load 0.804985  [get_nets u_top_core_u_peri_device/n179]
#set_resistance 0.121875  [get_nets u_top_core_u_peri_device/n179]
#set_load 0.0866855  [get_nets u_top_core_u_peri_device/n180]
#set_resistance 0.0126689  [get_nets u_top_core_u_peri_device/n180]
#set_load 0.834414  [get_nets u_top_core_u_peri_device/n181]
#set_resistance 0.116323  [get_nets u_top_core_u_peri_device/n181]
#set_load 0.126893  [get_nets u_top_core_u_peri_device/n182]
#set_resistance 0.0195686  [get_nets u_top_core_u_peri_device/n182]
#set_load 0.401457  [get_nets u_top_core_u_peri_device/n183]
#set_resistance 0.0614915  [get_nets u_top_core_u_peri_device/n183]
#set_load 1.05566  [get_nets u_top_core_u_peri_device/n184]
#set_resistance 0.144817  [get_nets u_top_core_u_peri_device/n184]
#set_load 0.358407  [get_nets u_top_core_u_peri_device/n185]
#set_resistance 0.0539575  [get_nets u_top_core_u_peri_device/n185]
#set_load 0.438838  [get_nets u_top_core_u_peri_device/n186]
#set_resistance 0.0652176  [get_nets u_top_core_u_peri_device/n186]
#set_load 0.0134709  [get_nets u_top_core_u_peri_device/n187]
#set_resistance 0.00199568  [get_nets u_top_core_u_peri_device/n187]
#set_load 0.686188  [get_nets u_top_core_u_peri_device/n188]
#set_resistance 0.0944487  [get_nets u_top_core_u_peri_device/n188]
#set_load 0.375198  [get_nets u_top_core_u_peri_device/n189]
#set_resistance 0.0567157  [get_nets u_top_core_u_peri_device/n189]
#set_load 0.563651  [get_nets u_top_core_u_peri_device/n190]
#set_resistance 0.0846371  [get_nets u_top_core_u_peri_device/n190]
#set_load 0.646515  [get_nets u_top_core_u_peri_device/n191]
#set_resistance 0.0882185  [get_nets u_top_core_u_peri_device/n191]
#set_load 0.648395  [get_nets u_top_core_u_peri_device/n192]
#set_resistance 0.0977482  [get_nets u_top_core_u_peri_device/n192]
#set_load 0.48165  [get_nets u_top_core_u_peri_device/n193]
#set_resistance 0.0743237  [get_nets u_top_core_u_peri_device/n193]
#set_load 0.0782816  [get_nets u_top_core_u_peri_device/n194]
#set_resistance 0.0117151  [get_nets u_top_core_u_peri_device/n194]
#set_load 0.0423776  [get_nets u_top_core_u_peri_device/n195]
#set_resistance 0.00635216  [get_nets u_top_core_u_peri_device/n195]
#set_load 0.15086  [get_nets u_top_core_u_peri_device/n196]
#set_resistance 0.0217242  [get_nets u_top_core_u_peri_device/n196]
#set_load 0.793866  [get_nets u_top_core_u_peri_device/n197]
#set_resistance 0.103768  [get_nets u_top_core_u_peri_device/n197]
#set_load 0.392539  [get_nets u_top_core_u_peri_device/n198]
#set_resistance 0.0497357  [get_nets u_top_core_u_peri_device/n198]
#set_load 0.0583991  [get_nets u_top_core_u_peri_device/n199]
#set_resistance 0.00876087  [get_nets u_top_core_u_peri_device/n199]
#set_load 0.64443  [get_nets u_top_core_u_peri_device/n200]
#set_resistance 0.0768637  [get_nets u_top_core_u_peri_device/n200]
#set_load 0.0274806  [get_nets u_top_core_u_peri_device/n201]
#set_resistance 0.00399623  [get_nets u_top_core_u_peri_device/n201]
#set_load 0.229326  [get_nets u_top_core_u_peri_device/n202]
#set_resistance 0.0337717  [get_nets u_top_core_u_peri_device/n202]
#set_load 0.401855  [get_nets u_top_core_u_peri_device/n203]
#set_resistance 0.0500924  [get_nets u_top_core_u_peri_device/n203]
#set_load 0.830841  [get_nets u_top_core_u_peri_device/n204]
#set_resistance 0.106822  [get_nets u_top_core_u_peri_device/n204]
#set_load 0.18765  [get_nets u_top_core_u_peri_device/n205]
#set_resistance 0.028367  [get_nets u_top_core_u_peri_device/n205]
#set_load 0.4813  [get_nets u_top_core_u_peri_device/n206]
#set_resistance 0.0567812  [get_nets u_top_core_u_peri_device/n206]
#set_load 0.354079  [get_nets u_top_core_u_peri_device/n207]
#set_resistance 0.0538384  [get_nets u_top_core_u_peri_device/n207]
#set_load 0.837139  [get_nets u_top_core_u_peri_device/n208]
#set_resistance 0.11286  [get_nets u_top_core_u_peri_device/n208]
#set_load 0.895342  [get_nets u_top_core_u_peri_device/n209]
#set_resistance 0.109472  [get_nets u_top_core_u_peri_device/n209]
#set_load 0.446431  [get_nets u_top_core_u_peri_device/n210]
#set_resistance 0.0654954  [get_nets u_top_core_u_peri_device/n210]
#set_load 0.115154  [get_nets u_top_core_u_peri_device/n211]
#set_resistance 0.0171867  [get_nets u_top_core_u_peri_device/n211]
#set_load 0.551132  [get_nets u_top_core_u_peri_device/n212]
#set_resistance 0.081881  [get_nets u_top_core_u_peri_device/n212]
#set_load 0.177603  [get_nets u_top_core_u_peri_device/n213]
#set_resistance 0.0263015  [get_nets u_top_core_u_peri_device/n213]
#set_load 0.219031  [get_nets u_top_core_u_peri_device/n214]
#set_resistance 0.0324279  [get_nets u_top_core_u_peri_device/n214]
#set_load 0.207994  [get_nets u_top_core_u_peri_device/n215]
#set_resistance 0.0314249  [get_nets u_top_core_u_peri_device/n215]
#set_load 0.213481  [get_nets u_top_core_u_peri_device/n216]
#set_resistance 0.031153  [get_nets u_top_core_u_peri_device/n216]
#set_load 0.459398  [get_nets u_top_core_u_peri_device/n217]
#set_resistance 0.0588797  [get_nets u_top_core_u_peri_device/n217]
#set_load 0.725135  [get_nets u_top_core_u_peri_device/n218]
#set_resistance 0.0922976  [get_nets u_top_core_u_peri_device/n218]
#set_load 0.032798  [get_nets u_top_core_u_peri_device/n219]
#set_resistance 0.00474783  [get_nets u_top_core_u_peri_device/n219]
#set_load 0.61087  [get_nets u_top_core_u_peri_device/n220]
#set_resistance 0.07447  [get_nets u_top_core_u_peri_device/n220]
#set_load 0.54378  [get_nets u_top_core_u_peri_device/n221]
#set_resistance 0.0813685  [get_nets u_top_core_u_peri_device/n221]
#set_load 0.642033  [get_nets u_top_core_u_peri_device/n222]
#set_resistance 0.0862561  [get_nets u_top_core_u_peri_device/n222]
#set_load 1.08587  [get_nets u_top_core_u_peri_device/n223]
#set_resistance 0.131177  [get_nets u_top_core_u_peri_device/n223]
#set_load 0.34255  [get_nets u_top_core_u_peri_device/n224]
#set_resistance 0.0518258  [get_nets u_top_core_u_peri_device/n224]
#set_load 0.0821057  [get_nets u_top_core_u_peri_device/n225]
#set_resistance 0.0117553  [get_nets u_top_core_u_peri_device/n225]
#set_load 0.506572  [get_nets u_top_core_u_peri_device/n226]
#set_resistance 0.075041  [get_nets u_top_core_u_peri_device/n226]
#set_load 0.559899  [get_nets u_top_core_u_peri_device/n227]
#set_resistance 0.0845659  [get_nets u_top_core_u_peri_device/n227]
#set_load 0.641455  [get_nets u_top_core_u_peri_device/n228]
#set_resistance 0.0973271  [get_nets u_top_core_u_peri_device/n228]
#set_load 0.143287  [get_nets u_top_core_u_peri_device/n229]
#set_resistance 0.0219333  [get_nets u_top_core_u_peri_device/n229]
#set_load 0.168601  [get_nets u_top_core_u_peri_device/n230]
#set_resistance 0.024135  [get_nets u_top_core_u_peri_device/n230]
#set_load 0.620684  [get_nets u_top_core_u_peri_device/n231]
#set_resistance 0.0805069  [get_nets u_top_core_u_peri_device/n231]
#set_load 1.03667  [get_nets u_top_core_u_peri_device/n232]
#set_resistance 0.131797  [get_nets u_top_core_u_peri_device/n232]
#set_load 0.340801  [get_nets u_top_core_u_peri_device/n233]
#set_resistance 0.0490441  [get_nets u_top_core_u_peri_device/n233]
#set_load 1.06989  [get_nets u_top_core_u_peri_device/n234]
#set_resistance 0.131412  [get_nets u_top_core_u_peri_device/n234]
#set_load 0.241946  [get_nets u_top_core_u_peri_device/n235]
#set_resistance 0.0347709  [get_nets u_top_core_u_peri_device/n235]
#set_load 0.0612159  [get_nets u_top_core_u_peri_device/n236]
#set_resistance 0.00884045  [get_nets u_top_core_u_peri_device/n236]
#set_load 0.976961  [get_nets u_top_core_u_peri_device/n237]
#set_resistance 0.126669  [get_nets u_top_core_u_peri_device/n237]
#set_load 1.49608  [get_nets u_top_core_u_peri_device/n238]
#set_resistance 0.193715  [get_nets u_top_core_u_peri_device/n238]
#set_load 0.420219  [get_nets u_top_core_u_peri_device/n239]
#set_resistance 0.0638752  [get_nets u_top_core_u_peri_device/n239]
#set_load 1.04742  [get_nets u_top_core_u_peri_device/n240]
#set_resistance 0.128195  [get_nets u_top_core_u_peri_device/n240]
#set_load 0.0759612  [get_nets u_top_core_u_peri_device/n241]
#set_resistance 0.0109749  [get_nets u_top_core_u_peri_device/n241]
#set_load 0.347488  [get_nets u_top_core_u_peri_device/n242]
#set_resistance 0.0536014  [get_nets u_top_core_u_peri_device/n242]
#set_load 0.465393  [get_nets u_top_core_u_peri_device/n243]
#set_resistance 0.0608889  [get_nets u_top_core_u_peri_device/n243]
#set_load 0.789347  [get_nets u_top_core_u_peri_device/n244]
#set_resistance 0.10308  [get_nets u_top_core_u_peri_device/n244]
#set_load 0.161404  [get_nets u_top_core_u_peri_device/n245]
#set_resistance 0.0243493  [get_nets u_top_core_u_peri_device/n245]
#set_load 0.749143  [get_nets u_top_core_u_peri_device/n246]
#set_resistance 0.090977  [get_nets u_top_core_u_peri_device/n246]
#set_load 0.199214  [get_nets u_top_core_u_peri_device/n247]
#set_resistance 0.0288695  [get_nets u_top_core_u_peri_device/n247]
#set_load 0.323274  [get_nets u_top_core_u_peri_device/n248]
#set_resistance 0.0470581  [get_nets u_top_core_u_peri_device/n248]
#set_load 0.796598  [get_nets u_top_core_u_peri_device/n249]
#set_resistance 0.104058  [get_nets u_top_core_u_peri_device/n249]
#set_load 0.767911  [get_nets u_top_core_u_peri_device/n250]
#set_resistance 0.100345  [get_nets u_top_core_u_peri_device/n250]
#set_load 0.669955  [get_nets u_top_core_u_peri_device/n251]
#set_resistance 0.101746  [get_nets u_top_core_u_peri_device/n251]
#set_load 1.56465  [get_nets u_top_core_u_peri_device/n252]
#set_resistance 0.193048  [get_nets u_top_core_u_peri_device/n252]
#set_load 0.173414  [get_nets u_top_core_u_peri_device/n253]
#set_resistance 0.0248261  [get_nets u_top_core_u_peri_device/n253]
#set_load 0.374113  [get_nets u_top_core_u_peri_device/n254]
#set_resistance 0.0550049  [get_nets u_top_core_u_peri_device/n254]
#set_load 2.28032  [get_nets u_top_core_u_peri_device/n255]
#set_resistance 0.303918  [get_nets u_top_core_u_peri_device/n255]
#set_load 1.05387  [get_nets u_top_core_u_peri_device/n256]
#set_resistance 0.13451  [get_nets u_top_core_u_peri_device/n256]
#set_load 0.0814035  [get_nets u_top_core_u_peri_device/n257]
#set_resistance 0.0117693  [get_nets u_top_core_u_peri_device/n257]
#set_load 0.714252  [get_nets u_top_core_u_peri_device/n258]
#set_resistance 0.0875073  [get_nets u_top_core_u_peri_device/n258]
#set_load 0.0252194  [get_nets u_top_core_u_peri_device/n259]
#set_resistance 0.00368729  [get_nets u_top_core_u_peri_device/n259]
#set_load 0.104286  [get_nets u_top_core_u_peri_device/n260]
#set_resistance 0.0150923  [get_nets u_top_core_u_peri_device/n260]
#set_load 0.808106  [get_nets u_top_core_u_peri_device/n261]
#set_resistance 0.105193  [get_nets u_top_core_u_peri_device/n261]
#set_load 0.524892  [get_nets u_top_core_u_peri_device/n262]
#set_resistance 0.0667508  [get_nets u_top_core_u_peri_device/n262]
#set_load 0.182477  [get_nets u_top_core_u_peri_device/n263]
#set_resistance 0.0274979  [get_nets u_top_core_u_peri_device/n263]
#set_load 1.05912  [get_nets u_top_core_u_peri_device/n264]
#set_resistance 0.129775  [get_nets u_top_core_u_peri_device/n264]
#set_load 0.0507483  [get_nets u_top_core_u_peri_device/n265]
#set_resistance 0.00760188  [get_nets u_top_core_u_peri_device/n265]
#set_load 0.207619  [get_nets u_top_core_u_peri_device/n266]
#set_resistance 0.0309944  [get_nets u_top_core_u_peri_device/n266]
#set_load 1.00885  [get_nets u_top_core_u_peri_device/n267]
#set_resistance 0.129376  [get_nets u_top_core_u_peri_device/n267]
#set_load 0.422375  [get_nets u_top_core_u_peri_device/n268]
#set_resistance 0.0551287  [get_nets u_top_core_u_peri_device/n268]
#set_load 0.345024  [get_nets u_top_core_u_peri_device/n269]
#set_resistance 0.0498476  [get_nets u_top_core_u_peri_device/n269]
#set_load 1.18972  [get_nets u_top_core_u_peri_device/n270]
#set_resistance 0.143425  [get_nets u_top_core_u_peri_device/n270]
#set_load 0.275932  [get_nets u_top_core_u_peri_device/n271]
#set_resistance 0.0402555  [get_nets u_top_core_u_peri_device/n271]
#set_load 0.63923  [get_nets u_top_core_u_peri_device/n272]
#set_resistance 0.0821882  [get_nets u_top_core_u_peri_device/n272]
#set_load 0.461029  [get_nets u_top_core_u_peri_device/n273]
#set_resistance 0.0688073  [get_nets u_top_core_u_peri_device/n273]
#set_load 0.0675473  [get_nets u_top_core_u_peri_device/n274]
#set_resistance 0.0103539  [get_nets u_top_core_u_peri_device/n274]
#set_load 0.211536  [get_nets u_top_core_u_peri_device/n275]
#set_resistance 0.0306954  [get_nets u_top_core_u_peri_device/n275]
#set_load 0.515218  [get_nets u_top_core_u_peri_device/n276]
#set_resistance 0.072655  [get_nets u_top_core_u_peri_device/n276]
#set_load 0.134416  [get_nets u_top_core_u_peri_device/n277]
#set_resistance 0.0201239  [get_nets u_top_core_u_peri_device/n277]
#set_load 0.654118  [get_nets u_top_core_u_peri_device/n278]
#set_resistance 0.0875485  [get_nets u_top_core_u_peri_device/n278]
#set_load 0.151145  [get_nets u_top_core_u_peri_device/n279]
#set_resistance 0.0217358  [get_nets u_top_core_u_peri_device/n279]
#set_load 0.0657026  [get_nets u_top_core_u_peri_device/n280]
#set_resistance 0.00955088  [get_nets u_top_core_u_peri_device/n280]
#set_load 0.354354  [get_nets u_top_core_u_peri_device/n281]
#set_resistance 0.05332  [get_nets u_top_core_u_peri_device/n281]
#set_load 0.336841  [get_nets u_top_core_u_peri_device/n282]
#set_resistance 0.0457497  [get_nets u_top_core_u_peri_device/n282]
#set_load 0.439015  [get_nets u_top_core_u_peri_device/n283]
#set_resistance 0.0659814  [get_nets u_top_core_u_peri_device/n283]
#set_load 1.01578  [get_nets u_top_core_u_peri_device/n284]
#set_resistance 0.137053  [get_nets u_top_core_u_peri_device/n284]
#set_load 0.847241  [get_nets u_top_core_u_peri_device/n285]
#set_resistance 0.11122  [get_nets u_top_core_u_peri_device/n285]
#set_load 0.604436  [get_nets u_top_core_u_peri_device/n286]
#set_resistance 0.0915354  [get_nets u_top_core_u_peri_device/n286]
#set_load 0.319205  [get_nets u_top_core_u_peri_device/n287]
#set_resistance 0.0472527  [get_nets u_top_core_u_peri_device/n287]
#set_load 0.255239  [get_nets u_top_core_u_peri_device/n288]
#set_resistance 0.0382154  [get_nets u_top_core_u_peri_device/n288]
#set_load 0.240627  [get_nets u_top_core_u_peri_device/n289]
#set_resistance 0.036771  [get_nets u_top_core_u_peri_device/n289]
#set_load 0.245961  [get_nets u_top_core_u_peri_device/n290]
#set_resistance 0.0379047  [get_nets u_top_core_u_peri_device/n290]
#set_load 0.472287  [get_nets u_top_core_u_peri_device/n291]
#set_resistance 0.0682628  [get_nets u_top_core_u_peri_device/n291]
#set_load 0.109335  [get_nets u_top_core_u_peri_device/n292]
#set_resistance 0.0158754  [get_nets u_top_core_u_peri_device/n292]
#set_load 0.0303676  [get_nets u_top_core_u_peri_device/n293]
#set_resistance 0.00455639  [get_nets u_top_core_u_peri_device/n293]
#set_load 0.120964  [get_nets u_top_core_u_peri_device/n294]
#set_resistance 0.0177707  [get_nets u_top_core_u_peri_device/n294]
#set_load 0.426691  [get_nets u_top_core_u_peri_device/n295]
#set_resistance 0.0628305  [get_nets u_top_core_u_peri_device/n295]
#set_load 0.366582  [get_nets u_top_core_u_peri_device/n296]
#set_resistance 0.0513731  [get_nets u_top_core_u_peri_device/n296]
#set_load 0.656049  [get_nets u_top_core_u_peri_device/n297]
#set_resistance 0.0980751  [get_nets u_top_core_u_peri_device/n297]
#set_load 0.211552  [get_nets u_top_core_u_peri_device/n298]
#set_resistance 0.03072  [get_nets u_top_core_u_peri_device/n298]
#set_load 0.178923  [get_nets u_top_core_u_peri_device/n299]
#set_resistance 0.0260149  [get_nets u_top_core_u_peri_device/n299]
#set_load 0.339732  [get_nets u_top_core_u_peri_device/n300]
#set_resistance 0.0509758  [get_nets u_top_core_u_peri_device/n300]
#set_load 0.540655  [get_nets u_top_core_u_peri_device/n301]
#set_resistance 0.0758472  [get_nets u_top_core_u_peri_device/n301]
#set_load 0.453634  [get_nets u_top_core_u_peri_device/n302]
#set_resistance 0.0684243  [get_nets u_top_core_u_peri_device/n302]
#set_load 0.393285  [get_nets u_top_core_u_peri_device/n303]
#set_resistance 0.05989  [get_nets u_top_core_u_peri_device/n303]
#set_load 0.952815  [get_nets u_top_core_u_peri_device/n304]
#set_resistance 0.130393  [get_nets u_top_core_u_peri_device/n304]
#set_load 0.234644  [get_nets u_top_core_u_peri_device/n305]
#set_resistance 0.0354663  [get_nets u_top_core_u_peri_device/n305]
#set_load 0.28482  [get_nets u_top_core_u_peri_device/n306]
#set_resistance 0.0420094  [get_nets u_top_core_u_peri_device/n306]
#set_load 0.545572  [get_nets u_top_core_u_peri_device/n307]
#set_resistance 0.0754481  [get_nets u_top_core_u_peri_device/n307]
#set_load 0.68952  [get_nets u_top_core_u_peri_device/n308]
#set_resistance 0.0957111  [get_nets u_top_core_u_peri_device/n308]
#set_load 0.441782  [get_nets u_top_core_u_peri_device/n309]
#set_resistance 0.0667514  [get_nets u_top_core_u_peri_device/n309]
#set_load 0.714388  [get_nets u_top_core_u_peri_device/n310]
#set_resistance 0.0975609  [get_nets u_top_core_u_peri_device/n310]
#set_load 0.336938  [get_nets u_top_core_u_peri_device/n311]
#set_resistance 0.0482952  [get_nets u_top_core_u_peri_device/n311]
#set_load 0.24693  [get_nets u_top_core_u_peri_device/n312]
#set_resistance 0.0372552  [get_nets u_top_core_u_peri_device/n312]
#set_load 0.773131  [get_nets u_top_core_u_peri_device/n313]
#set_resistance 0.106695  [get_nets u_top_core_u_peri_device/n313]
#set_load 0.632165  [get_nets u_top_core_u_peri_device/n314]
#set_resistance 0.0866414  [get_nets u_top_core_u_peri_device/n314]
#set_load 0.598371  [get_nets u_top_core_u_peri_device/n315]
#set_resistance 0.0910629  [get_nets u_top_core_u_peri_device/n315]
#set_load 0.628246  [get_nets u_top_core_u_peri_device/n316]
#set_resistance 0.0867918  [get_nets u_top_core_u_peri_device/n316]
#set_load 0.0378004  [get_nets u_top_core_u_peri_device/n317]
#set_resistance 0.00542622  [get_nets u_top_core_u_peri_device/n317]
#set_load 0.349024  [get_nets u_top_core_u_peri_device/n318]
#set_resistance 0.0533574  [get_nets u_top_core_u_peri_device/n318]
#set_load 0.619191  [get_nets u_top_core_u_peri_device/n319]
#set_resistance 0.0847162  [get_nets u_top_core_u_peri_device/n319]
#set_load 0.306514  [get_nets u_top_core_u_peri_device/n320]
#set_resistance 0.043388  [get_nets u_top_core_u_peri_device/n320]
#set_load 0.199735  [get_nets u_top_core_u_peri_device/n321]
#set_resistance 0.0287265  [get_nets u_top_core_u_peri_device/n321]
#set_load 0.142171  [get_nets u_top_core_u_peri_device/n322]
#set_resistance 0.0204752  [get_nets u_top_core_u_peri_device/n322]
#set_load 0.0514092  [get_nets u_top_core_u_peri_device/n323]
#set_resistance 0.00739075  [get_nets u_top_core_u_peri_device/n323]
#set_load 0.08921  [get_nets u_top_core_u_peri_device/n324]
#set_resistance 0.0136182  [get_nets u_top_core_u_peri_device/n324]
#set_load 0.231111  [get_nets u_top_core_u_peri_device/n325]
#set_resistance 0.0322933  [get_nets u_top_core_u_peri_device/n325]
#set_load 0.129798  [get_nets u_top_core_u_peri_device/n326]
#set_resistance 0.0195309  [get_nets u_top_core_u_peri_device/n326]
#set_load 1.81326  [get_nets u_top_core_u_peri_device/n327]
#set_resistance 0.26236  [get_nets u_top_core_u_peri_device/n327]
#set_load 0.414935  [get_nets u_top_core_u_peri_device/n328]
#set_resistance 0.0622236  [get_nets u_top_core_u_peri_device/n328]
#set_load 0.24267  [get_nets u_top_core_u_peri_device/n329]
#set_resistance 0.036421  [get_nets u_top_core_u_peri_device/n329]
#set_load 0.143664  [get_nets u_top_core_u_peri_device/n330]
#set_resistance 0.0211003  [get_nets u_top_core_u_peri_device/n330]
#set_load 0.178394  [get_nets u_top_core_u_peri_device/n331]
#set_resistance 0.026842  [get_nets u_top_core_u_peri_device/n331]
#set_load 0.342254  [get_nets u_top_core_u_peri_device/n332]
#set_resistance 0.0450259  [get_nets u_top_core_u_peri_device/n332]
#set_load 5.16719  [get_nets u_top_core_u_peri_device/n333]
#set_resistance 0.760011  [get_nets u_top_core_u_peri_device/n333]
#set_load 0.659997  [get_nets u_top_core_u_peri_device/n334]
#set_resistance 0.0957668  [get_nets u_top_core_u_peri_device/n334]
#set_load 5.60542  [get_nets u_top_core_u_peri_device/n335]
#set_resistance 0.821298  [get_nets u_top_core_u_peri_device/n335]
#set_load 0.33327  [get_nets u_top_core_u_peri_device/n344]
#set_resistance 0.0484704  [get_nets u_top_core_u_peri_device/n344]
#set_load 0.915662  [get_nets u_top_core_u_peri_device/n345]
#set_resistance 0.124755  [get_nets u_top_core_u_peri_device/n345]
#set_load 0.0955239  [get_nets u_top_core_u_peri_device/n347]
#set_resistance 0.0137203  [get_nets u_top_core_u_peri_device/n347]
#set_load 0.191513  [get_nets u_top_core_u_peri_device/n348]
#set_resistance 0.0274826  [get_nets u_top_core_u_peri_device/n348]
#set_load 0.0626754  [get_nets u_top_core_u_peri_device/n349]
#set_resistance 0.00926225  [get_nets u_top_core_u_peri_device/n349]
#set_load 0.231348  [get_nets u_top_core_u_peri_device/n350]
#set_resistance 0.0346051  [get_nets u_top_core_u_peri_device/n350]
#set_load 0.181875  [get_nets u_top_core_u_peri_device/n351]
#set_resistance 0.0269077  [get_nets u_top_core_u_peri_device/n351]
#set_load 0.376999  [get_nets u_top_core_u_peri_device/n352]
#set_resistance 0.0542215  [get_nets u_top_core_u_peri_device/n352]
#set_load 0.0953235  [get_nets u_top_core_u_peri_device/n353]
#set_resistance 0.0139673  [get_nets u_top_core_u_peri_device/n353]
#set_load 0.0699324  [get_nets u_top_core_u_peri_device/n354]
#set_resistance 0.0100216  [get_nets u_top_core_u_peri_device/n354]
#set_load 0.468563  [get_nets u_top_core_u_peri_device/n355]
#set_resistance 0.068925  [get_nets u_top_core_u_peri_device/n355]
#set_load 0.0668354  [get_nets u_top_core_u_peri_device/n356]
#set_resistance 0.0101399  [get_nets u_top_core_u_peri_device/n356]
#set_load 0.042034  [get_nets u_top_core_u_peri_device/n357]
#set_resistance 0.0064824  [get_nets u_top_core_u_peri_device/n357]
#set_load 0.0735557  [get_nets u_top_core_u_peri_device/n358]
#set_resistance 0.0110854  [get_nets u_top_core_u_peri_device/n358]
#set_load 0.344503  [get_nets u_top_core_u_peri_device/n359]
#set_resistance 0.0523142  [get_nets u_top_core_u_peri_device/n359]
#set_load 4.4377  [get_nets u_top_core_u_peri_device/n360]
#set_resistance 0.655362  [get_nets u_top_core_u_peri_device/n360]
#set_load 4.23768  [get_nets u_top_core_u_peri_device/n361]
#set_resistance 0.628405  [get_nets u_top_core_u_peri_device/n361]
#set_load 0.362734  [get_nets u_top_core_u_peri_device/n362]
#set_resistance 0.0537932  [get_nets u_top_core_u_peri_device/n362]
#set_load 0.412697  [get_nets u_top_core_u_peri_device/n363]
#set_resistance 0.0619948  [get_nets u_top_core_u_peri_device/n363]
#set_load 0.46348  [get_nets u_top_core_u_peri_device/n364]
#set_resistance 0.0639552  [get_nets u_top_core_u_peri_device/n364]
#set_load 0.0630031  [get_nets u_top_core_u_peri_device/n365]
#set_resistance 0.00952033  [get_nets u_top_core_u_peri_device/n365]
#set_load 0.574959  [get_nets u_top_core_u_peri_device/n366]
#set_resistance 0.0801909  [get_nets u_top_core_u_peri_device/n366]
#set_load 0.793096  [get_nets u_top_core_u_peri_device/n367]
#set_resistance 0.101859  [get_nets u_top_core_u_peri_device/n367]
#set_load 0.0602996  [get_nets u_top_core_u_peri_device/n368]
#set_resistance 0.00867622  [get_nets u_top_core_u_peri_device/n368]
#set_load 0.269597  [get_nets u_top_core_u_peri_device/n369]
#set_resistance 0.0412382  [get_nets u_top_core_u_peri_device/n369]
#set_load 0.19932  [get_nets u_top_core_u_peri_device/n370]
#set_resistance 0.0302622  [get_nets u_top_core_u_peri_device/n370]
#set_load 0.294245  [get_nets u_top_core_u_peri_device/n371]
#set_resistance 0.0435093  [get_nets u_top_core_u_peri_device/n371]
#set_load 0.0225701  [get_nets u_top_core_u_peri_device/n372]
#set_resistance 0.00339775  [get_nets u_top_core_u_peri_device/n372]
#set_load 0.100995  [get_nets u_top_core_u_peri_device/n373]
#set_resistance 0.014527  [get_nets u_top_core_u_peri_device/n373]
#set_load 0.0785647  [get_nets u_top_core_u_peri_device/n374]
#set_resistance 0.0120349  [get_nets u_top_core_u_peri_device/n374]
#set_load 0.299863  [get_nets u_top_core_u_peri_device/n375]
#set_resistance 0.0438657  [get_nets u_top_core_u_peri_device/n375]
#set_load 0.728506  [get_nets u_top_core_u_peri_device/n376]
#set_resistance 0.101216  [get_nets u_top_core_u_peri_device/n376]
#set_load 0.539799  [get_nets u_top_core_u_peri_device/n377]
#set_resistance 0.0724654  [get_nets u_top_core_u_peri_device/n377]
#set_load 0.368182  [get_nets u_top_core_u_peri_device/n378]
#set_resistance 0.0539466  [get_nets u_top_core_u_peri_device/n378]
#set_load 0.0464861  [get_nets u_top_core_u_peri_device/n379]
#set_resistance 0.00683544  [get_nets u_top_core_u_peri_device/n379]
#set_load 1.12998  [get_nets u_top_core_u_peri_device/n380]
#set_resistance 0.128504  [get_nets u_top_core_u_peri_device/n380]
#set_load 0.26787  [get_nets u_top_core_u_peri_device/n381]
#set_resistance 0.0394673  [get_nets u_top_core_u_peri_device/n381]
#set_load 0.339288  [get_nets u_top_core_u_peri_device/n382]
#set_resistance 0.0499168  [get_nets u_top_core_u_peri_device/n382]
#set_load 0.0456785  [get_nets u_top_core_u_peri_device/n383]
#set_resistance 0.00700378  [get_nets u_top_core_u_peri_device/n383]
#set_load 0.115748  [get_nets u_top_core_u_peri_device/n384]
#set_resistance 0.017025  [get_nets u_top_core_u_peri_device/n384]
#set_load 0.0478041  [get_nets u_top_core_u_peri_device/n385]
#set_resistance 0.00727607  [get_nets u_top_core_u_peri_device/n385]
#set_load 0.135403  [get_nets u_top_core_u_peri_device/n386]
#set_resistance 0.0207379  [get_nets u_top_core_u_peri_device/n386]
#set_load 0.435185  [get_nets u_top_core_u_peri_device/n387]
#set_resistance 0.0635437  [get_nets u_top_core_u_peri_device/n387]
#set_load 1.01448  [get_nets u_top_core_u_peri_device/n388]
#set_resistance 0.147311  [get_nets u_top_core_u_peri_device/n388]
#set_load 0.092119  [get_nets u_top_core_u_peri_device/n389]
#set_resistance 0.0140057  [get_nets u_top_core_u_peri_device/n389]
#set_load 0.15401  [get_nets u_top_core_u_peri_device/n390]
#set_resistance 0.0232575  [get_nets u_top_core_u_peri_device/n390]
#set_load 0.109987  [get_nets u_top_core_u_peri_device/n391]
#set_resistance 0.0169648  [get_nets u_top_core_u_peri_device/n391]
#set_load 1.30422  [get_nets u_top_core_u_peri_device/n392]
#set_resistance 0.19106  [get_nets u_top_core_u_peri_device/n392]
#set_load 0.335887  [get_nets u_top_core_u_peri_device/n393]
#set_resistance 0.0496413  [get_nets u_top_core_u_peri_device/n393]
#set_load 0.224936  [get_nets u_top_core_u_peri_device/n394]
#set_resistance 0.0303469  [get_nets u_top_core_u_peri_device/n394]
#set_load 0.244425  [get_nets u_top_core_u_peri_device/n395]
#set_resistance 0.0367188  [get_nets u_top_core_u_peri_device/n395]
#set_load 0.164133  [get_nets u_top_core_u_peri_device/n396]
#set_resistance 0.0237573  [get_nets u_top_core_u_peri_device/n396]
#set_load 0.18553  [get_nets u_top_core_u_peri_device/n397]
#set_resistance 0.0278851  [get_nets u_top_core_u_peri_device/n397]
#set_load 0.412987  [get_nets u_top_core_u_peri_device/n398]
#set_resistance 0.0623515  [get_nets u_top_core_u_peri_device/n398]
#set_load 0.694585  [get_nets u_top_core_u_peri_device/n399]
#set_resistance 0.102661  [get_nets u_top_core_u_peri_device/n399]
#set_load 0.133953  [get_nets u_top_core_u_peri_device/n400]
#set_resistance 0.019558  [get_nets u_top_core_u_peri_device/n400]
#set_load 2.17637  [get_nets u_top_core_u_peri_device/n401]
#set_resistance 0.294403  [get_nets u_top_core_u_peri_device/n401]
#set_load 1.46996  [get_nets u_top_core_u_peri_device/n402]
#set_resistance 0.197681  [get_nets u_top_core_u_peri_device/n402]
#set_load 1.67684  [get_nets u_top_core_u_peri_device/n403]
#set_resistance 0.228894  [get_nets u_top_core_u_peri_device/n403]
#set_load 0.975653  [get_nets u_top_core_u_peri_device/n404]
#set_resistance 0.133554  [get_nets u_top_core_u_peri_device/n404]
#set_load 1.87972  [get_nets u_top_core_u_peri_device/n405]
#set_resistance 0.255  [get_nets u_top_core_u_peri_device/n405]
#set_load 0.884931  [get_nets u_top_core_u_peri_device/n406]
#set_resistance 0.119245  [get_nets u_top_core_u_peri_device/n406]
#set_load 2.34016  [get_nets u_top_core_u_peri_device/n407]
#set_resistance 0.318413  [get_nets u_top_core_u_peri_device/n407]
#set_load 1.29861  [get_nets u_top_core_u_peri_device/n408]
#set_resistance 0.177343  [get_nets u_top_core_u_peri_device/n408]
#set_load 0.210323  [get_nets u_top_core_u_peri_device/n429]
#set_resistance 0.0309324  [get_nets u_top_core_u_peri_device/n429]
#set_load 0.266557  [get_nets u_top_core_u_peri_device/n430]
#set_resistance 0.03571  [get_nets u_top_core_u_peri_device/n430]
#set_load 2.0394  [get_nets u_top_core_u_peri_device/n431]
#set_resistance 0.302623  [get_nets u_top_core_u_peri_device/n431]
#set_load 2.32711  [get_nets u_top_core_u_peri_device/n432]
#set_resistance 0.343744  [get_nets u_top_core_u_peri_device/n432]
#set_load 1.66536  [get_nets u_top_core_u_peri_device/n433]
#set_resistance 0.214543  [get_nets u_top_core_u_peri_device/n433]
#set_load 0.216494  [get_nets u_top_core_u_peri_device/n434]
#set_resistance 0.0322799  [get_nets u_top_core_u_peri_device/n434]
#set_load 1.12528  [get_nets u_top_core_u_peri_device/n435]
#set_resistance 0.173445  [get_nets u_top_core_u_peri_device/n435]
#set_load 0.469435  [get_nets u_top_core_u_peri_device/n436]
#set_resistance 0.0722203  [get_nets u_top_core_u_peri_device/n436]
#set_load 0.0565282  [get_nets u_top_core_u_peri_device/n437]
#set_resistance 0.00849413  [get_nets u_top_core_u_peri_device/n437]
#set_load 0.141469  [get_nets u_top_core_u_peri_device/n438]
#set_resistance 0.0205447  [get_nets u_top_core_u_peri_device/n438]
#set_load 0.0995752  [get_nets u_top_core_u_peri_device/n439]
#set_resistance 0.0143516  [get_nets u_top_core_u_peri_device/n439]
#set_load 1.01407  [get_nets u_top_core_u_peri_device/n440]
#set_resistance 0.155343  [get_nets u_top_core_u_peri_device/n440]
#set_load 1.53202  [get_nets u_top_core_u_peri_device/n441]
#set_resistance 0.236779  [get_nets u_top_core_u_peri_device/n441]
#set_load 0.39422  [get_nets u_top_core_u_peri_device/n442]
#set_resistance 0.0589509  [get_nets u_top_core_u_peri_device/n442]
#set_load 0.661241  [get_nets u_top_core_u_peri_device/n443]
#set_resistance 0.102229  [get_nets u_top_core_u_peri_device/n443]
#set_load 0.187075  [get_nets u_top_core_u_peri_device/n444]
#set_resistance 0.0267905  [get_nets u_top_core_u_peri_device/n444]
#set_load 0.218573  [get_nets u_top_core_u_peri_device/n445]
#set_resistance 0.0316894  [get_nets u_top_core_u_peri_device/n445]
#set_load 1.2336  [get_nets u_top_core_u_peri_device/n446]
#set_resistance 0.188023  [get_nets u_top_core_u_peri_device/n446]
#set_load 1.49553  [get_nets u_top_core_u_peri_device/n447]
#set_resistance 0.231214  [get_nets u_top_core_u_peri_device/n447]
#set_load 0.265321  [get_nets u_top_core_u_peri_device/n448]
#set_resistance 0.0386721  [get_nets u_top_core_u_peri_device/n448]
#set_load 0.263939  [get_nets u_top_core_u_peri_device/n449]
#set_resistance 0.0404751  [get_nets u_top_core_u_peri_device/n449]
#set_load 0.288502  [get_nets u_top_core_u_peri_device/n450]
#set_resistance 0.0424875  [get_nets u_top_core_u_peri_device/n450]
#set_load 0.446029  [get_nets u_top_core_u_peri_device/n451]
#set_resistance 0.0686889  [get_nets u_top_core_u_peri_device/n451]
#set_load 1.61293  [get_nets u_top_core_u_peri_device/n452]
#set_resistance 0.219432  [get_nets u_top_core_u_peri_device/n452]
#set_load 1.29427  [get_nets u_top_core_u_peri_device/n454]
#set_resistance 0.199718  [get_nets u_top_core_u_peri_device/n454]
#set_load 2.05533  [get_nets u_top_core_u_peri_device/n455]
#set_resistance 0.305605  [get_nets u_top_core_u_peri_device/n455]
#set_load 0.387226  [get_nets u_top_core_u_peri_device/n456]
#set_resistance 0.0579136  [get_nets u_top_core_u_peri_device/n456]
#set_load 0.183896  [get_nets u_top_core_u_peri_device/n457]
#set_resistance 0.0280924  [get_nets u_top_core_u_peri_device/n457]
#set_load 0.202746  [get_nets u_top_core_u_peri_device/n458]
#set_resistance 0.0302664  [get_nets u_top_core_u_peri_device/n458]
#set_load 0.118732  [get_nets u_top_core_u_peri_device/n459]
#set_resistance 0.0182752  [get_nets u_top_core_u_peri_device/n459]
#set_load 0.561527  [get_nets u_top_core_u_peri_device/n460]
#set_resistance 0.0865528  [get_nets u_top_core_u_peri_device/n460]
#set_load 2.68239  [get_nets u_top_core_u_peri_device/n461]
#set_resistance 0.400174  [get_nets u_top_core_u_peri_device/n461]
#set_load 0.573777  [get_nets u_top_core_u_peri_device/n462]
#set_resistance 0.0880891  [get_nets u_top_core_u_peri_device/n462]
#set_load 0.166242  [get_nets u_top_core_u_peri_device/n463]
#set_resistance 0.025552  [get_nets u_top_core_u_peri_device/n463]
#set_load 0.331073  [get_nets u_top_core_u_peri_device/n464]
#set_resistance 0.0487406  [get_nets u_top_core_u_peri_device/n464]
#set_load 0.0743142  [get_nets u_top_core_u_peri_device/n465]
#set_resistance 0.0109418  [get_nets u_top_core_u_peri_device/n465]
#set_load 3.4376  [get_nets u_top_core_u_peri_device/n466]
#set_resistance 0.529564  [get_nets u_top_core_u_peri_device/n466]
#set_load 4.11719  [get_nets u_top_core_u_peri_device/n467]
#set_resistance 0.592982  [get_nets u_top_core_u_peri_device/n467]
#set_load 0.251757  [get_nets u_top_core_u_peri_device/n468]
#set_resistance 0.0344482  [get_nets u_top_core_u_peri_device/n468]
#set_load 0.185534  [get_nets u_top_core_u_peri_device/n469]
#set_resistance 0.0273612  [get_nets u_top_core_u_peri_device/n469]
#set_load 4.45031  [get_nets u_top_core_u_peri_device/n470]
#set_resistance 0.592321  [get_nets u_top_core_u_peri_device/n470]
#set_load 0.349288  [get_nets u_top_core_u_peri_device/n471]
#set_resistance 0.0519577  [get_nets u_top_core_u_peri_device/n471]
#set_load 0.484863  [get_nets u_top_core_u_peri_device/n472]
#set_resistance 0.0660222  [get_nets u_top_core_u_peri_device/n472]
#set_load 0.366714  [get_nets u_top_core_u_peri_device/n473]
#set_resistance 0.053907  [get_nets u_top_core_u_peri_device/n473]
#set_load 0.0964198  [get_nets u_top_core_u_peri_device/n474]
#set_resistance 0.0144516  [get_nets u_top_core_u_peri_device/n474]
#set_load 0.175142  [get_nets u_top_core_u_peri_device/n475]
#set_resistance 0.0251733  [get_nets u_top_core_u_peri_device/n475]
#set_load 0.144613  [get_nets u_top_core_u_peri_device/n476]
#set_resistance 0.0215603  [get_nets u_top_core_u_peri_device/n476]
#set_load 1.01951  [get_nets u_top_core_u_peri_device/n477]
#set_resistance 0.113663  [get_nets u_top_core_u_peri_device/n477]
#set_load 0.701788  [get_nets u_top_core_u_peri_device/n478]
#set_resistance 0.0848074  [get_nets u_top_core_u_peri_device/n478]
#set_load 2.81091  [get_nets u_top_core_u_peri_device/n479]
#set_resistance 0.385089  [get_nets u_top_core_u_peri_device/n479]
#set_load 0.191216  [get_nets u_top_core_u_peri_device/n481]
#set_resistance 0.0282044  [get_nets u_top_core_u_peri_device/n481]
#set_load 0.13616  [get_nets u_top_core_u_peri_device/n482]
#set_resistance 0.0209333  [get_nets u_top_core_u_peri_device/n482]
#set_load 0.148533  [get_nets u_top_core_u_peri_device/n483]
#set_resistance 0.0212736  [get_nets u_top_core_u_peri_device/n483]
#set_load 0.0669416  [get_nets u_top_core_u_peri_device/n484]
#set_resistance 0.0100533  [get_nets u_top_core_u_peri_device/n484]
#set_load 0.0919441  [get_nets u_top_core_u_peri_device/n485]
#set_resistance 0.0131741  [get_nets u_top_core_u_peri_device/n485]
#set_load 0.398775  [get_nets u_top_core_u_peri_device/n486]
#set_resistance 0.0571219  [get_nets u_top_core_u_peri_device/n486]
#set_load 0.204123  [get_nets u_top_core_u_peri_device/n487]
#set_resistance 0.0292769  [get_nets u_top_core_u_peri_device/n487]
#set_load 0.263494  [get_nets u_top_core_u_peri_device/n488]
#set_resistance 0.0383313  [get_nets u_top_core_u_peri_device/n488]
#set_load 0.0942143  [get_nets u_top_core_u_peri_device/n489]
#set_resistance 0.0141733  [get_nets u_top_core_u_peri_device/n489]
#set_load 0.215738  [get_nets u_top_core_u_peri_device/n490]
#set_resistance 0.0316961  [get_nets u_top_core_u_peri_device/n490]
#set_load 1.19791  [get_nets u_top_core_u_peri_device/n491]
#set_resistance 0.1644  [get_nets u_top_core_u_peri_device/n491]
#set_load 0.111574  [get_nets u_top_core_u_peri_device/n492]
#set_resistance 0.0162707  [get_nets u_top_core_u_peri_device/n492]
#set_load 0.212839  [get_nets u_top_core_u_peri_device/n493]
#set_resistance 0.0314072  [get_nets u_top_core_u_peri_device/n493]
#set_load 0.218555  [get_nets u_top_core_u_peri_device/n494]
#set_resistance 0.0330947  [get_nets u_top_core_u_peri_device/n494]
#set_load 0.21619  [get_nets u_top_core_u_peri_device/n495]
#set_resistance 0.0313253  [get_nets u_top_core_u_peri_device/n495]
#set_load 0.244036  [get_nets u_top_core_u_peri_device/n496]
#set_resistance 0.0350186  [get_nets u_top_core_u_peri_device/n496]
#set_load 0.0770544  [get_nets u_top_core_u_peri_device/n497]
#set_resistance 0.0115023  [get_nets u_top_core_u_peri_device/n497]
#set_load 2.32413  [get_nets u_top_core_u_peri_device/n499]
#set_resistance 0.193709  [get_nets u_top_core_u_peri_device/n499]
#set_load 0.261151  [get_nets u_top_core_u_peri_device/n500]
#set_resistance 0.0376651  [get_nets u_top_core_u_peri_device/n500]
#set_load 0.315288  [get_nets u_top_core_u_peri_device/n501]
#set_resistance 0.0455178  [get_nets u_top_core_u_peri_device/n501]
#set_load 0.208593  [get_nets u_top_core_u_peri_device/n502]
#set_resistance 0.0301477  [get_nets u_top_core_u_peri_device/n502]
#set_load 0.312317  [get_nets u_top_core_u_peri_device/n503]
#set_resistance 0.0471212  [get_nets u_top_core_u_peri_device/n503]
#set_load 0.125998  [get_nets u_top_core_u_peri_device/n504]
#set_resistance 0.0181901  [get_nets u_top_core_u_peri_device/n504]
#set_load 0.114838  [get_nets u_top_core_u_peri_device/n505]
#set_resistance 0.0165896  [get_nets u_top_core_u_peri_device/n505]
#set_load 0.103929  [get_nets u_top_core_u_peri_device/n506]
#set_resistance 0.0149268  [get_nets u_top_core_u_peri_device/n506]
#set_load 0.355183  [get_nets u_top_core_u_peri_device/n507]
#set_resistance 0.0510006  [get_nets u_top_core_u_peri_device/n507]
#set_load 0.171135  [get_nets u_top_core_u_peri_device/n508]
#set_resistance 0.0254171  [get_nets u_top_core_u_peri_device/n508]
#set_load 0.323631  [get_nets u_top_core_u_peri_device/n509]
#set_resistance 0.0480557  [get_nets u_top_core_u_peri_device/n509]
#set_load 0.101432  [get_nets u_top_core_u_peri_device/n510]
#set_resistance 0.0148403  [get_nets u_top_core_u_peri_device/n510]
#set_load 0.26441  [get_nets u_top_core_u_peri_device/n511]
#set_resistance 0.0382798  [get_nets u_top_core_u_peri_device/n511]
#set_load 0.271667  [get_nets u_top_core_u_peri_device/n512]
#set_resistance 0.0389714  [get_nets u_top_core_u_peri_device/n512]
#set_load 0.0772344  [get_nets u_top_core_u_peri_device/n513]
#set_resistance 0.0110766  [get_nets u_top_core_u_peri_device/n513]
#set_load 0.211584  [get_nets u_top_core_u_peri_device/n514]
#set_resistance 0.0312931  [get_nets u_top_core_u_peri_device/n514]
#set_load 1.88047  [get_nets u_top_core_u_peri_device/n516]
#set_resistance 0.225881  [get_nets u_top_core_u_peri_device/n516]
#set_load 0.078245  [get_nets u_top_core_u_peri_device/n517]
#set_resistance 0.0116967  [get_nets u_top_core_u_peri_device/n517]
#set_load 0.614008  [get_nets u_top_core_u_peri_device/n518]
#set_resistance 0.073712  [get_nets u_top_core_u_peri_device/n518]
#set_load 6.5348  [get_nets u_top_core_u_peri_device/n519]
#set_resistance 0.635899  [get_nets u_top_core_u_peri_device/n519]
#set_load 0.331081  [get_nets u_top_core_u_peri_device/n520]
#set_resistance 0.0486605  [get_nets u_top_core_u_peri_device/n520]
#set_load 0.207545  [get_nets u_top_core_u_peri_device/n521]
#set_resistance 0.0300885  [get_nets u_top_core_u_peri_device/n521]
#set_load 0.189538  [get_nets u_top_core_u_peri_device/n522]
#set_resistance 0.0272654  [get_nets u_top_core_u_peri_device/n522]
#set_load 0.33643  [get_nets u_top_core_u_peri_device/n523]
#set_resistance 0.0505029  [get_nets u_top_core_u_peri_device/n523]
#set_load 1.14451  [get_nets u_top_core_u_peri_device/n524]
#set_resistance 0.163834  [get_nets u_top_core_u_peri_device/n524]
#set_load 0.19322  [get_nets u_top_core_u_peri_device/n525]
#set_resistance 0.0291611  [get_nets u_top_core_u_peri_device/n525]
#set_load 1.71557  [get_nets u_top_core_u_peri_device/n527]
#set_resistance 0.217663  [get_nets u_top_core_u_peri_device/n527]
#set_load 0.193391  [get_nets u_top_core_u_peri_device/n528]
#set_resistance 0.0295552  [get_nets u_top_core_u_peri_device/n528]
#set_load 0.0642198  [get_nets u_top_core_u_peri_device/n529]
#set_resistance 0.00930788  [get_nets u_top_core_u_peri_device/n529]
#set_load 0.113092  [get_nets u_top_core_u_peri_device/n530]
#set_resistance 0.0162363  [get_nets u_top_core_u_peri_device/n530]
#set_load 0.443926  [get_nets u_top_core_u_peri_device/n531]
#set_resistance 0.0656308  [get_nets u_top_core_u_peri_device/n531]
#set_load 0.273587  [get_nets u_top_core_u_peri_device/n532]
#set_resistance 0.0395277  [get_nets u_top_core_u_peri_device/n532]
#set_load 0.267614  [get_nets u_top_core_u_peri_device/n533]
#set_resistance 0.039924  [get_nets u_top_core_u_peri_device/n533]
#set_load 0.170936  [get_nets u_top_core_u_peri_device/n534]
#set_resistance 0.0263297  [get_nets u_top_core_u_peri_device/n534]
#set_load 0.119605  [get_nets u_top_core_u_peri_device/n535]
#set_resistance 0.0171576  [get_nets u_top_core_u_peri_device/n535]
#set_load 0.262996  [get_nets u_top_core_u_peri_device/n536]
#set_resistance 0.038955  [get_nets u_top_core_u_peri_device/n536]
#set_load 0.126273  [get_nets u_top_core_u_peri_device/n537]
#set_resistance 0.0192188  [get_nets u_top_core_u_peri_device/n537]
#set_load 0.297387  [get_nets u_top_core_u_peri_device/n538]
#set_resistance 0.0432245  [get_nets u_top_core_u_peri_device/n538]
#set_load 0.243891  [get_nets u_top_core_u_peri_device/n539]
#set_resistance 0.0367201  [get_nets u_top_core_u_peri_device/n539]
#set_load 0.187651  [get_nets u_top_core_u_peri_device/n540]
#set_resistance 0.0279047  [get_nets u_top_core_u_peri_device/n540]
#set_load 0.108337  [get_nets u_top_core_u_peri_device/n541]
#set_resistance 0.0155265  [get_nets u_top_core_u_peri_device/n541]
#set_load 0.0713323  [get_nets u_top_core_u_peri_device/n543]
#set_resistance 0.0109612  [get_nets u_top_core_u_peri_device/n543]
#set_load 0.367472  [get_nets u_top_core_u_peri_device/n548]
#set_resistance 0.0537634  [get_nets u_top_core_u_peri_device/n548]
#set_load 0.336218  [get_nets u_top_core_u_peri_device/n549]
#set_resistance 0.0465584  [get_nets u_top_core_u_peri_device/n549]
#set_load 0.0472489  [get_nets u_top_core_u_peri_device/n550]
#set_resistance 0.00685828  [get_nets u_top_core_u_peri_device/n550]
#set_load 0.349307  [get_nets u_top_core_u_peri_device/n551]
#set_resistance 0.0519576  [get_nets u_top_core_u_peri_device/n551]
#set_load 1.27939  [get_nets u_top_core_u_peri_device/n552]
#set_resistance 0.170606  [get_nets u_top_core_u_peri_device/n552]
#set_load 0.527526  [get_nets u_top_core_u_peri_device/n553]
#set_resistance 0.0758417  [get_nets u_top_core_u_peri_device/n553]
#set_load 0.0522721  [get_nets u_top_core_u_peri_device/n554]
#set_resistance 0.00790026  [get_nets u_top_core_u_peri_device/n554]
#set_load 0.917073  [get_nets u_top_core_u_peri_device/n555]
#set_resistance 0.13158  [get_nets u_top_core_u_peri_device/n555]
#set_load 0.0750493  [get_nets u_top_core_u_peri_device/n556]
#set_resistance 0.0111927  [get_nets u_top_core_u_peri_device/n556]
#set_load 0.895188  [get_nets u_top_core_u_peri_device/n557]
#set_resistance 0.130196  [get_nets u_top_core_u_peri_device/n557]
#set_load 0.328733  [get_nets u_top_core_u_peri_device/n558]
#set_resistance 0.0493687  [get_nets u_top_core_u_peri_device/n558]
#set_load 0.474933  [get_nets u_top_core_u_peri_device/n559]
#set_resistance 0.0702349  [get_nets u_top_core_u_peri_device/n559]
#set_load 0.0885367  [get_nets u_top_core_u_peri_device/n560]
#set_resistance 0.0129973  [get_nets u_top_core_u_peri_device/n560]
#set_load 0.884312  [get_nets u_top_core_u_peri_device/n561]
#set_resistance 0.129489  [get_nets u_top_core_u_peri_device/n561]
#set_load 0.0414434  [get_nets u_top_core_u_peri_device/n562]
#set_resistance 0.0063852  [get_nets u_top_core_u_peri_device/n562]
#set_load 0.236664  [get_nets u_top_core_u_peri_device/n563]
#set_resistance 0.0353197  [get_nets u_top_core_u_peri_device/n563]
#set_load 0.136667  [get_nets u_top_core_u_peri_device/n564]
#set_resistance 0.0207102  [get_nets u_top_core_u_peri_device/n564]
#set_load 0.459561  [get_nets u_top_core_u_peri_device/n565]
#set_resistance 0.0667892  [get_nets u_top_core_u_peri_device/n565]
#set_load 0.10425  [get_nets u_top_core_u_peri_device/n566]
#set_resistance 0.0160786  [get_nets u_top_core_u_peri_device/n566]
#set_load 0.414728  [get_nets u_top_core_u_peri_device/n567]
#set_resistance 0.061768  [get_nets u_top_core_u_peri_device/n567]
#set_load 0.2695  [get_nets u_top_core_u_peri_device/n568]
#set_resistance 0.0387423  [get_nets u_top_core_u_peri_device/n568]
#set_load 0.348298  [get_nets u_top_core_u_peri_device/n569]
#set_resistance 0.0518737  [get_nets u_top_core_u_peri_device/n569]
#set_load 0.0627235  [get_nets u_top_core_u_peri_device/n570]
#set_resistance 0.00925597  [get_nets u_top_core_u_peri_device/n570]
#set_load 0.672674  [get_nets u_top_core_u_peri_device/n571]
#set_resistance 0.100439  [get_nets u_top_core_u_peri_device/n571]
#set_load 0.239785  [get_nets u_top_core_u_peri_device/n572]
#set_resistance 0.0369702  [get_nets u_top_core_u_peri_device/n572]
#set_load 0.40237  [get_nets u_top_core_u_peri_device/n573]
#set_resistance 0.0607682  [get_nets u_top_core_u_peri_device/n573]
#set_load 0.0954295  [get_nets u_top_core_u_peri_device/n574]
#set_resistance 0.0143122  [get_nets u_top_core_u_peri_device/n574]
#set_load 1.51348  [get_nets u_top_core_u_peri_device/n575]
#set_resistance 0.218623  [get_nets u_top_core_u_peri_device/n575]
#set_load 0.11353  [get_nets u_top_core_u_peri_device/n576]
#set_resistance 0.0164756  [get_nets u_top_core_u_peri_device/n576]
#set_load 1.31221  [get_nets u_top_core_u_peri_device/n577]
#set_resistance 0.190862  [get_nets u_top_core_u_peri_device/n577]
#set_load 0.0604696  [get_nets u_top_core_u_peri_device/n578]
#set_resistance 0.00866965  [get_nets u_top_core_u_peri_device/n578]
#set_load 0.379602  [get_nets u_top_core_u_peri_device/n579]
#set_resistance 0.0553555  [get_nets u_top_core_u_peri_device/n579]
#set_load 0.171835  [get_nets u_top_core_u_peri_device/n580]
#set_resistance 0.0246203  [get_nets u_top_core_u_peri_device/n580]
#set_load 0.636187  [get_nets u_top_core_u_peri_device/n581]
#set_resistance 0.0914968  [get_nets u_top_core_u_peri_device/n581]
#set_load 0.16099  [get_nets u_top_core_u_peri_device/n582]
#set_resistance 0.0239004  [get_nets u_top_core_u_peri_device/n582]
#set_load 4.95286  [get_nets u_top_core_u_peri_device/n584]
#set_resistance 0.411587  [get_nets u_top_core_u_peri_device/n584]
#set_load 0.852801  [get_nets u_top_core_u_peri_device/n585]
#set_resistance 0.12512  [get_nets u_top_core_u_peri_device/n585]
#set_load 0.13235  [get_nets u_top_core_u_peri_device/n586]
#set_resistance 0.0193645  [get_nets u_top_core_u_peri_device/n586]
#set_load 0.0696799  [get_nets u_top_core_u_peri_device/n588]
#set_resistance 0.0100776  [get_nets u_top_core_u_peri_device/n588]
#set_load 1.73635  [get_nets u_top_core_u_peri_device/n589]
#set_resistance 0.268293  [get_nets u_top_core_u_peri_device/n589]
#set_load 1.78628  [get_nets u_top_core_u_peri_device/n590]
#set_resistance 0.245707  [get_nets u_top_core_u_peri_device/n590]
#set_load 0.457774  [get_nets u_top_core_u_peri_device/n591]
#set_resistance 0.0633021  [get_nets u_top_core_u_peri_device/n591]
#set_load 1.34122  [get_nets u_top_core_u_peri_device/n592]
#set_resistance 0.187826  [get_nets u_top_core_u_peri_device/n592]
#set_load 0.0853785  [get_nets u_top_core_u_peri_device/n594]
#set_resistance 0.0124501  [get_nets u_top_core_u_peri_device/n594]
#set_load 0.214472  [get_nets u_top_core_u_peri_device/n595]
#set_resistance 0.0324511  [get_nets u_top_core_u_peri_device/n595]
#set_load 0.140805  [get_nets u_top_core_u_peri_device/n596]
#set_resistance 0.0204292  [get_nets u_top_core_u_peri_device/n596]
#set_load 0.0553548  [get_nets u_top_core_u_peri_device/n597]
#set_resistance 0.00794839  [get_nets u_top_core_u_peri_device/n597]
#set_load 0.0817621  [get_nets u_top_core_u_peri_device/n598]
#set_resistance 0.0119287  [get_nets u_top_core_u_peri_device/n598]
#set_load 4.60561  [get_nets u_top_core_u_peri_device/n599]
#set_resistance 0.465842  [get_nets u_top_core_u_peri_device/n599]
#set_load 0.191964  [get_nets u_top_core_u_peri_device/n600]
#set_resistance 0.028782  [get_nets u_top_core_u_peri_device/n600]
#set_load 0.0648955  [get_nets u_top_core_u_peri_device/n601]
#set_resistance 0.00964525  [get_nets u_top_core_u_peri_device/n601]
#set_load 0.360484  [get_nets u_top_core_u_peri_device/n602]
#set_resistance 0.0534904  [get_nets u_top_core_u_peri_device/n602]
#set_load 0.314175  [get_nets u_top_core_u_peri_device/n604]
#set_resistance 0.0473201  [get_nets u_top_core_u_peri_device/n604]
#set_load 0.312552  [get_nets u_top_core_u_peri_device/n605]
#set_resistance 0.0465597  [get_nets u_top_core_u_peri_device/n605]
#set_load 0.793289  [get_nets u_top_core_u_peri_device/n606]
#set_resistance 0.113903  [get_nets u_top_core_u_peri_device/n606]
#set_load 0.0726802  [get_nets u_top_core_u_peri_device/n608]
#set_resistance 0.0105759  [get_nets u_top_core_u_peri_device/n608]
#set_load 0.838226  [get_nets u_top_core_u_peri_device/n609]
#set_resistance 0.121845  [get_nets u_top_core_u_peri_device/n609]
#set_load 2.57714  [get_nets u_top_core_u_peri_device/n610]
#set_resistance 0.384412  [get_nets u_top_core_u_peri_device/n610]
#set_load 0.493592  [get_nets u_top_core_u_peri_device/n611]
#set_resistance 0.0761012  [get_nets u_top_core_u_peri_device/n611]
#set_load 0.0981722  [get_nets u_top_core_u_peri_device/n612]
#set_resistance 0.0151624  [get_nets u_top_core_u_peri_device/n612]
#set_load 0.73706  [get_nets u_top_core_u_peri_device/n613]
#set_resistance 0.108508  [get_nets u_top_core_u_peri_device/n613]
#set_load 0.206679  [get_nets u_top_core_u_peri_device/n614]
#set_resistance 0.0297947  [get_nets u_top_core_u_peri_device/n614]
#set_load 0.163139  [get_nets u_top_core_u_peri_device/n615]
#set_resistance 0.0246965  [get_nets u_top_core_u_peri_device/n615]
#set_load 1.97324  [get_nets u_top_core_u_peri_device/n616]
#set_resistance 0.295779  [get_nets u_top_core_u_peri_device/n616]
#set_load 0.847841  [get_nets u_top_core_u_peri_device/n617]
#set_resistance 0.122913  [get_nets u_top_core_u_peri_device/n617]
#set_load 0.174952  [get_nets u_top_core_u_peri_device/n618]
#set_resistance 0.0251306  [get_nets u_top_core_u_peri_device/n618]
#set_load 0.0537339  [get_nets u_top_core_u_peri_device/n619]
#set_resistance 0.00812482  [get_nets u_top_core_u_peri_device/n619]
#set_load 0.469002  [get_nets u_top_core_u_peri_device/n620]
#set_resistance 0.0698053  [get_nets u_top_core_u_peri_device/n620]
#set_load 0.30669  [get_nets u_top_core_u_peri_device/n621]
#set_resistance 0.0446076  [get_nets u_top_core_u_peri_device/n621]
#set_load 0.101593  [get_nets u_top_core_u_peri_device/n622]
#set_resistance 0.0150063  [get_nets u_top_core_u_peri_device/n622]
#set_load 2.09645  [get_nets u_top_core_u_peri_device/n623]
#set_resistance 0.314302  [get_nets u_top_core_u_peri_device/n623]
#set_load 0.387983  [get_nets u_top_core_u_peri_device/n624]
#set_resistance 0.0564696  [get_nets u_top_core_u_peri_device/n624]
#set_load 0.217926  [get_nets u_top_core_u_peri_device/n625]
#set_resistance 0.031352  [get_nets u_top_core_u_peri_device/n625]
#set_load 0.18683  [get_nets u_top_core_u_peri_device/n626]
#set_resistance 0.0283196  [get_nets u_top_core_u_peri_device/n626]
#set_load 0.945817  [get_nets u_top_core_u_peri_device/n627]
#set_resistance 0.140874  [get_nets u_top_core_u_peri_device/n627]
#set_load 0.222758  [get_nets u_top_core_u_peri_device/n628]
#set_resistance 0.0322958  [get_nets u_top_core_u_peri_device/n628]
#set_load 0.128358  [get_nets u_top_core_u_peri_device/n629]
#set_resistance 0.0189056  [get_nets u_top_core_u_peri_device/n629]
#set_load 0.0594782  [get_nets u_top_core_u_peri_device/n630]
#set_resistance 0.00902332  [get_nets u_top_core_u_peri_device/n630]
#set_load 0.222995  [get_nets u_top_core_u_peri_device/n631]
#set_resistance 0.032628  [get_nets u_top_core_u_peri_device/n631]
#set_load 2.46292  [get_nets u_top_core_u_peri_device/n632]
#set_resistance 0.363809  [get_nets u_top_core_u_peri_device/n632]
#set_load 0.588277  [get_nets u_top_core_u_peri_device/n633]
#set_resistance 0.0897187  [get_nets u_top_core_u_peri_device/n633]
#set_load 0.455866  [get_nets u_top_core_u_peri_device/n634]
#set_resistance 0.0659845  [get_nets u_top_core_u_peri_device/n634]
#set_load 0.124122  [get_nets u_top_core_u_peri_device/n635]
#set_resistance 0.0179296  [get_nets u_top_core_u_peri_device/n635]
#set_load 0.523286  [get_nets u_top_core_u_peri_device/n636]
#set_resistance 0.0806838  [get_nets u_top_core_u_peri_device/n636]
#set_load 1.89218  [get_nets u_top_core_u_peri_device/n637]
#set_resistance 0.282609  [get_nets u_top_core_u_peri_device/n637]
#set_load 0.143229  [get_nets u_top_core_u_peri_device/n638]
#set_resistance 0.0209658  [get_nets u_top_core_u_peri_device/n638]
#set_load 0.133608  [get_nets u_top_core_u_peri_device/n639]
#set_resistance 0.0203662  [get_nets u_top_core_u_peri_device/n639]
#set_load 0.387896  [get_nets u_top_core_u_peri_device/n641]
#set_resistance 0.059194  [get_nets u_top_core_u_peri_device/n641]
#set_load 0.551579  [get_nets u_top_core_u_peri_device/n642]
#set_resistance 0.0810602  [get_nets u_top_core_u_peri_device/n642]
#set_load 0.403357  [get_nets u_top_core_u_peri_device/n643]
#set_resistance 0.0587874  [get_nets u_top_core_u_peri_device/n643]
#set_load 0.237538  [get_nets u_top_core_u_peri_device/n644]
#set_resistance 0.036051  [get_nets u_top_core_u_peri_device/n644]
#set_load 0.0410461  [get_nets u_top_core_u_peri_device/n645]
#set_resistance 0.0059732  [get_nets u_top_core_u_peri_device/n645]
#set_load 0.272994  [get_nets u_top_core_u_peri_device/n646]
#set_resistance 0.0413657  [get_nets u_top_core_u_peri_device/n646]
#set_load 2.70322  [get_nets u_top_core_u_peri_device/n647]
#set_resistance 0.403909  [get_nets u_top_core_u_peri_device/n647]
#set_load 0.136326  [get_nets u_top_core_u_peri_device/n648]
#set_resistance 0.0209021  [get_nets u_top_core_u_peri_device/n648]
#set_load 1.02506  [get_nets u_top_core_u_peri_device/n649]
#set_resistance 0.151003  [get_nets u_top_core_u_peri_device/n649]
#set_load 0.377329  [get_nets u_top_core_u_peri_device/n650]
#set_resistance 0.0544241  [get_nets u_top_core_u_peri_device/n650]
#set_load 0.092431  [get_nets u_top_core_u_peri_device/n651]
#set_resistance 0.0136044  [get_nets u_top_core_u_peri_device/n651]
#set_load 1.67719  [get_nets u_top_core_u_peri_device/n652]
#set_resistance 0.253476  [get_nets u_top_core_u_peri_device/n652]
#set_load 0.311656  [get_nets u_top_core_u_peri_device/n653]
#set_resistance 0.0449532  [get_nets u_top_core_u_peri_device/n653]
#set_load 0.215207  [get_nets u_top_core_u_peri_device/n654]
#set_resistance 0.0332321  [get_nets u_top_core_u_peri_device/n654]
#set_load 0.0888921  [get_nets u_top_core_u_peri_device/n655]
#set_resistance 0.0134587  [get_nets u_top_core_u_peri_device/n655]
#set_load 0.409908  [get_nets u_top_core_u_peri_device/n656]
#set_resistance 0.0597764  [get_nets u_top_core_u_peri_device/n656]
#set_load 0.530618  [get_nets u_top_core_u_peri_device/n657]
#set_resistance 0.0786448  [get_nets u_top_core_u_peri_device/n657]
#set_load 1.14766  [get_nets u_top_core_u_peri_device/n658]
#set_resistance 0.154735  [get_nets u_top_core_u_peri_device/n658]
#set_load 0.211841  [get_nets u_top_core_u_peri_device/n659]
#set_resistance 0.0314897  [get_nets u_top_core_u_peri_device/n659]
#set_load 0.0502099  [get_nets u_top_core_u_peri_device/n660]
#set_resistance 0.00756618  [get_nets u_top_core_u_peri_device/n660]
#set_load 0.084103  [get_nets u_top_core_u_peri_device/n661]
#set_resistance 0.0124593  [get_nets u_top_core_u_peri_device/n661]
#set_load 0.13735  [get_nets u_top_core_u_peri_device/n662]
#set_resistance 0.0210414  [get_nets u_top_core_u_peri_device/n662]
#set_load 0.0224532  [get_nets u_top_core_u_peri_device/n664]
#set_resistance 0.00340419  [get_nets u_top_core_u_peri_device/n664]
#set_load 3.32909  [get_nets u_top_core_u_peri_device/n665]
#set_resistance 0.513754  [get_nets u_top_core_u_peri_device/n665]
#set_load 0.258217  [get_nets u_top_core_u_peri_device/n666]
#set_resistance 0.0387445  [get_nets u_top_core_u_peri_device/n666]
#set_load 0.218606  [get_nets u_top_core_u_peri_device/n667]
#set_resistance 0.0313257  [get_nets u_top_core_u_peri_device/n667]
#set_load 0.109071  [get_nets u_top_core_u_peri_device/n668]
#set_resistance 0.0156665  [get_nets u_top_core_u_peri_device/n668]
#set_load 0.22514  [get_nets u_top_core_u_peri_device/n669]
#set_resistance 0.0338987  [get_nets u_top_core_u_peri_device/n669]
#set_load 0.116524  [get_nets u_top_core_u_peri_device/n671]
#set_resistance 0.0179785  [get_nets u_top_core_u_peri_device/n671]
#set_load 0.400196  [get_nets u_top_core_u_peri_device/n672]
#set_resistance 0.0615376  [get_nets u_top_core_u_peri_device/n672]
#set_load 1.15205  [get_nets u_top_core_u_peri_device/n673]
#set_resistance 0.168765  [get_nets u_top_core_u_peri_device/n673]
#set_load 0.0903944  [get_nets u_top_core_u_peri_device/n674]
#set_resistance 0.0129806  [get_nets u_top_core_u_peri_device/n674]
#set_load 0.0571171  [get_nets u_top_core_u_peri_device/n675]
#set_resistance 0.00854204  [get_nets u_top_core_u_peri_device/n675]
#set_load 0.0995554  [get_nets u_top_core_u_peri_device/n676]
#set_resistance 0.0148447  [get_nets u_top_core_u_peri_device/n676]
#set_load 0.102135  [get_nets u_top_core_u_peri_device/n677]
#set_resistance 0.0156398  [get_nets u_top_core_u_peri_device/n677]
#set_load 0.293908  [get_nets u_top_core_u_peri_device/n679]
#set_resistance 0.0421172  [get_nets u_top_core_u_peri_device/n679]
#set_load 2.57655  [get_nets u_top_core_u_peri_device/n680]
#set_resistance 0.39801  [get_nets u_top_core_u_peri_device/n680]
#set_load 0.186403  [get_nets u_top_core_u_peri_device/n681]
#set_resistance 0.0285179  [get_nets u_top_core_u_peri_device/n681]
#set_load 0.101678  [get_nets u_top_core_u_peri_device/n682]
#set_resistance 0.0150308  [get_nets u_top_core_u_peri_device/n682]
#set_load 0.110405  [get_nets u_top_core_u_peri_device/n683]
#set_resistance 0.0164091  [get_nets u_top_core_u_peri_device/n683]
#set_load 0.0741019  [get_nets u_top_core_u_peri_device/n684]
#set_resistance 0.0107697  [get_nets u_top_core_u_peri_device/n684]
#set_load 0.288114  [get_nets u_top_core_u_peri_device/n686]
#set_resistance 0.043339  [get_nets u_top_core_u_peri_device/n686]
#set_load 2.38849  [get_nets u_top_core_u_peri_device/n687]
#set_resistance 0.366877  [get_nets u_top_core_u_peri_device/n687]
#set_load 0.0449112  [get_nets u_top_core_u_peri_device/n688]
#set_resistance 0.00694397  [get_nets u_top_core_u_peri_device/n688]
#set_load 0.0378159  [get_nets u_top_core_u_peri_device/n689]
#set_resistance 0.00577133  [get_nets u_top_core_u_peri_device/n689]
#set_load 0.128634  [get_nets u_top_core_u_peri_device/n690]
#set_resistance 0.0185845  [get_nets u_top_core_u_peri_device/n690]
#set_load 0.206938  [get_nets u_top_core_u_peri_device/n691]
#set_resistance 0.0305522  [get_nets u_top_core_u_peri_device/n691]
#set_load 5.01816  [get_nets u_top_core_u_peri_device/n692]
#set_resistance 0.489879  [get_nets u_top_core_u_peri_device/n692]
#set_load 0.0714366  [get_nets u_top_core_u_peri_device/n693]
#set_resistance 0.0102953  [get_nets u_top_core_u_peri_device/n693]
#set_load 3.62665  [get_nets u_top_core_u_peri_device/n694]
#set_resistance 0.560343  [get_nets u_top_core_u_peri_device/n694]
#set_load 0.285202  [get_nets u_top_core_u_peri_device/n695]
#set_resistance 0.0428097  [get_nets u_top_core_u_peri_device/n695]
#set_load 0.107992  [get_nets u_top_core_u_peri_device/n696]
#set_resistance 0.0164641  [get_nets u_top_core_u_peri_device/n696]
#set_load 0.229947  [get_nets u_top_core_u_peri_device/n697]
#set_resistance 0.0337702  [get_nets u_top_core_u_peri_device/n697]
#set_load 0.0916095  [get_nets u_top_core_u_peri_device/n698]
#set_resistance 0.0131626  [get_nets u_top_core_u_peri_device/n698]
#set_load 0.0297882  [get_nets u_top_core_u_peri_device/n700]
#set_resistance 0.00450846  [get_nets u_top_core_u_peri_device/n700]
#set_load 2.26213  [get_nets u_top_core_u_peri_device/n701]
#set_resistance 0.348201  [get_nets u_top_core_u_peri_device/n701]
#set_load 0.0779122  [get_nets u_top_core_u_peri_device/n703]
#set_resistance 0.0116482  [get_nets u_top_core_u_peri_device/n703]
#set_load 0.0250681  [get_nets u_top_core_u_peri_device/n704]
#set_resistance 0.0037801  [get_nets u_top_core_u_peri_device/n704]
#set_load 0.171788  [get_nets u_top_core_u_peri_device/n705]
#set_resistance 0.0247376  [get_nets u_top_core_u_peri_device/n705]
#set_load 0.281408  [get_nets u_top_core_u_peri_device/n706]
#set_resistance 0.0411793  [get_nets u_top_core_u_peri_device/n706]
#set_load 5.08168  [get_nets u_top_core_u_peri_device/n707]
#set_resistance 0.493498  [get_nets u_top_core_u_peri_device/n707]
#set_load 0.102678  [get_nets u_top_core_u_peri_device/n708]
#set_resistance 0.0147818  [get_nets u_top_core_u_peri_device/n708]
#set_load 1.25246  [get_nets u_top_core_u_peri_device/n709]
#set_resistance 0.193537  [get_nets u_top_core_u_peri_device/n709]
#set_load 0.0259625  [get_nets u_top_core_u_peri_device/n710]
#set_resistance 0.00398752  [get_nets u_top_core_u_peri_device/n710]
#set_load 0.103986  [get_nets u_top_core_u_peri_device/n711]
#set_resistance 0.0153827  [get_nets u_top_core_u_peri_device/n711]
#set_load 0.0910909  [get_nets u_top_core_u_peri_device/n712]
#set_resistance 0.0135952  [get_nets u_top_core_u_peri_device/n712]
#set_load 0.0830099  [get_nets u_top_core_u_peri_device/n713]
#set_resistance 0.0119319  [get_nets u_top_core_u_peri_device/n713]
#set_load 0.30196  [get_nets u_top_core_u_peri_device/n715]
#set_resistance 0.0432691  [get_nets u_top_core_u_peri_device/n715]
#set_load 0.180886  [get_nets u_top_core_u_peri_device/n716]
#set_resistance 0.0259178  [get_nets u_top_core_u_peri_device/n716]
#set_load 0.173793  [get_nets u_top_core_u_peri_device/n717]
#set_resistance 0.0262366  [get_nets u_top_core_u_peri_device/n717]
#set_load 0.183967  [get_nets u_top_core_u_peri_device/n718]
#set_resistance 0.0275622  [get_nets u_top_core_u_peri_device/n718]
#set_load 0.0803632  [get_nets u_top_core_u_peri_device/n719]
#set_resistance 0.0115437  [get_nets u_top_core_u_peri_device/n719]
#set_load 0.277587  [get_nets u_top_core_u_peri_device/n720]
#set_resistance 0.0417986  [get_nets u_top_core_u_peri_device/n720]
#set_load 0.28481  [get_nets u_top_core_u_peri_device/n722]
#set_resistance 0.0411835  [get_nets u_top_core_u_peri_device/n722]
#set_load 2.78853  [get_nets u_top_core_u_peri_device/n723]
#set_resistance 0.430997  [get_nets u_top_core_u_peri_device/n723]
#set_load 0.166533  [get_nets u_top_core_u_peri_device/n724]
#set_resistance 0.0251199  [get_nets u_top_core_u_peri_device/n724]
#set_load 0.0406744  [get_nets u_top_core_u_peri_device/n725]
#set_resistance 0.00614666  [get_nets u_top_core_u_peri_device/n725]
#set_load 0.100066  [get_nets u_top_core_u_peri_device/n726]
#set_resistance 0.0143505  [get_nets u_top_core_u_peri_device/n726]
#set_load 0.0855012  [get_nets u_top_core_u_peri_device/n727]
#set_resistance 0.0132203  [get_nets u_top_core_u_peri_device/n727]
#set_load 0.0586861  [get_nets u_top_core_u_peri_device/n729]
#set_resistance 0.00857528  [get_nets u_top_core_u_peri_device/n729]
#set_load 1.51947  [get_nets u_top_core_u_peri_device/n730]
#set_resistance 0.233956  [get_nets u_top_core_u_peri_device/n730]
#set_load 0.0451389  [get_nets u_top_core_u_peri_device/n731]
#set_resistance 0.00654281  [get_nets u_top_core_u_peri_device/n731]
#set_load 0.249873  [get_nets u_top_core_u_peri_device/n732]
#set_resistance 0.037544  [get_nets u_top_core_u_peri_device/n732]
#set_load 0.12608  [get_nets u_top_core_u_peri_device/n733]
#set_resistance 0.0185289  [get_nets u_top_core_u_peri_device/n733]
#set_load 0.224637  [get_nets u_top_core_u_peri_device/n734]
#set_resistance 0.0328398  [get_nets u_top_core_u_peri_device/n734]
#set_load 0.10127  [get_nets u_top_core_u_peri_device/n736]
#set_resistance 0.0145941  [get_nets u_top_core_u_peri_device/n736]
#set_load 4.15087  [get_nets u_top_core_u_peri_device/n737]
#set_resistance 0.64169  [get_nets u_top_core_u_peri_device/n737]
#set_load 0.295484  [get_nets u_top_core_u_peri_device/n738]
#set_resistance 0.0438084  [get_nets u_top_core_u_peri_device/n738]
#set_load 0.15025  [get_nets u_top_core_u_peri_device/n739]
#set_resistance 0.0231247  [get_nets u_top_core_u_peri_device/n739]
#set_load 0.104656  [get_nets u_top_core_u_peri_device/n740]
#set_resistance 0.0160345  [get_nets u_top_core_u_peri_device/n740]
#set_load 0.0685592  [get_nets u_top_core_u_peri_device/n741]
#set_resistance 0.0100926  [get_nets u_top_core_u_peri_device/n741]
#set_load 0.0453573  [get_nets u_top_core_u_peri_device/n743]
#set_resistance 0.00693058  [get_nets u_top_core_u_peri_device/n743]
#set_load 0.54517  [get_nets u_top_core_u_peri_device/n744]
#set_resistance 0.0816117  [get_nets u_top_core_u_peri_device/n744]
#set_load 0.0660894  [get_nets u_top_core_u_peri_device/n745]
#set_resistance 0.00953764  [get_nets u_top_core_u_peri_device/n745]
#set_load 0.214297  [get_nets u_top_core_u_peri_device/n746]
#set_resistance 0.0319338  [get_nets u_top_core_u_peri_device/n746]
#set_load 0.0871575  [get_nets u_top_core_u_peri_device/n747]
#set_resistance 0.012637  [get_nets u_top_core_u_peri_device/n747]
#set_load 0.0886806  [get_nets u_top_core_u_peri_device/n748]
#set_resistance 0.0133976  [get_nets u_top_core_u_peri_device/n748]
#set_load 4.60685  [get_nets u_top_core_u_peri_device/n749]
#set_resistance 0.454472  [get_nets u_top_core_u_peri_device/n749]
#set_load 0.0972891  [get_nets u_top_core_u_peri_device/n750]
#set_resistance 0.0139996  [get_nets u_top_core_u_peri_device/n750]
#set_load 4.82749  [get_nets u_top_core_u_peri_device/n751]
#set_resistance 0.742373  [get_nets u_top_core_u_peri_device/n751]
#set_load 0.217743  [get_nets u_top_core_u_peri_device/n752]
#set_resistance 0.033528  [get_nets u_top_core_u_peri_device/n752]
#set_load 0.141548  [get_nets u_top_core_u_peri_device/n753]
#set_resistance 0.0214012  [get_nets u_top_core_u_peri_device/n753]
#set_load 0.0698034  [get_nets u_top_core_u_peri_device/n754]
#set_resistance 0.0102992  [get_nets u_top_core_u_peri_device/n754]
#set_load 0.356081  [get_nets u_top_core_u_peri_device/n755]
#set_resistance 0.0541603  [get_nets u_top_core_u_peri_device/n755]
#set_load 4.87902  [get_nets u_top_core_u_peri_device/n756]
#set_resistance 0.47704  [get_nets u_top_core_u_peri_device/n756]
#set_load 0.0157963  [get_nets u_top_core_u_peri_device/n757]
#set_resistance 0.00231064  [get_nets u_top_core_u_peri_device/n757]
#set_load 2.06145  [get_nets u_top_core_u_peri_device/n758]
#set_resistance 0.317375  [get_nets u_top_core_u_peri_device/n758]
#set_load 0.244977  [get_nets u_top_core_u_peri_device/n759]
#set_resistance 0.0352568  [get_nets u_top_core_u_peri_device/n759]
#set_load 0.181317  [get_nets u_top_core_u_peri_device/n760]
#set_resistance 0.0259845  [get_nets u_top_core_u_peri_device/n760]
#set_load 0.0723386  [get_nets u_top_core_u_peri_device/n761]
#set_resistance 0.0103671  [get_nets u_top_core_u_peri_device/n761]
#set_load 0.0688836  [get_nets u_top_core_u_peri_device/n762]
#set_resistance 0.00995009  [get_nets u_top_core_u_peri_device/n762]
#set_load 0.0642751  [get_nets u_top_core_u_peri_device/n764]
#set_resistance 0.00932624  [get_nets u_top_core_u_peri_device/n764]
#set_load 4.57087  [get_nets u_top_core_u_peri_device/n765]
#set_resistance 0.706256  [get_nets u_top_core_u_peri_device/n765]
#set_load 0.205911  [get_nets u_top_core_u_peri_device/n766]
#set_resistance 0.0308135  [get_nets u_top_core_u_peri_device/n766]
#set_load 0.32831  [get_nets u_top_core_u_peri_device/n767]
#set_resistance 0.0485438  [get_nets u_top_core_u_peri_device/n767]
#set_load 0.0459386  [get_nets u_top_core_u_peri_device/n768]
#set_resistance 0.00694152  [get_nets u_top_core_u_peri_device/n768]
#set_load 0.104645  [get_nets u_top_core_u_peri_device/n769]
#set_resistance 0.0154243  [get_nets u_top_core_u_peri_device/n769]
#set_load 0.083101  [get_nets u_top_core_u_peri_device/n771]
#set_resistance 0.0125603  [get_nets u_top_core_u_peri_device/n771]
#set_load 0.330466  [get_nets u_top_core_u_peri_device/n772]
#set_resistance 0.0489331  [get_nets u_top_core_u_peri_device/n772]
#set_load 0.242501  [get_nets u_top_core_u_peri_device/n773]
#set_resistance 0.037426  [get_nets u_top_core_u_peri_device/n773]
#set_load 0.268465  [get_nets u_top_core_u_peri_device/n774]
#set_resistance 0.0397001  [get_nets u_top_core_u_peri_device/n774]
#set_load 0.158285  [get_nets u_top_core_u_peri_device/n775]
#set_resistance 0.0229207  [get_nets u_top_core_u_peri_device/n775]
#set_load 0.318452  [get_nets u_top_core_u_peri_device/n776]
#set_resistance 0.0471435  [get_nets u_top_core_u_peri_device/n776]
#set_load 4.58723  [get_nets u_top_core_u_peri_device/n777]
#set_resistance 0.451858  [get_nets u_top_core_u_peri_device/n777]
#set_load 0.151499  [get_nets u_top_core_u_peri_device/n778]
#set_resistance 0.0230231  [get_nets u_top_core_u_peri_device/n778]
#set_load 0.648475  [get_nets u_top_core_u_peri_device/n779]
#set_resistance 0.0985739  [get_nets u_top_core_u_peri_device/n779]
#set_load 0.227193  [get_nets u_top_core_u_peri_device/n780]
#set_resistance 0.0336596  [get_nets u_top_core_u_peri_device/n780]
#set_load 0.226507  [get_nets u_top_core_u_peri_device/n781]
#set_resistance 0.0341297  [get_nets u_top_core_u_peri_device/n781]
#set_load 0.166878  [get_nets u_top_core_u_peri_device/n782]
#set_resistance 0.0258032  [get_nets u_top_core_u_peri_device/n782]
#set_load 0.137695  [get_nets u_top_core_u_peri_device/n783]
#set_resistance 0.0211638  [get_nets u_top_core_u_peri_device/n783]
#set_load 0.0608184  [get_nets u_top_core_u_peri_device/n785]
#set_resistance 0.00885989  [get_nets u_top_core_u_peri_device/n785]
#set_load 0.256212  [get_nets u_top_core_u_peri_device/n786]
#set_resistance 0.0386507  [get_nets u_top_core_u_peri_device/n786]
#set_load 0.355729  [get_nets u_top_core_u_peri_device/n787]
#set_resistance 0.052534  [get_nets u_top_core_u_peri_device/n787]
#set_load 0.049931  [get_nets u_top_core_u_peri_device/n788]
#set_resistance 0.00767162  [get_nets u_top_core_u_peri_device/n788]
#set_load 0.0883731  [get_nets u_top_core_u_peri_device/n789]
#set_resistance 0.0128313  [get_nets u_top_core_u_peri_device/n789]
#set_load 0.117712  [get_nets u_top_core_u_peri_device/n790]
#set_resistance 0.0176552  [get_nets u_top_core_u_peri_device/n790]
#set_load 5.97117  [get_nets u_top_core_u_peri_device/n791]
#set_resistance 0.579285  [get_nets u_top_core_u_peri_device/n791]
#set_load 0.663765  [get_nets u_top_core_u_peri_device/n792]
#set_resistance 0.102162  [get_nets u_top_core_u_peri_device/n792]
#set_load 5.6641  [get_nets u_top_core_u_peri_device/n793]
#set_resistance 0.874126  [get_nets u_top_core_u_peri_device/n793]
#set_load 0.203776  [get_nets u_top_core_u_peri_device/n794]
#set_resistance 0.0300359  [get_nets u_top_core_u_peri_device/n794]
#set_load 0.0492195  [get_nets u_top_core_u_peri_device/n795]
#set_resistance 0.00755621  [get_nets u_top_core_u_peri_device/n795]
#set_load 0.0851087  [get_nets u_top_core_u_peri_device/n796]
#set_resistance 0.0123275  [get_nets u_top_core_u_peri_device/n796]
#set_load 0.164417  [get_nets u_top_core_u_peri_device/n797]
#set_resistance 0.0247736  [get_nets u_top_core_u_peri_device/n797]
#set_load 5.7032  [get_nets u_top_core_u_peri_device/n798]
#set_resistance 0.554602  [get_nets u_top_core_u_peri_device/n798]
#set_load 0.24413  [get_nets u_top_core_u_peri_device/n799]
#set_resistance 0.0357333  [get_nets u_top_core_u_peri_device/n799]
#set_load 1.54767  [get_nets u_top_core_u_peri_device/n800]
#set_resistance 0.237858  [get_nets u_top_core_u_peri_device/n800]
#set_load 0.198569  [get_nets u_top_core_u_peri_device/n801]
#set_resistance 0.0285506  [get_nets u_top_core_u_peri_device/n801]
#set_load 0.300327  [get_nets u_top_core_u_peri_device/n802]
#set_resistance 0.0439139  [get_nets u_top_core_u_peri_device/n802]
#set_load 0.0993205  [get_nets u_top_core_u_peri_device/n803]
#set_resistance 0.015135  [get_nets u_top_core_u_peri_device/n803]
#set_load 0.214547  [get_nets u_top_core_u_peri_device/n804]
#set_resistance 0.0319332  [get_nets u_top_core_u_peri_device/n804]
#set_load 0.323239  [get_nets u_top_core_u_peri_device/n806]
#set_resistance 0.047693  [get_nets u_top_core_u_peri_device/n806]
#set_load 0.294264  [get_nets u_top_core_u_peri_device/n807]
#set_resistance 0.0437805  [get_nets u_top_core_u_peri_device/n807]
#set_load 0.0574632  [get_nets u_top_core_u_peri_device/n808]
#set_resistance 0.00870146  [get_nets u_top_core_u_peri_device/n808]
#set_load 0.161555  [get_nets u_top_core_u_peri_device/n809]
#set_resistance 0.0240839  [get_nets u_top_core_u_peri_device/n809]
#set_load 0.167767  [get_nets u_top_core_u_peri_device/n810]
#set_resistance 0.0241554  [get_nets u_top_core_u_peri_device/n810]
#set_load 0.229524  [get_nets u_top_core_u_peri_device/n811]
#set_resistance 0.0329884  [get_nets u_top_core_u_peri_device/n811]
#set_load 4.24971  [get_nets u_top_core_u_peri_device/n813]
#set_resistance 0.420842  [get_nets u_top_core_u_peri_device/n813]
#set_load 0.120063  [get_nets u_top_core_u_peri_device/n814]
#set_resistance 0.0172058  [get_nets u_top_core_u_peri_device/n814]
#set_load 3.85397  [get_nets u_top_core_u_peri_device/n815]
#set_resistance 0.595858  [get_nets u_top_core_u_peri_device/n815]
#set_load 0.0738455  [get_nets u_top_core_u_peri_device/n816]
#set_resistance 0.0105854  [get_nets u_top_core_u_peri_device/n816]
#set_load 0.102519  [get_nets u_top_core_u_peri_device/n817]
#set_resistance 0.0157252  [get_nets u_top_core_u_peri_device/n817]
#set_load 0.23307  [get_nets u_top_core_u_peri_device/n818]
#set_resistance 0.0355131  [get_nets u_top_core_u_peri_device/n818]
#set_load 0.170315  [get_nets u_top_core_u_peri_device/n819]
#set_resistance 0.0258998  [get_nets u_top_core_u_peri_device/n819]
#set_load 4.12534  [get_nets u_top_core_u_peri_device/n820]
#set_resistance 0.405471  [get_nets u_top_core_u_peri_device/n820]
#set_load 0.238309  [get_nets u_top_core_u_peri_device/n821]
#set_resistance 0.0360369  [get_nets u_top_core_u_peri_device/n821]
#set_load 4.02561  [get_nets u_top_core_u_peri_device/n822]
#set_resistance 0.619443  [get_nets u_top_core_u_peri_device/n822]
#set_load 0.101571  [get_nets u_top_core_u_peri_device/n823]
#set_resistance 0.0145318  [get_nets u_top_core_u_peri_device/n823]
#set_load 0.110308  [get_nets u_top_core_u_peri_device/n824]
#set_resistance 0.0161628  [get_nets u_top_core_u_peri_device/n824]
#set_load 0.108153  [get_nets u_top_core_u_peri_device/n825]
#set_resistance 0.0155516  [get_nets u_top_core_u_peri_device/n825]
#set_load 0.082585  [get_nets u_top_core_u_peri_device/n826]
#set_resistance 0.0122349  [get_nets u_top_core_u_peri_device/n826]
#set_load 4.50043  [get_nets u_top_core_u_peri_device/n827]
#set_resistance 0.441034  [get_nets u_top_core_u_peri_device/n827]
#set_load 0.0645748  [get_nets u_top_core_u_peri_device/n828]
#set_resistance 0.00954124  [get_nets u_top_core_u_peri_device/n828]
#set_load 2.24371  [get_nets u_top_core_u_peri_device/n829]
#set_resistance 0.344244  [get_nets u_top_core_u_peri_device/n829]
#set_load 0.224665  [get_nets u_top_core_u_peri_device/n830]
#set_resistance 0.0345778  [get_nets u_top_core_u_peri_device/n830]
#set_load 0.103324  [get_nets u_top_core_u_peri_device/n831]
#set_resistance 0.0150823  [get_nets u_top_core_u_peri_device/n831]
#set_load 0.0642221  [get_nets u_top_core_u_peri_device/n832]
#set_resistance 0.00924008  [get_nets u_top_core_u_peri_device/n832]
#set_load 0.183865  [get_nets u_top_core_u_peri_device/n833]
#set_resistance 0.0273714  [get_nets u_top_core_u_peri_device/n833]
#set_load 5.45518  [get_nets u_top_core_u_peri_device/n834]
#set_resistance 0.530221  [get_nets u_top_core_u_peri_device/n834]
#set_load 0.214703  [get_nets u_top_core_u_peri_device/n835]
#set_resistance 0.0307864  [get_nets u_top_core_u_peri_device/n835]
#set_load 5.14913  [get_nets u_top_core_u_peri_device/n836]
#set_resistance 0.795568  [get_nets u_top_core_u_peri_device/n836]
#set_load 0.0951224  [get_nets u_top_core_u_peri_device/n837]
#set_resistance 0.0137582  [get_nets u_top_core_u_peri_device/n837]
#set_load 0.209408  [get_nets u_top_core_u_peri_device/n838]
#set_resistance 0.030534  [get_nets u_top_core_u_peri_device/n838]
#set_load 0.0709975  [get_nets u_top_core_u_peri_device/n839]
#set_resistance 0.0105059  [get_nets u_top_core_u_peri_device/n839]
#set_load 0.094886  [get_nets u_top_core_u_peri_device/n840]
#set_resistance 0.0146155  [get_nets u_top_core_u_peri_device/n840]
#set_load 4.14186  [get_nets u_top_core_u_peri_device/n841]
#set_resistance 0.407406  [get_nets u_top_core_u_peri_device/n841]
#set_load 0.205651  [get_nets u_top_core_u_peri_device/n842]
#set_resistance 0.0309189  [get_nets u_top_core_u_peri_device/n842]
#set_load 4.72798  [get_nets u_top_core_u_peri_device/n843]
#set_resistance 0.730887  [get_nets u_top_core_u_peri_device/n843]
#set_load 0.0569707  [get_nets u_top_core_u_peri_device/n844]
#set_resistance 0.00872729  [get_nets u_top_core_u_peri_device/n844]
#set_load 0.0528299  [get_nets u_top_core_u_peri_device/n845]
#set_resistance 0.00760309  [get_nets u_top_core_u_peri_device/n845]
#set_load 0.173489  [get_nets u_top_core_u_peri_device/n846]
#set_resistance 0.0259292  [get_nets u_top_core_u_peri_device/n846]
#set_load 0.0771111  [get_nets u_top_core_u_peri_device/n847]
#set_resistance 0.0113851  [get_nets u_top_core_u_peri_device/n847]
#set_load 4.67866  [get_nets u_top_core_u_peri_device/n848]
#set_resistance 0.46212  [get_nets u_top_core_u_peri_device/n848]
#set_load 0.0821716  [get_nets u_top_core_u_peri_device/n849]
#set_resistance 0.0120263  [get_nets u_top_core_u_peri_device/n849]
#set_load 2.3109  [get_nets u_top_core_u_peri_device/n850]
#set_resistance 0.355277  [get_nets u_top_core_u_peri_device/n850]
#set_load 0.244024  [get_nets u_top_core_u_peri_device/n851]
#set_resistance 0.0361774  [get_nets u_top_core_u_peri_device/n851]
#set_load 0.223674  [get_nets u_top_core_u_peri_device/n852]
#set_resistance 0.0331934  [get_nets u_top_core_u_peri_device/n852]
#set_load 0.115536  [get_nets u_top_core_u_peri_device/n853]
#set_resistance 0.0178452  [get_nets u_top_core_u_peri_device/n853]
#set_load 0.227628  [get_nets u_top_core_u_peri_device/n854]
#set_resistance 0.0346324  [get_nets u_top_core_u_peri_device/n854]
#set_load 4.70076  [get_nets u_top_core_u_peri_device/n855]
#set_resistance 0.459886  [get_nets u_top_core_u_peri_device/n855]
#set_load 0.0510946  [get_nets u_top_core_u_peri_device/n856]
#set_resistance 0.00754559  [get_nets u_top_core_u_peri_device/n856]
#set_load 4.61034  [get_nets u_top_core_u_peri_device/n857]
#set_resistance 0.712129  [get_nets u_top_core_u_peri_device/n857]
#set_load 0.209824  [get_nets u_top_core_u_peri_device/n858]
#set_resistance 0.0318951  [get_nets u_top_core_u_peri_device/n858]
#set_load 0.0469784  [get_nets u_top_core_u_peri_device/n859]
#set_resistance 0.00715477  [get_nets u_top_core_u_peri_device/n859]
#set_load 0.194116  [get_nets u_top_core_u_peri_device/n860]
#set_resistance 0.0285612  [get_nets u_top_core_u_peri_device/n860]
#set_load 0.0686318  [get_nets u_top_core_u_peri_device/n861]
#set_resistance 0.010376  [get_nets u_top_core_u_peri_device/n861]
#set_load 4.24117  [get_nets u_top_core_u_peri_device/n863]
#set_resistance 0.4159  [get_nets u_top_core_u_peri_device/n863]
#set_load 0.047173  [get_nets u_top_core_u_peri_device/n864]
#set_resistance 0.00700638  [get_nets u_top_core_u_peri_device/n864]
#set_load 0.191485  [get_nets u_top_core_u_peri_device/n865]
#set_resistance 0.0286291  [get_nets u_top_core_u_peri_device/n865]
#set_load 0.0731175  [get_nets u_top_core_u_peri_device/n866]
#set_resistance 0.0105317  [get_nets u_top_core_u_peri_device/n866]
#set_load 0.0295371  [get_nets u_top_core_u_peri_device/n867]
#set_resistance 0.00429951  [get_nets u_top_core_u_peri_device/n867]
#set_load 0.117173  [get_nets u_top_core_u_peri_device/n868]
#set_resistance 0.01749  [get_nets u_top_core_u_peri_device/n868]
#set_load 0.0845614  [get_nets u_top_core_u_peri_device/n869]
#set_resistance 0.0121316  [get_nets u_top_core_u_peri_device/n869]
#set_load 0.995274  [get_nets u_top_core_u_peri_device/n873]
#set_resistance 0.150235  [get_nets u_top_core_u_peri_device/n873]
#set_load 0.459512  [get_nets u_top_core_u_peri_device/n874]
#set_resistance 0.0672454  [get_nets u_top_core_u_peri_device/n874]
#set_load 1.79298  [get_nets u_top_core_u_peri_device/n875]
#set_resistance 0.265909  [get_nets u_top_core_u_peri_device/n875]
#set_load 1.05148  [get_nets u_top_core_u_peri_device/n876]
#set_resistance 0.152542  [get_nets u_top_core_u_peri_device/n876]
#set_load 0.39661  [get_nets u_top_core_u_peri_device/n877]
#set_resistance 0.0577495  [get_nets u_top_core_u_peri_device/n877]
#set_load 1.96835  [get_nets u_top_core_u_peri_device/n878]
#set_resistance 0.289424  [get_nets u_top_core_u_peri_device/n878]
#set_load 0.508396  [get_nets u_top_core_u_peri_device/n879]
#set_resistance 0.0761152  [get_nets u_top_core_u_peri_device/n879]
#set_load 1.04227  [get_nets u_top_core_u_peri_device/n880]
#set_resistance 0.158333  [get_nets u_top_core_u_peri_device/n880]
#set_load 0.736039  [get_nets u_top_core_u_peri_device/n881]
#set_resistance 0.112325  [get_nets u_top_core_u_peri_device/n881]
#set_load 1.08221  [get_nets u_top_core_u_peri_device/n882]
#set_resistance 0.165462  [get_nets u_top_core_u_peri_device/n882]
#set_load 0.50599  [get_nets u_top_core_u_peri_device/n883]
#set_resistance 0.0749623  [get_nets u_top_core_u_peri_device/n883]
#set_load 0.629964  [get_nets u_top_core_u_peri_device/n884]
#set_resistance 0.0961711  [get_nets u_top_core_u_peri_device/n884]
#set_load 1.37595  [get_nets u_top_core_u_peri_device/n886]
#set_resistance 0.199912  [get_nets u_top_core_u_peri_device/n886]
#set_load 1.74234  [get_nets u_top_core_u_peri_device/n887]
#set_resistance 0.251089  [get_nets u_top_core_u_peri_device/n887]
#set_load 0.318038  [get_nets u_top_core_u_peri_device/n888]
#set_resistance 0.047539  [get_nets u_top_core_u_peri_device/n888]
#set_load 1.2239  [get_nets u_top_core_u_peri_device/n889]
#set_resistance 0.182998  [get_nets u_top_core_u_peri_device/n889]
#set_load 1.75197  [get_nets u_top_core_u_peri_device/n890]
#set_resistance 0.254062  [get_nets u_top_core_u_peri_device/n890]
#set_load 1.75337  [get_nets u_top_core_u_peri_device/n891]
#set_resistance 0.256185  [get_nets u_top_core_u_peri_device/n891]
#set_load 1.98728  [get_nets u_top_core_u_peri_device/n892]
#set_resistance 0.292121  [get_nets u_top_core_u_peri_device/n892]
#set_load 1.80564  [get_nets u_top_core_u_peri_device/n893]
#set_resistance 0.266329  [get_nets u_top_core_u_peri_device/n893]
#set_load 0.326024  [get_nets u_top_core_u_peri_device/n894]
#set_resistance 0.0479021  [get_nets u_top_core_u_peri_device/n894]
#set_load 1.32026  [get_nets u_top_core_u_peri_device/n895]
#set_resistance 0.195564  [get_nets u_top_core_u_peri_device/n895]
#set_load 1.53177  [get_nets u_top_core_u_peri_device/n896]
#set_resistance 0.220244  [get_nets u_top_core_u_peri_device/n896]
#set_load 2.0075  [get_nets u_top_core_u_peri_device/n897]
#set_resistance 0.301404  [get_nets u_top_core_u_peri_device/n897]
#set_load 2.66694  [get_nets u_top_core_u_peri_device/n898]
#set_resistance 0.390701  [get_nets u_top_core_u_peri_device/n898]
#set_load 0.535776  [get_nets u_top_core_u_peri_device/n899]
#set_resistance 0.0800254  [get_nets u_top_core_u_peri_device/n899]
#set_load 0.305197  [get_nets u_top_core_u_peri_device/n900]
#set_resistance 0.045246  [get_nets u_top_core_u_peri_device/n900]
#set_load 2.47825  [get_nets u_top_core_u_peri_device/n901]
#set_resistance 0.366047  [get_nets u_top_core_u_peri_device/n901]
#set_load 1.19516  [get_nets u_top_core_u_peri_device/n902]
#set_resistance 0.17829  [get_nets u_top_core_u_peri_device/n902]
#set_load 1.34396  [get_nets u_top_core_u_peri_device/n903]
#set_resistance 0.19245  [get_nets u_top_core_u_peri_device/n903]
#set_load 1.87374  [get_nets u_top_core_u_peri_device/n904]
#set_resistance 0.272034  [get_nets u_top_core_u_peri_device/n904]
#set_load 0.0881008  [get_nets u_top_core_u_peri_device/n905]
#set_resistance 0.0132079  [get_nets u_top_core_u_peri_device/n905]
#set_load 0.505328  [get_nets u_top_core_u_peri_device/n906]
#set_resistance 0.0738729  [get_nets u_top_core_u_peri_device/n906]
#set_load 0.17553  [get_nets u_top_core_u_peri_device/n907]
#set_resistance 0.0267317  [get_nets u_top_core_u_peri_device/n907]
#set_load 0.0712143  [get_nets u_top_core_u_peri_device/n908]
#set_resistance 0.0105424  [get_nets u_top_core_u_peri_device/n908]
#set_load 0.405587  [get_nets u_top_core_u_peri_device/n909]
#set_resistance 0.0598668  [get_nets u_top_core_u_peri_device/n909]
#set_load 0.0812206  [get_nets u_top_core_u_peri_device/n910]
#set_resistance 0.0116341  [get_nets u_top_core_u_peri_device/n910]
#set_load 0.929204  [get_nets u_top_core_u_peri_device/n911]
#set_resistance 0.136205  [get_nets u_top_core_u_peri_device/n911]
#set_load 1.15931  [get_nets u_top_core_u_peri_device/n912]
#set_resistance 0.171583  [get_nets u_top_core_u_peri_device/n912]
#set_load 0.222245  [get_nets u_top_core_u_peri_device/n913]
#set_resistance 0.0317978  [get_nets u_top_core_u_peri_device/n913]
#set_load 1.92624  [get_nets u_top_core_u_peri_device/n914]
#set_resistance 0.283804  [get_nets u_top_core_u_peri_device/n914]
#set_load 0.107769  [get_nets u_top_core_u_peri_device/n915]
#set_resistance 0.0161565  [get_nets u_top_core_u_peri_device/n915]
#set_load 0.821356  [get_nets u_top_core_u_peri_device/n947]
#set_resistance 0.0939025  [get_nets u_top_core_u_peri_device/n947]
#set_load 1.12377  [get_nets u_top_core_u_peri_device/n948]
#set_resistance 0.1168  [get_nets u_top_core_u_peri_device/n948]
#set_load 2.87292  [get_nets u_top_core_u_peri_device/n949]
#set_resistance 0.339915  [get_nets u_top_core_u_peri_device/n949]
#set_load 0.410842  [get_nets u_top_core_u_peri_device/n950]
#set_resistance 0.0569091  [get_nets u_top_core_u_peri_device/n950]
#set_load 1.10191  [get_nets u_top_core_u_peri_device/n951]
#set_resistance 0.140198  [get_nets u_top_core_u_peri_device/n951]
#set_load 0.94348  [get_nets u_top_core_u_peri_device/n954]
#set_resistance 0.141225  [get_nets u_top_core_u_peri_device/n954]
#set_load 0.335338  [get_nets u_top_core_u_peri_device/n956]
#set_resistance 0.0439184  [get_nets u_top_core_u_peri_device/n956]
#set_load 1.53423  [get_nets u_top_core_u_peri_device/n957]
#set_resistance 0.191523  [get_nets u_top_core_u_peri_device/n957]
#set_load 1.18828  [get_nets u_top_core_u_peri_device/n959]
#set_resistance 0.181597  [get_nets u_top_core_u_peri_device/n959]
#set_load 1.24098  [get_nets u_top_core_u_peri_device/n960]
#set_resistance 0.187087  [get_nets u_top_core_u_peri_device/n960]
#set_load 0.0554777  [get_nets u_top_core_u_peri_device/n961]
#set_resistance 0.00841651  [get_nets u_top_core_u_peri_device/n961]
#set_load 0.241092  [get_nets u_top_core_u_peri_device/n962]
#set_resistance 0.0356974  [get_nets u_top_core_u_peri_device/n962]
#set_load 0.298804  [get_nets u_top_core_u_peri_device/n963]
#set_resistance 0.0434861  [get_nets u_top_core_u_peri_device/n963]
#set_load 0.353688  [get_nets u_top_core_u_peri_device/n964]
#set_resistance 0.0509857  [get_nets u_top_core_u_peri_device/n964]
#set_load 0.572898  [get_nets u_top_core_u_peri_device/n965]
#set_resistance 0.0872653  [get_nets u_top_core_u_peri_device/n965]
#set_load 1.97591  [get_nets u_top_core_u_peri_device/n966]
#set_resistance 0.30344  [get_nets u_top_core_u_peri_device/n966]
#set_load 0.229961  [get_nets u_top_core_u_peri_device/n967]
#set_resistance 0.0340783  [get_nets u_top_core_u_peri_device/n967]
#set_load 0.129827  [get_nets u_top_core_u_peri_device/n968]
#set_resistance 0.0188097  [get_nets u_top_core_u_peri_device/n968]
#set_load 0.323166  [get_nets u_top_core_u_peri_device/n969]
#set_resistance 0.0497209  [get_nets u_top_core_u_peri_device/n969]
#set_load 2.22099  [get_nets u_top_core_u_peri_device/n970]
#set_resistance 0.304647  [get_nets u_top_core_u_peri_device/n970]
#set_load 0.142029  [get_nets u_top_core_u_peri_device/n972]
#set_resistance 0.0214001  [get_nets u_top_core_u_peri_device/n972]
#set_load 0.120457  [get_nets u_top_core_u_peri_device/n973]
#set_resistance 0.0179198  [get_nets u_top_core_u_peri_device/n973]
#set_load 0.117351  [get_nets u_top_core_u_peri_device/n974]
#set_resistance 0.017619  [get_nets u_top_core_u_peri_device/n974]
#set_load 0.84449  [get_nets u_top_core_u_peri_device/n975]
#set_resistance 0.12559  [get_nets u_top_core_u_peri_device/n975]
#set_load 0.0929772  [get_nets u_top_core_u_peri_device/n976]
#set_resistance 0.0134613  [get_nets u_top_core_u_peri_device/n976]
#set_load 1.03408  [get_nets u_top_core_u_peri_device/n977]
#set_resistance 0.14941  [get_nets u_top_core_u_peri_device/n977]
#set_load 0.573093  [get_nets u_top_core_u_peri_device/n978]
#set_resistance 0.0840476  [get_nets u_top_core_u_peri_device/n978]
#set_load 0.263081  [get_nets u_top_core_u_peri_device/n979]
#set_resistance 0.0392815  [get_nets u_top_core_u_peri_device/n979]
#set_load 0.218155  [get_nets u_top_core_u_peri_device/n980]
#set_resistance 0.0323375  [get_nets u_top_core_u_peri_device/n980]
#set_load 1.17028  [get_nets u_top_core_u_peri_device/n981]
#set_resistance 0.179526  [get_nets u_top_core_u_peri_device/n981]
#set_load 0.901171  [get_nets u_top_core_u_peri_device/n982]
#set_resistance 0.13486  [get_nets u_top_core_u_peri_device/n982]
#set_load 0.990899  [get_nets u_top_core_u_peri_device/n983]
#set_resistance 0.152582  [get_nets u_top_core_u_peri_device/n983]
#set_load 0.993292  [get_nets u_top_core_u_peri_device/n984]
#set_resistance 0.142875  [get_nets u_top_core_u_peri_device/n984]
#set_load 1.30777  [get_nets u_top_core_u_peri_device/n985]
#set_resistance 0.191489  [get_nets u_top_core_u_peri_device/n985]
#set_load 0.070713  [get_nets u_top_core_u_peri_device/n986]
#set_resistance 0.0102786  [get_nets u_top_core_u_peri_device/n986]
#set_load 0.735459  [get_nets u_top_core_u_peri_device/n987]
#set_resistance 0.107501  [get_nets u_top_core_u_peri_device/n987]
#set_load 0.501819  [get_nets u_top_core_u_peri_device/n988]
#set_resistance 0.0735916  [get_nets u_top_core_u_peri_device/n988]
#set_load 0.790998  [get_nets u_top_core_u_peri_device/n989]
#set_resistance 0.119714  [get_nets u_top_core_u_peri_device/n989]
#set_load 0.91783  [get_nets u_top_core_u_peri_device/n990]
#set_resistance 0.141828  [get_nets u_top_core_u_peri_device/n990]
#set_load 1.53886  [get_nets u_top_core_u_peri_device/n991]
#set_resistance 0.227148  [get_nets u_top_core_u_peri_device/n991]
#set_load 0.919113  [get_nets u_top_core_u_peri_device/n992]
#set_resistance 0.13613  [get_nets u_top_core_u_peri_device/n992]
#set_load 0.66583  [get_nets u_top_core_u_peri_device/n993]
#set_resistance 0.0966034  [get_nets u_top_core_u_peri_device/n993]
#set_load 0.726383  [get_nets u_top_core_u_peri_device/n994]
#set_resistance 0.107301  [get_nets u_top_core_u_peri_device/n994]
#set_load 0.568875  [get_nets u_top_core_u_peri_device/n995]
#set_resistance 0.0815121  [get_nets u_top_core_u_peri_device/n995]
#set_load 0.871984  [get_nets u_top_core_u_peri_device/n996]
#set_resistance 0.133845  [get_nets u_top_core_u_peri_device/n996]
#set_load 1.22734  [get_nets u_top_core_u_peri_device/n997]
#set_resistance 0.180611  [get_nets u_top_core_u_peri_device/n997]
#set_load 0.540955  [get_nets u_top_core_u_peri_device/n998]
#set_resistance 0.0775539  [get_nets u_top_core_u_peri_device/n998]
#set_load 0.106103  [get_nets u_top_core_u_peri_device/n999]
#set_resistance 0.0152359  [get_nets u_top_core_u_peri_device/n999]
#set_load 0.179661  [get_nets u_top_core_u_peri_device/n1002]
#set_resistance 0.0262658  [get_nets u_top_core_u_peri_device/n1002]
#set_load 0.141701  [get_nets u_top_core_u_peri_device/n1003]
#set_resistance 0.0206551  [get_nets u_top_core_u_peri_device/n1003]
#set_load 0.785865  [get_nets u_top_core_u_peri_device/n1004]
#set_resistance 0.120207  [get_nets u_top_core_u_peri_device/n1004]
#set_load 0.891092  [get_nets u_top_core_u_peri_device/n1005]
#set_resistance 0.134736  [get_nets u_top_core_u_peri_device/n1005]
#set_load 0.816666  [get_nets u_top_core_u_peri_device/n1006]
#set_resistance 0.117175  [get_nets u_top_core_u_peri_device/n1006]
#set_load 1.061  [get_nets u_top_core_u_peri_device/n1007]
#set_resistance 0.162893  [get_nets u_top_core_u_peri_device/n1007]
#set_load 0.511246  [get_nets u_top_core_u_peri_device/n1008]
#set_resistance 0.0790237  [get_nets u_top_core_u_peri_device/n1008]
#set_load 0.228202  [get_nets u_top_core_u_peri_device/n1009]
#set_resistance 0.0332566  [get_nets u_top_core_u_peri_device/n1009]
#set_load 0.094125  [get_nets u_top_core_u_peri_device/n1010]
#set_resistance 0.0135079  [get_nets u_top_core_u_peri_device/n1010]
#set_load 0.595453  [get_nets u_top_core_u_peri_device/n1011]
#set_resistance 0.091378  [get_nets u_top_core_u_peri_device/n1011]
#set_load 0.537151  [get_nets u_top_core_u_peri_device/n1012]
#set_resistance 0.0829313  [get_nets u_top_core_u_peri_device/n1012]
#set_load 0.16135  [get_nets u_top_core_u_peri_device/n1013]
#set_resistance 0.0249411  [get_nets u_top_core_u_peri_device/n1013]
#set_load 1.00664  [get_nets u_top_core_u_peri_device/n1014]
#set_resistance 0.144267  [get_nets u_top_core_u_peri_device/n1014]
#set_load 0.79639  [get_nets u_top_core_u_peri_device/n1015]
#set_resistance 0.118629  [get_nets u_top_core_u_peri_device/n1015]
#set_load 0.784994  [get_nets u_top_core_u_peri_device/n1016]
#set_resistance 0.112462  [get_nets u_top_core_u_peri_device/n1016]
#set_load 0.106293  [get_nets u_top_core_u_peri_device/n1017]
#set_resistance 0.0159689  [get_nets u_top_core_u_peri_device/n1017]
#set_load 0.242022  [get_nets u_top_core_u_peri_device/n1018]
#set_resistance 0.0361575  [get_nets u_top_core_u_peri_device/n1018]
#set_load 2.06252  [get_nets u_top_core_u_peri_device/n1019]
#set_resistance 0.307505  [get_nets u_top_core_u_peri_device/n1019]
#set_load 0.487873  [get_nets u_top_core_u_peri_device/n1020]
#set_resistance 0.0718991  [get_nets u_top_core_u_peri_device/n1020]
#set_load 0.0910077  [get_nets u_top_core_u_peri_device/n1021]
#set_resistance 0.0132318  [get_nets u_top_core_u_peri_device/n1021]
#set_load 0.703364  [get_nets u_top_core_u_peri_device/n1022]
#set_resistance 0.108718  [get_nets u_top_core_u_peri_device/n1022]
#set_load 1.5426  [get_nets u_top_core_u_peri_device/n1023]
#set_resistance 0.228914  [get_nets u_top_core_u_peri_device/n1023]
#set_load 0.452702  [get_nets u_top_core_u_peri_device/n1024]
#set_resistance 0.0657948  [get_nets u_top_core_u_peri_device/n1024]
#set_load 0.123519  [get_nets u_top_core_u_peri_device/n1025]
#set_resistance 0.0180913  [get_nets u_top_core_u_peri_device/n1025]
#set_load 2.0213  [get_nets u_top_core_u_peri_device/n1026]
#set_resistance 0.307017  [get_nets u_top_core_u_peri_device/n1026]
#set_load 0.514428  [get_nets u_top_core_u_peri_device/n1027]
#set_resistance 0.0743567  [get_nets u_top_core_u_peri_device/n1027]
#set_load 3.1859  [get_nets u_top_core_u_peri_device/n1028]
#set_resistance 0.47211  [get_nets u_top_core_u_peri_device/n1028]
#set_load 0.0540386  [get_nets u_top_core_u_peri_device/n1029]
#set_resistance 0.00813026  [get_nets u_top_core_u_peri_device/n1029]
#set_load 0.0856701  [get_nets u_top_core_u_peri_device/n1030]
#set_resistance 0.0127453  [get_nets u_top_core_u_peri_device/n1030]
#set_load 0.229944  [get_nets u_top_core_u_peri_device/n1031]
#set_resistance 0.0339982  [get_nets u_top_core_u_peri_device/n1031]
#set_load 0.160861  [get_nets u_top_core_u_peri_device/n1032]
#set_resistance 0.0243506  [get_nets u_top_core_u_peri_device/n1032]
#set_load 0.419657  [get_nets u_top_core_u_peri_device/n1033]
#set_resistance 0.0648195  [get_nets u_top_core_u_peri_device/n1033]
#set_load 0.307  [get_nets u_top_core_u_peri_device/n1034]
#set_resistance 0.0448904  [get_nets u_top_core_u_peri_device/n1034]
#set_load 0.811318  [get_nets u_top_core_u_peri_device/n1035]
#set_resistance 0.123653  [get_nets u_top_core_u_peri_device/n1035]
#set_load 0.224871  [get_nets u_top_core_u_peri_device/n1036]
#set_resistance 0.0322229  [get_nets u_top_core_u_peri_device/n1036]
#set_load 0.223656  [get_nets u_top_core_u_peri_device/n1037]
#set_resistance 0.0333784  [get_nets u_top_core_u_peri_device/n1037]
#set_load 0.151345  [get_nets u_top_core_u_peri_device/n1038]
#set_resistance 0.0224935  [get_nets u_top_core_u_peri_device/n1038]
#set_load 1.58267  [get_nets u_top_core_u_peri_device/n1039]
#set_resistance 0.244665  [get_nets u_top_core_u_peri_device/n1039]
#set_load 0.759808  [get_nets u_top_core_u_peri_device/n1041]
#set_resistance 0.115018  [get_nets u_top_core_u_peri_device/n1041]
#set_load 0.118878  [get_nets u_top_core_u_peri_device/n1042]
#set_resistance 0.0182194  [get_nets u_top_core_u_peri_device/n1042]
#set_load 0.634686  [get_nets u_top_core_u_peri_device/n1043]
#set_resistance 0.0944649  [get_nets u_top_core_u_peri_device/n1043]
#set_load 0.449507  [get_nets u_top_core_u_peri_device/n1044]
#set_resistance 0.0657038  [get_nets u_top_core_u_peri_device/n1044]
#set_load 0.16536  [get_nets u_top_core_u_peri_device/n1046]
#set_resistance 0.0245002  [get_nets u_top_core_u_peri_device/n1046]
#set_load 0.238974  [get_nets u_top_core_u_peri_device/n1047]
#set_resistance 0.0347718  [get_nets u_top_core_u_peri_device/n1047]
#set_load 1.50669  [get_nets u_top_core_u_peri_device/n1048]
#set_resistance 0.231804  [get_nets u_top_core_u_peri_device/n1048]
#set_load 0.827937  [get_nets u_top_core_u_peri_device/n1050]
#set_resistance 0.125913  [get_nets u_top_core_u_peri_device/n1050]
#set_load 0.0717989  [get_nets u_top_core_u_peri_device/n1051]
#set_resistance 0.0102945  [get_nets u_top_core_u_peri_device/n1051]
#set_load 1.67997  [get_nets u_top_core_u_peri_device/n1052]
#set_resistance 0.24868  [get_nets u_top_core_u_peri_device/n1052]
#set_load 0.253409  [get_nets u_top_core_u_peri_device/n1053]
#set_resistance 0.0365988  [get_nets u_top_core_u_peri_device/n1053]
#set_load 0.0960097  [get_nets u_top_core_u_peri_device/n1054]
#set_resistance 0.0147299  [get_nets u_top_core_u_peri_device/n1054]
#set_load 0.103086  [get_nets u_top_core_u_peri_device/n1055]
#set_resistance 0.0148302  [get_nets u_top_core_u_peri_device/n1055]
#set_load 0.932072  [get_nets u_top_core_u_peri_device/n1056]
#set_resistance 0.143779  [get_nets u_top_core_u_peri_device/n1056]
#set_load 0.781823  [get_nets u_top_core_u_peri_device/n1057]
#set_resistance 0.118916  [get_nets u_top_core_u_peri_device/n1057]
#set_load 0.526393  [get_nets u_top_core_u_peri_device/n1058]
#set_resistance 0.0800601  [get_nets u_top_core_u_peri_device/n1058]
#set_load 0.0932846  [get_nets u_top_core_u_peri_device/n1059]
#set_resistance 0.0133681  [get_nets u_top_core_u_peri_device/n1059]
#set_load 1.08656  [get_nets u_top_core_u_peri_device/n1060]
#set_resistance 0.166407  [get_nets u_top_core_u_peri_device/n1060]
#set_load 0.0622843  [get_nets u_top_core_u_peri_device/n1061]
#set_resistance 0.00893652  [get_nets u_top_core_u_peri_device/n1061]
#set_load 0.215561  [get_nets u_top_core_u_peri_device/n1062]
#set_resistance 0.0313021  [get_nets u_top_core_u_peri_device/n1062]
#set_load 0.403342  [get_nets u_top_core_u_peri_device/n1063]
#set_resistance 0.0618691  [get_nets u_top_core_u_peri_device/n1063]
#set_load 1.07137  [get_nets u_top_core_u_peri_device/n1064]
#set_resistance 0.160822  [get_nets u_top_core_u_peri_device/n1064]
#set_load 0.0753193  [get_nets u_top_core_u_peri_device/n1065]
#set_resistance 0.0108408  [get_nets u_top_core_u_peri_device/n1065]
#set_load 0.921991  [get_nets u_top_core_u_peri_device/n1066]
#set_resistance 0.135716  [get_nets u_top_core_u_peri_device/n1066]
#set_load 0.325404  [get_nets u_top_core_u_peri_device/n1067]
#set_resistance 0.0496047  [get_nets u_top_core_u_peri_device/n1067]
#set_load 0.205216  [get_nets u_top_core_u_peri_device/n1068]
#set_resistance 0.0307227  [get_nets u_top_core_u_peri_device/n1068]
#set_load 0.208946  [get_nets u_top_core_u_peri_device/n1069]
#set_resistance 0.0312932  [get_nets u_top_core_u_peri_device/n1069]
#set_load 0.863053  [get_nets u_top_core_u_peri_device/n1070]
#set_resistance 0.132559  [get_nets u_top_core_u_peri_device/n1070]
#set_load 5.24197  [get_nets u_top_core_u_peri_device/n1071]
#set_resistance 0.441417  [get_nets u_top_core_u_peri_device/n1071]
#set_load 5.7158  [get_nets u_top_core_u_peri_device/n1072]
#set_resistance 0.607831  [get_nets u_top_core_u_peri_device/n1072]
#set_load 1.0633  [get_nets u_top_core_u_peri_device/n1073]
#set_resistance 0.16057  [get_nets u_top_core_u_peri_device/n1073]
#set_load 1.57248  [get_nets u_top_core_u_peri_device/n1075]
#set_resistance 0.239457  [get_nets u_top_core_u_peri_device/n1075]
#set_load 0.577954  [get_nets u_top_core_u_peri_device/n1076]
#set_resistance 0.0856878  [get_nets u_top_core_u_peri_device/n1076]
#set_load 0.366647  [get_nets u_top_core_u_peri_device/n1077]
#set_resistance 0.0545173  [get_nets u_top_core_u_peri_device/n1077]
#set_load 0.125489  [get_nets u_top_core_u_peri_device/n1078]
#set_resistance 0.0191528  [get_nets u_top_core_u_peri_device/n1078]
#set_load 0.782053  [get_nets u_top_core_u_peri_device/n1079]
#set_resistance 0.116253  [get_nets u_top_core_u_peri_device/n1079]
#set_load 2.39541  [get_nets u_top_core_u_peri_device/n1080]
#set_resistance 0.358675  [get_nets u_top_core_u_peri_device/n1080]
#set_load 2.00978  [get_nets u_top_core_u_peri_device/n1081]
#set_resistance 0.303988  [get_nets u_top_core_u_peri_device/n1081]
#set_load 0.406479  [get_nets u_top_core_u_peri_device/n1082]
#set_resistance 0.0585827  [get_nets u_top_core_u_peri_device/n1082]
#set_load 0.174206  [get_nets u_top_core_u_peri_device/n1083]
#set_resistance 0.0255454  [get_nets u_top_core_u_peri_device/n1083]
#set_load 1.47193  [get_nets u_top_core_u_peri_device/n1084]
#set_resistance 0.226741  [get_nets u_top_core_u_peri_device/n1084]
#set_load 0.69432  [get_nets u_top_core_u_peri_device/n1085]
#set_resistance 0.106144  [get_nets u_top_core_u_peri_device/n1085]
#set_load 0.0469864  [get_nets u_top_core_u_peri_device/n1086]
#set_resistance 0.00716091  [get_nets u_top_core_u_peri_device/n1086]
#set_load 0.36994  [get_nets u_top_core_u_peri_device/n1088]
#set_resistance 0.0567406  [get_nets u_top_core_u_peri_device/n1088]
#set_load 0.196841  [get_nets u_top_core_u_peri_device/n1089]
#set_resistance 0.0302373  [get_nets u_top_core_u_peri_device/n1089]
#set_load 0.510084  [get_nets u_top_core_u_peri_device/n1090]
#set_resistance 0.074367  [get_nets u_top_core_u_peri_device/n1090]
#set_load 0.198171  [get_nets u_top_core_u_peri_device/n1091]
#set_resistance 0.0300184  [get_nets u_top_core_u_peri_device/n1091]
#set_load 0.975578  [get_nets u_top_core_u_peri_device/n1092]
#set_resistance 0.150184  [get_nets u_top_core_u_peri_device/n1092]
#set_load 0.105525  [get_nets u_top_core_u_peri_device/n1093]
#set_resistance 0.0160139  [get_nets u_top_core_u_peri_device/n1093]
#set_load 0.139176  [get_nets u_top_core_u_peri_device/n1094]
#set_resistance 0.021487  [get_nets u_top_core_u_peri_device/n1094]
#set_load 0.156144  [get_nets u_top_core_u_peri_device/n1096]
#set_resistance 0.0230059  [get_nets u_top_core_u_peri_device/n1096]
#set_load 0.26599  [get_nets u_top_core_u_peri_device/n1097]
#set_resistance 0.0385534  [get_nets u_top_core_u_peri_device/n1097]
#set_load 0.139825  [get_nets u_top_core_u_peri_device/n1098]
#set_resistance 0.0204562  [get_nets u_top_core_u_peri_device/n1098]
#set_load 0.246086  [get_nets u_top_core_u_peri_device/n1099]
#set_resistance 0.0371031  [get_nets u_top_core_u_peri_device/n1099]
#set_load 0.972562  [get_nets u_top_core_u_peri_device/n1106]
#set_resistance 0.149482  [get_nets u_top_core_u_peri_device/n1106]
#set_load 0.331445  [get_nets u_top_core_u_peri_device/n1107]
#set_resistance 0.0508168  [get_nets u_top_core_u_peri_device/n1107]
#set_load 0.259806  [get_nets u_top_core_u_peri_device/n1108]
#set_resistance 0.040146  [get_nets u_top_core_u_peri_device/n1108]
#set_load 0.686584  [get_nets u_top_core_u_peri_device/n1111]
#set_resistance 0.0992967  [get_nets u_top_core_u_peri_device/n1111]
#set_load 0.101059  [get_nets u_top_core_u_peri_device/n1112]
#set_resistance 0.014835  [get_nets u_top_core_u_peri_device/n1112]
#set_load 0.0903345  [get_nets u_top_core_u_peri_device/n1113]
#set_resistance 0.0132272  [get_nets u_top_core_u_peri_device/n1113]
#set_load 0.0943883  [get_nets u_top_core_u_peri_device/n1114]
#set_resistance 0.0142345  [get_nets u_top_core_u_peri_device/n1114]
#set_load 5.48025  [get_nets u_top_core_u_peri_device/n1116]
#set_resistance 0.459598  [get_nets u_top_core_u_peri_device/n1116]
#set_load 3.10631  [get_nets u_top_core_u_peri_device/n1122]
#set_resistance 0.424205  [get_nets u_top_core_u_peri_device/n1122]
#set_load 1.70398  [get_nets u_top_core_u_peri_device/n1124]
#set_resistance 0.259754  [get_nets u_top_core_u_peri_device/n1124]
#set_load 0.473351  [get_nets u_top_core_u_peri_device/n1125]
#set_resistance 0.0646792  [get_nets u_top_core_u_peri_device/n1125]
#set_load 0.11687  [get_nets u_top_core_u_peri_device/n1127]
#set_resistance 0.016745  [get_nets u_top_core_u_peri_device/n1127]
#set_load 0.186386  [get_nets u_top_core_u_peri_device/n1130]
#set_resistance 0.0281111  [get_nets u_top_core_u_peri_device/n1130]
#set_load 0.363737  [get_nets u_top_core_u_peri_device/n1131]
#set_resistance 0.0554241  [get_nets u_top_core_u_peri_device/n1131]
#set_load 0.118598  [get_nets u_top_core_u_peri_device/n1132]
#set_resistance 0.0177147  [get_nets u_top_core_u_peri_device/n1132]
#set_load 0.737772  [get_nets u_top_core_u_peri_device/n1133]
#set_resistance 0.105653  [get_nets u_top_core_u_peri_device/n1133]
#set_load 0.282945  [get_nets u_top_core_u_peri_device/n1134]
#set_resistance 0.0432712  [get_nets u_top_core_u_peri_device/n1134]
#set_load 0.579164  [get_nets u_top_core_u_peri_device/n1135]
#set_resistance 0.0857219  [get_nets u_top_core_u_peri_device/n1135]
#set_load 1.87254  [get_nets u_top_core_u_peri_device/n1147]
#set_resistance 0.18221  [get_nets u_top_core_u_peri_device/n1147]
#set_load 4.40837  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[0]}]
#set_resistance 0.452559  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[0]}]
#set_load 6.06456  [get_nets u_top_core_u_peri_device/n1149]
#set_resistance 0.552908  [get_nets u_top_core_u_peri_device/n1149]
#set_load 0.84062  [get_nets u_top_core_u_peri_device/n1150]
#set_resistance 0.0894361  [get_nets u_top_core_u_peri_device/n1150]
#set_load 11.7378  [get_nets u_top_core_u_peri_device/IN27]
#set_resistance 0.983105  [get_nets u_top_core_u_peri_device/IN27]
#set_load 13.9559  [get_nets u_top_core_u_peri_device/IN26]
#set_resistance 1.23276  [get_nets u_top_core_u_peri_device/IN26]
#set_load 14.0308  [get_nets u_top_core_u_peri_device/IN25]
#set_resistance 1.15151  [get_nets u_top_core_u_peri_device/IN25]
#set_load 3.83565  [get_nets u_top_core_u_peri_device/IN24]
#set_resistance 0.387658  [get_nets u_top_core_u_peri_device/IN24]
#set_load 11.7378  [get_nets u_top_core_u_peri_device/IN23]
#set_resistance 0.983105  [get_nets u_top_core_u_peri_device/IN23]
#set_load 1.47906  [get_nets u_top_core_u_peri_device/IN22]
#set_resistance 0.181955  [get_nets u_top_core_u_peri_device/IN22]
#set_load 4.59544  [get_nets u_top_core_u_peri_device/IN21]
#set_resistance 0.431441  [get_nets u_top_core_u_peri_device/IN21]
#set_load 5.14197  [get_nets u_top_core_u_peri_device/n8]
#set_resistance 0.445461  [get_nets u_top_core_u_peri_device/n8]
#set_load 9.92691  [get_nets u_top_core_u_peri_device/IN20]
#set_resistance 0.962208  [get_nets u_top_core_u_peri_device/IN20]
#set_load 4.97856  [get_nets u_top_core_u_peri_device/n10]
#set_resistance 0.482477  [get_nets u_top_core_u_peri_device/n10]
#set_load 4.50208  [get_nets u_top_core_u_peri_device/IN19]
#set_resistance 0.429789  [get_nets u_top_core_u_peri_device/IN19]
#set_load 2.54501  [get_nets u_top_core_u_peri_device/IN18]
#set_resistance 0.261939  [get_nets u_top_core_u_peri_device/IN18]
#set_load 10.1256  [get_nets u_top_core_u_peri_device/IN17]
#set_resistance 0.864046  [get_nets u_top_core_u_peri_device/IN17]
#set_load 3.23915  [get_nets u_top_core_u_peri_device/n15]
#set_resistance 0.324439  [get_nets u_top_core_u_peri_device/n15]
#set_load 3.96516  [get_nets u_top_core_u_peri_device/n16]
#set_resistance 0.478383  [get_nets u_top_core_u_peri_device/n16]
#set_load 3.60104  [get_nets u_top_core_u_peri_device/n17]
#set_resistance 0.417736  [get_nets u_top_core_u_peri_device/n17]
#set_load 2.99808  [get_nets u_top_core_u_peri_device/IN16]
#set_resistance 0.283288  [get_nets u_top_core_u_peri_device/IN16]
#set_load 6.41927  [get_nets u_top_core_u_peri_device/IN15]
#set_resistance 0.543776  [get_nets u_top_core_u_peri_device/IN15]
#set_load 11.7378  [get_nets u_top_core_u_peri_device/IN13]
#set_resistance 0.983105  [get_nets u_top_core_u_peri_device/IN13]
#set_load 1.97155  [get_nets u_top_core_u_peri_device/n22]
#set_resistance 0.248635  [get_nets u_top_core_u_peri_device/n22]
#set_load 5.15044  [get_nets u_top_core_u_peri_device/IN12]
#set_resistance 0.4963  [get_nets u_top_core_u_peri_device/IN12]
#set_load 13.4045  [get_nets u_top_core_u_peri_device/n24]
#set_resistance 1.24794  [get_nets u_top_core_u_peri_device/n24]
#set_load 2.1976  [get_nets u_top_core_u_peri_device/IN11]
#set_resistance 0.234635  [get_nets u_top_core_u_peri_device/IN11]
#set_load 7.08889  [get_nets u_top_core_u_peri_device/IN10]
#set_resistance 0.672485  [get_nets u_top_core_u_peri_device/IN10]
#set_load 2.62979  [get_nets u_top_core_u_peri_device/IN9]
#set_resistance 0.237857  [get_nets u_top_core_u_peri_device/IN9]
#set_load 2.99923  [get_nets u_top_core_u_peri_device/IN8]
#set_resistance 0.266922  [get_nets u_top_core_u_peri_device/IN8]
#set_load 3.43885  [get_nets u_top_core_u_peri_device/n29]
#set_resistance 0.385103  [get_nets u_top_core_u_peri_device/n29]
#set_load 2.27991  [get_nets u_top_core_u_peri_device/n30]
#set_resistance 0.332041  [get_nets u_top_core_u_peri_device/n30]
#set_load 3.01736  [get_nets u_top_core_u_peri_device/IN7]
#set_resistance 0.309902  [get_nets u_top_core_u_peri_device/IN7]
#set_load 7.07989  [get_nets u_top_core_u_peri_device/IN6]
#set_resistance 0.692865  [get_nets u_top_core_u_peri_device/IN6]
#set_load 4.26286  [get_nets u_top_core_u_peri_device/IN5]
#set_resistance 0.401036  [get_nets u_top_core_u_peri_device/IN5]
#set_load 3.90777  [get_nets u_top_core_u_peri_device/IN4]
#set_resistance 0.353502  [get_nets u_top_core_u_peri_device/IN4]
#set_load 20.7159  [get_nets u_top_core_u_peri_device/IN3]
#set_resistance 1.97001  [get_nets u_top_core_u_peri_device/IN3]
#set_load 2.82694  [get_nets u_top_core_u_peri_device/n336]
#set_resistance 0.292998  [get_nets u_top_core_u_peri_device/n336]
#set_load 2.84496  [get_nets u_top_core_u_peri_device/IN2]
#set_resistance 0.268737  [get_nets u_top_core_u_peri_device/IN2]
#set_load 4.3329  [get_nets u_top_core_u_peri_device/IN1]
#set_resistance 0.434167  [get_nets u_top_core_u_peri_device/IN1]
#set_load 4.02259  [get_nets u_top_core_u_peri_device/IN0]
#set_resistance 0.39661  [get_nets u_top_core_u_peri_device/IN0]
#set_load 2.42023  [get_nets u_top_core_u_peri_device/rst_ni]
#set_resistance 0.253942  [get_nets u_top_core_u_peri_device/rst_ni]
#set_load 4.0522  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[92]}]
#set_resistance 0.347766  [get_nets {u_top_core_u_peri_device/tl_peri_device_i[92]}]
#set_load 6.23292  [get_nets u_top_core_u_peri_device/n342]
#set_resistance 0.542427  [get_nets u_top_core_u_peri_device/n342]
#set_load 6.83788  [get_nets u_top_core_u_peri_device/n343]
#set_resistance 0.5935  [get_nets u_top_core_u_peri_device/n343]
#set_load 6.31385  [get_nets u_top_core_u_peri_device/n409]
#set_resistance 0.549508  [get_nets u_top_core_u_peri_device/n409]
#set_load 6.15868  [get_nets u_top_core_u_peri_device/n410]
#set_resistance 0.533648  [get_nets u_top_core_u_peri_device/n410]
#set_load 5.83913  [get_nets u_top_core_u_peri_device/n411]
#set_resistance 0.518391  [get_nets u_top_core_u_peri_device/n411]
#set_load 7.22976  [get_nets u_top_core_u_peri_device/n412]
#set_resistance 0.624861  [get_nets u_top_core_u_peri_device/n412]
#set_load 8.58742  [get_nets u_top_core_u_peri_device/n413]
#set_resistance 0.740375  [get_nets u_top_core_u_peri_device/n413]
#set_load 6.85698  [get_nets u_top_core_u_peri_device/n414]
#set_resistance 0.592377  [get_nets u_top_core_u_peri_device/n414]
#set_load 7.42683  [get_nets u_top_core_u_peri_device/n415]
#set_resistance 0.640127  [get_nets u_top_core_u_peri_device/n415]
#set_load 6.94859  [get_nets u_top_core_u_peri_device/n416]
#set_resistance 0.599024  [get_nets u_top_core_u_peri_device/n416]
#set_load 7.61664  [get_nets u_top_core_u_peri_device/n417]
#set_resistance 0.658805  [get_nets u_top_core_u_peri_device/n417]
#set_load 6.48917  [get_nets u_top_core_u_peri_device/n418]
#set_resistance 0.565562  [get_nets u_top_core_u_peri_device/n418]
#set_load 8.38474  [get_nets u_top_core_u_peri_device/n419]
#set_resistance 0.72487  [get_nets u_top_core_u_peri_device/n419]
#set_load 6.87214  [get_nets u_top_core_u_peri_device/n420]
#set_resistance 0.59251  [get_nets u_top_core_u_peri_device/n420]
#set_load 7.62016  [get_nets u_top_core_u_peri_device/n421]
#set_resistance 0.654917  [get_nets u_top_core_u_peri_device/n421]
#set_load 7.41261  [get_nets u_top_core_u_peri_device/n422]
#set_resistance 0.642199  [get_nets u_top_core_u_peri_device/n422]
#set_load 2.73135  [get_nets u_top_core_u_peri_device/n423]
#set_resistance 0.250418  [get_nets u_top_core_u_peri_device/n423]
#set_load 0.0220892  [get_nets u_top_core_u_peri_device/n424]
#set_resistance 0.00331261  [get_nets u_top_core_u_peri_device/n424]
#set_load 0.416757  [get_nets u_top_core_u_peri_device/n425]
#set_resistance 0.0606785  [get_nets u_top_core_u_peri_device/n425]
#set_load 1.38413  [get_nets u_top_core_u_peri_device/n426]
#set_resistance 0.199726  [get_nets u_top_core_u_peri_device/n426]
#set_load 4.73881  [get_nets u_top_core_u_peri_device/n427]
#set_resistance 0.392757  [get_nets u_top_core_u_peri_device/n427]
#set_load 2.5308  [get_nets u_top_core_u_peri_device/n428]
#set_resistance 0.36231  [get_nets u_top_core_u_peri_device/n428]
#set_load 1.45252  [get_nets u_top_core_u_peri_device/n453]
#set_resistance 0.208377  [get_nets u_top_core_u_peri_device/n453]
#set_load 1.20107  [get_nets u_top_core_u_peri_device/n480]
#set_resistance 0.172895  [get_nets u_top_core_u_peri_device/n480]
#set_load 1.13776  [get_nets u_top_core_u_peri_device/n498]
#set_resistance 0.163191  [get_nets u_top_core_u_peri_device/n498]
#set_load 1.68181  [get_nets u_top_core_u_peri_device/n515]
#set_resistance 0.244626  [get_nets u_top_core_u_peri_device/n515]
#set_load 8.92438  [get_nets u_top_core_u_peri_device/n526]
#set_resistance 0.745432  [get_nets u_top_core_u_peri_device/n526]
#set_load 1.68795  [get_nets u_top_core_u_peri_device/n542]
#set_resistance 0.249179  [get_nets u_top_core_u_peri_device/n542]
#set_load 5.06607  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[14]}]
#set_resistance 0.690339  [get_nets {u_top_core_u_peri_device/tl_peri_device_o[14]}]
#set_load 4.73156  [get_nets u_top_core_u_peri_device/n545]
#set_resistance 0.392095  [get_nets u_top_core_u_peri_device/n545]
#set_load 4.80585  [get_nets u_top_core_u_peri_device/n546]
#set_resistance 0.398823  [get_nets u_top_core_u_peri_device/n546]
#set_load 6.00924  [get_nets u_top_core_u_peri_device/n547]
#set_resistance 0.496044  [get_nets u_top_core_u_peri_device/n547]
#set_load 7.72779  [get_nets u_top_core_u_peri_device/n583]
#set_resistance 0.64414  [get_nets u_top_core_u_peri_device/n583]
#set_load 7.36259  [get_nets u_top_core_u_peri_device/n587]
#set_resistance 0.646324  [get_nets u_top_core_u_peri_device/n587]
#set_load 5.23861  [get_nets u_top_core_u_peri_device/n593]
#set_resistance 0.441138  [get_nets u_top_core_u_peri_device/n593]
#set_load 4.90031  [get_nets u_top_core_u_peri_device/n603]
#set_resistance 0.406068  [get_nets u_top_core_u_peri_device/n603]
#set_load 5.63767  [get_nets u_top_core_u_peri_device/n607]
#set_resistance 0.464212  [get_nets u_top_core_u_peri_device/n607]
#set_load 8.20453  [get_nets u_top_core_u_peri_device/n640]
#set_resistance 0.689674  [get_nets u_top_core_u_peri_device/n640]
#set_load 3.44381  [get_nets u_top_core_u_peri_device/n663]
#set_resistance 0.290192  [get_nets u_top_core_u_peri_device/n663]
#set_load 7.54853  [get_nets u_top_core_u_peri_device/n670]
#set_resistance 0.622095  [get_nets u_top_core_u_peri_device/n670]
#set_load 4.86995  [get_nets u_top_core_u_peri_device/n678]
#set_resistance 0.401942  [get_nets u_top_core_u_peri_device/n678]
#set_load 7.36217  [get_nets u_top_core_u_peri_device/n685]
#set_resistance 0.612386  [get_nets u_top_core_u_peri_device/n685]
#set_load 4.91567  [get_nets u_top_core_u_peri_device/n699]
#set_resistance 0.406324  [get_nets u_top_core_u_peri_device/n699]
#set_load 3.37887  [get_nets u_top_core_u_peri_device/n702]
#set_resistance 0.284991  [get_nets u_top_core_u_peri_device/n702]
#set_load 6.92328  [get_nets u_top_core_u_peri_device/n714]
#set_resistance 0.574068  [get_nets u_top_core_u_peri_device/n714]
#set_load 2.49788  [get_nets u_top_core_u_peri_device/n721]
#set_resistance 0.223503  [get_nets u_top_core_u_peri_device/n721]
#set_load 5.32365  [get_nets u_top_core_u_peri_device/n728]
#set_resistance 0.450601  [get_nets u_top_core_u_peri_device/n728]
#set_load 2.55831  [get_nets u_top_core_u_peri_device/n735]
#set_resistance 0.211378  [get_nets u_top_core_u_peri_device/n735]
#set_load 1.52278  [get_nets u_top_core_u_peri_device/n742]
#set_resistance 0.176921  [get_nets u_top_core_u_peri_device/n742]
#set_load 6.3227  [get_nets u_top_core_u_peri_device/n770]
#set_resistance 0.519086  [get_nets u_top_core_u_peri_device/n770]
#set_load 8.34291  [get_nets u_top_core_u_peri_device/n784]
#set_resistance 0.697167  [get_nets u_top_core_u_peri_device/n784]
#set_load 4.5723  [get_nets u_top_core_u_peri_device/n805]
#set_resistance 0.374965  [get_nets u_top_core_u_peri_device/n805]
#set_load 7.01505  [get_nets u_top_core_u_peri_device/n812]
#set_resistance 0.574579  [get_nets u_top_core_u_peri_device/n812]
#set_load 7.90719  [get_nets u_top_core_u_peri_device/n862]
#set_resistance 0.657224  [get_nets u_top_core_u_peri_device/n862]
#set_load 6.63966  [get_nets u_top_core_u_peri_device/n870]
#set_resistance 0.547824  [get_nets u_top_core_u_peri_device/n870]
#set_load 2.80021  [get_nets u_top_core_u_peri_device/n871]
#set_resistance 0.231059  [get_nets u_top_core_u_peri_device/n871]
#set_load 4.65598  [get_nets u_top_core_u_peri_device/n872]
#set_resistance 0.396424  [get_nets u_top_core_u_peri_device/n872]
#set_load 7.77304  [get_nets u_top_core_u_peri_device/n885]
#set_resistance 0.648024  [get_nets u_top_core_u_peri_device/n885]
#set_load 4.06424  [get_nets u_top_core_u_peri_device/n916]
#set_resistance 0.489561  [get_nets u_top_core_u_peri_device/n916]
#set_load 2.05057  [get_nets u_top_core_u_peri_device/n917]
#set_resistance 0.228293  [get_nets u_top_core_u_peri_device/n917]
#set_load 2.23458  [get_nets u_top_core_u_peri_device/n918]
#set_resistance 0.259723  [get_nets u_top_core_u_peri_device/n918]
#set_load 6.42603  [get_nets u_top_core_u_peri_device/n919]
#set_resistance 0.531637  [get_nets u_top_core_u_peri_device/n919]
#set_load 3.58849  [get_nets u_top_core_u_peri_device/n920]
#set_resistance 0.378328  [get_nets u_top_core_u_peri_device/n920]
#set_load 0.825395  [get_nets u_top_core_u_peri_device/n921]
#set_resistance 0.115573  [get_nets u_top_core_u_peri_device/n921]
#set_load 2.56164  [get_nets u_top_core_u_peri_device/n922]
#set_resistance 0.32687  [get_nets u_top_core_u_peri_device/n922]
#set_load 6.73905  [get_nets u_top_core_u_peri_device/n923]
#set_resistance 0.575116  [get_nets u_top_core_u_peri_device/n923]
#set_load 1.15574  [get_nets u_top_core_u_peri_device/n924]
#set_resistance 0.142868  [get_nets u_top_core_u_peri_device/n924]
#set_load 5.23592  [get_nets u_top_core_u_peri_device/n925]
#set_resistance 0.607133  [get_nets u_top_core_u_peri_device/n925]
#set_load 4.77483  [get_nets u_top_core_u_peri_device/n926]
#set_resistance 0.392671  [get_nets u_top_core_u_peri_device/n926]
#set_load 6.58281  [get_nets u_top_core_u_peri_device/n927]
#set_resistance 0.540363  [get_nets u_top_core_u_peri_device/n927]
#set_load 6.60748  [get_nets u_top_core_u_peri_device/n928]
#set_resistance 0.541433  [get_nets u_top_core_u_peri_device/n928]
#set_load 6.29014  [get_nets u_top_core_u_peri_device/n929]
#set_resistance 0.521583  [get_nets u_top_core_u_peri_device/n929]
#set_load 7.50919  [get_nets u_top_core_u_peri_device/n930]
#set_resistance 0.620687  [get_nets u_top_core_u_peri_device/n930]
#set_load 7.81087  [get_nets u_top_core_u_peri_device/n931]
#set_resistance 0.883703  [get_nets u_top_core_u_peri_device/n931]
#set_load 3.24843  [get_nets u_top_core_u_peri_device/n932]
#set_resistance 0.37039  [get_nets u_top_core_u_peri_device/n932]
#set_load 1.30104  [get_nets u_top_core_u_peri_device/n933]
#set_resistance 0.176259  [get_nets u_top_core_u_peri_device/n933]
#set_load 2.55237  [get_nets u_top_core_u_peri_device/n934]
#set_resistance 0.258652  [get_nets u_top_core_u_peri_device/n934]
#set_load 2.52473  [get_nets u_top_core_u_peri_device/n936]
#set_resistance 0.307996  [get_nets u_top_core_u_peri_device/n936]
#set_load 5.29031  [get_nets u_top_core_u_peri_device/n937]
#set_resistance 0.563612  [get_nets u_top_core_u_peri_device/n937]
#set_load 3.00503  [get_nets u_top_core_u_peri_device/n938]
#set_resistance 0.327773  [get_nets u_top_core_u_peri_device/n938]
#set_load 0.922845  [get_nets u_top_core_u_peri_device/n939]
#set_resistance 0.112987  [get_nets u_top_core_u_peri_device/n939]
#set_load 2.27081  [get_nets u_top_core_u_peri_device/n940]
#set_resistance 0.253103  [get_nets u_top_core_u_peri_device/n940]
#set_load 1.47557  [get_nets u_top_core_u_peri_device/n941]
#set_resistance 0.172756  [get_nets u_top_core_u_peri_device/n941]
#set_load 11.6055  [get_nets u_top_core_u_peri_device/n942]
#set_resistance 1.41522  [get_nets u_top_core_u_peri_device/n942]
#set_load 2.5934  [get_nets u_top_core_u_peri_device/n943]
#set_resistance 0.293282  [get_nets u_top_core_u_peri_device/n943]
#set_load 6.56245  [get_nets u_top_core_u_peri_device/n944]
#set_resistance 0.542634  [get_nets u_top_core_u_peri_device/n944]
#set_load 3.33161  [get_nets u_top_core_u_peri_device/n945]
#set_resistance 0.281604  [get_nets u_top_core_u_peri_device/n945]
#set_load 1.64868  [get_nets u_top_core_u_peri_device/n946]
#set_resistance 0.212956  [get_nets u_top_core_u_peri_device/n946]
#set_load 5.90778  [get_nets u_top_core_u_peri_device/n952]
#set_resistance 0.555293  [get_nets u_top_core_u_peri_device/n952]
#set_load 0.802922  [get_nets u_top_core_u_peri_device/n953]
#set_resistance 0.106794  [get_nets u_top_core_u_peri_device/n953]
#set_load 1.1441  [get_nets u_top_core_u_peri_device/n955]
#set_resistance 0.147797  [get_nets u_top_core_u_peri_device/n955]
#set_load 1.18727  [get_nets u_top_core_u_peri_device/n958]
#set_resistance 0.164836  [get_nets u_top_core_u_peri_device/n958]
#set_load 1.72578  [get_nets u_top_core_u_peri_device/n971]
#set_resistance 0.236614  [get_nets u_top_core_u_peri_device/n971]
#set_load 3.44659  [get_nets u_top_core_u_peri_device/n1000]
#set_resistance 0.290669  [get_nets u_top_core_u_peri_device/n1000]
#set_load 6.53347  [get_nets u_top_core_u_peri_device/n1001]
#set_resistance 0.543203  [get_nets u_top_core_u_peri_device/n1001]
#set_load 0.984557  [get_nets u_top_core_u_peri_device/n1040]
#set_resistance 0.127004  [get_nets u_top_core_u_peri_device/n1040]
#set_load 10.0478  [get_nets u_top_core_u_peri_device/n1045]
#set_resistance 0.836715  [get_nets u_top_core_u_peri_device/n1045]
#set_load 2.91372  [get_nets u_top_core_u_peri_device/n1049]
#set_resistance 0.358584  [get_nets u_top_core_u_peri_device/n1049]
#set_load 1.90051  [get_nets u_top_core_u_peri_device/n1074]
#set_resistance 0.217447  [get_nets u_top_core_u_peri_device/n1074]
#set_load 8.98083  [get_nets u_top_core_u_peri_device/n1087]
#set_resistance 0.751008  [get_nets u_top_core_u_peri_device/n1087]
#set_load 4.16322  [get_nets u_top_core_u_peri_device/n1095]
#set_resistance 0.347233  [get_nets u_top_core_u_peri_device/n1095]
#set_load 2.65159  [get_nets u_top_core_u_peri_device/n1100]
#set_resistance 0.22027  [get_nets u_top_core_u_peri_device/n1100]
#set_load 6.49584  [get_nets u_top_core_u_peri_device/n1101]
#set_resistance 0.533885  [get_nets u_top_core_u_peri_device/n1101]
#set_load 6.25464  [get_nets u_top_core_u_peri_device/n1102]
#set_resistance 0.518136  [get_nets u_top_core_u_peri_device/n1102]
#set_load 6.1131  [get_nets u_top_core_u_peri_device/n1103]
#set_resistance 0.508009  [get_nets u_top_core_u_peri_device/n1103]
#set_load 6.80643  [get_nets u_top_core_u_peri_device/n1]
#set_resistance 0.641109  [get_nets u_top_core_u_peri_device/n1]
#set_load 160.224  [get_nets u_top_core_u_cpu_cluster/clk_i]
#set_resistance 3.20793  [get_nets u_top_core_u_cpu_cluster/clk_i]
#set_load 2.47045  [get_nets {u_top_core_u_cpu_cluster/fetch_enable_i[0]}]
#set_resistance 0.353437  [get_nets {u_top_core_u_cpu_cluster/fetch_enable_i[0]}]
#set_load 1.8066  [get_nets {u_top_core_u_cpu_cluster/en_ifetch_i[0]}]
#set_resistance 0.260052  [get_nets {u_top_core_u_cpu_cluster/en_ifetch_i[0]}]
#set_load 0.22122  [get_nets {u_top_core_u_cpu_cluster/tl_core_i[47]}]
#set_resistance 0.0321207  [get_nets {u_top_core_u_cpu_cluster/tl_core_i[47]}]
#set_load 0.169473  [get_nets {u_top_core_u_cpu_cluster/tl_core_i[46]}]
#set_resistance 0.0243178  [get_nets {u_top_core_u_cpu_cluster/tl_core_i[46]}]
#set_load 0.212492  [get_nets {u_top_core_u_cpu_cluster/tl_core_i[45]}]
#set_resistance 0.0308903  [get_nets {u_top_core_u_cpu_cluster/tl_core_i[45]}]
#set_load 0.143097  [get_nets {u_top_core_u_cpu_cluster/tl_core_i[44]}]
#set_resistance 0.0206394  [get_nets {u_top_core_u_cpu_cluster/tl_core_i[44]}]
#set_load 0.200009  [get_nets {u_top_core_u_cpu_cluster/tl_core_i[43]}]
#set_resistance 0.0286457  [get_nets {u_top_core_u_cpu_cluster/tl_core_i[43]}]
#set_load 0.183391  [get_nets {u_top_core_u_cpu_cluster/tl_core_i[42]}]
#set_resistance 0.0262939  [get_nets {u_top_core_u_cpu_cluster/tl_core_i[42]}]
#set_load 0.20333  [get_nets {u_top_core_u_cpu_cluster/tl_core_i[41]}]
#set_resistance 0.0296918  [get_nets {u_top_core_u_cpu_cluster/tl_core_i[41]}]
#set_load 0.102594  [get_nets {u_top_core_u_cpu_cluster/tl_core_i[40]}]
#set_resistance 0.0153552  [get_nets {u_top_core_u_cpu_cluster/tl_core_i[40]}]
#set_load 0.282685  [get_nets {u_top_core_u_cpu_cluster/tl_core_i[39]}]
#set_resistance 0.0413365  [get_nets {u_top_core_u_cpu_cluster/tl_core_i[39]}]
#set_load 0.402961  [get_nets {u_top_core_u_cpu_cluster/tl_core_i[38]}]
#set_resistance 0.0610811  [get_nets {u_top_core_u_cpu_cluster/tl_core_i[38]}]
#set_load 0.261403  [get_nets {u_top_core_u_cpu_cluster/tl_core_i[37]}]
#set_resistance 0.0382747  [get_nets {u_top_core_u_cpu_cluster/tl_core_i[37]}]
#set_load 0.458584  [get_nets {u_top_core_u_cpu_cluster/tl_core_i[36]}]
#set_resistance 0.0679811  [get_nets {u_top_core_u_cpu_cluster/tl_core_i[36]}]
#set_load 0.362873  [get_nets {u_top_core_u_cpu_cluster/tl_core_i[35]}]
#set_resistance 0.0533552  [get_nets {u_top_core_u_cpu_cluster/tl_core_i[35]}]
#set_load 0.369187  [get_nets {u_top_core_u_cpu_cluster/tl_core_i[34]}]
#set_resistance 0.0556823  [get_nets {u_top_core_u_cpu_cluster/tl_core_i[34]}]
#set_load 0.197887  [get_nets {u_top_core_u_cpu_cluster/tl_core_i[33]}]
#set_resistance 0.0288727  [get_nets {u_top_core_u_cpu_cluster/tl_core_i[33]}]
#set_load 0.297172  [get_nets {u_top_core_u_cpu_cluster/tl_core_i[32]}]
#set_resistance 0.0449754  [get_nets {u_top_core_u_cpu_cluster/tl_core_i[32]}]
#set_load 0.368261  [get_nets {u_top_core_u_cpu_cluster/tl_core_i[31]}]
#set_resistance 0.0556783  [get_nets {u_top_core_u_cpu_cluster/tl_core_i[31]}]
#set_load 0.256372  [get_nets {u_top_core_u_cpu_cluster/tl_core_i[30]}]
#set_resistance 0.037584  [get_nets {u_top_core_u_cpu_cluster/tl_core_i[30]}]
#set_load 0.133078  [get_nets {u_top_core_u_cpu_cluster/tl_core_i[29]}]
#set_resistance 0.0191039  [get_nets {u_top_core_u_cpu_cluster/tl_core_i[29]}]
#set_load 0.0949921  [get_nets {u_top_core_u_cpu_cluster/tl_core_i[28]}]
#set_resistance 0.0138695  [get_nets {u_top_core_u_cpu_cluster/tl_core_i[28]}]
#set_load 0.156312  [get_nets {u_top_core_u_cpu_cluster/tl_core_i[27]}]
#set_resistance 0.0231349  [get_nets {u_top_core_u_cpu_cluster/tl_core_i[27]}]
#set_load 0.335329  [get_nets {u_top_core_u_cpu_cluster/tl_core_i[26]}]
#set_resistance 0.0504562  [get_nets {u_top_core_u_cpu_cluster/tl_core_i[26]}]
#set_load 0.323699  [get_nets {u_top_core_u_cpu_cluster/tl_core_i[25]}]
#set_resistance 0.0485178  [get_nets {u_top_core_u_cpu_cluster/tl_core_i[25]}]
#set_load 0.284269  [get_nets {u_top_core_u_cpu_cluster/tl_core_i[24]}]
#set_resistance 0.0425654  [get_nets {u_top_core_u_cpu_cluster/tl_core_i[24]}]
#set_load 0.329537  [get_nets {u_top_core_u_cpu_cluster/tl_core_i[23]}]
#set_resistance 0.0495887  [get_nets {u_top_core_u_cpu_cluster/tl_core_i[23]}]
#set_load 0.390372  [get_nets {u_top_core_u_cpu_cluster/tl_core_i[22]}]
#set_resistance 0.0586889  [get_nets {u_top_core_u_cpu_cluster/tl_core_i[22]}]
#set_load 0.315639  [get_nets {u_top_core_u_cpu_cluster/tl_core_i[21]}]
#set_resistance 0.0469592  [get_nets {u_top_core_u_cpu_cluster/tl_core_i[21]}]
#set_load 0.29948  [get_nets {u_top_core_u_cpu_cluster/tl_core_i[20]}]
#set_resistance 0.0447542  [get_nets {u_top_core_u_cpu_cluster/tl_core_i[20]}]
#set_load 0.282661  [get_nets {u_top_core_u_cpu_cluster/tl_core_i[19]}]
#set_resistance 0.0420947  [get_nets {u_top_core_u_cpu_cluster/tl_core_i[19]}]
#set_load 0.339347  [get_nets {u_top_core_u_cpu_cluster/tl_core_i[18]}]
#set_resistance 0.0500892  [get_nets {u_top_core_u_cpu_cluster/tl_core_i[18]}]
#set_load 0.369188  [get_nets {u_top_core_u_cpu_cluster/tl_core_i[17]}]
#set_resistance 0.0557624  [get_nets {u_top_core_u_cpu_cluster/tl_core_i[17]}]
#set_load 0.223843  [get_nets {u_top_core_u_cpu_cluster/tl_core_i[16]}]
#set_resistance 0.0336368  [get_nets {u_top_core_u_cpu_cluster/tl_core_i[16]}]
#set_load 0.756082  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_valid_]
#set_resistance 0.114601  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_valid_]
#set_load 0.588862  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_data__31_]
#set_resistance 0.0906849  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_data__31_]
#set_load 0.107072  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_data__30_]
#set_resistance 0.0163923  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_data__30_]
#set_load 0.125279  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_data__29_]
#set_resistance 0.0193259  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_data__29_]
#set_load 0.255747  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_data__28_]
#set_resistance 0.0393667  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_data__28_]
#set_load 0.242104  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_data__27_]
#set_resistance 0.0369277  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_data__27_]
#set_load 0.109322  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_data__26_]
#set_resistance 0.0166952  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_data__26_]
#set_load 0.207615  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_data__25_]
#set_resistance 0.031056  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_data__25_]
#set_load 0.226352  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_data__24_]
#set_resistance 0.0344567  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_data__24_]
#set_load 0.162267  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_data__23_]
#set_resistance 0.0234659  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_data__23_]
#set_load 0.0965515  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_data__22_]
#set_resistance 0.0141616  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_data__22_]
#set_load 0.0533017  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_data__21_]
#set_resistance 0.00808887  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_data__21_]
#set_load 0.091614  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_data__20_]
#set_resistance 0.0139022  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_data__20_]
#set_load 0.112123  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_data__19_]
#set_resistance 0.0164296  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_data__19_]
#set_load 0.247455  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_data__18_]
#set_resistance 0.036576  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_data__18_]
#set_load 0.14904  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_data__17_]
#set_resistance 0.0229612  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_data__17_]
#set_load 0.18627  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_data__16_]
#set_resistance 0.0283703  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_data__16_]
#set_load 0.0708348  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_data__15_]
#set_resistance 0.0103214  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_data__15_]
#set_load 0.195157  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_data__14_]
#set_resistance 0.0293106  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_data__14_]
#set_load 0.292007  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_data__13_]
#set_resistance 0.0448583  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_data__13_]
#set_load 0.148825  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_data__12_]
#set_resistance 0.022974  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_data__12_]
#set_load 0.268311  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_data__11_]
#set_resistance 0.0413399  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_data__11_]
#set_load 0.0484393  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_data__10_]
#set_resistance 0.00739782  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_data__10_]
#set_load 0.0225496  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_data__9_]
#set_resistance 0.00339164  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_data__9_]
#set_load 0.045294  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_data__8_]
#set_resistance 0.00690608  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_data__8_]
#set_load 0.147851  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_data__7_]
#set_resistance 0.0224155  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_data__7_]
#set_load 0.327998  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_data__6_]
#set_resistance 0.0498635  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_data__6_]
#set_load 0.349736  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_data__5_]
#set_resistance 0.0539412  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_data__5_]
#set_load 0.270039  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_data__4_]
#set_resistance 0.0403682  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_data__4_]
#set_load 0.140695  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_data__3_]
#set_resistance 0.0211752  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_data__3_]
#set_load 0.144816  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_data__2_]
#set_resistance 0.0223364  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_data__2_]
#set_load 0.288534  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_data__1_]
#set_resistance 0.0436462  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_data__1_]
#set_load 0.403056  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_data__0_]
#set_resistance 0.0622642  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_data__0_]
#set_load 0.458566  [get_nets {u_top_core_u_cpu_cluster/tl_instr_o[65]}]
#set_resistance 0.0678764  [get_nets {u_top_core_u_cpu_cluster/tl_instr_o[65]}]
#set_load 0.754552  [get_nets {u_top_core_u_cpu_cluster/tl_instr_o[50]}]
#set_resistance 0.102225  [get_nets {u_top_core_u_cpu_cluster/tl_instr_o[50]}]
#set_load 0.613241  [get_nets {u_top_core_u_cpu_cluster/tl_instr_o[49]}]
#set_resistance 0.0824427  [get_nets {u_top_core_u_cpu_cluster/tl_instr_o[49]}]
#set_load 2.46622  [get_nets {u_top_core_u_cpu_cluster/tl_instr_o[47]}]
#set_resistance 0.291121  [get_nets {u_top_core_u_cpu_cluster/tl_instr_o[47]}]
#set_load 3.83409  [get_nets {u_top_core_u_cpu_cluster/tl_instr_o[46]}]
#set_resistance 0.454894  [get_nets {u_top_core_u_cpu_cluster/tl_instr_o[46]}]
#set_load 3.82259  [get_nets {u_top_core_u_cpu_cluster/tl_instr_o[45]}]
#set_resistance 0.452653  [get_nets {u_top_core_u_cpu_cluster/tl_instr_o[45]}]
#set_load 3.74101  [get_nets {u_top_core_u_cpu_cluster/tl_instr_o[44]}]
#set_resistance 0.443239  [get_nets {u_top_core_u_cpu_cluster/tl_instr_o[44]}]
#set_load 3.84703  [get_nets {u_top_core_u_cpu_cluster/tl_instr_o[43]}]
#set_resistance 0.452602  [get_nets {u_top_core_u_cpu_cluster/tl_instr_o[43]}]
#set_load 3.67281  [get_nets {u_top_core_u_cpu_cluster/tl_instr_o[42]}]
#set_resistance 0.433184  [get_nets {u_top_core_u_cpu_cluster/tl_instr_o[42]}]
#set_load 3.35799  [get_nets {u_top_core_u_cpu_cluster/tl_instr_o[41]}]
#set_resistance 0.400246  [get_nets {u_top_core_u_cpu_cluster/tl_instr_o[41]}]
#set_load 3.48837  [get_nets {u_top_core_u_cpu_cluster/tl_instr_o[40]}]
#set_resistance 0.415474  [get_nets {u_top_core_u_cpu_cluster/tl_instr_o[40]}]
#set_load 3.49178  [get_nets {u_top_core_u_cpu_cluster/tl_instr_o[39]}]
#set_resistance 0.41495  [get_nets {u_top_core_u_cpu_cluster/tl_instr_o[39]}]
#set_load 3.58737  [get_nets {u_top_core_u_cpu_cluster/tl_instr_o[38]}]
#set_resistance 0.427019  [get_nets {u_top_core_u_cpu_cluster/tl_instr_o[38]}]
#set_load 2.75484  [get_nets {u_top_core_u_cpu_cluster/tl_instr_o[37]}]
#set_resistance 0.328441  [get_nets {u_top_core_u_cpu_cluster/tl_instr_o[37]}]
#set_load 2.90296  [get_nets {u_top_core_u_cpu_cluster/tl_instr_o[36]}]
#set_resistance 0.343525  [get_nets {u_top_core_u_cpu_cluster/tl_instr_o[36]}]
#set_load 2.19878  [get_nets {u_top_core_u_cpu_cluster/tl_instr_o[35]}]
#set_resistance 0.270487  [get_nets {u_top_core_u_cpu_cluster/tl_instr_o[35]}]
#set_load 2.68233  [get_nets {u_top_core_u_cpu_cluster/tl_instr_o[34]}]
#set_resistance 0.316421  [get_nets {u_top_core_u_cpu_cluster/tl_instr_o[34]}]
#set_load 2.22588  [get_nets {u_top_core_u_cpu_cluster/tl_instr_o[33]}]
#set_resistance 0.272992  [get_nets {u_top_core_u_cpu_cluster/tl_instr_o[33]}]
#set_load 1.9995  [get_nets {u_top_core_u_cpu_cluster/tl_instr_o[32]}]
#set_resistance 0.245803  [get_nets {u_top_core_u_cpu_cluster/tl_instr_o[32]}]
#set_load 1.95895  [get_nets {u_top_core_u_cpu_cluster/tl_instr_o[31]}]
#set_resistance 0.244057  [get_nets {u_top_core_u_cpu_cluster/tl_instr_o[31]}]
#set_load 1.98379  [get_nets {u_top_core_u_cpu_cluster/tl_instr_o[30]}]
#set_resistance 0.247584  [get_nets {u_top_core_u_cpu_cluster/tl_instr_o[30]}]
#set_load 1.83757  [get_nets {u_top_core_u_cpu_cluster/tl_instr_o[29]}]
#set_resistance 0.229884  [get_nets {u_top_core_u_cpu_cluster/tl_instr_o[29]}]
#set_load 1.66627  [get_nets {u_top_core_u_cpu_cluster/tl_instr_o[28]}]
#set_resistance 0.207032  [get_nets {u_top_core_u_cpu_cluster/tl_instr_o[28]}]
#set_load 1.7042  [get_nets {u_top_core_u_cpu_cluster/tl_instr_o[27]}]
#set_resistance 0.212203  [get_nets {u_top_core_u_cpu_cluster/tl_instr_o[27]}]
#set_load 2.15111  [get_nets {u_top_core_u_cpu_cluster/tl_instr_o[26]}]
#set_resistance 0.263393  [get_nets {u_top_core_u_cpu_cluster/tl_instr_o[26]}]
#set_load 1.77605  [get_nets {u_top_core_u_cpu_cluster/tl_instr_o[25]}]
#set_resistance 0.219711  [get_nets {u_top_core_u_cpu_cluster/tl_instr_o[25]}]
#set_load 1.9249  [get_nets {u_top_core_u_cpu_cluster/tl_instr_o[24]}]
#set_resistance 0.238657  [get_nets {u_top_core_u_cpu_cluster/tl_instr_o[24]}]
#set_load 2.17169  [get_nets {u_top_core_u_cpu_cluster/tl_instr_o[23]}]
#set_resistance 0.26967  [get_nets {u_top_core_u_cpu_cluster/tl_instr_o[23]}]
#set_load 1.74115  [get_nets {u_top_core_u_cpu_cluster/tl_instr_o[22]}]
#set_resistance 0.216815  [get_nets {u_top_core_u_cpu_cluster/tl_instr_o[22]}]
#set_load 1.98948  [get_nets {u_top_core_u_cpu_cluster/tl_instr_o[21]}]
#set_resistance 0.245132  [get_nets {u_top_core_u_cpu_cluster/tl_instr_o[21]}]
#set_load 2.03414  [get_nets {u_top_core_u_cpu_cluster/tl_instr_o[20]}]
#set_resistance 0.249723  [get_nets {u_top_core_u_cpu_cluster/tl_instr_o[20]}]
#set_load 1.79175  [get_nets {u_top_core_u_cpu_cluster/tl_instr_o[19]}]
#set_resistance 0.220556  [get_nets {u_top_core_u_cpu_cluster/tl_instr_o[19]}]
#set_load 1.73194  [get_nets {u_top_core_u_cpu_cluster/tl_instr_o[18]}]
#set_resistance 0.217036  [get_nets {u_top_core_u_cpu_cluster/tl_instr_o[18]}]
#set_load 1.61108  [get_nets {u_top_core_u_cpu_cluster/tl_instr_o[17]}]
#set_resistance 0.210094  [get_nets {u_top_core_u_cpu_cluster/tl_instr_o[17]}]
#set_load 2.07389  [get_nets {u_top_core_u_cpu_cluster/tl_instr_o[16]}]
#set_resistance 0.24012  [get_nets {u_top_core_u_cpu_cluster/tl_instr_o[16]}]
#set_load 1.58096  [get_nets {u_top_core_u_cpu_cluster/tl_instr_o[0]}]
#set_resistance 0.204856  [get_nets {u_top_core_u_cpu_cluster/tl_instr_o[0]}]
#set_load 0.197352  [get_nets {u_top_core_u_cpu_cluster/tl_data_o[65]}]
#set_resistance 0.0273998  [get_nets {u_top_core_u_cpu_cluster/tl_data_o[65]}]
#set_load 0.697792  [get_nets {u_top_core_u_cpu_cluster/tl_data_o[47]}]
#set_resistance 0.0933077  [get_nets {u_top_core_u_cpu_cluster/tl_data_o[47]}]
#set_load 0.827366  [get_nets {u_top_core_u_cpu_cluster/tl_data_o[46]}]
#set_resistance 0.110588  [get_nets {u_top_core_u_cpu_cluster/tl_data_o[46]}]
#set_load 0.796432  [get_nets {u_top_core_u_cpu_cluster/tl_data_o[45]}]
#set_resistance 0.106428  [get_nets {u_top_core_u_cpu_cluster/tl_data_o[45]}]
#set_load 0.776334  [get_nets {u_top_core_u_cpu_cluster/tl_data_o[44]}]
#set_resistance 0.104143  [get_nets {u_top_core_u_cpu_cluster/tl_data_o[44]}]
#set_load 0.887891  [get_nets {u_top_core_u_cpu_cluster/tl_data_o[43]}]
#set_resistance 0.11856  [get_nets {u_top_core_u_cpu_cluster/tl_data_o[43]}]
#set_load 0.694837  [get_nets {u_top_core_u_cpu_cluster/tl_data_o[42]}]
#set_resistance 0.0929259  [get_nets {u_top_core_u_cpu_cluster/tl_data_o[42]}]
#set_load 0.820435  [get_nets {u_top_core_u_cpu_cluster/tl_data_o[41]}]
#set_resistance 0.109211  [get_nets {u_top_core_u_cpu_cluster/tl_data_o[41]}]
#set_load 0.777329  [get_nets {u_top_core_u_cpu_cluster/tl_data_o[40]}]
#set_resistance 0.103592  [get_nets {u_top_core_u_cpu_cluster/tl_data_o[40]}]
#set_load 1.22693  [get_nets {u_top_core_u_cpu_cluster/tl_data_o[39]}]
#set_resistance 0.168539  [get_nets {u_top_core_u_cpu_cluster/tl_data_o[39]}]
#set_load 0.89882  [get_nets {u_top_core_u_cpu_cluster/tl_data_o[38]}]
#set_resistance 0.122006  [get_nets {u_top_core_u_cpu_cluster/tl_data_o[38]}]
#set_load 1.08913  [get_nets {u_top_core_u_cpu_cluster/tl_data_o[37]}]
#set_resistance 0.149329  [get_nets {u_top_core_u_cpu_cluster/tl_data_o[37]}]
#set_load 0.972862  [get_nets {u_top_core_u_cpu_cluster/tl_data_o[36]}]
#set_resistance 0.133252  [get_nets {u_top_core_u_cpu_cluster/tl_data_o[36]}]
#set_load 1.41209  [get_nets {u_top_core_u_cpu_cluster/tl_data_o[35]}]
#set_resistance 0.193476  [get_nets {u_top_core_u_cpu_cluster/tl_data_o[35]}]
#set_load 0.906803  [get_nets {u_top_core_u_cpu_cluster/tl_data_o[34]}]
#set_resistance 0.124041  [get_nets {u_top_core_u_cpu_cluster/tl_data_o[34]}]
#set_load 1.16308  [get_nets {u_top_core_u_cpu_cluster/tl_data_o[33]}]
#set_resistance 0.161253  [get_nets {u_top_core_u_cpu_cluster/tl_data_o[33]}]
#set_load 1.1134  [get_nets {u_top_core_u_cpu_cluster/tl_data_o[32]}]
#set_resistance 0.152955  [get_nets {u_top_core_u_cpu_cluster/tl_data_o[32]}]
#set_load 1.04388  [get_nets {u_top_core_u_cpu_cluster/tl_data_o[31]}]
#set_resistance 0.145564  [get_nets {u_top_core_u_cpu_cluster/tl_data_o[31]}]
#set_load 0.617482  [get_nets {u_top_core_u_cpu_cluster/tl_data_o[30]}]
#set_resistance 0.0859896  [get_nets {u_top_core_u_cpu_cluster/tl_data_o[30]}]
#set_load 0.902251  [get_nets {u_top_core_u_cpu_cluster/tl_data_o[29]}]
#set_resistance 0.124513  [get_nets {u_top_core_u_cpu_cluster/tl_data_o[29]}]
#set_load 1.26003  [get_nets {u_top_core_u_cpu_cluster/tl_data_o[28]}]
#set_resistance 0.17365  [get_nets {u_top_core_u_cpu_cluster/tl_data_o[28]}]
#set_load 1.02265  [get_nets {u_top_core_u_cpu_cluster/tl_data_o[27]}]
#set_resistance 0.138245  [get_nets {u_top_core_u_cpu_cluster/tl_data_o[27]}]
#set_load 1.46742  [get_nets {u_top_core_u_cpu_cluster/tl_data_o[26]}]
#set_resistance 0.19884  [get_nets {u_top_core_u_cpu_cluster/tl_data_o[26]}]
#set_load 0.916848  [get_nets {u_top_core_u_cpu_cluster/tl_data_o[25]}]
#set_resistance 0.126059  [get_nets {u_top_core_u_cpu_cluster/tl_data_o[25]}]
#set_load 1.03047  [get_nets {u_top_core_u_cpu_cluster/tl_data_o[24]}]
#set_resistance 0.139251  [get_nets {u_top_core_u_cpu_cluster/tl_data_o[24]}]
#set_load 0.923358  [get_nets {u_top_core_u_cpu_cluster/tl_data_o[23]}]
#set_resistance 0.12488  [get_nets {u_top_core_u_cpu_cluster/tl_data_o[23]}]
#set_load 0.877511  [get_nets {u_top_core_u_cpu_cluster/tl_data_o[22]}]
#set_resistance 0.118349  [get_nets {u_top_core_u_cpu_cluster/tl_data_o[22]}]
#set_load 0.790641  [get_nets {u_top_core_u_cpu_cluster/tl_data_o[21]}]
#set_resistance 0.106694  [get_nets {u_top_core_u_cpu_cluster/tl_data_o[21]}]
#set_load 0.855299  [get_nets {u_top_core_u_cpu_cluster/tl_data_o[20]}]
#set_resistance 0.116918  [get_nets {u_top_core_u_cpu_cluster/tl_data_o[20]}]
#set_load 1.03301  [get_nets {u_top_core_u_cpu_cluster/tl_data_o[19]}]
#set_resistance 0.140004  [get_nets {u_top_core_u_cpu_cluster/tl_data_o[19]}]
#set_load 1.05079  [get_nets {u_top_core_u_cpu_cluster/tl_data_o[18]}]
#set_resistance 0.140895  [get_nets {u_top_core_u_cpu_cluster/tl_data_o[18]}]
#set_load 1.03451  [get_nets {u_top_core_u_cpu_cluster/tl_data_o[17]}]
#set_resistance 0.138423  [get_nets {u_top_core_u_cpu_cluster/tl_data_o[17]}]
#set_load 0.912011  [get_nets {u_top_core_u_cpu_cluster/tl_data_o[16]}]
#set_resistance 0.123684  [get_nets {u_top_core_u_cpu_cluster/tl_data_o[16]}]
#set_load 0.937495  [get_nets {u_top_core_u_cpu_cluster/tl_data_o[0]}]
#set_resistance 0.122306  [get_nets {u_top_core_u_cpu_cluster/tl_data_o[0]}]
#set_load 4.881  [get_nets {u_top_core_u_cpu_cluster/tl_instr_o[1]}]
#set_resistance 0.615199  [get_nets {u_top_core_u_cpu_cluster/tl_instr_o[1]}]
#set_load 1.68523  [get_nets {u_top_core_u_cpu_cluster/tl_instr_o[62]}]
#set_resistance 0.227717  [get_nets {u_top_core_u_cpu_cluster/tl_instr_o[62]}]
#set_load 2.71312  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_data_err]
#set_resistance 0.368305  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_data_err]
#set_load 1.14372  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_data_rdata[0]}]
#set_resistance 0.138941  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_data_rdata[0]}]
#set_load 0.963595  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_data_rdata[1]}]
#set_resistance 0.11928  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_data_rdata[1]}]
#set_load 1.33018  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_data_rdata[2]}]
#set_resistance 0.162461  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_data_rdata[2]}]
#set_load 0.923387  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_data_rdata[3]}]
#set_resistance 0.118896  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_data_rdata[3]}]
#set_load 0.669467  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_data_rdata[4]}]
#set_resistance 0.084961  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_data_rdata[4]}]
#set_load 0.873099  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_data_rdata[5]}]
#set_resistance 0.110119  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_data_rdata[5]}]
#set_load 1.59598  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_data_rdata[6]}]
#set_resistance 0.192327  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_data_rdata[6]}]
#set_load 1.17961  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_data_rdata[7]}]
#set_resistance 0.142471  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_data_rdata[7]}]
#set_load 1.70078  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_data_rdata[8]}]
#set_resistance 0.209035  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_data_rdata[8]}]
#set_load 1.47887  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_data_rdata[9]}]
#set_resistance 0.184161  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_data_rdata[9]}]
#set_load 1.8242  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_data_rdata[10]}]
#set_resistance 0.225503  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_data_rdata[10]}]
#set_load 1.63794  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_data_rdata[11]}]
#set_resistance 0.213712  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_data_rdata[11]}]
#set_load 2.14568  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_data_rdata[12]}]
#set_resistance 0.276634  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_data_rdata[12]}]
#set_load 1.82429  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_data_rdata[13]}]
#set_resistance 0.23636  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_data_rdata[13]}]
#set_load 2.25455  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_data_rdata[14]}]
#set_resistance 0.274557  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_data_rdata[14]}]
#set_load 2.05095  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_data_rdata[15]}]
#set_resistance 0.250769  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_data_rdata[15]}]
#set_load 1.56465  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_data_rdata[16]}]
#set_resistance 0.192167  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_data_rdata[16]}]
#set_load 2.21033  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_data_rdata[17]}]
#set_resistance 0.271956  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_data_rdata[17]}]
#set_load 1.70322  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_data_rdata[18]}]
#set_resistance 0.208112  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_data_rdata[18]}]
#set_load 1.56666  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_data_rdata[19]}]
#set_resistance 0.202525  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_data_rdata[19]}]
#set_load 1.2879  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_data_rdata[20]}]
#set_resistance 0.167975  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_data_rdata[20]}]
#set_load 2.07839  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_data_rdata[21]}]
#set_resistance 0.251405  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_data_rdata[21]}]
#set_load 2.20349  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_data_rdata[22]}]
#set_resistance 0.268129  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_data_rdata[22]}]
#set_load 2.44464  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_data_rdata[23]}]
#set_resistance 0.296553  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_data_rdata[23]}]
#set_load 1.20989  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_data_rdata[24]}]
#set_resistance 0.155144  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_data_rdata[24]}]
#set_load 1.03892  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_data_rdata[25]}]
#set_resistance 0.134011  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_data_rdata[25]}]
#set_load 1.41828  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_data_rdata[26]}]
#set_resistance 0.183435  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_data_rdata[26]}]
#set_load 1.09152  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_data_rdata[27]}]
#set_resistance 0.139468  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_data_rdata[27]}]
#set_load 1.99357  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_data_rdata[28]}]
#set_resistance 0.254747  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_data_rdata[28]}]
#set_load 2.03074  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_data_rdata[29]}]
#set_resistance 0.260446  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_data_rdata[29]}]
#set_load 1.82367  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_data_rdata[30]}]
#set_resistance 0.233187  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_data_rdata[30]}]
#set_load 1.80118  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_data_rdata[31]}]
#set_resistance 0.229351  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_data_rdata[31]}]
#set_load 0.375671  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_data_be[0]}]
#set_resistance 0.057898  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_data_be[0]}]
#set_load 0.607134  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_data_be[1]}]
#set_resistance 0.0927062  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_data_be[1]}]
#set_load 0.2919  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_data_be[2]}]
#set_resistance 0.0447044  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_data_be[2]}]
#set_load 0.422782  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_data_be[3]}]
#set_resistance 0.0643436  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_data_be[3]}]
#set_load 8.67825  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_opcode__2__BAR]
#set_resistance 0.826694  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_opcode__2__BAR]
#set_load 4.53933  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_data_rvalid]
#set_resistance 0.479374  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_data_rvalid]
#set_load 1.75114  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_instr_rvalid]
#set_resistance 0.218428  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_instr_rvalid]
#set_load 0.972553  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_instr_gnt]
#set_resistance 0.11067  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_instr_gnt]
#set_load 0.511992  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_rdata[0]}]
#set_resistance 0.0738879  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_rdata[0]}]
#set_load 0.856321  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_rdata[1]}]
#set_resistance 0.127996  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_rdata[1]}]
#set_load 0.222389  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_rdata[2]}]
#set_resistance 0.0342812  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_rdata[2]}]
#set_load 0.353025  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_rdata[3]}]
#set_resistance 0.0540197  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_rdata[3]}]
#set_load 0.252654  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_rdata[4]}]
#set_resistance 0.0389611  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_rdata[4]}]
#set_load 0.345915  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_rdata[5]}]
#set_resistance 0.0527115  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_rdata[5]}]
#set_load 0.338519  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_rdata[6]}]
#set_resistance 0.0518292  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_rdata[6]}]
#set_load 0.280399  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_rdata[7]}]
#set_resistance 0.0428212  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_rdata[7]}]
#set_load 0.28661  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_rdata[8]}]
#set_resistance 0.0442116  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_rdata[8]}]
#set_load 0.818504  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_rdata[9]}]
#set_resistance 0.124653  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_rdata[9]}]
#set_load 0.280915  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_rdata[10]}]
#set_resistance 0.0410634  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_rdata[10]}]
#set_load 0.0509606  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_rdata[11]}]
#set_resistance 0.00777395  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_rdata[11]}]
#set_load 0.395755  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_rdata[12]}]
#set_resistance 0.058146  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_rdata[12]}]
#set_load 0.393279  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_rdata[13]}]
#set_resistance 0.0574493  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_rdata[13]}]
#set_load 0.476367  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_rdata[14]}]
#set_resistance 0.0698987  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_rdata[14]}]
#set_load 0.481692  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_rdata[15]}]
#set_resistance 0.0702558  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_rdata[15]}]
#set_load 0.247963  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_rdata[16]}]
#set_resistance 0.0369692  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_rdata[16]}]
#set_load 0.316148  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_rdata[17]}]
#set_resistance 0.048092  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_rdata[17]}]
#set_load 0.329641  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_rdata[18]}]
#set_resistance 0.0497856  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_rdata[18]}]
#set_load 0.307746  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_rdata[19]}]
#set_resistance 0.0461521  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_rdata[19]}]
#set_load 0.18087  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_rdata[20]}]
#set_resistance 0.0277545  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_rdata[20]}]
#set_load 0.0890383  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_rdata[21]}]
#set_resistance 0.0136618  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_rdata[21]}]
#set_load 0.117238  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_rdata[22]}]
#set_resistance 0.0175515  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_rdata[22]}]
#set_load 0.0685226  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_rdata[23]}]
#set_resistance 0.0102036  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_rdata[23]}]
#set_load 0.111466  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_rdata[24]}]
#set_resistance 0.0163079  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_rdata[24]}]
#set_load 0.286292  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_rdata[25]}]
#set_resistance 0.0412293  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_rdata[25]}]
#set_load 0.214567  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_rdata[26]}]
#set_resistance 0.0321735  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_rdata[26]}]
#set_load 0.245562  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_rdata[27]}]
#set_resistance 0.0354957  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_rdata[27]}]
#set_load 0.109973  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_rdata[28]}]
#set_resistance 0.0163978  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_rdata[28]}]
#set_load 0.0139428  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_rdata[29]}]
#set_resistance 0.00205002  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_rdata[29]}]
#set_load 0.136215  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_rdata[30]}]
#set_resistance 0.019947  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_rdata[30]}]
#set_load 0.119558  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_rdata[31]}]
#set_resistance 0.0177925  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_rdata[31]}]
#set_load 0.487689  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_wdata[0]}]
#set_resistance 0.0708394  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_wdata[0]}]
#set_load 0.450471  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_wdata[1]}]
#set_resistance 0.0648016  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_wdata[1]}]
#set_load 0.423006  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_wdata[2]}]
#set_resistance 0.0627961  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_wdata[2]}]
#set_load 0.49033  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_wdata[3]}]
#set_resistance 0.0718686  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_wdata[3]}]
#set_load 0.245799  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_wdata[4]}]
#set_resistance 0.0368573  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_wdata[4]}]
#set_load 0.429558  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_wdata[5]}]
#set_resistance 0.0633845  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_wdata[5]}]
#set_load 0.35845  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_wdata[6]}]
#set_resistance 0.0532856  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_wdata[6]}]
#set_load 0.607263  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_wdata[7]}]
#set_resistance 0.0879662  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_wdata[7]}]
#set_load 0.481211  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_wdata[8]}]
#set_resistance 0.0736407  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_wdata[8]}]
#set_load 0.42525  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_wdata[9]}]
#set_resistance 0.065552  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_wdata[9]}]
#set_load 0.310322  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_wdata[10]}]
#set_resistance 0.0471691  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_wdata[10]}]
#set_load 0.372537  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_wdata[11]}]
#set_resistance 0.0558777  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_wdata[11]}]
#set_load 0.275283  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_wdata[12]}]
#set_resistance 0.0413726  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_wdata[12]}]
#set_load 0.347482  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_wdata[13]}]
#set_resistance 0.0526276  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_wdata[13]}]
#set_load 0.433529  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_wdata[14]}]
#set_resistance 0.0650145  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_wdata[14]}]
#set_load 0.387926  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_wdata[15]}]
#set_resistance 0.0577948  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_wdata[15]}]
#set_load 0.442672  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_wdata[16]}]
#set_resistance 0.0682532  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_wdata[16]}]
#set_load 0.54498  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_wdata[17]}]
#set_resistance 0.0831283  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_wdata[17]}]
#set_load 0.636977  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_wdata[18]}]
#set_resistance 0.0971775  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_wdata[18]}]
#set_load 0.638559  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_wdata[19]}]
#set_resistance 0.0965636  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_wdata[19]}]
#set_load 0.668137  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_wdata[20]}]
#set_resistance 0.1  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_wdata[20]}]
#set_load 0.753314  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_wdata[21]}]
#set_resistance 0.112229  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_wdata[21]}]
#set_load 0.53752  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_wdata[22]}]
#set_resistance 0.0816238  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_wdata[22]}]
#set_load 0.47813  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_wdata[23]}]
#set_resistance 0.0733275  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_wdata[23]}]
#set_load 0.213292  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_wdata[24]}]
#set_resistance 0.0321334  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_wdata[24]}]
#set_load 0.302598  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_wdata[25]}]
#set_resistance 0.0459424  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_wdata[25]}]
#set_load 0.290919  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_wdata[26]}]
#set_resistance 0.0433447  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_wdata[26]}]
#set_load 0.561173  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_wdata[27]}]
#set_resistance 0.0832131  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_wdata[27]}]
#set_load 0.379157  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_wdata[28]}]
#set_resistance 0.0569528  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_wdata[28]}]
#set_load 0.557025  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_wdata[29]}]
#set_resistance 0.0835311  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_wdata[29]}]
#set_load 0.474292  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_wdata[30]}]
#set_resistance 0.0716725  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_wdata[30]}]
#set_load 0.512537  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_wdata[31]}]
#set_resistance 0.0766478  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_wdata[31]}]
#set_load 0.967504  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_addr[0]}]
#set_resistance 0.140939  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_addr[0]}]
#set_load 0.807155  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_addr[1]}]
#set_resistance 0.118098  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_addr[1]}]
#set_load 0.973253  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_addr[2]}]
#set_resistance 0.142664  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_addr[2]}]
#set_load 0.895734  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_addr[3]}]
#set_resistance 0.130744  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_addr[3]}]
#set_load 1.05976  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_addr[4]}]
#set_resistance 0.152147  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_addr[4]}]
#set_load 1.10365  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_addr[5]}]
#set_resistance 0.159296  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_addr[5]}]
#set_load 0.632335  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_addr[6]}]
#set_resistance 0.092751  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_addr[6]}]
#set_load 0.60459  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_addr[7]}]
#set_resistance 0.0870111  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_addr[7]}]
#set_load 0.594313  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_addr[8]}]
#set_resistance 0.0863021  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_addr[8]}]
#set_load 0.690888  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_addr[9]}]
#set_resistance 0.099496  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_addr[9]}]
#set_load 0.797836  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_addr[10]}]
#set_resistance 0.114921  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_addr[10]}]
#set_load 0.556023  [get_nets u_top_core_u_cpu_cluster/u_dmem_tlul__0_net_]
#set_resistance 0.0825967  [get_nets u_top_core_u_cpu_cluster/u_dmem_tlul__0_net_]
#set_load 2.677  [get_nets u_top_core_u_cpu_cluster/u_dmem_tlul_N1]
#set_resistance 0.397574  [get_nets u_top_core_u_cpu_cluster/u_dmem_tlul_N1]
#set_load 2.62653  [get_nets u_top_core_u_cpu_cluster/u_dmem_tlul_rvalid]
#set_resistance 0.390347  [get_nets u_top_core_u_cpu_cluster/u_dmem_tlul_rvalid]
#set_load 0.490459  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_rdata[0]}]
#set_resistance 0.0714615  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_rdata[0]}]
#set_load 0.515183  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_rdata[1]}]
#set_resistance 0.0764504  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_rdata[1]}]
#set_load 0.520115  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_rdata[2]}]
#set_resistance 0.0770673  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_rdata[2]}]
#set_load 0.356486  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_rdata[3]}]
#set_resistance 0.0544798  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_rdata[3]}]
#set_load 0.101404  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_rdata[4]}]
#set_resistance 0.0155738  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_rdata[4]}]
#set_load 0.304172  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_rdata[5]}]
#set_resistance 0.0464872  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_rdata[5]}]
#set_load 0.318604  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_rdata[6]}]
#set_resistance 0.0491709  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_rdata[6]}]
#set_load 0.38046  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_rdata[7]}]
#set_resistance 0.0581393  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_rdata[7]}]
#set_load 0.472545  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_rdata[8]}]
#set_resistance 0.0717999  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_rdata[8]}]
#set_load 0.478569  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_rdata[9]}]
#set_resistance 0.0724019  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_rdata[9]}]
#set_load 0.4642  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_rdata[10]}]
#set_resistance 0.0685779  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_rdata[10]}]
#set_load 0.163454  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_rdata[11]}]
#set_resistance 0.024856  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_rdata[11]}]
#set_load 0.296109  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_rdata[12]}]
#set_resistance 0.0454402  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_rdata[12]}]
#set_load 0.531505  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_rdata[13]}]
#set_resistance 0.0782112  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_rdata[13]}]
#set_load 0.338246  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_rdata[14]}]
#set_resistance 0.0501596  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_rdata[14]}]
#set_load 0.345084  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_rdata[15]}]
#set_resistance 0.0508644  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_rdata[15]}]
#set_load 0.745717  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_rdata[16]}]
#set_resistance 0.109387  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_rdata[16]}]
#set_load 0.648721  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_rdata[17]}]
#set_resistance 0.0944562  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_rdata[17]}]
#set_load 0.660833  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_rdata[18]}]
#set_resistance 0.0971639  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_rdata[18]}]
#set_load 0.630807  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_rdata[19]}]
#set_resistance 0.0933463  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_rdata[19]}]
#set_load 0.723717  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_rdata[20]}]
#set_resistance 0.106814  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_rdata[20]}]
#set_load 0.474718  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_rdata[21]}]
#set_resistance 0.0703156  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_rdata[21]}]
#set_load 0.607179  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_rdata[22]}]
#set_resistance 0.0890697  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_rdata[22]}]
#set_load 0.501507  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_rdata[23]}]
#set_resistance 0.0740361  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_rdata[23]}]
#set_load 0.816322  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_rdata[24]}]
#set_resistance 0.120122  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_rdata[24]}]
#set_load 0.92877  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_rdata[25]}]
#set_resistance 0.137167  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_rdata[25]}]
#set_load 0.952407  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_rdata[26]}]
#set_resistance 0.140205  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_rdata[26]}]
#set_load 1.03123  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_rdata[27]}]
#set_resistance 0.150711  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_rdata[27]}]
#set_load 1.03263  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_rdata[28]}]
#set_resistance 0.150566  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_rdata[28]}]
#set_load 0.930967  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_rdata[29]}]
#set_resistance 0.137051  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_rdata[29]}]
#set_load 0.971341  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_rdata[30]}]
#set_resistance 0.14273  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_rdata[30]}]
#set_load 1.02344  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_rdata[31]}]
#set_resistance 0.151678  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_rdata[31]}]
#set_load 0.169783  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_wdata[0]}]
#set_resistance 0.0252292  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_wdata[0]}]
#set_load 0.159369  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_wdata[1]}]
#set_resistance 0.0231277  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_wdata[1]}]
#set_load 0.168954  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_wdata[2]}]
#set_resistance 0.0245656  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_wdata[2]}]
#set_load 0.160902  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_wdata[3]}]
#set_resistance 0.0246895  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_wdata[3]}]
#set_load 0.139621  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_wdata[4]}]
#set_resistance 0.0210791  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_wdata[4]}]
#set_load 0.0624022  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_wdata[5]}]
#set_resistance 0.00944164  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_wdata[5]}]
#set_load 0.138297  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_wdata[6]}]
#set_resistance 0.0207926  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_wdata[6]}]
#set_load 0.128847  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_wdata[7]}]
#set_resistance 0.0195824  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_wdata[7]}]
#set_load 0.150771  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_wdata[8]}]
#set_resistance 0.0219771  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_wdata[8]}]
#set_load 0.0849783  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_wdata[9]}]
#set_resistance 0.0124388  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_wdata[9]}]
#set_load 0.277007  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_wdata[10]}]
#set_resistance 0.0412083  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_wdata[10]}]
#set_load 0.34446  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_wdata[11]}]
#set_resistance 0.0520555  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_wdata[11]}]
#set_load 0.234587  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_wdata[12]}]
#set_resistance 0.0359286  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_wdata[12]}]
#set_load 0.318832  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_wdata[13]}]
#set_resistance 0.048554  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_wdata[13]}]
#set_load 0.0866225  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_wdata[14]}]
#set_resistance 0.0127862  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_wdata[14]}]
#set_load 0.163168  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_wdata[15]}]
#set_resistance 0.0241171  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_wdata[15]}]
#set_load 0.0818778  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_wdata[16]}]
#set_resistance 0.0125016  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_wdata[16]}]
#set_load 0.177837  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_wdata[17]}]
#set_resistance 0.0256846  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_wdata[17]}]
#set_load 0.0859664  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_wdata[18]}]
#set_resistance 0.0126028  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_wdata[18]}]
#set_load 0.172072  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_wdata[19]}]
#set_resistance 0.0246383  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_wdata[19]}]
#set_load 0.0495314  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_wdata[20]}]
#set_resistance 0.0075  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_wdata[20]}]
#set_load 0.0692793  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_wdata[21]}]
#set_resistance 0.0100108  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_wdata[21]}]
#set_load 0.233293  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_wdata[22]}]
#set_resistance 0.0345326  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_wdata[22]}]
#set_load 0.0140053  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_wdata[23]}]
#set_resistance 0.00200673  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_wdata[23]}]
#set_load 0.175273  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_wdata[24]}]
#set_resistance 0.0252901  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_wdata[24]}]
#set_load 0.227617  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_wdata[25]}]
#set_resistance 0.0325862  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_wdata[25]}]
#set_load 0.26935  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_wdata[26]}]
#set_resistance 0.0387303  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_wdata[26]}]
#set_load 0.207134  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_wdata[27]}]
#set_resistance 0.0300279  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_wdata[27]}]
#set_load 0.07852  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_wdata[28]}]
#set_resistance 0.0113077  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_wdata[28]}]
#set_load 0.0272344  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_wdata[29]}]
#set_resistance 0.00405229  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_wdata[29]}]
#set_load 0.0964344  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_wdata[30]}]
#set_resistance 0.0138969  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_wdata[30]}]
#set_load 0.0643977  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_wdata[31]}]
#set_resistance 0.00943688  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_wdata[31]}]
#set_load 0.358647  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_addr[0]}]
#set_resistance 0.0549924  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_addr[0]}]
#set_load 0.188982  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_addr[1]}]
#set_resistance 0.0287151  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_addr[1]}]
#set_load 0.190436  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_addr[2]}]
#set_resistance 0.0279844  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_addr[2]}]
#set_load 0.163946  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_addr[3]}]
#set_resistance 0.0250767  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_addr[3]}]
#set_load 0.427239  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_addr[4]}]
#set_resistance 0.062897  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_addr[4]}]
#set_load 0.300341  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_addr[5]}]
#set_resistance 0.0436057  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_addr[5]}]
#set_load 0.111791  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_addr[6]}]
#set_resistance 0.0170098  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_addr[6]}]
#set_load 0.163634  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_addr[7]}]
#set_resistance 0.0246584  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_addr[7]}]
#set_load 0.205499  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_addr[8]}]
#set_resistance 0.0298099  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_addr[8]}]
#set_load 0.146288  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_addr[9]}]
#set_resistance 0.0216365  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_addr[9]}]
#set_load 0.250556  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_addr[10]}]
#set_resistance 0.037906  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_addr[10]}]
#set_load 0.439419  [get_nets u_top_core_u_cpu_cluster/u_imem_tlul__0_net_]
#set_resistance 0.0552168  [get_nets u_top_core_u_cpu_cluster/u_imem_tlul__0_net_]
#set_load 5.22328  [get_nets u_top_core_u_cpu_cluster/u_imem_tlul_N1]
#set_resistance 0.757375  [get_nets u_top_core_u_cpu_cluster/u_imem_tlul_N1]
#set_load 1.09905  [get_nets u_top_core_u_cpu_cluster/u_imem_tlul_wen]
#set_resistance 0.126435  [get_nets u_top_core_u_cpu_cluster/u_imem_tlul_wen]
#set_load 6.46163  [get_nets u_top_core_u_cpu_cluster/u_imem_tlul_rvalid]
#set_resistance 0.867617  [get_nets u_top_core_u_cpu_cluster/u_imem_tlul_rvalid]
#set_load 15.241  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_wdata_wb_ecc[0]}]
#set_resistance 1.25913  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_wdata_wb_ecc[0]}]
#set_load 15.8273  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_wdata_wb_ecc[1]}]
#set_resistance 1.30996  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_wdata_wb_ecc[1]}]
#set_load 13.0553  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_wdata_wb_ecc[2]}]
#set_resistance 1.07927  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_wdata_wb_ecc[2]}]
#set_load 12.7795  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_wdata_wb_ecc[3]}]
#set_resistance 1.05747  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_wdata_wb_ecc[3]}]
#set_load 12.7404  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_wdata_wb_ecc[4]}]
#set_resistance 1.05583  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_wdata_wb_ecc[4]}]
#set_load 13.9596  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_wdata_wb_ecc[5]}]
#set_resistance 1.15518  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_wdata_wb_ecc[5]}]
#set_load 14.4251  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_wdata_wb_ecc[6]}]
#set_resistance 1.18747  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_wdata_wb_ecc[6]}]
#set_load 16.1955  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_wdata_wb_ecc[7]}]
#set_resistance 1.33961  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_wdata_wb_ecc[7]}]
#set_load 13.9144  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_wdata_wb_ecc[8]}]
#set_resistance 1.15939  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_wdata_wb_ecc[8]}]
#set_load 13.8467  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_wdata_wb_ecc[9]}]
#set_resistance 1.15031  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_wdata_wb_ecc[9]}]
#set_load 16.6699  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_wdata_wb_ecc[10]}]
#set_resistance 1.38396  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_wdata_wb_ecc[10]}]
#set_load 16.0868  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_wdata_wb_ecc[11]}]
#set_resistance 1.33676  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_wdata_wb_ecc[11]}]
#set_load 15.6139  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_wdata_wb_ecc[12]}]
#set_resistance 1.29342  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_wdata_wb_ecc[12]}]
#set_load 17.0542  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_wdata_wb_ecc[13]}]
#set_resistance 1.41563  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_wdata_wb_ecc[13]}]
#set_load 15.9786  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_wdata_wb_ecc[14]}]
#set_resistance 1.32559  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_wdata_wb_ecc[14]}]
#set_load 15.7812  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_wdata_wb_ecc[15]}]
#set_resistance 1.30851  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_wdata_wb_ecc[15]}]
#set_load 18.9594  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_wdata_wb_ecc[16]}]
#set_resistance 1.58807  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_wdata_wb_ecc[16]}]
#set_load 19.6332  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_wdata_wb_ecc[17]}]
#set_resistance 1.64261  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_wdata_wb_ecc[17]}]
#set_load 19.329  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_wdata_wb_ecc[18]}]
#set_resistance 1.6171  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_wdata_wb_ecc[18]}]
#set_load 19.2275  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_wdata_wb_ecc[19]}]
#set_resistance 1.60888  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_wdata_wb_ecc[19]}]
#set_load 20.0971  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_wdata_wb_ecc[20]}]
#set_resistance 1.68705  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_wdata_wb_ecc[20]}]
#set_load 21.3305  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_wdata_wb_ecc[21]}]
#set_resistance 1.78895  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_wdata_wb_ecc[21]}]
#set_load 19.6898  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_wdata_wb_ecc[22]}]
#set_resistance 1.64577  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_wdata_wb_ecc[22]}]
#set_load 19.9  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_wdata_wb_ecc[23]}]
#set_resistance 1.66279  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_wdata_wb_ecc[23]}]
#set_load 18.8411  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_wdata_wb_ecc[24]}]
#set_resistance 1.57683  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_wdata_wb_ecc[24]}]
#set_load 19.0501  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_wdata_wb_ecc[25]}]
#set_resistance 1.59375  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_wdata_wb_ecc[25]}]
#set_load 19.0834  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_wdata_wb_ecc[26]}]
#set_resistance 1.60069  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_wdata_wb_ecc[26]}]
#set_load 19.7326  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_wdata_wb_ecc[27]}]
#set_resistance 1.65699  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_wdata_wb_ecc[27]}]
#set_load 18.9356  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_wdata_wb_ecc[28]}]
#set_resistance 1.5892  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_wdata_wb_ecc[28]}]
#set_load 20.3168  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_wdata_wb_ecc[29]}]
#set_resistance 1.701  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_wdata_wb_ecc[29]}]
#set_load 18.3613  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_wdata_wb_ecc[30]}]
#set_resistance 1.54258  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_wdata_wb_ecc[30]}]
#set_load 19.3343  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_wdata_wb_ecc[31]}]
#set_resistance 1.62301  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_wdata_wb_ecc[31]}]
#set_load 3.83437  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_we_wb]
#set_resistance 0.458823  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_we_wb]
#set_load 4.08089  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_waddr_wb[0]}]
#set_resistance 0.439906  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_waddr_wb[0]}]
#set_load 4.71212  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_waddr_wb[1]}]
#set_resistance 0.474761  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_waddr_wb[1]}]
#set_load 4.75475  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_waddr_wb[2]}]
#set_resistance 0.479738  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_waddr_wb[2]}]
#set_load 4.31308  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_waddr_wb[3]}]
#set_resistance 0.465706  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_waddr_wb[3]}]
#set_load 4.73377  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_waddr_wb[4]}]
#set_resistance 0.50947  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_waddr_wb[4]}]
#set_load 10.0156  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_raddr_b[0]}]
#set_resistance 0.986313  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_raddr_b[0]}]
#set_load 8.70222  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_raddr_b[1]}]
#set_resistance 0.910455  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_raddr_b[1]}]
#set_load 10.3305  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_raddr_b[2]}]
#set_resistance 0.982447  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_raddr_b[2]}]
#set_load 8.31827  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_raddr_b[3]}]
#set_resistance 0.907257  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_raddr_b[3]}]
#set_load 10.5274  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_raddr_b[4]}]
#set_resistance 0.970285  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_raddr_b[4]}]
#set_load 10.0151  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_raddr_a[0]}]
#set_resistance 1.01862  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_raddr_a[0]}]
#set_load 8.54105  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_raddr_a[1]}]
#set_resistance 0.887013  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_raddr_a[1]}]
#set_load 8.03918  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_raddr_a[2]}]
#set_resistance 0.814252  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_raddr_a[2]}]
#set_load 8.73499  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_raddr_a[3]}]
#set_resistance 0.908853  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_raddr_a[3]}]
#set_load 9.99203  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_raddr_a[4]}]
#set_resistance 0.914267  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_raddr_a[4]}]
#set_load 5.25899  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_b_ecc_buf[0]}]
#set_resistance 0.753062  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_b_ecc_buf[0]}]
#set_load 5.01783  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_b_ecc_buf[1]}]
#set_resistance 0.719307  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_b_ecc_buf[1]}]
#set_load 3.61426  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_b_ecc_buf[2]}]
#set_resistance 0.517463  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_b_ecc_buf[2]}]
#set_load 3.64687  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_b_ecc_buf[3]}]
#set_resistance 0.525503  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_b_ecc_buf[3]}]
#set_load 3.76438  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_b_ecc_buf[4]}]
#set_resistance 0.544206  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_b_ecc_buf[4]}]
#set_load 3.39492  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_b_ecc_buf[5]}]
#set_resistance 0.486466  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_b_ecc_buf[5]}]
#set_load 3.70877  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_b_ecc_buf[6]}]
#set_resistance 0.537239  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_b_ecc_buf[6]}]
#set_load 3.896  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_b_ecc_buf[7]}]
#set_resistance 0.56515  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_b_ecc_buf[7]}]
#set_load 4.21781  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_b_ecc_buf[8]}]
#set_resistance 0.604989  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_b_ecc_buf[8]}]
#set_load 5.2569  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_b_ecc_buf[9]}]
#set_resistance 0.761955  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_b_ecc_buf[9]}]
#set_load 4.88171  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_b_ecc_buf[10]}]
#set_resistance 0.702509  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_b_ecc_buf[10]}]
#set_load 4.26221  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_b_ecc_buf[11]}]
#set_resistance 0.610929  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_b_ecc_buf[11]}]
#set_load 5.73077  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_b_ecc_buf[12]}]
#set_resistance 0.830818  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_b_ecc_buf[12]}]
#set_load 4.60539  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_b_ecc_buf[13]}]
#set_resistance 0.661231  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_b_ecc_buf[13]}]
#set_load 5.6582  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_b_ecc_buf[14]}]
#set_resistance 0.814202  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_b_ecc_buf[14]}]
#set_load 4.52905  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_b_ecc_buf[15]}]
#set_resistance 0.649314  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_b_ecc_buf[15]}]
#set_load 4.95193  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_b_ecc_buf[16]}]
#set_resistance 0.708745  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_b_ecc_buf[16]}]
#set_load 4.27281  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_b_ecc_buf[17]}]
#set_resistance 0.611989  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_b_ecc_buf[17]}]
#set_load 5.23631  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_b_ecc_buf[18]}]
#set_resistance 0.750528  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_b_ecc_buf[18]}]
#set_load 4.89341  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_b_ecc_buf[19]}]
#set_resistance 0.702623  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_b_ecc_buf[19]}]
#set_load 5.3681  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_b_ecc_buf[20]}]
#set_resistance 0.772137  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_b_ecc_buf[20]}]
#set_load 5.39238  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_b_ecc_buf[21]}]
#set_resistance 0.773904  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_b_ecc_buf[21]}]
#set_load 5.94589  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_b_ecc_buf[22]}]
#set_resistance 0.858312  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_b_ecc_buf[22]}]
#set_load 4.49527  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_b_ecc_buf[23]}]
#set_resistance 0.647687  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_b_ecc_buf[23]}]
#set_load 5.37613  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_b_ecc_buf[24]}]
#set_resistance 0.778183  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_b_ecc_buf[24]}]
#set_load 5.18191  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_b_ecc_buf[25]}]
#set_resistance 0.746626  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_b_ecc_buf[25]}]
#set_load 4.80913  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_b_ecc_buf[26]}]
#set_resistance 0.695335  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_b_ecc_buf[26]}]
#set_load 6.1929  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_b_ecc_buf[27]}]
#set_resistance 0.896368  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_b_ecc_buf[27]}]
#set_load 5.30484  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_b_ecc_buf[28]}]
#set_resistance 0.766248  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_b_ecc_buf[28]}]
#set_load 5.98505  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_b_ecc_buf[29]}]
#set_resistance 0.869368  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_b_ecc_buf[29]}]
#set_load 4.67664  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_b_ecc_buf[30]}]
#set_resistance 0.677505  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_b_ecc_buf[30]}]
#set_load 4.182  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_b_ecc_buf[31]}]
#set_resistance 0.600069  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_b_ecc_buf[31]}]
#set_load 5.18738  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_a_ecc_buf[0]}]
#set_resistance 0.743328  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_a_ecc_buf[0]}]
#set_load 4.59254  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_a_ecc_buf[1]}]
#set_resistance 0.657903  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_a_ecc_buf[1]}]
#set_load 3.54304  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_a_ecc_buf[2]}]
#set_resistance 0.507192  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_a_ecc_buf[2]}]
#set_load 3.54488  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_a_ecc_buf[3]}]
#set_resistance 0.510399  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_a_ecc_buf[3]}]
#set_load 3.64146  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_a_ecc_buf[4]}]
#set_resistance 0.527574  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_a_ecc_buf[4]}]
#set_load 3.39722  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_a_ecc_buf[5]}]
#set_resistance 0.487391  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_a_ecc_buf[5]}]
#set_load 4.05839  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_a_ecc_buf[6]}]
#set_resistance 0.590835  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_a_ecc_buf[6]}]
#set_load 4.0183  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_a_ecc_buf[7]}]
#set_resistance 0.580989  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_a_ecc_buf[7]}]
#set_load 3.72863  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_a_ecc_buf[8]}]
#set_resistance 0.537462  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_a_ecc_buf[8]}]
#set_load 4.74262  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_a_ecc_buf[9]}]
#set_resistance 0.685367  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_a_ecc_buf[9]}]
#set_load 4.83765  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_a_ecc_buf[10]}]
#set_resistance 0.697535  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_a_ecc_buf[10]}]
#set_load 4.2597  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_a_ecc_buf[11]}]
#set_resistance 0.610695  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_a_ecc_buf[11]}]
#set_load 5.54313  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_a_ecc_buf[12]}]
#set_resistance 0.802796  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_a_ecc_buf[12]}]
#set_load 4.56077  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_a_ecc_buf[13]}]
#set_resistance 0.654582  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_a_ecc_buf[13]}]
#set_load 5.29604  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_a_ecc_buf[14]}]
#set_resistance 0.762078  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_a_ecc_buf[14]}]
#set_load 4.68779  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_a_ecc_buf[15]}]
#set_resistance 0.671081  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_a_ecc_buf[15]}]
#set_load 5.055  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_a_ecc_buf[16]}]
#set_resistance 0.723687  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_a_ecc_buf[16]}]
#set_load 4.46925  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_a_ecc_buf[17]}]
#set_resistance 0.641185  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_a_ecc_buf[17]}]
#set_load 5.10771  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_a_ecc_buf[18]}]
#set_resistance 0.734692  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_a_ecc_buf[18]}]
#set_load 4.67797  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_a_ecc_buf[19]}]
#set_resistance 0.67084  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_a_ecc_buf[19]}]
#set_load 4.90396  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_a_ecc_buf[20]}]
#set_resistance 0.704841  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_a_ecc_buf[20]}]
#set_load 5.11623  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_a_ecc_buf[21]}]
#set_resistance 0.735492  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_a_ecc_buf[21]}]
#set_load 5.6294  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_a_ecc_buf[22]}]
#set_resistance 0.809284  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_a_ecc_buf[22]}]
#set_load 4.1171  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_a_ecc_buf[23]}]
#set_resistance 0.593123  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_a_ecc_buf[23]}]
#set_load 4.86968  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_a_ecc_buf[24]}]
#set_resistance 0.704719  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_a_ecc_buf[24]}]
#set_load 5.0061  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_a_ecc_buf[25]}]
#set_resistance 0.721683  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_a_ecc_buf[25]}]
#set_load 4.97898  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_a_ecc_buf[26]}]
#set_resistance 0.72057  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_a_ecc_buf[26]}]
#set_load 5.17461  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_a_ecc_buf[27]}]
#set_resistance 0.742847  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_a_ecc_buf[27]}]
#set_load 5.04925  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_a_ecc_buf[28]}]
#set_resistance 0.728193  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_a_ecc_buf[28]}]
#set_load 5.72578  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_a_ecc_buf[29]}]
#set_resistance 0.830756  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_a_ecc_buf[29]}]
#set_load 4.47839  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_a_ecc_buf[30]}]
#set_resistance 0.647438  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_a_ecc_buf[30]}]
#set_load 4.23335  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_a_ecc_buf[31]}]
#set_resistance 0.606967  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_rf_rdata_a_ecc_buf[31]}]
#set_load 93.1804  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_clk]
#set_resistance 2.57574  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_clk]
#set_load 0.102511  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_core_busy_d]
#set_resistance 0.0153493  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_core_busy_d]
#set_load 1.57879  [get_nets {u_top_core_u_cpu_cluster/tl_core_i[0]}]
#set_resistance 0.19376  [get_nets {u_top_core_u_cpu_cluster/tl_core_i[0]}]
#set_load 1.14001  [get_nets {u_top_core_u_cpu_cluster/tl_core_i[1]}]
#set_resistance 0.175796  [get_nets {u_top_core_u_cpu_cluster/tl_core_i[1]}]
#set_load 0.13588  [get_nets {u_top_core_u_cpu_cluster/tl_core_i[62]}]
#set_resistance 0.0194794  [get_nets {u_top_core_u_cpu_cluster/tl_core_i[62]}]
#set_load 0.261723  [get_nets {u_top_core_u_cpu_cluster/tl_core_i[63]}]
#set_resistance 0.0392292  [get_nets {u_top_core_u_cpu_cluster/tl_core_i[63]}]
#set_load 0.147269  [get_nets {u_top_core_u_cpu_cluster/tl_core_i[64]}]
#set_resistance 0.0213321  [get_nets {u_top_core_u_cpu_cluster/tl_core_i[64]}]
#set_load 2.22798  [get_nets {u_top_core_u_cpu_cluster/tl_core_i[65]}]
#set_resistance 0.30613  [get_nets {u_top_core_u_cpu_cluster/tl_core_i[65]}]
#set_load 1.28647  [get_nets {u_top_core_u_cpu_cluster/tl_data_o[1]}]
#set_resistance 0.195613  [get_nets {u_top_core_u_cpu_cluster/tl_data_o[1]}]
#set_load 0.39344  [get_nets {u_top_core_u_cpu_cluster/tl_data_o[49]}]
#set_resistance 0.0563518  [get_nets {u_top_core_u_cpu_cluster/tl_data_o[49]}]
#set_load 0.26662  [get_nets {u_top_core_u_cpu_cluster/tl_data_o[50]}]
#set_resistance 0.0367453  [get_nets {u_top_core_u_cpu_cluster/tl_data_o[50]}]
#set_load 0.39295  [get_nets {u_top_core_u_cpu_cluster/tl_data_o[62]}]
#set_resistance 0.0528066  [get_nets {u_top_core_u_cpu_cluster/tl_data_o[62]}]
#set_load 1.26687  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_N53]
#set_resistance 0.129377  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_N53]
#set_load 3.46217  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_N51]
#set_resistance 0.366823  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_N51]
#set_load 0.117816  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_N50]
#set_resistance 0.0176919  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_N50]
#set_load 0.124909  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_N49]
#set_resistance 0.0187474  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_N49]
#set_load 0.233208  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_N48]
#set_resistance 0.0349643  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_N48]
#set_load 0.165991  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_N47]
#set_resistance 0.0246281  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_N47]
#set_load 0.314133  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_N46]
#set_resistance 0.0471846  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_N46]
#set_load 0.226649  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_N45]
#set_resistance 0.0341232  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_N45]
#set_load 0.331978  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_N44]
#set_resistance 0.0490713  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_N44]
#set_load 0.18406  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_N43]
#set_resistance 0.0279564  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_N43]
#set_load 0.900704  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_N42]
#set_resistance 0.129776  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_N42]
#set_load 0.0486527  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_N41]
#set_resistance 0.00707682  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_N41]
#set_load 0.978705  [get_nets {u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_dev_select_outstanding[0]}]
#set_resistance 0.123738  [get_nets {u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_dev_select_outstanding[0]}]
#set_load 1.13949  [get_nets {u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_dev_select_outstanding[1]}]
#set_resistance 0.137002  [get_nets {u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_dev_select_outstanding[1]}]
#set_load 1.21787  [get_nets {u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_num_req_outstanding[0]}]
#set_resistance 0.164793  [get_nets {u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_num_req_outstanding[0]}]
#set_load 0.857084  [get_nets {u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_num_req_outstanding[1]}]
#set_resistance 0.126626  [get_nets {u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_num_req_outstanding[1]}]
#set_load 0.525993  [get_nets {u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_num_req_outstanding[2]}]
#set_resistance 0.0776943  [get_nets {u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_num_req_outstanding[2]}]
#set_load 0.595572  [get_nets {u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_num_req_outstanding[3]}]
#set_resistance 0.0874455  [get_nets {u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_num_req_outstanding[3]}]
#set_load 0.560161  [get_nets {u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_num_req_outstanding[4]}]
#set_resistance 0.0838503  [get_nets {u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_num_req_outstanding[4]}]
#set_load 0.682013  [get_nets {u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_num_req_outstanding[5]}]
#set_resistance 0.101798  [get_nets {u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_num_req_outstanding[5]}]
#set_load 0.533744  [get_nets {u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_num_req_outstanding[6]}]
#set_resistance 0.078434  [get_nets {u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_num_req_outstanding[6]}]
#set_load 0.367165  [get_nets {u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_num_req_outstanding[7]}]
#set_resistance 0.0535854  [get_nets {u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_num_req_outstanding[7]}]
#set_load 0.793662  [get_nets {u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_num_req_outstanding[8]}]
#set_resistance 0.115701  [get_nets {u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_num_req_outstanding[8]}]
#set_load 0.533029  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_dev_select_t_1_]
#set_resistance 0.0623883  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_dev_select_t_1_]
#set_load 1.04452  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_tl_t_o_a_data__0_]
#set_resistance 0.160337  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_tl_t_o_a_data__0_]
#set_load 0.927145  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_tl_t_o_a_data__1_]
#set_resistance 0.1427  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_tl_t_o_a_data__1_]
#set_load 0.943626  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_tl_t_o_a_data__2_]
#set_resistance 0.144516  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_tl_t_o_a_data__2_]
#set_load 0.944947  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_tl_t_o_a_data__3_]
#set_resistance 0.145702  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_tl_t_o_a_data__3_]
#set_load 1.15588  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_tl_t_o_a_data__4_]
#set_resistance 0.175554  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_tl_t_o_a_data__4_]
#set_load 0.928118  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_tl_t_o_a_data__5_]
#set_resistance 0.142284  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_tl_t_o_a_data__5_]
#set_load 0.859762  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_tl_t_o_a_data__6_]
#set_resistance 0.131704  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_tl_t_o_a_data__6_]
#set_load 1.0491  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_tl_t_o_a_data__7_]
#set_resistance 0.159309  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_tl_t_o_a_data__7_]
#set_load 1.10608  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_tl_t_o_a_data__8_]
#set_resistance 0.169362  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_tl_t_o_a_data__8_]
#set_load 1.18849  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_tl_t_o_a_data__9_]
#set_resistance 0.183292  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_tl_t_o_a_data__9_]
#set_load 1.27695  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_tl_t_o_a_data__10_]
#set_resistance 0.196628  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_tl_t_o_a_data__10_]
#set_load 1.2673  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_tl_t_o_a_data__11_]
#set_resistance 0.193033  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_tl_t_o_a_data__11_]
#set_load 1.46717  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_tl_t_o_a_data__12_]
#set_resistance 0.225908  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_tl_t_o_a_data__12_]
#set_load 1.20393  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_tl_t_o_a_data__13_]
#set_resistance 0.184519  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_tl_t_o_a_data__13_]
#set_load 1.73355  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_tl_t_o_a_data__14_]
#set_resistance 0.264836  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_tl_t_o_a_data__14_]
#set_load 1.54219  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_tl_t_o_a_data__15_]
#set_resistance 0.23564  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_tl_t_o_a_data__15_]
#set_load 1.32877  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_tl_t_o_a_data__16_]
#set_resistance 0.203765  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_tl_t_o_a_data__16_]
#set_load 1.70404  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_tl_t_o_a_data__17_]
#set_resistance 0.262595  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_tl_t_o_a_data__17_]
#set_load 1.53542  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_tl_t_o_a_data__18_]
#set_resistance 0.234818  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_tl_t_o_a_data__18_]
#set_load 1.65299  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_tl_t_o_a_data__19_]
#set_resistance 0.250852  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_tl_t_o_a_data__19_]
#set_load 1.63827  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_tl_t_o_a_data__20_]
#set_resistance 0.249057  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_tl_t_o_a_data__20_]
#set_load 1.56859  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_tl_t_o_a_data__21_]
#set_resistance 0.240723  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_tl_t_o_a_data__21_]
#set_load 1.53466  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_tl_t_o_a_data__22_]
#set_resistance 0.235621  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_tl_t_o_a_data__22_]
#set_load 1.45868  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_tl_t_o_a_data__23_]
#set_resistance 0.222365  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_tl_t_o_a_data__23_]
#set_load 1.52926  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_tl_t_o_a_data__24_]
#set_resistance 0.233556  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_tl_t_o_a_data__24_]
#set_load 1.4858  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_tl_t_o_a_data__25_]
#set_resistance 0.228877  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_tl_t_o_a_data__25_]
#set_load 1.44057  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_tl_t_o_a_data__26_]
#set_resistance 0.222174  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_tl_t_o_a_data__26_]
#set_load 1.26608  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_tl_t_o_a_data__27_]
#set_resistance 0.195434  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_tl_t_o_a_data__27_]
#set_load 1.34398  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_tl_t_o_a_data__28_]
#set_resistance 0.207477  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_tl_t_o_a_data__28_]
#set_load 1.33026  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_tl_t_o_a_data__29_]
#set_resistance 0.205241  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_tl_t_o_a_data__29_]
#set_load 1.24838  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_tl_t_o_a_data__30_]
#set_resistance 0.192487  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_tl_t_o_a_data__30_]
#set_load 1.25233  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_tl_t_o_a_data__31_]
#set_resistance 0.1904  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_tl_t_o_a_data__31_]
#set_load 1.13852  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_tl_t_o_a_valid_]
#set_resistance 0.170486  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_tl_t_o_a_valid_]
#set_load 0.0444787  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[0]}]
#set_resistance 0.0065074  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[0]}]
#set_load 1.77306  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[15]}]
#set_resistance 0.209178  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[15]}]
#set_load 0.666729  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[24]}]
#set_resistance 0.102198  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[24]}]
#set_load 0.51749  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[25]}]
#set_resistance 0.0797916  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[25]}]
#set_load 0.424755  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[26]}]
#set_resistance 0.0651032  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[26]}]
#set_load 0.665607  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[27]}]
#set_resistance 0.10021  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[27]}]
#set_load 0.640501  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[28]}]
#set_resistance 0.0982231  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[28]}]
#set_load 0.584515  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[29]}]
#set_resistance 0.0902515  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[29]}]
#set_load 0.419449  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[30]}]
#set_resistance 0.0648138  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[30]}]
#set_load 0.873168  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[31]}]
#set_resistance 0.13126  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[31]}]
#set_load 0.259648  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[32]}]
#set_resistance 0.0399121  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[32]}]
#set_load 0.305474  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[33]}]
#set_resistance 0.0470573  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[33]}]
#set_load 0.294197  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[34]}]
#set_resistance 0.0445017  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[34]}]
#set_load 0.322857  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[35]}]
#set_resistance 0.049432  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[35]}]
#set_load 0.53675  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[36]}]
#set_resistance 0.0818043  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[36]}]
#set_load 0.483058  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[37]}]
#set_resistance 0.0729706  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[37]}]
#set_load 0.376653  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[38]}]
#set_resistance 0.0574889  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[38]}]
#set_load 0.376188  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[39]}]
#set_resistance 0.0581494  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[39]}]
#set_load 0.331924  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[40]}]
#set_resistance 0.0508403  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[40]}]
#set_load 0.412532  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[41]}]
#set_resistance 0.0629381  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[41]}]
#set_load 0.437986  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[42]}]
#set_resistance 0.0663783  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[42]}]
#set_load 0.540214  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[43]}]
#set_resistance 0.0809332  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[43]}]
#set_load 0.376112  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[44]}]
#set_resistance 0.0580264  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[44]}]
#set_load 0.577449  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[45]}]
#set_resistance 0.088672  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[45]}]
#set_load 0.600369  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[46]}]
#set_resistance 0.0910212  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[46]}]
#set_load 0.573592  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[47]}]
#set_resistance 0.0864562  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[47]}]
#set_load 0.78429  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[48]}]
#set_resistance 0.120704  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[48]}]
#set_load 0.644645  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[49]}]
#set_resistance 0.0995075  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[49]}]
#set_load 0.770157  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[50]}]
#set_resistance 0.11871  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[50]}]
#set_load 0.845542  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[51]}]
#set_resistance 0.129994  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[51]}]
#set_load 0.849467  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[52]}]
#set_resistance 0.130847  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[52]}]
#set_load 0.659967  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[53]}]
#set_resistance 0.101671  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[53]}]
#set_load 0.572361  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[54]}]
#set_resistance 0.0874391  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[54]}]
#set_load 0.616202  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[55]}]
#set_resistance 0.0952732  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[55]}]
#set_load 0.164928  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[56]}]
#set_resistance 0.024908  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[56]}]
#set_load 0.0560223  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[57]}]
#set_resistance 0.00849534  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[57]}]
#set_load 0.17752  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[58]}]
#set_resistance 0.0266962  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[58]}]
#set_load 0.196782  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[59]}]
#set_resistance 0.0303237  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[59]}]
#set_load 0.332748  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[62]}]
#set_resistance 0.0511835  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[62]}]
#set_load 0.278917  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[63]}]
#set_resistance 0.0427322  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[63]}]
#set_load 0.231517  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[64]}]
#set_resistance 0.0357942  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[64]}]
#set_load 0.381677  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[65]}]
#set_resistance 0.0581672  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[65]}]
#set_load 0.389172  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[66]}]
#set_resistance 0.0592711  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[66]}]
#set_load 0.288415  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[67]}]
#set_resistance 0.0433753  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[67]}]
#set_load 0.257823  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[68]}]
#set_resistance 0.0385482  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[68]}]
#set_load 0.242567  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[69]}]
#set_resistance 0.0365506  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[69]}]
#set_load 0.333453  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[70]}]
#set_resistance 0.0487781  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[70]}]
#set_load 0.434419  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[71]}]
#set_resistance 0.0642112  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[71]}]
#set_load 0.162613  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[72]}]
#set_resistance 0.0243711  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[72]}]
#set_load 0.098654  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[94]}]
#set_resistance 0.0143107  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[94]}]
#set_load 0.181929  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[105]}]
#set_resistance 0.0260447  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[105]}]
#set_load 0.125231  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[107]}]
#set_resistance 0.019289  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[107]}]
#set_load 2.12246  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_mask__0_]
#set_resistance 0.266549  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_mask__0_]
#set_load 2.03934  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_mask__1_]
#set_resistance 0.254354  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_mask__1_]
#set_load 2.09404  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_mask__2_]
#set_resistance 0.262438  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_mask__2_]
#set_load 2.2142  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_mask__3_]
#set_resistance 0.27691  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_mask__3_]
#set_load 10.0509  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_address__2_]
#set_resistance 1.01106  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_address__2_]
#set_load 9.82763  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_address__3_]
#set_resistance 1.02343  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_address__3_]
#set_load 8.69159  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_address__4_]
#set_resistance 0.93451  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_address__4_]
#set_load 5.78828  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_address__5_]
#set_resistance 0.677363  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_address__5_]
#set_load 7.84223  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_address__6_]
#set_resistance 0.847733  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_address__6_]
#set_load 7.37317  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_address__7_]
#set_resistance 0.773525  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_address__7_]
#set_load 5.74021  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_address__8_]
#set_resistance 0.675979  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_address__8_]
#set_load 8.24073  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_address__9_]
#set_resistance 0.881558  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_address__9_]
#set_load 6.3491  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_address__10_]
#set_resistance 0.709864  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_address__10_]
#set_load 6.89458  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_address__11_]
#set_resistance 0.736445  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_address__11_]
#set_load 8.2571  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_address__12_]
#set_resistance 0.859462  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_address__12_]
#set_load 7.78375  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_address__16_]
#set_resistance 0.83831  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_address__16_]
#set_load 7.80026  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_address__17_]
#set_resistance 0.877509  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_address__17_]
#set_load 7.13419  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_address__18_]
#set_resistance 0.839999  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_address__18_]
#set_load 8.29264  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_address__19_]
#set_resistance 0.93121  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_address__19_]
#set_load 7.7681  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_address__20_]
#set_resistance 0.874281  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_address__20_]
#set_load 7.60228  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_address__21_]
#set_resistance 0.939008  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_address__21_]
#set_load 7.38432  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_address__22_]
#set_resistance 0.866351  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_address__22_]
#set_load 8.18708  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_address__23_]
#set_resistance 0.920328  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_address__23_]
#set_load 6.81152  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_address__24_]
#set_resistance 0.798767  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_address__24_]
#set_load 6.0664  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_address__25_]
#set_resistance 0.749886  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_address__25_]
#set_load 6.2596  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_address__26_]
#set_resistance 0.733499  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_address__26_]
#set_load 5.29427  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_address__27_]
#set_resistance 0.691759  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_address__27_]
#set_load 7.61821  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_address__28_]
#set_resistance 0.732783  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_address__28_]
#set_load 8.8085  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_address__29_]
#set_resistance 0.885178  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_address__29_]
#set_load 6.28918  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_address__30_]
#set_resistance 0.666862  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_address__30_]
#set_load 7.17433  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_address__31_]
#set_resistance 0.689839  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_address__31_]
#set_load 12.0583  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_source__0_]
#set_resistance 1.47247  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_source__0_]
#set_load 3.14998  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_opcode__0_]
#set_resistance 0.393409  [get_nets u_top_core_u_cpu_cluster/tl_core_o_a_opcode__0_]
#set_load 0.579789  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[0]}]
#set_resistance 0.0854615  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[0]}]
#set_load 2.04597  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[15]}]
#set_resistance 0.242527  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[15]}]
#set_load 1.50205  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[24]}]
#set_resistance 0.228943  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[24]}]
#set_load 1.30758  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[25]}]
#set_resistance 0.1974  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[25]}]
#set_load 1.25111  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[26]}]
#set_resistance 0.189583  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[26]}]
#set_load 1.38693  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[27]}]
#set_resistance 0.210388  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[27]}]
#set_load 1.47755  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[28]}]
#set_resistance 0.224484  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[28]}]
#set_load 1.24346  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[29]}]
#set_resistance 0.189423  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[29]}]
#set_load 1.38608  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[30]}]
#set_resistance 0.210261  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[30]}]
#set_load 1.44321  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[31]}]
#set_resistance 0.218883  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[31]}]
#set_load 1.47016  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[32]}]
#set_resistance 0.221068  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[32]}]
#set_load 1.45308  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[33]}]
#set_resistance 0.219883  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[33]}]
#set_load 1.10523  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[34]}]
#set_resistance 0.166374  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[34]}]
#set_load 1.14168  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[35]}]
#set_resistance 0.170701  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[35]}]
#set_load 1.51862  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[36]}]
#set_resistance 0.226833  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[36]}]
#set_load 1.40026  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[37]}]
#set_resistance 0.208612  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[37]}]
#set_load 1.8228  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[38]}]
#set_resistance 0.272075  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[38]}]
#set_load 1.9253  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[39]}]
#set_resistance 0.286438  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[39]}]
#set_load 1.60381  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[40]}]
#set_resistance 0.241539  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[40]}]
#set_load 2.01377  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[41]}]
#set_resistance 0.300601  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[41]}]
#set_load 1.93365  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[42]}]
#set_resistance 0.290874  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[42]}]
#set_load 2.20852  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[43]}]
#set_resistance 0.328519  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[43]}]
#set_load 2.03745  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[44]}]
#set_resistance 0.304686  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[44]}]
#set_load 2.05816  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[45]}]
#set_resistance 0.307614  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[45]}]
#set_load 2.05748  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[46]}]
#set_resistance 0.307085  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[46]}]
#set_load 2.14832  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[47]}]
#set_resistance 0.321211  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[47]}]
#set_load 2.00333  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[48]}]
#set_resistance 0.301032  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[48]}]
#set_load 1.93263  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[49]}]
#set_resistance 0.291456  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[49]}]
#set_load 1.91055  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[50]}]
#set_resistance 0.288316  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[50]}]
#set_load 1.78886  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[51]}]
#set_resistance 0.271755  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[51]}]
#set_load 1.85345  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[52]}]
#set_resistance 0.281112  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[52]}]
#set_load 1.77673  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[53]}]
#set_resistance 0.270416  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[53]}]
#set_load 1.73805  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[54]}]
#set_resistance 0.263007  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[54]}]
#set_load 1.68525  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[55]}]
#set_resistance 0.255965  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[55]}]
#set_load 1.2178  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[56]}]
#set_resistance 0.169077  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[56]}]
#set_load 0.217039  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[57]}]
#set_resistance 0.0319273  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[57]}]
#set_load 0.998539  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[58]}]
#set_resistance 0.138822  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[58]}]
#set_load 1.13577  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[59]}]
#set_resistance 0.170234  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[59]}]
#set_load 0.643604  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[62]}]
#set_resistance 0.0993867  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[62]}]
#set_load 0.903803  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[63]}]
#set_resistance 0.137886  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[63]}]
#set_load 1.05978  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[64]}]
#set_resistance 0.162415  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[64]}]
#set_load 0.912229  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[65]}]
#set_resistance 0.140214  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[65]}]
#set_load 0.391755  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[66]}]
#set_resistance 0.0603065  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[66]}]
#set_load 0.563572  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[67]}]
#set_resistance 0.0861904  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[67]}]
#set_load 0.52529  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[68]}]
#set_resistance 0.0800627  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[68]}]
#set_load 0.265329  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[69]}]
#set_resistance 0.0410142  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[69]}]
#set_load 0.671798  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[70]}]
#set_resistance 0.101884  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[70]}]
#set_load 0.538454  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[71]}]
#set_resistance 0.0821516  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[71]}]
#set_load 0.242425  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[72]}]
#set_resistance 0.0372289  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[72]}]
#set_load 0.905649  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[94]}]
#set_resistance 0.139182  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[94]}]
#set_load 0.933627  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[105]}]
#set_resistance 0.142715  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[105]}]
#set_load 0.257715  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[107]}]
#set_resistance 0.0389984  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[107]}]
#set_load 1.99356  [get_nets u_top_core_u_cpu_cluster/u_ixbar_2to1_u_sm1_3_hreq_fifo_o_0__a_address__2_]
#set_resistance 0.290726  [get_nets u_top_core_u_cpu_cluster/u_ixbar_2to1_u_sm1_3_hreq_fifo_o_0__a_address__2_]
#set_load 2.03879  [get_nets u_top_core_u_cpu_cluster/u_ixbar_2to1_u_sm1_3_hreq_fifo_o_0__a_address__3_]
#set_resistance 0.296362  [get_nets u_top_core_u_cpu_cluster/u_ixbar_2to1_u_sm1_3_hreq_fifo_o_0__a_address__3_]
#set_load 2.04552  [get_nets u_top_core_u_cpu_cluster/u_ixbar_2to1_u_sm1_3_hreq_fifo_o_0__a_address__4_]
#set_resistance 0.299169  [get_nets u_top_core_u_cpu_cluster/u_ixbar_2to1_u_sm1_3_hreq_fifo_o_0__a_address__4_]
#set_load 2.22462  [get_nets u_top_core_u_cpu_cluster/u_ixbar_2to1_u_sm1_3_hreq_fifo_o_0__a_address__5_]
#set_resistance 0.324006  [get_nets u_top_core_u_cpu_cluster/u_ixbar_2to1_u_sm1_3_hreq_fifo_o_0__a_address__5_]
#set_load 1.69376  [get_nets u_top_core_u_cpu_cluster/u_ixbar_2to1_u_sm1_3_hreq_fifo_o_0__a_address__6_]
#set_resistance 0.245621  [get_nets u_top_core_u_cpu_cluster/u_ixbar_2to1_u_sm1_3_hreq_fifo_o_0__a_address__6_]
#set_load 1.7682  [get_nets u_top_core_u_cpu_cluster/u_ixbar_2to1_u_sm1_3_hreq_fifo_o_0__a_address__7_]
#set_resistance 0.257505  [get_nets u_top_core_u_cpu_cluster/u_ixbar_2to1_u_sm1_3_hreq_fifo_o_0__a_address__7_]
#set_load 2.27225  [get_nets u_top_core_u_cpu_cluster/u_ixbar_2to1_u_sm1_3_hreq_fifo_o_0__a_address__8_]
#set_resistance 0.330919  [get_nets u_top_core_u_cpu_cluster/u_ixbar_2to1_u_sm1_3_hreq_fifo_o_0__a_address__8_]
#set_load 2.35962  [get_nets u_top_core_u_cpu_cluster/u_ixbar_2to1_u_sm1_3_hreq_fifo_o_0__a_address__9_]
#set_resistance 0.343284  [get_nets u_top_core_u_cpu_cluster/u_ixbar_2to1_u_sm1_3_hreq_fifo_o_0__a_address__9_]
#set_load 2.25296  [get_nets u_top_core_u_cpu_cluster/u_ixbar_2to1_u_sm1_3_hreq_fifo_o_0__a_address__10_]
#set_resistance 0.328167  [get_nets u_top_core_u_cpu_cluster/u_ixbar_2to1_u_sm1_3_hreq_fifo_o_0__a_address__10_]
#set_load 2.12834  [get_nets u_top_core_u_cpu_cluster/u_ixbar_2to1_u_sm1_3_hreq_fifo_o_0__a_address__11_]
#set_resistance 0.31014  [get_nets u_top_core_u_cpu_cluster/u_ixbar_2to1_u_sm1_3_hreq_fifo_o_0__a_address__11_]
#set_load 2.46543  [get_nets u_top_core_u_cpu_cluster/u_ixbar_2to1_u_sm1_3_hreq_fifo_o_0__a_address__12_]
#set_resistance 0.358909  [get_nets u_top_core_u_cpu_cluster/u_ixbar_2to1_u_sm1_3_hreq_fifo_o_0__a_address__12_]
#set_load 5.88912  [get_nets u_top_core_u_cpu_cluster/u_ixbar_2to1_u_sm1_3_hreq_fifo_o_0__a_source__1_]
#set_resistance 0.851896  [get_nets u_top_core_u_cpu_cluster/u_ixbar_2to1_u_sm1_3_hreq_fifo_o_0__a_source__1_]
#set_load 1.09444  [get_nets u_top_core_u_cpu_cluster/u_ixbar_2to1_u_sm1_3_hreq_fifo_o_0__a_valid_]
#set_resistance 0.126308  [get_nets u_top_core_u_cpu_cluster/u_ixbar_2to1_u_sm1_3_hreq_fifo_o_0__a_valid_]
#set_load 0.274423  [get_nets u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_N210]
#set_resistance 0.0393161  [get_nets u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_N210]
#set_load 1.26619  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_rdata_tlword[0]}]
#set_resistance 0.193954  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_rdata_tlword[0]}]
#set_load 1.07533  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_rdata_tlword[1]}]
#set_resistance 0.164461  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_rdata_tlword[1]}]
#set_load 1.49451  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_rdata_tlword[2]}]
#set_resistance 0.225485  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_rdata_tlword[2]}]
#set_load 1.04682  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_rdata_tlword[3]}]
#set_resistance 0.160621  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_rdata_tlword[3]}]
#set_load 1.5416  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_rdata_tlword[4]}]
#set_resistance 0.231752  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_rdata_tlword[4]}]
#set_load 1.37285  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_rdata_tlword[5]}]
#set_resistance 0.20559  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_rdata_tlword[5]}]
#set_load 1.2181  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_rdata_tlword[6]}]
#set_resistance 0.182309  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_rdata_tlword[6]}]
#set_load 1.3201  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_rdata_tlword[7]}]
#set_resistance 0.198319  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_rdata_tlword[7]}]
#set_load 1.48266  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_rdata_tlword[8]}]
#set_resistance 0.223097  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_rdata_tlword[8]}]
#set_load 0.82457  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_rdata_tlword[9]}]
#set_resistance 0.122981  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_rdata_tlword[9]}]
#set_load 0.962852  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_rdata_tlword[10]}]
#set_resistance 0.147706  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_rdata_tlword[10]}]
#set_load 1.14326  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_rdata_tlword[11]}]
#set_resistance 0.174056  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_rdata_tlword[11]}]
#set_load 0.619083  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_rdata_tlword[12]}]
#set_resistance 0.0943233  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_rdata_tlword[12]}]
#set_load 0.828157  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_rdata_tlword[13]}]
#set_resistance 0.125388  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_rdata_tlword[13]}]
#set_load 0.507573  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_rdata_tlword[14]}]
#set_resistance 0.077658  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_rdata_tlword[14]}]
#set_load 0.592286  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_rdata_tlword[15]}]
#set_resistance 0.090196  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_rdata_tlword[15]}]
#set_load 0.804387  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_rdata_tlword[16]}]
#set_resistance 0.122055  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_rdata_tlword[16]}]
#set_load 0.754682  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_rdata_tlword[17]}]
#set_resistance 0.113674  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_rdata_tlword[17]}]
#set_load 0.741221  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_rdata_tlword[18]}]
#set_resistance 0.112911  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_rdata_tlword[18]}]
#set_load 0.898101  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_rdata_tlword[19]}]
#set_resistance 0.13438  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_rdata_tlword[19]}]
#set_load 0.857801  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_rdata_tlword[20]}]
#set_resistance 0.128523  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_rdata_tlword[20]}]
#set_load 0.78181  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_rdata_tlword[21]}]
#set_resistance 0.118515  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_rdata_tlword[21]}]
#set_load 1.04306  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_rdata_tlword[22]}]
#set_resistance 0.157499  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_rdata_tlword[22]}]
#set_load 1.01409  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_rdata_tlword[23]}]
#set_resistance 0.152268  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_rdata_tlword[23]}]
#set_load 0.710731  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_rdata_tlword[24]}]
#set_resistance 0.106321  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_rdata_tlword[24]}]
#set_load 0.512857  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_rdata_tlword[25]}]
#set_resistance 0.0765114  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_rdata_tlword[25]}]
#set_load 0.544199  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_rdata_tlword[26]}]
#set_resistance 0.0798883  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_rdata_tlword[26]}]
#set_load 0.850553  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_rdata_tlword[27]}]
#set_resistance 0.126802  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_rdata_tlword[27]}]
#set_load 0.985802  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_rdata_tlword[28]}]
#set_resistance 0.148119  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_rdata_tlword[28]}]
#set_load 0.659868  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_rdata_tlword[29]}]
#set_resistance 0.0993295  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_rdata_tlword[29]}]
#set_load 1.00815  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_rdata_tlword[30]}]
#set_resistance 0.151511  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_rdata_tlword[30]}]
#set_load 0.770863  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_rdata_tlword[31]}]
#set_resistance 0.116656  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_rdata_tlword[31]}]
#set_load 2.60173  [get_nets u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_tl_i_int_a_mask__0_]
#set_resistance 0.345018  [get_nets u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_tl_i_int_a_mask__0_]
#set_load 2.84938  [get_nets u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_tl_i_int_a_mask__1_]
#set_resistance 0.408936  [get_nets u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_tl_i_int_a_mask__1_]
#set_load 2.61687  [get_nets u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_tl_i_int_a_mask__2_]
#set_resistance 0.347179  [get_nets u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_tl_i_int_a_mask__2_]
#set_load 2.85068  [get_nets u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_tl_i_int_a_mask__3_]
#set_resistance 0.377088  [get_nets u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_tl_i_int_a_mask__3_]
#set_load 0.374239  [get_nets u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_tl_i_int_a_source__1_]
#set_resistance 0.0545547  [get_nets u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_tl_i_int_a_source__1_]
#set_load 0.378592  [get_nets u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_tl_i_int_a_source__3_]
#set_resistance 0.0576876  [get_nets u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_tl_i_int_a_source__3_]
#set_load 0.78842  [get_nets u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_N210]
#set_resistance 0.10766  [get_nets u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_N210]
#set_load 0.935432  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_rdata_tlword[0]}]
#set_resistance 0.143068  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_rdata_tlword[0]}]
#set_load 0.825002  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_rdata_tlword[1]}]
#set_resistance 0.126406  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_rdata_tlword[1]}]
#set_load 1.19878  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_rdata_tlword[2]}]
#set_resistance 0.18058  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_rdata_tlword[2]}]
#set_load 1.14229  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_rdata_tlword[3]}]
#set_resistance 0.172899  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_rdata_tlword[3]}]
#set_load 1.34339  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_rdata_tlword[4]}]
#set_resistance 0.204063  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_rdata_tlword[4]}]
#set_load 1.17512  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_rdata_tlword[5]}]
#set_resistance 0.178183  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_rdata_tlword[5]}]
#set_load 0.659419  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_rdata_tlword[6]}]
#set_resistance 0.101697  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_rdata_tlword[6]}]
#set_load 0.656301  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_rdata_tlword[7]}]
#set_resistance 0.0995845  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_rdata_tlword[7]}]
#set_load 0.748008  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_rdata_tlword[8]}]
#set_resistance 0.113924  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_rdata_tlword[8]}]
#set_load 0.839645  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_rdata_tlword[9]}]
#set_resistance 0.127419  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_rdata_tlword[9]}]
#set_load 0.85444  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_rdata_tlword[10]}]
#set_resistance 0.129868  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_rdata_tlword[10]}]
#set_load 0.806219  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_rdata_tlword[11]}]
#set_resistance 0.122242  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_rdata_tlword[11]}]
#set_load 0.309785  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_rdata_tlword[12]}]
#set_resistance 0.0460917  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_rdata_tlword[12]}]
#set_load 0.619977  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_rdata_tlword[13]}]
#set_resistance 0.0931995  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_rdata_tlword[13]}]
#set_load 0.492738  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_rdata_tlword[14]}]
#set_resistance 0.0749322  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_rdata_tlword[14]}]
#set_load 0.540768  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_rdata_tlword[15]}]
#set_resistance 0.0817146  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_rdata_tlword[15]}]
#set_load 0.688981  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_rdata_tlword[16]}]
#set_resistance 0.105578  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_rdata_tlword[16]}]
#set_load 0.885188  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_rdata_tlword[17]}]
#set_resistance 0.134799  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_rdata_tlword[17]}]
#set_load 0.844268  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_rdata_tlword[18]}]
#set_resistance 0.127316  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_rdata_tlword[18]}]
#set_load 0.501762  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_rdata_tlword[19]}]
#set_resistance 0.0766919  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_rdata_tlword[19]}]
#set_load 0.616448  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_rdata_tlword[20]}]
#set_resistance 0.0938242  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_rdata_tlword[20]}]
#set_load 0.564779  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_rdata_tlword[21]}]
#set_resistance 0.0864649  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_rdata_tlword[21]}]
#set_load 0.519031  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_rdata_tlword[22]}]
#set_resistance 0.0781916  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_rdata_tlword[22]}]
#set_load 0.503353  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_rdata_tlword[23]}]
#set_resistance 0.0756342  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_rdata_tlword[23]}]
#set_load 0.446204  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_rdata_tlword[24]}]
#set_resistance 0.0676839  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_rdata_tlword[24]}]
#set_load 0.535571  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_rdata_tlword[25]}]
#set_resistance 0.0802663  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_rdata_tlword[25]}]
#set_load 0.304531  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_rdata_tlword[26]}]
#set_resistance 0.04587  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_rdata_tlword[26]}]
#set_load 0.397005  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_rdata_tlword[27]}]
#set_resistance 0.0606084  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_rdata_tlword[27]}]
#set_load 0.49071  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_rdata_tlword[28]}]
#set_resistance 0.0753006  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_rdata_tlword[28]}]
#set_load 0.659623  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_rdata_tlword[29]}]
#set_resistance 0.0994102  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_rdata_tlword[29]}]
#set_load 0.523841  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_rdata_tlword[30]}]
#set_resistance 0.0798258  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_rdata_tlword[30]}]
#set_load 0.355964  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_rdata_tlword[31]}]
#set_resistance 0.0539387  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_rdata_tlword[31]}]
#set_load 0.821889  [get_nets u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_reqfifo_wdata_op__0_]
#set_resistance 0.123326  [get_nets u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_reqfifo_wdata_op__0_]
#set_load 0.213789  [get_nets u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_tl_i_int_a_mask__0_]
#set_resistance 0.0322062  [get_nets u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_tl_i_int_a_mask__0_]
#set_load 0.146083  [get_nets u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_tl_i_int_a_mask__1_]
#set_resistance 0.0223519  [get_nets u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_tl_i_int_a_mask__1_]
#set_load 0.0478759  [get_nets u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_tl_i_int_a_mask__2_]
#set_resistance 0.0072759  [get_nets u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_tl_i_int_a_mask__2_]
#set_load 0.223455  [get_nets u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_tl_i_int_a_mask__3_]
#set_resistance 0.0338843  [get_nets u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_tl_i_int_a_mask__3_]
#set_load 1.0757  [get_nets u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_tl_i_int_a_source__0_]
#set_resistance 0.110901  [get_nets u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_tl_i_int_a_source__0_]
#set_load 0.294261  [get_nets u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_tl_i_int_a_source__1_]
#set_resistance 0.0446803  [get_nets u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_tl_i_int_a_source__1_]
#set_load 0.215192  [get_nets u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_tl_i_int_a_source__3_]
#set_resistance 0.0313769  [get_nets u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_tl_i_int_a_source__3_]
#set_load 0.801725  [get_nets u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_tl_i_int_a_size__1_]
#set_resistance 0.107717  [get_nets u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_tl_i_int_a_size__1_]
#set_load 2.07817  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_1__0_]
#set_resistance 0.314672  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_1__0_]
#set_load 2.01338  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_1__1_]
#set_resistance 0.305717  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_1__1_]
#set_load 2.09731  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_1__2_]
#set_resistance 0.313943  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_1__2_]
#set_load 1.19939  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_1__3_]
#set_resistance 0.182391  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_1__3_]
#set_load 0.69952  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_1__4_]
#set_resistance 0.102459  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_1__4_]
#set_load 1.13761  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_1__5_]
#set_resistance 0.17243  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_1__5_]
#set_load 0.649893  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_1__6_]
#set_resistance 0.0947677  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_1__6_]
#set_load 0.491988  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_1__7_]
#set_resistance 0.0750202  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_1__7_]
#set_load 1.83918  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_1__8_]
#set_resistance 0.274594  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_1__8_]
#set_load 1.63193  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_1__9_]
#set_resistance 0.237608  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_1__9_]
#set_load 1.34977  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_1__10_]
#set_resistance 0.203506  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_1__10_]
#set_load 1.52256  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_1__11_]
#set_resistance 0.23091  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_1__11_]
#set_load 1.16843  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_1__12_]
#set_resistance 0.177102  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_1__12_]
#set_load 1.89671  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_1__13_]
#set_resistance 0.286765  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_1__13_]
#set_load 0.781916  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_1__14_]
#set_resistance 0.120555  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_1__14_]
#set_load 2.31902  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_1__15_]
#set_resistance 0.348256  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_1__15_]
#set_load 1.28347  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_1__16_]
#set_resistance 0.186166  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_1__16_]
#set_load 2.73871  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_1__17_]
#set_resistance 0.392601  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_1__17_]
#set_load 1.37004  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_1__18_]
#set_resistance 0.200129  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_1__18_]
#set_load 2.05939  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_1__19_]
#set_resistance 0.296566  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_1__19_]
#set_load 0.642825  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_1__20_]
#set_resistance 0.0922329  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_1__20_]
#set_load 1.25299  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_1__21_]
#set_resistance 0.179453  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_1__21_]
#set_load 0.727157  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_1__22_]
#set_resistance 0.111102  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_1__22_]
#set_load 1.81871  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_1__23_]
#set_resistance 0.261798  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_1__23_]
#set_load 0.687424  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_1__24_]
#set_resistance 0.100053  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_1__24_]
#set_load 2.07251  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_1__25_]
#set_resistance 0.297126  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_1__25_]
#set_load 2.40284  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_1__26_]
#set_resistance 0.350682  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_1__26_]
#set_load 2.15898  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_1__27_]
#set_resistance 0.317734  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_1__27_]
#set_load 1.42331  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_1__28_]
#set_resistance 0.206308  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_1__28_]
#set_load 0.728542  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_1__29_]
#set_resistance 0.106642  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_1__29_]
#set_load 0.521613  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_1__30_]
#set_resistance 0.076922  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_1__30_]
#set_load 0.374301  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_1__31_]
#set_resistance 0.0553434  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_1__31_]
#set_load 2.57106  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_2__0_]
#set_resistance 0.395367  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_2__0_]
#set_load 3.00115  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_2__1_]
#set_resistance 0.458528  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_2__1_]
#set_load 1.97011  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_2__2_]
#set_resistance 0.303681  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_2__2_]
#set_load 1.77644  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_2__3_]
#set_resistance 0.270269  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_2__3_]
#set_load 1.45249  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_2__4_]
#set_resistance 0.222824  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_2__4_]
#set_load 2.07297  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_2__5_]
#set_resistance 0.314278  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_2__5_]
#set_load 1.16564  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_2__6_]
#set_resistance 0.1782  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_2__6_]
#set_load 1.6725  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_2__7_]
#set_resistance 0.254356  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_2__7_]
#set_load 2.35294  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_2__8_]
#set_resistance 0.361303  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_2__8_]
#set_load 2.34325  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_2__9_]
#set_resistance 0.356414  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_2__9_]
#set_load 2.53625  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_2__10_]
#set_resistance 0.391216  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_2__10_]
#set_load 2.84798  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_2__11_]
#set_resistance 0.432674  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_2__11_]
#set_load 2.38717  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_2__12_]
#set_resistance 0.36815  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_2__12_]
#set_load 3.51451  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_2__13_]
#set_resistance 0.5364  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_2__13_]
#set_load 2.88486  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_2__14_]
#set_resistance 0.440062  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_2__14_]
#set_load 3.24047  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_2__15_]
#set_resistance 0.495882  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_2__15_]
#set_load 3.43283  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_2__16_]
#set_resistance 0.516028  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_2__16_]
#set_load 4.91107  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_2__17_]
#set_resistance 0.73084  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_2__17_]
#set_load 4.9955  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_2__18_]
#set_resistance 0.752864  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_2__18_]
#set_load 4.8025  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_2__19_]
#set_resistance 0.717175  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_2__19_]
#set_load 4.67129  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_2__20_]
#set_resistance 0.707336  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_2__20_]
#set_load 5.3504  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_2__21_]
#set_resistance 0.800543  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_2__21_]
#set_load 1.8918  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_2__22_]
#set_resistance 0.275221  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_2__22_]
#set_load 3.12229  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_2__23_]
#set_resistance 0.447898  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_2__23_]
#set_load 2.29635  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_2__24_]
#set_resistance 0.343873  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_2__24_]
#set_load 2.85187  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_2__25_]
#set_resistance 0.422754  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_2__25_]
#set_load 2.52437  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_2__26_]
#set_resistance 0.364895  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_2__26_]
#set_load 1.95416  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_2__27_]
#set_resistance 0.280909  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_2__27_]
#set_load 1.23833  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_2__28_]
#set_resistance 0.178125  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_2__28_]
#set_load 1.61386  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_2__29_]
#set_resistance 0.231851  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_2__29_]
#set_load 2.7097  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_2__30_]
#set_resistance 0.391431  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_2__30_]
#set_load 2.67345  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_2__31_]
#set_resistance 0.383031  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_2__31_]
#set_load 1.8882  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_3__0_]
#set_resistance 0.287488  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_3__0_]
#set_load 2.23696  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_3__1_]
#set_resistance 0.34113  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_3__1_]
#set_load 2.19031  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_3__2_]
#set_resistance 0.332951  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_3__2_]
#set_load 1.889  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_3__3_]
#set_resistance 0.287486  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_3__3_]
#set_load 1.50192  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_3__4_]
#set_resistance 0.225683  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_3__4_]
#set_load 1.73132  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_3__5_]
#set_resistance 0.262807  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_3__5_]
#set_load 1.26529  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_3__6_]
#set_resistance 0.194209  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_3__6_]
#set_load 1.03962  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_3__7_]
#set_resistance 0.158999  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_3__7_]
#set_load 1.48791  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_3__8_]
#set_resistance 0.229624  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_3__8_]
#set_load 0.934686  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_3__9_]
#set_resistance 0.142756  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_3__9_]
#set_load 1.5388  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_3__10_]
#set_resistance 0.236135  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_3__10_]
#set_load 2.40618  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_3__11_]
#set_resistance 0.366274  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_3__11_]
#set_load 1.94179  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_3__12_]
#set_resistance 0.297401  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_3__12_]
#set_load 2.46937  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_3__13_]
#set_resistance 0.377581  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_3__13_]
#set_load 2.27364  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_3__14_]
#set_resistance 0.346657  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_3__14_]
#set_load 2.83756  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_3__15_]
#set_resistance 0.432236  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_3__15_]
#set_load 3.06939  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_3__16_]
#set_resistance 0.464813  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_3__16_]
#set_load 4.85981  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_3__17_]
#set_resistance 0.727097  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_3__17_]
#set_load 3.8139  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_3__18_]
#set_resistance 0.575879  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_3__18_]
#set_load 3.64443  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_3__19_]
#set_resistance 0.552418  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_3__19_]
#set_load 4.32413  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_3__20_]
#set_resistance 0.655509  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_3__20_]
#set_load 3.9318  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_3__21_]
#set_resistance 0.59693  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_3__21_]
#set_load 3.36688  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_3__22_]
#set_resistance 0.512419  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_3__22_]
#set_load 4.15023  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_3__23_]
#set_resistance 0.626543  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_3__23_]
#set_load 3.1225  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_3__24_]
#set_resistance 0.478344  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_3__24_]
#set_load 4.16493  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_3__25_]
#set_resistance 0.630809  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_3__25_]
#set_load 4.64236  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_3__26_]
#set_resistance 0.699713  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_3__26_]
#set_load 3.47897  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_3__27_]
#set_resistance 0.527388  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_3__27_]
#set_load 4.32331  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_3__28_]
#set_resistance 0.658698  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_3__28_]
#set_load 5.20094  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_3__29_]
#set_resistance 0.786606  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_3__29_]
#set_load 5.8117  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_3__30_]
#set_resistance 0.874213  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_3__30_]
#set_load 5.30285  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_3__31_]
#set_resistance 0.796071  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_3__31_]
#set_load 2.92721  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_4__0_]
#set_resistance 0.448744  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_4__0_]
#set_load 2.83945  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_4__1_]
#set_resistance 0.433046  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_4__1_]
#set_load 2.22554  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_4__2_]
#set_resistance 0.342365  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_4__2_]
#set_load 2.22697  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_4__3_]
#set_resistance 0.33862  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_4__3_]
#set_load 1.84553  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_4__4_]
#set_resistance 0.283097  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_4__4_]
#set_load 2.43729  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_4__5_]
#set_resistance 0.369701  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_4__5_]
#set_load 1.67509  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_4__6_]
#set_resistance 0.255342  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_4__6_]
#set_load 1.80177  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_4__7_]
#set_resistance 0.275219  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_4__7_]
#set_load 2.68098  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_4__8_]
#set_resistance 0.411611  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_4__8_]
#set_load 2.57346  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_4__9_]
#set_resistance 0.393364  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_4__9_]
#set_load 2.65071  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_4__10_]
#set_resistance 0.405858  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_4__10_]
#set_load 3.20282  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_4__11_]
#set_resistance 0.491139  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_4__11_]
#set_load 1.95246  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_4__12_]
#set_resistance 0.29928  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_4__12_]
#set_load 3.38983  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_4__13_]
#set_resistance 0.514639  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_4__13_]
#set_load 2.31218  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_4__14_]
#set_resistance 0.354744  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_4__14_]
#set_load 3.30963  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_4__15_]
#set_resistance 0.502897  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_4__15_]
#set_load 3.82131  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_4__16_]
#set_resistance 0.570931  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_4__16_]
#set_load 5.16996  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_4__17_]
#set_resistance 0.766396  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_4__17_]
#set_load 4.4172  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_4__18_]
#set_resistance 0.657981  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_4__18_]
#set_load 4.68931  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_4__19_]
#set_resistance 0.697919  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_4__19_]
#set_load 4.50173  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_4__20_]
#set_resistance 0.679598  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_4__20_]
#set_load 4.65372  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_4__21_]
#set_resistance 0.696851  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_4__21_]
#set_load 2.57418  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_4__22_]
#set_resistance 0.377153  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_4__22_]
#set_load 1.79236  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_4__23_]
#set_resistance 0.256733  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_4__23_]
#set_load 3.30164  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_4__24_]
#set_resistance 0.478916  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_4__24_]
#set_load 2.05633  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_4__25_]
#set_resistance 0.296308  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_4__25_]
#set_load 3.20922  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_4__26_]
#set_resistance 0.466643  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_4__26_]
#set_load 2.88537  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_4__27_]
#set_resistance 0.419007  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_4__27_]
#set_load 2.0018  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_4__28_]
#set_resistance 0.288444  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_4__28_]
#set_load 2.36173  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_4__29_]
#set_resistance 0.34074  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_4__29_]
#set_load 2.82836  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_4__30_]
#set_resistance 0.410754  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_4__30_]
#set_load 2.69387  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_4__31_]
#set_resistance 0.387081  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_4__31_]
#set_load 2.68877  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_5__0_]
#set_resistance 0.412708  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_5__0_]
#set_load 3.09899  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_5__1_]
#set_resistance 0.473278  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_5__1_]
#set_load 2.85118  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_5__2_]
#set_resistance 0.430916  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_5__2_]
#set_load 1.85801  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_5__3_]
#set_resistance 0.282537  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_5__3_]
#set_load 1.12402  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_5__4_]
#set_resistance 0.173233  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_5__4_]
#set_load 1.6494  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_5__5_]
#set_resistance 0.251212  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_5__5_]
#set_load 1.79702  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_5__6_]
#set_resistance 0.269024  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_5__6_]
#set_load 1.57738  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_5__7_]
#set_resistance 0.237824  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_5__7_]
#set_load 2.14208  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_5__8_]
#set_resistance 0.320825  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_5__8_]
#set_load 1.95696  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_5__9_]
#set_resistance 0.294283  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_5__9_]
#set_load 1.62195  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_5__10_]
#set_resistance 0.248448  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_5__10_]
#set_load 2.69189  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_5__11_]
#set_resistance 0.411381  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_5__11_]
#set_load 1.86568  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_5__12_]
#set_resistance 0.287116  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_5__12_]
#set_load 3.16787  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_5__13_]
#set_resistance 0.479358  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_5__13_]
#set_load 1.91741  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_5__14_]
#set_resistance 0.292904  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_5__14_]
#set_load 3.55541  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_5__15_]
#set_resistance 0.53899  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_5__15_]
#set_load 3.79928  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_5__16_]
#set_resistance 0.567261  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_5__16_]
#set_load 5.2619  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_5__17_]
#set_resistance 0.777438  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_5__17_]
#set_load 3.97876  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_5__18_]
#set_resistance 0.59328  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_5__18_]
#set_load 4.19781  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_5__19_]
#set_resistance 0.624623  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_5__19_]
#set_load 4.67749  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_5__20_]
#set_resistance 0.705719  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_5__20_]
#set_load 5.37788  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_5__21_]
#set_resistance 0.805199  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_5__21_]
#set_load 3.71031  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_5__22_]
#set_resistance 0.553759  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_5__22_]
#set_load 5.40414  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_5__23_]
#set_resistance 0.796538  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_5__23_]
#set_load 5.1725  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_5__24_]
#set_resistance 0.769718  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_5__24_]
#set_load 5.37846  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_5__25_]
#set_resistance 0.801653  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_5__25_]
#set_load 5.13652  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_5__26_]
#set_resistance 0.769607  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_5__26_]
#set_load 3.89839  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_5__27_]
#set_resistance 0.584997  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_5__27_]
#set_load 4.13943  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_5__28_]
#set_resistance 0.631332  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_5__28_]
#set_load 4.33467  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_5__29_]
#set_resistance 0.657124  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_5__29_]
#set_load 4.79147  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_5__30_]
#set_resistance 0.725744  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_5__30_]
#set_load 4.42  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_5__31_]
#set_resistance 0.668015  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_5__31_]
#set_load 3.35445  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_6__0_]
#set_resistance 0.511678  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_6__0_]
#set_load 2.80966  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_6__1_]
#set_resistance 0.427945  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_6__1_]
#set_load 1.99174  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_6__2_]
#set_resistance 0.305954  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_6__2_]
#set_load 2.08141  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_6__3_]
#set_resistance 0.315429  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_6__3_]
#set_load 1.413  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_6__4_]
#set_resistance 0.217371  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_6__4_]
#set_load 2.25254  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_6__5_]
#set_resistance 0.34373  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_6__5_]
#set_load 1.47123  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_6__6_]
#set_resistance 0.222169  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_6__6_]
#set_load 1.65867  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_6__7_]
#set_resistance 0.250401  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_6__7_]
#set_load 2.95404  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_6__8_]
#set_resistance 0.450745  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_6__8_]
#set_load 2.50373  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_6__9_]
#set_resistance 0.382054  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_6__9_]
#set_load 2.50065  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_6__10_]
#set_resistance 0.384169  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_6__10_]
#set_load 3.34303  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_6__11_]
#set_resistance 0.508716  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_6__11_]
#set_load 2.75764  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_6__12_]
#set_resistance 0.419829  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_6__12_]
#set_load 2.92825  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_6__13_]
#set_resistance 0.447688  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_6__13_]
#set_load 2.83367  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_6__14_]
#set_resistance 0.431235  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_6__14_]
#set_load 3.2171  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_6__15_]
#set_resistance 0.491666  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_6__15_]
#set_load 4.28007  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_6__16_]
#set_resistance 0.63864  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_6__16_]
#set_load 5.59755  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_6__17_]
#set_resistance 0.829687  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_6__17_]
#set_load 3.97726  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_6__18_]
#set_resistance 0.599644  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_6__18_]
#set_load 4.37083  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_6__19_]
#set_resistance 0.655552  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_6__19_]
#set_load 5.01438  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_6__20_]
#set_resistance 0.755235  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_6__20_]
#set_load 4.69896  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_6__21_]
#set_resistance 0.708059  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_6__21_]
#set_load 3.11784  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_6__22_]
#set_resistance 0.468525  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_6__22_]
#set_load 5.63075  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_6__23_]
#set_resistance 0.833663  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_6__23_]
#set_load 3.6787  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_6__24_]
#set_resistance 0.553501  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_6__24_]
#set_load 4.5256  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_6__25_]
#set_resistance 0.676238  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_6__25_]
#set_load 4.79148  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_6__26_]
#set_resistance 0.718385  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_6__26_]
#set_load 4.29956  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_6__27_]
#set_resistance 0.642834  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_6__27_]
#set_load 2.09995  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_6__28_]
#set_resistance 0.304543  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_6__28_]
#set_load 1.66338  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_6__29_]
#set_resistance 0.241293  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_6__29_]
#set_load 2.44479  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_6__30_]
#set_resistance 0.351895  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_6__30_]
#set_load 2.693  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_6__31_]
#set_resistance 0.387083  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_6__31_]
#set_load 2.81905  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_7__0_]
#set_resistance 0.429556  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_7__0_]
#set_load 2.38342  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_7__1_]
#set_resistance 0.363191  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_7__1_]
#set_load 2.00868  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_7__2_]
#set_resistance 0.306764  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_7__2_]
#set_load 1.22093  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_7__3_]
#set_resistance 0.18393  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_7__3_]
#set_load 1.08974  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_7__4_]
#set_resistance 0.164045  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_7__4_]
#set_load 1.1371  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_7__5_]
#set_resistance 0.170619  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_7__5_]
#set_load 1.04271  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_7__6_]
#set_resistance 0.157796  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_7__6_]
#set_load 1.59712  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_7__7_]
#set_resistance 0.240957  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_7__7_]
#set_load 2.47306  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_7__8_]
#set_resistance 0.378164  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_7__8_]
#set_load 2.48991  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_7__9_]
#set_resistance 0.380737  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_7__9_]
#set_load 2.03525  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_7__10_]
#set_resistance 0.313264  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_7__10_]
#set_load 3.09237  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_7__11_]
#set_resistance 0.469744  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_7__11_]
#set_load 2.20869  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_7__12_]
#set_resistance 0.339157  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_7__12_]
#set_load 3.14683  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_7__13_]
#set_resistance 0.478083  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_7__13_]
#set_load 2.51376  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_7__14_]
#set_resistance 0.383842  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_7__14_]
#set_load 3.05011  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_7__15_]
#set_resistance 0.467053  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_7__15_]
#set_load 3.37976  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_7__16_]
#set_resistance 0.512579  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_7__16_]
#set_load 4.6426  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_7__17_]
#set_resistance 0.693975  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_7__17_]
#set_load 4.17455  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_7__18_]
#set_resistance 0.629307  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_7__18_]
#set_load 4.17855  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_7__19_]
#set_resistance 0.628823  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_7__19_]
#set_load 5.08241  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_7__20_]
#set_resistance 0.763455  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_7__20_]
#set_load 5.24457  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_7__21_]
#set_resistance 0.78551  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_7__21_]
#set_load 4.3421  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_7__22_]
#set_resistance 0.654906  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_7__22_]
#set_load 4.92553  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_7__23_]
#set_resistance 0.733782  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_7__23_]
#set_load 4.58368  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_7__24_]
#set_resistance 0.68601  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_7__24_]
#set_load 4.38926  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_7__25_]
#set_resistance 0.659182  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_7__25_]
#set_load 5.24438  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_7__26_]
#set_resistance 0.789208  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_7__26_]
#set_load 5.19731  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_7__27_]
#set_resistance 0.78198  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_7__27_]
#set_load 4.67453  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_7__28_]
#set_resistance 0.709344  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_7__28_]
#set_load 5.60402  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_7__29_]
#set_resistance 0.84291  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_7__29_]
#set_load 5.91442  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_7__30_]
#set_resistance 0.890751  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_7__30_]
#set_load 5.39678  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_7__31_]
#set_resistance 0.810269  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_7__31_]
#set_load 2.47699  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_8__0_]
#set_resistance 0.377766  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_8__0_]
#set_load 2.34435  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_8__1_]
#set_resistance 0.357194  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_8__1_]
#set_load 2.21359  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_8__2_]
#set_resistance 0.333783  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_8__2_]
#set_load 1.22662  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_8__3_]
#set_resistance 0.186381  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_8__3_]
#set_load 1.14079  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_8__4_]
#set_resistance 0.174881  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_8__4_]
#set_load 1.94906  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_8__5_]
#set_resistance 0.294197  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_8__5_]
#set_load 0.838628  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_8__6_]
#set_resistance 0.128377  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_8__6_]
#set_load 0.978964  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_8__7_]
#set_resistance 0.148666  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_8__7_]
#set_load 1.91605  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_8__8_]
#set_resistance 0.289308  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_8__8_]
#set_load 1.35408  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_8__9_]
#set_resistance 0.203033  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_8__9_]
#set_load 1.2564  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_8__10_]
#set_resistance 0.189817  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_8__10_]
#set_load 2.12544  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_8__11_]
#set_resistance 0.32394  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_8__11_]
#set_load 1.68493  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_8__12_]
#set_resistance 0.254234  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_8__12_]
#set_load 2.51218  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_8__13_]
#set_resistance 0.382811  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_8__13_]
#set_load 1.34203  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_8__14_]
#set_resistance 0.205071  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_8__14_]
#set_load 2.44536  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_8__15_]
#set_resistance 0.368436  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_8__15_]
#set_load 2.22287  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_8__16_]
#set_resistance 0.322359  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_8__16_]
#set_load 2.75764  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_8__17_]
#set_resistance 0.395416  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_8__17_]
#set_load 2.56711  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_8__18_]
#set_resistance 0.37288  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_8__18_]
#set_load 2.15428  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_8__19_]
#set_resistance 0.312408  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_8__19_]
#set_load 2.0087  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_8__20_]
#set_resistance 0.28921  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_8__20_]
#set_load 1.98807  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_8__21_]
#set_resistance 0.286659  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_8__21_]
#set_load 2.3586  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_8__22_]
#set_resistance 0.34929  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_8__22_]
#set_load 2.84837  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_8__23_]
#set_resistance 0.408334  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_8__23_]
#set_load 2.7026  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_8__24_]
#set_resistance 0.388009  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_8__24_]
#set_load 2.07522  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_8__25_]
#set_resistance 0.300756  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_8__25_]
#set_load 3.65812  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_8__26_]
#set_resistance 0.535892  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_8__26_]
#set_load 3.20509  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_8__27_]
#set_resistance 0.470265  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_8__27_]
#set_load 1.50241  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_8__28_]
#set_resistance 0.215944  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_8__28_]
#set_load 2.52389  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_8__29_]
#set_resistance 0.362252  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_8__29_]
#set_load 4.14613  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_8__30_]
#set_resistance 0.626854  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_8__30_]
#set_load 3.90147  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_8__31_]
#set_resistance 0.585415  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_8__31_]
#set_load 1.95525  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_9__0_]
#set_resistance 0.297479  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_9__0_]
#set_load 1.65695  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_9__1_]
#set_resistance 0.251706  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_9__1_]
#set_load 1.58491  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_9__2_]
#set_resistance 0.238083  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_9__2_]
#set_load 0.742729  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_9__3_]
#set_resistance 0.11202  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_9__3_]
#set_load 1.4135  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_9__4_]
#set_resistance 0.208174  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_9__4_]
#set_load 0.793573  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_9__5_]
#set_resistance 0.118777  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_9__5_]
#set_load 1.09365  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_9__6_]
#set_resistance 0.159832  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_9__6_]
#set_load 0.813452  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_9__7_]
#set_resistance 0.123802  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_9__7_]
#set_load 1.42177  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_9__8_]
#set_resistance 0.216247  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_9__8_]
#set_load 1.30829  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_9__9_]
#set_resistance 0.199321  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_9__9_]
#set_load 1.5808  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_9__10_]
#set_resistance 0.24022  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_9__10_]
#set_load 2.01925  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_9__11_]
#set_resistance 0.306363  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_9__11_]
#set_load 1.59899  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_9__12_]
#set_resistance 0.23919  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_9__12_]
#set_load 2.12296  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_9__13_]
#set_resistance 0.324544  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_9__13_]
#set_load 1.22712  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_9__14_]
#set_resistance 0.186066  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_9__14_]
#set_load 2.309  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_9__15_]
#set_resistance 0.346277  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_9__15_]
#set_load 1.26419  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_9__16_]
#set_resistance 0.182785  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_9__16_]
#set_load 2.73497  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_9__17_]
#set_resistance 0.392209  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_9__17_]
#set_load 2.09882  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_9__18_]
#set_resistance 0.300916  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_9__18_]
#set_load 2.56074  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_9__19_]
#set_resistance 0.367749  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_9__19_]
#set_load 1.82592  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_9__20_]
#set_resistance 0.261775  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_9__20_]
#set_load 1.88962  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_9__21_]
#set_resistance 0.271053  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_9__21_]
#set_load 2.077  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_9__22_]
#set_resistance 0.301997  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_9__22_]
#set_load 2.8519  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_9__23_]
#set_resistance 0.410335  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_9__23_]
#set_load 2.92455  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_9__24_]
#set_resistance 0.418846  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_9__24_]
#set_load 2.77018  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_9__25_]
#set_resistance 0.396625  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_9__25_]
#set_load 3.23745  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_9__26_]
#set_resistance 0.475531  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_9__26_]
#set_load 1.89147  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_9__27_]
#set_resistance 0.272257  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_9__27_]
#set_load 2.22919  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_9__28_]
#set_resistance 0.320895  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_9__28_]
#set_load 2.26837  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_9__29_]
#set_resistance 0.326571  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_9__29_]
#set_load 4.91108  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_9__30_]
#set_resistance 0.738507  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_9__30_]
#set_load 4.70307  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_9__31_]
#set_resistance 0.704389  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_9__31_]
#set_load 2.55516  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_10__0_]
#set_resistance 0.390117  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_10__0_]
#set_load 2.50006  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_10__1_]
#set_resistance 0.380577  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_10__1_]
#set_load 2.51271  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_10__2_]
#set_resistance 0.37831  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_10__2_]
#set_load 1.8612  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_10__3_]
#set_resistance 0.280384  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_10__3_]
#set_load 1.66842  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_10__4_]
#set_resistance 0.250464  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_10__4_]
#set_load 1.43922  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_10__5_]
#set_resistance 0.22002  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_10__5_]
#set_load 1.7892  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_10__6_]
#set_resistance 0.265529  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_10__6_]
#set_load 1.90785  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_10__7_]
#set_resistance 0.287491  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_10__7_]
#set_load 2.95206  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_10__8_]
#set_resistance 0.44217  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_10__8_]
#set_load 2.27753  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_10__9_]
#set_resistance 0.340423  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_10__9_]
#set_load 1.28643  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_10__10_]
#set_resistance 0.198134  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_10__10_]
#set_load 2.18997  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_10__11_]
#set_resistance 0.330973  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_10__11_]
#set_load 1.78443  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_10__12_]
#set_resistance 0.271347  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_10__12_]
#set_load 1.96838  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_10__13_]
#set_resistance 0.298286  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_10__13_]
#set_load 1.94597  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_10__14_]
#set_resistance 0.2967  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_10__14_]
#set_load 2.38785  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_10__15_]
#set_resistance 0.363821  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_10__15_]
#set_load 1.81129  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_10__16_]
#set_resistance 0.259726  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_10__16_]
#set_load 2.91278  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_10__17_]
#set_resistance 0.418825  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_10__17_]
#set_load 2.49771  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_10__18_]
#set_resistance 0.36695  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_10__18_]
#set_load 1.87754  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_10__19_]
#set_resistance 0.270786  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_10__19_]
#set_load 2.31716  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_10__20_]
#set_resistance 0.337715  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_10__20_]
#set_load 2.02075  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_10__21_]
#set_resistance 0.291475  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_10__21_]
#set_load 0.64674  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_10__22_]
#set_resistance 0.0943808  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_10__22_]
#set_load 1.80743  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_10__23_]
#set_resistance 0.260777  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_10__23_]
#set_load 1.97877  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_10__24_]
#set_resistance 0.290348  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_10__24_]
#set_load 3.30226  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_10__25_]
#set_resistance 0.483161  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_10__25_]
#set_load 4.43239  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_10__26_]
#set_resistance 0.670087  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_10__26_]
#set_load 3.80771  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_10__27_]
#set_resistance 0.58247  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_10__27_]
#set_load 3.15134  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_10__28_]
#set_resistance 0.484266  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_10__28_]
#set_load 4.26611  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_10__29_]
#set_resistance 0.645533  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_10__29_]
#set_load 4.14118  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_10__30_]
#set_resistance 0.625116  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_10__30_]
#set_load 3.97872  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_10__31_]
#set_resistance 0.598285  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_10__31_]
#set_load 2.4375  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_11__0_]
#set_resistance 0.369299  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_11__0_]
#set_load 1.98252  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_11__1_]
#set_resistance 0.301889  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_11__1_]
#set_load 2.27192  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_11__2_]
#set_resistance 0.336399  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_11__2_]
#set_load 1.06273  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_11__3_]
#set_resistance 0.157736  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_11__3_]
#set_load 1.22529  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_11__4_]
#set_resistance 0.177109  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_11__4_]
#set_load 1.57568  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_11__5_]
#set_resistance 0.23482  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_11__5_]
#set_load 1.53885  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_11__6_]
#set_resistance 0.22064  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_11__6_]
#set_load 1.30953  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_11__7_]
#set_resistance 0.191984  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_11__7_]
#set_load 2.27818  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_11__8_]
#set_resistance 0.336464  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_11__8_]
#set_load 1.65348  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_11__9_]
#set_resistance 0.239597  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_11__9_]
#set_load 1.55866  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_11__10_]
#set_resistance 0.237573  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_11__10_]
#set_load 2.16693  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_11__11_]
#set_resistance 0.329247  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_11__11_]
#set_load 2.02438  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_11__12_]
#set_resistance 0.306055  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_11__12_]
#set_load 2.44334  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_11__13_]
#set_resistance 0.372891  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_11__13_]
#set_load 1.97852  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_11__14_]
#set_resistance 0.301677  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_11__14_]
#set_load 2.77122  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_11__15_]
#set_resistance 0.42167  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_11__15_]
#set_load 2.36332  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_11__16_]
#set_resistance 0.359165  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_11__16_]
#set_load 2.58804  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_11__17_]
#set_resistance 0.392368  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_11__17_]
#set_load 3.80968  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_11__18_]
#set_resistance 0.580382  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_11__18_]
#set_load 4.51039  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_11__19_]
#set_resistance 0.679239  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_11__19_]
#set_load 3.4891  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_11__20_]
#set_resistance 0.536862  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_11__20_]
#set_load 4.09783  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_11__21_]
#set_resistance 0.620066  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_11__21_]
#set_load 2.8911  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_11__22_]
#set_resistance 0.443203  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_11__22_]
#set_load 4.87163  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_11__23_]
#set_resistance 0.726342  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_11__23_]
#set_load 3.938  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_11__24_]
#set_resistance 0.592342  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_11__24_]
#set_load 3.83646  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_11__25_]
#set_resistance 0.583677  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_11__25_]
#set_load 4.51721  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_11__26_]
#set_resistance 0.684739  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_11__26_]
#set_load 4.22906  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_11__27_]
#set_resistance 0.644648  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_11__27_]
#set_load 4.15099  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_11__28_]
#set_resistance 0.635496  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_11__28_]
#set_load 4.13765  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_11__29_]
#set_resistance 0.632489  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_11__29_]
#set_load 2.95447  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_11__30_]
#set_resistance 0.454867  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_11__30_]
#set_load 2.91112  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_11__31_]
#set_resistance 0.44591  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_11__31_]
#set_load 3.36828  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_12__0_]
#set_resistance 0.51546  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_12__0_]
#set_load 2.80393  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_12__1_]
#set_resistance 0.428828  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_12__1_]
#set_load 2.22605  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_12__2_]
#set_resistance 0.342567  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_12__2_]
#set_load 1.87961  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_12__3_]
#set_resistance 0.286017  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_12__3_]
#set_load 1.57211  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_12__4_]
#set_resistance 0.240857  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_12__4_]
#set_load 2.64253  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_12__5_]
#set_resistance 0.401921  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_12__5_]
#set_load 2.20356  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_12__6_]
#set_resistance 0.335946  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_12__6_]
#set_load 2.09882  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_12__7_]
#set_resistance 0.318728  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_12__7_]
#set_load 2.37869  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_12__8_]
#set_resistance 0.365692  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_12__8_]
#set_load 2.43091  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_12__9_]
#set_resistance 0.371392  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_12__9_]
#set_load 2.33488  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_12__10_]
#set_resistance 0.357408  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_12__10_]
#set_load 3.16248  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_12__11_]
#set_resistance 0.484566  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_12__11_]
#set_load 2.78963  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_12__12_]
#set_resistance 0.424862  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_12__12_]
#set_load 2.93389  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_12__13_]
#set_resistance 0.449166  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_12__13_]
#set_load 2.23866  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_12__14_]
#set_resistance 0.342099  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_12__14_]
#set_load 3.55858  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_12__15_]
#set_resistance 0.538293  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_12__15_]
#set_load 2.71184  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_12__16_]
#set_resistance 0.398569  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_12__16_]
#set_load 4.02449  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_12__17_]
#set_resistance 0.5898  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_12__17_]
#set_load 3.39964  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_12__18_]
#set_resistance 0.499201  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_12__18_]
#set_load 3.19654  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_12__19_]
#set_resistance 0.469909  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_12__19_]
#set_load 2.24187  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_12__20_]
#set_resistance 0.323238  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_12__20_]
#set_load 2.74187  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_12__21_]
#set_resistance 0.394017  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_12__21_]
#set_load 2.3798  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_12__22_]
#set_resistance 0.344833  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_12__22_]
#set_load 1.83809  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_12__23_]
#set_resistance 0.264618  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_12__23_]
#set_load 2.17297  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_12__24_]
#set_resistance 0.318934  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_12__24_]
#set_load 2.52326  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_12__25_]
#set_resistance 0.362883  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_12__25_]
#set_load 2.96856  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_12__26_]
#set_resistance 0.431721  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_12__26_]
#set_load 2.57619  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_12__27_]
#set_resistance 0.373986  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_12__27_]
#set_load 2.64986  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_12__28_]
#set_resistance 0.384184  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_12__28_]
#set_load 2.40677  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_12__29_]
#set_resistance 0.346617  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_12__29_]
#set_load 2.72529  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_12__30_]
#set_resistance 0.396023  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_12__30_]
#set_load 2.18907  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_12__31_]
#set_resistance 0.313656  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_12__31_]
#set_load 2.45911  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_13__0_]
#set_resistance 0.374382  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_13__0_]
#set_load 2.40882  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_13__1_]
#set_resistance 0.367155  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_13__1_]
#set_load 2.80585  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_13__2_]
#set_resistance 0.421994  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_13__2_]
#set_load 1.70013  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_13__3_]
#set_resistance 0.256472  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_13__3_]
#set_load 2.28517  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_13__4_]
#set_resistance 0.336509  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_13__4_]
#set_load 1.1265  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_13__5_]
#set_resistance 0.16988  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_13__5_]
#set_load 1.61021  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_13__6_]
#set_resistance 0.238991  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_13__6_]
#set_load 1.40841  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_13__7_]
#set_resistance 0.210904  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_13__7_]
#set_load 2.58054  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_13__8_]
#set_resistance 0.389594  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_13__8_]
#set_load 2.55206  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_13__9_]
#set_resistance 0.379252  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_13__9_]
#set_load 1.32478  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_13__10_]
#set_resistance 0.201125  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_13__10_]
#set_load 2.18819  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_13__11_]
#set_resistance 0.332827  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_13__11_]
#set_load 1.98735  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_13__12_]
#set_resistance 0.300022  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_13__12_]
#set_load 2.41997  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_13__13_]
#set_resistance 0.368583  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_13__13_]
#set_load 1.93702  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_13__14_]
#set_resistance 0.295082  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_13__14_]
#set_load 3.23105  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_13__15_]
#set_resistance 0.488662  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_13__15_]
#set_load 3.98068  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_13__16_]
#set_resistance 0.59012  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_13__16_]
#set_load 5.04518  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_13__17_]
#set_resistance 0.745004  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_13__17_]
#set_load 4.42307  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_13__18_]
#set_resistance 0.659674  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_13__18_]
#set_load 4.28695  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_13__19_]
#set_resistance 0.641804  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_13__19_]
#set_load 4.78023  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_13__20_]
#set_resistance 0.716316  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_13__20_]
#set_load 4.27137  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_13__21_]
#set_resistance 0.640639  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_13__21_]
#set_load 1.86871  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_13__22_]
#set_resistance 0.27196  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_13__22_]
#set_load 2.93462  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_13__23_]
#set_resistance 0.422175  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_13__23_]
#set_load 3.4802  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_13__24_]
#set_resistance 0.504815  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_13__24_]
#set_load 2.61392  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_13__25_]
#set_resistance 0.379943  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_13__25_]
#set_load 5.45789  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_13__26_]
#set_resistance 0.817132  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_13__26_]
#set_load 4.34193  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_13__27_]
#set_resistance 0.648527  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_13__27_]
#set_load 2.77976  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_13__28_]
#set_resistance 0.404152  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_13__28_]
#set_load 2.19534  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_13__29_]
#set_resistance 0.319719  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_13__29_]
#set_load 5.26942  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_13__30_]
#set_resistance 0.796631  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_13__30_]
#set_load 5.24362  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_13__31_]
#set_resistance 0.791552  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_13__31_]
#set_load 1.96271  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_14__0_]
#set_resistance 0.288186  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_14__0_]
#set_load 2.61558  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_14__1_]
#set_resistance 0.379631  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_14__1_]
#set_load 2.68856  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_14__2_]
#set_resistance 0.391426  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_14__2_]
#set_load 3.01458  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_14__3_]
#set_resistance 0.433288  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_14__3_]
#set_load 2.81698  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_14__4_]
#set_resistance 0.411515  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_14__4_]
#set_load 2.565  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_14__5_]
#set_resistance 0.368552  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_14__5_]
#set_load 2.78714  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_14__6_]
#set_resistance 0.400547  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_14__6_]
#set_load 3.19619  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_14__7_]
#set_resistance 0.45905  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_14__7_]
#set_load 2.93612  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_14__8_]
#set_resistance 0.431102  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_14__8_]
#set_load 2.19917  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_14__9_]
#set_resistance 0.316998  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_14__9_]
#set_load 2.01457  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_14__10_]
#set_resistance 0.296112  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_14__10_]
#set_load 2.38504  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_14__11_]
#set_resistance 0.342755  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_14__11_]
#set_load 1.20891  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_14__12_]
#set_resistance 0.17642  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_14__12_]
#set_load 1.83867  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_14__13_]
#set_resistance 0.264321  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_14__13_]
#set_load 1.08317  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_14__14_]
#set_resistance 0.160276  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_14__14_]
#set_load 1.83511  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_14__15_]
#set_resistance 0.263115  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_14__15_]
#set_load 2.26312  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_14__16_]
#set_resistance 0.343144  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_14__16_]
#set_load 3.35921  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_14__17_]
#set_resistance 0.497349  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_14__17_]
#set_load 1.19507  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_14__18_]
#set_resistance 0.180786  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_14__18_]
#set_load 2.76359  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_14__19_]
#set_resistance 0.408881  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_14__19_]
#set_load 1.85207  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_14__20_]
#set_resistance 0.278045  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_14__20_]
#set_load 2.28968  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_14__21_]
#set_resistance 0.34011  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_14__21_]
#set_load 0.67352  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_14__22_]
#set_resistance 0.101571  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_14__22_]
#set_load 2.07592  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_14__23_]
#set_resistance 0.305525  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_14__23_]
#set_load 2.33311  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_14__24_]
#set_resistance 0.342984  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_14__24_]
#set_load 2.53155  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_14__25_]
#set_resistance 0.375935  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_14__25_]
#set_load 1.44089  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_14__26_]
#set_resistance 0.20846  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_14__26_]
#set_load 1.17737  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_14__27_]
#set_resistance 0.170277  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_14__27_]
#set_load 0.705609  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_14__28_]
#set_resistance 0.102043  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_14__28_]
#set_load 1.3422  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_14__29_]
#set_resistance 0.192978  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_14__29_]
#set_load 1.80209  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_14__30_]
#set_resistance 0.259798  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_14__30_]
#set_load 2.16135  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_14__31_]
#set_resistance 0.311904  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_14__31_]
#set_load 2.64377  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_15__0_]
#set_resistance 0.386904  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_15__0_]
#set_load 2.80316  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_15__1_]
#set_resistance 0.40393  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_15__1_]
#set_load 2.19838  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_15__2_]
#set_resistance 0.33075  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_15__2_]
#set_load 2.40131  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_15__3_]
#set_resistance 0.353429  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_15__3_]
#set_load 1.79834  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_15__4_]
#set_resistance 0.261465  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_15__4_]
#set_load 2.0203  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_15__5_]
#set_resistance 0.297775  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_15__5_]
#set_load 3.82898  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_15__6_]
#set_resistance 0.551202  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_15__6_]
#set_load 3.61159  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_15__7_]
#set_resistance 0.517796  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_15__7_]
#set_load 2.76167  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_15__8_]
#set_resistance 0.409058  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_15__8_]
#set_load 1.76276  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_15__9_]
#set_resistance 0.261216  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_15__9_]
#set_load 2.70103  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_15__10_]
#set_resistance 0.391735  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_15__10_]
#set_load 3.00671  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_15__11_]
#set_resistance 0.43131  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_15__11_]
#set_load 2.6927  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_15__12_]
#set_resistance 0.393339  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_15__12_]
#set_load 3.07223  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_15__13_]
#set_resistance 0.440516  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_15__13_]
#set_load 1.7219  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_15__14_]
#set_resistance 0.250589  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_15__14_]
#set_load 2.06623  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_15__15_]
#set_resistance 0.296161  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_15__15_]
#set_load 2.28562  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_15__16_]
#set_resistance 0.340188  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_15__16_]
#set_load 3.08042  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_15__17_]
#set_resistance 0.446789  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_15__17_]
#set_load 2.441  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_15__18_]
#set_resistance 0.363954  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_15__18_]
#set_load 3.26276  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_15__19_]
#set_resistance 0.482473  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_15__19_]
#set_load 3.35566  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_15__20_]
#set_resistance 0.493302  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_15__20_]
#set_load 3.32466  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_15__21_]
#set_resistance 0.491484  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_15__21_]
#set_load 2.62348  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_15__22_]
#set_resistance 0.390706  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_15__22_]
#set_load 3.25698  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_15__23_]
#set_resistance 0.480237  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_15__23_]
#set_load 3.67609  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_15__24_]
#set_resistance 0.538136  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_15__24_]
#set_load 3.16418  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_15__25_]
#set_resistance 0.467052  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_15__25_]
#set_load 2.41263  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_15__26_]
#set_resistance 0.351405  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_15__26_]
#set_load 1.86326  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_15__27_]
#set_resistance 0.270327  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_15__27_]
#set_load 1.04494  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_15__28_]
#set_resistance 0.150074  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_15__28_]
#set_load 2.04272  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_15__29_]
#set_resistance 0.29337  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_15__29_]
#set_load 2.30598  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_15__30_]
#set_resistance 0.33328  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_15__30_]
#set_load 2.34302  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_15__31_]
#set_resistance 0.337795  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_15__31_]
#set_load 2.4636  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_16__0_]
#set_resistance 0.360196  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_16__0_]
#set_load 2.82083  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_16__1_]
#set_resistance 0.406963  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_16__1_]
#set_load 2.45554  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_16__2_]
#set_resistance 0.35987  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_16__2_]
#set_load 2.73134  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_16__3_]
#set_resistance 0.394813  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_16__3_]
#set_load 1.86367  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_16__4_]
#set_resistance 0.271553  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_16__4_]
#set_load 1.94622  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_16__5_]
#set_resistance 0.279997  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_16__5_]
#set_load 1.48701  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_16__6_]
#set_resistance 0.214236  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_16__6_]
#set_load 2.31125  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_16__7_]
#set_resistance 0.332959  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_16__7_]
#set_load 2.07583  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_16__8_]
#set_resistance 0.304551  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_16__8_]
#set_load 1.55796  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_16__9_]
#set_resistance 0.225457  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_16__9_]
#set_load 2.22285  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_16__10_]
#set_resistance 0.324516  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_16__10_]
#set_load 2.55628  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_16__11_]
#set_resistance 0.367377  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_16__11_]
#set_load 2.61814  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_16__12_]
#set_resistance 0.382355  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_16__12_]
#set_load 2.97592  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_16__13_]
#set_resistance 0.427938  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_16__13_]
#set_load 1.71808  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_16__14_]
#set_resistance 0.251011  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_16__14_]
#set_load 2.43855  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_16__15_]
#set_resistance 0.351676  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_16__15_]
#set_load 2.86911  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_16__16_]
#set_resistance 0.431188  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_16__16_]
#set_load 3.82809  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_16__17_]
#set_resistance 0.565361  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_16__17_]
#set_load 2.68505  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_16__18_]
#set_resistance 0.403638  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_16__18_]
#set_load 2.91723  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_16__19_]
#set_resistance 0.425575  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_16__19_]
#set_load 2.75729  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_16__20_]
#set_resistance 0.405253  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_16__20_]
#set_load 3.3916  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_16__21_]
#set_resistance 0.498955  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_16__21_]
#set_load 2.75648  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_16__22_]
#set_resistance 0.409865  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_16__22_]
#set_load 3.49269  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_16__23_]
#set_resistance 0.509845  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_16__23_]
#set_load 2.70488  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_16__24_]
#set_resistance 0.406013  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_16__24_]
#set_load 3.52904  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_16__25_]
#set_resistance 0.520187  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_16__25_]
#set_load 2.94034  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_16__26_]
#set_resistance 0.428787  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_16__26_]
#set_load 2.96788  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_16__27_]
#set_resistance 0.436154  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_16__27_]
#set_load 1.27168  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_16__28_]
#set_resistance 0.184986  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_16__28_]
#set_load 0.91482  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_16__29_]
#set_resistance 0.132868  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_16__29_]
#set_load 2.05287  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_16__30_]
#set_resistance 0.295866  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_16__30_]
#set_load 2.57396  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_16__31_]
#set_resistance 0.372383  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_16__31_]
#set_load 2.19327  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_17__0_]
#set_resistance 0.317733  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_17__0_]
#set_load 2.83457  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_17__1_]
#set_resistance 0.408767  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_17__1_]
#set_load 3.01585  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_17__2_]
#set_resistance 0.441378  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_17__2_]
#set_load 3.10468  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_17__3_]
#set_resistance 0.449068  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_17__3_]
#set_load 2.28113  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_17__4_]
#set_resistance 0.331114  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_17__4_]
#set_load 2.90666  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_17__5_]
#set_resistance 0.418852  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_17__5_]
#set_load 3.21153  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_17__6_]
#set_resistance 0.461343  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_17__6_]
#set_load 3.7034  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_17__7_]
#set_resistance 0.532037  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_17__7_]
#set_load 2.27602  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_17__8_]
#set_resistance 0.33144  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_17__8_]
#set_load 2.12306  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_17__9_]
#set_resistance 0.305579  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_17__9_]
#set_load 2.72542  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_17__10_]
#set_resistance 0.393452  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_17__10_]
#set_load 3.34345  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_17__11_]
#set_resistance 0.481017  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_17__11_]
#set_load 2.51864  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_17__12_]
#set_resistance 0.364965  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_17__12_]
#set_load 2.61289  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_17__13_]
#set_resistance 0.375575  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_17__13_]
#set_load 1.75582  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_17__14_]
#set_resistance 0.253738  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_17__14_]
#set_load 2.69522  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_17__15_]
#set_resistance 0.387379  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_17__15_]
#set_load 2.466  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_17__16_]
#set_resistance 0.375888  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_17__16_]
#set_load 2.48593  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_17__17_]
#set_resistance 0.377942  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_17__17_]
#set_load 1.67544  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_17__18_]
#set_resistance 0.247939  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_17__18_]
#set_load 2.12176  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_17__19_]
#set_resistance 0.323197  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_17__19_]
#set_load 1.77881  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_17__20_]
#set_resistance 0.267767  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_17__20_]
#set_load 2.48458  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_17__21_]
#set_resistance 0.377415  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_17__21_]
#set_load 1.93812  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_17__22_]
#set_resistance 0.288744  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_17__22_]
#set_load 2.16338  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_17__23_]
#set_resistance 0.328343  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_17__23_]
#set_load 2.45619  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_17__24_]
#set_resistance 0.370025  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_17__24_]
#set_load 2.09781  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_17__25_]
#set_resistance 0.316253  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_17__25_]
#set_load 2.79278  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_17__26_]
#set_resistance 0.421736  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_17__26_]
#set_load 2.02937  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_17__27_]
#set_resistance 0.304767  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_17__27_]
#set_load 1.2884  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_17__28_]
#set_resistance 0.198185  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_17__28_]
#set_load 1.72042  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_17__29_]
#set_resistance 0.262118  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_17__29_]
#set_load 1.03426  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_17__30_]
#set_resistance 0.156306  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_17__30_]
#set_load 2.04911  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_17__31_]
#set_resistance 0.308313  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_17__31_]
#set_load 0.269199  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_18__0_]
#set_resistance 0.0399572  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_18__0_]
#set_load 1.1461  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_18__1_]
#set_resistance 0.16579  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_18__1_]
#set_load 1.34493  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_18__2_]
#set_resistance 0.201052  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_18__2_]
#set_load 0.353562  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_18__3_]
#set_resistance 0.0535746  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_18__3_]
#set_load 1.60747  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_18__4_]
#set_resistance 0.231262  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_18__4_]
#set_load 2.0954  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_18__5_]
#set_resistance 0.303402  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_18__5_]
#set_load 0.645655  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_18__6_]
#set_resistance 0.0933849  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_18__6_]
#set_load 0.803208  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_18__7_]
#set_resistance 0.115407  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_18__7_]
#set_load 1.5769  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_18__8_]
#set_resistance 0.233566  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_18__8_]
#set_load 1.11388  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_18__9_]
#set_resistance 0.162076  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_18__9_]
#set_load 0.915823  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_18__10_]
#set_resistance 0.138388  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_18__10_]
#set_load 0.640898  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_18__11_]
#set_resistance 0.0950788  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_18__11_]
#set_load 1.92431  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_18__12_]
#set_resistance 0.286977  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_18__12_]
#set_load 0.411738  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_18__13_]
#set_resistance 0.0595995  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_18__13_]
#set_load 1.32614  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_18__14_]
#set_resistance 0.196973  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_18__14_]
#set_load 0.550608  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_18__15_]
#set_resistance 0.080286  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_18__15_]
#set_load 3.32492  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_18__16_]
#set_resistance 0.499157  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_18__16_]
#set_load 2.32173  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_18__17_]
#set_resistance 0.354586  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_18__17_]
#set_load 1.51938  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_18__18_]
#set_resistance 0.231078  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_18__18_]
#set_load 1.68516  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_18__19_]
#set_resistance 0.256242  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_18__19_]
#set_load 0.864445  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_18__20_]
#set_resistance 0.133061  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_18__20_]
#set_load 1.47933  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_18__21_]
#set_resistance 0.224436  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_18__21_]
#set_load 2.32564  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_18__22_]
#set_resistance 0.341085  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_18__22_]
#set_load 1.92185  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_18__23_]
#set_resistance 0.292721  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_18__23_]
#set_load 1.76159  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_18__24_]
#set_resistance 0.263524  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_18__24_]
#set_load 1.27029  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_18__25_]
#set_resistance 0.191165  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_18__25_]
#set_load 1.76925  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_18__26_]
#set_resistance 0.261441  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_18__26_]
#set_load 0.953664  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_18__27_]
#set_resistance 0.141817  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_18__27_]
#set_load 1.12642  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_18__28_]
#set_resistance 0.166873  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_18__28_]
#set_load 1.35483  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_18__29_]
#set_resistance 0.203334  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_18__29_]
#set_load 1.17341  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_18__30_]
#set_resistance 0.179315  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_18__30_]
#set_load 1.23558  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_18__31_]
#set_resistance 0.187087  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_18__31_]
#set_load 2.46575  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_19__0_]
#set_resistance 0.363241  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_19__0_]
#set_load 2.96384  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_19__1_]
#set_resistance 0.429773  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_19__1_]
#set_load 1.6419  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_19__2_]
#set_resistance 0.246669  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_19__2_]
#set_load 2.02229  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_19__3_]
#set_resistance 0.296426  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_19__3_]
#set_load 1.83833  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_19__4_]
#set_resistance 0.266793  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_19__4_]
#set_load 1.70356  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_19__5_]
#set_resistance 0.246109  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_19__5_]
#set_load 1.47424  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_19__6_]
#set_resistance 0.212485  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_19__6_]
#set_load 1.53057  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_19__7_]
#set_resistance 0.222133  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_19__7_]
#set_load 2.0749  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_19__8_]
#set_resistance 0.30615  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_19__8_]
#set_load 1.07343  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_19__9_]
#set_resistance 0.154857  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_19__9_]
#set_load 2.20046  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_19__10_]
#set_resistance 0.324304  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_19__10_]
#set_load 2.39632  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_19__11_]
#set_resistance 0.345786  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_19__11_]
#set_load 2.07763  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_19__12_]
#set_resistance 0.301102  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_19__12_]
#set_load 2.18201  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_19__13_]
#set_resistance 0.314339  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_19__13_]
#set_load 2.12079  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_19__14_]
#set_resistance 0.312679  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_19__14_]
#set_load 2.1043  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_19__15_]
#set_resistance 0.302203  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_19__15_]
#set_load 1.64585  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_19__16_]
#set_resistance 0.247837  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_19__16_]
#set_load 2.6501  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_19__17_]
#set_resistance 0.387832  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_19__17_]
#set_load 1.33648  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_19__18_]
#set_resistance 0.198675  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_19__18_]
#set_load 2.54301  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_19__19_]
#set_resistance 0.379612  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_19__19_]
#set_load 1.85543  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_19__20_]
#set_resistance 0.275745  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_19__20_]
#set_load 2.19358  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_19__21_]
#set_resistance 0.325769  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_19__21_]
#set_load 0.991623  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_19__22_]
#set_resistance 0.148537  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_19__22_]
#set_load 2.2255  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_19__23_]
#set_resistance 0.33222  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_19__23_]
#set_load 2.78826  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_19__24_]
#set_resistance 0.409291  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_19__24_]
#set_load 2.5555  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_19__25_]
#set_resistance 0.376581  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_19__25_]
#set_load 2.20859  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_19__26_]
#set_resistance 0.31936  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_19__26_]
#set_load 1.77772  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_19__27_]
#set_resistance 0.257187  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_19__27_]
#set_load 1.01176  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_19__28_]
#set_resistance 0.145352  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_19__28_]
#set_load 1.71752  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_19__29_]
#set_resistance 0.247321  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_19__29_]
#set_load 2.01063  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_19__30_]
#set_resistance 0.293489  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_19__30_]
#set_load 2.44764  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_19__31_]
#set_resistance 0.359093  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_19__31_]
#set_load 1.03989  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_20__0_]
#set_resistance 0.158333  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_20__0_]
#set_load 1.37182  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_20__1_]
#set_resistance 0.202455  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_20__1_]
#set_load 0.524888  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_20__2_]
#set_resistance 0.0795583  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_20__2_]
#set_load 0.869451  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_20__3_]
#set_resistance 0.129345  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_20__3_]
#set_load 0.940283  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_20__4_]
#set_resistance 0.139094  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_20__4_]
#set_load 1.76662  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_20__5_]
#set_resistance 0.264757  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_20__5_]
#set_load 1.0526  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_20__6_]
#set_resistance 0.156269  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_20__6_]
#set_load 1.06751  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_20__7_]
#set_resistance 0.16093  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_20__7_]
#set_load 1.22133  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_20__8_]
#set_resistance 0.184958  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_20__8_]
#set_load 1.3553  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_20__9_]
#set_resistance 0.204195  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_20__9_]
#set_load 1.46191  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_20__10_]
#set_resistance 0.216188  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_20__10_]
#set_load 1.74738  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_20__11_]
#set_resistance 0.250079  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_20__11_]
#set_load 0.901728  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_20__12_]
#set_resistance 0.132529  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_20__12_]
#set_load 1.31527  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_20__13_]
#set_resistance 0.189338  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_20__13_]
#set_load 1.04372  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_20__14_]
#set_resistance 0.156622  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_20__14_]
#set_load 1.34099  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_20__15_]
#set_resistance 0.193105  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_20__15_]
#set_load 2.60204  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_20__16_]
#set_resistance 0.392612  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_20__16_]
#set_load 2.1059  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_20__17_]
#set_resistance 0.320609  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_20__17_]
#set_load 1.57267  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_20__18_]
#set_resistance 0.23884  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_20__18_]
#set_load 1.65979  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_20__19_]
#set_resistance 0.251791  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_20__19_]
#set_load 1.57016  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_20__20_]
#set_resistance 0.238038  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_20__20_]
#set_load 1.4271  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_20__21_]
#set_resistance 0.216653  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_20__21_]
#set_load 1.68387  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_20__22_]
#set_resistance 0.246889  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_20__22_]
#set_load 1.81433  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_20__23_]
#set_resistance 0.275473  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_20__23_]
#set_load 1.3757  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_20__24_]
#set_resistance 0.203142  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_20__24_]
#set_load 0.939675  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_20__25_]
#set_resistance 0.140297  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_20__25_]
#set_load 1.12524  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_20__26_]
#set_resistance 0.165544  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_20__26_]
#set_load 1.01923  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_20__27_]
#set_resistance 0.152619  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_20__27_]
#set_load 0.616961  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_20__28_]
#set_resistance 0.0923006  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_20__28_]
#set_load 0.559846  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_20__29_]
#set_resistance 0.0829574  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_20__29_]
#set_load 1.12758  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_20__30_]
#set_resistance 0.168115  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_20__30_]
#set_load 1.81093  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_20__31_]
#set_resistance 0.273755  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_20__31_]
#set_load 1.99531  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_21__0_]
#set_resistance 0.295252  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_21__0_]
#set_load 2.28271  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_21__1_]
#set_resistance 0.328423  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_21__1_]
#set_load 2.90196  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_21__2_]
#set_resistance 0.423498  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_21__2_]
#set_load 2.56279  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_21__3_]
#set_resistance 0.368212  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_21__3_]
#set_load 2.72653  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_21__4_]
#set_resistance 0.394547  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_21__4_]
#set_load 2.67892  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_21__5_]
#set_resistance 0.384072  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_21__5_]
#set_load 2.9017  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_21__6_]
#set_resistance 0.416694  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_21__6_]
#set_load 2.65104  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_21__7_]
#set_resistance 0.37975  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_21__7_]
#set_load 2.9871  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_21__8_]
#set_resistance 0.435739  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_21__8_]
#set_load 2.14279  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_21__9_]
#set_resistance 0.309169  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_21__9_]
#set_load 1.6658  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_21__10_]
#set_resistance 0.24361  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_21__10_]
#set_load 2.1169  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_21__11_]
#set_resistance 0.303696  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_21__11_]
#set_load 1.6875  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_21__12_]
#set_resistance 0.245506  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_21__12_]
#set_load 1.85003  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_21__13_]
#set_resistance 0.265754  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_21__13_]
#set_load 1.52541  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_21__14_]
#set_resistance 0.225399  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_21__14_]
#set_load 2.00738  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_21__15_]
#set_resistance 0.288363  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_21__15_]
#set_load 3.06741  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_21__16_]
#set_resistance 0.462105  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_21__16_]
#set_load 2.19879  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_21__17_]
#set_resistance 0.334404  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_21__17_]
#set_load 2.09145  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_21__18_]
#set_resistance 0.315528  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_21__18_]
#set_load 0.83414  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_21__19_]
#set_resistance 0.123426  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_21__19_]
#set_load 0.990686  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_21__20_]
#set_resistance 0.14629  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_21__20_]
#set_load 1.83675  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_21__21_]
#set_resistance 0.278914  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_21__21_]
#set_load 1.31472  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_21__22_]
#set_resistance 0.196119  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_21__22_]
#set_load 2.27417  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_21__23_]
#set_resistance 0.345337  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_21__23_]
#set_load 2.36483  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_21__24_]
#set_resistance 0.350348  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_21__24_]
#set_load 2.36724  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_21__25_]
#set_resistance 0.356228  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_21__25_]
#set_load 2.16881  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_21__26_]
#set_resistance 0.323936  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_21__26_]
#set_load 1.55456  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_21__27_]
#set_resistance 0.233983  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_21__27_]
#set_load 1.54876  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_21__28_]
#set_resistance 0.232647  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_21__28_]
#set_load 0.909971  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_21__29_]
#set_resistance 0.13487  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_21__29_]
#set_load 1.22446  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_21__30_]
#set_resistance 0.187595  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_21__30_]
#set_load 1.49443  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_21__31_]
#set_resistance 0.223248  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_21__31_]
#set_load 2.92621  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_22__0_]
#set_resistance 0.424235  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_22__0_]
#set_load 1.6297  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_22__1_]
#set_resistance 0.233767  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_22__1_]
#set_load 1.85564  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_22__2_]
#set_resistance 0.269334  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_22__2_]
#set_load 0.876157  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_22__3_]
#set_resistance 0.126285  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_22__3_]
#set_load 1.54738  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_22__4_]
#set_resistance 0.225809  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_22__4_]
#set_load 0.71942  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_22__5_]
#set_resistance 0.104889  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_22__5_]
#set_load 1.5055  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_22__6_]
#set_resistance 0.222599  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_22__6_]
#set_load 1.234  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_22__7_]
#set_resistance 0.179942  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_22__7_]
#set_load 1.89668  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_22__8_]
#set_resistance 0.275468  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_22__8_]
#set_load 2.40283  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_22__9_]
#set_resistance 0.353142  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_22__9_]
#set_load 2.864  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_22__10_]
#set_resistance 0.420642  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_22__10_]
#set_load 2.08199  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_22__11_]
#set_resistance 0.308087  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_22__11_]
#set_load 3.12315  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_22__12_]
#set_resistance 0.460487  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_22__12_]
#set_load 2.26787  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_22__13_]
#set_resistance 0.335096  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_22__13_]
#set_load 3.45229  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_22__14_]
#set_resistance 0.504758  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_22__14_]
#set_load 1.96165  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_22__15_]
#set_resistance 0.285101  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_22__15_]
#set_load 2.36814  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_22__16_]
#set_resistance 0.34589  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_22__16_]
#set_load 0.674518  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_22__17_]
#set_resistance 0.100657  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_22__17_]
#set_load 2.79529  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_22__18_]
#set_resistance 0.416343  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_22__18_]
#set_load 1.05338  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_22__19_]
#set_resistance 0.157999  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_22__19_]
#set_load 1.796  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_22__20_]
#set_resistance 0.264595  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_22__20_]
#set_load 1.07313  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_22__21_]
#set_resistance 0.162765  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_22__21_]
#set_load 2.25774  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_22__22_]
#set_resistance 0.326128  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_22__22_]
#set_load 0.948769  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_22__23_]
#set_resistance 0.142667  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_22__23_]
#set_load 1.71138  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_22__24_]
#set_resistance 0.258762  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_22__24_]
#set_load 0.917573  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_22__25_]
#set_resistance 0.138821  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_22__25_]
#set_load 0.885261  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_22__26_]
#set_resistance 0.129215  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_22__26_]
#set_load 1.21136  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_22__27_]
#set_resistance 0.175052  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_22__27_]
#set_load 1.13382  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_22__28_]
#set_resistance 0.163286  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_22__28_]
#set_load 0.778759  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_22__29_]
#set_resistance 0.113185  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_22__29_]
#set_load 1.1894  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_22__30_]
#set_resistance 0.174112  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_22__30_]
#set_load 0.72668  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_22__31_]
#set_resistance 0.106708  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_22__31_]
#set_load 2.75479  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_23__0_]
#set_resistance 0.396544  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_23__0_]
#set_load 2.34395  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_23__1_]
#set_resistance 0.343611  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_23__1_]
#set_load 1.81909  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_23__2_]
#set_resistance 0.266229  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_23__2_]
#set_load 0.485227  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_23__3_]
#set_resistance 0.0699762  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_23__3_]
#set_load 0.92058  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_23__4_]
#set_resistance 0.133174  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_23__4_]
#set_load 1.35807  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_23__5_]
#set_resistance 0.194703  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_23__5_]
#set_load 0.987021  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_23__6_]
#set_resistance 0.142015  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_23__6_]
#set_load 0.834898  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_23__7_]
#set_resistance 0.120485  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_23__7_]
#set_load 1.31676  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_23__8_]
#set_resistance 0.191726  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_23__8_]
#set_load 2.18151  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_23__9_]
#set_resistance 0.320392  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_23__9_]
#set_load 2.51931  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_23__10_]
#set_resistance 0.367576  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_23__10_]
#set_load 1.23756  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_23__11_]
#set_resistance 0.17801  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_23__11_]
#set_load 2.88236  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_23__12_]
#set_resistance 0.422213  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_23__12_]
#set_load 1.54289  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_23__13_]
#set_resistance 0.222861  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_23__13_]
#set_load 3.40858  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_23__14_]
#set_resistance 0.49497  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_23__14_]
#set_load 1.92639  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_23__15_]
#set_resistance 0.278429  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_23__15_]
#set_load 2.15106  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_23__16_]
#set_resistance 0.312902  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_23__16_]
#set_load 1.0376  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_23__17_]
#set_resistance 0.150252  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_23__17_]
#set_load 2.46032  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_23__18_]
#set_resistance 0.363162  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_23__18_]
#set_load 2.28066  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_23__19_]
#set_resistance 0.342123  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_23__19_]
#set_load 2.12404  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_23__20_]
#set_resistance 0.312529  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_23__20_]
#set_load 1.88315  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_23__21_]
#set_resistance 0.279087  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_23__21_]
#set_load 3.10841  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_23__22_]
#set_resistance 0.4537  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_23__22_]
#set_load 1.14551  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_23__23_]
#set_resistance 0.169003  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_23__23_]
#set_load 1.41458  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_23__24_]
#set_resistance 0.207376  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_23__24_]
#set_load 1.91983  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_23__25_]
#set_resistance 0.286408  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_23__25_]
#set_load 1.26097  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_23__26_]
#set_resistance 0.185899  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_23__26_]
#set_load 1.27966  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_23__27_]
#set_resistance 0.183993  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_23__27_]
#set_load 2.08771  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_23__28_]
#set_resistance 0.301873  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_23__28_]
#set_load 1.09551  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_23__29_]
#set_resistance 0.158792  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_23__29_]
#set_load 1.31982  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_23__30_]
#set_resistance 0.192132  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_23__30_]
#set_load 0.597022  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_23__31_]
#set_resistance 0.087627  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_23__31_]
#set_load 0.970552  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_24__0_]
#set_resistance 0.142541  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_24__0_]
#set_load 1.37466  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_24__1_]
#set_resistance 0.197499  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_24__1_]
#set_load 2.811  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_24__2_]
#set_resistance 0.411424  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_24__2_]
#set_load 2.69412  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_24__3_]
#set_resistance 0.387727  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_24__3_]
#set_load 2.35756  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_24__4_]
#set_resistance 0.33956  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_24__4_]
#set_load 1.90218  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_24__5_]
#set_resistance 0.274462  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_24__5_]
#set_load 3.02445  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_24__6_]
#set_resistance 0.433437  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_24__6_]
#set_load 2.88995  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_24__7_]
#set_resistance 0.415631  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_24__7_]
#set_load 1.69973  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_24__8_]
#set_resistance 0.248941  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_24__8_]
#set_load 1.36614  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_24__9_]
#set_resistance 0.196484  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_24__9_]
#set_load 2.4235  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_24__10_]
#set_resistance 0.357592  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_24__10_]
#set_load 2.27862  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_24__11_]
#set_resistance 0.326343  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_24__11_]
#set_load 2.20385  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_24__12_]
#set_resistance 0.323051  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_24__12_]
#set_load 2.27266  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_24__13_]
#set_resistance 0.325883  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_24__13_]
#set_load 1.86517  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_24__14_]
#set_resistance 0.275007  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_24__14_]
#set_load 1.98468  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_24__15_]
#set_resistance 0.28451  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_24__15_]
#set_load 3.21082  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_24__16_]
#set_resistance 0.485481  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_24__16_]
#set_load 4.0593  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_24__17_]
#set_resistance 0.601779  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_24__17_]
#set_load 1.70721  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_24__18_]
#set_resistance 0.253749  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_24__18_]
#set_load 3.44565  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_24__19_]
#set_resistance 0.513742  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_24__19_]
#set_load 3.19732  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_24__20_]
#set_resistance 0.480397  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_24__20_]
#set_load 3.54339  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_24__21_]
#set_resistance 0.531481  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_24__21_]
#set_load 1.95538  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_24__22_]
#set_resistance 0.290213  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_24__22_]
#set_load 2.87262  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_24__23_]
#set_resistance 0.427463  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_24__23_]
#set_load 1.95315  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_24__24_]
#set_resistance 0.293139  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_24__24_]
#set_load 3.16506  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_24__25_]
#set_resistance 0.466557  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_24__25_]
#set_load 3.45006  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_24__26_]
#set_resistance 0.50795  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_24__26_]
#set_load 2.66827  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_24__27_]
#set_resistance 0.39455  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_24__27_]
#set_load 1.87194  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_24__28_]
#set_resistance 0.27904  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_24__28_]
#set_load 2.84119  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_24__29_]
#set_resistance 0.420425  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_24__29_]
#set_load 3.35282  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_24__30_]
#set_resistance 0.49207  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_24__30_]
#set_load 3.77645  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_24__31_]
#set_resistance 0.558877  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_24__31_]
#set_load 2.23599  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_25__0_]
#set_resistance 0.326272  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_25__0_]
#set_load 2.51421  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_25__1_]
#set_resistance 0.361918  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_25__1_]
#set_load 3.13801  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_25__2_]
#set_resistance 0.462603  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_25__2_]
#set_load 2.77407  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_25__3_]
#set_resistance 0.40064  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_25__3_]
#set_load 2.10652  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_25__4_]
#set_resistance 0.307178  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_25__4_]
#set_load 2.18461  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_25__5_]
#set_resistance 0.314098  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_25__5_]
#set_load 2.29497  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_25__6_]
#set_resistance 0.330914  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_25__6_]
#set_load 2.84422  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_25__7_]
#set_resistance 0.411099  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_25__7_]
#set_load 2.88444  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_25__8_]
#set_resistance 0.424587  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_25__8_]
#set_load 1.97085  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_25__9_]
#set_resistance 0.285707  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_25__9_]
#set_load 2.55162  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_25__10_]
#set_resistance 0.373971  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_25__10_]
#set_load 2.62091  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_25__11_]
#set_resistance 0.376166  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_25__11_]
#set_load 2.54696  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_25__12_]
#set_resistance 0.374099  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_25__12_]
#set_load 2.98008  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_25__13_]
#set_resistance 0.429228  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_25__13_]
#set_load 2.35632  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_25__14_]
#set_resistance 0.346571  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_25__14_]
#set_load 2.3926  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_25__15_]
#set_resistance 0.343341  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_25__15_]
#set_load 3.01526  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_25__16_]
#set_resistance 0.456781  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_25__16_]
#set_load 3.67954  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_25__17_]
#set_resistance 0.548378  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_25__17_]
#set_load 1.80435  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_25__18_]
#set_resistance 0.272723  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_25__18_]
#set_load 2.26436  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_25__19_]
#set_resistance 0.339302  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_25__19_]
#set_load 3.19201  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_25__20_]
#set_resistance 0.480983  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_25__20_]
#set_load 2.53425  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_25__21_]
#set_resistance 0.380484  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_25__21_]
#set_load 1.86141  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_25__22_]
#set_resistance 0.28018  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_25__22_]
#set_load 2.15076  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_25__23_]
#set_resistance 0.323597  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_25__23_]
#set_load 2.59611  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_25__24_]
#set_resistance 0.383936  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_25__24_]
#set_load 2.50835  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_25__25_]
#set_resistance 0.375263  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_25__25_]
#set_load 3.10531  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_25__26_]
#set_resistance 0.462015  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_25__26_]
#set_load 2.69146  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_25__27_]
#set_resistance 0.404547  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_25__27_]
#set_load 1.80836  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_25__28_]
#set_resistance 0.269533  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_25__28_]
#set_load 2.53312  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_25__29_]
#set_resistance 0.374286  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_25__29_]
#set_load 2.92601  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_25__30_]
#set_resistance 0.43046  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_25__30_]
#set_load 3.58602  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_25__31_]
#set_resistance 0.529993  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_25__31_]
#set_load 2.23224  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_26__0_]
#set_resistance 0.322632  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_26__0_]
#set_load 2.51612  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_26__1_]
#set_resistance 0.360373  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_26__1_]
#set_load 2.61225  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_26__2_]
#set_resistance 0.3833  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_26__2_]
#set_load 2.90573  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_26__3_]
#set_resistance 0.41894  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_26__3_]
#set_load 2.05072  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_26__4_]
#set_resistance 0.294466  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_26__4_]
#set_load 2.22831  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_26__5_]
#set_resistance 0.321187  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_26__5_]
#set_load 3.44186  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_26__6_]
#set_resistance 0.495131  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_26__6_]
#set_load 3.53522  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_26__7_]
#set_resistance 0.508061  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_26__7_]
#set_load 2.24173  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_26__8_]
#set_resistance 0.328317  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_26__8_]
#set_load 1.98121  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_26__9_]
#set_resistance 0.285146  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_26__9_]
#set_load 3.10432  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_26__10_]
#set_resistance 0.452243  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_26__10_]
#set_load 3.06481  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_26__11_]
#set_resistance 0.439166  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_26__11_]
#set_load 2.8326  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_26__12_]
#set_resistance 0.41223  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_26__12_]
#set_load 3.04685  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_26__13_]
#set_resistance 0.436694  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_26__13_]
#set_load 1.70758  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_26__14_]
#set_resistance 0.247868  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_26__14_]
#set_load 2.61805  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_26__15_]
#set_resistance 0.375865  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_26__15_]
#set_load 2.37718  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_26__16_]
#set_resistance 0.358706  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_26__16_]
#set_load 1.49181  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_26__17_]
#set_resistance 0.225929  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_26__17_]
#set_load 0.878013  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_26__18_]
#set_resistance 0.131556  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_26__18_]
#set_load 0.731122  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_26__19_]
#set_resistance 0.108799  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_26__19_]
#set_load 1.20863  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_26__20_]
#set_resistance 0.186036  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_26__20_]
#set_load 1.91481  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_26__21_]
#set_resistance 0.291776  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_26__21_]
#set_load 1.18555  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_26__22_]
#set_resistance 0.176377  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_26__22_]
#set_load 2.22142  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_26__23_]
#set_resistance 0.332427  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_26__23_]
#set_load 2.3735  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_26__24_]
#set_resistance 0.352934  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_26__24_]
#set_load 1.48198  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_26__25_]
#set_resistance 0.220584  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_26__25_]
#set_load 1.782  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_26__26_]
#set_resistance 0.26546  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_26__26_]
#set_load 1.38762  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_26__27_]
#set_resistance 0.208636  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_26__27_]
#set_load 1.46175  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_26__28_]
#set_resistance 0.218635  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_26__28_]
#set_load 0.723862  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_26__29_]
#set_resistance 0.107337  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_26__29_]
#set_load 0.922943  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_26__30_]
#set_resistance 0.138944  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_26__30_]
#set_load 1.40476  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_26__31_]
#set_resistance 0.209711  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_26__31_]
#set_load 0.584081  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_27__0_]
#set_resistance 0.0877132  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_27__0_]
#set_load 1.40364  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_27__1_]
#set_resistance 0.203778  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_27__1_]
#set_load 1.17961  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_27__2_]
#set_resistance 0.181519  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_27__2_]
#set_load 0.98697  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_27__3_]
#set_resistance 0.146385  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_27__3_]
#set_load 0.617115  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_27__4_]
#set_resistance 0.0919798  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_27__4_]
#set_load 1.61994  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_27__5_]
#set_resistance 0.243837  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_27__5_]
#set_load 0.145626  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_27__6_]
#set_resistance 0.02141  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_27__6_]
#set_load 0.768688  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_27__7_]
#set_resistance 0.111792  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_27__7_]
#set_load 1.19694  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_27__8_]
#set_resistance 0.180153  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_27__8_]
#set_load 0.683394  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_27__9_]
#set_resistance 0.0994954  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_27__9_]
#set_load 2.14554  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_27__10_]
#set_resistance 0.317341  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_27__10_]
#set_load 2.30721  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_27__11_]
#set_resistance 0.333036  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_27__11_]
#set_load 1.41949  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_27__12_]
#set_resistance 0.213189  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_27__12_]
#set_load 1.71926  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_27__13_]
#set_resistance 0.247274  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_27__13_]
#set_load 1.3771  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_27__14_]
#set_resistance 0.205049  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_27__14_]
#set_load 1.84141  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_27__15_]
#set_resistance 0.264222  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_27__15_]
#set_load 2.3931  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_27__16_]
#set_resistance 0.365356  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_27__16_]
#set_load 2.00951  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_27__17_]
#set_resistance 0.306749  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_27__17_]
#set_load 0.94141  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_27__18_]
#set_resistance 0.145421  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_27__18_]
#set_load 2.2497  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_27__19_]
#set_resistance 0.34036  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_27__19_]
#set_load 2.31486  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_27__20_]
#set_resistance 0.354916  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_27__20_]
#set_load 2.41607  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_27__21_]
#set_resistance 0.369671  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_27__21_]
#set_load 1.65287  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_27__22_]
#set_resistance 0.248443  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_27__22_]
#set_load 2.39193  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_27__23_]
#set_resistance 0.364181  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_27__23_]
#set_load 2.09113  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_27__24_]
#set_resistance 0.313988  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_27__24_]
#set_load 1.98793  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_27__25_]
#set_resistance 0.300428  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_27__25_]
#set_load 2.25516  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_27__26_]
#set_resistance 0.33732  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_27__26_]
#set_load 1.98216  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_27__27_]
#set_resistance 0.301385  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_27__27_]
#set_load 1.8616  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_27__28_]
#set_resistance 0.281314  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_27__28_]
#set_load 1.36408  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_27__29_]
#set_resistance 0.205598  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_27__29_]
#set_load 1.1871  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_27__30_]
#set_resistance 0.17969  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_27__30_]
#set_load 2.03499  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_27__31_]
#set_resistance 0.306892  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_27__31_]
#set_load 0.185573  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_28__0_]
#set_resistance 0.0267695  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_28__0_]
#set_load 1.32075  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_28__1_]
#set_resistance 0.190478  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_28__1_]
#set_load 2.44058  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_28__2_]
#set_resistance 0.360103  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_28__2_]
#set_load 2.22968  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_28__3_]
#set_resistance 0.325159  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_28__3_]
#set_load 1.68744  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_28__4_]
#set_resistance 0.24473  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_28__4_]
#set_load 1.7677  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_28__5_]
#set_resistance 0.256453  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_28__5_]
#set_load 2.40896  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_28__6_]
#set_resistance 0.346662  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_28__6_]
#set_load 3.26252  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_28__7_]
#set_resistance 0.468532  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_28__7_]
#set_load 1.78226  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_28__8_]
#set_resistance 0.264048  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_28__8_]
#set_load 1.58974  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_28__9_]
#set_resistance 0.231828  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_28__9_]
#set_load 2.1581  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_28__10_]
#set_resistance 0.314667  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_28__10_]
#set_load 2.50654  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_28__11_]
#set_resistance 0.360827  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_28__11_]
#set_load 1.93246  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_28__12_]
#set_resistance 0.2857  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_28__12_]
#set_load 2.46275  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_28__13_]
#set_resistance 0.353141  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_28__13_]
#set_load 1.21643  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_28__14_]
#set_resistance 0.177549  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_28__14_]
#set_load 1.82765  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_28__15_]
#set_resistance 0.262498  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_28__15_]
#set_load 1.47569  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_28__16_]
#set_resistance 0.216451  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_28__16_]
#set_load 2.00948  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_28__17_]
#set_resistance 0.291064  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_28__17_]
#set_load 1.55327  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_28__18_]
#set_resistance 0.229068  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_28__18_]
#set_load 2.79523  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_28__19_]
#set_resistance 0.414778  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_28__19_]
#set_load 2.60532  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_28__20_]
#set_resistance 0.383489  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_28__20_]
#set_load 2.97401  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_28__21_]
#set_resistance 0.439221  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_28__21_]
#set_load 1.73491  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_28__22_]
#set_resistance 0.254503  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_28__22_]
#set_load 3.55779  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_28__23_]
#set_resistance 0.523811  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_28__23_]
#set_load 2.62939  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_28__24_]
#set_resistance 0.382815  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_28__24_]
#set_load 3.2194  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_28__25_]
#set_resistance 0.472265  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_28__25_]
#set_load 2.38615  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_28__26_]
#set_resistance 0.346864  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_28__26_]
#set_load 1.92122  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_28__27_]
#set_resistance 0.277425  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_28__27_]
#set_load 1.12089  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_28__28_]
#set_resistance 0.166929  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_28__28_]
#set_load 0.96598  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_28__29_]
#set_resistance 0.14143  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_28__29_]
#set_load 2.2161  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_28__30_]
#set_resistance 0.321894  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_28__30_]
#set_load 2.3881  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_28__31_]
#set_resistance 0.348474  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_28__31_]
#set_load 2.30091  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_29__0_]
#set_resistance 0.331862  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_29__0_]
#set_load 1.40018  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_29__1_]
#set_resistance 0.200914  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_29__1_]
#set_load 1.66438  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_29__2_]
#set_resistance 0.243318  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_29__2_]
#set_load 0.978315  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_29__3_]
#set_resistance 0.14047  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_29__3_]
#set_load 0.93124  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_29__4_]
#set_resistance 0.137648  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_29__4_]
#set_load 0.352082  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_29__5_]
#set_resistance 0.0516552  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_29__5_]
#set_load 1.62571  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_29__6_]
#set_resistance 0.233992  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_29__6_]
#set_load 1.34925  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_29__7_]
#set_resistance 0.193498  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_29__7_]
#set_load 1.86087  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_29__8_]
#set_resistance 0.267528  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_29__8_]
#set_load 1.7913  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_29__9_]
#set_resistance 0.260421  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_29__9_]
#set_load 2.43934  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_29__10_]
#set_resistance 0.35687  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_29__10_]
#set_load 1.2842  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_29__11_]
#set_resistance 0.185696  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_29__11_]
#set_load 2.71088  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_29__12_]
#set_resistance 0.396809  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_29__12_]
#set_load 1.72184  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_29__13_]
#set_resistance 0.251976  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_29__13_]
#set_load 3.23032  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_29__14_]
#set_resistance 0.469607  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_29__14_]
#set_load 1.92174  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_29__15_]
#set_resistance 0.27616  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_29__15_]
#set_load 2.16155  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_29__16_]
#set_resistance 0.314178  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_29__16_]
#set_load 0.938236  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_29__17_]
#set_resistance 0.137798  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_29__17_]
#set_load 2.67558  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_29__18_]
#set_resistance 0.399439  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_29__18_]
#set_load 1.74268  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_29__19_]
#set_resistance 0.26315  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_29__19_]
#set_load 1.5114  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_29__20_]
#set_resistance 0.22436  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_29__20_]
#set_load 1.55471  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_29__21_]
#set_resistance 0.232621  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_29__21_]
#set_load 2.36653  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_29__22_]
#set_resistance 0.340692  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_29__22_]
#set_load 0.834963  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_29__23_]
#set_resistance 0.124793  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_29__23_]
#set_load 0.832212  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_29__24_]
#set_resistance 0.123449  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_29__24_]
#set_load 1.24121  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_29__25_]
#set_resistance 0.186236  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_29__25_]
#set_load 0.443895  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_29__26_]
#set_resistance 0.0641824  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_29__26_]
#set_load 1.67639  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_29__27_]
#set_resistance 0.248652  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_29__27_]
#set_load 1.65529  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_29__28_]
#set_resistance 0.241374  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_29__28_]
#set_load 1.02217  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_29__29_]
#set_resistance 0.148366  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_29__29_]
#set_load 1.04372  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_29__30_]
#set_resistance 0.152  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_29__30_]
#set_load 0.395852  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_29__31_]
#set_resistance 0.0571843  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_29__31_]
#set_load 3.67965  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_30__0_]
#set_resistance 0.538793  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_30__0_]
#set_load 2.76315  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_30__1_]
#set_resistance 0.407748  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_30__1_]
#set_load 2.38773  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_30__2_]
#set_resistance 0.349769  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_30__2_]
#set_load 0.956899  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_30__3_]
#set_resistance 0.137563  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_30__3_]
#set_load 1.90741  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_30__4_]
#set_resistance 0.27951  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_30__4_]
#set_load 1.05211  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_30__5_]
#set_resistance 0.152559  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_30__5_]
#set_load 1.5418  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_30__6_]
#set_resistance 0.221391  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_30__6_]
#set_load 1.11725  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_30__7_]
#set_resistance 0.160269  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_30__7_]
#set_load 2.07237  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_30__8_]
#set_resistance 0.301084  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_30__8_]
#set_load 2.49578  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_30__9_]
#set_resistance 0.366159  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_30__9_]
#set_load 3.00453  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_30__10_]
#set_resistance 0.441472  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_30__10_]
#set_load 1.9968  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_30__11_]
#set_resistance 0.293368  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_30__11_]
#set_load 2.9767  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_30__12_]
#set_resistance 0.439005  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_30__12_]
#set_load 1.24667  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_30__13_]
#set_resistance 0.182519  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_30__13_]
#set_load 3.66786  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_30__14_]
#set_resistance 0.536602  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_30__14_]
#set_load 2.10101  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_30__15_]
#set_resistance 0.304991  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_30__15_]
#set_load 2.12503  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_30__16_]
#set_resistance 0.30878  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_30__16_]
#set_load 0.853807  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_30__17_]
#set_resistance 0.125389  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_30__17_]
#set_load 3.54869  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_30__18_]
#set_resistance 0.531401  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_30__18_]
#set_load 2.3856  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_30__19_]
#set_resistance 0.360924  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_30__19_]
#set_load 2.05555  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_30__20_]
#set_resistance 0.302449  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_30__20_]
#set_load 1.61436  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_30__21_]
#set_resistance 0.242543  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_30__21_]
#set_load 3.38866  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_30__22_]
#set_resistance 0.494561  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_30__22_]
#set_load 1.56938  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_30__23_]
#set_resistance 0.235174  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_30__23_]
#set_load 1.33889  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_30__24_]
#set_resistance 0.200327  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_30__24_]
#set_load 1.60598  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_30__25_]
#set_resistance 0.240523  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_30__25_]
#set_load 0.900552  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_30__26_]
#set_resistance 0.130991  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_30__26_]
#set_load 1.4014  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_30__27_]
#set_resistance 0.205793  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_30__27_]
#set_load 1.40684  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_30__28_]
#set_resistance 0.205669  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_30__28_]
#set_load 0.898894  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_30__29_]
#set_resistance 0.129935  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_30__29_]
#set_load 1.00757  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_30__30_]
#set_resistance 0.145682  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_30__30_]
#set_load 1.19343  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_30__31_]
#set_resistance 0.17565  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_30__31_]
#set_load 3.14747  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_31__0_]
#set_resistance 0.458026  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_31__0_]
#set_load 2.42533  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_31__1_]
#set_resistance 0.356367  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_31__1_]
#set_load 1.9658  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_31__2_]
#set_resistance 0.285417  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_31__2_]
#set_load 1.06571  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_31__3_]
#set_resistance 0.153371  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_31__3_]
#set_load 2.21018  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_31__4_]
#set_resistance 0.32372  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_31__4_]
#set_load 1.55309  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_31__5_]
#set_resistance 0.224014  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_31__5_]
#set_load 2.01036  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_31__6_]
#set_resistance 0.293872  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_31__6_]
#set_load 1.28106  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_31__7_]
#set_resistance 0.186782  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_31__7_]
#set_load 2.43957  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_31__8_]
#set_resistance 0.354866  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_31__8_]
#set_load 2.63674  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_31__9_]
#set_resistance 0.389084  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_31__9_]
#set_load 2.63115  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_31__10_]
#set_resistance 0.386983  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_31__10_]
#set_load 1.42124  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_31__11_]
#set_resistance 0.207989  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_31__11_]
#set_load 3.40745  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_31__12_]
#set_resistance 0.502196  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_31__12_]
#set_load 1.60992  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_31__13_]
#set_resistance 0.23525  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_31__13_]
#set_load 3.68118  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_31__14_]
#set_resistance 0.539634  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_31__14_]
#set_load 2.32159  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_31__15_]
#set_resistance 0.338487  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_31__15_]
#set_load 2.08391  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_31__16_]
#set_resistance 0.303565  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_31__16_]
#set_load 0.973542  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_31__17_]
#set_resistance 0.143027  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_31__17_]
#set_load 2.02104  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_31__18_]
#set_resistance 0.296503  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_31__18_]
#set_load 2.3451  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_31__19_]
#set_resistance 0.352465  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_31__19_]
#set_load 2.16501  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_31__20_]
#set_resistance 0.317449  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_31__20_]
#set_load 1.64077  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_31__21_]
#set_resistance 0.242191  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_31__21_]
#set_load 3.08741  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_31__22_]
#set_resistance 0.450834  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_31__22_]
#set_load 2.4976  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_31__23_]
#set_resistance 0.364139  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_31__23_]
#set_load 1.28105  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_31__24_]
#set_resistance 0.189364  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_31__24_]
#set_load 1.75472  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_31__25_]
#set_resistance 0.260219  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_31__25_]
#set_load 1.0123  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_31__26_]
#set_resistance 0.1467  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_31__26_]
#set_load 1.21982  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_31__27_]
#set_resistance 0.17568  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_31__27_]
#set_load 1.46226  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_31__28_]
#set_resistance 0.212058  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_31__28_]
#set_load 1.28405  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_31__29_]
#set_resistance 0.184587  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_31__29_]
#set_load 1.16733  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_31__30_]
#set_resistance 0.169943  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_31__30_]
#set_load 0.73809  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_31__31_]
#set_resistance 0.106958  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_rf_reg_q_31__31_]
#set_load 0.638572  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_we_a_dec[1]}]
#set_resistance 0.0983694  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_we_a_dec[1]}]
#set_load 1.81799  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_we_a_dec[2]}]
#set_resistance 0.267002  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_we_a_dec[2]}]
#set_load 1.31148  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_we_a_dec[3]}]
#set_resistance 0.190894  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_we_a_dec[3]}]
#set_load 1.27382  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_we_a_dec[4]}]
#set_resistance 0.185776  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_we_a_dec[4]}]
#set_load 0.327705  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_we_a_dec[5]}]
#set_resistance 0.0487979  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_we_a_dec[5]}]
#set_load 1.09243  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_we_a_dec[6]}]
#set_resistance 0.161258  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_we_a_dec[6]}]
#set_load 0.618385  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_we_a_dec[7]}]
#set_resistance 0.0918781  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_we_a_dec[7]}]
#set_load 0.306492  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_we_a_dec[8]}]
#set_resistance 0.0469378  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_we_a_dec[8]}]
#set_load 0.580179  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_we_a_dec[9]}]
#set_resistance 0.0845731  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_we_a_dec[9]}]
#set_load 0.834451  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_we_a_dec[10]}]
#set_resistance 0.120288  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_we_a_dec[10]}]
#set_load 1.17426  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_we_a_dec[11]}]
#set_resistance 0.171591  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_we_a_dec[11]}]
#set_load 1.50852  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_we_a_dec[12]}]
#set_resistance 0.224336  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_we_a_dec[12]}]
#set_load 0.759451  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_we_a_dec[13]}]
#set_resistance 0.111166  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_we_a_dec[13]}]
#set_load 0.700537  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_we_a_dec[14]}]
#set_resistance 0.102086  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_we_a_dec[14]}]
#set_load 0.647348  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_we_a_dec[15]}]
#set_resistance 0.0933932  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_we_a_dec[15]}]
#set_load 1.22866  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_we_a_dec[16]}]
#set_resistance 0.177822  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_we_a_dec[16]}]
#set_load 0.679269  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_we_a_dec[17]}]
#set_resistance 0.0981554  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_we_a_dec[17]}]
#set_load 3.12394  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_we_a_dec[18]}]
#set_resistance 0.475943  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_we_a_dec[18]}]
#set_load 0.869992  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_we_a_dec[19]}]
#set_resistance 0.126675  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_we_a_dec[19]}]
#set_load 0.442155  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_we_a_dec[20]}]
#set_resistance 0.0648646  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_we_a_dec[20]}]
#set_load 2.67238  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_we_a_dec[21]}]
#set_resistance 0.404722  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_we_a_dec[21]}]
#set_load 2.73611  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_we_a_dec[22]}]
#set_resistance 0.417686  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_we_a_dec[22]}]
#set_load 2.71559  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_we_a_dec[23]}]
#set_resistance 0.41546  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_we_a_dec[23]}]
#set_load 0.456126  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_we_a_dec[24]}]
#set_resistance 0.0664954  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_we_a_dec[24]}]
#set_load 0.273385  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_we_a_dec[25]}]
#set_resistance 0.0398548  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_we_a_dec[25]}]
#set_load 1.3083  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_we_a_dec[26]}]
#set_resistance 0.199383  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_we_a_dec[26]}]
#set_load 0.378782  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_we_a_dec[27]}]
#set_resistance 0.0562696  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_we_a_dec[27]}]
#set_load 0.911735  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_we_a_dec[28]}]
#set_resistance 0.132659  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_we_a_dec[28]}]
#set_load 2.31476  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_we_a_dec[29]}]
#set_resistance 0.353906  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_we_a_dec[29]}]
#set_load 2.37864  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_we_a_dec[30]}]
#set_resistance 0.363966  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_we_a_dec[30]}]
#set_load 3.09094  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_we_a_dec[31]}]
#set_resistance 0.471307  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_gen_regfile_ff_register_file_i_we_a_dec[31]}]
#set_load 0.282938  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_gen_err_resp_err_resp_err_rsp_pending]
#set_resistance 0.0420817  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_gen_err_resp_err_resp_err_rsp_pending]
#set_load 0.375499  [get_nets {u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_gen_err_resp_err_resp_err_instr_type[0]}]
#set_resistance 0.0557042  [get_nets {u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_gen_err_resp_err_resp_err_instr_type[0]}]
#set_load 0.419254  [get_nets {u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_gen_err_resp_err_resp_err_instr_type[1]}]
#set_resistance 0.0630146  [get_nets {u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_gen_err_resp_err_resp_err_instr_type[1]}]
#set_load 0.479474  [get_nets {u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_gen_err_resp_err_resp_err_instr_type[2]}]
#set_resistance 0.0710808  [get_nets {u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_gen_err_resp_err_resp_err_instr_type[2]}]
#set_load 0.502534  [get_nets {u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_gen_err_resp_err_resp_err_instr_type[3]}]
#set_resistance 0.0751677  [get_nets {u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_gen_err_resp_err_resp_err_instr_type[3]}]
#set_load 0.186741  [get_nets {u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_gen_err_resp_err_resp_err_opcode[0]}]
#set_resistance 0.0285849  [get_nets {u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_gen_err_resp_err_resp_err_opcode[0]}]
#set_load 2.38578  [get_nets {u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_gen_err_resp_err_resp_err_opcode[1]}]
#set_resistance 0.358255  [get_nets {u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_gen_err_resp_err_resp_err_opcode[1]}]
#set_load 0.297077  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_gen_err_resp_err_resp_err_req_pending]
#set_resistance 0.0431143  [get_nets u_top_core_u_cpu_cluster/u_dxbar_1to2_u_s1n_3_gen_err_resp_err_resp_err_req_pending]
#set_load 2.90065  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[0]}]
#set_resistance 0.433368  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[0]}]
#set_load 1.00806  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[1]}]
#set_resistance 0.148288  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[1]}]
#set_load 2.15488  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[2]}]
#set_resistance 0.31388  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[2]}]
#set_load 0.138807  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[10]}]
#set_resistance 0.019984  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[10]}]
#set_load 0.445612  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[11]}]
#set_resistance 0.0661013  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[11]}]
#set_load 0.327377  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[12]}]
#set_resistance 0.049187  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[12]}]
#set_load 2.19568  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[13]}]
#set_resistance 0.322047  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[13]}]
#set_load 0.37598  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[14]}]
#set_resistance 0.0551176  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[14]}]
#set_load 0.345796  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[15]}]
#set_resistance 0.0510476  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[15]}]
#set_load 0.329947  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[16]}]
#set_resistance 0.0487803  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[16]}]
#set_load 2.77324  [get_nets u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_rptr_value_0_]
#set_resistance 0.405388  [get_nets u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_rptr_value_0_]
#set_load 2.58055  [get_nets u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_wptr_value_0_]
#set_resistance 0.37842  [get_nets u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_wptr_value_0_]
#set_load 0.389933  [get_nets u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_fifo_rptr_1_]
#set_resistance 0.0567053  [get_nets u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_fifo_rptr_1_]
#set_load 2.74348  [get_nets u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_fifo_wptr_1_]
#set_resistance 0.393317  [get_nets u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_fifo_wptr_1_]
#set_load 0.214564  [get_nets u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_under_rst]
#set_resistance 0.0320009  [get_nets u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_under_rst]
#set_load 0.4182  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_rdata[1]}]
#set_resistance 0.0619324  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_rdata[1]}]
#set_load 0.310553  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_rdata[2]}]
#set_resistance 0.0477294  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_rdata[2]}]
#set_load 1.03846  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_rdata[3]}]
#set_resistance 0.151821  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_rdata[3]}]
#set_load 0.199797  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_rdata[4]}]
#set_resistance 0.0299652  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_rdata[4]}]
#set_load 0.511675  [get_nets u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_rptr_value_0_]
#set_resistance 0.0763663  [get_nets u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_rptr_value_0_]
#set_load 0.855765  [get_nets u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_wptr_value_0_]
#set_resistance 0.125427  [get_nets u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_wptr_value_0_]
#set_load 0.329017  [get_nets u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_fifo_rptr_1_]
#set_resistance 0.0494112  [get_nets u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_fifo_rptr_1_]
#set_load 0.366603  [get_nets u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_fifo_wptr_1_]
#set_resistance 0.0535004  [get_nets u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_fifo_wptr_1_]
#set_load 0.399601  [get_nets u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_under_rst]
#set_resistance 0.0595791  [get_nets u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_under_rst]
#set_load 2.5776  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_rdata[1]}]
#set_resistance 0.375425  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_rdata[1]}]
#set_load 2.94122  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_rdata[2]}]
#set_resistance 0.429315  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_rdata[2]}]
#set_load 2.44501  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_rdata[3]}]
#set_resistance 0.356049  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_rdata[3]}]
#set_load 2.87932  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_rdata[4]}]
#set_resistance 0.419373  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_rdata[4]}]
#set_load 0.47071  [get_nets u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_rptr_value_0_]
#set_resistance 0.0710092  [get_nets u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_rptr_value_0_]
#set_load 0.636433  [get_nets u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_wptr_value_0_]
#set_resistance 0.0927782  [get_nets u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_wptr_value_0_]
#set_load 0.53887  [get_nets u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_fifo_rptr_1_]
#set_resistance 0.0744151  [get_nets u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_fifo_rptr_1_]
#set_load 0.634938  [get_nets u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_fifo_wptr_1_]
#set_resistance 0.0852116  [get_nets u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_fifo_wptr_1_]
#set_load 0.702092  [get_nets u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_under_rst]
#set_resistance 0.10501  [get_nets u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_under_rst]
#set_load 5.96635  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[0]}]
#set_resistance 0.916304  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[0]}]
#set_load 0.388889  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[8]}]
#set_resistance 0.0593211  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[8]}]
#set_load 0.305864  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[9]}]
#set_resistance 0.0453368  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[9]}]
#set_load 0.0495722  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[10]}]
#set_resistance 0.00715476  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[10]}]
#set_load 0.325735  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[11]}]
#set_resistance 0.0491909  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[11]}]
#set_load 0.57074  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[12]}]
#set_resistance 0.0867712  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[12]}]
#set_load 0.499482  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[13]}]
#set_resistance 0.0748668  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[13]}]
#set_load 0.289907  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[14]}]
#set_resistance 0.0422007  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[14]}]
#set_load 0.277718  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[15]}]
#set_resistance 0.0410833  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[15]}]
#set_load 0.681217  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[16]}]
#set_resistance 0.0999197  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[16]}]
#set_load 0.279941  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[17]}]
#set_resistance 0.0407945  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[17]}]
#set_load 0.240676  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[18]}]
#set_resistance 0.0359326  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[18]}]
#set_load 0.327162  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[19]}]
#set_resistance 0.0483555  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[19]}]
#set_load 0.145102  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[20]}]
#set_resistance 0.0215099  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[20]}]
#set_load 0.402127  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[21]}]
#set_resistance 0.0582418  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[21]}]
#set_load 0.419996  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[22]}]
#set_resistance 0.0617863  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[22]}]
#set_load 0.369716  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[23]}]
#set_resistance 0.05451  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[23]}]
#set_load 0.284635  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[24]}]
#set_resistance 0.0440068  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[24]}]
#set_load 0.495251  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[25]}]
#set_resistance 0.0722883  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[25]}]
#set_load 0.345379  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[26]}]
#set_resistance 0.0502967  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[26]}]
#set_load 0.196893  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[27]}]
#set_resistance 0.0303727  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[27]}]
#set_load 0.402213  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[28]}]
#set_resistance 0.0592092  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[28]}]
#set_load 0.0756058  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[29]}]
#set_resistance 0.0116475  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[29]}]
#set_load 0.492317  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[30]}]
#set_resistance 0.0710687  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[30]}]
#set_load 0.50004  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[31]}]
#set_resistance 0.075112  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[31]}]
#set_load 0.433478  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[32]}]
#set_resistance 0.0621795  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[32]}]
#set_load 0.0445928  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[33]}]
#set_resistance 0.00672901  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[33]}]
#set_load 0.48658  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[34]}]
#set_resistance 0.069708  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[34]}]
#set_load 0.543956  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[35]}]
#set_resistance 0.079556  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[35]}]
#set_load 0.382074  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[36]}]
#set_resistance 0.0554975  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[36]}]
#set_load 0.268036  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[37]}]
#set_resistance 0.0398367  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[37]}]
#set_load 0.454459  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[38]}]
#set_resistance 0.0667706  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[38]}]
#set_load 0.361688  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[39]}]
#set_resistance 0.0519035  [get_nets {u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[39]}]
#set_load 0.151214  [get_nets u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_rptr_value_0_]
#set_resistance 0.0219637  [get_nets u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_rptr_value_0_]
#set_load 0.698593  [get_nets u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_wptr_value_0_]
#set_resistance 0.100778  [get_nets u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_wptr_value_0_]
#set_load 0.310687  [get_nets u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_fifo_rptr_1_]
#set_resistance 0.0465518  [get_nets u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_fifo_rptr_1_]
#set_load 0.326189  [get_nets u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_fifo_wptr_1_]
#set_resistance 0.047649  [get_nets u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_fifo_wptr_1_]
#set_load 0.204499  [get_nets u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_under_rst]
#set_resistance 0.0278772  [get_nets u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_under_rst]
#set_load 0.199385  [get_nets u_top_core_u_cpu_cluster/u_dxbar_2to1_u_sm1_3_gen_arb_ppc_u_reqarb_N17]
#set_resistance 0.029923  [get_nets u_top_core_u_cpu_cluster/u_dxbar_2to1_u_sm1_3_gen_arb_ppc_u_reqarb_N17]
#set_load 0.119825  [get_nets u_top_core_u_cpu_cluster/u_dxbar_2to1_u_sm1_3_gen_arb_ppc_u_reqarb_N16]
#set_resistance 0.0180692  [get_nets u_top_core_u_cpu_cluster/u_dxbar_2to1_u_sm1_3_gen_arb_ppc_u_reqarb_N16]
#set_load 3.47833  [get_nets u_top_core_u_cpu_cluster/u_dxbar_2to1_u_sm1_3_gen_arb_ppc_u_reqarb_N15]
#set_resistance 0.379825  [get_nets u_top_core_u_cpu_cluster/u_dxbar_2to1_u_sm1_3_gen_arb_ppc_u_reqarb_N15]
#set_load 0.183925  [get_nets {u_top_core_u_cpu_cluster/u_dxbar_2to1_u_sm1_3_gen_arb_ppc_u_reqarb_gen_normal_case_mask[0]}]
#set_resistance 0.027815  [get_nets {u_top_core_u_cpu_cluster/u_dxbar_2to1_u_sm1_3_gen_arb_ppc_u_reqarb_gen_normal_case_mask[0]}]
#set_load 0.0818867  [get_nets {u_top_core_u_cpu_cluster/u_dxbar_2to1_u_sm1_3_gen_arb_ppc_u_reqarb_gen_normal_case_mask[1]}]
#set_resistance 0.012403  [get_nets {u_top_core_u_cpu_cluster/u_dxbar_2to1_u_sm1_3_gen_arb_ppc_u_reqarb_gen_normal_case_mask[1]}]
#set_load 0.152266  [get_nets u_top_core_u_cpu_cluster/u_ixbar_2to1_u_sm1_3_gen_arb_ppc_u_reqarb_N17]
#set_resistance 0.0232987  [get_nets u_top_core_u_cpu_cluster/u_ixbar_2to1_u_sm1_3_gen_arb_ppc_u_reqarb_N17]
#set_load 0.0695114  [get_nets u_top_core_u_cpu_cluster/u_ixbar_2to1_u_sm1_3_gen_arb_ppc_u_reqarb_N16]
#set_resistance 0.0106081  [get_nets u_top_core_u_cpu_cluster/u_ixbar_2to1_u_sm1_3_gen_arb_ppc_u_reqarb_N16]
#set_load 0.193556  [get_nets {u_top_core_u_cpu_cluster/u_ixbar_2to1_u_sm1_3_gen_arb_ppc_u_reqarb_gen_normal_case_mask[0]}]
#set_resistance 0.0285502  [get_nets {u_top_core_u_cpu_cluster/u_ixbar_2to1_u_sm1_3_gen_arb_ppc_u_reqarb_gen_normal_case_mask[0]}]
#set_load 0.207063  [get_nets {u_top_core_u_cpu_cluster/u_ixbar_2to1_u_sm1_3_gen_arb_ppc_u_reqarb_gen_normal_case_mask[1]}]
#set_resistance 0.0311559  [get_nets {u_top_core_u_cpu_cluster/u_ixbar_2to1_u_sm1_3_gen_arb_ppc_u_reqarb_gen_normal_case_mask[1]}]
#set_load 2.67516  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[0]}]
#set_resistance 0.365387  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[0]}]
#set_load 1.10652  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[1]}]
#set_resistance 0.15945  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[1]}]
#set_load 1.28155  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[2]}]
#set_resistance 0.185332  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[2]}]
#set_load 0.469464  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[10]}]
#set_resistance 0.0686023  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[10]}]
#set_load 0.394326  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[11]}]
#set_resistance 0.0577426  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[11]}]
#set_load 0.202014  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[12]}]
#set_resistance 0.0302311  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[12]}]
#set_load 0.51909  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[13]}]
#set_resistance 0.0790667  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[13]}]
#set_load 2.02745  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[14]}]
#set_resistance 0.276062  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[14]}]
#set_load 0.231802  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[15]}]
#set_resistance 0.0341109  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[15]}]
#set_load 0.335205  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[16]}]
#set_resistance 0.0489034  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[16]}]
#set_load 0.160514  [get_nets u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_rptr_value_0_]
#set_resistance 0.0235749  [get_nets u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_rptr_value_0_]
#set_load 0.617797  [get_nets u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_wptr_value_0_]
#set_resistance 0.0897039  [get_nets u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_wptr_value_0_]
#set_load 0.448389  [get_nets u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_fifo_rptr_1_]
#set_resistance 0.0650469  [get_nets u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_fifo_rptr_1_]
#set_load 0.442787  [get_nets u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_fifo_wptr_1_]
#set_resistance 0.064598  [get_nets u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_fifo_wptr_1_]
#set_load 0.510351  [get_nets u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_under_rst]
#set_resistance 0.0756792  [get_nets u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_under_rst]
#set_load 3.90932  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[0]}]
#set_resistance 0.588053  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[0]}]
#set_load 0.40376  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[8]}]
#set_resistance 0.0585276  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[8]}]
#set_load 0.140322  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[9]}]
#set_resistance 0.0203502  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[9]}]
#set_load 0.196805  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[10]}]
#set_resistance 0.0282096  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[10]}]
#set_load 0.512286  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[11]}]
#set_resistance 0.0742138  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[11]}]
#set_load 0.191484  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[12]}]
#set_resistance 0.0282777  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[12]}]
#set_load 0.452128  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[13]}]
#set_resistance 0.0651182  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[13]}]
#set_load 0.462558  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[14]}]
#set_resistance 0.0692536  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[14]}]
#set_load 0.283255  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[15]}]
#set_resistance 0.0419577  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[15]}]
#set_load 0.246253  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[16]}]
#set_resistance 0.0374849  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[16]}]
#set_load 0.441804  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[17]}]
#set_resistance 0.0654879  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[17]}]
#set_load 0.195091  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[18]}]
#set_resistance 0.0300873  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[18]}]
#set_load 0.323976  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[19]}]
#set_resistance 0.047001  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[19]}]
#set_load 0.286839  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[20]}]
#set_resistance 0.041339  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[20]}]
#set_load 0.390607  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[21]}]
#set_resistance 0.0576097  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[21]}]
#set_load 0.347209  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[22]}]
#set_resistance 0.0526159  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[22]}]
#set_load 0.489077  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[23]}]
#set_resistance 0.0724509  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[23]}]
#set_load 0.392801  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[24]}]
#set_resistance 0.0574504  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[24]}]
#set_load 0.1398  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[25]}]
#set_resistance 0.0208137  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[25]}]
#set_load 0.153705  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[26]}]
#set_resistance 0.0220194  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[26]}]
#set_load 0.294849  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[27]}]
#set_resistance 0.0423677  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[27]}]
#set_load 0.270902  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[28]}]
#set_resistance 0.0394601  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[28]}]
#set_load 0.551905  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[29]}]
#set_resistance 0.0821442  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[29]}]
#set_load 0.38926  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[30]}]
#set_resistance 0.0568548  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[30]}]
#set_load 0.294252  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[31]}]
#set_resistance 0.0422273  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[31]}]
#set_load 0.324874  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[32]}]
#set_resistance 0.0476521  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[32]}]
#set_load 0.631753  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[33]}]
#set_resistance 0.0929126  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[33]}]
#set_load 0.186393  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[34]}]
#set_resistance 0.0274147  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[34]}]
#set_load 0.312722  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[35]}]
#set_resistance 0.0453636  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[35]}]
#set_load 0.170106  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[36]}]
#set_resistance 0.0251792  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[36]}]
#set_load 0.460449  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[37]}]
#set_resistance 0.0668118  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[37]}]
#set_load 0.077455  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[38]}]
#set_resistance 0.0115691  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[38]}]
#set_load 0.302225  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[39]}]
#set_resistance 0.0454934  [get_nets {u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[39]}]
#set_load 0.313276  [get_nets u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_rptr_value_0_]
#set_resistance 0.0470634  [get_nets u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_rptr_value_0_]
#set_load 0.543685  [get_nets u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_wptr_value_0_]
#set_resistance 0.0786815  [get_nets u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_wptr_value_0_]
#set_load 0.333407  [get_nets u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_fifo_rptr_1_]
#set_resistance 0.0484577  [get_nets u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_fifo_rptr_1_]
#set_load 0.364453  [get_nets u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_fifo_wptr_1_]
#set_resistance 0.0535117  [get_nets u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_fifo_wptr_1_]
#set_load 0.604414  [get_nets u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_under_rst]
#set_resistance 0.0896125  [get_nets u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_under_rst]
#set_load 0.112358  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_core_clock_gate_i_gen_generic_u_impl_generic_en_latch]
#set_resistance 0.0167434  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_core_clock_gate_i_gen_generic_u_impl_generic_en_latch]
#set_load 0.212008  [get_nets u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_N25]
#set_resistance 0.0309346  [get_nets u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_N25]
#set_load 0.949229  [get_nets u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_N23]
#set_resistance 0.127208  [get_nets u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_N23]
#set_load 0.263771  [get_nets u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_N11]
#set_resistance 0.03891  [get_nets u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_N11]
#set_load 1.83009  [get_nets u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_N9]
#set_resistance 0.224987  [get_nets u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_N9]
#set_load 0.282421  [get_nets u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_N25]
#set_resistance 0.0416884  [get_nets u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_N25]
#set_load 0.0533935  [get_nets u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_N11]
#set_resistance 0.00821192  [get_nets u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_N11]
#set_load 0.0607187  [get_nets u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_N25]
#set_resistance 0.0092176  [get_nets u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_N25]
#set_load 0.951732  [get_nets u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_N23]
#set_resistance 0.127412  [get_nets u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_N23]
#set_load 0.167507  [get_nets u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_N11]
#set_resistance 0.0246306  [get_nets u_top_core_u_cpu_cluster/u_dmem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_N11]
#set_load 0.139695  [get_nets u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_N25]
#set_resistance 0.0206537  [get_nets u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_N25]
#set_load 0.468313  [get_nets u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_N23]
#set_resistance 0.0647458  [get_nets u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_N23]
#set_load 0.0693196  [get_nets u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_N11]
#set_resistance 0.010701  [get_nets u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_N11]
#set_load 0.716439  [get_nets u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_N9]
#set_resistance 0.0758045  [get_nets u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_N9]
#set_load 0.136494  [get_nets u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_N25]
#set_resistance 0.0201559  [get_nets u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_N25]
#set_load 2.24067  [get_nets u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_N23]
#set_resistance 0.297547  [get_nets u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_N23]
#set_load 0.162413  [get_nets u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_N11]
#set_resistance 0.0244887  [get_nets u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_N11]
#set_load 0.699501  [get_nets u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_N9]
#set_resistance 0.085083  [get_nets u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_N9]
#set_load 0.0630433  [get_nets u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_N25]
#set_resistance 0.00950791  [get_nets u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_N25]
#set_load 0.524885  [get_nets u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_N23]
#set_resistance 0.0715182  [get_nets u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_N23]
#set_load 0.110397  [get_nets u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_N11]
#set_resistance 0.0164707  [get_nets u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_N11]
#set_load 0.709594  [get_nets u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_N9]
#set_resistance 0.0986993  [get_nets u_top_core_u_cpu_cluster/u_imem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_N9]
#set_load 0.618861  [get_nets u_top_core_u_cpu_cluster/n71]
#set_resistance 0.0923023  [get_nets u_top_core_u_cpu_cluster/n71]
#set_load 0.222046  [get_nets u_top_core_u_cpu_cluster/n90]
#set_resistance 0.0325871  [get_nets u_top_core_u_cpu_cluster/n90]
#set_load 0.223346  [get_nets u_top_core_u_cpu_cluster/n95]
#set_resistance 0.0342975  [get_nets u_top_core_u_cpu_cluster/n95]
#set_load 0.530931  [get_nets u_top_core_u_cpu_cluster/n100]
#set_resistance 0.0789707  [get_nets u_top_core_u_cpu_cluster/n100]
#set_load 0.253183  [get_nets u_top_core_u_cpu_cluster/n139]
#set_resistance 0.0370184  [get_nets u_top_core_u_cpu_cluster/n139]
#set_load 6.1032  [get_nets u_top_core_u_cpu_cluster/n142]
#set_resistance 0.882696  [get_nets u_top_core_u_cpu_cluster/n142]
#set_load 0.427645  [get_nets u_top_core_u_cpu_cluster/n159]
#set_resistance 0.0619345  [get_nets u_top_core_u_cpu_cluster/n159]
#set_load 0.271256  [get_nets u_top_core_u_cpu_cluster/n160]
#set_resistance 0.0397119  [get_nets u_top_core_u_cpu_cluster/n160]
#set_load 0.022848  [get_nets u_top_core_u_cpu_cluster/n163]
#set_resistance 0.00335395  [get_nets u_top_core_u_cpu_cluster/n163]
#set_load 8.03951  [get_nets u_top_core_u_cpu_cluster/n190]
#set_resistance 1.19731  [get_nets u_top_core_u_cpu_cluster/n190]
#set_load 0.221667  [get_nets u_top_core_u_cpu_cluster/n279]
#set_resistance 0.0322737  [get_nets u_top_core_u_cpu_cluster/n279]
#set_load 0.265672  [get_nets u_top_core_u_cpu_cluster/n284]
#set_resistance 0.0384063  [get_nets u_top_core_u_cpu_cluster/n284]
#set_load 2.68647  [get_nets u_top_core_u_cpu_cluster/n289]
#set_resistance 0.392596  [get_nets u_top_core_u_cpu_cluster/n289]
#set_load 0.283979  [get_nets u_top_core_u_cpu_cluster/n294]
#set_resistance 0.043694  [get_nets u_top_core_u_cpu_cluster/n294]
#set_load 0.186974  [get_nets u_top_core_u_cpu_cluster/n331]
#set_resistance 0.0274133  [get_nets u_top_core_u_cpu_cluster/n331]
#set_load 5.53645  [get_nets u_top_core_u_cpu_cluster/n348]
#set_resistance 0.807157  [get_nets u_top_core_u_cpu_cluster/n348]
#set_load 5.40753  [get_nets u_top_core_u_cpu_cluster/n349]
#set_resistance 0.788863  [get_nets u_top_core_u_cpu_cluster/n349]
#set_load 0.50943  [get_nets u_top_core_u_cpu_cluster/n352]
#set_resistance 0.0742576  [get_nets u_top_core_u_cpu_cluster/n352]
#set_load 0.136794  [get_nets u_top_core_u_cpu_cluster/n357]
#set_resistance 0.0211475  [get_nets u_top_core_u_cpu_cluster/n357]
#set_load 0.295058  [get_nets u_top_core_u_cpu_cluster/n360]
#set_resistance 0.0436861  [get_nets u_top_core_u_cpu_cluster/n360]
#set_load 0.254914  [get_nets u_top_core_u_cpu_cluster/n363]
#set_resistance 0.0394057  [get_nets u_top_core_u_cpu_cluster/n363]
#set_load 0.121842  [get_nets u_top_core_u_cpu_cluster/n366]
#set_resistance 0.0186561  [get_nets u_top_core_u_cpu_cluster/n366]
#set_load 3.79033  [get_nets u_top_core_u_cpu_cluster/n369]
#set_resistance 0.574943  [get_nets u_top_core_u_cpu_cluster/n369]
#set_load 3.94279  [get_nets u_top_core_u_cpu_cluster/n370]
#set_resistance 0.596743  [get_nets u_top_core_u_cpu_cluster/n370]
#set_load 0.419827  [get_nets u_top_core_u_cpu_cluster/n373]
#set_resistance 0.0606403  [get_nets u_top_core_u_cpu_cluster/n373]
#set_load 0.211514  [get_nets u_top_core_u_cpu_cluster/n374]
#set_resistance 0.0308125  [get_nets u_top_core_u_cpu_cluster/n374]
#set_load 0.469824  [get_nets u_top_core_u_cpu_cluster/n377]
#set_resistance 0.0685953  [get_nets u_top_core_u_cpu_cluster/n377]
#set_load 1.36261  [get_nets u_top_core_u_cpu_cluster/n380]
#set_resistance 0.210039  [get_nets u_top_core_u_cpu_cluster/n380]
#set_load 0.193673  [get_nets u_top_core_u_cpu_cluster/n2409]
#set_resistance 0.0278288  [get_nets u_top_core_u_cpu_cluster/n2409]
#set_load 0.193673  [get_nets u_top_core_u_cpu_cluster/n2412]
#set_resistance 0.0278288  [get_nets u_top_core_u_cpu_cluster/n2412]
#set_load 0.193673  [get_nets u_top_core_u_cpu_cluster/n2415]
#set_resistance 0.0278288  [get_nets u_top_core_u_cpu_cluster/n2415]
#set_load 0.21198  [get_nets u_top_core_u_cpu_cluster/n2418]
#set_resistance 0.0304478  [get_nets u_top_core_u_cpu_cluster/n2418]
#set_load 0.132675  [get_nets u_top_core_u_cpu_cluster/DP_OP_13J2_122_6673_n8]
#set_resistance 0.0203684  [get_nets u_top_core_u_cpu_cluster/DP_OP_13J2_122_6673_n8]
#set_load 0.112796  [get_nets u_top_core_u_cpu_cluster/DP_OP_13J2_122_6673_n7]
#set_resistance 0.0162924  [get_nets u_top_core_u_cpu_cluster/DP_OP_13J2_122_6673_n7]
#set_load 0.130065  [get_nets u_top_core_u_cpu_cluster/DP_OP_13J2_122_6673_n6]
#set_resistance 0.0196227  [get_nets u_top_core_u_cpu_cluster/DP_OP_13J2_122_6673_n6]
#set_load 0.175611  [get_nets u_top_core_u_cpu_cluster/DP_OP_13J2_122_6673_n5]
#set_resistance 0.0267624  [get_nets u_top_core_u_cpu_cluster/DP_OP_13J2_122_6673_n5]
#set_load 0.0592912  [get_nets u_top_core_u_cpu_cluster/DP_OP_13J2_122_6673_n4]
#set_resistance 0.0090361  [get_nets u_top_core_u_cpu_cluster/DP_OP_13J2_122_6673_n4]
#set_load 0.222753  [get_nets u_top_core_u_cpu_cluster/DP_OP_13J2_122_6673_n3]
#set_resistance 0.0340708  [get_nets u_top_core_u_cpu_cluster/DP_OP_13J2_122_6673_n3]
#set_load 0.228128  [get_nets u_top_core_u_cpu_cluster/DP_OP_13J2_122_6673_n2]
#set_resistance 0.0342553  [get_nets u_top_core_u_cpu_cluster/DP_OP_13J2_122_6673_n2]
#set_load 0.304187  [get_nets u_top_core_u_cpu_cluster/n143]
#set_resistance 0.0451251  [get_nets u_top_core_u_cpu_cluster/n143]
#set_load 0.137228  [get_nets u_top_core_u_cpu_cluster/n144]
#set_resistance 0.0208999  [get_nets u_top_core_u_cpu_cluster/n144]
#set_load 0.0989766  [get_nets u_top_core_u_cpu_cluster/n145]
#set_resistance 0.0143346  [get_nets u_top_core_u_cpu_cluster/n145]
#set_load 0.0922384  [get_nets u_top_core_u_cpu_cluster/n146]
#set_resistance 0.0134138  [get_nets u_top_core_u_cpu_cluster/n146]
#set_load 0.431074  [get_nets u_top_core_u_cpu_cluster/n147]
#set_resistance 0.0596751  [get_nets u_top_core_u_cpu_cluster/n147]
#set_load 0.123935  [get_nets u_top_core_u_cpu_cluster/n148]
#set_resistance 0.0180163  [get_nets u_top_core_u_cpu_cluster/n148]
#set_load 0.465763  [get_nets u_top_core_u_cpu_cluster/n149]
#set_resistance 0.0678346  [get_nets u_top_core_u_cpu_cluster/n149]
#set_load 0.289368  [get_nets u_top_core_u_cpu_cluster/n150]
#set_resistance 0.0420664  [get_nets u_top_core_u_cpu_cluster/n150]
#set_load 0.0907008  [get_nets u_top_core_u_cpu_cluster/n151]
#set_resistance 0.0130353  [get_nets u_top_core_u_cpu_cluster/n151]
#set_load 0.338045  [get_nets u_top_core_u_cpu_cluster/n152]
#set_resistance 0.0497225  [get_nets u_top_core_u_cpu_cluster/n152]
#set_load 0.338114  [get_nets u_top_core_u_cpu_cluster/n153]
#set_resistance 0.0512693  [get_nets u_top_core_u_cpu_cluster/n153]
#set_load 0.232194  [get_nets u_top_core_u_cpu_cluster/n154]
#set_resistance 0.0335553  [get_nets u_top_core_u_cpu_cluster/n154]
#set_load 3.04694  [get_nets u_top_core_u_cpu_cluster/n155]
#set_resistance 0.443264  [get_nets u_top_core_u_cpu_cluster/n155]
#set_load 1.27972  [get_nets u_top_core_u_cpu_cluster/n156]
#set_resistance 0.191506  [get_nets u_top_core_u_cpu_cluster/n156]
#set_load 0.366312  [get_nets u_top_core_u_cpu_cluster/n157]
#set_resistance 0.0560836  [get_nets u_top_core_u_cpu_cluster/n157]
#set_load 0.332191  [get_nets u_top_core_u_cpu_cluster/n158]
#set_resistance 0.0493543  [get_nets u_top_core_u_cpu_cluster/n158]
#set_load 1.51385  [get_nets u_top_core_u_cpu_cluster/n161]
#set_resistance 0.229063  [get_nets u_top_core_u_cpu_cluster/n161]
#set_load 0.239209  [get_nets u_top_core_u_cpu_cluster/n162]
#set_resistance 0.0357574  [get_nets u_top_core_u_cpu_cluster/n162]
#set_load 0.436394  [get_nets u_top_core_u_cpu_cluster/n164]
#set_resistance 0.0650447  [get_nets u_top_core_u_cpu_cluster/n164]
#set_load 3.85611  [get_nets u_top_core_u_cpu_cluster/n165]
#set_resistance 0.480322  [get_nets u_top_core_u_cpu_cluster/n165]
#set_load 4.05234  [get_nets u_top_core_u_cpu_cluster/n166]
#set_resistance 0.51193  [get_nets u_top_core_u_cpu_cluster/n166]
#set_load 5.19019  [get_nets u_top_core_u_cpu_cluster/n167]
#set_resistance 0.655555  [get_nets u_top_core_u_cpu_cluster/n167]
#set_load 0.237815  [get_nets u_top_core_u_cpu_cluster/n168]
#set_resistance 0.0311458  [get_nets u_top_core_u_cpu_cluster/n168]
#set_load 3.15698  [get_nets u_top_core_u_cpu_cluster/n169]
#set_resistance 0.418516  [get_nets u_top_core_u_cpu_cluster/n169]
#set_load 0.942335  [get_nets u_top_core_u_cpu_cluster/n170]
#set_resistance 0.120799  [get_nets u_top_core_u_cpu_cluster/n170]
#set_load 3.945  [get_nets u_top_core_u_cpu_cluster/n171]
#set_resistance 0.49148  [get_nets u_top_core_u_cpu_cluster/n171]
#set_load 3.68936  [get_nets u_top_core_u_cpu_cluster/n172]
#set_resistance 0.458213  [get_nets u_top_core_u_cpu_cluster/n172]
#set_load 0.211844  [get_nets u_top_core_u_cpu_cluster/n173]
#set_resistance 0.0269836  [get_nets u_top_core_u_cpu_cluster/n173]
#set_load 1.12976  [get_nets u_top_core_u_cpu_cluster/n174]
#set_resistance 0.143506  [get_nets u_top_core_u_cpu_cluster/n174]
#set_load 6.21282  [get_nets u_top_core_u_cpu_cluster/n175]
#set_resistance 0.680485  [get_nets u_top_core_u_cpu_cluster/n175]
#set_load 6.50699  [get_nets u_top_core_u_cpu_cluster/n176]
#set_resistance 0.681949  [get_nets u_top_core_u_cpu_cluster/n176]
#set_load 6.74948  [get_nets u_top_core_u_cpu_cluster/n177]
#set_resistance 0.704569  [get_nets u_top_core_u_cpu_cluster/n177]
#set_load 4.8392  [get_nets u_top_core_u_cpu_cluster/n178]
#set_resistance 0.611391  [get_nets u_top_core_u_cpu_cluster/n178]
#set_load 6.56087  [get_nets u_top_core_u_cpu_cluster/n179]
#set_resistance 0.682665  [get_nets u_top_core_u_cpu_cluster/n179]
#set_load 0.290121  [get_nets u_top_core_u_cpu_cluster/n200]
#set_resistance 0.0427241  [get_nets u_top_core_u_cpu_cluster/n200]
#set_load 0.342669  [get_nets u_top_core_u_cpu_cluster/n201]
#set_resistance 0.0435027  [get_nets u_top_core_u_cpu_cluster/n201]
#set_load 0.692913  [get_nets u_top_core_u_cpu_cluster/n202]
#set_resistance 0.0994419  [get_nets u_top_core_u_cpu_cluster/n202]
#set_load 0.283653  [get_nets u_top_core_u_cpu_cluster/n203]
#set_resistance 0.0389883  [get_nets u_top_core_u_cpu_cluster/n203]
#set_load 1.43438  [get_nets u_top_core_u_cpu_cluster/n204]
#set_resistance 0.217092  [get_nets u_top_core_u_cpu_cluster/n204]
#set_load 0.978891  [get_nets u_top_core_u_cpu_cluster/n205]
#set_resistance 0.131975  [get_nets u_top_core_u_cpu_cluster/n205]
#set_load 0.238547  [get_nets u_top_core_u_cpu_cluster/n206]
#set_resistance 0.0356172  [get_nets u_top_core_u_cpu_cluster/n206]
#set_load 1.16057  [get_nets u_top_core_u_cpu_cluster/n207]
#set_resistance 0.146647  [get_nets u_top_core_u_cpu_cluster/n207]
#set_load 1.52235  [get_nets u_top_core_u_cpu_cluster/n208]
#set_resistance 0.230232  [get_nets u_top_core_u_cpu_cluster/n208]
#set_load 0.867078  [get_nets u_top_core_u_cpu_cluster/n209]
#set_resistance 0.125203  [get_nets u_top_core_u_cpu_cluster/n209]
#set_load 3.03285  [get_nets u_top_core_u_cpu_cluster/n210]
#set_resistance 0.443593  [get_nets u_top_core_u_cpu_cluster/n210]
#set_load 0.101246  [get_nets u_top_core_u_cpu_cluster/n211]
#set_resistance 0.0154509  [get_nets u_top_core_u_cpu_cluster/n211]
#set_load 3.00612  [get_nets u_top_core_u_cpu_cluster/n212]
#set_resistance 0.453641  [get_nets u_top_core_u_cpu_cluster/n212]
#set_load 1.32929  [get_nets u_top_core_u_cpu_cluster/n213]
#set_resistance 0.20194  [get_nets u_top_core_u_cpu_cluster/n213]
#set_load 0.958548  [get_nets u_top_core_u_cpu_cluster/n214]
#set_resistance 0.147044  [get_nets u_top_core_u_cpu_cluster/n214]
#set_load 3.32126  [get_nets u_top_core_u_cpu_cluster/n215]
#set_resistance 0.504337  [get_nets u_top_core_u_cpu_cluster/n215]
#set_load 0.234832  [get_nets u_top_core_u_cpu_cluster/n216]
#set_resistance 0.0337092  [get_nets u_top_core_u_cpu_cluster/n216]
#set_load 1.5228  [get_nets u_top_core_u_cpu_cluster/n217]
#set_resistance 0.232395  [get_nets u_top_core_u_cpu_cluster/n217]
#set_load 7.08261  [get_nets u_top_core_u_cpu_cluster/n218]
#set_resistance 0.908643  [get_nets u_top_core_u_cpu_cluster/n218]
#set_load 0.168537  [get_nets u_top_core_u_cpu_cluster/n219]
#set_resistance 0.0241166  [get_nets u_top_core_u_cpu_cluster/n219]
#set_load 1.93621  [get_nets u_top_core_u_cpu_cluster/n220]
#set_resistance 0.259356  [get_nets u_top_core_u_cpu_cluster/n220]
#set_load 0.523865  [get_nets u_top_core_u_cpu_cluster/n221]
#set_resistance 0.0783342  [get_nets u_top_core_u_cpu_cluster/n221]
#set_load 1.25745  [get_nets u_top_core_u_cpu_cluster/n222]
#set_resistance 0.18526  [get_nets u_top_core_u_cpu_cluster/n222]
#set_load 0.705798  [get_nets u_top_core_u_cpu_cluster/n223]
#set_resistance 0.0965382  [get_nets u_top_core_u_cpu_cluster/n223]
#set_load 1.52177  [get_nets u_top_core_u_cpu_cluster/n224]
#set_resistance 0.22571  [get_nets u_top_core_u_cpu_cluster/n224]
#set_load 0.390045  [get_nets u_top_core_u_cpu_cluster/n225]
#set_resistance 0.0530041  [get_nets u_top_core_u_cpu_cluster/n225]
#set_load 0.218256  [get_nets u_top_core_u_cpu_cluster/n226]
#set_resistance 0.0330461  [get_nets u_top_core_u_cpu_cluster/n226]
#set_load 1.28639  [get_nets u_top_core_u_cpu_cluster/n227]
#set_resistance 0.191688  [get_nets u_top_core_u_cpu_cluster/n227]
#set_load 0.964215  [get_nets u_top_core_u_cpu_cluster/n228]
#set_resistance 0.139487  [get_nets u_top_core_u_cpu_cluster/n228]
#set_load 1.53014  [get_nets u_top_core_u_cpu_cluster/n229]
#set_resistance 0.219637  [get_nets u_top_core_u_cpu_cluster/n229]
#set_load 4.46806  [get_nets u_top_core_u_cpu_cluster/n230]
#set_resistance 0.671968  [get_nets u_top_core_u_cpu_cluster/n230]
#set_load 1.49425  [get_nets u_top_core_u_cpu_cluster/n231]
#set_resistance 0.229806  [get_nets u_top_core_u_cpu_cluster/n231]
#set_load 0.55687  [get_nets u_top_core_u_cpu_cluster/n232]
#set_resistance 0.0854914  [get_nets u_top_core_u_cpu_cluster/n232]
#set_load 0.130391  [get_nets u_top_core_u_cpu_cluster/n233]
#set_resistance 0.0194  [get_nets u_top_core_u_cpu_cluster/n233]
#set_load 1.59998  [get_nets u_top_core_u_cpu_cluster/n234]
#set_resistance 0.245622  [get_nets u_top_core_u_cpu_cluster/n234]
#set_load 1.72297  [get_nets u_top_core_u_cpu_cluster/n238]
#set_resistance 0.26128  [get_nets u_top_core_u_cpu_cluster/n238]
#set_load 0.313  [get_nets u_top_core_u_cpu_cluster/n242]
#set_resistance 0.0451719  [get_nets u_top_core_u_cpu_cluster/n242]
#set_load 1.61435  [get_nets u_top_core_u_cpu_cluster/n246]
#set_resistance 0.249089  [get_nets u_top_core_u_cpu_cluster/n246]
#set_load 0.914569  [get_nets u_top_core_u_cpu_cluster/n247]
#set_resistance 0.110007  [get_nets u_top_core_u_cpu_cluster/n247]
#set_load 0.571373  [get_nets u_top_core_u_cpu_cluster/n248]
#set_resistance 0.0881071  [get_nets u_top_core_u_cpu_cluster/n248]
#set_load 0.357678  [get_nets u_top_core_u_cpu_cluster/n249]
#set_resistance 0.0520117  [get_nets u_top_core_u_cpu_cluster/n249]
#set_load 4.34275  [get_nets u_top_core_u_cpu_cluster/n250]
#set_resistance 0.515681  [get_nets u_top_core_u_cpu_cluster/n250]
#set_load 1.47231  [get_nets u_top_core_u_cpu_cluster/n251]
#set_resistance 0.227473  [get_nets u_top_core_u_cpu_cluster/n251]
#set_load 1.18267  [get_nets u_top_core_u_cpu_cluster/n256]
#set_resistance 0.180655  [get_nets u_top_core_u_cpu_cluster/n256]
#set_load 0.159337  [get_nets u_top_core_u_cpu_cluster/n257]
#set_resistance 0.0228442  [get_nets u_top_core_u_cpu_cluster/n257]
#set_load 1.45945  [get_nets u_top_core_u_cpu_cluster/n258]
#set_resistance 0.225482  [get_nets u_top_core_u_cpu_cluster/n258]
#set_load 1.16551  [get_nets u_top_core_u_cpu_cluster/n260]
#set_resistance 0.176579  [get_nets u_top_core_u_cpu_cluster/n260]
#set_load 0.0590773  [get_nets u_top_core_u_cpu_cluster/n261]
#set_resistance 0.00855586  [get_nets u_top_core_u_cpu_cluster/n261]
#set_load 1.49156  [get_nets u_top_core_u_cpu_cluster/n262]
#set_resistance 0.230275  [get_nets u_top_core_u_cpu_cluster/n262]
#set_load 0.94738  [get_nets u_top_core_u_cpu_cluster/n263]
#set_resistance 0.143502  [get_nets u_top_core_u_cpu_cluster/n263]
#set_load 0.19878  [get_nets u_top_core_u_cpu_cluster/n264]
#set_resistance 0.0285685  [get_nets u_top_core_u_cpu_cluster/n264]
#set_load 1.38366  [get_nets u_top_core_u_cpu_cluster/n265]
#set_resistance 0.213761  [get_nets u_top_core_u_cpu_cluster/n265]
#set_load 1.50855  [get_nets u_top_core_u_cpu_cluster/n266]
#set_resistance 0.2291  [get_nets u_top_core_u_cpu_cluster/n266]
#set_load 0.28367  [get_nets u_top_core_u_cpu_cluster/n267]
#set_resistance 0.0413588  [get_nets u_top_core_u_cpu_cluster/n267]
#set_load 1.60366  [get_nets u_top_core_u_cpu_cluster/n268]
#set_resistance 0.246544  [get_nets u_top_core_u_cpu_cluster/n268]
#set_load 0.632682  [get_nets u_top_core_u_cpu_cluster/n269]
#set_resistance 0.0965899  [get_nets u_top_core_u_cpu_cluster/n269]
#set_load 0.388581  [get_nets u_top_core_u_cpu_cluster/n270]
#set_resistance 0.0562031  [get_nets u_top_core_u_cpu_cluster/n270]
#set_load 1.52472  [get_nets u_top_core_u_cpu_cluster/n271]
#set_resistance 0.235533  [get_nets u_top_core_u_cpu_cluster/n271]
#set_load 1.59423  [get_nets u_top_core_u_cpu_cluster/n273]
#set_resistance 0.242357  [get_nets u_top_core_u_cpu_cluster/n273]
#set_load 0.159  [get_nets u_top_core_u_cpu_cluster/n274]
#set_resistance 0.0230484  [get_nets u_top_core_u_cpu_cluster/n274]
#set_load 0.744245  [get_nets u_top_core_u_cpu_cluster/n275]
#set_resistance 0.114519  [get_nets u_top_core_u_cpu_cluster/n275]
#set_load 0.393793  [get_nets u_top_core_u_cpu_cluster/n276]
#set_resistance 0.0571399  [get_nets u_top_core_u_cpu_cluster/n276]
#set_load 0.72483  [get_nets u_top_core_u_cpu_cluster/n277]
#set_resistance 0.109357  [get_nets u_top_core_u_cpu_cluster/n277]
#set_load 0.0540821  [get_nets u_top_core_u_cpu_cluster/n278]
#set_resistance 0.00785897  [get_nets u_top_core_u_cpu_cluster/n278]
#set_load 1.67543  [get_nets u_top_core_u_cpu_cluster/n280]
#set_resistance 0.257924  [get_nets u_top_core_u_cpu_cluster/n280]
#set_load 1.39781  [get_nets u_top_core_u_cpu_cluster/n281]
#set_resistance 0.214368  [get_nets u_top_core_u_cpu_cluster/n281]
#set_load 0.327097  [get_nets u_top_core_u_cpu_cluster/n282]
#set_resistance 0.0471045  [get_nets u_top_core_u_cpu_cluster/n282]
#set_load 1.54572  [get_nets u_top_core_u_cpu_cluster/n283]
#set_resistance 0.238035  [get_nets u_top_core_u_cpu_cluster/n283]
#set_load 1.84298  [get_nets u_top_core_u_cpu_cluster/n288]
#set_resistance 0.276126  [get_nets u_top_core_u_cpu_cluster/n288]
#set_load 0.0799399  [get_nets u_top_core_u_cpu_cluster/n290]
#set_resistance 0.0114954  [get_nets u_top_core_u_cpu_cluster/n290]
#set_load 1.44303  [get_nets u_top_core_u_cpu_cluster/n291]
#set_resistance 0.222963  [get_nets u_top_core_u_cpu_cluster/n291]
#set_load 0.530502  [get_nets u_top_core_u_cpu_cluster/n292]
#set_resistance 0.0807838  [get_nets u_top_core_u_cpu_cluster/n292]
#set_load 0.326636  [get_nets u_top_core_u_cpu_cluster/n293]
#set_resistance 0.0468405  [get_nets u_top_core_u_cpu_cluster/n293]
#set_load 1.60259  [get_nets u_top_core_u_cpu_cluster/n295]
#set_resistance 0.246257  [get_nets u_top_core_u_cpu_cluster/n295]
#set_load 0.866718  [get_nets u_top_core_u_cpu_cluster/n296]
#set_resistance 0.133259  [get_nets u_top_core_u_cpu_cluster/n296]
#set_load 0.516219  [get_nets u_top_core_u_cpu_cluster/n297]
#set_resistance 0.0772122  [get_nets u_top_core_u_cpu_cluster/n297]
#set_load 1.90843  [get_nets u_top_core_u_cpu_cluster/n298]
#set_resistance 0.294115  [get_nets u_top_core_u_cpu_cluster/n298]
#set_load 1.03014  [get_nets u_top_core_u_cpu_cluster/n300]
#set_resistance 0.158035  [get_nets u_top_core_u_cpu_cluster/n300]
#set_load 0.325957  [get_nets u_top_core_u_cpu_cluster/n301]
#set_resistance 0.0469654  [get_nets u_top_core_u_cpu_cluster/n301]
#set_load 1.20702  [get_nets u_top_core_u_cpu_cluster/n302]
#set_resistance 0.186527  [get_nets u_top_core_u_cpu_cluster/n302]
#set_load 0.813373  [get_nets u_top_core_u_cpu_cluster/n303]
#set_resistance 0.124653  [get_nets u_top_core_u_cpu_cluster/n303]
#set_load 0.172602  [get_nets u_top_core_u_cpu_cluster/n304]
#set_resistance 0.0249144  [get_nets u_top_core_u_cpu_cluster/n304]
#set_load 1.60808  [get_nets u_top_core_u_cpu_cluster/n305]
#set_resistance 0.247766  [get_nets u_top_core_u_cpu_cluster/n305]
#set_load 1.46915  [get_nets u_top_core_u_cpu_cluster/n306]
#set_resistance 0.222877  [get_nets u_top_core_u_cpu_cluster/n306]
#set_load 0.465887  [get_nets u_top_core_u_cpu_cluster/n307]
#set_resistance 0.0682287  [get_nets u_top_core_u_cpu_cluster/n307]
#set_load 1.58774  [get_nets u_top_core_u_cpu_cluster/n308]
#set_resistance 0.244431  [get_nets u_top_core_u_cpu_cluster/n308]
#set_load 1.42129  [get_nets u_top_core_u_cpu_cluster/n309]
#set_resistance 0.215816  [get_nets u_top_core_u_cpu_cluster/n309]
#set_load 0.155076  [get_nets u_top_core_u_cpu_cluster/n310]
#set_resistance 0.0229468  [get_nets u_top_core_u_cpu_cluster/n310]
#set_load 1.65494  [get_nets u_top_core_u_cpu_cluster/n311]
#set_resistance 0.254589  [get_nets u_top_core_u_cpu_cluster/n311]
#set_load 1.36684  [get_nets u_top_core_u_cpu_cluster/n313]
#set_resistance 0.20982  [get_nets u_top_core_u_cpu_cluster/n313]
#set_load 0.288506  [get_nets u_top_core_u_cpu_cluster/n314]
#set_resistance 0.0413535  [get_nets u_top_core_u_cpu_cluster/n314]
#set_load 1.31849  [get_nets u_top_core_u_cpu_cluster/n315]
#set_resistance 0.203642  [get_nets u_top_core_u_cpu_cluster/n315]
#set_load 0.296316  [get_nets u_top_core_u_cpu_cluster/n317]
#set_resistance 0.0435167  [get_nets u_top_core_u_cpu_cluster/n317]
#set_load 0.216504  [get_nets u_top_core_u_cpu_cluster/n318]
#set_resistance 0.0310163  [get_nets u_top_core_u_cpu_cluster/n318]
#set_load 0.661517  [get_nets u_top_core_u_cpu_cluster/n319]
#set_resistance 0.101994  [get_nets u_top_core_u_cpu_cluster/n319]
#set_load 0.433701  [get_nets u_top_core_u_cpu_cluster/n320]
#set_resistance 0.0623331  [get_nets u_top_core_u_cpu_cluster/n320]
#set_load 1.65545  [get_nets u_top_core_u_cpu_cluster/n321]
#set_resistance 0.254575  [get_nets u_top_core_u_cpu_cluster/n321]
#set_load 1.6605  [get_nets u_top_core_u_cpu_cluster/n322]
#set_resistance 0.253565  [get_nets u_top_core_u_cpu_cluster/n322]
#set_load 0.373955  [get_nets u_top_core_u_cpu_cluster/n323]
#set_resistance 0.0538651  [get_nets u_top_core_u_cpu_cluster/n323]
#set_load 1.48864  [get_nets u_top_core_u_cpu_cluster/n324]
#set_resistance 0.229893  [get_nets u_top_core_u_cpu_cluster/n324]
#set_load 1.24361  [get_nets u_top_core_u_cpu_cluster/n325]
#set_resistance 0.188899  [get_nets u_top_core_u_cpu_cluster/n325]
#set_load 0.107828  [get_nets u_top_core_u_cpu_cluster/n326]
#set_resistance 0.0155831  [get_nets u_top_core_u_cpu_cluster/n326]
#set_load 1.19549  [get_nets u_top_core_u_cpu_cluster/n328]
#set_resistance 0.182116  [get_nets u_top_core_u_cpu_cluster/n328]
#set_load 0.181252  [get_nets u_top_core_u_cpu_cluster/n329]
#set_resistance 0.0260833  [get_nets u_top_core_u_cpu_cluster/n329]
#set_load 1.61711  [get_nets u_top_core_u_cpu_cluster/n330]
#set_resistance 0.247708  [get_nets u_top_core_u_cpu_cluster/n330]
#set_load 0.674272  [get_nets u_top_core_u_cpu_cluster/n332]
#set_resistance 0.102864  [get_nets u_top_core_u_cpu_cluster/n332]
#set_load 0.387121  [get_nets u_top_core_u_cpu_cluster/n333]
#set_resistance 0.0557259  [get_nets u_top_core_u_cpu_cluster/n333]
#set_load 1.94671  [get_nets u_top_core_u_cpu_cluster/n334]
#set_resistance 0.297981  [get_nets u_top_core_u_cpu_cluster/n334]
#set_load 1.03619  [get_nets u_top_core_u_cpu_cluster/n335]
#set_resistance 0.158311  [get_nets u_top_core_u_cpu_cluster/n335]
#set_load 0.349524  [get_nets u_top_core_u_cpu_cluster/n336]
#set_resistance 0.0507121  [get_nets u_top_core_u_cpu_cluster/n336]
#set_load 1.62038  [get_nets u_top_core_u_cpu_cluster/n337]
#set_resistance 0.249685  [get_nets u_top_core_u_cpu_cluster/n337]
#set_load 1.54242  [get_nets u_top_core_u_cpu_cluster/n338]
#set_resistance 0.163447  [get_nets u_top_core_u_cpu_cluster/n338]
#set_load 1.4163  [get_nets u_top_core_u_cpu_cluster/n342]
#set_resistance 0.214466  [get_nets u_top_core_u_cpu_cluster/n342]
#set_load 0.338135  [get_nets u_top_core_u_cpu_cluster/n346]
#set_resistance 0.0489642  [get_nets u_top_core_u_cpu_cluster/n346]
#set_load 1.86111  [get_nets u_top_core_u_cpu_cluster/n347]
#set_resistance 0.202683  [get_nets u_top_core_u_cpu_cluster/n347]
#set_load 1.38588  [get_nets u_top_core_u_cpu_cluster/n354]
#set_resistance 0.213953  [get_nets u_top_core_u_cpu_cluster/n354]
#set_load 1.0488  [get_nets u_top_core_u_cpu_cluster/n355]
#set_resistance 0.113902  [get_nets u_top_core_u_cpu_cluster/n355]
#set_load 1.29218  [get_nets u_top_core_u_cpu_cluster/n356]
#set_resistance 0.197017  [get_nets u_top_core_u_cpu_cluster/n356]
#set_load 0.0178224  [get_nets u_top_core_u_cpu_cluster/n358]
#set_resistance 0.00263863  [get_nets u_top_core_u_cpu_cluster/n358]
#set_load 1.7801  [get_nets u_top_core_u_cpu_cluster/n359]
#set_resistance 0.274359  [get_nets u_top_core_u_cpu_cluster/n359]
#set_load 1.9363  [get_nets u_top_core_u_cpu_cluster/n361]
#set_resistance 0.207338  [get_nets u_top_core_u_cpu_cluster/n361]
#set_load 0.735822  [get_nets u_top_core_u_cpu_cluster/n367]
#set_resistance 0.111586  [get_nets u_top_core_u_cpu_cluster/n367]
#set_load 0.375138  [get_nets u_top_core_u_cpu_cluster/n375]
#set_resistance 0.0541951  [get_nets u_top_core_u_cpu_cluster/n375]
#set_load 1.31464  [get_nets u_top_core_u_cpu_cluster/n376]
#set_resistance 0.203269  [get_nets u_top_core_u_cpu_cluster/n376]
#set_load 1.83032  [get_nets u_top_core_u_cpu_cluster/n378]
#set_resistance 0.196782  [get_nets u_top_core_u_cpu_cluster/n378]
#set_load 1.09298  [get_nets u_top_core_u_cpu_cluster/n383]
#set_resistance 0.167914  [get_nets u_top_core_u_cpu_cluster/n383]
#set_load 0.742449  [get_nets u_top_core_u_cpu_cluster/n387]
#set_resistance 0.107866  [get_nets u_top_core_u_cpu_cluster/n387]
#set_load 2.61699  [get_nets u_top_core_u_cpu_cluster/n388]
#set_resistance 0.280147  [get_nets u_top_core_u_cpu_cluster/n388]
#set_load 1.59624  [get_nets u_top_core_u_cpu_cluster/n389]
#set_resistance 0.24512  [get_nets u_top_core_u_cpu_cluster/n389]
#set_load 0.217979  [get_nets u_top_core_u_cpu_cluster/n390]
#set_resistance 0.0331577  [get_nets u_top_core_u_cpu_cluster/n390]
#set_load 0.245658  [get_nets u_top_core_u_cpu_cluster/n391]
#set_resistance 0.0378499  [get_nets u_top_core_u_cpu_cluster/n391]
#set_load 0.0349181  [get_nets u_top_core_u_cpu_cluster/n392]
#set_resistance 0.00526051  [get_nets u_top_core_u_cpu_cluster/n392]
#set_load 0.600034  [get_nets u_top_core_u_cpu_cluster/n393]
#set_resistance 0.0896352  [get_nets u_top_core_u_cpu_cluster/n393]
#set_load 0.341558  [get_nets u_top_core_u_cpu_cluster/n394]
#set_resistance 0.0515077  [get_nets u_top_core_u_cpu_cluster/n394]
#set_load 2.23557  [get_nets u_top_core_u_cpu_cluster/n395]
#set_resistance 0.308449  [get_nets u_top_core_u_cpu_cluster/n395]
#set_load 0.121396  [get_nets u_top_core_u_cpu_cluster/n396]
#set_resistance 0.0177203  [get_nets u_top_core_u_cpu_cluster/n396]
#set_load 0.0597686  [get_nets u_top_core_u_cpu_cluster/n397]
#set_resistance 0.00906578  [get_nets u_top_core_u_cpu_cluster/n397]
#set_load 0.455591  [get_nets u_top_core_u_cpu_cluster/n398]
#set_resistance 0.0667186  [get_nets u_top_core_u_cpu_cluster/n398]
#set_load 0.0807603  [get_nets u_top_core_u_cpu_cluster/n399]
#set_resistance 0.0115551  [get_nets u_top_core_u_cpu_cluster/n399]
#set_load 0.310008  [get_nets u_top_core_u_cpu_cluster/n400]
#set_resistance 0.045857  [get_nets u_top_core_u_cpu_cluster/n400]
#set_load 0.343892  [get_nets u_top_core_u_cpu_cluster/n401]
#set_resistance 0.0517117  [get_nets u_top_core_u_cpu_cluster/n401]
#set_load 0.287532  [get_nets u_top_core_u_cpu_cluster/n402]
#set_resistance 0.0415838  [get_nets u_top_core_u_cpu_cluster/n402]
#set_load 0.239555  [get_nets u_top_core_u_cpu_cluster/n403]
#set_resistance 0.0363791  [get_nets u_top_core_u_cpu_cluster/n403]
#set_load 0.395983  [get_nets u_top_core_u_cpu_cluster/n404]
#set_resistance 0.057862  [get_nets u_top_core_u_cpu_cluster/n404]
#set_load 0.287828  [get_nets u_top_core_u_cpu_cluster/n405]
#set_resistance 0.0417434  [get_nets u_top_core_u_cpu_cluster/n405]
#set_load 0.316595  [get_nets u_top_core_u_cpu_cluster/n406]
#set_resistance 0.0472712  [get_nets u_top_core_u_cpu_cluster/n406]
#set_load 0.203269  [get_nets u_top_core_u_cpu_cluster/n407]
#set_resistance 0.0297844  [get_nets u_top_core_u_cpu_cluster/n407]
#set_load 1.26896  [get_nets u_top_core_u_cpu_cluster/n408]
#set_resistance 0.18233  [get_nets u_top_core_u_cpu_cluster/n408]
#set_load 0.0414088  [get_nets u_top_core_u_cpu_cluster/n409]
#set_resistance 0.00598466  [get_nets u_top_core_u_cpu_cluster/n409]
#set_load 1.50728  [get_nets u_top_core_u_cpu_cluster/n410]
#set_resistance 0.232764  [get_nets u_top_core_u_cpu_cluster/n410]
#set_load 0.647385  [get_nets u_top_core_u_cpu_cluster/n411]
#set_resistance 0.0952051  [get_nets u_top_core_u_cpu_cluster/n411]
#set_load 0.053015  [get_nets u_top_core_u_cpu_cluster/n412]
#set_resistance 0.00779988  [get_nets u_top_core_u_cpu_cluster/n412]
#set_load 0.104397  [get_nets u_top_core_u_cpu_cluster/n413]
#set_resistance 0.0154434  [get_nets u_top_core_u_cpu_cluster/n413]
#set_load 0.27382  [get_nets u_top_core_u_cpu_cluster/n414]
#set_resistance 0.0401804  [get_nets u_top_core_u_cpu_cluster/n414]
#set_load 0.525386  [get_nets u_top_core_u_cpu_cluster/n415]
#set_resistance 0.0756927  [get_nets u_top_core_u_cpu_cluster/n415]
#set_load 0.93119  [get_nets u_top_core_u_cpu_cluster/n416]
#set_resistance 0.134419  [get_nets u_top_core_u_cpu_cluster/n416]
#set_load 0.200144  [get_nets u_top_core_u_cpu_cluster/n417]
#set_resistance 0.0287255  [get_nets u_top_core_u_cpu_cluster/n417]
#set_load 0.252616  [get_nets u_top_core_u_cpu_cluster/n418]
#set_resistance 0.0373896  [get_nets u_top_core_u_cpu_cluster/n418]
#set_load 0.22614  [get_nets u_top_core_u_cpu_cluster/n419]
#set_resistance 0.0333232  [get_nets u_top_core_u_cpu_cluster/n419]
#set_load 0.138941  [get_nets u_top_core_u_cpu_cluster/n420]
#set_resistance 0.0212472  [get_nets u_top_core_u_cpu_cluster/n420]
#set_load 1.0773  [get_nets u_top_core_u_cpu_cluster/n421]
#set_resistance 0.114279  [get_nets u_top_core_u_cpu_cluster/n421]
#set_load 1.0756  [get_nets u_top_core_u_cpu_cluster/n422]
#set_resistance 0.11409  [get_nets u_top_core_u_cpu_cluster/n422]
#set_load 0.734583  [get_nets u_top_core_u_cpu_cluster/n423]
#set_resistance 0.0784732  [get_nets u_top_core_u_cpu_cluster/n423]
#set_load 0.652365  [get_nets u_top_core_u_cpu_cluster/n424]
#set_resistance 0.0693865  [get_nets u_top_core_u_cpu_cluster/n424]
#set_load 0.270444  [get_nets u_top_core_u_cpu_cluster/n425]
#set_resistance 0.0391838  [get_nets u_top_core_u_cpu_cluster/n425]
#set_load 0.504639  [get_nets u_top_core_u_cpu_cluster/n426]
#set_resistance 0.0723522  [get_nets u_top_core_u_cpu_cluster/n426]
#set_load 1.03707  [get_nets u_top_core_u_cpu_cluster/n427]
#set_resistance 0.108023  [get_nets u_top_core_u_cpu_cluster/n427]
#set_load 0.730595  [get_nets u_top_core_u_cpu_cluster/n428]
#set_resistance 0.0766864  [get_nets u_top_core_u_cpu_cluster/n428]
#set_load 0.127356  [get_nets u_top_core_u_cpu_cluster/n429]
#set_resistance 0.0183903  [get_nets u_top_core_u_cpu_cluster/n429]
#set_load 1.07392  [get_nets u_top_core_u_cpu_cluster/n431]
#set_resistance 0.156107  [get_nets u_top_core_u_cpu_cluster/n431]
#set_load 0.035686  [get_nets u_top_core_u_cpu_cluster/n432]
#set_resistance 0.00511692  [get_nets u_top_core_u_cpu_cluster/n432]
#set_load 0.189798  [get_nets u_top_core_u_cpu_cluster/n433]
#set_resistance 0.0262824  [get_nets u_top_core_u_cpu_cluster/n433]
#set_load 0.189065  [get_nets u_top_core_u_cpu_cluster/n434]
#set_resistance 0.0271864  [get_nets u_top_core_u_cpu_cluster/n434]
#set_load 0.7011  [get_nets u_top_core_u_cpu_cluster/n435]
#set_resistance 0.0733591  [get_nets u_top_core_u_cpu_cluster/n435]
#set_load 0.669684  [get_nets u_top_core_u_cpu_cluster/n436]
#set_resistance 0.0698316  [get_nets u_top_core_u_cpu_cluster/n436]
#set_load 0.068728  [get_nets u_top_core_u_cpu_cluster/n437]
#set_resistance 0.00983336  [get_nets u_top_core_u_cpu_cluster/n437]
#set_load 0.114001  [get_nets u_top_core_u_cpu_cluster/n438]
#set_resistance 0.0172942  [get_nets u_top_core_u_cpu_cluster/n438]
#set_load 0.360299  [get_nets u_top_core_u_cpu_cluster/n439]
#set_resistance 0.0540393  [get_nets u_top_core_u_cpu_cluster/n439]
#set_load 0.165737  [get_nets u_top_core_u_cpu_cluster/n440]
#set_resistance 0.0237412  [get_nets u_top_core_u_cpu_cluster/n440]
#set_load 0.214591  [get_nets u_top_core_u_cpu_cluster/n441]
#set_resistance 0.0308113  [get_nets u_top_core_u_cpu_cluster/n441]
#set_load 0.228128  [get_nets u_top_core_u_cpu_cluster/n442]
#set_resistance 0.0337252  [get_nets u_top_core_u_cpu_cluster/n442]
#set_load 0.264317  [get_nets u_top_core_u_cpu_cluster/n443]
#set_resistance 0.0397716  [get_nets u_top_core_u_cpu_cluster/n443]
#set_load 0.0546406  [get_nets u_top_core_u_cpu_cluster/n444]
#set_resistance 0.0079316  [get_nets u_top_core_u_cpu_cluster/n444]
#set_load 0.317091  [get_nets u_top_core_u_cpu_cluster/n454]
#set_resistance 0.045797  [get_nets u_top_core_u_cpu_cluster/n454]
#set_load 1.96395  [get_nets u_top_core_u_cpu_cluster/n455]
#set_resistance 0.293409  [get_nets u_top_core_u_cpu_cluster/n455]
#set_load 0.957514  [get_nets u_top_core_u_cpu_cluster/n456]
#set_resistance 0.103838  [get_nets u_top_core_u_cpu_cluster/n456]
#set_load 0.652056  [get_nets u_top_core_u_cpu_cluster/n480]
#set_resistance 0.0698555  [get_nets u_top_core_u_cpu_cluster/n480]
#set_load 1.97613  [get_nets u_top_core_u_cpu_cluster/n481]
#set_resistance 0.274098  [get_nets u_top_core_u_cpu_cluster/n481]
#set_load 0.453168  [get_nets u_top_core_u_cpu_cluster/n483]
#set_resistance 0.047223  [get_nets u_top_core_u_cpu_cluster/n483]
#set_load 0.495926  [get_nets u_top_core_u_cpu_cluster/n484]
#set_resistance 0.0522843  [get_nets u_top_core_u_cpu_cluster/n484]
#set_load 1.17316  [get_nets u_top_core_u_cpu_cluster/n486]
#set_resistance 0.177005  [get_nets u_top_core_u_cpu_cluster/n486]
#set_load 0.354886  [get_nets u_top_core_u_cpu_cluster/n487]
#set_resistance 0.0522648  [get_nets u_top_core_u_cpu_cluster/n487]
#set_load 0.206394  [get_nets u_top_core_u_cpu_cluster/n488]
#set_resistance 0.0297954  [get_nets u_top_core_u_cpu_cluster/n488]
#set_load 0.29565  [get_nets u_top_core_u_cpu_cluster/n489]
#set_resistance 0.0426739  [get_nets u_top_core_u_cpu_cluster/n489]
#set_load 1.00042  [get_nets u_top_core_u_cpu_cluster/n490]
#set_resistance 0.149286  [get_nets u_top_core_u_cpu_cluster/n490]
#set_load 0.254871  [get_nets u_top_core_u_cpu_cluster/n491]
#set_resistance 0.0375383  [get_nets u_top_core_u_cpu_cluster/n491]
#set_load 0.322567  [get_nets u_top_core_u_cpu_cluster/n492]
#set_resistance 0.0462339  [get_nets u_top_core_u_cpu_cluster/n492]
#set_load 0.307491  [get_nets u_top_core_u_cpu_cluster/n493]
#set_resistance 0.044014  [get_nets u_top_core_u_cpu_cluster/n493]
#set_load 0.283952  [get_nets u_top_core_u_cpu_cluster/n494]
#set_resistance 0.0407048  [get_nets u_top_core_u_cpu_cluster/n494]
#set_load 0.472926  [get_nets u_top_core_u_cpu_cluster/n495]
#set_resistance 0.0728591  [get_nets u_top_core_u_cpu_cluster/n495]
#set_load 3.16597  [get_nets u_top_core_u_cpu_cluster/n497]
#set_resistance 0.395848  [get_nets u_top_core_u_cpu_cluster/n497]
#set_load 1.11829  [get_nets u_top_core_u_cpu_cluster/n498]
#set_resistance 0.124526  [get_nets u_top_core_u_cpu_cluster/n498]
#set_load 1.01976  [get_nets u_top_core_u_cpu_cluster/n499]
#set_resistance 0.156784  [get_nets u_top_core_u_cpu_cluster/n499]
#set_load 0.375931  [get_nets u_top_core_u_cpu_cluster/n500]
#set_resistance 0.053848  [get_nets u_top_core_u_cpu_cluster/n500]
#set_load 0.0824531  [get_nets u_top_core_u_cpu_cluster/n501]
#set_resistance 0.0119086  [get_nets u_top_core_u_cpu_cluster/n501]
#set_load 0.206993  [get_nets u_top_core_u_cpu_cluster/n502]
#set_resistance 0.030059  [get_nets u_top_core_u_cpu_cluster/n502]
#set_load 0.641876  [get_nets u_top_core_u_cpu_cluster/n504]
#set_resistance 0.0821766  [get_nets u_top_core_u_cpu_cluster/n504]
#set_load 0.836161  [get_nets u_top_core_u_cpu_cluster/n507]
#set_resistance 0.111074  [get_nets u_top_core_u_cpu_cluster/n507]
#set_load 0.588272  [get_nets u_top_core_u_cpu_cluster/n509]
#set_resistance 0.0888928  [get_nets u_top_core_u_cpu_cluster/n509]
#set_load 0.240148  [get_nets u_top_core_u_cpu_cluster/n510]
#set_resistance 0.0350587  [get_nets u_top_core_u_cpu_cluster/n510]
#set_load 4.1782  [get_nets u_top_core_u_cpu_cluster/n511]
#set_resistance 0.481682  [get_nets u_top_core_u_cpu_cluster/n511]
#set_load 0.159865  [get_nets u_top_core_u_cpu_cluster/n512]
#set_resistance 0.0231758  [get_nets u_top_core_u_cpu_cluster/n512]
#set_load 1.03601  [get_nets u_top_core_u_cpu_cluster/n513]
#set_resistance 0.149325  [get_nets u_top_core_u_cpu_cluster/n513]
#set_load 0.686001  [get_nets u_top_core_u_cpu_cluster/n514]
#set_resistance 0.092933  [get_nets u_top_core_u_cpu_cluster/n514]
#set_load 2.53743  [get_nets u_top_core_u_cpu_cluster/n515]
#set_resistance 0.374189  [get_nets u_top_core_u_cpu_cluster/n515]
#set_load 3.89431  [get_nets u_top_core_u_cpu_cluster/n516]
#set_resistance 0.528544  [get_nets u_top_core_u_cpu_cluster/n516]
#set_load 1.31803  [get_nets u_top_core_u_cpu_cluster/n517]
#set_resistance 0.203668  [get_nets u_top_core_u_cpu_cluster/n517]
#set_load 2.43372  [get_nets u_top_core_u_cpu_cluster/n518]
#set_resistance 0.260828  [get_nets u_top_core_u_cpu_cluster/n518]
#set_load 1.5137  [get_nets u_top_core_u_cpu_cluster/n522]
#set_resistance 0.232016  [get_nets u_top_core_u_cpu_cluster/n522]
#set_load 2.18815  [get_nets u_top_core_u_cpu_cluster/n523]
#set_resistance 0.256149  [get_nets u_top_core_u_cpu_cluster/n523]
#set_load 0.0852381  [get_nets u_top_core_u_cpu_cluster/n524]
#set_resistance 0.0122347  [get_nets u_top_core_u_cpu_cluster/n524]
#set_load 0.383726  [get_nets u_top_core_u_cpu_cluster/n525]
#set_resistance 0.0576877  [get_nets u_top_core_u_cpu_cluster/n525]
#set_load 2.50174  [get_nets u_top_core_u_cpu_cluster/n526]
#set_resistance 0.318438  [get_nets u_top_core_u_cpu_cluster/n526]
#set_load 1.57033  [get_nets u_top_core_u_cpu_cluster/n527]
#set_resistance 0.240386  [get_nets u_top_core_u_cpu_cluster/n527]
#set_load 2.70937  [get_nets u_top_core_u_cpu_cluster/n528]
#set_resistance 0.288174  [get_nets u_top_core_u_cpu_cluster/n528]
#set_load 1.55664  [get_nets u_top_core_u_cpu_cluster/n532]
#set_resistance 0.237719  [get_nets u_top_core_u_cpu_cluster/n532]
#set_load 0.341668  [get_nets u_top_core_u_cpu_cluster/n533]
#set_resistance 0.0498803  [get_nets u_top_core_u_cpu_cluster/n533]
#set_load 0.672638  [get_nets u_top_core_u_cpu_cluster/n534]
#set_resistance 0.0774574  [get_nets u_top_core_u_cpu_cluster/n534]
#set_load 0.928653  [get_nets u_top_core_u_cpu_cluster/n535]
#set_resistance 0.128671  [get_nets u_top_core_u_cpu_cluster/n535]
#set_load 2.45435  [get_nets u_top_core_u_cpu_cluster/n536]
#set_resistance 0.362899  [get_nets u_top_core_u_cpu_cluster/n536]
#set_load 2.72601  [get_nets u_top_core_u_cpu_cluster/n537]
#set_resistance 0.401026  [get_nets u_top_core_u_cpu_cluster/n537]
#set_load 2.83554  [get_nets u_top_core_u_cpu_cluster/n539]
#set_resistance 0.41785  [get_nets u_top_core_u_cpu_cluster/n539]
#set_load 2.34033  [get_nets u_top_core_u_cpu_cluster/n540]
#set_resistance 0.345284  [get_nets u_top_core_u_cpu_cluster/n540]
#set_load 2.87196  [get_nets u_top_core_u_cpu_cluster/n541]
#set_resistance 0.421991  [get_nets u_top_core_u_cpu_cluster/n541]
#set_load 3.14384  [get_nets u_top_core_u_cpu_cluster/n542]
#set_resistance 0.461535  [get_nets u_top_core_u_cpu_cluster/n542]
#set_load 2.67219  [get_nets u_top_core_u_cpu_cluster/n543]
#set_resistance 0.394097  [get_nets u_top_core_u_cpu_cluster/n543]
#set_load 0.393375  [get_nets u_top_core_u_cpu_cluster/n544]
#set_resistance 0.0542602  [get_nets u_top_core_u_cpu_cluster/n544]
#set_load 2.91132  [get_nets u_top_core_u_cpu_cluster/n545]
#set_resistance 0.430354  [get_nets u_top_core_u_cpu_cluster/n545]
#set_load 0.514674  [get_nets u_top_core_u_cpu_cluster/n546]
#set_resistance 0.0794223  [get_nets u_top_core_u_cpu_cluster/n546]
#set_load 0.521136  [get_nets u_top_core_u_cpu_cluster/n547]
#set_resistance 0.0750988  [get_nets u_top_core_u_cpu_cluster/n547]
#set_load 0.0954668  [get_nets u_top_core_u_cpu_cluster/n548]
#set_resistance 0.0146141  [get_nets u_top_core_u_cpu_cluster/n548]
#set_load 0.18197  [get_nets u_top_core_u_cpu_cluster/n549]
#set_resistance 0.0278073  [get_nets u_top_core_u_cpu_cluster/n549]
#set_load 2.5269  [get_nets u_top_core_u_cpu_cluster/n551]
#set_resistance 0.370591  [get_nets u_top_core_u_cpu_cluster/n551]
#set_load 2.65953  [get_nets u_top_core_u_cpu_cluster/n552]
#set_resistance 0.390953  [get_nets u_top_core_u_cpu_cluster/n552]
#set_load 2.67309  [get_nets u_top_core_u_cpu_cluster/n553]
#set_resistance 0.393805  [get_nets u_top_core_u_cpu_cluster/n553]
#set_load 0.0904054  [get_nets u_top_core_u_cpu_cluster/n554]
#set_resistance 0.0132887  [get_nets u_top_core_u_cpu_cluster/n554]
#set_load 2.73661  [get_nets u_top_core_u_cpu_cluster/n555]
#set_resistance 0.404711  [get_nets u_top_core_u_cpu_cluster/n555]
#set_load 2.55001  [get_nets u_top_core_u_cpu_cluster/n557]
#set_resistance 0.374628  [get_nets u_top_core_u_cpu_cluster/n557]
#set_load 2.57893  [get_nets u_top_core_u_cpu_cluster/n558]
#set_resistance 0.379219  [get_nets u_top_core_u_cpu_cluster/n558]
#set_load 2.44745  [get_nets u_top_core_u_cpu_cluster/n559]
#set_resistance 0.360099  [get_nets u_top_core_u_cpu_cluster/n559]
#set_load 0.367786  [get_nets u_top_core_u_cpu_cluster/n560]
#set_resistance 0.0470502  [get_nets u_top_core_u_cpu_cluster/n560]
#set_load 2.73949  [get_nets u_top_core_u_cpu_cluster/n561]
#set_resistance 0.403835  [get_nets u_top_core_u_cpu_cluster/n561]
#set_load 0.0981428  [get_nets u_top_core_u_cpu_cluster/n562]
#set_resistance 0.0151686  [get_nets u_top_core_u_cpu_cluster/n562]
#set_load 0.0710093  [get_nets u_top_core_u_cpu_cluster/n563]
#set_resistance 0.0101792  [get_nets u_top_core_u_cpu_cluster/n563]
#set_load 0.066305  [get_nets u_top_core_u_cpu_cluster/n564]
#set_resistance 0.0101535  [get_nets u_top_core_u_cpu_cluster/n564]
#set_load 0.123806  [get_nets u_top_core_u_cpu_cluster/n565]
#set_resistance 0.0180659  [get_nets u_top_core_u_cpu_cluster/n565]
#set_load 2.12155  [get_nets u_top_core_u_cpu_cluster/n566]
#set_resistance 0.313675  [get_nets u_top_core_u_cpu_cluster/n566]
#set_load 2.2237  [get_nets u_top_core_u_cpu_cluster/n567]
#set_resistance 0.328218  [get_nets u_top_core_u_cpu_cluster/n567]
#set_load 0.382809  [get_nets u_top_core_u_cpu_cluster/n568]
#set_resistance 0.0493551  [get_nets u_top_core_u_cpu_cluster/n568]
#set_load 2.24273  [get_nets u_top_core_u_cpu_cluster/n569]
#set_resistance 0.330576  [get_nets u_top_core_u_cpu_cluster/n569]
#set_load 2.37522  [get_nets u_top_core_u_cpu_cluster/n570]
#set_resistance 0.351636  [get_nets u_top_core_u_cpu_cluster/n570]
#set_load 2.24395  [get_nets u_top_core_u_cpu_cluster/n571]
#set_resistance 0.331794  [get_nets u_top_core_u_cpu_cluster/n571]
#set_load 2.72719  [get_nets u_top_core_u_cpu_cluster/n572]
#set_resistance 0.40183  [get_nets u_top_core_u_cpu_cluster/n572]
#set_load 2.34998  [get_nets u_top_core_u_cpu_cluster/n573]
#set_resistance 0.34748  [get_nets u_top_core_u_cpu_cluster/n573]
#set_load 0.0575565  [get_nets u_top_core_u_cpu_cluster/n574]
#set_resistance 0.00855948  [get_nets u_top_core_u_cpu_cluster/n574]
#set_load 0.0930336  [get_nets u_top_core_u_cpu_cluster/n575]
#set_resistance 0.0139049  [get_nets u_top_core_u_cpu_cluster/n575]
#set_load 0.181162  [get_nets u_top_core_u_cpu_cluster/n576]
#set_resistance 0.0271128  [get_nets u_top_core_u_cpu_cluster/n576]
#set_load 0.600451  [get_nets u_top_core_u_cpu_cluster/n577]
#set_resistance 0.0770233  [get_nets u_top_core_u_cpu_cluster/n577]
#set_load 2.81612  [get_nets u_top_core_u_cpu_cluster/n578]
#set_resistance 0.416189  [get_nets u_top_core_u_cpu_cluster/n578]
#set_load 0.338987  [get_nets u_top_core_u_cpu_cluster/n579]
#set_resistance 0.0424193  [get_nets u_top_core_u_cpu_cluster/n579]
#set_load 2.54535  [get_nets u_top_core_u_cpu_cluster/n580]
#set_resistance 0.374978  [get_nets u_top_core_u_cpu_cluster/n580]
#set_load 0.823874  [get_nets u_top_core_u_cpu_cluster/n581]
#set_resistance 0.0878683  [get_nets u_top_core_u_cpu_cluster/n581]
#set_load 2.63274  [get_nets u_top_core_u_cpu_cluster/n582]
#set_resistance 0.388373  [get_nets u_top_core_u_cpu_cluster/n582]
#set_load 2.57989  [get_nets u_top_core_u_cpu_cluster/n583]
#set_resistance 0.379716  [get_nets u_top_core_u_cpu_cluster/n583]
#set_load 0.641521  [get_nets u_top_core_u_cpu_cluster/n584]
#set_resistance 0.0834593  [get_nets u_top_core_u_cpu_cluster/n584]
#set_load 0.968624  [get_nets u_top_core_u_cpu_cluster/n585]
#set_resistance 0.101785  [get_nets u_top_core_u_cpu_cluster/n585]
#set_load 2.56596  [get_nets u_top_core_u_cpu_cluster/n586]
#set_resistance 0.376889  [get_nets u_top_core_u_cpu_cluster/n586]
#set_load 0.427542  [get_nets u_top_core_u_cpu_cluster/n587]
#set_resistance 0.0551427  [get_nets u_top_core_u_cpu_cluster/n587]
#set_load 2.65376  [get_nets u_top_core_u_cpu_cluster/n588]
#set_resistance 0.390135  [get_nets u_top_core_u_cpu_cluster/n588]
#set_load 0.596823  [get_nets u_top_core_u_cpu_cluster/n589]
#set_resistance 0.0768582  [get_nets u_top_core_u_cpu_cluster/n589]
#set_load 1.10503  [get_nets u_top_core_u_cpu_cluster/n590]
#set_resistance 0.116771  [get_nets u_top_core_u_cpu_cluster/n590]
#set_load 2.77594  [get_nets u_top_core_u_cpu_cluster/n591]
#set_resistance 0.409369  [get_nets u_top_core_u_cpu_cluster/n591]
#set_load 0.516461  [get_nets u_top_core_u_cpu_cluster/n592]
#set_resistance 0.0667127  [get_nets u_top_core_u_cpu_cluster/n592]
#set_load 1.02363  [get_nets u_top_core_u_cpu_cluster/n593]
#set_resistance 0.112362  [get_nets u_top_core_u_cpu_cluster/n593]
#set_load 2.4355  [get_nets u_top_core_u_cpu_cluster/n594]
#set_resistance 0.358068  [get_nets u_top_core_u_cpu_cluster/n594]
#set_load 0.128593  [get_nets u_top_core_u_cpu_cluster/n595]
#set_resistance 0.0185722  [get_nets u_top_core_u_cpu_cluster/n595]
#set_load 0.0879677  [get_nets u_top_core_u_cpu_cluster/n596]
#set_resistance 0.0134609  [get_nets u_top_core_u_cpu_cluster/n596]
#set_load 0.0882089  [get_nets u_top_core_u_cpu_cluster/n597]
#set_resistance 0.012955  [get_nets u_top_core_u_cpu_cluster/n597]
#set_load 0.0791189  [get_nets u_top_core_u_cpu_cluster/n598]
#set_resistance 0.0118117  [get_nets u_top_core_u_cpu_cluster/n598]
#set_load 0.297929  [get_nets u_top_core_u_cpu_cluster/n599]
#set_resistance 0.0435622  [get_nets u_top_core_u_cpu_cluster/n599]
#set_load 0.0947142  [get_nets u_top_core_u_cpu_cluster/n600]
#set_resistance 0.0137838  [get_nets u_top_core_u_cpu_cluster/n600]
#set_load 0.123926  [get_nets u_top_core_u_cpu_cluster/n601]
#set_resistance 0.0185895  [get_nets u_top_core_u_cpu_cluster/n601]
#set_load 0.178688  [get_nets u_top_core_u_cpu_cluster/n602]
#set_resistance 0.0258922  [get_nets u_top_core_u_cpu_cluster/n602]
#set_load 0.117154  [get_nets u_top_core_u_cpu_cluster/n603]
#set_resistance 0.0168183  [get_nets u_top_core_u_cpu_cluster/n603]
#set_load 0.259214  [get_nets u_top_core_u_cpu_cluster/n604]
#set_resistance 0.0392537  [get_nets u_top_core_u_cpu_cluster/n604]
#set_load 0.144744  [get_nets u_top_core_u_cpu_cluster/n605]
#set_resistance 0.0221763  [get_nets u_top_core_u_cpu_cluster/n605]
#set_load 0.228481  [get_nets u_top_core_u_cpu_cluster/n606]
#set_resistance 0.0338353  [get_nets u_top_core_u_cpu_cluster/n606]
#set_load 0.245234  [get_nets u_top_core_u_cpu_cluster/n607]
#set_resistance 0.0378324  [get_nets u_top_core_u_cpu_cluster/n607]
#set_load 0.202145  [get_nets u_top_core_u_cpu_cluster/n608]
#set_resistance 0.0291584  [get_nets u_top_core_u_cpu_cluster/n608]
#set_load 0.236672  [get_nets u_top_core_u_cpu_cluster/n609]
#set_resistance 0.0351964  [get_nets u_top_core_u_cpu_cluster/n609]
#set_load 0.198074  [get_nets u_top_core_u_cpu_cluster/n610]
#set_resistance 0.0303638  [get_nets u_top_core_u_cpu_cluster/n610]
#set_load 0.183446  [get_nets u_top_core_u_cpu_cluster/n611]
#set_resistance 0.0277483  [get_nets u_top_core_u_cpu_cluster/n611]
#set_load 0.0753684  [get_nets u_top_core_u_cpu_cluster/n612]
#set_resistance 0.0108592  [get_nets u_top_core_u_cpu_cluster/n612]
#set_load 0.0538584  [get_nets u_top_core_u_cpu_cluster/n613]
#set_resistance 0.00815534  [get_nets u_top_core_u_cpu_cluster/n613]
#set_load 0.0750147  [get_nets u_top_core_u_cpu_cluster/n614]
#set_resistance 0.0107491  [get_nets u_top_core_u_cpu_cluster/n614]
#set_load 0.115443  [get_nets u_top_core_u_cpu_cluster/n615]
#set_resistance 0.0165512  [get_nets u_top_core_u_cpu_cluster/n615]
#set_load 0.231398  [get_nets u_top_core_u_cpu_cluster/n616]
#set_resistance 0.035209  [get_nets u_top_core_u_cpu_cluster/n616]
#set_load 0.0817457  [get_nets u_top_core_u_cpu_cluster/n617]
#set_resistance 0.0126067  [get_nets u_top_core_u_cpu_cluster/n617]
#set_load 0.163389  [get_nets u_top_core_u_cpu_cluster/n618]
#set_resistance 0.0250965  [get_nets u_top_core_u_cpu_cluster/n618]
#set_load 0.18983  [get_nets u_top_core_u_cpu_cluster/n619]
#set_resistance 0.0292801  [get_nets u_top_core_u_cpu_cluster/n619]
#set_load 0.278712  [get_nets u_top_core_u_cpu_cluster/n620]
#set_resistance 0.0428868  [get_nets u_top_core_u_cpu_cluster/n620]
#set_load 0.248847  [get_nets u_top_core_u_cpu_cluster/n621]
#set_resistance 0.0370349  [get_nets u_top_core_u_cpu_cluster/n621]
#set_load 0.148418  [get_nets u_top_core_u_cpu_cluster/n622]
#set_resistance 0.0214033  [get_nets u_top_core_u_cpu_cluster/n622]
#set_load 0.240991  [get_nets u_top_core_u_cpu_cluster/n623]
#set_resistance 0.0348964  [get_nets u_top_core_u_cpu_cluster/n623]
#set_load 0.113114  [get_nets u_top_core_u_cpu_cluster/n625]
#set_resistance 0.0169696  [get_nets u_top_core_u_cpu_cluster/n625]
#set_load 0.0725447  [get_nets u_top_core_u_cpu_cluster/n626]
#set_resistance 0.0104961  [get_nets u_top_core_u_cpu_cluster/n626]
#set_load 0.215396  [get_nets u_top_core_u_cpu_cluster/n627]
#set_resistance 0.0309882  [get_nets u_top_core_u_cpu_cluster/n627]
#set_load 0.0825654  [get_nets u_top_core_u_cpu_cluster/n628]
#set_resistance 0.0121671  [get_nets u_top_core_u_cpu_cluster/n628]
#set_load 0.130162  [get_nets u_top_core_u_cpu_cluster/n630]
#set_resistance 0.0196656  [get_nets u_top_core_u_cpu_cluster/n630]
#set_load 0.079962  [get_nets u_top_core_u_cpu_cluster/n631]
#set_resistance 0.011896  [get_nets u_top_core_u_cpu_cluster/n631]
#set_load 0.115452  [get_nets u_top_core_u_cpu_cluster/n632]
#set_resistance 0.0169517  [get_nets u_top_core_u_cpu_cluster/n632]
#set_load 0.0898404  [get_nets u_top_core_u_cpu_cluster/n633]
#set_resistance 0.0128586  [get_nets u_top_core_u_cpu_cluster/n633]
#set_load 0.0901649  [get_nets u_top_core_u_cpu_cluster/n635]
#set_resistance 0.0133324  [get_nets u_top_core_u_cpu_cluster/n635]
#set_load 0.856277  [get_nets u_top_core_u_cpu_cluster/n636]
#set_resistance 0.131842  [get_nets u_top_core_u_cpu_cluster/n636]
#set_load 0.426261  [get_nets u_top_core_u_cpu_cluster/n637]
#set_resistance 0.0614817  [get_nets u_top_core_u_cpu_cluster/n637]
#set_load 0.0627154  [get_nets u_top_core_u_cpu_cluster/n638]
#set_resistance 0.00950869  [get_nets u_top_core_u_cpu_cluster/n638]
#set_load 0.106678  [get_nets u_top_core_u_cpu_cluster/n639]
#set_resistance 0.0160358  [get_nets u_top_core_u_cpu_cluster/n639]
#set_load 0.55936  [get_nets u_top_core_u_cpu_cluster/n640]
#set_resistance 0.0835687  [get_nets u_top_core_u_cpu_cluster/n640]
#set_load 0.449272  [get_nets u_top_core_u_cpu_cluster/n641]
#set_resistance 0.0646319  [get_nets u_top_core_u_cpu_cluster/n641]
#set_load 0.133493  [get_nets u_top_core_u_cpu_cluster/n642]
#set_resistance 0.019405  [get_nets u_top_core_u_cpu_cluster/n642]
#set_load 0.0429857  [get_nets u_top_core_u_cpu_cluster/n643]
#set_resistance 0.00623977  [get_nets u_top_core_u_cpu_cluster/n643]
#set_load 0.096181  [get_nets u_top_core_u_cpu_cluster/n644]
#set_resistance 0.0147603  [get_nets u_top_core_u_cpu_cluster/n644]
#set_load 0.453917  [get_nets u_top_core_u_cpu_cluster/n645]
#set_resistance 0.0654467  [get_nets u_top_core_u_cpu_cluster/n645]
#set_load 0.331202  [get_nets u_top_core_u_cpu_cluster/n646]
#set_resistance 0.048161  [get_nets u_top_core_u_cpu_cluster/n646]
#set_load 0.0967937  [get_nets u_top_core_u_cpu_cluster/n648]
#set_resistance 0.0143829  [get_nets u_top_core_u_cpu_cluster/n648]
#set_load 0.128217  [get_nets u_top_core_u_cpu_cluster/n649]
#set_resistance 0.0193929  [get_nets u_top_core_u_cpu_cluster/n649]
#set_load 0.304403  [get_nets u_top_core_u_cpu_cluster/n650]
#set_resistance 0.0447055  [get_nets u_top_core_u_cpu_cluster/n650]
#set_load 0.316145  [get_nets u_top_core_u_cpu_cluster/n651]
#set_resistance 0.0470011  [get_nets u_top_core_u_cpu_cluster/n651]
#set_load 0.114853  [get_nets u_top_core_u_cpu_cluster/n652]
#set_resistance 0.0164909  [get_nets u_top_core_u_cpu_cluster/n652]
#set_load 0.0968798  [get_nets u_top_core_u_cpu_cluster/n653]
#set_resistance 0.0143889  [get_nets u_top_core_u_cpu_cluster/n653]
#set_load 0.724949  [get_nets u_top_core_u_cpu_cluster/n654]
#set_resistance 0.110491  [get_nets u_top_core_u_cpu_cluster/n654]
#set_load 0.225141  [get_nets u_top_core_u_cpu_cluster/n655]
#set_resistance 0.0323887  [get_nets u_top_core_u_cpu_cluster/n655]
#set_load 0.363466  [get_nets u_top_core_u_cpu_cluster/n658]
#set_resistance 0.0523245  [get_nets u_top_core_u_cpu_cluster/n658]
#set_load 0.206529  [get_nets u_top_core_u_cpu_cluster/n659]
#set_resistance 0.031601  [get_nets u_top_core_u_cpu_cluster/n659]
#set_load 0.533352  [get_nets u_top_core_u_cpu_cluster/n660]
#set_resistance 0.0785705  [get_nets u_top_core_u_cpu_cluster/n660]
#set_load 0.25627  [get_nets u_top_core_u_cpu_cluster/n662]
#set_resistance 0.038139  [get_nets u_top_core_u_cpu_cluster/n662]
#set_load 0.176905  [get_nets u_top_core_u_cpu_cluster/n663]
#set_resistance 0.0254342  [get_nets u_top_core_u_cpu_cluster/n663]
#set_load 0.507045  [get_nets u_top_core_u_cpu_cluster/n664]
#set_resistance 0.0726978  [get_nets u_top_core_u_cpu_cluster/n664]
#set_load 0.499934  [get_nets u_top_core_u_cpu_cluster/n665]
#set_resistance 0.0724435  [get_nets u_top_core_u_cpu_cluster/n665]
#set_load 0.260944  [get_nets u_top_core_u_cpu_cluster/n666]
#set_resistance 0.0376409  [get_nets u_top_core_u_cpu_cluster/n666]
#set_load 0.417764  [get_nets u_top_core_u_cpu_cluster/n667]
#set_resistance 0.0612986  [get_nets u_top_core_u_cpu_cluster/n667]
#set_load 0.111872  [get_nets u_top_core_u_cpu_cluster/n668]
#set_resistance 0.0164487  [get_nets u_top_core_u_cpu_cluster/n668]
#set_load 0.442643  [get_nets u_top_core_u_cpu_cluster/n669]
#set_resistance 0.0634643  [get_nets u_top_core_u_cpu_cluster/n669]
#set_load 0.74709  [get_nets u_top_core_u_cpu_cluster/n670]
#set_resistance 0.109045  [get_nets u_top_core_u_cpu_cluster/n670]
#set_load 0.0645626  [get_nets u_top_core_u_cpu_cluster/n672]
#set_resistance 0.0098556  [get_nets u_top_core_u_cpu_cluster/n672]
#set_load 1.06723  [get_nets u_top_core_u_cpu_cluster/n673]
#set_resistance 0.155087  [get_nets u_top_core_u_cpu_cluster/n673]
#set_load 0.12718  [get_nets u_top_core_u_cpu_cluster/n674]
#set_resistance 0.019081  [get_nets u_top_core_u_cpu_cluster/n674]
#set_load 0.102665  [get_nets u_top_core_u_cpu_cluster/n675]
#set_resistance 0.0153982  [get_nets u_top_core_u_cpu_cluster/n675]
#set_load 0.0973032  [get_nets u_top_core_u_cpu_cluster/n677]
#set_resistance 0.0142646  [get_nets u_top_core_u_cpu_cluster/n677]
#set_load 0.092032  [get_nets u_top_core_u_cpu_cluster/n678]
#set_resistance 0.0140614  [get_nets u_top_core_u_cpu_cluster/n678]
#set_load 0.0862516  [get_nets u_top_core_u_cpu_cluster/n679]
#set_resistance 0.0132431  [get_nets u_top_core_u_cpu_cluster/n679]
#set_load 0.267109  [get_nets u_top_core_u_cpu_cluster/n680]
#set_resistance 0.040295  [get_nets u_top_core_u_cpu_cluster/n680]
#set_load 0.106389  [get_nets u_top_core_u_cpu_cluster/n684]
#set_resistance 0.0155126  [get_nets u_top_core_u_cpu_cluster/n684]
#set_load 0.166641  [get_nets u_top_core_u_cpu_cluster/n685]
#set_resistance 0.0252121  [get_nets u_top_core_u_cpu_cluster/n685]
#set_load 0.0850002  [get_nets u_top_core_u_cpu_cluster/n686]
#set_resistance 0.0124818  [get_nets u_top_core_u_cpu_cluster/n686]
#set_load 0.892194  [get_nets u_top_core_u_cpu_cluster/n687]
#set_resistance 0.128465  [get_nets u_top_core_u_cpu_cluster/n687]
#set_load 0.17991  [get_nets u_top_core_u_cpu_cluster/n688]
#set_resistance 0.0259817  [get_nets u_top_core_u_cpu_cluster/n688]
#set_load 0.169062  [get_nets u_top_core_u_cpu_cluster/n689]
#set_resistance 0.0260075  [get_nets u_top_core_u_cpu_cluster/n689]
#set_load 0.254901  [get_nets u_top_core_u_cpu_cluster/n690]
#set_resistance 0.0370575  [get_nets u_top_core_u_cpu_cluster/n690]
#set_load 0.257674  [get_nets u_top_core_u_cpu_cluster/n691]
#set_resistance 0.0395039  [get_nets u_top_core_u_cpu_cluster/n691]
#set_load 1.05279  [get_nets u_top_core_u_cpu_cluster/n692]
#set_resistance 0.155245  [get_nets u_top_core_u_cpu_cluster/n692]
#set_load 0.0921479  [get_nets u_top_core_u_cpu_cluster/n693]
#set_resistance 0.0132846  [get_nets u_top_core_u_cpu_cluster/n693]
#set_load 1.1743  [get_nets u_top_core_u_cpu_cluster/n694]
#set_resistance 0.170598  [get_nets u_top_core_u_cpu_cluster/n694]
#set_load 0.108775  [get_nets u_top_core_u_cpu_cluster/n695]
#set_resistance 0.0159938  [get_nets u_top_core_u_cpu_cluster/n695]
#set_load 0.0624902  [get_nets u_top_core_u_cpu_cluster/n696]
#set_resistance 0.00932432  [get_nets u_top_core_u_cpu_cluster/n696]
#set_load 1.09158  [get_nets u_top_core_u_cpu_cluster/n697]
#set_resistance 0.156527  [get_nets u_top_core_u_cpu_cluster/n697]
#set_load 0.0838468  [get_nets u_top_core_u_cpu_cluster/n698]
#set_resistance 0.0128051  [get_nets u_top_core_u_cpu_cluster/n698]
#set_load 0.950353  [get_nets u_top_core_u_cpu_cluster/n699]
#set_resistance 0.136993  [get_nets u_top_core_u_cpu_cluster/n699]
#set_load 0.294642  [get_nets u_top_core_u_cpu_cluster/n701]
#set_resistance 0.0428612  [get_nets u_top_core_u_cpu_cluster/n701]
#set_load 0.0786609  [get_nets u_top_core_u_cpu_cluster/n702]
#set_resistance 0.0114492  [get_nets u_top_core_u_cpu_cluster/n702]
#set_load 0.631013  [get_nets u_top_core_u_cpu_cluster/n703]
#set_resistance 0.097278  [get_nets u_top_core_u_cpu_cluster/n703]
#set_load 0.435572  [get_nets u_top_core_u_cpu_cluster/n704]
#set_resistance 0.0624704  [get_nets u_top_core_u_cpu_cluster/n704]
#set_load 0.203993  [get_nets u_top_core_u_cpu_cluster/n705]
#set_resistance 0.030362  [get_nets u_top_core_u_cpu_cluster/n705]
#set_load 0.167203  [get_nets u_top_core_u_cpu_cluster/n706]
#set_resistance 0.024767  [get_nets u_top_core_u_cpu_cluster/n706]
#set_load 0.672215  [get_nets u_top_core_u_cpu_cluster/n707]
#set_resistance 0.0986468  [get_nets u_top_core_u_cpu_cluster/n707]
#set_load 0.0366268  [get_nets u_top_core_u_cpu_cluster/n708]
#set_resistance 0.00526877  [get_nets u_top_core_u_cpu_cluster/n708]
#set_load 0.142091  [get_nets u_top_core_u_cpu_cluster/n709]
#set_resistance 0.0214184  [get_nets u_top_core_u_cpu_cluster/n709]
#set_load 0.733717  [get_nets u_top_core_u_cpu_cluster/n710]
#set_resistance 0.105798  [get_nets u_top_core_u_cpu_cluster/n710]
#set_load 0.469386  [get_nets u_top_core_u_cpu_cluster/n711]
#set_resistance 0.0674685  [get_nets u_top_core_u_cpu_cluster/n711]
#set_load 0.646481  [get_nets u_top_core_u_cpu_cluster/n712]
#set_resistance 0.0993306  [get_nets u_top_core_u_cpu_cluster/n712]
#set_load 0.394599  [get_nets u_top_core_u_cpu_cluster/n713]
#set_resistance 0.0574338  [get_nets u_top_core_u_cpu_cluster/n713]
#set_load 0.121737  [get_nets u_top_core_u_cpu_cluster/n714]
#set_resistance 0.0176456  [get_nets u_top_core_u_cpu_cluster/n714]
#set_load 0.576559  [get_nets u_top_core_u_cpu_cluster/n715]
#set_resistance 0.0833367  [get_nets u_top_core_u_cpu_cluster/n715]
#set_load 0.0681781  [get_nets u_top_core_u_cpu_cluster/n716]
#set_resistance 0.0104818  [get_nets u_top_core_u_cpu_cluster/n716]
#set_load 0.113502  [get_nets u_top_core_u_cpu_cluster/n717]
#set_resistance 0.0168331  [get_nets u_top_core_u_cpu_cluster/n717]
#set_load 0.551801  [get_nets u_top_core_u_cpu_cluster/n718]
#set_resistance 0.0803694  [get_nets u_top_core_u_cpu_cluster/n718]
#set_load 0.0975308  [get_nets u_top_core_u_cpu_cluster/n719]
#set_resistance 0.0150406  [get_nets u_top_core_u_cpu_cluster/n719]
#set_load 0.787465  [get_nets u_top_core_u_cpu_cluster/n720]
#set_resistance 0.112826  [get_nets u_top_core_u_cpu_cluster/n720]
#set_load 0.185201  [get_nets u_top_core_u_cpu_cluster/n721]
#set_resistance 0.0266532  [get_nets u_top_core_u_cpu_cluster/n721]
#set_load 0.303753  [get_nets u_top_core_u_cpu_cluster/n722]
#set_resistance 0.0451816  [get_nets u_top_core_u_cpu_cluster/n722]
#set_load 0.104279  [get_nets u_top_core_u_cpu_cluster/n723]
#set_resistance 0.0149383  [get_nets u_top_core_u_cpu_cluster/n723]
#set_load 0.0563125  [get_nets u_top_core_u_cpu_cluster/n724]
#set_resistance 0.00818032  [get_nets u_top_core_u_cpu_cluster/n724]
#set_load 0.25798  [get_nets u_top_core_u_cpu_cluster/n725]
#set_resistance 0.0383691  [get_nets u_top_core_u_cpu_cluster/n725]
#set_load 0.103186  [get_nets u_top_core_u_cpu_cluster/n726]
#set_resistance 0.0154894  [get_nets u_top_core_u_cpu_cluster/n726]
#set_load 0.183865  [get_nets u_top_core_u_cpu_cluster/n727]
#set_resistance 0.027544  [get_nets u_top_core_u_cpu_cluster/n727]
#set_load 0.188019  [get_nets u_top_core_u_cpu_cluster/n728]
#set_resistance 0.0276758  [get_nets u_top_core_u_cpu_cluster/n728]
#set_load 0.144842  [get_nets u_top_core_u_cpu_cluster/n729]
#set_resistance 0.0217139  [get_nets u_top_core_u_cpu_cluster/n729]
#set_load 0.171299  [get_nets u_top_core_u_cpu_cluster/n730]
#set_resistance 0.0246894  [get_nets u_top_core_u_cpu_cluster/n730]
#set_load 0.247529  [get_nets u_top_core_u_cpu_cluster/n731]
#set_resistance 0.0369394  [get_nets u_top_core_u_cpu_cluster/n731]
#set_load 0.953574  [get_nets u_top_core_u_cpu_cluster/n732]
#set_resistance 0.138945  [get_nets u_top_core_u_cpu_cluster/n732]
#set_load 0.861888  [get_nets u_top_core_u_cpu_cluster/n733]
#set_resistance 0.125647  [get_nets u_top_core_u_cpu_cluster/n733]
#set_load 0.153794  [get_nets u_top_core_u_cpu_cluster/n734]
#set_resistance 0.0228574  [get_nets u_top_core_u_cpu_cluster/n734]
#set_load 0.151014  [get_nets u_top_core_u_cpu_cluster/n735]
#set_resistance 0.0216499  [get_nets u_top_core_u_cpu_cluster/n735]
#set_load 0.241061  [get_nets u_top_core_u_cpu_cluster/n736]
#set_resistance 0.036585  [get_nets u_top_core_u_cpu_cluster/n736]
#set_load 0.177634  [get_nets u_top_core_u_cpu_cluster/n737]
#set_resistance 0.0264186  [get_nets u_top_core_u_cpu_cluster/n737]
#set_load 0.38539  [get_nets u_top_core_u_cpu_cluster/n738]
#set_resistance 0.0570983  [get_nets u_top_core_u_cpu_cluster/n738]
#set_load 0.229525  [get_nets u_top_core_u_cpu_cluster/n739]
#set_resistance 0.0353798  [get_nets u_top_core_u_cpu_cluster/n739]
#set_load 0.249717  [get_nets u_top_core_u_cpu_cluster/n740]
#set_resistance 0.0361946  [get_nets u_top_core_u_cpu_cluster/n740]
#set_load 0.0875121  [get_nets u_top_core_u_cpu_cluster/n741]
#set_resistance 0.0127717  [get_nets u_top_core_u_cpu_cluster/n741]
#set_load 0.227631  [get_nets u_top_core_u_cpu_cluster/n742]
#set_resistance 0.0338435  [get_nets u_top_core_u_cpu_cluster/n742]
#set_load 0.217922  [get_nets u_top_core_u_cpu_cluster/n743]
#set_resistance 0.0319005  [get_nets u_top_core_u_cpu_cluster/n743]
#set_load 0.677439  [get_nets u_top_core_u_cpu_cluster/n744]
#set_resistance 0.0971552  [get_nets u_top_core_u_cpu_cluster/n744]
#set_load 0.0792632  [get_nets u_top_core_u_cpu_cluster/n747]
#set_resistance 0.0122243  [get_nets u_top_core_u_cpu_cluster/n747]
#set_load 0.139792  [get_nets u_top_core_u_cpu_cluster/n748]
#set_resistance 0.0202467  [get_nets u_top_core_u_cpu_cluster/n748]
#set_load 0.0736995  [get_nets u_top_core_u_cpu_cluster/n749]
#set_resistance 0.010783  [get_nets u_top_core_u_cpu_cluster/n749]
#set_load 0.0890408  [get_nets u_top_core_u_cpu_cluster/n751]
#set_resistance 0.0129899  [get_nets u_top_core_u_cpu_cluster/n751]
#set_load 0.160031  [get_nets u_top_core_u_cpu_cluster/n752]
#set_resistance 0.0235575  [get_nets u_top_core_u_cpu_cluster/n752]
#set_load 0.226121  [get_nets u_top_core_u_cpu_cluster/n753]
#set_resistance 0.0330952  [get_nets u_top_core_u_cpu_cluster/n753]
#set_load 0.434997  [get_nets u_top_core_u_cpu_cluster/n754]
#set_resistance 0.0649679  [get_nets u_top_core_u_cpu_cluster/n754]
#set_load 0.110913  [get_nets u_top_core_u_cpu_cluster/n755]
#set_resistance 0.0159086  [get_nets u_top_core_u_cpu_cluster/n755]
#set_load 0.0771642  [get_nets u_top_core_u_cpu_cluster/n756]
#set_resistance 0.0114281  [get_nets u_top_core_u_cpu_cluster/n756]
#set_load 0.727499  [get_nets u_top_core_u_cpu_cluster/n757]
#set_resistance 0.105381  [get_nets u_top_core_u_cpu_cluster/n757]
#set_load 0.115417  [get_nets u_top_core_u_cpu_cluster/n758]
#set_resistance 0.0165266  [get_nets u_top_core_u_cpu_cluster/n758]
#set_load 0.539906  [get_nets u_top_core_u_cpu_cluster/n759]
#set_resistance 0.0796643  [get_nets u_top_core_u_cpu_cluster/n759]
#set_load 0.537159  [get_nets u_top_core_u_cpu_cluster/n760]
#set_resistance 0.0808295  [get_nets u_top_core_u_cpu_cluster/n760]
#set_load 0.581283  [get_nets u_top_core_u_cpu_cluster/n761]
#set_resistance 0.084404  [get_nets u_top_core_u_cpu_cluster/n761]
#set_load 0.26571  [get_nets u_top_core_u_cpu_cluster/n762]
#set_resistance 0.0384493  [get_nets u_top_core_u_cpu_cluster/n762]
#set_load 0.108671  [get_nets u_top_core_u_cpu_cluster/n763]
#set_resistance 0.0164748  [get_nets u_top_core_u_cpu_cluster/n763]
#set_load 0.10159  [get_nets u_top_core_u_cpu_cluster/n764]
#set_resistance 0.0150741  [get_nets u_top_core_u_cpu_cluster/n764]
#set_load 0.198814  [get_nets u_top_core_u_cpu_cluster/n765]
#set_resistance 0.0296347  [get_nets u_top_core_u_cpu_cluster/n765]
#set_load 0.168528  [get_nets u_top_core_u_cpu_cluster/n766]
#set_resistance 0.0258486  [get_nets u_top_core_u_cpu_cluster/n766]
#set_load 0.132465  [get_nets u_top_core_u_cpu_cluster/n767]
#set_resistance 0.0190376  [get_nets u_top_core_u_cpu_cluster/n767]
#set_load 0.501772  [get_nets u_top_core_u_cpu_cluster/n770]
#set_resistance 0.0740786  [get_nets u_top_core_u_cpu_cluster/n770]
#set_load 0.102217  [get_nets u_top_core_u_cpu_cluster/n771]
#set_resistance 0.0149493  [get_nets u_top_core_u_cpu_cluster/n771]
#set_load 0.0657305  [get_nets u_top_core_u_cpu_cluster/n772]
#set_resistance 0.00998225  [get_nets u_top_core_u_cpu_cluster/n772]
#set_load 0.0648108  [get_nets u_top_core_u_cpu_cluster/n774]
#set_resistance 0.00946056  [get_nets u_top_core_u_cpu_cluster/n774]
#set_load 0.225563  [get_nets u_top_core_u_cpu_cluster/n775]
#set_resistance 0.0343661  [get_nets u_top_core_u_cpu_cluster/n775]
#set_load 0.126888  [get_nets u_top_core_u_cpu_cluster/n776]
#set_resistance 0.0185332  [get_nets u_top_core_u_cpu_cluster/n776]
#set_load 0.0737328  [get_nets u_top_core_u_cpu_cluster/n777]
#set_resistance 0.0111466  [get_nets u_top_core_u_cpu_cluster/n777]
#set_load 0.168605  [get_nets u_top_core_u_cpu_cluster/n778]
#set_resistance 0.0249054  [get_nets u_top_core_u_cpu_cluster/n778]
#set_load 0.0979376  [get_nets u_top_core_u_cpu_cluster/n779]
#set_resistance 0.014146  [get_nets u_top_core_u_cpu_cluster/n779]
#set_load 0.0871219  [get_nets u_top_core_u_cpu_cluster/n780]
#set_resistance 0.0134321  [get_nets u_top_core_u_cpu_cluster/n780]
#set_load 0.338934  [get_nets u_top_core_u_cpu_cluster/n781]
#set_resistance 0.0495355  [get_nets u_top_core_u_cpu_cluster/n781]
#set_load 0.103267  [get_nets u_top_core_u_cpu_cluster/n782]
#set_resistance 0.0149407  [get_nets u_top_core_u_cpu_cluster/n782]
#set_load 0.171198  [get_nets u_top_core_u_cpu_cluster/n783]
#set_resistance 0.0257004  [get_nets u_top_core_u_cpu_cluster/n783]
#set_load 0.181319  [get_nets u_top_core_u_cpu_cluster/n784]
#set_resistance 0.0261941  [get_nets u_top_core_u_cpu_cluster/n784]
#set_load 0.0880435  [get_nets u_top_core_u_cpu_cluster/n785]
#set_resistance 0.0134854  [get_nets u_top_core_u_cpu_cluster/n785]
#set_load 0.241557  [get_nets u_top_core_u_cpu_cluster/n786]
#set_resistance 0.0367441  [get_nets u_top_core_u_cpu_cluster/n786]
#set_load 0.1569  [get_nets u_top_core_u_cpu_cluster/n787]
#set_resistance 0.0231459  [get_nets u_top_core_u_cpu_cluster/n787]
#set_load 0.462933  [get_nets u_top_core_u_cpu_cluster/n788]
#set_resistance 0.0695547  [get_nets u_top_core_u_cpu_cluster/n788]
#set_load 0.120001  [get_nets u_top_core_u_cpu_cluster/n789]
#set_resistance 0.0173169  [get_nets u_top_core_u_cpu_cluster/n789]
#set_load 0.0509652  [get_nets u_top_core_u_cpu_cluster/n790]
#set_resistance 0.00755206  [get_nets u_top_core_u_cpu_cluster/n790]
#set_load 0.202037  [get_nets u_top_core_u_cpu_cluster/n791]
#set_resistance 0.0298982  [get_nets u_top_core_u_cpu_cluster/n791]
#set_load 0.140192  [get_nets u_top_core_u_cpu_cluster/n792]
#set_resistance 0.0210778  [get_nets u_top_core_u_cpu_cluster/n792]
#set_load 0.0774718  [get_nets u_top_core_u_cpu_cluster/n793]
#set_resistance 0.0119081  [get_nets u_top_core_u_cpu_cluster/n793]
#set_load 0.0931784  [get_nets u_top_core_u_cpu_cluster/n794]
#set_resistance 0.0142004  [get_nets u_top_core_u_cpu_cluster/n794]
#set_load 0.114945  [get_nets u_top_core_u_cpu_cluster/n795]
#set_resistance 0.0174768  [get_nets u_top_core_u_cpu_cluster/n795]
#set_load 0.159908  [get_nets u_top_core_u_cpu_cluster/n796]
#set_resistance 0.0233914  [get_nets u_top_core_u_cpu_cluster/n796]
#set_load 0.24056  [get_nets u_top_core_u_cpu_cluster/n797]
#set_resistance 0.0370362  [get_nets u_top_core_u_cpu_cluster/n797]
#set_load 0.12982  [get_nets u_top_core_u_cpu_cluster/n798]
#set_resistance 0.0191857  [get_nets u_top_core_u_cpu_cluster/n798]
#set_load 0.222112  [get_nets u_top_core_u_cpu_cluster/n799]
#set_resistance 0.0340046  [get_nets u_top_core_u_cpu_cluster/n799]
#set_load 0.147841  [get_nets u_top_core_u_cpu_cluster/n800]
#set_resistance 0.0224032  [get_nets u_top_core_u_cpu_cluster/n800]
#set_load 0.173092  [get_nets u_top_core_u_cpu_cluster/n801]
#set_resistance 0.0261767  [get_nets u_top_core_u_cpu_cluster/n801]
#set_load 0.104741  [get_nets u_top_core_u_cpu_cluster/n802]
#set_resistance 0.015874  [get_nets u_top_core_u_cpu_cluster/n802]
#set_load 0.0418378  [get_nets u_top_core_u_cpu_cluster/n804]
#set_resistance 0.00623634  [get_nets u_top_core_u_cpu_cluster/n804]
#set_load 0.224  [get_nets u_top_core_u_cpu_cluster/n805]
#set_resistance 0.0327119  [get_nets u_top_core_u_cpu_cluster/n805]
#set_load 0.199711  [get_nets u_top_core_u_cpu_cluster/n806]
#set_resistance 0.0293121  [get_nets u_top_core_u_cpu_cluster/n806]
#set_load 0.116852  [get_nets u_top_core_u_cpu_cluster/n807]
#set_resistance 0.0173305  [get_nets u_top_core_u_cpu_cluster/n807]
#set_load 0.183152  [get_nets u_top_core_u_cpu_cluster/n809]
#set_resistance 0.0271204  [get_nets u_top_core_u_cpu_cluster/n809]
#set_load 0.0881316  [get_nets u_top_core_u_cpu_cluster/n810]
#set_resistance 0.0130229  [get_nets u_top_core_u_cpu_cluster/n810]
#set_load 0.160385  [get_nets u_top_core_u_cpu_cluster/n811]
#set_resistance 0.0237662  [get_nets u_top_core_u_cpu_cluster/n811]
#set_load 0.0967457  [get_nets u_top_core_u_cpu_cluster/n812]
#set_resistance 0.0140009  [get_nets u_top_core_u_cpu_cluster/n812]
#set_load 0.274586  [get_nets u_top_core_u_cpu_cluster/n815]
#set_resistance 0.0417811  [get_nets u_top_core_u_cpu_cluster/n815]
#set_load 0.0806825  [get_nets u_top_core_u_cpu_cluster/n816]
#set_resistance 0.0119128  [get_nets u_top_core_u_cpu_cluster/n816]
#set_load 0.174582  [get_nets u_top_core_u_cpu_cluster/n817]
#set_resistance 0.0259697  [get_nets u_top_core_u_cpu_cluster/n817]
#set_load 0.189496  [get_nets u_top_core_u_cpu_cluster/n818]
#set_resistance 0.028492  [get_nets u_top_core_u_cpu_cluster/n818]
#set_load 0.251136  [get_nets u_top_core_u_cpu_cluster/n819]
#set_resistance 0.0361543  [get_nets u_top_core_u_cpu_cluster/n819]
#set_load 0.452412  [get_nets u_top_core_u_cpu_cluster/n820]
#set_resistance 0.068606  [get_nets u_top_core_u_cpu_cluster/n820]
#set_load 0.0783503  [get_nets u_top_core_u_cpu_cluster/n821]
#set_resistance 0.0116718  [get_nets u_top_core_u_cpu_cluster/n821]
#set_load 0.184343  [get_nets u_top_core_u_cpu_cluster/n822]
#set_resistance 0.027814  [get_nets u_top_core_u_cpu_cluster/n822]
#set_load 0.166691  [get_nets u_top_core_u_cpu_cluster/n823]
#set_resistance 0.0254277  [get_nets u_top_core_u_cpu_cluster/n823]
#set_load 0.0709858  [get_nets u_top_core_u_cpu_cluster/n824]
#set_resistance 0.01066  [get_nets u_top_core_u_cpu_cluster/n824]
#set_load 0.352708  [get_nets u_top_core_u_cpu_cluster/n825]
#set_resistance 0.0524179  [get_nets u_top_core_u_cpu_cluster/n825]
#set_load 0.10811  [get_nets u_top_core_u_cpu_cluster/n826]
#set_resistance 0.0163406  [get_nets u_top_core_u_cpu_cluster/n826]
#set_load 0.108372  [get_nets u_top_core_u_cpu_cluster/n827]
#set_resistance 0.0161242  [get_nets u_top_core_u_cpu_cluster/n827]
#set_load 0.29479  [get_nets u_top_core_u_cpu_cluster/n828]
#set_resistance 0.0431814  [get_nets u_top_core_u_cpu_cluster/n828]
#set_load 0.118806  [get_nets u_top_core_u_cpu_cluster/n829]
#set_resistance 0.0173752  [get_nets u_top_core_u_cpu_cluster/n829]
#set_load 0.0844412  [get_nets u_top_core_u_cpu_cluster/n830]
#set_resistance 0.0123969  [get_nets u_top_core_u_cpu_cluster/n830]
#set_load 0.213063  [get_nets u_top_core_u_cpu_cluster/n831]
#set_resistance 0.0308766  [get_nets u_top_core_u_cpu_cluster/n831]
#set_load 0.125547  [get_nets u_top_core_u_cpu_cluster/n832]
#set_resistance 0.0192143  [get_nets u_top_core_u_cpu_cluster/n832]
#set_load 0.110239  [get_nets u_top_core_u_cpu_cluster/n833]
#set_resistance 0.0161814  [get_nets u_top_core_u_cpu_cluster/n833]
#set_load 0.0737234  [get_nets u_top_core_u_cpu_cluster/n834]
#set_resistance 0.0112329  [get_nets u_top_core_u_cpu_cluster/n834]
#set_load 0.176507  [get_nets u_top_core_u_cpu_cluster/n837]
#set_resistance 0.0264336  [get_nets u_top_core_u_cpu_cluster/n837]
#set_load 0.126087  [get_nets u_top_core_u_cpu_cluster/n838]
#set_resistance 0.0183378  [get_nets u_top_core_u_cpu_cluster/n838]
#set_load 0.0635309  [get_nets u_top_core_u_cpu_cluster/n839]
#set_resistance 0.00943279  [get_nets u_top_core_u_cpu_cluster/n839]
#set_load 0.536869  [get_nets u_top_core_u_cpu_cluster/n840]
#set_resistance 0.0823649  [get_nets u_top_core_u_cpu_cluster/n840]
#set_load 0.255693  [get_nets u_top_core_u_cpu_cluster/n841]
#set_resistance 0.0373884  [get_nets u_top_core_u_cpu_cluster/n841]
#set_load 0.082746  [get_nets u_top_core_u_cpu_cluster/n842]
#set_resistance 0.012327  [get_nets u_top_core_u_cpu_cluster/n842]
#set_load 0.086962  [get_nets u_top_core_u_cpu_cluster/n843]
#set_resistance 0.0128901  [get_nets u_top_core_u_cpu_cluster/n843]
#set_load 0.258527  [get_nets u_top_core_u_cpu_cluster/n844]
#set_resistance 0.0384541  [get_nets u_top_core_u_cpu_cluster/n844]
#set_load 0.199804  [get_nets u_top_core_u_cpu_cluster/n845]
#set_resistance 0.0293304  [get_nets u_top_core_u_cpu_cluster/n845]
#set_load 0.198379  [get_nets u_top_core_u_cpu_cluster/n847]
#set_resistance 0.0301843  [get_nets u_top_core_u_cpu_cluster/n847]
#set_load 0.19837  [get_nets u_top_core_u_cpu_cluster/n848]
#set_resistance 0.0291057  [get_nets u_top_core_u_cpu_cluster/n848]
#set_load 0.200477  [get_nets u_top_core_u_cpu_cluster/n849]
#set_resistance 0.0289774  [get_nets u_top_core_u_cpu_cluster/n849]
#set_load 0.0843526  [get_nets u_top_core_u_cpu_cluster/n850]
#set_resistance 0.0121013  [get_nets u_top_core_u_cpu_cluster/n850]
#set_load 0.231705  [get_nets u_top_core_u_cpu_cluster/n851]
#set_resistance 0.0354178  [get_nets u_top_core_u_cpu_cluster/n851]
#set_load 0.285537  [get_nets u_top_core_u_cpu_cluster/n852]
#set_resistance 0.0411818  [get_nets u_top_core_u_cpu_cluster/n852]
#set_load 0.113553  [get_nets u_top_core_u_cpu_cluster/n853]
#set_resistance 0.0173877  [get_nets u_top_core_u_cpu_cluster/n853]
#set_load 0.0754774  [get_nets u_top_core_u_cpu_cluster/n854]
#set_resistance 0.0113766  [get_nets u_top_core_u_cpu_cluster/n854]
#set_load 0.102281  [get_nets u_top_core_u_cpu_cluster/n855]
#set_resistance 0.0146965  [get_nets u_top_core_u_cpu_cluster/n855]
#set_load 0.187479  [get_nets u_top_core_u_cpu_cluster/n856]
#set_resistance 0.0281332  [get_nets u_top_core_u_cpu_cluster/n856]
#set_load 0.285492  [get_nets u_top_core_u_cpu_cluster/n857]
#set_resistance 0.0410155  [get_nets u_top_core_u_cpu_cluster/n857]
#set_load 0.166568  [get_nets u_top_core_u_cpu_cluster/n858]
#set_resistance 0.0255451  [get_nets u_top_core_u_cpu_cluster/n858]
#set_load 0.306838  [get_nets u_top_core_u_cpu_cluster/n859]
#set_resistance 0.0463699  [get_nets u_top_core_u_cpu_cluster/n859]
#set_load 0.235318  [get_nets u_top_core_u_cpu_cluster/n860]
#set_resistance 0.0350517  [get_nets u_top_core_u_cpu_cluster/n860]
#set_load 0.198178  [get_nets u_top_core_u_cpu_cluster/n861]
#set_resistance 0.0290137  [get_nets u_top_core_u_cpu_cluster/n861]
#set_load 0.0450536  [get_nets u_top_core_u_cpu_cluster/n862]
#set_resistance 0.00673408  [get_nets u_top_core_u_cpu_cluster/n862]
#set_load 0.167796  [get_nets u_top_core_u_cpu_cluster/n863]
#set_resistance 0.0254558  [get_nets u_top_core_u_cpu_cluster/n863]
#set_load 0.0767183  [get_nets u_top_core_u_cpu_cluster/n864]
#set_resistance 0.0118421  [get_nets u_top_core_u_cpu_cluster/n864]
#set_load 0.169392  [get_nets u_top_core_u_cpu_cluster/n865]
#set_resistance 0.024244  [get_nets u_top_core_u_cpu_cluster/n865]
#set_load 0.0755825  [get_nets u_top_core_u_cpu_cluster/n866]
#set_resistance 0.0108648  [get_nets u_top_core_u_cpu_cluster/n866]
#set_load 0.145917  [get_nets u_top_core_u_cpu_cluster/n868]
#set_resistance 0.0215079  [get_nets u_top_core_u_cpu_cluster/n868]
#set_load 0.106954  [get_nets u_top_core_u_cpu_cluster/n869]
#set_resistance 0.0158996  [get_nets u_top_core_u_cpu_cluster/n869]
#set_load 0.204049  [get_nets u_top_core_u_cpu_cluster/n870]
#set_resistance 0.0293141  [get_nets u_top_core_u_cpu_cluster/n870]
#set_load 0.162606  [get_nets u_top_core_u_cpu_cluster/n871]
#set_resistance 0.0240198  [get_nets u_top_core_u_cpu_cluster/n871]
#set_load 0.0878094  [get_nets u_top_core_u_cpu_cluster/n872]
#set_resistance 0.0132271  [get_nets u_top_core_u_cpu_cluster/n872]
#set_load 0.389364  [get_nets u_top_core_u_cpu_cluster/n873]
#set_resistance 0.0572121  [get_nets u_top_core_u_cpu_cluster/n873]
#set_load 0.318631  [get_nets u_top_core_u_cpu_cluster/n874]
#set_resistance 0.0476239  [get_nets u_top_core_u_cpu_cluster/n874]
#set_load 0.189994  [get_nets u_top_core_u_cpu_cluster/n875]
#set_resistance 0.0284539  [get_nets u_top_core_u_cpu_cluster/n875]
#set_load 0.128916  [get_nets u_top_core_u_cpu_cluster/n876]
#set_resistance 0.0195391  [get_nets u_top_core_u_cpu_cluster/n876]
#set_load 0.140853  [get_nets u_top_core_u_cpu_cluster/n877]
#set_resistance 0.0216556  [get_nets u_top_core_u_cpu_cluster/n877]
#set_load 0.0822933  [get_nets u_top_core_u_cpu_cluster/n878]
#set_resistance 0.0121123  [get_nets u_top_core_u_cpu_cluster/n878]
#set_load 0.118281  [get_nets u_top_core_u_cpu_cluster/n879]
#set_resistance 0.0182825  [get_nets u_top_core_u_cpu_cluster/n879]
#set_load 1.03901  [get_nets u_top_core_u_cpu_cluster/n880]
#set_resistance 0.150292  [get_nets u_top_core_u_cpu_cluster/n880]
#set_load 0.0629889  [get_nets u_top_core_u_cpu_cluster/n881]
#set_resistance 0.00938477  [get_nets u_top_core_u_cpu_cluster/n881]
#set_load 0.105734  [get_nets u_top_core_u_cpu_cluster/n882]
#set_resistance 0.0161983  [get_nets u_top_core_u_cpu_cluster/n882]
#set_load 0.0695945  [get_nets u_top_core_u_cpu_cluster/n883]
#set_resistance 0.0105278  [get_nets u_top_core_u_cpu_cluster/n883]
#set_load 0.122762  [get_nets u_top_core_u_cpu_cluster/n884]
#set_resistance 0.0188327  [get_nets u_top_core_u_cpu_cluster/n884]
#set_load 0.388727  [get_nets u_top_core_u_cpu_cluster/n885]
#set_resistance 0.0567082  [get_nets u_top_core_u_cpu_cluster/n885]
#set_load 0.114941  [get_nets u_top_core_u_cpu_cluster/n886]
#set_resistance 0.0167188  [get_nets u_top_core_u_cpu_cluster/n886]
#set_load 0.121537  [get_nets u_top_core_u_cpu_cluster/n887]
#set_resistance 0.0182501  [get_nets u_top_core_u_cpu_cluster/n887]
#set_load 0.617596  [get_nets u_top_core_u_cpu_cluster/n888]
#set_resistance 0.0923916  [get_nets u_top_core_u_cpu_cluster/n888]
#set_load 0.240589  [get_nets u_top_core_u_cpu_cluster/n889]
#set_resistance 0.0348111  [get_nets u_top_core_u_cpu_cluster/n889]
#set_load 0.139137  [get_nets u_top_core_u_cpu_cluster/n890]
#set_resistance 0.0202174  [get_nets u_top_core_u_cpu_cluster/n890]
#set_load 0.155492  [get_nets u_top_core_u_cpu_cluster/n891]
#set_resistance 0.0225021  [get_nets u_top_core_u_cpu_cluster/n891]
#set_load 0.100828  [get_nets u_top_core_u_cpu_cluster/n892]
#set_resistance 0.0146322  [get_nets u_top_core_u_cpu_cluster/n892]
#set_load 0.185512  [get_nets u_top_core_u_cpu_cluster/n893]
#set_resistance 0.0271764  [get_nets u_top_core_u_cpu_cluster/n893]
#set_load 0.193678  [get_nets u_top_core_u_cpu_cluster/n894]
#set_resistance 0.0283342  [get_nets u_top_core_u_cpu_cluster/n894]
#set_load 0.292594  [get_nets u_top_core_u_cpu_cluster/n895]
#set_resistance 0.0443699  [get_nets u_top_core_u_cpu_cluster/n895]
#set_load 0.261966  [get_nets u_top_core_u_cpu_cluster/n896]
#set_resistance 0.0394998  [get_nets u_top_core_u_cpu_cluster/n896]
#set_load 0.182611  [get_nets u_top_core_u_cpu_cluster/n897]
#set_resistance 0.0281016  [get_nets u_top_core_u_cpu_cluster/n897]
#set_load 0.0949824  [get_nets u_top_core_u_cpu_cluster/n898]
#set_resistance 0.0135983  [get_nets u_top_core_u_cpu_cluster/n898]
#set_load 0.113652  [get_nets u_top_core_u_cpu_cluster/n900]
#set_resistance 0.0171779  [get_nets u_top_core_u_cpu_cluster/n900]
#set_load 0.213438  [get_nets u_top_core_u_cpu_cluster/n901]
#set_resistance 0.030962  [get_nets u_top_core_u_cpu_cluster/n901]
#set_load 0.0506853  [get_nets u_top_core_u_cpu_cluster/n902]
#set_resistance 0.00780542  [get_nets u_top_core_u_cpu_cluster/n902]
#set_load 0.18219  [get_nets u_top_core_u_cpu_cluster/n903]
#set_resistance 0.0265803  [get_nets u_top_core_u_cpu_cluster/n903]
#set_load 0.109038  [get_nets u_top_core_u_cpu_cluster/n904]
#set_resistance 0.0157343  [get_nets u_top_core_u_cpu_cluster/n904]
#set_load 0.133875  [get_nets u_top_core_u_cpu_cluster/n905]
#set_resistance 0.0196691  [get_nets u_top_core_u_cpu_cluster/n905]
#set_load 0.0955511  [get_nets u_top_core_u_cpu_cluster/n906]
#set_resistance 0.0137387  [get_nets u_top_core_u_cpu_cluster/n906]
#set_load 0.220019  [get_nets u_top_core_u_cpu_cluster/n907]
#set_resistance 0.0323886  [get_nets u_top_core_u_cpu_cluster/n907]
#set_load 0.212982  [get_nets u_top_core_u_cpu_cluster/n908]
#set_resistance 0.0328429  [get_nets u_top_core_u_cpu_cluster/n908]
#set_load 0.0880295  [get_nets u_top_core_u_cpu_cluster/n909]
#set_resistance 0.0129184  [get_nets u_top_core_u_cpu_cluster/n909]
#set_load 0.0551609  [get_nets u_top_core_u_cpu_cluster/n910]
#set_resistance 0.00846657  [get_nets u_top_core_u_cpu_cluster/n910]
#set_load 0.0596989  [get_nets u_top_core_u_cpu_cluster/n911]
#set_resistance 0.00912758  [get_nets u_top_core_u_cpu_cluster/n911]
#set_load 0.162  [get_nets u_top_core_u_cpu_cluster/n912]
#set_resistance 0.0236453  [get_nets u_top_core_u_cpu_cluster/n912]
#set_load 0.0749662  [get_nets u_top_core_u_cpu_cluster/n913]
#set_resistance 0.0112731  [get_nets u_top_core_u_cpu_cluster/n913]
#set_load 0.127002  [get_nets u_top_core_u_cpu_cluster/n914]
#set_resistance 0.0185082  [get_nets u_top_core_u_cpu_cluster/n914]
#set_load 0.0980419  [get_nets u_top_core_u_cpu_cluster/n915]
#set_resistance 0.0143984  [get_nets u_top_core_u_cpu_cluster/n915]
#set_load 0.169084  [get_nets u_top_core_u_cpu_cluster/n916]
#set_resistance 0.0247871  [get_nets u_top_core_u_cpu_cluster/n916]
#set_load 0.295092  [get_nets u_top_core_u_cpu_cluster/n917]
#set_resistance 0.0434025  [get_nets u_top_core_u_cpu_cluster/n917]
#set_load 0.0789841  [get_nets u_top_core_u_cpu_cluster/n918]
#set_resistance 0.0118429  [get_nets u_top_core_u_cpu_cluster/n918]
#set_load 0.140432  [get_nets u_top_core_u_cpu_cluster/n919]
#set_resistance 0.0216689  [get_nets u_top_core_u_cpu_cluster/n919]
#set_load 0.0681501  [get_nets u_top_core_u_cpu_cluster/n920]
#set_resistance 0.0101367  [get_nets u_top_core_u_cpu_cluster/n920]
#set_load 0.454417  [get_nets u_top_core_u_cpu_cluster/n921]
#set_resistance 0.0688415  [get_nets u_top_core_u_cpu_cluster/n921]
#set_load 0.0811933  [get_nets u_top_core_u_cpu_cluster/n922]
#set_resistance 0.0118746  [get_nets u_top_core_u_cpu_cluster/n922]
#set_load 0.196901  [get_nets u_top_core_u_cpu_cluster/n923]
#set_resistance 0.0282094  [get_nets u_top_core_u_cpu_cluster/n923]
#set_load 0.377236  [get_nets u_top_core_u_cpu_cluster/n924]
#set_resistance 0.0553673  [get_nets u_top_core_u_cpu_cluster/n924]
#set_load 0.214264  [get_nets u_top_core_u_cpu_cluster/n925]
#set_resistance 0.0321742  [get_nets u_top_core_u_cpu_cluster/n925]
#set_load 0.0885244  [get_nets u_top_core_u_cpu_cluster/n926]
#set_resistance 0.0126953  [get_nets u_top_core_u_cpu_cluster/n926]
#set_load 0.166915  [get_nets u_top_core_u_cpu_cluster/n927]
#set_resistance 0.0244533  [get_nets u_top_core_u_cpu_cluster/n927]
#set_load 0.261186  [get_nets u_top_core_u_cpu_cluster/n928]
#set_resistance 0.0399023  [get_nets u_top_core_u_cpu_cluster/n928]
#set_load 0.238944  [get_nets u_top_core_u_cpu_cluster/n929]
#set_resistance 0.0352958  [get_nets u_top_core_u_cpu_cluster/n929]
#set_load 0.19093  [get_nets u_top_core_u_cpu_cluster/n930]
#set_resistance 0.0275086  [get_nets u_top_core_u_cpu_cluster/n930]
#set_load 0.637829  [get_nets u_top_core_u_cpu_cluster/n931]
#set_resistance 0.0914559  [get_nets u_top_core_u_cpu_cluster/n931]
#set_load 0.169492  [get_nets u_top_core_u_cpu_cluster/n932]
#set_resistance 0.0249772  [get_nets u_top_core_u_cpu_cluster/n932]
#set_load 0.0918796  [get_nets u_top_core_u_cpu_cluster/n933]
#set_resistance 0.0135995  [get_nets u_top_core_u_cpu_cluster/n933]
#set_load 0.165375  [get_nets u_top_core_u_cpu_cluster/n934]
#set_resistance 0.0245309  [get_nets u_top_core_u_cpu_cluster/n934]
#set_load 0.0432001  [get_nets u_top_core_u_cpu_cluster/n935]
#set_resistance 0.00664604  [get_nets u_top_core_u_cpu_cluster/n935]
#set_load 0.122553  [get_nets u_top_core_u_cpu_cluster/n938]
#set_resistance 0.0185743  [get_nets u_top_core_u_cpu_cluster/n938]
#set_load 0.0690087  [get_nets u_top_core_u_cpu_cluster/n939]
#set_resistance 0.010523  [get_nets u_top_core_u_cpu_cluster/n939]
#set_load 0.0722569  [get_nets u_top_core_u_cpu_cluster/n940]
#set_resistance 0.0106139  [get_nets u_top_core_u_cpu_cluster/n940]
#set_load 0.16733  [get_nets u_top_core_u_cpu_cluster/n941]
#set_resistance 0.0246126  [get_nets u_top_core_u_cpu_cluster/n941]
#set_load 0.329668  [get_nets u_top_core_u_cpu_cluster/n942]
#set_resistance 0.0498472  [get_nets u_top_core_u_cpu_cluster/n942]
#set_load 0.192799  [get_nets u_top_core_u_cpu_cluster/n943]
#set_resistance 0.0279726  [get_nets u_top_core_u_cpu_cluster/n943]
#set_load 0.117759  [get_nets u_top_core_u_cpu_cluster/n944]
#set_resistance 0.0177537  [get_nets u_top_core_u_cpu_cluster/n944]
#set_load 0.253406  [get_nets u_top_core_u_cpu_cluster/n945]
#set_resistance 0.0369994  [get_nets u_top_core_u_cpu_cluster/n945]
#set_load 0.114576  [get_nets u_top_core_u_cpu_cluster/n946]
#set_resistance 0.0165162  [get_nets u_top_core_u_cpu_cluster/n946]
#set_load 0.0624719  [get_nets u_top_core_u_cpu_cluster/n947]
#set_resistance 0.00942298  [get_nets u_top_core_u_cpu_cluster/n947]
#set_load 0.210506  [get_nets u_top_core_u_cpu_cluster/n948]
#set_resistance 0.0312956  [get_nets u_top_core_u_cpu_cluster/n948]
#set_load 0.160171  [get_nets u_top_core_u_cpu_cluster/n949]
#set_resistance 0.0233291  [get_nets u_top_core_u_cpu_cluster/n949]
#set_load 0.406428  [get_nets u_top_core_u_cpu_cluster/n950]
#set_resistance 0.0586137  [get_nets u_top_core_u_cpu_cluster/n950]
#set_load 0.0981667  [get_nets u_top_core_u_cpu_cluster/n952]
#set_resistance 0.014657  [get_nets u_top_core_u_cpu_cluster/n952]
#set_load 0.680691  [get_nets u_top_core_u_cpu_cluster/n953]
#set_resistance 0.0977884  [get_nets u_top_core_u_cpu_cluster/n953]
#set_load 0.0977266  [get_nets u_top_core_u_cpu_cluster/n954]
#set_resistance 0.0151018  [get_nets u_top_core_u_cpu_cluster/n954]
#set_load 0.424923  [get_nets u_top_core_u_cpu_cluster/n955]
#set_resistance 0.0649919  [get_nets u_top_core_u_cpu_cluster/n955]
#set_load 0.238252  [get_nets u_top_core_u_cpu_cluster/n956]
#set_resistance 0.0366718  [get_nets u_top_core_u_cpu_cluster/n956]
#set_load 0.440318  [get_nets u_top_core_u_cpu_cluster/n957]
#set_resistance 0.0632048  [get_nets u_top_core_u_cpu_cluster/n957]
#set_load 0.0762936  [get_nets u_top_core_u_cpu_cluster/n958]
#set_resistance 0.0109679  [get_nets u_top_core_u_cpu_cluster/n958]
#set_load 0.252821  [get_nets u_top_core_u_cpu_cluster/n959]
#set_resistance 0.0370501  [get_nets u_top_core_u_cpu_cluster/n959]
#set_load 0.0864008  [get_nets u_top_core_u_cpu_cluster/n960]
#set_resistance 0.0127867  [get_nets u_top_core_u_cpu_cluster/n960]
#set_load 0.432875  [get_nets u_top_core_u_cpu_cluster/n961]
#set_resistance 0.0626555  [get_nets u_top_core_u_cpu_cluster/n961]
#set_load 0.236862  [get_nets u_top_core_u_cpu_cluster/n962]
#set_resistance 0.035498  [get_nets u_top_core_u_cpu_cluster/n962]
#set_load 0.256126  [get_nets u_top_core_u_cpu_cluster/n963]
#set_resistance 0.0380099  [get_nets u_top_core_u_cpu_cluster/n963]
#set_load 0.303128  [get_nets u_top_core_u_cpu_cluster/n964]
#set_resistance 0.0454173  [get_nets u_top_core_u_cpu_cluster/n964]
#set_load 0.112951  [get_nets u_top_core_u_cpu_cluster/n965]
#set_resistance 0.0172597  [get_nets u_top_core_u_cpu_cluster/n965]
#set_load 0.206191  [get_nets u_top_core_u_cpu_cluster/n968]
#set_resistance 0.0316079  [get_nets u_top_core_u_cpu_cluster/n968]
#set_load 0.184435  [get_nets u_top_core_u_cpu_cluster/n969]
#set_resistance 0.027407  [get_nets u_top_core_u_cpu_cluster/n969]
#set_load 0.272318  [get_nets u_top_core_u_cpu_cluster/n970]
#set_resistance 0.040825  [get_nets u_top_core_u_cpu_cluster/n970]
#set_load 0.0795689  [get_nets u_top_core_u_cpu_cluster/n971]
#set_resistance 0.0119955  [get_nets u_top_core_u_cpu_cluster/n971]
#set_load 0.299359  [get_nets u_top_core_u_cpu_cluster/n972]
#set_resistance 0.0442614  [get_nets u_top_core_u_cpu_cluster/n972]
#set_load 0.0423477  [get_nets u_top_core_u_cpu_cluster/n973]
#set_resistance 0.00625978  [get_nets u_top_core_u_cpu_cluster/n973]
#set_load 0.25865  [get_nets u_top_core_u_cpu_cluster/n974]
#set_resistance 0.0375724  [get_nets u_top_core_u_cpu_cluster/n974]
#set_load 0.210326  [get_nets u_top_core_u_cpu_cluster/n975]
#set_resistance 0.0309324  [get_nets u_top_core_u_cpu_cluster/n975]
#set_load 0.136972  [get_nets u_top_core_u_cpu_cluster/n976]
#set_resistance 0.0203582  [get_nets u_top_core_u_cpu_cluster/n976]
#set_load 0.698508  [get_nets u_top_core_u_cpu_cluster/n979]
#set_resistance 0.105906  [get_nets u_top_core_u_cpu_cluster/n979]
#set_load 0.341504  [get_nets u_top_core_u_cpu_cluster/n980]
#set_resistance 0.0517666  [get_nets u_top_core_u_cpu_cluster/n980]
#set_load 0.860911  [get_nets u_top_core_u_cpu_cluster/n981]
#set_resistance 0.126179  [get_nets u_top_core_u_cpu_cluster/n981]
#set_load 0.133818  [get_nets u_top_core_u_cpu_cluster/n982]
#set_resistance 0.0204088  [get_nets u_top_core_u_cpu_cluster/n982]
#set_load 0.147608  [get_nets u_top_core_u_cpu_cluster/n984]
#set_resistance 0.0220401  [get_nets u_top_core_u_cpu_cluster/n984]
#set_load 1.06483  [get_nets u_top_core_u_cpu_cluster/n985]
#set_resistance 0.164116  [get_nets u_top_core_u_cpu_cluster/n985]
#set_load 1.18609  [get_nets u_top_core_u_cpu_cluster/n986]
#set_resistance 0.177005  [get_nets u_top_core_u_cpu_cluster/n986]
#set_load 0.272785  [get_nets u_top_core_u_cpu_cluster/n987]
#set_resistance 0.0401151  [get_nets u_top_core_u_cpu_cluster/n987]
#set_load 0.110941  [get_nets u_top_core_u_cpu_cluster/n989]
#set_resistance 0.0167838  [get_nets u_top_core_u_cpu_cluster/n989]
#set_load 0.429423  [get_nets u_top_core_u_cpu_cluster/n990]
#set_resistance 0.0614927  [get_nets u_top_core_u_cpu_cluster/n990]
#set_load 0.215054  [get_nets u_top_core_u_cpu_cluster/n991]
#set_resistance 0.031667  [get_nets u_top_core_u_cpu_cluster/n991]
#set_load 0.763262  [get_nets u_top_core_u_cpu_cluster/n994]
#set_resistance 0.116328  [get_nets u_top_core_u_cpu_cluster/n994]
#set_load 0.0938605  [get_nets u_top_core_u_cpu_cluster/n995]
#set_resistance 0.0142358  [get_nets u_top_core_u_cpu_cluster/n995]
#set_load 0.246922  [get_nets u_top_core_u_cpu_cluster/n996]
#set_resistance 0.035887  [get_nets u_top_core_u_cpu_cluster/n996]
#set_load 0.0554427  [get_nets u_top_core_u_cpu_cluster/n997]
#set_resistance 0.00796051  [get_nets u_top_core_u_cpu_cluster/n997]
#set_load 0.076245  [get_nets u_top_core_u_cpu_cluster/n998]
#set_resistance 0.0109618  [get_nets u_top_core_u_cpu_cluster/n998]
#set_load 0.185214  [get_nets u_top_core_u_cpu_cluster/n999]
#set_resistance 0.0284036  [get_nets u_top_core_u_cpu_cluster/n999]
#set_load 0.0867068  [get_nets u_top_core_u_cpu_cluster/n1000]
#set_resistance 0.0129154  [get_nets u_top_core_u_cpu_cluster/n1000]
#set_load 0.088246  [get_nets u_top_core_u_cpu_cluster/n1001]
#set_resistance 0.01277  [get_nets u_top_core_u_cpu_cluster/n1001]
#set_load 0.938272  [get_nets u_top_core_u_cpu_cluster/n1002]
#set_resistance 0.13953  [get_nets u_top_core_u_cpu_cluster/n1002]
#set_load 0.125288  [get_nets u_top_core_u_cpu_cluster/n1005]
#set_resistance 0.0181795  [get_nets u_top_core_u_cpu_cluster/n1005]
#set_load 0.52937  [get_nets u_top_core_u_cpu_cluster/n1006]
#set_resistance 0.0757448  [get_nets u_top_core_u_cpu_cluster/n1006]
#set_load 0.772025  [get_nets u_top_core_u_cpu_cluster/n1007]
#set_resistance 0.110668  [get_nets u_top_core_u_cpu_cluster/n1007]
#set_load 0.089622  [get_nets u_top_core_u_cpu_cluster/n1008]
#set_resistance 0.0132598  [get_nets u_top_core_u_cpu_cluster/n1008]
#set_load 0.744837  [get_nets u_top_core_u_cpu_cluster/n1009]
#set_resistance 0.106992  [get_nets u_top_core_u_cpu_cluster/n1009]
#set_load 0.0684969  [get_nets u_top_core_u_cpu_cluster/n1010]
#set_resistance 0.00983391  [get_nets u_top_core_u_cpu_cluster/n1010]
#set_load 1.34204  [get_nets u_top_core_u_cpu_cluster/n1011]
#set_resistance 0.204319  [get_nets u_top_core_u_cpu_cluster/n1011]
#set_load 0.47781  [get_nets u_top_core_u_cpu_cluster/n1012]
#set_resistance 0.0696796  [get_nets u_top_core_u_cpu_cluster/n1012]
#set_load 0.912732  [get_nets u_top_core_u_cpu_cluster/n1013]
#set_resistance 0.140755  [get_nets u_top_core_u_cpu_cluster/n1013]
#set_load 0.264304  [get_nets u_top_core_u_cpu_cluster/n1014]
#set_resistance 0.0389396  [get_nets u_top_core_u_cpu_cluster/n1014]
#set_load 0.978823  [get_nets u_top_core_u_cpu_cluster/n1015]
#set_resistance 0.142367  [get_nets u_top_core_u_cpu_cluster/n1015]
#set_load 0.264061  [get_nets u_top_core_u_cpu_cluster/n1016]
#set_resistance 0.0378616  [get_nets u_top_core_u_cpu_cluster/n1016]
#set_load 0.115174  [get_nets u_top_core_u_cpu_cluster/n1017]
#set_resistance 0.0173838  [get_nets u_top_core_u_cpu_cluster/n1017]
#set_load 1.74714  [get_nets u_top_core_u_cpu_cluster/n1018]
#set_resistance 0.260132  [get_nets u_top_core_u_cpu_cluster/n1018]
#set_load 0.0927843  [get_nets u_top_core_u_cpu_cluster/n1019]
#set_resistance 0.0137022  [get_nets u_top_core_u_cpu_cluster/n1019]
#set_load 0.507293  [get_nets u_top_core_u_cpu_cluster/n1020]
#set_resistance 0.072993  [get_nets u_top_core_u_cpu_cluster/n1020]
#set_load 0.126986  [get_nets u_top_core_u_cpu_cluster/n1021]
#set_resistance 0.019402  [get_nets u_top_core_u_cpu_cluster/n1021]
#set_load 0.240782  [get_nets u_top_core_u_cpu_cluster/n1023]
#set_resistance 0.0346258  [get_nets u_top_core_u_cpu_cluster/n1023]
#set_load 0.182506  [get_nets u_top_core_u_cpu_cluster/n1024]
#set_resistance 0.0263453  [get_nets u_top_core_u_cpu_cluster/n1024]
#set_load 0.108102  [get_nets u_top_core_u_cpu_cluster/n1025]
#set_resistance 0.0161618  [get_nets u_top_core_u_cpu_cluster/n1025]
#set_load 0.124695  [get_nets u_top_core_u_cpu_cluster/n1026]
#set_resistance 0.018298  [get_nets u_top_core_u_cpu_cluster/n1026]
#set_load 0.509831  [get_nets u_top_core_u_cpu_cluster/n1027]
#set_resistance 0.0732027  [get_nets u_top_core_u_cpu_cluster/n1027]
#set_load 0.262914  [get_nets u_top_core_u_cpu_cluster/n1028]
#set_resistance 0.0380122  [get_nets u_top_core_u_cpu_cluster/n1028]
#set_load 0.448982  [get_nets u_top_core_u_cpu_cluster/n1029]
#set_resistance 0.0658036  [get_nets u_top_core_u_cpu_cluster/n1029]
#set_load 0.168389  [get_nets u_top_core_u_cpu_cluster/n1030]
#set_resistance 0.0250107  [get_nets u_top_core_u_cpu_cluster/n1030]
#set_load 0.110611  [get_nets u_top_core_u_cpu_cluster/n1031]
#set_resistance 0.0167229  [get_nets u_top_core_u_cpu_cluster/n1031]
#set_load 0.0897841  [get_nets u_top_core_u_cpu_cluster/n1032]
#set_resistance 0.012945  [get_nets u_top_core_u_cpu_cluster/n1032]
#set_load 0.0913594  [get_nets u_top_core_u_cpu_cluster/n1033]
#set_resistance 0.0136377  [get_nets u_top_core_u_cpu_cluster/n1033]
#set_load 0.777887  [get_nets u_top_core_u_cpu_cluster/n1035]
#set_resistance 0.111326  [get_nets u_top_core_u_cpu_cluster/n1035]
#set_load 0.357421  [get_nets u_top_core_u_cpu_cluster/n1036]
#set_resistance 0.0516301  [get_nets u_top_core_u_cpu_cluster/n1036]
#set_load 0.870391  [get_nets u_top_core_u_cpu_cluster/n1037]
#set_resistance 0.132474  [get_nets u_top_core_u_cpu_cluster/n1037]
#set_load 0.376657  [get_nets u_top_core_u_cpu_cluster/n1038]
#set_resistance 0.0575135  [get_nets u_top_core_u_cpu_cluster/n1038]
#set_load 0.545311  [get_nets u_top_core_u_cpu_cluster/n1039]
#set_resistance 0.0785667  [get_nets u_top_core_u_cpu_cluster/n1039]
#set_load 0.169162  [get_nets u_top_core_u_cpu_cluster/n1040]
#set_resistance 0.0259642  [get_nets u_top_core_u_cpu_cluster/n1040]
#set_load 0.120899  [get_nets u_top_core_u_cpu_cluster/n1041]
#set_resistance 0.0176229  [get_nets u_top_core_u_cpu_cluster/n1041]
#set_load 0.172376  [get_nets u_top_core_u_cpu_cluster/n1042]
#set_resistance 0.0248594  [get_nets u_top_core_u_cpu_cluster/n1042]
#set_load 0.0831517  [get_nets u_top_core_u_cpu_cluster/n1043]
#set_resistance 0.0119254  [get_nets u_top_core_u_cpu_cluster/n1043]
#set_load 0.259403  [get_nets u_top_core_u_cpu_cluster/n1044]
#set_resistance 0.0387848  [get_nets u_top_core_u_cpu_cluster/n1044]
#set_load 0.11209  [get_nets u_top_core_u_cpu_cluster/n1045]
#set_resistance 0.0166084  [get_nets u_top_core_u_cpu_cluster/n1045]
#set_load 0.116137  [get_nets u_top_core_u_cpu_cluster/n1046]
#set_resistance 0.0166296  [get_nets u_top_core_u_cpu_cluster/n1046]
#set_load 0.438668  [get_nets u_top_core_u_cpu_cluster/n1048]
#set_resistance 0.0636895  [get_nets u_top_core_u_cpu_cluster/n1048]
#set_load 0.344591  [get_nets u_top_core_u_cpu_cluster/n1049]
#set_resistance 0.0493864  [get_nets u_top_core_u_cpu_cluster/n1049]
#set_load 0.0920536  [get_nets u_top_core_u_cpu_cluster/n1050]
#set_resistance 0.0135745  [get_nets u_top_core_u_cpu_cluster/n1050]
#set_load 0.227757  [get_nets u_top_core_u_cpu_cluster/n1051]
#set_resistance 0.0329495  [get_nets u_top_core_u_cpu_cluster/n1051]
#set_load 0.428729  [get_nets u_top_core_u_cpu_cluster/n1052]
#set_resistance 0.0614265  [get_nets u_top_core_u_cpu_cluster/n1052]
#set_load 0.796336  [get_nets u_top_core_u_cpu_cluster/n1053]
#set_resistance 0.122536  [get_nets u_top_core_u_cpu_cluster/n1053]
#set_load 0.271273  [get_nets u_top_core_u_cpu_cluster/n1054]
#set_resistance 0.0388305  [get_nets u_top_core_u_cpu_cluster/n1054]
#set_load 0.120941  [get_nets u_top_core_u_cpu_cluster/n1055]
#set_resistance 0.0185227  [get_nets u_top_core_u_cpu_cluster/n1055]
#set_load 0.620728  [get_nets u_top_core_u_cpu_cluster/n1057]
#set_resistance 0.0897154  [get_nets u_top_core_u_cpu_cluster/n1057]
#set_load 0.224631  [get_nets u_top_core_u_cpu_cluster/n1058]
#set_resistance 0.0322235  [get_nets u_top_core_u_cpu_cluster/n1058]
#set_load 0.191622  [get_nets u_top_core_u_cpu_cluster/n1059]
#set_resistance 0.0284007  [get_nets u_top_core_u_cpu_cluster/n1059]
#set_load 0.870414  [get_nets u_top_core_u_cpu_cluster/n1060]
#set_resistance 0.126083  [get_nets u_top_core_u_cpu_cluster/n1060]
#set_load 0.218585  [get_nets u_top_core_u_cpu_cluster/n1061]
#set_resistance 0.0326817  [get_nets u_top_core_u_cpu_cluster/n1061]
#set_load 0.164719  [get_nets u_top_core_u_cpu_cluster/n1062]
#set_resistance 0.0243353  [get_nets u_top_core_u_cpu_cluster/n1062]
#set_load 0.261859  [get_nets u_top_core_u_cpu_cluster/n1063]
#set_resistance 0.0388468  [get_nets u_top_core_u_cpu_cluster/n1063]
#set_load 0.202119  [get_nets u_top_core_u_cpu_cluster/n1064]
#set_resistance 0.0300213  [get_nets u_top_core_u_cpu_cluster/n1064]
#set_load 0.201881  [get_nets u_top_core_u_cpu_cluster/n1065]
#set_resistance 0.0289618  [get_nets u_top_core_u_cpu_cluster/n1065]
#set_load 0.109415  [get_nets u_top_core_u_cpu_cluster/n1067]
#set_resistance 0.015906  [get_nets u_top_core_u_cpu_cluster/n1067]
#set_load 0.115349  [get_nets u_top_core_u_cpu_cluster/n1068]
#set_resistance 0.0168102  [get_nets u_top_core_u_cpu_cluster/n1068]
#set_load 0.303422  [get_nets u_top_core_u_cpu_cluster/n1069]
#set_resistance 0.0467047  [get_nets u_top_core_u_cpu_cluster/n1069]
#set_load 0.216623  [get_nets u_top_core_u_cpu_cluster/n1071]
#set_resistance 0.0326185  [get_nets u_top_core_u_cpu_cluster/n1071]
#set_load 0.67439  [get_nets u_top_core_u_cpu_cluster/n1072]
#set_resistance 0.0998928  [get_nets u_top_core_u_cpu_cluster/n1072]
#set_load 0.558721  [get_nets u_top_core_u_cpu_cluster/n1073]
#set_resistance 0.0859493  [get_nets u_top_core_u_cpu_cluster/n1073]
#set_load 0.494711  [get_nets u_top_core_u_cpu_cluster/n1074]
#set_resistance 0.0763204  [get_nets u_top_core_u_cpu_cluster/n1074]
#set_load 0.586272  [get_nets u_top_core_u_cpu_cluster/n1075]
#set_resistance 0.0896803  [get_nets u_top_core_u_cpu_cluster/n1075]
#set_load 0.230447  [get_nets u_top_core_u_cpu_cluster/n1076]
#set_resistance 0.034299  [get_nets u_top_core_u_cpu_cluster/n1076]
#set_load 0.879065  [get_nets u_top_core_u_cpu_cluster/n1077]
#set_resistance 0.132213  [get_nets u_top_core_u_cpu_cluster/n1077]
#set_load 0.0768916  [get_nets u_top_core_u_cpu_cluster/n1078]
#set_resistance 0.0113609  [get_nets u_top_core_u_cpu_cluster/n1078]
#set_load 0.595242  [get_nets u_top_core_u_cpu_cluster/n1080]
#set_resistance 0.0912306  [get_nets u_top_core_u_cpu_cluster/n1080]
#set_load 0.0687681  [get_nets u_top_core_u_cpu_cluster/n1081]
#set_resistance 0.00990722  [get_nets u_top_core_u_cpu_cluster/n1081]
#set_load 0.127626  [get_nets u_top_core_u_cpu_cluster/n1082]
#set_resistance 0.0186978  [get_nets u_top_core_u_cpu_cluster/n1082]
#set_load 0.142573  [get_nets u_top_core_u_cpu_cluster/n1083]
#set_resistance 0.0204065  [get_nets u_top_core_u_cpu_cluster/n1083]
#set_load 0.184704  [get_nets u_top_core_u_cpu_cluster/n1084]
#set_resistance 0.0274495  [get_nets u_top_core_u_cpu_cluster/n1084]
#set_load 0.0606714  [get_nets u_top_core_u_cpu_cluster/n1085]
#set_resistance 0.00916224  [get_nets u_top_core_u_cpu_cluster/n1085]
#set_load 1.65574  [get_nets u_top_core_u_cpu_cluster/n1086]
#set_resistance 0.252497  [get_nets u_top_core_u_cpu_cluster/n1086]
#set_load 0.0766556  [get_nets u_top_core_u_cpu_cluster/n1087]
#set_resistance 0.0113985  [get_nets u_top_core_u_cpu_cluster/n1087]
#set_load 0.161101  [get_nets u_top_core_u_cpu_cluster/n1088]
#set_resistance 0.0233023  [get_nets u_top_core_u_cpu_cluster/n1088]
#set_load 0.397101  [get_nets u_top_core_u_cpu_cluster/n1089]
#set_resistance 0.0613601  [get_nets u_top_core_u_cpu_cluster/n1089]
#set_load 0.179954  [get_nets u_top_core_u_cpu_cluster/n1090]
#set_resistance 0.027202  [get_nets u_top_core_u_cpu_cluster/n1090]
#set_load 0.387266  [get_nets u_top_core_u_cpu_cluster/n1091]
#set_resistance 0.0560953  [get_nets u_top_core_u_cpu_cluster/n1091]
#set_load 0.269806  [get_nets u_top_core_u_cpu_cluster/n1094]
#set_resistance 0.041096  [get_nets u_top_core_u_cpu_cluster/n1094]
#set_load 0.969329  [get_nets u_top_core_u_cpu_cluster/n1095]
#set_resistance 0.139135  [get_nets u_top_core_u_cpu_cluster/n1095]
#set_load 0.0650114  [get_nets u_top_core_u_cpu_cluster/n1096]
#set_resistance 0.00974359  [get_nets u_top_core_u_cpu_cluster/n1096]
#set_load 0.318972  [get_nets u_top_core_u_cpu_cluster/n1097]
#set_resistance 0.0484982  [get_nets u_top_core_u_cpu_cluster/n1097]
#set_load 0.393372  [get_nets u_top_core_u_cpu_cluster/n1098]
#set_resistance 0.0563335  [get_nets u_top_core_u_cpu_cluster/n1098]
#set_load 0.0673319  [get_nets u_top_core_u_cpu_cluster/n1099]
#set_resistance 0.0101818  [get_nets u_top_core_u_cpu_cluster/n1099]
#set_load 0.423287  [get_nets u_top_core_u_cpu_cluster/n1100]
#set_resistance 0.0633871  [get_nets u_top_core_u_cpu_cluster/n1100]
#set_load 0.414343  [get_nets u_top_core_u_cpu_cluster/n1101]
#set_resistance 0.0637659  [get_nets u_top_core_u_cpu_cluster/n1101]
#set_load 0.0620147  [get_nets u_top_core_u_cpu_cluster/n1103]
#set_resistance 0.00925766  [get_nets u_top_core_u_cpu_cluster/n1103]
#set_load 0.310444  [get_nets u_top_core_u_cpu_cluster/n1104]
#set_resistance 0.0468236  [get_nets u_top_core_u_cpu_cluster/n1104]
#set_load 0.651808  [get_nets u_top_core_u_cpu_cluster/n1105]
#set_resistance 0.100668  [get_nets u_top_core_u_cpu_cluster/n1105]
#set_load 0.20071  [get_nets u_top_core_u_cpu_cluster/n1108]
#set_resistance 0.0302281  [get_nets u_top_core_u_cpu_cluster/n1108]
#set_load 0.202598  [get_nets u_top_core_u_cpu_cluster/n1109]
#set_resistance 0.0308461  [get_nets u_top_core_u_cpu_cluster/n1109]
#set_load 0.187679  [get_nets u_top_core_u_cpu_cluster/n1110]
#set_resistance 0.0275041  [get_nets u_top_core_u_cpu_cluster/n1110]
#set_load 0.779788  [get_nets u_top_core_u_cpu_cluster/n1111]
#set_resistance 0.113362  [get_nets u_top_core_u_cpu_cluster/n1111]
#set_load 0.0949914  [get_nets u_top_core_u_cpu_cluster/n1112]
#set_resistance 0.0142023  [get_nets u_top_core_u_cpu_cluster/n1112]
#set_load 0.713108  [get_nets u_top_core_u_cpu_cluster/n1113]
#set_resistance 0.10218  [get_nets u_top_core_u_cpu_cluster/n1113]
#set_load 0.0927389  [get_nets u_top_core_u_cpu_cluster/n1115]
#set_resistance 0.0134372  [get_nets u_top_core_u_cpu_cluster/n1115]
#set_load 1.80708  [get_nets u_top_core_u_cpu_cluster/n1116]
#set_resistance 0.259983  [get_nets u_top_core_u_cpu_cluster/n1116]
#set_load 0.768459  [get_nets u_top_core_u_cpu_cluster/n1117]
#set_resistance 0.110362  [get_nets u_top_core_u_cpu_cluster/n1117]
#set_load 0.083385  [get_nets u_top_core_u_cpu_cluster/n1118]
#set_resistance 0.0128617  [get_nets u_top_core_u_cpu_cluster/n1118]
#set_load 0.29801  [get_nets u_top_core_u_cpu_cluster/n1119]
#set_resistance 0.0439934  [get_nets u_top_core_u_cpu_cluster/n1119]
#set_load 0.792863  [get_nets u_top_core_u_cpu_cluster/n1120]
#set_resistance 0.121799  [get_nets u_top_core_u_cpu_cluster/n1120]
#set_load 0.0872744  [get_nets u_top_core_u_cpu_cluster/n1121]
#set_resistance 0.0125442  [get_nets u_top_core_u_cpu_cluster/n1121]
#set_load 0.303202  [get_nets u_top_core_u_cpu_cluster/n1123]
#set_resistance 0.0445173  [get_nets u_top_core_u_cpu_cluster/n1123]
#set_load 0.513213  [get_nets u_top_core_u_cpu_cluster/n1124]
#set_resistance 0.0786492  [get_nets u_top_core_u_cpu_cluster/n1124]
#set_load 0.1617  [get_nets u_top_core_u_cpu_cluster/n1125]
#set_resistance 0.0247677  [get_nets u_top_core_u_cpu_cluster/n1125]
#set_load 0.177136  [get_nets u_top_core_u_cpu_cluster/n1126]
#set_resistance 0.026882  [get_nets u_top_core_u_cpu_cluster/n1126]
#set_load 0.255436  [get_nets u_top_core_u_cpu_cluster/n1128]
#set_resistance 0.0389422  [get_nets u_top_core_u_cpu_cluster/n1128]
#set_load 0.0891115  [get_nets u_top_core_u_cpu_cluster/n1129]
#set_resistance 0.0134829  [get_nets u_top_core_u_cpu_cluster/n1129]
#set_load 0.303788  [get_nets u_top_core_u_cpu_cluster/n1130]
#set_resistance 0.0457239  [get_nets u_top_core_u_cpu_cluster/n1130]
#set_load 0.350401  [get_nets u_top_core_u_cpu_cluster/n1131]
#set_resistance 0.0536993  [get_nets u_top_core_u_cpu_cluster/n1131]
#set_load 1.44777  [get_nets u_top_core_u_cpu_cluster/n1132]
#set_resistance 0.208345  [get_nets u_top_core_u_cpu_cluster/n1132]
#set_load 0.546572  [get_nets u_top_core_u_cpu_cluster/n1133]
#set_resistance 0.0816084  [get_nets u_top_core_u_cpu_cluster/n1133]
#set_load 0.232193  [get_nets u_top_core_u_cpu_cluster/n1134]
#set_resistance 0.0351084  [get_nets u_top_core_u_cpu_cluster/n1134]
#set_load 0.110279  [get_nets u_top_core_u_cpu_cluster/n1135]
#set_resistance 0.0162984  [get_nets u_top_core_u_cpu_cluster/n1135]
#set_load 0.227593  [get_nets u_top_core_u_cpu_cluster/n1136]
#set_resistance 0.0337142  [get_nets u_top_core_u_cpu_cluster/n1136]
#set_load 0.176795  [get_nets u_top_core_u_cpu_cluster/n1138]
#set_resistance 0.0272156  [get_nets u_top_core_u_cpu_cluster/n1138]
#set_load 1.45081  [get_nets u_top_core_u_cpu_cluster/n1139]
#set_resistance 0.207943  [get_nets u_top_core_u_cpu_cluster/n1139]
#set_load 0.577419  [get_nets u_top_core_u_cpu_cluster/n1140]
#set_resistance 0.0879325  [get_nets u_top_core_u_cpu_cluster/n1140]
#set_load 0.108082  [get_nets u_top_core_u_cpu_cluster/n1141]
#set_resistance 0.0158106  [get_nets u_top_core_u_cpu_cluster/n1141]
#set_load 0.0587934  [get_nets u_top_core_u_cpu_cluster/n1142]
#set_resistance 0.0090003  [get_nets u_top_core_u_cpu_cluster/n1142]
#set_load 0.941269  [get_nets u_top_core_u_cpu_cluster/n1143]
#set_resistance 0.139325  [get_nets u_top_core_u_cpu_cluster/n1143]
#set_load 0.0995364  [get_nets u_top_core_u_cpu_cluster/n1144]
#set_resistance 0.0152762  [get_nets u_top_core_u_cpu_cluster/n1144]
#set_load 0.169261  [get_nets u_top_core_u_cpu_cluster/n1145]
#set_resistance 0.025175  [get_nets u_top_core_u_cpu_cluster/n1145]
#set_load 0.232228  [get_nets u_top_core_u_cpu_cluster/n1146]
#set_resistance 0.0354658  [get_nets u_top_core_u_cpu_cluster/n1146]
#set_load 0.762086  [get_nets u_top_core_u_cpu_cluster/n1147]
#set_resistance 0.109065  [get_nets u_top_core_u_cpu_cluster/n1147]
#set_load 0.220016  [get_nets u_top_core_u_cpu_cluster/n1148]
#set_resistance 0.0339972  [get_nets u_top_core_u_cpu_cluster/n1148]
#set_load 0.0934732  [get_nets u_top_core_u_cpu_cluster/n1149]
#set_resistance 0.0135341  [get_nets u_top_core_u_cpu_cluster/n1149]
#set_load 0.498884  [get_nets u_top_core_u_cpu_cluster/n1150]
#set_resistance 0.073124  [get_nets u_top_core_u_cpu_cluster/n1150]
#set_load 0.61963  [get_nets u_top_core_u_cpu_cluster/n1151]
#set_resistance 0.0930709  [get_nets u_top_core_u_cpu_cluster/n1151]
#set_load 0.0897531  [get_nets u_top_core_u_cpu_cluster/n1152]
#set_resistance 0.0133457  [get_nets u_top_core_u_cpu_cluster/n1152]
#set_load 0.578703  [get_nets u_top_core_u_cpu_cluster/n1153]
#set_resistance 0.0833932  [get_nets u_top_core_u_cpu_cluster/n1153]
#set_load 0.162664  [get_nets u_top_core_u_cpu_cluster/n1154]
#set_resistance 0.0246545  [get_nets u_top_core_u_cpu_cluster/n1154]
#set_load 0.0588461  [get_nets u_top_core_u_cpu_cluster/n1155]
#set_resistance 0.00890156  [get_nets u_top_core_u_cpu_cluster/n1155]
#set_load 0.800159  [get_nets u_top_core_u_cpu_cluster/n1156]
#set_resistance 0.119711  [get_nets u_top_core_u_cpu_cluster/n1156]
#set_load 0.183521  [get_nets u_top_core_u_cpu_cluster/n1157]
#set_resistance 0.0263984  [get_nets u_top_core_u_cpu_cluster/n1157]
#set_load 0.143378  [get_nets u_top_core_u_cpu_cluster/n1159]
#set_resistance 0.0209654  [get_nets u_top_core_u_cpu_cluster/n1159]
#set_load 0.117746  [get_nets u_top_core_u_cpu_cluster/n1160]
#set_resistance 0.0170264  [get_nets u_top_core_u_cpu_cluster/n1160]
#set_load 1.14955  [get_nets u_top_core_u_cpu_cluster/n1161]
#set_resistance 0.166374  [get_nets u_top_core_u_cpu_cluster/n1161]
#set_load 0.214409  [get_nets u_top_core_u_cpu_cluster/n1163]
#set_resistance 0.0308179  [get_nets u_top_core_u_cpu_cluster/n1163]
#set_load 0.449102  [get_nets u_top_core_u_cpu_cluster/n1164]
#set_resistance 0.0681824  [get_nets u_top_core_u_cpu_cluster/n1164]
#set_load 0.279074  [get_nets u_top_core_u_cpu_cluster/n1165]
#set_resistance 0.0416348  [get_nets u_top_core_u_cpu_cluster/n1165]
#set_load 0.0853799  [get_nets u_top_core_u_cpu_cluster/n1166]
#set_resistance 0.0122714  [get_nets u_top_core_u_cpu_cluster/n1166]
#set_load 0.114537  [get_nets u_top_core_u_cpu_cluster/n1168]
#set_resistance 0.0175271  [get_nets u_top_core_u_cpu_cluster/n1168]
#set_load 0.116241  [get_nets u_top_core_u_cpu_cluster/n1169]
#set_resistance 0.0167526  [get_nets u_top_core_u_cpu_cluster/n1169]
#set_load 0.199528  [get_nets u_top_core_u_cpu_cluster/n1170]
#set_resistance 0.0299104  [get_nets u_top_core_u_cpu_cluster/n1170]
#set_load 0.264249  [get_nets u_top_core_u_cpu_cluster/n1171]
#set_resistance 0.0390075  [get_nets u_top_core_u_cpu_cluster/n1171]
#set_load 0.258634  [get_nets u_top_core_u_cpu_cluster/n1172]
#set_resistance 0.0382196  [get_nets u_top_core_u_cpu_cluster/n1172]
#set_load 0.330232  [get_nets u_top_core_u_cpu_cluster/n1173]
#set_resistance 0.0493774  [get_nets u_top_core_u_cpu_cluster/n1173]
#set_load 0.0870385  [get_nets u_top_core_u_cpu_cluster/n1174]
#set_resistance 0.0124955  [get_nets u_top_core_u_cpu_cluster/n1174]
#set_load 0.178996  [get_nets u_top_core_u_cpu_cluster/n1175]
#set_resistance 0.0257928  [get_nets u_top_core_u_cpu_cluster/n1175]
#set_load 0.253949  [get_nets u_top_core_u_cpu_cluster/n1176]
#set_resistance 0.0387793  [get_nets u_top_core_u_cpu_cluster/n1176]
#set_load 0.658144  [get_nets u_top_core_u_cpu_cluster/n1177]
#set_resistance 0.100714  [get_nets u_top_core_u_cpu_cluster/n1177]
#set_load 0.343911  [get_nets u_top_core_u_cpu_cluster/n1178]
#set_resistance 0.0513356  [get_nets u_top_core_u_cpu_cluster/n1178]
#set_load 0.0959631  [get_nets u_top_core_u_cpu_cluster/n1179]
#set_resistance 0.0142123  [get_nets u_top_core_u_cpu_cluster/n1179]
#set_load 0.17164  [get_nets u_top_core_u_cpu_cluster/n1180]
#set_resistance 0.0253604  [get_nets u_top_core_u_cpu_cluster/n1180]
#set_load 0.0870536  [get_nets u_top_core_u_cpu_cluster/n1182]
#set_resistance 0.0126557  [get_nets u_top_core_u_cpu_cluster/n1182]
#set_load 0.640042  [get_nets u_top_core_u_cpu_cluster/n1183]
#set_resistance 0.0966463  [get_nets u_top_core_u_cpu_cluster/n1183]
#set_load 0.304151  [get_nets u_top_core_u_cpu_cluster/n1184]
#set_resistance 0.0452176  [get_nets u_top_core_u_cpu_cluster/n1184]
#set_load 0.191385  [get_nets u_top_core_u_cpu_cluster/n1186]
#set_resistance 0.028845  [get_nets u_top_core_u_cpu_cluster/n1186]
#set_load 0.189271  [get_nets u_top_core_u_cpu_cluster/n1187]
#set_resistance 0.0291089  [get_nets u_top_core_u_cpu_cluster/n1187]
#set_load 1.02351  [get_nets u_top_core_u_cpu_cluster/n1188]
#set_resistance 0.156406  [get_nets u_top_core_u_cpu_cluster/n1188]
#set_load 0.197195  [get_nets u_top_core_u_cpu_cluster/n1189]
#set_resistance 0.0290407  [get_nets u_top_core_u_cpu_cluster/n1189]
#set_load 0.315573  [get_nets u_top_core_u_cpu_cluster/n1190]
#set_resistance 0.0463738  [get_nets u_top_core_u_cpu_cluster/n1190]
#set_load 0.140633  [get_nets u_top_core_u_cpu_cluster/n1191]
#set_resistance 0.0215636  [get_nets u_top_core_u_cpu_cluster/n1191]
#set_load 0.155306  [get_nets u_top_core_u_cpu_cluster/n1192]
#set_resistance 0.022293  [get_nets u_top_core_u_cpu_cluster/n1192]
#set_load 0.199689  [get_nets u_top_core_u_cpu_cluster/n1193]
#set_resistance 0.0300579  [get_nets u_top_core_u_cpu_cluster/n1193]
#set_load 0.255279  [get_nets u_top_core_u_cpu_cluster/n1194]
#set_resistance 0.0366375  [get_nets u_top_core_u_cpu_cluster/n1194]
#set_load 0.0887685  [get_nets u_top_core_u_cpu_cluster/n1195]
#set_resistance 0.0134528  [get_nets u_top_core_u_cpu_cluster/n1195]
#set_load 0.916837  [get_nets u_top_core_u_cpu_cluster/n1196]
#set_resistance 0.136493  [get_nets u_top_core_u_cpu_cluster/n1196]
#set_load 0.0761205  [get_nets u_top_core_u_cpu_cluster/n1197]
#set_resistance 0.0110176  [get_nets u_top_core_u_cpu_cluster/n1197]
#set_load 0.0866521  [get_nets u_top_core_u_cpu_cluster/n1198]
#set_resistance 0.0126073  [get_nets u_top_core_u_cpu_cluster/n1198]
#set_load 0.165699  [get_nets u_top_core_u_cpu_cluster/n1199]
#set_resistance 0.0239755  [get_nets u_top_core_u_cpu_cluster/n1199]
#set_load 0.243943  [get_nets u_top_core_u_cpu_cluster/n1200]
#set_resistance 0.036837  [get_nets u_top_core_u_cpu_cluster/n1200]
#set_load 0.121601  [get_nets u_top_core_u_cpu_cluster/n1201]
#set_resistance 0.0183855  [get_nets u_top_core_u_cpu_cluster/n1201]
#set_load 0.490149  [get_nets u_top_core_u_cpu_cluster/n1202]
#set_resistance 0.075641  [get_nets u_top_core_u_cpu_cluster/n1202]
#set_load 0.232428  [get_nets u_top_core_u_cpu_cluster/n1203]
#set_resistance 0.0349476  [get_nets u_top_core_u_cpu_cluster/n1203]
#set_load 0.481886  [get_nets u_top_core_u_cpu_cluster/n1204]
#set_resistance 0.0713155  [get_nets u_top_core_u_cpu_cluster/n1204]
#set_load 0.124511  [get_nets u_top_core_u_cpu_cluster/n1205]
#set_resistance 0.0182245  [get_nets u_top_core_u_cpu_cluster/n1205]
#set_load 0.137663  [get_nets u_top_core_u_cpu_cluster/n1206]
#set_resistance 0.019808  [get_nets u_top_core_u_cpu_cluster/n1206]
#set_load 0.185374  [get_nets u_top_core_u_cpu_cluster/n1207]
#set_resistance 0.0266775  [get_nets u_top_core_u_cpu_cluster/n1207]
#set_load 0.0781613  [get_nets u_top_core_u_cpu_cluster/n1208]
#set_resistance 0.0113641  [get_nets u_top_core_u_cpu_cluster/n1208]
#set_load 0.167404  [get_nets u_top_core_u_cpu_cluster/n1209]
#set_resistance 0.0251055  [get_nets u_top_core_u_cpu_cluster/n1209]
#set_load 0.605597  [get_nets u_top_core_u_cpu_cluster/n1211]
#set_resistance 0.0867745  [get_nets u_top_core_u_cpu_cluster/n1211]
#set_load 0.414996  [get_nets u_top_core_u_cpu_cluster/n1212]
#set_resistance 0.0625748  [get_nets u_top_core_u_cpu_cluster/n1212]
#set_load 0.260857  [get_nets u_top_core_u_cpu_cluster/n1213]
#set_resistance 0.040125  [get_nets u_top_core_u_cpu_cluster/n1213]
#set_load 0.289509  [get_nets u_top_core_u_cpu_cluster/n1214]
#set_resistance 0.0434281  [get_nets u_top_core_u_cpu_cluster/n1214]
#set_load 0.114368  [get_nets u_top_core_u_cpu_cluster/n1215]
#set_resistance 0.0165537  [get_nets u_top_core_u_cpu_cluster/n1215]
#set_load 0.218733  [get_nets u_top_core_u_cpu_cluster/n1216]
#set_resistance 0.0333531  [get_nets u_top_core_u_cpu_cluster/n1216]
#set_load 0.970532  [get_nets u_top_core_u_cpu_cluster/n1217]
#set_resistance 0.141468  [get_nets u_top_core_u_cpu_cluster/n1217]
#set_load 0.0823134  [get_nets u_top_core_u_cpu_cluster/n1218]
#set_resistance 0.0121061  [get_nets u_top_core_u_cpu_cluster/n1218]
#set_load 0.353714  [get_nets u_top_core_u_cpu_cluster/n1219]
#set_resistance 0.0545666  [get_nets u_top_core_u_cpu_cluster/n1219]
#set_load 0.0517782  [get_nets u_top_core_u_cpu_cluster/n1220]
#set_resistance 0.00797539  [get_nets u_top_core_u_cpu_cluster/n1220]
#set_load 0.206699  [get_nets u_top_core_u_cpu_cluster/n1221]
#set_resistance 0.0302015  [get_nets u_top_core_u_cpu_cluster/n1221]
#set_load 0.913241  [get_nets u_top_core_u_cpu_cluster/n1222]
#set_resistance 0.132908  [get_nets u_top_core_u_cpu_cluster/n1222]
#set_load 0.195116  [get_nets u_top_core_u_cpu_cluster/n1223]
#set_resistance 0.0284971  [get_nets u_top_core_u_cpu_cluster/n1223]
#set_load 0.106754  [get_nets u_top_core_u_cpu_cluster/n1225]
#set_resistance 0.0158014  [get_nets u_top_core_u_cpu_cluster/n1225]
#set_load 0.300947  [get_nets u_top_core_u_cpu_cluster/n1226]
#set_resistance 0.044726  [get_nets u_top_core_u_cpu_cluster/n1226]
#set_load 0.703779  [get_nets u_top_core_u_cpu_cluster/n1227]
#set_resistance 0.100741  [get_nets u_top_core_u_cpu_cluster/n1227]
#set_load 0.286481  [get_nets u_top_core_u_cpu_cluster/n1229]
#set_resistance 0.0426403  [get_nets u_top_core_u_cpu_cluster/n1229]
#set_load 0.229286  [get_nets u_top_core_u_cpu_cluster/n1230]
#set_resistance 0.0353434  [get_nets u_top_core_u_cpu_cluster/n1230]
#set_load 0.0548152  [get_nets u_top_core_u_cpu_cluster/n1231]
#set_resistance 0.00836262  [get_nets u_top_core_u_cpu_cluster/n1231]
#set_load 0.215773  [get_nets u_top_core_u_cpu_cluster/n1232]
#set_resistance 0.0324233  [get_nets u_top_core_u_cpu_cluster/n1232]
#set_load 0.148312  [get_nets u_top_core_u_cpu_cluster/n1236]
#set_resistance 0.0218597  [get_nets u_top_core_u_cpu_cluster/n1236]
#set_load 0.299292  [get_nets u_top_core_u_cpu_cluster/n1237]
#set_resistance 0.0461044  [get_nets u_top_core_u_cpu_cluster/n1237]
#set_load 0.212203  [get_nets u_top_core_u_cpu_cluster/n1238]
#set_resistance 0.030928  [get_nets u_top_core_u_cpu_cluster/n1238]
#set_load 0.0786326  [get_nets u_top_core_u_cpu_cluster/n1239]
#set_resistance 0.0117944  [get_nets u_top_core_u_cpu_cluster/n1239]
#set_load 0.122788  [get_nets u_top_core_u_cpu_cluster/n1242]
#set_resistance 0.0180375  [get_nets u_top_core_u_cpu_cluster/n1242]
#set_load 0.391533  [get_nets u_top_core_u_cpu_cluster/n1243]
#set_resistance 0.0603687  [get_nets u_top_core_u_cpu_cluster/n1243]
#set_load 0.173276  [get_nets u_top_core_u_cpu_cluster/n1244]
#set_resistance 0.0253565  [get_nets u_top_core_u_cpu_cluster/n1244]
#set_load 0.213125  [get_nets u_top_core_u_cpu_cluster/n1245]
#set_resistance 0.032442  [get_nets u_top_core_u_cpu_cluster/n1245]
#set_load 0.0998036  [get_nets u_top_core_u_cpu_cluster/n1246]
#set_resistance 0.0143634  [get_nets u_top_core_u_cpu_cluster/n1246]
#set_load 0.322298  [get_nets u_top_core_u_cpu_cluster/n1247]
#set_resistance 0.0491929  [get_nets u_top_core_u_cpu_cluster/n1247]
#set_load 0.617824  [get_nets u_top_core_u_cpu_cluster/n1248]
#set_resistance 0.0885759  [get_nets u_top_core_u_cpu_cluster/n1248]
#set_load 0.537312  [get_nets u_top_core_u_cpu_cluster/n1249]
#set_resistance 0.0809278  [get_nets u_top_core_u_cpu_cluster/n1249]
#set_load 0.290107  [get_nets u_top_core_u_cpu_cluster/n1250]
#set_resistance 0.0435315  [get_nets u_top_core_u_cpu_cluster/n1250]
#set_load 0.0854236  [get_nets u_top_core_u_cpu_cluster/n1252]
#set_resistance 0.0123576  [get_nets u_top_core_u_cpu_cluster/n1252]
#set_load 0.832304  [get_nets u_top_core_u_cpu_cluster/n1253]
#set_resistance 0.120084  [get_nets u_top_core_u_cpu_cluster/n1253]
#set_load 0.10251  [get_nets u_top_core_u_cpu_cluster/n1254]
#set_resistance 0.0157129  [get_nets u_top_core_u_cpu_cluster/n1254]
#set_load 0.0477555  [get_nets u_top_core_u_cpu_cluster/n1260]
#set_resistance 0.00722688  [get_nets u_top_core_u_cpu_cluster/n1260]
#set_load 0.253872  [get_nets u_top_core_u_cpu_cluster/n1261]
#set_resistance 0.0370784  [get_nets u_top_core_u_cpu_cluster/n1261]
#set_load 0.134856  [get_nets u_top_core_u_cpu_cluster/n1262]
#set_resistance 0.0206714  [get_nets u_top_core_u_cpu_cluster/n1262]
#set_load 0.168424  [get_nets u_top_core_u_cpu_cluster/n1263]
#set_resistance 0.0242895  [get_nets u_top_core_u_cpu_cluster/n1263]
#set_load 0.163946  [get_nets u_top_core_u_cpu_cluster/n1269]
#set_resistance 0.0243864  [get_nets u_top_core_u_cpu_cluster/n1269]
#set_load 0.0451981  [get_nets u_top_core_u_cpu_cluster/n1270]
#set_resistance 0.00684467  [get_nets u_top_core_u_cpu_cluster/n1270]
#set_load 0.0884592  [get_nets u_top_core_u_cpu_cluster/n1271]
#set_resistance 0.012751  [get_nets u_top_core_u_cpu_cluster/n1271]
#set_load 0.111474  [get_nets u_top_core_u_cpu_cluster/n1272]
#set_resistance 0.0166161  [get_nets u_top_core_u_cpu_cluster/n1272]
#set_load 0.165763  [get_nets u_top_core_u_cpu_cluster/n1277]
#set_resistance 0.0241109  [get_nets u_top_core_u_cpu_cluster/n1277]
#set_load 0.0974548  [get_nets u_top_core_u_cpu_cluster/n1278]
#set_resistance 0.0143998  [get_nets u_top_core_u_cpu_cluster/n1278]
#set_load 0.482903  [get_nets u_top_core_u_cpu_cluster/n1279]
#set_resistance 0.0730388  [get_nets u_top_core_u_cpu_cluster/n1279]
#set_load 0.283554  [get_nets u_top_core_u_cpu_cluster/n1287]
#set_resistance 0.0422651  [get_nets u_top_core_u_cpu_cluster/n1287]
#set_load 0.1456  [get_nets u_top_core_u_cpu_cluster/n1288]
#set_resistance 0.0224023  [get_nets u_top_core_u_cpu_cluster/n1288]
#set_load 0.18583  [get_nets u_top_core_u_cpu_cluster/n1289]
#set_resistance 0.0266024  [get_nets u_top_core_u_cpu_cluster/n1289]
#set_load 0.247285  [get_nets u_top_core_u_cpu_cluster/n1290]
#set_resistance 0.0362251  [get_nets u_top_core_u_cpu_cluster/n1290]
#set_load 0.111565  [get_nets u_top_core_u_cpu_cluster/n1291]
#set_resistance 0.0166837  [get_nets u_top_core_u_cpu_cluster/n1291]
#set_load 0.0695445  [get_nets u_top_core_u_cpu_cluster/n1292]
#set_resistance 0.0104416  [get_nets u_top_core_u_cpu_cluster/n1292]
#set_load 0.240453  [get_nets u_top_core_u_cpu_cluster/n1294]
#set_resistance 0.0355202  [get_nets u_top_core_u_cpu_cluster/n1294]
#set_load 0.427107  [get_nets u_top_core_u_cpu_cluster/n1295]
#set_resistance 0.0627555  [get_nets u_top_core_u_cpu_cluster/n1295]
#set_load 0.195743  [get_nets u_top_core_u_cpu_cluster/n1296]
#set_resistance 0.0285696  [get_nets u_top_core_u_cpu_cluster/n1296]
#set_load 0.270549  [get_nets u_top_core_u_cpu_cluster/n1305]
#set_resistance 0.0399355  [get_nets u_top_core_u_cpu_cluster/n1305]
#set_load 0.080195  [get_nets u_top_core_u_cpu_cluster/n1306]
#set_resistance 0.0115996  [get_nets u_top_core_u_cpu_cluster/n1306]
#set_load 0.176019  [get_nets u_top_core_u_cpu_cluster/n1307]
#set_resistance 0.0264656  [get_nets u_top_core_u_cpu_cluster/n1307]
#set_load 0.316817  [get_nets u_top_core_u_cpu_cluster/n1308]
#set_resistance 0.0485157  [get_nets u_top_core_u_cpu_cluster/n1308]
#set_load 0.27528  [get_nets u_top_core_u_cpu_cluster/n1317]
#set_resistance 0.0400105  [get_nets u_top_core_u_cpu_cluster/n1317]
#set_load 0.101282  [get_nets u_top_core_u_cpu_cluster/n1318]
#set_resistance 0.0151735  [get_nets u_top_core_u_cpu_cluster/n1318]
#set_load 0.556302  [get_nets u_top_core_u_cpu_cluster/n1319]
#set_resistance 0.0828364  [get_nets u_top_core_u_cpu_cluster/n1319]
#set_load 0.576937  [get_nets u_top_core_u_cpu_cluster/n1320]
#set_resistance 0.0882973  [get_nets u_top_core_u_cpu_cluster/n1320]
#set_load 0.403318  [get_nets u_top_core_u_cpu_cluster/n1327]
#set_resistance 0.0600695  [get_nets u_top_core_u_cpu_cluster/n1327]
#set_load 0.106111  [get_nets u_top_core_u_cpu_cluster/n1328]
#set_resistance 0.0152976  [get_nets u_top_core_u_cpu_cluster/n1328]
#set_load 0.199984  [get_nets u_top_core_u_cpu_cluster/n1329]
#set_resistance 0.0293484  [get_nets u_top_core_u_cpu_cluster/n1329]
#set_load 0.136272  [get_nets u_top_core_u_cpu_cluster/n1338]
#set_resistance 0.0204338  [get_nets u_top_core_u_cpu_cluster/n1338]
#set_load 0.106339  [get_nets u_top_core_u_cpu_cluster/n1339]
#set_resistance 0.0152539  [get_nets u_top_core_u_cpu_cluster/n1339]
#set_load 0.13049  [get_nets u_top_core_u_cpu_cluster/n1340]
#set_resistance 0.0195908  [get_nets u_top_core_u_cpu_cluster/n1340]
#set_load 0.175126  [get_nets u_top_core_u_cpu_cluster/n1341]
#set_resistance 0.0254939  [get_nets u_top_core_u_cpu_cluster/n1341]
#set_load 0.164064  [get_nets u_top_core_u_cpu_cluster/n1342]
#set_resistance 0.0249778  [get_nets u_top_core_u_cpu_cluster/n1342]
#set_load 0.10115  [get_nets u_top_core_u_cpu_cluster/n1343]
#set_resistance 0.0146006  [get_nets u_top_core_u_cpu_cluster/n1343]
#set_load 0.238769  [get_nets u_top_core_u_cpu_cluster/n1345]
#set_resistance 0.0347538  [get_nets u_top_core_u_cpu_cluster/n1345]
#set_load 0.209369  [get_nets u_top_core_u_cpu_cluster/n1346]
#set_resistance 0.0319763  [get_nets u_top_core_u_cpu_cluster/n1346]
#set_load 0.288445  [get_nets u_top_core_u_cpu_cluster/n1347]
#set_resistance 0.0414029  [get_nets u_top_core_u_cpu_cluster/n1347]
#set_load 2.73874  [get_nets u_top_core_u_cpu_cluster/n1348]
#set_resistance 0.368606  [get_nets u_top_core_u_cpu_cluster/n1348]
#set_load 3.05172  [get_nets u_top_core_u_cpu_cluster/n1349]
#set_resistance 0.385211  [get_nets u_top_core_u_cpu_cluster/n1349]
#set_load 2.63467  [get_nets u_top_core_u_cpu_cluster/n1350]
#set_resistance 0.383579  [get_nets u_top_core_u_cpu_cluster/n1350]
#set_load 0.205445  [get_nets u_top_core_u_cpu_cluster/n1351]
#set_resistance 0.0309009  [get_nets u_top_core_u_cpu_cluster/n1351]
#set_load 2.84135  [get_nets u_top_core_u_cpu_cluster/n1352]
#set_resistance 0.414797  [get_nets u_top_core_u_cpu_cluster/n1352]
#set_load 0.393739  [get_nets u_top_core_u_cpu_cluster/n1353]
#set_resistance 0.0572571  [get_nets u_top_core_u_cpu_cluster/n1353]
#set_load 3.16625  [get_nets u_top_core_u_cpu_cluster/n1354]
#set_resistance 0.400981  [get_nets u_top_core_u_cpu_cluster/n1354]
#set_load 2.42518  [get_nets u_top_core_u_cpu_cluster/n1355]
#set_resistance 0.352059  [get_nets u_top_core_u_cpu_cluster/n1355]
#set_load 0.596702  [get_nets u_top_core_u_cpu_cluster/n1356]
#set_resistance 0.0774439  [get_nets u_top_core_u_cpu_cluster/n1356]
#set_load 2.76113  [get_nets u_top_core_u_cpu_cluster/n1357]
#set_resistance 0.401417  [get_nets u_top_core_u_cpu_cluster/n1357]
#set_load 2.71423  [get_nets u_top_core_u_cpu_cluster/n1358]
#set_resistance 0.395852  [get_nets u_top_core_u_cpu_cluster/n1358]
#set_load 0.223138  [get_nets u_top_core_u_cpu_cluster/n1359]
#set_resistance 0.0324736  [get_nets u_top_core_u_cpu_cluster/n1359]
#set_load 0.320768  [get_nets u_top_core_u_cpu_cluster/n1360]
#set_resistance 0.0476434  [get_nets u_top_core_u_cpu_cluster/n1360]
#set_load 0.117784  [get_nets u_top_core_u_cpu_cluster/n1361]
#set_resistance 0.0170818  [get_nets u_top_core_u_cpu_cluster/n1361]
#set_load 0.114648  [get_nets u_top_core_u_cpu_cluster/n1362]
#set_resistance 0.017305  [get_nets u_top_core_u_cpu_cluster/n1362]
#set_load 3.40487  [get_nets u_top_core_u_cpu_cluster/n1363]
#set_resistance 0.465293  [get_nets u_top_core_u_cpu_cluster/n1363]
#set_load 2.09256  [get_nets u_top_core_u_cpu_cluster/n1364]
#set_resistance 0.303433  [get_nets u_top_core_u_cpu_cluster/n1364]
#set_load 2.75147  [get_nets u_top_core_u_cpu_cluster/n1365]
#set_resistance 0.400595  [get_nets u_top_core_u_cpu_cluster/n1365]
#set_load 2.86045  [get_nets u_top_core_u_cpu_cluster/n1366]
#set_resistance 0.384967  [get_nets u_top_core_u_cpu_cluster/n1366]
#set_load 2.22545  [get_nets u_top_core_u_cpu_cluster/n1367]
#set_resistance 0.298092  [get_nets u_top_core_u_cpu_cluster/n1367]
#set_load 0.377446  [get_nets u_top_core_u_cpu_cluster/n1368]
#set_resistance 0.0520272  [get_nets u_top_core_u_cpu_cluster/n1368]
#set_load 0.74602  [get_nets u_top_core_u_cpu_cluster/n1370]
#set_resistance 0.0955088  [get_nets u_top_core_u_cpu_cluster/n1370]
#set_load 2.06695  [get_nets u_top_core_u_cpu_cluster/n1371]
#set_resistance 0.300616  [get_nets u_top_core_u_cpu_cluster/n1371]
#set_load 2.42613  [get_nets u_top_core_u_cpu_cluster/n1372]
#set_resistance 0.353918  [get_nets u_top_core_u_cpu_cluster/n1372]
#set_load 2.46162  [get_nets u_top_core_u_cpu_cluster/n1373]
#set_resistance 0.360712  [get_nets u_top_core_u_cpu_cluster/n1373]
#set_load 0.288554  [get_nets u_top_core_u_cpu_cluster/n1374]
#set_resistance 0.0440283  [get_nets u_top_core_u_cpu_cluster/n1374]
#set_load 0.161456  [get_nets u_top_core_u_cpu_cluster/n1375]
#set_resistance 0.0243246  [get_nets u_top_core_u_cpu_cluster/n1375]
#set_load 0.404489  [get_nets u_top_core_u_cpu_cluster/n1376]
#set_resistance 0.0578725  [get_nets u_top_core_u_cpu_cluster/n1376]
#set_load 0.180544  [get_nets u_top_core_u_cpu_cluster/n1377]
#set_resistance 0.0275025  [get_nets u_top_core_u_cpu_cluster/n1377]
#set_load 2.48679  [get_nets u_top_core_u_cpu_cluster/n1378]
#set_resistance 0.363315  [get_nets u_top_core_u_cpu_cluster/n1378]
#set_load 2.3663  [get_nets u_top_core_u_cpu_cluster/n1379]
#set_resistance 0.343262  [get_nets u_top_core_u_cpu_cluster/n1379]
#set_load 2.4393  [get_nets u_top_core_u_cpu_cluster/n1380]
#set_resistance 0.355138  [get_nets u_top_core_u_cpu_cluster/n1380]
#set_load 2.45242  [get_nets u_top_core_u_cpu_cluster/n1381]
#set_resistance 0.355464  [get_nets u_top_core_u_cpu_cluster/n1381]
#set_load 2.37309  [get_nets u_top_core_u_cpu_cluster/n1382]
#set_resistance 0.343764  [get_nets u_top_core_u_cpu_cluster/n1382]
#set_load 0.788279  [get_nets u_top_core_u_cpu_cluster/n1383]
#set_resistance 0.101912  [get_nets u_top_core_u_cpu_cluster/n1383]
#set_load 2.89305  [get_nets u_top_core_u_cpu_cluster/n1384]
#set_resistance 0.423137  [get_nets u_top_core_u_cpu_cluster/n1384]
#set_load 2.50706  [get_nets u_top_core_u_cpu_cluster/n1385]
#set_resistance 0.364881  [get_nets u_top_core_u_cpu_cluster/n1385]
#set_load 0.0781477  [get_nets u_top_core_u_cpu_cluster/n1386]
#set_resistance 0.0116846  [get_nets u_top_core_u_cpu_cluster/n1386]
#set_load 0.120371  [get_nets u_top_core_u_cpu_cluster/n1387]
#set_resistance 0.0176427  [get_nets u_top_core_u_cpu_cluster/n1387]
#set_load 0.157856  [get_nets u_top_core_u_cpu_cluster/n1388]
#set_resistance 0.0242715  [get_nets u_top_core_u_cpu_cluster/n1388]
#set_load 2.67696  [get_nets u_top_core_u_cpu_cluster/n1389]
#set_resistance 0.390344  [get_nets u_top_core_u_cpu_cluster/n1389]
#set_load 0.440055  [get_nets u_top_core_u_cpu_cluster/n1390]
#set_resistance 0.0569905  [get_nets u_top_core_u_cpu_cluster/n1390]
#set_load 0.951371  [get_nets u_top_core_u_cpu_cluster/n1391]
#set_resistance 0.102943  [get_nets u_top_core_u_cpu_cluster/n1391]
#set_load 2.26209  [get_nets u_top_core_u_cpu_cluster/n1392]
#set_resistance 0.327584  [get_nets u_top_core_u_cpu_cluster/n1392]
#set_load 2.86742  [get_nets u_top_core_u_cpu_cluster/n1393]
#set_resistance 0.387091  [get_nets u_top_core_u_cpu_cluster/n1393]
#set_load 0.638375  [get_nets u_top_core_u_cpu_cluster/n1394]
#set_resistance 0.0832131  [get_nets u_top_core_u_cpu_cluster/n1394]
#set_load 0.749619  [get_nets u_top_core_u_cpu_cluster/n1395]
#set_resistance 0.0807958  [get_nets u_top_core_u_cpu_cluster/n1395]
#set_load 2.9821  [get_nets u_top_core_u_cpu_cluster/n1396]
#set_resistance 0.376917  [get_nets u_top_core_u_cpu_cluster/n1396]
#set_load 1.05734  [get_nets u_top_core_u_cpu_cluster/n1397]
#set_resistance 0.119815  [get_nets u_top_core_u_cpu_cluster/n1397]
#set_load 0.456242  [get_nets u_top_core_u_cpu_cluster/n1398]
#set_resistance 0.0598477  [get_nets u_top_core_u_cpu_cluster/n1398]
#set_load 2.31417  [get_nets u_top_core_u_cpu_cluster/n1399]
#set_resistance 0.33636  [get_nets u_top_core_u_cpu_cluster/n1399]
#set_load 0.330687  [get_nets u_top_core_u_cpu_cluster/n1400]
#set_resistance 0.0458618  [get_nets u_top_core_u_cpu_cluster/n1400]
#set_load 3.45892  [get_nets u_top_core_u_cpu_cluster/n1401]
#set_resistance 0.471658  [get_nets u_top_core_u_cpu_cluster/n1401]
#set_load 0.449138  [get_nets u_top_core_u_cpu_cluster/n1402]
#set_resistance 0.0574402  [get_nets u_top_core_u_cpu_cluster/n1402]
#set_load 2.40304  [get_nets u_top_core_u_cpu_cluster/n1403]
#set_resistance 0.350485  [get_nets u_top_core_u_cpu_cluster/n1403]
#set_load 0.742188  [get_nets u_top_core_u_cpu_cluster/n1404]
#set_resistance 0.0801182  [get_nets u_top_core_u_cpu_cluster/n1404]
#set_load 0.568602  [get_nets u_top_core_u_cpu_cluster/n1405]
#set_resistance 0.073958  [get_nets u_top_core_u_cpu_cluster/n1405]
#set_load 2.21585  [get_nets u_top_core_u_cpu_cluster/n1406]
#set_resistance 0.321895  [get_nets u_top_core_u_cpu_cluster/n1406]
#set_load 0.208214  [get_nets u_top_core_u_cpu_cluster/n1407]
#set_resistance 0.0308019  [get_nets u_top_core_u_cpu_cluster/n1407]
#set_load 0.647585  [get_nets u_top_core_u_cpu_cluster/n1408]
#set_resistance 0.0997224  [get_nets u_top_core_u_cpu_cluster/n1408]
#set_load 0.312069  [get_nets u_top_core_u_cpu_cluster/n1409]
#set_resistance 0.0467581  [get_nets u_top_core_u_cpu_cluster/n1409]
#set_load 0.088895  [get_nets u_top_core_u_cpu_cluster/n1410]
#set_resistance 0.0128424  [get_nets u_top_core_u_cpu_cluster/n1410]
#set_load 0.194501  [get_nets u_top_core_u_cpu_cluster/n1411]
#set_resistance 0.0292567  [get_nets u_top_core_u_cpu_cluster/n1411]
#set_load 0.271022  [get_nets u_top_core_u_cpu_cluster/n1412]
#set_resistance 0.0394536  [get_nets u_top_core_u_cpu_cluster/n1412]
#set_load 0.172338  [get_nets u_top_core_u_cpu_cluster/n1413]
#set_resistance 0.0263572  [get_nets u_top_core_u_cpu_cluster/n1413]
#set_load 0.0858392  [get_nets u_top_core_u_cpu_cluster/n1414]
#set_resistance 0.0127572  [get_nets u_top_core_u_cpu_cluster/n1414]
#set_load 0.3193  [get_nets u_top_core_u_cpu_cluster/n1415]
#set_resistance 0.046932  [get_nets u_top_core_u_cpu_cluster/n1415]
#set_load 0.11573  [get_nets u_top_core_u_cpu_cluster/n1416]
#set_resistance 0.0167354  [get_nets u_top_core_u_cpu_cluster/n1416]
#set_load 0.0418859  [get_nets u_top_core_u_cpu_cluster/n1417]
#set_resistance 0.00644578  [get_nets u_top_core_u_cpu_cluster/n1417]
#set_load 0.15816  [get_nets u_top_core_u_cpu_cluster/n1418]
#set_resistance 0.0241228  [get_nets u_top_core_u_cpu_cluster/n1418]
#set_load 0.116124  [get_nets u_top_core_u_cpu_cluster/n1419]
#set_resistance 0.0169933  [get_nets u_top_core_u_cpu_cluster/n1419]
#set_load 0.366063  [get_nets u_top_core_u_cpu_cluster/n1420]
#set_resistance 0.0544447  [get_nets u_top_core_u_cpu_cluster/n1420]
#set_load 0.105419  [get_nets u_top_core_u_cpu_cluster/n1421]
#set_resistance 0.0155827  [get_nets u_top_core_u_cpu_cluster/n1421]
#set_load 0.0972493  [get_nets u_top_core_u_cpu_cluster/n1422]
#set_resistance 0.0149858  [get_nets u_top_core_u_cpu_cluster/n1422]
#set_load 0.144682  [get_nets u_top_core_u_cpu_cluster/n1423]
#set_resistance 0.0215725  [get_nets u_top_core_u_cpu_cluster/n1423]
#set_load 0.154588  [get_nets u_top_core_u_cpu_cluster/n1424]
#set_resistance 0.0228555  [get_nets u_top_core_u_cpu_cluster/n1424]
#set_load 0.298415  [get_nets u_top_core_u_cpu_cluster/n1425]
#set_resistance 0.0449416  [get_nets u_top_core_u_cpu_cluster/n1425]
#set_load 0.162387  [get_nets u_top_core_u_cpu_cluster/n1426]
#set_resistance 0.0245381  [get_nets u_top_core_u_cpu_cluster/n1426]
#set_load 0.181344  [get_nets u_top_core_u_cpu_cluster/n1427]
#set_resistance 0.0270384  [get_nets u_top_core_u_cpu_cluster/n1427]
#set_load 0.143874  [get_nets u_top_core_u_cpu_cluster/n1428]
#set_resistance 0.0218887  [get_nets u_top_core_u_cpu_cluster/n1428]
#set_load 0.293307  [get_nets u_top_core_u_cpu_cluster/n1429]
#set_resistance 0.0447072  [get_nets u_top_core_u_cpu_cluster/n1429]
#set_load 0.117703  [get_nets u_top_core_u_cpu_cluster/n1430]
#set_resistance 0.0170204  [get_nets u_top_core_u_cpu_cluster/n1430]
#set_load 0.17971  [get_nets u_top_core_u_cpu_cluster/n1431]
#set_resistance 0.0259144  [get_nets u_top_core_u_cpu_cluster/n1431]
#set_load 0.0983713  [get_nets u_top_core_u_cpu_cluster/n1432]
#set_resistance 0.0141326  [get_nets u_top_core_u_cpu_cluster/n1432]
#set_load 0.149612  [get_nets u_top_core_u_cpu_cluster/n1433]
#set_resistance 0.0225284  [get_nets u_top_core_u_cpu_cluster/n1433]
#set_load 0.205028  [get_nets u_top_core_u_cpu_cluster/n1434]
#set_resistance 0.0294474  [get_nets u_top_core_u_cpu_cluster/n1434]
#set_load 0.260318  [get_nets u_top_core_u_cpu_cluster/n1435]
#set_resistance 0.0396763  [get_nets u_top_core_u_cpu_cluster/n1435]
#set_load 0.0802746  [get_nets u_top_core_u_cpu_cluster/n1439]
#set_resistance 0.0122096  [get_nets u_top_core_u_cpu_cluster/n1439]
#set_load 0.104235  [get_nets u_top_core_u_cpu_cluster/n1440]
#set_resistance 0.015943  [get_nets u_top_core_u_cpu_cluster/n1440]
#set_load 0.158328  [get_nets u_top_core_u_cpu_cluster/n1441]
#set_resistance 0.0232103  [get_nets u_top_core_u_cpu_cluster/n1441]
#set_load 0.0612332  [get_nets u_top_core_u_cpu_cluster/n1442]
#set_resistance 0.00906229  [get_nets u_top_core_u_cpu_cluster/n1442]
#set_load 0.101939  [get_nets u_top_core_u_cpu_cluster/n1443]
#set_resistance 0.0154801  [get_nets u_top_core_u_cpu_cluster/n1443]
#set_load 0.367876  [get_nets u_top_core_u_cpu_cluster/n1444]
#set_resistance 0.053029  [get_nets u_top_core_u_cpu_cluster/n1444]
#set_load 0.0956767  [get_nets u_top_core_u_cpu_cluster/n1445]
#set_resistance 0.0142376  [get_nets u_top_core_u_cpu_cluster/n1445]
#set_load 0.709826  [get_nets u_top_core_u_cpu_cluster/n1446]
#set_resistance 0.109275  [get_nets u_top_core_u_cpu_cluster/n1446]
#set_load 0.0652519  [get_nets u_top_core_u_cpu_cluster/n1451]
#set_resistance 0.00965673  [get_nets u_top_core_u_cpu_cluster/n1451]
#set_load 0.25586  [get_nets u_top_core_u_cpu_cluster/n1452]
#set_resistance 0.0373695  [get_nets u_top_core_u_cpu_cluster/n1452]
#set_load 0.0900339  [get_nets u_top_core_u_cpu_cluster/n1453]
#set_resistance 0.0138196  [get_nets u_top_core_u_cpu_cluster/n1453]
#set_load 0.141393  [get_nets u_top_core_u_cpu_cluster/n1456]
#set_resistance 0.0202922  [get_nets u_top_core_u_cpu_cluster/n1456]
#set_load 0.252899  [get_nets u_top_core_u_cpu_cluster/n1457]
#set_resistance 0.0381532  [get_nets u_top_core_u_cpu_cluster/n1457]
#set_load 0.101944  [get_nets u_top_core_u_cpu_cluster/n1458]
#set_resistance 0.0150116  [get_nets u_top_core_u_cpu_cluster/n1458]
#set_load 0.474328  [get_nets u_top_core_u_cpu_cluster/n1459]
#set_resistance 0.0685661  [get_nets u_top_core_u_cpu_cluster/n1459]
#set_load 0.183652  [get_nets u_top_core_u_cpu_cluster/n1460]
#set_resistance 0.0281361  [get_nets u_top_core_u_cpu_cluster/n1460]
#set_load 0.199413  [get_nets u_top_core_u_cpu_cluster/n1461]
#set_resistance 0.0294915  [get_nets u_top_core_u_cpu_cluster/n1461]
#set_load 0.0926469  [get_nets u_top_core_u_cpu_cluster/n1462]
#set_resistance 0.0137456  [get_nets u_top_core_u_cpu_cluster/n1462]
#set_load 0.194987  [get_nets u_top_core_u_cpu_cluster/n1463]
#set_resistance 0.0290891  [get_nets u_top_core_u_cpu_cluster/n1463]
#set_load 0.316801  [get_nets u_top_core_u_cpu_cluster/n1464]
#set_resistance 0.04581  [get_nets u_top_core_u_cpu_cluster/n1464]
#set_load 0.595833  [get_nets u_top_core_u_cpu_cluster/n1469]
#set_resistance 0.0873956  [get_nets u_top_core_u_cpu_cluster/n1469]
#set_load 0.6886  [get_nets u_top_core_u_cpu_cluster/n1470]
#set_resistance 0.104204  [get_nets u_top_core_u_cpu_cluster/n1470]
#set_load 0.417487  [get_nets u_top_core_u_cpu_cluster/n1471]
#set_resistance 0.0608493  [get_nets u_top_core_u_cpu_cluster/n1471]
#set_load 0.227979  [get_nets u_top_core_u_cpu_cluster/n1472]
#set_resistance 0.0341632  [get_nets u_top_core_u_cpu_cluster/n1472]
#set_load 0.489603  [get_nets u_top_core_u_cpu_cluster/n1474]
#set_resistance 0.0713957  [get_nets u_top_core_u_cpu_cluster/n1474]
#set_load 0.0880738  [get_nets u_top_core_u_cpu_cluster/n1475]
#set_resistance 0.0128012  [get_nets u_top_core_u_cpu_cluster/n1475]
#set_load 0.0949181  [get_nets u_top_core_u_cpu_cluster/n1476]
#set_resistance 0.0136354  [get_nets u_top_core_u_cpu_cluster/n1476]
#set_load 0.468057  [get_nets u_top_core_u_cpu_cluster/n1477]
#set_resistance 0.0723407  [get_nets u_top_core_u_cpu_cluster/n1477]
#set_load 0.169341  [get_nets u_top_core_u_cpu_cluster/n1480]
#set_resistance 0.0261733  [get_nets u_top_core_u_cpu_cluster/n1480]
#set_load 0.0651711  [get_nets u_top_core_u_cpu_cluster/n1481]
#set_resistance 0.00979868  [get_nets u_top_core_u_cpu_cluster/n1481]
#set_load 0.183726  [get_nets u_top_core_u_cpu_cluster/n1482]
#set_resistance 0.0267924  [get_nets u_top_core_u_cpu_cluster/n1482]
#set_load 0.193004  [get_nets u_top_core_u_cpu_cluster/n1484]
#set_resistance 0.0280892  [get_nets u_top_core_u_cpu_cluster/n1484]
#set_load 0.178301  [get_nets u_top_core_u_cpu_cluster/n1485]
#set_resistance 0.0271812  [get_nets u_top_core_u_cpu_cluster/n1485]
#set_load 0.167189  [get_nets u_top_core_u_cpu_cluster/n1486]
#set_resistance 0.0254758  [get_nets u_top_core_u_cpu_cluster/n1486]
#set_load 0.111593  [get_nets u_top_core_u_cpu_cluster/n1487]
#set_resistance 0.016283  [get_nets u_top_core_u_cpu_cluster/n1487]
#set_load 0.153417  [get_nets u_top_core_u_cpu_cluster/n1488]
#set_resistance 0.0224824  [get_nets u_top_core_u_cpu_cluster/n1488]
#set_load 0.580506  [get_nets u_top_core_u_cpu_cluster/n1489]
#set_resistance 0.0845476  [get_nets u_top_core_u_cpu_cluster/n1489]
#set_load 0.129181  [get_nets u_top_core_u_cpu_cluster/n1490]
#set_resistance 0.019483  [get_nets u_top_core_u_cpu_cluster/n1490]
#set_load 0.345503  [get_nets u_top_core_u_cpu_cluster/n1491]
#set_resistance 0.0498711  [get_nets u_top_core_u_cpu_cluster/n1491]
#set_load 0.244928  [get_nets u_top_core_u_cpu_cluster/n1492]
#set_resistance 0.0351521  [get_nets u_top_core_u_cpu_cluster/n1492]
#set_load 0.433522  [get_nets u_top_core_u_cpu_cluster/n1494]
#set_resistance 0.0639853  [get_nets u_top_core_u_cpu_cluster/n1494]
#set_load 0.0632704  [get_nets u_top_core_u_cpu_cluster/n1495]
#set_resistance 0.00948271  [get_nets u_top_core_u_cpu_cluster/n1495]
#set_load 0.340121  [get_nets u_top_core_u_cpu_cluster/n1496]
#set_resistance 0.0501182  [get_nets u_top_core_u_cpu_cluster/n1496]
#set_load 0.338084  [get_nets u_top_core_u_cpu_cluster/n1497]
#set_resistance 0.0520953  [get_nets u_top_core_u_cpu_cluster/n1497]
#set_load 0.430585  [get_nets u_top_core_u_cpu_cluster/n1498]
#set_resistance 0.0640416  [get_nets u_top_core_u_cpu_cluster/n1498]
#set_load 0.143745  [get_nets u_top_core_u_cpu_cluster/n1499]
#set_resistance 0.0211186  [get_nets u_top_core_u_cpu_cluster/n1499]
#set_load 0.192487  [get_nets u_top_core_u_cpu_cluster/n1500]
#set_resistance 0.0297484  [get_nets u_top_core_u_cpu_cluster/n1500]
#set_load 0.177247  [get_nets u_top_core_u_cpu_cluster/n1501]
#set_resistance 0.0255998  [get_nets u_top_core_u_cpu_cluster/n1501]
#set_load 0.311974  [get_nets u_top_core_u_cpu_cluster/n1504]
#set_resistance 0.0452545  [get_nets u_top_core_u_cpu_cluster/n1504]
#set_load 0.801292  [get_nets u_top_core_u_cpu_cluster/n1505]
#set_resistance 0.115677  [get_nets u_top_core_u_cpu_cluster/n1505]
#set_load 0.13899  [get_nets u_top_core_u_cpu_cluster/n1506]
#set_resistance 0.0209389  [get_nets u_top_core_u_cpu_cluster/n1506]
#set_load 0.604382  [get_nets u_top_core_u_cpu_cluster/n1507]
#set_resistance 0.0867897  [get_nets u_top_core_u_cpu_cluster/n1507]
#set_load 0.145239  [get_nets u_top_core_u_cpu_cluster/n1508]
#set_resistance 0.0213678  [get_nets u_top_core_u_cpu_cluster/n1508]
#set_load 0.0898167  [get_nets u_top_core_u_cpu_cluster/n1509]
#set_resistance 0.0128957  [get_nets u_top_core_u_cpu_cluster/n1509]
#set_load 0.0775147  [get_nets u_top_core_u_cpu_cluster/n1510]
#set_resistance 0.0116676  [get_nets u_top_core_u_cpu_cluster/n1510]
#set_load 0.987069  [get_nets u_top_core_u_cpu_cluster/n1511]
#set_resistance 0.142224  [get_nets u_top_core_u_cpu_cluster/n1511]
#set_load 0.263367  [get_nets u_top_core_u_cpu_cluster/n1512]
#set_resistance 0.0381837  [get_nets u_top_core_u_cpu_cluster/n1512]
#set_load 0.241822  [get_nets u_top_core_u_cpu_cluster/n1513]
#set_resistance 0.0355539  [get_nets u_top_core_u_cpu_cluster/n1513]
#set_load 0.144921  [get_nets u_top_core_u_cpu_cluster/n1514]
#set_resistance 0.0212946  [get_nets u_top_core_u_cpu_cluster/n1514]
#set_load 0.669614  [get_nets u_top_core_u_cpu_cluster/n1515]
#set_resistance 0.0979319  [get_nets u_top_core_u_cpu_cluster/n1515]
#set_load 0.0982623  [get_nets u_top_core_u_cpu_cluster/n1517]
#set_resistance 0.0151498  [get_nets u_top_core_u_cpu_cluster/n1517]
#set_load 0.665959  [get_nets u_top_core_u_cpu_cluster/n1518]
#set_resistance 0.10215  [get_nets u_top_core_u_cpu_cluster/n1518]
#set_load 0.144274  [get_nets u_top_core_u_cpu_cluster/n1519]
#set_resistance 0.0216413  [get_nets u_top_core_u_cpu_cluster/n1519]
#set_load 0.500686  [get_nets u_top_core_u_cpu_cluster/n1520]
#set_resistance 0.0717268  [get_nets u_top_core_u_cpu_cluster/n1520]
#set_load 0.207001  [get_nets u_top_core_u_cpu_cluster/n1521]
#set_resistance 0.0309219  [get_nets u_top_core_u_cpu_cluster/n1521]
#set_load 0.284091  [get_nets u_top_core_u_cpu_cluster/n1522]
#set_resistance 0.042535  [get_nets u_top_core_u_cpu_cluster/n1522]
#set_load 0.784442  [get_nets u_top_core_u_cpu_cluster/n1523]
#set_resistance 0.117295  [get_nets u_top_core_u_cpu_cluster/n1523]
#set_load 0.534832  [get_nets u_top_core_u_cpu_cluster/n1524]
#set_resistance 0.0793312  [get_nets u_top_core_u_cpu_cluster/n1524]
#set_load 0.0874698  [get_nets u_top_core_u_cpu_cluster/n1527]
#set_resistance 0.0134251  [get_nets u_top_core_u_cpu_cluster/n1527]
#set_load 0.586881  [get_nets u_top_core_u_cpu_cluster/n1528]
#set_resistance 0.0843414  [get_nets u_top_core_u_cpu_cluster/n1528]
#set_load 0.865137  [get_nets u_top_core_u_cpu_cluster/n1529]
#set_resistance 0.124986  [get_nets u_top_core_u_cpu_cluster/n1529]
#set_load 0.233519  [get_nets u_top_core_u_cpu_cluster/n1530]
#set_resistance 0.0340637  [get_nets u_top_core_u_cpu_cluster/n1530]
#set_load 0.949725  [get_nets u_top_core_u_cpu_cluster/n1531]
#set_resistance 0.137771  [get_nets u_top_core_u_cpu_cluster/n1531]
#set_load 0.21119  [get_nets u_top_core_u_cpu_cluster/n1532]
#set_resistance 0.0303634  [get_nets u_top_core_u_cpu_cluster/n1532]
#set_load 0.199579  [get_nets u_top_core_u_cpu_cluster/n1533]
#set_resistance 0.030089  [get_nets u_top_core_u_cpu_cluster/n1533]
#set_load 0.0533255  [get_nets u_top_core_u_cpu_cluster/n1534]
#set_resistance 0.00779297  [get_nets u_top_core_u_cpu_cluster/n1534]
#set_load 0.127391  [get_nets u_top_core_u_cpu_cluster/n1535]
#set_resistance 0.0183717  [get_nets u_top_core_u_cpu_cluster/n1535]
#set_load 0.110648  [get_nets u_top_core_u_cpu_cluster/n1536]
#set_resistance 0.0160633  [get_nets u_top_core_u_cpu_cluster/n1536]
#set_load 0.60123  [get_nets u_top_core_u_cpu_cluster/n1537]
#set_resistance 0.0869328  [get_nets u_top_core_u_cpu_cluster/n1537]
#set_load 0.521385  [get_nets u_top_core_u_cpu_cluster/n1538]
#set_resistance 0.0753755  [get_nets u_top_core_u_cpu_cluster/n1538]
#set_load 0.111624  [get_nets u_top_core_u_cpu_cluster/n1539]
#set_resistance 0.0160425  [get_nets u_top_core_u_cpu_cluster/n1539]
#set_load 0.227038  [get_nets u_top_core_u_cpu_cluster/n1540]
#set_resistance 0.033999  [get_nets u_top_core_u_cpu_cluster/n1540]
#set_load 0.229785  [get_nets u_top_core_u_cpu_cluster/n1541]
#set_resistance 0.033524  [get_nets u_top_core_u_cpu_cluster/n1541]
#set_load 0.0861847  [get_nets u_top_core_u_cpu_cluster/n1542]
#set_resistance 0.0132063  [get_nets u_top_core_u_cpu_cluster/n1542]
#set_load 0.351126  [get_nets u_top_core_u_cpu_cluster/n1543]
#set_resistance 0.051602  [get_nets u_top_core_u_cpu_cluster/n1543]
#set_load 0.234353  [get_nets u_top_core_u_cpu_cluster/n1544]
#set_resistance 0.0344192  [get_nets u_top_core_u_cpu_cluster/n1544]
#set_load 0.238657  [get_nets u_top_core_u_cpu_cluster/n1545]
#set_resistance 0.0360854  [get_nets u_top_core_u_cpu_cluster/n1545]
#set_load 0.098223  [get_nets u_top_core_u_cpu_cluster/n1546]
#set_resistance 0.0145274  [get_nets u_top_core_u_cpu_cluster/n1546]
#set_load 0.0846094  [get_nets u_top_core_u_cpu_cluster/n1547]
#set_resistance 0.0125136  [get_nets u_top_core_u_cpu_cluster/n1547]
#set_load 0.204355  [get_nets u_top_core_u_cpu_cluster/n1548]
#set_resistance 0.0295291  [get_nets u_top_core_u_cpu_cluster/n1548]
#set_load 0.626049  [get_nets u_top_core_u_cpu_cluster/n1549]
#set_resistance 0.0921866  [get_nets u_top_core_u_cpu_cluster/n1549]
#set_load 0.432061  [get_nets u_top_core_u_cpu_cluster/n1550]
#set_resistance 0.0620349  [get_nets u_top_core_u_cpu_cluster/n1550]
#set_load 0.669245  [get_nets u_top_core_u_cpu_cluster/n1551]
#set_resistance 0.0990668  [get_nets u_top_core_u_cpu_cluster/n1551]
#set_load 0.286537  [get_nets u_top_core_u_cpu_cluster/n1552]
#set_resistance 0.0416663  [get_nets u_top_core_u_cpu_cluster/n1552]
#set_load 0.147204  [get_nets u_top_core_u_cpu_cluster/n1553]
#set_resistance 0.0226204  [get_nets u_top_core_u_cpu_cluster/n1553]
#set_load 0.254697  [get_nets u_top_core_u_cpu_cluster/n1554]
#set_resistance 0.0370456  [get_nets u_top_core_u_cpu_cluster/n1554]
#set_load 0.43262  [get_nets u_top_core_u_cpu_cluster/n1555]
#set_resistance 0.0634697  [get_nets u_top_core_u_cpu_cluster/n1555]
#set_load 0.238462  [get_nets u_top_core_u_cpu_cluster/n1556]
#set_resistance 0.0342122  [get_nets u_top_core_u_cpu_cluster/n1556]
#set_load 0.549813  [get_nets u_top_core_u_cpu_cluster/n1557]
#set_resistance 0.0801954  [get_nets u_top_core_u_cpu_cluster/n1557]
#set_load 0.135831  [get_nets u_top_core_u_cpu_cluster/n1558]
#set_resistance 0.0195596  [get_nets u_top_core_u_cpu_cluster/n1558]
#set_load 0.237439  [get_nets u_top_core_u_cpu_cluster/n1561]
#set_resistance 0.0340235  [get_nets u_top_core_u_cpu_cluster/n1561]
#set_load 0.0791985  [get_nets u_top_core_u_cpu_cluster/n1562]
#set_resistance 0.0113308  [get_nets u_top_core_u_cpu_cluster/n1562]
#set_load 0.440608  [get_nets u_top_core_u_cpu_cluster/n1563]
#set_resistance 0.0655894  [get_nets u_top_core_u_cpu_cluster/n1563]
#set_load 0.249463  [get_nets u_top_core_u_cpu_cluster/n1564]
#set_resistance 0.0377361  [get_nets u_top_core_u_cpu_cluster/n1564]
#set_load 0.148624  [get_nets u_top_core_u_cpu_cluster/n1566]
#set_resistance 0.0216309  [get_nets u_top_core_u_cpu_cluster/n1566]
#set_load 0.0836547  [get_nets u_top_core_u_cpu_cluster/n1567]
#set_resistance 0.0124111  [get_nets u_top_core_u_cpu_cluster/n1567]
#set_load 0.267838  [get_nets u_top_core_u_cpu_cluster/n1568]
#set_resistance 0.0405583  [get_nets u_top_core_u_cpu_cluster/n1568]
#set_load 0.0840876  [get_nets u_top_core_u_cpu_cluster/n1569]
#set_resistance 0.0121574  [get_nets u_top_core_u_cpu_cluster/n1569]
#set_load 0.374956  [get_nets u_top_core_u_cpu_cluster/n1570]
#set_resistance 0.0538565  [get_nets u_top_core_u_cpu_cluster/n1570]
#set_load 0.105635  [get_nets u_top_core_u_cpu_cluster/n1571]
#set_resistance 0.0161369  [get_nets u_top_core_u_cpu_cluster/n1571]
#set_load 0.0940576  [get_nets u_top_core_u_cpu_cluster/n1572]
#set_resistance 0.0143771  [get_nets u_top_core_u_cpu_cluster/n1572]
#set_load 0.177389  [get_nets u_top_core_u_cpu_cluster/n1573]
#set_resistance 0.026641  [get_nets u_top_core_u_cpu_cluster/n1573]
#set_load 0.143936  [get_nets u_top_core_u_cpu_cluster/n1574]
#set_resistance 0.0206559  [get_nets u_top_core_u_cpu_cluster/n1574]
#set_load 0.473088  [get_nets u_top_core_u_cpu_cluster/n1575]
#set_resistance 0.0678233  [get_nets u_top_core_u_cpu_cluster/n1575]
#set_load 0.154637  [get_nets u_top_core_u_cpu_cluster/n1576]
#set_resistance 0.0233731  [get_nets u_top_core_u_cpu_cluster/n1576]
#set_load 0.105514  [get_nets u_top_core_u_cpu_cluster/n1577]
#set_resistance 0.0159646  [get_nets u_top_core_u_cpu_cluster/n1577]
#set_load 0.267147  [get_nets u_top_core_u_cpu_cluster/n1578]
#set_resistance 0.0400915  [get_nets u_top_core_u_cpu_cluster/n1578]
#set_load 0.067509  [get_nets u_top_core_u_cpu_cluster/n1579]
#set_resistance 0.0103293  [get_nets u_top_core_u_cpu_cluster/n1579]
#set_load 0.31632  [get_nets u_top_core_u_cpu_cluster/n1580]
#set_resistance 0.0470993  [get_nets u_top_core_u_cpu_cluster/n1580]
#set_load 0.524648  [get_nets u_top_core_u_cpu_cluster/n1581]
#set_resistance 0.0788994  [get_nets u_top_core_u_cpu_cluster/n1581]
#set_load 0.145407  [get_nets u_top_core_u_cpu_cluster/n1582]
#set_resistance 0.0208805  [get_nets u_top_core_u_cpu_cluster/n1582]
#set_load 0.0805343  [get_nets u_top_core_u_cpu_cluster/n1583]
#set_resistance 0.0120919  [get_nets u_top_core_u_cpu_cluster/n1583]
#set_load 0.104012  [get_nets u_top_core_u_cpu_cluster/n1584]
#set_resistance 0.0149636  [get_nets u_top_core_u_cpu_cluster/n1584]
#set_load 0.202523  [get_nets u_top_core_u_cpu_cluster/n1585]
#set_resistance 0.0293978  [get_nets u_top_core_u_cpu_cluster/n1585]
#set_load 0.198376  [get_nets u_top_core_u_cpu_cluster/n1586]
#set_resistance 0.029494  [get_nets u_top_core_u_cpu_cluster/n1586]
#set_load 0.138621  [get_nets u_top_core_u_cpu_cluster/n1587]
#set_resistance 0.0209274  [get_nets u_top_core_u_cpu_cluster/n1587]
#set_load 0.0874308  [get_nets u_top_core_u_cpu_cluster/n1588]
#set_resistance 0.0129445  [get_nets u_top_core_u_cpu_cluster/n1588]
#set_load 0.108955  [get_nets u_top_core_u_cpu_cluster/n1589]
#set_resistance 0.0157284  [get_nets u_top_core_u_cpu_cluster/n1589]
#set_load 0.168316  [get_nets u_top_core_u_cpu_cluster/n1590]
#set_resistance 0.0256888  [get_nets u_top_core_u_cpu_cluster/n1590]
#set_load 0.225752  [get_nets u_top_core_u_cpu_cluster/n1591]
#set_resistance 0.0341993  [get_nets u_top_core_u_cpu_cluster/n1591]
#set_load 0.132047  [get_nets u_top_core_u_cpu_cluster/n1592]
#set_resistance 0.0202528  [get_nets u_top_core_u_cpu_cluster/n1592]
#set_load 0.152005  [get_nets u_top_core_u_cpu_cluster/n1593]
#set_resistance 0.0219742  [get_nets u_top_core_u_cpu_cluster/n1593]
#set_load 0.162567  [get_nets u_top_core_u_cpu_cluster/n1594]
#set_resistance 0.0234221  [get_nets u_top_core_u_cpu_cluster/n1594]
#set_load 0.176068  [get_nets u_top_core_u_cpu_cluster/n1595]
#set_resistance 0.0252636  [get_nets u_top_core_u_cpu_cluster/n1595]
#set_load 0.184722  [get_nets u_top_core_u_cpu_cluster/n1596]
#set_resistance 0.0267777  [get_nets u_top_core_u_cpu_cluster/n1596]
#set_load 0.0944285  [get_nets u_top_core_u_cpu_cluster/n1597]
#set_resistance 0.014179  [get_nets u_top_core_u_cpu_cluster/n1597]
#set_load 0.0370384  [get_nets u_top_core_u_cpu_cluster/n1598]
#set_resistance 0.00555747  [get_nets u_top_core_u_cpu_cluster/n1598]
#set_load 0.720562  [get_nets u_top_core_u_cpu_cluster/n1599]
#set_resistance 0.105694  [get_nets u_top_core_u_cpu_cluster/n1599]
#set_load 0.615287  [get_nets u_top_core_u_cpu_cluster/n1600]
#set_resistance 0.0884032  [get_nets u_top_core_u_cpu_cluster/n1600]
#set_load 0.092297  [get_nets u_top_core_u_cpu_cluster/n1601]
#set_resistance 0.0140053  [get_nets u_top_core_u_cpu_cluster/n1601]
#set_load 0.0625322  [get_nets u_top_core_u_cpu_cluster/n1602]
#set_resistance 0.00910234  [get_nets u_top_core_u_cpu_cluster/n1602]
#set_load 0.183372  [get_nets u_top_core_u_cpu_cluster/n1603]
#set_resistance 0.0266823  [get_nets u_top_core_u_cpu_cluster/n1603]
#set_load 0.120837  [get_nets u_top_core_u_cpu_cluster/n1604]
#set_resistance 0.0181408  [get_nets u_top_core_u_cpu_cluster/n1604]
#set_load 0.172982  [get_nets u_top_core_u_cpu_cluster/n1605]
#set_resistance 0.0265098  [get_nets u_top_core_u_cpu_cluster/n1605]
#set_load 0.131052  [get_nets u_top_core_u_cpu_cluster/n1606]
#set_resistance 0.0187883  [get_nets u_top_core_u_cpu_cluster/n1606]
#set_load 0.331009  [get_nets u_top_core_u_cpu_cluster/n1607]
#set_resistance 0.0478594  [get_nets u_top_core_u_cpu_cluster/n1607]
#set_load 0.256349  [get_nets u_top_core_u_cpu_cluster/n1608]
#set_resistance 0.0395687  [get_nets u_top_core_u_cpu_cluster/n1608]
#set_load 0.10119  [get_nets u_top_core_u_cpu_cluster/n1609]
#set_resistance 0.0144772  [get_nets u_top_core_u_cpu_cluster/n1609]
#set_load 0.166403  [get_nets u_top_core_u_cpu_cluster/n1610]
#set_resistance 0.0250277  [get_nets u_top_core_u_cpu_cluster/n1610]
#set_load 0.237584  [get_nets u_top_core_u_cpu_cluster/n1611]
#set_resistance 0.0350217  [get_nets u_top_core_u_cpu_cluster/n1611]
#set_load 0.167974  [get_nets u_top_core_u_cpu_cluster/n1612]
#set_resistance 0.0254246  [get_nets u_top_core_u_cpu_cluster/n1612]
#set_load 0.117793  [get_nets u_top_core_u_cpu_cluster/n1614]
#set_resistance 0.0178152  [get_nets u_top_core_u_cpu_cluster/n1614]
#set_load 0.263005  [get_nets u_top_core_u_cpu_cluster/n1615]
#set_resistance 0.0386283  [get_nets u_top_core_u_cpu_cluster/n1615]
#set_load 0.0661357  [get_nets u_top_core_u_cpu_cluster/n1616]
#set_resistance 0.00965463  [get_nets u_top_core_u_cpu_cluster/n1616]
#set_load 0.382162  [get_nets u_top_core_u_cpu_cluster/n1617]
#set_resistance 0.0587207  [get_nets u_top_core_u_cpu_cluster/n1617]
#set_load 0.146256  [get_nets u_top_core_u_cpu_cluster/n1618]
#set_resistance 0.0213407  [get_nets u_top_core_u_cpu_cluster/n1618]
#set_load 0.403129  [get_nets u_top_core_u_cpu_cluster/n1619]
#set_resistance 0.0619559  [get_nets u_top_core_u_cpu_cluster/n1619]
#set_load 0.102345  [get_nets u_top_core_u_cpu_cluster/n1620]
#set_resistance 0.0146902  [get_nets u_top_core_u_cpu_cluster/n1620]
#set_load 0.563948  [get_nets u_top_core_u_cpu_cluster/n1621]
#set_resistance 0.0841186  [get_nets u_top_core_u_cpu_cluster/n1621]
#set_load 0.112953  [get_nets u_top_core_u_cpu_cluster/n1622]
#set_resistance 0.016705  [get_nets u_top_core_u_cpu_cluster/n1622]
#set_load 0.245169  [get_nets u_top_core_u_cpu_cluster/n1623]
#set_resistance 0.0374566  [get_nets u_top_core_u_cpu_cluster/n1623]
#set_load 0.0896053  [get_nets u_top_core_u_cpu_cluster/n1624]
#set_resistance 0.0128345  [get_nets u_top_core_u_cpu_cluster/n1624]
#set_load 0.170502  [get_nets u_top_core_u_cpu_cluster/n1625]
#set_resistance 0.0262876  [get_nets u_top_core_u_cpu_cluster/n1625]
#set_load 0.167642  [get_nets u_top_core_u_cpu_cluster/n1626]
#set_resistance 0.0253884  [get_nets u_top_core_u_cpu_cluster/n1626]
#set_load 0.185023  [get_nets u_top_core_u_cpu_cluster/n1629]
#set_resistance 0.0275289  [get_nets u_top_core_u_cpu_cluster/n1629]
#set_load 0.0723812  [get_nets u_top_core_u_cpu_cluster/n1630]
#set_resistance 0.0108601  [get_nets u_top_core_u_cpu_cluster/n1630]
#set_load 0.104094  [get_nets u_top_core_u_cpu_cluster/n1631]
#set_resistance 0.0150003  [get_nets u_top_core_u_cpu_cluster/n1631]
#set_load 0.304574  [get_nets u_top_core_u_cpu_cluster/n1632]
#set_resistance 0.0449085  [get_nets u_top_core_u_cpu_cluster/n1632]
#set_load 0.142384  [get_nets u_top_core_u_cpu_cluster/n1634]
#set_resistance 0.0217629  [get_nets u_top_core_u_cpu_cluster/n1634]
#set_load 0.212868  [get_nets u_top_core_u_cpu_cluster/n1635]
#set_resistance 0.0321467  [get_nets u_top_core_u_cpu_cluster/n1635]
#set_load 0.0956593  [get_nets u_top_core_u_cpu_cluster/n1636]
#set_resistance 0.0142315  [get_nets u_top_core_u_cpu_cluster/n1636]
#set_load 0.217228  [get_nets u_top_core_u_cpu_cluster/n1637]
#set_resistance 0.0315015  [get_nets u_top_core_u_cpu_cluster/n1637]
#set_load 0.0578318  [get_nets u_top_core_u_cpu_cluster/n1638]
#set_resistance 0.00848487  [get_nets u_top_core_u_cpu_cluster/n1638]
#set_load 0.203292  [get_nets u_top_core_u_cpu_cluster/n1639]
#set_resistance 0.0303267  [get_nets u_top_core_u_cpu_cluster/n1639]
#set_load 0.185645  [get_nets u_top_core_u_cpu_cluster/n1640]
#set_resistance 0.02823  [get_nets u_top_core_u_cpu_cluster/n1640]
#set_load 0.522251  [get_nets u_top_core_u_cpu_cluster/n1641]
#set_resistance 0.0787387  [get_nets u_top_core_u_cpu_cluster/n1641]
#set_load 0.0807279  [get_nets u_top_core_u_cpu_cluster/n1642]
#set_resistance 0.0120051  [get_nets u_top_core_u_cpu_cluster/n1642]
#set_load 0.0788285  [get_nets u_top_core_u_cpu_cluster/n1643]
#set_resistance 0.011683  [get_nets u_top_core_u_cpu_cluster/n1643]
#set_load 0.231972  [get_nets u_top_core_u_cpu_cluster/n1644]
#set_resistance 0.0347638  [get_nets u_top_core_u_cpu_cluster/n1644]
#set_load 0.572293  [get_nets u_top_core_u_cpu_cluster/n1645]
#set_resistance 0.0878399  [get_nets u_top_core_u_cpu_cluster/n1645]
#set_load 0.122264  [get_nets u_top_core_u_cpu_cluster/n1646]
#set_resistance 0.0179771  [get_nets u_top_core_u_cpu_cluster/n1646]
#set_load 0.187779  [get_nets u_top_core_u_cpu_cluster/n1647]
#set_resistance 0.0275901  [get_nets u_top_core_u_cpu_cluster/n1647]
#set_load 0.0730196  [get_nets u_top_core_u_cpu_cluster/n1648]
#set_resistance 0.0108956  [get_nets u_top_core_u_cpu_cluster/n1648]
#set_load 0.102417  [get_nets u_top_core_u_cpu_cluster/n1649]
#set_resistance 0.0153618  [get_nets u_top_core_u_cpu_cluster/n1649]
#set_load 0.0934755  [get_nets u_top_core_u_cpu_cluster/n1650]
#set_resistance 0.0134663  [get_nets u_top_core_u_cpu_cluster/n1650]
#set_load 0.235111  [get_nets u_top_core_u_cpu_cluster/n1651]
#set_resistance 0.0344112  [get_nets u_top_core_u_cpu_cluster/n1651]
#set_load 0.304496  [get_nets u_top_core_u_cpu_cluster/n1652]
#set_resistance 0.0452106  [get_nets u_top_core_u_cpu_cluster/n1652]
#set_load 0.218735  [get_nets u_top_core_u_cpu_cluster/n1653]
#set_resistance 0.0332422  [get_nets u_top_core_u_cpu_cluster/n1653]
#set_load 0.141907  [get_nets u_top_core_u_cpu_cluster/n1655]
#set_resistance 0.0214004  [get_nets u_top_core_u_cpu_cluster/n1655]
#set_load 0.0817813  [get_nets u_top_core_u_cpu_cluster/n1656]
#set_resistance 0.0126436  [get_nets u_top_core_u_cpu_cluster/n1656]
#set_load 0.774817  [get_nets u_top_core_u_cpu_cluster/n1657]
#set_resistance 0.11897  [get_nets u_top_core_u_cpu_cluster/n1657]
#set_load 0.144795  [get_nets u_top_core_u_cpu_cluster/n1659]
#set_resistance 0.0208264  [get_nets u_top_core_u_cpu_cluster/n1659]
#set_load 0.207082  [get_nets u_top_core_u_cpu_cluster/n1660]
#set_resistance 0.0304656  [get_nets u_top_core_u_cpu_cluster/n1660]
#set_load 0.230487  [get_nets u_top_core_u_cpu_cluster/n1661]
#set_resistance 0.0345455  [get_nets u_top_core_u_cpu_cluster/n1661]
#set_load 0.241232  [get_nets u_top_core_u_cpu_cluster/n1662]
#set_resistance 0.035956  [get_nets u_top_core_u_cpu_cluster/n1662]
#set_load 0.118333  [get_nets u_top_core_u_cpu_cluster/n1663]
#set_resistance 0.0169819  [get_nets u_top_core_u_cpu_cluster/n1663]
#set_load 0.10801  [get_nets u_top_core_u_cpu_cluster/n1664]
#set_resistance 0.0160819  [get_nets u_top_core_u_cpu_cluster/n1664]
#set_load 0.155085  [get_nets u_top_core_u_cpu_cluster/n1665]
#set_resistance 0.0233104  [get_nets u_top_core_u_cpu_cluster/n1665]
#set_load 0.221874  [get_nets u_top_core_u_cpu_cluster/n1666]
#set_resistance 0.0333025  [get_nets u_top_core_u_cpu_cluster/n1666]
#set_load 0.226932  [get_nets u_top_core_u_cpu_cluster/n1667]
#set_resistance 0.03252  [get_nets u_top_core_u_cpu_cluster/n1667]
#set_load 0.125999  [get_nets u_top_core_u_cpu_cluster/n1670]
#set_resistance 0.0183442  [get_nets u_top_core_u_cpu_cluster/n1670]
#set_load 0.194898  [get_nets u_top_core_u_cpu_cluster/n1671]
#set_resistance 0.0294838  [get_nets u_top_core_u_cpu_cluster/n1671]
#set_load 0.277805  [get_nets u_top_core_u_cpu_cluster/n1672]
#set_resistance 0.0414282  [get_nets u_top_core_u_cpu_cluster/n1672]
#set_load 0.178957  [get_nets u_top_core_u_cpu_cluster/n1673]
#set_resistance 0.027192  [get_nets u_top_core_u_cpu_cluster/n1673]
#set_load 0.0862951  [get_nets u_top_core_u_cpu_cluster/n1674]
#set_resistance 0.0128424  [get_nets u_top_core_u_cpu_cluster/n1674]
#set_load 0.165494  [get_nets u_top_core_u_cpu_cluster/n1675]
#set_resistance 0.0247464  [get_nets u_top_core_u_cpu_cluster/n1675]
#set_load 0.0950533  [get_nets u_top_core_u_cpu_cluster/n1676]
#set_resistance 0.0137029  [get_nets u_top_core_u_cpu_cluster/n1676]
#set_load 0.134528  [get_nets u_top_core_u_cpu_cluster/n1677]
#set_resistance 0.0202715  [get_nets u_top_core_u_cpu_cluster/n1677]
#set_load 0.183665  [get_nets u_top_core_u_cpu_cluster/n1680]
#set_resistance 0.0276739  [get_nets u_top_core_u_cpu_cluster/n1680]
#set_load 0.0665276  [get_nets u_top_core_u_cpu_cluster/n1681]
#set_resistance 0.0102207  [get_nets u_top_core_u_cpu_cluster/n1681]
#set_load 0.14148  [get_nets u_top_core_u_cpu_cluster/n1682]
#set_resistance 0.0215555  [get_nets u_top_core_u_cpu_cluster/n1682]
#set_load 0.133361  [get_nets u_top_core_u_cpu_cluster/n1683]
#set_resistance 0.0196518  [get_nets u_top_core_u_cpu_cluster/n1683]
#set_load 0.115384  [get_nets u_top_core_u_cpu_cluster/n1684]
#set_resistance 0.0170629  [get_nets u_top_core_u_cpu_cluster/n1684]
#set_load 0.287273  [get_nets u_top_core_u_cpu_cluster/n1685]
#set_resistance 0.0437786  [get_nets u_top_core_u_cpu_cluster/n1685]
#set_load 0.202423  [get_nets u_top_core_u_cpu_cluster/n1686]
#set_resistance 0.0303904  [get_nets u_top_core_u_cpu_cluster/n1686]
#set_load 0.0962747  [get_nets u_top_core_u_cpu_cluster/n1687]
#set_resistance 0.0137986  [get_nets u_top_core_u_cpu_cluster/n1687]
#set_load 0.222931  [get_nets u_top_core_u_cpu_cluster/n1688]
#set_resistance 0.0328501  [get_nets u_top_core_u_cpu_cluster/n1688]
#set_load 0.0709702  [get_nets u_top_core_u_cpu_cluster/n1689]
#set_resistance 0.0106601  [get_nets u_top_core_u_cpu_cluster/n1689]
#set_load 0.319763  [get_nets u_top_core_u_cpu_cluster/n1690]
#set_resistance 0.0458954  [get_nets u_top_core_u_cpu_cluster/n1690]
#set_load 0.0576786  [get_nets u_top_core_u_cpu_cluster/n1691]
#set_resistance 0.00883038  [get_nets u_top_core_u_cpu_cluster/n1691]
#set_load 0.116452  [get_nets u_top_core_u_cpu_cluster/n1693]
#set_resistance 0.0179232  [get_nets u_top_core_u_cpu_cluster/n1693]
#set_load 0.281329  [get_nets u_top_core_u_cpu_cluster/n1694]
#set_resistance 0.0409823  [get_nets u_top_core_u_cpu_cluster/n1694]
#set_load 0.376367  [get_nets u_top_core_u_cpu_cluster/n1695]
#set_resistance 0.0577977  [get_nets u_top_core_u_cpu_cluster/n1695]
#set_load 0.265463  [get_nets u_top_core_u_cpu_cluster/n1696]
#set_resistance 0.0402435  [get_nets u_top_core_u_cpu_cluster/n1696]
#set_load 0.0517975  [get_nets u_top_core_u_cpu_cluster/n1697]
#set_resistance 0.00785824  [get_nets u_top_core_u_cpu_cluster/n1697]
#set_load 0.119529  [get_nets u_top_core_u_cpu_cluster/n1698]
#set_resistance 0.0176385  [get_nets u_top_core_u_cpu_cluster/n1698]
#set_load 0.0900402  [get_nets u_top_core_u_cpu_cluster/n1699]
#set_resistance 0.0129876  [get_nets u_top_core_u_cpu_cluster/n1699]
#set_load 0.235986  [get_nets u_top_core_u_cpu_cluster/n1700]
#set_resistance 0.035611  [get_nets u_top_core_u_cpu_cluster/n1700]
#set_load 0.0702115  [get_nets u_top_core_u_cpu_cluster/n1702]
#set_resistance 0.0104893  [get_nets u_top_core_u_cpu_cluster/n1702]
#set_load 0.67417  [get_nets u_top_core_u_cpu_cluster/n1703]
#set_resistance 0.0965035  [get_nets u_top_core_u_cpu_cluster/n1703]
#set_load 0.106857  [get_nets u_top_core_u_cpu_cluster/n1704]
#set_resistance 0.0157704  [get_nets u_top_core_u_cpu_cluster/n1704]
#set_load 0.156431  [get_nets u_top_core_u_cpu_cluster/n1705]
#set_resistance 0.0235045  [get_nets u_top_core_u_cpu_cluster/n1705]
#set_load 0.220679  [get_nets u_top_core_u_cpu_cluster/n1706]
#set_resistance 0.0335765  [get_nets u_top_core_u_cpu_cluster/n1706]
#set_load 0.0808455  [get_nets u_top_core_u_cpu_cluster/n1707]
#set_resistance 0.0124979  [get_nets u_top_core_u_cpu_cluster/n1707]
#set_load 0.119649  [get_nets u_top_core_u_cpu_cluster/n1708]
#set_resistance 0.0173855  [get_nets u_top_core_u_cpu_cluster/n1708]
#set_load 0.128708  [get_nets u_top_core_u_cpu_cluster/n1709]
#set_resistance 0.0190897  [get_nets u_top_core_u_cpu_cluster/n1709]
#set_load 0.243411  [get_nets u_top_core_u_cpu_cluster/n1710]
#set_resistance 0.0368321  [get_nets u_top_core_u_cpu_cluster/n1710]
#set_load 0.396091  [get_nets u_top_core_u_cpu_cluster/n1712]
#set_resistance 0.0592731  [get_nets u_top_core_u_cpu_cluster/n1712]
#set_load 0.161715  [get_nets u_top_core_u_cpu_cluster/n1713]
#set_resistance 0.0247862  [get_nets u_top_core_u_cpu_cluster/n1713]
#set_load 0.250938  [get_nets u_top_core_u_cpu_cluster/n1714]
#set_resistance 0.0375538  [get_nets u_top_core_u_cpu_cluster/n1714]
#set_load 0.439531  [get_nets u_top_core_u_cpu_cluster/n1715]
#set_resistance 0.0656905  [get_nets u_top_core_u_cpu_cluster/n1715]
#set_load 0.279333  [get_nets u_top_core_u_cpu_cluster/n1716]
#set_resistance 0.0427436  [get_nets u_top_core_u_cpu_cluster/n1716]
#set_load 0.124496  [get_nets u_top_core_u_cpu_cluster/n1717]
#set_resistance 0.0182369  [get_nets u_top_core_u_cpu_cluster/n1717]
#set_load 0.114749  [get_nets u_top_core_u_cpu_cluster/n1718]
#set_resistance 0.0167993  [get_nets u_top_core_u_cpu_cluster/n1718]
#set_load 0.124891  [get_nets u_top_core_u_cpu_cluster/n1719]
#set_resistance 0.0185133  [get_nets u_top_core_u_cpu_cluster/n1719]
#set_load 0.420595  [get_nets u_top_core_u_cpu_cluster/n1720]
#set_resistance 0.0623334  [get_nets u_top_core_u_cpu_cluster/n1720]
#set_load 0.0990042  [get_nets u_top_core_u_cpu_cluster/n1721]
#set_resistance 0.0143222  [get_nets u_top_core_u_cpu_cluster/n1721]
#set_load 0.0821469  [get_nets u_top_core_u_cpu_cluster/n1722]
#set_resistance 0.0122976  [get_nets u_top_core_u_cpu_cluster/n1722]
#set_load 0.333492  [get_nets u_top_core_u_cpu_cluster/n1723]
#set_resistance 0.0513666  [get_nets u_top_core_u_cpu_cluster/n1723]
#set_load 0.159116  [get_nets u_top_core_u_cpu_cluster/n1724]
#set_resistance 0.0233748  [get_nets u_top_core_u_cpu_cluster/n1724]
#set_load 0.067772  [get_nets u_top_core_u_cpu_cluster/n1725]
#set_resistance 0.00986645  [get_nets u_top_core_u_cpu_cluster/n1725]
#set_load 0.227796  [get_nets u_top_core_u_cpu_cluster/n1727]
#set_resistance 0.0334856  [get_nets u_top_core_u_cpu_cluster/n1727]
#set_load 0.0807729  [get_nets u_top_core_u_cpu_cluster/n1728]
#set_resistance 0.0121283  [get_nets u_top_core_u_cpu_cluster/n1728]
#set_load 0.292972  [get_nets u_top_core_u_cpu_cluster/n1729]
#set_resistance 0.0433213  [get_nets u_top_core_u_cpu_cluster/n1729]
#set_load 0.45444  [get_nets u_top_core_u_cpu_cluster/n1730]
#set_resistance 0.0667706  [get_nets u_top_core_u_cpu_cluster/n1730]
#set_load 0.128234  [get_nets u_top_core_u_cpu_cluster/n1731]
#set_resistance 0.0185978  [get_nets u_top_core_u_cpu_cluster/n1731]
#set_load 0.0751562  [get_nets u_top_core_u_cpu_cluster/n1732]
#set_resistance 0.0114329  [get_nets u_top_core_u_cpu_cluster/n1732]
#set_load 0.233133  [get_nets u_top_core_u_cpu_cluster/n1733]
#set_resistance 0.0333866  [get_nets u_top_core_u_cpu_cluster/n1733]
#set_load 0.0652915  [get_nets u_top_core_u_cpu_cluster/n1734]
#set_resistance 0.00993399  [get_nets u_top_core_u_cpu_cluster/n1734]
#set_load 0.159511  [get_nets u_top_core_u_cpu_cluster/n1735]
#set_resistance 0.0243723  [get_nets u_top_core_u_cpu_cluster/n1735]
#set_load 0.185351  [get_nets u_top_core_u_cpu_cluster/n1736]
#set_resistance 0.0268563  [get_nets u_top_core_u_cpu_cluster/n1736]
#set_load 0.0870938  [get_nets u_top_core_u_cpu_cluster/n1737]
#set_resistance 0.013389  [get_nets u_top_core_u_cpu_cluster/n1737]
#set_load 0.202822  [get_nets u_top_core_u_cpu_cluster/n1738]
#set_resistance 0.0292739  [get_nets u_top_core_u_cpu_cluster/n1738]
#set_load 0.342643  [get_nets u_top_core_u_cpu_cluster/n1739]
#set_resistance 0.0513263  [get_nets u_top_core_u_cpu_cluster/n1739]
#set_load 0.27444  [get_nets u_top_core_u_cpu_cluster/n1740]
#set_resistance 0.042219  [get_nets u_top_core_u_cpu_cluster/n1740]
#set_load 0.085974  [get_nets u_top_core_u_cpu_cluster/n1741]
#set_resistance 0.0125966  [get_nets u_top_core_u_cpu_cluster/n1741]
#set_load 0.10366  [get_nets u_top_core_u_cpu_cluster/n1742]
#set_resistance 0.0154328  [get_nets u_top_core_u_cpu_cluster/n1742]
#set_load 0.0740926  [get_nets u_top_core_u_cpu_cluster/n1743]
#set_resistance 0.0107697  [get_nets u_top_core_u_cpu_cluster/n1743]
#set_load 0.116022  [get_nets u_top_core_u_cpu_cluster/n1745]
#set_resistance 0.0174188  [get_nets u_top_core_u_cpu_cluster/n1745]
#set_load 0.0633245  [get_nets u_top_core_u_cpu_cluster/n1746]
#set_resistance 0.00916209  [get_nets u_top_core_u_cpu_cluster/n1746]
#set_load 0.477494  [get_nets u_top_core_u_cpu_cluster/n1747]
#set_resistance 0.0690763  [get_nets u_top_core_u_cpu_cluster/n1747]
#set_load 0.326731  [get_nets u_top_core_u_cpu_cluster/n1749]
#set_resistance 0.0474073  [get_nets u_top_core_u_cpu_cluster/n1749]
#set_load 0.0847717  [get_nets u_top_core_u_cpu_cluster/n1750]
#set_resistance 0.0125132  [get_nets u_top_core_u_cpu_cluster/n1750]
#set_load 0.31763  [get_nets u_top_core_u_cpu_cluster/n1751]
#set_resistance 0.0477803  [get_nets u_top_core_u_cpu_cluster/n1751]
#set_load 0.127934  [get_nets u_top_core_u_cpu_cluster/n1752]
#set_resistance 0.0196339  [get_nets u_top_core_u_cpu_cluster/n1752]
#set_load 0.093214  [get_nets u_top_core_u_cpu_cluster/n1753]
#set_resistance 0.0134484  [get_nets u_top_core_u_cpu_cluster/n1753]
#set_load 0.0493636  [get_nets u_top_core_u_cpu_cluster/n1754]
#set_resistance 0.0075682  [get_nets u_top_core_u_cpu_cluster/n1754]
#set_load 0.143468  [get_nets u_top_core_u_cpu_cluster/n1755]
#set_resistance 0.0220006  [get_nets u_top_core_u_cpu_cluster/n1755]
#set_load 0.106254  [get_nets u_top_core_u_cpu_cluster/n1756]
#set_resistance 0.0157471  [get_nets u_top_core_u_cpu_cluster/n1756]
#set_load 0.213989  [get_nets u_top_core_u_cpu_cluster/n1757]
#set_resistance 0.031084  [get_nets u_top_core_u_cpu_cluster/n1757]
#set_load 0.188918  [get_nets u_top_core_u_cpu_cluster/n1758]
#set_resistance 0.0271436  [get_nets u_top_core_u_cpu_cluster/n1758]
#set_load 0.344706  [get_nets u_top_core_u_cpu_cluster/n1759]
#set_resistance 0.0494909  [get_nets u_top_core_u_cpu_cluster/n1759]
#set_load 0.0937387  [get_nets u_top_core_u_cpu_cluster/n1760]
#set_resistance 0.0143224  [get_nets u_top_core_u_cpu_cluster/n1760]
#set_load 0.0448352  [get_nets u_top_core_u_cpu_cluster/n1761]
#set_resistance 0.00643259  [get_nets u_top_core_u_cpu_cluster/n1761]
#set_load 0.0912138  [get_nets u_top_core_u_cpu_cluster/n1762]
#set_resistance 0.0131019  [get_nets u_top_core_u_cpu_cluster/n1762]
#set_load 0.171107  [get_nets u_top_core_u_cpu_cluster/n1763]
#set_resistance 0.0256452  [get_nets u_top_core_u_cpu_cluster/n1763]
#set_load 0.0877432  [get_nets u_top_core_u_cpu_cluster/n1764]
#set_resistance 0.0126849  [get_nets u_top_core_u_cpu_cluster/n1764]
#set_load 0.164634  [get_nets u_top_core_u_cpu_cluster/n1765]
#set_resistance 0.0239903  [get_nets u_top_core_u_cpu_cluster/n1765]
#set_load 0.152876  [get_nets u_top_core_u_cpu_cluster/n1766]
#set_resistance 0.0235191  [get_nets u_top_core_u_cpu_cluster/n1766]
#set_load 0.271721  [get_nets u_top_core_u_cpu_cluster/n1767]
#set_resistance 0.0395259  [get_nets u_top_core_u_cpu_cluster/n1767]
#set_load 0.456168  [get_nets u_top_core_u_cpu_cluster/n1768]
#set_resistance 0.0655708  [get_nets u_top_core_u_cpu_cluster/n1768]
#set_load 0.187706  [get_nets u_top_core_u_cpu_cluster/n1769]
#set_resistance 0.0269616  [get_nets u_top_core_u_cpu_cluster/n1769]
#set_load 0.383813  [get_nets u_top_core_u_cpu_cluster/n1770]
#set_resistance 0.0552099  [get_nets u_top_core_u_cpu_cluster/n1770]
#set_load 0.543328  [get_nets u_top_core_u_cpu_cluster/n1771]
#set_resistance 0.0788303  [get_nets u_top_core_u_cpu_cluster/n1771]
#set_load 0.10385  [get_nets u_top_core_u_cpu_cluster/n1772]
#set_resistance 0.015118  [get_nets u_top_core_u_cpu_cluster/n1772]
#set_load 0.112852  [get_nets u_top_core_u_cpu_cluster/n1773]
#set_resistance 0.0174387  [get_nets u_top_core_u_cpu_cluster/n1773]
#set_load 0.178176  [get_nets u_top_core_u_cpu_cluster/n1774]
#set_resistance 0.0264481  [get_nets u_top_core_u_cpu_cluster/n1774]
#set_load 0.104858  [get_nets u_top_core_u_cpu_cluster/n1775]
#set_resistance 0.0152759  [get_nets u_top_core_u_cpu_cluster/n1775]
#set_load 0.153968  [get_nets u_top_core_u_cpu_cluster/n1776]
#set_resistance 0.0233501  [get_nets u_top_core_u_cpu_cluster/n1776]
#set_load 0.196094  [get_nets u_top_core_u_cpu_cluster/n1777]
#set_resistance 0.0285934  [get_nets u_top_core_u_cpu_cluster/n1777]
#set_load 0.221627  [get_nets u_top_core_u_cpu_cluster/n1778]
#set_resistance 0.0326313  [get_nets u_top_core_u_cpu_cluster/n1778]
#set_load 0.0576287  [get_nets u_top_core_u_cpu_cluster/n1779]
#set_resistance 0.00874421  [get_nets u_top_core_u_cpu_cluster/n1779]
#set_load 0.0959677  [get_nets u_top_core_u_cpu_cluster/n1780]
#set_resistance 0.013861  [get_nets u_top_core_u_cpu_cluster/n1780]
#set_load 0.27005  [get_nets u_top_core_u_cpu_cluster/n1781]
#set_resistance 0.0403188  [get_nets u_top_core_u_cpu_cluster/n1781]
#set_load 0.0888298  [get_nets u_top_core_u_cpu_cluster/n1782]
#set_resistance 0.0130274  [get_nets u_top_core_u_cpu_cluster/n1782]
#set_load 0.119861  [get_nets u_top_core_u_cpu_cluster/n1783]
#set_resistance 0.0183773  [get_nets u_top_core_u_cpu_cluster/n1783]
#set_load 0.356073  [get_nets u_top_core_u_cpu_cluster/n1784]
#set_resistance 0.0546411  [get_nets u_top_core_u_cpu_cluster/n1784]
#set_load 0.227377  [get_nets u_top_core_u_cpu_cluster/n1785]
#set_resistance 0.0346084  [get_nets u_top_core_u_cpu_cluster/n1785]
#set_load 0.496176  [get_nets u_top_core_u_cpu_cluster/n1786]
#set_resistance 0.0754109  [get_nets u_top_core_u_cpu_cluster/n1786]
#set_load 0.156383  [get_nets u_top_core_u_cpu_cluster/n1787]
#set_resistance 0.0232519  [get_nets u_top_core_u_cpu_cluster/n1787]
#set_load 0.160676  [get_nets u_top_core_u_cpu_cluster/n1788]
#set_resistance 0.0234759  [get_nets u_top_core_u_cpu_cluster/n1788]
#set_load 0.142474  [get_nets u_top_core_u_cpu_cluster/n1789]
#set_resistance 0.0212079  [get_nets u_top_core_u_cpu_cluster/n1789]
#set_load 0.174395  [get_nets u_top_core_u_cpu_cluster/n1790]
#set_resistance 0.025927  [get_nets u_top_core_u_cpu_cluster/n1790]
#set_load 0.26239  [get_nets u_top_core_u_cpu_cluster/n1791]
#set_resistance 0.0400905  [get_nets u_top_core_u_cpu_cluster/n1791]
#set_load 0.163583  [get_nets u_top_core_u_cpu_cluster/n1792]
#set_resistance 0.0239004  [get_nets u_top_core_u_cpu_cluster/n1792]
#set_load 0.109746  [get_nets u_top_core_u_cpu_cluster/n1793]
#set_resistance 0.015708  [get_nets u_top_core_u_cpu_cluster/n1793]
#set_load 0.129642  [get_nets u_top_core_u_cpu_cluster/n1794]
#set_resistance 0.0198332  [get_nets u_top_core_u_cpu_cluster/n1794]
#set_load 0.200644  [get_nets u_top_core_u_cpu_cluster/n1795]
#set_resistance 0.0288969  [get_nets u_top_core_u_cpu_cluster/n1795]
#set_load 0.138408  [get_nets u_top_core_u_cpu_cluster/n1796]
#set_resistance 0.0208417  [get_nets u_top_core_u_cpu_cluster/n1796]
#set_load 0.244007  [get_nets u_top_core_u_cpu_cluster/n1797]
#set_resistance 0.0360726  [get_nets u_top_core_u_cpu_cluster/n1797]
#set_load 0.860195  [get_nets u_top_core_u_cpu_cluster/n1798]
#set_resistance 0.129096  [get_nets u_top_core_u_cpu_cluster/n1798]
#set_load 0.0947253  [get_nets u_top_core_u_cpu_cluster/n1799]
#set_resistance 0.0137468  [get_nets u_top_core_u_cpu_cluster/n1799]
#set_load 0.118077  [get_nets u_top_core_u_cpu_cluster/n1800]
#set_resistance 0.0169948  [get_nets u_top_core_u_cpu_cluster/n1800]
#set_load 0.0607237  [get_nets u_top_core_u_cpu_cluster/n1801]
#set_resistance 0.00900803  [get_nets u_top_core_u_cpu_cluster/n1801]
#set_load 0.601313  [get_nets u_top_core_u_cpu_cluster/n1802]
#set_resistance 0.0861499  [get_nets u_top_core_u_cpu_cluster/n1802]
#set_load 0.100167  [get_nets u_top_core_u_cpu_cluster/n1803]
#set_resistance 0.015361  [get_nets u_top_core_u_cpu_cluster/n1803]
#set_load 0.173312  [get_nets u_top_core_u_cpu_cluster/n1804]
#set_resistance 0.0255228  [get_nets u_top_core_u_cpu_cluster/n1804]
#set_load 0.305745  [get_nets u_top_core_u_cpu_cluster/n1805]
#set_resistance 0.0468163  [get_nets u_top_core_u_cpu_cluster/n1805]
#set_load 0.217372  [get_nets u_top_core_u_cpu_cluster/n1806]
#set_resistance 0.0316306  [get_nets u_top_core_u_cpu_cluster/n1806]
#set_load 0.0838039  [get_nets u_top_core_u_cpu_cluster/n1807]
#set_resistance 0.012873  [get_nets u_top_core_u_cpu_cluster/n1807]
#set_load 0.120988  [get_nets u_top_core_u_cpu_cluster/n1808]
#set_resistance 0.0183068  [get_nets u_top_core_u_cpu_cluster/n1808]
#set_load 0.119408  [get_nets u_top_core_u_cpu_cluster/n1809]
#set_resistance 0.0175772  [get_nets u_top_core_u_cpu_cluster/n1809]
#set_load 0.158978  [get_nets u_top_core_u_cpu_cluster/n1810]
#set_resistance 0.02401  [get_nets u_top_core_u_cpu_cluster/n1810]
#set_load 0.308164  [get_nets u_top_core_u_cpu_cluster/n1811]
#set_resistance 0.0453375  [get_nets u_top_core_u_cpu_cluster/n1811]
#set_load 1.058  [get_nets u_top_core_u_cpu_cluster/n1812]
#set_resistance 0.162832  [get_nets u_top_core_u_cpu_cluster/n1812]
#set_load 0.685198  [get_nets u_top_core_u_cpu_cluster/n1813]
#set_resistance 0.0985912  [get_nets u_top_core_u_cpu_cluster/n1813]
#set_load 0.201236  [get_nets u_top_core_u_cpu_cluster/n1814]
#set_resistance 0.0304795  [get_nets u_top_core_u_cpu_cluster/n1814]
#set_load 0.323628  [get_nets u_top_core_u_cpu_cluster/n1815]
#set_resistance 0.0477969  [get_nets u_top_core_u_cpu_cluster/n1815]
#set_load 0.763751  [get_nets u_top_core_u_cpu_cluster/n1816]
#set_resistance 0.116863  [get_nets u_top_core_u_cpu_cluster/n1816]
#set_load 0.459149  [get_nets u_top_core_u_cpu_cluster/n1817]
#set_resistance 0.0664451  [get_nets u_top_core_u_cpu_cluster/n1817]
#set_load 0.479605  [get_nets u_top_core_u_cpu_cluster/n1819]
#set_resistance 0.0692438  [get_nets u_top_core_u_cpu_cluster/n1819]
#set_load 0.143097  [get_nets u_top_core_u_cpu_cluster/n1820]
#set_resistance 0.0208243  [get_nets u_top_core_u_cpu_cluster/n1820]
#set_load 0.0972096  [get_nets u_top_core_u_cpu_cluster/n1821]
#set_resistance 0.0140922  [get_nets u_top_core_u_cpu_cluster/n1821]
#set_load 0.67376  [get_nets u_top_core_u_cpu_cluster/n1822]
#set_resistance 0.0970961  [get_nets u_top_core_u_cpu_cluster/n1822]
#set_load 0.361847  [get_nets u_top_core_u_cpu_cluster/n1823]
#set_resistance 0.0518908  [get_nets u_top_core_u_cpu_cluster/n1823]
#set_load 0.0961899  [get_nets u_top_core_u_cpu_cluster/n1824]
#set_resistance 0.0147048  [get_nets u_top_core_u_cpu_cluster/n1824]
#set_load 0.175384  [get_nets u_top_core_u_cpu_cluster/n1825]
#set_resistance 0.0251235  [get_nets u_top_core_u_cpu_cluster/n1825]
#set_load 0.520775  [get_nets u_top_core_u_cpu_cluster/n1826]
#set_resistance 0.0760118  [get_nets u_top_core_u_cpu_cluster/n1826]
#set_load 0.235307  [get_nets u_top_core_u_cpu_cluster/n1828]
#set_resistance 0.0341396  [get_nets u_top_core_u_cpu_cluster/n1828]
#set_load 1.13093  [get_nets u_top_core_u_cpu_cluster/n1829]
#set_resistance 0.173882  [get_nets u_top_core_u_cpu_cluster/n1829]
#set_load 0.551372  [get_nets u_top_core_u_cpu_cluster/n1830]
#set_resistance 0.0792425  [get_nets u_top_core_u_cpu_cluster/n1830]
#set_load 0.341843  [get_nets u_top_core_u_cpu_cluster/n1832]
#set_resistance 0.0524623  [get_nets u_top_core_u_cpu_cluster/n1832]
#set_load 0.615174  [get_nets u_top_core_u_cpu_cluster/n1833]
#set_resistance 0.0937533  [get_nets u_top_core_u_cpu_cluster/n1833]
#set_load 0.134022  [get_nets u_top_core_u_cpu_cluster/n1834]
#set_resistance 0.0202173  [get_nets u_top_core_u_cpu_cluster/n1834]
#set_load 0.115863  [get_nets u_top_core_u_cpu_cluster/n1835]
#set_resistance 0.0166857  [get_nets u_top_core_u_cpu_cluster/n1835]
#set_load 0.801336  [get_nets u_top_core_u_cpu_cluster/n1836]
#set_resistance 0.123695  [get_nets u_top_core_u_cpu_cluster/n1836]
#set_load 0.411161  [get_nets u_top_core_u_cpu_cluster/n1837]
#set_resistance 0.0590831  [get_nets u_top_core_u_cpu_cluster/n1837]
#set_load 0.109347  [get_nets u_top_core_u_cpu_cluster/n1839]
#set_resistance 0.0165348  [get_nets u_top_core_u_cpu_cluster/n1839]
#set_load 0.690007  [get_nets u_top_core_u_cpu_cluster/n1840]
#set_resistance 0.0989989  [get_nets u_top_core_u_cpu_cluster/n1840]
#set_load 0.416537  [get_nets u_top_core_u_cpu_cluster/n1841]
#set_resistance 0.0602106  [get_nets u_top_core_u_cpu_cluster/n1841]
#set_load 0.0601473  [get_nets u_top_core_u_cpu_cluster/n1842]
#set_resistance 0.00917582  [get_nets u_top_core_u_cpu_cluster/n1842]
#set_load 0.820235  [get_nets u_top_core_u_cpu_cluster/n1843]
#set_resistance 0.126264  [get_nets u_top_core_u_cpu_cluster/n1843]
#set_load 0.0605374  [get_nets u_top_core_u_cpu_cluster/n1844]
#set_resistance 0.00873112  [get_nets u_top_core_u_cpu_cluster/n1844]
#set_load 0.168405  [get_nets u_top_core_u_cpu_cluster/n1845]
#set_resistance 0.0247949  [get_nets u_top_core_u_cpu_cluster/n1845]
#set_load 0.193457  [get_nets u_top_core_u_cpu_cluster/n1846]
#set_resistance 0.029062  [get_nets u_top_core_u_cpu_cluster/n1846]
#set_load 0.888732  [get_nets u_top_core_u_cpu_cluster/n1847]
#set_resistance 0.137059  [get_nets u_top_core_u_cpu_cluster/n1847]
#set_load 0.449159  [get_nets u_top_core_u_cpu_cluster/n1848]
#set_resistance 0.0644596  [get_nets u_top_core_u_cpu_cluster/n1848]
#set_load 0.0776834  [get_nets u_top_core_u_cpu_cluster/n1849]
#set_resistance 0.0114946  [get_nets u_top_core_u_cpu_cluster/n1849]
#set_load 0.0813643  [get_nets u_top_core_u_cpu_cluster/n1850]
#set_resistance 0.0116769  [get_nets u_top_core_u_cpu_cluster/n1850]
#set_load 0.278037  [get_nets u_top_core_u_cpu_cluster/n1851]
#set_resistance 0.0399916  [get_nets u_top_core_u_cpu_cluster/n1851]
#set_load 0.587563  [get_nets u_top_core_u_cpu_cluster/n1852]
#set_resistance 0.0845185  [get_nets u_top_core_u_cpu_cluster/n1852]
#set_load 0.395982  [get_nets u_top_core_u_cpu_cluster/n1853]
#set_resistance 0.0578496  [get_nets u_top_core_u_cpu_cluster/n1853]
#set_load 0.555938  [get_nets u_top_core_u_cpu_cluster/n1854]
#set_resistance 0.0834166  [get_nets u_top_core_u_cpu_cluster/n1854]
#set_load 0.271474  [get_nets u_top_core_u_cpu_cluster/n1855]
#set_resistance 0.0402723  [get_nets u_top_core_u_cpu_cluster/n1855]
#set_load 0.0909607  [get_nets u_top_core_u_cpu_cluster/n1856]
#set_resistance 0.0134045  [get_nets u_top_core_u_cpu_cluster/n1856]
#set_load 0.25749  [get_nets u_top_core_u_cpu_cluster/n1857]
#set_resistance 0.0368479  [get_nets u_top_core_u_cpu_cluster/n1857]
#set_load 0.584368  [get_nets u_top_core_u_cpu_cluster/n1858]
#set_resistance 0.0837249  [get_nets u_top_core_u_cpu_cluster/n1858]
#set_load 0.198719  [get_nets u_top_core_u_cpu_cluster/n1860]
#set_resistance 0.0295117  [get_nets u_top_core_u_cpu_cluster/n1860]
#set_load 0.297199  [get_nets u_top_core_u_cpu_cluster/n1861]
#set_resistance 0.0431695  [get_nets u_top_core_u_cpu_cluster/n1861]
#set_load 0.117508  [get_nets u_top_core_u_cpu_cluster/n1862]
#set_resistance 0.0171009  [get_nets u_top_core_u_cpu_cluster/n1862]
#set_load 0.0699231  [get_nets u_top_core_u_cpu_cluster/n1864]
#set_resistance 0.0100216  [get_nets u_top_core_u_cpu_cluster/n1864]
#set_load 0.932973  [get_nets u_top_core_u_cpu_cluster/n1865]
#set_resistance 0.135351  [get_nets u_top_core_u_cpu_cluster/n1865]
#set_load 0.491212  [get_nets u_top_core_u_cpu_cluster/n1866]
#set_resistance 0.0717617  [get_nets u_top_core_u_cpu_cluster/n1866]
#set_load 0.24029  [get_nets u_top_core_u_cpu_cluster/n1867]
#set_resistance 0.037043  [get_nets u_top_core_u_cpu_cluster/n1867]
#set_load 0.080787  [get_nets u_top_core_u_cpu_cluster/n1868]
#set_resistance 0.0115612  [get_nets u_top_core_u_cpu_cluster/n1868]
#set_load 0.549824  [get_nets u_top_core_u_cpu_cluster/n1869]
#set_resistance 0.07871  [get_nets u_top_core_u_cpu_cluster/n1869]
#set_load 0.475019  [get_nets u_top_core_u_cpu_cluster/n1870]
#set_resistance 0.0716585  [get_nets u_top_core_u_cpu_cluster/n1870]
#set_load 0.0807694  [get_nets u_top_core_u_cpu_cluster/n1871]
#set_resistance 0.0119434  [get_nets u_top_core_u_cpu_cluster/n1871]
#set_load 0.201992  [get_nets u_top_core_u_cpu_cluster/n1872]
#set_resistance 0.0290848  [get_nets u_top_core_u_cpu_cluster/n1872]
#set_load 0.0884825  [get_nets u_top_core_u_cpu_cluster/n1873]
#set_resistance 0.0126585  [get_nets u_top_core_u_cpu_cluster/n1873]
#set_load 0.216396  [get_nets u_top_core_u_cpu_cluster/n1874]
#set_resistance 0.0320151  [get_nets u_top_core_u_cpu_cluster/n1874]
#set_load 0.717151  [get_nets u_top_core_u_cpu_cluster/n1875]
#set_resistance 0.109393  [get_nets u_top_core_u_cpu_cluster/n1875]
#set_load 0.459968  [get_nets u_top_core_u_cpu_cluster/n1876]
#set_resistance 0.06693  [get_nets u_top_core_u_cpu_cluster/n1876]
#set_load 0.144636  [get_nets u_top_core_u_cpu_cluster/n1877]
#set_resistance 0.0217267  [get_nets u_top_core_u_cpu_cluster/n1877]
#set_load 0.0771801  [get_nets u_top_core_u_cpu_cluster/n1878]
#set_resistance 0.0116561  [get_nets u_top_core_u_cpu_cluster/n1878]
#set_load 0.311779  [get_nets u_top_core_u_cpu_cluster/n1879]
#set_resistance 0.0458774  [get_nets u_top_core_u_cpu_cluster/n1879]
#set_load 0.53966  [get_nets u_top_core_u_cpu_cluster/n1880]
#set_resistance 0.0785  [get_nets u_top_core_u_cpu_cluster/n1880]
#set_load 0.494418  [get_nets u_top_core_u_cpu_cluster/n1881]
#set_resistance 0.071526  [get_nets u_top_core_u_cpu_cluster/n1881]
#set_load 0.0827435  [get_nets u_top_core_u_cpu_cluster/n1882]
#set_resistance 0.0120804  [get_nets u_top_core_u_cpu_cluster/n1882]
#set_load 0.189258  [get_nets u_top_core_u_cpu_cluster/n1883]
#set_resistance 0.0287823  [get_nets u_top_core_u_cpu_cluster/n1883]
#set_load 0.0785392  [get_nets u_top_core_u_cpu_cluster/n1885]
#set_resistance 0.0113632  [get_nets u_top_core_u_cpu_cluster/n1885]
#set_load 0.407457  [get_nets u_top_core_u_cpu_cluster/n1886]
#set_resistance 0.0584202  [get_nets u_top_core_u_cpu_cluster/n1886]
#set_load 0.184255  [get_nets u_top_core_u_cpu_cluster/n1887]
#set_resistance 0.0277341  [get_nets u_top_core_u_cpu_cluster/n1887]
#set_load 0.776582  [get_nets u_top_core_u_cpu_cluster/n1888]
#set_resistance 0.119779  [get_nets u_top_core_u_cpu_cluster/n1888]
#set_load 0.240099  [get_nets u_top_core_u_cpu_cluster/n1889]
#set_resistance 0.0352807  [get_nets u_top_core_u_cpu_cluster/n1889]
#set_load 0.383016  [get_nets u_top_core_u_cpu_cluster/n1890]
#set_resistance 0.055674  [get_nets u_top_core_u_cpu_cluster/n1890]
#set_load 0.576153  [get_nets u_top_core_u_cpu_cluster/n1891]
#set_resistance 0.0875719  [get_nets u_top_core_u_cpu_cluster/n1891]
#set_load 1.25319  [get_nets u_top_core_u_cpu_cluster/n1892]
#set_resistance 0.189868  [get_nets u_top_core_u_cpu_cluster/n1892]
#set_load 0.0565149  [get_nets u_top_core_u_cpu_cluster/n1893]
#set_resistance 0.00846951  [get_nets u_top_core_u_cpu_cluster/n1893]
#set_load 0.145509  [get_nets u_top_core_u_cpu_cluster/n1894]
#set_resistance 0.0208987  [get_nets u_top_core_u_cpu_cluster/n1894]
#set_load 0.198742  [get_nets u_top_core_u_cpu_cluster/n1895]
#set_resistance 0.0289754  [get_nets u_top_core_u_cpu_cluster/n1895]
#set_load 0.262276  [get_nets u_top_core_u_cpu_cluster/n1896]
#set_resistance 0.0388951  [get_nets u_top_core_u_cpu_cluster/n1896]
#set_load 0.0866513  [get_nets u_top_core_u_cpu_cluster/n1897]
#set_resistance 0.0124101  [get_nets u_top_core_u_cpu_cluster/n1897]
#set_load 0.416893  [get_nets u_top_core_u_cpu_cluster/n1898]
#set_resistance 0.0641851  [get_nets u_top_core_u_cpu_cluster/n1898]
#set_load 0.323552  [get_nets u_top_core_u_cpu_cluster/n1899]
#set_resistance 0.0488202  [get_nets u_top_core_u_cpu_cluster/n1899]
#set_load 0.228163  [get_nets u_top_core_u_cpu_cluster/n1900]
#set_resistance 0.0330163  [get_nets u_top_core_u_cpu_cluster/n1900]
#set_load 0.268624  [get_nets u_top_core_u_cpu_cluster/n1901]
#set_resistance 0.0393422  [get_nets u_top_core_u_cpu_cluster/n1901]
#set_load 0.92017  [get_nets u_top_core_u_cpu_cluster/n1902]
#set_resistance 0.142032  [get_nets u_top_core_u_cpu_cluster/n1902]
#set_load 0.176339  [get_nets u_top_core_u_cpu_cluster/n1903]
#set_resistance 0.0261566  [get_nets u_top_core_u_cpu_cluster/n1903]
#set_load 0.138463  [get_nets u_top_core_u_cpu_cluster/n1904]
#set_resistance 0.0202868  [get_nets u_top_core_u_cpu_cluster/n1904]
#set_load 0.20179  [get_nets u_top_core_u_cpu_cluster/n1906]
#set_resistance 0.0310452  [get_nets u_top_core_u_cpu_cluster/n1906]
#set_load 0.118938  [get_nets u_top_core_u_cpu_cluster/n1907]
#set_resistance 0.0180713  [get_nets u_top_core_u_cpu_cluster/n1907]
#set_load 0.20939  [get_nets u_top_core_u_cpu_cluster/n1908]
#set_resistance 0.0320934  [get_nets u_top_core_u_cpu_cluster/n1908]
#set_load 1.43656  [get_nets u_top_core_u_cpu_cluster/n1909]
#set_resistance 0.213611  [get_nets u_top_core_u_cpu_cluster/n1909]
#set_load 0.757937  [get_nets u_top_core_u_cpu_cluster/n1910]
#set_resistance 0.109198  [get_nets u_top_core_u_cpu_cluster/n1910]
#set_load 0.135432  [get_nets u_top_core_u_cpu_cluster/n1911]
#set_resistance 0.0205899  [get_nets u_top_core_u_cpu_cluster/n1911]
#set_load 0.650599  [get_nets u_top_core_u_cpu_cluster/n1912]
#set_resistance 0.0932868  [get_nets u_top_core_u_cpu_cluster/n1912]
#set_load 0.0878306  [get_nets u_top_core_u_cpu_cluster/n1913]
#set_resistance 0.0127709  [get_nets u_top_core_u_cpu_cluster/n1913]
#set_load 0.211821  [get_nets u_top_core_u_cpu_cluster/n1915]
#set_resistance 0.031724  [get_nets u_top_core_u_cpu_cluster/n1915]
#set_load 0.691835  [get_nets u_top_core_u_cpu_cluster/n1916]
#set_resistance 0.0995492  [get_nets u_top_core_u_cpu_cluster/n1916]
#set_load 0.119012  [get_nets u_top_core_u_cpu_cluster/n1917]
#set_resistance 0.0176459  [get_nets u_top_core_u_cpu_cluster/n1917]
#set_load 0.461373  [get_nets u_top_core_u_cpu_cluster/n1918]
#set_resistance 0.0705261  [get_nets u_top_core_u_cpu_cluster/n1918]
#set_load 0.281202  [get_nets u_top_core_u_cpu_cluster/n1919]
#set_resistance 0.0414695  [get_nets u_top_core_u_cpu_cluster/n1919]
#set_load 0.35162  [get_nets u_top_core_u_cpu_cluster/n1920]
#set_resistance 0.0533327  [get_nets u_top_core_u_cpu_cluster/n1920]
#set_load 0.0699164  [get_nets u_top_core_u_cpu_cluster/n1921]
#set_resistance 0.0100524  [get_nets u_top_core_u_cpu_cluster/n1921]
#set_load 1.06795  [get_nets u_top_core_u_cpu_cluster/n1922]
#set_resistance 0.154463  [get_nets u_top_core_u_cpu_cluster/n1922]
#set_load 0.0365971  [get_nets u_top_core_u_cpu_cluster/n1923]
#set_resistance 0.00562015  [get_nets u_top_core_u_cpu_cluster/n1923]
#set_load 0.815721  [get_nets u_top_core_u_cpu_cluster/n1925]
#set_resistance 0.117301  [get_nets u_top_core_u_cpu_cluster/n1925]
#set_load 0.253528  [get_nets u_top_core_u_cpu_cluster/n1926]
#set_resistance 0.038805  [get_nets u_top_core_u_cpu_cluster/n1926]
#set_load 0.194739  [get_nets u_top_core_u_cpu_cluster/n1927]
#set_resistance 0.0292561  [get_nets u_top_core_u_cpu_cluster/n1927]
#set_load 0.107733  [get_nets u_top_core_u_cpu_cluster/n1928]
#set_resistance 0.0161196  [get_nets u_top_core_u_cpu_cluster/n1928]
#set_load 0.615425  [get_nets u_top_core_u_cpu_cluster/n1929]
#set_resistance 0.0939931  [get_nets u_top_core_u_cpu_cluster/n1929]
#set_load 0.325047  [get_nets u_top_core_u_cpu_cluster/n1930]
#set_resistance 0.0484221  [get_nets u_top_core_u_cpu_cluster/n1930]
#set_load 0.205234  [get_nets u_top_core_u_cpu_cluster/n1931]
#set_resistance 0.0300201  [get_nets u_top_core_u_cpu_cluster/n1931]
#set_load 0.0661033  [get_nets u_top_core_u_cpu_cluster/n1932]
#set_resistance 0.0101478  [get_nets u_top_core_u_cpu_cluster/n1932]
#set_load 0.207395  [get_nets u_top_core_u_cpu_cluster/n1933]
#set_resistance 0.0310195  [get_nets u_top_core_u_cpu_cluster/n1933]
#set_load 0.155868  [get_nets u_top_core_u_cpu_cluster/n1934]
#set_resistance 0.0238571  [get_nets u_top_core_u_cpu_cluster/n1934]
#set_load 0.204963  [get_nets u_top_core_u_cpu_cluster/n1935]
#set_resistance 0.0308651  [get_nets u_top_core_u_cpu_cluster/n1935]
#set_load 0.13387  [get_nets u_top_core_u_cpu_cluster/n1936]
#set_resistance 0.0205135  [get_nets u_top_core_u_cpu_cluster/n1936]
#set_load 0.0593208  [get_nets u_top_core_u_cpu_cluster/n1937]
#set_resistance 0.008771  [get_nets u_top_core_u_cpu_cluster/n1937]
#set_load 1.236  [get_nets u_top_core_u_cpu_cluster/n1938]
#set_resistance 0.177373  [get_nets u_top_core_u_cpu_cluster/n1938]
#set_load 0.190466  [get_nets u_top_core_u_cpu_cluster/n1939]
#set_resistance 0.0286376  [get_nets u_top_core_u_cpu_cluster/n1939]
#set_load 0.103648  [get_nets u_top_core_u_cpu_cluster/n1940]
#set_resistance 0.0153157  [get_nets u_top_core_u_cpu_cluster/n1940]
#set_load 0.0768944  [get_nets u_top_core_u_cpu_cluster/n1941]
#set_resistance 0.0111329  [get_nets u_top_core_u_cpu_cluster/n1941]
#set_load 0.286057  [get_nets u_top_core_u_cpu_cluster/n1942]
#set_resistance 0.0420188  [get_nets u_top_core_u_cpu_cluster/n1942]
#set_load 0.711965  [get_nets u_top_core_u_cpu_cluster/n1943]
#set_resistance 0.109067  [get_nets u_top_core_u_cpu_cluster/n1943]
#set_load 0.159258  [get_nets u_top_core_u_cpu_cluster/n1944]
#set_resistance 0.0228937  [get_nets u_top_core_u_cpu_cluster/n1944]
#set_load 0.169987  [get_nets u_top_core_u_cpu_cluster/n1945]
#set_resistance 0.0257834  [get_nets u_top_core_u_cpu_cluster/n1945]
#set_load 0.560216  [get_nets u_top_core_u_cpu_cluster/n1946]
#set_resistance 0.0863956  [get_nets u_top_core_u_cpu_cluster/n1946]
#set_load 1.33027  [get_nets u_top_core_u_cpu_cluster/n1947]
#set_resistance 0.190671  [get_nets u_top_core_u_cpu_cluster/n1947]
#set_load 0.45964  [get_nets u_top_core_u_cpu_cluster/n1948]
#set_resistance 0.0697413  [get_nets u_top_core_u_cpu_cluster/n1948]
#set_load 0.228397  [get_nets u_top_core_u_cpu_cluster/n1949]
#set_resistance 0.0342238  [get_nets u_top_core_u_cpu_cluster/n1949]
#set_load 0.144772  [get_nets u_top_core_u_cpu_cluster/n1950]
#set_resistance 0.021147  [get_nets u_top_core_u_cpu_cluster/n1950]
#set_load 0.144168  [get_nets u_top_core_u_cpu_cluster/n1951]
#set_resistance 0.0212224  [get_nets u_top_core_u_cpu_cluster/n1951]
#set_load 0.0824871  [get_nets u_top_core_u_cpu_cluster/n1953]
#set_resistance 0.0127282  [get_nets u_top_core_u_cpu_cluster/n1953]
#set_load 0.485313  [get_nets u_top_core_u_cpu_cluster/n1954]
#set_resistance 0.0719483  [get_nets u_top_core_u_cpu_cluster/n1954]
#set_load 0.44671  [get_nets u_top_core_u_cpu_cluster/n1955]
#set_resistance 0.064299  [get_nets u_top_core_u_cpu_cluster/n1955]
#set_load 0.0693637  [get_nets u_top_core_u_cpu_cluster/n1956]
#set_resistance 0.0099243  [get_nets u_top_core_u_cpu_cluster/n1956]
#set_load 0.100104  [get_nets u_top_core_u_cpu_cluster/n1957]
#set_resistance 0.0152625  [get_nets u_top_core_u_cpu_cluster/n1957]
#set_load 0.112959  [get_nets u_top_core_u_cpu_cluster/n1958]
#set_resistance 0.0164893  [get_nets u_top_core_u_cpu_cluster/n1958]
#set_load 0.760417  [get_nets u_top_core_u_cpu_cluster/n1959]
#set_resistance 0.109106  [get_nets u_top_core_u_cpu_cluster/n1959]
#set_load 0.511801  [get_nets u_top_core_u_cpu_cluster/n1961]
#set_resistance 0.0744923  [get_nets u_top_core_u_cpu_cluster/n1961]
#set_load 0.325565  [get_nets u_top_core_u_cpu_cluster/n1962]
#set_resistance 0.0476875  [get_nets u_top_core_u_cpu_cluster/n1962]
#set_load 0.212445  [get_nets u_top_core_u_cpu_cluster/n1963]
#set_resistance 0.032573  [get_nets u_top_core_u_cpu_cluster/n1963]
#set_load 0.624379  [get_nets u_top_core_u_cpu_cluster/n1964]
#set_resistance 0.0953462  [get_nets u_top_core_u_cpu_cluster/n1964]
#set_load 0.606398  [get_nets u_top_core_u_cpu_cluster/n1965]
#set_resistance 0.0869637  [get_nets u_top_core_u_cpu_cluster/n1965]
#set_load 0.416258  [get_nets u_top_core_u_cpu_cluster/n1966]
#set_resistance 0.0638168  [get_nets u_top_core_u_cpu_cluster/n1966]
#set_load 0.100038  [get_nets u_top_core_u_cpu_cluster/n1968]
#set_resistance 0.0154538  [get_nets u_top_core_u_cpu_cluster/n1968]
#set_load 0.803557  [get_nets u_top_core_u_cpu_cluster/n1969]
#set_resistance 0.115511  [get_nets u_top_core_u_cpu_cluster/n1969]
#set_load 0.698324  [get_nets u_top_core_u_cpu_cluster/n1970]
#set_resistance 0.104816  [get_nets u_top_core_u_cpu_cluster/n1970]
#set_load 0.0885832  [get_nets u_top_core_u_cpu_cluster/n1971]
#set_resistance 0.0129417  [get_nets u_top_core_u_cpu_cluster/n1971]
#set_load 0.169097  [get_nets u_top_core_u_cpu_cluster/n1972]
#set_resistance 0.025989  [get_nets u_top_core_u_cpu_cluster/n1972]
#set_load 0.23168  [get_nets u_top_core_u_cpu_cluster/n1973]
#set_resistance 0.0349864  [get_nets u_top_core_u_cpu_cluster/n1973]
#set_load 0.559833  [get_nets u_top_core_u_cpu_cluster/n1974]
#set_resistance 0.0836908  [get_nets u_top_core_u_cpu_cluster/n1974]
#set_load 0.452216  [get_nets u_top_core_u_cpu_cluster/n1976]
#set_resistance 0.0687174  [get_nets u_top_core_u_cpu_cluster/n1976]
#set_load 0.0973343  [get_nets u_top_core_u_cpu_cluster/n1977]
#set_resistance 0.0144371  [get_nets u_top_core_u_cpu_cluster/n1977]
#set_load 0.173825  [get_nets u_top_core_u_cpu_cluster/n1978]
#set_resistance 0.0257743  [get_nets u_top_core_u_cpu_cluster/n1978]
#set_load 0.114625  [get_nets u_top_core_u_cpu_cluster/n1979]
#set_resistance 0.0169969  [get_nets u_top_core_u_cpu_cluster/n1979]
#set_load 0.196908  [get_nets u_top_core_u_cpu_cluster/n1980]
#set_resistance 0.030046  [get_nets u_top_core_u_cpu_cluster/n1980]
#set_load 0.0779132  [get_nets u_top_core_u_cpu_cluster/n1981]
#set_resistance 0.011414  [get_nets u_top_core_u_cpu_cluster/n1981]
#set_load 0.351454  [get_nets u_top_core_u_cpu_cluster/n1982]
#set_resistance 0.0532345  [get_nets u_top_core_u_cpu_cluster/n1982]
#set_load 0.503254  [get_nets u_top_core_u_cpu_cluster/n1984]
#set_resistance 0.076337  [get_nets u_top_core_u_cpu_cluster/n1984]
#set_load 0.181495  [get_nets u_top_core_u_cpu_cluster/n1985]
#set_resistance 0.0269333  [get_nets u_top_core_u_cpu_cluster/n1985]
#set_load 0.0789866  [get_nets u_top_core_u_cpu_cluster/n1986]
#set_resistance 0.0114299  [get_nets u_top_core_u_cpu_cluster/n1986]
#set_load 0.14476  [get_nets u_top_core_u_cpu_cluster/n1987]
#set_resistance 0.0210731  [get_nets u_top_core_u_cpu_cluster/n1987]
#set_load 0.177858  [get_nets u_top_core_u_cpu_cluster/n1988]
#set_resistance 0.0261345  [get_nets u_top_core_u_cpu_cluster/n1988]
#set_load 0.235855  [get_nets u_top_core_u_cpu_cluster/n1989]
#set_resistance 0.0353093  [get_nets u_top_core_u_cpu_cluster/n1989]
#set_load 0.162559  [get_nets u_top_core_u_cpu_cluster/n1991]
#set_resistance 0.0242048  [get_nets u_top_core_u_cpu_cluster/n1991]
#set_load 0.252969  [get_nets u_top_core_u_cpu_cluster/n1992]
#set_resistance 0.0362978  [get_nets u_top_core_u_cpu_cluster/n1992]
#set_load 0.11399  [get_nets u_top_core_u_cpu_cluster/n1993]
#set_resistance 0.0172449  [get_nets u_top_core_u_cpu_cluster/n1993]
#set_load 0.75636  [get_nets u_top_core_u_cpu_cluster/n1996]
#set_resistance 0.114182  [get_nets u_top_core_u_cpu_cluster/n1996]
#set_load 0.239243  [get_nets u_top_core_u_cpu_cluster/n1997]
#set_resistance 0.0356156  [get_nets u_top_core_u_cpu_cluster/n1997]
#set_load 0.616682  [get_nets u_top_core_u_cpu_cluster/n1998]
#set_resistance 0.0944831  [get_nets u_top_core_u_cpu_cluster/n1998]
#set_load 0.743697  [get_nets u_top_core_u_cpu_cluster/n1999]
#set_resistance 0.114686  [get_nets u_top_core_u_cpu_cluster/n1999]
#set_load 0.251694  [get_nets u_top_core_u_cpu_cluster/n2000]
#set_resistance 0.0366768  [get_nets u_top_core_u_cpu_cluster/n2000]
#set_load 0.174624  [get_nets u_top_core_u_cpu_cluster/n2001]
#set_resistance 0.02523  [get_nets u_top_core_u_cpu_cluster/n2001]
#set_load 0.327758  [get_nets u_top_core_u_cpu_cluster/n2002]
#set_resistance 0.0493155  [get_nets u_top_core_u_cpu_cluster/n2002]
#set_load 0.0697489  [get_nets u_top_core_u_cpu_cluster/n2003]
#set_resistance 0.0103918  [get_nets u_top_core_u_cpu_cluster/n2003]
#set_load 0.369306  [get_nets u_top_core_u_cpu_cluster/n2005]
#set_resistance 0.05538  [get_nets u_top_core_u_cpu_cluster/n2005]
#set_load 0.353379  [get_nets u_top_core_u_cpu_cluster/n2006]
#set_resistance 0.0507276  [get_nets u_top_core_u_cpu_cluster/n2006]
#set_load 0.167725  [get_nets u_top_core_u_cpu_cluster/n2007]
#set_resistance 0.0243589  [get_nets u_top_core_u_cpu_cluster/n2007]
#set_load 0.11449  [get_nets u_top_core_u_cpu_cluster/n2008]
#set_resistance 0.0165534  [get_nets u_top_core_u_cpu_cluster/n2008]
#set_load 0.135852  [get_nets u_top_core_u_cpu_cluster/n2009]
#set_resistance 0.0209155  [get_nets u_top_core_u_cpu_cluster/n2009]
#set_load 0.365816  [get_nets u_top_core_u_cpu_cluster/n2010]
#set_resistance 0.0539461  [get_nets u_top_core_u_cpu_cluster/n2010]
#set_load 0.376489  [get_nets u_top_core_u_cpu_cluster/n2011]
#set_resistance 0.056047  [get_nets u_top_core_u_cpu_cluster/n2011]
#set_load 0.310259  [get_nets u_top_core_u_cpu_cluster/n2012]
#set_resistance 0.0466268  [get_nets u_top_core_u_cpu_cluster/n2012]
#set_load 0.375976  [get_nets u_top_core_u_cpu_cluster/n2013]
#set_resistance 0.0579342  [get_nets u_top_core_u_cpu_cluster/n2013]
#set_load 0.165977  [get_nets u_top_core_u_cpu_cluster/n2015]
#set_resistance 0.0237714  [get_nets u_top_core_u_cpu_cluster/n2015]
#set_load 0.988944  [get_nets u_top_core_u_cpu_cluster/n2016]
#set_resistance 0.151298  [get_nets u_top_core_u_cpu_cluster/n2016]
#set_load 0.0658331  [get_nets u_top_core_u_cpu_cluster/n2017]
#set_resistance 0.0100128  [get_nets u_top_core_u_cpu_cluster/n2017]
#set_load 0.134122  [get_nets u_top_core_u_cpu_cluster/n2019]
#set_resistance 0.020026  [get_nets u_top_core_u_cpu_cluster/n2019]
#set_load 0.311373  [get_nets u_top_core_u_cpu_cluster/n2020]
#set_resistance 0.0458229  [get_nets u_top_core_u_cpu_cluster/n2020]
#set_load 0.882294  [get_nets u_top_core_u_cpu_cluster/n2021]
#set_resistance 0.129222  [get_nets u_top_core_u_cpu_cluster/n2021]
#set_load 0.318464  [get_nets u_top_core_u_cpu_cluster/n2022]
#set_resistance 0.0473161  [get_nets u_top_core_u_cpu_cluster/n2022]
#set_load 1.13049  [get_nets u_top_core_u_cpu_cluster/n2025]
#set_resistance 0.167208  [get_nets u_top_core_u_cpu_cluster/n2025]
#set_load 0.161945  [get_nets u_top_core_u_cpu_cluster/n2026]
#set_resistance 0.0234852  [get_nets u_top_core_u_cpu_cluster/n2026]
#set_load 0.39792  [get_nets u_top_core_u_cpu_cluster/n2027]
#set_resistance 0.0572348  [get_nets u_top_core_u_cpu_cluster/n2027]
#set_load 0.190625  [get_nets u_top_core_u_cpu_cluster/n2028]
#set_resistance 0.0281504  [get_nets u_top_core_u_cpu_cluster/n2028]
#set_load 0.3249  [get_nets u_top_core_u_cpu_cluster/n2029]
#set_resistance 0.0486382  [get_nets u_top_core_u_cpu_cluster/n2029]
#set_load 0.0819941  [get_nets u_top_core_u_cpu_cluster/n2030]
#set_resistance 0.0126123  [get_nets u_top_core_u_cpu_cluster/n2030]
#set_load 0.102701  [get_nets u_top_core_u_cpu_cluster/n2031]
#set_resistance 0.0147448  [get_nets u_top_core_u_cpu_cluster/n2031]
#set_load 0.112137  [get_nets u_top_core_u_cpu_cluster/n2034]
#set_resistance 0.0165097  [get_nets u_top_core_u_cpu_cluster/n2034]
#set_load 0.108311  [get_nets u_top_core_u_cpu_cluster/n2035]
#set_resistance 0.0166359  [get_nets u_top_core_u_cpu_cluster/n2035]
#set_load 0.0926605  [get_nets u_top_core_u_cpu_cluster/n2036]
#set_resistance 0.0132957  [get_nets u_top_core_u_cpu_cluster/n2036]
#set_load 0.219611  [get_nets u_top_core_u_cpu_cluster/n2037]
#set_resistance 0.0320259  [get_nets u_top_core_u_cpu_cluster/n2037]
#set_load 0.420947  [get_nets u_top_core_u_cpu_cluster/n2038]
#set_resistance 0.0615005  [get_nets u_top_core_u_cpu_cluster/n2038]
#set_load 0.27636  [get_nets u_top_core_u_cpu_cluster/n2039]
#set_resistance 0.0423315  [get_nets u_top_core_u_cpu_cluster/n2039]
#set_load 0.392164  [get_nets u_top_core_u_cpu_cluster/n2041]
#set_resistance 0.0565336  [get_nets u_top_core_u_cpu_cluster/n2041]
#set_load 0.103598  [get_nets u_top_core_u_cpu_cluster/n2042]
#set_resistance 0.0153282  [get_nets u_top_core_u_cpu_cluster/n2042]
#set_load 0.229922  [get_nets u_top_core_u_cpu_cluster/n2043]
#set_resistance 0.0333265  [get_nets u_top_core_u_cpu_cluster/n2043]
#set_load 0.0662253  [get_nets u_top_core_u_cpu_cluster/n2046]
#set_resistance 0.00988862  [get_nets u_top_core_u_cpu_cluster/n2046]
#set_load 0.977031  [get_nets u_top_core_u_cpu_cluster/n2047]
#set_resistance 0.142328  [get_nets u_top_core_u_cpu_cluster/n2047]
#set_load 0.615182  [get_nets u_top_core_u_cpu_cluster/n2048]
#set_resistance 0.0884405  [get_nets u_top_core_u_cpu_cluster/n2048]
#set_load 0.102973  [get_nets u_top_core_u_cpu_cluster/n2049]
#set_resistance 0.0149044  [get_nets u_top_core_u_cpu_cluster/n2049]
#set_load 0.183729  [get_nets u_top_core_u_cpu_cluster/n2050]
#set_resistance 0.0271806  [get_nets u_top_core_u_cpu_cluster/n2050]
#set_load 0.102009  [get_nets u_top_core_u_cpu_cluster/n2051]
#set_resistance 0.0146294  [get_nets u_top_core_u_cpu_cluster/n2051]
#set_load 0.593854  [get_nets u_top_core_u_cpu_cluster/n2052]
#set_resistance 0.0911415  [get_nets u_top_core_u_cpu_cluster/n2052]
#set_load 1.08962  [get_nets u_top_core_u_cpu_cluster/n2053]
#set_resistance 0.158005  [get_nets u_top_core_u_cpu_cluster/n2053]
#set_load 0.0932137  [get_nets u_top_core_u_cpu_cluster/n2057]
#set_resistance 0.014225  [get_nets u_top_core_u_cpu_cluster/n2057]
#set_load 0.832782  [get_nets u_top_core_u_cpu_cluster/n2058]
#set_resistance 0.12783  [get_nets u_top_core_u_cpu_cluster/n2058]
#set_load 0.105386  [get_nets u_top_core_u_cpu_cluster/n2059]
#set_resistance 0.0153732  [get_nets u_top_core_u_cpu_cluster/n2059]
#set_load 0.827205  [get_nets u_top_core_u_cpu_cluster/n2063]
#set_resistance 0.122734  [get_nets u_top_core_u_cpu_cluster/n2063]
#set_load 0.479719  [get_nets u_top_core_u_cpu_cluster/n2064]
#set_resistance 0.0692374  [get_nets u_top_core_u_cpu_cluster/n2064]
#set_load 0.299181  [get_nets u_top_core_u_cpu_cluster/n2065]
#set_resistance 0.0457102  [get_nets u_top_core_u_cpu_cluster/n2065]
#set_load 0.182075  [get_nets u_top_core_u_cpu_cluster/n2066]
#set_resistance 0.0263772  [get_nets u_top_core_u_cpu_cluster/n2066]
#set_load 0.569843  [get_nets u_top_core_u_cpu_cluster/n2067]
#set_resistance 0.0821693  [get_nets u_top_core_u_cpu_cluster/n2067]
#set_load 0.0792315  [get_nets u_top_core_u_cpu_cluster/n2068]
#set_resistance 0.0122121  [get_nets u_top_core_u_cpu_cluster/n2068]
#set_load 0.0949051  [get_nets u_top_core_u_cpu_cluster/n2069]
#set_resistance 0.013882  [get_nets u_top_core_u_cpu_cluster/n2069]
#set_load 0.87303  [get_nets u_top_core_u_cpu_cluster/n2070]
#set_resistance 0.125534  [get_nets u_top_core_u_cpu_cluster/n2070]
#set_load 0.201151  [get_nets u_top_core_u_cpu_cluster/n2071]
#set_resistance 0.0292224  [get_nets u_top_core_u_cpu_cluster/n2071]
#set_load 0.275416  [get_nets u_top_core_u_cpu_cluster/n2076]
#set_resistance 0.041853  [get_nets u_top_core_u_cpu_cluster/n2076]
#set_load 0.293739  [get_nets u_top_core_u_cpu_cluster/n2077]
#set_resistance 0.0439666  [get_nets u_top_core_u_cpu_cluster/n2077]
#set_load 0.0628381  [get_nets u_top_core_u_cpu_cluster/n2078]
#set_resistance 0.00953305  [get_nets u_top_core_u_cpu_cluster/n2078]
#set_load 0.0836146  [get_nets u_top_core_u_cpu_cluster/n2079]
#set_resistance 0.0124235  [get_nets u_top_core_u_cpu_cluster/n2079]
#set_load 0.038927  [get_nets u_top_core_u_cpu_cluster/n2084]
#set_resistance 0.00597208  [get_nets u_top_core_u_cpu_cluster/n2084]
#set_load 0.268808  [get_nets u_top_core_u_cpu_cluster/n2085]
#set_resistance 0.0392987  [get_nets u_top_core_u_cpu_cluster/n2085]
#set_load 0.120849  [get_nets u_top_core_u_cpu_cluster/n2086]
#set_resistance 0.017469  [get_nets u_top_core_u_cpu_cluster/n2086]
#set_load 0.349615  [get_nets u_top_core_u_cpu_cluster/n2087]
#set_resistance 0.0532635  [get_nets u_top_core_u_cpu_cluster/n2087]
#set_load 0.126949  [get_nets u_top_core_u_cpu_cluster/n2093]
#set_resistance 0.0192541  [get_nets u_top_core_u_cpu_cluster/n2093]
#set_load 0.0869796  [get_nets u_top_core_u_cpu_cluster/n2094]
#set_resistance 0.0125511  [get_nets u_top_core_u_cpu_cluster/n2094]
#set_load 0.0436797  [get_nets u_top_core_u_cpu_cluster/n2095]
#set_resistance 0.00643534  [get_nets u_top_core_u_cpu_cluster/n2095]
#set_load 0.0930925  [get_nets u_top_core_u_cpu_cluster/n2099]
#set_resistance 0.0138062  [get_nets u_top_core_u_cpu_cluster/n2099]
#set_load 0.246156  [get_nets u_top_core_u_cpu_cluster/n2100]
#set_resistance 0.0369242  [get_nets u_top_core_u_cpu_cluster/n2100]
#set_load 0.175434  [get_nets u_top_core_u_cpu_cluster/n2101]
#set_resistance 0.0261711  [get_nets u_top_core_u_cpu_cluster/n2101]
#set_load 0.102101  [get_nets u_top_core_u_cpu_cluster/n2102]
#set_resistance 0.0155536  [get_nets u_top_core_u_cpu_cluster/n2102]
#set_load 0.300847  [get_nets u_top_core_u_cpu_cluster/n2103]
#set_resistance 0.0450961  [get_nets u_top_core_u_cpu_cluster/n2103]
#set_load 0.288595  [get_nets u_top_core_u_cpu_cluster/n2104]
#set_resistance 0.0425366  [get_nets u_top_core_u_cpu_cluster/n2104]
#set_load 0.101363  [get_nets u_top_core_u_cpu_cluster/n2106]
#set_resistance 0.014785  [get_nets u_top_core_u_cpu_cluster/n2106]
#set_load 0.34912  [get_nets u_top_core_u_cpu_cluster/n2107]
#set_resistance 0.0522971  [get_nets u_top_core_u_cpu_cluster/n2107]
#set_load 0.215088  [get_nets u_top_core_u_cpu_cluster/n2108]
#set_resistance 0.0310259  [get_nets u_top_core_u_cpu_cluster/n2108]
#set_load 0.0859618  [get_nets u_top_core_u_cpu_cluster/n2117]
#set_resistance 0.0129541  [get_nets u_top_core_u_cpu_cluster/n2117]
#set_load 0.460298  [get_nets u_top_core_u_cpu_cluster/n2118]
#set_resistance 0.0670772  [get_nets u_top_core_u_cpu_cluster/n2118]
#set_load 0.351639  [get_nets u_top_core_u_cpu_cluster/n2119]
#set_resistance 0.0518535  [get_nets u_top_core_u_cpu_cluster/n2119]
#set_load 0.140801  [get_nets u_top_core_u_cpu_cluster/n2120]
#set_resistance 0.0217235  [get_nets u_top_core_u_cpu_cluster/n2120]
#set_load 0.432359  [get_nets u_top_core_u_cpu_cluster/n2129]
#set_resistance 0.0653131  [get_nets u_top_core_u_cpu_cluster/n2129]
#set_load 0.192283  [get_nets u_top_core_u_cpu_cluster/n2130]
#set_resistance 0.027604  [get_nets u_top_core_u_cpu_cluster/n2130]
#set_load 0.134115  [get_nets u_top_core_u_cpu_cluster/n2131]
#set_resistance 0.0195021  [get_nets u_top_core_u_cpu_cluster/n2131]
#set_load 0.0570265  [get_nets u_top_core_u_cpu_cluster/n2132]
#set_resistance 0.0085854  [get_nets u_top_core_u_cpu_cluster/n2132]
#set_load 0.0754913  [get_nets u_top_core_u_cpu_cluster/n2139]
#set_resistance 0.0113273  [get_nets u_top_core_u_cpu_cluster/n2139]
#set_load 0.194455  [get_nets u_top_core_u_cpu_cluster/n2140]
#set_resistance 0.0284494  [get_nets u_top_core_u_cpu_cluster/n2140]
#set_load 0.0896271  [get_nets u_top_core_u_cpu_cluster/n2141]
#set_resistance 0.0129639  [get_nets u_top_core_u_cpu_cluster/n2141]
#set_load 0.120976  [get_nets u_top_core_u_cpu_cluster/n2150]
#set_resistance 0.0173269  [get_nets u_top_core_u_cpu_cluster/n2150]
#set_load 0.635268  [get_nets u_top_core_u_cpu_cluster/n2151]
#set_resistance 0.0963126  [get_nets u_top_core_u_cpu_cluster/n2151]
#set_load 0.272642  [get_nets u_top_core_u_cpu_cluster/n2152]
#set_resistance 0.0405284  [get_nets u_top_core_u_cpu_cluster/n2152]
#set_load 0.203337  [get_nets u_top_core_u_cpu_cluster/n2153]
#set_resistance 0.029285  [get_nets u_top_core_u_cpu_cluster/n2153]
#set_load 0.178283  [get_nets u_top_core_u_cpu_cluster/n2154]
#set_resistance 0.0262876  [get_nets u_top_core_u_cpu_cluster/n2154]
#set_load 0.214271  [get_nets u_top_core_u_cpu_cluster/n2155]
#set_resistance 0.0317798  [get_nets u_top_core_u_cpu_cluster/n2155]
#set_load 0.233181  [get_nets u_top_core_u_cpu_cluster/n2157]
#set_resistance 0.0354451  [get_nets u_top_core_u_cpu_cluster/n2157]
#set_load 0.153308  [get_nets u_top_core_u_cpu_cluster/n2158]
#set_resistance 0.0228401  [get_nets u_top_core_u_cpu_cluster/n2158]
#set_load 0.141128  [get_nets u_top_core_u_cpu_cluster/n2159]
#set_resistance 0.021396  [get_nets u_top_core_u_cpu_cluster/n2159]
#set_load 1.23234  [get_nets u_top_core_u_cpu_cluster/n2160]
#set_resistance 0.128992  [get_nets u_top_core_u_cpu_cluster/n2160]
#set_load 0.412875  [get_nets u_top_core_u_cpu_cluster/n2161]
#set_resistance 0.0559554  [get_nets u_top_core_u_cpu_cluster/n2161]
#set_load 0.101322  [get_nets u_top_core_u_cpu_cluster/n2162]
#set_resistance 0.0148036  [get_nets u_top_core_u_cpu_cluster/n2162]
#set_load 2.44468  [get_nets u_top_core_u_cpu_cluster/n2259]
#set_resistance 0.253752  [get_nets u_top_core_u_cpu_cluster/n2259]
#set_load 1.87096  [get_nets u_top_core_u_cpu_cluster/n2260]
#set_resistance 0.229406  [get_nets u_top_core_u_cpu_cluster/n2260]
#set_load 1.02954  [get_nets u_top_core_u_cpu_cluster/n2261]
#set_resistance 0.138711  [get_nets u_top_core_u_cpu_cluster/n2261]
#set_load 7.66578  [get_nets u_top_core_u_cpu_cluster/n2262]
#set_resistance 0.724223  [get_nets u_top_core_u_cpu_cluster/n2262]
#set_load 1.52206  [get_nets u_top_core_u_cpu_cluster/n2263]
#set_resistance 0.175413  [get_nets u_top_core_u_cpu_cluster/n2263]
#set_load 1.65762  [get_nets u_top_core_u_cpu_cluster/n2264]
#set_resistance 0.208691  [get_nets u_top_core_u_cpu_cluster/n2264]
#set_load 1.96018  [get_nets u_top_core_u_cpu_cluster/n2265]
#set_resistance 0.206145  [get_nets u_top_core_u_cpu_cluster/n2265]
#set_load 0.603493  [get_nets u_top_core_u_cpu_cluster/n2266]
#set_resistance 0.0826058  [get_nets u_top_core_u_cpu_cluster/n2266]
#set_load 0.276006  [get_nets u_top_core_u_cpu_cluster/n2267]
#set_resistance 0.0402307  [get_nets u_top_core_u_cpu_cluster/n2267]
#set_load 18.0455  [get_nets u_top_core_u_cpu_cluster/IN33]
#set_resistance 1.48393  [get_nets u_top_core_u_cpu_cluster/IN33]
#set_load 11.7378  [get_nets u_top_core_u_cpu_cluster/IN32]
#set_resistance 0.983105  [get_nets u_top_core_u_cpu_cluster/IN32]
#set_load 9.72014  [get_nets u_top_core_u_cpu_cluster/IN31]
#set_resistance 1.1892  [get_nets u_top_core_u_cpu_cluster/IN31]
#set_load 6.7709  [get_nets u_top_core_u_cpu_cluster/IN30]
#set_resistance 0.620461  [get_nets u_top_core_u_cpu_cluster/IN30]
#set_load 13.9559  [get_nets u_top_core_u_cpu_cluster/IN29]
#set_resistance 1.23276  [get_nets u_top_core_u_cpu_cluster/IN29]
#set_load 3.90056  [get_nets u_top_core_u_cpu_cluster/n6]
#set_resistance 0.40206  [get_nets u_top_core_u_cpu_cluster/n6]
#set_load 5.73827  [get_nets u_top_core_u_cpu_cluster/n7]
#set_resistance 0.48759  [get_nets u_top_core_u_cpu_cluster/n7]
#set_load 3.09059  [get_nets u_top_core_u_cpu_cluster/IN28]
#set_resistance 0.284009  [get_nets u_top_core_u_cpu_cluster/IN28]
#set_load 4.39545  [get_nets u_top_core_u_cpu_cluster/IN27]
#set_resistance 0.383526  [get_nets u_top_core_u_cpu_cluster/IN27]
#set_load 9.92691  [get_nets u_top_core_u_cpu_cluster/IN26]
#set_resistance 0.962208  [get_nets u_top_core_u_cpu_cluster/IN26]
#set_load 4.50208  [get_nets u_top_core_u_cpu_cluster/IN25]
#set_resistance 0.429789  [get_nets u_top_core_u_cpu_cluster/IN25]
#set_load 10.1256  [get_nets u_top_core_u_cpu_cluster/IN23]
#set_resistance 0.864046  [get_nets u_top_core_u_cpu_cluster/IN23]
#set_load 2.99808  [get_nets u_top_core_u_cpu_cluster/IN22]
#set_resistance 0.283288  [get_nets u_top_core_u_cpu_cluster/IN22]
#set_load 6.41927  [get_nets u_top_core_u_cpu_cluster/IN21]
#set_resistance 0.543776  [get_nets u_top_core_u_cpu_cluster/IN21]
#set_load 4.00741  [get_nets u_top_core_u_cpu_cluster/IN20]
#set_resistance 0.434139  [get_nets u_top_core_u_cpu_cluster/IN20]
#set_load 2.95045  [get_nets u_top_core_u_cpu_cluster/n17]
#set_resistance 0.301113  [get_nets u_top_core_u_cpu_cluster/n17]
#set_load 2.79755  [get_nets u_top_core_u_cpu_cluster/IN19]
#set_resistance 0.262694  [get_nets u_top_core_u_cpu_cluster/IN19]
#set_load 3.58049  [get_nets u_top_core_u_cpu_cluster/n19]
#set_resistance 0.400796  [get_nets u_top_core_u_cpu_cluster/n19]
#set_load 3.50498  [get_nets u_top_core_u_cpu_cluster/n20]
#set_resistance 0.33414  [get_nets u_top_core_u_cpu_cluster/n20]
#set_load 3.51747  [get_nets u_top_core_u_cpu_cluster/n21]
#set_resistance 0.359194  [get_nets u_top_core_u_cpu_cluster/n21]
#set_load 4.74453  [get_nets u_top_core_u_cpu_cluster/n22]
#set_resistance 0.49601  [get_nets u_top_core_u_cpu_cluster/n22]
#set_load 3.28515  [get_nets u_top_core_u_cpu_cluster/IN17]
#set_resistance 0.340503  [get_nets u_top_core_u_cpu_cluster/IN17]
#set_load 5.71845  [get_nets u_top_core_u_cpu_cluster/IN16]
#set_resistance 0.524451  [get_nets u_top_core_u_cpu_cluster/IN16]
#set_load 3.55993  [get_nets u_top_core_u_cpu_cluster/IN15]
#set_resistance 0.33314  [get_nets u_top_core_u_cpu_cluster/IN15]
#set_load 3.48965  [get_nets u_top_core_u_cpu_cluster/n27]
#set_resistance 0.334885  [get_nets u_top_core_u_cpu_cluster/n27]
#set_load 7.50875  [get_nets u_top_core_u_cpu_cluster/IN14]
#set_resistance 0.786903  [get_nets u_top_core_u_cpu_cluster/IN14]
#set_load 3.90382  [get_nets u_top_core_u_cpu_cluster/IN13]
#set_resistance 0.392572  [get_nets u_top_core_u_cpu_cluster/IN13]
#set_load 5.38373  [get_nets u_top_core_u_cpu_cluster/n30]
#set_resistance 0.616733  [get_nets u_top_core_u_cpu_cluster/n30]
#set_load 2.59926  [get_nets u_top_core_u_cpu_cluster/n31]
#set_resistance 0.273064  [get_nets u_top_core_u_cpu_cluster/n31]
#set_load 4.15692  [get_nets u_top_core_u_cpu_cluster/n32]
#set_resistance 0.401435  [get_nets u_top_core_u_cpu_cluster/n32]
#set_load 5.42167  [get_nets u_top_core_u_cpu_cluster/n33]
#set_resistance 0.619864  [get_nets u_top_core_u_cpu_cluster/n33]
#set_load 9.92455  [get_nets u_top_core_u_cpu_cluster/n34]
#set_resistance 0.937247  [get_nets u_top_core_u_cpu_cluster/n34]
#set_load 2.92362  [get_nets u_top_core_u_cpu_cluster/n35]
#set_resistance 0.308272  [get_nets u_top_core_u_cpu_cluster/n35]
#set_load 5.97861  [get_nets u_top_core_u_cpu_cluster/n36]
#set_resistance 0.632734  [get_nets u_top_core_u_cpu_cluster/n36]
#set_load 3.15423  [get_nets u_top_core_u_cpu_cluster/n37]
#set_resistance 0.341624  [get_nets u_top_core_u_cpu_cluster/n37]
#set_load 3.90226  [get_nets u_top_core_u_cpu_cluster/n38]
#set_resistance 0.36586  [get_nets u_top_core_u_cpu_cluster/n38]
#set_load 5.7064  [get_nets u_top_core_u_cpu_cluster/n39]
#set_resistance 0.621295  [get_nets u_top_core_u_cpu_cluster/n39]
#set_load 7.96366  [get_nets u_top_core_u_cpu_cluster/n40]
#set_resistance 0.827191  [get_nets u_top_core_u_cpu_cluster/n40]
#set_load 2.85698  [get_nets u_top_core_u_cpu_cluster/n41]
#set_resistance 0.280374  [get_nets u_top_core_u_cpu_cluster/n41]
#set_load 3.58548  [get_nets u_top_core_u_cpu_cluster/n42]
#set_resistance 0.338229  [get_nets u_top_core_u_cpu_cluster/n42]
#set_load 6.75974  [get_nets u_top_core_u_cpu_cluster/n43]
#set_resistance 0.660082  [get_nets u_top_core_u_cpu_cluster/n43]
#set_load 2.16202  [get_nets u_top_core_u_cpu_cluster/n44]
#set_resistance 0.225711  [get_nets u_top_core_u_cpu_cluster/n44]
#set_load 2.1976  [get_nets u_top_core_u_cpu_cluster/IN12]
#set_resistance 0.234635  [get_nets u_top_core_u_cpu_cluster/IN12]
#set_load 7.21826  [get_nets u_top_core_u_cpu_cluster/n47]
#set_resistance 0.618368  [get_nets u_top_core_u_cpu_cluster/n47]
#set_load 4.0986  [get_nets u_top_core_u_cpu_cluster/IN11]
#set_resistance 0.367314  [get_nets u_top_core_u_cpu_cluster/IN11]
#set_load 2.5476  [get_nets u_top_core_u_cpu_cluster/n49]
#set_resistance 0.287169  [get_nets u_top_core_u_cpu_cluster/n49]
#set_load 2.62979  [get_nets u_top_core_u_cpu_cluster/IN10]
#set_resistance 0.237857  [get_nets u_top_core_u_cpu_cluster/IN10]
#set_load 4.23839  [get_nets u_top_core_u_cpu_cluster/IN9]
#set_resistance 0.435096  [get_nets u_top_core_u_cpu_cluster/IN9]
#set_load 3.60406  [get_nets u_top_core_u_cpu_cluster/n52]
#set_resistance 0.371402  [get_nets u_top_core_u_cpu_cluster/n52]
#set_load 2.95095  [get_nets u_top_core_u_cpu_cluster/n53]
#set_resistance 0.259903  [get_nets u_top_core_u_cpu_cluster/n53]
#set_load 2.68364  [get_nets u_top_core_u_cpu_cluster/n54]
#set_resistance 0.281777  [get_nets u_top_core_u_cpu_cluster/n54]
#set_load 10.6745  [get_nets u_top_core_u_cpu_cluster/IN8]
#set_resistance 0.944101  [get_nets u_top_core_u_cpu_cluster/IN8]
#set_load 10.6745  [get_nets u_top_core_u_cpu_cluster/IN7]
#set_resistance 0.944101  [get_nets u_top_core_u_cpu_cluster/IN7]
#set_load 2.99923  [get_nets u_top_core_u_cpu_cluster/IN6]
#set_resistance 0.266922  [get_nets u_top_core_u_cpu_cluster/IN6]
#set_load 2.99923  [get_nets u_top_core_u_cpu_cluster/IN5]
#set_resistance 0.266922  [get_nets u_top_core_u_cpu_cluster/IN5]
#set_load 3.90777  [get_nets u_top_core_u_cpu_cluster/IN3]
#set_resistance 0.353502  [get_nets u_top_core_u_cpu_cluster/IN3]
#set_load 20.7159  [get_nets u_top_core_u_cpu_cluster/IN2]
#set_resistance 1.97001  [get_nets u_top_core_u_cpu_cluster/IN2]
#set_load 2.84496  [get_nets u_top_core_u_cpu_cluster/IN1]
#set_resistance 0.268737  [get_nets u_top_core_u_cpu_cluster/IN1]
#set_load 4.3329  [get_nets u_top_core_u_cpu_cluster/IN0]
#set_resistance 0.434167  [get_nets u_top_core_u_cpu_cluster/IN0]
#set_load 4.28976  [get_nets u_top_core_u_cpu_cluster/n64]
#set_resistance 0.601795  [get_nets u_top_core_u_cpu_cluster/n64]
#set_load 2.97685  [get_nets u_top_core_u_cpu_cluster/n65]
#set_resistance 0.257946  [get_nets u_top_core_u_cpu_cluster/n65]
#set_load 2.0676  [get_nets u_top_core_u_cpu_cluster/rst_ni]
#set_resistance 0.226543  [get_nets u_top_core_u_cpu_cluster/rst_ni]
#set_load 3.92051  [get_nets u_top_core_u_cpu_cluster/n67]
#set_resistance 0.340459  [get_nets u_top_core_u_cpu_cluster/n67]
#set_load 0.496741  [get_nets u_top_core_u_cpu_cluster/n68]
#set_resistance 0.0749966  [get_nets u_top_core_u_cpu_cluster/n68]
#set_load 9.43738  [get_nets u_top_core_u_cpu_cluster/n69]
#set_resistance 1.12799  [get_nets u_top_core_u_cpu_cluster/n69]
#set_load 11.3663  [get_nets u_top_core_u_cpu_cluster/n70]
#set_resistance 1.18605  [get_nets u_top_core_u_cpu_cluster/n70]
#set_load 11.1058  [get_nets u_top_core_u_cpu_cluster/n72]
#set_resistance 1.21126  [get_nets u_top_core_u_cpu_cluster/n72]
#set_load 0.283457  [get_nets u_top_core_u_cpu_cluster/n73]
#set_resistance 0.0400611  [get_nets u_top_core_u_cpu_cluster/n73]
#set_load 2.05737  [get_nets u_top_core_u_cpu_cluster/n74]
#set_resistance 0.233353  [get_nets u_top_core_u_cpu_cluster/n74]
#set_load 1.38858  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[92]}]
#set_resistance 0.138558  [get_nets {u_top_core_u_cpu_cluster/tl_instr_i[92]}]
#set_load 2.17393  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[92]}]
#set_resistance 0.208074  [get_nets {u_top_core_u_cpu_cluster/tl_data_i[92]}]
#set_load 1.35655  [get_nets u_top_core_u_cpu_cluster/n77]
#set_resistance 0.134467  [get_nets u_top_core_u_cpu_cluster/n77]
#set_load 1.14065  [get_nets u_top_core_u_cpu_cluster/n78]
#set_resistance 0.137154  [get_nets u_top_core_u_cpu_cluster/n78]
#set_load 6.59012  [get_nets u_top_core_u_cpu_cluster/n79]
#set_resistance 0.555207  [get_nets u_top_core_u_cpu_cluster/n79]
#set_load 7.42034  [get_nets u_top_core_u_cpu_cluster/n80]
#set_resistance 0.625091  [get_nets u_top_core_u_cpu_cluster/n80]
#set_load 6.89562  [get_nets u_top_core_u_cpu_cluster/n81]
#set_resistance 0.583578  [get_nets u_top_core_u_cpu_cluster/n81]
#set_load 5.91473  [get_nets u_top_core_u_cpu_cluster/n82]
#set_resistance 0.500763  [get_nets u_top_core_u_cpu_cluster/n82]
#set_load 5.85392  [get_nets u_top_core_u_cpu_cluster/n83]
#set_resistance 0.495557  [get_nets u_top_core_u_cpu_cluster/n83]
#set_load 6.52283  [get_nets u_top_core_u_cpu_cluster/n84]
#set_resistance 0.555322  [get_nets u_top_core_u_cpu_cluster/n84]
#set_load 5.92342  [get_nets u_top_core_u_cpu_cluster/n85]
#set_resistance 0.502071  [get_nets u_top_core_u_cpu_cluster/n85]
#set_load 6.37484  [get_nets u_top_core_u_cpu_cluster/n86]
#set_resistance 0.54015  [get_nets u_top_core_u_cpu_cluster/n86]
#set_load 7.05863  [get_nets u_top_core_u_cpu_cluster/n87]
#set_resistance 0.597387  [get_nets u_top_core_u_cpu_cluster/n87]
#set_load 4.66944  [get_nets u_top_core_u_cpu_cluster/n88]
#set_resistance 0.398914  [get_nets u_top_core_u_cpu_cluster/n88]
#set_load 7.03845  [get_nets u_top_core_u_cpu_cluster/n89]
#set_resistance 0.593007  [get_nets u_top_core_u_cpu_cluster/n89]
#set_load 6.60181  [get_nets u_top_core_u_cpu_cluster/n91]
#set_resistance 0.560313  [get_nets u_top_core_u_cpu_cluster/n91]
#set_load 6.17064  [get_nets u_top_core_u_cpu_cluster/n92]
#set_resistance 0.523414  [get_nets u_top_core_u_cpu_cluster/n92]
#set_load 6.85155  [get_nets u_top_core_u_cpu_cluster/n93]
#set_resistance 0.579564  [get_nets u_top_core_u_cpu_cluster/n93]
#set_load 7.30682  [get_nets u_top_core_u_cpu_cluster/n94]
#set_resistance 0.615906  [get_nets u_top_core_u_cpu_cluster/n94]
#set_load 6.78628  [get_nets u_top_core_u_cpu_cluster/n96]
#set_resistance 0.571189  [get_nets u_top_core_u_cpu_cluster/n96]
#set_load 6.8172  [get_nets u_top_core_u_cpu_cluster/n97]
#set_resistance 0.57582  [get_nets u_top_core_u_cpu_cluster/n97]
#set_load 7.26999  [get_nets u_top_core_u_cpu_cluster/n98]
#set_resistance 0.611746  [get_nets u_top_core_u_cpu_cluster/n98]
#set_load 5.87322  [get_nets u_top_core_u_cpu_cluster/n99]
#set_resistance 0.511953  [get_nets u_top_core_u_cpu_cluster/n99]
#set_load 5.19571  [get_nets u_top_core_u_cpu_cluster/n101]
#set_resistance 0.445054  [get_nets u_top_core_u_cpu_cluster/n101]
#set_load 7.08856  [get_nets u_top_core_u_cpu_cluster/n102]
#set_resistance 0.598332  [get_nets u_top_core_u_cpu_cluster/n102]
#set_load 6.8025  [get_nets u_top_core_u_cpu_cluster/n103]
#set_resistance 0.573916  [get_nets u_top_core_u_cpu_cluster/n103]
#set_load 6.02463  [get_nets u_top_core_u_cpu_cluster/n104]
#set_resistance 0.509337  [get_nets u_top_core_u_cpu_cluster/n104]
#set_load 1.63355  [get_nets u_top_core_u_cpu_cluster/n105]
#set_resistance 0.200525  [get_nets u_top_core_u_cpu_cluster/n105]
#set_load 2.24492  [get_nets u_top_core_u_cpu_cluster/n106]
#set_resistance 0.190192  [get_nets u_top_core_u_cpu_cluster/n106]
#set_load 6.80968  [get_nets u_top_core_u_cpu_cluster/n107]
#set_resistance 0.575528  [get_nets u_top_core_u_cpu_cluster/n107]
#set_load 6.52272  [get_nets u_top_core_u_cpu_cluster/n108]
#set_resistance 0.547255  [get_nets u_top_core_u_cpu_cluster/n108]
#set_load 5.77147  [get_nets u_top_core_u_cpu_cluster/n109]
#set_resistance 0.486916  [get_nets u_top_core_u_cpu_cluster/n109]
#set_load 5.75795  [get_nets u_top_core_u_cpu_cluster/n110]
#set_resistance 0.485776  [get_nets u_top_core_u_cpu_cluster/n110]
#set_load 6.45943  [get_nets u_top_core_u_cpu_cluster/n111]
#set_resistance 0.550539  [get_nets u_top_core_u_cpu_cluster/n111]
#set_load 7.12805  [get_nets u_top_core_u_cpu_cluster/n112]
#set_resistance 0.60146  [get_nets u_top_core_u_cpu_cluster/n112]
#set_load 6.10343  [get_nets u_top_core_u_cpu_cluster/n113]
#set_resistance 0.51956  [get_nets u_top_core_u_cpu_cluster/n113]
#set_load 6.43772  [get_nets u_top_core_u_cpu_cluster/n114]
#set_resistance 0.54777  [get_nets u_top_core_u_cpu_cluster/n114]
#set_load 6.84898  [get_nets u_top_core_u_cpu_cluster/n115]
#set_resistance 0.577601  [get_nets u_top_core_u_cpu_cluster/n115]
#set_load 6.65239  [get_nets u_top_core_u_cpu_cluster/n116]
#set_resistance 0.563974  [get_nets u_top_core_u_cpu_cluster/n116]
#set_load 1.48817  [get_nets u_top_core_u_cpu_cluster/n117]
#set_resistance 0.12493  [get_nets u_top_core_u_cpu_cluster/n117]
#set_load 6.75767  [get_nets u_top_core_u_cpu_cluster/n118]
#set_resistance 0.571388  [get_nets u_top_core_u_cpu_cluster/n118]
#set_load 6.66775  [get_nets u_top_core_u_cpu_cluster/n119]
#set_resistance 0.564033  [get_nets u_top_core_u_cpu_cluster/n119]
#set_load 6.69576  [get_nets u_top_core_u_cpu_cluster/n120]
#set_resistance 0.566806  [get_nets u_top_core_u_cpu_cluster/n120]
#set_load 7.21621  [get_nets u_top_core_u_cpu_cluster/n121]
#set_resistance 0.606284  [get_nets u_top_core_u_cpu_cluster/n121]
#set_load 7.40212  [get_nets u_top_core_u_cpu_cluster/n122]
#set_resistance 0.623926  [get_nets u_top_core_u_cpu_cluster/n122]
#set_load 6.1236  [get_nets u_top_core_u_cpu_cluster/n123]
#set_resistance 0.518023  [get_nets u_top_core_u_cpu_cluster/n123]
#set_load 6.89934  [get_nets u_top_core_u_cpu_cluster/n124]
#set_resistance 0.584405  [get_nets u_top_core_u_cpu_cluster/n124]
#set_load 6.95763  [get_nets u_top_core_u_cpu_cluster/n125]
#set_resistance 0.58665  [get_nets u_top_core_u_cpu_cluster/n125]
#set_load 6.28124  [get_nets u_top_core_u_cpu_cluster/n126]
#set_resistance 0.528104  [get_nets u_top_core_u_cpu_cluster/n126]
#set_load 1.72415  [get_nets u_top_core_u_cpu_cluster/n127]
#set_resistance 0.145346  [get_nets u_top_core_u_cpu_cluster/n127]
#set_load 6.67824  [get_nets u_top_core_u_cpu_cluster/n128]
#set_resistance 0.562848  [get_nets u_top_core_u_cpu_cluster/n128]
#set_load 6.61292  [get_nets u_top_core_u_cpu_cluster/n129]
#set_resistance 0.561186  [get_nets u_top_core_u_cpu_cluster/n129]
#set_load 7.09916  [get_nets u_top_core_u_cpu_cluster/n130]
#set_resistance 0.596278  [get_nets u_top_core_u_cpu_cluster/n130]
#set_load 7.50771  [get_nets u_top_core_u_cpu_cluster/n131]
#set_resistance 0.633429  [get_nets u_top_core_u_cpu_cluster/n131]
#set_load 6.68032  [get_nets u_top_core_u_cpu_cluster/n132]
#set_resistance 0.5683  [get_nets u_top_core_u_cpu_cluster/n132]
#set_load 6.59246  [get_nets u_top_core_u_cpu_cluster/n133]
#set_resistance 0.56019  [get_nets u_top_core_u_cpu_cluster/n133]
#set_load 6.61326  [get_nets u_top_core_u_cpu_cluster/n134]
#set_resistance 0.557906  [get_nets u_top_core_u_cpu_cluster/n134]
#set_load 7.07817  [get_nets u_top_core_u_cpu_cluster/n135]
#set_resistance 0.597465  [get_nets u_top_core_u_cpu_cluster/n135]
#set_load 6.46054  [get_nets u_top_core_u_cpu_cluster/n136]
#set_resistance 0.544589  [get_nets u_top_core_u_cpu_cluster/n136]
#set_load 6.93833  [get_nets u_top_core_u_cpu_cluster/n137]
#set_resistance 0.581659  [get_nets u_top_core_u_cpu_cluster/n137]
#set_load 2.41225  [get_nets u_top_core_u_cpu_cluster/n138]
#set_resistance 0.201535  [get_nets u_top_core_u_cpu_cluster/n138]
#set_load 2.55214  [get_nets u_top_core_u_cpu_cluster/n140]
#set_resistance 0.214653  [get_nets u_top_core_u_cpu_cluster/n140]
#set_load 7.09554  [get_nets u_top_core_u_cpu_cluster/n141]
#set_resistance 0.603587  [get_nets u_top_core_u_cpu_cluster/n141]
#set_load 7.10017  [get_nets u_top_core_u_cpu_cluster/n180]
#set_resistance 0.598915  [get_nets u_top_core_u_cpu_cluster/n180]
#set_load 6.67553  [get_nets u_top_core_u_cpu_cluster/n181]
#set_resistance 0.56287  [get_nets u_top_core_u_cpu_cluster/n181]
#set_load 6.36865  [get_nets u_top_core_u_cpu_cluster/n182]
#set_resistance 0.538673  [get_nets u_top_core_u_cpu_cluster/n182]
#set_load 5.98368  [get_nets u_top_core_u_cpu_cluster/n183]
#set_resistance 0.518358  [get_nets u_top_core_u_cpu_cluster/n183]
#set_load 5.88373  [get_nets u_top_core_u_cpu_cluster/n184]
#set_resistance 0.498784  [get_nets u_top_core_u_cpu_cluster/n184]
#set_load 6.29432  [get_nets u_top_core_u_cpu_cluster/n185]
#set_resistance 0.534003  [get_nets u_top_core_u_cpu_cluster/n185]
#set_load 6.86142  [get_nets u_top_core_u_cpu_cluster/n186]
#set_resistance 0.578946  [get_nets u_top_core_u_cpu_cluster/n186]
#set_load 5.98742  [get_nets u_top_core_u_cpu_cluster/n187]
#set_resistance 0.504573  [get_nets u_top_core_u_cpu_cluster/n187]
#set_load 6.09058  [get_nets u_top_core_u_cpu_cluster/n188]
#set_resistance 0.517457  [get_nets u_top_core_u_cpu_cluster/n188]
#set_load 2.13507  [get_nets u_top_core_u_cpu_cluster/n189]
#set_resistance 0.18205  [get_nets u_top_core_u_cpu_cluster/n189]
#set_load 1.79475  [get_nets u_top_core_u_cpu_cluster/n191]
#set_resistance 0.159814  [get_nets u_top_core_u_cpu_cluster/n191]
#set_load 2.11853  [get_nets u_top_core_u_cpu_cluster/n192]
#set_resistance 0.177271  [get_nets u_top_core_u_cpu_cluster/n192]
#set_load 2.53587  [get_nets u_top_core_u_cpu_cluster/n193]
#set_resistance 0.214391  [get_nets u_top_core_u_cpu_cluster/n193]
#set_load 2.07529  [get_nets u_top_core_u_cpu_cluster/n194]
#set_resistance 0.177212  [get_nets u_top_core_u_cpu_cluster/n194]
#set_load 1.43617  [get_nets u_top_core_u_cpu_cluster/n195]
#set_resistance 0.150914  [get_nets u_top_core_u_cpu_cluster/n195]
#set_load 2.26538  [get_nets u_top_core_u_cpu_cluster/n196]
#set_resistance 0.26019  [get_nets u_top_core_u_cpu_cluster/n196]
#set_load 3.04084  [get_nets u_top_core_u_cpu_cluster/n197]
#set_resistance 0.360477  [get_nets u_top_core_u_cpu_cluster/n197]
#set_load 4.36399  [get_nets u_top_core_u_cpu_cluster/n198]
#set_resistance 0.526659  [get_nets u_top_core_u_cpu_cluster/n198]
#set_load 5.12568  [get_nets u_top_core_u_cpu_cluster/n199]
#set_resistance 0.428889  [get_nets u_top_core_u_cpu_cluster/n199]
#set_load 5.02055  [get_nets u_top_core_u_cpu_cluster/n235]
#set_resistance 0.420007  [get_nets u_top_core_u_cpu_cluster/n235]
#set_load 5.30932  [get_nets u_top_core_u_cpu_cluster/n236]
#set_resistance 0.444395  [get_nets u_top_core_u_cpu_cluster/n236]
#set_load 4.42575  [get_nets u_top_core_u_cpu_cluster/n237]
#set_resistance 0.373634  [get_nets u_top_core_u_cpu_cluster/n237]
#set_load 2.31361  [get_nets u_top_core_u_cpu_cluster/n239]
#set_resistance 0.193742  [get_nets u_top_core_u_cpu_cluster/n239]
#set_load 2.86035  [get_nets u_top_core_u_cpu_cluster/n240]
#set_resistance 0.329009  [get_nets u_top_core_u_cpu_cluster/n240]
#set_load 4.92827  [get_nets u_top_core_u_cpu_cluster/n241]
#set_resistance 0.503783  [get_nets u_top_core_u_cpu_cluster/n241]
#set_load 1.46541  [get_nets u_top_core_u_cpu_cluster/n243]
#set_resistance 0.183146  [get_nets u_top_core_u_cpu_cluster/n243]
#set_load 2.5052  [get_nets u_top_core_u_cpu_cluster/n252]
#set_resistance 0.265697  [get_nets u_top_core_u_cpu_cluster/n252]
#set_load 3.526  [get_nets u_top_core_u_cpu_cluster/n255]
#set_resistance 0.433008  [get_nets u_top_core_u_cpu_cluster/n255]
#set_load 4.64462  [get_nets u_top_core_u_cpu_cluster/n286]
#set_resistance 0.496192  [get_nets u_top_core_u_cpu_cluster/n286]
#set_load 4.26689  [get_nets u_top_core_u_cpu_cluster/n299]
#set_resistance 0.357694  [get_nets u_top_core_u_cpu_cluster/n299]
#set_load 5.02717  [get_nets u_top_core_u_cpu_cluster/n312]
#set_resistance 0.420997  [get_nets u_top_core_u_cpu_cluster/n312]
#set_load 4.48464  [get_nets u_top_core_u_cpu_cluster/n316]
#set_resistance 0.387446  [get_nets u_top_core_u_cpu_cluster/n316]
#set_load 4.7326  [get_nets u_top_core_u_cpu_cluster/n327]
#set_resistance 0.397443  [get_nets u_top_core_u_cpu_cluster/n327]
#set_load 4.70886  [get_nets u_top_core_u_cpu_cluster/n339]
#set_resistance 0.394467  [get_nets u_top_core_u_cpu_cluster/n339]
#set_load 4.78616  [get_nets u_top_core_u_cpu_cluster/n340]
#set_resistance 0.401161  [get_nets u_top_core_u_cpu_cluster/n340]
#set_load 1.05974  [get_nets u_top_core_u_cpu_cluster/n341]
#set_resistance 0.107976  [get_nets u_top_core_u_cpu_cluster/n341]
#set_load 14.6322  [get_nets u_top_core_u_cpu_cluster/n344]
#set_resistance 1.23648  [get_nets u_top_core_u_cpu_cluster/n344]
#set_load 14.5006  [get_nets u_top_core_u_cpu_cluster/n345]
#set_resistance 1.23575  [get_nets u_top_core_u_cpu_cluster/n345]
#set_load 14.0435  [get_nets u_top_core_u_cpu_cluster/n350]
#set_resistance 1.19533  [get_nets u_top_core_u_cpu_cluster/n350]
#set_load 12.619  [get_nets u_top_core_u_cpu_cluster/n351]
#set_resistance 1.07607  [get_nets u_top_core_u_cpu_cluster/n351]
#set_load 12.8653  [get_nets u_top_core_u_cpu_cluster/n353]
#set_resistance 1.09266  [get_nets u_top_core_u_cpu_cluster/n353]
#set_load 13.4146  [get_nets u_top_core_u_cpu_cluster/n362]
#set_resistance 1.13888  [get_nets u_top_core_u_cpu_cluster/n362]
#set_load 12.8672  [get_nets u_top_core_u_cpu_cluster/n364]
#set_resistance 1.09458  [get_nets u_top_core_u_cpu_cluster/n364]
#set_load 11.7667  [get_nets u_top_core_u_cpu_cluster/n365]
#set_resistance 0.999368  [get_nets u_top_core_u_cpu_cluster/n365]
#set_load 13.6564  [get_nets u_top_core_u_cpu_cluster/n368]
#set_resistance 1.16048  [get_nets u_top_core_u_cpu_cluster/n368]
#set_load 12.8692  [get_nets u_top_core_u_cpu_cluster/n371]
#set_resistance 1.09411  [get_nets u_top_core_u_cpu_cluster/n371]
#set_load 13.9253  [get_nets u_top_core_u_cpu_cluster/n372]
#set_resistance 1.18447  [get_nets u_top_core_u_cpu_cluster/n372]
#set_load 2.31965  [get_nets u_top_core_u_cpu_cluster/n379]
#set_resistance 0.19377  [get_nets u_top_core_u_cpu_cluster/n379]
#set_load 3.90459  [get_nets u_top_core_u_cpu_cluster/n381]
#set_resistance 0.327427  [get_nets u_top_core_u_cpu_cluster/n381]
#set_load 4.5252  [get_nets u_top_core_u_cpu_cluster/n382]
#set_resistance 0.378184  [get_nets u_top_core_u_cpu_cluster/n382]
#set_load 4.41244  [get_nets u_top_core_u_cpu_cluster/n384]
#set_resistance 0.366694  [get_nets u_top_core_u_cpu_cluster/n384]
#set_load 4.8881  [get_nets u_top_core_u_cpu_cluster/n385]
#set_resistance 0.410799  [get_nets u_top_core_u_cpu_cluster/n385]
#set_load 4.71857  [get_nets u_top_core_u_cpu_cluster/n386]
#set_resistance 0.393573  [get_nets u_top_core_u_cpu_cluster/n386]
#set_load 5.92974  [get_nets u_top_core_u_cpu_cluster/n430]
#set_resistance 0.496454  [get_nets u_top_core_u_cpu_cluster/n430]
#set_load 4.48202  [get_nets u_top_core_u_cpu_cluster/n445]
#set_resistance 0.372498  [get_nets u_top_core_u_cpu_cluster/n445]
#set_load 4.31397  [get_nets u_top_core_u_cpu_cluster/n446]
#set_resistance 0.36356  [get_nets u_top_core_u_cpu_cluster/n446]
#set_load 9.09105  [get_nets u_top_core_u_cpu_cluster/n447]
#set_resistance 0.771032  [get_nets u_top_core_u_cpu_cluster/n447]
#set_load 9.49131  [get_nets u_top_core_u_cpu_cluster/n448]
#set_resistance 0.808823  [get_nets u_top_core_u_cpu_cluster/n448]
#set_load 11.9472  [get_nets u_top_core_u_cpu_cluster/n449]
#set_resistance 1.01479  [get_nets u_top_core_u_cpu_cluster/n449]
#set_load 14.3268  [get_nets u_top_core_u_cpu_cluster/n450]
#set_resistance 1.21094  [get_nets u_top_core_u_cpu_cluster/n450]
#set_load 10.297  [get_nets u_top_core_u_cpu_cluster/n451]
#set_resistance 0.857636  [get_nets u_top_core_u_cpu_cluster/n451]
#set_load 11.24  [get_nets u_top_core_u_cpu_cluster/n452]
#set_resistance 0.933963  [get_nets u_top_core_u_cpu_cluster/n452]
#set_load 9.32046  [get_nets u_top_core_u_cpu_cluster/n453]
#set_resistance 0.77574  [get_nets u_top_core_u_cpu_cluster/n453]
#set_load 2.11734  [get_nets u_top_core_u_cpu_cluster/n458]
#set_resistance 0.188047  [get_nets u_top_core_u_cpu_cluster/n458]
#set_load 2.76819  [get_nets u_top_core_u_cpu_cluster/n460]
#set_resistance 0.278751  [get_nets u_top_core_u_cpu_cluster/n460]
#set_load 4.95009  [get_nets u_top_core_u_cpu_cluster/n461]
#set_resistance 0.51306  [get_nets u_top_core_u_cpu_cluster/n461]
#set_load 2.15115  [get_nets u_top_core_u_cpu_cluster/n462]
#set_resistance 0.214837  [get_nets u_top_core_u_cpu_cluster/n462]
#set_load 3.37767  [get_nets u_top_core_u_cpu_cluster/n463]
#set_resistance 0.326109  [get_nets u_top_core_u_cpu_cluster/n463]
#set_load 5.0329  [get_nets u_top_core_u_cpu_cluster/n465]
#set_resistance 0.436465  [get_nets u_top_core_u_cpu_cluster/n465]
#set_load 5.56727  [get_nets u_top_core_u_cpu_cluster/n466]
#set_resistance 0.464553  [get_nets u_top_core_u_cpu_cluster/n466]
#set_load 5.33726  [get_nets u_top_core_u_cpu_cluster/n467]
#set_resistance 0.44384  [get_nets u_top_core_u_cpu_cluster/n467]
#set_load 5.01014  [get_nets u_top_core_u_cpu_cluster/n468]
#set_resistance 0.419874  [get_nets u_top_core_u_cpu_cluster/n468]
#set_load 4.48924  [get_nets u_top_core_u_cpu_cluster/n469]
#set_resistance 0.378997  [get_nets u_top_core_u_cpu_cluster/n469]
#set_load 4.8998  [get_nets u_top_core_u_cpu_cluster/n470]
#set_resistance 0.410112  [get_nets u_top_core_u_cpu_cluster/n470]
#set_load 4.67327  [get_nets u_top_core_u_cpu_cluster/n471]
#set_resistance 0.390336  [get_nets u_top_core_u_cpu_cluster/n471]
#set_load 5.90678  [get_nets u_top_core_u_cpu_cluster/n472]
#set_resistance 0.493366  [get_nets u_top_core_u_cpu_cluster/n472]
#set_load 10.5403  [get_nets u_top_core_u_cpu_cluster/n473]
#set_resistance 0.894955  [get_nets u_top_core_u_cpu_cluster/n473]
#set_load 10.0616  [get_nets u_top_core_u_cpu_cluster/n474]
#set_resistance 0.856215  [get_nets u_top_core_u_cpu_cluster/n474]
#set_load 2.13698  [get_nets u_top_core_u_cpu_cluster/n476]
#set_resistance 0.184861  [get_nets u_top_core_u_cpu_cluster/n476]
#set_load 13.3724  [get_nets u_top_core_u_cpu_cluster/n478]
#set_resistance 1.12354  [get_nets u_top_core_u_cpu_cluster/n478]
#set_load 12.5909  [get_nets u_top_core_u_cpu_cluster/n482]
#set_resistance 1.39806  [get_nets u_top_core_u_cpu_cluster/n482]
#set_load 0.114283  [get_nets u_top_core_u_cpu_cluster/n485]
#set_resistance 0.0166587  [get_nets u_top_core_u_cpu_cluster/n485]
#set_load 6.02045  [get_nets u_top_core_u_cpu_cluster/n496]
#set_resistance 0.74396  [get_nets u_top_core_u_cpu_cluster/n496]
#set_load 3.12897  [get_nets u_top_core_u_cpu_cluster/n503]
#set_resistance 0.266973  [get_nets u_top_core_u_cpu_cluster/n503]
#set_load 4.5272  [get_nets u_top_core_u_cpu_cluster/n505]
#set_resistance 0.376875  [get_nets u_top_core_u_cpu_cluster/n505]
#set_load 4.85348  [get_nets u_top_core_u_cpu_cluster/n506]
#set_resistance 0.408929  [get_nets u_top_core_u_cpu_cluster/n506]
#set_load 4.4354  [get_nets u_top_core_u_cpu_cluster/n508]
#set_resistance 0.37396  [get_nets u_top_core_u_cpu_cluster/n508]
#set_load 4.29252  [get_nets u_top_core_u_cpu_cluster/n519]
#set_resistance 0.357505  [get_nets u_top_core_u_cpu_cluster/n519]
#set_load 4.70985  [get_nets u_top_core_u_cpu_cluster/n520]
#set_resistance 0.396383  [get_nets u_top_core_u_cpu_cluster/n520]
#set_load 4.9307  [get_nets u_top_core_u_cpu_cluster/n521]
#set_resistance 0.414273  [get_nets u_top_core_u_cpu_cluster/n521]
#set_load 3.68194  [get_nets u_top_core_u_cpu_cluster/n529]
#set_resistance 0.307505  [get_nets u_top_core_u_cpu_cluster/n529]
#set_load 5.94554  [get_nets u_top_core_u_cpu_cluster/n530]
#set_resistance 0.497905  [get_nets u_top_core_u_cpu_cluster/n530]
#set_load 4.62459  [get_nets u_top_core_u_cpu_cluster/n531]
#set_resistance 0.38835  [get_nets u_top_core_u_cpu_cluster/n531]
#set_load 4.5523  [get_nets u_top_core_u_cpu_cluster/n538]
#set_resistance 0.383529  [get_nets u_top_core_u_cpu_cluster/n538]
#set_load 4.91155  [get_nets u_top_core_u_cpu_cluster/n550]
#set_resistance 0.411945  [get_nets u_top_core_u_cpu_cluster/n550]
#set_load 5.20105  [get_nets u_top_core_u_cpu_cluster/n556]
#set_resistance 0.436892  [get_nets u_top_core_u_cpu_cluster/n556]
#set_load 8.58432  [get_nets u_top_core_u_cpu_cluster/n624]
#set_resistance 0.71847  [get_nets u_top_core_u_cpu_cluster/n624]
#set_load 5.87605  [get_nets u_top_core_u_cpu_cluster/n629]
#set_resistance 0.498473  [get_nets u_top_core_u_cpu_cluster/n629]
#set_load 6.73805  [get_nets u_top_core_u_cpu_cluster/n634]
#set_resistance 0.569036  [get_nets u_top_core_u_cpu_cluster/n634]
#set_load 5.87605  [get_nets u_top_core_u_cpu_cluster/n647]
#set_resistance 0.498473  [get_nets u_top_core_u_cpu_cluster/n647]
#set_load 7.22735  [get_nets u_top_core_u_cpu_cluster/n656]
#set_resistance 0.611132  [get_nets u_top_core_u_cpu_cluster/n656]
#set_load 6.42626  [get_nets u_top_core_u_cpu_cluster/n657]
#set_resistance 0.543945  [get_nets u_top_core_u_cpu_cluster/n657]
#set_load 10.9214  [get_nets u_top_core_u_cpu_cluster/n661]
#set_resistance 0.921283  [get_nets u_top_core_u_cpu_cluster/n661]
#set_load 10.6748  [get_nets u_top_core_u_cpu_cluster/n671]
#set_resistance 0.908481  [get_nets u_top_core_u_cpu_cluster/n671]
#set_load 10.7919  [get_nets u_top_core_u_cpu_cluster/n676]
#set_resistance 0.917956  [get_nets u_top_core_u_cpu_cluster/n676]
#set_load 6.87423  [get_nets u_top_core_u_cpu_cluster/n681]
#set_resistance 0.775907  [get_nets u_top_core_u_cpu_cluster/n681]
#set_load 2.21845  [get_nets u_top_core_u_cpu_cluster/n682]
#set_resistance 0.2882  [get_nets u_top_core_u_cpu_cluster/n682]
#set_load 5.16209  [get_nets u_top_core_u_cpu_cluster/n683]
#set_resistance 0.616503  [get_nets u_top_core_u_cpu_cluster/n683]
#set_load 1.8525  [get_nets u_top_core_u_cpu_cluster/n700]
#set_resistance 0.237867  [get_nets u_top_core_u_cpu_cluster/n700]
#set_load 1.52456  [get_nets u_top_core_u_cpu_cluster/n745]
#set_resistance 0.170294  [get_nets u_top_core_u_cpu_cluster/n745]
#set_load 2.35266  [get_nets u_top_core_u_cpu_cluster/n746]
#set_resistance 0.282747  [get_nets u_top_core_u_cpu_cluster/n746]
#set_load 1.1664  [get_nets u_top_core_u_cpu_cluster/n750]
#set_resistance 0.136942  [get_nets u_top_core_u_cpu_cluster/n750]
#set_load 4.25694  [get_nets u_top_core_u_cpu_cluster/n768]
#set_resistance 0.423367  [get_nets u_top_core_u_cpu_cluster/n768]
#set_load 1.43539  [get_nets u_top_core_u_cpu_cluster/n769]
#set_resistance 0.184114  [get_nets u_top_core_u_cpu_cluster/n769]
#set_load 1.70865  [get_nets u_top_core_u_cpu_cluster/n803]
#set_resistance 0.238192  [get_nets u_top_core_u_cpu_cluster/n803]
#set_load 1.51782  [get_nets u_top_core_u_cpu_cluster/n808]
#set_resistance 0.196061  [get_nets u_top_core_u_cpu_cluster/n808]
#set_load 4.49809  [get_nets u_top_core_u_cpu_cluster/n813]
#set_resistance 0.564075  [get_nets u_top_core_u_cpu_cluster/n813]
#set_load 1.3475  [get_nets u_top_core_u_cpu_cluster/n835]
#set_resistance 0.112898  [get_nets u_top_core_u_cpu_cluster/n835]
#set_load 1.79998  [get_nets u_top_core_u_cpu_cluster/n836]
#set_resistance 0.149712  [get_nets u_top_core_u_cpu_cluster/n836]
#set_load 1.99129  [get_nets u_top_core_u_cpu_cluster/n846]
#set_resistance 0.169017  [get_nets u_top_core_u_cpu_cluster/n846]
#set_load 10.2047  [get_nets u_top_core_u_cpu_cluster/n867]
#set_resistance 0.861169  [get_nets u_top_core_u_cpu_cluster/n867]
#set_load 11.7319  [get_nets u_top_core_u_cpu_cluster/n899]
#set_resistance 0.99017  [get_nets u_top_core_u_cpu_cluster/n899]
#set_load 10.9605  [get_nets u_top_core_u_cpu_cluster/n936]
#set_resistance 0.924447  [get_nets u_top_core_u_cpu_cluster/n936]
#set_load 2.26879  [get_nets u_top_core_u_cpu_cluster/n937]
#set_resistance 0.189654  [get_nets u_top_core_u_cpu_cluster/n937]
#set_load 3.12897  [get_nets u_top_core_u_cpu_cluster/n951]
#set_resistance 0.266973  [get_nets u_top_core_u_cpu_cluster/n951]
#set_load 5.34089  [get_nets u_top_core_u_cpu_cluster/n966]
#set_resistance 0.445776  [get_nets u_top_core_u_cpu_cluster/n966]
#set_load 5.18135  [get_nets u_top_core_u_cpu_cluster/n967]
#set_resistance 0.434564  [get_nets u_top_core_u_cpu_cluster/n967]
#set_load 5.13196  [get_nets u_top_core_u_cpu_cluster/n977]
#set_resistance 0.429743  [get_nets u_top_core_u_cpu_cluster/n977]
#set_load 4.80233  [get_nets u_top_core_u_cpu_cluster/n978]
#set_resistance 0.415193  [get_nets u_top_core_u_cpu_cluster/n978]
#set_load 4.40969  [get_nets u_top_core_u_cpu_cluster/n983]
#set_resistance 0.378594  [get_nets u_top_core_u_cpu_cluster/n983]
#set_load 5.2967  [get_nets u_top_core_u_cpu_cluster/n988]
#set_resistance 0.441694  [get_nets u_top_core_u_cpu_cluster/n988]
#set_load 5.08214  [get_nets u_top_core_u_cpu_cluster/n992]
#set_resistance 0.448615  [get_nets u_top_core_u_cpu_cluster/n992]
#set_load 4.60806  [get_nets u_top_core_u_cpu_cluster/n993]
#set_resistance 0.3877  [get_nets u_top_core_u_cpu_cluster/n993]
#set_load 4.62899  [get_nets u_top_core_u_cpu_cluster/n1003]
#set_resistance 0.388806  [get_nets u_top_core_u_cpu_cluster/n1003]
#set_load 5.2194  [get_nets u_top_core_u_cpu_cluster/n1004]
#set_resistance 0.438193  [get_nets u_top_core_u_cpu_cluster/n1004]
#set_load 4.92895  [get_nets u_top_core_u_cpu_cluster/n1022]
#set_resistance 0.414004  [get_nets u_top_core_u_cpu_cluster/n1022]
#set_load 4.84682  [get_nets u_top_core_u_cpu_cluster/n1034]
#set_resistance 0.407224  [get_nets u_top_core_u_cpu_cluster/n1034]
#set_load 3.8591  [get_nets u_top_core_u_cpu_cluster/n1047]
#set_resistance 0.321596  [get_nets u_top_core_u_cpu_cluster/n1047]
#set_load 4.92484  [get_nets u_top_core_u_cpu_cluster/n1056]
#set_resistance 0.412543  [get_nets u_top_core_u_cpu_cluster/n1056]
#set_load 2.52425  [get_nets u_top_core_u_cpu_cluster/n1066]
#set_resistance 0.210345  [get_nets u_top_core_u_cpu_cluster/n1066]
#set_load 5.23019  [get_nets u_top_core_u_cpu_cluster/n1070]
#set_resistance 0.4393  [get_nets u_top_core_u_cpu_cluster/n1070]
#set_load 4.64073  [get_nets u_top_core_u_cpu_cluster/n1079]
#set_resistance 0.38675  [get_nets u_top_core_u_cpu_cluster/n1079]
#set_load 4.7261  [get_nets u_top_core_u_cpu_cluster/n1092]
#set_resistance 0.395066  [get_nets u_top_core_u_cpu_cluster/n1092]
#set_load 5.24838  [get_nets u_top_core_u_cpu_cluster/n1093]
#set_resistance 0.441605  [get_nets u_top_core_u_cpu_cluster/n1093]
#set_load 4.06906  [get_nets u_top_core_u_cpu_cluster/n1102]
#set_resistance 0.356749  [get_nets u_top_core_u_cpu_cluster/n1102]
#set_load 4.60091  [get_nets u_top_core_u_cpu_cluster/n1106]
#set_resistance 0.386631  [get_nets u_top_core_u_cpu_cluster/n1106]
#set_load 5.50094  [get_nets u_top_core_u_cpu_cluster/n1107]
#set_resistance 0.461358  [get_nets u_top_core_u_cpu_cluster/n1107]
#set_load 4.25596  [get_nets u_top_core_u_cpu_cluster/n1114]
#set_resistance 0.354855  [get_nets u_top_core_u_cpu_cluster/n1114]
#set_load 5.24418  [get_nets u_top_core_u_cpu_cluster/n1122]
#set_resistance 0.435497  [get_nets u_top_core_u_cpu_cluster/n1122]
#set_load 5.03425  [get_nets u_top_core_u_cpu_cluster/n1127]
#set_resistance 0.4223  [get_nets u_top_core_u_cpu_cluster/n1127]
#set_load 2.04048  [get_nets u_top_core_u_cpu_cluster/n1137]
#set_resistance 0.17332  [get_nets u_top_core_u_cpu_cluster/n1137]
#set_load 1.21599  [get_nets u_top_core_u_cpu_cluster/n1]
#set_resistance 0.180823  [get_nets u_top_core_u_cpu_cluster/n1]
#set_load 93.1804  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/clk_i]
#set_resistance 2.57574  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/clk_i]
#set_load 1.09444  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_req_o]
#set_resistance 0.126308  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_req_o]
#set_load 0.972553  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_gnt_i]
#set_resistance 0.11067  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_gnt_i]
#set_load 1.75114  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rvalid_i]
#set_resistance 0.218428  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rvalid_i]
#set_load 0.384919  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n5077]
#set_resistance 0.0567542  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n5077]
#set_load 0.97264  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n5078]
#set_resistance 0.141494  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n5078]
#set_load 0.214253  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n5079]
#set_resistance 0.0312066  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n5079]
#set_load 0.457653  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n5080]
#set_resistance 0.0658323  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n5080]
#set_load 0.353884  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n5081]
#set_resistance 0.052107  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n5081]
#set_load 0.597955  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n5082]
#set_resistance 0.0868358  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n5082]
#set_load 0.0998778  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n5083]
#set_resistance 0.0150412  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n5083]
#set_load 1.02933  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n5084]
#set_resistance 0.148422  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n5084]
#set_load 0.478657  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n5085]
#set_resistance 0.070374  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n5085]
#set_load 0.563211  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n5086]
#set_resistance 0.0825549  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n5086]
#set_load 0.305866  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n5087]
#set_resistance 0.0451273  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n5087]
#set_load 0.432184  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n5088]
#set_resistance 0.0623613  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n5088]
#set_load 0.276112  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n5089]
#set_resistance 0.0397127  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n5089]
#set_load 1.17946  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n5090]
#set_resistance 0.17005  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n5090]
#set_load 0.36918  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n5091]
#set_resistance 0.0539196  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n5091]
#set_load 0.586059  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n5092]
#set_resistance 0.0844605  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n5092]
#set_load 0.555759  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n5093]
#set_resistance 0.0833924  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n5093]
#set_load 0.276813  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n5094]
#set_resistance 0.0420593  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n5094]
#set_load 0.376081  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n5095]
#set_resistance 0.0568307  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n5095]
#set_load 2.46543  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_addr_o[12]}]
#set_resistance 0.358909  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_addr_o[12]}]
#set_load 2.12834  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_addr_o[11]}]
#set_resistance 0.31014  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_addr_o[11]}]
#set_load 2.25296  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_addr_o[10]}]
#set_resistance 0.328167  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_addr_o[10]}]
#set_load 2.35962  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_addr_o[9]}]
#set_resistance 0.343284  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_addr_o[9]}]
#set_load 2.27225  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_addr_o[8]}]
#set_resistance 0.330919  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_addr_o[8]}]
#set_load 1.7682  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_addr_o[7]}]
#set_resistance 0.257505  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_addr_o[7]}]
#set_load 1.69376  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_addr_o[6]}]
#set_resistance 0.245621  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_addr_o[6]}]
#set_load 2.22462  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_addr_o[5]}]
#set_resistance 0.324006  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_addr_o[5]}]
#set_load 2.04552  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_addr_o[4]}]
#set_resistance 0.299169  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_addr_o[4]}]
#set_load 2.03879  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_addr_o[3]}]
#set_resistance 0.296362  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_addr_o[3]}]
#set_load 1.99356  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_addr_o[2]}]
#set_resistance 0.290726  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_addr_o[2]}]
#set_load 2.46622  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_i[31]}]
#set_resistance 0.291121  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_i[31]}]
#set_load 3.83409  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_i[30]}]
#set_resistance 0.454894  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_i[30]}]
#set_load 3.82259  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_i[29]}]
#set_resistance 0.452653  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_i[29]}]
#set_load 3.74101  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_i[28]}]
#set_resistance 0.443239  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_i[28]}]
#set_load 3.84703  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_i[27]}]
#set_resistance 0.452602  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_i[27]}]
#set_load 3.67281  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_i[26]}]
#set_resistance 0.433184  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_i[26]}]
#set_load 3.35799  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_i[25]}]
#set_resistance 0.400246  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_i[25]}]
#set_load 3.48837  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_i[24]}]
#set_resistance 0.415474  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_i[24]}]
#set_load 3.49178  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_i[23]}]
#set_resistance 0.41495  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_i[23]}]
#set_load 3.58737  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_i[22]}]
#set_resistance 0.427019  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_i[22]}]
#set_load 2.75484  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_i[21]}]
#set_resistance 0.328441  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_i[21]}]
#set_load 2.90296  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_i[20]}]
#set_resistance 0.343525  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_i[20]}]
#set_load 2.19878  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_i[19]}]
#set_resistance 0.270487  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_i[19]}]
#set_load 2.68233  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_i[18]}]
#set_resistance 0.316421  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_i[18]}]
#set_load 2.22588  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_i[17]}]
#set_resistance 0.272992  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_i[17]}]
#set_load 1.9995  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_i[16]}]
#set_resistance 0.245803  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_i[16]}]
#set_load 1.95895  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_i[15]}]
#set_resistance 0.244057  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_i[15]}]
#set_load 1.98379  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_i[14]}]
#set_resistance 0.247584  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_i[14]}]
#set_load 1.83757  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_i[13]}]
#set_resistance 0.229884  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_i[13]}]
#set_load 1.66627  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_i[12]}]
#set_resistance 0.207032  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_i[12]}]
#set_load 1.7042  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_i[11]}]
#set_resistance 0.212203  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_i[11]}]
#set_load 2.15111  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_i[10]}]
#set_resistance 0.263393  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_i[10]}]
#set_load 1.77605  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_i[9]}]
#set_resistance 0.219711  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_i[9]}]
#set_load 1.9249  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_i[8]}]
#set_resistance 0.238657  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_i[8]}]
#set_load 2.17169  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_i[7]}]
#set_resistance 0.26967  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_i[7]}]
#set_load 1.74115  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_i[6]}]
#set_resistance 0.216815  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_i[6]}]
#set_load 1.98948  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_i[5]}]
#set_resistance 0.245132  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_i[5]}]
#set_load 2.03414  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_i[4]}]
#set_resistance 0.249723  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_i[4]}]
#set_load 1.79175  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_i[3]}]
#set_resistance 0.220556  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_i[3]}]
#set_load 1.73194  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_i[2]}]
#set_resistance 0.217036  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_i[2]}]
#set_load 1.61108  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_i[1]}]
#set_resistance 0.210094  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_i[1]}]
#set_load 2.07389  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_i[0]}]
#set_resistance 0.24012  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_i[0]}]
#set_load 4.881  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_err_i]
#set_resistance 0.615199  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_err_i]
#set_load 3.46217  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_gnt_i]
#set_resistance 0.366823  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_gnt_i]
#set_load 4.53933  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_rvalid_i]
#set_resistance 0.479374  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_rvalid_i]
#set_load 0.422782  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_be_o[3]}]
#set_resistance 0.0643436  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_be_o[3]}]
#set_load 0.2919  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_be_o[2]}]
#set_resistance 0.0447044  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_be_o[2]}]
#set_load 0.607134  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_be_o[1]}]
#set_resistance 0.0927062  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_be_o[1]}]
#set_load 0.375671  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_be_o[0]}]
#set_resistance 0.057898  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_be_o[0]}]
#set_load 7.17433  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_addr_o[31]}]
#set_resistance 0.689839  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_addr_o[31]}]
#set_load 6.28918  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_addr_o[30]}]
#set_resistance 0.666862  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_addr_o[30]}]
#set_load 8.8085  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_addr_o[29]}]
#set_resistance 0.885178  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_addr_o[29]}]
#set_load 7.61821  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_addr_o[28]}]
#set_resistance 0.732783  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_addr_o[28]}]
#set_load 5.29427  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_addr_o[27]}]
#set_resistance 0.691759  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_addr_o[27]}]
#set_load 6.2596  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_addr_o[26]}]
#set_resistance 0.733499  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_addr_o[26]}]
#set_load 6.0664  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_addr_o[25]}]
#set_resistance 0.749886  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_addr_o[25]}]
#set_load 6.81152  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_addr_o[24]}]
#set_resistance 0.798767  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_addr_o[24]}]
#set_load 8.18708  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_addr_o[23]}]
#set_resistance 0.920328  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_addr_o[23]}]
#set_load 7.38432  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_addr_o[22]}]
#set_resistance 0.866351  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_addr_o[22]}]
#set_load 7.60228  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_addr_o[21]}]
#set_resistance 0.939008  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_addr_o[21]}]
#set_load 7.7681  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_addr_o[20]}]
#set_resistance 0.874281  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_addr_o[20]}]
#set_load 8.29264  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_addr_o[19]}]
#set_resistance 0.93121  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_addr_o[19]}]
#set_load 7.13419  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_addr_o[18]}]
#set_resistance 0.839999  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_addr_o[18]}]
#set_load 7.80026  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_addr_o[17]}]
#set_resistance 0.877509  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_addr_o[17]}]
#set_load 7.78375  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_addr_o[16]}]
#set_resistance 0.83831  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_addr_o[16]}]
#set_load 5.18977  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n5096]
#set_resistance 0.602424  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n5096]
#set_load 4.09054  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n5097]
#set_resistance 0.498398  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n5097]
#set_load 5.62662  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n5098]
#set_resistance 0.656898  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n5098]
#set_load 8.2571  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_addr_o[12]}]
#set_resistance 0.859462  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_addr_o[12]}]
#set_load 6.89458  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_addr_o[11]}]
#set_resistance 0.736445  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_addr_o[11]}]
#set_load 6.3491  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_addr_o[10]}]
#set_resistance 0.709864  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_addr_o[10]}]
#set_load 8.24073  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_addr_o[9]}]
#set_resistance 0.881558  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_addr_o[9]}]
#set_load 5.74021  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_addr_o[8]}]
#set_resistance 0.675979  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_addr_o[8]}]
#set_load 7.37317  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_addr_o[7]}]
#set_resistance 0.773525  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_addr_o[7]}]
#set_load 7.84223  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_addr_o[6]}]
#set_resistance 0.847733  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_addr_o[6]}]
#set_load 5.78828  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_addr_o[5]}]
#set_resistance 0.677363  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_addr_o[5]}]
#set_load 8.69159  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_addr_o[4]}]
#set_resistance 0.93451  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_addr_o[4]}]
#set_load 9.82763  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_addr_o[3]}]
#set_resistance 1.02343  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_addr_o[3]}]
#set_load 10.0509  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_addr_o[2]}]
#set_resistance 1.01106  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_addr_o[2]}]
#set_load 1.25233  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_wdata_o[31]}]
#set_resistance 0.1904  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_wdata_o[31]}]
#set_load 1.24838  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_wdata_o[30]}]
#set_resistance 0.192487  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_wdata_o[30]}]
#set_load 1.33026  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_wdata_o[29]}]
#set_resistance 0.205241  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_wdata_o[29]}]
#set_load 1.34398  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_wdata_o[28]}]
#set_resistance 0.207477  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_wdata_o[28]}]
#set_load 1.26608  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_wdata_o[27]}]
#set_resistance 0.195434  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_wdata_o[27]}]
#set_load 1.44057  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_wdata_o[26]}]
#set_resistance 0.222174  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_wdata_o[26]}]
#set_load 1.4858  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_wdata_o[25]}]
#set_resistance 0.228877  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_wdata_o[25]}]
#set_load 1.52926  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_wdata_o[24]}]
#set_resistance 0.233556  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_wdata_o[24]}]
#set_load 1.45868  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_wdata_o[23]}]
#set_resistance 0.222365  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_wdata_o[23]}]
#set_load 1.53466  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_wdata_o[22]}]
#set_resistance 0.235621  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_wdata_o[22]}]
#set_load 1.56859  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_wdata_o[21]}]
#set_resistance 0.240723  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_wdata_o[21]}]
#set_load 1.63827  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_wdata_o[20]}]
#set_resistance 0.249057  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_wdata_o[20]}]
#set_load 1.65299  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_wdata_o[19]}]
#set_resistance 0.250852  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_wdata_o[19]}]
#set_load 1.53542  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_wdata_o[18]}]
#set_resistance 0.234818  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_wdata_o[18]}]
#set_load 1.70404  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_wdata_o[17]}]
#set_resistance 0.262595  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_wdata_o[17]}]
#set_load 1.32877  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_wdata_o[16]}]
#set_resistance 0.203765  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_wdata_o[16]}]
#set_load 1.54219  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_wdata_o[15]}]
#set_resistance 0.23564  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_wdata_o[15]}]
#set_load 1.73355  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_wdata_o[14]}]
#set_resistance 0.264836  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_wdata_o[14]}]
#set_load 1.20393  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_wdata_o[13]}]
#set_resistance 0.184519  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_wdata_o[13]}]
#set_load 1.46717  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_wdata_o[12]}]
#set_resistance 0.225908  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_wdata_o[12]}]
#set_load 1.2673  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_wdata_o[11]}]
#set_resistance 0.193033  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_wdata_o[11]}]
#set_load 1.27695  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_wdata_o[10]}]
#set_resistance 0.196628  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_wdata_o[10]}]
#set_load 1.18849  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_wdata_o[9]}]
#set_resistance 0.183292  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_wdata_o[9]}]
#set_load 1.10608  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_wdata_o[8]}]
#set_resistance 0.169362  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_wdata_o[8]}]
#set_load 1.0491  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_wdata_o[7]}]
#set_resistance 0.159309  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_wdata_o[7]}]
#set_load 0.859762  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_wdata_o[6]}]
#set_resistance 0.131704  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_wdata_o[6]}]
#set_load 0.928118  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_wdata_o[5]}]
#set_resistance 0.142284  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_wdata_o[5]}]
#set_load 1.15588  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_wdata_o[4]}]
#set_resistance 0.175554  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_wdata_o[4]}]
#set_load 0.944947  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_wdata_o[3]}]
#set_resistance 0.145702  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_wdata_o[3]}]
#set_load 0.943626  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_wdata_o[2]}]
#set_resistance 0.144516  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_wdata_o[2]}]
#set_load 0.927145  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_wdata_o[1]}]
#set_resistance 0.1427  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_wdata_o[1]}]
#set_load 1.04452  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_wdata_o[0]}]
#set_resistance 0.160337  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_wdata_o[0]}]
#set_load 1.80118  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_rdata_i[31]}]
#set_resistance 0.229351  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_rdata_i[31]}]
#set_load 1.82367  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_rdata_i[30]}]
#set_resistance 0.233187  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_rdata_i[30]}]
#set_load 2.03074  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_rdata_i[29]}]
#set_resistance 0.260446  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_rdata_i[29]}]
#set_load 1.99357  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_rdata_i[28]}]
#set_resistance 0.254747  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_rdata_i[28]}]
#set_load 1.09152  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_rdata_i[27]}]
#set_resistance 0.139468  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_rdata_i[27]}]
#set_load 1.41828  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_rdata_i[26]}]
#set_resistance 0.183435  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_rdata_i[26]}]
#set_load 1.03892  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_rdata_i[25]}]
#set_resistance 0.134011  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_rdata_i[25]}]
#set_load 1.20989  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_rdata_i[24]}]
#set_resistance 0.155144  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_rdata_i[24]}]
#set_load 2.44464  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_rdata_i[23]}]
#set_resistance 0.296553  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_rdata_i[23]}]
#set_load 2.20349  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_rdata_i[22]}]
#set_resistance 0.268129  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_rdata_i[22]}]
#set_load 2.07839  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_rdata_i[21]}]
#set_resistance 0.251405  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_rdata_i[21]}]
#set_load 1.2879  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_rdata_i[20]}]
#set_resistance 0.167975  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_rdata_i[20]}]
#set_load 1.56666  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_rdata_i[19]}]
#set_resistance 0.202525  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_rdata_i[19]}]
#set_load 1.70322  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_rdata_i[18]}]
#set_resistance 0.208112  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_rdata_i[18]}]
#set_load 2.21033  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_rdata_i[17]}]
#set_resistance 0.271956  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_rdata_i[17]}]
#set_load 1.56465  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_rdata_i[16]}]
#set_resistance 0.192167  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_rdata_i[16]}]
#set_load 2.05095  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_rdata_i[15]}]
#set_resistance 0.250769  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_rdata_i[15]}]
#set_load 2.25455  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_rdata_i[14]}]
#set_resistance 0.274557  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_rdata_i[14]}]
#set_load 1.82429  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_rdata_i[13]}]
#set_resistance 0.23636  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_rdata_i[13]}]
#set_load 2.14568  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_rdata_i[12]}]
#set_resistance 0.276634  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_rdata_i[12]}]
#set_load 1.63794  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_rdata_i[11]}]
#set_resistance 0.213712  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_rdata_i[11]}]
#set_load 1.8242  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_rdata_i[10]}]
#set_resistance 0.225503  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_rdata_i[10]}]
#set_load 1.47887  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_rdata_i[9]}]
#set_resistance 0.184161  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_rdata_i[9]}]
#set_load 1.70078  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_rdata_i[8]}]
#set_resistance 0.209035  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_rdata_i[8]}]
#set_load 1.17961  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_rdata_i[7]}]
#set_resistance 0.142471  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_rdata_i[7]}]
#set_load 1.59598  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_rdata_i[6]}]
#set_resistance 0.192327  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_rdata_i[6]}]
#set_load 0.873099  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_rdata_i[5]}]
#set_resistance 0.110119  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_rdata_i[5]}]
#set_load 0.669467  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_rdata_i[4]}]
#set_resistance 0.084961  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_rdata_i[4]}]
#set_load 0.923387  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_rdata_i[3]}]
#set_resistance 0.118896  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_rdata_i[3]}]
#set_load 1.33018  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_rdata_i[2]}]
#set_resistance 0.162461  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_rdata_i[2]}]
#set_load 0.963595  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_rdata_i[1]}]
#set_resistance 0.11928  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_rdata_i[1]}]
#set_load 1.14372  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_rdata_i[0]}]
#set_resistance 0.138941  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_rdata_i[0]}]
#set_load 2.71312  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_err_i]
#set_resistance 0.368305  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_err_i]
#set_load 4.73377  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_waddr_wb_o[4]}]
#set_resistance 0.50947  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_waddr_wb_o[4]}]
#set_load 4.31308  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_waddr_wb_o[3]}]
#set_resistance 0.465706  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_waddr_wb_o[3]}]
#set_load 4.75475  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_waddr_wb_o[2]}]
#set_resistance 0.479738  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_waddr_wb_o[2]}]
#set_load 4.71212  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_waddr_wb_o[1]}]
#set_resistance 0.474761  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_waddr_wb_o[1]}]
#set_load 4.08089  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_waddr_wb_o[0]}]
#set_resistance 0.439906  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_waddr_wb_o[0]}]
#set_load 3.83437  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_we_wb_o]
#set_resistance 0.458823  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_we_wb_o]
#set_load 19.3343  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_wb_ecc_o[31]}]
#set_resistance 1.62301  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_wb_ecc_o[31]}]
#set_load 18.3613  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_wb_ecc_o[30]}]
#set_resistance 1.54258  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_wb_ecc_o[30]}]
#set_load 20.3168  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_wb_ecc_o[29]}]
#set_resistance 1.701  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_wb_ecc_o[29]}]
#set_load 18.9356  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_wb_ecc_o[28]}]
#set_resistance 1.5892  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_wb_ecc_o[28]}]
#set_load 19.7326  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_wb_ecc_o[27]}]
#set_resistance 1.65699  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_wb_ecc_o[27]}]
#set_load 19.0834  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_wb_ecc_o[26]}]
#set_resistance 1.60069  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_wb_ecc_o[26]}]
#set_load 19.0501  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_wb_ecc_o[25]}]
#set_resistance 1.59375  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_wb_ecc_o[25]}]
#set_load 18.8411  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_wb_ecc_o[24]}]
#set_resistance 1.57683  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_wb_ecc_o[24]}]
#set_load 19.9  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_wb_ecc_o[23]}]
#set_resistance 1.66279  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_wb_ecc_o[23]}]
#set_load 19.6898  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_wb_ecc_o[22]}]
#set_resistance 1.64577  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_wb_ecc_o[22]}]
#set_load 21.3305  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_wb_ecc_o[21]}]
#set_resistance 1.78895  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_wb_ecc_o[21]}]
#set_load 20.0971  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_wb_ecc_o[20]}]
#set_resistance 1.68705  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_wb_ecc_o[20]}]
#set_load 19.2275  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_wb_ecc_o[19]}]
#set_resistance 1.60888  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_wb_ecc_o[19]}]
#set_load 19.329  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_wb_ecc_o[18]}]
#set_resistance 1.6171  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_wb_ecc_o[18]}]
#set_load 19.6332  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_wb_ecc_o[17]}]
#set_resistance 1.64261  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_wb_ecc_o[17]}]
#set_load 18.9594  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_wb_ecc_o[16]}]
#set_resistance 1.58807  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_wb_ecc_o[16]}]
#set_load 15.7812  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_wb_ecc_o[15]}]
#set_resistance 1.30851  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_wb_ecc_o[15]}]
#set_load 15.9786  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_wb_ecc_o[14]}]
#set_resistance 1.32559  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_wb_ecc_o[14]}]
#set_load 17.0542  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_wb_ecc_o[13]}]
#set_resistance 1.41563  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_wb_ecc_o[13]}]
#set_load 15.6139  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_wb_ecc_o[12]}]
#set_resistance 1.29342  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_wb_ecc_o[12]}]
#set_load 16.0868  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_wb_ecc_o[11]}]
#set_resistance 1.33676  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_wb_ecc_o[11]}]
#set_load 16.6699  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_wb_ecc_o[10]}]
#set_resistance 1.38396  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_wb_ecc_o[10]}]
#set_load 13.8467  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_wb_ecc_o[9]}]
#set_resistance 1.15031  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_wb_ecc_o[9]}]
#set_load 13.9144  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_wb_ecc_o[8]}]
#set_resistance 1.15939  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_wb_ecc_o[8]}]
#set_load 16.1955  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_wb_ecc_o[7]}]
#set_resistance 1.33961  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_wb_ecc_o[7]}]
#set_load 14.4251  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_wb_ecc_o[6]}]
#set_resistance 1.18747  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_wb_ecc_o[6]}]
#set_load 13.9596  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_wb_ecc_o[5]}]
#set_resistance 1.15518  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_wb_ecc_o[5]}]
#set_load 12.7404  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_wb_ecc_o[4]}]
#set_resistance 1.05583  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_wb_ecc_o[4]}]
#set_load 12.7795  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_wb_ecc_o[3]}]
#set_resistance 1.05747  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_wb_ecc_o[3]}]
#set_load 13.0553  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_wb_ecc_o[2]}]
#set_resistance 1.07927  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_wb_ecc_o[2]}]
#set_load 15.8273  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_wb_ecc_o[1]}]
#set_resistance 1.30996  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_wb_ecc_o[1]}]
#set_load 15.241  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_wb_ecc_o[0]}]
#set_resistance 1.25913  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_wb_ecc_o[0]}]
#set_load 4.23335  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_a_ecc_i[31]}]
#set_resistance 0.606967  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_a_ecc_i[31]}]
#set_load 4.47839  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_a_ecc_i[30]}]
#set_resistance 0.647438  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_a_ecc_i[30]}]
#set_load 5.72578  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_a_ecc_i[29]}]
#set_resistance 0.830756  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_a_ecc_i[29]}]
#set_load 5.04925  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_a_ecc_i[28]}]
#set_resistance 0.728193  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_a_ecc_i[28]}]
#set_load 5.17461  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_a_ecc_i[27]}]
#set_resistance 0.742847  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_a_ecc_i[27]}]
#set_load 4.97898  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_a_ecc_i[26]}]
#set_resistance 0.72057  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_a_ecc_i[26]}]
#set_load 5.0061  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_a_ecc_i[25]}]
#set_resistance 0.721683  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_a_ecc_i[25]}]
#set_load 4.86968  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_a_ecc_i[24]}]
#set_resistance 0.704719  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_a_ecc_i[24]}]
#set_load 4.1171  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_a_ecc_i[23]}]
#set_resistance 0.593123  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_a_ecc_i[23]}]
#set_load 5.6294  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_a_ecc_i[22]}]
#set_resistance 0.809284  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_a_ecc_i[22]}]
#set_load 5.11623  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_a_ecc_i[21]}]
#set_resistance 0.735492  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_a_ecc_i[21]}]
#set_load 4.90396  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_a_ecc_i[20]}]
#set_resistance 0.704841  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_a_ecc_i[20]}]
#set_load 4.67797  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_a_ecc_i[19]}]
#set_resistance 0.67084  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_a_ecc_i[19]}]
#set_load 5.10771  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_a_ecc_i[18]}]
#set_resistance 0.734692  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_a_ecc_i[18]}]
#set_load 4.46925  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_a_ecc_i[17]}]
#set_resistance 0.641185  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_a_ecc_i[17]}]
#set_load 5.055  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_a_ecc_i[16]}]
#set_resistance 0.723687  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_a_ecc_i[16]}]
#set_load 4.68779  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_a_ecc_i[15]}]
#set_resistance 0.671081  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_a_ecc_i[15]}]
#set_load 5.29604  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_a_ecc_i[14]}]
#set_resistance 0.762078  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_a_ecc_i[14]}]
#set_load 4.56077  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_a_ecc_i[13]}]
#set_resistance 0.654582  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_a_ecc_i[13]}]
#set_load 5.54313  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_a_ecc_i[12]}]
#set_resistance 0.802796  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_a_ecc_i[12]}]
#set_load 4.2597  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_a_ecc_i[11]}]
#set_resistance 0.610695  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_a_ecc_i[11]}]
#set_load 4.83765  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_a_ecc_i[10]}]
#set_resistance 0.697535  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_a_ecc_i[10]}]
#set_load 4.74262  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_a_ecc_i[9]}]
#set_resistance 0.685367  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_a_ecc_i[9]}]
#set_load 3.72863  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_a_ecc_i[8]}]
#set_resistance 0.537462  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_a_ecc_i[8]}]
#set_load 4.0183  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_a_ecc_i[7]}]
#set_resistance 0.580989  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_a_ecc_i[7]}]
#set_load 4.05839  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_a_ecc_i[6]}]
#set_resistance 0.590835  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_a_ecc_i[6]}]
#set_load 3.39722  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_a_ecc_i[5]}]
#set_resistance 0.487391  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_a_ecc_i[5]}]
#set_load 3.64146  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_a_ecc_i[4]}]
#set_resistance 0.527574  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_a_ecc_i[4]}]
#set_load 3.54488  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_a_ecc_i[3]}]
#set_resistance 0.510399  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_a_ecc_i[3]}]
#set_load 3.54304  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_a_ecc_i[2]}]
#set_resistance 0.507192  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_a_ecc_i[2]}]
#set_load 4.59254  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_a_ecc_i[1]}]
#set_resistance 0.657903  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_a_ecc_i[1]}]
#set_load 5.18738  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_a_ecc_i[0]}]
#set_resistance 0.743328  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_a_ecc_i[0]}]
#set_load 4.182  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_b_ecc_i[31]}]
#set_resistance 0.600069  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_b_ecc_i[31]}]
#set_load 4.67664  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_b_ecc_i[30]}]
#set_resistance 0.677505  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_b_ecc_i[30]}]
#set_load 5.98505  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_b_ecc_i[29]}]
#set_resistance 0.869368  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_b_ecc_i[29]}]
#set_load 5.30484  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_b_ecc_i[28]}]
#set_resistance 0.766248  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_b_ecc_i[28]}]
#set_load 6.1929  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_b_ecc_i[27]}]
#set_resistance 0.896368  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_b_ecc_i[27]}]
#set_load 4.80913  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_b_ecc_i[26]}]
#set_resistance 0.695335  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_b_ecc_i[26]}]
#set_load 5.18191  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_b_ecc_i[25]}]
#set_resistance 0.746626  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_b_ecc_i[25]}]
#set_load 5.37613  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_b_ecc_i[24]}]
#set_resistance 0.778183  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_b_ecc_i[24]}]
#set_load 4.49527  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_b_ecc_i[23]}]
#set_resistance 0.647687  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_b_ecc_i[23]}]
#set_load 5.94589  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_b_ecc_i[22]}]
#set_resistance 0.858312  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_b_ecc_i[22]}]
#set_load 5.39238  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_b_ecc_i[21]}]
#set_resistance 0.773904  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_b_ecc_i[21]}]
#set_load 5.3681  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_b_ecc_i[20]}]
#set_resistance 0.772137  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_b_ecc_i[20]}]
#set_load 4.89341  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_b_ecc_i[19]}]
#set_resistance 0.702623  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_b_ecc_i[19]}]
#set_load 5.23631  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_b_ecc_i[18]}]
#set_resistance 0.750528  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_b_ecc_i[18]}]
#set_load 4.27281  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_b_ecc_i[17]}]
#set_resistance 0.611989  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_b_ecc_i[17]}]
#set_load 4.95193  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_b_ecc_i[16]}]
#set_resistance 0.708745  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_b_ecc_i[16]}]
#set_load 4.52905  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_b_ecc_i[15]}]
#set_resistance 0.649314  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_b_ecc_i[15]}]
#set_load 5.6582  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_b_ecc_i[14]}]
#set_resistance 0.814202  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_b_ecc_i[14]}]
#set_load 4.60539  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_b_ecc_i[13]}]
#set_resistance 0.661231  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_b_ecc_i[13]}]
#set_load 5.73077  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_b_ecc_i[12]}]
#set_resistance 0.830818  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_b_ecc_i[12]}]
#set_load 4.26221  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_b_ecc_i[11]}]
#set_resistance 0.610929  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_b_ecc_i[11]}]
#set_load 4.88171  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_b_ecc_i[10]}]
#set_resistance 0.702509  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_b_ecc_i[10]}]
#set_load 5.2569  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_b_ecc_i[9]}]
#set_resistance 0.761955  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_b_ecc_i[9]}]
#set_load 4.21781  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_b_ecc_i[8]}]
#set_resistance 0.604989  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_b_ecc_i[8]}]
#set_load 3.896  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_b_ecc_i[7]}]
#set_resistance 0.56515  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_b_ecc_i[7]}]
#set_load 3.70877  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_b_ecc_i[6]}]
#set_resistance 0.537239  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_b_ecc_i[6]}]
#set_load 3.39492  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_b_ecc_i[5]}]
#set_resistance 0.486466  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_b_ecc_i[5]}]
#set_load 3.76438  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_b_ecc_i[4]}]
#set_resistance 0.544206  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_b_ecc_i[4]}]
#set_load 3.64687  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_b_ecc_i[3]}]
#set_resistance 0.525503  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_b_ecc_i[3]}]
#set_load 3.61426  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_b_ecc_i[2]}]
#set_resistance 0.517463  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_b_ecc_i[2]}]
#set_load 5.01783  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_b_ecc_i[1]}]
#set_resistance 0.719307  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_b_ecc_i[1]}]
#set_load 5.25899  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_b_ecc_i[0]}]
#set_resistance 0.753062  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_rdata_b_ecc_i[0]}]
#set_load 2.88175  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[306]}]
#set_resistance 0.347602  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[306]}]
#set_load 2.88375  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[307]}]
#set_resistance 0.346094  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[307]}]
#set_load 2.93307  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[308]}]
#set_resistance 0.351995  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[308]}]
#set_load 3.0801  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[309]}]
#set_resistance 0.370654  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[309]}]
#set_load 0.455848  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[310]}]
#set_resistance 0.0622647  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[310]}]
#set_load 3.56251  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[311]}]
#set_resistance 0.426305  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[311]}]
#set_load 0.484202  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[312]}]
#set_resistance 0.0651978  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[312]}]
#set_load 3.8248  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[313]}]
#set_resistance 0.45801  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[313]}]
#set_load 0.527458  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[314]}]
#set_resistance 0.0729486  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[314]}]
#set_load 3.38741  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[315]}]
#set_resistance 0.402191  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[315]}]
#set_load 0.783921  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[316]}]
#set_resistance 0.107146  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[316]}]
#set_load 3.67892  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[317]}]
#set_resistance 0.439077  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[317]}]
#set_load 0.515282  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[318]}]
#set_resistance 0.0710771  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[318]}]
#set_load 2.66621  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[319]}]
#set_resistance 0.317661  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[319]}]
#set_load 0.796133  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[320]}]
#set_resistance 0.107773  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[320]}]
#set_load 2.6648  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[321]}]
#set_resistance 0.315581  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[321]}]
#set_load 2.2465  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[322]}]
#set_resistance 0.268988  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[322]}]
#set_load 0.695034  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[323]}]
#set_resistance 0.0953168  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[323]}]
#set_load 2.57062  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[324]}]
#set_resistance 0.308393  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[324]}]
#set_load 1.77562  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[325]}]
#set_resistance 0.241213  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[325]}]
#set_load 2.06712  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[326]}]
#set_resistance 0.247495  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[326]}]
#set_load 0.833671  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[327]}]
#set_resistance 0.114026  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[327]}]
#set_load 2.43958  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[328]}]
#set_resistance 0.295126  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[328]}]
#set_load 1.25311  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[329]}]
#set_resistance 0.171915  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[329]}]
#set_load 1.75522  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[330]}]
#set_resistance 0.214304  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[330]}]
#set_load 0.884515  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[331]}]
#set_resistance 0.12184  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[331]}]
#set_load 1.56035  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[332]}]
#set_resistance 0.189574  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[332]}]
#set_load 1.71359  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[333]}]
#set_resistance 0.222634  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[333]}]
#set_load 1.57428  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[334]}]
#set_resistance 0.193331  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[334]}]
#set_load 0.860783  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[335]}]
#set_resistance 0.119889  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[335]}]
#set_load 1.82179  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[336]}]
#set_resistance 0.224843  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[336]}]
#set_load 1.61668  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[337]}]
#set_resistance 0.212449  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[337]}]
#set_load 1.65147  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[338]}]
#set_resistance 0.217795  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[338]}]
#set_load 1.43008  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[339]}]
#set_resistance 0.200802  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[339]}]
#set_load 1.48712  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[340]}]
#set_resistance 0.198005  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[340]}]
#set_load 1.29156  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[341]}]
#set_resistance 0.182425  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[341]}]
#set_load 1.6749  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[342]}]
#set_resistance 0.220717  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[342]}]
#set_load 1.30041  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[343]}]
#set_resistance 0.181647  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[343]}]
#set_load 1.07228  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[344]}]
#set_resistance 0.141677  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[344]}]
#set_load 0.959908  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[345]}]
#set_resistance 0.133983  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[345]}]
#set_load 1.20645  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[346]}]
#set_resistance 0.158436  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[346]}]
#set_load 1.04661  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[347]}]
#set_resistance 0.143561  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[347]}]
#set_load 1.04923  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[348]}]
#set_resistance 0.13701  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[348]}]
#set_load 1.44486  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[349]}]
#set_resistance 0.19871  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[349]}]
#set_load 1.37372  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[350]}]
#set_resistance 0.177912  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[350]}]
#set_load 0.946771  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[351]}]
#set_resistance 0.131645  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[351]}]
#set_load 1.05995  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[352]}]
#set_resistance 0.139219  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[352]}]
#set_load 1.28649  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[353]}]
#set_resistance 0.176883  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[353]}]
#set_load 1.17076  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[354]}]
#set_resistance 0.152888  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[354]}]
#set_load 0.912103  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[355]}]
#set_resistance 0.127394  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[355]}]
#set_load 1.16123  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[356]}]
#set_resistance 0.152464  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[356]}]
#set_load 1.1186  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[357]}]
#set_resistance 0.154454  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[357]}]
#set_load 0.994033  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[358]}]
#set_resistance 0.129247  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[358]}]
#set_load 0.805413  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[359]}]
#set_resistance 0.111087  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[359]}]
#set_load 0.98614  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[360]}]
#set_resistance 0.127654  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[360]}]
#set_load 0.857571  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[361]}]
#set_resistance 0.11822  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[361]}]
#set_load 2.0928  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[362]}]
#set_resistance 0.265334  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[362]}]
#set_load 0.874227  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[363]}]
#set_resistance 0.121284  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[363]}]
#set_load 0.964707  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[364]}]
#set_resistance 0.124882  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[364]}]
#set_load 0.974403  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[365]}]
#set_resistance 0.134771  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[365]}]
#set_load 0.973748  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[366]}]
#set_resistance 0.124364  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[366]}]
#set_load 1.02975  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[367]}]
#set_resistance 0.133863  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[367]}]
#set_load 5.6876  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[368]}]
#set_resistance 0.617746  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[368]}]
#set_load 1.53652  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[370]}]
#set_resistance 0.223068  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[370]}]
#set_load 0.933327  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[371]}]
#set_resistance 0.13646  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[371]}]
#set_load 1.67891  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[372]}]
#set_resistance 0.24843  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[372]}]
#set_load 1.88757  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[373]}]
#set_resistance 0.279668  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[373]}]
#set_load 2.46615  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[374]}]
#set_resistance 0.364861  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[374]}]
#set_load 1.56468  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[375]}]
#set_resistance 0.232634  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[375]}]
#set_load 1.98753  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[376]}]
#set_resistance 0.293717  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[376]}]
#set_load 1.66599  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[377]}]
#set_resistance 0.248769  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[377]}]
#set_load 1.72128  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[378]}]
#set_resistance 0.253882  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[378]}]
#set_load 1.41122  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[379]}]
#set_resistance 0.210164  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[379]}]
#set_load 1.47091  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[380]}]
#set_resistance 0.215341  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[380]}]
#set_load 0.894142  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[381]}]
#set_resistance 0.13182  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[381]}]
#set_load 1.31708  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[382]}]
#set_resistance 0.189285  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[382]}]
#set_load 1.64994  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[383]}]
#set_resistance 0.244357  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[383]}]
#set_load 1.48377  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[384]}]
#set_resistance 0.21891  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[384]}]
#set_load 1.10313  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[385]}]
#set_resistance 0.165399  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[385]}]
#set_load 1.70507  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[386]}]
#set_resistance 0.250586  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[386]}]
#set_load 1.35646  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[387]}]
#set_resistance 0.200704  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[387]}]
#set_load 1.94892  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[388]}]
#set_resistance 0.289975  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[388]}]
#set_load 1.55884  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[389]}]
#set_resistance 0.229024  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[389]}]
#set_load 2.84002  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[390]}]
#set_resistance 0.423115  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[390]}]
#set_load 1.95419  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[391]}]
#set_resistance 0.29069  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[391]}]
#set_load 2.01278  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[392]}]
#set_resistance 0.297472  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[392]}]
#set_load 1.70518  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[393]}]
#set_resistance 0.253797  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[393]}]
#set_load 2.00683  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[394]}]
#set_resistance 0.294441  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[394]}]
#set_load 1.32778  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[395]}]
#set_resistance 0.195047  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[395]}]
#set_load 2.54878  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[396]}]
#set_resistance 0.378569  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[396]}]
#set_load 1.28375  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[397]}]
#set_resistance 0.197574  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[397]}]
#set_load 1.1001  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[398]}]
#set_resistance 0.164414  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[398]}]
#set_load 0.75805  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[399]}]
#set_resistance 0.115755  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[399]}]
#set_load 1.48582  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[400]}]
#set_resistance 0.223182  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[400]}]
#set_load 1.34055  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[401]}]
#set_resistance 0.204699  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[401]}]
#set_load 1.36418  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[402]}]
#set_resistance 0.189556  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[402]}]
#set_load 1.10428  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[403]}]
#set_resistance 0.155872  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[403]}]
#set_load 1.38999  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[404]}]
#set_resistance 0.19636  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[404]}]
#set_load 1.67619  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[405]}]
#set_resistance 0.233438  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[405]}]
#set_load 2.07379  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[406]}]
#set_resistance 0.289741  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[406]}]
#set_load 1.89581  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[407]}]
#set_resistance 0.259568  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[407]}]
#set_load 2.58151  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[408]}]
#set_resistance 0.356422  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[408]}]
#set_load 2.13945  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[409]}]
#set_resistance 0.297911  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[409]}]
#set_load 2.99859  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[410]}]
#set_resistance 0.416923  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[410]}]
#set_load 1.72797  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[411]}]
#set_resistance 0.237836  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[411]}]
#set_load 2.89263  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[412]}]
#set_resistance 0.4069  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[412]}]
#set_load 1.87684  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[413]}]
#set_resistance 0.261515  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[413]}]
#set_load 3.05369  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[414]}]
#set_resistance 0.429603  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[414]}]
#set_load 0.88495  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[415]}]
#set_resistance 0.125118  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[415]}]
#set_load 2.00769  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[416]}]
#set_resistance 0.280346  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[416]}]
#set_load 2.03083  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[417]}]
#set_resistance 0.276252  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[417]}]
#set_load 2.25341  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[418]}]
#set_resistance 0.317655  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[418]}]
#set_load 2.00655  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[419]}]
#set_resistance 0.281421  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[419]}]
#set_load 2.02972  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[420]}]
#set_resistance 0.286128  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[420]}]
#set_load 1.31315  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[421]}]
#set_resistance 0.178125  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[421]}]
#set_load 0.445472  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[422]}]
#set_resistance 0.0663174  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[422]}]
#set_load 1.82501  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[423]}]
#set_resistance 0.25104  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[423]}]
#set_load 1.73703  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[424]}]
#set_resistance 0.242512  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[424]}]
#set_load 1.7806  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[425]}]
#set_resistance 0.251723  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[425]}]
#set_load 1.74597  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[426]}]
#set_resistance 0.243633  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[426]}]
#set_load 1.76244  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[427]}]
#set_resistance 0.249667  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[427]}]
#set_load 1.11615  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[428]}]
#set_resistance 0.1542  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[428]}]
#set_load 2.57638  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[429]}]
#set_resistance 0.36309  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[429]}]
#set_load 2.94095  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[430]}]
#set_resistance 0.4148  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[430]}]
#set_load 2.11512  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[431]}]
#set_resistance 0.295542  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[431]}]
#set_load 0.822697  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[432]}]
#set_resistance 0.110482  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n[432]}]
#set_load 2.47045  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/fetch_enable_i[0]}]
#set_resistance 0.353437  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/fetch_enable_i[0]}]
#set_load 0.102511  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/core_busy_o]
#set_resistance 0.0153493  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/core_busy_o]
#set_load 1.55433  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_valid_id]
#set_resistance 0.189327  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_valid_id]
#set_load 2.69615  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_id[6]}]
#set_resistance 0.319742  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_id[6]}]
#set_load 2.62748  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_id[5]}]
#set_resistance 0.309829  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_id[5]}]
#set_load 2.38514  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_id[4]}]
#set_resistance 0.234564  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_id[4]}]
#set_load 1.80389  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_id[3]}]
#set_resistance 0.190731  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_id[3]}]
#set_load 0.73263  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_id[2]}]
#set_resistance 0.089906  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_id[2]}]
#set_load 0.515372  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_id[1]}]
#set_resistance 0.0746071  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_id[1]}]
#set_load 0.344721  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_id[0]}]
#set_resistance 0.0502243  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_id[0]}]
#set_load 0.187682  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_alu_id[31]}]
#set_resistance 0.027202  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_alu_id[31]}]
#set_load 1.82087  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_alu_id[30]}]
#set_resistance 0.254574  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_alu_id[30]}]
#set_load 0.242161  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_alu_id[29]}]
#set_resistance 0.0357319  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_alu_id[29]}]
#set_load 0.324941  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_alu_id[28]}]
#set_resistance 0.047615  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_alu_id[28]}]
#set_load 1.20702  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_alu_id[27]}]
#set_resistance 0.13821  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_alu_id[27]}]
#set_load 0.409031  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_alu_id[26]}]
#set_resistance 0.053449  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_alu_id[26]}]
#set_load 1.17818  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_alu_id[25]}]
#set_resistance 0.141974  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_alu_id[25]}]
#set_load 4.56637  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_alu_id[14]}]
#set_resistance 0.517983  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_alu_id[14]}]
#set_load 2.91283  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_alu_id[13]}]
#set_resistance 0.314873  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_alu_id[13]}]
#set_load 2.14104  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_alu_id[12]}]
#set_resistance 0.269219  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_alu_id[12]}]
#set_load 3.27127  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_alu_id[6]}]
#set_resistance 0.410497  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_alu_id[6]}]
#set_load 3.10905  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_alu_id[5]}]
#set_resistance 0.38253  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_alu_id[5]}]
#set_load 2.03612  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_alu_id[4]}]
#set_resistance 0.286274  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_alu_id[4]}]
#set_load 2.33372  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_alu_id[3]}]
#set_resistance 0.287629  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_alu_id[3]}]
#set_load 1.88014  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_alu_id[2]}]
#set_resistance 0.223907  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_alu_id[2]}]
#set_load 2.16182  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_alu_id[1]}]
#set_resistance 0.304666  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_alu_id[1]}]
#set_load 1.98451  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_alu_id[0]}]
#set_resistance 0.281148  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_alu_id[0]}]
#set_load 2.64916  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_c_id[15]}]
#set_resistance 0.384981  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_c_id[15]}]
#set_load 2.31805  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_c_id[14]}]
#set_resistance 0.340283  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_c_id[14]}]
#set_load 2.1676  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_c_id[13]}]
#set_resistance 0.313239  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_c_id[13]}]
#set_load 1.45843  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_c_id[12]}]
#set_resistance 0.210945  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_c_id[12]}]
#set_load 1.90583  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_c_id[11]}]
#set_resistance 0.274608  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_c_id[11]}]
#set_load 1.39173  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_c_id[10]}]
#set_resistance 0.201008  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_c_id[10]}]
#set_load 1.05516  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_c_id[9]}]
#set_resistance 0.151048  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_c_id[9]}]
#set_load 0.714575  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_c_id[8]}]
#set_resistance 0.102497  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_c_id[8]}]
#set_load 1.47259  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_c_id[7]}]
#set_resistance 0.211337  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_c_id[7]}]
#set_load 1.09083  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_c_id[6]}]
#set_resistance 0.157533  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_c_id[6]}]
#set_load 1.39099  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_c_id[5]}]
#set_resistance 0.201448  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_c_id[5]}]
#set_load 0.81111  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_c_id[4]}]
#set_resistance 0.117133  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_c_id[4]}]
#set_load 1.04061  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_c_id[3]}]
#set_resistance 0.148913  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_c_id[3]}]
#set_load 0.949424  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_c_id[2]}]
#set_resistance 0.138967  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_c_id[2]}]
#set_load 1.218  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_c_id[1]}]
#set_resistance 0.176682  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_c_id[1]}]
#set_load 0.894382  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_c_id[0]}]
#set_resistance 0.130315  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_rdata_c_id[0]}]
#set_load 2.79527  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_is_compressed_id]
#set_resistance 0.363022  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_is_compressed_id]
#set_load 1.71236  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_fetch_err]
#set_resistance 0.217577  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_fetch_err]
#set_load 1.77755  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_fetch_err_plus2]
#set_resistance 0.255227  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_fetch_err_plus2]
#set_load 1.30457  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/illegal_c_insn_id]
#set_resistance 0.192322  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/illegal_c_insn_id]
#set_load 1.86671  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_depc[31]}]
#set_resistance 0.283866  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_depc[31]}]
#set_load 0.971449  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_depc[30]}]
#set_resistance 0.148141  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_depc[30]}]
#set_load 1.57139  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_depc[29]}]
#set_resistance 0.237444  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_depc[29]}]
#set_load 1.77749  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_depc[28]}]
#set_resistance 0.270784  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_depc[28]}]
#set_load 1.25783  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_depc[27]}]
#set_resistance 0.193222  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_depc[27]}]
#set_load 1.94266  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_depc[26]}]
#set_resistance 0.291895  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_depc[26]}]
#set_load 0.709887  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_depc[25]}]
#set_resistance 0.107673  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_depc[25]}]
#set_load 1.82122  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_depc[24]}]
#set_resistance 0.275728  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_depc[24]}]
#set_load 1.46023  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_depc[23]}]
#set_resistance 0.22405  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_depc[23]}]
#set_load 1.85615  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_depc[22]}]
#set_resistance 0.279108  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_depc[22]}]
#set_load 1.22415  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_depc[21]}]
#set_resistance 0.184705  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_depc[21]}]
#set_load 2.61829  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_depc[20]}]
#set_resistance 0.389418  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_depc[20]}]
#set_load 1.34435  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_depc[19]}]
#set_resistance 0.202902  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_depc[19]}]
#set_load 1.33672  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_depc[18]}]
#set_resistance 0.203266  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_depc[18]}]
#set_load 1.88002  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_depc[17]}]
#set_resistance 0.288672  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_depc[17]}]
#set_load 1.53779  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_depc[16]}]
#set_resistance 0.225487  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_depc[16]}]
#set_load 1.76236  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_depc[15]}]
#set_resistance 0.266801  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_depc[15]}]
#set_load 1.79492  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_depc[14]}]
#set_resistance 0.27592  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_depc[14]}]
#set_load 1.05348  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_depc[13]}]
#set_resistance 0.158054  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_depc[13]}]
#set_load 2.29546  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_depc[12]}]
#set_resistance 0.349711  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_depc[12]}]
#set_load 0.405148  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_depc[11]}]
#set_resistance 0.0594611  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_depc[11]}]
#set_load 1.78711  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_depc[10]}]
#set_resistance 0.274471  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_depc[10]}]
#set_load 2.18356  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_depc[9]}]
#set_resistance 0.332301  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_depc[9]}]
#set_load 1.52457  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_depc[8]}]
#set_resistance 0.2335  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_depc[8]}]
#set_load 1.2875  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_depc[7]}]
#set_resistance 0.192887  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_depc[7]}]
#set_load 2.8102  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_depc[6]}]
#set_resistance 0.429614  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_depc[6]}]
#set_load 0.784212  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_depc[5]}]
#set_resistance 0.116383  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_depc[5]}]
#set_load 2.43032  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_depc[4]}]
#set_resistance 0.36997  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_depc[4]}]
#set_load 2.21726  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_depc[3]}]
#set_resistance 0.334828  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_depc[3]}]
#set_load 1.83836  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_depc[2]}]
#set_resistance 0.28299  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_depc[2]}]
#set_load 1.28604  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_depc[1]}]
#set_resistance 0.192588  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_depc[1]}]
#set_load 2.34043  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_mtvec[31]}]
#set_resistance 0.354424  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_mtvec[31]}]
#set_load 3.28431  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_mtvec[30]}]
#set_resistance 0.49754  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_mtvec[30]}]
#set_load 1.87595  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_mtvec[29]}]
#set_resistance 0.287764  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_mtvec[29]}]
#set_load 1.08313  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_mtvec[28]}]
#set_resistance 0.166156  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_mtvec[28]}]
#set_load 1.18349  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_mtvec[27]}]
#set_resistance 0.18074  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_mtvec[27]}]
#set_load 1.23915  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_mtvec[26]}]
#set_resistance 0.18343  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_mtvec[26]}]
#set_load 0.70325  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_mtvec[25]}]
#set_resistance 0.10738  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_mtvec[25]}]
#set_load 1.14856  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_mtvec[24]}]
#set_resistance 0.17567  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_mtvec[24]}]
#set_load 1.57578  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_mtvec[23]}]
#set_resistance 0.242136  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_mtvec[23]}]
#set_load 1.47855  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_mtvec[22]}]
#set_resistance 0.221431  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_mtvec[22]}]
#set_load 0.719557  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_mtvec[21]}]
#set_resistance 0.10866  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_mtvec[21]}]
#set_load 0.944844  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_mtvec[20]}]
#set_resistance 0.144457  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_mtvec[20]}]
#set_load 1.40803  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_mtvec[19]}]
#set_resistance 0.211423  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_mtvec[19]}]
#set_load 1.04536  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_mtvec[18]}]
#set_resistance 0.160261  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_mtvec[18]}]
#set_load 2.21248  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_mtvec[17]}]
#set_resistance 0.337317  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_mtvec[17]}]
#set_load 1.49022  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_mtvec[16]}]
#set_resistance 0.224441  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_mtvec[16]}]
#set_load 2.54038  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_mtvec[15]}]
#set_resistance 0.387982  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_mtvec[15]}]
#set_load 0.970897  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_mtvec[14]}]
#set_resistance 0.149277  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_mtvec[14]}]
#set_load 1.14141  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_mtvec[13]}]
#set_resistance 0.170633  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_mtvec[13]}]
#set_load 1.55504  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_mtvec[12]}]
#set_resistance 0.235393  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_mtvec[12]}]
#set_load 1.87901  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_mtvec[11]}]
#set_resistance 0.2829  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_mtvec[11]}]
#set_load 1.86988  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_mtvec[10]}]
#set_resistance 0.282718  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_mtvec[10]}]
#set_load 2.07535  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_mtvec[9]}]
#set_resistance 0.317514  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_mtvec[9]}]
#set_load 0.868121  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_mtvec[8]}]
#set_resistance 0.130396  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_mtvec[8]}]
#set_load 0.479577  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[65]}]
#set_resistance 0.0649059  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[65]}]
#set_load 1.25594  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[64]}]
#set_resistance 0.174041  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[64]}]
#set_load 3.65107  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[63]}]
#set_resistance 0.403327  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[63]}]
#set_load 2.30058  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[62]}]
#set_resistance 0.293189  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[62]}]
#set_load 3.85455  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[61]}]
#set_resistance 0.444779  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[61]}]
#set_load 3.7205  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[60]}]
#set_resistance 0.429792  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[60]}]
#set_load 3.44557  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[59]}]
#set_resistance 0.416851  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[59]}]
#set_load 2.90919  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[58]}]
#set_resistance 0.355709  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[58]}]
#set_load 3.46276  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[57]}]
#set_resistance 0.402646  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[57]}]
#set_load 3.19637  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[56]}]
#set_resistance 0.372601  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[56]}]
#set_load 4.18781  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[55]}]
#set_resistance 0.483433  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[55]}]
#set_load 4.41157  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[54]}]
#set_resistance 0.488107  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[54]}]
#set_load 3.10902  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[53]}]
#set_resistance 0.361219  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[53]}]
#set_load 2.61637  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[52]}]
#set_resistance 0.318011  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[52]}]
#set_load 3.6974  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[51]}]
#set_resistance 0.429064  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[51]}]
#set_load 4.87816  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[50]}]
#set_resistance 0.56495  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[50]}]
#set_load 3.62457  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[49]}]
#set_resistance 0.40505  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[49]}]
#set_load 4.31966  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[48]}]
#set_resistance 0.480499  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[48]}]
#set_load 3.4738  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[47]}]
#set_resistance 0.388585  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[47]}]
#set_load 3.31435  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[46]}]
#set_resistance 0.3853  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[46]}]
#set_load 2.88657  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[45]}]
#set_resistance 0.336196  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[45]}]
#set_load 3.23296  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[44]}]
#set_resistance 0.375368  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[44]}]
#set_load 1.92625  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[43]}]
#set_resistance 0.249616  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[43]}]
#set_load 1.57612  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[42]}]
#set_resistance 0.194887  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[42]}]
#set_load 2.3899  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[41]}]
#set_resistance 0.28007  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[41]}]
#set_load 2.05826  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[40]}]
#set_resistance 0.241444  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[40]}]
#set_load 1.61161  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[39]}]
#set_resistance 0.197795  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[39]}]
#set_load 2.07326  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[38]}]
#set_resistance 0.241169  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[38]}]
#set_load 1.73407  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[37]}]
#set_resistance 0.211054  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[37]}]
#set_load 1.69346  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[36]}]
#set_resistance 0.217715  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[36]}]
#set_load 2.58058  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[35]}]
#set_resistance 0.298311  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[35]}]
#set_load 2.40171  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[34]}]
#set_resistance 0.291508  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[34]}]
#set_load 2.59312  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[33]}]
#set_resistance 0.301499  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[33]}]
#set_load 3.68221  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[32]}]
#set_resistance 0.414402  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[32]}]
#set_load 2.67793  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[31]}]
#set_resistance 0.357775  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[31]}]
#set_load 1.53457  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[30]}]
#set_resistance 0.221568  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[30]}]
#set_load 1.10668  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[29]}]
#set_resistance 0.161083  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[29]}]
#set_load 1.869  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[28]}]
#set_resistance 0.273142  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[28]}]
#set_load 2.3982  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[27]}]
#set_resistance 0.349948  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[27]}]
#set_load 0.836623  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[26]}]
#set_resistance 0.120937  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[26]}]
#set_load 0.947784  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[25]}]
#set_resistance 0.136462  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[25]}]
#set_load 0.835481  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[24]}]
#set_resistance 0.120218  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[24]}]
#set_load 0.869483  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[23]}]
#set_resistance 0.129388  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[23]}]
#set_load 0.922181  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[22]}]
#set_resistance 0.139605  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[22]}]
#set_load 1.29285  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[21]}]
#set_resistance 0.193891  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[21]}]
#set_load 1.24162  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[20]}]
#set_resistance 0.187739  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[20]}]
#set_load 0.979409  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[19]}]
#set_resistance 0.145928  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[19]}]
#set_load 0.849193  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[18]}]
#set_resistance 0.127317  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[18]}]
#set_load 1.85522  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[17]}]
#set_resistance 0.274975  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[17]}]
#set_load 0.963331  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[16]}]
#set_resistance 0.145085  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[16]}]
#set_load 0.835631  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[15]}]
#set_resistance 0.120415  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[15]}]
#set_load 0.747698  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[14]}]
#set_resistance 0.11252  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[14]}]
#set_load 1.68054  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[13]}]
#set_resistance 0.247994  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[13]}]
#set_load 1.16877  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[12]}]
#set_resistance 0.17537  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[12]}]
#set_load 1.05015  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[11]}]
#set_resistance 0.155159  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[11]}]
#set_load 0.971037  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[10]}]
#set_resistance 0.144339  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[10]}]
#set_load 1.39495  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[9]}]
#set_resistance 0.200144  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[9]}]
#set_load 0.940453  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[8]}]
#set_resistance 0.135888  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[8]}]
#set_load 0.548848  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[7]}]
#set_resistance 0.0800251  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[7]}]
#set_load 0.411931  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[6]}]
#set_resistance 0.0606345  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[6]}]
#set_load 1.11321  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[5]}]
#set_resistance 0.160759  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[5]}]
#set_load 0.560465  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[4]}]
#set_resistance 0.081489  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[4]}]
#set_load 0.564035  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[3]}]
#set_resistance 0.0835144  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[3]}]
#set_load 0.93383  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[2]}]
#set_resistance 0.13771  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[2]}]
#set_load 1.21848  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[1]}]
#set_resistance 0.176274  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[1]}]
#set_load 0.798405  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[0]}]
#set_resistance 0.116843  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_q_ex[0]}]
#set_load 0.0643524  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[65]}]
#set_resistance 0.00991774  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[65]}]
#set_load 0.147339  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[64]}]
#set_resistance 0.0219729  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[64]}]
#set_load 0.14339  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[63]}]
#set_resistance 0.0205401  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[63]}]
#set_load 0.0607366  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[62]}]
#set_resistance 0.00906347  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[62]}]
#set_load 0.557181  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[61]}]
#set_resistance 0.0837156  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[61]}]
#set_load 0.112392  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[60]}]
#set_resistance 0.0167125  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[60]}]
#set_load 0.565319  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[59]}]
#set_resistance 0.0854775  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[59]}]
#set_load 0.164449  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[58]}]
#set_resistance 0.0251741  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[58]}]
#set_load 0.255377  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[57]}]
#set_resistance 0.0380671  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[57]}]
#set_load 0.0790054  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[56]}]
#set_resistance 0.0120462  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[56]}]
#set_load 0.415667  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[55]}]
#set_resistance 0.0616425  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[55]}]
#set_load 0.147611  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[54]}]
#set_resistance 0.0212943  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[54]}]
#set_load 0.259985  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[53]}]
#set_resistance 0.0377603  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[53]}]
#set_load 0.259267  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[52]}]
#set_resistance 0.0377066  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[52]}]
#set_load 0.230244  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[51]}]
#set_resistance 0.0341701  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[51]}]
#set_load 0.589646  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[50]}]
#set_resistance 0.0863379  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[50]}]
#set_load 0.0438993  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[49]}]
#set_resistance 0.0062869  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[49]}]
#set_load 0.39092  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[48]}]
#set_resistance 0.0578494  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[48]}]
#set_load 0.367215  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[47]}]
#set_resistance 0.0560506  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[47]}]
#set_load 0.741027  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[46]}]
#set_resistance 0.111777  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[46]}]
#set_load 0.130136  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[45]}]
#set_resistance 0.0193821  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[45]}]
#set_load 0.378971  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[44]}]
#set_resistance 0.0565034  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[44]}]
#set_load 0.767275  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[43]}]
#set_resistance 0.11434  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[43]}]
#set_load 0.620375  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[42]}]
#set_resistance 0.0927486  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[42]}]
#set_load 0.786324  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[41]}]
#set_resistance 0.119546  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[41]}]
#set_load 0.359765  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[40]}]
#set_resistance 0.0541146  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[40]}]
#set_load 0.623867  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[39]}]
#set_resistance 0.091976  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[39]}]
#set_load 0.769523  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[38]}]
#set_resistance 0.116418  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[38]}]
#set_load 0.731745  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[37]}]
#set_resistance 0.106037  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[37]}]
#set_load 0.653653  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[36]}]
#set_resistance 0.0951717  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[36]}]
#set_load 0.475578  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[35]}]
#set_resistance 0.0686617  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[35]}]
#set_load 0.895222  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[34]}]
#set_resistance 0.129266  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[34]}]
#set_load 0.747212  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[33]}]
#set_resistance 0.107307  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[33]}]
#set_load 1.15146  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[32]}]
#set_resistance 0.166086  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[32]}]
#set_load 0.285706  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[31]}]
#set_resistance 0.0413663  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[31]}]
#set_load 0.250824  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[30]}]
#set_resistance 0.038078  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[30]}]
#set_load 0.255445  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[29]}]
#set_resistance 0.0388004  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[29]}]
#set_load 1.89571  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[28]}]
#set_resistance 0.275636  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[28]}]
#set_load 2.10655  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[27]}]
#set_resistance 0.306888  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[27]}]
#set_load 0.155153  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[26]}]
#set_resistance 0.0225399  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[26]}]
#set_load 0.418005  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[25]}]
#set_resistance 0.060318  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[25]}]
#set_load 0.122851  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[24]}]
#set_resistance 0.0176614  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[24]}]
#set_load 0.590281  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[23]}]
#set_resistance 0.088925  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[23]}]
#set_load 0.565871  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[22]}]
#set_resistance 0.0863513  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[22]}]
#set_load 0.591533  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[21]}]
#set_resistance 0.0914059  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[21]}]
#set_load 0.855595  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[20]}]
#set_resistance 0.131116  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[20]}]
#set_load 0.326574  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[19]}]
#set_resistance 0.0501258  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[19]}]
#set_load 0.534134  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[18]}]
#set_resistance 0.0799985  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[18]}]
#set_load 0.65933  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[17]}]
#set_resistance 0.100514  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[17]}]
#set_load 0.620272  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[16]}]
#set_resistance 0.0940801  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[16]}]
#set_load 0.0233735  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[15]}]
#set_resistance 0.00342049  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[15]}]
#set_load 0.695172  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[14]}]
#set_resistance 0.104583  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[14]}]
#set_load 0.327099  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[13]}]
#set_resistance 0.0496623  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[13]}]
#set_load 1.11401  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[12]}]
#set_resistance 0.168819  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[12]}]
#set_load 0.231941  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[11]}]
#set_resistance 0.033975  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[11]}]
#set_load 0.408475  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[10]}]
#set_resistance 0.0629047  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[10]}]
#set_load 0.0835337  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[9]}]
#set_resistance 0.0125223  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[9]}]
#set_load 0.432963  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[8]}]
#set_resistance 0.0643317  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[8]}]
#set_load 0.0473042  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[7]}]
#set_resistance 0.00696293  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[7]}]
#set_load 0.145454  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[6]}]
#set_resistance 0.0213549  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[6]}]
#set_load 0.217545  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[5]}]
#set_resistance 0.0318521  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[5]}]
#set_load 0.412766  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[4]}]
#set_resistance 0.062537  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[4]}]
#set_load 0.127309  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[3]}]
#set_resistance 0.0188773  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[3]}]
#set_load 0.75416  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[2]}]
#set_resistance 0.110766  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[2]}]
#set_load 0.175585  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[1]}]
#set_resistance 0.025764  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[1]}]
#set_load 0.133363  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[0]}]
#set_resistance 0.0203729  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_d_ex[0]}]
#set_load 1.5248  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_we_ex_0_]
#set_resistance 0.219373  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/imd_val_we_ex_0_]
#set_load 2.77432  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_mstatus_tw]
#set_resistance 0.385896  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_mstatus_tw]
#set_load 7.38009  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_ind_timing]
#set_resistance 1.0232  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_ind_timing]
#set_load 1.00173  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/lsu_type[1]}]
#set_resistance 0.130895  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/lsu_type[1]}]
#set_load 0.274881  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/lsu_type[0]}]
#set_resistance 0.0410962  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/lsu_type[0]}]
#set_load 1.11271  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/lsu_sign_ext]
#set_resistance 0.16905  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/lsu_sign_ext]
#set_load 0.206726  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/lsu_load_err]
#set_resistance 0.0310828  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/lsu_load_err]
#set_load 0.188331  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/lsu_store_err]
#set_resistance 0.0282483  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/lsu_store_err]
#set_load 1.25651  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_mstatus_mie]
#set_resistance 0.17497  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/csr_mstatus_mie]
#set_load 1.12684  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/nmi_mode]
#set_resistance 0.167432  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/nmi_mode]
#set_load 1.21518  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/debug_mode]
#set_resistance 0.13392  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/debug_mode]
#set_load 4.50505  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/debug_single_step]
#set_resistance 0.678888  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/debug_single_step]
#set_load 0.968848  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/debug_ebreakm]
#set_resistance 0.131023  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/debug_ebreakm]
#set_load 1.1736  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/debug_ebreaku]
#set_resistance 0.157926  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/debug_ebreaku]
#set_load 2.8467  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_id[31]}]
#set_resistance 0.409219  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_id[31]}]
#set_load 2.81275  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_id[30]}]
#set_resistance 0.403747  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_id[30]}]
#set_load 3.16469  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_id[29]}]
#set_resistance 0.45364  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_id[29]}]
#set_load 2.77587  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_id[28]}]
#set_resistance 0.397191  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_id[28]}]
#set_load 3.25325  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_id[27]}]
#set_resistance 0.468128  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_id[27]}]
#set_load 3.0249  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_id[26]}]
#set_resistance 0.4351  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_id[26]}]
#set_load 3.06739  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_id[25]}]
#set_resistance 0.440682  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_id[25]}]
#set_load 3.06814  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_id[24]}]
#set_resistance 0.443558  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_id[24]}]
#set_load 3.46306  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_id[23]}]
#set_resistance 0.503185  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_id[23]}]
#set_load 3.41728  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_id[22]}]
#set_resistance 0.495072  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_id[22]}]
#set_load 3.78306  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_id[21]}]
#set_resistance 0.545999  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_id[21]}]
#set_load 3.75316  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_id[20]}]
#set_resistance 0.542717  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_id[20]}]
#set_load 3.47139  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_id[19]}]
#set_resistance 0.499646  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_id[19]}]
#set_load 3.19417  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_id[18]}]
#set_resistance 0.459425  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_id[18]}]
#set_load 3.28561  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_id[17]}]
#set_resistance 0.472243  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_id[17]}]
#set_load 3.7247  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_id[16]}]
#set_resistance 0.54202  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_id[16]}]
#set_load 2.26786  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_id[15]}]
#set_resistance 0.3255  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_id[15]}]
#set_load 2.69574  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_id[14]}]
#set_resistance 0.38797  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_id[14]}]
#set_load 2.57452  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_id[13]}]
#set_resistance 0.368585  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_id[13]}]
#set_load 2.99563  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_id[12]}]
#set_resistance 0.430911  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_id[12]}]
#set_load 2.93437  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_id[11]}]
#set_resistance 0.421269  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_id[11]}]
#set_load 2.75039  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_id[10]}]
#set_resistance 0.394416  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_id[10]}]
#set_load 2.93224  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_id[9]}]
#set_resistance 0.420356  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_id[9]}]
#set_load 2.85492  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_id[8]}]
#set_resistance 0.409255  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_id[8]}]
#set_load 2.77213  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_id[7]}]
#set_resistance 0.397039  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_id[7]}]
#set_load 2.5411  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_id[6]}]
#set_resistance 0.364412  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_id[6]}]
#set_load 2.62885  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_id[5]}]
#set_resistance 0.376332  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_id[5]}]
#set_load 2.70477  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_id[4]}]
#set_resistance 0.387881  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_id[4]}]
#set_load 2.39539  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_id[3]}]
#set_resistance 0.342725  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_id[3]}]
#set_load 1.9311  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_id[2]}]
#set_resistance 0.277001  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_id[2]}]
#set_load 1.96186  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_id[1]}]
#set_resistance 0.280687  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_id[1]}]
#set_load 2.48538  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_id[0]}]
#set_resistance 0.356569  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_id[0]}]
#set_load 0.460315  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_we_id]
#set_resistance 0.0660478  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_we_id]
#set_load 1.79771  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_fwd_wb[31]}]
#set_resistance 0.24861  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_fwd_wb[31]}]
#set_load 2.12942  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_fwd_wb[30]}]
#set_resistance 0.290815  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_fwd_wb[30]}]
#set_load 1.0093  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_fwd_wb[29]}]
#set_resistance 0.138823  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_fwd_wb[29]}]
#set_load 2.22093  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_fwd_wb[28]}]
#set_resistance 0.302157  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_fwd_wb[28]}]
#set_load 1.51533  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_fwd_wb[27]}]
#set_resistance 0.205119  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_fwd_wb[27]}]
#set_load 1.76261  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_fwd_wb[26]}]
#set_resistance 0.236712  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_fwd_wb[26]}]
#set_load 1.80202  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_fwd_wb[25]}]
#set_resistance 0.244748  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_fwd_wb[25]}]
#set_load 1.74004  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_fwd_wb[24]}]
#set_resistance 0.232638  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_fwd_wb[24]}]
#set_load 0.611824  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_fwd_wb[23]}]
#set_resistance 0.0817863  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_fwd_wb[23]}]
#set_load 1.25476  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_fwd_wb[22]}]
#set_resistance 0.168712  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_fwd_wb[22]}]
#set_load 0.639737  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_fwd_wb[21]}]
#set_resistance 0.0863598  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_fwd_wb[21]}]
#set_load 1.42372  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_fwd_wb[20]}]
#set_resistance 0.190843  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_fwd_wb[20]}]
#set_load 1.25702  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_fwd_wb[19]}]
#set_resistance 0.169243  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_fwd_wb[19]}]
#set_load 1.39074  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_fwd_wb[18]}]
#set_resistance 0.188339  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_fwd_wb[18]}]
#set_load 1.02054  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_fwd_wb[17]}]
#set_resistance 0.13703  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_fwd_wb[17]}]
#set_load 1.47019  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_fwd_wb[16]}]
#set_resistance 0.197675  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_fwd_wb[16]}]
#set_load 1.03964  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_fwd_wb[15]}]
#set_resistance 0.141173  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_fwd_wb[15]}]
#set_load 1.23876  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_fwd_wb[14]}]
#set_resistance 0.165413  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_fwd_wb[14]}]
#set_load 0.751074  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_fwd_wb[13]}]
#set_resistance 0.103027  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_fwd_wb[13]}]
#set_load 0.934427  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_fwd_wb[12]}]
#set_resistance 0.126587  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_fwd_wb[12]}]
#set_load 0.804429  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_fwd_wb[11]}]
#set_resistance 0.110287  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_fwd_wb[11]}]
#set_load 1.04437  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_fwd_wb[10]}]
#set_resistance 0.14147  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_fwd_wb[10]}]
#set_load 0.8797  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_fwd_wb[9]}]
#set_resistance 0.120933  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_fwd_wb[9]}]
#set_load 1.14484  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_fwd_wb[8]}]
#set_resistance 0.156911  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_fwd_wb[8]}]
#set_load 0.723969  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_fwd_wb[7]}]
#set_resistance 0.100517  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_fwd_wb[7]}]
#set_load 1.00604  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_fwd_wb[6]}]
#set_resistance 0.136624  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_fwd_wb[6]}]
#set_load 0.822723  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_fwd_wb[5]}]
#set_resistance 0.11185  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_fwd_wb[5]}]
#set_load 1.15095  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_fwd_wb[4]}]
#set_resistance 0.15609  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_fwd_wb[4]}]
#set_load 0.912488  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_fwd_wb[3]}]
#set_resistance 0.123437  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_fwd_wb[3]}]
#set_load 1.70617  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_fwd_wb[2]}]
#set_resistance 0.227393  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_fwd_wb[2]}]
#set_load 1.50826  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_fwd_wb[1]}]
#set_resistance 0.202707  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_fwd_wb[1]}]
#set_load 1.88286  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_fwd_wb[0]}]
#set_resistance 0.251609  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_wdata_fwd_wb[0]}]
#set_load 1.76848  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/en_wb]
#set_resistance 0.203818  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/en_wb]
#set_load 0.83066  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_type_wb_1_]
#set_resistance 0.106613  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_type_wb_1_]
#set_load 8.67825  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_we_o]
#set_resistance 0.826694  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_we_o]
#set_load 0.25186  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_perf_count_id]
#set_resistance 0.0367319  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/instr_perf_count_id]
#set_load 3.69638  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/alu_adder_result_ex_0_]
#set_resistance 0.438895  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/alu_adder_result_ex_0_]
#set_load 1.13852  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_req_o]
#set_resistance 0.170486  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/data_req_o]
#set_load 0.143919  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/pc_wb[31]}]
#set_resistance 0.0214202  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/pc_wb[31]}]
#set_load 0.0989245  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/pc_wb[30]}]
#set_resistance 0.0150188  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/pc_wb[30]}]
#set_load 0.225838  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/pc_wb[29]}]
#set_resistance 0.0331328  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/pc_wb[29]}]
#set_load 0.286508  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/pc_wb[28]}]
#set_resistance 0.0410686  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/pc_wb[28]}]
#set_load 0.133966  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/pc_wb[27]}]
#set_resistance 0.019712  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/pc_wb[27]}]
#set_load 0.502599  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/pc_wb[26]}]
#set_resistance 0.0746129  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/pc_wb[26]}]
#set_load 0.213025  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/pc_wb[25]}]
#set_resistance 0.0317827  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/pc_wb[25]}]
#set_load 0.490628  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/pc_wb[24]}]
#set_resistance 0.0723486  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/pc_wb[24]}]
#set_load 0.0829439  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/pc_wb[23]}]
#set_resistance 0.0118766  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/pc_wb[23]}]
#set_load 0.550671  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/pc_wb[22]}]
#set_resistance 0.0814877  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/pc_wb[22]}]
#set_load 0.196407  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/pc_wb[21]}]
#set_resistance 0.0291782  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/pc_wb[21]}]
#set_load 1.00996  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/pc_wb[20]}]
#set_resistance 0.146768  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/pc_wb[20]}]
#set_load 0.437559  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/pc_wb[19]}]
#set_resistance 0.0642099  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/pc_wb[19]}]
#set_load 0.390865  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/pc_wb[18]}]
#set_resistance 0.0575536  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/pc_wb[18]}]
#set_load 0.392387  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/pc_wb[17]}]
#set_resistance 0.0579753  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/pc_wb[17]}]
#set_load 0.741916  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/pc_wb[16]}]
#set_resistance 0.10706  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/pc_wb[16]}]
#set_load 0.375777  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/pc_wb[15]}]
#set_resistance 0.0545017  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/pc_wb[15]}]
#set_load 0.23062  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/pc_wb[14]}]
#set_resistance 0.0337316  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/pc_wb[14]}]
#set_load 0.40547  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/pc_wb[13]}]
#set_resistance 0.0587577  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/pc_wb[13]}]
#set_load 0.600948  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/pc_wb[12]}]
#set_resistance 0.0868102  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/pc_wb[12]}]
#set_load 0.100322  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/pc_wb[11]}]
#set_resistance 0.014393  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/pc_wb[11]}]
#set_load 0.479695  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/pc_wb[10]}]
#set_resistance 0.0702236  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/pc_wb[10]}]
#set_load 0.390219  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/pc_wb[9]}]
#set_resistance 0.05668  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/pc_wb[9]}]
#set_load 0.534192  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/pc_wb[8]}]
#set_resistance 0.0785993  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/pc_wb[8]}]
#set_load 0.371479  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/pc_wb[7]}]
#set_resistance 0.0550728  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/pc_wb[7]}]
#set_load 0.57372  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/pc_wb[6]}]
#set_resistance 0.0843912  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/pc_wb[6]}]
#set_load 0.142168  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/pc_wb[5]}]
#set_resistance 0.0212087  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/pc_wb[5]}]
#set_load 0.516545  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/pc_wb[4]}]
#set_resistance 0.0739202  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/pc_wb[4]}]
#set_load 0.553064  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/pc_wb[3]}]
#set_resistance 0.0801014  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/pc_wb[3]}]
#set_load 0.291014  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/pc_wb[2]}]
#set_resistance 0.044084  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/pc_wb[2]}]
#set_load 0.440361  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/pc_wb[1]}]
#set_resistance 0.0632109  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/pc_wb[1]}]
#set_load 0.153533  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/pc_wb[0]}]
#set_resistance 0.022365  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/pc_wb[0]}]
#set_load 2.87866  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/perf_instr_ret_wb_spec]
#set_resistance 0.437852  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/perf_instr_ret_wb_spec]
#set_load 1.61432  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_new_id_d]
#set_resistance 0.146804  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_new_id_d]
#set_load 0.135413  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_valid_id_d]
#set_resistance 0.0202633  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_valid_id_d]
#set_load 0.908405  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_illegal_c_insn]
#set_resistance 0.137992  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_illegal_c_insn]
#set_load 1.05564  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_decompressed[0]}]
#set_resistance 0.142099  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_decompressed[0]}]
#set_load 0.594725  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_decompressed[1]}]
#set_resistance 0.0864306  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_decompressed[1]}]
#set_load 0.691489  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_decompressed[2]}]
#set_resistance 0.105658  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_decompressed[2]}]
#set_load 0.910162  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_decompressed[3]}]
#set_resistance 0.134851  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_decompressed[3]}]
#set_load 1.04077  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_decompressed[4]}]
#set_resistance 0.150146  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_decompressed[4]}]
#set_load 0.524199  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_decompressed[5]}]
#set_resistance 0.075036  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_decompressed[5]}]
#set_load 1.33435  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_decompressed[6]}]
#set_resistance 0.199315  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_decompressed[6]}]
#set_load 0.630177  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_decompressed[7]}]
#set_resistance 0.0920781  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_decompressed[7]}]
#set_load 0.758697  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_decompressed[8]}]
#set_resistance 0.111674  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_decompressed[8]}]
#set_load 0.600817  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_decompressed[9]}]
#set_resistance 0.0880124  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_decompressed[9]}]
#set_load 0.95558  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_decompressed[10]}]
#set_resistance 0.14037  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_decompressed[10]}]
#set_load 0.9459  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_decompressed[11]}]
#set_resistance 0.139111  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_decompressed[11]}]
#set_load 0.98256  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_decompressed[12]}]
#set_resistance 0.145464  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_decompressed[12]}]
#set_load 0.651025  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_decompressed[13]}]
#set_resistance 0.0955046  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_decompressed[13]}]
#set_load 1.19094  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_decompressed[14]}]
#set_resistance 0.182097  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_decompressed[14]}]
#set_load 1.19094  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_decompressed[15]}]
#set_resistance 0.182097  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_decompressed[15]}]
#set_load 1.39143  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_decompressed[16]}]
#set_resistance 0.212793  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_decompressed[16]}]
#set_load 1.08226  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_decompressed[17]}]
#set_resistance 0.166589  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_decompressed[17]}]
#set_load 1.44014  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_decompressed[18]}]
#set_resistance 0.221713  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_decompressed[18]}]
#set_load 1.26457  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_decompressed[19]}]
#set_resistance 0.193927  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_decompressed[19]}]
#set_load 0.915216  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_decompressed[20]}]
#set_resistance 0.140213  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_decompressed[20]}]
#set_load 0.89274  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_decompressed[21]}]
#set_resistance 0.137463  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_decompressed[21]}]
#set_load 1.45262  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_decompressed[22]}]
#set_resistance 0.221616  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_decompressed[22]}]
#set_load 1.51797  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_decompressed[23]}]
#set_resistance 0.231303  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_decompressed[23]}]
#set_load 1.67589  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_decompressed[24]}]
#set_resistance 0.253516  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_decompressed[24]}]
#set_load 1.75837  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_decompressed[25]}]
#set_resistance 0.266053  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_decompressed[25]}]
#set_load 2.11321  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_decompressed[26]}]
#set_resistance 0.320524  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_decompressed[26]}]
#set_load 2.23691  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_decompressed[27]}]
#set_resistance 0.338825  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_decompressed[27]}]
#set_load 0.864936  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_decompressed[28]}]
#set_resistance 0.131119  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_decompressed[28]}]
#set_load 0.534025  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_decompressed[29]}]
#set_resistance 0.0807014  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_decompressed[29]}]
#set_load 1.10151  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_decompressed[30]}]
#set_resistance 0.16854  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_decompressed[30]}]
#set_load 1.03313  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_decompressed[31]}]
#set_resistance 0.157967  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_decompressed[31]}]
#set_load 1.09155  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_is_compressed]
#set_resistance 0.142241  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_instr_is_compressed]
#set_load 0.666534  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_fetch_err_plus2]
#set_resistance 0.0970702  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_fetch_err_plus2]
#set_load 0.767342  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_fetch_err]
#set_resistance 0.111061  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_fetch_err]
#set_load 1.90749  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_fetch_rdata[0]}]
#set_resistance 0.233316  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_fetch_rdata[0]}]
#set_load 2.45968  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_fetch_rdata[1]}]
#set_resistance 0.262639  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_fetch_rdata[1]}]
#set_load 2.34854  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_fetch_rdata[2]}]
#set_resistance 0.255991  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_fetch_rdata[2]}]
#set_load 2.45608  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_fetch_rdata[3]}]
#set_resistance 0.282419  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_fetch_rdata[3]}]
#set_load 2.29219  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_fetch_rdata[4]}]
#set_resistance 0.261348  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_fetch_rdata[4]}]
#set_load 2.26467  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_fetch_rdata[5]}]
#set_resistance 0.256759  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_fetch_rdata[5]}]
#set_load 1.78648  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_fetch_rdata[6]}]
#set_resistance 0.195172  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_fetch_rdata[6]}]
#set_load 1.8911  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_fetch_rdata[7]}]
#set_resistance 0.237541  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_fetch_rdata[7]}]
#set_load 2.47508  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_fetch_rdata[8]}]
#set_resistance 0.312453  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_fetch_rdata[8]}]
#set_load 2.1094  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_fetch_rdata[9]}]
#set_resistance 0.265251  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_fetch_rdata[9]}]
#set_load 2.39394  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_fetch_rdata[10]}]
#set_resistance 0.262838  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_fetch_rdata[10]}]
#set_load 1.96786  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_fetch_rdata[11]}]
#set_resistance 0.225322  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_fetch_rdata[11]}]
#set_load 3.46518  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_fetch_rdata[12]}]
#set_resistance 0.297494  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_fetch_rdata[12]}]
#set_load 3.15768  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_fetch_rdata[13]}]
#set_resistance 0.301574  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_fetch_rdata[13]}]
#set_load 2.43963  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_fetch_rdata[14]}]
#set_resistance 0.241063  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_fetch_rdata[14]}]
#set_load 3.23997  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_fetch_rdata[15]}]
#set_resistance 0.30168  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_fetch_rdata[15]}]
#set_load 0.081236  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_id_fsm_d]
#set_resistance 0.0121518  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_id_fsm_d]
#set_load 0.314665  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_id_fsm_q]
#set_resistance 0.0424456  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_id_fsm_q]
#set_load 0.0660985  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_branch_jump_set_done_d]
#set_resistance 0.0100985  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_branch_jump_set_done_d]
#set_load 1.09992  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_branch_jump_set_done_q]
#set_resistance 0.158153  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_branch_jump_set_done_q]
#set_load 3.21751  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_branch_set_raw_d]
#set_resistance 0.451554  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_branch_set_raw_d]
#set_load 2.99733  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_g_branch_set_flop_branch_set_raw_q]
#set_resistance 0.458241  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_g_branch_set_flop_branch_set_raw_q]
#set_load 0.943373  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_id_exception]
#set_resistance 0.13254  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_id_exception]
#set_load 2.99565  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_instr_executing]
#set_resistance 0.356191  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_instr_executing]
#set_load 4.94834  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imm_u_type_14_]
#set_resistance 0.512151  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imm_u_type_14_]
#set_load 10.0151  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_raddr_a_o[0]}]
#set_resistance 1.01862  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_raddr_a_o[0]}]
#set_load 8.54105  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_raddr_a_o[1]}]
#set_resistance 0.887013  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_raddr_a_o[1]}]
#set_load 8.03918  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_raddr_a_o[2]}]
#set_resistance 0.814252  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_raddr_a_o[2]}]
#set_load 8.73499  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_raddr_a_o[3]}]
#set_resistance 0.908853  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_raddr_a_o[3]}]
#set_load 9.99203  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_raddr_a_o[4]}]
#set_resistance 0.914267  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_raddr_a_o[4]}]
#set_load 3.49564  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imm_s_type[0]}]
#set_resistance 0.459112  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imm_s_type[0]}]
#set_load 3.4709  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imm_s_type[1]}]
#set_resistance 0.457234  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imm_s_type[1]}]
#set_load 3.63598  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imm_s_type[2]}]
#set_resistance 0.478367  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imm_s_type[2]}]
#set_load 2.13406  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imm_s_type[3]}]
#set_resistance 0.294139  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imm_s_type[3]}]
#set_load 4.15041  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imm_s_type[4]}]
#set_resistance 0.538661  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imm_s_type[4]}]
#set_load 10.0156  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_raddr_b_o[0]}]
#set_resistance 0.986313  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_raddr_b_o[0]}]
#set_load 8.70222  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_raddr_b_o[1]}]
#set_resistance 0.910455  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_raddr_b_o[1]}]
#set_load 10.3305  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_raddr_b_o[2]}]
#set_resistance 0.982447  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_raddr_b_o[2]}]
#set_load 8.31827  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_raddr_b_o[3]}]
#set_resistance 0.907257  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_raddr_b_o[3]}]
#set_load 10.5274  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_raddr_b_o[4]}]
#set_resistance 0.970285  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rf_raddr_b_o[4]}]
#set_load 2.7555  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imm_i_type_5_]
#set_resistance 0.375707  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imm_i_type_5_]
#set_load 3.55657  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imm_i_type_6_]
#set_resistance 0.455985  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imm_i_type_6_]
#set_load 5.19997  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imm_i_type_7_]
#set_resistance 0.550724  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imm_i_type_7_]
#set_load 3.4487  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imm_i_type_8_]
#set_resistance 0.445699  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imm_i_type_8_]
#set_load 5.28342  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imm_i_type_9_]
#set_resistance 0.584591  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imm_i_type_9_]
#set_load 1.90615  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imm_i_type_10_]
#set_resistance 0.252821  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imm_i_type_10_]
#set_load 3.6162  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imm_i_type_31_]
#set_resistance 0.435138  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_imm_i_type_31_]
#set_load 3.53455  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_multdiv_imd_val_we_1_]
#set_resistance 0.450896  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_multdiv_imd_val_we_1_]
#set_load 0.0742681  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_N204]
#set_resistance 0.0112254  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_N204]
#set_load 0.313632  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_N192]
#set_resistance 0.0454416  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_N192]
#set_load 0.465518  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_lsu_err_q]
#set_resistance 0.0704114  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_lsu_err_q]
#set_load 0.283842  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_lsu_err_d]
#set_resistance 0.0415556  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_lsu_err_d]
#set_load 1.17644  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_pmp_err_q]
#set_resistance 0.12545  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_pmp_err_q]
#set_load 0.0774416  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_handle_misaligned_d]
#set_resistance 0.0115445  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_handle_misaligned_d]
#set_load 0.889656  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_ls_fsm_cs[0]}]
#set_resistance 0.103526  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_ls_fsm_cs[0]}]
#set_load 1.30517  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_ls_fsm_cs[1]}]
#set_resistance 0.151815  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_ls_fsm_cs[1]}]
#set_load 0.616784  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_ls_fsm_cs[2]}]
#set_resistance 0.0805212  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_ls_fsm_cs[2]}]
#set_load 0.227906  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_ls_fsm_ns[0]}]
#set_resistance 0.0344715  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_ls_fsm_ns[0]}]
#set_load 0.263681  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_ls_fsm_ns[1]}]
#set_resistance 0.0397238  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_ls_fsm_ns[1]}]
#set_load 0.578752  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_ls_fsm_ns[2]}]
#set_resistance 0.0886196  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_ls_fsm_ns[2]}]
#set_load 0.35349  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_addr_update]
#set_resistance 0.0533714  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_addr_update]
#set_load 0.578388  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_addr_last_d[0]}]
#set_resistance 0.0884171  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_addr_last_d[0]}]
#set_load 0.0634889  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_addr_last_d[1]}]
#set_resistance 0.00961162  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_addr_last_d[1]}]
#set_load 0.834366  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_ctrl_update]
#set_resistance 0.0971202  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_ctrl_update]
#set_load 0.869255  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_data_we_q]
#set_resistance 0.123267  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_data_we_q]
#set_load 1.59208  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_data_sign_ext_q]
#set_resistance 0.230726  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_data_sign_ext_q]
#set_load 1.24603  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_data_type_q[0]}]
#set_resistance 0.179241  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_data_type_q[0]}]
#set_load 1.3762  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_data_type_q[1]}]
#set_resistance 0.200534  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_data_type_q[1]}]
#set_load 1.5435  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_offset_q[0]}]
#set_resistance 0.193173  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_offset_q[0]}]
#set_load 1.38204  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_offset_q[1]}]
#set_resistance 0.18352  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_offset_q[1]}]
#set_load 1.93193  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_update]
#set_resistance 0.287328  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_update]
#set_load 0.434647  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_q[8]}]
#set_resistance 0.0653447  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_q[8]}]
#set_load 0.696094  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_q[9]}]
#set_resistance 0.103471  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_q[9]}]
#set_load 0.586519  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_q[10]}]
#set_resistance 0.0862899  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_q[10]}]
#set_load 0.692943  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_q[11]}]
#set_resistance 0.101026  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_q[11]}]
#set_load 0.908251  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_q[12]}]
#set_resistance 0.132045  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_q[12]}]
#set_load 0.410961  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_q[13]}]
#set_resistance 0.061136  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_q[13]}]
#set_load 0.379845  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_q[14]}]
#set_resistance 0.0574381  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_q[14]}]
#set_load 0.583501  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_q[15]}]
#set_resistance 0.0861183  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_q[15]}]
#set_load 0.675107  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_q[16]}]
#set_resistance 0.101321  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_q[16]}]
#set_load 0.84345  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_q[17]}]
#set_resistance 0.125722  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_q[17]}]
#set_load 0.60658  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_q[18]}]
#set_resistance 0.089484  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_q[18]}]
#set_load 0.82055  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_q[19]}]
#set_resistance 0.120932  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_q[19]}]
#set_load 0.516448  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_q[20]}]
#set_resistance 0.0780684  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_q[20]}]
#set_load 1.32373  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_q[21]}]
#set_resistance 0.192092  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_q[21]}]
#set_load 0.57522  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_q[22]}]
#set_resistance 0.087081  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_q[22]}]
#set_load 0.681543  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_q[23]}]
#set_resistance 0.100973  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_q[23]}]
#set_load 0.554414  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_q[24]}]
#set_resistance 0.0774379  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_q[24]}]
#set_load 1.62402  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_q[25]}]
#set_resistance 0.2213  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_q[25]}]
#set_load 1.12008  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_q[26]}]
#set_resistance 0.153581  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_q[26]}]
#set_load 1.01471  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_q[27]}]
#set_resistance 0.137665  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_q[27]}]
#set_load 1.59487  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_q[28]}]
#set_resistance 0.216094  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_q[28]}]
#set_load 0.800728  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_q[29]}]
#set_resistance 0.111849  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_q[29]}]
#set_load 0.877714  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_q[30]}]
#set_resistance 0.119926  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_q[30]}]
#set_load 0.619051  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_q[31]}]
#set_resistance 0.0861402  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_rdata_q[31]}]
#set_load 0.874986  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_handle_misaligned_q]
#set_resistance 0.128956  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/load_store_unit_i_handle_misaligned_q]
#set_load 0.152051  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_rf_we_wb_q]
#set_resistance 0.0234101  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_rf_we_wb_q]
#set_load 0.481013  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_wb_instr_type_q[0]}]
#set_resistance 0.071108  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_wb_instr_type_q[0]}]
#set_load 0.502627  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_wb_instr_type_q[1]}]
#set_resistance 0.0640047  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_wb_instr_type_q[1]}]
#set_load 0.20827  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_wb_valid_d]
#set_resistance 0.0321207  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_wb_valid_d]
#set_load 0.557404  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_wb_valid_q]
#set_resistance 0.0801095  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/wb_stage_i_g_writeback_stage_wb_valid_q]
#set_load 2.16821  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[0]}]
#set_resistance 0.248555  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[0]}]
#set_load 1.1109  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[1]}]
#set_resistance 0.143126  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[1]}]
#set_load 1.42423  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[2]}]
#set_resistance 0.190787  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[2]}]
#set_load 0.989765  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[3]}]
#set_resistance 0.144541  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[3]}]
#set_load 2.09363  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[4]}]
#set_resistance 0.283583  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[4]}]
#set_load 0.413562  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[5]}]
#set_resistance 0.0614318  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[5]}]
#set_load 2.42791  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[6]}]
#set_resistance 0.327533  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[6]}]
#set_load 2.0074  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[7]}]
#set_resistance 0.292406  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[7]}]
#set_load 2.33196  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[8]}]
#set_resistance 0.316299  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[8]}]
#set_load 2.04575  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[9]}]
#set_resistance 0.26264  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[9]}]
#set_load 1.31203  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[10]}]
#set_resistance 0.177893  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[10]}]
#set_load 0.362103  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[11]}]
#set_resistance 0.0524757  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[11]}]
#set_load 2.55601  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[12]}]
#set_resistance 0.34902  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[12]}]
#set_load 1.84728  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[13]}]
#set_resistance 0.238747  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[13]}]
#set_load 1.38324  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[14]}]
#set_resistance 0.189589  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[14]}]
#set_load 1.194  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[15]}]
#set_resistance 0.181233  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[15]}]
#set_load 1.80283  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[16]}]
#set_resistance 0.247126  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[16]}]
#set_load 0.549001  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[17]}]
#set_resistance 0.079581  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[17]}]
#set_load 1.16157  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[18]}]
#set_resistance 0.162754  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[18]}]
#set_load 0.802529  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[19]}]
#set_resistance 0.1187  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[19]}]
#set_load 1.75183  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[20]}]
#set_resistance 0.239657  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[20]}]
#set_load 1.15229  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[21]}]
#set_resistance 0.149352  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[21]}]
#set_load 1.46576  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[22]}]
#set_resistance 0.202504  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[22]}]
#set_load 2.54658  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[23]}]
#set_resistance 0.349892  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[23]}]
#set_load 1.81069  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[24]}]
#set_resistance 0.25623  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[24]}]
#set_load 1.82862  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[25]}]
#set_resistance 0.239414  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[25]}]
#set_load 1.45532  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[26]}]
#set_resistance 0.205966  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[26]}]
#set_load 0.899693  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[27]}]
#set_resistance 0.133378  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[27]}]
#set_load 1.82378  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[28]}]
#set_resistance 0.255492  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[28]}]
#set_load 1.59139  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[29]}]
#set_resistance 0.20762  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[29]}]
#set_load 1.39392  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[30]}]
#set_resistance 0.194884  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[30]}]
#set_load 0.408184  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[31]}]
#set_resistance 0.0589793  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[31]}]
#set_load 1.17147  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[32]}]
#set_resistance 0.161518  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[32]}]
#set_load 0.44866  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[33]}]
#set_resistance 0.0612574  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[33]}]
#set_load 1.26289  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[34]}]
#set_resistance 0.170654  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[34]}]
#set_load 0.261101  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[35]}]
#set_resistance 0.0379118  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[35]}]
#set_load 0.900731  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[36]}]
#set_resistance 0.122933  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[36]}]
#set_load 0.31026  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[37]}]
#set_resistance 0.0420053  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[37]}]
#set_load 1.8689  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[38]}]
#set_resistance 0.235553  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[38]}]
#set_load 0.793021  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[39]}]
#set_resistance 0.114661  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[39]}]
#set_load 1.78308  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[40]}]
#set_resistance 0.24511  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[40]}]
#set_load 0.748857  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[41]}]
#set_resistance 0.11039  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[41]}]
#set_load 1.12566  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[42]}]
#set_resistance 0.152626  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[42]}]
#set_load 0.696192  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[43]}]
#set_resistance 0.104069  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[43]}]
#set_load 1.55737  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[44]}]
#set_resistance 0.21071  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[44]}]
#set_load 0.412734  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[45]}]
#set_resistance 0.0607743  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[45]}]
#set_load 0.887439  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[46]}]
#set_resistance 0.120805  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[46]}]
#set_load 0.438199  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[47]}]
#set_resistance 0.0654287  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[47]}]
#set_load 2.27411  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[48]}]
#set_resistance 0.309338  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[48]}]
#set_load 1.13127  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[49]}]
#set_resistance 0.145296  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[49]}]
#set_load 0.888178  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[50]}]
#set_resistance 0.121845  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[50]}]
#set_load 0.863371  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[51]}]
#set_resistance 0.126691  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[51]}]
#set_load 1.97296  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[52]}]
#set_resistance 0.267978  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[52]}]
#set_load 0.962924  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[53]}]
#set_resistance 0.123548  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[53]}]
#set_load 1.10245  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[54]}]
#set_resistance 0.151993  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[54]}]
#set_load 1.09859  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[55]}]
#set_resistance 0.162076  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[55]}]
#set_load 2.22016  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[56]}]
#set_resistance 0.302282  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[56]}]
#set_load 0.703474  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[57]}]
#set_resistance 0.0881204  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[57]}]
#set_load 1.5954  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[58]}]
#set_resistance 0.215125  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[58]}]
#set_load 0.827004  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[59]}]
#set_resistance 0.121292  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[59]}]
#set_load 1.53321  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[60]}]
#set_resistance 0.211835  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[60]}]
#set_load 0.856037  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[61]}]
#set_resistance 0.10881  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[61]}]
#set_load 0.90502  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[62]}]
#set_resistance 0.121925  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[62]}]
#set_load 0.74136  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[63]}]
#set_resistance 0.11296  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_raw[63]}]
#set_load 0.248072  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcountinhibit_d[0]}]
#set_resistance 0.0368703  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcountinhibit_d[0]}]
#set_load 0.196928  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcountinhibit_d[1]}]
#set_resistance 0.0296207  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcountinhibit_d[1]}]
#set_load 3.03241  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcountinhibit_d[2]}]
#set_resistance 0.458978  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcountinhibit_d[2]}]
#set_load 0.382199  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_cause_q_lower_cause__0_]
#set_resistance 0.0570196  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_cause_q_lower_cause__0_]
#set_load 0.104973  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_cause_q_lower_cause__1_]
#set_resistance 0.015781  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_cause_q_lower_cause__1_]
#set_load 0.756373  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_cause_q_lower_cause__2_]
#set_resistance 0.110379  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_cause_q_lower_cause__2_]
#set_load 0.711461  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_cause_q_lower_cause__3_]
#set_resistance 0.106954  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_cause_q_lower_cause__3_]
#set_load 0.479492  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_cause_q_lower_cause__4_]
#set_resistance 0.0724922  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_cause_q_lower_cause__4_]
#set_load 0.09724  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_cause_q_irq_ext_]
#set_resistance 0.0148133  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_cause_q_irq_ext_]
#set_load 0.129395  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_cause_q_irq_int_]
#set_resistance 0.0185149  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_cause_q_irq_int_]
#set_load 0.184059  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_epc_q[0]}]
#set_resistance 0.0270566  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_epc_q[0]}]
#set_load 0.292818  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_epc_q[1]}]
#set_resistance 0.0435682  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_epc_q[1]}]
#set_load 1.02794  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_epc_q[2]}]
#set_resistance 0.148216  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_epc_q[2]}]
#set_load 0.405774  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_epc_q[3]}]
#set_resistance 0.0586214  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_epc_q[3]}]
#set_load 0.677915  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_epc_q[4]}]
#set_resistance 0.0970616  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_epc_q[4]}]
#set_load 0.468276  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_epc_q[5]}]
#set_resistance 0.0679519  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_epc_q[5]}]
#set_load 0.32934  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_epc_q[6]}]
#set_resistance 0.0476847  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_epc_q[6]}]
#set_load 0.298832  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_epc_q[7]}]
#set_resistance 0.0433566  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_epc_q[7]}]
#set_load 0.55637  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_epc_q[8]}]
#set_resistance 0.0828362  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_epc_q[8]}]
#set_load 0.348559  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_epc_q[9]}]
#set_resistance 0.0515896  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_epc_q[9]}]
#set_load 0.71653  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_epc_q[10]}]
#set_resistance 0.103207  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_epc_q[10]}]
#set_load 0.148287  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_epc_q[11]}]
#set_resistance 0.0214283  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_epc_q[11]}]
#set_load 0.50066  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_epc_q[12]}]
#set_resistance 0.0737238  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_epc_q[12]}]
#set_load 0.44363  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_epc_q[13]}]
#set_resistance 0.0642077  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_epc_q[13]}]
#set_load 0.473979  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_epc_q[14]}]
#set_resistance 0.07004  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_epc_q[14]}]
#set_load 0.487956  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_epc_q[15]}]
#set_resistance 0.0711161  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_epc_q[15]}]
#set_load 1.22215  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_epc_q[16]}]
#set_resistance 0.176506  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_epc_q[16]}]
#set_load 0.133968  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_epc_q[17]}]
#set_resistance 0.0206488  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_epc_q[17]}]
#set_load 0.266331  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_epc_q[18]}]
#set_resistance 0.0404263  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_epc_q[18]}]
#set_load 0.490024  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_epc_q[19]}]
#set_resistance 0.0708955  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_epc_q[19]}]
#set_load 0.434644  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_epc_q[20]}]
#set_resistance 0.0645373  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_epc_q[20]}]
#set_load 0.20389  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_epc_q[21]}]
#set_resistance 0.029487  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_epc_q[21]}]
#set_load 0.51555  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_epc_q[22]}]
#set_resistance 0.0761722  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_epc_q[22]}]
#set_load 0.172651  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_epc_q[23]}]
#set_resistance 0.0256477  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_epc_q[23]}]
#set_load 0.5968  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_epc_q[24]}]
#set_resistance 0.0874981  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_epc_q[24]}]
#set_load 0.143721  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_epc_q[25]}]
#set_resistance 0.0206379  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_epc_q[25]}]
#set_load 0.451129  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_epc_q[26]}]
#set_resistance 0.0664518  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_epc_q[26]}]
#set_load 0.14024  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_epc_q[27]}]
#set_resistance 0.0204983  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_epc_q[27]}]
#set_load 0.235324  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_epc_q[28]}]
#set_resistance 0.0356372  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_epc_q[28]}]
#set_load 0.487102  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_epc_q[29]}]
#set_resistance 0.0707114  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_epc_q[29]}]
#set_load 0.317406  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_epc_q[30]}]
#set_resistance 0.0458394  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_epc_q[30]}]
#set_load 0.128803  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_epc_q[31]}]
#set_resistance 0.0190525  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_epc_q[31]}]
#set_load 0.0734787  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_q_mpp_[0]}]
#set_resistance 0.0106788  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_q_mpp_[0]}]
#set_load 0.175378  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_q_mpp_[1]}]
#set_resistance 0.0268307  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_q_mpp_[1]}]
#set_load 1.11045  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_N1028]
#set_resistance 0.162343  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_N1028]
#set_load 0.0593702  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_cpuctrl_d_icache_enable_]
#set_resistance 0.00910371  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_cpuctrl_d_icache_enable_]
#set_load 0.16699  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_cpuctrl_d_data_ind_timing_]
#set_resistance 0.0248291  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_cpuctrl_d_data_ind_timing_]
#set_load 0.407964  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_cpuctrl_d_dummy_instr_en_]
#set_resistance 0.0623019  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_cpuctrl_d_dummy_instr_en_]
#set_load 0.571683  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_cpuctrl_d_dummy_instr_mask__0_]
#set_resistance 0.0859924  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_cpuctrl_d_dummy_instr_mask__0_]
#set_load 0.161372  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_cpuctrl_d_dummy_instr_mask__1_]
#set_resistance 0.024411  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_cpuctrl_d_dummy_instr_mask__1_]
#set_load 0.0271153  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_cpuctrl_d_dummy_instr_mask__2_]
#set_resistance 0.00395396  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_cpuctrl_d_dummy_instr_mask__2_]
#set_load 0.335081  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_cpuctrl_d_sync_exc_seen_]
#set_resistance 0.0501733  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_cpuctrl_d_sync_exc_seen_]
#set_load 0.225151  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_cpuctrl_d_double_fault_seen_]
#set_resistance 0.03372  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_cpuctrl_d_double_fault_seen_]
#set_load 0.0278433  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_cpuctrl_we]
#set_resistance 0.00409399  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_cpuctrl_we]
#set_load 1.87283  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_cause_d_lower_cause__0_]
#set_resistance 0.274791  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_cause_d_lower_cause__0_]
#set_load 0.927455  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_cause_d_lower_cause__1_]
#set_resistance 0.134859  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_cause_d_lower_cause__1_]
#set_load 2.60484  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_cause_d_lower_cause__2_]
#set_resistance 0.386534  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_cause_d_lower_cause__2_]
#set_load 2.33978  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_cause_d_lower_cause__3_]
#set_resistance 0.347104  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_cause_d_lower_cause__3_]
#set_load 2.44502  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_cause_d_lower_cause__4_]
#set_resistance 0.364302  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_cause_d_lower_cause__4_]
#set_load 1.5329  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_cause_d_irq_ext_]
#set_resistance 0.226602  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_cause_d_irq_ext_]
#set_load 2.02746  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_cause_d_irq_int_]
#set_resistance 0.272154  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_cause_d_irq_int_]
#set_load 2.55723  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_d_mpp_[0]}]
#set_resistance 0.325048  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_d_mpp_[0]}]
#set_load 2.35855  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_d_mpp_[1]}]
#set_resistance 0.300053  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstack_d_mpp_[1]}]
#set_load 0.141331  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch1_en]
#set_resistance 0.021223  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch1_en]
#set_load 0.112232  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch0_en]
#set_resistance 0.0169348  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch0_en]
#set_load 0.132257  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_depc_en]
#set_resistance 0.0201783  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_depc_en]
#set_load 0.803166  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_depc_d[0]}]
#set_resistance 0.115617  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_depc_d[0]}]
#set_load 0.147418  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_depc_d[1]}]
#set_resistance 0.0217385  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_depc_d[1]}]
#set_load 0.128627  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_depc_d[2]}]
#set_resistance 0.0190467  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_depc_d[2]}]
#set_load 0.213887  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_depc_d[3]}]
#set_resistance 0.0315834  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_depc_d[3]}]
#set_load 0.523006  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_depc_d[4]}]
#set_resistance 0.0762469  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_depc_d[4]}]
#set_load 0.14009  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_depc_d[5]}]
#set_resistance 0.0206281  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_depc_d[5]}]
#set_load 0.204559  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_depc_d[6]}]
#set_resistance 0.0299231  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_depc_d[6]}]
#set_load 0.311488  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_depc_d[7]}]
#set_resistance 0.0461247  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_depc_d[7]}]
#set_load 0.108841  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_depc_d[8]}]
#set_resistance 0.01608  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_depc_d[8]}]
#set_load 0.186935  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_depc_d[9]}]
#set_resistance 0.0272778  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_depc_d[9]}]
#set_load 0.141574  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_depc_d[10]}]
#set_resistance 0.0209389  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_depc_d[10]}]
#set_load 0.132157  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_depc_d[11]}]
#set_resistance 0.0195499  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_depc_d[11]}]
#set_load 0.266942  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_depc_d[12]}]
#set_resistance 0.0392846  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_depc_d[12]}]
#set_load 0.268616  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_depc_d[13]}]
#set_resistance 0.0391081  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_depc_d[13]}]
#set_load 0.223704  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_depc_d[14]}]
#set_resistance 0.0335878  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_depc_d[14]}]
#set_load 0.181071  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_depc_d[15]}]
#set_resistance 0.0269466  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_depc_d[15]}]
#set_load 1.17864  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_depc_d[16]}]
#set_resistance 0.169731  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_depc_d[16]}]
#set_load 0.123687  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_depc_d[17]}]
#set_resistance 0.0177519  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_depc_d[17]}]
#set_load 0.205355  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_depc_d[18]}]
#set_resistance 0.0308148  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_depc_d[18]}]
#set_load 0.137034  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_depc_d[19]}]
#set_resistance 0.0206169  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_depc_d[19]}]
#set_load 0.215886  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_depc_d[20]}]
#set_resistance 0.0317759  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_depc_d[20]}]
#set_load 0.282738  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_depc_d[21]}]
#set_resistance 0.0425136  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_depc_d[21]}]
#set_load 0.346712  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_depc_d[22]}]
#set_resistance 0.0517173  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_depc_d[22]}]
#set_load 0.197048  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_depc_d[23]}]
#set_resistance 0.0295157  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_depc_d[23]}]
#set_load 0.206825  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_depc_d[24]}]
#set_resistance 0.0298807  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_depc_d[24]}]
#set_load 0.0690073  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_depc_d[25]}]
#set_resistance 0.0105723  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_depc_d[25]}]
#set_load 0.862202  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_depc_d[26]}]
#set_resistance 0.124259  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_depc_d[26]}]
#set_load 0.150058  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_depc_d[27]}]
#set_resistance 0.0228725  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_depc_d[27]}]
#set_load 0.401916  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_depc_d[28]}]
#set_resistance 0.0604611  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_depc_d[28]}]
#set_load 0.145946  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_depc_d[29]}]
#set_resistance 0.0216866  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_depc_d[29]}]
#set_load 0.439782  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_depc_d[30]}]
#set_resistance 0.0655852  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_depc_d[30]}]
#set_load 0.190952  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_depc_d[31]}]
#set_resistance 0.0280941  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_depc_d[31]}]
#set_load 0.148122  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_d_prv__0_]
#set_resistance 0.0225196  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_d_prv__0_]
#set_load 0.0817167  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_d_prv__1_]
#set_resistance 0.0124527  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_d_prv__1_]
#set_load 1.42334  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_d_step_]
#set_resistance 0.218215  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_d_step_]
#set_load 0.127981  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_d_nmip_]
#set_resistance 0.0189435  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_d_nmip_]
#set_load 0.511162  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_d_mprven_]
#set_resistance 0.0775755  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_d_mprven_]
#set_load 0.155442  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_d_zero0_]
#set_resistance 0.0230877  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_d_zero0_]
#set_load 0.574844  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_d_cause__0_]
#set_resistance 0.0869155  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_d_cause__0_]
#set_load 0.318681  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_d_cause__1_]
#set_resistance 0.0474388  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_d_cause__1_]
#set_load 2.98379  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_d_cause__2_]
#set_resistance 0.458452  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_d_cause__2_]
#set_load 0.311285  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_d_stoptime_]
#set_resistance 0.0468463  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_d_stoptime_]
#set_load 0.0675192  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_d_stopcount_]
#set_resistance 0.0103971  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_d_stopcount_]
#set_load 0.0995264  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_d_stepie_]
#set_resistance 0.0148633  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_d_stepie_]
#set_load 0.242679  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_d_ebreaku_]
#set_resistance 0.0363223  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_d_ebreaku_]
#set_load 0.0137577  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_d_ebreaks_]
#set_resistance 0.00198267  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_d_ebreaks_]
#set_load 2.35467  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_d_zero1_]
#set_resistance 0.358489  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_d_zero1_]
#set_load 0.119298  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_d_ebreakm_]
#set_resistance 0.0181999  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_d_ebreakm_]
#set_load 0.346048  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_d_zero2__0_]
#set_resistance 0.0518853  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_d_zero2__0_]
#set_load 0.0334416  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_d_zero2__1_]
#set_resistance 0.00506063  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_d_zero2__1_]
#set_load 0.660717  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_d_zero2__2_]
#set_resistance 0.0996048  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_d_zero2__2_]
#set_load 0.0655672  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_d_zero2__3_]
#set_resistance 0.00991484  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_d_zero2__3_]
#set_load 0.41925  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_d_zero2__4_]
#set_resistance 0.0642534  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_d_zero2__4_]
#set_load 0.200921  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_d_zero2__5_]
#set_resistance 0.0300488  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_d_zero2__5_]
#set_load 0.354731  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_d_zero2__6_]
#set_resistance 0.0543669  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_d_zero2__6_]
#set_load 0.190844  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_d_zero2__7_]
#set_resistance 0.0278602  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_d_zero2__7_]
#set_load 0.174241  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_d_zero2__8_]
#set_resistance 0.0254405  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_d_zero2__8_]
#set_load 0.104495  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_d_zero2__9_]
#set_resistance 0.0154247  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_d_zero2__9_]
#set_load 0.147097  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_d_zero2__10_]
#set_resistance 0.0227378  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_d_zero2__10_]
#set_load 0.202523  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_d_zero2__11_]
#set_resistance 0.0295581  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_d_zero2__11_]
#set_load 0.456172  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_d_xdebugver__0_]
#set_resistance 0.0684244  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_d_xdebugver__0_]
#set_load 0.0179683  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_d_xdebugver__1_]
#set_resistance 0.00261363  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_d_xdebugver__1_]
#set_load 0.075261  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_d_xdebugver__2_]
#set_resistance 0.0115251  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_d_xdebugver__2_]
#set_load 0.0577058  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_d_xdebugver__3_]
#set_resistance 0.00889195  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_d_xdebugver__3_]
#set_load 0.149725  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_en]
#set_resistance 0.0226699  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_en]
#set_load 0.240051  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtvec_d[8]}]
#set_resistance 0.0346583  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtvec_d[8]}]
#set_load 0.17745  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtvec_d[9]}]
#set_resistance 0.0257842  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtvec_d[9]}]
#set_load 0.582966  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtvec_d[10]}]
#set_resistance 0.0858669  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtvec_d[10]}]
#set_load 0.17744  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtvec_d[11]}]
#set_resistance 0.0262465  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtvec_d[11]}]
#set_load 0.597449  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtvec_d[12]}]
#set_resistance 0.0884149  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtvec_d[12]}]
#set_load 0.250912  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtvec_d[13]}]
#set_resistance 0.0367835  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtvec_d[13]}]
#set_load 0.232422  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtvec_d[14]}]
#set_resistance 0.0350771  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtvec_d[14]}]
#set_load 0.140009  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtvec_d[15]}]
#set_resistance 0.0204434  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtvec_d[15]}]
#set_load 0.55782  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtvec_d[16]}]
#set_resistance 0.0810639  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtvec_d[16]}]
#set_load 0.242946  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtvec_d[17]}]
#set_resistance 0.0364265  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtvec_d[17]}]
#set_load 0.174856  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtvec_d[18]}]
#set_resistance 0.0251555  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtvec_d[18]}]
#set_load 0.0615043  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtvec_d[19]}]
#set_resistance 0.00917875  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtvec_d[19]}]
#set_load 0.222024  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtvec_d[20]}]
#set_resistance 0.0322852  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtvec_d[20]}]
#set_load 0.40737  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtvec_d[21]}]
#set_resistance 0.0597208  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtvec_d[21]}]
#set_load 0.271195  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtvec_d[22]}]
#set_resistance 0.0392745  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtvec_d[22]}]
#set_load 0.0415028  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtvec_d[23]}]
#set_resistance 0.00612619  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtvec_d[23]}]
#set_load 0.208  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtvec_d[24]}]
#set_resistance 0.0310366  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtvec_d[24]}]
#set_load 0.0922934  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtvec_d[25]}]
#set_resistance 0.013993  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtvec_d[25]}]
#set_load 0.697935  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtvec_d[26]}]
#set_resistance 0.100576  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtvec_d[26]}]
#set_load 0.15164  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtvec_d[27]}]
#set_resistance 0.0221846  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtvec_d[27]}]
#set_load 0.502967  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtvec_d[28]}]
#set_resistance 0.0736813  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtvec_d[28]}]
#set_load 0.18693  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtvec_d[29]}]
#set_resistance 0.0285659  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtvec_d[29]}]
#set_load 0.118827  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtvec_d[30]}]
#set_resistance 0.0177943  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtvec_d[30]}]
#set_load 0.148522  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtvec_d[31]}]
#set_resistance 0.0219147  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtvec_d[31]}]
#set_load 0.10213  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtvec_en]
#set_resistance 0.0153933  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtvec_en]
#set_load 1.10675  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtval_d[0]}]
#set_resistance 0.169853  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtval_d[0]}]
#set_load 1.34682  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtval_d[1]}]
#set_resistance 0.205818  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtval_d[1]}]
#set_load 2.33001  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtval_d[2]}]
#set_resistance 0.36015  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtval_d[2]}]
#set_load 2.40913  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtval_d[3]}]
#set_resistance 0.370926  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtval_d[3]}]
#set_load 2.05872  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtval_d[4]}]
#set_resistance 0.318145  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtval_d[4]}]
#set_load 2.30242  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtval_d[5]}]
#set_resistance 0.353744  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtval_d[5]}]
#set_load 1.63534  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtval_d[6]}]
#set_resistance 0.249267  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtval_d[6]}]
#set_load 1.23094  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtval_d[7]}]
#set_resistance 0.190026  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtval_d[7]}]
#set_load 0.626858  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtval_d[8]}]
#set_resistance 0.0940953  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtval_d[8]}]
#set_load 0.437179  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtval_d[9]}]
#set_resistance 0.0674897  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtval_d[9]}]
#set_load 1.94377  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtval_d[10]}]
#set_resistance 0.295559  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtval_d[10]}]
#set_load 1.24113  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtval_d[11]}]
#set_resistance 0.191678  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtval_d[11]}]
#set_load 0.931708  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtval_d[12]}]
#set_resistance 0.140088  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtval_d[12]}]
#set_load 1.15449  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtval_d[13]}]
#set_resistance 0.176883  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtval_d[13]}]
#set_load 0.904346  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtval_d[14]}]
#set_resistance 0.137928  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtval_d[14]}]
#set_load 1.13688  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtval_d[15]}]
#set_resistance 0.175458  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtval_d[15]}]
#set_load 1.01216  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtval_d[16]}]
#set_resistance 0.153776  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtval_d[16]}]
#set_load 0.843988  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtval_d[17]}]
#set_resistance 0.129881  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtval_d[17]}]
#set_load 1.3013  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtval_d[18]}]
#set_resistance 0.200607  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtval_d[18]}]
#set_load 0.51048  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtval_d[19]}]
#set_resistance 0.0782983  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtval_d[19]}]
#set_load 0.977582  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtval_d[20]}]
#set_resistance 0.148731  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtval_d[20]}]
#set_load 0.994759  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtval_d[21]}]
#set_resistance 0.151482  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtval_d[21]}]
#set_load 1.34962  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtval_d[22]}]
#set_resistance 0.206754  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtval_d[22]}]
#set_load 1.15388  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtval_d[23]}]
#set_resistance 0.177735  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtval_d[23]}]
#set_load 1.29493  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtval_d[24]}]
#set_resistance 0.196992  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtval_d[24]}]
#set_load 1.24071  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtval_d[25]}]
#set_resistance 0.189769  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtval_d[25]}]
#set_load 0.765202  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtval_d[26]}]
#set_resistance 0.113939  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtval_d[26]}]
#set_load 0.650046  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtval_d[27]}]
#set_resistance 0.0978244  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtval_d[27]}]
#set_load 0.723353  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtval_d[28]}]
#set_resistance 0.110365  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtval_d[28]}]
#set_load 0.163906  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtval_d[29]}]
#set_resistance 0.0239366  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtval_d[29]}]
#set_load 0.653386  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtval_d[30]}]
#set_resistance 0.095425  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtval_d[30]}]
#set_load 0.358436  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtval_d[31]}]
#set_resistance 0.0538219  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtval_d[31]}]
#set_load 0.104353  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtval_en]
#set_resistance 0.0156592  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mtval_en]
#set_load 0.391347  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcause_d_lower_cause__0_]
#set_resistance 0.05844  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcause_d_lower_cause__0_]
#set_load 0.265855  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcause_d_lower_cause__1_]
#set_resistance 0.0410253  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcause_d_lower_cause__1_]
#set_load 0.410629  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcause_d_lower_cause__2_]
#set_resistance 0.0598795  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcause_d_lower_cause__2_]
#set_load 0.337098  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcause_d_lower_cause__3_]
#set_resistance 0.0510622  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcause_d_lower_cause__3_]
#set_load 0.164111  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcause_d_lower_cause__4_]
#set_resistance 0.0242874  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcause_d_lower_cause__4_]
#set_load 0.161513  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcause_d_irq_ext_]
#set_resistance 0.0239916  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcause_d_irq_ext_]
#set_load 0.34069  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcause_d_irq_int_]
#set_resistance 0.0494573  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcause_d_irq_int_]
#set_load 1.04056  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcause_en]
#set_resistance 0.115746  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcause_en]
#set_load 0.577466  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mepc_d[0]}]
#set_resistance 0.0834147  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mepc_d[0]}]
#set_load 0.217798  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mepc_d[1]}]
#set_resistance 0.032098  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mepc_d[1]}]
#set_load 0.751758  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mepc_d[2]}]
#set_resistance 0.109182  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mepc_d[2]}]
#set_load 0.26841  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mepc_d[3]}]
#set_resistance 0.0398666  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mepc_d[3]}]
#set_load 0.496015  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mepc_d[4]}]
#set_resistance 0.0714051  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mepc_d[4]}]
#set_load 0.0767582  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mepc_d[5]}]
#set_resistance 0.0115585  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mepc_d[5]}]
#set_load 0.397416  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mepc_d[6]}]
#set_resistance 0.0584626  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mepc_d[6]}]
#set_load 0.1902  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mepc_d[7]}]
#set_resistance 0.0280528  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mepc_d[7]}]
#set_load 0.549635  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mepc_d[8]}]
#set_resistance 0.0834809  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mepc_d[8]}]
#set_load 0.156636  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mepc_d[9]}]
#set_resistance 0.0233684  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mepc_d[9]}]
#set_load 0.748274  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mepc_d[10]}]
#set_resistance 0.110404  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mepc_d[10]}]
#set_load 0.109748  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mepc_d[11]}]
#set_resistance 0.016312  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mepc_d[11]}]
#set_load 0.183835  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mepc_d[12]}]
#set_resistance 0.028185  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mepc_d[12]}]
#set_load 0.254111  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mepc_d[13]}]
#set_resistance 0.0390809  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mepc_d[13]}]
#set_load 0.311784  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mepc_d[14]}]
#set_resistance 0.0475477  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mepc_d[14]}]
#set_load 0.0907671  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mepc_d[15]}]
#set_resistance 0.0134912  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mepc_d[15]}]
#set_load 0.838761  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mepc_d[16]}]
#set_resistance 0.122515  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mepc_d[16]}]
#set_load 0.132226  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mepc_d[17]}]
#set_resistance 0.0198332  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mepc_d[17]}]
#set_load 0.464311  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mepc_d[18]}]
#set_resistance 0.0687564  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mepc_d[18]}]
#set_load 0.478123  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mepc_d[19]}]
#set_resistance 0.0708375  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mepc_d[19]}]
#set_load 0.306423  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mepc_d[20]}]
#set_resistance 0.0440412  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mepc_d[20]}]
#set_load 0.237644  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mepc_d[21]}]
#set_resistance 0.0354036  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mepc_d[21]}]
#set_load 0.214125  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mepc_d[22]}]
#set_resistance 0.0319095  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mepc_d[22]}]
#set_load 0.14669  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mepc_d[23]}]
#set_resistance 0.0215246  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mepc_d[23]}]
#set_load 0.85447  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mepc_d[24]}]
#set_resistance 0.128943  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mepc_d[24]}]
#set_load 0.249413  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mepc_d[25]}]
#set_resistance 0.0381245  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mepc_d[25]}]
#set_load 0.158203  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mepc_d[26]}]
#set_resistance 0.0244432  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mepc_d[26]}]
#set_load 0.1088  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mepc_d[27]}]
#set_resistance 0.0156486  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mepc_d[27]}]
#set_load 0.466868  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mepc_d[28]}]
#set_resistance 0.0697426  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mepc_d[28]}]
#set_load 0.317078  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mepc_d[29]}]
#set_resistance 0.046814  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mepc_d[29]}]
#set_load 0.295822  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mepc_d[30]}]
#set_resistance 0.0453854  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mepc_d[30]}]
#set_load 0.0376304  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mepc_d[31]}]
#set_resistance 0.00551908  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mepc_d[31]}]
#set_load 4.13081  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_csr_wdata_int[0]}]
#set_resistance 0.514899  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_csr_wdata_int[0]}]
#set_load 6.25801  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_csr_wdata_int[1]}]
#set_resistance 0.671513  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_csr_wdata_int[1]}]
#set_load 6.0994  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_csr_wdata_int[2]}]
#set_resistance 0.712816  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_csr_wdata_int[2]}]
#set_load 8.32153  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_csr_wdata_int[3]}]
#set_resistance 0.802575  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_csr_wdata_int[3]}]
#set_load 4.7829  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_csr_wdata_int[4]}]
#set_resistance 0.538868  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_csr_wdata_int[4]}]
#set_load 6.84088  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_csr_wdata_int[5]}]
#set_resistance 0.763862  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_csr_wdata_int[5]}]
#set_load 6.18339  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_csr_wdata_int[6]}]
#set_resistance 0.695059  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_csr_wdata_int[6]}]
#set_load 8.93294  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_csr_wdata_int[7]}]
#set_resistance 0.892234  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_csr_wdata_int[7]}]
#set_load 2.14017  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_csr_wdata_int[8]}]
#set_resistance 0.267692  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_csr_wdata_int[8]}]
#set_load 2.59022  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_csr_wdata_int[9]}]
#set_resistance 0.323203  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_csr_wdata_int[9]}]
#set_load 5.28292  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_csr_wdata_int[10]}]
#set_resistance 0.619379  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_csr_wdata_int[10]}]
#set_load 6.86489  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_csr_wdata_int[11]}]
#set_resistance 0.71393  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_csr_wdata_int[11]}]
#set_load 4.80943  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_csr_wdata_int[12]}]
#set_resistance 0.56615  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_csr_wdata_int[12]}]
#set_load 5.71219  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_csr_wdata_int[13]}]
#set_resistance 0.640611  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_csr_wdata_int[13]}]
#set_load 4.47052  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_csr_wdata_int[14]}]
#set_resistance 0.550285  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_csr_wdata_int[14]}]
#set_load 6.53023  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_csr_wdata_int[15]}]
#set_resistance 0.682534  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_csr_wdata_int[15]}]
#set_load 6.16059  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_csr_wdata_int[16]}]
#set_resistance 0.6826  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_csr_wdata_int[16]}]
#set_load 8.34447  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_csr_wdata_int[17]}]
#set_resistance 0.881455  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_csr_wdata_int[17]}]
#set_load 6.10501  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_csr_wdata_int[18]}]
#set_resistance 0.68236  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_csr_wdata_int[18]}]
#set_load 5.87941  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_csr_wdata_int[19]}]
#set_resistance 0.633266  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_csr_wdata_int[19]}]
#set_load 6.99454  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_csr_wdata_int[20]}]
#set_resistance 0.78116  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_csr_wdata_int[20]}]
#set_load 7.95569  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_csr_wdata_int[21]}]
#set_resistance 0.84436  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_csr_wdata_int[21]}]
#set_load 6.7874  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_csr_wdata_int[22]}]
#set_resistance 0.757868  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_csr_wdata_int[22]}]
#set_load 6.8451  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_csr_wdata_int[23]}]
#set_resistance 0.730052  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_csr_wdata_int[23]}]
#set_load 6.20187  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_csr_wdata_int[24]}]
#set_resistance 0.690878  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_csr_wdata_int[24]}]
#set_load 6.40143  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_csr_wdata_int[25]}]
#set_resistance 0.714597  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_csr_wdata_int[25]}]
#set_load 5.47537  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_csr_wdata_int[26]}]
#set_resistance 0.64219  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_csr_wdata_int[26]}]
#set_load 5.80661  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_csr_wdata_int[27]}]
#set_resistance 0.624589  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_csr_wdata_int[27]}]
#set_load 6.09201  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_csr_wdata_int[28]}]
#set_resistance 0.68136  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_csr_wdata_int[28]}]
#set_load 4.7356  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_csr_wdata_int[29]}]
#set_resistance 0.555815  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_csr_wdata_int[29]}]
#set_load 6.40217  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_csr_wdata_int[30]}]
#set_resistance 0.708648  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_csr_wdata_int[30]}]
#set_load 4.57157  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_csr_wdata_int[31]}]
#set_resistance 0.539799  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_csr_wdata_int[31]}]
#set_load 0.0988928  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mepc_en]
#set_resistance 0.0149203  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mepc_en]
#set_load 0.125361  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mscratch_en]
#set_resistance 0.0191655  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mscratch_en]
#set_load 0.0795912  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mie_en]
#set_resistance 0.012051  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mie_en]
#set_load 0.207365  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstatus_d_tw_]
#set_resistance 0.0311737  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstatus_d_tw_]
#set_load 0.213308  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstatus_d_mprv_]
#set_resistance 0.0320347  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstatus_d_mprv_]
#set_load 0.210331  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstatus_d_mpp__0_]
#set_resistance 0.0310249  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstatus_d_mpp__0_]
#set_load 0.215009  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstatus_d_mpp__1_]
#set_resistance 0.0322218  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstatus_d_mpp__1_]
#set_load 0.0960053  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstatus_d_mie_]
#set_resistance 0.0145204  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstatus_d_mie_]
#set_load 0.809034  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstatus_en]
#set_resistance 0.0933213  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstatus_en]
#set_load 1.15408  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_cpuctrl_q_sync_exc_seen_]
#set_resistance 0.156447  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_cpuctrl_q_sync_exc_seen_]
#set_load 1.84079  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_cpuctrl_q_double_fault_seen_]
#set_resistance 0.269783  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_cpuctrl_q_double_fault_seen_]
#set_load 1.29645  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__0_]
#set_resistance 0.158471  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__0_]
#set_load 1.63226  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__1_]
#set_resistance 0.207856  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__1_]
#set_load 1.66714  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__2_]
#set_resistance 0.231202  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__2_]
#set_load 1.49968  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__3_]
#set_resistance 0.207126  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__3_]
#set_load 0.600653  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__4_]
#set_resistance 0.0867863  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__4_]
#set_load 1.17838  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__5_]
#set_resistance 0.160781  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__5_]
#set_load 2.15735  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__6_]
#set_resistance 0.296189  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__6_]
#set_load 2.22431  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__7_]
#set_resistance 0.308042  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__7_]
#set_load 3.05513  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__8_]
#set_resistance 0.418789  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__8_]
#set_load 3.474  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__9_]
#set_resistance 0.469881  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__9_]
#set_load 1.84441  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__10_]
#set_resistance 0.254566  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__10_]
#set_load 1.29673  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__11_]
#set_resistance 0.182025  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__11_]
#set_load 2.24448  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__12_]
#set_resistance 0.312238  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__12_]
#set_load 1.266  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__13_]
#set_resistance 0.176373  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__13_]
#set_load 1.82244  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__14_]
#set_resistance 0.25324  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__14_]
#set_load 1.1081  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__15_]
#set_resistance 0.151937  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__15_]
#set_load 1.60581  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__16_]
#set_resistance 0.223201  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__16_]
#set_load 1.24817  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__17_]
#set_resistance 0.174422  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__17_]
#set_load 1.03158  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__18_]
#set_resistance 0.139952  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__18_]
#set_load 1.01041  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__19_]
#set_resistance 0.137964  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__19_]
#set_load 3.00391  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__20_]
#set_resistance 0.414853  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__20_]
#set_load 1.48862  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__21_]
#set_resistance 0.209832  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__21_]
#set_load 2.44581  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__22_]
#set_resistance 0.33423  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__22_]
#set_load 1.16691  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__23_]
#set_resistance 0.158915  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__23_]
#set_load 1.51389  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__24_]
#set_resistance 0.207625  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__24_]
#set_load 2.35469  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__25_]
#set_resistance 0.321192  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__25_]
#set_load 1.52816  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__26_]
#set_resistance 0.21441  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__26_]
#set_load 1.0315  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__27_]
#set_resistance 0.140784  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__27_]
#set_load 2.95614  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__28_]
#set_resistance 0.405484  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__28_]
#set_load 2.65231  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__29_]
#set_resistance 0.360574  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__29_]
#set_load 0.791629  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__30_]
#set_resistance 0.108325  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__30_]
#set_load 3.56838  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__31_]
#set_resistance 0.427952  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__31_]
#set_load 1.69564  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__32_]
#set_resistance 0.233327  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__32_]
#set_load 1.33513  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__33_]
#set_resistance 0.183925  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__33_]
#set_load 1.62127  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__34_]
#set_resistance 0.244838  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__34_]
#set_load 1.38296  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__35_]
#set_resistance 0.191586  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__35_]
#set_load 1.3951  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__36_]
#set_resistance 0.194727  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__36_]
#set_load 2.08945  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__37_]
#set_resistance 0.285522  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__37_]
#set_load 2.09927  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__38_]
#set_resistance 0.287134  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__38_]
#set_load 1.36908  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__39_]
#set_resistance 0.189638  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__39_]
#set_load 2.40233  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__40_]
#set_resistance 0.328372  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__40_]
#set_load 1.99917  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__41_]
#set_resistance 0.270589  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__41_]
#set_load 0.508989  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__42_]
#set_resistance 0.0786655  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__42_]
#set_load 1.31683  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__43_]
#set_resistance 0.182191  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__43_]
#set_load 2.74993  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__44_]
#set_resistance 0.378381  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__44_]
#set_load 2.33034  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__45_]
#set_resistance 0.323008  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__45_]
#set_load 2.64624  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__46_]
#set_resistance 0.36338  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__46_]
#set_load 1.63902  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__47_]
#set_resistance 0.228515  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__47_]
#set_load 3.63375  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__48_]
#set_resistance 0.497105  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__48_]
#set_load 3.90058  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__49_]
#set_resistance 0.526829  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__49_]
#set_load 0.928695  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__50_]
#set_resistance 0.13395  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__50_]
#set_load 2.17091  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__51_]
#set_resistance 0.291876  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__51_]
#set_load 2.25058  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__52_]
#set_resistance 0.308866  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__52_]
#set_load 2.12082  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__53_]
#set_resistance 0.290371  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__53_]
#set_load 3.4153  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__54_]
#set_resistance 0.462244  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__54_]
#set_load 3.05186  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__55_]
#set_resistance 0.410735  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__55_]
#set_load 3.71457  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__56_]
#set_resistance 0.502548  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__56_]
#set_load 2.30251  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__57_]
#set_resistance 0.312924  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__57_]
#set_load 2.04871  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__58_]
#set_resistance 0.279534  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__58_]
#set_load 2.66189  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__59_]
#set_resistance 0.359321  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__59_]
#set_load 3.93562  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__60_]
#set_resistance 0.533218  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__60_]
#set_load 2.40332  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__61_]
#set_resistance 0.328431  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__61_]
#set_load 1.03146  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__62_]
#set_resistance 0.140057  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__62_]
#set_load 2.97225  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__63_]
#set_resistance 0.397843  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mhpmcounter_0__63_]
#set_load 0.559227  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcountinhibit[0]}]
#set_resistance 0.0816152  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcountinhibit[0]}]
#set_load 0.749085  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcountinhibit[1]}]
#set_resistance 0.109404  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcountinhibit[1]}]
#set_load 3.03735  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcountinhibit[2]}]
#set_resistance 0.458984  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcountinhibit[2]}]
#set_load 0.0467509  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch1_q[0]}]
#set_resistance 0.00716763  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch1_q[0]}]
#set_load 1.29375  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch1_q[1]}]
#set_resistance 0.191473  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch1_q[1]}]
#set_load 1.5357  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch1_q[2]}]
#set_resistance 0.225972  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch1_q[2]}]
#set_load 2.25146  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch1_q[3]}]
#set_resistance 0.323647  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch1_q[3]}]
#set_load 1.38275  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch1_q[4]}]
#set_resistance 0.202762  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch1_q[4]}]
#set_load 0.900977  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch1_q[5]}]
#set_resistance 0.129024  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch1_q[5]}]
#set_load 1.08615  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch1_q[6]}]
#set_resistance 0.160244  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch1_q[6]}]
#set_load 0.89746  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch1_q[7]}]
#set_resistance 0.128823  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch1_q[7]}]
#set_load 0.152866  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch1_q[8]}]
#set_resistance 0.023439  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch1_q[8]}]
#set_load 0.599668  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch1_q[9]}]
#set_resistance 0.08767  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch1_q[9]}]
#set_load 1.28344  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch1_q[10]}]
#set_resistance 0.191349  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch1_q[10]}]
#set_load 0.745309  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch1_q[11]}]
#set_resistance 0.109012  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch1_q[11]}]
#set_load 0.896715  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch1_q[12]}]
#set_resistance 0.137225  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch1_q[12]}]
#set_load 0.46441  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch1_q[13]}]
#set_resistance 0.0671105  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch1_q[13]}]
#set_load 0.178787  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch1_q[14]}]
#set_resistance 0.0265268  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch1_q[14]}]
#set_load 0.650721  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch1_q[15]}]
#set_resistance 0.0942295  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch1_q[15]}]
#set_load 1.74103  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch1_q[16]}]
#set_resistance 0.251203  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch1_q[16]}]
#set_load 0.480208  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch1_q[17]}]
#set_resistance 0.0701607  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch1_q[17]}]
#set_load 0.493822  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch1_q[18]}]
#set_resistance 0.0727046  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch1_q[18]}]
#set_load 0.077096  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch1_q[19]}]
#set_resistance 0.0112248  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch1_q[19]}]
#set_load 1.34475  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch1_q[20]}]
#set_resistance 0.201133  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch1_q[20]}]
#set_load 0.546519  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch1_q[21]}]
#set_resistance 0.0805299  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch1_q[21]}]
#set_load 0.772008  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch1_q[22]}]
#set_resistance 0.113818  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch1_q[22]}]
#set_load 0.323242  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch1_q[23]}]
#set_resistance 0.0497454  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch1_q[23]}]
#set_load 0.630118  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch1_q[24]}]
#set_resistance 0.0905991  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch1_q[24]}]
#set_load 0.31613  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch1_q[25]}]
#set_resistance 0.045978  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch1_q[25]}]
#set_load 0.920259  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch1_q[26]}]
#set_resistance 0.135542  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch1_q[26]}]
#set_load 0.648931  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch1_q[27]}]
#set_resistance 0.0964773  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch1_q[27]}]
#set_load 1.53931  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch1_q[28]}]
#set_resistance 0.226426  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch1_q[28]}]
#set_load 0.58299  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch1_q[29]}]
#set_resistance 0.0846218  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch1_q[29]}]
#set_load 0.592577  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch1_q[30]}]
#set_resistance 0.0877423  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch1_q[30]}]
#set_load 0.61698  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch1_q[31]}]
#set_resistance 0.0919123  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch1_q[31]}]
#set_load 0.120031  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch0_q[0]}]
#set_resistance 0.0182721  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch0_q[0]}]
#set_load 0.536785  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch0_q[1]}]
#set_resistance 0.0770523  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch0_q[1]}]
#set_load 0.52024  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch0_q[2]}]
#set_resistance 0.0772519  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch0_q[2]}]
#set_load 0.662751  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch0_q[3]}]
#set_resistance 0.0967957  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch0_q[3]}]
#set_load 0.959216  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch0_q[4]}]
#set_resistance 0.140731  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch0_q[4]}]
#set_load 0.952054  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch0_q[5]}]
#set_resistance 0.136304  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch0_q[5]}]
#set_load 1.75999  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch0_q[6]}]
#set_resistance 0.259553  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch0_q[6]}]
#set_load 0.65304  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch0_q[7]}]
#set_resistance 0.0950191  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch0_q[7]}]
#set_load 0.981039  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch0_q[8]}]
#set_resistance 0.149228  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch0_q[8]}]
#set_load 0.533825  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch0_q[9]}]
#set_resistance 0.0764553  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch0_q[9]}]
#set_load 0.148364  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch0_q[10]}]
#set_resistance 0.0219952  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch0_q[10]}]
#set_load 0.49389  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch0_q[11]}]
#set_resistance 0.0714718  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch0_q[11]}]
#set_load 0.567336  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch0_q[12]}]
#set_resistance 0.0829642  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch0_q[12]}]
#set_load 0.557476  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch0_q[13]}]
#set_resistance 0.0813112  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch0_q[13]}]
#set_load 2.00585  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch0_q[14]}]
#set_resistance 0.296743  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch0_q[14]}]
#set_load 0.550601  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch0_q[15]}]
#set_resistance 0.079947  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch0_q[15]}]
#set_load 1.64636  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch0_q[16]}]
#set_resistance 0.237056  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch0_q[16]}]
#set_load 0.599137  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch0_q[17]}]
#set_resistance 0.0870118  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch0_q[17]}]
#set_load 1.84194  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch0_q[18]}]
#set_resistance 0.2746  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch0_q[18]}]
#set_load 0.256412  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch0_q[19]}]
#set_resistance 0.0376702  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch0_q[19]}]
#set_load 0.924504  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch0_q[20]}]
#set_resistance 0.136561  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch0_q[20]}]
#set_load 0.243386  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch0_q[21]}]
#set_resistance 0.0376334  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch0_q[21]}]
#set_load 1.67592  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch0_q[22]}]
#set_resistance 0.252197  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch0_q[22]}]
#set_load 0.292685  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch0_q[23]}]
#set_resistance 0.0443512  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch0_q[23]}]
#set_load 1.00041  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch0_q[24]}]
#set_resistance 0.149021  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch0_q[24]}]
#set_load 0.735615  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch0_q[25]}]
#set_resistance 0.107877  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch0_q[25]}]
#set_load 0.33394  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch0_q[26]}]
#set_resistance 0.0507122  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch0_q[26]}]
#set_load 0.51381  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch0_q[27]}]
#set_resistance 0.0762195  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch0_q[27]}]
#set_load 0.196033  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch0_q[28]}]
#set_resistance 0.0294873  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch0_q[28]}]
#set_load 0.391097  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch0_q[29]}]
#set_resistance 0.0565608  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch0_q[29]}]
#set_load 1.02787  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch0_q[30]}]
#set_resistance 0.150448  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch0_q[30]}]
#set_load 0.987393  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch0_q[31]}]
#set_resistance 0.148097  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dscratch0_q[31]}]
#set_load 0.909351  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_q_prv__0_]
#set_resistance 0.122593  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_q_prv__0_]
#set_load 0.852522  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_q_prv__1_]
#set_resistance 0.117183  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_q_prv__1_]
#set_load 1.53814  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_q_nmip_]
#set_resistance 0.234583  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_q_nmip_]
#set_load 1.23428  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_q_mprven_]
#set_resistance 0.19011  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_q_mprven_]
#set_load 1.57516  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_q_zero0_]
#set_resistance 0.239247  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_q_zero0_]
#set_load 0.86705  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_q_cause__0_]
#set_resistance 0.130356  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_q_cause__0_]
#set_load 0.702694  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_q_cause__1_]
#set_resistance 0.102402  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_q_cause__1_]
#set_load 3.26474  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_q_cause__2_]
#set_resistance 0.498776  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_q_cause__2_]
#set_load 1.3027  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_q_stoptime_]
#set_resistance 0.197763  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_q_stoptime_]
#set_load 1.81368  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_q_stopcount_]
#set_resistance 0.278106  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_q_stopcount_]
#set_load 1.9871  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_q_stepie_]
#set_resistance 0.301188  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_q_stepie_]
#set_load 0.688917  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_q_ebreaks_]
#set_resistance 0.101054  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_q_ebreaks_]
#set_load 2.54956  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_q_zero1_]
#set_resistance 0.386469  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_q_zero1_]
#set_load 2.05919  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_q_zero2__0_]
#set_resistance 0.314169  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_q_zero2__0_]
#set_load 1.71926  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_q_zero2__1_]
#set_resistance 0.259927  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_q_zero2__1_]
#set_load 2.62849  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_q_zero2__2_]
#set_resistance 0.393042  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_q_zero2__2_]
#set_load 1.80104  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_q_zero2__3_]
#set_resistance 0.273988  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_q_zero2__3_]
#set_load 1.68559  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_q_zero2__4_]
#set_resistance 0.254263  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_q_zero2__4_]
#set_load 2.74393  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_q_zero2__5_]
#set_resistance 0.41318  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_q_zero2__5_]
#set_load 1.6261  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_q_zero2__6_]
#set_resistance 0.249874  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_q_zero2__6_]
#set_load 1.58726  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_q_zero2__7_]
#set_resistance 0.240297  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_q_zero2__7_]
#set_load 0.469535  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_q_zero2__8_]
#set_resistance 0.0675852  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_q_zero2__8_]
#set_load 0.659726  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_q_zero2__9_]
#set_resistance 0.095638  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_q_zero2__9_]
#set_load 0.649248  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_q_zero2__10_]
#set_resistance 0.0957924  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_q_zero2__10_]
#set_load 0.765717  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_q_zero2__11_]
#set_resistance 0.110954  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_q_zero2__11_]
#set_load 0.587208  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_q_xdebugver__0_]
#set_resistance 0.087071  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_q_xdebugver__0_]
#set_load 0.662848  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_q_xdebugver__1_]
#set_resistance 0.0963209  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_q_xdebugver__1_]
#set_load 0.400672  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_q_xdebugver__2_]
#set_resistance 0.058159  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_q_xdebugver__2_]
#set_load 0.580225  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_q_xdebugver__3_]
#set_resistance 0.0873588  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_dcsr_q_xdebugver__3_]
#set_load 1.15259  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mscratch_q[0]}]
#set_resistance 0.172289  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mscratch_q[0]}]
#set_load 0.486385  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mscratch_q[1]}]
#set_resistance 0.0702755  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mscratch_q[1]}]
#set_load 0.339351  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mscratch_q[2]}]
#set_resistance 0.0518396  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mscratch_q[2]}]
#set_load 0.512415  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mscratch_q[3]}]
#set_resistance 0.0740533  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mscratch_q[3]}]
#set_load 0.183615  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mscratch_q[4]}]
#set_resistance 0.0282348  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mscratch_q[4]}]
#set_load 0.496441  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mscratch_q[5]}]
#set_resistance 0.0718417  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mscratch_q[5]}]
#set_load 1.34071  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mscratch_q[6]}]
#set_resistance 0.201432  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mscratch_q[6]}]
#set_load 0.723077  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mscratch_q[7]}]
#set_resistance 0.104862  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mscratch_q[7]}]
#set_load 1.33104  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mscratch_q[8]}]
#set_resistance 0.202762  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mscratch_q[8]}]
#set_load 0.549367  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mscratch_q[9]}]
#set_resistance 0.0799623  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mscratch_q[9]}]
#set_load 1.73702  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mscratch_q[10]}]
#set_resistance 0.255644  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mscratch_q[10]}]
#set_load 0.543435  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mscratch_q[11]}]
#set_resistance 0.078565  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mscratch_q[11]}]
#set_load 0.886426  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mscratch_q[12]}]
#set_resistance 0.132467  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mscratch_q[12]}]
#set_load 0.475448  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mscratch_q[13]}]
#set_resistance 0.0689271  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mscratch_q[13]}]
#set_load 0.223733  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mscratch_q[14]}]
#set_resistance 0.0328481  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mscratch_q[14]}]
#set_load 0.516721  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mscratch_q[15]}]
#set_resistance 0.0740307  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mscratch_q[15]}]
#set_load 1.80149  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mscratch_q[16]}]
#set_resistance 0.260261  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mscratch_q[16]}]
#set_load 0.2093  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mscratch_q[17]}]
#set_resistance 0.0318347  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mscratch_q[17]}]
#set_load 0.715054  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mscratch_q[18]}]
#set_resistance 0.105645  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mscratch_q[18]}]
#set_load 0.178499  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mscratch_q[19]}]
#set_resistance 0.0256091  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mscratch_q[19]}]
#set_load 1.21587  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mscratch_q[20]}]
#set_resistance 0.17461  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mscratch_q[20]}]
#set_load 0.481649  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mscratch_q[21]}]
#set_resistance 0.0689185  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mscratch_q[21]}]
#set_load 0.815572  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mscratch_q[22]}]
#set_resistance 0.122478  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mscratch_q[22]}]
#set_load 0.186633  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mscratch_q[23]}]
#set_resistance 0.0275189  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mscratch_q[23]}]
#set_load 1.14956  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mscratch_q[24]}]
#set_resistance 0.169098  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mscratch_q[24]}]
#set_load 0.2629  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mscratch_q[25]}]
#set_resistance 0.0391401  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mscratch_q[25]}]
#set_load 0.440595  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mscratch_q[26]}]
#set_resistance 0.0675432  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mscratch_q[26]}]
#set_load 0.190613  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mscratch_q[27]}]
#set_resistance 0.0285941  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mscratch_q[27]}]
#set_load 0.674468  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mscratch_q[28]}]
#set_resistance 0.101002  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mscratch_q[28]}]
#set_load 0.0700094  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mscratch_q[29]}]
#set_resistance 0.0105144  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mscratch_q[29]}]
#set_load 0.62291  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mscratch_q[30]}]
#set_resistance 0.0939752  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mscratch_q[30]}]
#set_load 0.480807  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mscratch_q[31]}]
#set_resistance 0.0695307  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mscratch_q[31]}]
#set_load 1.82128  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mie_q_irq_fast__0_]
#set_resistance 0.263487  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mie_q_irq_fast__0_]
#set_load 0.236316  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mie_q_irq_fast__1_]
#set_resistance 0.0355116  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mie_q_irq_fast__1_]
#set_load 0.515537  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mie_q_irq_fast__2_]
#set_resistance 0.0765605  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mie_q_irq_fast__2_]
#set_load 0.154456  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mie_q_irq_fast__3_]
#set_resistance 0.0225723  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mie_q_irq_fast__3_]
#set_load 0.555403  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mie_q_irq_fast__4_]
#set_resistance 0.080139  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mie_q_irq_fast__4_]
#set_load 0.642702  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mie_q_irq_fast__5_]
#set_resistance 0.0942794  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mie_q_irq_fast__5_]
#set_load 0.281412  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mie_q_irq_fast__6_]
#set_resistance 0.0403596  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mie_q_irq_fast__6_]
#set_load 0.204278  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mie_q_irq_fast__7_]
#set_resistance 0.0307126  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mie_q_irq_fast__7_]
#set_load 0.653077  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mie_q_irq_fast__8_]
#set_resistance 0.0941623  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mie_q_irq_fast__8_]
#set_load 1.59316  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mie_q_irq_fast__9_]
#set_resistance 0.235851  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mie_q_irq_fast__9_]
#set_load 0.0888428  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mie_q_irq_fast__10_]
#set_resistance 0.0128672  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mie_q_irq_fast__10_]
#set_load 0.373781  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mie_q_irq_fast__11_]
#set_resistance 0.0569472  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mie_q_irq_fast__11_]
#set_load 0.245896  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mie_q_irq_fast__12_]
#set_resistance 0.036857  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mie_q_irq_fast__12_]
#set_load 1.22926  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mie_q_irq_fast__13_]
#set_resistance 0.184021  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mie_q_irq_fast__13_]
#set_load 0.568131  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mie_q_irq_fast__14_]
#set_resistance 0.0824631  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mie_q_irq_fast__14_]
#set_load 2.0745  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mie_q_irq_external_]
#set_resistance 0.298009  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mie_q_irq_external_]
#set_load 0.703802  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mie_q_irq_timer_]
#set_resistance 0.102072  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mie_q_irq_timer_]
#set_load 0.163888  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mie_q_irq_software_]
#set_resistance 0.0249967  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mie_q_irq_software_]
#set_load 1.34598  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstatus_q_mprv_]
#set_resistance 0.198775  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mstatus_q_mprv_]
#set_load 1.40201  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n222]
#set_resistance 0.202389  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n222]
#set_load 1.94346  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n[221]}]
#set_resistance 0.284213  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n[221]}]
#set_load 1.35057  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n[220]}]
#set_resistance 0.195917  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n[220]}]
#set_load 1.73496  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n[219]}]
#set_resistance 0.252161  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n[219]}]
#set_load 1.26485  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n218]
#set_resistance 0.184984  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n218]
#set_load 1.26769  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n216]
#set_resistance 0.188774  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n216]
#set_load 0.643502  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n215]
#set_resistance 0.093353  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n215]
#set_load 1.14884  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n214]
#set_resistance 0.168452  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n214]
#set_load 1.93223  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n213]
#set_resistance 0.286298  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n213]
#set_load 1.68034  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n212]
#set_resistance 0.240494  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n212]
#set_load 0.907376  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n211]
#set_resistance 0.133613  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n211]
#set_load 1.23258  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n210]
#set_resistance 0.177245  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n210]
#set_load 1.11485  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n209]
#set_resistance 0.161637  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n209]
#set_load 1.33776  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n208]
#set_resistance 0.19204  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n208]
#set_load 1.01429  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n207]
#set_resistance 0.145864  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n207]
#set_load 1.29002  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n206]
#set_resistance 0.185121  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n206]
#set_load 1.09024  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n205]
#set_resistance 0.160148  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n205]
#set_load 1.49082  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n204]
#set_resistance 0.214505  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n204]
#set_load 1.75746  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n203]
#set_resistance 0.261519  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n203]
#set_load 1.33535  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n202]
#set_resistance 0.193895  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n202]
#set_load 1.89339  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n201]
#set_resistance 0.279716  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n201]
#set_load 0.995351  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n200]
#set_resistance 0.143986  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n200]
#set_load 1.91039  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n199]
#set_resistance 0.281377  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n199]
#set_load 3.24952  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n198]
#set_resistance 0.481518  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n198]
#set_load 1.38451  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n197]
#set_resistance 0.200391  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n197]
#set_load 1.60942  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n196]
#set_resistance 0.240034  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n196]
#set_load 1.49769  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n195]
#set_resistance 0.221299  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n195]
#set_load 1.77895  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n194]
#set_resistance 0.262725  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n194]
#set_load 0.916453  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n193]
#set_resistance 0.141616  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n193]
#set_load 1.50555  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n192]
#set_resistance 0.226192  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n192]
#set_load 0.865108  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n191]
#set_resistance 0.128665  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n191]
#set_load 1.58902  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n190]
#set_resistance 0.230715  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n190]
#set_load 1.12782  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n189]
#set_resistance 0.163751  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n189]
#set_load 2.24045  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n188]
#set_resistance 0.331617  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n188]
#set_load 1.63488  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n187]
#set_resistance 0.244029  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n187]
#set_load 1.92652  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n186]
#set_resistance 0.281535  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n186]
#set_load 2.56256  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n185]
#set_resistance 0.37731  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n185]
#set_load 2.5613  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n184]
#set_resistance 0.375963  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n184]
#set_load 2.50143  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n183]
#set_resistance 0.375064  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n183]
#set_load 0.182623  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n140]
#set_resistance 0.0272696  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n140]
#set_load 1.75074  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n139]
#set_resistance 0.253861  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n139]
#set_load 1.18471  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n138]
#set_resistance 0.170863  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n138]
#set_load 0.906221  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n137]
#set_resistance 0.13393  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n137]
#set_load 2.2939  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n136]
#set_resistance 0.329641  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n136]
#set_load 0.782324  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n135]
#set_resistance 0.112838  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n135]
#set_load 1.21537  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n134]
#set_resistance 0.175216  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n134]
#set_load 0.0516277  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n133]
#set_resistance 0.00751966  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_n133]
#set_load 0.0593358  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_branch_discard_s[0]}]
#set_resistance 0.00914693  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_branch_discard_s[0]}]
#set_load 0.458156  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_branch_discard_s[1]}]
#set_resistance 0.0664474  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_branch_discard_s[1]}]
#set_load 0.0173108  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_rdata_outstanding_s[0]}]
#set_resistance 0.0024796  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_rdata_outstanding_s[0]}]
#set_load 0.422544  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_rdata_outstanding_s[1]}]
#set_resistance 0.0608742  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_rdata_outstanding_s[1]}]
#set_load 0.634213  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_branch_discard_q[0]}]
#set_resistance 0.0955631  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_branch_discard_q[0]}]
#set_load 0.70843  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_branch_discard_q[1]}]
#set_resistance 0.104786  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_branch_discard_q[1]}]
#set_load 3.67464  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[1]}]
#set_resistance 0.517329  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[1]}]
#set_load 0.2921  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[2]}]
#set_resistance 0.0436562  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[2]}]
#set_load 0.254727  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[3]}]
#set_resistance 0.0370826  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[3]}]
#set_load 0.306221  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[4]}]
#set_resistance 0.0448121  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[4]}]
#set_load 0.289325  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[5]}]
#set_resistance 0.0415919  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[5]}]
#set_load 0.335848  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[6]}]
#set_resistance 0.0496907  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[6]}]
#set_load 0.315474  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[7]}]
#set_resistance 0.0460412  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[7]}]
#set_load 0.0903351  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[8]}]
#set_resistance 0.0136402  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[8]}]
#set_load 0.251085  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[9]}]
#set_resistance 0.0367337  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[9]}]
#set_load 0.15911  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[10]}]
#set_resistance 0.0235289  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[10]}]
#set_load 0.307703  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[11]}]
#set_resistance 0.0449318  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[11]}]
#set_load 0.115759  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[12]}]
#set_resistance 0.01729  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[12]}]
#set_load 0.278157  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[13]}]
#set_resistance 0.040657  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[13]}]
#set_load 0.132172  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[14]}]
#set_resistance 0.0196362  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[14]}]
#set_load 0.275864  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[15]}]
#set_resistance 0.040194  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[15]}]
#set_load 0.279444  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[16]}]
#set_resistance 0.0416277  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[16]}]
#set_load 0.399484  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[17]}]
#set_resistance 0.058396  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[17]}]
#set_load 0.283728  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[18]}]
#set_resistance 0.0428132  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[18]}]
#set_load 0.350464  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[19]}]
#set_resistance 0.0517022  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[19]}]
#set_load 0.333417  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[20]}]
#set_resistance 0.0504916  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[20]}]
#set_load 0.231302  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[21]}]
#set_resistance 0.0335697  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[21]}]
#set_load 0.128401  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[22]}]
#set_resistance 0.0190103  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[22]}]
#set_load 0.260771  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[23]}]
#set_resistance 0.0373209  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[23]}]
#set_load 0.233952  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[24]}]
#set_resistance 0.0342414  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[24]}]
#set_load 0.273804  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[25]}]
#set_resistance 0.0391882  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[25]}]
#set_load 0.306645  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[26]}]
#set_resistance 0.0465245  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[26]}]
#set_load 0.342075  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[27]}]
#set_resistance 0.0503354  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[27]}]
#set_load 0.274237  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[28]}]
#set_resistance 0.041936  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[28]}]
#set_load 0.374641  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[29]}]
#set_resistance 0.0560206  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[29]}]
#set_load 0.472077  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[30]}]
#set_resistance 0.070063  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[30]}]
#set_load 0.29151  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[31]}]
#set_resistance 0.0417161  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_d[31]}]
#set_load 1.05852  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q[0]}]
#set_resistance 0.162744  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q[0]}]
#set_load 0.272828  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q[1]}]
#set_resistance 0.0398746  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q[1]}]
#set_load 0.437765  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q[2]}]
#set_resistance 0.0643265  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q[2]}]
#set_load 0.344783  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q[3]}]
#set_resistance 0.0511302  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q[3]}]
#set_load 0.3246  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q[4]}]
#set_resistance 0.0471166  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q[4]}]
#set_load 0.458344  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q[5]}]
#set_resistance 0.0668168  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q[5]}]
#set_load 0.378671  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q[6]}]
#set_resistance 0.054427  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q[6]}]
#set_load 0.151653  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q[7]}]
#set_resistance 0.0219812  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q[7]}]
#set_load 0.292269  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q[8]}]
#set_resistance 0.0437112  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q[8]}]
#set_load 0.394751  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q[9]}]
#set_resistance 0.0576553  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q[9]}]
#set_load 0.277286  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q[10]}]
#set_resistance 0.0415466  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q[10]}]
#set_load 0.478705  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q[11]}]
#set_resistance 0.0702136  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q[11]}]
#set_load 0.231287  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q[12]}]
#set_resistance 0.0348148  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q[12]}]
#set_load 0.513268  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q[13]}]
#set_resistance 0.0748217  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q[13]}]
#set_load 0.219478  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q[14]}]
#set_resistance 0.0330555  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q[14]}]
#set_load 0.531241  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q[15]}]
#set_resistance 0.0785755  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q[15]}]
#set_load 0.182875  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q[16]}]
#set_resistance 0.0271025  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q[16]}]
#set_load 0.406805  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q[17]}]
#set_resistance 0.0587915  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q[17]}]
#set_load 0.297711  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q[18]}]
#set_resistance 0.043575  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q[18]}]
#set_load 0.405736  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q[19]}]
#set_resistance 0.0598603  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q[19]}]
#set_load 0.0772278  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q[20]}]
#set_resistance 0.0118532  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q[20]}]
#set_load 0.40455  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q[21]}]
#set_resistance 0.0586366  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q[21]}]
#set_load 0.192457  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q[22]}]
#set_resistance 0.0287685  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q[22]}]
#set_load 0.476092  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q[23]}]
#set_resistance 0.0697268  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q[23]}]
#set_load 0.224377  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q[24]}]
#set_resistance 0.0344676  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q[24]}]
#set_load 0.672885  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q[25]}]
#set_resistance 0.0993232  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q[25]}]
#set_load 0.322826  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q[26]}]
#set_resistance 0.0472502  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q[26]}]
#set_load 0.272814  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q[27]}]
#set_resistance 0.0396528  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q[27]}]
#set_load 0.274852  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q[28]}]
#set_resistance 0.0396109  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q[28]}]
#set_load 0.141613  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q[29]}]
#set_resistance 0.0202855  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q[29]}]
#set_load 0.337319  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q[30]}]
#set_resistance 0.0489538  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q[30]}]
#set_load 0.130703  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q[31]}]
#set_resistance 0.018974  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q[31]}]
#set_load 0.278443  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_en]
#set_resistance 0.0421417  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_en]
#set_load 0.658554  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q[0]}]
#set_resistance 0.100534  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q[0]}]
#set_load 0.398346  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q[1]}]
#set_resistance 0.0578748  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q[1]}]
#set_load 0.741171  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q[2]}]
#set_resistance 0.111604  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q[2]}]
#set_load 0.223915  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q[3]}]
#set_resistance 0.0328477  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q[3]}]
#set_load 0.778629  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q[4]}]
#set_resistance 0.117888  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q[4]}]
#set_load 0.593617  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q[5]}]
#set_resistance 0.0880542  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q[5]}]
#set_load 0.356339  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q[6]}]
#set_resistance 0.0541104  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q[6]}]
#set_load 0.33948  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q[7]}]
#set_resistance 0.0492938  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q[7]}]
#set_load 0.603238  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q[8]}]
#set_resistance 0.0899974  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q[8]}]
#set_load 0.373087  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q[9]}]
#set_resistance 0.0539103  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q[9]}]
#set_load 0.244623  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q[10]}]
#set_resistance 0.0365519  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q[10]}]
#set_load 0.394824  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q[11]}]
#set_resistance 0.0578955  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q[11]}]
#set_load 0.600573  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q[12]}]
#set_resistance 0.0902811  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q[12]}]
#set_load 0.168485  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q[13]}]
#set_resistance 0.0253864  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q[13]}]
#set_load 0.380697  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q[14]}]
#set_resistance 0.0569615  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q[14]}]
#set_load 0.368121  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q[15]}]
#set_resistance 0.0546864  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q[15]}]
#set_load 0.36075  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q[16]}]
#set_resistance 0.0522694  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q[16]}]
#set_load 0.353397  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q[17]}]
#set_resistance 0.0523239  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q[17]}]
#set_load 0.947085  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q[18]}]
#set_resistance 0.136766  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q[18]}]
#set_load 0.386004  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q[19]}]
#set_resistance 0.0564558  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q[19]}]
#set_load 0.206875  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q[20]}]
#set_resistance 0.0301702  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q[20]}]
#set_load 0.401453  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q[21]}]
#set_resistance 0.0596486  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q[21]}]
#set_load 0.337902  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q[22]}]
#set_resistance 0.0503638  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q[22]}]
#set_load 0.490672  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q[23]}]
#set_resistance 0.0728231  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q[23]}]
#set_load 0.804025  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q[24]}]
#set_resistance 0.116231  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q[24]}]
#set_load 0.208795  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q[25]}]
#set_resistance 0.0307265  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q[25]}]
#set_load 0.372646  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q[26]}]
#set_resistance 0.0546448  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q[26]}]
#set_load 0.36321  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q[27]}]
#set_resistance 0.0531572  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q[27]}]
#set_load 0.232344  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q[28]}]
#set_resistance 0.0336412  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q[28]}]
#set_load 0.297929  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q[29]}]
#set_resistance 0.0443203  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q[29]}]
#set_load 0.74733  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q[30]}]
#set_resistance 0.109303  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q[30]}]
#set_load 0.235134  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q[31]}]
#set_resistance 0.0343618  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_q[31]}]
#set_load 0.890929  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_d[0]}]
#set_resistance 0.133818  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_d[0]}]
#set_load 0.234623  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_d[1]}]
#set_resistance 0.0344124  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_d[1]}]
#set_load 0.291866  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_en]
#set_resistance 0.0439834  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_stored_addr_en]
#set_load 0.493025  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_discard_req_d]
#set_resistance 0.0721641  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_discard_req_d]
#set_load 0.511559  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_discard_req_q]
#set_resistance 0.0734821  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_discard_req_q]
#set_load 0.126374  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_valid_req_d]
#set_resistance 0.0187994  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_valid_req_d]
#set_load 4.47028  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_valid_req_q]
#set_resistance 0.455001  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_valid_req_q]
#set_load 5.1514  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_busy[0]}]
#set_resistance 0.442909  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_busy[0]}]
#set_load 12.1001  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_busy[1]}]
#set_resistance 1.01409  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_busy[1]}]
#set_load 4.13403  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_rdata_outstanding_rev[0]}]
#set_resistance 0.54725  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_rdata_outstanding_rev[0]}]
#set_load 3.71161  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_rdata_outstanding_rev[1]}]
#set_resistance 0.465405  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_rdata_outstanding_rev[1]}]
#set_load 4.78242  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_decoder_i_N786]
#set_resistance 0.462059  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_decoder_i_N786]
#set_load 5.3784  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_decoder_i_N785]
#set_resistance 0.548361  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_decoder_i_N785]
#set_load 0.343057  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_controller_i_N515]
#set_resistance 0.051689  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_controller_i_N515]
#set_load 0.894899  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_controller_i_N487]
#set_resistance 0.113673  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_controller_i_N487]
#set_load 0.449641  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_controller_i_enter_debug_mode_prio_q]
#set_resistance 0.0650871  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_controller_i_enter_debug_mode_prio_q]
#set_load 0.390385  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_controller_i_exc_req_q]
#set_resistance 0.0570371  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_controller_i_exc_req_q]
#set_load 1.00508  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_controller_i_nmi_mode_d]
#set_resistance 0.150644  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_controller_i_nmi_mode_d]
#set_load 1.94133  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_controller_i_debug_mode_d]
#set_resistance 0.223719  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_controller_i_debug_mode_d]
#set_load 0.0779138  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_controller_i_ctrl_fsm_ns[0]}]
#set_resistance 0.0119563  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_controller_i_ctrl_fsm_ns[0]}]
#set_load 0.102025  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_controller_i_ctrl_fsm_ns[1]}]
#set_resistance 0.0146108  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_controller_i_ctrl_fsm_ns[1]}]
#set_load 0.0853764  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_controller_i_ctrl_fsm_ns[2]}]
#set_resistance 0.013048  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_controller_i_ctrl_fsm_ns[2]}]
#set_load 0.0897765  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_controller_i_ctrl_fsm_ns[3]}]
#set_resistance 0.0138264  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_controller_i_ctrl_fsm_ns[3]}]
#set_load 1.26157  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_controller_i_enter_debug_mode_prio_d]
#set_resistance 0.16186  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_controller_i_enter_debug_mode_prio_d]
#set_load 0.746685  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_controller_i_do_single_step_q]
#set_resistance 0.109859  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_controller_i_do_single_step_q]
#set_load 0.457462  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_controller_i_do_single_step_d]
#set_resistance 0.0677434  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_controller_i_do_single_step_d]
#set_load 1.08506  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_controller_i_illegal_insn_q]
#set_resistance 0.150053  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_controller_i_illegal_insn_q]
#set_load 1.07256  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_controller_i_load_err_q]
#set_resistance 0.165466  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_controller_i_load_err_q]
#set_load 1.58263  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_controller_i_store_err_q]
#set_resistance 0.238637  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_controller_i_store_err_q]
#set_load 0.171562  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_controller_i_illegal_insn_d]
#set_resistance 0.026205  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_controller_i_illegal_insn_d]
#set_load 1.10709  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_controller_i_ctrl_fsm_cs[0]}]
#set_resistance 0.126543  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_controller_i_ctrl_fsm_cs[0]}]
#set_load 0.349121  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_controller_i_ctrl_fsm_cs[1]}]
#set_resistance 0.0470909  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_controller_i_ctrl_fsm_cs[1]}]
#set_load 0.577253  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_controller_i_ctrl_fsm_cs[2]}]
#set_resistance 0.0735334  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_controller_i_ctrl_fsm_cs[2]}]
#set_load 0.746994  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_controller_i_ctrl_fsm_cs[3]}]
#set_resistance 0.0862624  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/id_stage_i_controller_i_ctrl_fsm_cs[3]}]
#set_load 2.18264  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_gen_mult_fast_mult_state_q[0]}]
#set_resistance 0.27787  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_gen_mult_fast_mult_state_q[0]}]
#set_load 3.20634  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_gen_mult_fast_mult_state_q[1]}]
#set_resistance 0.288994  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_gen_mult_fast_mult_state_q[1]}]
#set_load 0.632795  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_gen_mult_fast_mult_state_d_1_]
#set_resistance 0.0926574  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_gen_mult_fast_mult_state_d_1_]
#set_load 0.131905  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_div_by_zero_d]
#set_resistance 0.0197169  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_div_by_zero_d]
#set_load 0.131013  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_md_state_d[0]}]
#set_resistance 0.0194848  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_md_state_d[0]}]
#set_load 0.133102  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_md_state_d[1]}]
#set_resistance 0.0191347  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_md_state_d[1]}]
#set_load 0.249898  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_md_state_d[2]}]
#set_resistance 0.0379323  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_md_state_d[2]}]
#set_load 0.329219  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_d[0]}]
#set_resistance 0.0478205  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_d[0]}]
#set_load 0.246115  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_d[1]}]
#set_resistance 0.0358519  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_d[1]}]
#set_load 0.70259  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_d[2]}]
#set_resistance 0.103209  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_d[2]}]
#set_load 0.256089  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_d[3]}]
#set_resistance 0.0370053  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_d[3]}]
#set_load 0.531475  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_d[4]}]
#set_resistance 0.0781497  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_d[4]}]
#set_load 0.0755797  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_d[5]}]
#set_resistance 0.0112223  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_d[5]}]
#set_load 0.301239  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_d[6]}]
#set_resistance 0.0459765  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_d[6]}]
#set_load 0.258581  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_d[7]}]
#set_resistance 0.0385464  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_d[7]}]
#set_load 0.409245  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_d[8]}]
#set_resistance 0.0617934  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_d[8]}]
#set_load 0.0113872  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_d[9]}]
#set_resistance 0.00171712  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_d[9]}]
#set_load 0.136125  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_d[10]}]
#set_resistance 0.0198733  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_d[10]}]
#set_load 0.0943124  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_d[11]}]
#set_resistance 0.0143395  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_d[11]}]
#set_load 0.261862  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_d[12]}]
#set_resistance 0.0382428  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_d[12]}]
#set_load 0.240271  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_d[13]}]
#set_resistance 0.0348488  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_d[13]}]
#set_load 0.139481  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_d[14]}]
#set_resistance 0.0209315  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_d[14]}]
#set_load 0.0201724  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_d[15]}]
#set_resistance 0.00302749  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_d[15]}]
#set_load 0.380266  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_d[16]}]
#set_resistance 0.057394  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_d[16]}]
#set_load 0.195508  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_d[17]}]
#set_resistance 0.0298645  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_d[17]}]
#set_load 0.557891  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_d[18]}]
#set_resistance 0.0834058  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_d[18]}]
#set_load 0.232693  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_d[19]}]
#set_resistance 0.0340903  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_d[19]}]
#set_load 1.25549  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_d[20]}]
#set_resistance 0.185678  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_d[20]}]
#set_load 0.268194  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_d[21]}]
#set_resistance 0.0400274  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_d[21]}]
#set_load 0.423366  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_d[22]}]
#set_resistance 0.0619447  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_d[22]}]
#set_load 0.196212  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_d[23]}]
#set_resistance 0.0291109  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_d[23]}]
#set_load 0.947246  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_d[24]}]
#set_resistance 0.141992  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_d[24]}]
#set_load 0.249498  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_d[25]}]
#set_resistance 0.0382044  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_d[25]}]
#set_load 0.464737  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_d[26]}]
#set_resistance 0.0666413  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_d[26]}]
#set_load 0.156877  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_d[27]}]
#set_resistance 0.0233925  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_d[27]}]
#set_load 0.630535  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_d[28]}]
#set_resistance 0.0905488  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_d[28]}]
#set_load 0.46188  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_d[29]}]
#set_resistance 0.0677082  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_d[29]}]
#set_load 0.654961  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_d[30]}]
#set_resistance 0.0966478  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_d[30]}]
#set_load 0.139461  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_d[31]}]
#set_resistance 0.0209378  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_d[31]}]
#set_load 0.443067  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_d[0]}]
#set_resistance 0.0646898  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_d[0]}]
#set_load 0.360549  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_d[1]}]
#set_resistance 0.0540942  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_d[1]}]
#set_load 0.382203  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_d[2]}]
#set_resistance 0.0548747  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_d[2]}]
#set_load 0.211659  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_d[3]}]
#set_resistance 0.0302883  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_d[3]}]
#set_load 1.4068  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_d[4]}]
#set_resistance 0.212627  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_d[4]}]
#set_load 0.399693  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_d[5]}]
#set_resistance 0.0588824  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_d[5]}]
#set_load 0.420648  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_d[6]}]
#set_resistance 0.061643  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_d[6]}]
#set_load 0.177957  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_d[7]}]
#set_resistance 0.0268985  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_d[7]}]
#set_load 0.727023  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_d[8]}]
#set_resistance 0.109352  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_d[8]}]
#set_load 0.259183  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_d[9]}]
#set_resistance 0.0378054  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_d[9]}]
#set_load 0.377114  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_d[10]}]
#set_resistance 0.055497  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_d[10]}]
#set_load 0.143806  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_d[11]}]
#set_resistance 0.0208226  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_d[11]}]
#set_load 0.234191  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_d[12]}]
#set_resistance 0.0352516  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_d[12]}]
#set_load 0.414522  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_d[13]}]
#set_resistance 0.063975  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_d[13]}]
#set_load 0.920596  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_d[14]}]
#set_resistance 0.137994  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_d[14]}]
#set_load 0.198025  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_d[15]}]
#set_resistance 0.0291435  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_d[15]}]
#set_load 0.618067  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_d[16]}]
#set_resistance 0.0900422  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_d[16]}]
#set_load 0.368792  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_d[17]}]
#set_resistance 0.0544259  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_d[17]}]
#set_load 0.278872  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_d[18]}]
#set_resistance 0.042492  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_d[18]}]
#set_load 0.18301  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_d[19]}]
#set_resistance 0.027546  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_d[19]}]
#set_load 0.437011  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_d[20]}]
#set_resistance 0.0630833  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_d[20]}]
#set_load 0.415855  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_d[21]}]
#set_resistance 0.0600581  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_d[21]}]
#set_load 0.455206  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_d[22]}]
#set_resistance 0.0692464  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_d[22]}]
#set_load 0.260049  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_d[23]}]
#set_resistance 0.0372363  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_d[23]}]
#set_load 0.503817  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_d[24]}]
#set_resistance 0.0736485  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_d[24]}]
#set_load 0.487386  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_d[25]}]
#set_resistance 0.0721159  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_d[25]}]
#set_load 0.421897  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_d[26]}]
#set_resistance 0.0609806  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_d[26]}]
#set_load 0.413489  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_d[27]}]
#set_resistance 0.0603041  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_d[27]}]
#set_load 0.217714  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_d[28]}]
#set_resistance 0.0317962  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_d[28]}]
#set_load 0.196393  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_d[29]}]
#set_resistance 0.0281058  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_d[29]}]
#set_load 1.0423  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_d[30]}]
#set_resistance 0.156515  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_d[30]}]
#set_load 0.175001  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_d[31]}]
#set_resistance 0.0263385  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_d[31]}]
#set_load 0.419374  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_div_counter_d[0]}]
#set_resistance 0.0624904  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_div_counter_d[0]}]
#set_load 0.133426  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_div_counter_d[1]}]
#set_resistance 0.0200153  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_div_counter_d[1]}]
#set_load 0.0771743  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_div_counter_d[2]}]
#set_resistance 0.0117116  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_div_counter_d[2]}]
#set_load 0.122266  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_div_counter_d[3]}]
#set_resistance 0.0179278  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_div_counter_d[3]}]
#set_load 0.232165  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_div_counter_d[4]}]
#set_resistance 0.034147  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_div_counter_d[4]}]
#set_load 0.338843  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_div_by_zero_q]
#set_resistance 0.0494247  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_div_by_zero_q]
#set_load 0.256971  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q[0]}]
#set_resistance 0.0384455  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q[0]}]
#set_load 0.534042  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q[1]}]
#set_resistance 0.0772684  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q[1]}]
#set_load 0.86421  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q[2]}]
#set_resistance 0.12648  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q[2]}]
#set_load 0.298222  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q[3]}]
#set_resistance 0.0430746  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q[3]}]
#set_load 0.695237  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q[4]}]
#set_resistance 0.101815  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q[4]}]
#set_load 0.245492  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q[5]}]
#set_resistance 0.0363588  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q[5]}]
#set_load 0.753685  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q[6]}]
#set_resistance 0.110724  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q[6]}]
#set_load 0.111886  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q[7]}]
#set_resistance 0.0162699  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q[7]}]
#set_load 0.623233  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q[8]}]
#set_resistance 0.0932965  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q[8]}]
#set_load 0.303522  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q[9]}]
#set_resistance 0.0445227  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q[9]}]
#set_load 0.52082  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q[10]}]
#set_resistance 0.0759193  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q[10]}]
#set_load 0.16189  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q[11]}]
#set_resistance 0.0234483  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q[11]}]
#set_load 0.579159  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q[12]}]
#set_resistance 0.0845262  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q[12]}]
#set_load 0.364406  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q[13]}]
#set_resistance 0.0527229  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q[13]}]
#set_load 0.590698  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q[14]}]
#set_resistance 0.0860765  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q[14]}]
#set_load 0.23485  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q[15]}]
#set_resistance 0.0344488  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q[15]}]
#set_load 0.740211  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q[16]}]
#set_resistance 0.109215  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q[16]}]
#set_load 0.391433  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q[17]}]
#set_resistance 0.0589329  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q[17]}]
#set_load 0.358187  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q[18]}]
#set_resistance 0.0544203  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q[18]}]
#set_load 0.553053  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q[19]}]
#set_resistance 0.0810259  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q[19]}]
#set_load 1.4543  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q[20]}]
#set_resistance 0.214345  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q[20]}]
#set_load 0.379983  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q[21]}]
#set_resistance 0.0568153  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q[21]}]
#set_load 0.719854  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q[22]}]
#set_resistance 0.106768  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q[22]}]
#set_load 0.59932  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q[23]}]
#set_resistance 0.0893411  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q[23]}]
#set_load 1.03756  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q[24]}]
#set_resistance 0.155016  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q[24]}]
#set_load 0.477327  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q[25]}]
#set_resistance 0.0711661  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q[25]}]
#set_load 0.724383  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q[26]}]
#set_resistance 0.105031  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q[26]}]
#set_load 0.39475  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q[27]}]
#set_resistance 0.0579882  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q[27]}]
#set_load 0.85421  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q[28]}]
#set_resistance 0.124026  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q[28]}]
#set_load 0.403716  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q[29]}]
#set_resistance 0.0597912  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q[29]}]
#set_load 0.486586  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q[30]}]
#set_resistance 0.0728944  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q[30]}]
#set_load 0.484377  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q[31]}]
#set_resistance 0.0702926  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_quotient_q[31]}]
#set_load 0.663722  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q[0]}]
#set_resistance 0.0971693  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q[0]}]
#set_load 1.13624  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q[1]}]
#set_resistance 0.165573  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q[1]}]
#set_load 0.684297  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q[2]}]
#set_resistance 0.0990741  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q[2]}]
#set_load 0.567176  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q[3]}]
#set_resistance 0.0815901  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q[3]}]
#set_load 1.02274  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q[4]}]
#set_resistance 0.155865  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q[4]}]
#set_load 1.1052  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q[5]}]
#set_resistance 0.165481  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q[5]}]
#set_load 0.575878  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q[6]}]
#set_resistance 0.0830671  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q[6]}]
#set_load 0.577994  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q[7]}]
#set_resistance 0.0837277  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q[7]}]
#set_load 0.882766  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q[8]}]
#set_resistance 0.130953  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q[8]}]
#set_load 0.51011  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q[9]}]
#set_resistance 0.0734301  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q[9]}]
#set_load 0.81133  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q[10]}]
#set_resistance 0.120152  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q[10]}]
#set_load 0.836969  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q[11]}]
#set_resistance 0.12382  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q[11]}]
#set_load 0.791925  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q[12]}]
#set_resistance 0.118362  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q[12]}]
#set_load 1.04437  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q[13]}]
#set_resistance 0.154476  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q[13]}]
#set_load 0.817272  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q[14]}]
#set_resistance 0.122382  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q[14]}]
#set_load 0.537064  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q[15]}]
#set_resistance 0.0775077  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q[15]}]
#set_load 0.659717  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q[16]}]
#set_resistance 0.0965255  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q[16]}]
#set_load 0.550949  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q[17]}]
#set_resistance 0.0807721  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q[17]}]
#set_load 0.541861  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q[18]}]
#set_resistance 0.0800171  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q[18]}]
#set_load 0.68247  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q[19]}]
#set_resistance 0.0991833  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q[19]}]
#set_load 0.716552  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q[20]}]
#set_resistance 0.103706  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q[20]}]
#set_load 0.693489  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q[21]}]
#set_resistance 0.0997364  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q[21]}]
#set_load 0.679083  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q[22]}]
#set_resistance 0.100763  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q[22]}]
#set_load 0.744943  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q[23]}]
#set_resistance 0.108612  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q[23]}]
#set_load 0.918653  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q[24]}]
#set_resistance 0.135207  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q[24]}]
#set_load 0.757743  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q[25]}]
#set_resistance 0.112187  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q[25]}]
#set_load 0.792039  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q[26]}]
#set_resistance 0.114972  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q[26]}]
#set_load 0.35842  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q[27]}]
#set_resistance 0.0517572  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q[27]}]
#set_load 0.674027  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q[28]}]
#set_resistance 0.0996286  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q[28]}]
#set_load 0.705421  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q[29]}]
#set_resistance 0.103468  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q[29]}]
#set_load 1.02123  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q[30]}]
#set_resistance 0.152152  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q[30]}]
#set_load 1.13444  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q[31]}]
#set_resistance 0.153365  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_op_numerator_q[31]}]
#set_load 1.27839  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_md_state_q[0]}]
#set_resistance 0.145627  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_md_state_q[0]}]
#set_load 1.08343  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_md_state_q[1]}]
#set_resistance 0.13133  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_md_state_q[1]}]
#set_load 0.737931  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_md_state_q[2]}]
#set_resistance 0.0990376  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_md_state_q[2]}]
#set_load 0.541093  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_div_counter_q[0]}]
#set_resistance 0.0658788  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_div_counter_q[0]}]
#set_load 0.281193  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_div_counter_q[1]}]
#set_resistance 0.0379952  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_div_counter_q[1]}]
#set_load 1.37532  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_div_counter_q[2]}]
#set_resistance 0.160726  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_div_counter_q[2]}]
#set_load 1.0145  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_div_counter_q[3]}]
#set_resistance 0.114252  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_div_counter_q[3]}]
#set_load 0.955254  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_div_counter_q[4]}]
#set_resistance 0.110819  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_div_counter_q[4]}]
#set_load 1.31472  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_mult_en_internal]
#set_resistance 0.182738  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/ex_block_i_gen_multdiv_fast_multdiv_i_mult_en_internal]
#set_load 0.104038  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_N12]
#set_resistance 0.0157031  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_N12]
#set_load 0.201266  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_N9]
#set_resistance 0.0303562  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_N9]
#set_load 0.228104  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[0]}]
#set_resistance 0.0350812  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[0]}]
#set_load 0.338051  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[1]}]
#set_resistance 0.0509551  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[1]}]
#set_load 0.496869  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[2]}]
#set_resistance 0.0753538  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[2]}]
#set_load 0.344449  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[3]}]
#set_resistance 0.0503544  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[3]}]
#set_load 0.576204  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[4]}]
#set_resistance 0.0833622  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[4]}]
#set_load 0.182775  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[5]}]
#set_resistance 0.0271028  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[5]}]
#set_load 0.615781  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[6]}]
#set_resistance 0.0923158  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[6]}]
#set_load 0.338423  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[7]}]
#set_resistance 0.0507817  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[7]}]
#set_load 0.799143  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[8]}]
#set_resistance 0.118024  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[8]}]
#set_load 0.38023  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[9]}]
#set_resistance 0.0574865  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[9]}]
#set_load 0.725649  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[10]}]
#set_resistance 0.109441  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[10]}]
#set_load 0.0160622  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[11]}]
#set_resistance 0.00236547  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[11]}]
#set_load 0.955604  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[12]}]
#set_resistance 0.141393  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[12]}]
#set_load 0.0175641  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[13]}]
#set_resistance 0.00262076  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[13]}]
#set_load 0.951924  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[14]}]
#set_resistance 0.145741  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[14]}]
#set_load 0.109976  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[15]}]
#set_resistance 0.0165272  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[15]}]
#set_load 0.779642  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[16]}]
#set_resistance 0.120277  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[16]}]
#set_load 0.145933  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[17]}]
#set_resistance 0.0216311  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[17]}]
#set_load 0.550609  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[18]}]
#set_resistance 0.0796635  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[18]}]
#set_load 0.188171  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[19]}]
#set_resistance 0.0283966  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[19]}]
#set_load 0.574252  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[20]}]
#set_resistance 0.0870094  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[20]}]
#set_load 0.119166  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[21]}]
#set_resistance 0.0176702  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[21]}]
#set_load 0.9217  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[22]}]
#set_resistance 0.140753  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[22]}]
#set_load 0.312164  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[23]}]
#set_resistance 0.0473681  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[23]}]
#set_load 1.15368  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[24]}]
#set_resistance 0.170765  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[24]}]
#set_load 0.112792  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[25]}]
#set_resistance 0.0169396  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[25]}]
#set_load 0.868567  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[26]}]
#set_resistance 0.132466  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[26]}]
#set_load 0.150959  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[27]}]
#set_resistance 0.0224327  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[27]}]
#set_load 0.563434  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[28]}]
#set_resistance 0.0846006  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[28]}]
#set_load 0.119766  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[29]}]
#set_resistance 0.0177119  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[29]}]
#set_load 0.260922  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[30]}]
#set_resistance 0.0389045  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[30]}]
#set_load 0.233196  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[31]}]
#set_resistance 0.0348349  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[31]}]
#set_load 0.316399  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[32]}]
#set_resistance 0.0465074  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[32]}]
#set_load 0.120255  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[33]}]
#set_resistance 0.0178895  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[33]}]
#set_load 1.05561  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[34]}]
#set_resistance 0.15819  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[34]}]
#set_load 0.1729  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[35]}]
#set_resistance 0.0253081  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[35]}]
#set_load 0.21096  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[36]}]
#set_resistance 0.0309741  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[36]}]
#set_load 0.133392  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[37]}]
#set_resistance 0.0197812  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[37]}]
#set_load 0.264133  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[38]}]
#set_resistance 0.0386935  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[38]}]
#set_load 0.269967  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[39]}]
#set_resistance 0.0400417  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[39]}]
#set_load 0.477561  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[40]}]
#set_resistance 0.0731193  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[40]}]
#set_load 0.133264  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[41]}]
#set_resistance 0.0196089  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[41]}]
#set_load 0.506943  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[42]}]
#set_resistance 0.077715  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[42]}]
#set_load 0.146736  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[43]}]
#set_resistance 0.0215429  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[43]}]
#set_load 0.761131  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[44]}]
#set_resistance 0.111162  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[44]}]
#set_load 0.126061  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[45]}]
#set_resistance 0.0186892  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[45]}]
#set_load 0.152384  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[46]}]
#set_resistance 0.0228423  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[46]}]
#set_load 0.247551  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[47]}]
#set_resistance 0.0361073  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[47]}]
#set_load 0.650156  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[48]}]
#set_resistance 0.0963264  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[48]}]
#set_load 0.276183  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[49]}]
#set_resistance 0.0418266  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[49]}]
#set_load 0.95196  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[50]}]
#set_resistance 0.137513  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[50]}]
#set_load 0.125413  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[51]}]
#set_resistance 0.0188572  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[51]}]
#set_load 0.394114  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[52]}]
#set_resistance 0.0579589  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[52]}]
#set_load 0.0517396  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[53]}]
#set_resistance 0.0076365  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[53]}]
#set_load 0.733948  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[54]}]
#set_resistance 0.109483  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[54]}]
#set_load 0.0330184  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[55]}]
#set_resistance 0.00475347  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[55]}]
#set_load 0.925439  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[56]}]
#set_resistance 0.134285  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[56]}]
#set_load 0.0266674  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[57]}]
#set_resistance 0.0038749  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[57]}]
#set_load 0.681534  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[58]}]
#set_resistance 0.102508  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[58]}]
#set_load 0.0681726  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[59]}]
#set_resistance 0.00989015  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[59]}]
#set_load 1.10474  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[60]}]
#set_resistance 0.160601  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[60]}]
#set_load 0.0217748  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[61]}]
#set_resistance 0.00312229  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[61]}]
#set_load 0.325915  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[62]}]
#set_resistance 0.0493384  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[62]}]
#set_load 0.267941  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[63]}]
#set_resistance 0.040632  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_mcycle_counter_i_counter_d[63]}]
#set_load 0.11824  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_N12]
#set_resistance 0.0177094  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_N12]
#set_load 0.142561  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_N9]
#set_resistance 0.0216946  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_N9]
#set_load 0.769048  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[0]}]
#set_resistance 0.112259  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[0]}]
#set_load 0.134112  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[1]}]
#set_resistance 0.0197425  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[1]}]
#set_load 1.24957  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[2]}]
#set_resistance 0.182216  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[2]}]
#set_load 0.00958949  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[3]}]
#set_resistance 0.00140091  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[3]}]
#set_load 1.1245  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[4]}]
#set_resistance 0.16104  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[4]}]
#set_load 0.11495  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[5]}]
#set_resistance 0.0174953  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[5]}]
#set_load 1.55095  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[6]}]
#set_resistance 0.224445  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[6]}]
#set_load 0.0234793  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[7]}]
#set_resistance 0.00340791  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[7]}]
#set_load 1.45064  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[8]}]
#set_resistance 0.209065  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[8]}]
#set_load 0.141123  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[9]}]
#set_resistance 0.0207736  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[9]}]
#set_load 1.09127  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[10]}]
#set_resistance 0.16054  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[10]}]
#set_load 0.0885239  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[11]}]
#set_resistance 0.0128124  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[11]}]
#set_load 1.47299  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[12]}]
#set_resistance 0.213918  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[12]}]
#set_load 0.118753  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[13]}]
#set_resistance 0.0176034  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[13]}]
#set_load 1.0366  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[14]}]
#set_resistance 0.153237  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[14]}]
#set_load 0.0111218  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[15]}]
#set_resistance 0.00163147  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[15]}]
#set_load 1.09206  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[16]}]
#set_resistance 0.158726  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[16]}]
#set_load 0.148934  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[17]}]
#set_resistance 0.0223574  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[17]}]
#set_load 1.33513  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[18]}]
#set_resistance 0.199448  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[18]}]
#set_load 0.0666988  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[19]}]
#set_resistance 0.00954851  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[19]}]
#set_load 0.795355  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[20]}]
#set_resistance 0.114606  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[20]}]
#set_load 0.0179184  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[21]}]
#set_resistance 0.00261375  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[21]}]
#set_load 0.431234  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[22]}]
#set_resistance 0.0634545  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[22]}]
#set_load 0.169341  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[23]}]
#set_resistance 0.0258281  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[23]}]
#set_load 0.652434  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[24]}]
#set_resistance 0.0944905  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[24]}]
#set_load 0.0691788  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[25]}]
#set_resistance 0.010387  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[25]}]
#set_load 1.58336  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[26]}]
#set_resistance 0.237613  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[26]}]
#set_load 0.119607  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[27]}]
#set_resistance 0.0183286  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[27]}]
#set_load 0.963912  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[28]}]
#set_resistance 0.138785  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[28]}]
#set_load 0.22321  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[29]}]
#set_resistance 0.0333055  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[29]}]
#set_load 1.20984  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[30]}]
#set_resistance 0.184449  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[30]}]
#set_load 0.359622  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[31]}]
#set_resistance 0.0540101  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[31]}]
#set_load 0.630565  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[32]}]
#set_resistance 0.097501  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[32]}]
#set_load 0.126021  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[33]}]
#set_resistance 0.0188003  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[33]}]
#set_load 1.48404  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[34]}]
#set_resistance 0.22339  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[34]}]
#set_load 0.198841  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[35]}]
#set_resistance 0.0292649  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[35]}]
#set_load 0.598256  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[36]}]
#set_resistance 0.0921233  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[36]}]
#set_load 0.142286  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[37]}]
#set_resistance 0.0208941  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[37]}]
#set_load 1.78355  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[38]}]
#set_resistance 0.267719  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[38]}]
#set_load 0.257807  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[39]}]
#set_resistance 0.0385606  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[39]}]
#set_load 0.893223  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[40]}]
#set_resistance 0.132685  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[40]}]
#set_load 0.123123  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[41]}]
#set_resistance 0.0184065  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[41]}]
#set_load 1.29525  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[42]}]
#set_resistance 0.197417  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[42]}]
#set_load 0.199315  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[43]}]
#set_resistance 0.0292945  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[43]}]
#set_load 1.21788  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[44]}]
#set_resistance 0.179129  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[44]}]
#set_load 0.0384716  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[45]}]
#set_resistance 0.00594235  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[45]}]
#set_load 1.23491  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[46]}]
#set_resistance 0.18895  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[46]}]
#set_load 0.195699  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[47]}]
#set_resistance 0.0296175  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[47]}]
#set_load 1.37419  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[48]}]
#set_resistance 0.197136  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[48]}]
#set_load 0.017722  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[49]}]
#set_resistance 0.00271283  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[49]}]
#set_load 1.2276  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[50]}]
#set_resistance 0.186089  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[50]}]
#set_load 0.0158757  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[51]}]
#set_resistance 0.00230428  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[51]}]
#set_load 1.09448  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[52]}]
#set_resistance 0.158683  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[52]}]
#set_load 0.0268414  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[53]}]
#set_resistance 0.00384984  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[53]}]
#set_load 1.24071  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[54]}]
#set_resistance 0.186619  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[54]}]
#set_load 0.0819007  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[55]}]
#set_resistance 0.0121379  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[55]}]
#set_load 0.877027  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[56]}]
#set_resistance 0.127706  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[56]}]
#set_load 0.0228917  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[57]}]
#set_resistance 0.00344013  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[57]}]
#set_load 1.31519  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[58]}]
#set_resistance 0.197807  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[58]}]
#set_load 0.0932117  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[59]}]
#set_resistance 0.013732  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[59]}]
#set_load 0.987334  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[60]}]
#set_resistance 0.142427  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[60]}]
#set_load 0.0194462  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[61]}]
#set_resistance 0.00285049  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[61]}]
#set_load 0.403802  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[62]}]
#set_resistance 0.0584165  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[62]}]
#set_load 0.0370723  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[63]}]
#set_resistance 0.00554506  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/cs_registers_i_minstret_counter_i_counter_d[63]}]
#set_load 0.208458  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_err_d[0]}]
#set_resistance 0.0305239  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_err_d[0]}]
#set_load 0.47134  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_err_d[1]}]
#set_resistance 0.0675254  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_err_d[1]}]
#set_load 0.258218  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_0__0_]
#set_resistance 0.0380789  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_0__0_]
#set_load 0.856004  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_0__1_]
#set_resistance 0.128478  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_0__1_]
#set_load 0.735997  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_0__2_]
#set_resistance 0.108227  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_0__2_]
#set_load 0.552191  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_0__3_]
#set_resistance 0.0807568  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_0__3_]
#set_load 1.0719  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_0__4_]
#set_resistance 0.15862  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_0__4_]
#set_load 0.718432  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_0__5_]
#set_resistance 0.105039  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_0__5_]
#set_load 0.794542  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_0__6_]
#set_resistance 0.115428  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_0__6_]
#set_load 0.821143  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_0__7_]
#set_resistance 0.119408  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_0__7_]
#set_load 0.681341  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_0__8_]
#set_resistance 0.0999933  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_0__8_]
#set_load 0.755359  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_0__9_]
#set_resistance 0.111768  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_0__9_]
#set_load 0.592592  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_0__10_]
#set_resistance 0.0886606  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_0__10_]
#set_load 1.17807  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_0__11_]
#set_resistance 0.175082  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_0__11_]
#set_load 0.763622  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_0__12_]
#set_resistance 0.114244  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_0__12_]
#set_load 0.545561  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_0__13_]
#set_resistance 0.0801439  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_0__13_]
#set_load 0.764256  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_0__14_]
#set_resistance 0.114255  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_0__14_]
#set_load 0.499732  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_0__15_]
#set_resistance 0.073498  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_0__15_]
#set_load 0.131652  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_0__16_]
#set_resistance 0.0196867  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_0__16_]
#set_load 0.196797  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_0__17_]
#set_resistance 0.0298368  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_0__17_]
#set_load 1.11254  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_0__18_]
#set_resistance 0.165149  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_0__18_]
#set_load 0.278017  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_0__19_]
#set_resistance 0.041964  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_0__19_]
#set_load 0.26559  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_0__20_]
#set_resistance 0.039559  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_0__20_]
#set_load 0.0675732  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_0__21_]
#set_resistance 0.0103785  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_0__21_]
#set_load 0.0996749  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_0__22_]
#set_resistance 0.0148691  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_0__22_]
#set_load 0.115669  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_0__23_]
#set_resistance 0.0171608  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_0__23_]
#set_load 0.299846  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_0__24_]
#set_resistance 0.0444328  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_0__24_]
#set_load 0.186235  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_0__25_]
#set_resistance 0.0273966  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_0__25_]
#set_load 0.717956  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_0__26_]
#set_resistance 0.104658  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_0__26_]
#set_load 0.733613  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_0__27_]
#set_resistance 0.106864  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_0__27_]
#set_load 0.35535  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_0__28_]
#set_resistance 0.0521713  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_0__28_]
#set_load 0.351111  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_0__29_]
#set_resistance 0.0507207  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_0__29_]
#set_load 1.15692  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_0__30_]
#set_resistance 0.175669  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_0__30_]
#set_load 0.284396  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_0__31_]
#set_resistance 0.0412461  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_0__31_]
#set_load 0.214415  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_1__0_]
#set_resistance 0.0323095  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_1__0_]
#set_load 0.206481  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_1__1_]
#set_resistance 0.0299863  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_1__1_]
#set_load 0.178104  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_1__2_]
#set_resistance 0.0272557  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_1__2_]
#set_load 0.0263458  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_1__3_]
#set_resistance 0.00391881  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_1__3_]
#set_load 1.12365  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_1__4_]
#set_resistance 0.165381  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_1__4_]
#set_load 0.211547  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_1__5_]
#set_resistance 0.031059  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_1__5_]
#set_load 0.395578  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_1__6_]
#set_resistance 0.0605995  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_1__6_]
#set_load 0.578292  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_1__7_]
#set_resistance 0.0861307  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_1__7_]
#set_load 0.460423  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_1__8_]
#set_resistance 0.0668735  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_1__8_]
#set_load 0.374133  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_1__9_]
#set_resistance 0.0545241  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_1__9_]
#set_load 1.24644  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_1__10_]
#set_resistance 0.185151  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_1__10_]
#set_load 0.497103  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_1__11_]
#set_resistance 0.0743239  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_1__11_]
#set_load 0.283047  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_1__12_]
#set_resistance 0.0428149  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_1__12_]
#set_load 0.311674  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_1__13_]
#set_resistance 0.0462475  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_1__13_]
#set_load 0.5075  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_1__14_]
#set_resistance 0.0755134  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_1__14_]
#set_load 0.618167  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_1__15_]
#set_resistance 0.0921499  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_1__15_]
#set_load 0.449154  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_1__16_]
#set_resistance 0.0670975  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_1__16_]
#set_load 0.245502  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_1__17_]
#set_resistance 0.0358718  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_1__17_]
#set_load 1.42824  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_1__18_]
#set_resistance 0.21278  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_1__18_]
#set_load 0.0494091  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_1__19_]
#set_resistance 0.00761739  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_1__19_]
#set_load 0.231312  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_1__20_]
#set_resistance 0.0348702  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_1__20_]
#set_load 0.135496  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_1__21_]
#set_resistance 0.0204849  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_1__21_]
#set_load 0.275871  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_1__22_]
#set_resistance 0.0414082  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_1__22_]
#set_load 0.282339  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_1__23_]
#set_resistance 0.0415222  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_1__23_]
#set_load 0.32215  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_1__24_]
#set_resistance 0.0475169  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_1__24_]
#set_load 0.0423861  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_1__25_]
#set_resistance 0.00632748  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_1__25_]
#set_load 0.464212  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_1__26_]
#set_resistance 0.0682081  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_1__26_]
#set_load 0.200544  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_1__27_]
#set_resistance 0.0303332  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_1__27_]
#set_load 0.211183  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_1__28_]
#set_resistance 0.0308688  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_1__28_]
#set_load 0.332007  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_1__29_]
#set_resistance 0.0475612  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_1__29_]
#set_load 1.17433  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_1__30_]
#set_resistance 0.180527  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_1__30_]
#set_load 0.216696  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_1__31_]
#set_resistance 0.031811  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_d_1__31_]
#set_load 0.171307  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_entry_en[0]}]
#set_resistance 0.0240056  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_entry_en[0]}]
#set_load 0.188583  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_entry_en[1]}]
#set_resistance 0.0264761  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_entry_en[1]}]
#set_load 0.759755  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_entry_en[2]}]
#set_resistance 0.104167  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_entry_en[2]}]
#set_load 0.250145  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_valid_d[0]}]
#set_resistance 0.0381412  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_valid_d[0]}]
#set_load 0.114446  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_valid_d[1]}]
#set_resistance 0.0171575  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_valid_d[1]}]
#set_load 4.19705  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_valid_d[2]}]
#set_resistance 0.631004  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_valid_d[2]}]
#set_load 0.408987  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_d[1]}]
#set_resistance 0.0590883  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_d[1]}]
#set_load 0.35707  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_d[2]}]
#set_resistance 0.0520686  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_d[2]}]
#set_load 0.337284  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_d[3]}]
#set_resistance 0.0484855  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_d[3]}]
#set_load 0.286483  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_d[4]}]
#set_resistance 0.0411118  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_d[4]}]
#set_load 0.299528  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_d[5]}]
#set_resistance 0.0460237  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_d[5]}]
#set_load 0.220477  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_d[6]}]
#set_resistance 0.0323074  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_d[6]}]
#set_load 1.06059  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_d[7]}]
#set_resistance 0.153439  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_d[7]}]
#set_load 0.167685  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_d[8]}]
#set_resistance 0.0254068  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_d[8]}]
#set_load 0.43595  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_d[9]}]
#set_resistance 0.065206  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_d[9]}]
#set_load 0.205531  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_d[10]}]
#set_resistance 0.0300502  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_d[10]}]
#set_load 0.315638  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_d[11]}]
#set_resistance 0.0478837  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_d[11]}]
#set_load 0.129993  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_d[12]}]
#set_resistance 0.0194071  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_d[12]}]
#set_load 0.17846  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_d[13]}]
#set_resistance 0.0260037  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_d[13]}]
#set_load 0.0369225  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_d[14]}]
#set_resistance 0.00541598  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_d[14]}]
#set_load 0.22271  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_d[15]}]
#set_resistance 0.0330478  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_d[15]}]
#set_load 0.20688  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_d[16]}]
#set_resistance 0.031181  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_d[16]}]
#set_load 0.175113  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_d[17]}]
#set_resistance 0.026856  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_d[17]}]
#set_load 0.130824  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_d[18]}]
#set_resistance 0.0198489  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_d[18]}]
#set_load 0.385228  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_d[19]}]
#set_resistance 0.0555763  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_d[19]}]
#set_load 0.0851526  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_d[20]}]
#set_resistance 0.0127712  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_d[20]}]
#set_load 0.287291  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_d[21]}]
#set_resistance 0.0423178  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_d[21]}]
#set_load 0.125159  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_d[22]}]
#set_resistance 0.0188331  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_d[22]}]
#set_load 0.254232  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_d[23]}]
#set_resistance 0.037737  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_d[23]}]
#set_load 0.0318866  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_d[24]}]
#set_resistance 0.00471919  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_d[24]}]
#set_load 0.0855183  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_d[25]}]
#set_resistance 0.012912  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_d[25]}]
#set_load 0.131138  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_d[26]}]
#set_resistance 0.0194845  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_d[26]}]
#set_load 0.309545  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_d[27]}]
#set_resistance 0.0458766  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_d[27]}]
#set_load 0.0384954  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_d[28]}]
#set_resistance 0.0056033  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_d[28]}]
#set_load 0.175428  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_d[29]}]
#set_resistance 0.0268306  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_d[29]}]
#set_load 0.191905  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_d[30]}]
#set_resistance 0.0282213  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_d[30]}]
#set_load 0.0820157  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_d[31]}]
#set_resistance 0.0122547  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_d[31]}]
#set_load 0.179701  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_en]
#set_resistance 0.0273443  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_instr_addr_en]
#set_load 0.288453  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_err_q[0]}]
#set_resistance 0.0390271  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_err_q[0]}]
#set_load 0.150063  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_err_q[1]}]
#set_resistance 0.0228478  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_err_q[1]}]
#set_load 0.311719  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_err_q[2]}]
#set_resistance 0.0462412  [get_nets {u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_err_q[2]}]
#set_load 0.443335  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_0__0_]
#set_resistance 0.066039  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_0__0_]
#set_load 0.318074  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_0__1_]
#set_resistance 0.0474588  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_0__1_]
#set_load 0.444656  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_0__2_]
#set_resistance 0.0680142  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_0__2_]
#set_load 0.383567  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_0__3_]
#set_resistance 0.0567821  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_0__3_]
#set_load 0.311867  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_0__4_]
#set_resistance 0.0451869  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_0__4_]
#set_load 0.421974  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_0__5_]
#set_resistance 0.0604996  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_0__5_]
#set_load 0.455649  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_0__6_]
#set_resistance 0.0688633  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_0__6_]
#set_load 0.451135  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_0__7_]
#set_resistance 0.0653362  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_0__7_]
#set_load 0.240399  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_0__8_]
#set_resistance 0.0354526  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_0__8_]
#set_load 0.269932  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_0__9_]
#set_resistance 0.0392713  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_0__9_]
#set_load 0.434804  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_0__10_]
#set_resistance 0.0650238  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_0__10_]
#set_load 0.155412  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_0__11_]
#set_resistance 0.0225947  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_0__11_]
#set_load 0.294565  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_0__12_]
#set_resistance 0.0437428  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_0__12_]
#set_load 0.373461  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_0__13_]
#set_resistance 0.0544579  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_0__13_]
#set_load 0.49727  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_0__14_]
#set_resistance 0.0759075  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_0__14_]
#set_load 0.464204  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_0__15_]
#set_resistance 0.0673575  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_0__15_]
#set_load 0.138581  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_0__16_]
#set_resistance 0.0201756  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_0__16_]
#set_load 0.642911  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_0__17_]
#set_resistance 0.0926703  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_0__17_]
#set_load 1.05078  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_0__18_]
#set_resistance 0.154375  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_0__18_]
#set_load 0.375972  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_0__19_]
#set_resistance 0.0565167  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_0__19_]
#set_load 0.573161  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_0__20_]
#set_resistance 0.0864449  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_0__20_]
#set_load 0.522419  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_0__21_]
#set_resistance 0.0791574  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_0__21_]
#set_load 0.94659  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_0__22_]
#set_resistance 0.142826  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_0__22_]
#set_load 0.589194  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_0__23_]
#set_resistance 0.0899322  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_0__23_]
#set_load 0.707504  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_0__24_]
#set_resistance 0.106532  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_0__24_]
#set_load 0.674271  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_0__25_]
#set_resistance 0.101274  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_0__25_]
#set_load 0.662747  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_0__26_]
#set_resistance 0.0992117  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_0__26_]
#set_load 0.408706  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_0__27_]
#set_resistance 0.0612708  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_0__27_]
#set_load 0.624033  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_0__28_]
#set_resistance 0.0934795  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_0__28_]
#set_load 0.829673  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_0__29_]
#set_resistance 0.125822  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_0__29_]
#set_load 0.641251  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_0__30_]
#set_resistance 0.0981227  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_0__30_]
#set_load 0.501984  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_0__31_]
#set_resistance 0.0743801  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_0__31_]
#set_load 0.360012  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_1__0_]
#set_resistance 0.0551001  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_1__0_]
#set_load 0.168477  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_1__1_]
#set_resistance 0.0246653  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_1__1_]
#set_load 0.461435  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_1__2_]
#set_resistance 0.0709574  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_1__2_]
#set_load 0.701907  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_1__3_]
#set_resistance 0.103593  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_1__3_]
#set_load 0.762277  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_1__4_]
#set_resistance 0.109594  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_1__4_]
#set_load 1.00803  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_1__5_]
#set_resistance 0.146704  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_1__5_]
#set_load 0.17553  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_1__6_]
#set_resistance 0.0267317  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_1__6_]
#set_load 0.586885  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_1__7_]
#set_resistance 0.0858268  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_1__7_]
#set_load 0.439463  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_1__8_]
#set_resistance 0.0662885  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_1__8_]
#set_load 0.6754  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_1__9_]
#set_resistance 0.0988549  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_1__9_]
#set_load 0.873827  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_1__10_]
#set_resistance 0.126648  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_1__10_]
#set_load 0.537986  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_1__11_]
#set_resistance 0.0772713  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_1__11_]
#set_load 0.65736  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_1__12_]
#set_resistance 0.09875  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_1__12_]
#set_load 0.812037  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_1__13_]
#set_resistance 0.121081  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_1__13_]
#set_load 0.39663  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_1__14_]
#set_resistance 0.0586308  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_1__14_]
#set_load 0.550923  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_1__15_]
#set_resistance 0.0799154  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_1__15_]
#set_load 0.233071  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_1__16_]
#set_resistance 0.0341017  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_1__16_]
#set_load 0.523059  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_1__17_]
#set_resistance 0.0766042  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_1__17_]
#set_load 1.4221  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_1__18_]
#set_resistance 0.212308  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_1__18_]
#set_load 0.142176  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_1__19_]
#set_resistance 0.0204937  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_1__19_]
#set_load 0.277621  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_1__20_]
#set_resistance 0.0414287  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_1__20_]
#set_load 0.39244  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_1__21_]
#set_resistance 0.0570014  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_1__21_]
#set_load 0.406258  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_1__22_]
#set_resistance 0.0592797  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_1__22_]
#set_load 0.110399  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_1__23_]
#set_resistance 0.0169515  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_1__23_]
#set_load 0.177598  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_1__24_]
#set_resistance 0.0268254  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_1__24_]
#set_load 0.510643  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_1__25_]
#set_resistance 0.0752532  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_1__25_]
#set_load 0.117831  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_1__26_]
#set_resistance 0.0177103  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_1__26_]
#set_load 0.40759  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_1__27_]
#set_resistance 0.0591286  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_1__27_]
#set_load 0.276356  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_1__28_]
#set_resistance 0.0401127  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_1__28_]
#set_load 0.676847  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_1__29_]
#set_resistance 0.0992336  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_1__29_]
#set_load 0.927198  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_1__30_]
#set_resistance 0.143026  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_1__30_]
#set_load 0.451078  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_1__31_]
#set_resistance 0.0653117  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_1__31_]
#set_load 0.218455  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_2__0_]
#set_resistance 0.0319732  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_2__0_]
#set_load 0.415294  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_2__1_]
#set_resistance 0.0622659  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_2__1_]
#set_load 0.337082  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_2__2_]
#set_resistance 0.0497864  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_2__2_]
#set_load 0.37408  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_2__3_]
#set_resistance 0.0567061  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_2__3_]
#set_load 0.577372  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_2__4_]
#set_resistance 0.0862007  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_2__4_]
#set_load 0.0235064  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_2__5_]
#set_resistance 0.00359891  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_2__5_]
#set_load 0.542892  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_2__6_]
#set_resistance 0.0810193  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_2__6_]
#set_load 0.635975  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_2__7_]
#set_resistance 0.0949426  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_2__7_]
#set_load 0.280497  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_2__8_]
#set_resistance 0.0425128  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_2__8_]
#set_load 0.357718  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_2__9_]
#set_resistance 0.0535647  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_2__9_]
#set_load 0.421121  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_2__10_]
#set_resistance 0.0617652  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_2__10_]
#set_load 0.347456  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_2__11_]
#set_resistance 0.0518141  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_2__11_]
#set_load 0.899717  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_2__12_]
#set_resistance 0.134358  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_2__12_]
#set_load 0.293893  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_2__13_]
#set_resistance 0.0437074  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_2__13_]
#set_load 0.434408  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_2__14_]
#set_resistance 0.0653946  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_2__14_]
#set_load 0.410107  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_2__15_]
#set_resistance 0.0611134  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_2__15_]
#set_load 0.24517  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_2__16_]
#set_resistance 0.0370498  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_2__16_]
#set_load 0.35388  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_2__17_]
#set_resistance 0.0522426  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_2__17_]
#set_load 1.47516  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_2__18_]
#set_resistance 0.220699  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_2__18_]
#set_load 0.153263  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_2__19_]
#set_resistance 0.0223718  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_2__19_]
#set_load 0.546744  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_2__20_]
#set_resistance 0.0807574  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_2__20_]
#set_load 0.131289  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_2__21_]
#set_resistance 0.0191205  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_2__21_]
#set_load 0.376474  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_2__22_]
#set_resistance 0.0569777  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_2__22_]
#set_load 0.327511  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_2__23_]
#set_resistance 0.049162  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_2__23_]
#set_load 0.375868  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_2__24_]
#set_resistance 0.0562642  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_2__24_]
#set_load 0.361714  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_2__25_]
#set_resistance 0.0525444  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_2__25_]
#set_load 0.406268  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_2__26_]
#set_resistance 0.0607712  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_2__26_]
#set_load 0.30646  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_2__27_]
#set_resistance 0.0446328  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_2__27_]
#set_load 0.162706  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_2__28_]
#set_resistance 0.0239888  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_2__28_]
#set_load 0.50621  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_2__29_]
#set_resistance 0.0738523  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_2__29_]
#set_load 1.30899  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_2__30_]
#set_resistance 0.201378  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_2__30_]
#set_load 0.344804  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_2__31_]
#set_resistance 0.0501009  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_rdata_q_2__31_]
#set_load 2.28003  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_valid_q_0_]
#set_resistance 0.210126  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fifo_i_valid_q_0_]
#set_load 1.44067  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n945]
#set_resistance 0.207018  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n945]
#set_load 1.64176  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n948]
#set_resistance 0.20531  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n948]
#set_load 1.6136  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n969]
#set_resistance 0.232505  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n969]
#set_load 1.71925  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n972]
#set_resistance 0.214364  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n972]
#set_load 0.171113  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n979]
#set_resistance 0.0253863  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n979]
#set_load 0.193635  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n980]
#set_resistance 0.0294806  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n980]
#set_load 1.96791  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n983]
#set_resistance 0.252384  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n983]
#set_load 0.0933716  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2244]
#set_resistance 0.0142739  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2244]
#set_load 0.673039  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_A_30_]
#set_resistance 0.0970239  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_A_30_]
#set_load 0.409356  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_A_29_]
#set_resistance 0.0594757  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_A_29_]
#set_load 0.702205  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_A_28_]
#set_resistance 0.100979  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_A_28_]
#set_load 0.957569  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_A_27_]
#set_resistance 0.137586  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_A_27_]
#set_load 1.2519  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_A_26_]
#set_resistance 0.180324  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_A_26_]
#set_load 0.895828  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_A_25_]
#set_resistance 0.129363  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_A_25_]
#set_load 1.23962  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_A_24_]
#set_resistance 0.17811  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_A_24_]
#set_load 1.17971  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_A_23_]
#set_resistance 0.169384  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_A_23_]
#set_load 1.23224  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_A_22_]
#set_resistance 0.176729  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_A_22_]
#set_load 1.1794  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_A_21_]
#set_resistance 0.168774  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_A_21_]
#set_load 1.02061  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_A_20_]
#set_resistance 0.147562  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_A_20_]
#set_load 1.26705  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_A_19_]
#set_resistance 0.182495  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_A_19_]
#set_load 1.13935  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_A_18_]
#set_resistance 0.16421  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_A_18_]
#set_load 0.898503  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_A_17_]
#set_resistance 0.130842  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_A_17_]
#set_load 0.864287  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_A_16_]
#set_resistance 0.123687  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_A_16_]
#set_load 0.57937  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_A_15_]
#set_resistance 0.0841312  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_A_15_]
#set_load 0.727733  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_A_14_]
#set_resistance 0.104851  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_A_14_]
#set_load 0.427535  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_A_13_]
#set_resistance 0.0618793  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_A_13_]
#set_load 0.739742  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_A_12_]
#set_resistance 0.107971  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_A_12_]
#set_load 0.735577  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_A_11_]
#set_resistance 0.105972  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_A_11_]
#set_load 0.556699  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_A_10_]
#set_resistance 0.0811097  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_A_10_]
#set_load 0.513886  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_A_9_]
#set_resistance 0.075455  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_A_9_]
#set_load 0.277452  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_A_8_]
#set_resistance 0.0398821  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_A_8_]
#set_load 0.358611  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_A_7_]
#set_resistance 0.0520156  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_A_7_]
#set_load 0.331762  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_A_6_]
#set_resistance 0.0484308  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_A_6_]
#set_load 0.448033  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_A_5_]
#set_resistance 0.0664099  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_A_5_]
#set_load 0.199839  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_A_4_]
#set_resistance 0.0291947  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_A_4_]
#set_load 0.0728994  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_A_3_]
#set_resistance 0.0112472  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_A_3_]
#set_load 0.0962012  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_A_2_]
#set_resistance 0.0144953  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_A_2_]
#set_load 0.116189  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_A_1_]
#set_resistance 0.0174246  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_A_1_]
#set_load 0.112512  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_B_30_]
#set_resistance 0.0170389  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_B_30_]
#set_load 1.06759  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_B_29_]
#set_resistance 0.153706  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_B_29_]
#set_load 0.137763  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_B_28_]
#set_resistance 0.0205658  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_B_28_]
#set_load 0.101201  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_B_27_]
#set_resistance 0.0154448  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_B_27_]
#set_load 0.188767  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_B_26_]
#set_resistance 0.0281979  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_B_26_]
#set_load 0.17409  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_B_25_]
#set_resistance 0.0259771  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_B_25_]
#set_load 0.416686  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_B_24_]
#set_resistance 0.0619791  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_B_24_]
#set_load 0.352077  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_B_23_]
#set_resistance 0.0509464  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_B_23_]
#set_load 0.20517  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_B_22_]
#set_resistance 0.0296689  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_B_22_]
#set_load 0.141907  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_B_21_]
#set_resistance 0.0206114  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_B_21_]
#set_load 0.156801  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_B_20_]
#set_resistance 0.0235406  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_B_20_]
#set_load 0.120289  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_B_19_]
#set_resistance 0.018062  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_B_19_]
#set_load 0.213282  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_B_18_]
#set_resistance 0.0306912  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_B_18_]
#set_load 0.155979  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_B_17_]
#set_resistance 0.0239924  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_B_17_]
#set_load 0.198967  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_B_16_]
#set_resistance 0.0291598  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_B_16_]
#set_load 0.0998839  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_B_15_]
#set_resistance 0.0144249  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_B_15_]
#set_load 0.217981  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_B_14_]
#set_resistance 0.0319004  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_B_14_]
#set_load 0.0926411  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_B_13_]
#set_resistance 0.0138011  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_B_13_]
#set_load 0.0989669  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_B_12_]
#set_resistance 0.0148523  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_B_12_]
#set_load 0.105917  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_B_11_]
#set_resistance 0.0157171  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_B_11_]
#set_load 0.100046  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_B_10_]
#set_resistance 0.0151148  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_B_10_]
#set_load 0.248332  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_B_9_]
#set_resistance 0.0370793  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_B_9_]
#set_load 0.173291  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_B_8_]
#set_resistance 0.0264536  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_B_8_]
#set_load 0.136125  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_B_7_]
#set_resistance 0.0208348  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_B_7_]
#set_load 0.148948  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_B_6_]
#set_resistance 0.0220924  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_B_6_]
#set_load 0.263057  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_B_5_]
#set_resistance 0.0402553  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_B_5_]
#set_load 0.173133  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_B_4_]
#set_resistance 0.0257143  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_B_4_]
#set_load 0.285426  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_B_3_]
#set_resistance 0.0432714  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_B_3_]
#set_load 0.420455  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_B_2_]
#set_resistance 0.0617852  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_B_2_]
#set_load 0.286788  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_B_1_]
#set_resistance 0.0418445  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_B_1_]
#set_load 0.350564  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_B_0_]
#set_resistance 0.0508267  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_B_0_]
#set_load 0.179774  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_CI]
#set_resistance 0.0258341  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_CI]
#set_load 2.96884  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_SUM_30_]
#set_resistance 0.38831  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_SUM_30_]
#set_load 1.08618  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_SUM_29_]
#set_resistance 0.139035  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_SUM_29_]
#set_load 1.04902  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_SUM_28_]
#set_resistance 0.140314  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_SUM_28_]
#set_load 3.52398  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_SUM_27_]
#set_resistance 0.410391  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_SUM_27_]
#set_load 3.71164  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_SUM_26_]
#set_resistance 0.486981  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_SUM_26_]
#set_load 2.61403  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_SUM_25_]
#set_resistance 0.321307  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_SUM_25_]
#set_load 3.20057  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_SUM_24_]
#set_resistance 0.421274  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_SUM_24_]
#set_load 0.847592  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_SUM_23_]
#set_resistance 0.115647  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_SUM_23_]
#set_load 3.86884  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_SUM_22_]
#set_resistance 0.508999  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_SUM_22_]
#set_load 1.28392  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_SUM_21_]
#set_resistance 0.15595  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_SUM_21_]
#set_load 1.18706  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_SUM_20_]
#set_resistance 0.163443  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_SUM_20_]
#set_load 1.73243  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_SUM_19_]
#set_resistance 0.239404  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_SUM_19_]
#set_load 2.76208  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_SUM_18_]
#set_resistance 0.358906  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_SUM_18_]
#set_load 1.2708  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_SUM_17_]
#set_resistance 0.171691  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_SUM_17_]
#set_load 0.84388  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_SUM_16_]
#set_resistance 0.123058  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_SUM_16_]
#set_load 2.85377  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_SUM_15_]
#set_resistance 0.380662  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_SUM_15_]
#set_load 3.39006  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_SUM_14_]
#set_resistance 0.445192  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_SUM_14_]
#set_load 2.25239  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_SUM_13_]
#set_resistance 0.308751  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_SUM_13_]
#set_load 3.40115  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_SUM_12_]
#set_resistance 0.472235  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_SUM_12_]
#set_load 3.11986  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_SUM_11_]
#set_resistance 0.403758  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_SUM_11_]
#set_load 4.18058  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_SUM_10_]
#set_resistance 0.513976  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_SUM_10_]
#set_load 2.00841  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_SUM_9_]
#set_resistance 0.256251  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_SUM_9_]
#set_load 5.74414  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_SUM_8_]
#set_resistance 0.670985  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_SUM_8_]
#set_load 2.0902  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_SUM_7_]
#set_resistance 0.282482  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_SUM_7_]
#set_load 2.01817  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_SUM_6_]
#set_resistance 0.256114  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_SUM_6_]
#set_load 3.92795  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_SUM_5_]
#set_resistance 0.480071  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_SUM_5_]
#set_load 2.057  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_SUM_4_]
#set_resistance 0.276465  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_SUM_4_]
#set_load 0.791893  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_SUM_3_]
#set_resistance 0.114978  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_SUM_3_]
#set_load 0.173713  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_SUM_2_]
#set_resistance 0.026206  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_SUM_2_]
#set_load 5.2889  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_SUM_1_]
#set_resistance 0.58566  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_SUM_1_]
#set_load 5.44193  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_SUM_0_]
#set_resistance 0.59197  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_SUM_0_]
#set_load 0.132033  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_n31]
#set_resistance 0.020148  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_n31]
#set_load 0.195987  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_n30]
#set_resistance 0.0295305  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_n30]
#set_load 0.175428  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_n29]
#set_resistance 0.0263129  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_n29]
#set_load 0.132519  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_n28]
#set_resistance 0.019247  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_n28]
#set_load 0.109377  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_n27]
#set_resistance 0.0168738  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_n27]
#set_load 0.0742355  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_n26]
#set_resistance 0.0112317  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_n26]
#set_load 0.127087  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_n25]
#set_resistance 0.0187915  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_n25]
#set_load 0.128971  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_n24]
#set_resistance 0.0190583  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_n24]
#set_load 0.174644  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_n23]
#set_resistance 0.0258278  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_n23]
#set_load 0.123515  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_n22]
#set_resistance 0.0182823  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_n22]
#set_load 0.0651902  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_n21]
#set_resistance 0.00994039  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_n21]
#set_load 0.233661  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_n20]
#set_resistance 0.0350187  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_n20]
#set_load 0.0877278  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_n19]
#set_resistance 0.0131718  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_n19]
#set_load 0.115556  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_n18]
#set_resistance 0.0171364  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_n18]
#set_load 0.119604  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_n17]
#set_resistance 0.0177246  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_n17]
#set_load 0.286457  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_n16]
#set_resistance 0.0425479  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_n16]
#set_load 0.106325  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_n15]
#set_resistance 0.0158209  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_n15]
#set_load 0.131772  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_n14]
#set_resistance 0.0193967  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_n14]
#set_load 0.185758  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_n13]
#set_resistance 0.0279092  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_n13]
#set_load 0.113954  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_n12]
#set_resistance 0.0173251  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_n12]
#set_load 0.1368  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_n11]
#set_resistance 0.0205866  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_n11]
#set_load 0.157903  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_n10]
#set_resistance 0.0236119  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_n10]
#set_load 0.156894  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_n9]
#set_resistance 0.0234602  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_n9]
#set_load 0.17875  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_n8]
#set_resistance 0.0265946  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_n8]
#set_load 0.378336  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_n7]
#set_resistance 0.0553338  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_n7]
#set_load 0.160631  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_n6]
#set_resistance 0.0239875  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_n6]
#set_load 0.260342  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_n5]
#set_resistance 0.038271  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_n5]
#set_load 0.190012  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_n4]
#set_resistance 0.0282011  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_n4]
#set_load 0.122492  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_n3]
#set_resistance 0.0185375  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_n3]
#set_load 0.39014  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_n2]
#set_resistance 0.0566987  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_n2]
#set_load 0.399113  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_n1]
#set_resistance 0.0578915  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_0_n1]
#set_load 0.122402  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_A_14_]
#set_resistance 0.0182911  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_A_14_]
#set_load 0.156096  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_A_13_]
#set_resistance 0.0232526  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_A_13_]
#set_load 0.0400587  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_A_12_]
#set_resistance 0.00617894  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_A_12_]
#set_load 0.958641  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_A_11_]
#set_resistance 0.137694  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_A_11_]
#set_load 0.298007  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_A_10_]
#set_resistance 0.0428162  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_A_10_]
#set_load 0.120708  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_A_9_]
#set_resistance 0.0177836  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_A_9_]
#set_load 0.0716821  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_A_8_]
#set_resistance 0.0110035  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_A_8_]
#set_load 0.0953481  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_A_7_]
#set_resistance 0.0146144  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_A_7_]
#set_load 0.134037  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_A_6_]
#set_resistance 0.0204329  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_A_6_]
#set_load 0.145383  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_A_5_]
#set_resistance 0.0219221  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_A_5_]
#set_load 0.147002  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_A_4_]
#set_resistance 0.0221586  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_A_4_]
#set_load 0.158131  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_A_3_]
#set_resistance 0.0242708  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_A_3_]
#set_load 0.234572  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_A_2_]
#set_resistance 0.0346344  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_A_2_]
#set_load 0.61138  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_A_1_]
#set_resistance 0.0890597  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_A_1_]
#set_load 2.38383  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_A_0_]
#set_resistance 0.366783  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_A_0_]
#set_load 0.181776  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_B_14_]
#set_resistance 0.027777  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_B_14_]
#set_load 0.307952  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_B_13_]
#set_resistance 0.0462995  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_B_13_]
#set_load 0.111069  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_B_12_]
#set_resistance 0.0160377  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_B_12_]
#set_load 0.117145  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_B_11_]
#set_resistance 0.0169477  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_B_11_]
#set_load 0.0589245  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_B_10_]
#set_resistance 0.00904313  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_B_10_]
#set_load 0.903479  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_B_8_]
#set_resistance 0.129776  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_B_8_]
#set_load 0.339777  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_B_7_]
#set_resistance 0.0499957  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_B_7_]
#set_load 0.109076  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_B_6_]
#set_resistance 0.0160178  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_B_6_]
#set_load 0.154126  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_B_5_]
#set_resistance 0.0238304  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_B_5_]
#set_load 0.297104  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_B_4_]
#set_resistance 0.0449571  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_B_4_]
#set_load 0.2104  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_B_3_]
#set_resistance 0.0323005  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_B_3_]
#set_load 0.60025  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_B_2_]
#set_resistance 0.091268  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_B_2_]
#set_load 2.34641  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_B_1_]
#set_resistance 0.362601  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_B_1_]
#set_load 0.539924  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_B_0_]
#set_resistance 0.0773715  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_B_0_]
#set_load 0.154205  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_CI]
#set_resistance 0.0233249  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_CI]
#set_load 2.61946  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_SUM_14_]
#set_resistance 0.384281  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_SUM_14_]
#set_load 2.68254  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_SUM_13_]
#set_resistance 0.394941  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_SUM_13_]
#set_load 2.69313  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_SUM_12_]
#set_resistance 0.397517  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_SUM_12_]
#set_load 0.171143  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_SUM_11_]
#set_resistance 0.0253369  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_SUM_11_]
#set_load 0.48694  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_SUM_10_]
#set_resistance 0.0743974  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_SUM_10_]
#set_load 0.388026  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_SUM_9_]
#set_resistance 0.0592553  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_SUM_9_]
#set_load 0.387661  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_SUM_8_]
#set_resistance 0.0595705  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_SUM_8_]
#set_load 0.173668  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_SUM_7_]
#set_resistance 0.0254665  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_SUM_7_]
#set_load 0.284614  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_SUM_6_]
#set_resistance 0.0410053  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_SUM_6_]
#set_load 0.418222  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_SUM_5_]
#set_resistance 0.0601264  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_SUM_5_]
#set_load 0.303464  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_SUM_4_]
#set_resistance 0.0437709  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_SUM_4_]
#set_load 0.356794  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_SUM_3_]
#set_resistance 0.0521617  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_SUM_3_]
#set_load 0.397392  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_SUM_2_]
#set_resistance 0.058629  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_SUM_2_]
#set_load 0.146171  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_SUM_1_]
#set_resistance 0.0210266  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_SUM_1_]
#set_load 0.138645  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_SUM_0_]
#set_resistance 0.0199412  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_SUM_0_]
#set_load 0.149608  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_n15]
#set_resistance 0.0224606  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_n15]
#set_load 0.383732  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_n14]
#set_resistance 0.0559373  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_n14]
#set_load 0.262687  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_n13]
#set_resistance 0.0399172  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_n13]
#set_load 0.112407  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_n12]
#set_resistance 0.0165892  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_n12]
#set_load 0.103094  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_n11]
#set_resistance 0.0147624  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_n11]
#set_load 0.170678  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_n10]
#set_resistance 0.0260961  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_n10]
#set_load 0.250291  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_n9]
#set_resistance 0.0378574  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_n9]
#set_load 0.244864  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_n8]
#set_resistance 0.0369828  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_n8]
#set_load 0.116051  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_n7]
#set_resistance 0.0166668  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_n7]
#set_load 0.0928487  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_n6]
#set_resistance 0.0141951  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_n6]
#set_load 0.423466  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_n5]
#set_resistance 0.0643297  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_n5]
#set_load 0.167642  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_n4]
#set_resistance 0.0256473  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_n4]
#set_load 0.195103  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_n3]
#set_resistance 0.0294032  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_n3]
#set_load 0.202211  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_n2]
#set_resistance 0.0312476  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_n2]
#set_load 0.284972  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_n1]
#set_resistance 0.0394723  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_1_n1]
#set_load 1.49134  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_A_14_]
#set_resistance 0.230115  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_A_14_]
#set_load 1.54972  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_A_13_]
#set_resistance 0.238297  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_A_13_]
#set_load 1.49428  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_A_12_]
#set_resistance 0.230281  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_A_12_]
#set_load 1.31675  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_A_11_]
#set_resistance 0.203233  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_A_11_]
#set_load 1.03049  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_A_10_]
#set_resistance 0.158842  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_A_10_]
#set_load 1.0522  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_A_9_]
#set_resistance 0.162174  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_A_9_]
#set_load 0.213025  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_A_8_]
#set_resistance 0.0317149  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_A_8_]
#set_load 0.132002  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_A_7_]
#set_resistance 0.0189709  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_A_7_]
#set_load 0.115634  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_A_6_]
#set_resistance 0.017278  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_A_6_]
#set_load 0.340428  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_A_5_]
#set_resistance 0.0489094  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_A_5_]
#set_load 0.398796  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_A_4_]
#set_resistance 0.0576704  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_A_4_]
#set_load 0.202689  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_A_3_]
#set_resistance 0.0296686  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_A_3_]
#set_load 1.04817  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_A_2_]
#set_resistance 0.160131  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_A_2_]
#set_load 0.941211  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_A_1_]
#set_resistance 0.144355  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_A_1_]
#set_load 0.703709  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_A_0_]
#set_resistance 0.108624  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_A_0_]
#set_load 0.799819  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_B_14_]
#set_resistance 0.120124  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_B_14_]
#set_load 0.683812  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_B_13_]
#set_resistance 0.102422  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_B_13_]
#set_load 0.438116  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_B_12_]
#set_resistance 0.0648064  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_B_12_]
#set_load 0.637647  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_B_11_]
#set_resistance 0.0981436  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_B_11_]
#set_load 0.47303  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_B_10_]
#set_resistance 0.0721501  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_B_10_]
#set_load 0.68856  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_B_9_]
#set_resistance 0.105375  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_B_9_]
#set_load 0.644536  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_B_8_]
#set_resistance 0.0980286  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_B_8_]
#set_load 0.556103  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_B_7_]
#set_resistance 0.0847413  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_B_7_]
#set_load 0.936342  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_B_6_]
#set_resistance 0.143522  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_B_6_]
#set_load 0.776976  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_B_5_]
#set_resistance 0.119778  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_B_5_]
#set_load 0.960147  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_B_4_]
#set_resistance 0.148458  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_B_4_]
#set_load 1.10487  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_B_3_]
#set_resistance 0.168853  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_B_3_]
#set_load 0.200608  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_B_2_]
#set_resistance 0.0303516  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_B_2_]
#set_load 0.395325  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_B_1_]
#set_resistance 0.0604829  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_B_1_]
#set_load 0.721449  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_B_0_]
#set_resistance 0.11008  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_B_0_]
#set_load 0.316821  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_CI]
#set_resistance 0.0479548  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_CI]
#set_load 0.891873  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_SUM_14_]
#set_resistance 0.136035  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_SUM_14_]
#set_load 1.18298  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_SUM_13_]
#set_resistance 0.181222  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_SUM_13_]
#set_load 1.33765  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_SUM_12_]
#set_resistance 0.203794  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_SUM_12_]
#set_load 1.25917  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_SUM_11_]
#set_resistance 0.192948  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_SUM_11_]
#set_load 1.59466  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_SUM_10_]
#set_resistance 0.24407  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_SUM_10_]
#set_load 1.71698  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_SUM_9_]
#set_resistance 0.260845  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_SUM_9_]
#set_load 1.69554  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_SUM_8_]
#set_resistance 0.257463  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_SUM_8_]
#set_load 1.85603  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_SUM_7_]
#set_resistance 0.280773  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_SUM_7_]
#set_load 1.65874  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_SUM_6_]
#set_resistance 0.250271  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_SUM_6_]
#set_load 1.46049  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_SUM_5_]
#set_resistance 0.220857  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_SUM_5_]
#set_load 1.54173  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_SUM_4_]
#set_resistance 0.232645  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_SUM_4_]
#set_load 1.3743  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_SUM_3_]
#set_resistance 0.209025  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_SUM_3_]
#set_load 1.11136  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_SUM_2_]
#set_resistance 0.168979  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_SUM_2_]
#set_load 1.01021  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_SUM_1_]
#set_resistance 0.154089  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_SUM_1_]
#set_load 1.1758  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_SUM_0_]
#set_resistance 0.176431  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_SUM_0_]
#set_load 0.127355  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_n15]
#set_resistance 0.0184643  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_n15]
#set_load 0.20293  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_n14]
#set_resistance 0.0300687  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_n14]
#set_load 0.187904  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_n13]
#set_resistance 0.0279165  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_n13]
#set_load 0.313017  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_n12]
#set_resistance 0.0454554  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_n12]
#set_load 0.189125  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_n11]
#set_resistance 0.0280861  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_n11]
#set_load 0.327813  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_n10]
#set_resistance 0.0477438  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_n10]
#set_load 0.240864  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_n9]
#set_resistance 0.0363143  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_n9]
#set_load 0.17447  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_n8]
#set_resistance 0.0262967  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_n8]
#set_load 0.0903341  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_n7]
#set_resistance 0.0129992  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_n7]
#set_load 0.150121  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_n6]
#set_resistance 0.0220095  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_n6]
#set_load 0.056157  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_n5]
#set_resistance 0.00867992  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_n5]
#set_load 0.0668541  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_n4]
#set_resistance 0.010183  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_n4]
#set_load 0.0725868  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_n3]
#set_resistance 0.0110199  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_n3]
#set_load 0.100097  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_n2]
#set_resistance 0.0151085  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_n2]
#set_load 0.265525  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_n1]
#set_resistance 0.0392263  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_2_n1]
#set_load 0.123889  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_A_13_]
#set_resistance 0.0184725  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_A_13_]
#set_load 0.958315  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_A_12_]
#set_resistance 0.140838  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_A_12_]
#set_load 0.089546  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_A_2_]
#set_resistance 0.0135373  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_A_2_]
#set_load 0.862678  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_A_1_]
#set_resistance 0.125904  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_A_1_]
#set_load 1.13576  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_A_0_]
#set_resistance 0.175417  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_A_0_]
#set_load 0.135749  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_B_13_]
#set_resistance 0.0209712  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_B_13_]
#set_load 0.067165  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_B_12_]
#set_resistance 0.0103178  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_B_12_]
#set_load 0.9095  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_B_11_]
#set_resistance 0.130193  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_B_11_]
#set_load 0.616124  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_B_10_]
#set_resistance 0.0912549  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_B_10_]
#set_load 0.482752  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_B_9_]
#set_resistance 0.0726262  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_B_9_]
#set_load 0.162197  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_B_8_]
#set_resistance 0.024594  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_B_8_]
#set_load 0.210355  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_B_7_]
#set_resistance 0.0323499  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_B_7_]
#set_load 0.222152  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_B_6_]
#set_resistance 0.033949  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_B_6_]
#set_load 0.354025  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_B_5_]
#set_resistance 0.0538817  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_B_5_]
#set_load 0.524305  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_B_4_]
#set_resistance 0.0772731  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_B_4_]
#set_load 0.406995  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_B_3_]
#set_resistance 0.0588342  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_B_3_]
#set_load 0.320331  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_B_2_]
#set_resistance 0.0458817  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_B_2_]
#set_load 0.892811  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_B_1_]
#set_resistance 0.137333  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_B_1_]
#set_load 0.910688  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_B_0_]
#set_resistance 0.13146  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_B_0_]
#set_load 0.221264  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_CI]
#set_resistance 0.0325089  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_CI]
#set_load 2.4731  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_SUM_13_]
#set_resistance 0.366768  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_SUM_13_]
#set_load 2.34452  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_SUM_12_]
#set_resistance 0.34851  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_SUM_12_]
#set_load 1.24375  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_SUM_11_]
#set_resistance 0.185077  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_SUM_11_]
#set_load 1.50718  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_SUM_10_]
#set_resistance 0.22805  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_SUM_10_]
#set_load 0.981074  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_SUM_9_]
#set_resistance 0.148279  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_SUM_9_]
#set_load 0.28095  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_SUM_8_]
#set_resistance 0.0416673  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_SUM_8_]
#set_load 0.259895  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_SUM_7_]
#set_resistance 0.0386789  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_SUM_7_]
#set_load 0.141947  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_SUM_6_]
#set_resistance 0.0203278  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_SUM_6_]
#set_load 0.253253  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_SUM_5_]
#set_resistance 0.037801  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_SUM_5_]
#set_load 0.223025  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_SUM_4_]
#set_resistance 0.0335648  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_SUM_4_]
#set_load 0.164976  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_SUM_3_]
#set_resistance 0.0245011  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_SUM_3_]
#set_load 0.886303  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_SUM_2_]
#set_resistance 0.135068  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_SUM_2_]
#set_load 0.118714  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_SUM_1_]
#set_resistance 0.0178993  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_SUM_1_]
#set_load 0.184153  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_SUM_0_]
#set_resistance 0.027081  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_SUM_0_]
#set_load 0.152735  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_n14]
#set_resistance 0.0228784  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_n14]
#set_load 1.14278  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_n13]
#set_resistance 0.175166  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_n13]
#set_load 0.329219  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_n12]
#set_resistance 0.0502057  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_n12]
#set_load 0.157134  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_n11]
#set_resistance 0.0235459  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_n11]
#set_load 0.420096  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_n10]
#set_resistance 0.062803  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_n10]
#set_load 0.09272  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_n9]
#set_resistance 0.0138256  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_n9]
#set_load 0.139749  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_n8]
#set_resistance 0.0209617  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_n8]
#set_load 0.0736087  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_n7]
#set_resistance 0.0111715  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_n7]
#set_load 0.25294  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_n6]
#set_resistance 0.0372779  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_n6]
#set_load 0.361238  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_n5]
#set_resistance 0.0533961  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_n5]
#set_load 0.741862  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_n4]
#set_resistance 0.112817  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_n4]
#set_load 0.319811  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_n3]
#set_resistance 0.0484716  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_n3]
#set_load 0.128583  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_n2]
#set_resistance 0.0186894  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_n2]
#set_load 0.263343  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_n1]
#set_resistance 0.0391699  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_3_n1]
#set_load 0.888875  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_4_A_2_]
#set_resistance 0.136288  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_4_A_2_]
#set_load 0.558134  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_4_A_1_]
#set_resistance 0.0862095  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_4_A_1_]
#set_load 0.967512  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_4_A_0_]
#set_resistance 0.148249  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_4_A_0_]
#set_load 0.176154  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_4_B_12_]
#set_resistance 0.0257749  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_4_B_12_]
#set_load 0.5749  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_4_B_11_]
#set_resistance 0.0882775  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_4_B_11_]
#set_load 0.446585  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_4_B_10_]
#set_resistance 0.0687308  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_4_B_10_]
#set_load 0.474763  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_4_B_9_]
#set_resistance 0.0730089  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_4_B_9_]
#set_load 0.333442  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_4_B_8_]
#set_resistance 0.0503498  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_4_B_8_]
#set_load 0.27102  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_4_B_7_]
#set_resistance 0.0398358  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_4_B_7_]
#set_load 0.372317  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_4_B_6_]
#set_resistance 0.053832  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_4_B_6_]
#set_load 0.431216  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_4_B_5_]
#set_resistance 0.0618336  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_4_B_5_]
#set_load 0.963087  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_4_B_4_]
#set_resistance 0.144241  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_4_B_4_]
#set_load 1.16568  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_4_B_3_]
#set_resistance 0.17375  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_4_B_3_]
#set_load 0.281652  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_4_B_2_]
#set_resistance 0.0418813  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_4_B_2_]
#set_load 0.743808  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_4_B_1_]
#set_resistance 0.113657  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_4_B_1_]
#set_load 0.172474  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_4_B_0_]
#set_resistance 0.0264062  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_4_B_0_]
#set_load 0.352504  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_4_CI]
#set_resistance 0.0524677  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_4_CI]
#set_load 0.835222  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_4_SUM_12_]
#set_resistance 0.127621  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_4_SUM_12_]
#set_load 0.107803  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_4_n13]
#set_resistance 0.0160455  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_4_n13]
#set_load 0.283608  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_4_n12]
#set_resistance 0.0424314  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_4_n12]
#set_load 0.74776  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_4_n11]
#set_resistance 0.108347  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_4_n11]
#set_load 0.200614  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_4_n10]
#set_resistance 0.0299078  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_4_n10]
#set_load 0.292786  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_4_n9]
#set_resistance 0.0443757  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_4_n9]
#set_load 0.929514  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_4_n8]
#set_resistance 0.143458  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_4_n8]
#set_load 0.128411  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_4_n7]
#set_resistance 0.0186775  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_4_n7]
#set_load 0.252224  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_4_n6]
#set_resistance 0.0388759  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_4_n6]
#set_load 0.110677  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_4_n5]
#set_resistance 0.0168645  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_4_n5]
#set_load 0.113345  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_4_n4]
#set_resistance 0.0167657  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_4_n4]
#set_load 0.0946636  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_4_n3]
#set_resistance 0.0141599  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_4_n3]
#set_load 0.668452  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_4_n2]
#set_resistance 0.103173  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_4_n2]
#set_load 0.898836  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_4_n1]
#set_resistance 0.136844  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_4_n1]
#set_load 6.6565  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_5_A_12_]
#set_resistance 0.641795  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_5_A_12_]
#set_load 7.65701  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_5_A_9_]
#set_resistance 0.660087  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_5_A_9_]
#set_load 8.21068  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_5_A_6_]
#set_resistance 0.770186  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_5_A_6_]
#set_load 7.38958  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_5_A_2_]
#set_resistance 0.696106  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_5_A_2_]
#set_load 7.21789  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_5_A_0_]
#set_resistance 0.69999  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_5_A_0_]
#set_load 6.99288  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_5_B_12_]
#set_resistance 0.675167  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_5_B_12_]
#set_load 7.57372  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_5_B_10_]
#set_resistance 0.70666  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_5_B_10_]
#set_load 3.86033  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_5_B_9_]
#set_resistance 0.577809  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_5_B_9_]
#set_load 8.09357  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_5_B_7_]
#set_resistance 0.736892  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_5_B_7_]
#set_load 8.81577  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_5_B_6_]
#set_resistance 0.82536  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_5_B_6_]
#set_load 8.49163  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_5_B_4_]
#set_resistance 0.753915  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_5_B_4_]
#set_load 8.114  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_5_B_3_]
#set_resistance 0.741195  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_5_B_3_]
#set_load 7.24135  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_5_B_1_]
#set_resistance 0.704176  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_5_B_1_]
#set_load 7.38652  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_5_B_0_]
#set_resistance 0.714078  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_5_B_0_]
#set_load 0.587969  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_5_CI]
#set_resistance 0.0860399  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_5_CI]
#set_load 0.174051  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_5_SUM_12_]
#set_resistance 0.0259155  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_5_SUM_12_]
#set_load 0.253716  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_5_SUM_11_]
#set_resistance 0.0380403  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_5_SUM_11_]
#set_load 1.85123  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_5_SUM_10_]
#set_resistance 0.210641  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_5_SUM_10_]
#set_load 1.09304  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_5_SUM_9_]
#set_resistance 0.146245  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_5_SUM_9_]
#set_load 1.21715  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_5_SUM_8_]
#set_resistance 0.162539  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_5_SUM_8_]
#set_load 1.02301  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_5_SUM_7_]
#set_resistance 0.136131  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_5_SUM_7_]
#set_load 0.100718  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_5_SUM_6_]
#set_resistance 0.0152981  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_5_SUM_6_]
#set_load 2.01309  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_5_SUM_5_]
#set_resistance 0.255872  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_5_SUM_5_]
#set_load 1.76105  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_5_SUM_4_]
#set_resistance 0.237529  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_5_SUM_4_]
#set_load 1.68567  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_5_SUM_3_]
#set_resistance 0.226132  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_5_SUM_3_]
#set_load 0.357383  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_5_SUM_2_]
#set_resistance 0.0537997  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_5_SUM_2_]
#set_load 0.329381  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_5_SUM_1_]
#set_resistance 0.0494904  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_5_SUM_1_]
#set_load 0.522833  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_5_SUM_0_]
#set_resistance 0.0784168  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_5_SUM_0_]
#set_load 0.212745  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_5_n13]
#set_resistance 0.0320546  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_5_n13]
#set_load 0.311104  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_5_n12]
#set_resistance 0.0449669  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_5_n12]
#set_load 0.119745  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_5_n11]
#set_resistance 0.0181372  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_5_n11]
#set_load 0.183612  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_5_n10]
#set_resistance 0.0277911  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_5_n10]
#set_load 0.133912  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_5_n9]
#set_resistance 0.020649  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_5_n9]
#set_load 0.297584  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_5_n8]
#set_resistance 0.0438835  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_5_n8]
#set_load 0.0697283  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_5_n7]
#set_resistance 0.0106014  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_5_n7]
#set_load 0.0571955  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_5_n6]
#set_resistance 0.00881304  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_5_n6]
#set_load 0.142354  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_5_n5]
#set_resistance 0.0209987  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_5_n5]
#set_load 0.158619  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_5_n4]
#set_resistance 0.023752  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_5_n4]
#set_load 0.141681  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_5_n3]
#set_resistance 0.0208893  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_5_n3]
#set_load 0.126964  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_5_n2]
#set_resistance 0.018798  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_5_n2]
#set_load 0.177552  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_5_n1]
#set_resistance 0.0260921  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_5_n1]
#set_load 0.0565321  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_6_A_7_]
#set_resistance 0.0087345  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_6_A_7_]
#set_load 0.476031  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_6_A_6_]
#set_resistance 0.0692462  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_6_A_6_]
#set_load 0.115673  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_6_A_5_]
#set_resistance 0.017284  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_6_A_5_]
#set_load 0.250414  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_6_A_4_]
#set_resistance 0.037364  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_6_A_4_]
#set_load 0.318177  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_6_A_3_]
#set_resistance 0.0463676  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_6_A_3_]
#set_load 1.76871  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_6_A_2_]
#set_resistance 0.266379  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_6_A_2_]
#set_load 1.44441  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_6_A_1_]
#set_resistance 0.220261  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_6_A_1_]
#set_load 0.193722  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_6_B_7_]
#set_resistance 0.0282909  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_6_B_7_]
#set_load 0.139096  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_6_B_6_]
#set_resistance 0.0200326  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_6_B_6_]
#set_load 0.283532  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_6_B_5_]
#set_resistance 0.0426966  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_6_B_5_]
#set_load 0.284341  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_6_B_4_]
#set_resistance 0.0423495  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_6_B_4_]
#set_load 0.139321  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_6_B_3_]
#set_resistance 0.021425  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_6_B_3_]
#set_load 0.223345  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_6_B_2_]
#set_resistance 0.0320786  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_6_B_2_]
#set_load 0.28156  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_6_B_1_]
#set_resistance 0.0418014  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_6_B_1_]
#set_load 1.44365  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_6_B_0_]
#set_resistance 0.217816  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_6_B_0_]
#set_load 0.0640688  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_6_CI]
#set_resistance 0.00971502  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_6_CI]
#set_load 0.0942168  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_6_SUM_7_]
#set_resistance 0.0145493  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_6_SUM_7_]
#set_load 0.155445  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_6_SUM_6_]
#set_resistance 0.0227179  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_6_SUM_6_]
#set_load 0.117751  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_6_SUM_5_]
#set_resistance 0.0170572  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_6_SUM_5_]
#set_load 0.185867  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_6_SUM_4_]
#set_resistance 0.0276809  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_6_SUM_4_]
#set_load 0.177606  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_6_SUM_3_]
#set_resistance 0.0268192  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_6_SUM_3_]
#set_load 0.37694  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_6_SUM_2_]
#set_resistance 0.0572725  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_6_SUM_2_]
#set_load 0.288581  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_6_SUM_1_]
#set_resistance 0.043831  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_6_SUM_1_]
#set_load 0.317231  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_6_SUM_0_]
#set_resistance 0.0472327  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_6_SUM_0_]
#set_load 0.143662  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_6_n8]
#set_resistance 0.0216982  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_6_n8]
#set_load 0.17041  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_6_n7]
#set_resistance 0.0253757  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_6_n7]
#set_load 0.705696  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_6_n6]
#set_resistance 0.107744  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_6_n6]
#set_load 0.108373  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_6_n5]
#set_resistance 0.0155757  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_6_n5]
#set_load 0.115893  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_6_n4]
#set_resistance 0.0172219  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_6_n4]
#set_load 0.0601985  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_6_n3]
#set_resistance 0.00925582  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_6_n3]
#set_load 0.0982464  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_6_n2]
#set_resistance 0.0149218  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_6_n2]
#set_load 0.225245  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_6_n1]
#set_resistance 0.0344778  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_6_n1]
#set_load 1.18982  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_7_A_6_]
#set_resistance 0.17683  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_7_A_6_]
#set_load 0.430789  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_7_A_5_]
#set_resistance 0.0616435  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_7_A_5_]
#set_load 0.242145  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_7_A_4_]
#set_resistance 0.0346595  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_7_A_4_]
#set_load 0.882227  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_7_A_3_]
#set_resistance 0.130159  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_7_A_3_]
#set_load 0.470337  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_7_A_2_]
#set_resistance 0.0689084  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_7_A_2_]
#set_load 1.42151  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_7_A_1_]
#set_resistance 0.215033  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_7_A_1_]
#set_load 1.84329  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_7_A_0_]
#set_resistance 0.273881  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_7_A_0_]
#set_load 0.331453  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_7_B_6_]
#set_resistance 0.0475255  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_7_B_6_]
#set_load 0.144823  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_7_B_5_]
#set_resistance 0.0217694  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_7_B_5_]
#set_load 0.184433  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_7_B_4_]
#set_resistance 0.027444  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_7_B_4_]
#set_load 0.298482  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_7_B_3_]
#set_resistance 0.0434438  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_7_B_3_]
#set_load 0.600976  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_7_B_2_]
#set_resistance 0.0891461  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_7_B_2_]
#set_load 0.326826  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_7_B_1_]
#set_resistance 0.0473455  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_7_B_1_]
#set_load 0.179843  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_7_B_0_]
#set_resistance 0.0258771  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_7_B_0_]
#set_load 0.0604007  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_7_CI]
#set_resistance 0.00901497  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_7_CI]
#set_load 0.419221  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_7_SUM_6_]
#set_resistance 0.062349  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_7_SUM_6_]
#set_load 0.139799  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_7_SUM_5_]
#set_resistance 0.0200741  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_7_SUM_5_]
#set_load 0.100555  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_7_SUM_4_]
#set_resistance 0.0147561  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_7_SUM_4_]
#set_load 0.252759  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_7_SUM_3_]
#set_resistance 0.0363291  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_7_SUM_3_]
#set_load 0.471137  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_7_SUM_2_]
#set_resistance 0.0690175  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_7_SUM_2_]
#set_load 0.466091  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_7_SUM_1_]
#set_resistance 0.0693007  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_7_SUM_1_]
#set_load 0.430484  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_7_SUM_0_]
#set_resistance 0.063031  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_7_SUM_0_]
#set_load 0.104991  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_7_n7]
#set_resistance 0.015066  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_7_n7]
#set_load 0.0907298  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_7_n6]
#set_resistance 0.0140214  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_7_n6]
#set_load 0.081235  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_7_n5]
#set_resistance 0.0122997  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_7_n5]
#set_load 0.187716  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_7_n4]
#set_resistance 0.0284531  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_7_n4]
#set_load 0.140115  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_7_n3]
#set_resistance 0.020702  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_7_n3]
#set_load 0.191309  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_7_n2]
#set_resistance 0.0280193  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_7_n2]
#set_load 0.587152  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_7_n1]
#set_resistance 0.0866951  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_7_n1]
#set_load 0.16396  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_8_A_5_]
#set_resistance 0.0249534  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_8_A_5_]
#set_load 0.596101  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_8_A_4_]
#set_resistance 0.0918572  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_8_A_4_]
#set_load 0.165486  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_8_A_3_]
#set_resistance 0.0252395  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_8_A_3_]
#set_load 0.310165  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_8_A_2_]
#set_resistance 0.0476748  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_8_A_2_]
#set_load 0.319208  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_8_A_1_]
#set_resistance 0.0486333  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_8_A_1_]
#set_load 3.17777  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_8_A_0_]
#set_resistance 0.484136  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_8_A_0_]
#set_load 0.525875  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_8_B_5_]
#set_resistance 0.0764866  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_8_B_5_]
#set_load 0.0875717  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_8_B_4_]
#set_resistance 0.0131722  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_8_B_4_]
#set_load 0.89436  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_8_B_3_]
#set_resistance 0.137921  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_8_B_3_]
#set_load 1.21413  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_8_B_2_]
#set_resistance 0.187323  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_8_B_2_]
#set_load 3.15517  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_8_B_1_]
#set_resistance 0.478032  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_8_B_1_]
#set_load 0.671766  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_8_B_0_]
#set_resistance 0.102975  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_8_B_0_]
#set_load 0.0768245  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_8_CI]
#set_resistance 0.0117124  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_8_CI]
#set_load 0.10324  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_8_n6]
#set_resistance 0.0147805  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_8_n6]
#set_load 0.102339  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_8_n5]
#set_resistance 0.0146594  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_8_n5]
#set_load 0.204761  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_8_n4]
#set_resistance 0.0311059  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_8_n4]
#set_load 0.239911  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_8_n3]
#set_resistance 0.0360885  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_8_n3]
#set_load 0.114024  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_8_n2]
#set_resistance 0.0165422  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_8_n2]
#set_load 0.0917161  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_8_n1]
#set_resistance 0.0141793  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_8_n1]
#set_load 0.229138  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_9_A_5_]
#set_resistance 0.0331003  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_9_A_5_]
#set_load 0.26891  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_9_A_4_]
#set_resistance 0.0400812  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_9_A_4_]
#set_load 0.190918  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_9_A_3_]
#set_resistance 0.0280819  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_9_A_3_]
#set_load 0.315163  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_9_A_2_]
#set_resistance 0.0460481  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_9_A_2_]
#set_load 0.78566  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_9_A_1_]
#set_resistance 0.119542  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_9_A_1_]
#set_load 1.5848  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_9_A_0_]
#set_resistance 0.23364  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_9_A_0_]
#set_load 0.159278  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_9_B_5_]
#set_resistance 0.0245516  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_9_B_5_]
#set_load 0.231487  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_9_B_4_]
#set_resistance 0.0340377  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_9_B_4_]
#set_load 0.21199  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_9_B_3_]
#set_resistance 0.0303738  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_9_B_3_]
#set_load 0.727869  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_9_B_2_]
#set_resistance 0.111198  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_9_B_2_]
#set_load 0.166  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_9_B_1_]
#set_resistance 0.0255033  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_9_B_1_]
#set_load 0.178687  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_9_B_0_]
#set_resistance 0.0268413  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_9_B_0_]
#set_load 0.0803728  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_9_CI]
#set_resistance 0.0121169  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_9_CI]
#set_load 1.08405  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_9_SUM_5_]
#set_resistance 0.160323  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_9_SUM_5_]
#set_load 1.21778  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_9_SUM_4_]
#set_resistance 0.176837  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_9_SUM_4_]
#set_load 1.44714  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_9_SUM_3_]
#set_resistance 0.210806  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_9_SUM_3_]
#set_load 0.542317  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_9_SUM_2_]
#set_resistance 0.0808789  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_9_SUM_2_]
#set_load 0.318551  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_9_SUM_1_]
#set_resistance 0.0462866  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_9_SUM_1_]
#set_load 0.270965  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_9_SUM_0_]
#set_resistance 0.0388806  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_9_SUM_0_]
#set_load 0.110649  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_9_n6]
#set_resistance 0.016464  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_9_n6]
#set_load 0.129031  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_9_n5]
#set_resistance 0.0186945  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_9_n5]
#set_load 0.254427  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_9_n4]
#set_resistance 0.0387782  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_9_n4]
#set_load 0.217253  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_9_n3]
#set_resistance 0.0317172  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_9_n3]
#set_load 0.108583  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_9_n2]
#set_resistance 0.016173  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_9_n2]
#set_load 0.943997  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_9_n1]
#set_resistance 0.137587  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_9_n1]
#set_load 0.119618  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_10_A_3_]
#set_resistance 0.017817  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_10_A_3_]
#set_load 1.17402  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_10_A_1_]
#set_resistance 0.16822  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_10_A_1_]
#set_load 1.87028  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_10_A_0_]
#set_resistance 0.247803  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_10_A_0_]
#set_load 1.0392  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_10_B_4_]
#set_resistance 0.150014  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_10_B_4_]
#set_load 0.7098  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_10_B_2_]
#set_resistance 0.106151  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_10_B_2_]
#set_load 2.10945  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_10_B_0_]
#set_resistance 0.313895  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_10_B_0_]
#set_load 0.356699  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_10_CI]
#set_resistance 0.0516504  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_10_CI]
#set_load 0.184192  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_10_SUM_3_]
#set_resistance 0.0279376  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_10_SUM_3_]
#set_load 0.443426  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_10_SUM_2_]
#set_resistance 0.065934  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_10_SUM_2_]
#set_load 0.523926  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_10_SUM_1_]
#set_resistance 0.0799797  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_10_SUM_1_]
#set_load 0.780077  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_10_SUM_0_]
#set_resistance 0.117342  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_10_SUM_0_]
#set_load 0.169528  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_10_n5]
#set_resistance 0.0250265  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_10_n5]
#set_load 0.114435  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_10_n4]
#set_resistance 0.0174226  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_10_n4]
#set_load 0.120583  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_10_n3]
#set_resistance 0.0174573  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_10_n3]
#set_load 0.280601  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_10_n2]
#set_resistance 0.0424386  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_10_n2]
#set_load 0.315732  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_10_n1]
#set_resistance 0.0477787  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_10_n1]
#set_load 1.70234  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_11_A_0_]
#set_resistance 0.23375  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_11_A_0_]
#set_load 1.15851  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_11_B_2_]
#set_resistance 0.175104  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_11_B_2_]
#set_load 0.896333  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_11_B_1_]
#set_resistance 0.131734  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_11_B_1_]
#set_load 1.68151  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_11_B_0_]
#set_resistance 0.249046  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_11_B_0_]
#set_load 0.254181  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_11_CI]
#set_resistance 0.0370654  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_11_CI]
#set_load 0.34923  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_11_SUM_2_]
#set_resistance 0.050947  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_11_SUM_2_]
#set_load 0.0992935  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_11_n3]
#set_resistance 0.0149008  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_11_n3]
#set_load 0.186796  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_11_n2]
#set_resistance 0.0281903  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_11_n2]
#set_load 0.638908  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_11_n1]
#set_resistance 0.0881428  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/intadd_11_n1]
#set_load 0.0348128  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n433]
#set_resistance 0.00528541  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n433]
#set_load 0.363462  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n434]
#set_resistance 0.0535202  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n434]
#set_load 7.40312  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n435]
#set_resistance 0.611444  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n435]
#set_load 2.42339  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n436]
#set_resistance 0.229079  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n436]
#set_load 1.02103  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n437]
#set_resistance 0.148794  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n437]
#set_load 0.322011  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n438]
#set_resistance 0.0483308  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n438]
#set_load 2.84774  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n439]
#set_resistance 0.245621  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n439]
#set_load 0.13523  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n440]
#set_resistance 0.0196104  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n440]
#set_load 0.111779  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n442]
#set_resistance 0.016073  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n442]
#set_load 0.853121  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n443]
#set_resistance 0.103767  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n443]
#set_load 0.09275  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n444]
#set_resistance 0.0136591  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n444]
#set_load 0.364113  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n445]
#set_resistance 0.0538823  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n445]
#set_load 0.16092  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n446]
#set_resistance 0.0241224  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n446]
#set_load 0.115836  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n447]
#set_resistance 0.0174809  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n447]
#set_load 7.18492  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n450]
#set_resistance 0.588292  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n450]
#set_load 1.06797  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n451]
#set_resistance 0.156559  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n451]
#set_load 0.398281  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n452]
#set_resistance 0.0575853  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n452]
#set_load 0.116601  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n453]
#set_resistance 0.0176701  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n453]
#set_load 0.217873  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n454]
#set_resistance 0.0322396  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n454]
#set_load 0.142816  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n455]
#set_resistance 0.021731  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n455]
#set_load 0.202277  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n456]
#set_resistance 0.030286  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n456]
#set_load 0.0894643  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n461]
#set_resistance 0.0128657  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n461]
#set_load 0.280494  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n464]
#set_resistance 0.0401892  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n464]
#set_load 0.422522  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n467]
#set_resistance 0.0618666  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n467]
#set_load 0.162514  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n468]
#set_resistance 0.0241988  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n468]
#set_load 0.310022  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n469]
#set_resistance 0.0452468  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n469]
#set_load 1.66262  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n471]
#set_resistance 0.246749  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n471]
#set_load 0.151886  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n472]
#set_resistance 0.0217711  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n472]
#set_load 0.185282  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n473]
#set_resistance 0.0276885  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n473]
#set_load 2.48137  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n474]
#set_resistance 0.211714  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n474]
#set_load 2.26541  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n475]
#set_resistance 0.193516  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n475]
#set_load 0.0660383  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n476]
#set_resistance 0.0099014  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n476]
#set_load 0.345007  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n477]
#set_resistance 0.049484  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n477]
#set_load 0.421789  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n478]
#set_resistance 0.0625401  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n478]
#set_load 0.38989  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n479]
#set_resistance 0.0596577  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n479]
#set_load 0.0534609  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n480]
#set_resistance 0.00808849  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n480]
#set_load 0.424599  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n481]
#set_resistance 0.0612022  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n481]
#set_load 0.24546  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n482]
#set_resistance 0.0352741  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n482]
#set_load 0.404484  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n483]
#set_resistance 0.0602208  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n483]
#set_load 0.0532076  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n484]
#set_resistance 0.00803362  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n484]
#set_load 0.760455  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n485]
#set_resistance 0.112575  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n485]
#set_load 0.0672211  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n486]
#set_resistance 0.00970135  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n486]
#set_load 0.386896  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n487]
#set_resistance 0.0576802  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n487]
#set_load 0.294282  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n488]
#set_resistance 0.042332  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n488]
#set_load 0.0737168  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n489]
#set_resistance 0.0109186  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n489]
#set_load 1.16076  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n490]
#set_resistance 0.169472  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n490]
#set_load 0.129386  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n491]
#set_resistance 0.0186998  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n491]
#set_load 0.112302  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n492]
#set_resistance 0.0165833  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n492]
#set_load 0.482757  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n493]
#set_resistance 0.0718866  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n493]
#set_load 0.066826  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n494]
#set_resistance 0.0102262  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n494]
#set_load 0.133209  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n495]
#set_resistance 0.01972  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n495]
#set_load 0.0788234  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n496]
#set_resistance 0.0112762  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n496]
#set_load 0.0999784  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n497]
#set_resistance 0.014665  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n497]
#set_load 0.487004  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n498]
#set_resistance 0.0745329  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n498]
#set_load 0.757332  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n499]
#set_resistance 0.115079  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n499]
#set_load 0.266407  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n500]
#set_resistance 0.0389038  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n500]
#set_load 0.810008  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n501]
#set_resistance 0.118528  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n501]
#set_load 0.72583  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n502]
#set_resistance 0.105724  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n502]
#set_load 0.185555  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n503]
#set_resistance 0.0268496  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n503]
#set_load 0.0647858  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n504]
#set_resistance 0.00959005  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n504]
#set_load 0.178428  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n505]
#set_resistance 0.027446  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n505]
#set_load 0.378606  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n506]
#set_resistance 0.0545813  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n506]
#set_load 0.151191  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n507]
#set_resistance 0.0223151  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n507]
#set_load 1.88552  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n508]
#set_resistance 0.165873  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n508]
#set_load 1.78531  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n509]
#set_resistance 0.156893  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n509]
#set_load 0.303528  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n510]
#set_resistance 0.0450404  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n510]
#set_load 0.509991  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n511]
#set_resistance 0.0770298  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n511]
#set_load 0.124134  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n512]
#set_resistance 0.0188664  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n512]
#set_load 0.510466  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n513]
#set_resistance 0.074588  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n513]
#set_load 0.434996  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n514]
#set_resistance 0.0637106  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n514]
#set_load 0.396521  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n515]
#set_resistance 0.0585448  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n515]
#set_load 0.24652  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n516]
#set_resistance 0.0372438  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n516]
#set_load 0.130174  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n517]
#set_resistance 0.0191663  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n517]
#set_load 0.128758  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n518]
#set_resistance 0.0189293  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n518]
#set_load 0.0877567  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n519]
#set_resistance 0.0134553  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n519]
#set_load 0.243273  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n520]
#set_resistance 0.0353409  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n520]
#set_load 0.26403  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n521]
#set_resistance 0.0383362  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n521]
#set_load 0.645051  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n522]
#set_resistance 0.0967947  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n522]
#set_load 0.166639  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n523]
#set_resistance 0.0254339  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n523]
#set_load 0.788083  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n524]
#set_resistance 0.117126  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n524]
#set_load 0.761269  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n525]
#set_resistance 0.102691  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n525]
#set_load 0.0614518  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n526]
#set_resistance 0.00893234  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n526]
#set_load 0.164744  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n527]
#set_resistance 0.0242921  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n527]
#set_load 0.220944  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n528]
#set_resistance 0.032787  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n528]
#set_load 0.361835  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n529]
#set_resistance 0.0509644  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n529]
#set_load 0.522588  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n530]
#set_resistance 0.0760876  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n530]
#set_load 0.0533877  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n531]
#set_resistance 0.00818112  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n531]
#set_load 0.184789  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n532]
#set_resistance 0.0277883  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n532]
#set_load 0.0669203  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n533]
#set_resistance 0.00989313  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n533]
#set_load 0.973598  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n534]
#set_resistance 0.140376  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n534]
#set_load 0.295191  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n535]
#set_resistance 0.0406517  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n535]
#set_load 0.877228  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n536]
#set_resistance 0.130344  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n536]
#set_load 0.391763  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n537]
#set_resistance 0.0583343  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n537]
#set_load 0.146066  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n538]
#set_resistance 0.0220561  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n538]
#set_load 0.355643  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n539]
#set_resistance 0.0539087  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n539]
#set_load 0.227152  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n540]
#set_resistance 0.032501  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n540]
#set_load 0.248452  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n541]
#set_resistance 0.0382377  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n541]
#set_load 0.312058  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n542]
#set_resistance 0.0448537  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n542]
#set_load 0.565324  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n543]
#set_resistance 0.079041  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n543]
#set_load 0.0919158  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n544]
#set_resistance 0.0136056  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n544]
#set_load 0.204559  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n545]
#set_resistance 0.0307859  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n545]
#set_load 0.232013  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n546]
#set_resistance 0.0340858  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n546]
#set_load 0.0892  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n547]
#set_resistance 0.0132053  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n547]
#set_load 0.3728  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n548]
#set_resistance 0.0534364  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n548]
#set_load 0.800685  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n549]
#set_resistance 0.117133  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n549]
#set_load 0.380496  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n550]
#set_resistance 0.0570976  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n550]
#set_load 0.0835373  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n551]
#set_resistance 0.0126641  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n551]
#set_load 0.0931797  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n552]
#set_resistance 0.0143669  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n552]
#set_load 0.0353486  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n553]
#set_resistance 0.00533344  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n553]
#set_load 1.24041  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n554]
#set_resistance 0.186903  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n554]
#set_load 0.3776  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n555]
#set_resistance 0.0551753  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n555]
#set_load 0.743488  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n556]
#set_resistance 0.0934863  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n556]
#set_load 0.921301  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n557]
#set_resistance 0.112244  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n557]
#set_load 0.338854  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n558]
#set_resistance 0.0510827  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n558]
#set_load 0.37941  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n559]
#set_resistance 0.051351  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n559]
#set_load 0.623034  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n561]
#set_resistance 0.0836661  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n561]
#set_load 0.513125  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n562]
#set_resistance 0.0788097  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n562]
#set_load 0.18916  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n563]
#set_resistance 0.0272355  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n563]
#set_load 0.551292  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n564]
#set_resistance 0.0743939  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n564]
#set_load 0.289896  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n567]
#set_resistance 0.043871  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n567]
#set_load 0.399068  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n568]
#set_resistance 0.0615156  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n568]
#set_load 0.611554  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n569]
#set_resistance 0.0923197  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n569]
#set_load 0.713438  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n570]
#set_resistance 0.097865  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n570]
#set_load 0.300987  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n571]
#set_resistance 0.0464763  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n571]
#set_load 0.442228  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n572]
#set_resistance 0.06076  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n572]
#set_load 0.188321  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n573]
#set_resistance 0.0285256  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n573]
#set_load 0.206411  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n574]
#set_resistance 0.0315396  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n574]
#set_load 0.559649  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n575]
#set_resistance 0.074297  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n575]
#set_load 1.06304  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n576]
#set_resistance 0.127209  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n576]
#set_load 0.161953  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n577]
#set_resistance 0.0248966  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n577]
#set_load 0.274426  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n578]
#set_resistance 0.0417814  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n578]
#set_load 0.293166  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n579]
#set_resistance 0.0423285  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n579]
#set_load 0.853449  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n580]
#set_resistance 0.127726  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n580]
#set_load 0.448469  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n581]
#set_resistance 0.0681777  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n581]
#set_load 0.347768  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n582]
#set_resistance 0.0516408  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n582]
#set_load 0.227418  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n583]
#set_resistance 0.0311735  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n583]
#set_load 0.385256  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n584]
#set_resistance 0.0500465  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n584]
#set_load 0.206646  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n585]
#set_resistance 0.0301893  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n585]
#set_load 0.131993  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n586]
#set_resistance 0.0203022  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n586]
#set_load 0.0823976  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n587]
#set_resistance 0.0123648  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n587]
#set_load 0.379597  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n588]
#set_resistance 0.0575127  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n588]
#set_load 0.330175  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n589]
#set_resistance 0.0473437  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n589]
#set_load 0.365108  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n590]
#set_resistance 0.0502546  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n590]
#set_load 0.770904  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n591]
#set_resistance 0.0852919  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n591]
#set_load 0.111218  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n593]
#set_resistance 0.0168755  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n593]
#set_load 0.326743  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n594]
#set_resistance 0.0448165  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n594]
#set_load 1.32483  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n595]
#set_resistance 0.146828  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n595]
#set_load 0.0963839  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n597]
#set_resistance 0.0140572  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n597]
#set_load 0.167982  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n598]
#set_resistance 0.0247589  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n598]
#set_load 0.769821  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n599]
#set_resistance 0.112276  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n599]
#set_load 0.69886  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n600]
#set_resistance 0.100124  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n600]
#set_load 0.63512  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n601]
#set_resistance 0.0953576  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n601]
#set_load 0.46115  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n602]
#set_resistance 0.0629433  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n602]
#set_load 0.571705  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n603]
#set_resistance 0.0782381  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n603]
#set_load 0.668274  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n604]
#set_resistance 0.0902108  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n604]
#set_load 0.4848  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n605]
#set_resistance 0.0713332  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n605]
#set_load 0.657487  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n606]
#set_resistance 0.091122  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n606]
#set_load 1.2653  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n607]
#set_resistance 0.15365  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n607]
#set_load 0.338622  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n608]
#set_resistance 0.0515578  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n608]
#set_load 0.158942  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n609]
#set_resistance 0.0239607  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n609]
#set_load 0.236163  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n610]
#set_resistance 0.0355428  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n610]
#set_load 1.43761  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n612]
#set_resistance 0.171921  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n612]
#set_load 0.60088  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n614]
#set_resistance 0.0923574  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n614]
#set_load 1.08494  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n615]
#set_resistance 0.157024  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n615]
#set_load 0.271247  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n616]
#set_resistance 0.0396935  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n616]
#set_load 0.279088  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n617]
#set_resistance 0.0414129  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n617]
#set_load 0.0947093  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n618]
#set_resistance 0.0137345  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n618]
#set_load 1.06822  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n619]
#set_resistance 0.154105  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n619]
#set_load 0.23829  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n620]
#set_resistance 0.0356918  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n620]
#set_load 0.254558  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n621]
#set_resistance 0.037385  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n621]
#set_load 0.234414  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n622]
#set_resistance 0.0358181  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n622]
#set_load 0.827114  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n623]
#set_resistance 0.11866  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n623]
#set_load 1.22131  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n624]
#set_resistance 0.126284  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n624]
#set_load 0.342481  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n625]
#set_resistance 0.0517951  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n625]
#set_load 0.267358  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n626]
#set_resistance 0.040054  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n626]
#set_load 0.129705  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n627]
#set_resistance 0.0196852  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n627]
#set_load 0.463454  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n628]
#set_resistance 0.0711621  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n628]
#set_load 0.835959  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n629]
#set_resistance 0.120229  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n629]
#set_load 0.448359  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n632]
#set_resistance 0.0630393  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n632]
#set_load 0.334021  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n633]
#set_resistance 0.0453121  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n633]
#set_load 0.935846  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n634]
#set_resistance 0.115759  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n634]
#set_load 0.826677  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n635]
#set_resistance 0.0870808  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n635]
#set_load 0.550768  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n637]
#set_resistance 0.0838418  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n637]
#set_load 1.10541  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n638]
#set_resistance 0.151555  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n638]
#set_load 0.160304  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n639]
#set_resistance 0.0247279  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n639]
#set_load 0.646431  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n640]
#set_resistance 0.0925325  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n640]
#set_load 0.2864  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n641]
#set_resistance 0.041075  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n641]
#set_load 0.42382  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n643]
#set_resistance 0.0628743  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n643]
#set_load 0.395024  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n644]
#set_resistance 0.0504085  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n644]
#set_load 0.177871  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n645]
#set_resistance 0.0258448  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n645]
#set_load 0.937961  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n646]
#set_resistance 0.134674  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n646]
#set_load 0.453228  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n649]
#set_resistance 0.0681109  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n649]
#set_load 0.501133  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n650]
#set_resistance 0.0770755  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n650]
#set_load 0.241083  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n651]
#set_resistance 0.0359255  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n651]
#set_load 0.232529  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n652]
#set_resistance 0.0349844  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n652]
#set_load 0.383689  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n653]
#set_resistance 0.0492177  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n653]
#set_load 1.00511  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n654]
#set_resistance 0.129452  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n654]
#set_load 0.219667  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n655]
#set_resistance 0.0322723  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n655]
#set_load 0.768908  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n656]
#set_resistance 0.110447  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n656]
#set_load 0.648282  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n657]
#set_resistance 0.0806652  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n657]
#set_load 0.0423855  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n658]
#set_resistance 0.00644459  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n658]
#set_load 0.926999  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n659]
#set_resistance 0.127041  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n659]
#set_load 0.694353  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n660]
#set_resistance 0.103728  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n660]
#set_load 0.719618  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n661]
#set_resistance 0.101586  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n661]
#set_load 0.105286  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n662]
#set_resistance 0.0151023  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n662]
#set_load 0.0990619  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n663]
#set_resistance 0.0149322  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n663]
#set_load 2.11197  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n664]
#set_resistance 0.211805  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n664]
#set_load 0.0629226  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n666]
#set_resistance 0.00901513  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n666]
#set_load 0.133231  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n667]
#set_resistance 0.0195905  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n667]
#set_load 0.335892  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n668]
#set_resistance 0.0482114  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n668]
#set_load 0.127099  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n669]
#set_resistance 0.0184217  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n669]
#set_load 2.05566  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n670]
#set_resistance 0.281041  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n670]
#set_load 0.0474071  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n671]
#set_resistance 0.00722154  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n671]
#set_load 0.0368952  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n672]
#set_resistance 0.00552699  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n672]
#set_load 0.397137  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n673]
#set_resistance 0.0584509  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n673]
#set_load 0.200927  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n674]
#set_resistance 0.0296482  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n674]
#set_load 0.166182  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n675]
#set_resistance 0.0238634  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n675]
#set_load 0.414225  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n676]
#set_resistance 0.0594148  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n676]
#set_load 0.294904  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n677]
#set_resistance 0.0447096  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n677]
#set_load 0.833811  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n678]
#set_resistance 0.119341  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n678]
#set_load 0.0607354  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n679]
#set_resistance 0.00876763  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n679]
#set_load 0.656378  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n680]
#set_resistance 0.0829972  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n680]
#set_load 0.151895  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n681]
#set_resistance 0.0222641  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n681]
#set_load 0.217566  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n682]
#set_resistance 0.0316425  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n682]
#set_load 0.0890927  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n683]
#set_resistance 0.0137418  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n683]
#set_load 0.396004  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n684]
#set_resistance 0.0578927  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n684]
#set_load 0.425467  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n685]
#set_resistance 0.0610275  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n685]
#set_load 0.0582277  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n686]
#set_resistance 0.00894618  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n686]
#set_load 0.153417  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n687]
#set_resistance 0.0222543  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n687]
#set_load 0.0549193  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n688]
#set_resistance 0.00804188  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n688]
#set_load 0.810101  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n689]
#set_resistance 0.117024  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n689]
#set_load 0.195973  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n690]
#set_resistance 0.0284458  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n690]
#set_load 0.0359125  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n691]
#set_resistance 0.00533826  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n691]
#set_load 0.0715082  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n692]
#set_resistance 0.0107697  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n692]
#set_load 0.189736  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n693]
#set_resistance 0.0279306  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n693]
#set_load 0.691352  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n694]
#set_resistance 0.100993  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n694]
#set_load 0.496414  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n695]
#set_resistance 0.0713918  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n695]
#set_load 0.239742  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n696]
#set_resistance 0.0368532  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n696]
#set_load 0.158875  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n697]
#set_resistance 0.0237945  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n697]
#set_load 0.103189  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n698]
#set_resistance 0.0148299  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n698]
#set_load 0.674962  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n699]
#set_resistance 0.0979993  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n699]
#set_load 0.391675  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n700]
#set_resistance 0.0563437  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n700]
#set_load 0.743074  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n701]
#set_resistance 0.0761861  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n701]
#set_load 0.068092  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n702]
#set_resistance 0.0104327  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n702]
#set_load 0.223357  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n703]
#set_resistance 0.0325409  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n703]
#set_load 0.0819814  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n704]
#set_resistance 0.012298  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n704]
#set_load 0.773162  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n705]
#set_resistance 0.112071  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n705]
#set_load 0.0567077  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n707]
#set_resistance 0.00822868  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n707]
#set_load 0.14918  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n709]
#set_resistance 0.022061  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n709]
#set_load 0.112139  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n710]
#set_resistance 0.0163556  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n710]
#set_load 0.108247  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n711]
#set_resistance 0.0158842  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n711]
#set_load 0.210382  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n712]
#set_resistance 0.0307351  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n712]
#set_load 0.238578  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n713]
#set_resistance 0.0354877  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n713]
#set_load 1.6291  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n714]
#set_resistance 0.19469  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n714]
#set_load 2.48223  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n716]
#set_resistance 0.216458  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n716]
#set_load 1.84497  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n717]
#set_resistance 0.164402  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n717]
#set_load 0.193977  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n718]
#set_resistance 0.0284259  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n718]
#set_load 1.36644  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n719]
#set_resistance 0.142354  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n719]
#set_load 0.100878  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n720]
#set_resistance 0.0148354  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n720]
#set_load 0.220688  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n721]
#set_resistance 0.0319124  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n721]
#set_load 0.203131  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n722]
#set_resistance 0.0306784  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n722]
#set_load 0.438837  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n723]
#set_resistance 0.064102  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n723]
#set_load 0.207578  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n724]
#set_resistance 0.0320607  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n724]
#set_load 0.215222  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n725]
#set_resistance 0.0324185  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n725]
#set_load 0.0818955  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n726]
#set_resistance 0.0118174  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n726]
#set_load 0.234648  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n727]
#set_resistance 0.0362058  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n727]
#set_load 0.395943  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n728]
#set_resistance 0.05952  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n728]
#set_load 0.415261  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n729]
#set_resistance 0.0605649  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n729]
#set_load 0.140666  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n730]
#set_resistance 0.0203617  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n730]
#set_load 0.0977342  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n731]
#set_resistance 0.0150525  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n731]
#set_load 0.199461  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n732]
#set_resistance 0.0288258  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n732]
#set_load 0.150459  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n733]
#set_resistance 0.0222798  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n733]
#set_load 0.190784  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n734]
#set_resistance 0.0282794  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n734]
#set_load 0.462785  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n735]
#set_resistance 0.066233  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n735]
#set_load 0.570466  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n736]
#set_resistance 0.0848427  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n736]
#set_load 0.153562  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n737]
#set_resistance 0.0236962  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n737]
#set_load 0.280562  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n738]
#set_resistance 0.0409964  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n738]
#set_load 0.141027  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n739]
#set_resistance 0.0207984  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n739]
#set_load 0.386969  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n740]
#set_resistance 0.0569712  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n740]
#set_load 0.640479  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n741]
#set_resistance 0.0939642  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n741]
#set_load 0.0456313  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n742]
#set_resistance 0.00681899  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n742]
#set_load 0.164268  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n743]
#set_resistance 0.0242686  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n743]
#set_load 0.322545  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n744]
#set_resistance 0.0461477  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n744]
#set_load 0.156911  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n745]
#set_resistance 0.0237129  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n745]
#set_load 0.279371  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n746]
#set_resistance 0.0422504  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n746]
#set_load 0.371862  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n747]
#set_resistance 0.0541474  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n747]
#set_load 0.519528  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n748]
#set_resistance 0.0775248  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n748]
#set_load 0.155677  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n749]
#set_resistance 0.0240178  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n749]
#set_load 0.291654  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n750]
#set_resistance 0.0427944  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n750]
#set_load 0.142814  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n751]
#set_resistance 0.021694  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n751]
#set_load 0.148684  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n752]
#set_resistance 0.022962  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n752]
#set_load 0.273612  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n753]
#set_resistance 0.0404151  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n753]
#set_load 0.0984985  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n754]
#set_resistance 0.0148966  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n754]
#set_load 0.454852  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n755]
#set_resistance 0.0687234  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n755]
#set_load 0.314427  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n756]
#set_resistance 0.0453719  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n756]
#set_load 0.179446  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n757]
#set_resistance 0.0266793  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n757]
#set_load 0.433578  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n758]
#set_resistance 0.0644905  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n758]
#set_load 0.553109  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n759]
#set_resistance 0.0807423  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n759]
#set_load 0.0749188  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n760]
#set_resistance 0.0115629  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n760]
#set_load 0.237569  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n761]
#set_resistance 0.0363653  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n761]
#set_load 0.226438  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n762]
#set_resistance 0.0326568  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n762]
#set_load 0.299674  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n763]
#set_resistance 0.0447784  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n763]
#set_load 0.221195  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n764]
#set_resistance 0.0340006  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n764]
#set_load 0.271881  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n765]
#set_resistance 0.0403699  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n765]
#set_load 2.15128  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n766]
#set_resistance 0.1791  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n766]
#set_load 1.36277  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n768]
#set_resistance 0.140638  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n768]
#set_load 1.41933  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n769]
#set_resistance 0.14672  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n769]
#set_load 2.05807  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n770]
#set_resistance 0.169753  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n770]
#set_load 0.209752  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n771]
#set_resistance 0.0316488  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n771]
#set_load 1.94975  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n772]
#set_resistance 0.161332  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n772]
#set_load 0.386528  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n773]
#set_resistance 0.0590678  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n773]
#set_load 0.341612  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n774]
#set_resistance 0.0504844  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n774]
#set_load 0.086438  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n775]
#set_resistance 0.0125154  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n775]
#set_load 0.236199  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n776]
#set_resistance 0.036196  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n776]
#set_load 0.59757  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n777]
#set_resistance 0.0832414  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n777]
#set_load 0.114663  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n778]
#set_resistance 0.0166331  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n778]
#set_load 0.207159  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n779]
#set_resistance 0.0311742  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n779]
#set_load 0.0608593  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n780]
#set_resistance 0.00904469  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n780]
#set_load 0.208217  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n781]
#set_resistance 0.0309868  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n781]
#set_load 1.63839  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n782]
#set_resistance 0.195986  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n782]
#set_load 2.64625  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n785]
#set_resistance 0.224184  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n785]
#set_load 0.59412  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n786]
#set_resistance 0.087751  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n786]
#set_load 2.84129  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n788]
#set_resistance 0.241426  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n788]
#set_load 0.454328  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n789]
#set_resistance 0.0669558  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n789]
#set_load 0.217037  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n792]
#set_resistance 0.031693  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n792]
#set_load 0.224282  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n793]
#set_resistance 0.0323784  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n793]
#set_load 0.15712  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n795]
#set_resistance 0.0235829  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n795]
#set_load 0.179595  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n796]
#set_resistance 0.0267282  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n796]
#set_load 0.0727559  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n797]
#set_resistance 0.0109024  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n797]
#set_load 0.121699  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n798]
#set_resistance 0.0180648  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n798]
#set_load 0.112333  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n799]
#set_resistance 0.0170701  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n799]
#set_load 0.236396  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n800]
#set_resistance 0.0358196  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n800]
#set_load 0.158919  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n802]
#set_resistance 0.0243922  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n802]
#set_load 0.222126  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n803]
#set_resistance 0.0338381  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n803]
#set_load 1.06604  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n804]
#set_resistance 0.154116  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n804]
#set_load 0.282345  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n805]
#set_resistance 0.0375798  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n805]
#set_load 0.593779  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n806]
#set_resistance 0.0909383  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n806]
#set_load 0.136872  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n807]
#set_resistance 0.0202413  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n807]
#set_load 0.0852091  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n808]
#set_resistance 0.0122533  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n808]
#set_load 0.722755  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n809]
#set_resistance 0.0914951  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n809]
#set_load 0.0931335  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n810]
#set_resistance 0.013991  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n810]
#set_load 0.496071  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n811]
#set_resistance 0.0724527  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n811]
#set_load 0.301727  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n812]
#set_resistance 0.0442373  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n812]
#set_load 0.186687  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n813]
#set_resistance 0.0280303  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n813]
#set_load 2.24766  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n814]
#set_resistance 0.188499  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n814]
#set_load 0.0778271  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n815]
#set_resistance 0.0114512  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n815]
#set_load 0.263605  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n816]
#set_resistance 0.0389104  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n816]
#set_load 0.768808  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n817]
#set_resistance 0.0970026  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n817]
#set_load 0.190531  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n818]
#set_resistance 0.0281383  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n818]
#set_load 0.33918  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n819]
#set_resistance 0.0490233  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n819]
#set_load 0.145164  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n820]
#set_resistance 0.0211954  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n820]
#set_load 0.232226  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n821]
#set_resistance 0.0322107  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n821]
#set_load 0.177277  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n822]
#set_resistance 0.0257476  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n822]
#set_load 0.562453  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n823]
#set_resistance 0.0833703  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n823]
#set_load 0.319839  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n824]
#set_resistance 0.0479969  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n824]
#set_load 0.143934  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n825]
#set_resistance 0.0207052  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n825]
#set_load 0.216942  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n826]
#set_resistance 0.0330061  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n826]
#set_load 0.247618  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n827]
#set_resistance 0.037722  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n827]
#set_load 0.244315  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n828]
#set_resistance 0.0368362  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n828]
#set_load 0.229077  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n829]
#set_resistance 0.0349433  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n829]
#set_load 2.93949  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n830]
#set_resistance 0.349726  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n830]
#set_load 0.123366  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n833]
#set_resistance 0.0187388  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n833]
#set_load 0.240499  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n834]
#set_resistance 0.037061  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n834]
#set_load 0.173304  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n835]
#set_resistance 0.0262625  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n835]
#set_load 0.412989  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n836]
#set_resistance 0.0567194  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n836]
#set_load 0.25728  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n837]
#set_resistance 0.0379147  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n837]
#set_load 0.162763  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n838]
#set_resistance 0.025061  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n838]
#set_load 0.089  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n839]
#set_resistance 0.0135509  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n839]
#set_load 0.0526994  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n840]
#set_resistance 0.00814577  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n840]
#set_load 0.4408  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n841]
#set_resistance 0.0661991  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n841]
#set_load 0.264831  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n842]
#set_resistance 0.0392588  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n842]
#set_load 0.505965  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n843]
#set_resistance 0.0746357  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n843]
#set_load 0.292854  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n844]
#set_resistance 0.0378181  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n844]
#set_load 0.546605  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n845]
#set_resistance 0.0821445  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n845]
#set_load 0.548588  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n846]
#set_resistance 0.066234  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n846]
#set_load 0.279964  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n847]
#set_resistance 0.0386944  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n847]
#set_load 0.156056  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n848]
#set_resistance 0.0228644  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n848]
#set_load 0.353748  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n849]
#set_resistance 0.0533338  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n849]
#set_load 0.312032  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n850]
#set_resistance 0.0473869  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n850]
#set_load 0.155145  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n851]
#set_resistance 0.0238958  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n851]
#set_load 0.238445  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n852]
#set_resistance 0.0354387  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n852]
#set_load 0.10302  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n853]
#set_resistance 0.014744  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n853]
#set_load 0.161441  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n854]
#set_resistance 0.0242198  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n854]
#set_load 0.133462  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n856]
#set_resistance 0.0203234  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n856]
#set_load 0.0866013  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n857]
#set_resistance 0.0132423  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n857]
#set_load 0.387285  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n858]
#set_resistance 0.0571985  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n858]
#set_load 0.37499  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n861]
#set_resistance 0.0490015  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n861]
#set_load 0.505234  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n863]
#set_resistance 0.0687386  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n863]
#set_load 0.702478  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n864]
#set_resistance 0.0908282  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n864]
#set_load 1.75276  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n865]
#set_resistance 0.266245  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n865]
#set_load 0.136285  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n866]
#set_resistance 0.0204276  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n866]
#set_load 0.0709758  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n867]
#set_resistance 0.0102471  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n867]
#set_load 0.094218  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n868]
#set_resistance 0.0140131  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n868]
#set_load 1.01523  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n869]
#set_resistance 0.128383  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n869]
#set_load 0.161675  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n870]
#set_resistance 0.0235351  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n870]
#set_load 0.158849  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n871]
#set_resistance 0.0232953  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n871]
#set_load 0.146182  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n872]
#set_resistance 0.0215381  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n872]
#set_load 0.092582  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n873]
#set_resistance 0.0141156  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n873]
#set_load 0.254304  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n874]
#set_resistance 0.037891  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n874]
#set_load 0.341235  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n875]
#set_resistance 0.052057  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n875]
#set_load 0.40632  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n876]
#set_resistance 0.0614922  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n876]
#set_load 0.108377  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n877]
#set_resistance 0.0163892  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n877]
#set_load 1.12607  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n878]
#set_resistance 0.16206  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n878]
#set_load 0.60148  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n879]
#set_resistance 0.0778717  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n879]
#set_load 0.313129  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n880]
#set_resistance 0.0459174  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n880]
#set_load 0.36057  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n881]
#set_resistance 0.0531512  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n881]
#set_load 0.333885  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n882]
#set_resistance 0.0490298  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n882]
#set_load 0.106662  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n883]
#set_resistance 0.0155798  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n883]
#set_load 0.185574  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n884]
#set_resistance 0.0282117  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n884]
#set_load 0.533099  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n885]
#set_resistance 0.0688664  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n885]
#set_load 0.116973  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n886]
#set_resistance 0.0168064  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n886]
#set_load 0.272113  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n887]
#set_resistance 0.0392292  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n887]
#set_load 0.186953  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n888]
#set_resistance 0.0280975  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n888]
#set_load 0.117074  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n889]
#set_resistance 0.0169725  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n889]
#set_load 0.114056  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n890]
#set_resistance 0.0163819  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n890]
#set_load 0.0880709  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n891]
#set_resistance 0.0130724  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n891]
#set_load 0.0559464  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n892]
#set_resistance 0.00864344  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n892]
#set_load 0.157786  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n893]
#set_resistance 0.0230328  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n893]
#set_load 0.0759261  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n894]
#set_resistance 0.0115666  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n894]
#set_load 2.59079  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n895]
#set_resistance 0.336788  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n895]
#set_load 1.8066  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n896]
#set_resistance 0.278166  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n896]
#set_load 0.192496  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n897]
#set_resistance 0.0282568  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n897]
#set_load 0.110034  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n898]
#set_resistance 0.0166626  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n898]
#set_load 0.153201  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n899]
#set_resistance 0.0219282  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n899]
#set_load 0.125587  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n900]
#set_resistance 0.018413  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n900]
#set_load 0.104685  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n901]
#set_resistance 0.0160159  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n901]
#set_load 0.139812  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n902]
#set_resistance 0.0214053  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n902]
#set_load 0.0517681  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n903]
#set_resistance 0.00773505  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n903]
#set_load 0.0493377  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n904]
#set_resistance 0.0075436  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n904]
#set_load 0.115798  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n905]
#set_resistance 0.0174995  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n905]
#set_load 0.0764766  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n906]
#set_resistance 0.0116762  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n906]
#set_load 0.235533  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n907]
#set_resistance 0.0324315  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n907]
#set_load 0.227242  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n908]
#set_resistance 0.0341834  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n908]
#set_load 1.61008  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n909]
#set_resistance 0.242171  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n909]
#set_load 0.106526  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n910]
#set_resistance 0.0157588  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n910]
#set_load 0.763567  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n911]
#set_resistance 0.11708  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n911]
#set_load 0.162878  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n912]
#set_resistance 0.0240746  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n912]
#set_load 0.346985  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n913]
#set_resistance 0.0499046  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n913]
#set_load 0.0915114  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n914]
#set_resistance 0.014001  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n914]
#set_load 8.12496  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n915]
#set_resistance 0.709121  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n915]
#set_load 1.20374  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n917]
#set_resistance 0.160787  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n917]
#set_load 1.51247  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n918]
#set_resistance 0.222712  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n918]
#set_load 0.61797  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n920]
#set_resistance 0.0811474  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n920]
#set_load 0.379962  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n921]
#set_resistance 0.0566674  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n921]
#set_load 1.09333  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n922]
#set_resistance 0.167506  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n922]
#set_load 0.264472  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n923]
#set_resistance 0.0392597  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n923]
#set_load 1.39811  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n924]
#set_resistance 0.198628  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n924]
#set_load 0.0919479  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n925]
#set_resistance 0.0135008  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n925]
#set_load 1.56065  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n926]
#set_resistance 0.221538  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n926]
#set_load 2.3751  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n927]
#set_resistance 0.351963  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n927]
#set_load 0.788646  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n928]
#set_resistance 0.112878  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n928]
#set_load 0.373753  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n929]
#set_resistance 0.0544942  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n929]
#set_load 1.00151  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n930]
#set_resistance 0.153709  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n930]
#set_load 1.57291  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n931]
#set_resistance 0.234907  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n931]
#set_load 1.59172  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n932]
#set_resistance 0.232169  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n932]
#set_load 1.87127  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n934]
#set_resistance 0.22951  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n934]
#set_load 1.5345  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n935]
#set_resistance 0.225963  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n935]
#set_load 0.992349  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n936]
#set_resistance 0.145645  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n936]
#set_load 0.107903  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n937]
#set_resistance 0.0157987  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n937]
#set_load 2.06604  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n938]
#set_resistance 0.307755  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n938]
#set_load 6.46933  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n939]
#set_resistance 0.53643  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n939]
#set_load 0.684831  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n940]
#set_resistance 0.105532  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n940]
#set_load 1.14621  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n941]
#set_resistance 0.168921  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n941]
#set_load 0.110488  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n942]
#set_resistance 0.0164705  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n942]
#set_load 0.548217  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n943]
#set_resistance 0.0789789  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n943]
#set_load 0.877657  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n944]
#set_resistance 0.111817  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n944]
#set_load 1.93398  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n946]
#set_resistance 0.274184  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n946]
#set_load 1.932  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n947]
#set_resistance 0.264555  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n947]
#set_load 5.901  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n949]
#set_resistance 0.483253  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n949]
#set_load 2.89722  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n950]
#set_resistance 0.361415  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n950]
#set_load 2.29925  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n951]
#set_resistance 0.308937  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n951]
#set_load 0.314414  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n952]
#set_resistance 0.0464629  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n952]
#set_load 0.802589  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n953]
#set_resistance 0.117209  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n953]
#set_load 0.205288  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n954]
#set_resistance 0.0298042  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n954]
#set_load 0.202937  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n955]
#set_resistance 0.0307097  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n955]
#set_load 0.0608777  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n956]
#set_resistance 0.00890289  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n956]
#set_load 0.156216  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n957]
#set_resistance 0.023733  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n957]
#set_load 0.534983  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n958]
#set_resistance 0.0686344  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n958]
#set_load 0.276894  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n959]
#set_resistance 0.0404813  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n959]
#set_load 0.867797  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n960]
#set_resistance 0.117316  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n960]
#set_load 0.398251  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n961]
#set_resistance 0.0592433  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n961]
#set_load 0.56248  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n962]
#set_resistance 0.0774017  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n962]
#set_load 1.4764  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n963]
#set_resistance 0.211876  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n963]
#set_load 0.391919  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n964]
#set_resistance 0.0561705  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n964]
#set_load 0.711734  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n965]
#set_resistance 0.0887259  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n965]
#set_load 1.67979  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n966]
#set_resistance 0.242992  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n966]
#set_load 0.118837  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n967]
#set_resistance 0.0181209  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n967]
#set_load 0.72366  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n968]
#set_resistance 0.104879  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n968]
#set_load 1.67906  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n970]
#set_resistance 0.216216  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n970]
#set_load 0.0264684  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n971]
#set_resistance 0.00402946  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n971]
#set_load 7.70857  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n973]
#set_resistance 0.631932  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n973]
#set_load 0.156803  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n974]
#set_resistance 0.023103  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n974]
#set_load 0.817343  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n975]
#set_resistance 0.114173  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n975]
#set_load 1.03841  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n976]
#set_resistance 0.144707  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n976]
#set_load 1.29674  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n977]
#set_resistance 0.177458  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n977]
#set_load 0.112125  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n978]
#set_resistance 0.0160783  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n978]
#set_load 0.183494  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n981]
#set_resistance 0.0269963  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n981]
#set_load 0.673651  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n982]
#set_resistance 0.103907  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n982]
#set_load 0.403017  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n984]
#set_resistance 0.0578082  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n984]
#set_load 0.0897494  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n985]
#set_resistance 0.0135923  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n985]
#set_load 0.174909  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n986]
#set_resistance 0.0258703  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n986]
#set_load 0.313422  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n987]
#set_resistance 0.0482403  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n987]
#set_load 0.281943  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n988]
#set_resistance 0.0431133  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n988]
#set_load 0.597476  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n989]
#set_resistance 0.0886675  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n989]
#set_load 0.381193  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n990]
#set_resistance 0.0561344  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n990]
#set_load 0.507165  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n991]
#set_resistance 0.0782877  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n991]
#set_load 0.3246  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n992]
#set_resistance 0.0490827  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n992]
#set_load 0.751436  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n993]
#set_resistance 0.109472  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n993]
#set_load 0.0444134  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n994]
#set_resistance 0.00677874  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n994]
#set_load 0.788033  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n995]
#set_resistance 0.112867  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n995]
#set_load 0.526524  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n996]
#set_resistance 0.0801461  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n996]
#set_load 0.222469  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n997]
#set_resistance 0.0325492  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n997]
#set_load 0.243897  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n998]
#set_resistance 0.0364057  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n998]
#set_load 0.213049  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n999]
#set_resistance 0.03206  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n999]
#set_load 0.595798  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1001]
#set_resistance 0.0858487  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1001]
#set_load 0.854874  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1002]
#set_resistance 0.13179  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1002]
#set_load 0.231269  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1003]
#set_resistance 0.0333911  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1003]
#set_load 0.323427  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1004]
#set_resistance 0.04805  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1004]
#set_load 0.0705571  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1005]
#set_resistance 0.0106364  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1005]
#set_load 0.405041  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1006]
#set_resistance 0.0554118  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1006]
#set_load 0.231066  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1007]
#set_resistance 0.0335025  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1007]
#set_load 0.159998  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1008]
#set_resistance 0.0239274  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1008]
#set_load 0.046818  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1009]
#set_resistance 0.00685931  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1009]
#set_load 0.935543  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1010]
#set_resistance 0.117503  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1010]
#set_load 0.399022  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1011]
#set_resistance 0.0576513  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1011]
#set_load 0.377941  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1012]
#set_resistance 0.0548664  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1012]
#set_load 0.276557  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1013]
#set_resistance 0.0403958  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1013]
#set_load 0.13811  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1014]
#set_resistance 0.0198316  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1014]
#set_load 0.0582793  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1015]
#set_resistance 0.00837903  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1015]
#set_load 0.292073  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1016]
#set_resistance 0.0428303  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1016]
#set_load 0.149569  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1017]
#set_resistance 0.0218505  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1017]
#set_load 0.483697  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1018]
#set_resistance 0.0622318  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1018]
#set_load 0.267633  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1019]
#set_resistance 0.0392768  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1019]
#set_load 0.190247  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1020]
#set_resistance 0.0277938  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1020]
#set_load 0.157317  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1021]
#set_resistance 0.0232373  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1021]
#set_load 0.0829305  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1022]
#set_resistance 0.012684  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1022]
#set_load 0.245877  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1023]
#set_resistance 0.0321954  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1023]
#set_load 0.244601  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1024]
#set_resistance 0.0355781  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1024]
#set_load 0.155818  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1025]
#set_resistance 0.0225506  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1025]
#set_load 0.381538  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1026]
#set_resistance 0.0520305  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1026]
#set_load 0.224805  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1027]
#set_resistance 0.0325867  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1027]
#set_load 2.98327  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1028]
#set_resistance 0.272647  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1028]
#set_load 0.0904375  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1030]
#set_resistance 0.0131839  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1030]
#set_load 0.172685  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1031]
#set_resistance 0.0250189  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1031]
#set_load 0.391878  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1033]
#set_resistance 0.0531418  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1033]
#set_load 2.29955  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1034]
#set_resistance 0.260416  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1034]
#set_load 0.169261  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1036]
#set_resistance 0.024343  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1036]
#set_load 0.233668  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1037]
#set_resistance 0.035259  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1037]
#set_load 0.318214  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1038]
#set_resistance 0.0446504  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1038]
#set_load 0.237434  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1039]
#set_resistance 0.0357678  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1039]
#set_load 0.290496  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1040]
#set_resistance 0.0416569  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1040]
#set_load 1.7779  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1041]
#set_resistance 0.266407  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1041]
#set_load 0.354019  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1042]
#set_resistance 0.0510281  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1042]
#set_load 0.241715  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1043]
#set_resistance 0.0371382  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1043]
#set_load 0.351532  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1044]
#set_resistance 0.0514408  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1044]
#set_load 0.185641  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1045]
#set_resistance 0.0267262  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1045]
#set_load 0.56592  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1046]
#set_resistance 0.0684683  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1046]
#set_load 0.468181  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1047]
#set_resistance 0.0674837  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1047]
#set_load 2.81516  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1048]
#set_resistance 0.258989  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1048]
#set_load 0.475227  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1050]
#set_resistance 0.065162  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1050]
#set_load 3.69967  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1051]
#set_resistance 0.434459  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1051]
#set_load 0.423799  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1052]
#set_resistance 0.0642056  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1052]
#set_load 0.183556  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1053]
#set_resistance 0.0275755  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1053]
#set_load 2.19693  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1054]
#set_resistance 0.237585  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1054]
#set_load 1.27941  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1055]
#set_resistance 0.170217  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1055]
#set_load 0.273224  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1056]
#set_resistance 0.0397627  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1056]
#set_load 0.230354  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1057]
#set_resistance 0.0349711  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1057]
#set_load 0.191763  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1058]
#set_resistance 0.0280552  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1058]
#set_load 0.462244  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1059]
#set_resistance 0.0696057  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1059]
#set_load 0.296309  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1061]
#set_resistance 0.042771  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1061]
#set_load 0.156596  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1062]
#set_resistance 0.0227891  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1062]
#set_load 0.192915  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1063]
#set_resistance 0.0290448  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1063]
#set_load 0.344478  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1065]
#set_resistance 0.0501078  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1065]
#set_load 0.431798  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1066]
#set_resistance 0.0651111  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1066]
#set_load 0.117361  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1067]
#set_resistance 0.0168732  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1067]
#set_load 0.366246  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1069]
#set_resistance 0.0565152  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1069]
#set_load 0.533844  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1070]
#set_resistance 0.0800978  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1070]
#set_load 1.1658  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1071]
#set_resistance 0.138442  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1071]
#set_load 5.17782  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1072]
#set_resistance 0.447063  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1072]
#set_load 0.152768  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1073]
#set_resistance 0.0218922  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1073]
#set_load 0.0444702  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1074]
#set_resistance 0.00653207  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1074]
#set_load 0.777425  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1075]
#set_resistance 0.0925736  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1075]
#set_load 0.345324  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1076]
#set_resistance 0.0532059  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1076]
#set_load 0.146481  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1079]
#set_resistance 0.0224865  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1079]
#set_load 0.149135  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1080]
#set_resistance 0.0223939  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1080]
#set_load 0.159016  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1081]
#set_resistance 0.0245522  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1081]
#set_load 0.396399  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1082]
#set_resistance 0.0611275  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1082]
#set_load 2.25397  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1083]
#set_resistance 0.214329  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1083]
#set_load 0.0553622  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1084]
#set_resistance 0.00837364  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1084]
#set_load 0.686314  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1086]
#set_resistance 0.104438  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1086]
#set_load 0.122517  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1087]
#set_resistance 0.0188086  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1087]
#set_load 0.461464  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1088]
#set_resistance 0.0700081  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1088]
#set_load 0.586678  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1089]
#set_resistance 0.0898519  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1089]
#set_load 0.345404  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1090]
#set_resistance 0.0505863  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1090]
#set_load 0.210324  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1092]
#set_resistance 0.0320357  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1092]
#set_load 0.21012  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1093]
#set_resistance 0.0319807  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1093]
#set_load 0.167593  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1099]
#set_resistance 0.025672  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1099]
#set_load 0.420528  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1100]
#set_resistance 0.0643305  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1100]
#set_load 0.472732  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1101]
#set_resistance 0.0708812  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1101]
#set_load 0.354112  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1102]
#set_resistance 0.0530125  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1102]
#set_load 0.302368  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1103]
#set_resistance 0.0461402  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1103]
#set_load 0.312297  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1104]
#set_resistance 0.0481197  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1104]
#set_load 1.27267  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1108]
#set_resistance 0.124832  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1108]
#set_load 0.286463  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1109]
#set_resistance 0.0439285  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1109]
#set_load 2.44075  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1113]
#set_resistance 0.246747  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1113]
#set_load 0.204519  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1115]
#set_resistance 0.0310572  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1115]
#set_load 1.80702  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1116]
#set_resistance 0.186312  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1116]
#set_load 0.158605  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1118]
#set_resistance 0.0243745  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1118]
#set_load 0.403173  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1119]
#set_resistance 0.0614812  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1119]
#set_load 0.381578  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1120]
#set_resistance 0.0580072  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1120]
#set_load 0.372077  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1121]
#set_resistance 0.0515336  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1121]
#set_load 0.280203  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1122]
#set_resistance 0.0410836  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1122]
#set_load 0.238617  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1123]
#set_resistance 0.0362395  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1123]
#set_load 0.19514  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1124]
#set_resistance 0.0285033  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1124]
#set_load 0.519757  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1125]
#set_resistance 0.0767045  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1125]
#set_load 1.27022  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1126]
#set_resistance 0.169332  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1126]
#set_load 0.680799  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1127]
#set_resistance 0.0828576  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1127]
#set_load 0.759355  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1128]
#set_resistance 0.111105  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1128]
#set_load 4.04074  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1129]
#set_resistance 0.607426  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1129]
#set_load 0.1021  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1130]
#set_resistance 0.0149989  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1130]
#set_load 0.549225  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1132]
#set_resistance 0.0748607  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1132]
#set_load 1.9802  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1133]
#set_resistance 0.24797  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1133]
#set_load 0.110063  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1134]
#set_resistance 0.0157689  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1134]
#set_load 0.156782  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1135]
#set_resistance 0.0226408  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1135]
#set_load 0.656033  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1136]
#set_resistance 0.0958132  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1136]
#set_load 1.52654  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1137]
#set_resistance 0.234222  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1137]
#set_load 1.16173  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1139]
#set_resistance 0.169993  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1139]
#set_load 0.141611  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1140]
#set_resistance 0.0217709  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1140]
#set_load 0.137714  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1141]
#set_resistance 0.0202455  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1141]
#set_load 0.154708  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1143]
#set_resistance 0.0229785  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1143]
#set_load 0.553569  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1144]
#set_resistance 0.0826272  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1144]
#set_load 0.600154  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1145]
#set_resistance 0.087675  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1145]
#set_load 0.267733  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1146]
#set_resistance 0.0413598  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1146]
#set_load 0.233889  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1147]
#set_resistance 0.0336252  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1147]
#set_load 0.192293  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1148]
#set_resistance 0.0281279  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1148]
#set_load 0.798404  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1149]
#set_resistance 0.114636  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1149]
#set_load 0.147561  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1150]
#set_resistance 0.0224716  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1150]
#set_load 0.196155  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1151]
#set_resistance 0.0291726  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1151]
#set_load 0.359839  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1154]
#set_resistance 0.0526413  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1154]
#set_load 0.270318  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1155]
#set_resistance 0.0397758  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1155]
#set_load 0.448597  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1156]
#set_resistance 0.065897  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1156]
#set_load 0.210976  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1157]
#set_resistance 0.0308323  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1157]
#set_load 0.0838307  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1158]
#set_resistance 0.0129222  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1158]
#set_load 0.138551  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1159]
#set_resistance 0.0205147  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1159]
#set_load 0.0744399  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1160]
#set_resistance 0.0110956  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1160]
#set_load 0.358857  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1161]
#set_resistance 0.052089  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1161]
#set_load 0.20444  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1162]
#set_resistance 0.0297569  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1162]
#set_load 0.231584  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1164]
#set_resistance 0.0338649  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1164]
#set_load 0.210353  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1165]
#set_resistance 0.0310988  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1165]
#set_load 0.400668  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1166]
#set_resistance 0.0588493  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1166]
#set_load 0.306247  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1167]
#set_resistance 0.0449106  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1167]
#set_load 0.306264  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1168]
#set_resistance 0.0446148  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1168]
#set_load 0.205068  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1169]
#set_resistance 0.0308155  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1169]
#set_load 0.454961  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1170]
#set_resistance 0.0655367  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1170]
#set_load 0.384207  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1171]
#set_resistance 0.0560656  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1171]
#set_load 0.376031  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1172]
#set_resistance 0.0558571  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1172]
#set_load 0.512879  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1173]
#set_resistance 0.0752047  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1173]
#set_load 0.40143  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1174]
#set_resistance 0.0590077  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1174]
#set_load 0.373781  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1175]
#set_resistance 0.0545804  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1175]
#set_load 0.332526  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1176]
#set_resistance 0.0481455  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1176]
#set_load 0.394464  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1177]
#set_resistance 0.0569103  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1177]
#set_load 0.297202  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1178]
#set_resistance 0.0438166  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1178]
#set_load 0.271044  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1179]
#set_resistance 0.039281  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1179]
#set_load 0.431999  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1180]
#set_resistance 0.0632554  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1180]
#set_load 0.33097  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1181]
#set_resistance 0.049086  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1181]
#set_load 0.388478  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1182]
#set_resistance 0.0571649  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1182]
#set_load 0.456482  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1183]
#set_resistance 0.0674006  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1183]
#set_load 0.32028  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1184]
#set_resistance 0.0464181  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1184]
#set_load 0.222434  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1185]
#set_resistance 0.0325369  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1185]
#set_load 0.219476  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1186]
#set_resistance 0.0327473  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1186]
#set_load 0.16585  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1187]
#set_resistance 0.0252016  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1187]
#set_load 0.399017  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1188]
#set_resistance 0.0611151  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1188]
#set_load 0.118953  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1189]
#set_resistance 0.0175474  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1189]
#set_load 0.148779  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1190]
#set_resistance 0.0221359  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1190]
#set_load 0.248368  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1191]
#set_resistance 0.0371162  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1191]
#set_load 1.55875  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1192]
#set_resistance 0.239212  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1192]
#set_load 0.196843  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1193]
#set_resistance 0.0298243  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1193]
#set_load 0.0692123  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1194]
#set_resistance 0.0101897  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1194]
#set_load 1.36428  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1195]
#set_resistance 0.199595  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1195]
#set_load 0.295818  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1196]
#set_resistance 0.0452313  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1196]
#set_load 0.572682  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1197]
#set_resistance 0.0833952  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1197]
#set_load 0.740641  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1198]
#set_resistance 0.106952  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1198]
#set_load 1.47901  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1199]
#set_resistance 0.225892  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1199]
#set_load 0.286076  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1200]
#set_resistance 0.0438986  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1200]
#set_load 0.393124  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1201]
#set_resistance 0.0569258  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1201]
#set_load 0.591428  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1202]
#set_resistance 0.0864816  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1202]
#set_load 0.936278  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1203]
#set_resistance 0.134721  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1203]
#set_load 0.36003  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1204]
#set_resistance 0.0521478  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1204]
#set_load 0.137015  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1205]
#set_resistance 0.0202471  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1205]
#set_load 0.362644  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1206]
#set_resistance 0.0531894  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1206]
#set_load 0.394838  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1207]
#set_resistance 0.0572853  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1207]
#set_load 0.536952  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1208]
#set_resistance 0.0790118  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1208]
#set_load 0.20705  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1209]
#set_resistance 0.0296521  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1209]
#set_load 0.355523  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1210]
#set_resistance 0.0523188  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1210]
#set_load 0.228492  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1211]
#set_resistance 0.0339154  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1211]
#set_load 0.0761933  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1212]
#set_resistance 0.0117016  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1212]
#set_load 0.0858289  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1213]
#set_resistance 0.0127757  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1213]
#set_load 0.245808  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1214]
#set_resistance 0.035526  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1214]
#set_load 0.46289  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1217]
#set_resistance 0.0699801  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1217]
#set_load 0.0832289  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1218]
#set_resistance 0.0119437  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1218]
#set_load 3.71278  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1219]
#set_resistance 0.573161  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1219]
#set_load 0.068775  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1220]
#set_resistance 0.0104927  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1220]
#set_load 0.319633  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1221]
#set_resistance 0.0460313  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1221]
#set_load 0.086554  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1222]
#set_resistance 0.0125275  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1222]
#set_load 0.646257  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1223]
#set_resistance 0.098838  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1223]
#set_load 0.487089  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1224]
#set_resistance 0.0706991  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1224]
#set_load 0.14117  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1226]
#set_resistance 0.0213158  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1226]
#set_load 0.675486  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1227]
#set_resistance 0.103249  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1227]
#set_load 3.47571  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1228]
#set_resistance 0.536086  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1228]
#set_load 0.638052  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1229]
#set_resistance 0.091289  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1229]
#set_load 0.253793  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1230]
#set_resistance 0.038866  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1230]
#set_load 1.57859  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1231]
#set_resistance 0.236601  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1231]
#set_load 0.06308  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1232]
#set_resistance 0.00926745  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1232]
#set_load 1.39813  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1233]
#set_resistance 0.163211  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1233]
#set_load 0.557055  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1235]
#set_resistance 0.0850719  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1235]
#set_load 0.503622  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1236]
#set_resistance 0.0733223  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1236]
#set_load 0.584181  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1237]
#set_resistance 0.0850135  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1237]
#set_load 0.299677  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1238]
#set_resistance 0.0445935  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1238]
#set_load 0.327526  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1239]
#set_resistance 0.0484471  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1239]
#set_load 0.388108  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1240]
#set_resistance 0.0565679  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1240]
#set_load 0.15392  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1242]
#set_resistance 0.0223394  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1242]
#set_load 0.368563  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1243]
#set_resistance 0.0528548  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1243]
#set_load 0.288621  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1244]
#set_resistance 0.0416244  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1244]
#set_load 0.476226  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1245]
#set_resistance 0.0701148  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1245]
#set_load 0.622291  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1246]
#set_resistance 0.0920291  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1246]
#set_load 0.169575  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1247]
#set_resistance 0.0261173  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1247]
#set_load 0.233249  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1248]
#set_resistance 0.0345759  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1248]
#set_load 0.763702  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1251]
#set_resistance 0.102174  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1251]
#set_load 0.644677  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1252]
#set_resistance 0.0808149  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1252]
#set_load 0.0694955  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1253]
#set_resistance 0.0104232  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1253]
#set_load 0.808404  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1254]
#set_resistance 0.113786  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1254]
#set_load 0.960138  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1255]
#set_resistance 0.140507  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1255]
#set_load 0.228993  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1258]
#set_resistance 0.0330205  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1258]
#set_load 0.709824  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1259]
#set_resistance 0.106656  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1259]
#set_load 0.611012  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1260]
#set_resistance 0.087908  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1260]
#set_load 0.131723  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1261]
#set_resistance 0.0190764  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1261]
#set_load 2.05056  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1262]
#set_resistance 0.290378  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1262]
#set_load 1.14828  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1264]
#set_resistance 0.165107  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1264]
#set_load 0.162897  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1265]
#set_resistance 0.0239267  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1265]
#set_load 0.57862  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1267]
#set_resistance 0.0831469  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1267]
#set_load 0.0457563  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1268]
#set_resistance 0.00660297  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1268]
#set_load 1.66563  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1270]
#set_resistance 0.257041  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1270]
#set_load 0.774417  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1271]
#set_resistance 0.116918  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1271]
#set_load 0.412399  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1272]
#set_resistance 0.0596041  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1272]
#set_load 0.824773  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1273]
#set_resistance 0.12727  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1273]
#set_load 0.749494  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1274]
#set_resistance 0.108398  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1274]
#set_load 0.128275  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1275]
#set_resistance 0.0188565  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1275]
#set_load 0.0960118  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1276]
#set_resistance 0.0140026  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1276]
#set_load 0.807627  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1277]
#set_resistance 0.120118  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1277]
#set_load 1.14181  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1278]
#set_resistance 0.173862  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1278]
#set_load 0.0590325  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1279]
#set_resistance 0.00891961  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1279]
#set_load 0.205173  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1280]
#set_resistance 0.0297983  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1280]
#set_load 0.581906  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1281]
#set_resistance 0.084871  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1281]
#set_load 0.654864  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1282]
#set_resistance 0.093967  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1282]
#set_load 0.281844  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1283]
#set_resistance 0.0420596  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1283]
#set_load 1.00911  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1284]
#set_resistance 0.154461  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1284]
#set_load 0.882502  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1285]
#set_resistance 0.127866  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1285]
#set_load 0.0685087  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1286]
#set_resistance 0.0103393  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1286]
#set_load 0.0730865  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1287]
#set_resistance 0.0108461  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1287]
#set_load 0.0953287  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1288]
#set_resistance 0.0142446  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1288]
#set_load 0.274747  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1289]
#set_resistance 0.0410657  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1289]
#set_load 0.226883  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1290]
#set_resistance 0.03342  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1290]
#set_load 1.37922  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1291]
#set_resistance 0.212009  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1291]
#set_load 0.369489  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1292]
#set_resistance 0.0532162  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1292]
#set_load 0.474593  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1293]
#set_resistance 0.0695701  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1293]
#set_load 0.413384  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1294]
#set_resistance 0.0599962  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1294]
#set_load 0.404381  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1295]
#set_resistance 0.0588281  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1295]
#set_load 0.0902582  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1296]
#set_resistance 0.0132767  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1296]
#set_load 0.594376  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1297]
#set_resistance 0.0870169  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1297]
#set_load 0.535256  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1298]
#set_resistance 0.0776846  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1298]
#set_load 0.307105  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1299]
#set_resistance 0.0451983  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1299]
#set_load 0.355106  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1300]
#set_resistance 0.0518699  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1300]
#set_load 0.455647  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1301]
#set_resistance 0.0657569  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1301]
#set_load 0.371906  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1302]
#set_resistance 0.0546465  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1302]
#set_load 0.447638  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1303]
#set_resistance 0.065511  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1303]
#set_load 0.42917  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1304]
#set_resistance 0.0623993  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1304]
#set_load 0.243289  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1305]
#set_resistance 0.0371776  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1305]
#set_load 0.237897  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1306]
#set_resistance 0.0350332  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1306]
#set_load 0.280244  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1307]
#set_resistance 0.0420573  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1307]
#set_load 0.804814  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1308]
#set_resistance 0.115786  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1308]
#set_load 0.18805  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1309]
#set_resistance 0.0281072  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1309]
#set_load 0.246361  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1311]
#set_resistance 0.0364245  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1311]
#set_load 0.280107  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1312]
#set_resistance 0.0412194  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1312]
#set_load 0.258848  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1313]
#set_resistance 0.0385704  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1313]
#set_load 1.86271  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1314]
#set_resistance 0.282501  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1314]
#set_load 0.383173  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1315]
#set_resistance 0.0561544  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1315]
#set_load 0.458159  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1316]
#set_resistance 0.0667802  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1316]
#set_load 0.525426  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1317]
#set_resistance 0.0789653  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1317]
#set_load 0.202538  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1318]
#set_resistance 0.0294286  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1318]
#set_load 0.389304  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1319]
#set_resistance 0.0567808  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1319]
#set_load 0.208731  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1320]
#set_resistance 0.0314663  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1320]
#set_load 0.314689  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1321]
#set_resistance 0.0452295  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1321]
#set_load 0.306607  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1322]
#set_resistance 0.044577  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1322]
#set_load 0.395533  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1323]
#set_resistance 0.0590402  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1323]
#set_load 0.188791  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1324]
#set_resistance 0.0274829  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1324]
#set_load 0.269869  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1325]
#set_resistance 0.0416382  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1325]
#set_load 0.243623  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1326]
#set_resistance 0.037448  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1326]
#set_load 0.584759  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1327]
#set_resistance 0.073524  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1327]
#set_load 0.186731  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1329]
#set_resistance 0.0275433  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1329]
#set_load 0.847758  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1330]
#set_resistance 0.121317  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1330]
#set_load 0.160558  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1331]
#set_resistance 0.0238891  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1331]
#set_load 3.45535  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1332]
#set_resistance 0.531974  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1332]
#set_load 0.181503  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1333]
#set_resistance 0.0276852  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1333]
#set_load 0.105937  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1334]
#set_resistance 0.0161855  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1334]
#set_load 0.0909621  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1335]
#set_resistance 0.013312  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1335]
#set_load 0.114185  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1336]
#set_resistance 0.0167082  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1336]
#set_load 0.492519  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1337]
#set_resistance 0.0705136  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1337]
#set_load 1.46621  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1338]
#set_resistance 0.2257  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1338]
#set_load 0.208538  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1340]
#set_resistance 0.0289531  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1340]
#set_load 0.275382  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1341]
#set_resistance 0.0387168  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1341]
#set_load 1.13836  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1342]
#set_resistance 0.173624  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1342]
#set_load 3.34973  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1343]
#set_resistance 0.365027  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1343]
#set_load 0.332689  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1344]
#set_resistance 0.0497476  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1344]
#set_load 1.46959  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1345]
#set_resistance 0.210845  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1345]
#set_load 0.49744  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1346]
#set_resistance 0.068614  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1346]
#set_load 0.535642  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1347]
#set_resistance 0.0738859  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1347]
#set_load 0.113007  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1348]
#set_resistance 0.0166987  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1348]
#set_load 0.296372  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1349]
#set_resistance 0.0405443  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1349]
#set_load 0.450277  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1350]
#set_resistance 0.0676002  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1350]
#set_load 0.387838  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1351]
#set_resistance 0.0560878  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1351]
#set_load 0.0877433  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1352]
#set_resistance 0.0125986  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1352]
#set_load 0.582724  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1353]
#set_resistance 0.0837904  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1353]
#set_load 0.906795  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1354]
#set_resistance 0.129984  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1354]
#set_load 0.120222  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1355]
#set_resistance 0.0175074  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1355]
#set_load 0.0901444  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1356]
#set_resistance 0.0133263  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1356]
#set_load 0.277999  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1357]
#set_resistance 0.0426605  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1357]
#set_load 0.126521  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1358]
#set_resistance 0.0183122  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1358]
#set_load 0.72994  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1359]
#set_resistance 0.10524  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1359]
#set_load 0.559122  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1360]
#set_resistance 0.0812087  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1360]
#set_load 0.523033  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1361]
#set_resistance 0.0759756  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1361]
#set_load 0.729492  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1362]
#set_resistance 0.105734  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1362]
#set_load 0.395263  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1363]
#set_resistance 0.0593059  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1363]
#set_load 0.345666  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1364]
#set_resistance 0.0505734  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1364]
#set_load 0.217802  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1365]
#set_resistance 0.0316049  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1365]
#set_load 0.263687  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1366]
#set_resistance 0.0393971  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1366]
#set_load 0.194506  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1367]
#set_resistance 0.0280856  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1367]
#set_load 0.245434  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1368]
#set_resistance 0.0354775  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1368]
#set_load 0.168398  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1370]
#set_resistance 0.0251401  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1370]
#set_load 0.400898  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1371]
#set_resistance 0.0579057  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1371]
#set_load 0.504402  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1373]
#set_resistance 0.0737704  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1373]
#set_load 0.258252  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1374]
#set_resistance 0.0381527  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1374]
#set_load 0.364043  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1375]
#set_resistance 0.0558548  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1375]
#set_load 0.0848461  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1376]
#set_resistance 0.0127164  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1376]
#set_load 0.17104  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1377]
#set_resistance 0.025405  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1377]
#set_load 0.12982  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1378]
#set_resistance 0.0190008  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1378]
#set_load 0.074672  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1379]
#set_resistance 0.0109471  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1379]
#set_load 0.184224  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1381]
#set_resistance 0.027389  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1381]
#set_load 1.30002  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1382]
#set_resistance 0.196635  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1382]
#set_load 0.0887835  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1383]
#set_resistance 0.0129536  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1383]
#set_load 1.10314  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1384]
#set_resistance 0.168487  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1384]
#set_load 0.317024  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1385]
#set_resistance 0.0434758  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1385]
#set_load 0.265806  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1386]
#set_resistance 0.0392688  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1386]
#set_load 0.170595  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1387]
#set_resistance 0.025141  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1387]
#set_load 0.875443  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1388]
#set_resistance 0.134373  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1388]
#set_load 0.451516  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1389]
#set_resistance 0.0661366  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1389]
#set_load 0.660972  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1390]
#set_resistance 0.0845224  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1390]
#set_load 0.0729503  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1391]
#set_resistance 0.0111423  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1391]
#set_load 1.45185  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1392]
#set_resistance 0.223004  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1392]
#set_load 0.0638369  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1393]
#set_resistance 0.00951834  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1393]
#set_load 1.03724  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1394]
#set_resistance 0.146861  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1394]
#set_load 0.185629  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1395]
#set_resistance 0.0274843  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1395]
#set_load 0.0977108  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1396]
#set_resistance 0.0144855  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1396]
#set_load 3.47217  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1397]
#set_resistance 0.535891  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1397]
#set_load 3.3633  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1398]
#set_resistance 0.519503  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1398]
#set_load 0.0395582  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1399]
#set_resistance 0.00606919  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1399]
#set_load 0.356457  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1401]
#set_resistance 0.0518173  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1401]
#set_load 0.354706  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1402]
#set_resistance 0.0527214  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1402]
#set_load 0.232709  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1403]
#set_resistance 0.0347744  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1403]
#set_load 0.333357  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1404]
#set_resistance 0.0454738  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1404]
#set_load 0.141254  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1406]
#set_resistance 0.0212478  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1406]
#set_load 0.494358  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1407]
#set_resistance 0.0724198  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1407]
#set_load 1.0212  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1408]
#set_resistance 0.157132  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1408]
#set_load 0.129795  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1409]
#set_resistance 0.0192843  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1409]
#set_load 1.88033  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1410]
#set_resistance 0.199181  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1410]
#set_load 1.64425  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1411]
#set_resistance 0.208429  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1411]
#set_load 0.402719  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1412]
#set_resistance 0.0582157  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1412]
#set_load 0.85878  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1413]
#set_resistance 0.123362  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1413]
#set_load 0.549937  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1414]
#set_resistance 0.0803307  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1414]
#set_load 0.133541  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1415]
#set_resistance 0.0198424  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1415]
#set_load 0.758859  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1416]
#set_resistance 0.110829  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1416]
#set_load 0.52267  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1417]
#set_resistance 0.0757361  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1417]
#set_load 0.708599  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1418]
#set_resistance 0.109217  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1418]
#set_load 0.100271  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1419]
#set_resistance 0.0154162  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1419]
#set_load 0.159387  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1420]
#set_resistance 0.0241939  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1420]
#set_load 0.17628  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1421]
#set_resistance 0.0255096  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1421]
#set_load 1.62093  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1422]
#set_resistance 0.25038  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1422]
#set_load 0.340458  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1423]
#set_resistance 0.0513993  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1423]
#set_load 0.290971  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1424]
#set_resistance 0.041927  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1424]
#set_load 0.429091  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1425]
#set_resistance 0.0547512  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1425]
#set_load 0.430471  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1426]
#set_resistance 0.0622729  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1426]
#set_load 0.307507  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1427]
#set_resistance 0.0450556  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1427]
#set_load 0.442311  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1428]
#set_resistance 0.0660969  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1428]
#set_load 0.259618  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1429]
#set_resistance 0.0390185  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1429]
#set_load 0.341533  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1430]
#set_resistance 0.0495848  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1430]
#set_load 0.196879  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1431]
#set_resistance 0.0304344  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1431]
#set_load 0.206289  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1432]
#set_resistance 0.0303072  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1432]
#set_load 0.653053  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1434]
#set_resistance 0.0946616  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1434]
#set_load 0.511128  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1435]
#set_resistance 0.0737975  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1435]
#set_load 0.591139  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1436]
#set_resistance 0.0690601  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1436]
#set_load 0.504273  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1437]
#set_resistance 0.0726119  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1437]
#set_load 0.0298957  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1438]
#set_resistance 0.0044589  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1438]
#set_load 0.276035  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1439]
#set_resistance 0.0382285  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1439]
#set_load 0.0677251  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1440]
#set_resistance 0.00982342  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1440]
#set_load 0.70262  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1441]
#set_resistance 0.101521  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1441]
#set_load 0.880207  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1442]
#set_resistance 0.136019  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1442]
#set_load 0.319902  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1443]
#set_resistance 0.0435126  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1443]
#set_load 0.485217  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1444]
#set_resistance 0.066385  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1444]
#set_load 0.181739  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1445]
#set_resistance 0.0270005  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1445]
#set_load 0.944715  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1446]
#set_resistance 0.145407  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1446]
#set_load 0.50513  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1447]
#set_resistance 0.0734666  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1447]
#set_load 0.571514  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1448]
#set_resistance 0.0793787  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1448]
#set_load 1.01773  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1449]
#set_resistance 0.154422  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1449]
#set_load 0.304213  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1450]
#set_resistance 0.0439293  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1450]
#set_load 0.853435  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1451]
#set_resistance 0.129063  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1451]
#set_load 0.39574  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1452]
#set_resistance 0.0533737  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1452]
#set_load 1.1108  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1453]
#set_resistance 0.151438  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1453]
#set_load 0.460078  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1454]
#set_resistance 0.0673674  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1454]
#set_load 0.798406  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1455]
#set_resistance 0.122605  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1455]
#set_load 0.472717  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1456]
#set_resistance 0.0691863  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1456]
#set_load 0.138836  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1457]
#set_resistance 0.0210132  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1457]
#set_load 0.653345  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1458]
#set_resistance 0.0911311  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1458]
#set_load 1.04192  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1459]
#set_resistance 0.147202  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1459]
#set_load 0.159792  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1461]
#set_resistance 0.0244826  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1461]
#set_load 0.130749  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1462]
#set_resistance 0.0194361  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1462]
#set_load 3.31496  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1463]
#set_resistance 0.51094  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1463]
#set_load 1.64863  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1465]
#set_resistance 0.246166  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1465]
#set_load 0.113707  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1466]
#set_resistance 0.0171531  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1466]
#set_load 0.176237  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1467]
#set_resistance 0.0256083  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1467]
#set_load 0.0607201  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1468]
#set_resistance 0.00903886  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1468]
#set_load 0.300907  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1469]
#set_resistance 0.0461252  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1469]
#set_load 0.260868  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1471]
#set_resistance 0.0395271  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1471]
#set_load 1.4716  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1472]
#set_resistance 0.222593  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1472]
#set_load 0.202355  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1473]
#set_resistance 0.0303721  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1473]
#set_load 0.183893  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1474]
#set_resistance 0.0272172  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1474]
#set_load 0.706983  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1475]
#set_resistance 0.107865  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1475]
#set_load 0.353231  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1476]
#set_resistance 0.0530577  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1476]
#set_load 0.829749  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1477]
#set_resistance 0.124139  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1477]
#set_load 0.234879  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1478]
#set_resistance 0.0361067  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1478]
#set_load 0.33692  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1480]
#set_resistance 0.0501135  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1480]
#set_load 0.472449  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1481]
#set_resistance 0.0686815  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1481]
#set_load 0.219644  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1482]
#set_resistance 0.0326237  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1482]
#set_load 0.316603  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1483]
#set_resistance 0.0474931  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1483]
#set_load 0.308275  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1484]
#set_resistance 0.0453866  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1484]
#set_load 0.786903  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1485]
#set_resistance 0.115465  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1485]
#set_load 0.17687  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1487]
#set_resistance 0.0254219  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1487]
#set_load 1.46588  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1488]
#set_resistance 0.194596  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1488]
#set_load 0.132986  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1489]
#set_resistance 0.0200287  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1489]
#set_load 0.0815739  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1490]
#set_resistance 0.0116888  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1490]
#set_load 1.48603  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1491]
#set_resistance 0.229733  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1491]
#set_load 0.141307  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1492]
#set_resistance 0.0211183  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1492]
#set_load 1.16443  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1493]
#set_resistance 0.175744  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1493]
#set_load 0.744132  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1494]
#set_resistance 0.100503  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1494]
#set_load 0.364628  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1495]
#set_resistance 0.0506131  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1495]
#set_load 0.80333  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1496]
#set_resistance 0.124116  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1496]
#set_load 0.376046  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1497]
#set_resistance 0.0510256  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1497]
#set_load 1.08269  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1498]
#set_resistance 0.166915  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1498]
#set_load 0.0879144  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1499]
#set_resistance 0.012931  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1499]
#set_load 0.180803  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1500]
#set_resistance 0.026183  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1500]
#set_load 0.0267155  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1501]
#set_resistance 0.00399806  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1501]
#set_load 0.337481  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1502]
#set_resistance 0.0521399  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1502]
#set_load 0.411771  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1503]
#set_resistance 0.059205  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1503]
#set_load 0.799969  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1504]
#set_resistance 0.123582  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1504]
#set_load 0.186784  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1505]
#set_resistance 0.0277712  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1505]
#set_load 0.465622  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1506]
#set_resistance 0.0675822  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1506]
#set_load 0.322969  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1507]
#set_resistance 0.0485319  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1507]
#set_load 0.140085  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1508]
#set_resistance 0.0201782  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1508]
#set_load 0.116454  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1509]
#set_resistance 0.0174979  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1509]
#set_load 0.136549  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1510]
#set_resistance 0.0200202  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1510]
#set_load 0.984027  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1511]
#set_resistance 0.141214  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1511]
#set_load 1.05765  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1512]
#set_resistance 0.162216  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1512]
#set_load 0.307838  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1513]
#set_resistance 0.0424852  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1513]
#set_load 0.200963  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1514]
#set_resistance 0.0297282  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1514]
#set_load 0.784567  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1515]
#set_resistance 0.120118  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1515]
#set_load 0.49119  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1516]
#set_resistance 0.0712009  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1516]
#set_load 1.35817  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1517]
#set_resistance 0.206598  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1517]
#set_load 1.27251  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1518]
#set_resistance 0.191992  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1518]
#set_load 0.185052  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1519]
#set_resistance 0.0277568  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1519]
#set_load 0.972355  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1520]
#set_resistance 0.147295  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1520]
#set_load 0.206911  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1521]
#set_resistance 0.0318959  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1521]
#set_load 0.428233  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1522]
#set_resistance 0.0620995  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1522]
#set_load 3.07338  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1523]
#set_resistance 0.474991  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1523]
#set_load 0.056356  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1524]
#set_resistance 0.00865479  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1524]
#set_load 0.0638157  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1526]
#set_resistance 0.00918557  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1526]
#set_load 1.03083  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1527]
#set_resistance 0.155069  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1527]
#set_load 0.95123  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1528]
#set_resistance 0.143567  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1528]
#set_load 0.0633161  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1529]
#set_resistance 0.00910048  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1529]
#set_load 0.617489  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1530]
#set_resistance 0.0953811  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1530]
#set_load 0.290667  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1532]
#set_resistance 0.0423221  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1532]
#set_load 0.349031  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1533]
#set_resistance 0.0525192  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1533]
#set_load 0.409241  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1534]
#set_resistance 0.0594144  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1534]
#set_load 0.137911  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1535]
#set_resistance 0.0198998  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1535]
#set_load 0.0736076  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1536]
#set_resistance 0.0107894  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1536]
#set_load 0.162965  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1537]
#set_resistance 0.0249496  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1537]
#set_load 0.36055  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1538]
#set_resistance 0.0496791  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1538]
#set_load 1.95728  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1539]
#set_resistance 0.266287  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1539]
#set_load 0.541289  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1540]
#set_resistance 0.0782003  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1540]
#set_load 0.372185  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1541]
#set_resistance 0.0569386  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1541]
#set_load 0.337635  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1542]
#set_resistance 0.0499823  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1542]
#set_load 1.35806  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1543]
#set_resistance 0.206531  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1543]
#set_load 1.10682  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1544]
#set_resistance 0.167677  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1544]
#set_load 0.0609368  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1545]
#set_resistance 0.0092479  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1545]
#set_load 0.892773  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1546]
#set_resistance 0.13639  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1546]
#set_load 0.389321  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1547]
#set_resistance 0.0525619  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1547]
#set_load 0.397119  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1548]
#set_resistance 0.0529454  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1548]
#set_load 2.05737  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1549]
#set_resistance 0.281001  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1549]
#set_load 0.139875  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1550]
#set_resistance 0.0203821  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1550]
#set_load 0.774682  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1551]
#set_resistance 0.111038  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1551]
#set_load 0.958712  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1552]
#set_resistance 0.148011  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1552]
#set_load 0.211959  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1553]
#set_resistance 0.0317791  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1553]
#set_load 0.571161  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1554]
#set_resistance 0.080076  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1554]
#set_load 0.292118  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1555]
#set_resistance 0.0436007  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1555]
#set_load 0.0775539  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1556]
#set_resistance 0.01176  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1556]
#set_load 1.29291  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1557]
#set_resistance 0.198033  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1557]
#set_load 0.213049  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1558]
#set_resistance 0.0307719  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1558]
#set_load 0.510236  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1559]
#set_resistance 0.0775408  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1559]
#set_load 0.418848  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1560]
#set_resistance 0.0643345  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1560]
#set_load 0.211244  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1561]
#set_resistance 0.0306591  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1561]
#set_load 0.544788  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1562]
#set_resistance 0.0797513  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1562]
#set_load 0.615983  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1563]
#set_resistance 0.0905094  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1563]
#set_load 0.370746  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1564]
#set_resistance 0.0532502  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1564]
#set_load 0.267496  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1565]
#set_resistance 0.0402941  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1565]
#set_load 3.46618  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1566]
#set_resistance 0.532331  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1566]
#set_load 0.0994935  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1567]
#set_resistance 0.0144689  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1567]
#set_load 0.132597  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1568]
#set_resistance 0.0200789  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1568]
#set_load 0.292604  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1569]
#set_resistance 0.0407005  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1569]
#set_load 0.128456  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1570]
#set_resistance 0.0187821  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1570]
#set_load 1.03926  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1571]
#set_resistance 0.150112  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1571]
#set_load 0.178493  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1573]
#set_resistance 0.0267863  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1573]
#set_load 0.476124  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1574]
#set_resistance 0.0672371  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1574]
#set_load 1.64826  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1575]
#set_resistance 0.227151  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1575]
#set_load 1.26091  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1576]
#set_resistance 0.186928  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1576]
#set_load 0.699461  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1577]
#set_resistance 0.101824  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1577]
#set_load 0.0799665  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1578]
#set_resistance 0.0118467  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1578]
#set_load 0.543092  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1579]
#set_resistance 0.0806428  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1579]
#set_load 0.510929  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1580]
#set_resistance 0.0788026  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1580]
#set_load 0.595197  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1581]
#set_resistance 0.0866575  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1581]
#set_load 0.159198  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1582]
#set_resistance 0.0227829  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1582]
#set_load 0.131137  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1583]
#set_resistance 0.0188435  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1583]
#set_load 0.0891366  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1584]
#set_resistance 0.0132671  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1584]
#set_load 0.5813  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1585]
#set_resistance 0.077348  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1585]
#set_load 0.880354  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1586]
#set_resistance 0.124111  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1586]
#set_load 1.46658  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1587]
#set_resistance 0.164758  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1587]
#set_load 0.811693  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1588]
#set_resistance 0.114771  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1588]
#set_load 1.00217  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1589]
#set_resistance 0.149769  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1589]
#set_load 2.31841  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1590]
#set_resistance 0.302774  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1590]
#set_load 0.0742838  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1591]
#set_resistance 0.0110959  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1591]
#set_load 0.654481  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1592]
#set_resistance 0.0975796  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1592]
#set_load 0.331803  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1593]
#set_resistance 0.0475802  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1593]
#set_load 0.900854  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1594]
#set_resistance 0.119399  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1594]
#set_load 0.844571  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1595]
#set_resistance 0.117984  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1595]
#set_load 0.0387731  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1596]
#set_resistance 0.00599093  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1596]
#set_load 0.142399  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1597]
#set_resistance 0.0212636  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1597]
#set_load 0.682924  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1598]
#set_resistance 0.102806  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1598]
#set_load 0.407604  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1599]
#set_resistance 0.0545741  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1599]
#set_load 1.19274  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1600]
#set_resistance 0.177525  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1600]
#set_load 0.687713  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1601]
#set_resistance 0.0866922  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1601]
#set_load 1.15055  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1602]
#set_resistance 0.174328  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1602]
#set_load 0.0812374  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1603]
#set_resistance 0.0119299  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1603]
#set_load 0.0579209  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1604]
#set_resistance 0.00870654  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1604]
#set_load 0.630429  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1605]
#set_resistance 0.0912393  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1605]
#set_load 0.0653504  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1606]
#set_resistance 0.0100078  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1606]
#set_load 1.07752  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1607]
#set_resistance 0.161553  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1607]
#set_load 1.32432  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1608]
#set_resistance 0.195973  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1608]
#set_load 0.51001  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1609]
#set_resistance 0.0739172  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1609]
#set_load 2.43097  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1610]
#set_resistance 0.276666  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1610]
#set_load 0.0702571  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1611]
#set_resistance 0.0101934  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1611]
#set_load 0.595551  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1612]
#set_resistance 0.0825308  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1612]
#set_load 0.381734  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1613]
#set_resistance 0.0570885  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1613]
#set_load 0.721288  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1614]
#set_resistance 0.0927925  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1614]
#set_load 0.106163  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1615]
#set_resistance 0.0162219  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1615]
#set_load 0.0932309  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1616]
#set_resistance 0.0137011  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1616]
#set_load 4.45279  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1617]
#set_resistance 0.467191  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1617]
#set_load 0.138324  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1618]
#set_resistance 0.0199975  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1618]
#set_load 0.159069  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1619]
#set_resistance 0.0237755  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1619]
#set_load 0.142707  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1620]
#set_resistance 0.0214971  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1620]
#set_load 1.36317  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1621]
#set_resistance 0.210476  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1621]
#set_load 0.590309  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1622]
#set_resistance 0.0899296  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1622]
#set_load 0.732238  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1623]
#set_resistance 0.111404  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1623]
#set_load 0.178691  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1624]
#set_resistance 0.0270694  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1624]
#set_load 0.493682  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1625]
#set_resistance 0.0719838  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1625]
#set_load 0.541582  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1626]
#set_resistance 0.080856  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1626]
#set_load 0.587828  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1627]
#set_resistance 0.085239  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1627]
#set_load 0.193193  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1628]
#set_resistance 0.0283846  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1628]
#set_load 3.27244  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1629]
#set_resistance 0.503337  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1629]
#set_load 0.436572  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1630]
#set_resistance 0.0616414  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1630]
#set_load 0.550081  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1631]
#set_resistance 0.0802564  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1631]
#set_load 0.0982562  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1632]
#set_resistance 0.0141021  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1632]
#set_load 0.173392  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1633]
#set_resistance 0.0252145  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1633]
#set_load 0.108006  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1634]
#set_resistance 0.0160018  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1634]
#set_load 1.2447  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1635]
#set_resistance 0.189013  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1635]
#set_load 0.039846  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1637]
#set_resistance 0.0059514  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1637]
#set_load 0.064245  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1638]
#set_resistance 0.00970844  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1638]
#set_load 1.26505  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1639]
#set_resistance 0.182068  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1639]
#set_load 0.0694617  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1640]
#set_resistance 0.0101336  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1640]
#set_load 0.180852  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1641]
#set_resistance 0.0273046  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1641]
#set_load 0.168891  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1643]
#set_resistance 0.025256  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1643]
#set_load 0.612748  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1644]
#set_resistance 0.0877498  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1644]
#set_load 1.41333  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1645]
#set_resistance 0.208834  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1645]
#set_load 0.362458  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1646]
#set_resistance 0.054028  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1646]
#set_load 0.460149  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1647]
#set_resistance 0.0709604  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1647]
#set_load 0.355883  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1648]
#set_resistance 0.054697  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1648]
#set_load 0.979839  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1649]
#set_resistance 0.147739  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1649]
#set_load 0.0336949  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1650]
#set_resistance 0.00515864  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1650]
#set_load 0.433588  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1651]
#set_resistance 0.0629497  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1651]
#set_load 0.197275  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1652]
#set_resistance 0.0286276  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1652]
#set_load 0.247439  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1653]
#set_resistance 0.0364774  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1653]
#set_load 0.0835727  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1655]
#set_resistance 0.0123003  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1655]
#set_load 0.859655  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1656]
#set_resistance 0.123014  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1656]
#set_load 1.6368  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1657]
#set_resistance 0.251347  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1657]
#set_load 0.644551  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1659]
#set_resistance 0.088907  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1659]
#set_load 0.176487  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1660]
#set_resistance 0.0240251  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1660]
#set_load 0.593977  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1662]
#set_resistance 0.0914185  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1662]
#set_load 0.118736  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1663]
#set_resistance 0.0173815  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1663]
#set_load 0.178789  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1664]
#set_resistance 0.026761  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1664]
#set_load 0.318312  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1665]
#set_resistance 0.044077  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1665]
#set_load 0.0815799  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1667]
#set_resistance 0.0121633  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1667]
#set_load 0.432411  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1668]
#set_resistance 0.0667244  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1668]
#set_load 0.0814991  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1669]
#set_resistance 0.0123053  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1669]
#set_load 0.393661  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1670]
#set_resistance 0.0582619  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1670]
#set_load 0.259866  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1671]
#set_resistance 0.0375757  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1671]
#set_load 0.143034  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1672]
#set_resistance 0.0218168  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1672]
#set_load 0.194569  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1675]
#set_resistance 0.0291025  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1675]
#set_load 0.303192  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1676]
#set_resistance 0.0442338  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1676]
#set_load 0.787846  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1677]
#set_resistance 0.119956  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1677]
#set_load 0.0858746  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1680]
#set_resistance 0.0131824  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1680]
#set_load 0.42098  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1682]
#set_resistance 0.0576325  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1682]
#set_load 0.610536  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1683]
#set_resistance 0.0852036  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1683]
#set_load 1.5831  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1684]
#set_resistance 0.218012  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1684]
#set_load 0.809986  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1685]
#set_resistance 0.11761  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1685]
#set_load 0.306653  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1686]
#set_resistance 0.0470052  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1686]
#set_load 1.03577  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1687]
#set_resistance 0.159187  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1687]
#set_load 0.225784  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1689]
#set_resistance 0.0342239  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1689]
#set_load 0.780943  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1690]
#set_resistance 0.112403  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1690]
#set_load 0.289826  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1692]
#set_resistance 0.0430761  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1692]
#set_load 0.106245  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1693]
#set_resistance 0.0152418  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1693]
#set_load 0.250115  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1694]
#set_resistance 0.0382091  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1694]
#set_load 0.461688  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1695]
#set_resistance 0.0695823  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1695]
#set_load 0.664439  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1696]
#set_resistance 0.102708  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1696]
#set_load 0.124714  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1697]
#set_resistance 0.0180638  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1697]
#set_load 0.135803  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1698]
#set_resistance 0.020552  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1698]
#set_load 0.131013  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1699]
#set_resistance 0.0192383  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1699]
#set_load 0.089499  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1701]
#set_resistance 0.0129211  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1701]
#set_load 0.288284  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1702]
#set_resistance 0.0389535  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1702]
#set_load 1.97473  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1703]
#set_resistance 0.267869  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1703]
#set_load 1.05096  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1704]
#set_resistance 0.154282  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1704]
#set_load 0.34209  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1705]
#set_resistance 0.0515865  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1705]
#set_load 0.999543  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1706]
#set_resistance 0.153067  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1706]
#set_load 0.0880097  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1707]
#set_resistance 0.0132821  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1707]
#set_load 0.129783  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1708]
#set_resistance 0.0197281  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1708]
#set_load 0.255054  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1709]
#set_resistance 0.0375009  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1709]
#set_load 1.54219  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1710]
#set_resistance 0.237519  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1710]
#set_load 0.535005  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1711]
#set_resistance 0.0820057  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1711]
#set_load 0.618922  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1712]
#set_resistance 0.0949339  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1712]
#set_load 0.0506764  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1713]
#set_resistance 0.00777463  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1713]
#set_load 0.404623  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1714]
#set_resistance 0.0595795  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1714]
#set_load 0.698303  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1715]
#set_resistance 0.10399  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1715]
#set_load 0.557202  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1716]
#set_resistance 0.0803627  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1716]
#set_load 0.0871709  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1717]
#set_resistance 0.0125753  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1717]
#set_load 3.40682  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1718]
#set_resistance 0.523363  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1718]
#set_load 1.33006  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1719]
#set_resistance 0.200822  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1719]
#set_load 0.970849  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1720]
#set_resistance 0.147989  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1720]
#set_load 0.278983  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1722]
#set_resistance 0.0408646  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1722]
#set_load 0.365508  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1724]
#set_resistance 0.0547296  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1724]
#set_load 0.760981  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1727]
#set_resistance 0.0796794  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1727]
#set_load 0.422708  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1728]
#set_resistance 0.0622175  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1728]
#set_load 0.398138  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1729]
#set_resistance 0.0587135  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1729]
#set_load 0.924818  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1730]
#set_resistance 0.137269  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1730]
#set_load 0.632318  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1731]
#set_resistance 0.0781755  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1731]
#set_load 0.0891217  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1732]
#set_resistance 0.0128049  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1732]
#set_load 0.054567  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1733]
#set_resistance 0.00783932  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1733]
#set_load 0.125846  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1734]
#set_resistance 0.0187021  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1734]
#set_load 0.223015  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1735]
#set_resistance 0.0331519  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1735]
#set_load 1.62801  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1736]
#set_resistance 0.248834  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1736]
#set_load 0.360956  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1738]
#set_resistance 0.0554677  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1738]
#set_load 0.469785  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1739]
#set_resistance 0.0715292  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1739]
#set_load 0.237935  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1740]
#set_resistance 0.0360748  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1740]
#set_load 0.583402  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1741]
#set_resistance 0.087721  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1741]
#set_load 0.399532  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1742]
#set_resistance 0.0596532  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1742]
#set_load 0.483943  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1743]
#set_resistance 0.0697204  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1743]
#set_load 0.147109  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1744]
#set_resistance 0.0224234  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1744]
#set_load 3.4576  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1745]
#set_resistance 0.534021  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1745]
#set_load 0.272019  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1746]
#set_resistance 0.0393033  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1746]
#set_load 4.43164  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1748]
#set_resistance 0.408352  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1748]
#set_load 0.33461  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1749]
#set_resistance 0.0497122  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1749]
#set_load 0.110195  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1750]
#set_resistance 0.0163664  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1750]
#set_load 1.1818  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1751]
#set_resistance 0.173483  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1751]
#set_load 0.161453  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1752]
#set_resistance 0.0241951  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1752]
#set_load 0.378693  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1753]
#set_resistance 0.0579401  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1753]
#set_load 1.05627  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1754]
#set_resistance 0.15883  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1754]
#set_load 0.0905148  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1755]
#set_resistance 0.0139479  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1755]
#set_load 0.574281  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1756]
#set_resistance 0.0876811  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1756]
#set_load 0.0891687  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1757]
#set_resistance 0.0132485  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1757]
#set_load 0.201949  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1758]
#set_resistance 0.0288938  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1758]
#set_load 0.0525884  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1759]
#set_resistance 0.00801045  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1759]
#set_load 0.413055  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1760]
#set_resistance 0.0632019  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1760]
#set_load 0.155263  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1761]
#set_resistance 0.0230203  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1761]
#set_load 0.0772248  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1762]
#set_resistance 0.0115081  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1762]
#set_load 2.7995  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1763]
#set_resistance 0.404389  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1763]
#set_load 0.0625526  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1764]
#set_resistance 0.00941046  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1764]
#set_load 0.155284  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1765]
#set_resistance 0.0236551  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1765]
#set_load 0.130977  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1766]
#set_resistance 0.017555  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1766]
#set_load 0.161268  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1767]
#set_resistance 0.0242141  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1767]
#set_load 0.445335  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1768]
#set_resistance 0.0607408  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1768]
#set_load 0.156557  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1769]
#set_resistance 0.0217021  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1769]
#set_load 0.257753  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1770]
#set_resistance 0.0375931  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1770]
#set_load 0.232103  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1771]
#set_resistance 0.0315269  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1771]
#set_load 0.156049  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1772]
#set_resistance 0.0224206  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1772]
#set_load 0.177286  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1773]
#set_resistance 0.0273131  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1773]
#set_load 1.51378  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1774]
#set_resistance 0.221125  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1774]
#set_load 0.996282  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1775]
#set_resistance 0.144322  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1775]
#set_load 0.323074  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1776]
#set_resistance 0.0468737  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1776]
#set_load 0.215032  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1777]
#set_resistance 0.0317841  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1777]
#set_load 1.5996  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1778]
#set_resistance 0.234659  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1778]
#set_load 0.258254  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1779]
#set_resistance 0.0392498  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1779]
#set_load 0.116106  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1780]
#set_resistance 0.0177206  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1780]
#set_load 0.0774183  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1781]
#set_resistance 0.0118527  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1781]
#set_load 1.67315  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1783]
#set_resistance 0.252548  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1783]
#set_load 0.328875  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1784]
#set_resistance 0.0507243  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1784]
#set_load 0.146297  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1785]
#set_resistance 0.0225733  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1785]
#set_load 1.9226  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1786]
#set_resistance 0.290063  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1786]
#set_load 0.131512  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1787]
#set_resistance 0.0194282  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1787]
#set_load 0.507053  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1788]
#set_resistance 0.074855  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1788]
#set_load 0.488427  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1789]
#set_resistance 0.072551  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1789]
#set_load 0.571374  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1790]
#set_resistance 0.0871272  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1790]
#set_load 0.269811  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1791]
#set_resistance 0.0402701  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1791]
#set_load 0.381974  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1792]
#set_resistance 0.057809  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1792]
#set_load 3.42939  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1793]
#set_resistance 0.527001  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1793]
#set_load 0.262622  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1794]
#set_resistance 0.0399852  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1794]
#set_load 0.667809  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1795]
#set_resistance 0.0973753  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1795]
#set_load 0.0598211  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1796]
#set_resistance 0.0092259  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1796]
#set_load 0.165939  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1797]
#set_resistance 0.0250966  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1797]
#set_load 3.12425  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1798]
#set_resistance 0.260262  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1798]
#set_load 0.130969  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1799]
#set_resistance 0.0189549  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1799]
#set_load 0.211258  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1800]
#set_resistance 0.0286389  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1800]
#set_load 0.818499  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1801]
#set_resistance 0.120098  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1801]
#set_load 0.375381  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1802]
#set_resistance 0.0580281  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1802]
#set_load 0.576784  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1803]
#set_resistance 0.0876382  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1803]
#set_load 0.340944  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1804]
#set_resistance 0.0512564  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1804]
#set_load 1.55729  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1805]
#set_resistance 0.234445  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1805]
#set_load 0.982103  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1807]
#set_resistance 0.113653  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1807]
#set_load 0.327601  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1808]
#set_resistance 0.0445435  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1808]
#set_load 0.34913  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1810]
#set_resistance 0.0523094  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1810]
#set_load 0.22361  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1811]
#set_resistance 0.0336189  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1811]
#set_load 7.17261  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1812]
#set_resistance 0.839706  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1812]
#set_load 0.837909  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1814]
#set_resistance 0.129359  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1814]
#set_load 0.258537  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1815]
#set_resistance 0.0372029  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1815]
#set_load 0.111151  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1816]
#set_resistance 0.0160621  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1816]
#set_load 0.475535  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1817]
#set_resistance 0.0648593  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1817]
#set_load 0.195848  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1818]
#set_resistance 0.0283906  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1818]
#set_load 0.459906  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1819]
#set_resistance 0.0673863  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1819]
#set_load 0.519145  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1820]
#set_resistance 0.0775072  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1820]
#set_load 0.225673  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1822]
#set_resistance 0.0323135  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1822]
#set_load 0.213071  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1824]
#set_resistance 0.0311293  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1824]
#set_load 0.304091  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1825]
#set_resistance 0.0444474  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1825]
#set_load 0.0954074  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1826]
#set_resistance 0.0139116  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1826]
#set_load 0.185858  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1827]
#set_resistance 0.0272372  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1827]
#set_load 0.0823197  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1828]
#set_resistance 0.0119767  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1828]
#set_load 0.322219  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1829]
#set_resistance 0.0450545  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1829]
#set_load 0.468158  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1831]
#set_resistance 0.062404  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1831]
#set_load 0.205127  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1832]
#set_resistance 0.0294101  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1832]
#set_load 1.61525  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1833]
#set_resistance 0.246356  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1833]
#set_load 1.5794  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1835]
#set_resistance 0.239699  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1835]
#set_load 2.45652  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1836]
#set_resistance 0.32657  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1836]
#set_load 0.912634  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1837]
#set_resistance 0.130993  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1837]
#set_load 1.43247  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1840]
#set_resistance 0.221405  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1840]
#set_load 0.342651  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1841]
#set_resistance 0.0475551  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1841]
#set_load 0.110978  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1842]
#set_resistance 0.0168022  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1842]
#set_load 0.253454  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1843]
#set_resistance 0.0374246  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1843]
#set_load 1.77278  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1844]
#set_resistance 0.272108  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1844]
#set_load 0.252948  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1845]
#set_resistance 0.0325136  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1845]
#set_load 0.219898  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1846]
#set_resistance 0.0323889  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1846]
#set_load 0.161341  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1847]
#set_resistance 0.0246392  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1847]
#set_load 0.715134  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1848]
#set_resistance 0.110397  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1848]
#set_load 0.0170792  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1850]
#set_resistance 0.00255412  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1850]
#set_load 0.148816  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1851]
#set_resistance 0.0229001  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1851]
#set_load 0.603755  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1852]
#set_resistance 0.0848056  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1852]
#set_load 0.658645  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1853]
#set_resistance 0.101539  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1853]
#set_load 0.246456  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1854]
#set_resistance 0.0359189  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1854]
#set_load 0.143917  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1855]
#set_resistance 0.0211429  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1855]
#set_load 0.450878  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1856]
#set_resistance 0.056962  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1856]
#set_load 0.457314  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1857]
#set_resistance 0.0628716  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1857]
#set_load 0.835881  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1858]
#set_resistance 0.128778  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1858]
#set_load 0.0452567  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1859]
#set_resistance 0.00651788  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1859]
#set_load 0.0558573  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1860]
#set_resistance 0.00850806  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1860]
#set_load 0.820364  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1861]
#set_resistance 0.124581  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1861]
#set_load 0.397872  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1862]
#set_resistance 0.059047  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1862]
#set_load 0.098006  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1863]
#set_resistance 0.0140472  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1863]
#set_load 0.521345  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1864]
#set_resistance 0.0722533  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1864]
#set_load 0.826975  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1865]
#set_resistance 0.127437  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1865]
#set_load 0.274162  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1866]
#set_resistance 0.0397235  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1866]
#set_load 0.334569  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1867]
#set_resistance 0.043581  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1867]
#set_load 0.208807  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1868]
#set_resistance 0.0278554  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1868]
#set_load 0.35704  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1869]
#set_resistance 0.0534677  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1869]
#set_load 1.96452  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1870]
#set_resistance 0.293636  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1870]
#set_load 0.241611  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1871]
#set_resistance 0.0355791  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1871]
#set_load 1.04485  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1872]
#set_resistance 0.160866  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1872]
#set_load 1.46069  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1873]
#set_resistance 0.183976  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1873]
#set_load 0.265791  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1874]
#set_resistance 0.0398236  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1874]
#set_load 0.196293  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1875]
#set_resistance 0.029499  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1875]
#set_load 0.935373  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1876]
#set_resistance 0.144418  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1876]
#set_load 0.0633443  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1877]
#set_resistance 0.0096736  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1877]
#set_load 0.777191  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1878]
#set_resistance 0.100067  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1878]
#set_load 0.365515  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1879]
#set_resistance 0.0558451  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1879]
#set_load 0.071799  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1880]
#set_resistance 0.0108245  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1880]
#set_load 0.045336  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1881]
#set_resistance 0.00677038  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1881]
#set_load 1.00595  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1882]
#set_resistance 0.153772  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1882]
#set_load 0.107088  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1883]
#set_resistance 0.0162321  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1883]
#set_load 0.146018  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1884]
#set_resistance 0.0214707  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1884]
#set_load 0.239867  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1885]
#set_resistance 0.0355894  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1885]
#set_load 1.26971  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1886]
#set_resistance 0.188781  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1886]
#set_load 0.700735  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1887]
#set_resistance 0.09499  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1887]
#set_load 0.286536  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1888]
#set_resistance 0.0411671  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1888]
#set_load 1.02761  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1889]
#set_resistance 0.147878  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1889]
#set_load 0.603887  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1890]
#set_resistance 0.0926399  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1890]
#set_load 0.411956  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1891]
#set_resistance 0.062958  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1891]
#set_load 0.311844  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1892]
#set_resistance 0.0481762  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1892]
#set_load 0.246845  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1893]
#set_resistance 0.0371136  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1893]
#set_load 0.204702  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1894]
#set_resistance 0.0308904  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1894]
#set_load 1.93359  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1895]
#set_resistance 0.282234  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1895]
#set_load 1.57602  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1896]
#set_resistance 0.233223  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1896]
#set_load 0.328591  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1897]
#set_resistance 0.050423  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1897]
#set_load 1.11102  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1898]
#set_resistance 0.159156  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1898]
#set_load 0.0676845  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1900]
#set_resistance 0.00986666  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1900]
#set_load 0.246724  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1901]
#set_resistance 0.0339785  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1901]
#set_load 1.72466  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1902]
#set_resistance 0.230699  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1902]
#set_load 0.267705  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1903]
#set_resistance 0.0391472  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1903]
#set_load 0.222711  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1904]
#set_resistance 0.0318829  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1904]
#set_load 0.0838102  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1905]
#set_resistance 0.0127435  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1905]
#set_load 3.32449  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1906]
#set_resistance 0.420008  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1906]
#set_load 0.0506691  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1907]
#set_resistance 0.00734937  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1907]
#set_load 0.606031  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1908]
#set_resistance 0.089886  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1908]
#set_load 0.698743  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1909]
#set_resistance 0.0853557  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1909]
#set_load 0.511529  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1910]
#set_resistance 0.0782095  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1910]
#set_load 0.122834  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1911]
#set_resistance 0.0177847  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1911]
#set_load 0.697978  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1912]
#set_resistance 0.0847347  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1912]
#set_load 0.660395  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1913]
#set_resistance 0.10167  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1913]
#set_load 0.372129  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1914]
#set_resistance 0.0574935  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1914]
#set_load 0.131995  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1915]
#set_resistance 0.0198646  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1915]
#set_load 0.0991396  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1916]
#set_resistance 0.014704  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1916]
#set_load 0.0322497  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1917]
#set_resistance 0.00482926  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1917]
#set_load 0.401331  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1918]
#set_resistance 0.0574548  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1918]
#set_load 1.46784  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1919]
#set_resistance 0.224205  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1919]
#set_load 0.385049  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1920]
#set_resistance 0.0556075  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1920]
#set_load 3.69855  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1921]
#set_resistance 0.567365  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1921]
#set_load 0.345197  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1922]
#set_resistance 0.0529289  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1922]
#set_load 0.262087  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1923]
#set_resistance 0.040307  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1923]
#set_load 1.38969  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1925]
#set_resistance 0.21207  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1925]
#set_load 4.07987  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1926]
#set_resistance 0.623043  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1926]
#set_load 0.175766  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1927]
#set_resistance 0.0257943  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1927]
#set_load 1.40411  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1929]
#set_resistance 0.21664  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1929]
#set_load 0.769338  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1930]
#set_resistance 0.105064  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1930]
#set_load 0.153126  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1931]
#set_resistance 0.0236356  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1931]
#set_load 1.68199  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1932]
#set_resistance 0.225801  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1932]
#set_load 0.126077  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1935]
#set_resistance 0.0183564  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1935]
#set_load 2.03782  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1936]
#set_resistance 0.294916  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1936]
#set_load 0.937567  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1937]
#set_resistance 0.141707  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1937]
#set_load 0.0709639  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1938]
#set_resistance 0.0107895  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1938]
#set_load 0.946985  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1939]
#set_resistance 0.141401  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1939]
#set_load 1.14687  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1940]
#set_resistance 0.17499  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1940]
#set_load 0.0910823  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1941]
#set_resistance 0.0138788  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1941]
#set_load 0.084712  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1942]
#set_resistance 0.0124147  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1942]
#set_load 0.433532  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1943]
#set_resistance 0.0639421  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1943]
#set_load 0.08633  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1944]
#set_resistance 0.0133416  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1944]
#set_load 0.130387  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1945]
#set_resistance 0.020152  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1945]
#set_load 0.123221  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1946]
#set_resistance 0.0187576  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1946]
#set_load 4.04162  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1947]
#set_resistance 0.616705  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1947]
#set_load 0.350881  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1948]
#set_resistance 0.0520956  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1948]
#set_load 0.0621325  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1951]
#set_resistance 0.00906015  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1951]
#set_load 0.106738  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1952]
#set_resistance 0.0153454  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1952]
#set_load 1.11814  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1953]
#set_resistance 0.171472  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1953]
#set_load 0.763716  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1954]
#set_resistance 0.0968467  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1954]
#set_load 0.0590919  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1956]
#set_resistance 0.00879004  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1956]
#set_load 0.208583  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1957]
#set_resistance 0.0284168  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1957]
#set_load 0.161418  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1958]
#set_resistance 0.0243431  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1958]
#set_load 1.2198  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1959]
#set_resistance 0.175476  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1959]
#set_load 0.727517  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1960]
#set_resistance 0.10972  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1960]
#set_load 1.87467  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1961]
#set_resistance 0.27197  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1961]
#set_load 0.114087  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1962]
#set_resistance 0.0168564  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1962]
#set_load 0.468235  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1963]
#set_resistance 0.0637968  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1963]
#set_load 0.56639  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1964]
#set_resistance 0.0841251  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1964]
#set_load 0.396364  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1965]
#set_resistance 0.0603572  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1965]
#set_load 0.503867  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1966]
#set_resistance 0.0772601  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1966]
#set_load 0.397379  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1967]
#set_resistance 0.0583887  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1967]
#set_load 0.198569  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1968]
#set_resistance 0.0293826  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1968]
#set_load 0.129447  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1969]
#set_resistance 0.0194516  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1969]
#set_load 0.147127  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1970]
#set_resistance 0.0224295  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1970]
#set_load 0.192094  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1971]
#set_resistance 0.0269122  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1971]
#set_load 0.0769289  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1972]
#set_resistance 0.0117923  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1972]
#set_load 0.0732359  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1973]
#set_resistance 0.011006  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1973]
#set_load 3.61777  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1974]
#set_resistance 0.454318  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1974]
#set_load 0.425534  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1975]
#set_resistance 0.0657547  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1975]
#set_load 0.122504  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1976]
#set_resistance 0.0185806  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1976]
#set_load 1.10105  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1977]
#set_resistance 0.165589  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1977]
#set_load 0.175314  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1978]
#set_resistance 0.0258879  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1978]
#set_load 1.70946  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1979]
#set_resistance 0.246773  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1979]
#set_load 0.559447  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1980]
#set_resistance 0.085325  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1980]
#set_load 0.348796  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1981]
#set_resistance 0.0526553  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1981]
#set_load 0.608203  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1984]
#set_resistance 0.0761937  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1984]
#set_load 0.359293  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1985]
#set_resistance 0.047913  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1985]
#set_load 0.360024  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1986]
#set_resistance 0.0528381  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1986]
#set_load 0.423787  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1987]
#set_resistance 0.0646309  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1987]
#set_load 3.5073  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1988]
#set_resistance 0.536566  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1988]
#set_load 0.171115  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1989]
#set_resistance 0.0261937  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1989]
#set_load 0.686014  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1990]
#set_resistance 0.101314  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1990]
#set_load 0.0746013  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1991]
#set_resistance 0.0113294  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1991]
#set_load 0.0430881  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1992]
#set_resistance 0.0065292  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1992]
#set_load 1.15275  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1993]
#set_resistance 0.176517  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1993]
#set_load 0.0898528  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1994]
#set_resistance 0.0129449  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1994]
#set_load 0.447152  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1995]
#set_resistance 0.056643  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1995]
#set_load 0.359137  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1996]
#set_resistance 0.048129  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1996]
#set_load 0.306098  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1997]
#set_resistance 0.0450343  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1997]
#set_load 0.139395  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1998]
#set_resistance 0.0214002  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1998]
#set_load 0.167586  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1999]
#set_resistance 0.0249016  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1999]
#set_load 0.249001  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2000]
#set_resistance 0.0343988  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2000]
#set_load 1.67311  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2001]
#set_resistance 0.223743  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2001]
#set_load 0.44435  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2002]
#set_resistance 0.0670103  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2002]
#set_load 0.715658  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2003]
#set_resistance 0.108892  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2003]
#set_load 1.98817  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2004]
#set_resistance 0.298609  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2004]
#set_load 0.515742  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2006]
#set_resistance 0.0770099  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2006]
#set_load 0.91356  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2007]
#set_resistance 0.139706  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2007]
#set_load 0.373528  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2008]
#set_resistance 0.0523747  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2008]
#set_load 0.65138  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2009]
#set_resistance 0.0997688  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2009]
#set_load 0.334777  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2010]
#set_resistance 0.0512711  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2010]
#set_load 1.21042  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2011]
#set_resistance 0.177027  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2011]
#set_load 0.0937716  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2012]
#set_resistance 0.0137121  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2012]
#set_load 0.225693  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2013]
#set_resistance 0.031091  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2013]
#set_load 0.538534  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2014]
#set_resistance 0.0832053  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2014]
#set_load 1.22893  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2015]
#set_resistance 0.180052  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2015]
#set_load 0.357962  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2016]
#set_resistance 0.0521281  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2016]
#set_load 0.0704245  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2017]
#set_resistance 0.0108586  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2017]
#set_load 0.667516  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2018]
#set_resistance 0.101937  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2018]
#set_load 0.217958  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2019]
#set_resistance 0.0314751  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2019]
#set_load 0.106241  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2021]
#set_resistance 0.0154883  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2021]
#set_load 0.106515  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2022]
#set_resistance 0.0153767  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2022]
#set_load 0.250483  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2023]
#set_resistance 0.0384979  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2023]
#set_load 1.39386  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2024]
#set_resistance 0.214988  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2024]
#set_load 0.400581  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2025]
#set_resistance 0.0594781  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2025]
#set_load 3.76287  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2026]
#set_resistance 0.573079  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2026]
#set_load 0.330923  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2027]
#set_resistance 0.0493573  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2027]
#set_load 0.235798  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2028]
#set_resistance 0.0324987  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2028]
#set_load 0.253655  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2029]
#set_resistance 0.0366845  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2029]
#set_load 0.20662  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2030]
#set_resistance 0.0317425  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2030]
#set_load 0.312103  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2032]
#set_resistance 0.0474175  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2032]
#set_load 1.49903  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2033]
#set_resistance 0.226232  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2033]
#set_load 3.40889  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2034]
#set_resistance 0.519173  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2034]
#set_load 0.30235  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2035]
#set_resistance 0.0414803  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2035]
#set_load 0.835543  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2036]
#set_resistance 0.0992461  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2036]
#set_load 1.18636  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2037]
#set_resistance 0.179124  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2037]
#set_load 1.47788  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2038]
#set_resistance 0.212847  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2038]
#set_load 0.444908  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2039]
#set_resistance 0.0679458  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2039]
#set_load 0.413065  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2040]
#set_resistance 0.0595717  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2040]
#set_load 0.357929  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2041]
#set_resistance 0.0528246  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2041]
#set_load 0.457357  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2042]
#set_resistance 0.0673245  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2042]
#set_load 0.624915  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2043]
#set_resistance 0.095838  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2043]
#set_load 0.13057  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2044]
#set_resistance 0.0200714  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2044]
#set_load 1.64748  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2045]
#set_resistance 0.240548  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2045]
#set_load 0.125314  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2046]
#set_resistance 0.018278  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2046]
#set_load 0.194231  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2047]
#set_resistance 0.0288197  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2047]
#set_load 0.263245  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2048]
#set_resistance 0.037882  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2048]
#set_load 0.0622253  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2049]
#set_resistance 0.00916471  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2049]
#set_load 0.200757  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2050]
#set_resistance 0.0301725  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2050]
#set_load 0.228099  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2051]
#set_resistance 0.0344587  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2051]
#set_load 0.181775  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2052]
#set_resistance 0.0247777  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2052]
#set_load 2.12091  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2053]
#set_resistance 0.282839  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2053]
#set_load 0.097405  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2054]
#set_resistance 0.0141411  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2054]
#set_load 0.294234  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2055]
#set_resistance 0.042554  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2055]
#set_load 0.110448  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2056]
#set_resistance 0.0160392  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2056]
#set_load 0.143522  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2058]
#set_resistance 0.0212363  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2058]
#set_load 0.308087  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2059]
#set_resistance 0.0458493  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2059]
#set_load 0.110076  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2061]
#set_resistance 0.0159846  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2061]
#set_load 1.20856  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2062]
#set_resistance 0.184575  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2062]
#set_load 0.0661565  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2064]
#set_resistance 0.0100182  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2064]
#set_load 0.2034  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2065]
#set_resistance 0.0304189  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2065]
#set_load 0.401166  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2066]
#set_resistance 0.054502  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2066]
#set_load 0.487203  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2067]
#set_resistance 0.0676935  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2067]
#set_load 2.34458  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2068]
#set_resistance 0.332018  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2068]
#set_load 2.77415  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2069]
#set_resistance 0.368126  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2069]
#set_load 0.167123  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2070]
#set_resistance 0.0248473  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2070]
#set_load 0.120596  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2071]
#set_resistance 0.018542  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2071]
#set_load 0.0610078  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2072]
#set_resistance 0.00926622  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2072]
#set_load 0.171027  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2073]
#set_resistance 0.0252509  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2073]
#set_load 0.267584  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2074]
#set_resistance 0.0398624  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2074]
#set_load 0.969931  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2076]
#set_resistance 0.145938  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2076]
#set_load 0.226202  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2077]
#set_resistance 0.0341551  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2077]
#set_load 0.074512  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2078]
#set_resistance 0.0114097  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2078]
#set_load 0.0640413  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2079]
#set_resistance 0.00938226  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2079]
#set_load 0.363336  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2080]
#set_resistance 0.0525344  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2080]
#set_load 0.105422  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2081]
#set_resistance 0.0161436  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2081]
#set_load 0.296608  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2082]
#set_resistance 0.0437379  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2082]
#set_load 3.47151  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2083]
#set_resistance 0.534506  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2083]
#set_load 0.243087  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2084]
#set_resistance 0.0370301  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2084]
#set_load 0.290134  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2085]
#set_resistance 0.0447271  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2085]
#set_load 0.668396  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2086]
#set_resistance 0.099112  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2086]
#set_load 1.69004  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2087]
#set_resistance 0.236242  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2087]
#set_load 0.0857928  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2088]
#set_resistance 0.0127696  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2088]
#set_load 1.49062  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2089]
#set_resistance 0.214955  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2089]
#set_load 0.812196  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2090]
#set_resistance 0.121623  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2090]
#set_load 1.36188  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2091]
#set_resistance 0.206707  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2091]
#set_load 0.150392  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2092]
#set_resistance 0.0225019  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2092]
#set_load 0.67019  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2093]
#set_resistance 0.0859826  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2093]
#set_load 0.444096  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2094]
#set_resistance 0.0610086  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2094]
#set_load 0.140261  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2095]
#set_resistance 0.0204736  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2095]
#set_load 0.0768123  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2096]
#set_resistance 0.0112378  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2096]
#set_load 4.59398  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2097]
#set_resistance 0.488307  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2097]
#set_load 1.84612  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2099]
#set_resistance 0.283792  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2099]
#set_load 0.180308  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2101]
#set_resistance 0.0275401  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2101]
#set_load 0.300912  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2102]
#set_resistance 0.0405713  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2102]
#set_load 0.0377334  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2103]
#set_resistance 0.00556197  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2103]
#set_load 0.114184  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2104]
#set_resistance 0.0174848  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2104]
#set_load 0.102703  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2105]
#set_resistance 0.0155707  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2105]
#set_load 0.234121  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2106]
#set_resistance 0.0358743  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2106]
#set_load 0.178182  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2107]
#set_resistance 0.0270829  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2107]
#set_load 0.140939  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2108]
#set_resistance 0.0209158  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2108]
#set_load 0.0482524  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2109]
#set_resistance 0.00732431  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2109]
#set_load 0.153879  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2110]
#set_resistance 0.0225984  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2110]
#set_load 0.761957  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2111]
#set_resistance 0.1128  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2111]
#set_load 0.404727  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2112]
#set_resistance 0.0599921  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2112]
#set_load 0.10893  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2113]
#set_resistance 0.0159688  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2113]
#set_load 1.05715  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2114]
#set_resistance 0.159802  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2114]
#set_load 0.471826  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2115]
#set_resistance 0.0701807  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2115]
#set_load 0.0863709  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2116]
#set_resistance 0.0128669  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2116]
#set_load 0.144795  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2117]
#set_resistance 0.0211839  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2117]
#set_load 0.712162  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2118]
#set_resistance 0.103587  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2118]
#set_load 0.400606  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2119]
#set_resistance 0.0614873  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2119]
#set_load 0.393698  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2120]
#set_resistance 0.0575038  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2120]
#set_load 0.25239  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2121]
#set_resistance 0.0364595  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2121]
#set_load 3.22974  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2122]
#set_resistance 0.49738  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2122]
#set_load 2.87319  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2123]
#set_resistance 0.296748  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2123]
#set_load 0.901773  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2124]
#set_resistance 0.139167  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2124]
#set_load 0.204567  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2125]
#set_resistance 0.0310509  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2125]
#set_load 0.300623  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2126]
#set_resistance 0.0442461  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2126]
#set_load 0.720592  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2128]
#set_resistance 0.110963  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2128]
#set_load 0.40515  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2129]
#set_resistance 0.0584503  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2129]
#set_load 0.711442  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2130]
#set_resistance 0.108587  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2130]
#set_load 0.305154  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2131]
#set_resistance 0.0465034  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2131]
#set_load 0.635198  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2132]
#set_resistance 0.0872943  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2132]
#set_load 0.761685  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2133]
#set_resistance 0.11015  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2133]
#set_load 0.295611  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2134]
#set_resistance 0.0449175  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2134]
#set_load 1.02676  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2135]
#set_resistance 0.149643  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2135]
#set_load 0.196451  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2136]
#set_resistance 0.0302813  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2136]
#set_load 1.28781  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2137]
#set_resistance 0.189687  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2137]
#set_load 0.0914355  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2138]
#set_resistance 0.0140197  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2138]
#set_load 0.106486  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2139]
#set_resistance 0.0158699  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2139]
#set_load 0.200567  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2140]
#set_resistance 0.0292916  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2140]
#set_load 0.860571  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2141]
#set_resistance 0.1314  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2141]
#set_load 0.182828  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2142]
#set_resistance 0.0274909  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2142]
#set_load 0.127193  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2143]
#set_resistance 0.0193398  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2143]
#set_load 0.0479642  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2145]
#set_resistance 0.00734348  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2145]
#set_load 0.220334  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2146]
#set_resistance 0.0306837  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2146]
#set_load 0.249624  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2147]
#set_resistance 0.035862  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2147]
#set_load 0.245363  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2148]
#set_resistance 0.0361372  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2148]
#set_load 0.306007  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2150]
#set_resistance 0.0447633  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2150]
#set_load 1.22953  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2151]
#set_resistance 0.18884  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2151]
#set_load 0.252453  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2152]
#set_resistance 0.0369894  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2152]
#set_load 0.0737486  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2153]
#set_resistance 0.0106719  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2153]
#set_load 0.109298  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2154]
#set_resistance 0.0165473  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2154]
#set_load 0.798249  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2155]
#set_resistance 0.110209  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2155]
#set_load 0.433765  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2156]
#set_resistance 0.0623082  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2156]
#set_load 0.945298  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2157]
#set_resistance 0.13584  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2157]
#set_load 1.42547  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2158]
#set_resistance 0.207714  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2158]
#set_load 0.780744  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2159]
#set_resistance 0.119442  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2159]
#set_load 0.118984  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2160]
#set_resistance 0.0179172  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2160]
#set_load 0.196368  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2161]
#set_resistance 0.0283524  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2161]
#set_load 0.269179  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2162]
#set_resistance 0.0386999  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2162]
#set_load 0.651979  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2163]
#set_resistance 0.0934993  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2163]
#set_load 0.181169  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2164]
#set_resistance 0.0266937  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2164]
#set_load 0.593139  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2165]
#set_resistance 0.0854606  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2165]
#set_load 0.106155  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2166]
#set_resistance 0.0159015  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2166]
#set_load 0.0666302  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2168]
#set_resistance 0.0102082  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2168]
#set_load 0.475453  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2169]
#set_resistance 0.0734263  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2169]
#set_load 1.4605  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2170]
#set_resistance 0.214182  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2170]
#set_load 0.0790028  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2171]
#set_resistance 0.0120154  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2171]
#set_load 0.586747  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2172]
#set_resistance 0.0881568  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2172]
#set_load 0.112916  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2173]
#set_resistance 0.0173461  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2173]
#set_load 0.316949  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2174]
#set_resistance 0.0480408  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2174]
#set_load 0.218219  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2175]
#set_resistance 0.0326024  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2175]
#set_load 0.220893  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2176]
#set_resistance 0.030362  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2176]
#set_load 1.04643  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2177]
#set_resistance 0.160104  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2177]
#set_load 0.846734  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2178]
#set_resistance 0.121892  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2178]
#set_load 0.181268  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2179]
#set_resistance 0.027846  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2179]
#set_load 0.0727333  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2180]
#set_resistance 0.010662  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2180]
#set_load 3.88445  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2182]
#set_resistance 0.590435  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2182]
#set_load 0.247  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2183]
#set_resistance 0.0358436  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2183]
#set_load 4.05775  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2184]
#set_resistance 0.61933  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2184]
#set_load 0.384563  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2185]
#set_resistance 0.0578029  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2185]
#set_load 1.13451  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2186]
#set_resistance 0.173651  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2186]
#set_load 0.171458  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2187]
#set_resistance 0.0234814  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2187]
#set_load 2.08118  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2188]
#set_resistance 0.277109  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2188]
#set_load 0.169238  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2189]
#set_resistance 0.0254401  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2189]
#set_load 0.251379  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2190]
#set_resistance 0.0364187  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2190]
#set_load 0.0634957  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2191]
#set_resistance 0.0094945  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2191]
#set_load 4.27009  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2192]
#set_resistance 0.512556  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2192]
#set_load 0.189939  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2194]
#set_resistance 0.0285773  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2194]
#set_load 1.17897  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2195]
#set_resistance 0.179604  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2195]
#set_load 0.176981  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2196]
#set_resistance 0.0258038  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2196]
#set_load 0.239451  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2197]
#set_resistance 0.033748  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2197]
#set_load 0.176661  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2198]
#set_resistance 0.025521  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2198]
#set_load 0.153992  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2199]
#set_resistance 0.0226967  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2199]
#set_load 0.0931083  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2201]
#set_resistance 0.0143362  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2201]
#set_load 1.21096  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2202]
#set_resistance 0.171101  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2202]
#set_load 0.76628  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2203]
#set_resistance 0.109948  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2203]
#set_load 0.296362  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2204]
#set_resistance 0.0438926  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2204]
#set_load 0.348473  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2205]
#set_resistance 0.0520151  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2205]
#set_load 1.14249  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2206]
#set_resistance 0.171315  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2206]
#set_load 0.117292  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2207]
#set_resistance 0.0169289  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2207]
#set_load 0.11519  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2208]
#set_resistance 0.0168784  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2208]
#set_load 1.21456  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2209]
#set_resistance 0.180167  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2209]
#set_load 0.473316  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2210]
#set_resistance 0.0677241  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2210]
#set_load 0.0937632  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2211]
#set_resistance 0.0142668  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2211]
#set_load 0.389132  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2212]
#set_resistance 0.0565531  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2212]
#set_load 0.167469  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2213]
#set_resistance 0.0243041  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2213]
#set_load 0.0777909  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2214]
#set_resistance 0.0116176  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2214]
#set_load 0.165513  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2215]
#set_resistance 0.0242286  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2215]
#set_load 0.0475013  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2216]
#set_resistance 0.00710421  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2216]
#set_load 0.301251  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2218]
#set_resistance 0.0457792  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2218]
#set_load 1.31518  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2219]
#set_resistance 0.199502  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2219]
#set_load 1.2283  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2220]
#set_resistance 0.178605  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2220]
#set_load 0.542147  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2222]
#set_resistance 0.0787345  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2222]
#set_load 0.0673573  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2223]
#set_resistance 0.0101941  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2223]
#set_load 1.02766  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2224]
#set_resistance 0.15536  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2224]
#set_load 0.122629  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2225]
#set_resistance 0.0186111  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2225]
#set_load 0.436582  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2226]
#set_resistance 0.0583132  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2226]
#set_load 0.721456  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2227]
#set_resistance 0.110394  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2227]
#set_load 0.798552  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2228]
#set_resistance 0.114771  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2228]
#set_load 0.146222  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2229]
#set_resistance 0.0222714  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2229]
#set_load 0.428051  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2230]
#set_resistance 0.0656069  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2230]
#set_load 0.355908  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2231]
#set_resistance 0.0518002  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2231]
#set_load 1.17741  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2232]
#set_resistance 0.181642  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2232]
#set_load 0.370104  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2233]
#set_resistance 0.0468359  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2233]
#set_load 0.453248  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2234]
#set_resistance 0.0622704  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2234]
#set_load 0.293732  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2235]
#set_resistance 0.0441022  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2235]
#set_load 0.293091  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2236]
#set_resistance 0.0425876  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2236]
#set_load 0.238395  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2239]
#set_resistance 0.0326656  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2239]
#set_load 2.21519  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2240]
#set_resistance 0.297825  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2240]
#set_load 0.133621  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2241]
#set_resistance 0.0196204  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2241]
#set_load 0.0871057  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2242]
#set_resistance 0.0128466  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2242]
#set_load 0.119646  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2243]
#set_resistance 0.0177738  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2243]
#set_load 3.41907  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2245]
#set_resistance 0.414795  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2245]
#set_load 0.241634  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2246]
#set_resistance 0.0352586  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2246]
#set_load 0.162097  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2247]
#set_resistance 0.023417  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2247]
#set_load 1.89243  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2248]
#set_resistance 0.280828  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2248]
#set_load 0.104397  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2252]
#set_resistance 0.0157331  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2252]
#set_load 1.42786  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2254]
#set_resistance 0.217391  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2254]
#set_load 0.274904  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2255]
#set_resistance 0.0380214  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2255]
#set_load 0.717497  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2256]
#set_resistance 0.108906  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2256]
#set_load 2.07598  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2257]
#set_resistance 0.311547  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2257]
#set_load 0.0747213  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2258]
#set_resistance 0.011323  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2258]
#set_load 0.143108  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2259]
#set_resistance 0.0213913  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2259]
#set_load 0.496359  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2260]
#set_resistance 0.0735368  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2260]
#set_load 1.55512  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2261]
#set_resistance 0.238105  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2261]
#set_load 0.163809  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2262]
#set_resistance 0.0247134  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2262]
#set_load 0.226971  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2263]
#set_resistance 0.0335924  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2263]
#set_load 0.100297  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2264]
#set_resistance 0.0145471  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2264]
#set_load 0.135854  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2265]
#set_resistance 0.0198862  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2265]
#set_load 0.779303  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2266]
#set_resistance 0.114503  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2266]
#set_load 0.32304  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2267]
#set_resistance 0.0480201  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2267]
#set_load 0.128358  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2268]
#set_resistance 0.0184865  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2268]
#set_load 0.723185  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2269]
#set_resistance 0.104726  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2269]
#set_load 0.274692  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2270]
#set_resistance 0.0406159  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2270]
#set_load 0.222151  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2271]
#set_resistance 0.0321308  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2271]
#set_load 0.260849  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2272]
#set_resistance 0.038954  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2272]
#set_load 0.143773  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2273]
#set_resistance 0.0210446  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2273]
#set_load 0.0990741  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2275]
#set_resistance 0.0146178  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2275]
#set_load 1.19283  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2276]
#set_resistance 0.177636  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2276]
#set_load 0.414223  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2277]
#set_resistance 0.059797  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2277]
#set_load 0.09707  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2278]
#set_resistance 0.0140309  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2278]
#set_load 0.100627  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2279]
#set_resistance 0.0147991  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2279]
#set_load 4.53819  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2280]
#set_resistance 0.690131  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2280]
#set_load 3.72259  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2281]
#set_resistance 0.567234  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2281]
#set_load 0.183584  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2282]
#set_resistance 0.0271317  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2282]
#set_load 3.24281  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2283]
#set_resistance 0.493472  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2283]
#set_load 0.105948  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2284]
#set_resistance 0.0155753  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2284]
#set_load 0.208941  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2285]
#set_resistance 0.0318479  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2285]
#set_load 0.419501  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2286]
#set_resistance 0.0627243  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2286]
#set_load 0.177425  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2287]
#set_resistance 0.026604  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2287]
#set_load 0.131816  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2288]
#set_resistance 0.0191501  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2288]
#set_load 0.630733  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2289]
#set_resistance 0.093026  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2289]
#set_load 0.105618  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2290]
#set_resistance 0.0160568  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2290]
#set_load 1.35595  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2291]
#set_resistance 0.190709  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2291]
#set_load 0.162071  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2292]
#set_resistance 0.0242245  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2292]
#set_load 0.613588  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2293]
#set_resistance 0.0845682  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2293]
#set_load 0.0675335  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2295]
#set_resistance 0.0104032  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2295]
#set_load 0.0837414  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2296]
#set_resistance 0.0121274  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2296]
#set_load 0.773934  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2297]
#set_resistance 0.115582  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2297]
#set_load 1.68618  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2298]
#set_resistance 0.245664  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2298]
#set_load 0.0724796  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2299]
#set_resistance 0.0103791  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2299]
#set_load 0.579705  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2300]
#set_resistance 0.0844571  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2300]
#set_load 0.228845  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2301]
#set_resistance 0.0346603  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2301]
#set_load 0.322415  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2304]
#set_resistance 0.0445919  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2304]
#set_load 2.55017  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2305]
#set_resistance 0.34544  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2305]
#set_load 0.23256  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2306]
#set_resistance 0.0354589  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2306]
#set_load 0.536068  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2307]
#set_resistance 0.0821881  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2307]
#set_load 1.91342  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2308]
#set_resistance 0.284593  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2308]
#set_load 0.111093  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2309]
#set_resistance 0.0162164  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2309]
#set_load 0.799073  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2310]
#set_resistance 0.121575  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2310]
#set_load 0.214215  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2311]
#set_resistance 0.0291563  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2311]
#set_load 0.151098  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2314]
#set_resistance 0.0232583  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2314]
#set_load 0.981672  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2315]
#set_resistance 0.146058  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2315]
#set_load 0.0848081  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2316]
#set_resistance 0.0130062  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2316]
#set_load 0.0941689  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2317]
#set_resistance 0.0139947  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2317]
#set_load 0.186956  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2318]
#set_resistance 0.0255244  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2318]
#set_load 0.773719  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2321]
#set_resistance 0.112236  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2321]
#set_load 0.188328  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2322]
#set_resistance 0.0279216  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2322]
#set_load 0.53111  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2323]
#set_resistance 0.0819349  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2323]
#set_load 0.0915398  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2324]
#set_resistance 0.0134401  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2324]
#set_load 0.675148  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2325]
#set_resistance 0.0986337  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2325]
#set_load 0.399407  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2326]
#set_resistance 0.0597829  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2326]
#set_load 0.175523  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2327]
#set_resistance 0.0270522  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2327]
#set_load 0.372991  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2328]
#set_resistance 0.0562587  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2328]
#set_load 1.46736  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2329]
#set_resistance 0.225907  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2329]
#set_load 0.315855  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2330]
#set_resistance 0.0412775  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2330]
#set_load 0.328739  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2331]
#set_resistance 0.0457798  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2331]
#set_load 0.202178  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2332]
#set_resistance 0.0293062  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2332]
#set_load 0.0898775  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2333]
#set_resistance 0.0134194  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2333]
#set_load 0.230291  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2334]
#set_resistance 0.0336399  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2334]
#set_load 0.297424  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2337]
#set_resistance 0.0413309  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2337]
#set_load 0.120931  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2338]
#set_resistance 0.0175489  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2338]
#set_load 0.0957776  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2339]
#set_resistance 0.01396  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2339]
#set_load 0.746137  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2341]
#set_resistance 0.112536  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2341]
#set_load 0.186382  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2342]
#set_resistance 0.0267922  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2342]
#set_load 0.034747  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2343]
#set_resistance 0.00497124  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2343]
#set_load 0.0670742  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2344]
#set_resistance 0.00996056  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2344]
#set_load 1.22168  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2345]
#set_resistance 0.183798  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2345]
#set_load 0.416881  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2346]
#set_resistance 0.0562795  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2346]
#set_load 3.60997  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2347]
#set_resistance 0.393323  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2347]
#set_load 0.503182  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2348]
#set_resistance 0.0758626  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2348]
#set_load 0.478999  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2349]
#set_resistance 0.0738555  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2349]
#set_load 0.479763  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2350]
#set_resistance 0.0709445  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2350]
#set_load 0.765241  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2351]
#set_resistance 0.115627  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2351]
#set_load 3.4824  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2353]
#set_resistance 0.338065  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2353]
#set_load 0.182999  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2354]
#set_resistance 0.0264921  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2354]
#set_load 0.192123  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2355]
#set_resistance 0.0281776  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2355]
#set_load 0.57589  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2356]
#set_resistance 0.0873445  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2356]
#set_load 0.925355  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2357]
#set_resistance 0.132504  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2357]
#set_load 0.297874  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2358]
#set_resistance 0.0436856  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2358]
#set_load 0.646514  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2359]
#set_resistance 0.099651  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2359]
#set_load 0.0950211  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2360]
#set_resistance 0.0137215  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2360]
#set_load 0.124284  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2361]
#set_resistance 0.0187243  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2361]
#set_load 0.334885  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2362]
#set_resistance 0.0495389  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2362]
#set_load 0.455463  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2363]
#set_resistance 0.06993  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2363]
#set_load 0.0836067  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2364]
#set_resistance 0.0121154  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2364]
#set_load 0.0661696  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2365]
#set_resistance 0.00972851  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2365]
#set_load 0.787251  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2366]
#set_resistance 0.118515  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2366]
#set_load 3.61759  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2367]
#set_resistance 0.549591  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2367]
#set_load 0.167583  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2368]
#set_resistance 0.0246674  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2368]
#set_load 0.380671  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2369]
#set_resistance 0.0510894  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2369]
#set_load 0.408912  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2370]
#set_resistance 0.0552615  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2370]
#set_load 0.457427  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2371]
#set_resistance 0.0674476  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2371]
#set_load 0.434577  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2374]
#set_resistance 0.0666268  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2374]
#set_load 0.142531  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2375]
#set_resistance 0.0210599  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2375]
#set_load 0.530472  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2376]
#set_resistance 0.0781952  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2376]
#set_load 0.859129  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2379]
#set_resistance 0.123435  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2379]
#set_load 2.41536  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2380]
#set_resistance 0.275478  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2380]
#set_load 0.0865139  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2383]
#set_resistance 0.0131562  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2383]
#set_load 1.71956  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2384]
#set_resistance 0.249929  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2384]
#set_load 0.689004  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2385]
#set_resistance 0.102101  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2385]
#set_load 0.676232  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2386]
#set_resistance 0.104357  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2386]
#set_load 0.547435  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2387]
#set_resistance 0.0838806  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2387]
#set_load 0.0494953  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2388]
#set_resistance 0.00736449  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2388]
#set_load 3.73939  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2389]
#set_resistance 0.316407  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2389]
#set_load 0.184773  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2391]
#set_resistance 0.0273754  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2391]
#set_load 2.87119  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2392]
#set_resistance 0.324946  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2392]
#set_load 0.108119  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2393]
#set_resistance 0.0157982  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2393]
#set_load 0.096445  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2395]
#set_resistance 0.0148953  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2395]
#set_load 4.09869  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2396]
#set_resistance 0.624755  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2396]
#set_load 0.223579  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2398]
#set_resistance 0.0330149  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2398]
#set_load 0.0737961  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2399]
#set_resistance 0.0111279  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2399]
#set_load 0.627382  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2400]
#set_resistance 0.0955301  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2400]
#set_load 1.52122  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2401]
#set_resistance 0.225378  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2401]
#set_load 0.500601  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2406]
#set_resistance 0.0744697  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2406]
#set_load 1.29979  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2407]
#set_resistance 0.188728  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2407]
#set_load 2.45531  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2408]
#set_resistance 0.248603  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2408]
#set_load 0.872964  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2409]
#set_resistance 0.131192  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2409]
#set_load 0.366742  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2417]
#set_resistance 0.055873  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2417]
#set_load 0.264458  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2418]
#set_resistance 0.0403445  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2418]
#set_load 0.297007  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2419]
#set_resistance 0.0452593  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2419]
#set_load 0.417261  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2420]
#set_resistance 0.0638267  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2420]
#set_load 0.673387  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2421]
#set_resistance 0.0932689  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2421]
#set_load 0.221678  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2422]
#set_resistance 0.0324093  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2422]
#set_load 4.48313  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2423]
#set_resistance 0.383621  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2423]
#set_load 1.0644  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2425]
#set_resistance 0.161288  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2425]
#set_load 0.706683  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2426]
#set_resistance 0.104827  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2426]
#set_load 0.440442  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2427]
#set_resistance 0.0659226  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2427]
#set_load 1.61203  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2428]
#set_resistance 0.202511  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2428]
#set_load 3.41792  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2429]
#set_resistance 0.346687  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2429]
#set_load 0.133542  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2430]
#set_resistance 0.0202985  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2430]
#set_load 1.44105  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2431]
#set_resistance 0.14698  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2431]
#set_load 0.201447  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2438]
#set_resistance 0.0291354  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2438]
#set_load 0.138104  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2441]
#set_resistance 0.0213231  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2441]
#set_load 1.14009  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2442]
#set_resistance 0.172085  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2442]
#set_load 1.34382  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2443]
#set_resistance 0.14323  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2443]
#set_load 1.59387  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2444]
#set_resistance 0.160097  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2444]
#set_load 0.269031  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2445]
#set_resistance 0.0406417  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2445]
#set_load 0.0934625  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2446]
#set_resistance 0.0135403  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2446]
#set_load 0.123405  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2447]
#set_resistance 0.0180114  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2447]
#set_load 0.287722  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2448]
#set_resistance 0.0412382  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2448]
#set_load 1.45274  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2449]
#set_resistance 0.223692  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2449]
#set_load 0.527504  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2450]
#set_resistance 0.0765443  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2450]
#set_load 0.184846  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2451]
#set_resistance 0.0280285  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2451]
#set_load 0.132648  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2452]
#set_resistance 0.0190125  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2452]
#set_load 0.25499  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2453]
#set_resistance 0.0387707  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2453]
#set_load 4.37137  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2454]
#set_resistance 0.665443  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2454]
#set_load 0.151577  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2455]
#set_resistance 0.0223203  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2455]
#set_load 0.103479  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2456]
#set_resistance 0.0151744  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2456]
#set_load 0.592408  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2457]
#set_resistance 0.0912743  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2457]
#set_load 2.10627  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2458]
#set_resistance 0.315253  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2458]
#set_load 0.166151  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2459]
#set_resistance 0.0240792  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2459]
#set_load 4.77452  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2461]
#set_resistance 0.403513  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2461]
#set_load 0.109307  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2462]
#set_resistance 0.0158755  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2462]
#set_load 1.44586  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2463]
#set_resistance 0.2119  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2463]
#set_load 0.0905335  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2464]
#set_resistance 0.0132021  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2464]
#set_load 0.12993  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2465]
#set_resistance 0.0193395  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2465]
#set_load 0.716492  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2466]
#set_resistance 0.107756  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2466]
#set_load 1.55569  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2467]
#set_resistance 0.234344  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2467]
#set_load 0.72573  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2468]
#set_resistance 0.110877  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2468]
#set_load 0.556669  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2469]
#set_resistance 0.081837  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2469]
#set_load 0.340102  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2471]
#set_resistance 0.0500073  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2471]
#set_load 1.32818  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2472]
#set_resistance 0.203391  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2472]
#set_load 0.372527  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2473]
#set_resistance 0.0494072  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2473]
#set_load 0.340212  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2474]
#set_resistance 0.0468886  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2474]
#set_load 0.532812  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2475]
#set_resistance 0.0797058  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2475]
#set_load 0.10643  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2476]
#set_resistance 0.0164432  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2476]
#set_load 0.0933407  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2477]
#set_resistance 0.0134974  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2477]
#set_load 0.194625  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2479]
#set_resistance 0.0287017  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2479]
#set_load 0.118306  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2480]
#set_resistance 0.0170066  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2480]
#set_load 0.144598  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2481]
#set_resistance 0.0209132  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2481]
#set_load 0.22147  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2482]
#set_resistance 0.0317195  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2482]
#set_load 0.986188  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2483]
#set_resistance 0.152057  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2483]
#set_load 0.322782  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2484]
#set_resistance 0.0475832  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2484]
#set_load 0.19708  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2485]
#set_resistance 0.0293122  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2485]
#set_load 0.254257  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2486]
#set_resistance 0.0382362  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2486]
#set_load 0.351299  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2487]
#set_resistance 0.0534444  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2487]
#set_load 3.58052  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2488]
#set_resistance 0.551029  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2488]
#set_load 0.0896706  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2490]
#set_resistance 0.0132658  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2490]
#set_load 1.03286  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2491]
#set_resistance 0.154448  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2491]
#set_load 0.476083  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2492]
#set_resistance 0.0698686  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2492]
#set_load 0.159364  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2493]
#set_resistance 0.0232509  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2493]
#set_load 0.164451  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2495]
#set_resistance 0.0239599  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2495]
#set_load 3.69733  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2496]
#set_resistance 0.562807  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2496]
#set_load 0.230979  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2497]
#set_resistance 0.0336198  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2497]
#set_load 0.167267  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2498]
#set_resistance 0.0245449  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2498]
#set_load 1.84734  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2499]
#set_resistance 0.283542  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2499]
#set_load 0.433688  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2500]
#set_resistance 0.0547109  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2500]
#set_load 0.432835  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2501]
#set_resistance 0.0585125  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2501]
#set_load 0.303268  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2502]
#set_resistance 0.044172  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2502]
#set_load 0.221772  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2503]
#set_resistance 0.0334137  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2503]
#set_load 4.16469  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2504]
#set_resistance 0.63547  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2504]
#set_load 0.275246  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2507]
#set_resistance 0.0399366  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2507]
#set_load 3.16385  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2509]
#set_resistance 0.480723  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2509]
#set_load 0.0343673  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2510]
#set_resistance 0.00496598  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2510]
#set_load 0.180064  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2511]
#set_resistance 0.0271401  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2511]
#set_load 0.170962  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2512]
#set_resistance 0.0249614  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2512]
#set_load 0.0912375  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2513]
#set_resistance 0.0131511  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2513]
#set_load 0.178686  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2514]
#set_resistance 0.0257689  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2514]
#set_load 2.80691  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2515]
#set_resistance 0.386891  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2515]
#set_load 2.83988  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2516]
#set_resistance 0.389093  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2516]
#set_load 3.06659  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2517]
#set_resistance 0.422468  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2517]
#set_load 2.83038  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2518]
#set_resistance 0.387967  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2518]
#set_load 2.86622  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2519]
#set_resistance 0.394804  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2519]
#set_load 2.82441  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2520]
#set_resistance 0.389225  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2520]
#set_load 0.157951  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2522]
#set_resistance 0.0234639  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2522]
#set_load 2.75862  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2523]
#set_resistance 0.368312  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2523]
#set_load 0.0565925  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2524]
#set_resistance 0.00841386  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2524]
#set_load 0.161927  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2525]
#set_resistance 0.0244405  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2525]
#set_load 3.25383  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2526]
#set_resistance 0.389764  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2526]
#set_load 0.171527  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2527]
#set_resistance 0.0245903  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2527]
#set_load 0.26736  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2528]
#set_resistance 0.0392281  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2528]
#set_load 0.0796482  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2529]
#set_resistance 0.011416  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2529]
#set_load 0.0603324  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2530]
#set_resistance 0.0090706  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2530]
#set_load 0.147932  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2531]
#set_resistance 0.0216695  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2531]
#set_load 2.57119  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2533]
#set_resistance 0.381154  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2533]
#set_load 0.528615  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2534]
#set_resistance 0.0810656  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2534]
#set_load 0.478609  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2535]
#set_resistance 0.0695051  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2535]
#set_load 0.460178  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2536]
#set_resistance 0.0665351  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2536]
#set_load 0.245914  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2537]
#set_resistance 0.0358832  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2537]
#set_load 0.180204  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2538]
#set_resistance 0.02783  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2538]
#set_load 0.281656  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2539]
#set_resistance 0.0428243  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2539]
#set_load 5.5663  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2540]
#set_resistance 0.845459  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2540]
#set_load 0.181719  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2542]
#set_resistance 0.026791  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2542]
#set_load 0.757597  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2543]
#set_resistance 0.116416  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2543]
#set_load 0.059644  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2544]
#set_resistance 0.00916469  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2544]
#set_load 0.0604129  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2545]
#set_resistance 0.00874375  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2545]
#set_load 0.239081  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2547]
#set_resistance 0.0366329  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2547]
#set_load 3.99033  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2549]
#set_resistance 0.611034  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2549]
#set_load 0.192806  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2551]
#set_resistance 0.0277384  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2551]
#set_load 0.526117  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2552]
#set_resistance 0.0709916  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2552]
#set_load 0.58067  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2553]
#set_resistance 0.0736927  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2553]
#set_load 1.87723  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2555]
#set_resistance 0.287175  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2555]
#set_load 0.735619  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2556]
#set_resistance 0.0956905  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2556]
#set_load 0.610803  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2557]
#set_resistance 0.0847285  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2557]
#set_load 0.261993  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2558]
#set_resistance 0.0399682  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2558]
#set_load 0.165825  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2559]
#set_resistance 0.0253311  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2559]
#set_load 0.0687571  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2562]
#set_resistance 0.0104743  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2562]
#set_load 0.259218  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2563]
#set_resistance 0.0381011  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2563]
#set_load 0.0883995  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2564]
#set_resistance 0.0126956  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2564]
#set_load 0.148687  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2565]
#set_resistance 0.0218588  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2565]
#set_load 0.172496  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2566]
#set_resistance 0.0247112  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2566]
#set_load 0.561729  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2567]
#set_resistance 0.0867248  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2567]
#set_load 0.345768  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2568]
#set_resistance 0.0511648  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2568]
#set_load 0.196511  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2569]
#set_resistance 0.0296587  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2569]
#set_load 0.372022  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2570]
#set_resistance 0.0560515  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2570]
#set_load 0.195637  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2571]
#set_resistance 0.0300183  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2571]
#set_load 4.12457  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2572]
#set_resistance 0.631485  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2572]
#set_load 0.217122  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2574]
#set_resistance 0.033511  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2574]
#set_load 3.29985  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2575]
#set_resistance 0.501608  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2575]
#set_load 0.133959  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2576]
#set_resistance 0.0196011  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2576]
#set_load 0.361015  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2577]
#set_resistance 0.0537048  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2577]
#set_load 0.114084  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2578]
#set_resistance 0.0164681  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2578]
#set_load 0.135784  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2579]
#set_resistance 0.0196645  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2579]
#set_load 0.216392  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2580]
#set_resistance 0.0315035  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2580]
#set_load 1.215  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2581]
#set_resistance 0.18774  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2581]
#set_load 3.61204  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2582]
#set_resistance 0.552594  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2582]
#set_load 0.309794  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2583]
#set_resistance 0.0451056  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2583]
#set_load 0.416033  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2584]
#set_resistance 0.0642056  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2584]
#set_load 0.349128  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2585]
#set_resistance 0.0538256  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2585]
#set_load 0.924631  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2586]
#set_resistance 0.134397  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2586]
#set_load 0.210505  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2589]
#set_resistance 0.031647  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2589]
#set_load 0.160604  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2591]
#set_resistance 0.0244375  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2591]
#set_load 0.10313  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2592]
#set_resistance 0.0151013  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2592]
#set_load 0.810286  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2593]
#set_resistance 0.113745  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2593]
#set_load 0.728567  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2594]
#set_resistance 0.108596  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2594]
#set_load 0.0800122  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2595]
#set_resistance 0.0115076  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2595]
#set_load 0.416625  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2596]
#set_resistance 0.064007  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2596]
#set_load 0.659846  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2597]
#set_resistance 0.0880968  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2597]
#set_load 0.374053  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2598]
#set_resistance 0.0557693  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2598]
#set_load 0.402616  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2599]
#set_resistance 0.0588076  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2599]
#set_load 0.247784  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2600]
#set_resistance 0.0365444  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2600]
#set_load 0.114132  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2601]
#set_resistance 0.0174973  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2601]
#set_load 3.66562  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2602]
#set_resistance 0.559985  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2602]
#set_load 0.0938312  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2603]
#set_resistance 0.0140263  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2603]
#set_load 0.286186  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2604]
#set_resistance 0.041285  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2604]
#set_load 2.43315  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2605]
#set_resistance 0.286689  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2605]
#set_load 0.410874  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2606]
#set_resistance 0.0614937  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2606]
#set_load 4.1797  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2607]
#set_resistance 0.499456  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2607]
#set_load 1.73303  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2608]
#set_resistance 0.26578  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2608]
#set_load 0.155513  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2609]
#set_resistance 0.0234943  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2609]
#set_load 3.09984  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2610]
#set_resistance 0.473018  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2610]
#set_load 0.207285  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2611]
#set_resistance 0.0298179  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2611]
#set_load 0.61991  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2612]
#set_resistance 0.0785116  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2612]
#set_load 0.278598  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2613]
#set_resistance 0.038568  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2613]
#set_load 0.959944  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2614]
#set_resistance 0.148329  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2614]
#set_load 0.0911115  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2615]
#set_resistance 0.0135151  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2615]
#set_load 0.178814  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2616]
#set_resistance 0.0267301  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2616]
#set_load 0.318204  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2619]
#set_resistance 0.0462011  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2619]
#set_load 3.33417  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2621]
#set_resistance 0.51087  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2621]
#set_load 2.90541  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2622]
#set_resistance 0.399229  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2622]
#set_load 2.84502  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2623]
#set_resistance 0.39204  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2623]
#set_load 3.14602  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2624]
#set_resistance 0.432186  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2624]
#set_load 2.99694  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2625]
#set_resistance 0.411718  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2625]
#set_load 6.83177  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2626]
#set_resistance 0.58666  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2626]
#set_load 0.0683916  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2628]
#set_resistance 0.0099451  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2628]
#set_load 0.0955803  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2629]
#set_resistance 0.0142933  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2629]
#set_load 0.161201  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2630]
#set_resistance 0.0234315  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2630]
#set_load 0.145704  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2631]
#set_resistance 0.0224576  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2631]
#set_load 0.134164  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2632]
#set_resistance 0.0201923  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2632]
#set_load 0.237498  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2633]
#set_resistance 0.0345411  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2633]
#set_load 4.20421  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2634]
#set_resistance 0.497356  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2634]
#set_load 0.125238  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2635]
#set_resistance 0.0182659  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2635]
#set_load 0.35543  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2636]
#set_resistance 0.0481433  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2636]
#set_load 0.0883898  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2637]
#set_resistance 0.0133428  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2637]
#set_load 0.0520633  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2638]
#set_resistance 0.00804251  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2638]
#set_load 0.141474  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2639]
#set_resistance 0.0207666  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2639]
#set_load 0.398819  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2640]
#set_resistance 0.057621  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2640]
#set_load 2.80316  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2641]
#set_resistance 0.384329  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2641]
#set_load 2.78477  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2642]
#set_resistance 0.383088  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2642]
#set_load 2.96102  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2643]
#set_resistance 0.406491  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2643]
#set_load 3.02409  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2644]
#set_resistance 0.414562  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2644]
#set_load 3.07876  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2645]
#set_resistance 0.436192  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2645]
#set_load 0.233044  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2646]
#set_resistance 0.0349154  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2646]
#set_load 0.0879333  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2647]
#set_resistance 0.013461  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2647]
#set_load 0.141843  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2649]
#set_resistance 0.019904  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2649]
#set_load 0.101258  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2650]
#set_resistance 0.0146804  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2650]
#set_load 0.383753  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2651]
#set_resistance 0.0570035  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2651]
#set_load 0.0357333  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2652]
#set_resistance 0.00512914  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2652]
#set_load 0.268866  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2653]
#set_resistance 0.040223  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2653]
#set_load 0.250464  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2654]
#set_resistance 0.0362915  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2654]
#set_load 0.279127  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2655]
#set_resistance 0.0405314  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2655]
#set_load 0.0642965  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2656]
#set_resistance 0.00931386  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2656]
#set_load 0.0984205  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2657]
#set_resistance 0.014681  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2657]
#set_load 2.82012  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2658]
#set_resistance 0.412377  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2658]
#set_load 0.379572  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2659]
#set_resistance 0.0574449  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2659]
#set_load 0.139267  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2660]
#set_resistance 0.0200938  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2660]
#set_load 0.219916  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2661]
#set_resistance 0.0321484  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2661]
#set_load 0.322539  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2662]
#set_resistance 0.0462894  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2662]
#set_load 1.02882  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2663]
#set_resistance 0.159062  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2663]
#set_load 0.311084  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2664]
#set_resistance 0.0458298  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2664]
#set_load 0.247648  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2666]
#set_resistance 0.0365632  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2666]
#set_load 0.377964  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2667]
#set_resistance 0.0580343  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2667]
#set_load 0.285008  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2668]
#set_resistance 0.0440429  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2668]
#set_load 4.86424  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2669]
#set_resistance 0.739105  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2669]
#set_load 0.0765382  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2671]
#set_resistance 0.0116083  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2671]
#set_load 0.340851  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2672]
#set_resistance 0.04942  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2672]
#set_load 0.167654  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2673]
#set_resistance 0.0247166  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2673]
#set_load 0.170738  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2674]
#set_resistance 0.0262193  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2674]
#set_load 0.459717  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2675]
#set_resistance 0.0705485  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2675]
#set_load 1.0654  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2676]
#set_resistance 0.157514  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2676]
#set_load 1.16112  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2677]
#set_resistance 0.173976  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2677]
#set_load 0.217695  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2678]
#set_resistance 0.0325297  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2678]
#set_load 0.965565  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2679]
#set_resistance 0.14116  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2679]
#set_load 0.943622  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2680]
#set_resistance 0.142395  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2680]
#set_load 0.219344  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2681]
#set_resistance 0.0299833  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2681]
#set_load 0.0344837  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2684]
#set_resistance 0.00511979  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2684]
#set_load 0.319622  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2685]
#set_resistance 0.0457663  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2685]
#set_load 0.620482  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2686]
#set_resistance 0.0921813  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2686]
#set_load 2.04502  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2687]
#set_resistance 0.296415  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2687]
#set_load 0.455647  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2688]
#set_resistance 0.0672485  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2688]
#set_load 0.128118  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2689]
#set_resistance 0.0195349  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2689]
#set_load 0.0737993  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2690]
#set_resistance 0.0110848  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2690]
#set_load 0.0588804  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2691]
#set_resistance 0.00898777  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2691]
#set_load 0.771319  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2692]
#set_resistance 0.112895  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2692]
#set_load 0.341608  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2693]
#set_resistance 0.0524814  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2693]
#set_load 0.707693  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2694]
#set_resistance 0.102106  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2694]
#set_load 0.699923  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2695]
#set_resistance 0.10234  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2695]
#set_load 0.264042  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2696]
#set_resistance 0.0403331  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2696]
#set_load 0.483836  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2697]
#set_resistance 0.0739734  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2697]
#set_load 4.33215  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2698]
#set_resistance 0.661968  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2698]
#set_load 1.14514  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2700]
#set_resistance 0.17542  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2700]
#set_load 0.327361  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2701]
#set_resistance 0.0475538  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2701]
#set_load 0.134579  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2702]
#set_resistance 0.020179  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2702]
#set_load 0.115788  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2703]
#set_resistance 0.0168585  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2703]
#set_load 0.236355  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2704]
#set_resistance 0.0347904  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2704]
#set_load 0.513755  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2705]
#set_resistance 0.074235  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2705]
#set_load 0.374064  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2706]
#set_resistance 0.0535628  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2706]
#set_load 0.572324  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2707]
#set_resistance 0.0845671  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2707]
#set_load 2.12761  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2708]
#set_resistance 0.310548  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2708]
#set_load 0.281075  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2709]
#set_resistance 0.0412787  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2709]
#set_load 0.109187  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2710]
#set_resistance 0.0157956  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2710]
#set_load 0.193431  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2711]
#set_resistance 0.0283101  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2711]
#set_load 0.408547  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2712]
#set_resistance 0.0590462  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2712]
#set_load 1.28881  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2713]
#set_resistance 0.198998  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2713]
#set_load 0.585612  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2714]
#set_resistance 0.0840732  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2714]
#set_load 0.54819  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2715]
#set_resistance 0.0798664  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2715]
#set_load 0.315407  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2716]
#set_resistance 0.0485992  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2716]
#set_load 0.159781  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2717]
#set_resistance 0.0245936  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2717]
#set_load 4.18188  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2718]
#set_resistance 0.641068  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2718]
#set_load 2.64427  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2719]
#set_resistance 0.242671  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2719]
#set_load 0.0440981  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2720]
#set_resistance 0.00656378  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2720]
#set_load 1.53657  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2722]
#set_resistance 0.220972  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2722]
#set_load 1.49492  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2723]
#set_resistance 0.214088  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2723]
#set_load 1.06195  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2724]
#set_resistance 0.152696  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2724]
#set_load 0.325904  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2727]
#set_resistance 0.0476497  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2727]
#set_load 0.14563  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2728]
#set_resistance 0.0224084  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2728]
#set_load 2.52511  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2729]
#set_resistance 0.369602  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2729]
#set_load 0.181881  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2730]
#set_resistance 0.026279  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2730]
#set_load 1.05873  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2731]
#set_resistance 0.15642  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2731]
#set_load 0.106553  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2732]
#set_resistance 0.0160669  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2732]
#set_load 0.223148  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2733]
#set_resistance 0.0323257  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2733]
#set_load 0.137547  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2734]
#set_resistance 0.0197651  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2734]
#set_load 3.12603  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2735]
#set_resistance 0.481122  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2735]
#set_load 0.230683  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2736]
#set_resistance 0.0339903  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2736]
#set_load 0.586689  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2737]
#set_resistance 0.0892849  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2737]
#set_load 0.197691  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2738]
#set_resistance 0.0286821  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2738]
#set_load 0.256575  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2740]
#set_resistance 0.0392045  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2740]
#set_load 0.351787  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2741]
#set_resistance 0.050454  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2741]
#set_load 0.267646  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2742]
#set_resistance 0.0407252  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2742]
#set_load 0.352516  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2743]
#set_resistance 0.0505201  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2743]
#set_load 1.9203  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2745]
#set_resistance 0.27776  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2745]
#set_load 0.48487  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2746]
#set_resistance 0.0731204  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2746]
#set_load 0.0854491  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2747]
#set_resistance 0.0122404  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2747]
#set_load 0.131408  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2748]
#set_resistance 0.019188  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2748]
#set_load 0.336842  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2749]
#set_resistance 0.0494233  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2749]
#set_load 0.133248  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2750]
#set_resistance 0.0206012  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2750]
#set_load 0.633401  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2751]
#set_resistance 0.0929148  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2751]
#set_load 0.727451  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2752]
#set_resistance 0.105517  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2752]
#set_load 0.229642  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2753]
#set_resistance 0.0350591  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2753]
#set_load 0.501426  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2754]
#set_resistance 0.0771611  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2754]
#set_load 4.30929  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2755]
#set_resistance 0.658423  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2755]
#set_load 0.855459  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2756]
#set_resistance 0.115864  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2756]
#set_load 0.721282  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2757]
#set_resistance 0.107461  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2757]
#set_load 2.65445  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2758]
#set_resistance 0.224677  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2758]
#set_load 0.114251  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2759]
#set_resistance 0.0172505  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2759]
#set_load 0.210872  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2760]
#set_resistance 0.0302039  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2760]
#set_load 0.0703286  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2761]
#set_resistance 0.0107972  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2761]
#set_load 0.199896  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2762]
#set_resistance 0.0303841  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2762]
#set_load 0.215908  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2763]
#set_resistance 0.0322936  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2763]
#set_load 0.0620214  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2764]
#set_resistance 0.00909739  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2764]
#set_load 0.102374  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2765]
#set_resistance 0.015818  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2765]
#set_load 0.289363  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2766]
#set_resistance 0.0417459  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2766]
#set_load 1.61646  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2767]
#set_resistance 0.232264  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2767]
#set_load 0.0941611  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2768]
#set_resistance 0.013514  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2768]
#set_load 0.339091  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2769]
#set_resistance 0.0443729  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2769]
#set_load 0.260793  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2770]
#set_resistance 0.0361911  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2770]
#set_load 1.23326  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2772]
#set_resistance 0.167336  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2772]
#set_load 1.11157  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2775]
#set_resistance 0.171235  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2775]
#set_load 0.260573  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2776]
#set_resistance 0.0374138  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2776]
#set_load 0.185655  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2777]
#set_resistance 0.0266337  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2777]
#set_load 0.0942427  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2778]
#set_resistance 0.0136124  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2778]
#set_load 0.218625  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2779]
#set_resistance 0.0316954  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2779]
#set_load 2.99802  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2780]
#set_resistance 0.462086  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2780]
#set_load 0.293069  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2781]
#set_resistance 0.0430437  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2781]
#set_load 0.327142  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2782]
#set_resistance 0.0452163  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2782]
#set_load 2.21093  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2783]
#set_resistance 0.295363  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2783]
#set_load 1.96436  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2784]
#set_resistance 0.284244  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2784]
#set_load 0.244959  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2785]
#set_resistance 0.0370318  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2785]
#set_load 0.573367  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2786]
#set_resistance 0.0728634  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2786]
#set_load 0.714965  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2787]
#set_resistance 0.104246  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2787]
#set_load 1.03392  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2788]
#set_resistance 0.131617  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2788]
#set_load 0.498504  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2789]
#set_resistance 0.0727736  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2789]
#set_load 0.15118  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2790]
#set_resistance 0.0218035  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2790]
#set_load 0.376202  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2791]
#set_resistance 0.0540076  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2791]
#set_load 0.297576  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2792]
#set_resistance 0.0429035  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2792]
#set_load 0.377618  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2793]
#set_resistance 0.0541584  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2793]
#set_load 0.12116  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2794]
#set_resistance 0.0174867  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2794]
#set_load 1.03521  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2796]
#set_resistance 0.148156  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2796]
#set_load 0.318828  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2797]
#set_resistance 0.0464462  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2797]
#set_load 0.651244  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2799]
#set_resistance 0.0653384  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2799]
#set_load 1.43005  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2800]
#set_resistance 0.132786  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2800]
#set_load 0.359521  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2801]
#set_resistance 0.0534248  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2801]
#set_load 2.04397  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2803]
#set_resistance 0.17747  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2803]
#set_load 0.126623  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2804]
#set_resistance 0.0191316  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2804]
#set_load 0.0808797  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2805]
#set_resistance 0.0118815  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2805]
#set_load 0.0727835  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2806]
#set_resistance 0.0110194  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2806]
#set_load 0.756481  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2807]
#set_resistance 0.109466  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2807]
#set_load 0.398663  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2808]
#set_resistance 0.0611961  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2808]
#set_load 1.63918  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2809]
#set_resistance 0.195879  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2809]
#set_load 0.384077  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2810]
#set_resistance 0.0562878  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2810]
#set_load 0.353014  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2811]
#set_resistance 0.051844  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2811]
#set_load 0.195355  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2812]
#set_resistance 0.0293225  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2812]
#set_load 0.507226  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2813]
#set_resistance 0.0769871  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2813]
#set_load 5.09839  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2814]
#set_resistance 0.772187  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2814]
#set_load 2.17646  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2815]
#set_resistance 0.268207  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2815]
#set_load 0.111592  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2816]
#set_resistance 0.0160857  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2816]
#set_load 0.748307  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2817]
#set_resistance 0.112691  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2817]
#set_load 1.26636  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2818]
#set_resistance 0.154129  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2818]
#set_load 0.0254866  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2819]
#set_resistance 0.00386539  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2819]
#set_load 0.134764  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2820]
#set_resistance 0.0201908  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2820]
#set_load 0.0534221  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2821]
#set_resistance 0.00809475  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2821]
#set_load 0.0597218  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2822]
#set_resistance 0.00889331  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2822]
#set_load 0.0469321  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2823]
#set_resistance 0.00703777  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2823]
#set_load 0.187097  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2824]
#set_resistance 0.0267905  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2824]
#set_load 0.106965  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2825]
#set_resistance 0.0153633  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2825]
#set_load 0.145172  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2826]
#set_resistance 0.0222493  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2826]
#set_load 0.0213875  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2827]
#set_resistance 0.00329579  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2827]
#set_load 0.842476  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2828]
#set_resistance 0.110706  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2828]
#set_load 0.211996  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2829]
#set_resistance 0.0303614  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2829]
#set_load 0.968396  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2830]
#set_resistance 0.127728  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2830]
#set_load 0.106421  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2831]
#set_resistance 0.0159809  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2831]
#set_load 0.430302  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2832]
#set_resistance 0.0549459  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2832]
#set_load 0.457586  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2833]
#set_resistance 0.0627355  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2833]
#set_load 0.385061  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2834]
#set_resistance 0.0566861  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2834]
#set_load 0.804374  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2835]
#set_resistance 0.105515  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2835]
#set_load 0.156999  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2838]
#set_resistance 0.0235771  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2838]
#set_load 0.365636  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2839]
#set_resistance 0.0538417  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2839]
#set_load 0.149977  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2840]
#set_resistance 0.022355  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2840]
#set_load 0.14038  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2841]
#set_resistance 0.0202884  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2841]
#set_load 0.218411  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2842]
#set_resistance 0.0326389  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2842]
#set_load 0.111248  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2843]
#set_resistance 0.0167953  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2843]
#set_load 0.328622  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2844]
#set_resistance 0.0478404  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2844]
#set_load 0.708608  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2845]
#set_resistance 0.0877895  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2845]
#set_load 0.100795  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2846]
#set_resistance 0.0145706  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2846]
#set_load 0.100443  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2847]
#set_resistance 0.0143927  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2847]
#set_load 1.02832  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2848]
#set_resistance 0.126131  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2848]
#set_load 0.370342  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2849]
#set_resistance 0.0480989  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2849]
#set_load 0.0576249  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2850]
#set_resistance 0.00824499  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2850]
#set_load 0.114639  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2851]
#set_resistance 0.0165592  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2851]
#set_load 0.074413  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2853]
#set_resistance 0.0113483  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2853]
#set_load 0.106896  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2854]
#set_resistance 0.0154066  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2854]
#set_load 0.0523624  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2855]
#set_resistance 0.007672  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2855]
#set_load 0.0629233  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2856]
#set_resistance 0.00942807  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2856]
#set_load 0.0506863  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2857]
#set_resistance 0.00757121  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2857]
#set_load 0.113655  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2858]
#set_resistance 0.0164876  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2858]
#set_load 0.881596  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2859]
#set_resistance 0.116505  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2859]
#set_load 0.0572255  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2860]
#set_resistance 0.00851713  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2860]
#set_load 1.00688  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2861]
#set_resistance 0.132505  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2861]
#set_load 0.0381477  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2863]
#set_resistance 0.00588148  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2863]
#set_load 0.184381  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2865]
#set_resistance 0.0265812  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2865]
#set_load 0.264042  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2867]
#set_resistance 0.0404317  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2867]
#set_load 2.77714  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2868]
#set_resistance 0.34616  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2868]
#set_load 1.53506  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2869]
#set_resistance 0.230966  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2869]
#set_load 0.181212  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2870]
#set_resistance 0.0262375  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2870]
#set_load 0.252284  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2871]
#set_resistance 0.0362871  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2871]
#set_load 1.1304  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2872]
#set_resistance 0.130999  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2872]
#set_load 0.115217  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2873]
#set_resistance 0.0170571  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2873]
#set_load 0.24028  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2874]
#set_resistance 0.0359151  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2874]
#set_load 0.266845  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2875]
#set_resistance 0.0399875  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2875]
#set_load 0.149797  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2876]
#set_resistance 0.0230518  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2876]
#set_load 0.623762  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2877]
#set_resistance 0.0956435  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2877]
#set_load 1.03667  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2878]
#set_resistance 0.128962  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2878]
#set_load 3.69404  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2879]
#set_resistance 0.37663  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2879]
#set_load 3.04192  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2880]
#set_resistance 0.419558  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2880]
#set_load 2.24924  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2881]
#set_resistance 0.344244  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2881]
#set_load 0.0653124  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2882]
#set_resistance 0.0100387  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2882]
#set_load 0.0676218  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2883]
#set_resistance 0.0103845  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2883]
#set_load 0.361554  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2884]
#set_resistance 0.0495906  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2884]
#set_load 0.0723316  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2885]
#set_resistance 0.0110451  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2885]
#set_load 0.673168  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2886]
#set_resistance 0.103187  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2886]
#set_load 0.121668  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2887]
#set_resistance 0.018034  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2887]
#set_load 0.249189  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2888]
#set_resistance 0.0365842  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2888]
#set_load 0.092565  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2889]
#set_resistance 0.013376  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2889]
#set_load 0.82471  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2890]
#set_resistance 0.124848  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2890]
#set_load 0.117555  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2892]
#set_resistance 0.0180746  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2892]
#set_load 0.151166  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2893]
#set_resistance 0.0233198  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2893]
#set_load 0.165813  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2894]
#set_resistance 0.025214  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2894]
#set_load 0.574946  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2895]
#set_resistance 0.0886287  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2895]
#set_load 0.0835819  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2896]
#set_resistance 0.0126455  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2896]
#set_load 0.497676  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2897]
#set_resistance 0.0742548  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2897]
#set_load 2.65249  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2898]
#set_resistance 0.236154  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2898]
#set_load 0.863657  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2899]
#set_resistance 0.131633  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2899]
#set_load 1.07853  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2900]
#set_resistance 0.103264  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2900]
#set_load 3.07472  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2902]
#set_resistance 0.318325  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2902]
#set_load 0.273344  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2903]
#set_resistance 0.0355594  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2903]
#set_load 1.2335  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2904]
#set_resistance 0.177366  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2904]
#set_load 1.03253  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2905]
#set_resistance 0.148988  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2905]
#set_load 0.734513  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2906]
#set_resistance 0.107947  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2906]
#set_load 2.53182  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2907]
#set_resistance 0.337147  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2907]
#set_load 0.72841  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2908]
#set_resistance 0.0911137  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2908]
#set_load 3.17718  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2910]
#set_resistance 0.329024  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2910]
#set_load 0.129383  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2911]
#set_resistance 0.0189833  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2911]
#set_load 3.82267  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2912]
#set_resistance 0.451371  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2912]
#set_load 0.0940651  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2913]
#set_resistance 0.0137977  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2913]
#set_load 0.0716495  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2914]
#set_resistance 0.0108803  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2914]
#set_load 0.197075  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2916]
#set_resistance 0.0293923  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2916]
#set_load 0.974573  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2917]
#set_resistance 0.141545  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2917]
#set_load 1.22506  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2918]
#set_resistance 0.164278  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2918]
#set_load 0.0474483  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2919]
#set_resistance 0.00688862  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2919]
#set_load 0.149701  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2920]
#set_resistance 0.0224357  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2920]
#set_load 0.0639515  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2921]
#set_resistance 0.00962285  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2921]
#set_load 1.28014  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2922]
#set_resistance 0.180311  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2922]
#set_load 0.225413  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2923]
#set_resistance 0.0327455  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2923]
#set_load 0.116999  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2924]
#set_resistance 0.0176322  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2924]
#set_load 0.576152  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2925]
#set_resistance 0.0884656  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2925]
#set_load 0.920841  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2927]
#set_resistance 0.131935  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2927]
#set_load 0.432677  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2929]
#set_resistance 0.0555697  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2929]
#set_load 1.4182  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2930]
#set_resistance 0.206696  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2930]
#set_load 0.128638  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2931]
#set_resistance 0.0186214  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2931]
#set_load 2.04101  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2932]
#set_resistance 0.231681  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2932]
#set_load 0.247671  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2936]
#set_resistance 0.036144  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2936]
#set_load 0.253843  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2937]
#set_resistance 0.0368566  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2937]
#set_load 0.278686  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2940]
#set_resistance 0.0398915  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2940]
#set_load 0.197563  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2941]
#set_resistance 0.0285961  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2941]
#set_load 0.29551  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2944]
#set_resistance 0.0426989  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2944]
#set_load 0.59073  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2945]
#set_resistance 0.0860025  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2945]
#set_load 0.514271  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2948]
#set_resistance 0.0781475  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2948]
#set_load 0.232996  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2949]
#set_resistance 0.0355503  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2949]
#set_load 0.251938  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2951]
#set_resistance 0.0366146  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2951]
#set_load 0.522164  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2952]
#set_resistance 0.0755524  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2952]
#set_load 1.42129  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2954]
#set_resistance 0.119935  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2954]
#set_load 2.57603  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2955]
#set_resistance 0.292403  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2955]
#set_load 0.382076  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2956]
#set_resistance 0.0553311  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2956]
#set_load 3.36888  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2957]
#set_resistance 0.517172  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2957]
#set_load 0.923813  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2958]
#set_resistance 0.102943  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2958]
#set_load 0.09047  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2959]
#set_resistance 0.0134796  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2959]
#set_load 0.366679  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2961]
#set_resistance 0.0564772  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2961]
#set_load 0.0791485  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2962]
#set_resistance 0.0115466  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2962]
#set_load 3.39239  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2963]
#set_resistance 0.466036  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2963]
#set_load 0.549316  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2965]
#set_resistance 0.0836542  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2965]
#set_load 0.362541  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2966]
#set_resistance 0.0498473  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2966]
#set_load 1.58605  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2968]
#set_resistance 0.169549  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2968]
#set_load 0.129119  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2970]
#set_resistance 0.0192366  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2970]
#set_load 0.103686  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2971]
#set_resistance 0.0155437  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2971]
#set_load 1.50326  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2972]
#set_resistance 0.191703  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2972]
#set_load 0.124738  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2973]
#set_resistance 0.0185999  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2973]
#set_load 0.558808  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2974]
#set_resistance 0.0801555  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2974]
#set_load 1.34006  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2975]
#set_resistance 0.203695  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2975]
#set_load 0.451819  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2976]
#set_resistance 0.066709  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2976]
#set_load 0.305143  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2977]
#set_resistance 0.0443894  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2977]
#set_load 0.361493  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2979]
#set_resistance 0.0540057  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2979]
#set_load 0.104983  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2980]
#set_resistance 0.0159659  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2980]
#set_load 3.73458  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2982]
#set_resistance 0.573381  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2982]
#set_load 0.608696  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2984]
#set_resistance 0.0841167  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2984]
#set_load 1.43488  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2987]
#set_resistance 0.181706  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2987]
#set_load 0.953933  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2988]
#set_resistance 0.116988  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2988]
#set_load 2.16586  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2989]
#set_resistance 0.247111  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2989]
#set_load 0.354304  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2991]
#set_resistance 0.0514835  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2991]
#set_load 0.0513185  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2992]
#set_resistance 0.00747726  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2992]
#set_load 1.50736  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2993]
#set_resistance 0.138072  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2993]
#set_load 0.37063  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2994]
#set_resistance 0.0535525  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2994]
#set_load 1.07397  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2995]
#set_resistance 0.164255  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2995]
#set_load 3.52864  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2997]
#set_resistance 0.541421  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2997]
#set_load 0.360865  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2998]
#set_resistance 0.0523862  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2998]
#set_load 0.157846  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3000]
#set_resistance 0.0229587  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3000]
#set_load 0.220694  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3001]
#set_resistance 0.0340203  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3001]
#set_load 0.391975  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3003]
#set_resistance 0.0577174  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3003]
#set_load 4.91609  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3004]
#set_resistance 0.672086  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3004]
#set_load 0.560272  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3006]
#set_resistance 0.0723296  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3006]
#set_load 0.0449871  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3007]
#set_resistance 0.00679587  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3007]
#set_load 0.204168  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3008]
#set_resistance 0.0305157  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3008]
#set_load 0.695153  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3009]
#set_resistance 0.0925307  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3009]
#set_load 2.26378  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3010]
#set_resistance 0.215214  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3010]
#set_load 0.423627  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3013]
#set_resistance 0.0648347  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3013]
#set_load 0.976562  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3014]
#set_resistance 0.137644  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3014]
#set_load 0.258128  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3015]
#set_resistance 0.0391823  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3015]
#set_load 0.91718  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3016]
#set_resistance 0.114589  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3016]
#set_load 5.68637  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3017]
#set_resistance 0.680932  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3017]
#set_load 0.471958  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3018]
#set_resistance 0.0611712  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3018]
#set_load 1.43216  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3019]
#set_resistance 0.20657  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3019]
#set_load 0.150015  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3020]
#set_resistance 0.0215783  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3020]
#set_load 0.151999  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3021]
#set_resistance 0.0234904  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3021]
#set_load 0.176187  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3022]
#set_resistance 0.0260522  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3022]
#set_load 0.096511  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3023]
#set_resistance 0.0140754  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3023]
#set_load 1.05783  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3024]
#set_resistance 0.161729  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3024]
#set_load 0.0798169  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3025]
#set_resistance 0.0120751  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3025]
#set_load 0.235394  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3026]
#set_resistance 0.0340715  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3026]
#set_load 0.464364  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3027]
#set_resistance 0.0683002  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3027]
#set_load 0.153487  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3028]
#set_resistance 0.0225931  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3028]
#set_load 1.03284  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3029]
#set_resistance 0.150997  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3029]
#set_load 1.06863  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3030]
#set_resistance 0.143211  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3030]
#set_load 0.982432  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3031]
#set_resistance 0.150858  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3031]
#set_load 1.47437  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3032]
#set_resistance 0.211998  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3032]
#set_load 0.264493  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3033]
#set_resistance 0.039161  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3033]
#set_load 0.18827  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3034]
#set_resistance 0.0273547  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3034]
#set_load 0.0565106  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3035]
#set_resistance 0.00817368  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3035]
#set_load 0.10621  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3036]
#set_resistance 0.016265  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3036]
#set_load 0.0471829  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3037]
#set_resistance 0.00675982  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3037]
#set_load 4.7219  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3038]
#set_resistance 0.588059  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3038]
#set_load 1.45387  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3039]
#set_resistance 0.220103  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3039]
#set_load 0.445416  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3040]
#set_resistance 0.0660833  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3040]
#set_load 0.215587  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3041]
#set_resistance 0.032319  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3041]
#set_load 0.340842  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3042]
#set_resistance 0.0496912  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3042]
#set_load 0.250451  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3043]
#set_resistance 0.0361497  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3043]
#set_load 0.517457  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3044]
#set_resistance 0.0743618  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3044]
#set_load 0.294182  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3045]
#set_resistance 0.0436266  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3045]
#set_load 0.435747  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3046]
#set_resistance 0.0593197  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3046]
#set_load 0.507326  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3049]
#set_resistance 0.0763828  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3049]
#set_load 0.0796745  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3050]
#set_resistance 0.012285  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3050]
#set_load 0.575974  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3051]
#set_resistance 0.0868142  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3051]
#set_load 0.265982  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3052]
#set_resistance 0.038085  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3052]
#set_load 0.42934  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3053]
#set_resistance 0.0614313  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3053]
#set_load 1.49472  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3054]
#set_resistance 0.213971  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3054]
#set_load 0.288234  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3055]
#set_resistance 0.041915  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3055]
#set_load 0.501562  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3056]
#set_resistance 0.0756754  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3056]
#set_load 0.141134  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3057]
#set_resistance 0.0212111  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3057]
#set_load 0.268084  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3058]
#set_resistance 0.0401879  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3058]
#set_load 0.212583  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3059]
#set_resistance 0.0320365  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3059]
#set_load 0.222563  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3060]
#set_resistance 0.0326784  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3060]
#set_load 1.32556  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3061]
#set_resistance 0.190707  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3061]
#set_load 1.21168  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3062]
#set_resistance 0.185671  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3062]
#set_load 0.119639  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3063]
#set_resistance 0.0182238  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3063]
#set_load 0.167419  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3064]
#set_resistance 0.0242179  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3064]
#set_load 0.754497  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3065]
#set_resistance 0.113249  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3065]
#set_load 0.366087  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3066]
#set_resistance 0.0546789  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3066]
#set_load 1.48112  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3067]
#set_resistance 0.216931  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3067]
#set_load 0.156961  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3068]
#set_resistance 0.0238545  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3068]
#set_load 0.500078  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3069]
#set_resistance 0.0769301  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3069]
#set_load 0.396889  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3070]
#set_resistance 0.0611141  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3070]
#set_load 0.102399  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3071]
#set_resistance 0.0149428  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3071]
#set_load 0.357643  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3072]
#set_resistance 0.0521473  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3072]
#set_load 0.194676  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3073]
#set_resistance 0.0279373  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3073]
#set_load 1.31395  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3074]
#set_resistance 0.191462  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3074]
#set_load 1.05809  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3075]
#set_resistance 0.161488  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3075]
#set_load 0.0804121  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3076]
#set_resistance 0.0119504  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3076]
#set_load 0.206287  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3077]
#set_resistance 0.0305784  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3077]
#set_load 0.542728  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3078]
#set_resistance 0.0799657  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3078]
#set_load 0.084389  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3079]
#set_resistance 0.0124648  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3079]
#set_load 0.716708  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3080]
#set_resistance 0.10365  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3080]
#set_load 0.857875  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3081]
#set_resistance 0.107642  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3081]
#set_load 0.61937  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3083]
#set_resistance 0.0803741  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3083]
#set_load 0.258413  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3084]
#set_resistance 0.0392618  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3084]
#set_load 0.204436  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3085]
#set_resistance 0.031421  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3085]
#set_load 0.198805  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3086]
#set_resistance 0.0301463  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3086]
#set_load 0.153603  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3087]
#set_resistance 0.0227593  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3087]
#set_load 0.104891  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3088]
#set_resistance 0.0150662  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3088]
#set_load 0.182604  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3089]
#set_resistance 0.0276456  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3089]
#set_load 0.119501  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3090]
#set_resistance 0.0180823  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3090]
#set_load 0.286344  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3091]
#set_resistance 0.0440705  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3091]
#set_load 0.144838  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3092]
#set_resistance 0.0209989  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3092]
#set_load 0.208367  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3093]
#set_resistance 0.0302283  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3093]
#set_load 0.208041  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3094]
#set_resistance 0.0315234  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3094]
#set_load 0.272683  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3095]
#set_resistance 0.0405961  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3095]
#set_load 0.169857  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3096]
#set_resistance 0.0251366  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3096]
#set_load 0.103702  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3097]
#set_resistance 0.0149643  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3097]
#set_load 0.0678699  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3099]
#set_resistance 0.0102052  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3099]
#set_load 0.10039  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3100]
#set_resistance 0.0144791  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3100]
#set_load 0.0352495  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3101]
#set_resistance 0.00544462  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3101]
#set_load 0.273021  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3102]
#set_resistance 0.0417293  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3102]
#set_load 0.875024  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3103]
#set_resistance 0.121516  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3103]
#set_load 0.240659  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3104]
#set_resistance 0.0355197  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3104]
#set_load 0.155656  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3105]
#set_resistance 0.0238699  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3105]
#set_load 0.745446  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3106]
#set_resistance 0.0866905  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3106]
#set_load 0.392379  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3107]
#set_resistance 0.0576671  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3107]
#set_load 0.346611  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3108]
#set_resistance 0.0445361  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3108]
#set_load 0.340047  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3109]
#set_resistance 0.0524111  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3109]
#set_load 0.0810465  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3110]
#set_resistance 0.0120044  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3110]
#set_load 0.0598284  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3111]
#set_resistance 0.00894853  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3111]
#set_load 0.240022  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3112]
#set_resistance 0.0360821  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3112]
#set_load 0.107568  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3113]
#set_resistance 0.0158056  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3113]
#set_load 0.205311  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3114]
#set_resistance 0.0304267  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3114]
#set_load 0.698284  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3115]
#set_resistance 0.0921003  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3115]
#set_load 0.43082  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3116]
#set_resistance 0.0657729  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3116]
#set_load 1.01075  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3117]
#set_resistance 0.129274  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3117]
#set_load 0.0400695  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3118]
#set_resistance 0.00612961  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3118]
#set_load 0.110233  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3119]
#set_resistance 0.0169703  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3119]
#set_load 0.363688  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3120]
#set_resistance 0.0490682  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3120]
#set_load 1.92117  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3121]
#set_resistance 0.294701  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3121]
#set_load 0.511822  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3122]
#set_resistance 0.0755894  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3122]
#set_load 0.835992  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3123]
#set_resistance 0.119631  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3123]
#set_load 1.26936  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3124]
#set_resistance 0.181762  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3124]
#set_load 0.474534  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3125]
#set_resistance 0.0687813  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3125]
#set_load 0.37785  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3126]
#set_resistance 0.0579421  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3126]
#set_load 1.36184  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3127]
#set_resistance 0.196488  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3127]
#set_load 0.156592  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3128]
#set_resistance 0.023615  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3128]
#set_load 0.316519  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3129]
#set_resistance 0.0467167  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3129]
#set_load 2.00841  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3130]
#set_resistance 0.308213  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3130]
#set_load 0.640224  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3131]
#set_resistance 0.092424  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3131]
#set_load 0.255771  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3132]
#set_resistance 0.0388551  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3132]
#set_load 1.65938  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3133]
#set_resistance 0.243583  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3133]
#set_load 2.03474  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3134]
#set_resistance 0.309315  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3134]
#set_load 0.268523  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3135]
#set_resistance 0.0397493  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3135]
#set_load 0.226249  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3136]
#set_resistance 0.0343707  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3136]
#set_load 0.706827  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3137]
#set_resistance 0.107896  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3137]
#set_load 0.0942608  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3138]
#set_resistance 0.0140315  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3138]
#set_load 0.926458  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3139]
#set_resistance 0.133345  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3139]
#set_load 1.34  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3140]
#set_resistance 0.202432  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3140]
#set_load 0.236054  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3141]
#set_resistance 0.0353396  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3141]
#set_load 0.125065  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3142]
#set_resistance 0.0181184  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3142]
#set_load 0.831613  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3143]
#set_resistance 0.122989  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3143]
#set_load 0.146704  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3144]
#set_resistance 0.0215923  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3144]
#set_load 1.29776  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3145]
#set_resistance 0.191019  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3145]
#set_load 1.54856  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3146]
#set_resistance 0.236056  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3146]
#set_load 0.18621  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3147]
#set_resistance 0.0283581  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3147]
#set_load 0.239437  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3148]
#set_resistance 0.0368786  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3148]
#set_load 1.04599  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3149]
#set_resistance 0.155169  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3149]
#set_load 0.331689  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3150]
#set_resistance 0.0478763  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3150]
#set_load 0.952554  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3151]
#set_resistance 0.140322  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3151]
#set_load 0.447385  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3152]
#set_resistance 0.068772  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3152]
#set_load 0.140038  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3153]
#set_resistance 0.020998  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3153]
#set_load 0.332186  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3154]
#set_resistance 0.0512711  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3154]
#set_load 0.195253  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3155]
#set_resistance 0.0279976  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3155]
#set_load 0.104376  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3156]
#set_resistance 0.014938  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3156]
#set_load 1.38603  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3157]
#set_resistance 0.200307  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3157]
#set_load 0.29974  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3158]
#set_resistance 0.0456534  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3158]
#set_load 1.49022  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3159]
#set_resistance 0.229939  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3159]
#set_load 0.104885  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3160]
#set_resistance 0.0157997  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3160]
#set_load 0.13907  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3161]
#set_resistance 0.0202114  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3161]
#set_load 0.229908  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3162]
#set_resistance 0.034553  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3162]
#set_load 1.17238  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3163]
#set_resistance 0.173247  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3163]
#set_load 0.761794  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3164]
#set_resistance 0.111056  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3164]
#set_load 0.29481  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3165]
#set_resistance 0.0434771  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3165]
#set_load 0.802777  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3166]
#set_resistance 0.121979  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3166]
#set_load 0.105692  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3167]
#set_resistance 0.0151753  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3167]
#set_load 0.0597358  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3168]
#set_resistance 0.00858511  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3168]
#set_load 1.66221  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3169]
#set_resistance 0.237807  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3169]
#set_load 0.0364816  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3170]
#set_resistance 0.00557728  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3170]
#set_load 0.154839  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3171]
#set_resistance 0.0238226  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3171]
#set_load 0.579333  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3172]
#set_resistance 0.0881313  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3172]
#set_load 0.128312  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3173]
#set_resistance 0.0196885  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3173]
#set_load 0.0713823  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3174]
#set_resistance 0.0108317  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3174]
#set_load 0.410439  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3175]
#set_resistance 0.05299  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3175]
#set_load 1.78941  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3176]
#set_resistance 0.256278  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3176]
#set_load 0.406548  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3177]
#set_resistance 0.0603576  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3177]
#set_load 0.485464  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3179]
#set_resistance 0.073347  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3179]
#set_load 0.22727  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3180]
#set_resistance 0.0338382  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3180]
#set_load 0.0841827  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3181]
#set_resistance 0.0128967  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3181]
#set_load 1.50532  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3182]
#set_resistance 0.215912  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3182]
#set_load 0.162635  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3183]
#set_resistance 0.0245868  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3183]
#set_load 0.0841801  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3184]
#set_resistance 0.0126502  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3184]
#set_load 0.228501  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3185]
#set_resistance 0.0333422  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3185]
#set_load 2.1346  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3186]
#set_resistance 0.329201  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3186]
#set_load 0.731447  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3187]
#set_resistance 0.105717  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3187]
#set_load 0.160968  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3188]
#set_resistance 0.023241  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3188]
#set_load 1.40851  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3189]
#set_resistance 0.20622  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3189]
#set_load 0.111124  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3190]
#set_resistance 0.0170052  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3190]
#set_load 0.252274  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3192]
#set_resistance 0.0389867  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3192]
#set_load 2.98593  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3193]
#set_resistance 0.446121  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3193]
#set_load 0.800288  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3194]
#set_resistance 0.117282  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3194]
#set_load 0.077682  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3195]
#set_resistance 0.0116302  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3195]
#set_load 0.869015  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3196]
#set_resistance 0.125254  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3196]
#set_load 0.115754  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3197]
#set_resistance 0.0171729  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3197]
#set_load 0.424389  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3198]
#set_resistance 0.0619238  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3198]
#set_load 1.22493  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3199]
#set_resistance 0.16426  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3199]
#set_load 0.0537555  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3200]
#set_resistance 0.00785358  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3200]
#set_load 0.352044  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3201]
#set_resistance 0.0524319  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3201]
#set_load 0.119601  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3202]
#set_resistance 0.018039  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3202]
#set_load 0.259941  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3203]
#set_resistance 0.0375755  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3203]
#set_load 0.520177  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3204]
#set_resistance 0.079964  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3204]
#set_load 0.735842  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3205]
#set_resistance 0.112055  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3205]
#set_load 0.53995  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3206]
#set_resistance 0.0800648  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3206]
#set_load 0.959995  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3207]
#set_resistance 0.132522  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3207]
#set_load 0.626484  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3208]
#set_resistance 0.0965862  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3208]
#set_load 0.440554  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3209]
#set_resistance 0.0656511  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3209]
#set_load 0.272638  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3210]
#set_resistance 0.04006  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3210]
#set_load 1.26305  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3211]
#set_resistance 0.183977  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3211]
#set_load 0.216465  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3212]
#set_resistance 0.0325881  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3212]
#set_load 0.228503  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3213]
#set_resistance 0.0345564  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3213]
#set_load 0.28017  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3214]
#set_resistance 0.0416507  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3214]
#set_load 0.0531221  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3215]
#set_resistance 0.0076517  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3215]
#set_load 0.138486  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3216]
#set_resistance 0.0207983  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3216]
#set_load 0.153189  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3217]
#set_resistance 0.0219529  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3217]
#set_load 0.0589585  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3218]
#set_resistance 0.00885815  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3218]
#set_load 0.0968899  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3219]
#set_resistance 0.0147155  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3219]
#set_load 0.140571  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3220]
#set_resistance 0.0210584  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3220]
#set_load 0.136789  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3221]
#set_resistance 0.0210119  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3221]
#set_load 0.189563  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3222]
#set_resistance 0.0277646  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3222]
#set_load 0.0425512  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3223]
#set_resistance 0.00609904  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3223]
#set_load 0.241  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3224]
#set_resistance 0.0330851  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3224]
#set_load 0.323024  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3225]
#set_resistance 0.0447508  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3225]
#set_load 0.0592625  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3226]
#set_resistance 0.00858008  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3226]
#set_load 0.140522  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3227]
#set_resistance 0.0206949  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3227]
#set_load 0.123078  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3228]
#set_resistance 0.0180985  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3228]
#set_load 0.235557  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3229]
#set_resistance 0.034139  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3229]
#set_load 0.0524292  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3230]
#set_resistance 0.00792454  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3230]
#set_load 0.194297  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3231]
#set_resistance 0.029966  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3231]
#set_load 0.10599  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3232]
#set_resistance 0.0163579  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3232]
#set_load 0.251671  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3233]
#set_resistance 0.0375706  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3233]
#set_load 0.0301374  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3234]
#set_resistance 0.00453845  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3234]
#set_load 0.0708665  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3235]
#set_resistance 0.0102905  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3235]
#set_load 0.192344  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3236]
#set_resistance 0.0281524  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3236]
#set_load 0.280362  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3237]
#set_resistance 0.0420015  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3237]
#set_load 0.123408  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3238]
#set_resistance 0.0180299  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3238]
#set_load 0.105881  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3239]
#set_resistance 0.0155385  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3239]
#set_load 0.258701  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3240]
#set_resistance 0.0380407  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3240]
#set_load 0.268101  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3241]
#set_resistance 0.0395777  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3241]
#set_load 0.316723  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3242]
#set_resistance 0.0383101  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3242]
#set_load 0.227733  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3243]
#set_resistance 0.0312406  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3243]
#set_load 0.105084  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3244]
#set_resistance 0.0151398  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3244]
#set_load 0.282372  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3245]
#set_resistance 0.0414975  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3245]
#set_load 0.219866  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3246]
#set_resistance 0.0339668  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3246]
#set_load 0.118564  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3247]
#set_resistance 0.0172402  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3247]
#set_load 0.345539  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3248]
#set_resistance 0.0504812  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3248]
#set_load 0.0452941  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3249]
#set_resistance 0.0067335  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3249]
#set_load 0.0643632  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3250]
#set_resistance 0.0098684  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3250]
#set_load 0.144169  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3251]
#set_resistance 0.0212039  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3251]
#set_load 0.205901  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3252]
#set_resistance 0.0309738  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3252]
#set_load 0.0723488  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3253]
#set_resistance 0.0104781  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3253]
#set_load 0.186906  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3254]
#set_resistance 0.0272409  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3254]
#set_load 0.164147  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3255]
#set_resistance 0.0246386  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3255]
#set_load 0.0790949  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3256]
#set_resistance 0.0116639  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3256]
#set_load 0.177116  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3257]
#set_resistance 0.0264321  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3257]
#set_load 0.0558039  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3258]
#set_resistance 0.00815071  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3258]
#set_load 0.0592284  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3259]
#set_resistance 0.0088082  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3259]
#set_load 0.157252  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3260]
#set_resistance 0.0241065  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3260]
#set_load 0.0699828  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3261]
#set_resistance 0.0100338  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3261]
#set_load 0.0269329  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3262]
#set_resistance 0.00387427  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3262]
#set_load 0.1114  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3263]
#set_resistance 0.0171155  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3263]
#set_load 0.072972  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3264]
#set_resistance 0.0104827  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3264]
#set_load 0.0970968  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3265]
#set_resistance 0.0147828  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3265]
#set_load 0.19113  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3266]
#set_resistance 0.029314  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3266]
#set_load 0.0425315  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3267]
#set_resistance 0.00629016  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3267]
#set_load 1.04599  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3268]
#set_resistance 0.160488  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3268]
#set_load 0.167717  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3269]
#set_resistance 0.0249568  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3269]
#set_load 0.161312  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3270]
#set_resistance 0.0249289  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3270]
#set_load 0.233684  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3271]
#set_resistance 0.0358322  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3271]
#set_load 0.0582982  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3272]
#set_resistance 0.00899532  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3272]
#set_load 0.122114  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3273]
#set_resistance 0.0184398  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3273]
#set_load 0.0272588  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3274]
#set_resistance 0.00416934  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3274]
#set_load 0.15398  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3275]
#set_resistance 0.0227645  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3275]
#set_load 0.07444  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3276]
#set_resistance 0.0110093  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3276]
#set_load 0.101981  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3277]
#set_resistance 0.0148143  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3277]
#set_load 0.150804  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3278]
#set_resistance 0.022544  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3278]
#set_load 0.30383  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3279]
#set_resistance 0.0439672  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3279]
#set_load 1.17254  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3280]
#set_resistance 0.168636  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3280]
#set_load 0.676536  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3281]
#set_resistance 0.097749  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3281]
#set_load 0.188243  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3282]
#set_resistance 0.0280081  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3282]
#set_load 0.0475949  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3283]
#set_resistance 0.00731971  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3283]
#set_load 0.148285  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3284]
#set_resistance 0.0212372  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3284]
#set_load 0.339897  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3285]
#set_resistance 0.0496441  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3285]
#set_load 0.0952379  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3286]
#set_resistance 0.0137579  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3286]
#set_load 0.0843156  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3287]
#set_resistance 0.0121137  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3287]
#set_load 0.420659  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3288]
#set_resistance 0.0606014  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3288]
#set_load 0.0490953  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3289]
#set_resistance 0.00709426  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3289]
#set_load 3.72336  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3290]
#set_resistance 0.470084  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3290]
#set_load 0.0567393  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3291]
#set_resistance 0.00832722  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3291]
#set_load 0.166226  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3292]
#set_resistance 0.0244365  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3292]
#set_load 0.179771  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3293]
#set_resistance 0.0265491  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3293]
#set_load 0.107203  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3294]
#set_resistance 0.0160592  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3294]
#set_load 0.0476758  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3295]
#set_resistance 0.00704833  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3295]
#set_load 0.170201  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3296]
#set_resistance 0.0252591  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3296]
#set_load 0.205985  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3297]
#set_resistance 0.0300429  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3297]
#set_load 2.28381  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3298]
#set_resistance 0.348315  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3298]
#set_load 0.0795059  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3299]
#set_resistance 0.0122422  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3299]
#set_load 0.209237  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3300]
#set_resistance 0.0313357  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3300]
#set_load 0.1476  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3301]
#set_resistance 0.0224777  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3301]
#set_load 0.041985  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3302]
#set_resistance 0.00637774  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3302]
#set_load 0.449065  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3303]
#set_resistance 0.0682503  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3303]
#set_load 0.626825  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3304]
#set_resistance 0.0945884  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3304]
#set_load 0.0393407  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3305]
#set_resistance 0.00570607  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3305]
#set_load 0.198275  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3306]
#set_resistance 0.0304619  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3306]
#set_load 0.0621478  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3307]
#set_resistance 0.00891836  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3307]
#set_load 0.124484  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3308]
#set_resistance 0.0189642  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3308]
#set_load 0.323183  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3309]
#set_resistance 0.0480629  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3309]
#set_load 0.157891  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3310]
#set_resistance 0.0229771  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3310]
#set_load 0.057725  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3311]
#set_resistance 0.0087748  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3311]
#set_load 0.255653  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3312]
#set_resistance 0.0373454  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3312]
#set_load 0.137244  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3313]
#set_resistance 0.0197535  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3313]
#set_load 0.0363692  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3314]
#set_resistance 0.00562069  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3314]
#set_load 0.248853  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3315]
#set_resistance 0.0364617  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3315]
#set_load 0.0802766  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3316]
#set_resistance 0.0116549  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3316]
#set_load 0.0351398  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3317]
#set_resistance 0.00543255  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3317]
#set_load 0.287698  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3318]
#set_resistance 0.0434016  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3318]
#set_load 0.141397  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3319]
#set_resistance 0.0206743  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3319]
#set_load 0.278439  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3320]
#set_resistance 0.0410816  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3320]
#set_load 1.2586  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3321]
#set_resistance 0.143969  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3321]
#set_load 0.399647  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3322]
#set_resistance 0.0615759  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3322]
#set_load 0.107291  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3323]
#set_resistance 0.0162316  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3323]
#set_load 0.393398  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3324]
#set_resistance 0.0585646  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3324]
#set_load 1.00352  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3325]
#set_resistance 0.154364  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3325]
#set_load 0.493002  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3326]
#set_resistance 0.0757574  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3326]
#set_load 0.0970526  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3327]
#set_resistance 0.0148569  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3327]
#set_load 0.0773381  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3328]
#set_resistance 0.0116187  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3328]
#set_load 0.251707  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3329]
#set_resistance 0.0379958  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3329]
#set_load 0.114104  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3330]
#set_resistance 0.0170228  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3330]
#set_load 0.0604012  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3331]
#set_resistance 0.008941  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3331]
#set_load 0.278  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3332]
#set_resistance 0.0404601  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3332]
#set_load 0.0598832  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3333]
#set_resistance 0.00904085  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3333]
#set_load 4.40024  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3334]
#set_resistance 0.526059  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3334]
#set_load 0.0965705  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3335]
#set_resistance 0.0138164  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3335]
#set_load 0.0764392  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3336]
#set_resistance 0.0115038  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3336]
#set_load 0.302107  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3337]
#set_resistance 0.0439097  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3337]
#set_load 0.151206  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3338]
#set_resistance 0.0225616  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3338]
#set_load 0.0572829  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3339]
#set_resistance 0.00885598  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3339]
#set_load 0.112862  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3340]
#set_resistance 0.0168346  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3340]
#set_load 0.0906843  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3341]
#set_resistance 0.0130107  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3341]
#set_load 0.164513  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3343]
#set_resistance 0.0248227  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3343]
#set_load 0.351311  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3344]
#set_resistance 0.0508065  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3344]
#set_load 0.0264309  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3345]
#set_resistance 0.00407269  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3345]
#set_load 0.13795  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3346]
#set_resistance 0.0202819  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3346]
#set_load 0.106885  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3347]
#set_resistance 0.0154868  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3347]
#set_load 0.0845092  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3348]
#set_resistance 0.0121132  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3348]
#set_load 0.37708  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3349]
#set_resistance 0.0543507  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3349]
#set_load 0.189783  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3350]
#set_resistance 0.0275607  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3350]
#set_load 0.0984545  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3351]
#set_resistance 0.0144529  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3351]
#set_load 0.165805  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3352]
#set_resistance 0.0244621  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3352]
#set_load 0.380596  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3353]
#set_resistance 0.0546135  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3353]
#set_load 0.154059  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3354]
#set_resistance 0.0225856  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3354]
#set_load 0.499661  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3355]
#set_resistance 0.0720621  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3355]
#set_load 0.133437  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3356]
#set_resistance 0.0194051  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3356]
#set_load 0.0934013  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3357]
#set_resistance 0.01375  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3357]
#set_load 0.808863  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3358]
#set_resistance 0.116201  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3358]
#set_load 0.288327  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3359]
#set_resistance 0.0425742  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3359]
#set_load 0.146182  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3360]
#set_resistance 0.0225119  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3360]
#set_load 0.780063  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3361]
#set_resistance 0.0904475  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3361]
#set_load 0.0424276  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3362]
#set_resistance 0.00626575  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3362]
#set_load 0.320579  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3363]
#set_resistance 0.0472926  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3363]
#set_load 0.287745  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3364]
#set_resistance 0.0418792  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3364]
#set_load 0.558441  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3365]
#set_resistance 0.0738865  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3365]
#set_load 0.738673  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3366]
#set_resistance 0.0930463  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3366]
#set_load 0.0984926  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3367]
#set_resistance 0.0141631  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3367]
#set_load 0.145569  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3368]
#set_resistance 0.0216012  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3368]
#set_load 0.194738  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3369]
#set_resistance 0.0288863  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3369]
#set_load 0.089742  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3370]
#set_resistance 0.0133396  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3370]
#set_load 1.41432  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3371]
#set_resistance 0.20379  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3371]
#set_load 0.747641  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3372]
#set_resistance 0.107774  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3372]
#set_load 0.0598051  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3373]
#set_resistance 0.00912732  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3373]
#set_load 0.123677  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3375]
#set_resistance 0.0189168  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3375]
#set_load 0.657805  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3376]
#set_resistance 0.0954577  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3376]
#set_load 0.084974  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3377]
#set_resistance 0.0122292  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3377]
#set_load 0.0854579  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3378]
#set_resistance 0.0124438  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3378]
#set_load 0.150663  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3379]
#set_resistance 0.0222301  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3379]
#set_load 0.465376  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3380]
#set_resistance 0.0704919  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3380]
#set_load 0.0597648  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3383]
#set_resistance 0.00856655  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3383]
#set_load 0.259192  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3384]
#set_resistance 0.0372753  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3384]
#set_load 0.567054  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3385]
#set_resistance 0.0782114  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3385]
#set_load 0.327171  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3388]
#set_resistance 0.0504202  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3388]
#set_load 0.406023  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3389]
#set_resistance 0.0597179  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3389]
#set_load 0.402295  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3390]
#set_resistance 0.0618593  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3390]
#set_load 0.0532892  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3391]
#set_resistance 0.00804576  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3391]
#set_load 0.372977  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3392]
#set_resistance 0.0557041  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3392]
#set_load 0.677244  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3393]
#set_resistance 0.076121  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3393]
#set_load 0.83512  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3395]
#set_resistance 0.0967429  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3395]
#set_load 0.0978037  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3396]
#set_resistance 0.014288  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3396]
#set_load 0.419631  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3397]
#set_resistance 0.0610537  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3397]
#set_load 0.0859692  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3398]
#set_resistance 0.0123748  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3398]
#set_load 0.452112  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3399]
#set_resistance 0.0546748  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3399]
#set_load 1.47281  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3400]
#set_resistance 0.212076  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3400]
#set_load 0.327224  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3401]
#set_resistance 0.0500934  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3401]
#set_load 0.226832  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3402]
#set_resistance 0.0344864  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3402]
#set_load 0.357855  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3404]
#set_resistance 0.0518448  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3404]
#set_load 0.137683  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3405]
#set_resistance 0.0211331  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3405]
#set_load 0.659444  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3406]
#set_resistance 0.0975616  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3406]
#set_load 0.552471  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3407]
#set_resistance 0.0834433  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3407]
#set_load 2.23483  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3408]
#set_resistance 0.33364  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3408]
#set_load 0.259885  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3409]
#set_resistance 0.0373908  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3409]
#set_load 0.2678  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3410]
#set_resistance 0.0411069  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3410]
#set_load 0.0607014  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3411]
#set_resistance 0.00895262  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3411]
#set_load 0.435936  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3412]
#set_resistance 0.0628455  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3412]
#set_load 0.342713  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3413]
#set_resistance 0.0492553  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3413]
#set_load 0.373471  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3414]
#set_resistance 0.054008  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3414]
#set_load 0.183858  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3415]
#set_resistance 0.0266318  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3415]
#set_load 0.23604  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3416]
#set_resistance 0.0325043  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3416]
#set_load 0.160587  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3417]
#set_resistance 0.023698  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3417]
#set_load 0.0653265  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3418]
#set_resistance 0.0095148  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3418]
#set_load 0.16244  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3419]
#set_resistance 0.0241928  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3419]
#set_load 1.18377  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3420]
#set_resistance 0.119927  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3420]
#set_load 0.753363  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3421]
#set_resistance 0.0921706  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3421]
#set_load 0.0810946  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3422]
#set_resistance 0.0121275  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3422]
#set_load 0.0457103  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3423]
#set_resistance 0.00680031  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3423]
#set_load 0.37976  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3424]
#set_resistance 0.0548004  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3424]
#set_load 0.138668  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3425]
#set_resistance 0.0203665  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3425]
#set_load 0.316848  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3426]
#set_resistance 0.0481458  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3426]
#set_load 0.138945  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3427]
#set_resistance 0.0206986  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3427]
#set_load 0.322098  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3428]
#set_resistance 0.0485463  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3428]
#set_load 0.263093  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3429]
#set_resistance 0.0393739  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3429]
#set_load 3.89846  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3430]
#set_resistance 0.390954  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3430]
#set_load 0.329323  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3431]
#set_resistance 0.0457292  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3431]
#set_load 0.416129  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3432]
#set_resistance 0.0577788  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3432]
#set_load 0.295101  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3433]
#set_resistance 0.0455967  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3433]
#set_load 0.253068  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3434]
#set_resistance 0.0366427  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3434]
#set_load 0.510277  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3435]
#set_resistance 0.0783419  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3435]
#set_load 1.48421  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3436]
#set_resistance 0.175935  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3436]
#set_load 0.0323229  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3437]
#set_resistance 0.00473664  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3437]
#set_load 0.137748  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3438]
#set_resistance 0.0200728  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3438]
#set_load 0.246719  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3439]
#set_resistance 0.0380939  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3439]
#set_load 0.423502  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3440]
#set_resistance 0.0615499  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3440]
#set_load 0.253226  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3441]
#set_resistance 0.0390153  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3441]
#set_load 0.323274  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3442]
#set_resistance 0.0482908  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3442]
#set_load 0.446494  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3443]
#set_resistance 0.0689775  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3443]
#set_load 0.107506  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3444]
#set_resistance 0.0158304  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3444]
#set_load 0.203838  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3445]
#set_resistance 0.029407  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3445]
#set_load 0.25043  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3446]
#set_resistance 0.0383378  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3446]
#set_load 1.18173  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3447]
#set_resistance 0.147954  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3447]
#set_load 1.40558  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3448]
#set_resistance 0.133969  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3448]
#set_load 0.0790492  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3453]
#set_resistance 0.0120461  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3453]
#set_load 0.236183  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3454]
#set_resistance 0.0344888  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3454]
#set_load 0.179787  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3456]
#set_resistance 0.0275228  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3456]
#set_load 1.71363  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3457]
#set_resistance 0.184987  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3457]
#set_load 0.214329  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3459]
#set_resistance 0.0314714  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3459]
#set_load 0.318714  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3460]
#set_resistance 0.0483941  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3460]
#set_load 0.421422  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3461]
#set_resistance 0.0635641  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3461]
#set_load 1.26548  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3462]
#set_resistance 0.182745  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3462]
#set_load 1.03755  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3463]
#set_resistance 0.149925  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3463]
#set_load 0.137478  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3464]
#set_resistance 0.0203816  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3464]
#set_load 0.215278  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3465]
#set_resistance 0.0331086  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3465]
#set_load 0.15753  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3466]
#set_resistance 0.0227314  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3466]
#set_load 0.591527  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3467]
#set_resistance 0.0899143  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3467]
#set_load 0.197436  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3468]
#set_resistance 0.0283499  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3468]
#set_load 0.346451  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3469]
#set_resistance 0.0527472  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3469]
#set_load 1.35184  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3470]
#set_resistance 0.187451  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3470]
#set_load 1.75316  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3471]
#set_resistance 0.251199  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3471]
#set_load 0.152009  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3472]
#set_resistance 0.0234595  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3472]
#set_load 0.895183  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3473]
#set_resistance 0.135713  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3473]
#set_load 0.0920993  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3474]
#set_resistance 0.0132354  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3474]
#set_load 0.0721937  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3475]
#set_resistance 0.0110331  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3475]
#set_load 1.64679  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3476]
#set_resistance 0.214279  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3476]
#set_load 1.65385  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3477]
#set_resistance 0.237321  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3477]
#set_load 0.157881  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3478]
#set_resistance 0.0242468  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3478]
#set_load 0.198577  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3479]
#set_resistance 0.0300914  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3479]
#set_load 0.538012  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3480]
#set_resistance 0.0814007  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3480]
#set_load 0.196354  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3481]
#set_resistance 0.0282415  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3481]
#set_load 0.248599  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3482]
#set_resistance 0.037658  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3482]
#set_load 0.693354  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3483]
#set_resistance 0.0776825  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3483]
#set_load 1.70212  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3484]
#set_resistance 0.244325  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3484]
#set_load 0.20123  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3485]
#set_resistance 0.030535  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3485]
#set_load 0.593055  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3486]
#set_resistance 0.0900216  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3486]
#set_load 0.108906  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3487]
#set_resistance 0.01571  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3487]
#set_load 0.363659  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3488]
#set_resistance 0.0552517  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3488]
#set_load 1.78103  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3489]
#set_resistance 0.186727  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3489]
#set_load 0.671942  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3491]
#set_resistance 0.0750026  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3491]
#set_load 1.73308  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3492]
#set_resistance 0.248634  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3492]
#set_load 0.167723  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3493]
#set_resistance 0.025721  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3493]
#set_load 1.14686  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3495]
#set_resistance 0.174577  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3495]
#set_load 0.465423  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3496]
#set_resistance 0.0649617  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3496]
#set_load 0.243913  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3497]
#set_resistance 0.0361715  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3497]
#set_load 1.04522  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3498]
#set_resistance 0.136389  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3498]
#set_load 0.0716807  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3499]
#set_resistance 0.0109666  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3499]
#set_load 3.64805  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3500]
#set_resistance 0.320952  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3500]
#set_load 0.240886  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3501]
#set_resistance 0.0370169  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3501]
#set_load 0.755565  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3502]
#set_resistance 0.104176  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3502]
#set_load 0.127966  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3503]
#set_resistance 0.0191716  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3503]
#set_load 1.01519  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3504]
#set_resistance 0.156808  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3504]
#set_load 0.197574  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3505]
#set_resistance 0.0285899  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3505]
#set_load 0.230588  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3506]
#set_resistance 0.0348411  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3506]
#set_load 0.228611  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3507]
#set_resistance 0.0330399  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3507]
#set_load 0.24388  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3508]
#set_resistance 0.035549  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3508]
#set_load 0.0880621  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3509]
#set_resistance 0.0129984  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3509]
#set_load 0.10159  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3510]
#set_resistance 0.0151049  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3510]
#set_load 0.163468  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3511]
#set_resistance 0.0241287  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3511]
#set_load 0.171383  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3512]
#set_resistance 0.0245906  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3512]
#set_load 0.131959  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3513]
#set_resistance 0.0203886  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3513]
#set_load 0.148978  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3514]
#set_resistance 0.0229182  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3514]
#set_load 0.269495  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3515]
#set_resistance 0.0413063  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3515]
#set_load 0.298612  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3516]
#set_resistance 0.0432894  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3516]
#set_load 0.15076  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3517]
#set_resistance 0.0225442  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3517]
#set_load 0.252948  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3518]
#set_resistance 0.0390591  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3518]
#set_load 0.296233  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3519]
#set_resistance 0.0435539  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3519]
#set_load 0.0771367  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3520]
#set_resistance 0.0110522  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3520]
#set_load 0.0421625  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3521]
#set_resistance 0.00649442  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3521]
#set_load 0.25556  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3522]
#set_resistance 0.0374997  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3522]
#set_load 0.0811244  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3523]
#set_resistance 0.0122199  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3523]
#set_load 0.0899518  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3524]
#set_resistance 0.0130926  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3524]
#set_load 0.0932077  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3525]
#set_resistance 0.013621  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3525]
#set_load 0.267846  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3526]
#set_resistance 0.0395475  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3526]
#set_load 0.172042  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3527]
#set_resistance 0.0251068  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3527]
#set_load 0.0991987  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3528]
#set_resistance 0.0144758  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3528]
#set_load 2.03965  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3529]
#set_resistance 0.277545  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3529]
#set_load 0.0948476  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3530]
#set_resistance 0.0136294  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3530]
#set_load 0.349279  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3531]
#set_resistance 0.0529438  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3531]
#set_load 0.263582  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3532]
#set_resistance 0.0385283  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3532]
#set_load 0.0661666  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3533]
#set_resistance 0.0095128  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3533]
#set_load 2.16402  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3534]
#set_resistance 0.258943  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3534]
#set_load 0.080934  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3535]
#set_resistance 0.0120478  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3535]
#set_load 0.052856  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3537]
#set_resistance 0.00815773  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3537]
#set_load 0.143958  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3538]
#set_resistance 0.021414  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3538]
#set_load 0.055594  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3539]
#set_resistance 0.00857032  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3539]
#set_load 1.59053  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3540]
#set_resistance 0.199634  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3540]
#set_load 1.67262  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3541]
#set_resistance 0.140805  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3541]
#set_load 1.93943  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3542]
#set_resistance 0.16378  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3542]
#set_load 0.433599  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3544]
#set_resistance 0.0664443  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3544]
#set_load 0.0733386  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3547]
#set_resistance 0.0107777  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3547]
#set_load 0.148249  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3549]
#set_resistance 0.022883  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3549]
#set_load 0.141117  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3550]
#set_resistance 0.0204839  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3550]
#set_load 0.179196  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3551]
#set_resistance 0.0256937  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3551]
#set_load 1.69537  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3552]
#set_resistance 0.213458  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3552]
#set_load 1.7918  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3553]
#set_resistance 0.15922  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3553]
#set_load 0.11674  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3554]
#set_resistance 0.0178177  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3554]
#set_load 0.577824  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3555]
#set_resistance 0.070368  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3555]
#set_load 0.0309761  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3556]
#set_resistance 0.0046289  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3556]
#set_load 0.506852  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3557]
#set_resistance 0.0773701  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3557]
#set_load 0.819898  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3558]
#set_resistance 0.107702  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3558]
#set_load 1.04671  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3559]
#set_resistance 0.1448  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3559]
#set_load 1.1549  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3560]
#set_resistance 0.159742  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3560]
#set_load 0.811172  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3561]
#set_resistance 0.120566  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3561]
#set_load 0.0713  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3562]
#set_resistance 0.0104497  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3562]
#set_load 0.13891  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3564]
#set_resistance 0.0210747  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3564]
#set_load 0.0960115  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3565]
#set_resistance 0.0137746  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3565]
#set_load 1.42287  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3566]
#set_resistance 0.215141  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3566]
#set_load 0.114751  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3567]
#set_resistance 0.0175513  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3567]
#set_load 0.216496  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3568]
#set_resistance 0.0324709  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3568]
#set_load 0.104737  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3569]
#set_resistance 0.0153316  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3569]
#set_load 0.126465  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3570]
#set_resistance 0.0185527  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3570]
#set_load 0.18518  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3571]
#set_resistance 0.027812  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3571]
#set_load 0.250136  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3572]
#set_resistance 0.0363909  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3572]
#set_load 0.0776944  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3573]
#set_resistance 0.0118891  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3573]
#set_load 0.128611  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3574]
#set_resistance 0.0189174  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3574]
#set_load 0.158156  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3575]
#set_resistance 0.0237715  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3575]
#set_load 1.87236  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3576]
#set_resistance 0.239299  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3576]
#set_load 2.1637  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3577]
#set_resistance 0.288387  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3577]
#set_load 0.0864308  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3578]
#set_resistance 0.0126202  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3578]
#set_load 0.424191  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3579]
#set_resistance 0.0640814  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3579]
#set_load 0.313342  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3580]
#set_resistance 0.0471619  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3580]
#set_load 1.64439  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3582]
#set_resistance 0.147478  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3582]
#set_load 1.83598  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3583]
#set_resistance 0.23334  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3583]
#set_load 0.111184  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3585]
#set_resistance 0.0164565  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3585]
#set_load 0.236687  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3586]
#set_resistance 0.0346663  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3586]
#set_load 0.195745  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3587]
#set_resistance 0.030055  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3587]
#set_load 0.831978  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3589]
#set_resistance 0.0977903  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3589]
#set_load 0.0560288  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3590]
#set_resistance 0.00815018  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3590]
#set_load 0.221555  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3591]
#set_resistance 0.0332355  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3591]
#set_load 0.129884  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3593]
#set_resistance 0.0193088  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3593]
#set_load 0.0261195  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3594]
#set_resistance 0.00396866  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3594]
#set_load 0.660801  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3595]
#set_resistance 0.0931794  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3595]
#set_load 0.446905  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3597]
#set_resistance 0.0690382  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3597]
#set_load 2.05935  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3598]
#set_resistance 0.20247  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3598]
#set_load 0.120222  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3599]
#set_resistance 0.0175937  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3599]
#set_load 0.474357  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3600]
#set_resistance 0.0538747  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3600]
#set_load 0.354326  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3601]
#set_resistance 0.0510089  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3601]
#set_load 0.235547  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3602]
#set_resistance 0.0356059  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3602]
#set_load 0.685666  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3603]
#set_resistance 0.0944252  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3603]
#set_load 0.241463  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3604]
#set_resistance 0.0358445  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3604]
#set_load 0.886978  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3605]
#set_resistance 0.134277  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3605]
#set_load 1.04292  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3606]
#set_resistance 0.146096  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3606]
#set_load 1.90758  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3608]
#set_resistance 0.245975  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3608]
#set_load 0.145082  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3609]
#set_resistance 0.0220584  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3609]
#set_load 0.277248  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3610]
#set_resistance 0.0412508  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3610]
#set_load 0.14507  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3611]
#set_resistance 0.0212942  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3611]
#set_load 1.91944  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3612]
#set_resistance 0.229552  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3612]
#set_load 0.0549854  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3613]
#set_resistance 0.00796776  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3613]
#set_load 0.216751  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3614]
#set_resistance 0.031817  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3614]
#set_load 0.153168  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3615]
#set_resistance 0.0221193  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3615]
#set_load 1.97313  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3616]
#set_resistance 0.235302  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3616]
#set_load 0.15589  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3618]
#set_resistance 0.0235674  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3618]
#set_load 0.253551  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3619]
#set_resistance 0.0377941  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3619]
#set_load 0.0611276  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3620]
#set_resistance 0.00881601  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3620]
#set_load 2.55741  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3621]
#set_resistance 0.250742  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3621]
#set_load 2.31431  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3627]
#set_resistance 0.27563  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3627]
#set_load 0.0484652  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3628]
#set_resistance 0.00746556  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3628]
#set_load 0.248835  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3629]
#set_resistance 0.0368316  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3629]
#set_load 0.113883  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3630]
#set_resistance 0.017276  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3630]
#set_load 0.0891198  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3631]
#set_resistance 0.0129281  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3631]
#set_load 2.77707  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3632]
#set_resistance 0.289469  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3632]
#set_load 0.167425  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3633]
#set_resistance 0.02558  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3633]
#set_load 7.33871  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3635]
#set_resistance 0.68867  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3635]
#set_load 0.861622  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3636]
#set_resistance 0.0966622  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3636]
#set_load 2.05386  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3637]
#set_resistance 0.24733  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3637]
#set_load 0.554885  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3638]
#set_resistance 0.0852619  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3638]
#set_load 1.21552  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3639]
#set_resistance 0.167381  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3639]
#set_load 0.778059  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3640]
#set_resistance 0.105877  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3640]
#set_load 1.22371  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3641]
#set_resistance 0.158006  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3641]
#set_load 1.43975  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3642]
#set_resistance 0.202586  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3642]
#set_load 0.349178  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3644]
#set_resistance 0.0504664  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3644]
#set_load 0.115703  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3648]
#set_resistance 0.0175921  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3648]
#set_load 0.238309  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3649]
#set_resistance 0.0357472  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3649]
#set_load 0.0693624  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3651]
#set_resistance 0.0105899  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3651]
#set_load 1.33208  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3653]
#set_resistance 0.142203  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3653]
#set_load 0.147756  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3654]
#set_resistance 0.0222924  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3654]
#set_load 0.657726  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3655]
#set_resistance 0.0762216  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3655]
#set_load 3.46204  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3656]
#set_resistance 0.525567  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3656]
#set_load 3.93186  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3657]
#set_resistance 0.597959  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3657]
#set_load 0.108116  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3659]
#set_resistance 0.0159091  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3659]
#set_load 3.31561  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3660]
#set_resistance 0.511265  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3660]
#set_load 0.462439  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3661]
#set_resistance 0.0666591  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3661]
#set_load 3.36027  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3662]
#set_resistance 0.518426  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3662]
#set_load 0.198349  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3663]
#set_resistance 0.0272004  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3663]
#set_load 3.01055  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3664]
#set_resistance 0.464078  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3664]
#set_load 0.281869  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3665]
#set_resistance 0.0386409  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3665]
#set_load 3.48393  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3666]
#set_resistance 0.537509  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3666]
#set_load 0.477238  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3667]
#set_resistance 0.0643009  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3667]
#set_load 2.87737  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3668]
#set_resistance 0.442256  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3668]
#set_load 0.114649  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3669]
#set_resistance 0.016124  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3669]
#set_load 3.41284  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3670]
#set_resistance 0.526646  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3670]
#set_load 0.138852  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3671]
#set_resistance 0.0184252  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3671]
#set_load 0.372332  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3672]
#set_resistance 0.0546085  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3672]
#set_load 3.18949  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3673]
#set_resistance 0.491078  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3673]
#set_load 0.120184  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3674]
#set_resistance 0.0168268  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3674]
#set_load 3.86672  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3675]
#set_resistance 0.590675  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3675]
#set_load 0.159072  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3676]
#set_resistance 0.0214254  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3676]
#set_load 3.67275  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3677]
#set_resistance 0.559907  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3677]
#set_load 0.170845  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3678]
#set_resistance 0.0230267  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3678]
#set_load 0.437204  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3679]
#set_resistance 0.0675204  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3679]
#set_load 4.08067  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3680]
#set_resistance 0.621334  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3680]
#set_load 0.219711  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3681]
#set_resistance 0.0300009  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3681]
#set_load 0.609816  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3682]
#set_resistance 0.0891312  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3682]
#set_load 0.489186  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3684]
#set_resistance 0.0735539  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3684]
#set_load 0.115146  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3685]
#set_resistance 0.0177414  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3685]
#set_load 0.421036  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3686]
#set_resistance 0.0637746  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3686]
#set_load 0.580547  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3687]
#set_resistance 0.0785083  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3687]
#set_load 0.334625  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3688]
#set_resistance 0.0507784  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3688]
#set_load 0.725298  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3689]
#set_resistance 0.101377  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3689]
#set_load 0.659168  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3690]
#set_resistance 0.0906869  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3690]
#set_load 0.626075  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3691]
#set_resistance 0.0842573  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3691]
#set_load 0.116656  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3692]
#set_resistance 0.0176145  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3692]
#set_load 0.669296  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3693]
#set_resistance 0.0941777  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3693]
#set_load 3.70653  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3694]
#set_resistance 0.562076  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3694]
#set_load 0.16723  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3696]
#set_resistance 0.0226217  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3696]
#set_load 0.644056  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3697]
#set_resistance 0.0876939  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3697]
#set_load 0.596197  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3698]
#set_resistance 0.0808776  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3698]
#set_load 0.141958  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3699]
#set_resistance 0.021844  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3699]
#set_load 0.457083  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3700]
#set_resistance 0.0614854  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3700]
#set_load 0.087377  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3702]
#set_resistance 0.0126179  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3702]
#set_load 0.890208  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3703]
#set_resistance 0.120657  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3703]
#set_load 0.452067  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3705]
#set_resistance 0.0686992  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3705]
#set_load 0.513514  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3706]
#set_resistance 0.0697743  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3706]
#set_load 3.90793  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3707]
#set_resistance 0.597067  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3707]
#set_load 0.198366  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3711]
#set_resistance 0.0289825  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3711]
#set_load 0.375167  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3712]
#set_resistance 0.0568021  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3712]
#set_load 0.13337  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3713]
#set_resistance 0.0199969  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3713]
#set_load 0.34825  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3714]
#set_resistance 0.0522375  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3714]
#set_load 0.0938423  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3715]
#set_resistance 0.0140325  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3715]
#set_load 0.0503615  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3716]
#set_resistance 0.00770141  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3716]
#set_load 0.0687416  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3717]
#set_resistance 0.0102155  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3717]
#set_load 0.174634  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3718]
#set_resistance 0.0250698  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3718]
#set_load 0.119631  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3719]
#set_resistance 0.0184457  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3719]
#set_load 0.255619  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3720]
#set_resistance 0.0389787  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3720]
#set_load 0.13106  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3721]
#set_resistance 0.019269  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3721]
#set_load 0.0563542  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3722]
#set_resistance 0.00860549  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3722]
#set_load 0.076467  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3723]
#set_resistance 0.0113188  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3723]
#set_load 0.0817638  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3724]
#set_resistance 0.011978  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3724]
#set_load 0.146782  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3725]
#set_resistance 0.0224488  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3725]
#set_load 0.651452  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3726]
#set_resistance 0.094388  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3726]
#set_load 0.580156  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3727]
#set_resistance 0.0781887  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3727]
#set_load 0.195259  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3728]
#set_resistance 0.0268621  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3728]
#set_load 0.0779314  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3730]
#set_resistance 0.0116605  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3730]
#set_load 0.47043  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3731]
#set_resistance 0.0723967  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3731]
#set_load 0.142521  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3732]
#set_resistance 0.0218365  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3732]
#set_load 0.21873  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3733]
#set_resistance 0.032706  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3733]
#set_load 0.0994024  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3734]
#set_resistance 0.0147157  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3734]
#set_load 0.461205  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3735]
#set_resistance 0.0707114  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3735]
#set_load 0.0756774  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3736]
#set_resistance 0.0112467  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3736]
#set_load 0.246965  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3737]
#set_resistance 0.0375386  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3737]
#set_load 0.0985556  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3738]
#set_resistance 0.0147917  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3738]
#set_load 0.180002  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3739]
#set_resistance 0.0277997  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3739]
#set_load 0.0905206  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3740]
#set_resistance 0.0130604  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3740]
#set_load 0.425679  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3742]
#set_resistance 0.0653475  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3742]
#set_load 0.0808522  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3743]
#set_resistance 0.0115919  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3743]
#set_load 0.15817  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3744]
#set_resistance 0.02432  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3744]
#set_load 0.174045  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3745]
#set_resistance 0.0258416  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3745]
#set_load 0.473479  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3747]
#set_resistance 0.0730304  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3747]
#set_load 4.37324  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3748]
#set_resistance 0.529754  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3748]
#set_load 0.15954  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3750]
#set_resistance 0.0245941  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3750]
#set_load 0.103702  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3751]
#set_resistance 0.0158148  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3751]
#set_load 0.231379  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3753]
#set_resistance 0.0350488  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3753]
#set_load 0.539253  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3754]
#set_resistance 0.0826119  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3754]
#set_load 0.0571157  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3755]
#set_resistance 0.00872078  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3755]
#set_load 0.136235  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3756]
#set_resistance 0.020816  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3756]
#set_load 0.0412374  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3757]
#set_resistance 0.00612683  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3757]
#set_load 0.37683  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3758]
#set_resistance 0.0575809  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3758]
#set_load 0.0882416  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3759]
#set_resistance 0.0135219  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3759]
#set_load 0.245774  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3760]
#set_resistance 0.0379051  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3760]
#set_load 0.101277  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3761]
#set_resistance 0.0148653  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3761]
#set_load 0.11631  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3762]
#set_resistance 0.0173257  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3762]
#set_load 0.176212  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3763]
#set_resistance 0.0258672  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3763]
#set_load 0.393212  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3764]
#set_resistance 0.0600257  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3764]
#set_load 0.0273057  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3765]
#set_resistance 0.00412608  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3765]
#set_load 0.575127  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3767]
#set_resistance 0.0878517  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3767]
#set_load 0.191007  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3768]
#set_resistance 0.0288028  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3768]
#set_load 1.61212  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3769]
#set_resistance 0.194429  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3769]
#set_load 0.628839  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3770]
#set_resistance 0.0921922  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3770]
#set_load 0.174481  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3771]
#set_resistance 0.0264199  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3771]
#set_load 0.244755  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3773]
#set_resistance 0.0378397  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3773]
#set_load 0.191153  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3775]
#set_resistance 0.029351  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3775]
#set_load 0.370531  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3777]
#set_resistance 0.0531028  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3777]
#set_load 0.0767185  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3778]
#set_resistance 0.0115401  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3778]
#set_load 0.37964  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3780]
#set_resistance 0.0582768  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3780]
#set_load 0.142091  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3781]
#set_resistance 0.0217204  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3781]
#set_load 2.63722  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3782]
#set_resistance 0.325003  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3782]
#set_load 0.687461  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3783]
#set_resistance 0.100959  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3783]
#set_load 0.0836994  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3785]
#set_resistance 0.0122199  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3785]
#set_load 0.212344  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3787]
#set_resistance 0.0325609  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3787]
#set_load 0.0653915  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3788]
#set_resistance 0.00971803  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3788]
#set_load 0.0852305  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3790]
#set_resistance 0.0131161  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3790]
#set_load 0.0635371  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3792]
#set_resistance 0.00964849  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3792]
#set_load 0.338049  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3795]
#set_resistance 0.0502032  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3795]
#set_load 0.167911  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3797]
#set_resistance 0.0226263  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3797]
#set_load 0.685103  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3798]
#set_resistance 0.0932308  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3798]
#set_load 0.837039  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3799]
#set_resistance 0.113599  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3799]
#set_load 0.248961  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3800]
#set_resistance 0.0341216  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3800]
#set_load 0.270481  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3801]
#set_resistance 0.0366998  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3801]
#set_load 0.774841  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3802]
#set_resistance 0.105089  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3802]
#set_load 0.492948  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3803]
#set_resistance 0.0684574  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3803]
#set_load 0.26792  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3804]
#set_resistance 0.0359782  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3804]
#set_load 0.19466  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3805]
#set_resistance 0.0259759  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3805]
#set_load 0.808126  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3806]
#set_resistance 0.109441  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3806]
#set_load 0.37974  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3807]
#set_resistance 0.0579314  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3807]
#set_load 0.258208  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3808]
#set_resistance 0.0376783  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3808]
#set_load 0.208387  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3810]
#set_resistance 0.0303639  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3810]
#set_load 0.601565  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3812]
#set_resistance 0.0832141  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3812]
#set_load 0.835599  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3813]
#set_resistance 0.100842  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3813]
#set_load 1.6136  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3814]
#set_resistance 0.158895  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3814]
#set_load 0.163362  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3815]
#set_resistance 0.0238578  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3815]
#set_load 0.0399022  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3816]
#set_resistance 0.0060807  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3816]
#set_load 0.292615  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3817]
#set_resistance 0.0402382  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3817]
#set_load 1.20915  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3818]
#set_resistance 0.132704  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3818]
#set_load 0.139857  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3819]
#set_resistance 0.0201664  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3819]
#set_load 0.796966  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3820]
#set_resistance 0.110476  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3820]
#set_load 0.165606  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3821]
#set_resistance 0.0221692  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3821]
#set_load 0.810189  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3828]
#set_resistance 0.104338  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3828]
#set_load 0.316771  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3829]
#set_resistance 0.0475235  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3829]
#set_load 0.0598221  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3830]
#set_resistance 0.00899169  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3830]
#set_load 0.185817  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3831]
#set_resistance 0.0250338  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3831]
#set_load 1.27309  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3832]
#set_resistance 0.172894  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3832]
#set_load 0.778743  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3857]
#set_resistance 0.109814  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3857]
#set_load 0.189044  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3858]
#set_resistance 0.0260437  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3858]
#set_load 0.363  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3860]
#set_resistance 0.0510974  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3860]
#set_load 0.747924  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3861]
#set_resistance 0.105037  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3861]
#set_load 0.578119  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3862]
#set_resistance 0.0819405  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3862]
#set_load 0.480477  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3863]
#set_resistance 0.0671104  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3863]
#set_load 0.507917  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3864]
#set_resistance 0.0707666  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3864]
#set_load 0.80477  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3865]
#set_resistance 0.112567  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3865]
#set_load 0.521347  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3866]
#set_resistance 0.0730483  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3866]
#set_load 0.318273  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3867]
#set_resistance 0.0448167  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3867]
#set_load 0.204282  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3868]
#set_resistance 0.0280256  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3868]
#set_load 1.65513  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3869]
#set_resistance 0.224165  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3869]
#set_load 0.3187  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3870]
#set_resistance 0.0459041  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3870]
#set_load 0.46568  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3871]
#set_resistance 0.0689627  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3871]
#set_load 1.42311  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3872]
#set_resistance 0.210746  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3872]
#set_load 0.556759  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3873]
#set_resistance 0.0772663  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3873]
#set_load 0.313229  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3874]
#set_resistance 0.0430034  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3874]
#set_load 0.2392  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3875]
#set_resistance 0.0328487  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3875]
#set_load 0.881388  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3876]
#set_resistance 0.119708  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3876]
#set_load 0.571413  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3877]
#set_resistance 0.078775  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3877]
#set_load 0.171785  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3878]
#set_resistance 0.0235855  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3878]
#set_load 0.204154  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3879]
#set_resistance 0.0279643  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3879]
#set_load 0.963204  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3880]
#set_resistance 0.131036  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3880]
#set_load 0.617598  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3881]
#set_resistance 0.083487  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3881]
#set_load 0.345457  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3882]
#set_resistance 0.0475366  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3882]
#set_load 0.25065  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3883]
#set_resistance 0.0384913  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3883]
#set_load 1.14251  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3884]
#set_resistance 0.167142  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3884]
#set_load 0.134994  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3885]
#set_resistance 0.0205108  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3885]
#set_load 2.01783  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3886]
#set_resistance 0.253163  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3886]
#set_load 0.491035  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3887]
#set_resistance 0.0685726  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3887]
#set_load 0.264936  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3888]
#set_resistance 0.0394496  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3888]
#set_load 2.15927  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3890]
#set_resistance 0.270613  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3890]
#set_load 1.9099  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3891]
#set_resistance 0.167503  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3891]
#set_load 0.0928633  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3892]
#set_resistance 0.0136403  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3892]
#set_load 0.514149  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3893]
#set_resistance 0.0718561  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3893]
#set_load 0.266356  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3894]
#set_resistance 0.0387621  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3894]
#set_load 0.429254  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3895]
#set_resistance 0.0554226  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3895]
#set_load 0.0729196  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3896]
#set_resistance 0.0109821  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3896]
#set_load 0.209355  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3897]
#set_resistance 0.0290129  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3897]
#set_load 0.051024  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3898]
#set_resistance 0.00766902  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3898]
#set_load 0.321396  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3899]
#set_resistance 0.0475002  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3899]
#set_load 0.236433  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3900]
#set_resistance 0.0344142  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3900]
#set_load 3.36528  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3901]
#set_resistance 0.49964  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3901]
#set_load 1.66701  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3902]
#set_resistance 0.183964  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3902]
#set_load 0.598163  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3903]
#set_resistance 0.0894979  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3903]
#set_load 5.61699  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3904]
#set_resistance 0.591044  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3904]
#set_load 0.503237  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3905]
#set_resistance 0.0743771  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3905]
#set_load 0.36771  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3906]
#set_resistance 0.0552667  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3906]
#set_load 0.363199  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3907]
#set_resistance 0.0531203  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3907]
#set_load 0.11518  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3908]
#set_resistance 0.0176427  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3908]
#set_load 0.195532  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3909]
#set_resistance 0.0288228  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3909]
#set_load 0.609014  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3910]
#set_resistance 0.0904767  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3910]
#set_load 0.891253  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3911]
#set_resistance 0.137756  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3911]
#set_load 2.93728  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3912]
#set_resistance 0.387099  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3912]
#set_load 0.676408  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3913]
#set_resistance 0.100905  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3913]
#set_load 0.186079  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3914]
#set_resistance 0.0271812  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3914]
#set_load 0.0792936  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3915]
#set_resistance 0.0121996  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3915]
#set_load 0.085126  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3916]
#set_resistance 0.0124631  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3916]
#set_load 0.302105  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3917]
#set_resistance 0.040883  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3917]
#set_load 4.3448  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3918]
#set_resistance 0.562433  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3918]
#set_load 1.05518  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3919]
#set_resistance 0.156084  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3919]
#set_load 3.48864  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3920]
#set_resistance 0.437789  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3920]
#set_load 3.31848  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3921]
#set_resistance 0.485717  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3921]
#set_load 0.615781  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3923]
#set_resistance 0.0941648  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3923]
#set_load 0.967754  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3924]
#set_resistance 0.12789  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3924]
#set_load 0.183519  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3926]
#set_resistance 0.0258216  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3926]
#set_load 0.51449  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3927]
#set_resistance 0.0788065  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3927]
#set_load 3.35867  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3928]
#set_resistance 0.418419  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3928]
#set_load 2.22179  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3930]
#set_resistance 0.271983  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3930]
#set_load 0.64759  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3932]
#set_resistance 0.0897508  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3932]
#set_load 6.11566  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3933]
#set_resistance 0.647363  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3933]
#set_load 0.421734  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3934]
#set_resistance 0.0613446  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3934]
#set_load 0.419434  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3935]
#set_resistance 0.059374  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3935]
#set_load 0.391644  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3936]
#set_resistance 0.0546955  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3936]
#set_load 0.778743  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3937]
#set_resistance 0.107564  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3937]
#set_load 4.62851  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3938]
#set_resistance 0.483997  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3938]
#set_load 3.35654  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3939]
#set_resistance 0.363129  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3939]
#set_load 1.07221  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3940]
#set_resistance 0.163963  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3940]
#set_load 1.0895  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3942]
#set_resistance 0.142307  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3942]
#set_load 0.106853  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3943]
#set_resistance 0.0160046  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3943]
#set_load 0.043864  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3944]
#set_resistance 0.0064349  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3944]
#set_load 2.1575  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3945]
#set_resistance 0.333004  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3945]
#set_load 1.373  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3946]
#set_resistance 0.161396  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3946]
#set_load 0.551887  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3948]
#set_resistance 0.0703623  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3948]
#set_load 1.35564  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3949]
#set_resistance 0.176285  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3949]
#set_load 0.060837  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3950]
#set_resistance 0.00907556  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3950]
#set_load 0.395844  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3951]
#set_resistance 0.0528188  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3951]
#set_load 0.366849  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3952]
#set_resistance 0.0500227  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3952]
#set_load 0.0541177  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3953]
#set_resistance 0.00789586  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3953]
#set_load 2.75509  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3954]
#set_resistance 0.321673  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3954]
#set_load 0.302993  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3955]
#set_resistance 0.0403572  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3955]
#set_load 1.46729  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3956]
#set_resistance 0.193885  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3956]
#set_load 2.19194  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3957]
#set_resistance 0.271055  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3957]
#set_load 6.19717  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3958]
#set_resistance 0.617425  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3958]
#set_load 0.246708  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3961]
#set_resistance 0.0366086  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3961]
#set_load 0.0380038  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3962]
#set_resistance 0.00556749  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3962]
#set_load 0.605664  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3964]
#set_resistance 0.0909839  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3964]
#set_load 0.330369  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3965]
#set_resistance 0.0433  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3965]
#set_load 0.037712  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3966]
#set_resistance 0.0056175  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3966]
#set_load 0.0399865  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3969]
#set_resistance 0.00603735  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3969]
#set_load 0.140812  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3970]
#set_resistance 0.0203798  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3970]
#set_load 2.08999  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3972]
#set_resistance 0.26035  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3972]
#set_load 0.294767  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3973]
#set_resistance 0.0437608  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3973]
#set_load 0.551688  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3974]
#set_resistance 0.0710406  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3974]
#set_load 0.828435  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3976]
#set_resistance 0.119964  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3976]
#set_load 0.270797  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3977]
#set_resistance 0.0371922  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3977]
#set_load 0.0540531  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3978]
#set_resistance 0.00783438  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3978]
#set_load 0.366952  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3979]
#set_resistance 0.0551637  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3979]
#set_load 0.821736  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3980]
#set_resistance 0.102275  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3980]
#set_load 0.146583  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3981]
#set_resistance 0.0221165  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3981]
#set_load 0.106301  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3982]
#set_resistance 0.0152293  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3982]
#set_load 0.307458  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3983]
#set_resistance 0.0460726  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3983]
#set_load 4.21401  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3984]
#set_resistance 0.526447  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3984]
#set_load 6.36024  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3985]
#set_resistance 0.564029  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3985]
#set_load 2.74258  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3986]
#set_resistance 0.384641  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3986]
#set_load 2.17818  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3987]
#set_resistance 0.303502  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3987]
#set_load 3.27176  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3988]
#set_resistance 0.357499  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3988]
#set_load 6.54208  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3989]
#set_resistance 0.976665  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3989]
#set_load 3.4296  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3990]
#set_resistance 0.499099  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3990]
#set_load 1.29113  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3991]
#set_resistance 0.152063  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3991]
#set_load 1.67456  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3994]
#set_resistance 0.244015  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3994]
#set_load 1.08562  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3995]
#set_resistance 0.160097  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3995]
#set_load 1.02733  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3996]
#set_resistance 0.152187  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3996]
#set_load 1.20823  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3997]
#set_resistance 0.178715  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3997]
#set_load 1.17566  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3998]
#set_resistance 0.171748  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3998]
#set_load 0.727003  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3999]
#set_resistance 0.106744  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3999]
#set_load 0.748271  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4000]
#set_resistance 0.110534  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4000]
#set_load 1.76622  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4001]
#set_resistance 0.257233  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4001]
#set_load 1.60158  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4002]
#set_resistance 0.232565  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4002]
#set_load 0.685333  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4003]
#set_resistance 0.102924  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4003]
#set_load 0.492407  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4004]
#set_resistance 0.0714876  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4004]
#set_load 0.972396  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4005]
#set_resistance 0.144694  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4005]
#set_load 0.767262  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4006]
#set_resistance 0.116079  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4006]
#set_load 0.702095  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4007]
#set_resistance 0.103161  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4007]
#set_load 0.353892  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4008]
#set_resistance 0.0480419  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4008]
#set_load 0.159231  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4010]
#set_resistance 0.0239785  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4010]
#set_load 0.17761  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4011]
#set_resistance 0.0268007  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4011]
#set_load 0.805428  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4012]
#set_resistance 0.103349  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4012]
#set_load 0.24506  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4013]
#set_resistance 0.0334953  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4013]
#set_load 0.30972  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4014]
#set_resistance 0.0471212  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4014]
#set_load 0.153188  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4015]
#set_resistance 0.0222857  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4015]
#set_load 1.41183  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4017]
#set_resistance 0.212283  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4017]
#set_load 0.418747  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4018]
#set_resistance 0.0569965  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4018]
#set_load 1.16133  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4019]
#set_resistance 0.146936  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4019]
#set_load 0.0542118  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4020]
#set_resistance 0.00799425  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4020]
#set_load 0.291141  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4021]
#set_resistance 0.0402538  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4021]
#set_load 1.25496  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4022]
#set_resistance 0.18407  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4022]
#set_load 1.06144  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4023]
#set_resistance 0.134605  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4023]
#set_load 1.07042  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4024]
#set_resistance 0.128471  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4024]
#set_load 0.0482744  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4025]
#set_resistance 0.00706539  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4025]
#set_load 0.576799  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4026]
#set_resistance 0.0781345  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4026]
#set_load 0.561115  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4028]
#set_resistance 0.0705343  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4028]
#set_load 0.862026  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4029]
#set_resistance 0.102498  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4029]
#set_load 0.0589234  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4030]
#set_resistance 0.00857472  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4030]
#set_load 0.526573  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4031]
#set_resistance 0.0724575  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4031]
#set_load 1.32736  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4032]
#set_resistance 0.195775  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4032]
#set_load 2.6045  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4033]
#set_resistance 0.382289  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4033]
#set_load 1.42376  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4034]
#set_resistance 0.213962  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4034]
#set_load 1.73133  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4035]
#set_resistance 0.261501  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4035]
#set_load 1.10527  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4036]
#set_resistance 0.161598  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4036]
#set_load 0.836807  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4037]
#set_resistance 0.127494  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4037]
#set_load 1.07351  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4039]
#set_resistance 0.163701  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4039]
#set_load 1.24083  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4040]
#set_resistance 0.182292  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4040]
#set_load 2.19727  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4041]
#set_resistance 0.328614  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4041]
#set_load 0.557944  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4042]
#set_resistance 0.0861483  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4042]
#set_load 0.879455  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4043]
#set_resistance 0.132588  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4043]
#set_load 1.05499  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4044]
#set_resistance 0.160232  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4044]
#set_load 1.84625  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4045]
#set_resistance 0.282127  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4045]
#set_load 1.32032  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4046]
#set_resistance 0.200223  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4046]
#set_load 0.96637  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4047]
#set_resistance 0.143987  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4047]
#set_load 2.03473  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4048]
#set_resistance 0.302702  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4048]
#set_load 1.35019  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4049]
#set_resistance 0.203918  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4049]
#set_load 0.553723  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4050]
#set_resistance 0.0717267  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4050]
#set_load 0.681576  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4051]
#set_resistance 0.0831765  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4051]
#set_load 0.973982  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4052]
#set_resistance 0.148221  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4052]
#set_load 1.64123  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4053]
#set_resistance 0.244458  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4053]
#set_load 1.87953  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4054]
#set_resistance 0.278898  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4054]
#set_load 1.66145  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4055]
#set_resistance 0.248558  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4055]
#set_load 2.25242  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4056]
#set_resistance 0.338714  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4056]
#set_load 1.201  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4057]
#set_resistance 0.178997  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4057]
#set_load 0.79297  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4058]
#set_resistance 0.120245  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4058]
#set_load 1.61296  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4059]
#set_resistance 0.243527  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4059]
#set_load 1.62585  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4060]
#set_resistance 0.242572  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4060]
#set_load 1.06056  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4061]
#set_resistance 0.157008  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4061]
#set_load 2.18097  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4062]
#set_resistance 0.325349  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4062]
#set_load 1.48746  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4063]
#set_resistance 0.224959  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4063]
#set_load 0.508383  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4066]
#set_resistance 0.0781677  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4066]
#set_load 1.39761  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4069]
#set_resistance 0.175779  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4069]
#set_load 1.44612  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4070]
#set_resistance 0.172034  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4070]
#set_load 0.0731705  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4071]
#set_resistance 0.0106179  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4071]
#set_load 1.19549  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4072]
#set_resistance 0.159678  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4072]
#set_load 0.309684  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4073]
#set_resistance 0.0475034  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4073]
#set_load 0.849253  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4075]
#set_resistance 0.12866  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4075]
#set_load 0.440841  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4076]
#set_resistance 0.0634994  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4076]
#set_load 0.0526048  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4077]
#set_resistance 0.0080782  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4077]
#set_load 0.485887  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4078]
#set_resistance 0.0664945  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4078]
#set_load 0.634629  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4079]
#set_resistance 0.0936946  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4079]
#set_load 0.0519408  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4080]
#set_resistance 0.00762986  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4080]
#set_load 0.688327  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4081]
#set_resistance 0.0944194  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4081]
#set_load 1.03613  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4082]
#set_resistance 0.150761  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4082]
#set_load 0.0309613  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4083]
#set_resistance 0.00478302  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4083]
#set_load 1.34247  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4084]
#set_resistance 0.180199  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4084]
#set_load 0.456813  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4085]
#set_resistance 0.0687496  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4085]
#set_load 0.0274271  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4086]
#set_resistance 0.00407032  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4086]
#set_load 1.07967  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4087]
#set_resistance 0.143938  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4087]
#set_load 0.999171  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4088]
#set_resistance 0.146454  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4088]
#set_load 0.0440237  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4089]
#set_resistance 0.00644685  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4089]
#set_load 1.01745  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4090]
#set_resistance 0.137708  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4090]
#set_load 0.388334  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4091]
#set_resistance 0.0585889  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4091]
#set_load 0.0339541  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4092]
#set_resistance 0.00520117  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4092]
#set_load 0.439165  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4093]
#set_resistance 0.0603353  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4093]
#set_load 0.396902  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4094]
#set_resistance 0.0582419  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4094]
#set_load 0.0143131  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4095]
#set_resistance 0.00214159  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4095]
#set_load 0.457169  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4096]
#set_resistance 0.0609059  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4096]
#set_load 0.705699  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4097]
#set_resistance 0.10698  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4097]
#set_load 0.0365209  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4098]
#set_resistance 0.00554021  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4098]
#set_load 1.05009  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4099]
#set_resistance 0.142037  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4099]
#set_load 0.271802  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4101]
#set_resistance 0.0393963  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4101]
#set_load 0.0342879  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4103]
#set_resistance 0.00501547  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4103]
#set_load 0.402227  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4104]
#set_resistance 0.0536553  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4104]
#set_load 1.75787  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4105]
#set_resistance 0.244198  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4105]
#set_load 0.426318  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4106]
#set_resistance 0.0585885  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4106]
#set_load 0.797221  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4107]
#set_resistance 0.111142  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4107]
#set_load 3.74866  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4108]
#set_resistance 0.366097  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4108]
#set_load 1.26849  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4110]
#set_resistance 0.193752  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4110]
#set_load 0.370976  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4111]
#set_resistance 0.048227  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4111]
#set_load 1.93914  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4112]
#set_resistance 0.222038  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4112]
#set_load 0.767165  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4113]
#set_resistance 0.0987564  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4113]
#set_load 0.182645  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4115]
#set_resistance 0.0277318  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4115]
#set_load 0.56253  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4117]
#set_resistance 0.0863038  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4117]
#set_load 0.055604  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4118]
#set_resistance 0.0083669  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4118]
#set_load 1.12307  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4119]
#set_resistance 0.171016  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4119]
#set_load 0.290093  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4120]
#set_resistance 0.0442157  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4120]
#set_load 0.0807649  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4121]
#set_resistance 0.0120358  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4121]
#set_load 0.405017  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4122]
#set_resistance 0.0613412  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4122]
#set_load 0.0623476  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4123]
#set_resistance 0.00909045  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4123]
#set_load 0.0485118  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4124]
#set_resistance 0.00706483  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4124]
#set_load 3.29248  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4125]
#set_resistance 0.424283  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4125]
#set_load 0.161512  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4126]
#set_resistance 0.023252  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4126]
#set_load 4.44138  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4127]
#set_resistance 0.590887  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4127]
#set_load 0.633346  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4128]
#set_resistance 0.0830078  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4128]
#set_load 3.29148  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4129]
#set_resistance 0.504247  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4129]
#set_load 0.0763267  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4130]
#set_resistance 0.0115903  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4130]
#set_load 0.109037  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4131]
#set_resistance 0.0167267  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4131]
#set_load 0.398221  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4132]
#set_resistance 0.0585901  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4132]
#set_load 4.88808  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4133]
#set_resistance 0.635537  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4133]
#set_load 4.89373  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4136]
#set_resistance 0.631119  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4136]
#set_load 0.32947  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4137]
#set_resistance 0.0500387  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4137]
#set_load 3.70782  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4138]
#set_resistance 0.478391  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4138]
#set_load 0.448987  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4139]
#set_resistance 0.0673321  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4139]
#set_load 5.16501  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4140]
#set_resistance 0.540916  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4140]
#set_load 0.33568  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4141]
#set_resistance 0.0481688  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4141]
#set_load 0.654769  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4142]
#set_resistance 0.0872512  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4142]
#set_load 0.113564  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4143]
#set_resistance 0.0171103  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4143]
#set_load 0.595529  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4144]
#set_resistance 0.0917476  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4144]
#set_load 0.105189  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4145]
#set_resistance 0.0156511  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4145]
#set_load 5.17811  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4146]
#set_resistance 0.636419  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4146]
#set_load 0.423987  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4147]
#set_resistance 0.0646305  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4147]
#set_load 0.0842021  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4148]
#set_resistance 0.012305  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4148]
#set_load 1.20266  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4149]
#set_resistance 0.176066  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4149]
#set_load 0.462774  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4150]
#set_resistance 0.0625638  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4150]
#set_load 1.14661  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4151]
#set_resistance 0.145801  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4151]
#set_load 0.231295  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4152]
#set_resistance 0.0338286  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4152]
#set_load 1.39734  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4153]
#set_resistance 0.162615  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4153]
#set_load 0.316231  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4154]
#set_resistance 0.0456758  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4154]
#set_load 0.448961  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4155]
#set_resistance 0.0652551  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4155]
#set_load 0.699902  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4156]
#set_resistance 0.0838311  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4156]
#set_load 0.373899  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4157]
#set_resistance 0.0552704  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4157]
#set_load 0.173099  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4158]
#set_resistance 0.0262999  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4158]
#set_load 0.0907192  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4159]
#set_resistance 0.0138118  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4159]
#set_load 0.154156  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4160]
#set_resistance 0.0220553  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4160]
#set_load 0.31851  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4161]
#set_resistance 0.0482836  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4161]
#set_load 0.334534  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4162]
#set_resistance 0.0502917  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4162]
#set_load 1.12833  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4163]
#set_resistance 0.138749  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4163]
#set_load 0.268361  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4164]
#set_resistance 0.0405632  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4164]
#set_load 0.648234  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4165]
#set_resistance 0.0983772  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4165]
#set_load 0.163841  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4166]
#set_resistance 0.0234622  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4166]
#set_load 0.778644  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4167]
#set_resistance 0.118578  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4167]
#set_load 0.0971454  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4169]
#set_resistance 0.0139999  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4169]
#set_load 0.365887  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4170]
#set_resistance 0.0554436  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4170]
#set_load 1.05272  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4171]
#set_resistance 0.142771  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4171]
#set_load 0.0796066  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4172]
#set_resistance 0.0115209  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4172]
#set_load 0.901769  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4174]
#set_resistance 0.137534  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4174]
#set_load 0.0908521  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4175]
#set_resistance 0.0137745  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4175]
#set_load 1.3542  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4176]
#set_resistance 0.166481  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4176]
#set_load 0.101777  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4177]
#set_resistance 0.0147347  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4177]
#set_load 7.11136  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4178]
#set_resistance 0.785144  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4178]
#set_load 0.0376749  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4179]
#set_resistance 0.00575934  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4179]
#set_load 0.282272  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4180]
#set_resistance 0.0424038  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4180]
#set_load 0.060561  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4181]
#set_resistance 0.00882352  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4181]
#set_load 5.93148  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4182]
#set_resistance 0.762667  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4182]
#set_load 0.20478  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4183]
#set_resistance 0.030243  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4183]
#set_load 0.22423  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4184]
#set_resistance 0.0342399  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4184]
#set_load 0.579707  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4186]
#set_resistance 0.0871443  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4186]
#set_load 0.147861  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4187]
#set_resistance 0.0224401  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4187]
#set_load 0.83752  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4188]
#set_resistance 0.126697  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4188]
#set_load 0.12235  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4189]
#set_resistance 0.018772  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4189]
#set_load 0.494337  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4190]
#set_resistance 0.075329  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4190]
#set_load 0.0451688  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4191]
#set_resistance 0.0065489  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4191]
#set_load 0.480326  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4192]
#set_resistance 0.0700927  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4192]
#set_load 0.260201  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4193]
#set_resistance 0.0399416  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4193]
#set_load 0.43481  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4194]
#set_resistance 0.0667187  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4194]
#set_load 0.077496  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4195]
#set_resistance 0.0115382  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4195]
#set_load 0.520081  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4197]
#set_resistance 0.078485  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4197]
#set_load 0.127949  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4198]
#set_resistance 0.0184443  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4198]
#set_load 1.02367  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4200]
#set_resistance 0.150001  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4200]
#set_load 0.0599496  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4201]
#set_resistance 0.00915163  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4201]
#set_load 0.328947  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4202]
#set_resistance 0.0493312  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4202]
#set_load 0.055164  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4203]
#set_resistance 0.00850971  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4203]
#set_load 1.02339  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4204]
#set_resistance 0.15542  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4204]
#set_load 0.122113  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4205]
#set_resistance 0.0186431  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4205]
#set_load 0.647855  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4206]
#set_resistance 0.0986678  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4206]
#set_load 0.0830968  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4207]
#set_resistance 0.0119625  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4207]
#set_load 0.303773  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4208]
#set_resistance 0.0467717  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4208]
#set_load 0.0482428  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4209]
#set_resistance 0.00701  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4209]
#set_load 1.21553  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4210]
#set_resistance 0.167843  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4210]
#set_load 0.062957  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4212]
#set_resistance 0.00901504  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4212]
#set_load 0.495784  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4213]
#set_resistance 0.0663187  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4213]
#set_load 0.0323411  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4215]
#set_resistance 0.00493998  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4215]
#set_load 0.830551  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4216]
#set_resistance 0.11476  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4216]
#set_load 0.0417927  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4217]
#set_resistance 0.00628575  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4217]
#set_load 0.536828  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4219]
#set_resistance 0.0792957  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4219]
#set_load 1.09606  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4220]
#set_resistance 0.145813  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4220]
#set_load 0.1365  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4221]
#set_resistance 0.0204764  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4221]
#set_load 0.182713  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4223]
#set_resistance 0.0247818  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4223]
#set_load 0.0548246  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4224]
#set_resistance 0.00840574  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4224]
#set_load 0.297962  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4226]
#set_resistance 0.0440552  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4226]
#set_load 0.0233976  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4227]
#set_resistance 0.00339578  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4227]
#set_load 0.419713  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4229]
#set_resistance 0.0607331  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4229]
#set_load 0.039573  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4230]
#set_resistance 0.00600136  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4230]
#set_load 0.396457  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4232]
#set_resistance 0.0580211  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4232]
#set_load 0.0281199  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4233]
#set_resistance 0.00405635  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4233]
#set_load 6.29139  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4234]
#set_resistance 0.701141  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4234]
#set_load 0.246491  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4235]
#set_resistance 0.0376507  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4235]
#set_load 0.0615442  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4236]
#set_resistance 0.00880885  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4236]
#set_load 0.283163  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4238]
#set_resistance 0.0430426  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4238]
#set_load 0.0792376  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4239]
#set_resistance 0.0116389  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4239]
#set_load 0.289081  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4241]
#set_resistance 0.042252  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4241]
#set_load 0.0784065  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4242]
#set_resistance 0.0116285  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4242]
#set_load 0.628571  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4245]
#set_resistance 0.0893859  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4245]
#set_load 2.09197  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4246]
#set_resistance 0.288746  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4246]
#set_load 0.0564506  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4248]
#set_resistance 0.00854979  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4248]
#set_load 0.751828  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4249]
#set_resistance 0.105004  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4249]
#set_load 0.861529  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4250]
#set_resistance 0.122563  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4250]
#set_load 0.171426  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4251]
#set_resistance 0.0254965  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4251]
#set_load 0.0489969  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4252]
#set_resistance 0.00757523  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4252]
#set_load 1.10311  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4253]
#set_resistance 0.152109  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4253]
#set_load 0.0773593  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4254]
#set_resistance 0.0111626  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4254]
#set_load 5.12135  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4255]
#set_resistance 0.624449  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4255]
#set_load 0.901436  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4256]
#set_resistance 0.13004  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4256]
#set_load 6.20658  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4257]
#set_resistance 0.689347  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4257]
#set_load 0.0611973  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4258]
#set_resistance 0.00937054  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4258]
#set_load 0.117995  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4260]
#set_resistance 0.0172724  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4260]
#set_load 0.0361752  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4261]
#set_resistance 0.00539311  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4261]
#set_load 0.536599  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4262]
#set_resistance 0.080233  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4262]
#set_load 0.0399428  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4263]
#set_resistance 0.0060806  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4263]
#set_load 0.242637  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4264]
#set_resistance 0.0351637  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4264]
#set_load 0.190106  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4265]
#set_resistance 0.0284536  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4265]
#set_load 0.974257  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4266]
#set_resistance 0.133816  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4266]
#set_load 0.410016  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4267]
#set_resistance 0.0599118  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4267]
#set_load 0.234938  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4269]
#set_resistance 0.0363223  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4269]
#set_load 0.824643  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4270]
#set_resistance 0.112752  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4270]
#set_load 0.713632  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4271]
#set_resistance 0.10452  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4271]
#set_load 0.144177  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4273]
#set_resistance 0.0221715  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4273]
#set_load 1.11275  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4274]
#set_resistance 0.150362  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4274]
#set_load 0.431403  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4275]
#set_resistance 0.0634541  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4275]
#set_load 0.0470872  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4277]
#set_resistance 0.00727161  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4277]
#set_load 0.227495  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4278]
#set_resistance 0.0307604  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4278]
#set_load 0.0749199  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4279]
#set_resistance 0.0112424  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4279]
#set_load 0.100135  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4280]
#set_resistance 0.0149358  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4280]
#set_load 0.998781  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4281]
#set_resistance 0.139691  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4281]
#set_load 0.221428  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4282]
#set_resistance 0.0327119  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4282]
#set_load 0.0634943  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4283]
#set_resistance 0.00958696  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4283]
#set_load 1.21921  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4284]
#set_resistance 0.172322  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4284]
#set_load 0.456754  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4285]
#set_resistance 0.0674677  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4285]
#set_load 0.0306834  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4286]
#set_resistance 0.00474054  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4286]
#set_load 1.14571  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4287]
#set_resistance 0.160508  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4287]
#set_load 0.444325  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4288]
#set_resistance 0.0657654  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4288]
#set_load 0.024349  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4289]
#set_resistance 0.00375716  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4289]
#set_load 1.20052  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4290]
#set_resistance 0.168585  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4290]
#set_load 0.547128  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4291]
#set_resistance 0.0790369  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4291]
#set_load 0.0489407  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4292]
#set_resistance 0.00748908  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4292]
#set_load 0.930848  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4293]
#set_resistance 0.127347  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4293]
#set_load 0.431151  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4294]
#set_resistance 0.0653715  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4294]
#set_load 5.51141  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4295]
#set_resistance 0.619187  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4295]
#set_load 0.0546829  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4296]
#set_resistance 0.00798081  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4296]
#set_load 0.56763  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4297]
#set_resistance 0.0802563  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4297]
#set_load 0.143028  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4298]
#set_resistance 0.0207813  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4298]
#set_load 0.0737325  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4299]
#set_resistance 0.0108322  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4299]
#set_load 0.832679  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4300]
#set_resistance 0.116401  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4300]
#set_load 0.305956  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4301]
#set_resistance 0.0451147  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4301]
#set_load 5.04458  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4302]
#set_resistance 0.617314  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4302]
#set_load 0.0811469  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4303]
#set_resistance 0.0119302  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4303]
#set_load 0.411009  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4304]
#set_resistance 0.0565882  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4304]
#set_load 0.936359  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4305]
#set_resistance 0.134764  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4305]
#set_load 5.53608  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4306]
#set_resistance 0.646804  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4306]
#set_load 0.0838021  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4307]
#set_resistance 0.0120348  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4307]
#set_load 0.656889  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4308]
#set_resistance 0.0919554  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4308]
#set_load 0.111052  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4309]
#set_resistance 0.0161302  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4309]
#set_load 5.54113  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4310]
#set_resistance 0.647325  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4310]
#set_load 0.0164744  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4311]
#set_resistance 0.00236449  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4311]
#set_load 0.617866  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4312]
#set_resistance 0.0838994  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4312]
#set_load 0.368064  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4313]
#set_resistance 0.0529361  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4313]
#set_load 6.02748  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4314]
#set_resistance 0.676679  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4314]
#set_load 0.0357251  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4315]
#set_resistance 0.005425  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4315]
#set_load 0.326812  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4316]
#set_resistance 0.0440337  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4316]
#set_load 0.49903  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4317]
#set_resistance 0.073814  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4317]
#set_load 0.131003  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4318]
#set_resistance 0.0201628  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4318]
#set_load 0.936427  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4319]
#set_resistance 0.130521  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4319]
#set_load 0.168157  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4320]
#set_resistance 0.0244997  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4320]
#set_load 0.0802435  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4322]
#set_resistance 0.0119077  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4322]
#set_load 0.608046  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4323]
#set_resistance 0.0817268  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4323]
#set_load 0.578732  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4324]
#set_resistance 0.085125  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4324]
#set_load 0.122341  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4325]
#set_resistance 0.0188706  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4325]
#set_load 1.08455  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4326]
#set_resistance 0.150455  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4326]
#set_load 0.192813  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4327]
#set_resistance 0.0290697  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4327]
#set_load 6.01898  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4328]
#set_resistance 0.673631  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4328]
#set_load 0.0902949  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4329]
#set_resistance 0.0139115  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4329]
#set_load 0.567564  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4330]
#set_resistance 0.0802503  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4330]
#set_load 0.629478  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4331]
#set_resistance 0.092351  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4331]
#set_load 0.0649955  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4333]
#set_resistance 0.00955873  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4333]
#set_load 0.434303  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4334]
#set_resistance 0.0586202  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4334]
#set_load 0.277762  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4336]
#set_resistance 0.0397642  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4336]
#set_load 0.066235  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4338]
#set_resistance 0.00994407  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4338]
#set_load 0.664529  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4339]
#set_resistance 0.0920618  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4339]
#set_load 0.410794  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4340]
#set_resistance 0.0603968  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4340]
#set_load 0.0355627  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4341]
#set_resistance 0.00546853  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4341]
#set_load 0.892741  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4342]
#set_resistance 0.122574  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4342]
#set_load 0.488059  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4343]
#set_resistance 0.0721945  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4343]
#set_load 6.80995  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4344]
#set_resistance 0.728398  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4344]
#set_load 0.0689668  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4346]
#set_resistance 0.0105292  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4346]
#set_load 0.867692  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4347]
#set_resistance 0.117618  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4347]
#set_load 0.771351  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4348]
#set_resistance 0.118546  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4348]
#set_load 0.198792  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4349]
#set_resistance 0.0294191  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4349]
#set_load 6.20238  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4350]
#set_resistance 0.664538  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4350]
#set_load 0.0314266  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4351]
#set_resistance 0.00478191  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4351]
#set_load 0.597598  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4352]
#set_resistance 0.0844432  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4352]
#set_load 0.880916  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4354]
#set_resistance 0.130292  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4354]
#set_load 0.0383161  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4357]
#set_resistance 0.00552361  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4357]
#set_load 1.16193  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4358]
#set_resistance 0.157076  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4358]
#set_load 0.757975  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4360]
#set_resistance 0.0915761  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4360]
#set_load 6.85595  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4362]
#set_resistance 0.760414  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4362]
#set_load 0.06507  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4363]
#set_resistance 0.00941679  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4363]
#set_load 0.507898  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4364]
#set_resistance 0.0702736  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4364]
#set_load 0.208312  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4366]
#set_resistance 0.0299326  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4366]
#set_load 1.44742  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4367]
#set_resistance 0.166848  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4367]
#set_load 0.102202  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4368]
#set_resistance 0.0146289  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4368]
#set_load 0.0488633  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4369]
#set_resistance 0.00707016  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4369]
#set_load 0.253662  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4370]
#set_resistance 0.0371282  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4370]
#set_load 3.04993  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4373]
#set_resistance 0.406172  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4373]
#set_load 1.30013  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4375]
#set_resistance 0.188339  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4375]
#set_load 0.0213474  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4376]
#set_resistance 0.00322193  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4376]
#set_load 1.04184  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4378]
#set_resistance 0.132088  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4378]
#set_load 0.00628087  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4379]
#set_resistance 0.000928042  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4379]
#set_load 0.246314  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4380]
#set_resistance 0.0372012  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4380]
#set_load 0.115182  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4381]
#set_resistance 0.017692  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4381]
#set_load 0.312098  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4382]
#set_resistance 0.0479722  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4382]
#set_load 0.646811  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4383]
#set_resistance 0.0841326  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4383]
#set_load 0.542461  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4384]
#set_resistance 0.0746352  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4384]
#set_load 4.47501  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4385]
#set_resistance 0.494108  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4385]
#set_load 0.0284387  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4386]
#set_resistance 0.00432678  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4386]
#set_load 0.78645  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4388]
#set_resistance 0.120242  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4388]
#set_load 0.0593225  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4389]
#set_resistance 0.00886345  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4389]
#set_load 6.63062  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4390]
#set_resistance 0.794283  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4390]
#set_load 3.6773  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4391]
#set_resistance 0.422537  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4391]
#set_load 0.0712118  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4392]
#set_resistance 0.0102096  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4392]
#set_load 3.16963  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4393]
#set_resistance 0.352029  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4393]
#set_load 0.578436  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4394]
#set_resistance 0.088078  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4394]
#set_load 0.165969  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4395]
#set_resistance 0.024283  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4395]
#set_load 6.46314  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4396]
#set_resistance 0.776286  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4396]
#set_load 3.48874  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4397]
#set_resistance 0.395418  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4397]
#set_load 4.63622  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4398]
#set_resistance 0.490573  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4398]
#set_load 0.0646632  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4399]
#set_resistance 0.00943625  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4399]
#set_load 4.92522  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4400]
#set_resistance 0.481573  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4400]
#set_load 0.816081  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4401]
#set_resistance 0.124671  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4401]
#set_load 0.112589  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4402]
#set_resistance 0.017316  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4402]
#set_load 4.69826  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4403]
#set_resistance 0.528725  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4403]
#set_load 3.92638  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4404]
#set_resistance 0.501829  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4404]
#set_load 0.170454  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4405]
#set_resistance 0.0250859  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4405]
#set_load 0.703812  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4407]
#set_resistance 0.107749  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4407]
#set_load 0.170005  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4408]
#set_resistance 0.025013  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4408]
#set_load 7.02692  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4409]
#set_resistance 0.846201  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4409]
#set_load 4.73369  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4411]
#set_resistance 0.532354  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4411]
#set_load 4.17528  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4412]
#set_resistance 0.503619  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4412]
#set_load 0.0903015  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4413]
#set_resistance 0.0132212  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4413]
#set_load 5.95507  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4414]
#set_resistance 0.554406  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4414]
#set_load 0.858277  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4415]
#set_resistance 0.130611  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4415]
#set_load 0.0425173  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4416]
#set_resistance 0.00624088  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4416]
#set_load 3.98356  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4417]
#set_resistance 0.452104  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4417]
#set_load 5.21429  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4418]
#set_resistance 0.55131  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4418]
#set_load 0.0891038  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4419]
#set_resistance 0.0129158  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4419]
#set_load 1.08804  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4421]
#set_resistance 0.166317  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4421]
#set_load 0.142582  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4422]
#set_resistance 0.0204249  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4422]
#set_load 5.54613  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4423]
#set_resistance 0.706081  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4423]
#set_load 3.64032  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4424]
#set_resistance 0.413743  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4424]
#set_load 4.27925  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4425]
#set_resistance 0.546457  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4425]
#set_load 0.135106  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4426]
#set_resistance 0.0205845  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4426]
#set_load 3.97767  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4427]
#set_resistance 0.450481  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4427]
#set_load 1.30364  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4428]
#set_resistance 0.195474  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4428]
#set_load 0.157453  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4429]
#set_resistance 0.0239581  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4429]
#set_load 4.175  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4430]
#set_resistance 0.56386  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4430]
#set_load 3.08048  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4431]
#set_resistance 0.351996  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4431]
#set_load 4.88094  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4432]
#set_resistance 0.535803  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4432]
#set_load 0.143208  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4433]
#set_resistance 0.020559  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4433]
#set_load 4.71192  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4434]
#set_resistance 0.479275  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4434]
#set_load 1.19412  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4435]
#set_resistance 0.179451  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4435]
#set_load 0.196249  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4436]
#set_resistance 0.0302633  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4436]
#set_load 4.26479  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4437]
#set_resistance 0.576038  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4437]
#set_load 3.38005  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4438]
#set_resistance 0.385744  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4438]
#set_load 4.36801  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4439]
#set_resistance 0.463714  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4439]
#set_load 0.0931369  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4440]
#set_resistance 0.0134733  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4440]
#set_load 0.470127  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4441]
#set_resistance 0.0644768  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4441]
#set_load 1.23271  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4442]
#set_resistance 0.186318  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4442]
#set_load 0.120181  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4443]
#set_resistance 0.0178712  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4443]
#set_load 4.27026  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4444]
#set_resistance 0.575712  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4444]
#set_load 2.88102  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4445]
#set_resistance 0.360238  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4445]
#set_load 4.09264  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4446]
#set_resistance 0.45167  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4446]
#set_load 0.126066  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4447]
#set_resistance 0.0186214  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4447]
#set_load 2.02235  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4448]
#set_resistance 0.241388  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4448]
#set_load 1.1555  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4449]
#set_resistance 0.172739  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4449]
#set_load 0.0526702  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4450]
#set_resistance 0.00763429  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4450]
#set_load 4.10419  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4451]
#set_resistance 0.552268  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4451]
#set_load 3.03501  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4452]
#set_resistance 0.346752  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4452]
#set_load 4.54125  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4453]
#set_resistance 0.479505  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4453]
#set_load 0.191078  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4454]
#set_resistance 0.0277918  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4454]
#set_load 2.8844  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4455]
#set_resistance 0.363591  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4455]
#set_load 1.13083  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4456]
#set_resistance 0.169709  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4456]
#set_load 0.143632  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4457]
#set_resistance 0.0216921  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4457]
#set_load 4.27378  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4458]
#set_resistance 0.575957  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4458]
#set_load 3.25754  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4459]
#set_resistance 0.37162  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4459]
#set_load 5.01981  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4461]
#set_resistance 0.531727  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4461]
#set_load 0.1522  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4462]
#set_resistance 0.0219244  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4462]
#set_load 2.62605  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4463]
#set_resistance 0.329937  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4463]
#set_load 0.87768  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4464]
#set_resistance 0.134059  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4464]
#set_load 0.189497  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4465]
#set_resistance 0.0288433  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4465]
#set_load 4.10671  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4466]
#set_resistance 0.55344  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4466]
#set_load 2.53602  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4468]
#set_resistance 0.290684  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4468]
#set_load 4.54343  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4471]
#set_resistance 0.476783  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4471]
#set_load 0.207148  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4472]
#set_resistance 0.0298183  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4472]
#set_load 1.61735  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4473]
#set_resistance 0.20393  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4473]
#set_load 0.303771  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4474]
#set_resistance 0.0436346  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4474]
#set_load 0.252603  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4475]
#set_resistance 0.0370013  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4475]
#set_load 4.18682  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4476]
#set_resistance 0.561522  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4476]
#set_load 3.27235  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4477]
#set_resistance 0.354335  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4477]
#set_load 4.26649  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4478]
#set_resistance 0.451362  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4478]
#set_load 0.227412  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4479]
#set_resistance 0.0326545  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4479]
#set_load 1.42718  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4480]
#set_resistance 0.170185  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4480]
#set_load 0.641504  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4481]
#set_resistance 0.0935858  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4481]
#set_load 0.0923914  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4482]
#set_resistance 0.0135428  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4482]
#set_load 6.29308  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4483]
#set_resistance 0.798808  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4483]
#set_load 3.28566  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4484]
#set_resistance 0.373098  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4484]
#set_load 4.2183  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4485]
#set_resistance 0.444356  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4485]
#set_load 0.152419  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4486]
#set_resistance 0.0219917  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4486]
#set_load 1.29966  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4487]
#set_resistance 0.16281  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4487]
#set_load 0.437312  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4488]
#set_resistance 0.0632798  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4488]
#set_load 0.0635712  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4489]
#set_resistance 0.00929093  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4489]
#set_load 2.91626  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4490]
#set_resistance 0.31703  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4490]
#set_load 4.33551  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4492]
#set_resistance 0.455245  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4492]
#set_load 0.256089  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4493]
#set_resistance 0.0369622  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4493]
#set_load 1.77662  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4494]
#set_resistance 0.212838  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4494]
#set_load 0.622179  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4495]
#set_resistance 0.0900078  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4495]
#set_load 0.0809797  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4496]
#set_resistance 0.0117518  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4496]
#set_load 2.8025  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4498]
#set_resistance 0.304299  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4498]
#set_load 4.28613  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4500]
#set_resistance 0.4926  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4500]
#set_load 0.409345  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4501]
#set_resistance 0.0587485  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4501]
#set_load 1.68632  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4502]
#set_resistance 0.199812  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4502]
#set_load 0.244332  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4503]
#set_resistance 0.0354802  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4503]
#set_load 0.070779  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4504]
#set_resistance 0.0102476  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4504]
#set_load 5.5968  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4505]
#set_resistance 0.709841  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4505]
#set_load 3.01581  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4506]
#set_resistance 0.342016  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4506]
#set_load 4.31747  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4507]
#set_resistance 0.453679  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4507]
#set_load 0.402241  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4508]
#set_resistance 0.0578471  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4508]
#set_load 1.84514  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4509]
#set_resistance 0.231343  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4509]
#set_load 0.560006  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4510]
#set_resistance 0.0802266  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4510]
#set_load 0.208824  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4511]
#set_resistance 0.0308497  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4511]
#set_load 2.35983  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4512]
#set_resistance 0.267792  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4512]
#set_load 4.54503  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4513]
#set_resistance 0.479221  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4513]
#set_load 0.420564  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4514]
#set_resistance 0.0602072  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4514]
#set_load 1.77127  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4515]
#set_resistance 0.221727  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4515]
#set_load 0.299911  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4516]
#set_resistance 0.0431014  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4516]
#set_load 0.0924535  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4517]
#set_resistance 0.0141467  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4517]
#set_load 6.29231  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4518]
#set_resistance 0.801879  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4518]
#set_load 2.99753  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4519]
#set_resistance 0.338067  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4519]
#set_load 5.04291  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4520]
#set_resistance 0.530344  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4520]
#set_load 0.434564  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4521]
#set_resistance 0.062294  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4521]
#set_load 1.70349  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4522]
#set_resistance 0.213577  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4522]
#set_load 0.13273  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4523]
#set_resistance 0.0193513  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4523]
#set_load 0.0527821  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4524]
#set_resistance 0.00779427  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4524]
#set_load 5.91505  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4525]
#set_resistance 0.7516  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4525]
#set_load 2.86776  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4526]
#set_resistance 0.323974  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4526]
#set_load 4.01946  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4528]
#set_resistance 0.419678  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4528]
#set_load 0.386921  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4529]
#set_resistance 0.0555106  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4529]
#set_load 1.88033  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4530]
#set_resistance 0.234586  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4530]
#set_load 0.562674  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4531]
#set_resistance 0.0805346  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4531]
#set_load 0.0362836  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4532]
#set_resistance 0.00549763  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4532]
#set_load 5.91463  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4533]
#set_resistance 0.750097  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4533]
#set_load 3.03007  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4534]
#set_resistance 0.342033  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4534]
#set_load 4.85403  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4536]
#set_resistance 0.510061  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4536]
#set_load 0.525159  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4537]
#set_resistance 0.0755453  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4537]
#set_load 1.80769  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4538]
#set_resistance 0.22546  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4538]
#set_load 0.201221  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4539]
#set_resistance 0.0290127  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4539]
#set_load 0.0770876  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4540]
#set_resistance 0.0112064  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4540]
#set_load 5.42566  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4541]
#set_resistance 0.687291  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4541]
#set_load 2.77415  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4542]
#set_resistance 0.315105  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4542]
#set_load 4.95709  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4544]
#set_resistance 0.520363  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4544]
#set_load 0.359012  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4545]
#set_resistance 0.0513922  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4545]
#set_load 1.92812  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4546]
#set_resistance 0.241144  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4546]
#set_load 0.239641  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4547]
#set_resistance 0.0355961  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4547]
#set_load 0.176424  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4548]
#set_resistance 0.0260948  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4548]
#set_load 4.33919  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4549]
#set_resistance 0.578118  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4549]
#set_load 3.20819  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4550]
#set_resistance 0.364385  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4550]
#set_load 4.51922  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4551]
#set_resistance 0.473946  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4551]
#set_load 0.414275  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4552]
#set_resistance 0.059273  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4552]
#set_load 1.71181  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4553]
#set_resistance 0.213332  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4553]
#set_load 0.372508  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4554]
#set_resistance 0.054189  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4554]
#set_load 0.0945638  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4555]
#set_resistance 0.013815  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4555]
#set_load 4.51796  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4556]
#set_resistance 0.602748  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4556]
#set_load 2.86819  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4557]
#set_resistance 0.339071  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4557]
#set_load 1.46926  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4558]
#set_resistance 0.147976  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4558]
#set_load 3.86636  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4559]
#set_resistance 0.408561  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4559]
#set_load 0.136252  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4560]
#set_resistance 0.0197066  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4560]
#set_load 2.08259  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4561]
#set_resistance 0.260893  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4561]
#set_load 1.13611  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4562]
#set_resistance 0.114086  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4562]
#set_load 0.896346  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4563]
#set_resistance 0.132375  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4563]
#set_load 0.11037  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4564]
#set_resistance 0.0167974  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4564]
#set_load 4.38261  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4565]
#set_resistance 0.583434  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4565]
#set_load 3.05782  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4566]
#set_resistance 0.346422  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4566]
#set_load 3.70616  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4568]
#set_resistance 0.389875  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4568]
#set_load 0.345189  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4569]
#set_resistance 0.0494343  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4569]
#set_load 1.87948  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4570]
#set_resistance 0.235285  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4570]
#set_load 0.666961  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4571]
#set_resistance 0.0958673  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4571]
#set_load 0.133811  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4572]
#set_resistance 0.0195768  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4572]
#set_load 4.52152  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4573]
#set_resistance 0.605212  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4573]
#set_load 3.20168  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4574]
#set_resistance 0.361204  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4574]
#set_load 3.46471  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4575]
#set_resistance 0.415723  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4575]
#set_load 0.257162  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4576]
#set_resistance 0.0368364  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4576]
#set_load 1.58114  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4577]
#set_resistance 0.196985  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4577]
#set_load 0.33531  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4578]
#set_resistance 0.0503392  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4578]
#set_load 0.211955  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4579]
#set_resistance 0.0308361  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4579]
#set_load 4.18577  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4580]
#set_resistance 0.55848  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4580]
#set_load 3.98991  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4582]
#set_resistance 0.41987  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4582]
#set_load 0.289829  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4585]
#set_resistance 0.0417386  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4585]
#set_load 1.43044  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4586]
#set_resistance 0.178516  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4586]
#set_load 0.421651  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4588]
#set_resistance 0.0629596  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4588]
#set_load 0.157505  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4589]
#set_resistance 0.0226883  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4589]
#set_load 4.37941  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4590]
#set_resistance 0.459824  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4590]
#set_load 0.134963  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4591]
#set_resistance 0.0195494  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4591]
#set_load 1.74827  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4592]
#set_resistance 0.218717  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4592]
#set_load 0.820382  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4593]
#set_resistance 0.118633  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4593]
#set_load 0.117908  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4594]
#set_resistance 0.0178149  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4594]
#set_load 4.08886  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4595]
#set_resistance 0.545016  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4595]
#set_load 3.33432  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4596]
#set_resistance 0.377258  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4596]
#set_load 3.45718  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4598]
#set_resistance 0.361805  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4598]
#set_load 0.310182  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4599]
#set_resistance 0.0446547  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4599]
#set_load 1.80413  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4600]
#set_resistance 0.229049  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4600]
#set_load 0.658391  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4601]
#set_resistance 0.0955302  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4601]
#set_load 0.038532  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4602]
#set_resistance 0.00562171  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4602]
#set_load 6.74274  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4604]
#set_resistance 0.809134  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4604]
#set_load 6.0577  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4605]
#set_resistance 0.766881  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4605]
#set_load 0.961551  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4606]
#set_resistance 0.146612  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4606]
#set_load 0.105216  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4607]
#set_resistance 0.0151949  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4607]
#set_load 0.0433965  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4608]
#set_resistance 0.00637438  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4608]
#set_load 0.586472  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4609]
#set_resistance 0.0881267  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4609]
#set_load 0.279329  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4610]
#set_resistance 0.0416835  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4610]
#set_load 1.36957  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4611]
#set_resistance 0.198084  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4611]
#set_load 4.11294  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4614]
#set_resistance 0.54823  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4614]
#set_load 1.40254  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4615]
#set_resistance 0.213531  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4615]
#set_load 0.197087  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4616]
#set_resistance 0.0293923  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4616]
#set_load 0.126127  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4617]
#set_resistance 0.0187877  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4617]
#set_load 0.66673  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4618]
#set_resistance 0.101575  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4618]
#set_load 0.0958299  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4619]
#set_resistance 0.0147673  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4619]
#set_load 1.53703  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4620]
#set_resistance 0.221359  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4620]
#set_load 7.28025  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4621]
#set_resistance 0.878545  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4621]
#set_load 0.694842  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4622]
#set_resistance 0.105582  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4622]
#set_load 0.233701  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4623]
#set_resistance 0.0347474  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4623]
#set_load 0.0714858  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4624]
#set_resistance 0.0108869  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4624]
#set_load 0.177405  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4625]
#set_resistance 0.0263945  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4625]
#set_load 0.142082  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4626]
#set_resistance 0.0209438  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4626]
#set_load 1.76211  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4628]
#set_resistance 0.256454  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4628]
#set_load 1.5834  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4632]
#set_resistance 0.243209  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4632]
#set_load 0.126093  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4634]
#set_resistance 0.0193733  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4634]
#set_load 4.17584  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4636]
#set_resistance 0.556147  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4636]
#set_load 0.367494  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4637]
#set_resistance 0.0525738  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4637]
#set_load 0.249833  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4638]
#set_resistance 0.0384871  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4638]
#set_load 0.508455  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4639]
#set_resistance 0.0745928  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4639]
#set_load 1.49736  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4640]
#set_resistance 0.220609  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4640]
#set_load 0.624126  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4641]
#set_resistance 0.0770451  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4641]
#set_load 0.684922  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4642]
#set_resistance 0.0888737  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4642]
#set_load 0.488508  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4643]
#set_resistance 0.0744923  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4643]
#set_load 0.168857  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4644]
#set_resistance 0.0242638  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4644]
#set_load 5.35043  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4645]
#set_resistance 0.52615  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4645]
#set_load 0.245526  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4646]
#set_resistance 0.036334  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4646]
#set_load 0.217997  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4647]
#set_resistance 0.0317154  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4647]
#set_load 0.0838175  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4648]
#set_resistance 0.0124662  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4648]
#set_load 0.12288  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4649]
#set_resistance 0.0176737  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4649]
#set_load 0.286063  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4650]
#set_resistance 0.0410758  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4650]
#set_load 0.134411  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4651]
#set_resistance 0.0193288  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4651]
#set_load 0.254125  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4652]
#set_resistance 0.0378852  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4652]
#set_load 0.404778  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4653]
#set_resistance 0.0605591  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4653]
#set_load 0.266831  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4654]
#set_resistance 0.038761  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4654]
#set_load 0.134289  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4655]
#set_resistance 0.0196188  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4655]
#set_load 0.212187  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4656]
#set_resistance 0.0326229  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4656]
#set_load 0.594442  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4657]
#set_resistance 0.0861108  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4657]
#set_load 0.724418  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4658]
#set_resistance 0.104365  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4658]
#set_load 0.189221  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4659]
#set_resistance 0.0272292  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4659]
#set_load 0.378823  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4660]
#set_resistance 0.0572865  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4660]
#set_load 0.271886  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4661]
#set_resistance 0.0397844  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4661]
#set_load 0.083114  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4662]
#set_resistance 0.0124  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4662]
#set_load 0.613239  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4663]
#set_resistance 0.092291  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4663]
#set_load 0.254657  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4664]
#set_resistance 0.0379209  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4664]
#set_load 0.242047  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4666]
#set_resistance 0.0355842  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4666]
#set_load 0.442121  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4667]
#set_resistance 0.0656782  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4667]
#set_load 0.179229  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4668]
#set_resistance 0.0273762  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4668]
#set_load 0.512482  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4669]
#set_resistance 0.0734306  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4669]
#set_load 2.12849  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4670]
#set_resistance 0.276318  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4670]
#set_load 0.87884  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4671]
#set_resistance 0.127092  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4671]
#set_load 0.473291  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4672]
#set_resistance 0.0555161  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4672]
#set_load 0.571678  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4673]
#set_resistance 0.0858568  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4673]
#set_load 0.11979  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4674]
#set_resistance 0.0176132  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4674]
#set_load 0.264338  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4675]
#set_resistance 0.039186  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4675]
#set_load 0.196726  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4676]
#set_resistance 0.0292576  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4676]
#set_load 0.384451  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4677]
#set_resistance 0.0576983  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4677]
#set_load 0.704671  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4678]
#set_resistance 0.0966577  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4678]
#set_load 0.657715  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4679]
#set_resistance 0.0901847  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4679]
#set_load 0.0323067  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4680]
#set_resistance 0.00494007  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4680]
#set_load 0.230271  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4682]
#set_resistance 0.0345029  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4682]
#set_load 0.529911  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4683]
#set_resistance 0.0787081  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4683]
#set_load 0.409321  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4684]
#set_resistance 0.0604681  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4684]
#set_load 0.433885  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4685]
#set_resistance 0.0626346  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4685]
#set_load 0.35395  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4686]
#set_resistance 0.054529  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4686]
#set_load 0.125581  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4687]
#set_resistance 0.0182404  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4687]
#set_load 3.14507  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4688]
#set_resistance 0.366336  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4688]
#set_load 3.43352  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4689]
#set_resistance 0.387436  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4689]
#set_load 3.45401  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4692]
#set_resistance 0.416354  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4692]
#set_load 0.303433  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4694]
#set_resistance 0.0435984  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4694]
#set_load 1.31876  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4695]
#set_resistance 0.165434  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4695]
#set_load 0.453194  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4697]
#set_resistance 0.0663175  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4697]
#set_load 0.145003  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4698]
#set_resistance 0.0208999  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4698]
#set_load 7.05278  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4699]
#set_resistance 0.846995  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4699]
#set_load 0.0442569  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4701]
#set_resistance 0.00663736  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4701]
#set_load 0.097271  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4703]
#set_resistance 0.0144557  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4703]
#set_load 0.16554  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4704]
#set_resistance 0.0250236  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4704]
#set_load 0.395567  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4705]
#set_resistance 0.0566179  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4705]
#set_load 0.0913411  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4706]
#set_resistance 0.0137795  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4706]
#set_load 0.115997  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4707]
#set_resistance 0.0167162  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4707]
#set_load 0.239101  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4708]
#set_resistance 0.03426  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4708]
#set_load 0.152136  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4709]
#set_resistance 0.0226888  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4709]
#set_load 0.245842  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4710]
#set_resistance 0.0360313  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4710]
#set_load 0.151552  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4711]
#set_resistance 0.0232202  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4711]
#set_load 0.229095  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4712]
#set_resistance 0.0353069  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4712]
#set_load 0.195944  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4713]
#set_resistance 0.0291547  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4713]
#set_load 0.105117  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4714]
#set_resistance 0.015078  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4714]
#set_load 0.043763  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4715]
#set_resistance 0.0067125  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4715]
#set_load 0.321075  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4716]
#set_resistance 0.0481974  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4716]
#set_load 0.203929  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4717]
#set_resistance 0.029376  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4717]
#set_load 0.363431  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4718]
#set_resistance 0.0538901  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4718]
#set_load 0.297337  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4719]
#set_resistance 0.0437731  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4719]
#set_load 0.0800551  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4720]
#set_resistance 0.0121423  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4720]
#set_load 1.73621  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4721]
#set_resistance 0.183783  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4721]
#set_load 0.140606  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4722]
#set_resistance 0.0204111  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4722]
#set_load 0.355604  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4724]
#set_resistance 0.0539149  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4724]
#set_load 0.245271  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4725]
#set_resistance 0.0378508  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4725]
#set_load 0.181613  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4726]
#set_resistance 0.0276233  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4726]
#set_load 0.115244  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4727]
#set_resistance 0.0176364  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4727]
#set_load 0.0631837  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4728]
#set_resistance 0.009637  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4728]
#set_load 0.108598  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4729]
#set_resistance 0.0157909  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4729]
#set_load 0.215665  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4730]
#set_resistance 0.030969  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4730]
#set_load 0.129334  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4731]
#set_resistance 0.0194827  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4731]
#set_load 0.345423  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4732]
#set_resistance 0.0513567  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4732]
#set_load 0.146337  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4733]
#set_resistance 0.0224006  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4733]
#set_load 0.149733  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4735]
#set_resistance 0.0231321  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4735]
#set_load 0.0669783  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4736]
#set_resistance 0.0099423  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4736]
#set_load 1.12949  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4737]
#set_resistance 0.118424  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4737]
#set_load 0.195919  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4738]
#set_resistance 0.0293396  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4738]
#set_load 1.49905  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4739]
#set_resistance 0.149962  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4739]
#set_load 0.082255  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4740]
#set_resistance 0.0120446  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4740]
#set_load 0.154859  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4741]
#set_resistance 0.0228857  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4741]
#set_load 0.293373  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4743]
#set_resistance 0.0427533  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4743]
#set_load 0.244096  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4744]
#set_resistance 0.0367381  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4744]
#set_load 0.225897  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4745]
#set_resistance 0.033521  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4745]
#set_load 0.840356  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4749]
#set_resistance 0.108263  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4749]
#set_load 2.18606  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4750]
#set_resistance 0.197572  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4750]
#set_load 0.062961  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4751]
#set_resistance 0.00903969  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4751]
#set_load 0.438888  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4752]
#set_resistance 0.0660064  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4752]
#set_load 0.155484  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4753]
#set_resistance 0.0225083  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4753]
#set_load 0.264824  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4754]
#set_resistance 0.0392896  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4754]
#set_load 0.181208  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4756]
#set_resistance 0.0260279  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4756]
#set_load 1.83097  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4757]
#set_resistance 0.192448  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4757]
#set_load 0.115581  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4758]
#set_resistance 0.0172473  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4758]
#set_load 0.273414  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4759]
#set_resistance 0.040206  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4759]
#set_load 3.03471  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4760]
#set_resistance 0.346037  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4760]
#set_load 3.65319  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4763]
#set_resistance 0.411865  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4763]
#set_load 0.169566  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4765]
#set_resistance 0.0254393  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4765]
#set_load 0.0949375  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4766]
#set_resistance 0.0141346  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4766]
#set_load 0.947841  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4767]
#set_resistance 0.132857  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4767]
#set_load 0.245438  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4768]
#set_resistance 0.0351324  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4768]
#set_load 0.57731  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4769]
#set_resistance 0.0888511  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4769]
#set_load 1.41471  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4770]
#set_resistance 0.184681  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4770]
#set_load 0.0732938  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4771]
#set_resistance 0.0111414  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4771]
#set_load 0.470815  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4772]
#set_resistance 0.0710583  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4772]
#set_load 0.711986  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4773]
#set_resistance 0.107236  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4773]
#set_load 0.335186  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4774]
#set_resistance 0.0465915  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4774]
#set_load 0.541107  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4775]
#set_resistance 0.0816645  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4775]
#set_load 0.0316354  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4776]
#set_resistance 0.00485538  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4776]
#set_load 0.426257  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4778]
#set_resistance 0.0654016  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4778]
#set_load 1.10511  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4779]
#set_resistance 0.162067  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4779]
#set_load 0.39312  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4780]
#set_resistance 0.0599027  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4780]
#set_load 0.273221  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4781]
#set_resistance 0.0412974  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4781]
#set_load 0.290444  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4782]
#set_resistance 0.0420392  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4782]
#set_load 0.458677  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4783]
#set_resistance 0.0703784  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4783]
#set_load 0.115086  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4784]
#set_resistance 0.0171129  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4784]
#set_load 0.23474  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4785]
#set_resistance 0.0336602  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4785]
#set_load 0.495322  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4786]
#set_resistance 0.075265  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4786]
#set_load 0.160254  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4787]
#set_resistance 0.023292  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4787]
#set_load 0.320147  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4788]
#set_resistance 0.048705  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4788]
#set_load 0.853261  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4789]
#set_resistance 0.127313  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4789]
#set_load 1.23581  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4790]
#set_resistance 0.177663  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4790]
#set_load 0.861944  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4791]
#set_resistance 0.124815  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4791]
#set_load 1.8641  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4793]
#set_resistance 0.178207  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4793]
#set_load 1.29707  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4794]
#set_resistance 0.140315  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4794]
#set_load 1.45482  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4798]
#set_resistance 0.171771  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4798]
#set_load 0.0670489  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4800]
#set_resistance 0.00968944  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4800]
#set_load 4.91993  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4801]
#set_resistance 0.565089  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4801]
#set_load 0.158276  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4802]
#set_resistance 0.023648  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4802]
#set_load 0.131262  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4803]
#set_resistance 0.0194596  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4803]
#set_load 2.20595  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4806]
#set_resistance 0.193629  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4806]
#set_load 1.43462  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4807]
#set_resistance 0.161707  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4807]
#set_load 0.194131  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4808]
#set_resistance 0.028105  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4808]
#set_load 2.32126  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4809]
#set_resistance 0.222471  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4809]
#set_load 4.98736  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4810]
#set_resistance 0.547375  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4810]
#set_load 0.075617  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4811]
#set_resistance 0.0114379  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4811]
#set_load 1.118  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4812]
#set_resistance 0.160458  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4812]
#set_load 0.992529  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4813]
#set_resistance 0.144042  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4813]
#set_load 0.748619  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4815]
#set_resistance 0.10975  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4815]
#set_load 1.08836  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4816]
#set_resistance 0.146218  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4816]
#set_load 0.199518  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4818]
#set_resistance 0.0285914  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4818]
#set_load 0.604077  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4819]
#set_resistance 0.0929415  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4819]
#set_load 1.77903  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4820]
#set_resistance 0.181995  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4820]
#set_load 0.465962  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4823]
#set_resistance 0.0633888  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4823]
#set_load 0.489815  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4824]
#set_resistance 0.0674104  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4824]
#set_load 1.51534  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4825]
#set_resistance 0.17879  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4825]
#set_load 0.209918  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4826]
#set_resistance 0.0306561  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4826]
#set_load 0.159672  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4829]
#set_resistance 0.0233427  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4829]
#set_load 0.552502  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4830]
#set_resistance 0.0846636  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4830]
#set_load 0.109632  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4832]
#set_resistance 0.0157144  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4832]
#set_load 0.860789  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4833]
#set_resistance 0.124861  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4833]
#set_load 0.288598  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4834]
#set_resistance 0.0422901  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4834]
#set_load 0.118211  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4835]
#set_resistance 0.0176725  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4835]
#set_load 0.152914  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4836]
#set_resistance 0.0226438  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4836]
#set_load 1.12257  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4837]
#set_resistance 0.171399  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4837]
#set_load 0.0993409  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4838]
#set_resistance 0.0145679  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4838]
#set_load 0.281026  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4839]
#set_resistance 0.0413158  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4839]
#set_load 1.81364  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4840]
#set_resistance 0.267591  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4840]
#set_load 1.91262  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4841]
#set_resistance 0.162016  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4841]
#set_load 1.19319  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4844]
#set_resistance 0.103137  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4844]
#set_load 0.288371  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4845]
#set_resistance 0.0419701  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4845]
#set_load 0.599159  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4846]
#set_resistance 0.0904139  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4846]
#set_load 0.436471  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4848]
#set_resistance 0.0632695  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4848]
#set_load 0.0572997  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4849]
#set_resistance 0.00823344  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4849]
#set_load 0.734749  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4850]
#set_resistance 0.102589  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4850]
#set_load 3.90618  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4851]
#set_resistance 0.439557  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4851]
#set_load 0.287702  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4854]
#set_resistance 0.041491  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4854]
#set_load 0.419122  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4855]
#set_resistance 0.0572976  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4855]
#set_load 0.144378  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4856]
#set_resistance 0.0222388  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4856]
#set_load 0.462971  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4857]
#set_resistance 0.0561636  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4857]
#set_load 0.573422  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4858]
#set_resistance 0.0780494  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4858]
#set_load 0.077659  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4859]
#set_resistance 0.0112913  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4859]
#set_load 0.0557132  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4860]
#set_resistance 0.00853922  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4860]
#set_load 0.107352  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4861]
#set_resistance 0.0164533  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4861]
#set_load 2.40564  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4862]
#set_resistance 0.297381  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4862]
#set_load 1.41534  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4864]
#set_resistance 0.200329  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4864]
#set_load 0.590745  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4865]
#set_resistance 0.0788311  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4865]
#set_load 5.38533  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4868]
#set_resistance 0.659522  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4868]
#set_load 0.144232  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4870]
#set_resistance 0.0217893  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4870]
#set_load 0.96282  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4871]
#set_resistance 0.102202  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4871]
#set_load 3.26959  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4872]
#set_resistance 0.449868  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4872]
#set_load 5.73639  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4873]
#set_resistance 0.739562  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4873]
#set_load 0.103851  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4874]
#set_resistance 0.0150009  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4874]
#set_load 6.94151  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4876]
#set_resistance 0.834928  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4876]
#set_load 0.700961  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4880]
#set_resistance 0.102246  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4880]
#set_load 0.948721  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4881]
#set_resistance 0.144411  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4881]
#set_load 0.230367  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4882]
#set_resistance 0.0339787  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4882]
#set_load 0.469281  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4883]
#set_resistance 0.0689109  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4883]
#set_load 0.225904  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4884]
#set_resistance 0.0332867  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4884]
#set_load 0.0578065  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4885]
#set_resistance 0.00830003  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4885]
#set_load 0.305056  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4886]
#set_resistance 0.0430214  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4886]
#set_load 0.0584197  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4887]
#set_resistance 0.00863755  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4887]
#set_load 0.522759  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4888]
#set_resistance 0.0703827  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4888]
#set_load 0.110766  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4889]
#set_resistance 0.0169999  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4889]
#set_load 0.157861  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4890]
#set_resistance 0.0234024  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4890]
#set_load 0.0985005  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4891]
#set_resistance 0.0143419  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4891]
#set_load 0.634695  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4892]
#set_resistance 0.0833995  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4892]
#set_load 0.292633  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4893]
#set_resistance 0.0396588  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4893]
#set_load 0.565475  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4894]
#set_resistance 0.0839979  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4894]
#set_load 0.575164  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4895]
#set_resistance 0.0688201  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4895]
#set_load 0.74597  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4896]
#set_resistance 0.0993713  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4896]
#set_load 1.96602  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4897]
#set_resistance 0.22943  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4897]
#set_load 0.35949  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4898]
#set_resistance 0.0461613  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4898]
#set_load 1.10754  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4899]
#set_resistance 0.139533  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4899]
#set_load 0.154644  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4900]
#set_resistance 0.0224979  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4900]
#set_load 0.82015  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4901]
#set_resistance 0.104804  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4901]
#set_load 3.00256  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4902]
#set_resistance 0.316614  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4902]
#set_load 0.0507354  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4903]
#set_resistance 0.00763273  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4903]
#set_load 0.0664502  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4904]
#set_resistance 0.00971551  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4904]
#set_load 0.780177  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4905]
#set_resistance 0.0957116  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4905]
#set_load 0.789151  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4906]
#set_resistance 0.107196  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4906]
#set_load 0.222915  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4907]
#set_resistance 0.034015  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4907]
#set_load 2.81739  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4909]
#set_resistance 0.352968  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4909]
#set_load 0.302389  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4910]
#set_resistance 0.0410118  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4910]
#set_load 0.262655  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4911]
#set_resistance 0.0390606  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4911]
#set_load 0.187067  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4912]
#set_resistance 0.0277767  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4912]
#set_load 0.458923  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4913]
#set_resistance 0.0635584  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4913]
#set_load 0.261815  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4915]
#set_resistance 0.0387051  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4915]
#set_load 1.82252  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4916]
#set_resistance 0.280932  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4916]
#set_load 1.6121  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4917]
#set_resistance 0.185637  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4917]
#set_load 7.29268  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4918]
#set_resistance 0.66589  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4918]
#set_load 0.862011  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4919]
#set_resistance 0.106917  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4919]
#set_load 0.625115  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4922]
#set_resistance 0.0882779  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4922]
#set_load 0.231851  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4924]
#set_resistance 0.0347025  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4924]
#set_load 0.275677  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4926]
#set_resistance 0.041082  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4926]
#set_load 0.301106  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4927]
#set_resistance 0.044436  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4927]
#set_load 1.9419  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4929]
#set_resistance 0.199383  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4929]
#set_load 1.72313  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4930]
#set_resistance 0.176417  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4930]
#set_load 3.06043  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4931]
#set_resistance 0.261066  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4931]
#set_load 0.0644948  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4932]
#set_resistance 0.00979413  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4932]
#set_load 5.7075  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4935]
#set_resistance 0.726771  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4935]
#set_load 0.529582  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4936]
#set_resistance 0.0789739  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4936]
#set_load 1.82925  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4938]
#set_resistance 0.265921  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4938]
#set_load 0.0869778  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4939]
#set_resistance 0.013377  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4939]
#set_load 0.161665  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4940]
#set_resistance 0.0242686  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4940]
#set_load 2.3508  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4941]
#set_resistance 0.261423  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4941]
#set_load 1.76478  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4942]
#set_resistance 0.269723  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4942]
#set_load 0.623131  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4943]
#set_resistance 0.075913  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4943]
#set_load 0.634553  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4944]
#set_resistance 0.0769878  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4944]
#set_load 0.157858  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4945]
#set_resistance 0.0231004  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4945]
#set_load 0.137718  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4946]
#set_resistance 0.0211761  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4946]
#set_load 0.54657  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4947]
#set_resistance 0.0818179  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4947]
#set_load 0.509991  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4948]
#set_resistance 0.0700656  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4948]
#set_load 0.461219  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4952]
#set_resistance 0.0708778  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4952]
#set_load 0.514165  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4955]
#set_resistance 0.0703399  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4955]
#set_load 0.759486  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4956]
#set_resistance 0.0968  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4956]
#set_load 1.20645  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4957]
#set_resistance 0.128124  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4957]
#set_load 0.395492  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4958]
#set_resistance 0.0584117  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4958]
#set_load 0.0676623  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4959]
#set_resistance 0.00972496  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4959]
#set_load 0.182165  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4960]
#set_resistance 0.0280287  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4960]
#set_load 0.353945  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4961]
#set_resistance 0.0534936  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4961]
#set_load 1.05176  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4962]
#set_resistance 0.154193  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4962]
#set_load 0.256201  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4963]
#set_resistance 0.0380837  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4963]
#set_load 0.575124  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4964]
#set_resistance 0.074641  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4964]
#set_load 0.0911505  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4967]
#set_resistance 0.0131637  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4967]
#set_load 0.743116  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4968]
#set_resistance 0.0946519  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4968]
#set_load 0.67458  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4969]
#set_resistance 0.09318  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4969]
#set_load 0.254752  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4970]
#set_resistance 0.0374708  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4970]
#set_load 0.51729  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4971]
#set_resistance 0.0766796  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4971]
#set_load 1.07278  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4972]
#set_resistance 0.123346  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4972]
#set_load 0.616092  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4973]
#set_resistance 0.0916432  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4973]
#set_load 0.105747  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4974]
#set_resistance 0.0158839  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4974]
#set_load 0.488511  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4975]
#set_resistance 0.0678385  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4975]
#set_load 0.343999  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4976]
#set_resistance 0.0472255  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4976]
#set_load 0.0963911  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4977]
#set_resistance 0.0147413  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4977]
#set_load 0.352181  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4979]
#set_resistance 0.0497406  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4979]
#set_load 0.143116  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4980]
#set_resistance 0.0211263  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4980]
#set_load 1.08299  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4981]
#set_resistance 0.145195  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4981]
#set_load 0.764918  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4982]
#set_resistance 0.0937197  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4982]
#set_load 0.16784  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4983]
#set_resistance 0.0245929  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4983]
#set_load 0.215716  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4984]
#set_resistance 0.0318811  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4984]
#set_load 0.675678  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4985]
#set_resistance 0.100173  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4985]
#set_load 0.237693  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4986]
#set_resistance 0.0362849  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4986]
#set_load 1.24238  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4987]
#set_resistance 0.171057  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4987]
#set_load 0.342808  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4988]
#set_resistance 0.050081  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4988]
#set_load 0.627183  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4989]
#set_resistance 0.0863689  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4989]
#set_load 1.32267  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4990]
#set_resistance 0.161045  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4990]
#set_load 0.228527  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4991]
#set_resistance 0.0321757  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4991]
#set_load 1.2919  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4992]
#set_resistance 0.142825  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4992]
#set_load 0.64215  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4993]
#set_resistance 0.0785939  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4993]
#set_load 0.486389  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4994]
#set_resistance 0.0617331  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4994]
#set_load 0.228164  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4995]
#set_resistance 0.033343  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4995]
#set_load 0.162493  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4996]
#set_resistance 0.0248398  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4996]
#set_load 0.62821  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4997]
#set_resistance 0.0904927  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4997]
#set_load 0.127855  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4998]
#set_resistance 0.0197512  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4998]
#set_load 0.856584  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4999]
#set_resistance 0.126529  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4999]
#set_load 0.207568  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n5000]
#set_resistance 0.0306432  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n5000]
#set_load 0.222071  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n5001]
#set_resistance 0.0334438  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n5001]
#set_load 1.35676  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n5002]
#set_resistance 0.141018  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n5002]
#set_load 1.03015  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n5003]
#set_resistance 0.101941  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n5003]
#set_load 0.255065  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n5004]
#set_resistance 0.0370324  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n5004]
#set_load 1.27724  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n5005]
#set_resistance 0.156487  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n5005]
#set_load 0.11756  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n5006]
#set_resistance 0.0170207  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n5006]
#set_load 0.752618  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n5008]
#set_resistance 0.108773  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n5008]
#set_load 0.543708  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n5010]
#set_resistance 0.0831807  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n5010]
#set_load 0.277634  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n5011]
#set_resistance 0.0404364  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n5011]
#set_load 0.597481  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n5012]
#set_resistance 0.0882422  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n5012]
#set_load 0.455028  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n5013]
#set_resistance 0.0634499  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n5013]
#set_load 9.72014  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/IN15]
#set_resistance 1.1892  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/IN15]
#set_load 13.9559  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/IN14]
#set_resistance 1.23276  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/IN14]
#set_load 0.994845  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3]
#set_resistance 0.146483  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n3]
#set_load 3.09059  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/IN13]
#set_resistance 0.284009  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/IN13]
#set_load 3.60574  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n5]
#set_resistance 0.376745  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n5]
#set_load 4.50208  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/IN12]
#set_resistance 0.429789  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/IN12]
#set_load 1.76308  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n7]
#set_resistance 0.207002  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n7]
#set_load 4.00741  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/IN10]
#set_resistance 0.434139  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/IN10]
#set_load 2.95045  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/IN9]
#set_resistance 0.301113  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/IN9]
#set_load 2.79755  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/IN8]
#set_resistance 0.262694  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/IN8]
#set_load 3.31822  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n12]
#set_resistance 0.402523  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n12]
#set_load 3.21993  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n14]
#set_resistance 0.429472  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n14]
#set_load 1.67615  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n15]
#set_resistance 0.215914  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n15]
#set_load 3.27394  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n18]
#set_resistance 0.348237  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n18]
#set_load 1.55284  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n19]
#set_resistance 0.235922  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n19]
#set_load 2.35575  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n20]
#set_resistance 0.298314  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n20]
#set_load 1.79288  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n22]
#set_resistance 0.231648  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n22]
#set_load 4.40287  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n23]
#set_resistance 0.449813  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n23]
#set_load 0.997417  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n24]
#set_resistance 0.128734  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n24]
#set_load 10.6745  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/IN7]
#set_resistance 0.944101  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/IN7]
#set_load 2.99923  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/IN6]
#set_resistance 0.266922  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/IN6]
#set_load 7.64643  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n28]
#set_resistance 0.803057  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n28]
#set_load 3.90777  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/IN5]
#set_resistance 0.353502  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/IN5]
#set_load 20.7159  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/IN4]
#set_resistance 1.97001  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/IN4]
#set_load 1.57516  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n31]
#set_resistance 0.200726  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n31]
#set_load 4.3329  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/IN3]
#set_resistance 0.434167  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/IN3]
#set_load 1.88328  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n33]
#set_resistance 0.245619  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n33]
#set_load 2.0676  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rst_ni]
#set_resistance 0.226543  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/rst_ni]
#set_load 1.47381  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n35]
#set_resistance 0.1901  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n35]
#set_load 0.376567  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n36]
#set_resistance 0.0456695  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n36]
#set_load 3.09978  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n37]
#set_resistance 0.31543  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n37]
#set_load 2.0959  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n39]
#set_resistance 0.19903  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n39]
#set_load 1.99253  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n40]
#set_resistance 0.194598  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n40]
#set_load 1.93684  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n41]
#set_resistance 0.205199  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n41]
#set_load 3.3722  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n42]
#set_resistance 0.310983  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n42]
#set_load 2.01852  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n43]
#set_resistance 0.188669  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n43]
#set_load 1.28033  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n45]
#set_resistance 0.173741  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n45]
#set_load 0.0135712  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n47]
#set_resistance 0.00205091  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n47]
#set_load 3.29666  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n48]
#set_resistance 0.273188  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n48]
#set_load 1.93338  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n49]
#set_resistance 0.165931  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n49]
#set_load 5.6433  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n50]
#set_resistance 0.475549  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n50]
#set_load 1.08997  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n51]
#set_resistance 0.130836  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n51]
#set_load 1.57669  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n53]
#set_resistance 0.14758  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n53]
#set_load 1.58311  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n55]
#set_resistance 0.165326  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n55]
#set_load 2.90482  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n56]
#set_resistance 0.246739  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n56]
#set_load 2.47687  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n57]
#set_resistance 0.257689  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n57]
#set_load 0.991154  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n58]
#set_resistance 0.105655  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n58]
#set_load 3.82171  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n59]
#set_resistance 0.483907  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n59]
#set_load 5.34441  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n60]
#set_resistance 0.580549  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n60]
#set_load 0.831155  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n61]
#set_resistance 0.124648  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n61]
#set_load 5.11056  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n62]
#set_resistance 0.524245  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n62]
#set_load 9.43738  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/IN2]
#set_resistance 1.12799  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/IN2]
#set_load 11.3663  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/IN1]
#set_resistance 1.18605  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/IN1]
#set_load 11.1058  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/IN0]
#set_resistance 1.21126  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/IN0]
#set_load 0.0995016  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n66]
#set_resistance 0.0144751  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n66]
#set_load 1.21259  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n67]
#set_resistance 0.116998  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n67]
#set_load 0.0222386  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n68]
#set_resistance 0.00342936  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n68]
#set_load 1.73791  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n69]
#set_resistance 0.144711  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n69]
#set_load 0.727547  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n70]
#set_resistance 0.0795385  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n70]
#set_load 2.9332  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n71]
#set_resistance 0.248155  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n71]
#set_load 1.30072  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n72]
#set_resistance 0.171135  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n72]
#set_load 0.382061  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n73]
#set_resistance 0.0537551  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n73]
#set_load 0.475913  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n74]
#set_resistance 0.0551969  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n74]
#set_load 0.470315  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n75]
#set_resistance 0.0634347  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n75]
#set_load 0.834555  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n76]
#set_resistance 0.108208  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n76]
#set_load 2.28954  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n77]
#set_resistance 0.226381  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n77]
#set_load 4.34327  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n78]
#set_resistance 0.36164  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n78]
#set_load 1.04385  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n80]
#set_resistance 0.144535  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n80]
#set_load 2.84398  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n81]
#set_resistance 0.241755  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n81]
#set_load 2.45483  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n82]
#set_resistance 0.203197  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n82]
#set_load 1.06932  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n83]
#set_resistance 0.100432  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n83]
#set_load 0.904852  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n84]
#set_resistance 0.0786223  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n84]
#set_load 0.86376  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n86]
#set_resistance 0.0869649  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n86]
#set_load 0.0170426  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n87]
#set_resistance 0.00257886  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n87]
#set_load 0.298008  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n88]
#set_resistance 0.044431  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n88]
#set_load 0.376402  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n90]
#set_resistance 0.0490602  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n90]
#set_load 1.04772  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n91]
#set_resistance 0.094104  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n91]
#set_load 1.01948  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n92]
#set_resistance 0.094104  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n92]
#set_load 0.888509  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n93]
#set_resistance 0.131513  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n93]
#set_load 2.39946  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n94]
#set_resistance 0.2084  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n94]
#set_load 1.54934  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n95]
#set_resistance 0.139712  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n95]
#set_load 3.164  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n96]
#set_resistance 0.289265  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n96]
#set_load 3.07326  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n97]
#set_resistance 0.286768  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n97]
#set_load 1.75216  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n99]
#set_resistance 0.166051  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n99]
#set_load 0.508126  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n100]
#set_resistance 0.0557129  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n100]
#set_load 1.38823  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n101]
#set_resistance 0.116023  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n101]
#set_load 0.998437  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n102]
#set_resistance 0.0894504  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n102]
#set_load 2.55782  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n103]
#set_resistance 0.325768  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n103]
#set_load 0.764746  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n104]
#set_resistance 0.0840579  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n104]
#set_load 0.687908  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n105]
#set_resistance 0.0756521  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n105]
#set_load 1.44023  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n106]
#set_resistance 0.209608  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n106]
#set_load 2.65806  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n107]
#set_resistance 0.233402  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n107]
#set_load 2.23281  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n109]
#set_resistance 0.192778  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n109]
#set_load 3.2224  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n110]
#set_resistance 0.301098  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n110]
#set_load 1.6388  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n111]
#set_resistance 0.219954  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n111]
#set_load 4.58903  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n113]
#set_resistance 0.390723  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n113]
#set_load 2.5866  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n115]
#set_resistance 0.334522  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n115]
#set_load 0.386068  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n117]
#set_resistance 0.0501681  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n117]
#set_load 1.88949  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n118]
#set_resistance 0.170299  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n118]
#set_load 1.19409  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n119]
#set_resistance 0.109382  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n119]
#set_load 1.04625  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n120]
#set_resistance 0.139568  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n120]
#set_load 0.49473  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n121]
#set_resistance 0.0610385  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n121]
#set_load 1.10952  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n122]
#set_resistance 0.129737  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n122]
#set_load 1.99874  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n123]
#set_resistance 0.191734  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n123]
#set_load 2.75011  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n124]
#set_resistance 0.236747  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n124]
#set_load 1.83846  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n125]
#set_resistance 0.17202  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n125]
#set_load 1.48114  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n126]
#set_resistance 0.151795  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n126]
#set_load 6.40524  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n127]
#set_resistance 0.567163  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n127]
#set_load 4.55903  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n129]
#set_resistance 0.389125  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n129]
#set_load 0.935385  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n131]
#set_resistance 0.105425  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n131]
#set_load 0.0155309  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n133]
#set_resistance 0.00231127  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n133]
#set_load 0.905232  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n134]
#set_resistance 0.0956066  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n134]
#set_load 0.954767  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n135]
#set_resistance 0.0920409  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n135]
#set_load 2.01012  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n136]
#set_resistance 0.237233  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n136]
#set_load 1.021  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n137]
#set_resistance 0.100254  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n137]
#set_load 0.0285668  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n138]
#set_resistance 0.00432647  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n138]
#set_load 2.14721  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n139]
#set_resistance 0.317657  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n139]
#set_load 1.81962  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n140]
#set_resistance 0.26677  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n140]
#set_load 2.16104  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n141]
#set_resistance 0.319011  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n141]
#set_load 2.47594  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n142]
#set_resistance 0.367186  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n142]
#set_load 1.8447  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n143]
#set_resistance 0.270001  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n143]
#set_load 2.17735  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n144]
#set_resistance 0.320402  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n144]
#set_load 2.38166  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n145]
#set_resistance 0.354788  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n145]
#set_load 2.28363  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n146]
#set_resistance 0.338966  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n146]
#set_load 1.94114  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n147]
#set_resistance 0.282573  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n147]
#set_load 1.33925  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n148]
#set_resistance 0.128778  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n148]
#set_load 1.91311  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n149]
#set_resistance 0.197027  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n149]
#set_load 3.48114  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n150]
#set_resistance 0.325221  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n150]
#set_load 2.42965  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n152]
#set_resistance 0.265122  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n152]
#set_load 3.50595  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n154]
#set_resistance 0.305875  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n154]
#set_load 0.943575  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n156]
#set_resistance 0.113569  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n156]
#set_load 1.47083  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n158]
#set_resistance 0.147856  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n158]
#set_load 0.28285  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n159]
#set_resistance 0.0358294  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n159]
#set_load 1.25543  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n161]
#set_resistance 0.13339  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n161]
#set_load 1.33186  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n162]
#set_resistance 0.112043  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n162]
#set_load 0.364381  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n163]
#set_resistance 0.0463115  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n163]
#set_load 1.34842  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n165]
#set_resistance 0.14964  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n165]
#set_load 1.64076  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n166]
#set_resistance 0.170507  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n166]
#set_load 0.141824  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n167]
#set_resistance 0.0193123  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n167]
#set_load 1.47472  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n168]
#set_resistance 0.220293  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n168]
#set_load 2.35544  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n169]
#set_resistance 0.285318  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n169]
#set_load 1.4627  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n170]
#set_resistance 0.217487  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n170]
#set_load 0.265472  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n171]
#set_resistance 0.0334246  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n171]
#set_load 2.10672  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n172]
#set_resistance 0.28917  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n172]
#set_load 1.65074  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n173]
#set_resistance 0.247918  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n173]
#set_load 2.86137  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n174]
#set_resistance 0.275887  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n174]
#set_load 3.61797  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n175]
#set_resistance 0.311298  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n175]
#set_load 3.39774  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n176]
#set_resistance 0.298124  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n176]
#set_load 3.10523  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n177]
#set_resistance 0.300552  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n177]
#set_load 3.15623  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n178]
#set_resistance 0.285504  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n178]
#set_load 3.09852  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n179]
#set_resistance 0.290823  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n179]
#set_load 2.90995  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n180]
#set_resistance 0.270853  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n180]
#set_load 3.21682  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n181]
#set_resistance 0.28296  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n181]
#set_load 2.84295  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n182]
#set_resistance 0.265055  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n182]
#set_load 2.8913  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n183]
#set_resistance 0.267719  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n183]
#set_load 0.602068  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n184]
#set_resistance 0.0604678  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n184]
#set_load 1.39486  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n186]
#set_resistance 0.166655  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n186]
#set_load 1.5727  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n187]
#set_resistance 0.153897  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n187]
#set_load 0.766264  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n188]
#set_resistance 0.0808723  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n188]
#set_load 2.44881  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n189]
#set_resistance 0.259989  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n189]
#set_load 1.18062  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n191]
#set_resistance 0.105959  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n191]
#set_load 1.10704  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n192]
#set_resistance 0.110872  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n192]
#set_load 1.91501  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n193]
#set_resistance 0.16969  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n193]
#set_load 1.57345  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n194]
#set_resistance 0.144583  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n194]
#set_load 1.79349  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n195]
#set_resistance 0.18435  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n195]
#set_load 1.25291  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n196]
#set_resistance 0.174424  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n196]
#set_load 1.61883  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n197]
#set_resistance 0.153622  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n197]
#set_load 2.27075  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n198]
#set_resistance 0.196971  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n198]
#set_load 2.74234  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n199]
#set_resistance 0.236334  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n199]
#set_load 0.820252  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n200]
#set_resistance 0.0763986  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n200]
#set_load 1.01864  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n201]
#set_resistance 0.0953865  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n201]
#set_load 0.865886  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n202]
#set_resistance 0.0805213  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n202]
#set_load 0.498953  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n204]
#set_resistance 0.0531421  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n204]
#set_load 1.25693  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n205]
#set_resistance 0.110247  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n205]
#set_load 0.482445  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n206]
#set_resistance 0.0552402  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n206]
#set_load 1.43568  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n207]
#set_resistance 0.143604  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n207]
#set_load 0.801011  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n208]
#set_resistance 0.103962  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n208]
#set_load 0.167246  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n209]
#set_resistance 0.022825  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n209]
#set_load 0.00689601  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n210]
#set_resistance 0.00105601  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n210]
#set_load 1.05115  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n211]
#set_resistance 0.118082  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n211]
#set_load 0.915802  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n212]
#set_resistance 0.100726  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n212]
#set_load 0.923206  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n213]
#set_resistance 0.0866049  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n213]
#set_load 0.350896  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n214]
#set_resistance 0.0444348  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n214]
#set_load 4.46988  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n215]
#set_resistance 0.513076  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n215]
#set_load 1.27801  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n216]
#set_resistance 0.158254  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n216]
#set_load 0.785643  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n217]
#set_resistance 0.0873428  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n217]
#set_load 1.88996  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n218]
#set_resistance 0.163063  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n218]
#set_load 1.03409  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n219]
#set_resistance 0.100233  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n219]
#set_load 0.669788  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n220]
#set_resistance 0.0876845  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n220]
#set_load 1.30489  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n221]
#set_resistance 0.127937  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n221]
#set_load 1.32063  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n222]
#set_resistance 0.121635  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n222]
#set_load 0.742238  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n223]
#set_resistance 0.0951529  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n223]
#set_load 4.08327  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n224]
#set_resistance 0.536594  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n224]
#set_load 2.94643  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n225]
#set_resistance 0.2419  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n225]
#set_load 0.740964  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n227]
#set_resistance 0.0833914  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n227]
#set_load 1.90729  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n228]
#set_resistance 0.215117  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n228]
#set_load 0.285972  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n229]
#set_resistance 0.0426846  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n229]
#set_load 1.44788  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n230]
#set_resistance 0.125608  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n230]
#set_load 1.19853  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n231]
#set_resistance 0.106057  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n231]
#set_load 0.980262  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n232]
#set_resistance 0.140632  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n232]
#set_load 1.11244  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n233]
#set_resistance 0.118545  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n233]
#set_load 8.33852  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n234]
#set_resistance 0.79336  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n234]
#set_load 0.614823  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n235]
#set_resistance 0.0847504  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n235]
#set_load 1.18204  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n236]
#set_resistance 0.119972  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n236]
#set_load 3.59228  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n237]
#set_resistance 0.314459  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n237]
#set_load 1.45987  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n238]
#set_resistance 0.134363  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n238]
#set_load 0.595884  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n239]
#set_resistance 0.0653689  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n239]
#set_load 0.662  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n240]
#set_resistance 0.0740526  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n240]
#set_load 1.67084  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n241]
#set_resistance 0.155554  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n241]
#set_load 1.21973  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n242]
#set_resistance 0.103245  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n242]
#set_load 1.60857  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n243]
#set_resistance 0.159314  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n243]
#set_load 1.29534  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n244]
#set_resistance 0.139214  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n244]
#set_load 1.00945  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n245]
#set_resistance 0.119532  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n245]
#set_load 1.5895  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n246]
#set_resistance 0.150741  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n246]
#set_load 0.920912  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n247]
#set_resistance 0.0865837  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n247]
#set_load 1.63379  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n248]
#set_resistance 0.161494  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n248]
#set_load 1.55215  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n249]
#set_resistance 0.152055  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n249]
#set_load 2.10873  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n250]
#set_resistance 0.191185  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n250]
#set_load 1.72886  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n251]
#set_resistance 0.174784  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n251]
#set_load 0.5459  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n252]
#set_resistance 0.0645585  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n252]
#set_load 0.31623  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n253]
#set_resistance 0.0435207  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n253]
#set_load 0.317414  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n254]
#set_resistance 0.0414346  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n254]
#set_load 0.471735  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n255]
#set_resistance 0.0692379  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n255]
#set_load 0.014003  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n256]
#set_resistance 0.00207453  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n256]
#set_load 1.16925  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n257]
#set_resistance 0.0984257  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n257]
#set_load 1.12283  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n258]
#set_resistance 0.0968177  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n258]
#set_load 0.468415  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n260]
#set_resistance 0.069591  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n260]
#set_load 0.0173883  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n261]
#set_resistance 0.00263967  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n261]
#set_load 3.13714  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n262]
#set_resistance 0.32826  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n262]
#set_load 0.321643  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n264]
#set_resistance 0.0438663  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n264]
#set_load 0.833867  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n265]
#set_resistance 0.0740061  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n265]
#set_load 0.985327  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n266]
#set_resistance 0.0922438  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n266]
#set_load 0.733475  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n267]
#set_resistance 0.0851842  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n267]
#set_load 1.57809  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n268]
#set_resistance 0.13484  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n268]
#set_load 6.10627  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n269]
#set_resistance 0.621714  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n269]
#set_load 4.24787  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n270]
#set_resistance 0.357369  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n270]
#set_load 1.38561  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n271]
#set_resistance 0.13794  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n271]
#set_load 1.1795  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n272]
#set_resistance 0.121078  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n272]
#set_load 2.60805  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n273]
#set_resistance 0.266162  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n273]
#set_load 0.0678982  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n274]
#set_resistance 0.00985999  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n274]
#set_load 2.9492  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n275]
#set_resistance 0.280978  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n275]
#set_load 1.61131  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n276]
#set_resistance 0.145342  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n276]
#set_load 2.62383  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n277]
#set_resistance 0.256559  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n277]
#set_load 3.24641  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n278]
#set_resistance 0.270384  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n278]
#set_load 0.839165  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n279]
#set_resistance 0.0781391  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n279]
#set_load 0.70207  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n280]
#set_resistance 0.0657959  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n280]
#set_load 2.77261  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n281]
#set_resistance 0.231922  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n281]
#set_load 1.83151  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n282]
#set_resistance 0.225649  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n282]
#set_load 6.48496  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n283]
#set_resistance 0.550825  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n283]
#set_load 4.13701  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n284]
#set_resistance 0.448719  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n284]
#set_load 1.53149  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n286]
#set_resistance 0.196465  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n286]
#set_load 1.50932  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n287]
#set_resistance 0.155033  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n287]
#set_load 1.70199  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n288]
#set_resistance 0.188179  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n288]
#set_load 2.37349  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n289]
#set_resistance 0.232725  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n289]
#set_load 2.76561  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n290]
#set_resistance 0.389077  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n290]
#set_load 4.07329  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n291]
#set_resistance 0.532596  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n291]
#set_load 5.61829  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n292]
#set_resistance 0.688454  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n292]
#set_load 5.14993  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n293]
#set_resistance 0.628369  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n293]
#set_load 5.8143  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n294]
#set_resistance 0.674738  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n294]
#set_load 3.94605  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n295]
#set_resistance 0.535481  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n295]
#set_load 4.14614  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n296]
#set_resistance 0.540365  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n296]
#set_load 1.19367  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n297]
#set_resistance 0.119948  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n297]
#set_load 1.08758  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n298]
#set_resistance 0.120113  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n298]
#set_load 1.88554  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n299]
#set_resistance 0.186096  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n299]
#set_load 0.318519  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n300]
#set_resistance 0.0463483  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n300]
#set_load 5.79026  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n301]
#set_resistance 0.670437  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n301]
#set_load 4.53918  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n302]
#set_resistance 0.555206  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n302]
#set_load 5.88872  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n303]
#set_resistance 0.685028  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n303]
#set_load 6.0682  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n304]
#set_resistance 0.705761  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n304]
#set_load 5.61848  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n305]
#set_resistance 0.651952  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n305]
#set_load 5.83116  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n369]
#set_resistance 0.677252  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n369]
#set_load 6.00089  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n441]
#set_resistance 0.694842  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n441]
#set_load 5.04255  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n448]
#set_resistance 0.61333  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n448]
#set_load 5.462  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n449]
#set_resistance 0.634757  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n449]
#set_load 6.40963  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n457]
#set_resistance 0.744296  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n457]
#set_load 4.89144  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n458]
#set_resistance 0.596694  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n458]
#set_load 7.01069  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n459]
#set_resistance 0.746578  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n459]
#set_load 1.39782  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n462]
#set_resistance 0.122946  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n462]
#set_load 0.429716  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n465]
#set_resistance 0.0640929  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n465]
#set_load 2.99325  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n470]
#set_resistance 0.253209  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n470]
#set_load 0.391979  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n560]
#set_resistance 0.0479754  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n560]
#set_load 1.03036  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n565]
#set_resistance 0.138401  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n565]
#set_load 2.28405  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n592]
#set_resistance 0.192049  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n592]
#set_load 2.2392  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n611]
#set_resistance 0.203596  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n611]
#set_load 3.17525  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n613]
#set_resistance 0.266794  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n613]
#set_load 0.569381  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n630]
#set_resistance 0.076425  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n630]
#set_load 5.84384  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n631]
#set_resistance 0.486036  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n631]
#set_load 6.96745  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n636]
#set_resistance 0.575537  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n636]
#set_load 3.51602  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n642]
#set_resistance 0.292271  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n642]
#set_load 1.84423  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n647]
#set_resistance 0.155538  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n647]
#set_load 2.77424  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n648]
#set_resistance 0.234872  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n648]
#set_load 4.66682  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n665]
#set_resistance 0.38653  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n665]
#set_load 5.2592  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n706]
#set_resistance 0.428832  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n706]
#set_load 7.39559  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n708]
#set_resistance 0.612008  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n708]
#set_load 6.41353  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n715]
#set_resistance 0.533996  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n715]
#set_load 1.6867  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n767]
#set_resistance 0.141433  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n767]
#set_load 0.935736  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n783]
#set_resistance 0.0784812  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n783]
#set_load 4.66919  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n784]
#set_resistance 0.389368  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n784]
#set_load 6.75089  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n787]
#set_resistance 0.556679  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n787]
#set_load 1.40807  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n790]
#set_resistance 0.119768  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n790]
#set_load 2.18578  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n791]
#set_resistance 0.18457  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n791]
#set_load 7.51643  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n794]
#set_resistance 0.620758  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n794]
#set_load 7.36085  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n801]
#set_resistance 0.605886  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n801]
#set_load 1.98648  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n831]
#set_resistance 0.165794  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n831]
#set_load 2.01953  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n832]
#set_resistance 0.167993  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n832]
#set_load 0.948448  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n855]
#set_resistance 0.0800974  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n855]
#set_load 3.40747  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n859]
#set_resistance 0.278993  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n859]
#set_load 2.06286  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n860]
#set_resistance 0.174665  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n860]
#set_load 6.88548  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n862]
#set_resistance 0.623278  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n862]
#set_load 2.36128  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n916]
#set_resistance 0.219921  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n916]
#set_load 4.08958  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n919]
#set_resistance 0.35132  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n919]
#set_load 2.08297  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n933]
#set_resistance 0.173547  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n933]
#set_load 2.48464  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1000]
#set_resistance 0.205487  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1000]
#set_load 3.86122  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1029]
#set_resistance 0.328836  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1029]
#set_load 4.1258  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1032]
#set_resistance 0.432693  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1032]
#set_load 4.02041  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1035]
#set_resistance 0.350105  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1035]
#set_load 2.43688  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1049]
#set_resistance 0.20348  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1049]
#set_load 1.00367  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1060]
#set_resistance 0.0845408  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1060]
#set_load 1.23377  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1064]
#set_resistance 0.104058  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1064]
#set_load 3.99927  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1068]
#set_resistance 0.336538  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1068]
#set_load 5.22402  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1077]
#set_resistance 0.432775  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1077]
#set_load 5.1862  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1078]
#set_resistance 0.439575  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1078]
#set_load 3.9648  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1085]
#set_resistance 0.340991  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1085]
#set_load 3.49355  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1091]
#set_resistance 0.290661  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1091]
#set_load 2.91272  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1094]
#set_resistance 0.238112  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1094]
#set_load 2.0727  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1095]
#set_resistance 0.177825  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1095]
#set_load 1.82552  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1096]
#set_resistance 0.157907  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1096]
#set_load 4.89453  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1097]
#set_resistance 0.407616  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1097]
#set_load 4.61769  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1098]
#set_resistance 0.389222  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1098]
#set_load 3.15813  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1105]
#set_resistance 0.260968  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1105]
#set_load 1.89052  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1106]
#set_resistance 0.160129  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1106]
#set_load 2.63026  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1107]
#set_resistance 0.218499  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1107]
#set_load 1.19031  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1110]
#set_resistance 0.157316  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1110]
#set_load 6.49218  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1111]
#set_resistance 0.544954  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1111]
#set_load 1.83181  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1112]
#set_resistance 0.158391  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1112]
#set_load 6.47791  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1114]
#set_resistance 0.538538  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1114]
#set_load 6.83361  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1117]
#set_resistance 0.564216  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1117]
#set_load 4.05719  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1131]
#set_resistance 0.349157  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1131]
#set_load 3.0118  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1138]
#set_resistance 0.255421  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1138]
#set_load 3.80796  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1142]
#set_resistance 0.327791  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1142]
#set_load 1.67646  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1152]
#set_resistance 0.140621  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1152]
#set_load 2.71011  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1153]
#set_resistance 0.224215  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1153]
#set_load 2.41695  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1163]
#set_resistance 0.20392  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1163]
#set_load 2.72503  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1215]
#set_resistance 0.228688  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1215]
#set_load 5.41335  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1216]
#set_resistance 0.442683  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1216]
#set_load 1.87628  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1225]
#set_resistance 0.15891  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1225]
#set_load 1.09646  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1234]
#set_resistance 0.0924528  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1234]
#set_load 1.22971  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1241]
#set_resistance 0.104575  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1241]
#set_load 1.93023  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1249]
#set_resistance 0.162202  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1249]
#set_load 3.59455  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1250]
#set_resistance 0.335263  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1250]
#set_load 3.28994  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1256]
#set_resistance 0.323655  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1256]
#set_load 2.60388  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1257]
#set_resistance 0.361199  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1257]
#set_load 1.13392  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1263]
#set_resistance 0.147559  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1263]
#set_load 1.55598  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1266]
#set_resistance 0.134094  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1266]
#set_load 7.14965  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1269]
#set_resistance 0.60022  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1269]
#set_load 2.57948  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1310]
#set_resistance 0.221575  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1310]
#set_load 2.00447  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1328]
#set_resistance 0.172057  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1328]
#set_load 0.945615  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1339]
#set_resistance 0.131543  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1339]
#set_load 2.09151  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1369]
#set_resistance 0.253161  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1369]
#set_load 1.61727  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1372]
#set_resistance 0.197888  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1372]
#set_load 1.52051  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1380]
#set_resistance 0.131431  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1380]
#set_load 1.79247  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1400]
#set_resistance 0.155413  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1400]
#set_load 1.75986  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1405]
#set_resistance 0.151255  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1405]
#set_load 1.2708  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1433]
#set_resistance 0.107546  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1433]
#set_load 1.59768  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1460]
#set_resistance 0.134878  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1460]
#set_load 5.86182  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1464]
#set_resistance 0.489334  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1464]
#set_load 2.24044  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1470]
#set_resistance 0.187812  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1470]
#set_load 2.8096  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1479]
#set_resistance 0.293625  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1479]
#set_load 1.58355  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1486]
#set_resistance 0.134466  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1486]
#set_load 1.00367  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1525]
#set_resistance 0.0845408  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1525]
#set_load 1.08688  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1531]
#set_resistance 0.0916152  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1531]
#set_load 1.2422  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1572]
#set_resistance 0.105668  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1572]
#set_load 2.77689  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1636]
#set_resistance 0.277781  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1636]
#set_load 3.58996  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1642]
#set_resistance 0.304829  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1642]
#set_load 2.23069  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1654]
#set_resistance 0.1941  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1654]
#set_load 3.11543  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1658]
#set_resistance 0.271078  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1658]
#set_load 1.47732  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1661]
#set_resistance 0.128082  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1661]
#set_load 1.29763  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1666]
#set_resistance 0.110863  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1666]
#set_load 2.94295  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1673]
#set_resistance 0.249672  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1673]
#set_load 4.34246  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1674]
#set_resistance 0.364111  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1674]
#set_load 1.82216  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1678]
#set_resistance 0.156673  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1678]
#set_load 1.4425  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1679]
#set_resistance 0.125739  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1679]
#set_load 2.48538  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1681]
#set_resistance 0.210827  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1681]
#set_load 11.0161  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1688]
#set_resistance 0.923676  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1688]
#set_load 3.67278  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1691]
#set_resistance 0.313534  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1691]
#set_load 3.65472  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1700]
#set_resistance 0.307149  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1700]
#set_load 5.07008  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1721]
#set_resistance 0.447915  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1721]
#set_load 2.9483  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1723]
#set_resistance 0.251691  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1723]
#set_load 5.81032  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1725]
#set_resistance 0.482759  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1725]
#set_load 7.48218  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1726]
#set_resistance 0.618782  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1726]
#set_load 1.93227  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1737]
#set_resistance 0.167954  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1737]
#set_load 7.63775  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1747]
#set_resistance 0.647158  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1747]
#set_load 1.50889  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1782]
#set_resistance 0.130941  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1782]
#set_load 1.16081  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1806]
#set_resistance 0.121028  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1806]
#set_load 2.45986  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1809]
#set_resistance 0.207454  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1809]
#set_load 5.03904  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1813]
#set_resistance 0.536822  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1813]
#set_load 2.59713  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1830]
#set_resistance 0.220682  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1830]
#set_load 2.48081  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1834]
#set_resistance 0.210926  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1834]
#set_load 1.84934  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1838]
#set_resistance 0.155834  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1838]
#set_load 1.19982  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1839]
#set_resistance 0.103331  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1839]
#set_load 1.32261  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1849]
#set_resistance 0.113177  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1849]
#set_load 1.33261  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1899]
#set_resistance 0.175741  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1899]
#set_load 5.56855  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1924]
#set_resistance 0.48306  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1924]
#set_load 1.44621  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1928]
#set_resistance 0.125857  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1928]
#set_load 3.14749  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1933]
#set_resistance 0.264934  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1933]
#set_load 1.08052  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1934]
#set_resistance 0.0932274  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1934]
#set_load 1.75338  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1949]
#set_resistance 0.151541  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1949]
#set_load 1.10461  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1950]
#set_resistance 0.0951356  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1950]
#set_load 1.78723  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1955]
#set_resistance 0.245755  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1955]
#set_load 2.98069  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1982]
#set_resistance 0.308626  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1982]
#set_load 4.30504  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2005]
#set_resistance 0.427777  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2005]
#set_load 1.36272  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2020]
#set_resistance 0.118225  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2020]
#set_load 1.44968  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2031]
#set_resistance 0.124854  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2031]
#set_load 3.29267  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2057]
#set_resistance 0.346753  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2057]
#set_load 2.77421  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2060]
#set_resistance 0.241627  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2060]
#set_load 1.46315  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2063]
#set_resistance 0.125347  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2063]
#set_load 2.45564  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2075]
#set_resistance 0.209974  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2075]
#set_load 2.15555  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2098]
#set_resistance 0.188465  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2098]
#set_load 4.27272  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2100]
#set_resistance 0.444833  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2100]
#set_load 2.14103  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2127]
#set_resistance 0.236699  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2127]
#set_load 5.01637  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2144]
#set_resistance 0.518759  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2144]
#set_load 4.08603  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2149]
#set_resistance 0.387335  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2149]
#set_load 1.62488  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2167]
#set_resistance 0.140033  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2167]
#set_load 2.01677  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2181]
#set_resistance 0.174463  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2181]
#set_load 2.16464  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2193]
#set_resistance 0.215586  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2193]
#set_load 5.3096  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2200]
#set_resistance 0.605457  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2200]
#set_load 3.87678  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2217]
#set_resistance 0.328328  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2217]
#set_load 3.12426  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2221]
#set_resistance 0.273033  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2221]
#set_load 2.05086  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2237]
#set_resistance 0.21368  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2237]
#set_load 3.38444  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2238]
#set_resistance 0.416064  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2238]
#set_load 4.44504  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2249]
#set_resistance 0.547666  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2249]
#set_load 2.19467  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2250]
#set_resistance 0.232353  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2250]
#set_load 4.61019  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2251]
#set_resistance 0.477545  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2251]
#set_load 1.24888  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2253]
#set_resistance 0.14289  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2253]
#set_load 1.12362  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2274]
#set_resistance 0.135658  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2274]
#set_load 4.32588  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2294]
#set_resistance 0.363316  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2294]
#set_load 7.06387  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2302]
#set_resistance 0.585441  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2302]
#set_load 2.31151  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2303]
#set_resistance 0.19645  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2303]
#set_load 1.57322  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2312]
#set_resistance 0.13329  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2312]
#set_load 5.21197  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2313]
#set_resistance 0.425747  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2313]
#set_load 2.84844  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2319]
#set_resistance 0.241157  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2319]
#set_load 2.53602  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2320]
#set_resistance 0.213646  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2320]
#set_load 7.08021  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2335]
#set_resistance 0.589191  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2335]
#set_load 1.43745  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2336]
#set_resistance 0.120277  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2336]
#set_load 1.87007  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2340]
#set_resistance 0.244241  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2340]
#set_load 2.54912  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2352]
#set_resistance 0.222684  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2352]
#set_load 2.28606  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2372]
#set_resistance 0.195398  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2372]
#set_load 2.6018  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2373]
#set_resistance 0.229482  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2373]
#set_load 1.34813  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2377]
#set_resistance 0.113846  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2377]
#set_load 2.72099  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2378]
#set_resistance 0.234983  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2378]
#set_load 1.65459  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2381]
#set_resistance 0.206171  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2381]
#set_load 2.55731  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2382]
#set_resistance 0.215971  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2382]
#set_load 2.47352  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2390]
#set_resistance 0.204972  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2390]
#set_load 2.55573  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2394]
#set_resistance 0.212596  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2394]
#set_load 5.15452  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2397]
#set_resistance 0.424696  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2397]
#set_load 6.66757  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2402]
#set_resistance 0.557056  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2402]
#set_load 2.59578  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2403]
#set_resistance 0.22482  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2403]
#set_load 5.36728  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2404]
#set_resistance 0.442789  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2404]
#set_load 2.09723  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2405]
#set_resistance 0.178335  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2405]
#set_load 2.53654  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2410]
#set_resistance 0.213762  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2410]
#set_load 2.60068  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2411]
#set_resistance 0.222045  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2411]
#set_load 12.9858  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1]
#set_resistance 1.10255  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n1]
#set_load 5.96876  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2]
#set_resistance 0.635216  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n2]
#set_load 6.94302  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4]
#set_resistance 0.577949  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n4]
#set_load 5.51827  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n6]
#set_resistance 0.466666  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n6]
#set_load 14.5242  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n8]
#set_resistance 1.18879  [get_nets u_top_core_u_cpu_cluster/u_ibex_tlul_u_ibex_top_u_ibex_core/n8]
