INFO: [VRFC 10-163] Analyzing VHDL file "C:/diel1/de1/Labs/05-ffs/flip_flops/flip_flops.srcs/sources_1/new/d_ff_rst.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'd_ff_rst'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/diel1/de1/Labs/05-ffs/flip_flops/flip_flops.srcs/sources_1/new/t-ff_rst.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 't_ff_rst'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/diel1/de1/Labs/05-ffs/flip_flops/flip_flops.srcs/sim_1/new/test_ff_rst.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_ff_rst'
