Classic Timing Analyzer report for last_ass
Mon Dec 23 15:51:27 2024
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'clk'
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                    ;
+------------------------------+-------+---------------+------------------------------------------------+---------------+-------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From          ; To          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+---------------+-------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.257 ns                                       ; cash_in[1]    ; ret[1]~reg0 ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.383 ns                                       ; ret[1]~reg0   ; ret[1]      ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.902 ns                                      ; cash_in[0]    ; ret[1]~reg0 ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state.WAIT_30 ; ret[1]~reg0 ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;               ;             ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+---------------+-------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                 ;
+-------+------------------------------------------------+---------------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From          ; To            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state.WAIT_30 ; ret[1]~reg0   ; clk        ; clk      ; None                        ; None                      ; 0.642 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state.WAIT_50 ; ret[0]~reg0   ; clk        ; clk      ; None                        ; None                      ; 0.636 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state.WAIT_30 ; ret[2]~reg0   ; clk        ; clk      ; None                        ; None                      ; 0.617 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state.IDLE    ; state.IDLE    ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state.IDLE    ; state.WAIT_50 ; clk        ; clk      ; None                        ; None                      ; 0.428 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state.WAIT_50 ; ret[2]~reg0   ; clk        ; clk      ; None                        ; None                      ; 0.424 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state.IDLE    ; state.WAIT_30 ; clk        ; clk      ; None                        ; None                      ; 0.423 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state.WAIT_50 ; ret[1]~reg0   ; clk        ; clk      ; None                        ; None                      ; 0.423 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state.WAIT_30 ; ret[0]~reg0   ; clk        ; clk      ; None                        ; None                      ; 0.422 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state.IDLE    ; purchase~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.420 ns                ;
+-------+------------------------------------------------+---------------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------+
; tsu                                                                       ;
+-------+--------------+------------+------------+---------------+----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To            ; To Clock ;
+-------+--------------+------------+------------+---------------+----------+
; N/A   ; None         ; 3.257 ns   ; cash_in[1] ; state.WAIT_50 ; clk      ;
; N/A   ; None         ; 3.257 ns   ; cash_in[1] ; ret[1]~reg0   ; clk      ;
; N/A   ; None         ; 3.253 ns   ; cash_in[1] ; purchase~reg0 ; clk      ;
; N/A   ; None         ; 3.253 ns   ; cash_in[1] ; state.IDLE    ; clk      ;
; N/A   ; None         ; 3.253 ns   ; cash_in[1] ; ret[0]~reg0   ; clk      ;
; N/A   ; None         ; 3.253 ns   ; cash_in[1] ; state.WAIT_30 ; clk      ;
; N/A   ; None         ; 3.154 ns   ; cash_in[0] ; ret[2]~reg0   ; clk      ;
; N/A   ; None         ; 3.148 ns   ; cash_in[0] ; purchase~reg0 ; clk      ;
; N/A   ; None         ; 3.148 ns   ; cash_in[0] ; state.IDLE    ; clk      ;
; N/A   ; None         ; 3.147 ns   ; cash_in[0] ; ret[0]~reg0   ; clk      ;
; N/A   ; None         ; 3.147 ns   ; cash_in[0] ; state.WAIT_30 ; clk      ;
; N/A   ; None         ; 3.142 ns   ; cash_in[1] ; ret[2]~reg0   ; clk      ;
; N/A   ; None         ; 3.141 ns   ; cash_in[0] ; state.WAIT_50 ; clk      ;
; N/A   ; None         ; 3.141 ns   ; cash_in[0] ; ret[1]~reg0   ; clk      ;
+-------+--------------+------------+------------+---------------+----------+


+---------------------------------------------------------------------------+
; tco                                                                       ;
+-------+--------------+------------+---------------+----------+------------+
; Slack ; Required tco ; Actual tco ; From          ; To       ; From Clock ;
+-------+--------------+------------+---------------+----------+------------+
; N/A   ; None         ; 6.383 ns   ; ret[1]~reg0   ; ret[1]   ; clk        ;
; N/A   ; None         ; 5.887 ns   ; ret[2]~reg0   ; ret[2]   ; clk        ;
; N/A   ; None         ; 5.434 ns   ; ret[0]~reg0   ; ret[0]   ; clk        ;
; N/A   ; None         ; 5.397 ns   ; purchase~reg0 ; purchase ; clk        ;
+-------+--------------+------------+---------------+----------+------------+


+---------------------------------------------------------------------------------+
; th                                                                              ;
+---------------+-------------+-----------+------------+---------------+----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To            ; To Clock ;
+---------------+-------------+-----------+------------+---------------+----------+
; N/A           ; None        ; -2.902 ns ; cash_in[0] ; state.WAIT_50 ; clk      ;
; N/A           ; None        ; -2.902 ns ; cash_in[0] ; ret[1]~reg0   ; clk      ;
; N/A           ; None        ; -2.903 ns ; cash_in[1] ; ret[2]~reg0   ; clk      ;
; N/A           ; None        ; -2.908 ns ; cash_in[0] ; ret[0]~reg0   ; clk      ;
; N/A           ; None        ; -2.908 ns ; cash_in[0] ; state.WAIT_30 ; clk      ;
; N/A           ; None        ; -2.909 ns ; cash_in[0] ; purchase~reg0 ; clk      ;
; N/A           ; None        ; -2.909 ns ; cash_in[0] ; state.IDLE    ; clk      ;
; N/A           ; None        ; -2.915 ns ; cash_in[0] ; ret[2]~reg0   ; clk      ;
; N/A           ; None        ; -3.014 ns ; cash_in[1] ; purchase~reg0 ; clk      ;
; N/A           ; None        ; -3.014 ns ; cash_in[1] ; state.IDLE    ; clk      ;
; N/A           ; None        ; -3.014 ns ; cash_in[1] ; ret[0]~reg0   ; clk      ;
; N/A           ; None        ; -3.014 ns ; cash_in[1] ; state.WAIT_30 ; clk      ;
; N/A           ; None        ; -3.018 ns ; cash_in[1] ; state.WAIT_50 ; clk      ;
; N/A           ; None        ; -3.018 ns ; cash_in[1] ; ret[1]~reg0   ; clk      ;
+---------------+-------------+-----------+------------+---------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Mon Dec 23 15:51:27 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off last_ass -c last_ass --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 500.0 MHz between source register "state.WAIT_30" and destination register "ret[1]~reg0"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.642 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y7_N21; Fanout = 3; REG Node = 'state.WAIT_30'
            Info: 2: + IC(0.259 ns) + CELL(0.228 ns) = 0.487 ns; Loc. = LCCOMB_X23_Y7_N8; Fanout = 1; COMB Node = 'Selector5~81'
            Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.642 ns; Loc. = LCFF_X23_Y7_N9; Fanout = 1; REG Node = 'ret[1]~reg0'
            Info: Total cell delay = 0.383 ns ( 59.66 % )
            Info: Total interconnect delay = 0.259 ns ( 40.34 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.470 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.655 ns) + CELL(0.618 ns) = 2.470 ns; Loc. = LCFF_X23_Y7_N9; Fanout = 1; REG Node = 'ret[1]~reg0'
                Info: Total cell delay = 1.472 ns ( 59.60 % )
                Info: Total interconnect delay = 0.998 ns ( 40.40 % )
            Info: - Longest clock path from clock "clk" to source register is 2.470 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.655 ns) + CELL(0.618 ns) = 2.470 ns; Loc. = LCFF_X23_Y7_N21; Fanout = 3; REG Node = 'state.WAIT_30'
                Info: Total cell delay = 1.472 ns ( 59.60 % )
                Info: Total interconnect delay = 0.998 ns ( 40.40 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: tsu for register "state.WAIT_50" (data pin = "cash_in[1]", clock pin = "clk") is 3.257 ns
    Info: + Longest pin to register delay is 5.637 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N21; Fanout = 7; PIN Node = 'cash_in[1]'
        Info: 2: + IC(4.252 ns) + CELL(0.366 ns) = 5.482 ns; Loc. = LCCOMB_X23_Y7_N10; Fanout = 1; COMB Node = 'Selector2~16'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.637 ns; Loc. = LCFF_X23_Y7_N11; Fanout = 3; REG Node = 'state.WAIT_50'
        Info: Total cell delay = 1.385 ns ( 24.57 % )
        Info: Total interconnect delay = 4.252 ns ( 75.43 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.470 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.655 ns) + CELL(0.618 ns) = 2.470 ns; Loc. = LCFF_X23_Y7_N11; Fanout = 3; REG Node = 'state.WAIT_50'
        Info: Total cell delay = 1.472 ns ( 59.60 % )
        Info: Total interconnect delay = 0.998 ns ( 40.40 % )
Info: tco from clock "clk" to destination pin "ret[1]" through register "ret[1]~reg0" is 6.383 ns
    Info: + Longest clock path from clock "clk" to source register is 2.470 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.655 ns) + CELL(0.618 ns) = 2.470 ns; Loc. = LCFF_X23_Y7_N9; Fanout = 1; REG Node = 'ret[1]~reg0'
        Info: Total cell delay = 1.472 ns ( 59.60 % )
        Info: Total interconnect delay = 0.998 ns ( 40.40 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 3.819 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y7_N9; Fanout = 1; REG Node = 'ret[1]~reg0'
        Info: 2: + IC(1.821 ns) + CELL(1.998 ns) = 3.819 ns; Loc. = PIN_B12; Fanout = 0; PIN Node = 'ret[1]'
        Info: Total cell delay = 1.998 ns ( 52.32 % )
        Info: Total interconnect delay = 1.821 ns ( 47.68 % )
Info: th for register "state.WAIT_50" (data pin = "cash_in[0]", clock pin = "clk") is -2.902 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.470 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.655 ns) + CELL(0.618 ns) = 2.470 ns; Loc. = LCFF_X23_Y7_N11; Fanout = 3; REG Node = 'state.WAIT_50'
        Info: Total cell delay = 1.472 ns ( 59.60 % )
        Info: Total interconnect delay = 0.998 ns ( 40.40 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 5.521 ns
        Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_W9; Fanout = 7; PIN Node = 'cash_in[0]'
        Info: 2: + IC(4.221 ns) + CELL(0.346 ns) = 5.366 ns; Loc. = LCCOMB_X23_Y7_N10; Fanout = 1; COMB Node = 'Selector2~16'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.521 ns; Loc. = LCFF_X23_Y7_N11; Fanout = 3; REG Node = 'state.WAIT_50'
        Info: Total cell delay = 1.300 ns ( 23.55 % )
        Info: Total interconnect delay = 4.221 ns ( 76.45 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 197 megabytes
    Info: Processing ended: Mon Dec 23 15:51:28 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


