#! /usr/local/Cellar/icarus-verilog/10.0/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f90a8c65630 .scope module, "Equal" "Equal" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /OUTPUT 1 "data_o"
o0x1047c6008 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f90a8c86b40_0 .net "data1_i", 31 0, o0x1047c6008;  0 drivers
o0x1047c6038 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f90a8c8c500_0 .net "data2_i", 31 0, o0x1047c6038;  0 drivers
v0x7f90a8c8c5a0_0 .net "data_o", 0 0, L_0x7f90a8c9bad0;  1 drivers
L_0x7f90a8c9bad0 .cmp/eq 32, o0x1047c6008, o0x1047c6038;
S_0x7f90a8c6f460 .scope module, "TestBench" "TestBench" 3 3;
 .timescale 0 0;
v0x7f90a8c9b590_0 .var "Clk", 0 0;
v0x7f90a8c9b620_0 .var "Reset", 0 0;
v0x7f90a8c9b6f0_0 .var "Start", 0 0;
v0x7f90a8c9b7c0_0 .var/i "counter", 31 0;
v0x7f90a8c9b850_0 .var/i "flush", 31 0;
v0x7f90a8c9b920_0 .var/i "i", 31 0;
v0x7f90a8c9b9b0_0 .var/i "outfile", 31 0;
v0x7f90a8c9ba40_0 .var/i "stall", 31 0;
S_0x7f90a8c8c690 .scope module, "CPU" "CPU" 3 12, 4 1 0, S_0x7f90a8c6f460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
L_0x7f90a8c9bbb0 .functor BUFZ 1, v0x7f90a8c9b590_0, C4<0>, C4<0>, C4<0>;
L_0x7f90a8c9bea0 .functor AND 1, v0x7f90a8c8e080_0, L_0x7f90a8c9be00, C4<1>, C4<1>;
L_0x7f90a8c9bf90 .functor OR 1, v0x7f90a8c8e2a0_0, L_0x7f90a8c9bea0, C4<0>, C4<0>;
v0x7f90a8c99490_0 .net "Add_pc_o", 31 0, L_0x7f90a8c9c040;  1 drivers
v0x7f90a8c99530_0 .net "EX_M", 1 0, v0x7f90a8c91af0_0;  1 drivers
v0x7f90a8c99610_0 .net "EX_Rt", 4 0, v0x7f90a8c92120_0;  1 drivers
v0x7f90a8c996a0_0 .net "EX_WB", 1 0, v0x7f90a8c91c40_0;  1 drivers
v0x7f90a8c99780_0 .net "EX_extend", 31 0, v0x7f90a8c92370_0;  1 drivers
v0x7f90a8c99890_0 .net "Eq_flag", 0 0, L_0x7f90a8c9be00;  1 drivers
v0x7f90a8c99920_0 .net "HazardMUX_8", 0 0, v0x7f90a8c90bb0_0;  1 drivers
v0x7f90a8c999f0_0 .net "ID_addr", 31 0, v0x7f90a8c929b0_0;  1 drivers
v0x7f90a8c99ac0_0 .net "ID_rs", 31 0, L_0x7f90a8c9d070;  1 drivers
v0x7f90a8c99bd0_0 .net "ID_rt", 31 0, L_0x7f90a8c9d380;  1 drivers
v0x7f90a8c99ca0_0 .net "IERs", 4 0, v0x7f90a8c92240_0;  1 drivers
v0x7f90a8c99d70_0 .net "IERt", 4 0, v0x7f90a8c91ed0_0;  1 drivers
v0x7f90a8c99e40_0 .net "IFIDWrite", 0 0, v0x7f90a8c90b00_0;  1 drivers
v0x7f90a8c99f10_0 .net "JUMP_Addr", 31 0, L_0x7f90a8c9c9a0;  1 drivers
v0x7f90a8c99fa0_0 .net "MEM_ALUOut", 31 0, v0x7f90a8c8f310_0;  1 drivers
v0x7f90a8c9a030_0 .net "MEM_mux3", 4 0, v0x7f90a8c8f900_0;  1 drivers
v0x7f90a8c9a0c0_0 .net "MUX8_data", 7 0, v0x7f90a8c96d70_0;  1 drivers
v0x7f90a8c9a250_0 .net "MUX_5Out", 31 0, v0x7f90a8c95a20_0;  1 drivers
v0x7f90a8c9a2e0_0 .net "MUX_7Out", 31 0, v0x7f90a8c967d0_0;  1 drivers
v0x7f90a8c9a370_0 .net "PCWrite", 0 0, v0x7f90a8c90c50_0;  1 drivers
v0x7f90a8c9a400_0 .net "WB_WBState", 1 0, v0x7f90a8c939b0_0;  1 drivers
v0x7f90a8c9a490_0 .net "WB_memState", 1 0, v0x7f90a8c8f680_0;  1 drivers
v0x7f90a8c9a560_0 .net "WB_mux3", 4 0, v0x7f90a8c93db0_0;  1 drivers
v0x7f90a8c9a5f0_0 .net *"_s5", 3 0, L_0x7f90a8c9bd60;  1 drivers
v0x7f90a8c9a680_0 .net "am1", 31 0, L_0x7f90a8c9c240;  1 drivers
v0x7f90a8c9a750_0 .net "branch_flag", 0 0, L_0x7f90a8c9bea0;  1 drivers
v0x7f90a8c9a7e0_0 .net "branch_flagT", 0 0, v0x7f90a8c8e080_0;  1 drivers
v0x7f90a8c9a870_0 .net "clk_i", 0 0, v0x7f90a8c9b590_0;  1 drivers
v0x7f90a8c9a900_0 .net "clk_w", 0 0, L_0x7f90a8c9bbb0;  1 drivers
v0x7f90a8c9a9b0_0 .net "cm8", 7 0, v0x7f90a8c8e1e0_0;  1 drivers
v0x7f90a8c9aa80_0 .net "extended", 31 0, L_0x7f90a8c9dab0;  1 drivers
v0x7f90a8c9ab10_0 .net "flush", 0 0, L_0x7f90a8c9bf90;  1 drivers
v0x7f90a8c9aba0_0 .net "inst", 31 0, v0x7f90a8c92c70_0;  1 drivers
v0x7f90a8c9a150_0 .net "inst_addr", 31 0, v0x7f90a8c973f0_0;  1 drivers
v0x7f90a8c9ae30_0 .net "jump_flag", 0 0, v0x7f90a8c8e2a0_0;  1 drivers
v0x7f90a8c9aec0_0 .net "memRead", 0 0, v0x7f90a8c8f470_0;  1 drivers
v0x7f90a8c9af90_0 .net "memWrite", 0 0, v0x7f90a8c8f520_0;  1 drivers
v0x7f90a8c9b060_0 .net "mux1Out", 31 0, v0x7f90a8c94310_0;  1 drivers
v0x7f90a8c9b130_0 .net "mux3EXMEM", 4 0, v0x7f90a8c94e70_0;  1 drivers
v0x7f90a8c9b200_0 .net "mux4ALU", 31 0, v0x7f90a8c954e0_0;  1 drivers
v0x7f90a8c9b2d0_0 .net "mux6ALU", 31 0, v0x7f90a8c960a0_0;  1 drivers
v0x7f90a8c9b3a0_0 .net "mux7Write", 31 0, v0x7f90a8c8fa60_0;  1 drivers
v0x7f90a8c9b470_0 .net "rst_i", 0 0, v0x7f90a8c9b620_0;  1 drivers
v0x7f90a8c9b500_0 .net "start_i", 0 0, v0x7f90a8c9b6f0_0;  1 drivers
L_0x7f90a8c9bd60 .part v0x7f90a8c94310_0, 28, 4;
L_0x7f90a8c9be00 .cmp/eq 32, L_0x7f90a8c9d070, L_0x7f90a8c9d380;
L_0x7f90a8c9c840 .part v0x7f90a8c92c70_0, 0, 26;
L_0x7f90a8c9c9a0 .concat8 [ 28 4 0 0], L_0x7f90a8c9c6e0, L_0x7f90a8c9bd60;
L_0x7f90a8c9d470 .part v0x7f90a8c92c70_0, 21, 5;
L_0x7f90a8c9d580 .part v0x7f90a8c92c70_0, 16, 5;
L_0x7f90a8c9d660 .part v0x7f90a8c939b0_0, 0, 1;
L_0x7f90a8c9d780 .part v0x7f90a8c939b0_0, 0, 1;
L_0x7f90a8c9ddb0 .part v0x7f90a8c92c70_0, 0, 16;
L_0x7f90a8c9df70 .part v0x7f90a8c92370_0, 0, 6;
L_0x7f90a8c9e010 .part v0x7f90a8c91af0_0, 1, 1;
L_0x7f90a8c9e0b0 .part v0x7f90a8c92c70_0, 11, 5;
L_0x7f90a8c9e250 .part v0x7f90a8c92c70_0, 16, 5;
L_0x7f90a8c9e2f0 .part v0x7f90a8c92c70_0, 16, 5;
L_0x7f90a8c9e3b0 .part v0x7f90a8c92c70_0, 21, 5;
L_0x7f90a8c9e450 .part v0x7f90a8c96d70_0, 6, 2;
L_0x7f90a8c9e530 .part v0x7f90a8c96d70_0, 4, 2;
L_0x7f90a8c9e660 .part v0x7f90a8c96d70_0, 0, 4;
L_0x7f90a8c9e820 .part v0x7f90a8c8f680_0, 1, 1;
L_0x7f90a8c9e980 .part v0x7f90a8c939b0_0, 1, 1;
S_0x7f90a8c8c8a0 .scope module, "ADD" "Adder" 4 52, 5 1 0, S_0x7f90a8c8c690;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in"
    .port_info 1 /INPUT 32 "data2_in"
    .port_info 2 /OUTPUT 32 "data_o"
v0x7f90a8c8cad0_0 .net "data1_in", 31 0, L_0x7f90a8c9c440;  1 drivers
v0x7f90a8c8cb90_0 .net "data2_in", 31 0, v0x7f90a8c929b0_0;  alias, 1 drivers
v0x7f90a8c8cc40_0 .net "data_o", 31 0, L_0x7f90a8c9c240;  alias, 1 drivers
L_0x7f90a8c9c240 .arith/sum 32, L_0x7f90a8c9c440, v0x7f90a8c929b0_0;
S_0x7f90a8c8cd50 .scope module, "ALU" "ALU" 4 156, 6 1 0, S_0x7f90a8c8c690;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 3 "ALUCtrl_i"
    .port_info 3 /OUTPUT 32 "data_o"
L_0x7f90a8c9de50 .functor BUFZ 32, v0x7f90a8c8d2a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f90a8c8cfc0_0 .net "ALUCtrl_i", 2 0, L_0x7f90a8c9dec0;  1 drivers
v0x7f90a8c8d080_0 .net "data1_i", 31 0, v0x7f90a8c960a0_0;  alias, 1 drivers
v0x7f90a8c8d130_0 .net "data2_i", 31 0, v0x7f90a8c954e0_0;  alias, 1 drivers
v0x7f90a8c8d1f0_0 .net "data_o", 31 0, L_0x7f90a8c9de50;  1 drivers
v0x7f90a8c8d2a0_0 .var "result_temp", 31 0;
E_0x7f90a8c8cf70 .event edge, v0x7f90a8c8cfc0_0, v0x7f90a8c8d080_0, v0x7f90a8c8d130_0;
S_0x7f90a8c8d3d0 .scope module, "ALU_Control" "ALU_Control" 4 163, 7 1 0, S_0x7f90a8c8c690;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct_i"
    .port_info 1 /INPUT 2 "ALUOp_i"
    .port_info 2 /OUTPUT 3 "ALUCtrl_o"
L_0x7f90a8c9dec0 .functor BUFZ 3, v0x7f90a8c8d7a0_0, C4<000>, C4<000>, C4<000>;
v0x7f90a8c8d630_0 .net "ALUCtrl_o", 2 0, L_0x7f90a8c9dec0;  alias, 1 drivers
v0x7f90a8c8d700_0 .net "ALUOp_i", 1 0, v0x7f90a8c913b0_0;  1 drivers
v0x7f90a8c8d7a0_0 .var "aluCtrl_temp", 2 0;
v0x7f90a8c8d860_0 .net "funct_i", 5 0, L_0x7f90a8c9df70;  1 drivers
E_0x7f90a8c8d5f0 .event edge, v0x7f90a8c8d700_0, v0x7f90a8c8d860_0;
S_0x7f90a8c8d960 .scope module, "Add_PC" "Adder" 4 46, 5 1 0, S_0x7f90a8c8c690;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in"
    .port_info 1 /INPUT 32 "data2_in"
    .port_info 2 /OUTPUT 32 "data_o"
v0x7f90a8c8db60_0 .net "data1_in", 31 0, v0x7f90a8c973f0_0;  alias, 1 drivers
L_0x1047f8008 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7f90a8c8dc20_0 .net "data2_in", 31 0, L_0x1047f8008;  1 drivers
v0x7f90a8c8dcd0_0 .net "data_o", 31 0, L_0x7f90a8c9c040;  alias, 1 drivers
L_0x7f90a8c9c040 .arith/sum 32, v0x7f90a8c973f0_0, L_0x1047f8008;
S_0x7f90a8c8dde0 .scope module, "Control" "Control" 4 39, 8 1 0, S_0x7f90a8c8c690;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_in"
    .port_info 1 /OUTPUT 8 "data_out"
    .port_info 2 /OUTPUT 1 "branch"
    .port_info 3 /OUTPUT 1 "jump"
    .port_info 4 /NODIR 0 ""
v0x7f90a8c8e080_0 .var "branch", 0 0;
v0x7f90a8c8e130_0 .net "data_in", 31 0, v0x7f90a8c92c70_0;  alias, 1 drivers
v0x7f90a8c8e1e0_0 .var "data_out", 7 0;
v0x7f90a8c8e2a0_0 .var "jump", 0 0;
E_0x7f90a8c8e050 .event edge, v0x7f90a8c8e130_0;
S_0x7f90a8c8e3a0 .scope module, "DataMemory" "DataMemory" 4 242, 9 1 0, S_0x7f90a8c8c690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "memRead_i"
    .port_info 1 /INPUT 1 "memWrite_i"
    .port_info 2 /INPUT 32 "ALUOut_i"
    .port_info 3 /INPUT 32 "WriteData_i"
    .port_info 4 /OUTPUT 32 "ReadData_o"
v0x7f90a8c8e760_0 .net "ALUOut_i", 31 0, v0x7f90a8c8f310_0;  alias, 1 drivers
v0x7f90a8c8e820_0 .var "ReadData_o", 31 0;
v0x7f90a8c8e8c0_0 .net "WriteData_i", 31 0, v0x7f90a8c8fa60_0;  alias, 1 drivers
v0x7f90a8c8e970_0 .net "memRead_i", 0 0, v0x7f90a8c8f470_0;  alias, 1 drivers
v0x7f90a8c8ea10_0 .net "memWrite_i", 0 0, v0x7f90a8c8f520_0;  alias, 1 drivers
v0x7f90a8c8eaf0 .array "memory", 31 0, 31 0;
E_0x7f90a8c8e600/0 .event edge, v0x7f90a8c8ea10_0, v0x7f90a8c8e8c0_0, v0x7f90a8c8e760_0, v0x7f90a8c8e970_0;
v0x7f90a8c8eaf0_0 .array/port v0x7f90a8c8eaf0, 0;
v0x7f90a8c8eaf0_1 .array/port v0x7f90a8c8eaf0, 1;
v0x7f90a8c8eaf0_2 .array/port v0x7f90a8c8eaf0, 2;
v0x7f90a8c8eaf0_3 .array/port v0x7f90a8c8eaf0, 3;
E_0x7f90a8c8e600/1 .event edge, v0x7f90a8c8eaf0_0, v0x7f90a8c8eaf0_1, v0x7f90a8c8eaf0_2, v0x7f90a8c8eaf0_3;
v0x7f90a8c8eaf0_4 .array/port v0x7f90a8c8eaf0, 4;
v0x7f90a8c8eaf0_5 .array/port v0x7f90a8c8eaf0, 5;
v0x7f90a8c8eaf0_6 .array/port v0x7f90a8c8eaf0, 6;
v0x7f90a8c8eaf0_7 .array/port v0x7f90a8c8eaf0, 7;
E_0x7f90a8c8e600/2 .event edge, v0x7f90a8c8eaf0_4, v0x7f90a8c8eaf0_5, v0x7f90a8c8eaf0_6, v0x7f90a8c8eaf0_7;
v0x7f90a8c8eaf0_8 .array/port v0x7f90a8c8eaf0, 8;
v0x7f90a8c8eaf0_9 .array/port v0x7f90a8c8eaf0, 9;
v0x7f90a8c8eaf0_10 .array/port v0x7f90a8c8eaf0, 10;
v0x7f90a8c8eaf0_11 .array/port v0x7f90a8c8eaf0, 11;
E_0x7f90a8c8e600/3 .event edge, v0x7f90a8c8eaf0_8, v0x7f90a8c8eaf0_9, v0x7f90a8c8eaf0_10, v0x7f90a8c8eaf0_11;
v0x7f90a8c8eaf0_12 .array/port v0x7f90a8c8eaf0, 12;
v0x7f90a8c8eaf0_13 .array/port v0x7f90a8c8eaf0, 13;
v0x7f90a8c8eaf0_14 .array/port v0x7f90a8c8eaf0, 14;
v0x7f90a8c8eaf0_15 .array/port v0x7f90a8c8eaf0, 15;
E_0x7f90a8c8e600/4 .event edge, v0x7f90a8c8eaf0_12, v0x7f90a8c8eaf0_13, v0x7f90a8c8eaf0_14, v0x7f90a8c8eaf0_15;
v0x7f90a8c8eaf0_16 .array/port v0x7f90a8c8eaf0, 16;
v0x7f90a8c8eaf0_17 .array/port v0x7f90a8c8eaf0, 17;
v0x7f90a8c8eaf0_18 .array/port v0x7f90a8c8eaf0, 18;
v0x7f90a8c8eaf0_19 .array/port v0x7f90a8c8eaf0, 19;
E_0x7f90a8c8e600/5 .event edge, v0x7f90a8c8eaf0_16, v0x7f90a8c8eaf0_17, v0x7f90a8c8eaf0_18, v0x7f90a8c8eaf0_19;
v0x7f90a8c8eaf0_20 .array/port v0x7f90a8c8eaf0, 20;
v0x7f90a8c8eaf0_21 .array/port v0x7f90a8c8eaf0, 21;
v0x7f90a8c8eaf0_22 .array/port v0x7f90a8c8eaf0, 22;
v0x7f90a8c8eaf0_23 .array/port v0x7f90a8c8eaf0, 23;
E_0x7f90a8c8e600/6 .event edge, v0x7f90a8c8eaf0_20, v0x7f90a8c8eaf0_21, v0x7f90a8c8eaf0_22, v0x7f90a8c8eaf0_23;
v0x7f90a8c8eaf0_24 .array/port v0x7f90a8c8eaf0, 24;
v0x7f90a8c8eaf0_25 .array/port v0x7f90a8c8eaf0, 25;
v0x7f90a8c8eaf0_26 .array/port v0x7f90a8c8eaf0, 26;
v0x7f90a8c8eaf0_27 .array/port v0x7f90a8c8eaf0, 27;
E_0x7f90a8c8e600/7 .event edge, v0x7f90a8c8eaf0_24, v0x7f90a8c8eaf0_25, v0x7f90a8c8eaf0_26, v0x7f90a8c8eaf0_27;
v0x7f90a8c8eaf0_28 .array/port v0x7f90a8c8eaf0, 28;
v0x7f90a8c8eaf0_29 .array/port v0x7f90a8c8eaf0, 29;
v0x7f90a8c8eaf0_30 .array/port v0x7f90a8c8eaf0, 30;
v0x7f90a8c8eaf0_31 .array/port v0x7f90a8c8eaf0, 31;
E_0x7f90a8c8e600/8 .event edge, v0x7f90a8c8eaf0_28, v0x7f90a8c8eaf0_29, v0x7f90a8c8eaf0_30, v0x7f90a8c8eaf0_31;
E_0x7f90a8c8e600 .event/or E_0x7f90a8c8e600/0, E_0x7f90a8c8e600/1, E_0x7f90a8c8e600/2, E_0x7f90a8c8e600/3, E_0x7f90a8c8e600/4, E_0x7f90a8c8e600/5, E_0x7f90a8c8e600/6, E_0x7f90a8c8e600/7, E_0x7f90a8c8e600/8;
S_0x7f90a8c8ef10 .scope module, "EX_MEM" "EX_MEM" 4 215, 10 1 0, S_0x7f90a8c8c690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 2 "WB_i"
    .port_info 2 /INPUT 32 "ALUOut_i"
    .port_info 3 /INPUT 32 "mux7_i"
    .port_info 4 /INPUT 5 "mux3_i"
    .port_info 5 /INPUT 2 "MEM_i"
    .port_info 6 /OUTPUT 2 "WB_o"
    .port_info 7 /OUTPUT 32 "ALUOut_o"
    .port_info 8 /OUTPUT 32 "mux7_o"
    .port_info 9 /OUTPUT 5 "mux3_o"
    .port_info 10 /OUTPUT 1 "MemRead_o"
    .port_info 11 /OUTPUT 1 "MemWrite_o"
v0x7f90a8c8f240_0 .net "ALUOut_i", 31 0, L_0x7f90a8c9de50;  alias, 1 drivers
v0x7f90a8c8f310_0 .var "ALUOut_o", 31 0;
v0x7f90a8c8f3c0_0 .net "MEM_i", 1 0, v0x7f90a8c91af0_0;  alias, 1 drivers
v0x7f90a8c8f470_0 .var "MemRead_o", 0 0;
v0x7f90a8c8f520_0 .var "MemWrite_o", 0 0;
v0x7f90a8c8f5f0_0 .net "WB_i", 1 0, v0x7f90a8c91c40_0;  alias, 1 drivers
v0x7f90a8c8f680_0 .var "WB_o", 1 0;
v0x7f90a8c8f730_0 .net "clk_i", 0 0, v0x7f90a8c9b590_0;  alias, 1 drivers
v0x7f90a8c8f7d0_0 .net "mux3_i", 4 0, v0x7f90a8c94e70_0;  alias, 1 drivers
v0x7f90a8c8f900_0 .var "mux3_o", 4 0;
v0x7f90a8c8f9b0_0 .net "mux7_i", 31 0, v0x7f90a8c967d0_0;  alias, 1 drivers
v0x7f90a8c8fa60_0 .var "mux7_o", 31 0;
E_0x7f90a8c8e550 .event posedge, v0x7f90a8c8f730_0;
S_0x7f90a8c8fbf0 .scope module, "ForwardingUnit" "ForwardingUnit" 4 250, 11 1 0, S_0x7f90a8c8c690;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "ID_EX_RegRs"
    .port_info 1 /INPUT 5 "ID_EX_RegRt"
    .port_info 2 /INPUT 1 "EX_MEM_regWrite_i"
    .port_info 3 /INPUT 5 "EX_MEM_RegRd_i"
    .port_info 4 /INPUT 1 "MEM_WB_regWrite_i"
    .port_info 5 /INPUT 5 "MEM_WB_RegRd_i"
    .port_info 6 /OUTPUT 2 "ForwardA_o"
    .port_info 7 /OUTPUT 2 "ForwardB_o"
L_0x7f90a8c9e700 .functor BUFZ 2, v0x7f90a8c90470_0, C4<00>, C4<00>, C4<00>;
L_0x7f90a8c9e770 .functor BUFZ 2, v0x7f90a8c90580_0, C4<00>, C4<00>, C4<00>;
v0x7f90a8c8ff10_0 .net "EX_MEM_RegRd_i", 4 0, v0x7f90a8c8f900_0;  alias, 1 drivers
v0x7f90a8c8ffe0_0 .net "EX_MEM_regWrite_i", 0 0, L_0x7f90a8c9e820;  1 drivers
v0x7f90a8c90070_0 .net "ForwardA_o", 1 0, L_0x7f90a8c9e700;  1 drivers
v0x7f90a8c90100_0 .net "ForwardB_o", 1 0, L_0x7f90a8c9e770;  1 drivers
v0x7f90a8c90190_0 .net "ID_EX_RegRs", 4 0, v0x7f90a8c92240_0;  alias, 1 drivers
v0x7f90a8c90270_0 .net "ID_EX_RegRt", 4 0, v0x7f90a8c91ed0_0;  alias, 1 drivers
v0x7f90a8c90320_0 .net "MEM_WB_RegRd_i", 4 0, v0x7f90a8c93db0_0;  alias, 1 drivers
v0x7f90a8c903d0_0 .net "MEM_WB_regWrite_i", 0 0, L_0x7f90a8c9e980;  1 drivers
v0x7f90a8c90470_0 .var "fa_temp", 1 0;
v0x7f90a8c90580_0 .var "fb_temp", 1 0;
E_0x7f90a8c8fea0/0 .event edge, v0x7f90a8c8ffe0_0, v0x7f90a8c8f900_0, v0x7f90a8c90190_0, v0x7f90a8c90270_0;
E_0x7f90a8c8fea0/1 .event edge, v0x7f90a8c903d0_0, v0x7f90a8c90320_0;
E_0x7f90a8c8fea0 .event/or E_0x7f90a8c8fea0/0, E_0x7f90a8c8fea0/1;
S_0x7f90a8c906b0 .scope module, "HazardDetection" "HazardDetection" 4 169, 12 1 0, S_0x7f90a8c8c690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "IDEX_MemRead_i"
    .port_info 2 /INPUT 5 "IDEX_RegisterRt_i"
    .port_info 3 /INPUT 32 "instr_i"
    .port_info 4 /OUTPUT 1 "PCWrite_o"
    .port_info 5 /OUTPUT 1 "IFIDWrite_o"
    .port_info 6 /OUTPUT 1 "MUX8_o"
v0x7f90a8c909a0_0 .net "IDEX_MemRead_i", 0 0, L_0x7f90a8c9e010;  1 drivers
v0x7f90a8c90a50_0 .net "IDEX_RegisterRt_i", 4 0, v0x7f90a8c92120_0;  alias, 1 drivers
v0x7f90a8c90b00_0 .var "IFIDWrite_o", 0 0;
v0x7f90a8c90bb0_0 .var "MUX8_o", 0 0;
v0x7f90a8c90c50_0 .var "PCWrite_o", 0 0;
v0x7f90a8c90d30_0 .net "clk_i", 0 0, v0x7f90a8c9b590_0;  alias, 1 drivers
v0x7f90a8c90dc0_0 .net "instr_i", 31 0, v0x7f90a8c92c70_0;  alias, 1 drivers
E_0x7f90a8c8fda0 .event negedge, v0x7f90a8c8f730_0;
S_0x7f90a8c90f10 .scope module, "ID_EX" "ID_EX" 4 189, 13 1 0, S_0x7f90a8c8c690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 5 "instr1115_i"
    .port_info 2 /INPUT 5 "instr1620_MUX_i"
    .port_info 3 /INPUT 5 "instr1620_FW_i"
    .port_info 4 /INPUT 5 "instr2125_i"
    .port_info 5 /INPUT 32 "sign_extend_i"
    .port_info 6 /INPUT 32 "RS_data_i"
    .port_info 7 /INPUT 32 "RT_data_i"
    .port_info 8 /INPUT 2 "ctrl_WB_i"
    .port_info 9 /INPUT 2 "ctrl_M_i"
    .port_info 10 /INPUT 4 "ctrl_EX_i"
    .port_info 11 /OUTPUT 5 "instr1115_o"
    .port_info 12 /OUTPUT 5 "instr1620_MUX_o"
    .port_info 13 /OUTPUT 5 "instr1620_FW_o"
    .port_info 14 /OUTPUT 5 "instr2125_o"
    .port_info 15 /OUTPUT 32 "sign_extend_o"
    .port_info 16 /OUTPUT 32 "RS_data_o"
    .port_info 17 /OUTPUT 32 "RT_data_o"
    .port_info 18 /OUTPUT 2 "ctrl_WB_o"
    .port_info 19 /OUTPUT 2 "ctrl_M_o"
    .port_info 20 /OUTPUT 1 "ALUSrc_o"
    .port_info 21 /OUTPUT 2 "ALUOp_o"
    .port_info 22 /OUTPUT 1 "RegDst_o"
v0x7f90a8c913b0_0 .var "ALUOp_o", 1 0;
v0x7f90a8c91480_0 .var "ALUSrc_o", 0 0;
v0x7f90a8c91510_0 .net "RS_data_i", 31 0, L_0x7f90a8c9d070;  alias, 1 drivers
v0x7f90a8c915a0_0 .var "RS_data_o", 31 0;
v0x7f90a8c91640_0 .net "RT_data_i", 31 0, L_0x7f90a8c9d380;  alias, 1 drivers
v0x7f90a8c91730_0 .var "RT_data_o", 31 0;
v0x7f90a8c917e0_0 .var "RegDst_o", 0 0;
v0x7f90a8c91880_0 .net "clk_i", 0 0, v0x7f90a8c9b590_0;  alias, 1 drivers
v0x7f90a8c91950_0 .net "ctrl_EX_i", 3 0, L_0x7f90a8c9e660;  1 drivers
v0x7f90a8c91a60_0 .net "ctrl_M_i", 1 0, L_0x7f90a8c9e530;  1 drivers
v0x7f90a8c91af0_0 .var "ctrl_M_o", 1 0;
v0x7f90a8c91bb0_0 .net "ctrl_WB_i", 1 0, L_0x7f90a8c9e450;  1 drivers
v0x7f90a8c91c40_0 .var "ctrl_WB_o", 1 0;
v0x7f90a8c91cd0_0 .net "instr1115_i", 4 0, L_0x7f90a8c9e0b0;  1 drivers
v0x7f90a8c91d70_0 .var "instr1115_o", 4 0;
v0x7f90a8c91e20_0 .net "instr1620_FW_i", 4 0, L_0x7f90a8c9e2f0;  1 drivers
v0x7f90a8c91ed0_0 .var "instr1620_FW_o", 4 0;
v0x7f90a8c92090_0 .net "instr1620_MUX_i", 4 0, L_0x7f90a8c9e250;  1 drivers
v0x7f90a8c92120_0 .var "instr1620_MUX_o", 4 0;
v0x7f90a8c921b0_0 .net "instr2125_i", 4 0, L_0x7f90a8c9e3b0;  1 drivers
v0x7f90a8c92240_0 .var "instr2125_o", 4 0;
v0x7f90a8c922d0_0 .net "sign_extend_i", 31 0, L_0x7f90a8c9dab0;  alias, 1 drivers
v0x7f90a8c92370_0 .var "sign_extend_o", 31 0;
S_0x7f90a8c92650 .scope module, "IF_ID" "IF_ID" 4 179, 14 1 0, S_0x7f90a8c8c690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 32 "addr_i"
    .port_info 2 /INPUT 32 "instr_i"
    .port_info 3 /INPUT 1 "IFIDWrite_i"
    .port_info 4 /INPUT 1 "flush_i"
    .port_info 5 /OUTPUT 32 "addr_o"
    .port_info 6 /OUTPUT 32 "instr_o"
v0x7f90a8c928f0_0 .net "IFIDWrite_i", 0 0, v0x7f90a8c90b00_0;  alias, 1 drivers
v0x7f90a8c910c0_0 .net "addr_i", 31 0, L_0x7f90a8c9c040;  alias, 1 drivers
v0x7f90a8c929b0_0 .var "addr_o", 31 0;
v0x7f90a8c92a80_0 .net "clk_i", 0 0, v0x7f90a8c9b590_0;  alias, 1 drivers
v0x7f90a8c92b10_0 .net "flush_i", 0 0, L_0x7f90a8c9bf90;  alias, 1 drivers
v0x7f90a8c92be0_0 .net "instr_i", 31 0, L_0x7f90a8c9cdc0;  1 drivers
v0x7f90a8c92c70_0 .var "instr_o", 31 0;
S_0x7f90a8c92de0 .scope module, "Instruction_Memory" "Instruction_Memory" 4 77, 15 1 0, S_0x7f90a8c8c690;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i"
    .port_info 1 /OUTPUT 32 "instr_o"
L_0x7f90a8c9cdc0 .functor BUFZ 32, L_0x7f90a8c9cac0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f90a8c92fc0_0 .net *"_s0", 31 0, L_0x7f90a8c9cac0;  1 drivers
v0x7f90a8c93070_0 .net *"_s2", 31 0, L_0x7f90a8c9cc60;  1 drivers
v0x7f90a8c93110_0 .net *"_s4", 29 0, L_0x7f90a8c9cb60;  1 drivers
L_0x1047f8128 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f90a8c931a0_0 .net *"_s6", 1 0, L_0x1047f8128;  1 drivers
v0x7f90a8c93250_0 .net "addr_i", 31 0, v0x7f90a8c973f0_0;  alias, 1 drivers
v0x7f90a8c93330_0 .net "instr_o", 31 0, L_0x7f90a8c9cdc0;  alias, 1 drivers
v0x7f90a8c933e0 .array "memory", 255 0, 31 0;
L_0x7f90a8c9cac0 .array/port v0x7f90a8c933e0, L_0x7f90a8c9cc60;
L_0x7f90a8c9cb60 .part v0x7f90a8c973f0_0, 2, 30;
L_0x7f90a8c9cc60 .concat [ 30 2 0 0], L_0x7f90a8c9cb60, L_0x1047f8128;
S_0x7f90a8c934a0 .scope module, "MEM_WB" "MEM_WB" 4 230, 16 1 0, S_0x7f90a8c8c690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 2 "WB_i"
    .port_info 2 /INPUT 32 "ReadData_i"
    .port_info 3 /INPUT 5 "mux3_i"
    .port_info 4 /INPUT 32 "immed_i"
    .port_info 5 /OUTPUT 2 "WB_o"
    .port_info 6 /OUTPUT 32 "ReadData_o"
    .port_info 7 /OUTPUT 5 "mux3_o"
    .port_info 8 /OUTPUT 32 "immed_o"
v0x7f90a8c93780_0 .net "ReadData_i", 31 0, v0x7f90a8c8e820_0;  1 drivers
v0x7f90a8c93840_0 .var "ReadData_o", 31 0;
v0x7f90a8c938e0_0 .net "WB_i", 1 0, v0x7f90a8c8f680_0;  alias, 1 drivers
v0x7f90a8c939b0_0 .var "WB_o", 1 0;
v0x7f90a8c93a50_0 .net "clk_i", 0 0, v0x7f90a8c9b590_0;  alias, 1 drivers
v0x7f90a8c93ba0_0 .net "immed_i", 31 0, v0x7f90a8c8f310_0;  alias, 1 drivers
v0x7f90a8c93c30_0 .var "immed_o", 31 0;
v0x7f90a8c93cd0_0 .net "mux3_i", 4 0, v0x7f90a8c8f900_0;  alias, 1 drivers
v0x7f90a8c93db0_0 .var "mux3_o", 4 0;
S_0x7f90a8c93f40 .scope module, "MUX_1" "MUX32" 4 93, 17 1 0, S_0x7f90a8c8c690;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x7f90a8c94180_0 .net "data1_i", 31 0, L_0x7f90a8c9c040;  alias, 1 drivers
v0x7f90a8c94270_0 .net "data2_i", 31 0, L_0x7f90a8c9c240;  alias, 1 drivers
v0x7f90a8c94310_0 .var "data_o", 31 0;
v0x7f90a8c943c0_0 .net "select_i", 0 0, L_0x7f90a8c9bea0;  alias, 1 drivers
E_0x7f90a8c94120 .event edge, v0x7f90a8c943c0_0, v0x7f90a8c8cc40_0, v0x7f90a8c8dcd0_0;
S_0x7f90a8c944c0 .scope module, "MUX_2" "MUX32" 4 100, 17 1 0, S_0x7f90a8c8c690;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x7f90a8c94730_0 .net "data1_i", 31 0, v0x7f90a8c94310_0;  alias, 1 drivers
v0x7f90a8c94800_0 .net "data2_i", 31 0, L_0x7f90a8c9c9a0;  alias, 1 drivers
v0x7f90a8c948a0_0 .var "data_o", 31 0;
v0x7f90a8c94960_0 .net "select_i", 0 0, v0x7f90a8c8e2a0_0;  alias, 1 drivers
E_0x7f90a8c946d0 .event edge, v0x7f90a8c8e2a0_0, v0x7f90a8c94800_0, v0x7f90a8c94310_0;
S_0x7f90a8c94a60 .scope module, "MUX_3" "MUX5" 4 107, 18 1 0, S_0x7f90a8c8c690;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "data1_i"
    .port_info 1 /INPUT 5 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 5 "data_o"
v0x7f90a8c94cd0_0 .net "data1_i", 4 0, v0x7f90a8c91d70_0;  1 drivers
v0x7f90a8c94da0_0 .net "data2_i", 4 0, v0x7f90a8c92120_0;  alias, 1 drivers
v0x7f90a8c94e70_0 .var "data_o", 4 0;
v0x7f90a8c94f20_0 .net "select_i", 0 0, v0x7f90a8c917e0_0;  1 drivers
E_0x7f90a8c94c70 .event edge, v0x7f90a8c917e0_0, v0x7f90a8c90a50_0, v0x7f90a8c91d70_0;
S_0x7f90a8c95010 .scope module, "MUX_4" "MUX32" 4 114, 17 1 0, S_0x7f90a8c8c690;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x7f90a8c95380_0 .net "data1_i", 31 0, v0x7f90a8c92370_0;  alias, 1 drivers
v0x7f90a8c95450_0 .net "data2_i", 31 0, v0x7f90a8c967d0_0;  alias, 1 drivers
v0x7f90a8c954e0_0 .var "data_o", 31 0;
v0x7f90a8c95570_0 .net "select_i", 0 0, v0x7f90a8c91480_0;  1 drivers
E_0x7f90a8c95320 .event edge, v0x7f90a8c91480_0, v0x7f90a8c8f9b0_0, v0x7f90a8c92370_0;
S_0x7f90a8c95630 .scope module, "MUX_5" "MUX32" 4 121, 17 1 0, S_0x7f90a8c8c690;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x7f90a8c958a0_0 .net "data1_i", 31 0, v0x7f90a8c93840_0;  1 drivers
v0x7f90a8c95970_0 .net "data2_i", 31 0, v0x7f90a8c93c30_0;  1 drivers
v0x7f90a8c95a20_0 .var "data_o", 31 0;
v0x7f90a8c95ad0_0 .net "select_i", 0 0, L_0x7f90a8c9d780;  1 drivers
E_0x7f90a8c95840 .event edge, v0x7f90a8c95ad0_0, v0x7f90a8c93c30_0, v0x7f90a8c93840_0;
S_0x7f90a8c95bd0 .scope module, "MUX_6" "MUX3" 4 128, 19 1 0, S_0x7f90a8c8c690;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 32 "data3_i"
    .port_info 3 /INPUT 2 "select_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x7f90a8c95e70_0 .net "data1_i", 31 0, v0x7f90a8c915a0_0;  1 drivers
v0x7f90a8c95f40_0 .net "data2_i", 31 0, v0x7f90a8c95a20_0;  alias, 1 drivers
v0x7f90a8c95ff0_0 .net "data3_i", 31 0, v0x7f90a8c8f310_0;  alias, 1 drivers
v0x7f90a8c960a0_0 .var "data_o", 31 0;
v0x7f90a8c96150_0 .net "select_i", 1 0, L_0x7f90a8c9e700;  alias, 1 drivers
E_0x7f90a8c95e30 .event edge, v0x7f90a8c90070_0, v0x7f90a8c8e760_0, v0x7f90a8c95a20_0, v0x7f90a8c915a0_0;
S_0x7f90a8c96290 .scope module, "MUX_7" "MUX3" 4 136, 19 1 0, S_0x7f90a8c8c690;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 32 "data3_i"
    .port_info 3 /INPUT 2 "select_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x7f90a8c96520_0 .net "data1_i", 31 0, v0x7f90a8c91730_0;  1 drivers
v0x7f90a8c965f0_0 .net "data2_i", 31 0, v0x7f90a8c95a20_0;  alias, 1 drivers
v0x7f90a8c966c0_0 .net "data3_i", 31 0, v0x7f90a8c8f310_0;  alias, 1 drivers
v0x7f90a8c967d0_0 .var "data_o", 31 0;
v0x7f90a8c96870_0 .net "select_i", 1 0, L_0x7f90a8c9e770;  alias, 1 drivers
E_0x7f90a8c964c0 .event edge, v0x7f90a8c90100_0, v0x7f90a8c8e760_0, v0x7f90a8c95a20_0, v0x7f90a8c91730_0;
S_0x7f90a8c969a0 .scope module, "MUX_8" "MUX8" 4 144, 20 1 0, S_0x7f90a8c8c690;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data1_i"
    .port_info 1 /INPUT 8 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 8 "data_o"
v0x7f90a8c96c00_0 .net "data1_i", 7 0, v0x7f90a8c8e1e0_0;  alias, 1 drivers
L_0x1047f8200 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7f90a8c96cd0_0 .net "data2_i", 7 0, L_0x1047f8200;  1 drivers
v0x7f90a8c96d70_0 .var "data_o", 7 0;
v0x7f90a8c96e30_0 .net "select_i", 0 0, v0x7f90a8c90bb0_0;  alias, 1 drivers
E_0x7f90a8c95d80 .event edge, v0x7f90a8c90bb0_0, v0x7f90a8c96cd0_0, v0x7f90a8c8e1e0_0;
S_0x7f90a8c96f30 .scope module, "PC" "PC" 4 68, 21 1 0, S_0x7f90a8c8c690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
    .port_info 3 /INPUT 1 "PCWrite_i"
    .port_info 4 /INPUT 32 "pc_i"
    .port_info 5 /OUTPUT 32 "pc_o"
v0x7f90a8c971f0_0 .net "PCWrite_i", 0 0, v0x7f90a8c90c50_0;  alias, 1 drivers
v0x7f90a8c97290_0 .net "clk_i", 0 0, L_0x7f90a8c9bbb0;  alias, 1 drivers
v0x7f90a8c97320_0 .net "pc_i", 31 0, v0x7f90a8c948a0_0;  1 drivers
v0x7f90a8c973f0_0 .var "pc_o", 31 0;
v0x7f90a8c974c0_0 .net "rst_i", 0 0, v0x7f90a8c9b620_0;  alias, 1 drivers
v0x7f90a8c97590_0 .net "start_i", 0 0, v0x7f90a8c9b6f0_0;  alias, 1 drivers
E_0x7f90a8c971a0/0 .event negedge, v0x7f90a8c974c0_0;
E_0x7f90a8c971a0/1 .event posedge, v0x7f90a8c97290_0;
E_0x7f90a8c971a0 .event/or E_0x7f90a8c971a0/0, E_0x7f90a8c971a0/1;
S_0x7f90a8c976b0 .scope module, "Registers" "Registers" 4 82, 22 1 0, S_0x7f90a8c8c690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 5 "RSaddr_i"
    .port_info 2 /INPUT 5 "RTaddr_i"
    .port_info 3 /INPUT 5 "RDaddr_i"
    .port_info 4 /INPUT 32 "RDdata_i"
    .port_info 5 /INPUT 1 "RegWrite_i"
    .port_info 6 /OUTPUT 32 "RSdata_o"
    .port_info 7 /OUTPUT 32 "RTdata_o"
L_0x7f90a8c9d070 .functor BUFZ 32, L_0x7f90a8c9ceb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f90a8c9d380 .functor BUFZ 32, L_0x7f90a8c9d160, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f90a8c97960_0 .net "RDaddr_i", 4 0, v0x7f90a8c93db0_0;  alias, 1 drivers
v0x7f90a8c97a30_0 .net "RDdata_i", 31 0, v0x7f90a8c95a20_0;  alias, 1 drivers
v0x7f90a8c97ac0_0 .net "RSaddr_i", 4 0, L_0x7f90a8c9d470;  1 drivers
v0x7f90a8c97b50_0 .net "RSdata_o", 31 0, L_0x7f90a8c9d070;  alias, 1 drivers
v0x7f90a8c97c00_0 .net "RTaddr_i", 4 0, L_0x7f90a8c9d580;  1 drivers
v0x7f90a8c97ce0_0 .net "RTdata_o", 31 0, L_0x7f90a8c9d380;  alias, 1 drivers
v0x7f90a8c97d80_0 .net "RegWrite_i", 0 0, L_0x7f90a8c9d660;  1 drivers
v0x7f90a8c97e10_0 .net *"_s0", 31 0, L_0x7f90a8c9ceb0;  1 drivers
v0x7f90a8c97ec0_0 .net *"_s10", 6 0, L_0x7f90a8c9d220;  1 drivers
L_0x1047f81b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f90a8c97ff0_0 .net *"_s13", 1 0, L_0x1047f81b8;  1 drivers
v0x7f90a8c980a0_0 .net *"_s2", 6 0, L_0x7f90a8c9cf50;  1 drivers
L_0x1047f8170 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f90a8c98150_0 .net *"_s5", 1 0, L_0x1047f8170;  1 drivers
v0x7f90a8c98200_0 .net *"_s8", 31 0, L_0x7f90a8c9d160;  1 drivers
v0x7f90a8c982b0_0 .net "clk_i", 0 0, v0x7f90a8c9b590_0;  alias, 1 drivers
v0x7f90a8c98340 .array "register", 31 0, 31 0;
L_0x7f90a8c9ceb0 .array/port v0x7f90a8c98340, L_0x7f90a8c9cf50;
L_0x7f90a8c9cf50 .concat [ 5 2 0 0], L_0x7f90a8c9d470, L_0x1047f8170;
L_0x7f90a8c9d160 .array/port v0x7f90a8c98340, L_0x7f90a8c9d220;
L_0x7f90a8c9d220 .concat [ 5 2 0 0], L_0x7f90a8c9d580, L_0x1047f81b8;
S_0x7f90a8c98460 .scope module, "Sign_Extend" "Sign_Extend" 4 151, 23 1 0, S_0x7f90a8c8c690;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
v0x7f90a8c98650_0 .net *"_s1", 0 0, L_0x7f90a8c9d820;  1 drivers
v0x7f90a8c98710_0 .net *"_s2", 15 0, L_0x7f90a8c9d8c0;  1 drivers
v0x7f90a8c987b0_0 .net "data_i", 15 0, L_0x7f90a8c9ddb0;  1 drivers
v0x7f90a8c98840_0 .net "data_o", 31 0, L_0x7f90a8c9dab0;  alias, 1 drivers
L_0x7f90a8c9d820 .part L_0x7f90a8c9ddb0, 15, 1;
LS_0x7f90a8c9d8c0_0_0 .concat [ 1 1 1 1], L_0x7f90a8c9d820, L_0x7f90a8c9d820, L_0x7f90a8c9d820, L_0x7f90a8c9d820;
LS_0x7f90a8c9d8c0_0_4 .concat [ 1 1 1 1], L_0x7f90a8c9d820, L_0x7f90a8c9d820, L_0x7f90a8c9d820, L_0x7f90a8c9d820;
LS_0x7f90a8c9d8c0_0_8 .concat [ 1 1 1 1], L_0x7f90a8c9d820, L_0x7f90a8c9d820, L_0x7f90a8c9d820, L_0x7f90a8c9d820;
LS_0x7f90a8c9d8c0_0_12 .concat [ 1 1 1 1], L_0x7f90a8c9d820, L_0x7f90a8c9d820, L_0x7f90a8c9d820, L_0x7f90a8c9d820;
L_0x7f90a8c9d8c0 .concat [ 4 4 4 4], LS_0x7f90a8c9d8c0_0_0, LS_0x7f90a8c9d8c0_0_4, LS_0x7f90a8c9d8c0_0_8, LS_0x7f90a8c9d8c0_0_12;
L_0x7f90a8c9dab0 .concat [ 16 16 0 0], L_0x7f90a8c9ddb0, L_0x7f90a8c9d8c0;
S_0x7f90a8c98920 .scope module, "shiftLeft2_26" "shiftLeft2_26" 4 63, 24 1 0, S_0x7f90a8c8c690;
 .timescale 0 0;
    .port_info 0 /INPUT 26 "data_i"
    .port_info 1 /OUTPUT 28 "data_o"
v0x7f90a8c98b00_0 .net *"_s0", 27 0, L_0x7f90a8c9c4e0;  1 drivers
L_0x1047f8098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f90a8c98bc0_0 .net *"_s3", 1 0, L_0x1047f8098;  1 drivers
v0x7f90a8c98c70_0 .net *"_s6", 25 0, L_0x7f90a8c9c5e0;  1 drivers
L_0x1047f80e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f90a8c98d30_0 .net *"_s8", 1 0, L_0x1047f80e0;  1 drivers
v0x7f90a8c98de0_0 .net "data_i", 25 0, L_0x7f90a8c9c840;  1 drivers
v0x7f90a8c98ed0_0 .net "data_o", 27 0, L_0x7f90a8c9c6e0;  1 drivers
L_0x7f90a8c9c4e0 .concat [ 26 2 0 0], L_0x7f90a8c9c840, L_0x1047f8098;
L_0x7f90a8c9c5e0 .part L_0x7f90a8c9c4e0, 0, 26;
L_0x7f90a8c9c6e0 .concat [ 2 26 0 0], L_0x1047f80e0, L_0x7f90a8c9c5e0;
S_0x7f90a8c98fb0 .scope module, "shiftLeft2_32" "shiftLeft2_32" 4 58, 25 1 0, S_0x7f90a8c8c690;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
v0x7f90a8c99190_0 .net *"_s2", 29 0, L_0x7f90a8c9c320;  1 drivers
L_0x1047f8050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f90a8c99230_0 .net *"_s4", 1 0, L_0x1047f8050;  1 drivers
v0x7f90a8c992e0_0 .net "data_i", 31 0, L_0x7f90a8c9dab0;  alias, 1 drivers
v0x7f90a8c993d0_0 .net "data_o", 31 0, L_0x7f90a8c9c440;  alias, 1 drivers
L_0x7f90a8c9c320 .part L_0x7f90a8c9dab0, 0, 30;
L_0x7f90a8c9c440 .concat [ 2 30 0 0], L_0x1047f8050, L_0x7f90a8c9c320;
    .scope S_0x7f90a8c8dde0;
T_0 ;
    %wait E_0x7f90a8c8e050;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f90a8c8e080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f90a8c8e2a0_0, 0;
    %load/vec4 v0x7f90a8c8e130_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.0 ;
    %pushi/vec4 129, 0, 8;
    %assign/vec4 v0x7f90a8c8e1e0_0, 0;
    %jmp T_0.6;
T_0.1 ;
    %pushi/vec4 138, 0, 8;
    %assign/vec4 v0x7f90a8c8e1e0_0, 0;
    %jmp T_0.6;
T_0.2 ;
    %pushi/vec4 236, 0, 8;
    %assign/vec4 v0x7f90a8c8e1e0_0, 0;
    %jmp T_0.6;
T_0.3 ;
    %pushi/vec4 28, 0, 8;
    %assign/vec4 v0x7f90a8c8e1e0_0, 0;
    %jmp T_0.6;
T_0.4 ;
    %pushi/vec4 12, 0, 8;
    %assign/vec4 v0x7f90a8c8e1e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f90a8c8e080_0, 0;
    %jmp T_0.6;
T_0.5 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f90a8c8e1e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f90a8c8e2a0_0, 0, 1;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7f90a8c96f30;
T_1 ;
    %wait E_0x7f90a8c971a0;
    %load/vec4 v0x7f90a8c974c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f90a8c973f0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7f90a8c97590_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x7f90a8c973f0_0;
    %assign/vec4 v0x7f90a8c973f0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7f90a8c971f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v0x7f90a8c97590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0x7f90a8c97320_0;
    %assign/vec4 v0x7f90a8c973f0_0, 0;
T_1.6 ;
T_1.4 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f90a8c976b0;
T_2 ;
    %wait E_0x7f90a8c8e550;
    %load/vec4 v0x7f90a8c97d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x7f90a8c97a30_0;
    %load/vec4 v0x7f90a8c97960_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f90a8c98340, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7f90a8c93f40;
T_3 ;
    %wait E_0x7f90a8c94120;
    %load/vec4 v0x7f90a8c943c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7f90a8c94270_0;
    %store/vec4 v0x7f90a8c94310_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7f90a8c94180_0;
    %store/vec4 v0x7f90a8c94310_0, 0, 32;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7f90a8c944c0;
T_4 ;
    %wait E_0x7f90a8c946d0;
    %load/vec4 v0x7f90a8c94960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x7f90a8c94800_0;
    %store/vec4 v0x7f90a8c948a0_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7f90a8c94730_0;
    %store/vec4 v0x7f90a8c948a0_0, 0, 32;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7f90a8c94a60;
T_5 ;
    %wait E_0x7f90a8c94c70;
    %load/vec4 v0x7f90a8c94f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x7f90a8c94da0_0;
    %store/vec4 v0x7f90a8c94e70_0, 0, 5;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7f90a8c94cd0_0;
    %store/vec4 v0x7f90a8c94e70_0, 0, 5;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7f90a8c95010;
T_6 ;
    %wait E_0x7f90a8c95320;
    %load/vec4 v0x7f90a8c95570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x7f90a8c95450_0;
    %store/vec4 v0x7f90a8c954e0_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7f90a8c95380_0;
    %store/vec4 v0x7f90a8c954e0_0, 0, 32;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7f90a8c95630;
T_7 ;
    %wait E_0x7f90a8c95840;
    %load/vec4 v0x7f90a8c95ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x7f90a8c95970_0;
    %store/vec4 v0x7f90a8c95a20_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7f90a8c958a0_0;
    %store/vec4 v0x7f90a8c95a20_0, 0, 32;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7f90a8c95bd0;
T_8 ;
    %wait E_0x7f90a8c95e30;
    %load/vec4 v0x7f90a8c96150_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x7f90a8c95ff0_0;
    %store/vec4 v0x7f90a8c960a0_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7f90a8c96150_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x7f90a8c95f40_0;
    %store/vec4 v0x7f90a8c960a0_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x7f90a8c95e70_0;
    %store/vec4 v0x7f90a8c960a0_0, 0, 32;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7f90a8c96290;
T_9 ;
    %wait E_0x7f90a8c964c0;
    %load/vec4 v0x7f90a8c96870_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x7f90a8c966c0_0;
    %store/vec4 v0x7f90a8c967d0_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7f90a8c96870_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x7f90a8c965f0_0;
    %store/vec4 v0x7f90a8c967d0_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x7f90a8c96520_0;
    %store/vec4 v0x7f90a8c967d0_0, 0, 32;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7f90a8c969a0;
T_10 ;
    %wait E_0x7f90a8c95d80;
    %load/vec4 v0x7f90a8c96e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x7f90a8c96cd0_0;
    %store/vec4 v0x7f90a8c96d70_0, 0, 8;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x7f90a8c96c00_0;
    %store/vec4 v0x7f90a8c96d70_0, 0, 8;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7f90a8c8cd50;
T_11 ;
    %wait E_0x7f90a8c8cf70;
    %load/vec4 v0x7f90a8c8cfc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %jmp T_11.5;
T_11.0 ;
    %load/vec4 v0x7f90a8c8d080_0;
    %load/vec4 v0x7f90a8c8d130_0;
    %and;
    %store/vec4 v0x7f90a8c8d2a0_0, 0, 32;
    %jmp T_11.5;
T_11.1 ;
    %load/vec4 v0x7f90a8c8d080_0;
    %load/vec4 v0x7f90a8c8d130_0;
    %or;
    %store/vec4 v0x7f90a8c8d2a0_0, 0, 32;
    %jmp T_11.5;
T_11.2 ;
    %load/vec4 v0x7f90a8c8d080_0;
    %load/vec4 v0x7f90a8c8d130_0;
    %add;
    %store/vec4 v0x7f90a8c8d2a0_0, 0, 32;
    %jmp T_11.5;
T_11.3 ;
    %load/vec4 v0x7f90a8c8d080_0;
    %load/vec4 v0x7f90a8c8d130_0;
    %sub;
    %store/vec4 v0x7f90a8c8d2a0_0, 0, 32;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0x7f90a8c8d080_0;
    %load/vec4 v0x7f90a8c8d130_0;
    %mul;
    %store/vec4 v0x7f90a8c8d2a0_0, 0, 32;
    %jmp T_11.5;
T_11.5 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7f90a8c8d3d0;
T_12 ;
    %wait E_0x7f90a8c8d5f0;
    %load/vec4 v0x7f90a8c8d700_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %jmp T_12.4;
T_12.0 ;
    %load/vec4 v0x7f90a8c8d860_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %jmp T_12.10;
T_12.5 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7f90a8c8d7a0_0, 0, 3;
    %jmp T_12.10;
T_12.6 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7f90a8c8d7a0_0, 0, 3;
    %jmp T_12.10;
T_12.7 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7f90a8c8d7a0_0, 0, 3;
    %jmp T_12.10;
T_12.8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f90a8c8d7a0_0, 0, 3;
    %jmp T_12.10;
T_12.9 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7f90a8c8d7a0_0, 0, 3;
    %jmp T_12.10;
T_12.10 ;
    %pop/vec4 1;
    %jmp T_12.4;
T_12.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7f90a8c8d7a0_0, 0, 3;
    %jmp T_12.4;
T_12.2 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7f90a8c8d7a0_0, 0, 3;
    %jmp T_12.4;
T_12.3 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7f90a8c8d7a0_0, 0, 3;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7f90a8c906b0;
T_13 ;
    %wait E_0x7f90a8c8fda0;
    %load/vec4 v0x7f90a8c909a0_0;
    %load/vec4 v0x7f90a8c90a50_0;
    %load/vec4 v0x7f90a8c90dc0_0;
    %parti/s 5, 21, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f90a8c90a50_0;
    %load/vec4 v0x7f90a8c90dc0_0;
    %parti/s 5, 16, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f90a8c90bb0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f90a8c90bb0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7f90a8c906b0;
T_14 ;
    %wait E_0x7f90a8c8e550;
    %load/vec4 v0x7f90a8c909a0_0;
    %load/vec4 v0x7f90a8c90a50_0;
    %load/vec4 v0x7f90a8c90dc0_0;
    %parti/s 5, 21, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f90a8c90a50_0;
    %load/vec4 v0x7f90a8c90dc0_0;
    %parti/s 5, 16, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f90a8c90c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f90a8c90b00_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f90a8c90c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f90a8c90b00_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7f90a8c92650;
T_15 ;
    %wait E_0x7f90a8c8e550;
    %load/vec4 v0x7f90a8c92b10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v0x7f90a8c910c0_0;
    %assign/vec4 v0x7f90a8c929b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f90a8c92c70_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x7f90a8c928f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.2, 4;
    %load/vec4 v0x7f90a8c910c0_0;
    %assign/vec4 v0x7f90a8c929b0_0, 0;
    %load/vec4 v0x7f90a8c92be0_0;
    %assign/vec4 v0x7f90a8c92c70_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7f90a8c90f10;
T_16 ;
    %wait E_0x7f90a8c8e550;
    %load/vec4 v0x7f90a8c91cd0_0;
    %assign/vec4 v0x7f90a8c91d70_0, 0;
    %load/vec4 v0x7f90a8c92090_0;
    %assign/vec4 v0x7f90a8c92120_0, 0;
    %load/vec4 v0x7f90a8c91e20_0;
    %assign/vec4 v0x7f90a8c91ed0_0, 0;
    %load/vec4 v0x7f90a8c921b0_0;
    %assign/vec4 v0x7f90a8c92240_0, 0;
    %load/vec4 v0x7f90a8c922d0_0;
    %assign/vec4 v0x7f90a8c92370_0, 0;
    %load/vec4 v0x7f90a8c91510_0;
    %assign/vec4 v0x7f90a8c915a0_0, 0;
    %load/vec4 v0x7f90a8c91640_0;
    %assign/vec4 v0x7f90a8c91730_0, 0;
    %load/vec4 v0x7f90a8c91bb0_0;
    %assign/vec4 v0x7f90a8c91c40_0, 0;
    %load/vec4 v0x7f90a8c91a60_0;
    %assign/vec4 v0x7f90a8c91af0_0, 0;
    %load/vec4 v0x7f90a8c91950_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x7f90a8c917e0_0, 0;
    %load/vec4 v0x7f90a8c91950_0;
    %parti/s 2, 1, 2;
    %assign/vec4 v0x7f90a8c913b0_0, 0;
    %load/vec4 v0x7f90a8c91950_0;
    %parti/s 1, 3, 3;
    %assign/vec4 v0x7f90a8c91480_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7f90a8c8ef10;
T_17 ;
    %wait E_0x7f90a8c8e550;
    %load/vec4 v0x7f90a8c8f5f0_0;
    %assign/vec4 v0x7f90a8c8f680_0, 0;
    %load/vec4 v0x7f90a8c8f240_0;
    %assign/vec4 v0x7f90a8c8f310_0, 0;
    %load/vec4 v0x7f90a8c8f9b0_0;
    %assign/vec4 v0x7f90a8c8fa60_0, 0;
    %load/vec4 v0x7f90a8c8f7d0_0;
    %assign/vec4 v0x7f90a8c8f900_0, 0;
    %load/vec4 v0x7f90a8c8f3c0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x7f90a8c8f470_0, 0;
    %load/vec4 v0x7f90a8c8f3c0_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0x7f90a8c8f520_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7f90a8c934a0;
T_18 ;
    %wait E_0x7f90a8c8e550;
    %load/vec4 v0x7f90a8c938e0_0;
    %assign/vec4 v0x7f90a8c939b0_0, 0;
    %load/vec4 v0x7f90a8c93780_0;
    %assign/vec4 v0x7f90a8c93840_0, 0;
    %load/vec4 v0x7f90a8c93ba0_0;
    %assign/vec4 v0x7f90a8c93c30_0, 0;
    %load/vec4 v0x7f90a8c93cd0_0;
    %assign/vec4 v0x7f90a8c93db0_0, 0;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7f90a8c8e3a0;
T_19 ;
    %wait E_0x7f90a8c8e600;
    %load/vec4 v0x7f90a8c8ea10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x7f90a8c8e8c0_0;
    %ix/getv 3, v0x7f90a8c8e760_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f90a8c8eaf0, 0, 4;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x7f90a8c8e970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %ix/getv 4, v0x7f90a8c8e760_0;
    %load/vec4a v0x7f90a8c8eaf0, 4;
    %assign/vec4 v0x7f90a8c8e820_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x7f90a8c8fbf0;
T_20 ;
    %wait E_0x7f90a8c8fea0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f90a8c90470_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f90a8c90580_0, 0, 2;
    %load/vec4 v0x7f90a8c8ffe0_0;
    %load/vec4 v0x7f90a8c8ff10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x7f90a8c8ff10_0;
    %load/vec4 v0x7f90a8c90190_0;
    %cmp/e;
    %jmp/0xz  T_20.2, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f90a8c90470_0, 0, 2;
T_20.2 ;
    %load/vec4 v0x7f90a8c8ff10_0;
    %load/vec4 v0x7f90a8c90270_0;
    %cmp/e;
    %jmp/0xz  T_20.4, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f90a8c90580_0, 0, 2;
T_20.4 ;
T_20.0 ;
    %load/vec4 v0x7f90a8c903d0_0;
    %load/vec4 v0x7f90a8c90320_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x7f90a8c90320_0;
    %load/vec4 v0x7f90a8c90190_0;
    %cmp/e;
    %jmp/0xz  T_20.8, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f90a8c90470_0, 0, 2;
T_20.8 ;
    %load/vec4 v0x7f90a8c90320_0;
    %load/vec4 v0x7f90a8c90270_0;
    %cmp/e;
    %jmp/0xz  T_20.10, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f90a8c90580_0, 0, 2;
T_20.10 ;
T_20.6 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x7f90a8c6f460;
T_21 ;
    %delay 25, 0;
    %load/vec4 v0x7f90a8c9b590_0;
    %inv;
    %store/vec4 v0x7f90a8c9b590_0, 0, 1;
    %jmp T_21;
    .thread T_21;
    .scope S_0x7f90a8c6f460;
T_22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f90a8c9b7c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f90a8c9ba40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f90a8c9b850_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f90a8c9b920_0, 0, 32;
T_22.0 ;
    %load/vec4 v0x7f90a8c9b920_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_22.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7f90a8c9b920_0;
    %store/vec4a v0x7f90a8c933e0, 4, 0;
    %load/vec4 v0x7f90a8c9b920_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f90a8c9b920_0, 0, 32;
    %jmp T_22.0;
T_22.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f90a8c9b920_0, 0, 32;
T_22.2 ;
    %load/vec4 v0x7f90a8c9b920_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_22.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7f90a8c9b920_0;
    %store/vec4a v0x7f90a8c8eaf0, 4, 0;
    %load/vec4 v0x7f90a8c9b920_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f90a8c9b920_0, 0, 32;
    %jmp T_22.2;
T_22.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f90a8c9b920_0, 0, 32;
T_22.4 ;
    %load/vec4 v0x7f90a8c9b920_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_22.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7f90a8c9b920_0;
    %store/vec4a v0x7f90a8c98340, 4, 0;
    %load/vec4 v0x7f90a8c9b920_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f90a8c9b920_0, 0, 32;
    %jmp T_22.4;
T_22.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f90a8c8e2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f90a8c8e080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f90a8c90b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f90a8c90c50_0, 0, 1;
    %vpi_call 3 44 "$readmemb", "instruction.txt", v0x7f90a8c933e0 {0 0 0};
    %vpi_func 3 47 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x7f90a8c9b9b0_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f90a8c8eaf0, 4, 0;
    %vpi_call 3 52 "$dumpfile", "result.vcd" {0 0 0};
    %vpi_call 3 53 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f90a8c9b590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f90a8c9b620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f90a8c9b6f0_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f90a8c9b620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f90a8c9b6f0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0x7f90a8c6f460;
T_23 ;
    %wait E_0x7f90a8c8e550;
    %load/vec4 v0x7f90a8c9b7c0_0;
    %cmpi/e 30, 0, 32;
    %jmp/0xz  T_23.0, 4;
    %vpi_call 3 68 "$stop" {0 0 0};
T_23.0 ;
    %vpi_call 3 75 "$fdisplay", v0x7f90a8c9b9b0_0, "cycle = %d, Start = %d, Stall = %d, Flush = %d\012PC = %d", v0x7f90a8c9b7c0_0, v0x7f90a8c9b6f0_0, v0x7f90a8c9ba40_0, v0x7f90a8c9b850_0, v0x7f90a8c973f0_0 {0 0 0};
    %vpi_call 3 78 "$fdisplay", v0x7f90a8c9b9b0_0, "Registers" {0 0 0};
    %vpi_call 3 79 "$fdisplay", v0x7f90a8c9b9b0_0, "R0(r0) = %d, R8 (t0) = %d, R16(s0) = %d, R24(t8) = %d", &A<v0x7f90a8c98340, 0>, &A<v0x7f90a8c98340, 8>, &A<v0x7f90a8c98340, 16>, &A<v0x7f90a8c98340, 24> {0 0 0};
    %vpi_call 3 80 "$fdisplay", v0x7f90a8c9b9b0_0, "R1(at) = %d, R9 (t1) = %d, R17(s1) = %d, R25(t9) = %d", &A<v0x7f90a8c98340, 1>, &A<v0x7f90a8c98340, 9>, &A<v0x7f90a8c98340, 17>, &A<v0x7f90a8c98340, 25> {0 0 0};
    %vpi_call 3 81 "$fdisplay", v0x7f90a8c9b9b0_0, "R2(v0) = %d, R10(t2) = %d, R18(s2) = %d, R26(k0) = %d", &A<v0x7f90a8c98340, 2>, &A<v0x7f90a8c98340, 10>, &A<v0x7f90a8c98340, 18>, &A<v0x7f90a8c98340, 26> {0 0 0};
    %vpi_call 3 82 "$fdisplay", v0x7f90a8c9b9b0_0, "R3(v1) = %d, R11(t3) = %d, R19(s3) = %d, R27(k1) = %d", &A<v0x7f90a8c98340, 3>, &A<v0x7f90a8c98340, 11>, &A<v0x7f90a8c98340, 19>, &A<v0x7f90a8c98340, 27> {0 0 0};
    %vpi_call 3 83 "$fdisplay", v0x7f90a8c9b9b0_0, "R4(a0) = %d, R12(t4) = %d, R20(s4) = %d, R28(gp) = %d", &A<v0x7f90a8c98340, 4>, &A<v0x7f90a8c98340, 12>, &A<v0x7f90a8c98340, 20>, &A<v0x7f90a8c98340, 28> {0 0 0};
    %vpi_call 3 84 "$fdisplay", v0x7f90a8c9b9b0_0, "R5(a1) = %d, R13(t5) = %d, R21(s5) = %d, R29(sp) = %d", &A<v0x7f90a8c98340, 5>, &A<v0x7f90a8c98340, 13>, &A<v0x7f90a8c98340, 21>, &A<v0x7f90a8c98340, 29> {0 0 0};
    %vpi_call 3 85 "$fdisplay", v0x7f90a8c9b9b0_0, "R6(a2) = %d, R14(t6) = %d, R22(s6) = %d, R30(s8) = %d", &A<v0x7f90a8c98340, 6>, &A<v0x7f90a8c98340, 14>, &A<v0x7f90a8c98340, 22>, &A<v0x7f90a8c98340, 30> {0 0 0};
    %vpi_call 3 86 "$fdisplay", v0x7f90a8c9b9b0_0, "R7(a3) = %d, R15(t7) = %d, R23(s7) = %d, R31(ra) = %d", &A<v0x7f90a8c98340, 7>, &A<v0x7f90a8c98340, 15>, &A<v0x7f90a8c98340, 23>, &A<v0x7f90a8c98340, 31> {0 0 0};
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f90a8c8eaf0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f90a8c8eaf0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f90a8c8eaf0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f90a8c8eaf0, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 3 89 "$fdisplay", v0x7f90a8c9b9b0_0, "Data Memory: 0x00 = %d", S<0,vec4,u128> {1 0 0};
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f90a8c8eaf0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f90a8c8eaf0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f90a8c8eaf0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f90a8c8eaf0, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 3 90 "$fdisplay", v0x7f90a8c9b9b0_0, "Data Memory: 0x04 = %d", S<0,vec4,u128> {1 0 0};
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f90a8c8eaf0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f90a8c8eaf0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f90a8c8eaf0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f90a8c8eaf0, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 3 91 "$fdisplay", v0x7f90a8c9b9b0_0, "Data Memory: 0x08 = %d", S<0,vec4,u128> {1 0 0};
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f90a8c8eaf0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f90a8c8eaf0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f90a8c8eaf0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f90a8c8eaf0, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 3 92 "$fdisplay", v0x7f90a8c9b9b0_0, "Data Memory: 0x0c = %d", S<0,vec4,u128> {1 0 0};
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f90a8c8eaf0, 4;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f90a8c8eaf0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f90a8c8eaf0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f90a8c8eaf0, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 3 93 "$fdisplay", v0x7f90a8c9b9b0_0, "Data Memory: 0x10 = %d", S<0,vec4,u128> {1 0 0};
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f90a8c8eaf0, 4;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f90a8c8eaf0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f90a8c8eaf0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f90a8c8eaf0, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 3 94 "$fdisplay", v0x7f90a8c9b9b0_0, "Data Memory: 0x14 = %d", S<0,vec4,u128> {1 0 0};
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f90a8c8eaf0, 4;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f90a8c8eaf0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f90a8c8eaf0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f90a8c8eaf0, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 3 95 "$fdisplay", v0x7f90a8c9b9b0_0, "Data Memory: 0x18 = %d", S<0,vec4,u128> {1 0 0};
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f90a8c8eaf0, 4;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f90a8c8eaf0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f90a8c8eaf0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f90a8c8eaf0, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 3 96 "$fdisplay", v0x7f90a8c9b9b0_0, "Data Memory: 0x1c = %d", S<0,vec4,u128> {1 0 0};
    %vpi_call 3 98 "$fdisplay", v0x7f90a8c9b9b0_0, "\012" {0 0 0};
    %load/vec4 v0x7f90a8c9b7c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f90a8c9b7c0_0, 0, 32;
    %jmp T_23;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 26;
    "N/A";
    "<interactive>";
    "Equal.v";
    "testbench.v";
    "CPU.v";
    "Adder.v";
    "ALU.v";
    "ALU_Control.v";
    "Control.v";
    "DataMemory.v";
    "EX_MEM.v";
    "ForwardingUnit.v";
    "HazardDetection.v";
    "ID_EX.v";
    "IF_ID.v";
    "Instruction_Memory.v";
    "MEM_WB.v";
    "MUX32.v";
    "MUX5.v";
    "MUX3.v";
    "MUX8.v";
    "PC.v";
    "Registers.v";
    "Sign_Extend.v";
    "shiftLeft2_26.v";
    "shiftLeft2_32.v";
