library ieee;
use ieee.std_logic_1164.all; 
use ieee.numeric_std.all;

entity left_shift is
	port(X: in std_logic_vector(15 downto 0);
			Y: out std_logic_vector(15 downto 0));
end entity;

architecture memory_arc of memory is 
	Y(0) <= '0';
	Y(1) <= X(0);
	Y(2) <= X(1);
	Y(3) <= X(2);
	Y(4) <= X(3);
	Y(5) <= X(4);
	Y(6) <= X(5);
	Y(7) <= X(6);
	Y(8) <= X(7);
	Y(9) <= X(8);
	Y(10) <= X(9);
	Y(11) <= X(10);
	Y(12) <= X(11);
	Y(13) <= X(12);
	Y(14) <= X(13);
	Y(15) <= X(14);
	
end architecture;