`timescale 1ns / 1ps
 module tb_sync_ram;
    parameter DATA_WIDTH = 8;
    parameter ADDR_WIDTH = 4;
    reg clk;
    reg we;
    reg [ADDR_WIDTH-1:0] addr;
    reg [DATA_WIDTH-1:0] din;
    wire [DATA_WIDTH-1:0] dout;
    sync_ram #(
        .DATA_WIDTH(DATA_WIDTH),
        .ADDR_WIDTH(ADDR_WIDTH)
    ) uut (
        .clk(clk),
        .we(we),
        .addr(addr),
        .din(din),
        .dout(dout)
    );
    initial clk = 0;
    always #5 clk = ~clk;
    initial begin
        $display("Starting RAM simulation...");
        $monitor("Time=%0t | clk=%b | we=%b | addr=%h | din=%h | dout=%h",
                 $time, clk, we, addr, din, dout);
        we = 0;
        addr = 0;
        din = 0;
        #10;
        we = 1; addr = 4'h0; din = 8'hA5; #10;
        addr = 4'h1; din = 8'h5A; #10;
        addr = 4'h2; din = 8'hFF; #10;
        we = 0;
        addr = 4'h0; #10;
        addr = 4'h1; #10;
        addr = 4'h2; #10;
        addr = 4'h3; #10;
        $finish;
    end
 endmodule
