{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1751971433995 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751971433995 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul  8 11:43:53 2025 " "Processing started: Tue Jul  8 11:43:53 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751971433995 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751971433995 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hello_world -c hello_world " "Command: quartus_map --read_settings_files=on --write_settings_files=off hello_world -c hello_world" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751971433995 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1751971434231 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "16 " "Parallel compilation is enabled and will use up to 16 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1751971434231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_counter_2sec_4i_4r.vhd 2 1 " "Found 2 design units, including 1 entities, in source file custom_counter_2sec_4i_4r.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 custom_counter_2sec_4I_4R-logic " "Found design unit 1: custom_counter_2sec_4I_4R-logic" {  } { { "custom_counter_2sec_4I_4R.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/custom_counter_2sec_4I_4R.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751971438939 ""} { "Info" "ISGN_ENTITY_NAME" "1 custom_counter_2sec_4I_4R " "Found entity 1: custom_counter_2sec_4I_4R" {  } { { "custom_counter_2sec_4I_4R.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/custom_counter_2sec_4I_4R.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751971438939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751971438939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevelschematic.bdf 1 1 " "Found 1 design units, including 1 entities, in source file toplevelschematic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevelSchematic " "Found entity 1: TopLevelSchematic" {  } { { "TopLevelSchematic.bdf" "" { Schematic "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/TopLevelSchematic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751971438940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751971438940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_pulse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file one_pulse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 one_pulse-logic " "Found design unit 1: one_pulse-logic" {  } { { "one_pulse.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/one_pulse.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751971438940 ""} { "Info" "ISGN_ENTITY_NAME" "1 one_pulse " "Found entity 1: one_pulse" {  } { { "one_pulse.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/one_pulse.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751971438940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751971438940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_right_shift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_right_shift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led_right_shift-logic " "Found design unit 1: led_right_shift-logic" {  } { { "led_right_shift.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/led_right_shift.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751971438941 ""} { "Info" "ISGN_ENTITY_NAME" "1 led_right_shift " "Found entity 1: led_right_shift" {  } { { "led_right_shift.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/led_right_shift.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751971438941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751971438941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_patterns.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_patterns.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED_Patterns-my_architecture " "Found design unit 1: LED_Patterns-my_architecture" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751971438942 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED_Patterns " "Found entity 1: LED_Patterns" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751971438942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751971438942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_conditioner.vhd 2 1 " "Found 2 design units, including 1 entities, in source file button_conditioner.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 button_conditioner-logic " "Found design unit 1: button_conditioner-logic" {  } { { "button_conditioner.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/button_conditioner.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751971438943 ""} { "Info" "ISGN_ENTITY_NAME" "1 button_conditioner " "Found entity 1: button_conditioner" {  } { { "button_conditioner.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/button_conditioner.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751971438943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751971438943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jandr/git/adsd/my work/lab2/files/led_patterns/tb/one_pulse_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jandr/git/adsd/my work/lab2/files/led_patterns/tb/one_pulse_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 one_pulse_tb-logic " "Found design unit 1: one_pulse_tb-logic" {  } { { "../tb/one_pulse_tb.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/tb/one_pulse_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751971438944 ""} { "Info" "ISGN_ENTITY_NAME" "1 one_pulse_tb " "Found entity 1: one_pulse_tb" {  } { { "../tb/one_pulse_tb.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/tb/one_pulse_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751971438944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751971438944 ""}
{ "Error" "EVRFX_VHDL_ERROR_IDENTIFIER_TYPE_DOES_NOT_MATCH_USAGE_AS_EXPECTED_TYPE" "counter_Q boolean led_right_shift.vhd(53) " "VHDL error at led_right_shift.vhd(53): type of identifier \"counter_Q\" does not agree with its usage as \"boolean\" type" {  } { { "led_right_shift.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/led_right_shift.vhd" 53 0 0 } }  } 0 10476 "VHDL error at %3!s!: type of identifier \"%1!s!\" does not agree with its usage as \"%2!s!\" type" 0 0 "Analysis & Synthesis" 0 -1 1751971438944 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4871 " "Peak virtual memory: 4871 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751971439008 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jul  8 11:43:59 2025 " "Processing ended: Tue Jul  8 11:43:59 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751971439008 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751971439008 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751971439008 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1751971439008 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1751971439640 ""}
