/*
 * Copyright (c) 2025, Texas Instruments Incorporated - https://www.ti.com/
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */

#include <arch_helpers.h>
#include <assert.h>
#include <clk.h>
#include <common/debug.h>
#include <device_wrapper.h>
#include <devices.h>
#include <device.h>
#include <drivers/arm/gicv3.h>
#include <gtc.h>
#include <k3_console.h>
#include <k3_gicv3.h>
#include <lib/el3_runtime/cpu_data.h>
#include <lib/mmio.h>
#include <lib/psci/psci.h>
#include <lib/utils_def.h>
#include <lpm_stub.h>
#include <plat_scmi_def.h>
#include <plat/common/platform.h>
#include <platform_def.h>
#include <rtc.h>
#include <stdbool.h>
#include <ti_sci.h>
#include <ti_sci_protocol.h>
#include <stdio.h>

volatile unsigned int val_mdctl;
volatile unsigned int val_mdstat;
volatile uint32_t am62l_lpm_state = 0;
/*********** PROC BOOT CODE ******************/

/* power domain indices */
#define PD_MPU_CLST		4
#define PD_MPU_CLST_CORE_0	5
#define PD_MPU_CLST_CORE_1	6

/* lpsc indices */
#define LPSC_MAIN_MPU_CLST		38
#define LPSC_MAIN_MPU_CLST_PBIST	39
#define LPSC_MAIN_MPU_CLST_CORE_0	40
#define LPSC_MAIN_MPU_CLST_CORE_1	41

#define PSC_SYNCRESETDISABLE	(0x0)
#define PSC_SYNCRESET		(0x1)
#define PSC_DISABLE		(0x2)
#define PSC_ENABLE		(0x3)
#define PSC_PD_OFF		(0x0)
#define PSC_PD_ON		(0x1)

#define MAIN_PSC_BASE		0x00400000
#define MAIN_PSC_MDCTL_BASE	0x00400A00
#define MAIN_PSC_MDSTAT_BASE	0x00400800
#define MAIN_PSC_PDCTL_BASE	0x00400300
#define MAIN_PSC_PDSTAT_BASE	0x00400200
#define MAIN_PSC_PTSTAT	(MAIN_PSC_BASE + PSC_PTSTAT)
#define MAIN_PSC_PTCMD		(MAIN_PSC_BASE + PSC_PTCMD)

#define PSC_PTCMD	0x120
#define PSC_PTSTAT	0x128

#define PSC_TIMEOUT_US  100000  /* 100ms timeout */

/*
 * Sets the requested state of required module and power domain.
 * This function:
 * 1. Checks if the requested states are already set
 * 2. Waits for any ongoing power state transitions to complete
 * 3. Programs the PDCTL and MDCTL registers with the new states
 * 4. Initiates the power state transition
 * 5. Waits for the transition to complete if powering on
 * 6. Logs the before and after states for debugging
 *
 * @pd_id: Power domain ID (e.g., PD_MPU_CLST, PD_MPU_CLST_CORE_0)
 * @md_id: Module ID (e.g., LPSC_MAIN_MPU_CLST, LPSC_MAIN_MPU_CLST_CORE_0)
 * @pd_state: Target power domain state (PSC_PD_ON or PSC_PD_OFF)
 * @md_state: Target module state (PSC_ENABLE, PSC_DISABLE, PSC_SYNCRESETDISABLE, etc.)
 */
static void __unused
set_main_psc_state(uint32_t pd_id, uint32_t md_id, uint32_t pd_state, uint32_t md_state)
{
	//printf("\n main psc set state: pd_id=%d, md_id=%d\n", pd_id, md_id);
	uintptr_t mdctrl_ptr, mdstat_ptr, pdctrl_ptr, pdstat_ptr;
	volatile uint32_t mdctrl, mdstat, pdctrl, pdstat, psc_ptstat, psc_ptcmd;
	uint64_t tick_start, timeout_ticks;
	uint32_t ticks_per_us;

	// Calculate addresses with simplified approach
	mdctrl_ptr = MAIN_PSC_MDCTL_BASE + (4 * md_id);
	mdstat_ptr = MAIN_PSC_MDSTAT_BASE + (4 * md_id);
	pdctrl_ptr = MAIN_PSC_PDCTL_BASE + (4 * pd_id);
	pdstat_ptr = MAIN_PSC_PDSTAT_BASE + (4 * pd_id);

	// Use mmio_read_32 with simplified addresses
	mdctrl = mmio_read_32(mdctrl_ptr);
	mdstat = mmio_read_32(mdstat_ptr);
	pdctrl = mmio_read_32(pdctrl_ptr);
	pdstat = mmio_read_32(pdstat_ptr);

	INFO("%s: before: md_id=%d, mdstat=0x%x, pdstat=0x%x\n", __func__, md_id, mdstat, pdstat);
	//printf("%s: before: md_id=%d, mdstat=0x%x, pdstat=0x%x\n", __func__, md_id, mdstat, pdstat);
	if (((pdstat & 0x1) == pd_state) && ((mdstat & 0x1f) == md_state))
		return;

	// Calculate timeout parameters
	ticks_per_us = plat_get_syscnt_freq2() / 1000000;
	tick_start = (uint32_t)read_cntpct_el0();
	timeout_ticks = PSC_TIMEOUT_US * ticks_per_us;

	// wait for GOSTAT to clear
	psc_ptstat = mmio_read_32(MAIN_PSC_PTSTAT);

	while ((psc_ptstat & (0x1 << pd_id)) != 0) {
		if (((uint32_t)read_cntpct_el0() - tick_start) > timeout_ticks) {
			ERROR("PSC timeout waiting for initial GOSTAT to clear for md_id %d and pd_id %d\n",
			      md_id ,pd_id);
			break;
		}
		psc_ptstat = mmio_read_32(MAIN_PSC_PTSTAT);
	}

	// Set PDCTL NEXT to new state
	mmio_write_32(pdctrl_ptr, (pdctrl & ~(0x1)) | pd_state);
	// Set MDCTL NEXT to new state
	mmio_write_32(mdctrl_ptr, (mdctrl & ~(0x1f)) | md_state);
	// Start power transition by setting PTCMD Go to 1
	psc_ptcmd = mmio_read_32(MAIN_PSC_PTCMD);
	psc_ptcmd |= (0x1 << pd_id);
	mmio_write_32(MAIN_PSC_PTCMD, psc_ptcmd);
	// return early in case powering off
	// This prevents the core from timing out waiting for GOSTAT to clear
	if (md_state == PSC_SYNCRESETDISABLE)
		return;

	// Reset timeout for second wait
	tick_start = (uint32_t)read_cntpct_el0();

	// Initial read
	psc_ptstat = mmio_read_32(MAIN_PSC_PTSTAT);

	// Wait loop with timeout
	while ((psc_ptstat & (0x1 << pd_id)) != 0) {
		if (((uint32_t)read_cntpct_el0() - tick_start) > timeout_ticks) {
			ERROR("PSC timeout waiting for GOSTAT to clear for md_id %d and pd_id %d\n",md_id ,pd_id);
			break;
		}
		psc_ptstat = mmio_read_32(MAIN_PSC_PTSTAT);
	}

	//check states
	mdstat = mmio_read_32(mdstat_ptr);
	pdstat = mmio_read_32(pdstat_ptr);
	INFO("%s: after: md_id=%d, mdstat=0x%x, pdstat=0x%x\n", __func__, md_id, mdstat, pdstat);
}

/*********** PROC BOOT CODE ENDS******************/

#define CORE_PWR_STATE(state) ((state)->pwr_domain_state[MPIDR_AFFLVL0])
#define CLUSTER_PWR_STATE(state) ((state)->pwr_domain_state[MPIDR_AFFLVL1])
#define SYSTEM_PWR_STATE(state) ((state)->pwr_domain_state[PLAT_MAX_PWR_LVL])

#define WKUP_CTRL_MMR0_DEVICE_MANAGEMENT_BASE	(0x43050000UL)
#define WKUP_CTRL_MMR0_DEVICE_RESET_OFFSET	(0x4000)

uintptr_t am62l_sec_entrypoint;
uintptr_t am62l_sec_entrypoint_glob;

#define MAIN_PLL_MMR_CFG_BASE	(0x04060000UL)
#define WKUP_PLL_MMR_CFG_BASE   (0x04040000UL)

#define MAIN_PLL0_HSDIVx(x)	MAIN_PLL_MMR_CFG_BASE + 0x80 + (0x4 * x)
#define MAIN_PLL8_BASE MAIN_PLL_MMR_CFG_BASE + 0x1000 * 8
#define MAIN_PLL8_CTRL MAIN_PLL8_BASE + 0x20
#define MAIN_PLL17_BASE MAIN_PLL_MMR_CFG_BASE + 0x1000 * 17
#define MAIN_PLL17_CTRL MAIN_PLL17_BASE + 0x20
#define WKUP_MAIN_PLL0_HSDIVx(x)	WKUP_PLL_MMR_CFG_BASE + 0x80 + (0x4 * x)

#define LPSC_ADDR(lpsc_id) MAIN_PSC_MDSTAT_BASE + (4 * lpsc_id)
#define PSC_ADDR(psc_id) MAIN_PSC_PDSTAT_BASE + (4 * psc_id)

#define CLUSTER_SHALLOW_IDLE_STATE 0x3
#define CLUSTER_DEEP_IDLE_STATE 0x4

#define GPIO_DIR 0x00600088
#define GPIO_SET_ADDR 0x00600090
#define GPIO_CLR_ADDR 0x00600094
#define GPIO_BIT      0x2

#define PADCFG_TX 0x040841c4
#define PADCFG_RX 0x040841c8

unsigned int lpsc_idx[] = {1,2,/*7,9,*/11,26,25,28,29,30,33,39,/*41,*/45,46,47,49,50,51,52,53,55};
unsigned int lpsc_ll_idx[] = {0,1,8,9,19};
unsigned int lpsc_value[22];

unsigned int psc_id_ll[] = {0,0,3,4,9};
unsigned int psc_id_lp[] = {0,0,/*0,0,*/0,3,3,3,3,3,3,4,/*6,*/9,9,9,9,9,9,9,9,9};
unsigned int psc_value[10];
static void low_latency_standby(volatile uint32_t *pll_hsdiv_val){
	//ERROR("\n Low latency\n");
	// MAIN_PLL0
	mmio_write_32(MAIN_PLL0_HSDIVx(0), (pll_hsdiv_val[0] & ~(0xff)) | 0xf);
	mmio_write_32(MAIN_PLL0_HSDIVx(5), (pll_hsdiv_val[5] & ~(0xff)) | 0x4);
	mmio_write_32(MAIN_PLL0_HSDIVx(6), (pll_hsdiv_val[6] & ~(0xff)) | 0x3);
	mmio_write_32(MAIN_PLL0_HSDIVx(7), (pll_hsdiv_val[7] & ~(0xff)) | 0x5);
	mmio_write_32(MAIN_PLL0_HSDIVx(8), (pll_hsdiv_val[8] & ~(0xff)) | 0x27);
	mmio_write_32(MAIN_PLL0_HSDIVx(9), (pll_hsdiv_val[9] & ~(0x8000)));

	//Need to do DDR in low FSP

	// A53 running of Bypass clock
	mmio_write_32(MAIN_PLL8_CTRL, pll_hsdiv_val[12] | 0x80000000);

	// LPSC
	for(int i=0;i<5;i++){
		if(psc_value[psc_id_ll[i]]!=0 && lpsc_value[lpsc_ll_idx[i]]!=0){
			set_main_psc_state(psc_id_ll[i],lpsc_idx[lpsc_ll_idx[i]],1,2);
		}
	}
	return;
}
static void low_power_standby(volatile uint32_t *pll_hsdiv_val){
	// MAIN_PLL0
	mmio_write_32(MAIN_PLL0_HSDIVx(0), (pll_hsdiv_val[0] & ~(0xff)) | 0xf);
	mmio_write_32(MAIN_PLL0_HSDIVx(3), (pll_hsdiv_val[3] & ~(0x8000)));
	mmio_write_32(MAIN_PLL0_HSDIVx(4), (pll_hsdiv_val[4] & ~(0x8000)));
	mmio_write_32(MAIN_PLL0_HSDIVx(5), (pll_hsdiv_val[5] & ~(0xff)) | 0x4);
	mmio_write_32(MAIN_PLL0_HSDIVx(6), (pll_hsdiv_val[6] & ~(0x8000)));
	mmio_write_32(MAIN_PLL0_HSDIVx(7), (pll_hsdiv_val[7] & ~(0xff)) | 0x5);
	mmio_write_32(MAIN_PLL0_HSDIVx(8), (pll_hsdiv_val[8] & ~(0x8000)));
	mmio_write_32(MAIN_PLL0_HSDIVx(9), (pll_hsdiv_val[9] & ~(0x8000)));

	//Need to do DDR in Self Refresh

	// Jumping to wkupsram to disable ARM PLL
	k3_suspend_to_ram(11);

	// WKUP PLL - disable
	mmio_write_32(WKUP_MAIN_PLL0_HSDIVx(3), (pll_hsdiv_val[10] & ~(0x8000)));
	mmio_write_32(WKUP_MAIN_PLL0_HSDIVx(8), (pll_hsdiv_val[11] & ~(0x8000)));

	// LPSC
	for(int i=0;i<5;i++){
		if(psc_value[psc_id_ll[i]]!=0 && lpsc_value[lpsc_ll_idx[i]]!=0){
			set_main_psc_state(psc_id_ll[i],lpsc_idx[lpsc_ll_idx[i]],1,2);
		}
	}

	return;
}

static void am62l_cpu_standby(plat_local_state_t cpu_state)
{
	u_register_t scr;

	scr = read_scr_el3();
	/* Enable the Non secure interrupt to wake the CPU */
	write_scr_el3(scr | SCR_IRQ_BIT | SCR_FIQ_BIT);
	isb();
	/* dsb is good practice before using wfi to enter low power states */
	dsb();
	/* Enter standby state */
	wfi();
	/* Restore SCR */
	write_scr_el3(scr);
}

static int am62l_pwr_domain_on(u_register_t mpidr)
{
	//printf("\n Entered am62l_pwr_domain_on with %lu\n",mpidr);
	int core, proc_id, ret;

	core = plat_core_pos_by_mpidr(mpidr);
	if (core < 0) {
		ERROR("Could not get target core id: %d\n", core);
		return PSCI_E_INTERN_FAIL;
	}

	proc_id = PLAT_PROC_START_ID + core;	// should be 0x21

	VERBOSE("proc_id = 0x%x\n", proc_id);

	ret = ti_sci_proc_request(proc_id);
	if (ret) {
		ERROR("Request for processor failed: %d\n", ret);
		return PSCI_E_INTERN_FAIL;
	}

	ret = ti_sci_proc_set_boot_cfg(proc_id, am62l_sec_entrypoint, 0, 0);
	if (ret) {
		ERROR("Request to set core boot address failed: %d\n", ret);
		return PSCI_E_INTERN_FAIL;
	}

	/* sanity check these are off before starting a core */
	ret = ti_sci_proc_set_boot_ctrl(proc_id,
					0, PROC_BOOT_CTRL_FLAG_ARMV8_L2FLUSHREQ |
					PROC_BOOT_CTRL_FLAG_ARMV8_AINACTS |
					PROC_BOOT_CTRL_FLAG_ARMV8_ACINACTM);
	if (ret) {
		ERROR("Request to clear boot configuration failed: %d\n", ret);
		return PSCI_E_INTERN_FAIL;
	}

	set_main_psc_state(PD_MPU_CLST_CORE_0 + core, LPSC_MAIN_MPU_CLST_CORE_0 + core,
			   PSC_PD_ON, PSC_ENABLE);
	device_id_power_up_ref(AM62LX_DEV_COMPUTE_CLUSTER0_A53_0 + core);

	return PSCI_E_SUCCESS;
}

static void am62l_pwr_domain_off(const psci_power_state_t *target_state)
{
	//printf("\n Entered am62l_pwr_domain_off");
	/* At very least the local core should be powering down */
	assert(CORE_PWR_STATE(target_state) == PLAT_MAX_OFF_STATE);

	/* Prevent interrupts from spuriously waking up this cpu */
	k3_gic_cpuif_disable();
}

static void __dead2 am62l_pwr_domain_off_wfi(const psci_power_state_t *target_state)
{
	//printf("\n Entered am62l_power_domain_off_wfi");
	int core;
	core = plat_my_core_pos();

	/* If our cluster is not going down we stop here */
	if (CLUSTER_PWR_STATE(target_state) != PLAT_MAX_OFF_STATE) {
		VERBOSE("%s: A53 CORE: %d OFF\n", __func__, core);
		/*
		 * Now queue up the core shutdown request.
		 * Also drop the power up reference that was increased as part
		 * of scmi_handler_device_state_set_on earlier
		 */
		device_id_drop_power_up_ref(AM62LX_DEV_COMPUTE_CLUSTER0);
		set_main_psc_state(PD_MPU_CLST_CORE_0 + core, LPSC_MAIN_MPU_CLST_CORE_0 + core,
				   PSC_PD_OFF, PSC_SYNCRESETDISABLE);
	}

	while (true)
		wfi();
}

void am62l_pwr_domain_on_finish(const psci_power_state_t *target_state)
{
	k3_gic_pcpu_init();
	k3_gic_cpuif_enable();
}

static void __dead2 am62l_system_reset(void)
{
	mmio_write_32(WKUP_CTRL_MMR0_DEVICE_MANAGEMENT_BASE + WKUP_CTRL_MMR0_DEVICE_RESET_OFFSET,
		      0x6);

	ERROR("%s: Failed to reset device\n", __func__);
	while (true)
		wfi();
}

static int am62l_validate_power_state(unsigned int power_state,
				   psci_power_state_t *req_state)
{
	unsigned int pwr_lvl = psci_get_pstate_pwrlvl(power_state);
	unsigned int pstate = psci_get_pstate_type(power_state);
	unsigned int core = plat_my_core_pos();
	mmio_write_32(PADCFG_RX,0x10007);
	mmio_write_32(PADCFG_TX,0x10007);
	mmio_write_32(GPIO_DIR,0x0);
	if (pwr_lvl > PLAT_MAX_PWR_LVL)
		return PSCI_E_INVALID_PARAMS;

	if (pstate == PSTATE_TYPE_STANDBY) {
		CORE_PWR_STATE(req_state) = 5;

		if(pwr_lvl >= MPIDR_AFFLVL1) {
			CLUSTER_PWR_STATE(req_state) = (power_state & 0x7U) + 2;
		}

	} else if (pstate && PSTATE_TYPE_POWERDOWN) {
		INFO("%s: (core %d): s2idle: power_state: 0x%x\n", __func__, core, power_state);
		CORE_PWR_STATE(req_state) = PLAT_MAX_OFF_STATE;
		CLUSTER_PWR_STATE(req_state) = PLAT_MAX_OFF_STATE;
		SYSTEM_PWR_STATE(req_state) = PLAT_MAX_OFF_STATE;
		// 0x2012231=Deep Sleep: comes from DT idle-state suspend param
		am62l_lpm_state = power_state == 0x2012231 ? 0 : 6;
	}

	return PSCI_E_SUCCESS;

}

uint32_t pll_hsdiv_val[13];
//bool last_saved = 0;
uint32_t state_entered = 0;
#ifdef K3_AM62L_LPM
static void am62l_pwr_domain_suspend(const psci_power_state_t *target_state)
{
	/* Entering cluster standby sequence */
	if(CORE_PWR_STATE(target_state) == 5 ){
		uint32_t cluster_state = CLUSTER_PWR_STATE(target_state);
		if(!state_entered){
			// pll value save
			for(int i=0;i<10;i++){
				pll_hsdiv_val[i] = mmio_read_32(MAIN_PLL0_HSDIVx(i));
			}
			pll_hsdiv_val[10] = mmio_read_32(WKUP_MAIN_PLL0_HSDIVx(3));
			pll_hsdiv_val[11] = mmio_read_32(WKUP_MAIN_PLL0_HSDIVx(8));
			pll_hsdiv_val[12] = mmio_read_32(MAIN_PLL8_CTRL);

			//lpsc value save
			for(int i=0;i<18;i++){
				lpsc_value[i] = mmio_read_32(LPSC_ADDR(lpsc_idx[i])) & 0x3U;
			}
			for(int i=0;i<10;i++){
				psc_value[i] = mmio_read_32(PSC_ADDR(i)) & 0x1U;
			}
		}

		if(!state_entered || state_entered < cluster_state){
			if(cluster_state == CLUSTER_SHALLOW_IDLE_STATE){
				low_latency_standby(pll_hsdiv_val);
			}
			else if(cluster_state == CLUSTER_DEEP_IDLE_STATE){
				low_power_standby(pll_hsdiv_val);
			}
			state_entered = cluster_state;
		}
		
		return;
	}
	/* Entering system suspend sequence*/
	unsigned int core, proc_id;
	uint64_t  context_save_addr = 0x80A00000;
	/*
	* mode=6 for RTC only + DDR and mode=0 for deepsleep
	*/
	uint32_t mode = am62l_lpm_state;

	core = plat_my_core_pos();
	proc_id = PLAT_PROC_START_ID + core;

	/* Prevent interrupts from spuriously waking up this cpu */
	k3_gic_cpuif_disable();
	k3_gic_save_context();
	clks_suspend();

	if ((mode == 0) || (mode == 6)) {
		INFO("Started Suspend Sequence in ATF\n");
		/* Isolate the I/Os to allow I/O Daisy chain wakeup */
		k3_lpm_set_io_isolation(true);
		k3_lpm_config_magic_words(mode);
		ti_sci_prepare_sleep(mode, context_save_addr, 0);
		INFO("sent prepare message\n");
		k3_config_wake_sources(true);
		ti_sci_enter_sleep(proc_id, mode, am62l_sec_entrypoint);
		INFO("sent enter sleep message\n");
	}

	k3_suspend_to_ram(mode);
}

static void am62l_pwr_domain_suspend_finish(const psci_power_state_t *target_state)
{	
	/* Entering cluster standby sequence */
	if(CORE_PWR_STATE(target_state) == 5 ){
		uint32_t cluster_state = CLUSTER_PWR_STATE(target_state);
		if(state_entered != cluster_state)
			return;
		/* Restore PLL */
		for(int i=0;i<10;i++){
			mmio_write_32(MAIN_PLL0_HSDIVx(i), pll_hsdiv_val[i]);
		}
		mmio_write_32(WKUP_MAIN_PLL0_HSDIVx(3),pll_hsdiv_val[10]);
		mmio_write_32(WKUP_MAIN_PLL0_HSDIVx(8),pll_hsdiv_val[11]);
		mmio_write_32(MAIN_PLL8_CTRL,pll_hsdiv_val[12]);

		if(cluster_state == CLUSTER_SHALLOW_IDLE_STATE){  // low latency standby
			// LPSC
			for(int i=0;i<5;i++){
				if(psc_value[psc_id_ll[i]]!=0 && lpsc_value[lpsc_ll_idx[i]]!=0){
				set_main_psc_state(psc_id_ll[i],lpsc_idx[lpsc_ll_idx[i]],psc_value[psc_id_ll[i]],lpsc_value[lpsc_ll_idx[i]]);
				}
			}
		}

		else if(cluster_state == CLUSTER_DEEP_IDLE_STATE){ // low power standby
			//LPSC
			for(int i=0;i<5;i++){
				if(psc_value[psc_id_ll[i]]!=0 && lpsc_value[lpsc_ll_idx[i]]!=0){
				set_main_psc_state(psc_id_ll[i],lpsc_idx[lpsc_ll_idx[i]],psc_value[psc_id_ll[i]],lpsc_value[lpsc_ll_idx[i]]);
				}
			}			
			// Jumping to wkupsram to restore ARM PLL
			k3_suspend_to_ram(12);
		}
		state_entered = 0;
		return;
	}	
	/* Entering system suspend sequence */
	/* Remove the I/O isolation */
	k3_lpm_set_io_isolation(false);
	/* Initialize the console to provide early debug support */
	k3_console_setup();
	k3_config_wake_sources(false);
	k3_gic_restore_context();
	k3_gic_cpuif_enable();
	ti_init_scmi_server();
	k3_lpm_stub_copy_to_sram();
	clks_resume();
	/* 60 irqn = RTC */
	gicv3_set_spi_routing(60, GICV3_IRM_ANY, 0);
	gicv3_enable_interrupt(60, 0);
	gicv3_set_interrupt_pending(60, 0);
	plat_ic_raise_ns_sgi(60, 0);
}

static void am62l_get_sys_suspend_power_state(psci_power_state_t *req_state)
{
	unsigned int i;
	/* CPU & cluster off, system in retention */
	for (i = MPIDR_AFFLVL0; i <= PLAT_MAX_PWR_LVL; i++) {
		req_state->pwr_domain_state[i] = PLAT_MAX_OFF_STATE;
		}
		
	#if PSCI_OS_INIT_MODE
		req_state->last_at_pwrlvl = PLAT_MAX_PWR_LVL;
	#endif
}
#endif

static plat_psci_ops_t am62l_plat_psci_ops = {
	.cpu_standby = am62l_cpu_standby,
	.pwr_domain_on = am62l_pwr_domain_on,
	.pwr_domain_off = am62l_pwr_domain_off,
	.pwr_domain_pwr_down_wfi = am62l_pwr_domain_off_wfi,
	.pwr_domain_on_finish = am62l_pwr_domain_on_finish,
#ifdef K3_AM62L_LPM
	.pwr_domain_suspend = am62l_pwr_domain_suspend,
	.pwr_domain_suspend_finish = am62l_pwr_domain_suspend_finish,
	.get_sys_suspend_power_state = am62l_get_sys_suspend_power_state,
#endif
	.system_reset = am62l_system_reset,
	.validate_power_state = am62l_validate_power_state,
};

void  __aligned(16) jump_to_atf_func(void)
{
	void (*bl31_loc_warm_entry)(void) = (void *)am62l_sec_entrypoint_glob; // bl31_warm_entrypoint

	bl31_loc_warm_entry();
}

int plat_setup_psci_ops(uintptr_t sec_entrypoint,
			const plat_psci_ops_t **psci_ops)
{
	am62l_sec_entrypoint_glob = sec_entrypoint;
	am62l_sec_entrypoint = (unsigned long)(void *)&jump_to_atf_func;
	VERBOSE("am62l_sec_entrypoint = 0x%lx\n", am62l_sec_entrypoint);

	*psci_ops = &am62l_plat_psci_ops;

	return 0;
}
