# 100DaysofRTL
## System-Verilog
SystemVerilog language is used to model, design, simulate, test and implement electronic system. It is the most preferred language for the IP & Sub-system verification that demands constrained random verification. Also, it's an IEEE standard Hardware Design and Verification Language [HDVL] which can be used for both the RTL design and verification.

![image](https://www.edaplayground.com/img/Playground-screenshot.png)

## Instructed By:
- [Syeda Rafia](https://github.com/syedarafia13)
- [Nameer Iqbal](https://github.com/Nameer-Iqbal-Ansari)
- [Abdul Muheet ](https://github.com/Abdul-muheet-ghani)

## Implementation/Designing:

#### Day 1
* [Multiplexor](Day1)
#### Day 2
* [D-FlipFlop](Day2)
#### Day 3
* [Edge Trigger](Day3)
#### Day 4
* [ALU](Day4)
#### Day 5
* [Odd Counter](Day5)
#### Day 6
* [Simple Shift Register](Day6)
#### Day 7
* [Linear Feedback Shift Register](Day7)
#### Day 8
* [Binary to Hot](Day8)
#### Day 9
* [Binary to Gray Code](Day9)
#### Day 10
* [Counter with Load](Day10)
#### Day 11
* [Parallel to Serial with Valid & Empty](Day11)
#### Day 12
* [Detecting a big sequence](Day12)
#### Day 13
* [Various ways to implement a mux](Day13)
#### Day 14
* [Priority Arbiter](Day14)
#### Day 15
* [Round Robin Arbiter](Day15)

## Toolchain:
* [EDA Playground](https://www.edaplayground.com) for Simulation & Synthesis.
* [Icarus Verilog](https://bleyer.org/icarus/) for (offline) Simulation & Synthesis.
