set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
    {{"Slow Model"} {wallace_top.vo wallace_top_v.sdo}}
}
