#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Feb 20 15:57:56 2018
# Process ID: 13376
# Current directory: D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/Proj1/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3268 D:\Users\pnguy\Documents\GitHub\EE382N-AdvanceMCU\Proj1\project_1\project_1.xpr
# Log file: D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/Proj1/project_1/vivado.log
# Journal file: D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/Proj1/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/Proj1/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/ip_repo/LFSR_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 823.262 ; gain = 135.570
update_compile_order -fileset sources_1
open_bd_design {D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/Proj1/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_1
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding cell -- xilinx.com:user:LFSR:1.0 - LFSR_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <BlockRam> from BD file <D:/Users/pnguy/Documents/GitHub/EE382N-AdvanceMCU/Proj1/project_1/project_1.srcs/sources_1/bd/BlockRam/BlockRam.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 892.430 ; gain = 65.387
set_property range 8K [get_bd_addr_segs {processing_system7_0/Data/SEG_LFSR_0_S00_AXI_reg}]
exit
INFO: [Common 17-206] Exiting Vivado at Wed Feb 21 12:37:41 2018...
