// Seed: 2137576077
module module_0 (
    output logic id_0,
    input  logic id_1
);
  assign id_0 = id_1;
  assign id_0 = 1;
  logic id_2, id_3;
  type_7(
      .id_0(id_0 / id_1), .id_1(1), .id_2(1)
  );
endmodule
`timescale 1ps / 1 ps
