{
  "HGLDD": {
    "version": "1.0",
    "file_info": [],
    "hdl_file_index": 42
  },
  "objects": [
    {
      "kind": "module",
      "obj_name": "Bob",
      "module_name": "Bob",
      "hgl_loc": {
        "file": "test/Target/DebugInfo/sample1.fir",
        "begin_line": 3,
        "end_line": 3,
        "begin_column": 10,
        "end_column": 10
      },
      "port_vars": [
        {
          "var_name": "in",
          "hgl_loc": {
            "file": "test/Target/DebugInfo/sample1.fir",
            "begin_line": 4,
            "end_line": 4,
            "begin_column": 11,
            "end_column": 11
          },
          "type_name": "logic",
          "packed_range": [
            15,
            0
          ],
          "value": {
            "sig_name": "in"
          }
        },
        {
          "var_name": "out",
          "hgl_loc": {
            "file": "test/Target/DebugInfo/sample1.fir",
            "begin_line": 5,
            "end_line": 5,
            "begin_column": 12,
            "end_column": 12
          },
          "type_name": "logic",
          "packed_range": [
            15,
            0
          ],
          "value": {
            "sig_name": "out"
          }
        }
      ]
    },
    {
      "kind": "module",
      "obj_name": "Bob_1",
      "module_name": "Bob_1",
      "hgl_loc": {
        "file": "test/Target/DebugInfo/sample1.fir",
        "begin_line": 10,
        "end_line": 10,
        "begin_column": 10,
        "end_column": 10
      },
      "port_vars": [
        {
          "var_name": "in",
          "hgl_loc": {
            "file": "test/Target/DebugInfo/sample1.fir",
            "begin_line": 11,
            "end_line": 11,
            "begin_column": 11,
            "end_column": 11
          },
          "type_name": "logic",
          "packed_range": [
            15,
            0
          ],
          "value": {
            "sig_name": "in"
          }
        },
        {
          "var_name": "out",
          "hgl_loc": {
            "file": "test/Target/DebugInfo/sample1.fir",
            "begin_line": 12,
            "end_line": 12,
            "begin_column": 12,
            "end_column": 12
          },
          "type_name": "logic",
          "packed_range": [
            15,
            0
          ],
          "value": {
            "sig_name": "out"
          }
        }
      ]
    },
    {
      "kind": "module",
      "obj_name": "Top",
      "module_name": "Top",
      "hgl_loc": {
        "file": "test/Target/DebugInfo/sample1.fir",
        "begin_line": 17,
        "end_line": 17,
        "begin_column": 10,
        "end_column": 10
      },
      "port_vars": [
        {
          "var_name": "in",
          "hgl_loc": {
            "file": "test/Target/DebugInfo/sample1.fir",
            "begin_line": 18,
            "end_line": 18,
            "begin_column": 11,
            "end_column": 11
          },
          "type_name": "logic",
          "packed_range": [
            15,
            0
          ],
          "value": {
            "sig_name": "in"
          }
        },
        {
          "var_name": "out",
          "hgl_loc": {
            "file": "test/Target/DebugInfo/sample1.fir",
            "begin_line": 19,
            "end_line": 19,
            "begin_column": 12,
            "end_column": 12
          },
          "type_name": "logic",
          "packed_range": [
            15,
            0
          ],
          "value": {
            "sig_name": "out"
          }
        }
      ]
    }
  ]
}