{"abstracts-retrieval-response": {
    "item": {
        "ait:process-info": {
            "ait:status": {
                "@state": "update",
                "@type": "core",
                "@stage": "S300"
            },
            "ait:date-delivered": {
                "@day": "26",
                "@timestamp": "2020-05-26T20:33:11.000011-04:00",
                "@year": "2020",
                "@month": "05"
            },
            "ait:date-sort": {
                "@day": "01",
                "@year": "2019",
                "@month": "12"
            }
        },
        "bibrecord": {
            "head": {
                "author-group": {
                    "affiliation": {
                        "country": "Thailand",
                        "@afid": "60028190",
                        "@country": "tha",
                        "city": "Bangkok",
                        "organization": [
                            {"$": "Chulalongkorn University"},
                            {"$": "Department of Mathematics and Computer Science Organization"}
                        ],
                        "affiliation-id": {
                            "@afid": "60028190",
                            "@dptid": "113870560"
                        },
                        "@dptid": "113870560"
                    },
                    "author": [
                        {
                            "ce:given-name": "Gasydech",
                            "preferred-name": {
                                "ce:given-name": "Gasydech",
                                "ce:initials": "G.",
                                "ce:surname": "Lergchinnaboot",
                                "ce:indexed-name": "Lergchinnaboot G."
                            },
                            "@seq": "1",
                            "ce:initials": "G.",
                            "@_fa": "true",
                            "@type": "auth",
                            "ce:surname": "Lergchinnaboot",
                            "@auid": "57203059331",
                            "ce:indexed-name": "Lergchinnaboot G."
                        },
                        {
                            "ce:given-name": "Peraphon",
                            "preferred-name": {
                                "ce:given-name": "Peraphon",
                                "ce:initials": "P.",
                                "ce:surname": "Sophatsathit",
                                "ce:indexed-name": "Sophatsathit P."
                            },
                            "@seq": "2",
                            "ce:initials": "P.",
                            "@_fa": "true",
                            "@type": "auth",
                            "ce:surname": "Sophatsathit",
                            "@auid": "6506363806",
                            "ce:indexed-name": "Sophatsathit P."
                        },
                        {
                            "ce:given-name": "Saranya",
                            "preferred-name": {
                                "ce:given-name": "Saranya",
                                "ce:initials": "S.",
                                "ce:surname": "Maneeroj",
                                "ce:indexed-name": "Maneeroj S."
                            },
                            "@seq": "3",
                            "ce:initials": "S.",
                            "@_fa": "true",
                            "@type": "auth",
                            "ce:surname": "Maneeroj",
                            "@auid": "24081010600",
                            "ce:indexed-name": "Maneeroj S."
                        }
                    ]
                },
                "citation-title": "In Situ Caching using Combined TTL-FIFO Algorithm",
                "abstracts": "Â© 2019 IEEE.This research proposes an algorithmic cache arrangement scheme to efficiently utilize existing hardware that are currently plagued with memory wall problem. The proposed scheme exploits straightforwardness of First-in, First-out (FIFO) scheduling algorithm and in situ placement technique. FIFO allows the proposed scheme a fair caching of processes. In situ replacement economically utilizes spaces by replacing the expired process with a new process in the same memory space without flushing. This combination helps reduce operating overheads, which in turn lower power consumption. The benefits of their simplicity and hardware implementable will accelerate operational speed that eventually closes the gap between processing speed and memory access/retrieval speed, thereby lessens the memory wall problem.",
                "citation-info": {
                    "author-keywords": {"author-keyword": [
                        {
                            "$": "Algorithmic arrangement",
                            "@xml:lang": "eng",
                            "@original": "y"
                        },
                        {
                            "$": "Cache",
                            "@xml:lang": "eng",
                            "@original": "y"
                        },
                        {
                            "$": "FIFO",
                            "@xml:lang": "eng",
                            "@original": "y"
                        },
                        {
                            "$": "Simulation",
                            "@xml:lang": "eng",
                            "@original": "y"
                        }
                    ]},
                    "citation-type": {"@code": "cp"},
                    "citation-language": {
                        "@language": "English",
                        "@xml:lang": "eng"
                    },
                    "abstract-language": {
                        "@language": "English",
                        "@xml:lang": "eng"
                    }
                },
                "source": {
                    "website": {"ce:e-address": {
                        "$": "http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=9048180",
                        "@type": "email"
                    }},
                    "translated-sourcetitle": {
                        "$": "2019 IEEE 5th International Conference on Computer and Communications, ICCC 2019",
                        "@xml:lang": "eng"
                    },
                    "volisspag": {"pagerange": {
                        "@first": "437",
                        "@last": "441"
                    }},
                    "@type": "p",
                    "isbn": {
                        "@level": "volume",
                        "$": "9781728147437",
                        "@type": "electronic",
                        "@length": "13"
                    },
                    "additional-srcinfo": {"conferenceinfo": {
                        "confpublication": {"procpartno": "1 of 1"},
                        "confevent": {
                            "confname": "5th IEEE International Conference on Computer and Communications, ICCC 2019",
                            "confnumber": "5",
                            "confcatnumber": "CFP19D40-ART",
                            "confseriestitle": "IEEE International Conference on Computer and Communications",
                            "conflocation": {
                                "@country": "chn",
                                "city": "Chengdu"
                            },
                            "confcode": "159225",
                            "confdate": {
                                "enddate": {
                                    "@day": "09",
                                    "@year": "2019",
                                    "@month": "12"
                                },
                                "startdate": {
                                    "@day": "06",
                                    "@year": "2019",
                                    "@month": "12"
                                }
                            }
                        }
                    }},
                    "sourcetitle": "2019 IEEE 5th International Conference on Computer and Communications, ICCC 2019",
                    "publicationdate": {
                        "month": "12",
                        "year": "2019",
                        "date-text": "December 2019",
                        "day": "01"
                    },
                    "sourcetitle-abbrev": "IEEE Int. Conf. Comput. Commun., ICCC",
                    "@country": "usa",
                    "issuetitle": "2019 IEEE 5th International Conference on Computer and Communications, ICCC 2019",
                    "publicationyear": {"@first": "2019"},
                    "publisher": {"publishername": "Institute of Electrical and Electronics Engineers Inc."},
                    "article-number": "9064459",
                    "@srcid": "21100981079"
                },
                "enhancement": {"classificationgroup": {"classifications": [
                    {
                        "@type": "ASJC",
                        "classification": [
                            {"$": "1802"},
                            {"$": "2611"},
                            {"$": "1702"},
                            {"$": "1705"},
                            {"$": "1706"},
                            {"$": "1708"},
                            {"$": "1710"}
                        ]
                    },
                    {
                        "@type": "CPXCLASS",
                        "classification": {
                            "classification-code": "722.1",
                            "classification-description": "Data Storage, Equipment and Techniques"
                        }
                    },
                    {
                        "@type": "FLXCLASS",
                        "classification": {
                            "classification-code": "902",
                            "classification-description": "FLUIDEX; Related Topics"
                        }
                    },
                    {
                        "@type": "SUBJABBR",
                        "classification": [
                            {"$": "DECI"},
                            {"$": "MATH"},
                            {"$": "COMP"}
                        ]
                    }
                ]}}
            },
            "item-info": {
                "copyright": {
                    "$": "Copyright 2020 Elsevier B.V., All rights reserved.",
                    "@type": "Elsevier"
                },
                "dbcollection": [
                    {"$": "CPX"},
                    {"$": "SCOPUS"},
                    {"$": "Scopusbase"}
                ],
                "history": {"date-created": {
                    "@day": "26",
                    "@timestamp": "BST 12:04:16",
                    "@year": "2020",
                    "@month": "05"
                }},
                "itemidlist": {
                    "itemid": [
                        {
                            "$": "631629273",
                            "@idtype": "PUI"
                        },
                        {
                            "$": "925510768",
                            "@idtype": "CAR-ID"
                        },
                        {
                            "$": "20201808603028",
                            "@idtype": "CPX"
                        },
                        {
                            "$": "20201684941",
                            "@idtype": "SCOPUS"
                        },
                        {
                            "$": "85084035116",
                            "@idtype": "SCP"
                        },
                        {
                            "$": "85084035116",
                            "@idtype": "SGR"
                        }
                    ],
                    "ce:doi": "10.1109/ICCC47050.2019.9064459"
                }
            },
            "tail": {"bibliography": {
                "@refcount": "11",
                "reference": [
                    {
                        "ref-fulltext": "E. P. Debenedictis, \" It's Time to Redefine Moore's Law Again,\" Computer (Long. Beach. Calif)., vol. 50, no. 2, pp. 72-75, 2017.",
                        "@id": "1",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2017"},
                            "ref-title": {"ref-titletext": "It's time to redefine moore's law again"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85012909664",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "50",
                                    "@issue": "2"
                                },
                                "pagerange": {
                                    "@first": "72",
                                    "@last": "75"
                                }
                            },
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "E.P.",
                                "@_fa": "true",
                                "ce:surname": "Debenedictis",
                                "ce:indexed-name": "Debenedictis E.P."
                            }]},
                            "ref-sourcetitle": "Computer (Long. Beach. Calif)"
                        }
                    },
                    {
                        "ref-fulltext": "G. Strawn and C. Strawn, \"Moore's Law at Fifty,\" IT Prof., vol. 17, no. 6, pp. 69-72, 2015.",
                        "@id": "2",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2015"},
                            "ref-title": {"ref-titletext": "Moore's law at fifty"},
                            "refd-itemidlist": {"itemid": {
                                "$": "84960504191",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "17",
                                    "@issue": "6"
                                },
                                "pagerange": {
                                    "@first": "69",
                                    "@last": "72"
                                }
                            },
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "G.",
                                    "@_fa": "true",
                                    "ce:surname": "Strawn",
                                    "ce:indexed-name": "Strawn G."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "C.",
                                    "@_fa": "true",
                                    "ce:surname": "Strawn",
                                    "ce:indexed-name": "Strawn C."
                                }
                            ]},
                            "ref-sourcetitle": "IT Prof"
                        }
                    },
                    {
                        "ref-fulltext": "D. A. P. John L. Hennessy, \"Computer Architecture: A Quantitative Approach.\"",
                        "@id": "3",
                        "ref-info": {
                            "refd-itemidlist": {"itemid": {
                                "$": "2342441476",
                                "@idtype": "SGR"
                            }},
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "D.A.P.",
                                    "@_fa": "true",
                                    "ce:surname": "John",
                                    "ce:indexed-name": "John D.A.P."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "L.",
                                    "@_fa": "true",
                                    "ce:surname": "Hennessy",
                                    "ce:indexed-name": "Hennessy L."
                                }
                            ]},
                            "ref-sourcetitle": "Computer Architecture: A Quantitative Approach"
                        }
                    },
                    {
                        "ref-fulltext": "L. B. Kish, \" End of Moore ' s law: Thermal ( noise ) death of integration in micro and nano electronics,\" Phys. Lett. A, vol. 305, pp. 144-149, 2002.",
                        "@id": "4",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2002"},
                            "ref-title": {"ref-titletext": "End of moore ' s law: Thermal ( noise ) death of integration in micro and nano electronics"},
                            "refd-itemidlist": {"itemid": {
                                "$": "0037010916",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {"@volume": "305"},
                                "pagerange": {
                                    "@first": "144",
                                    "@last": "149"
                                }
                            },
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "L.B.",
                                "@_fa": "true",
                                "ce:surname": "Kish",
                                "ce:indexed-name": "Kish L.B."
                            }]},
                            "ref-sourcetitle": "Phys. Lett. A"
                        }
                    },
                    {
                        "ref-fulltext": "C. H. Wu and T. W. Kuo, \" An adaptive two-level management for the flash translation layer in embedded systems,\" IEEE/ACM Int. Conf. Comput. Des. Dig. Tech. Pap. ICCAD, pp. 601-606, 2006.",
                        "@id": "5",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2006"},
                            "ref-title": {"ref-titletext": "An adaptive two-level management for the flash translation layer in embedded systems"},
                            "refd-itemidlist": {"itemid": {
                                "$": "38849194056",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {"pagerange": {
                                "@first": "601",
                                "@last": "606"
                            }},
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "C.H.",
                                    "@_fa": "true",
                                    "ce:surname": "Wu",
                                    "ce:indexed-name": "Wu C.H."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "T.W.",
                                    "@_fa": "true",
                                    "ce:surname": "Kuo",
                                    "ce:indexed-name": "Kuo T.W."
                                }
                            ]},
                            "ref-sourcetitle": "IEEE/ACM Int. Conf. Comput. Des. Dig. Tech. Pap. ICCAD"
                        }
                    },
                    {
                        "ref-fulltext": "S. He, Y. Wang, and X. H. Sun, \" Improving Performance of Parallel I/O Systems through Selective and Layout-Aware SSD Cache,\" IEEE Trans. Parallel Distrib. Syst., vol. 27, no. 10, pp. 2940-2952, 2016.",
                        "@id": "6",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2016"},
                            "ref-title": {"ref-titletext": "Improving performance of parallel i/o systems through selective and layout-aware ssd cache"},
                            "refd-itemidlist": {"itemid": {
                                "$": "84987909811",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "27",
                                    "@issue": "10"
                                },
                                "pagerange": {
                                    "@first": "2940",
                                    "@last": "2952"
                                }
                            },
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "S.",
                                    "@_fa": "true",
                                    "ce:surname": "He",
                                    "ce:indexed-name": "He S."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "Y.",
                                    "@_fa": "true",
                                    "ce:surname": "Wang",
                                    "ce:indexed-name": "Wang Y."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "X.H.",
                                    "@_fa": "true",
                                    "ce:surname": "Sun",
                                    "ce:indexed-name": "Sun X.H."
                                }
                            ]},
                            "ref-sourcetitle": "IEEE Trans. Parallel Distrib. Syst"
                        }
                    },
                    {
                        "ref-fulltext": "M. Chrobak and J. Noga, \" LRU is Better than FIFO,\" Algorithmica, pp. 180-185, 1999.",
                        "@id": "7",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "1999"},
                            "ref-title": {"ref-titletext": "LRU is better than fifo"},
                            "refd-itemidlist": {"itemid": {
                                "$": "0008780485",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {"pagerange": {
                                "@first": "180",
                                "@last": "185"
                            }},
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "M.",
                                    "@_fa": "true",
                                    "ce:surname": "Chrobak",
                                    "ce:indexed-name": "Chrobak M."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "J.",
                                    "@_fa": "true",
                                    "ce:surname": "Noga",
                                    "ce:indexed-name": "Noga J."
                                }
                            ]},
                            "ref-sourcetitle": "Algorithmica"
                        }
                    },
                    {
                        "ref-fulltext": "G. Lergchinnaboot and P. Sophatsathit, \" A biological-like memory allocation scheme using simulation,\" Proc.-2017 2nd Int. Conf. Inf. Technol. Inf. Syst. Electr. Eng. ICITISEE 2017, vol. 2018-Janua, pp. 426-429, 2018.",
                        "@id": "8",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2017"},
                            "ref-title": {"ref-titletext": "A biological-like memory allocation scheme using simulation"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85050378999",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {"@volume": "2018"},
                                "pagerange": {
                                    "@first": "426",
                                    "@last": "429"
                                }
                            },
                            "ref-text": "2018Janua",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "G.",
                                    "@_fa": "true",
                                    "ce:surname": "Lergchinnaboot",
                                    "ce:indexed-name": "Lergchinnaboot G."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "P.",
                                    "@_fa": "true",
                                    "ce:surname": "Sophatsathit",
                                    "ce:indexed-name": "Sophatsathit P."
                                }
                            ]},
                            "ref-sourcetitle": "Proc.-2017 2nd Int. Conf. Inf. Technol. Inf. Syst. Electr. Eng. ICITISEE"
                        }
                    },
                    {
                        "ref-fulltext": "H. Gomaa, G. G. Messier, and R. Davies, \"Hierarchical Cache Performance Analysis under TTL-Based Consistency,\" IEEE/ACM Trans. Netw., vol. 23, no. 4, pp. 1190-1201, 2015.",
                        "@id": "9",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2015"},
                            "ref-title": {"ref-titletext": "Hierarchical cache performance analysis under ttl-based consistency"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85027946864",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "23",
                                    "@issue": "4"
                                },
                                "pagerange": {
                                    "@first": "1190",
                                    "@last": "1201"
                                }
                            },
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "H.",
                                    "@_fa": "true",
                                    "ce:surname": "Gomaa",
                                    "ce:indexed-name": "Gomaa H."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "G.G.",
                                    "@_fa": "true",
                                    "ce:surname": "Messier",
                                    "ce:indexed-name": "Messier G.G."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "R.",
                                    "@_fa": "true",
                                    "ce:surname": "Davies",
                                    "ce:indexed-name": "Davies R."
                                }
                            ]},
                            "ref-sourcetitle": "IEEE/ACM Trans. Netw"
                        }
                    },
                    {
                        "ref-fulltext": "D. S. Berger, S. Henningsen, F. Ciucu, and J. B. Schmitt, \"Maximizing Cache Hit Ratios by Variance Reduction,\" ACM SIGMETRICS Perform. Eval. Rev., vol. 43, no. 2, pp. 57-59, 2015.",
                        "@id": "10",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2015"},
                            "ref-title": {"ref-titletext": "Maximizing cache hit ratios by variance reduction"},
                            "refd-itemidlist": {"itemid": {
                                "$": "84978631987",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "43",
                                    "@issue": "2"
                                },
                                "pagerange": {
                                    "@first": "57",
                                    "@last": "59"
                                }
                            },
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "D.S.",
                                    "@_fa": "true",
                                    "ce:surname": "Berger",
                                    "ce:indexed-name": "Berger D.S."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "S.",
                                    "@_fa": "true",
                                    "ce:surname": "Henningsen",
                                    "ce:indexed-name": "Henningsen S."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "F.",
                                    "@_fa": "true",
                                    "ce:surname": "Ciucu",
                                    "ce:indexed-name": "Ciucu F."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "J.B.",
                                    "@_fa": "true",
                                    "ce:surname": "Schmitt",
                                    "ce:indexed-name": "Schmitt J.B."
                                }
                            ]},
                            "ref-sourcetitle": "ACM SIGMETRICS Perform. Eval. Rev"
                        }
                    },
                    {
                        "ref-fulltext": "S. Rixner, W. J. Dally, U. J. Kapasi, P. Mattson, and J. D. Owens, \"Memory access scheduling,\" Proc. 27th Int. Symp. Comput. Archit. (IEEE Cat. No.RS00201), vol. 27, no. c, pp. 1-11, 2000.",
                        "@id": "11",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2000"},
                            "ref-title": {"ref-titletext": "Memory access scheduling"},
                            "refd-itemidlist": {"itemid": {
                                "$": "0033691565",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "27",
                                    "@issue": "C"
                                },
                                "pagerange": {
                                    "@first": "1",
                                    "@last": "11"
                                }
                            },
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "S.",
                                    "@_fa": "true",
                                    "ce:surname": "Rixner",
                                    "ce:indexed-name": "Rixner S."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "W.J.",
                                    "@_fa": "true",
                                    "ce:surname": "Dally",
                                    "ce:indexed-name": "Dally W.J."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "U.J.",
                                    "@_fa": "true",
                                    "ce:surname": "Kapasi",
                                    "ce:indexed-name": "Kapasi U.J."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "P.",
                                    "@_fa": "true",
                                    "ce:surname": "Mattson",
                                    "ce:indexed-name": "Mattson P."
                                },
                                {
                                    "@seq": "5",
                                    "ce:initials": "J.D.",
                                    "@_fa": "true",
                                    "ce:surname": "Owens",
                                    "ce:indexed-name": "Owens J.D."
                                }
                            ]},
                            "ref-sourcetitle": "Proc. 27th Int. Symp. Comput. Archit. (IEEE Cat No. RS00201)"
                        }
                    }
                ]
            }}
        }
    },
    "affiliation": {
        "affiliation-city": "Bangkok",
        "@id": "60028190",
        "affilname": "Chulalongkorn University",
        "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60028190",
        "affiliation-country": "Thailand"
    },
    "coredata": {
        "srctype": "p",
        "eid": "2-s2.0-85084035116",
        "dc:description": "This research proposes an algorithmic cache arrangement scheme to efficiently utilize existing hardware that are currently plagued with memory wall problem. The proposed scheme exploits straightforwardness of First-in, First-out (FIFO) scheduling algorithm and in situ placement technique. FIFO allows the proposed scheme a fair caching of processes. In situ replacement economically utilizes spaces by replacing the expired process with a new process in the same memory space without flushing. This combination helps reduce operating overheads, which in turn lower power consumption. The benefits of their simplicity and hardware implementable will accelerate operational speed that eventually closes the gap between processing speed and memory access/retrieval speed, thereby lessens the memory wall problem.",
        "prism:coverDate": "2019-12-01",
        "prism:aggregationType": "Conference Proceeding",
        "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/85084035116",
        "dc:creator": {"author": [{
            "ce:given-name": "Gasydech",
            "preferred-name": {
                "ce:given-name": "Gasydech",
                "ce:initials": "G.",
                "ce:surname": "Lergchinnaboot",
                "ce:indexed-name": "Lergchinnaboot G."
            },
            "@seq": "1",
            "ce:initials": "G.",
            "@_fa": "true",
            "affiliation": {
                "@id": "60028190",
                "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60028190"
            },
            "ce:surname": "Lergchinnaboot",
            "@auid": "57203059331",
            "author-url": "https://api.elsevier.com/content/author/author_id/57203059331",
            "ce:indexed-name": "Lergchinnaboot G."
        }]},
        "link": [
            {
                "@_fa": "true",
                "@rel": "self",
                "@href": "https://api.elsevier.com/content/abstract/scopus_id/85084035116"
            },
            {
                "@_fa": "true",
                "@rel": "scopus",
                "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=85084035116&origin=inward"
            },
            {
                "@_fa": "true",
                "@rel": "scopus-citedby",
                "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=85084035116&origin=inward"
            }
        ],
        "prism:isbn": "9781728147437",
        "source-id": "21100981079",
        "citedby-count": "2",
        "subtype": "cp",
        "dc:title": "In Situ Caching using Combined TTL-FIFO Algorithm",
        "openaccess": "0",
        "publishercopyright": "Â© 2019 IEEE.",
        "article-number": "9064459",
        "subtypeDescription": "Conference Paper",
        "prism:publicationName": "2019 IEEE 5th International Conference on Computer and Communications, ICCC 2019",
        "prism:pageRange": "437-441",
        "prism:endingPage": "441",
        "openaccessFlag": "false",
        "prism:doi": "10.1109/ICCC47050.2019.9064459",
        "prism:startingPage": "437",
        "dc:identifier": "SCOPUS_ID:85084035116",
        "dc:publisher": "Institute of Electrical and Electronics Engineers Inc."
    },
    "idxterms": {"mainterm": [
        {
            "$": "First in ,first outs",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Lower-power consumption",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Memory access",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Memory space",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Memory wall",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Processing speed",
            "@weight": "b",
            "@candidate": "n"
        }
    ]},
    "language": {"@xml:lang": "eng"},
    "authkeywords": {"author-keyword": [
        {
            "@_fa": "true",
            "$": "Algorithmic arrangement"
        },
        {
            "@_fa": "true",
            "$": "Cache"
        },
        {
            "@_fa": "true",
            "$": "FIFO"
        },
        {
            "@_fa": "true",
            "$": "Simulation"
        }
    ]},
    "subject-areas": {"subject-area": [
        {
            "@_fa": "true",
            "$": "Information Systems and Management",
            "@code": "1802",
            "@abbrev": "DECI"
        },
        {
            "@_fa": "true",
            "$": "Modeling and Simulation",
            "@code": "2611",
            "@abbrev": "MATH"
        },
        {
            "@_fa": "true",
            "$": "Artificial Intelligence",
            "@code": "1702",
            "@abbrev": "COMP"
        },
        {
            "@_fa": "true",
            "$": "Computer Networks and Communications",
            "@code": "1705",
            "@abbrev": "COMP"
        },
        {
            "@_fa": "true",
            "$": "Computer Science Applications",
            "@code": "1706",
            "@abbrev": "COMP"
        },
        {
            "@_fa": "true",
            "$": "Hardware and Architecture",
            "@code": "1708",
            "@abbrev": "COMP"
        },
        {
            "@_fa": "true",
            "$": "Information Systems",
            "@code": "1710",
            "@abbrev": "COMP"
        }
    ]},
    "authors": {"author": [
        {
            "ce:given-name": "Gasydech",
            "preferred-name": {
                "ce:given-name": "Gasydech",
                "ce:initials": "G.",
                "ce:surname": "Lergchinnaboot",
                "ce:indexed-name": "Lergchinnaboot G."
            },
            "@seq": "1",
            "ce:initials": "G.",
            "@_fa": "true",
            "affiliation": {
                "@id": "60028190",
                "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60028190"
            },
            "ce:surname": "Lergchinnaboot",
            "@auid": "57203059331",
            "author-url": "https://api.elsevier.com/content/author/author_id/57203059331",
            "ce:indexed-name": "Lergchinnaboot G."
        },
        {
            "ce:given-name": "Peraphon",
            "preferred-name": {
                "ce:given-name": "Peraphon",
                "ce:initials": "P.",
                "ce:surname": "Sophatsathit",
                "ce:indexed-name": "Sophatsathit P."
            },
            "@seq": "2",
            "ce:initials": "P.",
            "@_fa": "true",
            "affiliation": {
                "@id": "60028190",
                "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60028190"
            },
            "ce:surname": "Sophatsathit",
            "@auid": "6506363806",
            "author-url": "https://api.elsevier.com/content/author/author_id/6506363806",
            "ce:indexed-name": "Sophatsathit P."
        },
        {
            "ce:given-name": "Saranya",
            "preferred-name": {
                "ce:given-name": "Saranya",
                "ce:initials": "S.",
                "ce:surname": "Maneeroj",
                "ce:indexed-name": "Maneeroj S."
            },
            "@seq": "3",
            "ce:initials": "S.",
            "@_fa": "true",
            "affiliation": {
                "@id": "60028190",
                "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60028190"
            },
            "ce:surname": "Maneeroj",
            "@auid": "24081010600",
            "author-url": "https://api.elsevier.com/content/author/author_id/24081010600",
            "ce:indexed-name": "Maneeroj S."
        }
    ]}
}}