Fixes

* Capture Sphinx output during FPGA build to make STDOUT less messy.
