{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1643583281286 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1643583281287 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 31 04:24:40 2022 " "Processing started: Mon Jan 31 04:24:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1643583281287 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643583281287 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FourbitRipCarAddSub -c FourbitRipCarAddSub " "Command: quartus_map --read_settings_files=on --write_settings_files=off FourbitRipCarAddSub -c FourbitRipCarAddSub" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643583281288 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1643583281633 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1643583281633 ""}
{ "Warning" "WSGN_SEARCH_FILE" "FourbitRipCarAddSub.vhd 2 1 " "Using design file FourbitRipCarAddSub.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FourbitRipCarAddSub-FourbitRipCarAddSub_arc " "Found design unit 1: FourbitRipCarAddSub-FourbitRipCarAddSub_arc" {  } { { "FourbitRipCarAddSub.vhd" "" { Text "/home/zestyoreo/Desktop/lab3/q3/FourbitRipCarAddSub.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643583306964 ""} { "Info" "ISGN_ENTITY_NAME" "1 FourbitRipCarAddSub " "Found entity 1: FourbitRipCarAddSub" {  } { { "FourbitRipCarAddSub.vhd" "" { Text "/home/zestyoreo/Desktop/lab3/q3/FourbitRipCarAddSub.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643583306964 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1643583306964 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FourbitRipCarAddSub " "Elaborating entity \"FourbitRipCarAddSub\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1643583306969 ""}
{ "Warning" "WSGN_SEARCH_FILE" "FourbitRipCarAdd.vhd 2 1 " "Using design file FourbitRipCarAdd.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FourbitRipCarAdd-FourbitRipCarAdd_arc " "Found design unit 1: FourbitRipCarAdd-FourbitRipCarAdd_arc" {  } { { "FourbitRipCarAdd.vhd" "" { Text "/home/zestyoreo/Desktop/lab3/q3/FourbitRipCarAdd.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643583307009 ""} { "Info" "ISGN_ENTITY_NAME" "1 FourbitRipCarAdd " "Found entity 1: FourbitRipCarAdd" {  } { { "FourbitRipCarAdd.vhd" "" { Text "/home/zestyoreo/Desktop/lab3/q3/FourbitRipCarAdd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643583307009 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1643583307009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourbitRipCarAdd FourbitRipCarAdd:FBRA1 " "Elaborating entity \"FourbitRipCarAdd\" for hierarchy \"FourbitRipCarAdd:FBRA1\"" {  } { { "FourbitRipCarAddSub.vhd" "FBRA1" { Text "/home/zestyoreo/Desktop/lab3/q3/FourbitRipCarAddSub.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643583307011 ""}
{ "Warning" "WSGN_SEARCH_FILE" "OnebitFullAdd.vhd 2 1 " "Using design file OnebitFullAdd.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OnebitFullAdd-OnebitFullAdd_arc " "Found design unit 1: OnebitFullAdd-OnebitFullAdd_arc" {  } { { "OnebitFullAdd.vhd" "" { Text "/home/zestyoreo/Desktop/lab3/q3/OnebitFullAdd.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643583307027 ""} { "Info" "ISGN_ENTITY_NAME" "1 OnebitFullAdd " "Found entity 1: OnebitFullAdd" {  } { { "OnebitFullAdd.vhd" "" { Text "/home/zestyoreo/Desktop/lab3/q3/OnebitFullAdd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643583307027 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1643583307027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnebitFullAdd FourbitRipCarAdd:FBRA1\|OnebitFullAdd:FA1 " "Elaborating entity \"OnebitFullAdd\" for hierarchy \"FourbitRipCarAdd:FBRA1\|OnebitFullAdd:FA1\"" {  } { { "FourbitRipCarAdd.vhd" "FA1" { Text "/home/zestyoreo/Desktop/lab3/q3/FourbitRipCarAdd.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643583307028 ""}
{ "Warning" "WSGN_SEARCH_FILE" "OnebitHalfAdd.vhd 2 1 " "Using design file OnebitHalfAdd.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OnebitHalfAdd-OnebitHalfAdd_arc " "Found design unit 1: OnebitHalfAdd-OnebitHalfAdd_arc" {  } { { "OnebitHalfAdd.vhd" "" { Text "/home/zestyoreo/Desktop/lab3/q3/OnebitHalfAdd.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643583307037 ""} { "Info" "ISGN_ENTITY_NAME" "1 OnebitHalfAdd " "Found entity 1: OnebitHalfAdd" {  } { { "OnebitHalfAdd.vhd" "" { Text "/home/zestyoreo/Desktop/lab3/q3/OnebitHalfAdd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643583307037 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1643583307037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnebitHalfAdd FourbitRipCarAdd:FBRA1\|OnebitFullAdd:FA1\|OnebitHalfAdd:HA1 " "Elaborating entity \"OnebitHalfAdd\" for hierarchy \"FourbitRipCarAdd:FBRA1\|OnebitFullAdd:FA1\|OnebitHalfAdd:HA1\"" {  } { { "OnebitFullAdd.vhd" "HA1" { Text "/home/zestyoreo/Desktop/lab3/q3/OnebitFullAdd.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643583307038 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24 " "Implemented 24 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1643583307603 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1643583307603 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Implemented 10 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1643583307603 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1643583307603 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "426 " "Peak virtual memory: 426 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1643583307716 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 31 04:25:07 2022 " "Processing ended: Mon Jan 31 04:25:07 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1643583307716 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1643583307716 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1643583307716 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1643583307716 ""}
