#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Mon Feb 07 10:33:25 2022
# Process ID: 1576
# Current directory: C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13364 C:\Users\98all\Documents\LTH\ETIN35_IC_project_1\VivadoProject\IC_project_1\IC_project_1.xpr
# Log file: C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1/vivado.log
# Journal file: C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1/IC_project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 735.504 ; gain = 86.598
update_compile_order -fileset sources_1
remove_files {C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1/IC_project_1.srcs/sources_1/new/TOP_matmult.vhd C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1/IC_project_1.srcs/sources_1/imports/vhdl/ff.vhd C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1/IC_project_1.srcs/sources_1/new/RegisterBlock.vhd C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1/IC_project_1.srcs/sources_1/new/shiftRegister.vhd}
file delete -force C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1/IC_project_1.srcs/sources_1/new/TOP_matmult.vhd C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1/IC_project_1.srcs/sources_1/imports/vhdl/ff.vhd C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1/IC_project_1.srcs/sources_1/new/RegisterBlock.vhd C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1/IC_project_1.srcs/sources_1/new/shiftRegister.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
add_files -norecurse {C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/reg.vhd C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/shift_reg.vhd C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/Controller.vhd C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/TOP_matmul.vhd C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/RAM_ctrl.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd
update_compile_order -fileset sim_1
set_property top shift_reg_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'shift_reg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1/IC_project_1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj shift_reg_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_reg_tb
ERROR: [VRFC 10-91] std_logic is not declared [C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd:9]
ERROR: [VRFC 10-91] std_logic is not declared [C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd:10]
ERROR: [VRFC 10-91] std_logic is not declared [C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd:11]
ERROR: [VRFC 10-91] std_logic_vector is not declared [C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd:12]
ERROR: [VRFC 10-91] std_logic_vector is not declared [C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd:13]
ERROR: [VRFC 10-1412] syntax error near ignal [C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd:15]
ERROR: [VRFC 10-91] std_logic is not declared [C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd:21]
ERROR: [VRFC 10-91] std_logic is not declared [C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd:22]
ERROR: [VRFC 10-91] std_logic is not declared [C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd:23]
ERROR: [VRFC 10-91] std_logic_vector is not declared [C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd:24]
ERROR: [VRFC 10-91] std_logic_vector is not declared [C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd:25]
ERROR: [VRFC 10-91] clk is not declared [C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd:31]
ERROR: [VRFC 10-91] reset is not declared [C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd:32]
ERROR: [VRFC 10-1412] syntax error near is [C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd:34]
ERROR: [VRFC 10-1412] syntax error near port [C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd:38]
ERROR: [VRFC 10-1412] syntax error near ; [C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd:44]
ERROR: [VRFC 10-91] input is not declared [C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd:48]
ERROR: [VRFC 10-91] shift_enable is not declared [C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd:60]
ERROR: [VRFC 10-1504] unit structural ignored due to previous errors [C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd:5]
INFO: [VRFC 10-240] VHDL file C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1/IC_project_1.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1/IC_project_1.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'shift_reg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1/IC_project_1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj shift_reg_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_reg_tb
ERROR: [VRFC 10-91] std_logic is not declared [C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd:9]
ERROR: [VRFC 10-91] std_logic is not declared [C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd:10]
ERROR: [VRFC 10-91] std_logic is not declared [C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd:11]
ERROR: [VRFC 10-91] std_logic_vector is not declared [C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd:12]
ERROR: [VRFC 10-91] std_logic_vector is not declared [C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd:13]
ERROR: [VRFC 10-1412] syntax error near ignal [C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd:15]
ERROR: [VRFC 10-91] std_logic is not declared [C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd:21]
ERROR: [VRFC 10-91] std_logic is not declared [C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd:22]
ERROR: [VRFC 10-91] std_logic is not declared [C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd:23]
ERROR: [VRFC 10-91] std_logic_vector is not declared [C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd:24]
ERROR: [VRFC 10-91] std_logic_vector is not declared [C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd:25]
ERROR: [VRFC 10-91] clk is not declared [C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd:31]
ERROR: [VRFC 10-91] reset is not declared [C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd:32]
ERROR: [VRFC 10-1412] syntax error near is [C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd:34]
ERROR: [VRFC 10-1412] syntax error near port [C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd:38]
ERROR: [VRFC 10-1412] syntax error near ; [C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd:44]
ERROR: [VRFC 10-91] input is not declared [C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd:48]
ERROR: [VRFC 10-91] shift_enable is not declared [C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd:60]
ERROR: [VRFC 10-1504] unit structural ignored due to previous errors [C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd:5]
INFO: [VRFC 10-240] VHDL file C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1/IC_project_1.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1/IC_project_1.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'shift_reg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1/IC_project_1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj shift_reg_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_reg_tb
ERROR: [VRFC 10-1412] syntax error near ignal [C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd:18]
ERROR: [VRFC 10-91] w is not declared [C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd:27]
ERROR: [VRFC 10-91] w is not declared [C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd:28]
ERROR: [VRFC 10-91] clk is not declared [C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd:34]
ERROR: [VRFC 10-91] reset is not declared [C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd:35]
ERROR: [VRFC 10-1412] syntax error near is [C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd:37]
ERROR: [VRFC 10-1412] syntax error near port [C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd:41]
ERROR: [VRFC 10-1412] syntax error near ; [C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd:47]
ERROR: [VRFC 10-91] input is not declared [C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd:51]
ERROR: [VRFC 10-91] shift_enable is not declared [C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd:63]
ERROR: [VRFC 10-1504] unit structural ignored due to previous errors [C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd:8]
INFO: [VRFC 10-240] VHDL file C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1/IC_project_1.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1/IC_project_1.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'shift_reg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1/IC_project_1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj shift_reg_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_reg_tb
ERROR: [VRFC 10-91] w is not declared [C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd:27]
ERROR: [VRFC 10-91] w is not declared [C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd:28]
ERROR: [VRFC 10-91] reset is not declared [C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd:35]
ERROR: [VRFC 10-1412] syntax error near is [C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd:37]
ERROR: [VRFC 10-1412] syntax error near port [C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd:41]
ERROR: [VRFC 10-1412] syntax error near ; [C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd:47]
ERROR: [VRFC 10-1504] unit structural ignored due to previous errors [C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd:8]
INFO: [VRFC 10-240] VHDL file C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1/IC_project_1.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1/IC_project_1.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'shift_reg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1/IC_project_1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj shift_reg_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_reg_tb
ERROR: [VRFC 10-91] reset is not declared [C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd:35]
ERROR: [VRFC 10-1412] syntax error near is [C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd:37]
ERROR: [VRFC 10-1412] syntax error near port [C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd:41]
ERROR: [VRFC 10-1412] syntax error near ; [C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd:47]
ERROR: [VRFC 10-1504] unit structural ignored due to previous errors [C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd:8]
INFO: [VRFC 10-240] VHDL file C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1/IC_project_1.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1/IC_project_1.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'shift_reg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1/IC_project_1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj shift_reg_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_reg_tb
ERROR: [VRFC 10-1412] syntax error near is [C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd:37]
ERROR: [VRFC 10-1412] syntax error near port [C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd:41]
ERROR: [VRFC 10-1412] syntax error near ; [C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd:47]
ERROR: [VRFC 10-1504] unit structural ignored due to previous errors [C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd:8]
INFO: [VRFC 10-240] VHDL file C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1/IC_project_1.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1/IC_project_1.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'shift_reg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1/IC_project_1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj shift_reg_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_reg_tb
ERROR: [VRFC 10-91] shift_reg is not declared [C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd:37]
ERROR: [VRFC 10-1504] unit structural ignored due to previous errors [C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd:8]
INFO: [VRFC 10-240] VHDL file C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1/IC_project_1.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1/IC_project_1.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'shift_reg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1/IC_project_1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj shift_reg_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_reg_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1/IC_project_1.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 6104a0bc73364625952fe940f7187c0d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shift_reg_tb_behav xil_defaultlib.shift_reg_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] shift_reg_8 remains a black-box since it has no binding entity [C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture structural of entity xil_defaultlib.shift_reg_tb
Built simulation snapshot shift_reg_tb_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1/IC_project_1.sim/sim_1/behav/xsim.dir/shift_reg_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 07 11:58:50 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 799.840 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1/IC_project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "shift_reg_tb_behav -key {Behavioral:sim_1:Functional:shift_reg_tb} -tclbatch {shift_reg_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source shift_reg_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'shift_reg_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 799.840 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'shift_reg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1/IC_project_1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj shift_reg_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_reg_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1/IC_project_1.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 6104a0bc73364625952fe940f7187c0d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shift_reg_tb_behav xil_defaultlib.shift_reg_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] shift_reg_8 remains a black-box since it has no binding entity [C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture structural of entity xil_defaultlib.shift_reg_tb
Built simulation snapshot shift_reg_tb_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1/IC_project_1.sim/sim_1/behav/xsim.dir/shift_reg_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 07 12:00:26 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 806.469 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1/IC_project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "shift_reg_tb_behav -key {Behavioral:sim_1:Functional:shift_reg_tb} -tclbatch {shift_reg_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source shift_reg_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'shift_reg_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 806.469 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'shift_reg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1/IC_project_1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj shift_reg_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_reg_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1/IC_project_1.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 6104a0bc73364625952fe940f7187c0d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shift_reg_tb_behav xil_defaultlib.shift_reg_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] shift_reg_8 remains a black-box since it has no binding entity [C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture structural of entity xil_defaultlib.shift_reg_tb
Built simulation snapshot shift_reg_tb_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1/IC_project_1.sim/sim_1/behav/xsim.dir/shift_reg_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 07 12:02:03 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1/IC_project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "shift_reg_tb_behav -key {Behavioral:sim_1:Functional:shift_reg_tb} -tclbatch {shift_reg_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source shift_reg_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'shift_reg_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 806.469 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'shift_reg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1/IC_project_1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj shift_reg_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_reg_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1/IC_project_1.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 6104a0bc73364625952fe940f7187c0d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shift_reg_tb_behav xil_defaultlib.shift_reg_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] shift_reg_8 remains a black-box since it has no binding entity [C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture structural of entity xil_defaultlib.shift_reg_tb
Built simulation snapshot shift_reg_tb_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1/IC_project_1.sim/sim_1/behav/xsim.dir/shift_reg_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 07 12:04:07 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 806.469 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1/IC_project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "shift_reg_tb_behav -key {Behavioral:sim_1:Functional:shift_reg_tb} -tclbatch {shift_reg_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source shift_reg_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'shift_reg_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 806.469 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'shift_reg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1/IC_project_1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj shift_reg_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_reg_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1/IC_project_1.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 6104a0bc73364625952fe940f7187c0d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shift_reg_tb_behav xil_defaultlib.shift_reg_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] shift_reg_8 remains a black-box since it has no binding entity [C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture structural of entity xil_defaultlib.shift_reg_tb
Built simulation snapshot shift_reg_tb_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1/IC_project_1.sim/sim_1/behav/xsim.dir/shift_reg_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 07 12:06:21 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 810.695 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1/IC_project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "shift_reg_tb_behav -key {Behavioral:sim_1:Functional:shift_reg_tb} -tclbatch {shift_reg_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source shift_reg_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'shift_reg_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 810.695 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'shift_reg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1/IC_project_1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj shift_reg_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_reg_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1/IC_project_1.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 6104a0bc73364625952fe940f7187c0d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shift_reg_tb_behav xil_defaultlib.shift_reg_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] shift_reg_8 remains a black-box since it has no binding entity [C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture structural of entity xil_defaultlib.shift_reg_tb
Built simulation snapshot shift_reg_tb_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1/IC_project_1.sim/sim_1/behav/xsim.dir/shift_reg_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 07 12:07:17 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1/IC_project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "shift_reg_tb_behav -key {Behavioral:sim_1:Functional:shift_reg_tb} -tclbatch {shift_reg_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source shift_reg_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'shift_reg_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 814.117 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'shift_reg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1/IC_project_1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj shift_reg_tb_vhdl.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/shift_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_reg
ERROR: [VRFC 10-1412] syntax error near data0 [C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/shift_reg.vhd:38]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/shift_reg.vhd:15]
INFO: [VRFC 10-240] VHDL file C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/shift_reg.vhd ignored due to errors
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-4703] 'compile' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'shift_reg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1/IC_project_1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj shift_reg_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/shift_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_reg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_reg_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1/IC_project_1.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 6104a0bc73364625952fe940f7187c0d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shift_reg_tb_behav xil_defaultlib.shift_reg_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.shift_reg [\shift_reg(data_size=8)\]
Compiling architecture structural of entity xil_defaultlib.shift_reg_tb
Built simulation snapshot shift_reg_tb_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1/IC_project_1.sim/sim_1/behav/xsim.dir/shift_reg_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 07 12:12:29 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 820.609 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1/IC_project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "shift_reg_tb_behav -key {Behavioral:sim_1:Functional:shift_reg_tb} -tclbatch {shift_reg_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source shift_reg_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'shift_reg_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 820.609 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'shift_reg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1/IC_project_1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj shift_reg_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/shift_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_reg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_reg_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1/IC_project_1.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 6104a0bc73364625952fe940f7187c0d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shift_reg_tb_behav xil_defaultlib.shift_reg_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.shift_reg [\shift_reg(data_size=8)\]
Compiling architecture structural of entity xil_defaultlib.shift_reg_tb
Built simulation snapshot shift_reg_tb_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1/IC_project_1.sim/sim_1/behav/xsim.dir/shift_reg_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 07 12:13:34 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1/IC_project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "shift_reg_tb_behav -key {Behavioral:sim_1:Functional:shift_reg_tb} -tclbatch {shift_reg_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source shift_reg_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'shift_reg_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 820.609 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'shift_reg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1/IC_project_1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj shift_reg_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/shift_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_reg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_reg_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1/IC_project_1.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 6104a0bc73364625952fe940f7187c0d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shift_reg_tb_behav xil_defaultlib.shift_reg_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.shift_reg [\shift_reg(data_size=8)\]
Compiling architecture structural of entity xil_defaultlib.shift_reg_tb
Built simulation snapshot shift_reg_tb_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1/IC_project_1.sim/sim_1/behav/xsim.dir/shift_reg_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 07 12:15:18 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1/IC_project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "shift_reg_tb_behav -key {Behavioral:sim_1:Functional:shift_reg_tb} -tclbatch {shift_reg_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source shift_reg_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'shift_reg_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 820.609 ; gain = 0.000
run 1000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'shift_reg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1/IC_project_1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj shift_reg_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/shift_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_reg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_reg_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1/IC_project_1.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 6104a0bc73364625952fe940f7187c0d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shift_reg_tb_behav xil_defaultlib.shift_reg_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.shift_reg [\shift_reg(data_size=8)\]
Compiling architecture structural of entity xil_defaultlib.shift_reg_tb
Built simulation snapshot shift_reg_tb_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1/IC_project_1.sim/sim_1/behav/xsim.dir/shift_reg_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 07 12:18:55 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 821.180 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1/IC_project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "shift_reg_tb_behav -key {Behavioral:sim_1:Functional:shift_reg_tb} -tclbatch {shift_reg_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source shift_reg_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'shift_reg_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 821.180 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {1500ns} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'shift_reg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1/IC_project_1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj shift_reg_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/shift_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_reg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_reg_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1/IC_project_1.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 6104a0bc73364625952fe940f7187c0d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shift_reg_tb_behav xil_defaultlib.shift_reg_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.shift_reg [\shift_reg(data_size=8)\]
Compiling architecture structural of entity xil_defaultlib.shift_reg_tb
Built simulation snapshot shift_reg_tb_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1/IC_project_1.sim/sim_1/behav/xsim.dir/shift_reg_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 07 12:20:50 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1/IC_project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "shift_reg_tb_behav -key {Behavioral:sim_1:Functional:shift_reg_tb} -tclbatch {shift_reg_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source shift_reg_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1500ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'shift_reg_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 822.102 ; gain = 0.922
set_property -name {xsim.simulate.runtime} -value {1600ns} -objects [get_filesets sim_1]
set_property -name {xsim.simulate.runtime} -value {2300ns} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'shift_reg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1/IC_project_1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj shift_reg_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/shift_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_reg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_reg_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1/IC_project_1.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 6104a0bc73364625952fe940f7187c0d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shift_reg_tb_behav xil_defaultlib.shift_reg_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.shift_reg [\shift_reg(data_size=8)\]
Compiling architecture structural of entity xil_defaultlib.shift_reg_tb
Built simulation snapshot shift_reg_tb_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1/IC_project_1.sim/sim_1/behav/xsim.dir/shift_reg_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 07 12:25:59 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1/IC_project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "shift_reg_tb_behav -key {Behavioral:sim_1:Functional:shift_reg_tb} -tclbatch {shift_reg_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source shift_reg_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2300ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'shift_reg_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2300ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 822.102 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'shift_reg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1/IC_project_1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj shift_reg_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/shift_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_reg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VHD_files/testBenches/shift_reg_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_reg_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1/IC_project_1.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 6104a0bc73364625952fe940f7187c0d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shift_reg_tb_behav xil_defaultlib.shift_reg_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.shift_reg [\shift_reg(data_size=8)\]
Compiling architecture structural of entity xil_defaultlib.shift_reg_tb
Built simulation snapshot shift_reg_tb_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1/IC_project_1.sim/sim_1/behav/xsim.dir/shift_reg_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 07 12:28:56 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/98all/Documents/LTH/ETIN35_IC_project_1/VivadoProject/IC_project_1/IC_project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "shift_reg_tb_behav -key {Behavioral:sim_1:Functional:shift_reg_tb} -tclbatch {shift_reg_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source shift_reg_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2300ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'shift_reg_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2300ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 822.102 ; gain = 0.000
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Feb 07 12:43:50 2022...
