Warning: Derate summary report may not match the output of report_timing without timing derates applied. (UITE-447)
****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type max
	-input_pins
	-nets
	-nworst 5
	-slack_lesser_than 10.0000
	-max_paths 10000
	-unique_pins
	-transition_time
	-capacitance
	-crosstalk_delta
	-derate
	-sort_by slack
	-include_hierarchical_pins
Design : user_project_wrapper
Version: T-2022.03-SP3
Date   : Sun Dec 11 11:33:18 2022
****************************************


  Startpoint: mprj/o_FF[161]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[24] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[161]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8076   1.0500   0.0000   3.9926 &   5.0541 r
  mprj/o_FF[161]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2005   1.0500            0.7921 &   5.8462 r
  mprj/o_q[161] (net)                                    2   0.0153 
  mprj/o_dly[161]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2005   1.0500   0.0000   0.0007 &   5.8469 r
  mprj/o_dly[161]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3705   1.0500            0.7263 &   6.5732 r
  mprj/o_q_dly[161] (net)                                2   0.0299 
  mprj/o_BUF[161]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3706   1.0500   0.0000   0.0037 &   6.5769 r
  mprj/o_BUF[161]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.4205   1.0500            4.1334 &  10.7103 r
  mprj/io_oeb[24] (net)                                  1   0.6418 
  mprj/io_oeb[24] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.7103 r
  io_oeb[24] (net) 
  io_oeb[24] (out)                                                    9.6055   7.4733   1.0500   4.9728   5.7601 &  16.4704 r
  data arrival time                                                                                                 16.4704

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.4704
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.5704

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7843 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7843 

  slack (with derating applied) (VIOLATED)                                                               -8.5704 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.7861 



  Startpoint: mprj/o_FF[53]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[21]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[53]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.6756   1.0500   0.0000   3.0921 &   4.1536 r
  mprj/o_FF[53]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1276   1.0500            0.7476 &   4.9012 r
  mprj/o_q[53] (net)                                     1   0.0082 
  mprj/o_dly[53]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1276   1.0500   0.0000   0.0004 &   4.9016 r
  mprj/o_dly[53]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3878   1.0500            0.7302 &   5.6317 r
  mprj/o_q_dly[53] (net)                                 2   0.0315 
  mprj/o_BUF[53]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0678   0.3879   1.0500   0.0272   0.0324 &   5.6641 r
  mprj/o_BUF[53]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.1172   1.0500            3.5277 &   9.1918 r
  mprj/la_data_out[21] (net)                             1   0.5349 
  mprj/la_data_out[21] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.1918 r
  la_data_out[21] (net) 
  la_data_out[21] (out)                                               7.9216   6.1632   1.0500   4.3547   4.9149 &  14.1067 r
  data arrival time                                                                                                 14.1067

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -14.1067
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.2067

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6717 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6717 

  slack (with derating applied) (VIOLATED)                                                               -6.2067 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.5350 



  Startpoint: mprj/o_FF[134]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[35] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[134]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8122   1.0500   0.0000   4.1246 &   5.1861 r
  mprj/o_FF[134]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2447   1.0500            0.8180 &   6.0041 r
  mprj/o_q[134] (net)                                    2   0.0195 
  mprj/o_dly[134]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0435   0.2447   1.0500   0.0174   0.0190 &   6.0230 r
  mprj/o_dly[134]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.7246   1.0500            0.9377 &   6.9607 r
  mprj/o_q_dly[134] (net)                                2   0.0619 
  mprj/o_BUF[134]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.4010   0.7250   1.0500   0.1570   0.1755 &   7.1362 r
  mprj/o_BUF[134]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.3305   1.0500            3.9684 &  11.1046 r
  mprj/io_out[35] (net)                                  1   0.6278 
  mprj/io_out[35] (user_proj_example)                                          0.0000   1.0500            0.0000 &  11.1046 r
  io_out[35] (net) 
  io_out[35] (out)                                                    4.9367   7.4522   1.0500   2.0114   2.8775 &  13.9821 r
  data arrival time                                                                                                 13.9821

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.9821
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.0821

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6658 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6658 

  slack (with derating applied) (VIOLATED)                                                               -6.0821 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.4163 



  Startpoint: mprj/o_FF[169]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[32] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[169]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8139   1.0500   0.0000   4.2479 &   5.3095 r
  mprj/o_FF[169]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1691   1.0500            0.7739 &   6.0834 r
  mprj/o_q[169] (net)                                    2   0.0122 
  mprj/o_dly[169]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0238   0.1691   1.0500   0.0095   0.0104 &   6.0938 r
  mprj/o_dly[169]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3209   1.0500            0.6965 &   6.7903 r
  mprj/o_q_dly[169] (net)                                2   0.0258 
  mprj/o_BUF[169]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0253   0.3209   1.0500   0.0097   0.0114 &   6.8017 r
  mprj/o_BUF[169]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.6098   1.0500            3.6243 &  10.4259 r
  mprj/io_oeb[32] (net)                                  1   0.5672 
  mprj/io_oeb[32] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.4259 r
  io_oeb[32] (net) 
  io_oeb[32] (out)                                                    5.4411   6.6840   1.0500   2.1501   2.8778 &  13.3038 r
  data arrival time                                                                                                 13.3038

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.3038
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.4038

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6335 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6335 

  slack (with derating applied) (VIOLATED)                                                               -5.4038 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.7702 



  Startpoint: mprj/o_FF[160]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[23] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[160]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8070   1.0500   0.0000   3.9562 &   5.0177 r
  mprj/o_FF[160]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2122   1.0500            0.7989 &   5.8166 r
  mprj/o_q[160] (net)                                    2   0.0164 
  mprj/o_dly[160]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0508   0.2122   1.0500   0.0207   0.0224 &   5.8389 r
  mprj/o_dly[160]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3600   1.0500            0.7242 &   6.5631 r
  mprj/o_q_dly[160] (net)                                2   0.0294 
  mprj/o_BUF[160]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0384   0.3600   1.0500   0.0151   0.0170 &   6.5801 r
  mprj/o_BUF[160]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.0469   1.0500            3.3958 &   9.9760 r
  mprj/io_oeb[23] (net)                                  1   0.5229 
  mprj/io_oeb[23] (user_proj_example)                                          0.0000   1.0500            0.0000 &   9.9760 r
  io_oeb[23] (net) 
  io_oeb[23] (out)                                                    6.0198   6.0913   1.0500   2.5383   3.1113 &  13.0872 r
  data arrival time                                                                                                 13.0872

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.0872
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.1872

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6232 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6232 

  slack (with derating applied) (VIOLATED)                                                               -5.1872 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.5640 



  Startpoint: mprj/o_FF[133]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[34] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[133]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8132   1.0500   0.0000   4.1671 &   5.2286 r
  mprj/o_FF[133]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2005   1.0500            0.7922 &   6.0208 r
  mprj/o_q[133] (net)                                    2   0.0153 
  mprj/o_dly[133]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0221   0.2005   1.0500   0.0089   0.0100 &   6.0308 r
  mprj/o_dly[133]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5886   1.0500            0.8561 &   6.8869 r
  mprj/o_q_dly[133] (net)                                2   0.0498 
  mprj/o_BUF[133]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1105   0.5889   1.0500   0.0421   0.0515 &   6.9384 r
  mprj/o_BUF[133]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.7499   1.0500            3.6624 &  10.6007 r
  mprj/io_out[34] (net)                                  1   0.5779 
  mprj/io_out[34] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.6007 r
  io_out[34] (net) 
  io_out[34] (out)                                                    3.5735   6.8438   1.0500   1.4597   2.2408 &  12.8415 r
  data arrival time                                                                                                 12.8415

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.8415
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.9415

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6115 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6115 

  slack (with derating applied) (VIOLATED)                                                               -4.9415 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.3300 



  Startpoint: mprj/o_FF[168]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[31] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[168]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8126   1.0500   0.0000   4.1360 &   5.1975 r
  mprj/o_FF[168]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1629   1.0500            0.7703 &   5.9678 r
  mprj/o_q[168] (net)                                    2   0.0116 
  mprj/o_dly[168]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1629   1.0500   0.0000   0.0004 &   5.9682 r
  mprj/o_dly[168]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3268   1.0500            0.6995 &   6.6678 r
  mprj/o_q_dly[168] (net)                                2   0.0263 
  mprj/o_BUF[168]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3268   1.0500   0.0000   0.0010 &   6.6688 r
  mprj/o_BUF[168]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.3262   1.0500            3.4919 &  10.1607 r
  mprj/io_oeb[31] (net)                                  1   0.5437 
  mprj/io_oeb[31] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.1607 r
  io_oeb[31] (net) 
  io_oeb[31] (out)                                                    4.4916   6.3938   1.0500   1.7911   2.4521 &  12.6128 r
  data arrival time                                                                                                 12.6128

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.6128
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.7128

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6006 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6006 

  slack (with derating applied) (VIOLATED)                                                               -4.7128 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.1122 



  Startpoint: mprj/o_FF[136]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[37] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[136]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8139   1.0500   0.0000   4.2479 &   5.3094 r
  mprj/o_FF[136]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2530   1.0500            0.8229 &   6.1324 r
  mprj/o_q[136] (net)                                    2   0.0203 
  mprj/o_dly[136]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0359   0.2530   1.0500   0.0144   0.0159 &   6.1483 r
  mprj/o_dly[136]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.7161   1.0500            0.9344 &   7.0827 r
  mprj/o_q_dly[136] (net)                                2   0.0613 
  mprj/o_BUF[136]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.2986   0.7164   1.0500   0.1226   0.1379 &   7.2206 r
  mprj/o_BUF[136]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.5340   1.0500            3.4652 &  10.6858 r
  mprj/io_out[37] (net)                                  1   0.5553 
  mprj/io_out[37] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.6858 r
  io_out[37] (net) 
  io_out[37] (out)                                                    2.1619   6.6919   1.0500   0.8740   1.7196 &  12.4054 r
  data arrival time                                                                                                 12.4054

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.4054
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.5054

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5907 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5907 

  slack (with derating applied) (VIOLATED)                                                               -4.5054 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.9146 



  Startpoint: mprj/o_FF[123]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[24] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[123]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8076   1.0500   0.0000   3.9924 &   5.0539 r
  mprj/o_FF[123]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1885   1.0500            0.7851 &   5.8390 r
  mprj/o_q[123] (net)                                    2   0.0141 
  mprj/o_dly[123]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0137   0.1885   1.0500   0.0055   0.0063 &   5.8454 r
  mprj/o_dly[123]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4886   1.0500            0.7948 &   6.6402 r
  mprj/o_q_dly[123] (net)                                2   0.0406 
  mprj/o_BUF[123]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1555   0.4888   1.0500   0.0621   0.0711 &   6.7113 r
  mprj/o_BUF[123]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.5914   1.0500            3.1261 &   9.8374 r
  mprj/io_out[24] (net)                                  1   0.4820 
  mprj/io_out[24] (user_proj_example)                                          0.0000   1.0500            0.0000 &   9.8374 r
  io_out[24] (net) 
  io_out[24] (out)                                                    4.8397   5.6400   1.0500   1.9883   2.5233 &  12.3606 r
  data arrival time                                                                                                 12.3606

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.3606
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.4606

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5886 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5886 

  slack (with derating applied) (VIOLATED)                                                               -4.4606 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.8720 



  Startpoint: mprj/o_FF[96]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: user_irq[0]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[96]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.8132   1.0500   0.0000   4.3436 &   5.4051 r
  mprj/o_FF[96]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2645   1.0500            0.8298 &   6.2349 r
  mprj/o_q[96] (net)                                     2   0.0214 
  mprj/o_dly[96]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1005   0.2645   1.0500   0.0405   0.0434 &   6.2784 r
  mprj/o_dly[96]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2116   1.0500            0.6346 &   6.9129 r
  mprj/o_q_dly[96] (net)                                 2   0.0154 
  mprj/o_BUF[96]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2116   1.0500   0.0000   0.0005 &   6.9134 r
  mprj/o_BUF[96]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.2360   1.0500            2.9350 &   9.8484 r
  mprj/irq[0] (net)                                      1   0.4512 
  mprj/irq[0] (user_proj_example)                                              0.0000   1.0500            0.0000 &   9.8484 r
  user_irq[0] (net) 
  user_irq[0] (out)                                                   4.4033   5.2794   1.0500   1.8085   2.3093 &  12.1577 r
  data arrival time                                                                                                 12.1577

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.1577
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.2577

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5789 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5789 

  slack (with derating applied) (VIOLATED)                                                               -4.2577 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.6788 



  Startpoint: mprj/o_FF[139]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[2] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[139]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9980   1.0500   0.0000   0.8642 &   1.9258 r
  mprj/o_FF[139]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0956   1.0500            0.6828 &   2.6086 r
  mprj/o_q[139] (net)                                    1   0.0048 
  mprj/o_dly[139]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0956   1.0500   0.0000   0.0001 &   2.6087 r
  mprj/o_dly[139]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4528   1.0500            0.7646 &   3.3733 r
  mprj/o_q_dly[139] (net)                                2   0.0374 
  mprj/o_BUF[139]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0235   0.4531   1.0500   0.0093   0.0160 &   3.3892 r
  mprj/o_BUF[139]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.8488   1.0500            4.2579 &   7.6472 r
  mprj/io_oeb[2] (net)                                   1   0.6733 
  mprj/io_oeb[2] (user_proj_example)                                           0.0000   1.0500            0.0000 &   7.6472 r
  io_oeb[2] (net) 
  io_oeb[2] (out)                                                     8.2873   7.9439   1.0500   3.5227   4.4706 &  12.1178 r
  data arrival time                                                                                                 12.1178

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.1178
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.2178

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5770 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5770 

  slack (with derating applied) (VIOLATED)                                                               -4.2178 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.6408 



  Startpoint: mprj/o_FF[93]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[61]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[93]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.8128   1.0500   0.0000   4.3558 &   5.4173 r
  mprj/o_FF[93]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3244   1.0500            0.8656 &   6.2829 r
  mprj/o_q[93] (net)                                     2   0.0270 
  mprj/o_dly[93]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0469   0.3244   1.0500   0.0177   0.0200 &   6.3029 r
  mprj/o_dly[93]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2073   1.0500            0.6332 &   6.9360 r
  mprj/o_q_dly[93] (net)                                 2   0.0150 
  mprj/o_BUF[93]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0454   0.2073   1.0500   0.0185   0.0198 &   6.9559 r
  mprj/o_BUF[93]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.2154   1.0500            2.9792 &   9.9351 r
  mprj/la_data_out[61] (net)                             1   0.4532 
  mprj/la_data_out[61] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.9351 r
  la_data_out[61] (net) 
  la_data_out[61] (out)                                               3.8762   5.2692   1.0500   1.5756   2.0270 &  11.9621 r
  data arrival time                                                                                                 11.9621

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.9621
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.0621

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5696 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5696 

  slack (with derating applied) (VIOLATED)                                                               -4.0621 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.4924 



  Startpoint: mprj/o_FF[170]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[33] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[170]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8122   1.0500   0.0000   4.1257 &   5.1873 r
  mprj/o_FF[170]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1639   1.0500            0.7709 &   5.9581 r
  mprj/o_q[170] (net)                                    2   0.0117 
  mprj/o_dly[170]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0196   0.1639   1.0500   0.0078   0.0086 &   5.9667 r
  mprj/o_dly[170]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4454   1.0500            0.7673 &   6.7340 r
  mprj/o_q_dly[170] (net)                                2   0.0367 
  mprj/o_BUF[170]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0526   0.4457   1.0500   0.0209   0.0275 &   6.7615 r
  mprj/o_BUF[170]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.1326   1.0500            3.3810 &  10.1425 r
  mprj/io_oeb[33] (net)                                  1   0.5271 
  mprj/io_oeb[33] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.1425 r
  io_oeb[33] (net) 
  io_oeb[33] (out)                                                    2.4881   6.2034   1.0500   1.0076   1.6499 &  11.7924 r
  data arrival time                                                                                                 11.7924

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.7924
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.8924

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5615 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5615 

  slack (with derating applied) (VIOLATED)                                                               -3.8924 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.3308 



  Startpoint: mprj/o_FF[173]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[36] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[173]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8136   1.0500   0.0000   4.1995 &   5.2611 r
  mprj/o_FF[173]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1874   1.0500            0.7845 &   6.0456 r
  mprj/o_q[173] (net)                                    2   0.0140 
  mprj/o_dly[173]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1874   1.0500   0.0000   0.0005 &   6.0462 r
  mprj/o_dly[173]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5293   1.0500            0.8189 &   6.8650 r
  mprj/o_q_dly[173] (net)                                2   0.0443 
  mprj/o_BUF[173]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0516   0.5296   1.0500   0.0195   0.0275 &   6.8925 r
  mprj/o_BUF[173]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.0271   1.0500            3.2021 &  10.0946 r
  mprj/io_oeb[36] (net)                                  1   0.5118 
  mprj/io_oeb[36] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.0946 r
  io_oeb[36] (net) 
  io_oeb[36] (out)                                                    1.7656   6.1759   1.0500   0.7158   1.4913 &  11.5859 r
  data arrival time                                                                                                 11.5859

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.5859
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.6859

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5517 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5517 

  slack (with derating applied) (VIOLATED)                                                               -3.6859 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.1342 



  Startpoint: mprj/o_FF[89]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[57]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[89]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.8137   1.0500   0.0000   4.3197 &   5.3813 r
  mprj/o_FF[89]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4222   1.0500            0.9216 &   6.3029 r
  mprj/o_q[89] (net)                                     2   0.0356 
  mprj/o_dly[89]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.4468   0.4222   1.0500   0.1949   0.2078 &   6.5106 r
  mprj/o_dly[89]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4212   1.0500            0.7657 &   7.2763 r
  mprj/o_q_dly[89] (net)                                 2   0.0352 
  mprj/o_BUF[89]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1396   0.4213   1.0500   0.0564   0.0606 &   7.3369 r
  mprj/o_BUF[89]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.4859   1.0500            2.6102 &   9.9471 r
  mprj/la_data_out[57] (net)                             1   0.3913 
  mprj/la_data_out[57] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.9471 r
  la_data_out[57] (net) 
  la_data_out[57] (out)                                               2.6409   4.5269   1.0500   1.0778   1.4288 &  11.3759 r
  data arrival time                                                                                                 11.3759

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.3759
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.4759

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5417 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5417 

  slack (with derating applied) (VIOLATED)                                                               -3.4759 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.9342 



  Startpoint: mprj/o_FF[132]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[33] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[132]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8137   1.0500   0.0000   4.2171 &   5.2787 r
  mprj/o_FF[132]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1537   1.0500            0.7650 &   6.0437 r
  mprj/o_q[132] (net)                                    2   0.0107 
  mprj/o_dly[132]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0191   0.1537   1.0500   0.0077   0.0085 &   6.0521 r
  mprj/o_dly[132]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5003   1.0500            0.7987 &   6.8508 r
  mprj/o_q_dly[132] (net)                                2   0.0417 
  mprj/o_BUF[132]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1069   0.5006   1.0500   0.0427   0.0514 &   6.9022 r
  mprj/o_BUF[132]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.5286   1.0500            3.0100 &   9.9122 r
  mprj/io_out[33] (net)                                  1   0.4723 
  mprj/io_out[33] (user_proj_example)                                          0.0000   1.0500            0.0000 &   9.9122 r
  io_out[33] (net) 
  io_out[33] (out)                                                    1.9405   5.6096   1.0500   0.7827   1.4028 &  11.3150 r
  data arrival time                                                                                                 11.3150

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.3150
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.4150

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5388 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5388 

  slack (with derating applied) (VIOLATED)                                                               -3.4150 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.8762 



  Startpoint: mprj/o_FF[172]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[35] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[172]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8122   1.0500   0.0000   4.1245 &   5.1860 r
  mprj/o_FF[172]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1855   1.0500            0.7834 &   5.9695 r
  mprj/o_q[172] (net)                                    2   0.0138 
  mprj/o_dly[172]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1855   1.0500   0.0000   0.0005 &   5.9700 r
  mprj/o_dly[172]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.6813   1.0500            0.9094 &   6.8794 r
  mprj/o_q_dly[172] (net)                                2   0.0581 
  mprj/o_BUF[172]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1352   0.6816   1.0500   0.0550   0.0664 &   6.9458 r
  mprj/o_BUF[172]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.6340   1.0500            3.0335 &   9.9793 r
  mprj/io_oeb[35] (net)                                  1   0.4800 
  mprj/io_oeb[35] (user_proj_example)                                          0.0000   1.0500            0.0000 &   9.9793 r
  io_oeb[35] (net) 
  io_oeb[35] (out)                                                    1.4001   5.7583   1.0500   0.5707   1.2500 &  11.2293 r
  data arrival time                                                                                                 11.2293

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.2293
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.3293

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5347 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5347 

  slack (with derating applied) (VIOLATED)                                                               -3.3293 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7945 



  Startpoint: mprj/o_FF[63]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[31]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[63]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.8001   1.0500   0.0000   3.8038 &   4.8653 r
  mprj/o_FF[63]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2888   1.0500            0.8441 &   5.7094 r
  mprj/o_q[63] (net)                                     2   0.0236 
  mprj/o_dly[63]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1723   0.2888   1.0500   0.0685   0.0731 &   5.7825 r
  mprj/o_dly[63]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2321   1.0500            0.6481 &   6.4306 r
  mprj/o_q_dly[63] (net)                                 2   0.0174 
  mprj/o_BUF[63]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2321   1.0500   0.0000   0.0006 &   6.4313 r
  mprj/o_BUF[63]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.6558   1.0500            2.6484 &   9.0797 r
  mprj/la_data_out[31] (net)                             1   0.4019 
  mprj/la_data_out[31] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.0797 r
  la_data_out[31] (net) 
  la_data_out[31] (out)                                               3.9574   4.6904   1.0500   1.6326   2.0274 &  11.1070 r
  data arrival time                                                                                                 11.1070

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.1070
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.2070

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5289 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5289 

  slack (with derating applied) (VIOLATED)                                                               -3.2070 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.6781 



  Startpoint: mprj/o_FF[167]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[30] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[167]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8122   1.0500   0.0000   4.1238 &   5.1853 r
  mprj/o_FF[167]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1928   1.0500            0.7877 &   5.9730 r
  mprj/o_q[167] (net)                                    2   0.0145 
  mprj/o_dly[167]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1928   1.0500   0.0000   0.0003 &   5.9733 r
  mprj/o_dly[167]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3614   1.0500            0.7203 &   6.6936 r
  mprj/o_q_dly[167] (net)                                2   0.0291 
  mprj/o_BUF[167]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0214   0.3615   1.0500   0.0081   0.0120 &   6.7056 r
  mprj/o_BUF[167]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.2126   1.0500            2.9380 &   9.6436 r
  mprj/io_oeb[30] (net)                                  1   0.4504 
  mprj/io_oeb[30] (user_proj_example)                                          0.0000   1.0500            0.0000 &   9.6436 r
  io_oeb[30] (net) 
  io_oeb[30] (out)                                                    2.2782   5.2590   1.0500   0.9206   1.3923 &  11.0358 r
  data arrival time                                                                                                 11.0358

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.0358
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.1358

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5255 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5255 

  slack (with derating applied) (VIOLATED)                                                               -3.1358 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.6103 



  Startpoint: mprj/o_FF[59]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[27]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[59]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.8061   1.0500   0.0000   3.9373 &   4.9988 r
  mprj/o_FF[59]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3496   1.0500            0.8781 &   5.8769 r
  mprj/o_q[59] (net)                                     2   0.0289 
  mprj/o_dly[59]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.2333   0.3497   1.0500   0.0940   0.1020 &   5.9789 r
  mprj/o_dly[59]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1700   1.0500            0.6100 &   6.5889 r
  mprj/o_q_dly[59] (net)                                 2   0.0114 
  mprj/o_BUF[59]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1700   1.0500   0.0000   0.0004 &   6.5893 r
  mprj/o_BUF[59]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.6976   1.0500            2.7129 &   9.3022 r
  mprj/la_data_out[27] (net)                             1   0.4093 
  mprj/la_data_out[27] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.3022 r
  la_data_out[27] (net) 
  la_data_out[27] (out)                                               2.9701   4.7372   1.0500   1.3144   1.6655 &  10.9676 r
  data arrival time                                                                                                 10.9676

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.9676
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0676

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5223 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5223 

  slack (with derating applied) (VIOLATED)                                                               -3.0676 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5454 



  Startpoint: mprj/o_FF[174]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[37] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[174]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8139   1.0500   0.0000   4.2479 &   5.3094 r
  mprj/o_FF[174]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2146   1.0500            0.8004 &   6.1098 r
  mprj/o_q[174] (net)                                    2   0.0166 
  mprj/o_dly[174]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0474   0.2146   1.0500   0.0189   0.0205 &   6.1303 r
  mprj/o_dly[174]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.6489   1.0500            0.8935 &   7.0239 r
  mprj/o_q_dly[174] (net)                                2   0.0553 
  mprj/o_BUF[174]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.2387   0.6492   1.0500   0.0979   0.1106 &   7.1345 r
  mprj/o_BUF[174]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.6549   1.0500            2.9729 &  10.1073 r
  mprj/io_oeb[37] (net)                                  1   0.4783 
  mprj/io_oeb[37] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.1073 r
  io_oeb[37] (net) 
  io_oeb[37] (out)                                                    0.0000   5.8186   1.0500   0.0000   0.7413 &  10.8486 r
  data arrival time                                                                                                 10.8486

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.8486
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9486

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5166 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5166 

  slack (with derating applied) (VIOLATED)                                                               -2.9486 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4320 



  Startpoint: mprj/o_FF[126]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[27] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[126]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8077   1.0500   0.0000   3.9806 &   5.0422 r
  mprj/o_FF[126]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1365   1.0500            0.7548 &   5.7970 r
  mprj/o_q[126] (net)                                    1   0.0090 
  mprj/o_dly[126]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1365   1.0500   0.0000   0.0002 &   5.7973 r
  mprj/o_dly[126]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4012   1.0500            0.7390 &   6.5363 r
  mprj/o_q_dly[126] (net)                                2   0.0328 
  mprj/o_BUF[126]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0281   0.4013   1.0500   0.0111   0.0158 &   6.5520 r
  mprj/o_BUF[126]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.6466   1.0500            2.7043 &   9.2563 r
  mprj/io_out[27] (net)                                  1   0.4055 
  mprj/io_out[27] (user_proj_example)                                          0.0000   1.0500            0.0000 &   9.2563 r
  io_out[27] (net) 
  io_out[27] (out)                                                    2.9287   4.6843   1.0500   1.1941   1.5397 &  10.7960 r
  data arrival time                                                                                                 10.7960

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.7960
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8960

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5141 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5141 

  slack (with derating applied) (VIOLATED)                                                               -2.8960 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3819 



  Startpoint: mprj/o_FF[122]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[23] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[122]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8061   1.0500   0.0000   3.9373 &   4.9988 r
  mprj/o_FF[122]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2059   1.0500            0.7952 &   5.7940 r
  mprj/o_q[122] (net)                                    2   0.0158 
  mprj/o_dly[122]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0453   0.2059   1.0500   0.0184   0.0199 &   5.8139 r
  mprj/o_dly[122]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3717   1.0500            0.7287 &   6.5426 r
  mprj/o_q_dly[122] (net)                                2   0.0301 
  mprj/o_BUF[122]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0395   0.3718   1.0500   0.0155   0.0189 &   6.5615 r
  mprj/o_BUF[122]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.7048   1.0500            2.6871 &   9.2486 r
  mprj/io_out[23] (net)                                  1   0.4071 
  mprj/io_out[23] (user_proj_example)                                          0.0000   1.0500            0.0000 &   9.2486 r
  io_out[23] (net) 
  io_out[23] (out)                                                    2.9262   4.7387   1.0500   1.1460   1.5411 &  10.7897 r
  data arrival time                                                                                                 10.7897

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.7897
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8897

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5138 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5138 

  slack (with derating applied) (VIOLATED)                                                               -2.8897 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3759 



  Startpoint: mprj/o_FF[66]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[34]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[66]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.8077   1.0500   0.0000   3.9761 &   5.0377 r
  mprj/o_FF[66]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3473   1.0500            0.8764 &   5.9141 r
  mprj/o_q[66] (net)                                     2   0.0286 
  mprj/o_dly[66]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0927   0.3474   1.0500   0.0351   0.0405 &   5.9546 r
  mprj/o_dly[66]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1500   1.0500            0.5973 &   6.5519 r
  mprj/o_q_dly[66] (net)                                 1   0.0094 
  mprj/o_BUF[66]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0325   0.1500   1.0500   0.0133   0.0143 &   6.5662 r
  mprj/o_BUF[66]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.6456   1.0500            2.6777 &   9.2439 r
  mprj/la_data_out[34] (net)                             1   0.4047 
  mprj/la_data_out[34] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.2439 r
  la_data_out[34] (net) 
  la_data_out[34] (out)                                               2.7814   4.6867   1.0500   1.1781   1.5261 &  10.7700 r
  data arrival time                                                                                                 10.7700

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.7700
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8700

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5129 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5129 

  slack (with derating applied) (VIOLATED)                                                               -2.8700 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3571 



  Startpoint: mprj/o_FF[131]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[32] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[131]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8139   1.0500   0.0000   4.2480 &   5.3095 r
  mprj/o_FF[131]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1847   1.0500            0.7830 &   6.0925 r
  mprj/o_q[131] (net)                                    2   0.0137 
  mprj/o_dly[131]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0525   0.1847   1.0500   0.0202   0.0217 &   6.1142 r
  mprj/o_dly[131]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3585   1.0500            0.7207 &   6.8350 r
  mprj/o_q_dly[131] (net)                                2   0.0293 
  mprj/o_BUF[131]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3585   1.0500   0.0000   0.0012 &   6.8361 r
  mprj/o_BUF[131]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.0528   1.0500            2.7803 &   9.6164 r
  mprj/io_out[32] (net)                                  1   0.4323 
  mprj/io_out[32] (user_proj_example)                                          0.0000   1.0500            0.0000 &   9.6164 r
  io_out[32] (net) 
  io_out[32] (out)                                                    1.3625   5.1213   1.0500   0.5541   1.0842 &  10.7006 r
  data arrival time                                                                                                 10.7006

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.7006
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8006

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5096 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5096 

  slack (with derating applied) (VIOLATED)                                                               -2.8006 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2910 



  Startpoint: mprj/o_FF[65]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[33]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[65]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.8061   1.0500   0.0000   3.9370 &   4.9985 r
  mprj/o_FF[65]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3842   1.0500            0.8980 &   5.8966 r
  mprj/o_q[65] (net)                                     2   0.0320 
  mprj/o_dly[65]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.3843   1.0500   0.0000   0.0039 &   5.9004 r
  mprj/o_dly[65]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1170   1.0500            0.5753 &   6.4757 r
  mprj/o_q_dly[65] (net)                                 1   0.0061 
  mprj/o_BUF[65]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0128   0.1170   1.0500   0.0052   0.0057 &   6.4814 r
  mprj/o_BUF[65]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.6568   1.0500            2.6791 &   9.1606 r
  mprj/la_data_out[33] (net)                             1   0.4058 
  mprj/la_data_out[33] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.1606 r
  la_data_out[33] (net) 
  la_data_out[33] (out)                                               2.8002   4.6985   1.0500   1.1864   1.5358 &  10.6963 r
  data arrival time                                                                                                 10.6963

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.6963
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7963

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5093 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5093 

  slack (with derating applied) (VIOLATED)                                                               -2.7963 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2870 



  Startpoint: mprj/o_FF[37]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[5]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[37]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.4686   1.0500   0.0000   2.6525 &   3.7140 r
  mprj/o_FF[37]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2151   1.0500            0.7954 &   4.5094 r
  mprj/o_q[37] (net)                                     2   0.0167 
  mprj/o_dly[37]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0628   0.2151   1.0500   0.0255   0.0276 &   4.5370 r
  mprj/o_dly[37]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3071   1.0500            0.6922 &   5.2292 r
  mprj/o_q_dly[37] (net)                                 2   0.0244 
  mprj/o_BUF[37]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0430   0.3071   1.0500   0.0174   0.0192 &   5.2483 r
  mprj/o_BUF[37]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.0703   1.0500            2.9083 &   8.1566 r
  mprj/la_data_out[5] (net)                              1   0.4410 
  mprj/la_data_out[5] (user_proj_example)                                      0.0000   1.0500            0.0000 &   8.1566 r
  la_data_out[5] (net) 
  la_data_out[5] (out)                                                4.5884   5.1207   1.0500   2.0242   2.4554 &  10.6121 r
  data arrival time                                                                                                 10.6121

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.6121
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7121

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5053 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5053 

  slack (with derating applied) (VIOLATED)                                                               -2.7121 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2067 



  Startpoint: mprj/o_FF[73]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[41]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[73]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.8061   1.0500   0.0000   3.9335 &   4.9950 r
  mprj/o_FF[73]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3257   1.0500            0.8663 &   5.8613 r
  mprj/o_q[73] (net)                                     2   0.0271 
  mprj/o_dly[73]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1940   0.3257   1.0500   0.0762   0.0815 &   5.9428 r
  mprj/o_dly[73]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2277   1.0500            0.6462 &   6.5889 r
  mprj/o_q_dly[73] (net)                                 2   0.0170 
  mprj/o_BUF[73]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0098   0.2277   1.0500   0.0040   0.0048 &   6.5937 r
  mprj/o_BUF[73]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.5508   1.0500            2.6029 &   9.1966 r
  mprj/la_data_out[41] (net)                             1   0.3934 
  mprj/la_data_out[41] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.1966 r
  la_data_out[41] (net) 
  la_data_out[41] (out)                                               2.6117   4.5806   1.0500   1.0574   1.4143 &  10.6109 r
  data arrival time                                                                                                 10.6109

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.6109
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7109

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5053 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5053 

  slack (with derating applied) (VIOLATED)                                                               -2.7109 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2056 



  Startpoint: mprj/o_FF[92]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[60]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[92]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.8128   1.0500   0.0000   4.3539 &   5.4155 r
  mprj/o_FF[92]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2547   1.0500            0.8239 &   6.2394 r
  mprj/o_q[92] (net)                                     2   0.0205 
  mprj/o_dly[92]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0200   0.2547   1.0500   0.0081   0.0094 &   6.2488 r
  mprj/o_dly[92]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2367   1.0500            0.6502 &   6.8990 r
  mprj/o_q_dly[92] (net)                                 2   0.0178 
  mprj/o_BUF[92]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0561   0.2367   1.0500   0.0224   0.0241 &   6.9232 r
  mprj/o_BUF[92]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.3301   1.0500            2.4973 &   9.4205 r
  mprj/la_data_out[60] (net)                             1   0.3762 
  mprj/la_data_out[60] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.4205 r
  la_data_out[60] (net) 
  la_data_out[60] (out)                                               1.8577   4.3779   1.0500   0.7468   1.0962 &  10.5167 r
  data arrival time                                                                                                 10.5167

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.5167
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6167

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5008 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5008 

  slack (with derating applied) (VIOLATED)                                                               -2.6167 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1159 



  Startpoint: mprj/o_FF[128]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[29] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[128]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8118   1.0500   0.0000   4.1013 &   5.1628 r
  mprj/o_FF[128]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1867   1.0500            0.7841 &   5.9470 r
  mprj/o_q[128] (net)                                    2   0.0139 
  mprj/o_dly[128]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1867   1.0500   0.0000   0.0005 &   5.9475 r
  mprj/o_dly[128]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3507   1.0500            0.7162 &   6.6637 r
  mprj/o_q_dly[128] (net)                                2   0.0286 
  mprj/o_BUF[128]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3507   1.0500   0.0000   0.0014 &   6.6651 r
  mprj/o_BUF[128]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.7728   1.0500            2.7505 &   9.4157 r
  mprj/io_out[29] (net)                                  1   0.4155 
  mprj/io_out[29] (user_proj_example)                                          0.0000   1.0500            0.0000 &   9.4157 r
  io_out[29] (net) 
  io_out[29] (out)                                                    1.7810   4.8217   1.0500   0.7257   1.0985 &  10.5142 r
  data arrival time                                                                                                 10.5142

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.5142
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6142

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5007 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5007 

  slack (with derating applied) (VIOLATED)                                                               -2.6142 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1135 



  Startpoint: mprj/o_FF[58]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[26]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[58]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.7962   1.0500   0.0000   3.7400 &   4.8015 r
  mprj/o_FF[58]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3355   1.0500            0.8692 &   5.6707 r
  mprj/o_q[58] (net)                                     2   0.0275 
  mprj/o_dly[58]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0837   0.3356   1.0500   0.0341   0.0394 &   5.7101 r
  mprj/o_dly[58]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1218   1.0500            0.5777 &   6.2878 r
  mprj/o_q_dly[58] (net)                                 1   0.0066 
  mprj/o_BUF[58]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1218   1.0500   0.0000   0.0003 &   6.2881 r
  mprj/o_BUF[58]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.6675   1.0500            2.6739 &   8.9620 r
  mprj/la_data_out[26] (net)                             1   0.4061 
  mprj/la_data_out[26] (user_proj_example)                                     0.0000   1.0500            0.0000 &   8.9620 r
  la_data_out[26] (net) 
  la_data_out[26] (out)                                               2.7132   4.7129   1.0500   1.1494   1.5041 &  10.4661 r
  data arrival time                                                                                                 10.4661

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.4661
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5661

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4984 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4984 

  slack (with derating applied) (VIOLATED)                                                               -2.5661 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0677 



  Startpoint: mprj/o_FF[64]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[32]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[64]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.8006   1.0500   0.0000   3.8145 &   4.8761 r
  mprj/o_FF[64]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3068   1.0500            0.8549 &   5.7309 r
  mprj/o_q[64] (net)                                     2   0.0253 
  mprj/o_dly[64]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1647   0.3068   1.0500   0.0662   0.0709 &   5.8018 r
  mprj/o_dly[64]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1845   1.0500            0.6184 &   6.4201 r
  mprj/o_q_dly[64] (net)                                 1   0.0128 
  mprj/o_BUF[64]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0708   0.1845   1.0500   0.0286   0.0305 &   6.4507 r
  mprj/o_BUF[64]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.4995   1.0500            2.5915 &   9.0421 r
  mprj/la_data_out[32] (net)                             1   0.3912 
  mprj/la_data_out[32] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.0421 r
  la_data_out[32] (net) 
  la_data_out[32] (out)                                               2.5780   4.5415   1.0500   1.0833   1.4238 &  10.4659 r
  data arrival time                                                                                                 10.4659

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.4659
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5659

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4984 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4984 

  slack (with derating applied) (VIOLATED)                                                               -2.5659 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0676 



  Startpoint: mprj/o_FF[94]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[62]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[94]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.8140   1.0500   0.0000   4.2892 &   5.3507 r
  mprj/o_FF[94]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2916   1.0500            0.8460 &   6.1967 r
  mprj/o_q[94] (net)                                     2   0.0239 
  mprj/o_dly[94]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0263   0.2917   1.0500   0.0108   0.0123 &   6.2090 r
  mprj/o_dly[94]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2305   1.0500            0.6472 &   6.8562 r
  mprj/o_q_dly[94] (net)                                 2   0.0172 
  mprj/o_BUF[94]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0440   0.2305   1.0500   0.0171   0.0186 &   6.8748 r
  mprj/o_BUF[94]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.4778   1.0500            2.5362 &   9.4110 r
  mprj/la_data_out[62] (net)                             1   0.3861 
  mprj/la_data_out[62] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.4110 r
  la_data_out[62] (net) 
  la_data_out[62] (out)                                               1.6027   4.5166   1.0500   0.6460   1.0269 &  10.4379 r
  data arrival time                                                                                                 10.4379

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.4379
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5379

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4970 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4970 

  slack (with derating applied) (VIOLATED)                                                               -2.5379 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0408 



  Startpoint: mprj/o_FF[135]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[36] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[135]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8139   1.0500   0.0000   4.2459 &   5.3075 r
  mprj/o_FF[135]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2374   1.0500            0.8136 &   6.1211 r
  mprj/o_q[135] (net)                                    2   0.0188 
  mprj/o_dly[135]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0087   0.2374   1.0500   0.0033   0.0043 &   6.1254 r
  mprj/o_dly[135]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4966   1.0500            0.8032 &   6.9286 r
  mprj/o_q_dly[135] (net)                                2   0.0414 
  mprj/o_BUF[135]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0483   0.4969   1.0500   0.0193   0.0271 &   6.9557 r
  mprj/o_BUF[135]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.2259   1.0500            2.7210 &   9.6767 r
  mprj/io_out[36] (net)                                  1   0.4398 
  mprj/io_out[36] (user_proj_example)                                          0.0000   1.0500            0.0000 &   9.6767 r
  io_out[36] (net) 
  io_out[36] (out)                                                    0.0000   5.3878   1.0500   0.0000   0.7004 &  10.3770 r
  data arrival time                                                                                                 10.3770

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.3770
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4770

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4941 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4941 

  slack (with derating applied) (VIOLATED)                                                               -2.4770 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9829 



  Startpoint: mprj/o_FF[129]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[30] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[129]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8118   1.0500   0.0000   4.1013 &   5.1628 r
  mprj/o_FF[129]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1984   1.0500            0.7909 &   5.9538 r
  mprj/o_q[129] (net)                                    2   0.0151 
  mprj/o_dly[129]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0119   0.1984   1.0500   0.0048   0.0056 &   5.9594 r
  mprj/o_dly[129]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3673   1.0500            0.7243 &   6.6837 r
  mprj/o_q_dly[129] (net)                                2   0.0296 
  mprj/o_BUF[129]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3674   1.0500   0.0000   0.0036 &   6.6873 r
  mprj/o_BUF[129]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.8462   1.0500            2.7322 &   9.4195 r
  mprj/io_out[30] (net)                                  1   0.4178 
  mprj/io_out[30] (user_proj_example)                                          0.0000   1.0500            0.0000 &   9.4195 r
  io_out[30] (net) 
  io_out[30] (out)                                                    1.2808   4.8920   1.0500   0.5216   0.9494 &  10.3689 r
  data arrival time                                                                                                 10.3689

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.3689
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4689

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4938 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4938 

  slack (with derating applied) (VIOLATED)                                                               -2.4689 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9751 



  Startpoint: mprj/o_FF[61]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[29]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[61]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.7821   1.0500   0.0000   3.5776 &   4.6391 r
  mprj/o_FF[61]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3425   1.0500            0.8733 &   5.5124 r
  mprj/o_q[61] (net)                                     2   0.0282 
  mprj/o_dly[61]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0608   0.3426   1.0500   0.0233   0.0279 &   5.5403 r
  mprj/o_dly[61]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1545   1.0500            0.6000 &   6.1403 r
  mprj/o_q_dly[61] (net)                                 1   0.0098 
  mprj/o_BUF[61]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1545   1.0500   0.0000   0.0004 &   6.1407 r
  mprj/o_BUF[61]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.6063   1.0500            2.6192 &   8.7599 r
  mprj/la_data_out[29] (net)                             1   0.3982 
  mprj/la_data_out[29] (user_proj_example)                                     0.0000   1.0500            0.0000 &   8.7599 r
  la_data_out[29] (net) 
  la_data_out[29] (out)                                               2.9312   4.6387   1.0500   1.2415   1.6075 &  10.3674 r
  data arrival time                                                                                                 10.3674

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.3674
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4674

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4937 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4937 

  slack (with derating applied) (VIOLATED)                                                               -2.4674 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9737 



  Startpoint: mprj/o_FF[88]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[56]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[88]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.8082   1.0500   0.0000   4.4322 &   5.4937 r
  mprj/o_FF[88]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3820   1.0500            0.8975 &   6.3912 r
  mprj/o_q[88] (net)                                     2   0.0319 
  mprj/o_dly[88]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.3554   0.3821   1.0500   0.1479   0.1581 &   6.5494 r
  mprj/o_dly[88]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3346   1.0500            0.7130 &   7.2624 r
  mprj/o_q_dly[88] (net)                                 2   0.0271 
  mprj/o_BUF[88]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0522   0.3346   1.0500   0.0199   0.0221 &   7.2845 r
  mprj/o_BUF[88]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.9820   1.0500            2.2828 &   9.5673 r
  mprj/la_data_out[56] (net)                             1   0.3437 
  mprj/la_data_out[56] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.5673 r
  la_data_out[56] (net) 
  la_data_out[56] (out)                                               1.1556   4.0149   1.0500   0.4692   0.7879 &  10.3553 r
  data arrival time                                                                                                 10.3553

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.3553
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4553

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4931 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4931 

  slack (with derating applied) (VIOLATED)                                                               -2.4553 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9622 



  Startpoint: mprj/o_FF[130]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[31] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[130]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8132   1.0500   0.0000   4.1669 &   5.2285 r
  mprj/o_FF[130]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1508   1.0500            0.7632 &   5.9917 r
  mprj/o_q[130] (net)                                    2   0.0104 
  mprj/o_dly[130]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1508   1.0500   0.0000   0.0003 &   5.9920 r
  mprj/o_dly[130]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3216   1.0500            0.6953 &   6.6873 r
  mprj/o_q_dly[130] (net)                                2   0.0258 
  mprj/o_BUF[130]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3217   1.0500   0.0000   0.0010 &   6.6883 r
  mprj/o_BUF[130]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.8207   1.0500            2.6858 &   9.3741 r
  mprj/io_out[31] (net)                                  1   0.4136 
  mprj/io_out[31] (user_proj_example)                                          0.0000   1.0500            0.0000 &   9.3741 r
  io_out[31] (net) 
  io_out[31] (out)                                                    1.2266   4.8778   1.0500   0.5001   0.9714 &  10.3454 r
  data arrival time                                                                                                 10.3454

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.3454
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4454

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4926 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4926 

  slack (with derating applied) (VIOLATED)                                                               -2.4454 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9528 



  Startpoint: mprj/o_FF[42]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[10]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[42]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.6777   1.0500   0.0000   3.1058 &   4.1673 r
  mprj/o_FF[42]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1272   1.0500            0.7473 &   4.9146 r
  mprj/o_q[42] (net)                                     1   0.0081 
  mprj/o_dly[42]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0327   0.1272   1.0500   0.0127   0.0135 &   4.9282 r
  mprj/o_dly[42]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3058   1.0500            0.6836 &   5.6118 r
  mprj/o_q_dly[42] (net)                                 2   0.0244 
  mprj/o_BUF[42]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1040   0.3058   1.0500   0.0418   0.0449 &   5.6567 r
  mprj/o_BUF[42]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.7755   1.0500            2.7487 &   8.4054 r
  mprj/la_data_out[10] (net)                             1   0.4153 
  mprj/la_data_out[10] (user_proj_example)                                     0.0000   1.0500            0.0000 &   8.4054 r
  la_data_out[10] (net) 
  la_data_out[10] (out)                                               3.3945   4.8220   1.0500   1.4569   1.8337 &  10.2391 r
  data arrival time                                                                                                 10.2391

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.2391
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3391

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4876 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4876 

  slack (with derating applied) (VIOLATED)                                                               -2.3391 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8515 



  Startpoint: mprj/o_FF[152]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[15] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[152]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.6750   1.0500   0.0000   3.1116 &   4.1732 r
  mprj/o_FF[152]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1327   1.0500            0.7506 &   4.9238 r
  mprj/o_q[152] (net)                                    1   0.0087 
  mprj/o_dly[152]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1327   1.0500   0.0000   0.0004 &   4.9242 r
  mprj/o_dly[152]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3199   1.0500            0.6926 &   5.6167 r
  mprj/o_q_dly[152] (net)                                2   0.0257 
  mprj/o_BUF[152]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3199   1.0500   0.0000   0.0010 &   5.6177 r
  mprj/o_BUF[152]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.7391   1.0500            2.6657 &   8.2834 r
  mprj/io_oeb[15] (net)                                  1   0.4076 
  mprj/io_oeb[15] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.2834 r
  io_oeb[15] (net) 
  io_oeb[15] (out)                                                    3.4998   4.7806   1.0500   1.4980   1.9138 &  10.1972 r
  data arrival time                                                                                                 10.1972

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.1972
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2972

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4856 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4856 

  slack (with derating applied) (VIOLATED)                                                               -2.2972 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8116 



  Startpoint: mprj/o_FF[171]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[34] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[171]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8139   1.0500   0.0000   4.2465 &   5.3081 r
  mprj/o_FF[171]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1905   1.0500            0.7864 &   6.0944 r
  mprj/o_q[171] (net)                                    2   0.0143 
  mprj/o_dly[171]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0396   0.1905   1.0500   0.0153   0.0166 &   6.1111 r
  mprj/o_dly[171]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5511   1.0500            0.8329 &   6.9440 r
  mprj/o_q_dly[171] (net)                                2   0.0464 
  mprj/o_BUF[171]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0231   0.5513   1.0500   0.0092   0.0161 &   6.9600 r
  mprj/o_BUF[171]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.9394   1.0500            2.6283 &   9.5883 r
  mprj/io_oeb[34] (net)                                  1   0.4181 
  mprj/io_oeb[34] (user_proj_example)                                          0.0000   1.0500            0.0000 &   9.5883 r
  io_oeb[34] (net) 
  io_oeb[34] (out)                                                    0.0000   5.0685   1.0500   0.0000   0.6069 &  10.1952 r
  data arrival time                                                                                                 10.1952

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.1952
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2952

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4855 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4855 

  slack (with derating applied) (VIOLATED)                                                               -2.2952 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8097 



  Startpoint: mprj/o_FF[165]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[28] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[165]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8086   1.0500   0.0000   3.9969 &   5.0585 r
  mprj/o_FF[165]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1806   1.0500            0.7805 &   5.8390 r
  mprj/o_q[165] (net)                                    2   0.0133 
  mprj/o_dly[165]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0254   0.1806   1.0500   0.0101   0.0111 &   5.8501 r
  mprj/o_dly[165]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4201   1.0500            0.7541 &   6.6042 r
  mprj/o_q_dly[165] (net)                                2   0.0345 
  mprj/o_BUF[165]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0213   0.4202   1.0500   0.0087   0.0135 &   6.6177 r
  mprj/o_BUF[165]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.3413   1.0500            2.4723 &   9.0901 r
  mprj/io_oeb[28] (net)                                  1   0.3749 
  mprj/io_oeb[28] (user_proj_example)                                          0.0000   1.0500            0.0000 &   9.0901 r
  io_oeb[28] (net) 
  io_oeb[28] (out)                                                    1.7260   4.3783   1.0500   0.6970   1.0658 &  10.1558 r
  data arrival time                                                                                                 10.1558

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.1558
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2558

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4836 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4836 

  slack (with derating applied) (VIOLATED)                                                               -2.2558 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7722 



  Startpoint: mprj/o_FF[164]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[27] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[164]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8077   1.0500   0.0000   3.9810 &   5.0425 r
  mprj/o_FF[164]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1259   1.0500            0.7483 &   5.7908 r
  mprj/o_q[164] (net)                                    1   0.0080 
  mprj/o_dly[164]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1259   1.0500   0.0000   0.0003 &   5.7912 r
  mprj/o_dly[164]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4296   1.0500            0.7550 &   6.5462 r
  mprj/o_q_dly[164] (net)                                2   0.0354 
  mprj/o_BUF[164]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0423   0.4297   1.0500   0.0165   0.0217 &   6.5680 r
  mprj/o_BUF[164]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.2923   1.0500            2.5069 &   9.0748 r
  mprj/io_oeb[27] (net)                                  1   0.3745 
  mprj/io_oeb[27] (user_proj_example)                                          0.0000   1.0500            0.0000 &   9.0748 r
  io_oeb[27] (net) 
  io_oeb[27] (out)                                                    1.8995   4.3295   1.0500   0.7582   1.0697 &  10.1445 r
  data arrival time                                                                                                 10.1445

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.1445
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2445

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4831 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4831 

  slack (with derating applied) (VIOLATED)                                                               -2.2445 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7614 



  Startpoint: mprj/o_FF[84]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[52]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[84]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.8122   1.0500   0.0000   4.1277 &   5.1892 r
  mprj/o_FF[84]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3420   1.0500            0.8761 &   6.0653 r
  mprj/o_q[84] (net)                                     2   0.0286 
  mprj/o_dly[84]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.3223   0.3420   1.0500   0.1352   0.1433 &   6.2086 r
  mprj/o_dly[84]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3362   1.0500            0.7131 &   6.9216 r
  mprj/o_q_dly[84] (net)                                 2   0.0272 
  mprj/o_BUF[84]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3362   1.0500   0.0000   0.0012 &   6.9228 r
  mprj/o_BUF[84]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.0556   1.0500            2.3868 &   9.3096 r
  mprj/la_data_out[52] (net)                             1   0.3544 
  mprj/la_data_out[52] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.3096 r
  la_data_out[52] (net) 
  la_data_out[52] (out)                                               1.3453   4.0879   1.0500   0.5487   0.8262 &  10.1358 r
  data arrival time                                                                                                 10.1358

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.1358
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2358

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4827 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4827 

  slack (with derating applied) (VIOLATED)                                                               -2.2358 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7531 



  Startpoint: mprj/o_FF[91]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[59]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[91]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.8128   1.0500   0.0000   4.3541 &   5.4156 r
  mprj/o_FF[91]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3026   1.0500            0.8525 &   6.2681 r
  mprj/o_q[91] (net)                                     2   0.0249 
  mprj/o_dly[91]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0445   0.3026   1.0500   0.0181   0.0200 &   6.2881 r
  mprj/o_dly[91]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2731   1.0500            0.6738 &   6.9620 r
  mprj/o_q_dly[91] (net)                                 2   0.0213 
  mprj/o_BUF[91]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0306   0.2731   1.0500   0.0122   0.0137 &   6.9756 r
  mprj/o_BUF[91]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.0298   1.0500            2.3119 &   9.2876 r
  mprj/la_data_out[59] (net)                             1   0.3481 
  mprj/la_data_out[59] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.2876 r
  la_data_out[59] (net) 
  la_data_out[59] (out)                                               1.2338   4.0632   1.0500   0.4999   0.8255 &  10.1130 r
  data arrival time                                                                                                 10.1130

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.1130
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2130

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4816 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4816 

  slack (with derating applied) (VIOLATED)                                                               -2.2130 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7315 



  Startpoint: mprj/o_FF[166]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[29] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[166]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8109   1.0500   0.0000   4.0688 &   5.1303 r
  mprj/o_FF[166]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2215   1.0500            0.8044 &   5.9347 r
  mprj/o_q[166] (net)                                    2   0.0173 
  mprj/o_dly[166]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0530   0.2215   1.0500   0.0216   0.0234 &   5.9580 r
  mprj/o_dly[166]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3650   1.0500            0.7248 &   6.6828 r
  mprj/o_q_dly[166] (net)                                2   0.0294 
  mprj/o_BUF[166]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3651   1.0500   0.0000   0.0036 &   6.6864 r
  mprj/o_BUF[166]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.3703   1.0500            2.4646 &   9.1510 r
  mprj/io_oeb[29] (net)                                  1   0.3760 
  mprj/io_oeb[29] (user_proj_example)                                          0.0000   1.0500            0.0000 &   9.1510 r
  io_oeb[29] (net) 
  io_oeb[29] (out)                                                    1.4118   4.4139   1.0500   0.5710   0.9617 &  10.1128 r
  data arrival time                                                                                                 10.1128

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.1128
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2128

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4816 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4816 

  slack (with derating applied) (VIOLATED)                                                               -2.2128 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7312 



  Startpoint: mprj/o_FF[67]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[35]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[67]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.8061   1.0500   0.0000   3.9363 &   4.9978 r
  mprj/o_FF[67]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3462   1.0500            0.8757 &   5.8735 r
  mprj/o_q[67] (net)                                     2   0.0285 
  mprj/o_dly[67]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0565   0.3463   1.0500   0.0220   0.0265 &   5.9000 r
  mprj/o_dly[67]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1092   1.0500            0.5689 &   6.4689 r
  mprj/o_q_dly[67] (net)                                 1   0.0053 
  mprj/o_BUF[67]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1092   1.0500   0.0000   0.0002 &   6.4691 r
  mprj/o_BUF[67]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.3278   1.0500            2.4886 &   8.9577 r
  mprj/la_data_out[35] (net)                             1   0.3766 
  mprj/la_data_out[35] (user_proj_example)                                     0.0000   1.0500            0.0000 &   8.9577 r
  la_data_out[35] (net) 
  la_data_out[35] (out)                                               1.9881   4.3688   1.0500   0.8157   1.1355 &  10.0932 r
  data arrival time                                                                                                 10.0932

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.0932
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1932

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4806 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4806 

  slack (with derating applied) (VIOLATED)                                                               -2.1932 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7126 



  Startpoint: mprj/o_FF[74]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[42]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[74]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.8122   1.0500   0.0000   4.1277 &   5.1892 r
  mprj/o_FF[74]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3283   1.0500            0.8679 &   6.0571 r
  mprj/o_q[74] (net)                                     2   0.0273 
  mprj/o_dly[74]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.2442   0.3283   1.0500   0.0968   0.1029 &   6.1600 r
  mprj/o_dly[74]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2581   1.0500            0.6653 &   6.8253 r
  mprj/o_q_dly[74] (net)                                 2   0.0199 
  mprj/o_BUF[74]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0913   0.2581   1.0500   0.0360   0.0386 &   6.8639 r
  mprj/o_BUF[74]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.0353   1.0500            2.3446 &   9.2085 r
  mprj/la_data_out[42] (net)                             1   0.3508 
  mprj/la_data_out[42] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.2085 r
  la_data_out[42] (net) 
  la_data_out[42] (out)                                               1.4082   4.0738   1.0500   0.5748   0.8686 &  10.0771 r
  data arrival time                                                                                                 10.0771

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.0771
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1771

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4799 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4799 

  slack (with derating applied) (VIOLATED)                                                               -2.1771 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6973 



  Startpoint: mprj/o_FF[44]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[12]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[44]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.6759   1.0500   0.0000   3.0933 &   4.1548 r
  mprj/o_FF[44]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1178   1.0500            0.7400 &   4.8948 r
  mprj/o_q[44] (net)                                     1   0.0071 
  mprj/o_dly[44]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1178   1.0500   0.0000   0.0002 &   4.8950 r
  mprj/o_dly[44]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2516   1.0500            0.6498 &   5.5448 r
  mprj/o_q_dly[44] (net)                                 2   0.0193 
  mprj/o_BUF[44]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0437   0.2517   1.0500   0.0176   0.0192 &   5.5640 r
  mprj/o_BUF[44]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.6450   1.0500            2.6807 &   8.2447 r
  mprj/la_data_out[12] (net)                             1   0.4040 
  mprj/la_data_out[12] (user_proj_example)                                     0.0000   1.0500            0.0000 &   8.2447 r
  la_data_out[12] (net) 
  la_data_out[12] (out)                                               3.3303   4.6878   1.0500   1.4300   1.7907 &  10.0354 r
  data arrival time                                                                                                 10.0354

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.0354
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1354

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4779 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4779 

  slack (with derating applied) (VIOLATED)                                                               -2.1354 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6575 



  Startpoint: mprj/o_FF[9]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[9]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[9]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.9224   1.0500   0.0000   0.4925 &   1.5540 r
  mprj/o_FF[9]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.2662   1.0500            0.7723 &   2.3263 r
  mprj/o_q[9] (net)                                      2   0.0214 
  mprj/o_dly[9]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0000   0.2662   1.0500   0.0000   0.0009 &   2.3271 r
  mprj/o_dly[9]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.3816   1.0500            0.7390 &   3.0662 r
  mprj/o_q_dly[9] (net)                                  2   0.0314 
  mprj/o_BUF[9]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.1218   0.3817   1.0500   0.0497   0.0534 &   3.1196 r
  mprj/o_BUF[9]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             6.2473   1.0500            3.4901 &   6.6097 r
  mprj/wbs_dat_o[9] (net)                                1   0.5394 
  mprj/wbs_dat_o[9] (user_proj_example)                                        0.0000   1.0500            0.0000 &   6.6097 r
  wbs_dat_o[9] (net) 
  wbs_dat_o[9] (out)                                                  6.4491   6.3022   1.0500   2.8026   3.4241 &  10.0338 r
  data arrival time                                                                                                 10.0338

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.0338
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1338

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4778 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4778 

  slack (with derating applied) (VIOLATED)                                                               -2.1338 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6560 



  Startpoint: mprj/o_FF[98]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: user_irq[2]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[98]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.8132   1.0500   0.0000   4.3441 &   5.4056 r
  mprj/o_FF[98]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2556   1.0500            0.8245 &   6.2301 r
  mprj/o_q[98] (net)                                     2   0.0205 
  mprj/o_dly[98]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.2556   1.0500   0.0000   0.0010 &   6.2311 r
  mprj/o_dly[98]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2589   1.0500            0.6641 &   6.8952 r
  mprj/o_q_dly[98] (net)                                 2   0.0199 
  mprj/o_BUF[98]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0548   0.2589   1.0500   0.0223   0.0243 &   6.9195 r
  mprj/o_BUF[98]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.0584   1.0500            2.3036 &   9.2231 r
  mprj/irq[2] (net)                                      1   0.3492 
  mprj/irq[2] (user_proj_example)                                              0.0000   1.0500            0.0000 &   9.2231 r
  user_irq[2] (net) 
  user_irq[2] (out)                                                   1.0990   4.0989   1.0500   0.4403   0.7912 &  10.0144 r
  data arrival time                                                                                                 10.0144

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.0144
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1144

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4769 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4769 

  slack (with derating applied) (VIOLATED)                                                               -2.1144 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6375 



  Startpoint: mprj/o_FF[97]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: user_irq[1]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[97]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.8132   1.0500   0.0000   4.3440 &   5.4056 r
  mprj/o_FF[97]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2820   1.0500            0.8403 &   6.2458 r
  mprj/o_q[97] (net)                                     2   0.0230 
  mprj/o_dly[97]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0956   0.2820   1.0500   0.0390   0.0419 &   6.2877 r
  mprj/o_dly[97]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2276   1.0500            0.6451 &   6.9328 r
  mprj/o_q_dly[97] (net)                                 2   0.0169 
  mprj/o_BUF[97]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0171   0.2276   1.0500   0.0066   0.0075 &   6.9403 r
  mprj/o_BUF[97]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.0365   1.0500            2.2847 &   9.2250 r
  mprj/irq[1] (net)                                      1   0.3469 
  mprj/irq[1] (user_proj_example)                                              0.0000   1.0500            0.0000 &   9.2250 r
  user_irq[1] (net) 
  user_irq[1] (out)                                                   0.9138   4.0781   1.0500   0.3720   0.7218 &   9.9468 r
  data arrival time                                                                                                  9.9468

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.9468
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.0468

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4737 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4737 

  slack (with derating applied) (VIOLATED)                                                               -2.0468 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5732 



  Startpoint: mprj/o_FF[82]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[50]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[82]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.8122   1.0500   0.0000   4.1259 &   5.1875 r
  mprj/o_FF[82]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2353   1.0500            0.8124 &   5.9998 r
  mprj/o_q[82] (net)                                     2   0.0186 
  mprj/o_dly[82]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0381   0.2353   1.0500   0.0153   0.0169 &   6.0167 r
  mprj/o_dly[82]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4041   1.0500            0.7499 &   6.7667 r
  mprj/o_q_dly[82] (net)                                 2   0.0331 
  mprj/o_BUF[82]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0627   0.4042   1.0500   0.0247   0.0290 &   6.7957 r
  mprj/o_BUF[82]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.9341   1.0500            2.3225 &   9.1182 r
  mprj/la_data_out[50] (net)                             1   0.3439 
  mprj/la_data_out[50] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.1182 r
  la_data_out[50] (net) 
  la_data_out[50] (out)                                               1.3461   3.9652   1.0500   0.5457   0.8141 &   9.9323 r
  data arrival time                                                                                                  9.9323

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.9323
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.0323

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4730 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4730 

  slack (with derating applied) (VIOLATED)                                                               -2.0323 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5593 



  Startpoint: mprj/o_FF[83]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[51]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[83]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.8122   1.0500   0.0000   4.1265 &   5.1880 r
  mprj/o_FF[83]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3084   1.0500            0.8560 &   6.0440 r
  mprj/o_q[83] (net)                                     2   0.0255 
  mprj/o_dly[83]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1760   0.3084   1.0500   0.0718   0.0768 &   6.1209 r
  mprj/o_dly[83]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3620   1.0500            0.7281 &   6.8490 r
  mprj/o_q_dly[83] (net)                                 2   0.0296 
  mprj/o_BUF[83]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3621   1.0500   0.0000   0.0014 &   6.8504 r
  mprj/o_BUF[83]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.8328   1.0500            2.2389 &   9.0892 r
  mprj/la_data_out[51] (net)                             1   0.3336 
  mprj/la_data_out[51] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.0892 r
  la_data_out[51] (net) 
  la_data_out[51] (out)                                               1.2921   3.8714   1.0500   0.5205   0.8041 &   9.8933 r
  data arrival time                                                                                                  9.8933

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.8933
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9933

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4711 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4711 

  slack (with derating applied) (VIOLATED)                                                               -1.9933 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5222 



  Startpoint: mprj/o_FF[68]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[36]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[68]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.8061   1.0500   0.0000   3.9364 &   4.9979 r
  mprj/o_FF[68]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3826   1.0500            0.8972 &   5.8952 r
  mprj/o_q[68] (net)                                     2   0.0319 
  mprj/o_dly[68]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1691   0.3827   1.0500   0.0662   0.0732 &   5.9683 r
  mprj/o_dly[68]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1098   1.0500            0.5701 &   6.5384 r
  mprj/o_q_dly[68] (net)                                 1   0.0053 
  mprj/o_BUF[68]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0178   0.1098   1.0500   0.0072   0.0078 &   6.5462 r
  mprj/o_BUF[68]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.9652   1.0500            2.2965 &   8.8427 r
  mprj/la_data_out[36] (net)                             1   0.3451 
  mprj/la_data_out[36] (user_proj_example)                                     0.0000   1.0500            0.0000 &   8.8427 r
  la_data_out[36] (net) 
  la_data_out[36] (out)                                               1.4582   4.0003   1.0500   0.5950   0.8758 &   9.7185 r
  data arrival time                                                                                                  9.7185

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.7185
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8185

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4628 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4628 

  slack (with derating applied) (VIOLATED)                                                               -1.8185 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3557 



  Startpoint: mprj/o_FF[77]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[45]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[77]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.8083   1.0500   0.0000   4.4315 &   5.4930 r
  mprj/o_FF[77]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2393   1.0500            0.8147 &   6.3077 r
  mprj/o_q[77] (net)                                     2   0.0190 
  mprj/o_dly[77]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1034   0.2393   1.0500   0.0420   0.0448 &   6.3525 r
  mprj/o_dly[77]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3090   1.0500            0.6942 &   7.0467 r
  mprj/o_q_dly[77] (net)                                 2   0.0246 
  mprj/o_BUF[77]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0953   0.3090   1.0500   0.0377   0.0406 &   7.0873 r
  mprj/o_BUF[77]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.6837   1.0500            2.1432 &   9.2306 r
  mprj/la_data_out[45] (net)                             1   0.3196 
  mprj/la_data_out[45] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.2306 r
  la_data_out[45] (net) 
  la_data_out[45] (out)                                               0.5472   3.7229   1.0500   0.2229   0.4837 &   9.7142 r
  data arrival time                                                                                                  9.7142

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.7142
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8142

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4626 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4626 

  slack (with derating applied) (VIOLATED)                                                               -1.8142 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3516 



  Startpoint: mprj/o_FF[75]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[43]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[75]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.8122   1.0500   0.0000   4.1270 &   5.1885 r
  mprj/o_FF[75]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2978   1.0500            0.8497 &   6.0382 r
  mprj/o_q[75] (net)                                     2   0.0245 
  mprj/o_dly[75]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1746   0.2978   1.0500   0.0691   0.0737 &   6.1119 r
  mprj/o_dly[75]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2542   1.0500            0.6622 &   6.7742 r
  mprj/o_q_dly[75] (net)                                 2   0.0195 
  mprj/o_BUF[75]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0440   0.2542   1.0500   0.0171   0.0188 &   6.7929 r
  mprj/o_BUF[75]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.8219   1.0500            2.2255 &   9.0185 r
  mprj/la_data_out[43] (net)                             1   0.3321 
  mprj/la_data_out[43] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.0185 r
  la_data_out[43] (net) 
  la_data_out[43] (out)                                               1.0186   3.8600   1.0500   0.4151   0.6908 &   9.7093 r
  data arrival time                                                                                                  9.7093

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.7093
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8093

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4623 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4623 

  slack (with derating applied) (VIOLATED)                                                               -1.8093 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3469 



  Startpoint: mprj/o_FF[76]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[44]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[76]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.8122   1.0500   0.0000   4.1269 &   5.1884 r
  mprj/o_FF[76]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3409   1.0500            0.8754 &   6.0638 r
  mprj/o_q[76] (net)                                     2   0.0285 
  mprj/o_dly[76]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.3356   0.3409   1.0500   0.1380   0.1461 &   6.2099 r
  mprj/o_dly[76]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3075   1.0500            0.6956 &   6.9055 r
  mprj/o_q_dly[76] (net)                                 2   0.0245 
  mprj/o_BUF[76]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1936   0.3075   1.0500   0.0729   0.0777 &   6.9832 r
  mprj/o_BUF[76]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.6864   1.0500            2.1600 &   9.1432 r
  mprj/la_data_out[44] (net)                             1   0.3208 
  mprj/la_data_out[44] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.1432 r
  la_data_out[44] (net) 
  la_data_out[44] (out)                                               0.7639   3.7215   1.0500   0.3075   0.5629 &   9.7061 r
  data arrival time                                                                                                  9.7061

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.7061
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8061

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4622 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4622 

  slack (with derating applied) (VIOLATED)                                                               -1.8061 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3439 



  Startpoint: mprj/o_FF[81]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[49]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[81]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.8137   1.0500   0.0000   4.2175 &   5.2790 r
  mprj/o_FF[81]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2492   1.0500            0.8206 &   6.0997 r
  mprj/o_q[81] (net)                                     2   0.0199 
  mprj/o_dly[81]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0832   0.2492   1.0500   0.0336   0.0362 &   6.1359 r
  mprj/o_dly[81]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3802   1.0500            0.7348 &   6.8707 r
  mprj/o_q_dly[81] (net)                                 2   0.0308 
  mprj/o_BUF[81]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0136   0.3803   1.0500   0.0052   0.0088 &   6.8795 r
  mprj/o_BUF[81]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.7645   1.0500            2.1651 &   9.0446 r
  mprj/la_data_out[49] (net)                             1   0.3247 
  mprj/la_data_out[49] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.0446 r
  la_data_out[49] (net) 
  la_data_out[49] (out)                                               0.8975   3.7960   1.0500   0.3660   0.6580 &   9.7025 r
  data arrival time                                                                                                  9.7025

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.7025
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8025

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4620 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4620 

  slack (with derating applied) (VIOLATED)                                                               -1.8025 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3405 



  Startpoint: mprj/o_FF[79]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[47]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[79]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.8139   1.0500   0.0000   4.2985 &   5.3601 r
  mprj/o_FF[79]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1846   1.0500            0.7829 &   6.1430 r
  mprj/o_q[79] (net)                                     2   0.0137 
  mprj/o_dly[79]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0635   0.1846   1.0500   0.0256   0.0274 &   6.1704 r
  mprj/o_dly[79]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4032   1.0500            0.7453 &   6.9157 r
  mprj/o_q_dly[79] (net)                                 2   0.0330 
  mprj/o_BUF[79]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1846   0.4033   1.0500   0.0738   0.0806 &   6.9964 r
  mprj/o_BUF[79]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.5417   1.0500            2.0810 &   9.0773 r
  mprj/la_data_out[47] (net)                             1   0.3080 
  mprj/la_data_out[47] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.0773 r
  la_data_out[47] (net) 
  la_data_out[47] (out)                                               0.8709   3.5763   1.0500   0.3545   0.6034 &   9.6807 r
  data arrival time                                                                                                  9.6807

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.6807
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7807

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4610 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4610 

  slack (with derating applied) (VIOLATED)                                                               -1.7807 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3197 



  Startpoint: mprj/o_FF[70]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[38]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[70]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.8049   1.0500   0.0000   3.9057 &   4.9672 r
  mprj/o_FF[70]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4023   1.0500            0.9091 &   5.8763 r
  mprj/o_q[70] (net)                                     2   0.0337 
  mprj/o_dly[70]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.3709   0.4024   1.0500   0.1504   0.1616 &   6.0379 r
  mprj/o_dly[70]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1061   1.0500            0.5678 &   6.6057 r
  mprj/o_q_dly[70] (net)                                 1   0.0049 
  mprj/o_BUF[70]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1061   1.0500   0.0000   0.0001 &   6.6058 r
  mprj/o_BUF[70]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.8364   1.0500            2.2191 &   8.8249 r
  mprj/la_data_out[38] (net)                             1   0.3335 
  mprj/la_data_out[38] (user_proj_example)                                     0.0000   1.0500            0.0000 &   8.8249 r
  la_data_out[38] (net) 
  la_data_out[38] (out)                                               1.1822   3.8734   1.0500   0.4832   0.7577 &   9.5827 r
  data arrival time                                                                                                  9.5827

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.5827
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.6827

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4563 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4563 

  slack (with derating applied) (VIOLATED)                                                               -1.6827 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.2264 



  Startpoint: mprj/o_FF[87]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[55]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[87]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.8082   1.0500   0.0000   4.4319 &   5.4934 r
  mprj/o_FF[87]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3304   1.0500            0.8691 &   6.3625 r
  mprj/o_q[87] (net)                                     2   0.0275 
  mprj/o_dly[87]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.2461   0.3304   1.0500   0.0987   0.1050 &   6.4674 r
  mprj/o_dly[87]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3832   1.0500            0.7414 &   7.2088 r
  mprj/o_q_dly[87] (net)                                 2   0.0316 
  mprj/o_BUF[87]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1624   0.3832   1.0500   0.0652   0.0697 &   7.2785 r
  mprj/o_BUF[87]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.4083   1.0500            1.9486 &   9.2272 r
  mprj/la_data_out[55] (net)                             1   0.2925 
  mprj/la_data_out[55] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.2272 r
  la_data_out[55] (net) 
  la_data_out[55] (out)                                               0.1862   3.4445   1.0500   0.0737   0.3515 &   9.5787 r
  data arrival time                                                                                                  9.5787

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.5787
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.6787

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4561 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4561 

  slack (with derating applied) (VIOLATED)                                                               -1.6787 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.2225 



  Startpoint: mprj/o_FF[72]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[40]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[72]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.8061   1.0500   0.0000   3.9335 &   4.9950 r
  mprj/o_FF[72]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4183   1.0500            0.9188 &   5.9139 r
  mprj/o_q[72] (net)                                     2   0.0352 
  mprj/o_dly[72]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.3364   0.4184   1.0500   0.1381   0.1485 &   6.0623 r
  mprj/o_dly[72]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1727   1.0500            0.6126 &   6.6749 r
  mprj/o_q_dly[72] (net)                                 2   0.0116 
  mprj/o_BUF[72]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0367   0.1727   1.0500   0.0149   0.0159 &   6.6909 r
  mprj/o_BUF[72]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.6950   1.0500            2.1432 &   8.8341 r
  mprj/la_data_out[40] (net)                             1   0.3207 
  mprj/la_data_out[40] (user_proj_example)                                     0.0000   1.0500            0.0000 &   8.8341 r
  la_data_out[40] (net) 
  la_data_out[40] (out)                                               1.0417   3.7332   1.0500   0.4216   0.6907 &   9.5249 r
  data arrival time                                                                                                  9.5249

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.5249
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.6249

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4536 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4536 

  slack (with derating applied) (VIOLATED)                                                               -1.6249 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1713 



  Startpoint: mprj/o_FF[127]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[28] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[127]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8104   1.0500   0.0000   4.0501 &   5.1117 r
  mprj/o_FF[127]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2006   1.0500            0.7922 &   5.9038 r
  mprj/o_q[127] (net)                                    2   0.0153 
  mprj/o_dly[127]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2006   1.0500   0.0000   0.0006 &   5.9044 r
  mprj/o_dly[127]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3663   1.0500            0.7240 &   6.6284 r
  mprj/o_q_dly[127] (net)                                2   0.0295 
  mprj/o_BUF[127]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0263   0.3664   1.0500   0.0105   0.0148 &   6.6432 r
  mprj/o_BUF[127]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.7592   1.0500            2.1602 &   8.8034 r
  mprj/io_out[28] (net)                                  1   0.3241 
  mprj/io_out[28] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.8034 r
  io_out[28] (net) 
  io_out[28] (out)                                                    1.0036   3.7904   1.0500   0.4071   0.7055 &   9.5089 r
  data arrival time                                                                                                  9.5089

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.5089
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.6089

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4528 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4528 

  slack (with derating applied) (VIOLATED)                                                               -1.6089 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1561 



  Startpoint: mprj/o_FF[95]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[63]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[95]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.8138   1.0500   0.0000   4.3107 &   5.3722 r
  mprj/o_FF[95]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2114   1.0500            0.7985 &   6.1707 r
  mprj/o_q[95] (net)                                     2   0.0163 
  mprj/o_dly[95]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0433   0.2114   1.0500   0.0171   0.0187 &   6.1894 r
  mprj/o_dly[95]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2842   1.0500            0.6779 &   6.8673 r
  mprj/o_q_dly[95] (net)                                 2   0.0223 
  mprj/o_BUF[95]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0630   0.2842   1.0500   0.0251   0.0273 &   6.8946 r
  mprj/o_BUF[95]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.7530   1.0500            2.1234 &   9.0180 r
  mprj/la_data_out[63] (net)                             1   0.3220 
  mprj/la_data_out[63] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.0180 r
  la_data_out[63] (net) 
  la_data_out[63] (out)                                               0.4014   3.7959   1.0500   0.1592   0.4852 &   9.5032 r
  data arrival time                                                                                                  9.5032

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.5032
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.6032

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4525 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4525 

  slack (with derating applied) (VIOLATED)                                                               -1.6032 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1507 



  Startpoint: mprj/o_FF[86]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[54]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[86]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.8083   1.0500   0.0000   4.4315 &   5.4930 r
  mprj/o_FF[86]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3245   1.0500            0.8628 &   6.3558 r
  mprj/o_q[86] (net)                                     2   0.0265 
  mprj/o_dly[86]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1548   0.3246   1.0500   0.0624   0.0688 &   6.4245 r
  mprj/o_dly[86]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3818   1.0500            0.7404 &   7.1650 r
  mprj/o_q_dly[86] (net)                                 2   0.0315 
  mprj/o_BUF[86]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1002   0.3818   1.0500   0.0390   0.0423 &   7.2072 r
  mprj/o_BUF[86]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.3620   1.0500            1.9420 &   9.1492 r
  mprj/la_data_out[54] (net)                             1   0.2895 
  mprj/la_data_out[54] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.1492 r
  la_data_out[54] (net) 
  la_data_out[54] (out)                                               0.1735   3.3934   1.0500   0.0686   0.3242 &   9.4734 r
  data arrival time                                                                                                  9.4734

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.4734
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.5734

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4511 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4511 

  slack (with derating applied) (VIOLATED)                                                               -1.5734 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1222 



  Startpoint: mprj/o_FF[78]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[46]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[78]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.8082   1.0500   0.0000   4.4321 &   5.4936 r
  mprj/o_FF[78]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2875   1.0500            0.8434 &   6.3370 r
  mprj/o_q[78] (net)                                     2   0.0235 
  mprj/o_dly[78]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.2434   0.2875   1.0500   0.0984   0.1043 &   6.4413 r
  mprj/o_dly[78]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2877   1.0500            0.6824 &   7.1237 r
  mprj/o_q_dly[78] (net)                                 2   0.0226 
  mprj/o_BUF[78]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0123   0.2877   1.0500   0.0050   0.0063 &   7.1299 r
  mprj/o_BUF[78]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.3543   1.0500            1.9245 &   9.0544 r
  mprj/la_data_out[46] (net)                             1   0.2882 
  mprj/la_data_out[46] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.0544 r
  la_data_out[46] (net) 
  la_data_out[46] (out)                                               0.1450   3.3864   1.0500   0.0567   0.3154 &   9.3698 r
  data arrival time                                                                                                  9.3698

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.3698
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4698

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4462 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4462 

  slack (with derating applied) (VIOLATED)                                                               -1.4698 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0236 



  Startpoint: mprj/o_FF[48]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[16]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[48]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.3294   1.0500   0.0000   2.4513 &   3.5129 r
  mprj/o_FF[48]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2466   1.0500            0.8118 &   4.3247 r
  mprj/o_q[48] (net)                                     2   0.0197 
  mprj/o_dly[48]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0290   0.2466   1.0500   0.0116   0.0130 &   4.3377 r
  mprj/o_dly[48]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1183   1.0500            0.5734 &   4.9111 r
  mprj/o_q_dly[48] (net)                                 1   0.0062 
  mprj/o_BUF[48]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0056   0.1183   1.0500   0.0022   0.0025 &   4.9136 r
  mprj/o_BUF[48]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.6087   1.0500            2.6216 &   7.5352 r
  mprj/la_data_out[16] (net)                             1   0.3989 
  mprj/la_data_out[16] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.5352 r
  la_data_out[16] (net) 
  la_data_out[16] (out)                                               3.4059   4.6399   1.0500   1.4421   1.8116 &   9.3468 r
  data arrival time                                                                                                  9.3468

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.3468
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4468

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4451 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4451 

  slack (with derating applied) (VIOLATED)                                                               -1.4468 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0017 



  Startpoint: mprj/o_FF[105]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[6] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[105]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9832   1.0500   0.0000   0.8733 &   1.9349 r
  mprj/o_FF[105]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2268   1.0500            0.7647 &   2.6996 r
  mprj/o_q[105] (net)                                    2   0.0177 
  mprj/o_dly[105]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0451   0.2268   1.0500   0.0183   0.0200 &   2.7196 r
  mprj/o_dly[105]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3256   1.0500            0.7040 &   3.4236 r
  mprj/o_q_dly[105] (net)                                2   0.0262 
  mprj/o_BUF[105]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0426   0.3256   1.0500   0.0169   0.0190 &   3.4426 r
  mprj/o_BUF[105]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.9902   1.0500            3.3896 &   6.8322 r
  mprj/io_out[6] (net)                                   1   0.5190 
  mprj/io_out[6] (user_proj_example)                                           0.0000   1.0500            0.0000 &   6.8322 r
  io_out[6] (net) 
  io_out[6] (out)                                                     4.7455   6.0311   1.0500   1.9480   2.4894 &   9.3216 r
  data arrival time                                                                                                  9.3216

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.3216
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4216

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4439 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4439 

  slack (with derating applied) (VIOLATED)                                                               -1.4216 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9777 



  Startpoint: mprj/o_FF[49]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[17]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[49]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8341   1.0500   0.0000   1.2749 &   2.3364 r
  mprj/o_FF[49]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2162   1.0500            0.7713 &   3.1077 r
  mprj/o_q[49] (net)                                     2   0.0167 
  mprj/o_dly[49]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0208   0.2162   1.0500   0.0084   0.0095 &   3.1171 r
  mprj/o_dly[49]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1364   1.0500            0.5857 &   3.7028 r
  mprj/o_q_dly[49] (net)                                 1   0.0081 
  mprj/o_BUF[49]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1364   1.0500   0.0000   0.0004 &   3.7032 r
  mprj/o_BUF[49]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.8538   1.0500            2.7767 &   6.4799 r
  mprj/la_data_out[17] (net)                             1   0.4222 
  mprj/la_data_out[17] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.4799 r
  la_data_out[17] (net) 
  la_data_out[17] (out)                                               5.1775   4.9017   1.0500   2.4001   2.8287 &   9.3087 r
  data arrival time                                                                                                  9.3087

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.3087
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4087

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4433 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4433 

  slack (with derating applied) (VIOLATED)                                                               -1.4087 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9654 



  Startpoint: mprj/o_FF[101]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[2] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[101]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9975   1.0500   0.0000   0.8647 &   1.9262 r
  mprj/o_FF[101]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0908   1.0500            0.6793 &   2.6056 r
  mprj/o_q[101] (net)                                    1   0.0042 
  mprj/o_dly[101]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0908   1.0500   0.0000   0.0001 &   2.6057 r
  mprj/o_dly[101]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4461   1.0500            0.7605 &   3.3662 r
  mprj/o_q_dly[101] (net)                                2   0.0368 
  mprj/o_BUF[101]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0510   0.4463   1.0500   0.0202   0.0263 &   3.3926 r
  mprj/o_BUF[101]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.5075   1.0500            3.5660 &   6.9586 r
  mprj/io_out[2] (net)                                   1   0.5587 
  mprj/io_out[2] (user_proj_example)                                           0.0000   1.0500            0.0000 &   6.9586 r
  io_out[2] (net) 
  io_out[2] (out)                                                     3.9458   6.5851   1.0500   1.6097   2.3363 &   9.2948 r
  data arrival time                                                                                                  9.2948

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.2948
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3948

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4426 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4426 

  slack (with derating applied) (VIOLATED)                                                               -1.3948 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9522 



  Startpoint: mprj/o_FF[163]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[26] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[163]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8076   1.0500   0.0000   3.9857 &   5.0472 r
  mprj/o_FF[163]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1075   1.0500            0.7341 &   5.7813 r
  mprj/o_q[163] (net)                                    1   0.0060 
  mprj/o_dly[163]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1075   1.0500   0.0000   0.0001 &   5.7815 r
  mprj/o_dly[163]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5238   1.0500            0.8091 &   6.5906 r
  mprj/o_q_dly[163] (net)                                2   0.0439 
  mprj/o_BUF[163]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1547   0.5240   1.0500   0.0631   0.0723 &   6.6629 r
  mprj/o_BUF[163]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.4972   1.0500            2.0311 &   8.6940 r
  mprj/io_oeb[26] (net)                                  1   0.3019 
  mprj/io_oeb[26] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.6940 r
  io_oeb[26] (net) 
  io_oeb[26] (out)                                                    0.7830   3.5230   1.0500   0.3190   0.5728 &   9.2668 r
  data arrival time                                                                                                  9.2668

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.2668
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3668

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4413 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4413 

  slack (with derating applied) (VIOLATED)                                                               -1.3668 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9255 



  Startpoint: mprj/o_FF[90]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[58]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[90]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.8131   1.0500   0.0000   4.3450 &   5.4066 r
  mprj/o_FF[90]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2805   1.0500            0.8393 &   6.2459 r
  mprj/o_q[90] (net)                                     2   0.0229 
  mprj/o_dly[90]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0457   0.2805   1.0500   0.0181   0.0200 &   6.2659 r
  mprj/o_dly[90]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1965   1.0500            0.6254 &   6.8913 r
  mprj/o_q_dly[90] (net)                                 2   0.0139 
  mprj/o_BUF[90]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1965   1.0500   0.0000   0.0004 &   6.8917 r
  mprj/o_BUF[90]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.4794   1.0500            1.9791 &   8.8708 r
  mprj/la_data_out[58] (net)                             1   0.2985 
  mprj/la_data_out[58] (user_proj_example)                                     0.0000   1.0500            0.0000 &   8.8708 r
  la_data_out[58] (net) 
  la_data_out[58] (out)                                               0.2466   3.5158   1.0500   0.0971   0.3819 &   9.2527 r
  data arrival time                                                                                                  9.2527

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.2527
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3527

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4406 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4406 

  slack (with derating applied) (VIOLATED)                                                               -1.3527 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9121 



  Startpoint: mprj/o_FF[80]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[48]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[80]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.8140   1.0500   0.0000   4.2779 &   5.3394 r
  mprj/o_FF[80]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1624   1.0500            0.7700 &   6.1095 r
  mprj/o_q[80] (net)                                     2   0.0116 
  mprj/o_dly[80]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1624   1.0500   0.0000   0.0004 &   6.1099 r
  mprj/o_dly[80]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4247   1.0500            0.7575 &   6.8673 r
  mprj/o_q_dly[80] (net)                                 2   0.0351 
  mprj/o_BUF[80]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.3142   0.4247   1.0500   0.1269   0.1356 &   7.0029 r
  mprj/o_BUF[80]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.2067   1.0500            1.8612 &   8.8642 r
  mprj/la_data_out[48] (net)                             1   0.2762 
  mprj/la_data_out[48] (user_proj_example)                                     0.0000   1.0500            0.0000 &   8.8642 r
  la_data_out[48] (net) 
  la_data_out[48] (out)                                               0.1703   3.2359   1.0500   0.0670   0.3074 &   9.1716 r
  data arrival time                                                                                                  9.1716

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.1716
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2716

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4367 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4367 

  slack (with derating applied) (VIOLATED)                                                               -1.2716 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8349 



  Startpoint: mprj/o_FF[85]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[53]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[85]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.8122   1.0500   0.0000   4.1278 &   5.1893 r
  mprj/o_FF[85]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3678   1.0500            0.8894 &   6.0787 r
  mprj/o_q[85] (net)                                     2   0.0306 
  mprj/o_dly[85]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.3236   0.3679   1.0500   0.1325   0.1419 &   6.2206 r
  mprj/o_dly[85]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4412   1.0500            0.7751 &   6.9956 r
  mprj/o_q_dly[85] (net)                                 2   0.0366 
  mprj/o_BUF[85]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0225   0.4413   1.0500   0.0090   0.0124 &   7.0081 r
  mprj/o_BUF[85]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.2029   1.0500            1.8576 &   8.8657 r
  mprj/la_data_out[53] (net)                             1   0.2758 
  mprj/la_data_out[53] (user_proj_example)                                     0.0000   1.0500            0.0000 &   8.8657 r
  la_data_out[53] (net) 
  la_data_out[53] (out)                                               0.0902   3.2329   1.0500   0.0341   0.2729 &   9.1386 r
  data arrival time                                                                                                  9.1386

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.1386
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2386

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4352 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4352 

  slack (with derating applied) (VIOLATED)                                                               -1.2386 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8034 



  Startpoint: mprj/o_FF[71]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[39]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[71]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.8061   1.0500   0.0000   3.9333 &   4.9948 r
  mprj/o_FF[71]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4671   1.0500            0.9479 &   5.9428 r
  mprj/o_q[71] (net)                                     2   0.0396 
  mprj/o_dly[71]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.3837   0.4672   1.0500   0.1575   0.1700 &   6.1128 r
  mprj/o_dly[71]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1232   1.0500            0.5787 &   6.6915 r
  mprj/o_q_dly[71] (net)                                 1   0.0067 
  mprj/o_BUF[71]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0259   0.1232   1.0500   0.0106   0.0112 &   6.7027 r
  mprj/o_BUF[71]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.3346   1.0500            1.9192 &   8.6219 r
  mprj/la_data_out[39] (net)                             1   0.2875 
  mprj/la_data_out[39] (user_proj_example)                                     0.0000   1.0500            0.0000 &   8.6219 r
  la_data_out[39] (net) 
  la_data_out[39] (out)                                               0.4489   3.3612   1.0500   0.1790   0.4218 &   9.0436 r
  data arrival time                                                                                                  9.0436

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.0436
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1436

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4306 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4306 

  slack (with derating applied) (VIOLATED)                                                               -1.1436 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7130 



  Startpoint: mprj/o_FF[138]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[1] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[138]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.7097   1.0500   0.0000   0.7524 &   1.8139 r
  mprj/o_FF[138]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0969   1.0500            0.6794 &   2.4934 r
  mprj/o_q[138] (net)                                    1   0.0049 
  mprj/o_dly[138]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0969   1.0500   0.0000   0.0002 &   2.4936 r
  mprj/o_dly[138]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3644   1.0500            0.7131 &   3.2067 r
  mprj/o_q_dly[138] (net)                                2   0.0294 
  mprj/o_BUF[138]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0784   0.3645   1.0500   0.0318   0.0371 &   3.2438 r
  mprj/o_BUF[138]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.5469   1.0500            3.5807 &   6.8245 r
  mprj/io_oeb[1] (net)                                   1   0.5616 
  mprj/io_oeb[1] (user_proj_example)                                           0.0000   1.0500            0.0000 &   6.8245 r
  io_oeb[1] (net) 
  io_oeb[1] (out)                                                     3.4849   6.6288   1.0500   1.4243   2.1576 &   8.9821 r
  data arrival time                                                                                                  8.9821

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.9821
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0821

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4277 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4277 

  slack (with derating applied) (VIOLATED)                                                               -1.0821 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6544 



  Startpoint: mprj/o_FF[141]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[4] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[141]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8354   1.0500   0.0000   1.2629 &   2.3245 r
  mprj/o_FF[141]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1425   1.0500            0.7278 &   3.0523 r
  mprj/o_q[141] (net)                                    1   0.0096 
  mprj/o_dly[141]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0160   0.1425   1.0500   0.0065   0.0072 &   3.0595 r
  mprj/o_dly[141]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4273   1.0500            0.7561 &   3.8156 r
  mprj/o_q_dly[141] (net)                                2   0.0353 
  mprj/o_BUF[141]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0214   0.4274   1.0500   0.0081   0.0119 &   3.8274 r
  mprj/o_BUF[141]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.7971   1.0500            3.2368 &   7.0642 r
  mprj/io_oeb[4] (net)                                   1   0.5001 
  mprj/io_oeb[4] (user_proj_example)                                           0.0000   1.0500            0.0000 &   7.0642 r
  io_oeb[4] (net) 
  io_oeb[4] (out)                                                     2.9378   5.8526   1.0500   1.2016   1.7738 &   8.8380 r
  data arrival time                                                                                                  8.8380

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.8380
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9380

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4209 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4209 

  slack (with derating applied) (VIOLATED)                                                               -0.9380 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5171 



  Startpoint: mprj/o_FF[159]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[22] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[159]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8076   1.0500   0.0000   3.9840 &   5.0455 r
  mprj/o_FF[159]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1855   1.0500            0.7833 &   5.8288 r
  mprj/o_q[159] (net)                                    2   0.0138 
  mprj/o_dly[159]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0339   0.1855   1.0500   0.0138   0.0150 &   5.8439 r
  mprj/o_dly[159]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3884   1.0500            0.7390 &   6.5829 r
  mprj/o_q_dly[159] (net)                                2   0.0321 
  mprj/o_BUF[159]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1032   0.3884   1.0500   0.0415   0.0449 &   6.6278 r
  mprj/o_BUF[159]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.1570   1.0500            1.8326 &   8.4604 r
  mprj/io_oeb[22] (net)                                  1   0.2720 
  mprj/io_oeb[22] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.4604 r
  io_oeb[22] (net) 
  io_oeb[22] (out)                                                    0.1670   3.1853   1.0500   0.0671   0.3033 &   8.7637 r
  data arrival time                                                                                                  8.7637

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.7637
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8637

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4173 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4173 

  slack (with derating applied) (VIOLATED)                                                               -0.8637 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4464 



  Startpoint: mprj/o_FF[124]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[25] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[124]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8076   1.0500   0.0000   3.9892 &   5.0507 r
  mprj/o_FF[124]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1321   1.0500            0.7523 &   5.8030 r
  mprj/o_q[124] (net)                                    1   0.0086 
  mprj/o_dly[124]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1321   1.0500   0.0000   0.0004 &   5.8034 r
  mprj/o_dly[124]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5250   1.0500            0.8120 &   6.6154 r
  mprj/o_q_dly[124] (net)                                2   0.0440 
  mprj/o_BUF[124]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0243   0.5251   1.0500   0.0103   0.0163 &   6.6317 r
  mprj/o_BUF[124]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.2555   1.0500            1.8701 &   8.5017 r
  mprj/io_out[25] (net)                                  1   0.2794 
  mprj/io_out[25] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.5017 r
  io_out[25] (net) 
  io_out[25] (out)                                                    0.0000   3.2882   1.0500   0.0000   0.2526 &   8.7543 r
  data arrival time                                                                                                  8.7543

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.7543
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8543

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4169 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4169 

  slack (with derating applied) (VIOLATED)                                                               -0.8543 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4374 



  Startpoint: mprj/o_FF[143]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[6] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[143]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8361   1.0500   0.0000   1.2470 &   2.3086 r
  mprj/o_FF[143]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1302   1.0500            0.7206 &   3.0292 r
  mprj/o_q[143] (net)                                    1   0.0084 
  mprj/o_dly[143]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1302   1.0500   0.0000   0.0004 &   3.0296 r
  mprj/o_dly[143]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3930   1.0500            0.7345 &   3.7641 r
  mprj/o_q_dly[143] (net)                                2   0.0321 
  mprj/o_BUF[143]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.2044   0.3931   1.0500   0.0835   0.0903 &   3.8544 r
  mprj/o_BUF[143]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.4317   1.0500            3.1262 &   6.9807 r
  mprj/io_oeb[6] (net)                                   1   0.4739 
  mprj/io_oeb[6] (user_proj_example)                                           0.0000   1.0500            0.0000 &   6.9807 r
  io_oeb[6] (net) 
  io_oeb[6] (out)                                                     3.2734   5.4825   1.0500   1.3262   1.7681 &   8.7488 r
  data arrival time                                                                                                  8.7488

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.7488
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8488

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4166 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4166 

  slack (with derating applied) (VIOLATED)                                                               -0.8488 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4321 



  Startpoint: mprj/o_FF[104]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[5] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[104]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4865   1.0500   0.0000   1.0705 &   2.1320 r
  mprj/o_FF[104]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1017   1.0500            0.6947 &   2.8267 r
  mprj/o_q[104] (net)                                    1   0.0054 
  mprj/o_dly[104]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0225   0.1017   1.0500   0.0092   0.0097 &   2.8364 r
  mprj/o_dly[104]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3828   1.0500            0.7281 &   3.5645 r
  mprj/o_q_dly[104] (net)                                2   0.0316 
  mprj/o_BUF[104]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1090   0.3828   1.0500   0.0442   0.0477 &   3.6121 r
  mprj/o_BUF[104]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.7528   1.0500            3.2665 &   6.8786 r
  mprj/io_out[5] (net)                                   1   0.4990 
  mprj/io_out[5] (user_proj_example)                                           0.0000   1.0500            0.0000 &   6.8786 r
  io_out[5] (net) 
  io_out[5] (out)                                                     3.3291   5.7950   1.0500   1.3589   1.8681 &   8.7467 r
  data arrival time                                                                                                  8.7467

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.7467
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8467

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4165 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4165 

  slack (with derating applied) (VIOLATED)                                                               -0.8467 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4302 



  Startpoint: mprj/o_FF[38]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[6]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[38]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.7115   1.0500   0.0000   3.2090 &   4.2705 r
  mprj/o_FF[38]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1622   1.0500            0.7683 &   5.0389 r
  mprj/o_q[38] (net)                                     2   0.0115 
  mprj/o_dly[38]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0225   0.1622   1.0500   0.0090   0.0098 &   5.0487 r
  mprj/o_dly[38]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2937   1.0500            0.6793 &   5.7280 r
  mprj/o_q_dly[38] (net)                                 2   0.0232 
  mprj/o_BUF[38]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2937   1.0500   0.0000   0.0009 &   5.7289 r
  mprj/o_BUF[38]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.5815   1.0500            2.0590 &   7.7879 r
  mprj/la_data_out[6] (net)                              1   0.3083 
  mprj/la_data_out[6] (user_proj_example)                                      0.0000   1.0500            0.0000 &   7.7879 r
  la_data_out[6] (net) 
  la_data_out[6] (out)                                                1.5774   3.6110   1.0500   0.6382   0.9200 &   8.7079 r
  data arrival time                                                                                                  8.7079

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.7079
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8079

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4147 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4147 

  slack (with derating applied) (VIOLATED)                                                               -0.8079 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3932 



  Startpoint: mprj/o_FF[144]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[7] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[144]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9400   1.0500   0.0000   1.3057 &   2.3673 r
  mprj/o_FF[144]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1995   1.0500            0.7631 &   3.1303 r
  mprj/o_q[144] (net)                                    2   0.0151 
  mprj/o_dly[144]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1995   1.0500   0.0000   0.0006 &   3.1309 r
  mprj/o_dly[144]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3347   1.0500            0.7076 &   3.8386 r
  mprj/o_q_dly[144] (net)                                2   0.0270 
  mprj/o_BUF[144]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3347   1.0500   0.0000   0.0014 &   3.8400 r
  mprj/o_BUF[144]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.1626   1.0500            2.9921 &   6.8321 r
  mprj/io_oeb[7] (net)                                   1   0.4508 
  mprj/io_oeb[7] (user_proj_example)                                           0.0000   1.0500            0.0000 &   6.8321 r
  io_oeb[7] (net) 
  io_oeb[7] (out)                                                     3.5197   5.2043   1.0500   1.4339   1.8368 &   8.6689 r
  data arrival time                                                                                                  8.6689

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.6689
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7689

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4128 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4128 

  slack (with derating applied) (VIOLATED)                                                               -0.7689 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3561 



  Startpoint: mprj/o_FF[125]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[26] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[125]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8076   1.0500   0.0000   3.9837 &   5.0452 r
  mprj/o_FF[125]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1294   1.0500            0.7507 &   5.7959 r
  mprj/o_q[125] (net)                                    1   0.0083 
  mprj/o_dly[125]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0594   0.1294   1.0500   0.0242   0.0256 &   5.8215 r
  mprj/o_dly[125]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4327   1.0500            0.7582 &   6.5797 r
  mprj/o_q_dly[125] (net)                                2   0.0358 
  mprj/o_BUF[125]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4328   1.0500   0.0000   0.0038 &   6.5835 r
  mprj/o_BUF[125]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.1062   1.0500            1.7999 &   8.3834 r
  mprj/io_out[26] (net)                                  1   0.2670 
  mprj/io_out[26] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.3834 r
  io_out[26] (net) 
  io_out[26] (out)                                                    0.1301   3.1355   1.0500   0.0492   0.2823 &   8.6657 r
  data arrival time                                                                                                  8.6657

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.6657
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7657

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4127 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4127 

  slack (with derating applied) (VIOLATED)                                                               -0.7657 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3531 



  Startpoint: mprj/o_FF[69]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[37]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[69]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.8061   1.0500   0.0000   3.9364 &   4.9980 r
  mprj/o_FF[69]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4491   1.0500            0.9369 &   5.9349 r
  mprj/o_q[69] (net)                                     2   0.0379 
  mprj/o_dly[69]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.4204   0.4492   1.0500   0.1781   0.1912 &   6.1261 r
  mprj/o_dly[69]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.0934   1.0500            0.5577 &   6.6837 r
  mprj/o_q_dly[69] (net)                                 1   0.0036 
  mprj/o_BUF[69]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.0934   1.0500   0.0000   0.0001 &   6.6838 r
  mprj/o_BUF[69]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.0133   1.0500            1.7281 &   8.4119 r
  mprj/la_data_out[37] (net)                             1   0.2589 
  mprj/la_data_out[37] (user_proj_example)                                     0.0000   1.0500            0.0000 &   8.4119 r
  la_data_out[37] (net) 
  la_data_out[37] (out)                                               0.0000   3.0408   1.0500   0.0000   0.2202 &   8.6321 r
  data arrival time                                                                                                  8.6321

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.6321
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7321

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4111 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4111 

  slack (with derating applied) (VIOLATED)                                                               -0.7321 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3210 



  Startpoint: mprj/o_FF[30]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[30]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[30]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.6677   1.0500   0.0000   1.7784 &   2.8399 r
  mprj/o_FF[30]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0891   1.0500            0.7031 &   3.5430 r
  mprj/o_q[30] (net)                                     1   0.0040 
  mprj/o_dly[30]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.0891   1.0500   0.0000   0.0001 &   3.5431 r
  mprj/o_dly[30]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4239   1.0500            0.7486 &   4.2917 r
  mprj/o_q_dly[30] (net)                                 2   0.0350 
  mprj/o_BUF[30]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.3700   0.4239   1.0500   0.1525   0.1637 &   4.4554 r
  mprj/o_BUF[30]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.4833   1.0500            2.6092 &   7.0646 r
  mprj/wbs_dat_o[30] (net)                               1   0.3911 
  mprj/wbs_dat_o[30] (user_proj_example)                                       0.0000   1.0500            0.0000 &   7.0646 r
  wbs_dat_o[30] (net) 
  wbs_dat_o[30] (out)                                                 2.9309   4.5210   1.0500   1.2000   1.5426 &   8.6072 r
  data arrival time                                                                                                  8.6072

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.6072
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7072

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4099 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4099 

  slack (with derating applied) (VIOLATED)                                                               -0.7072 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2973 



  Startpoint: mprj/o_FF[142]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[5] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[142]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4964   1.0500   0.0000   1.0751 &   2.1366 r
  mprj/o_FF[142]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0841   1.0500            0.6819 &   2.8185 r
  mprj/o_q[142] (net)                                    1   0.0035 
  mprj/o_dly[142]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0841   1.0500   0.0000   0.0001 &   2.8186 r
  mprj/o_dly[142]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3995   1.0500            0.7332 &   3.5518 r
  mprj/o_q_dly[142] (net)                                2   0.0327 
  mprj/o_BUF[142]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1324   0.3996   1.0500   0.0534   0.0591 &   3.6109 r
  mprj/o_BUF[142]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.5593   1.0500            3.1234 &   6.7343 r
  mprj/io_oeb[5] (net)                                   1   0.4804 
  mprj/io_oeb[5] (user_proj_example)                                           0.0000   1.0500            0.0000 &   6.7343 r
  io_oeb[5] (net) 
  io_oeb[5] (out)                                                     3.2900   5.6079   1.0500   1.3426   1.8634 &   8.5977 r
  data arrival time                                                                                                  8.5977

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.5977
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6977

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4094 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4094 

  slack (with derating applied) (VIOLATED)                                                               -0.6977 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2882 



  Startpoint: mprj/o_FF[162]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[25] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[162]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8076   1.0500   0.0000   3.9903 &   5.0518 r
  mprj/o_FF[162]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1508   1.0500            0.7632 &   5.8150 r
  mprj/o_q[162] (net)                                    2   0.0104 
  mprj/o_dly[162]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0303   0.1508   1.0500   0.0123   0.0133 &   5.8283 r
  mprj/o_dly[162]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4092   1.0500            0.7452 &   6.5735 r
  mprj/o_q_dly[162] (net)                                2   0.0335 
  mprj/o_BUF[162]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0439   0.4093   1.0500   0.0173   0.0222 &   6.5956 r
  mprj/o_BUF[162]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.0525   1.0500            1.7682 &   8.3638 r
  mprj/io_oeb[25] (net)                                  1   0.2623 
  mprj/io_oeb[25] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.3638 r
  io_oeb[25] (net) 
  io_oeb[25] (out)                                                    0.0000   3.0821   1.0500   0.0000   0.2294 &   8.5932 r
  data arrival time                                                                                                  8.5932

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.5932
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6932

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4092 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4092 

  slack (with derating applied) (VIOLATED)                                                               -0.6932 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2840 



  Startpoint: mprj/o_FF[121]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[22] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[121]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8077   1.0500   0.0000   3.9750 &   5.0365 r
  mprj/o_FF[121]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1995   1.0500            0.7915 &   5.8280 r
  mprj/o_q[121] (net)                                    2   0.0152 
  mprj/o_dly[121]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0650   0.1995   1.0500   0.0263   0.0281 &   5.8561 r
  mprj/o_dly[121]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4287   1.0500            0.7621 &   6.6183 r
  mprj/o_q_dly[121] (net)                                2   0.0354 
  mprj/o_BUF[121]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0395   0.4288   1.0500   0.0161   0.0202 &   6.6384 r
  mprj/o_BUF[121]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.9326   1.0500            1.7064 &   8.3448 r
  mprj/io_out[22] (net)                                  1   0.2519 
  mprj/io_out[22] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.3448 r
  io_out[22] (net) 
  io_out[22] (out)                                                    0.0542   2.9591   1.0500   0.0205   0.2378 &   8.5826 r
  data arrival time                                                                                                  8.5826

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.5826
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6826

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4087 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4087 

  slack (with derating applied) (VIOLATED)                                                               -0.6826 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2739 



  Startpoint: mprj/o_FF[40]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[8]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[40]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.6976   1.0500   0.0000   3.1609 &   4.2224 r
  mprj/o_FF[40]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1111   1.0500            0.7353 &   4.9577 r
  mprj/o_q[40] (net)                                     1   0.0064 
  mprj/o_dly[40]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1111   1.0500   0.0000   0.0002 &   4.9578 r
  mprj/o_dly[40]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3558   1.0500            0.7125 &   5.6703 r
  mprj/o_q_dly[40] (net)                                 2   0.0290 
  mprj/o_BUF[40]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1526   0.3559   1.0500   0.0616   0.0658 &   5.7361 r
  mprj/o_BUF[40]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.4552   1.0500            2.0060 &   7.7421 r
  mprj/la_data_out[8] (net)                              1   0.2982 
  mprj/la_data_out[8] (user_proj_example)                                      0.0000   1.0500            0.0000 &   7.7421 r
  la_data_out[8] (net) 
  la_data_out[8] (out)                                                1.3787   3.4812   1.0500   0.5630   0.8196 &   8.5618 r
  data arrival time                                                                                                  8.5618

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.5618
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6618

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4077 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4077 

  slack (with derating applied) (VIOLATED)                                                               -0.6618 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2541 



  Startpoint: mprj/o_FF[102]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[3] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[102]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2235   1.0500   0.0000   0.9515 &   2.0130 r
  mprj/o_FF[102]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0973   1.0500            0.6874 &   2.7004 r
  mprj/o_q[102] (net)                                    1   0.0049 
  mprj/o_dly[102]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0973   1.0500   0.0000   0.0001 &   2.7005 r
  mprj/o_dly[102]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4266   1.0500            0.7513 &   3.4519 r
  mprj/o_q_dly[102] (net)                                2   0.0352 
  mprj/o_BUF[102]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0279   0.4267   1.0500   0.0105   0.0147 &   3.4666 r
  mprj/o_BUF[102]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.7756   1.0500            3.1748 &   6.6414 r
  mprj/io_out[3] (net)                                   1   0.4954 
  mprj/io_out[3] (user_proj_example)                                           0.0000   1.0500            0.0000 &   6.6414 r
  io_out[3] (net) 
  io_out[3] (out)                                                     2.9982   5.8489   1.0500   1.2259   1.8616 &   8.5030 r
  data arrival time                                                                                                  8.5030

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.5030
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6030

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4049 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4049 

  slack (with derating applied) (VIOLATED)                                                               -0.6030 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1981 



  Startpoint: io_in[0] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[192]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[0] (in)                                                                8.4235                     4.3188 &  26.3188 r
  io_in[0] (net)                                         2   0.7189 
  mprj/io_in[0] (user_proj_example)                                            0.0000   1.0500            0.0000 &  26.3188 r
  mprj/io_in[0] (net) 
  mprj/i_BUF[192]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 10.4731   8.6076   1.0500   4.7378   5.9358 &  32.2547 r
  mprj/i_BUF[192]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2173   1.0500           -0.1599 &  32.0947 r
  mprj/buf_i[192] (net)                                  2   0.0411 
  mprj/i_FF[192]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2178   1.0500   0.0000   0.0057 &  32.1004 r
  data arrival time                                                                                                 32.1004

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[192]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   0.7263 &  31.6867 r
  clock reconvergence pessimism                                                                           0.0000    31.6867
  clock uncertainty                                                                                      -0.1000    31.5867
  library setup time                                                                    1.0000           -0.0810    31.5057
  data required time                                                                                                31.5057
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.5057
  data arrival time                                                                                                -32.1004
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5947

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0888 
  total derate : arrival time                                                                            -0.2913 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3801 

  slack (with derating applied) (VIOLATED)                                                               -0.5947 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2146 



  Startpoint: mprj/o_FF[106]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[7] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[106]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   7.5769   1.0500   0.0000   1.7082 &   2.7697 r
  mprj/o_FF[106]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2986   1.0500            0.8315 &   3.6012 r
  mprj/o_q[106] (net)                                    2   0.0245 
  mprj/o_dly[106]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0666   0.2986   1.0500   0.0271   0.0294 &   3.6306 r
  mprj/o_dly[106]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4522   1.0500            0.7803 &   4.4109 r
  mprj/o_q_dly[106] (net)                                2   0.0376 
  mprj/o_BUF[106]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.4912   0.4523   1.0500   0.2177   0.2316 &   4.6425 r
  mprj/o_BUF[106]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.7197   1.0500            2.6949 &   7.3375 r
  mprj/io_out[7] (net)                                   1   0.4085 
  mprj/io_out[7] (user_proj_example)                                           0.0000   1.0500            0.0000 &   7.3375 r
  io_out[7] (net) 
  io_out[7] (out)                                                     1.8965   4.7562   1.0500   0.7664   1.1555 &   8.4930 r
  data arrival time                                                                                                  8.4930

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.4930
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5930

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4044 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4044 

  slack (with derating applied) (VIOLATED)                                                               -0.5930 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1886 



  Startpoint: mprj/o_FF[39]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[7]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[39]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.7147   1.0500   0.0000   3.2205 &   4.2820 r
  mprj/o_FF[39]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1355   1.0500            0.7528 &   5.0348 r
  mprj/o_q[39] (net)                                     1   0.0089 
  mprj/o_dly[39]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0132   0.1355   1.0500   0.0053   0.0057 &   5.0406 r
  mprj/o_dly[39]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3302   1.0500            0.6991 &   5.7397 r
  mprj/o_q_dly[39] (net)                                 2   0.0266 
  mprj/o_BUF[39]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0060   0.3302   1.0500   0.0023   0.0035 &   5.7432 r
  mprj/o_BUF[39]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.3826   1.0500            1.9543 &   7.6976 r
  mprj/la_data_out[7] (net)                              1   0.2915 
  mprj/la_data_out[7] (user_proj_example)                                      0.0000   1.0500            0.0000 &   7.6976 r
  la_data_out[7] (net) 
  la_data_out[7] (out)                                                1.2612   3.4097   1.0500   0.5104   0.7683 &   8.4659 r
  data arrival time                                                                                                  8.4659

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.4659
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5659

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4031 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4031 

  slack (with derating applied) (VIOLATED)                                                               -0.5659 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1627 



  Startpoint: mprj/o_FF[51]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[19]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[51]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8342   1.0500   0.0000   1.2743 &   2.3358 r
  mprj/o_FF[51]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2524   1.0500            0.7928 &   3.1286 r
  mprj/o_q[51] (net)                                     2   0.0202 
  mprj/o_dly[51]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0549   0.2524   1.0500   0.0223   0.0242 &   3.1528 r
  mprj/o_dly[51]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3374   1.0500            0.7118 &   3.8646 r
  mprj/o_q_dly[51] (net)                                 2   0.0273 
  mprj/o_BUF[51]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3374   1.0500   0.0000   0.0012 &   3.8659 r
  mprj/o_BUF[51]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.5314   1.0500            2.6186 &   6.4845 r
  mprj/la_data_out[19] (net)                             1   0.3942 
  mprj/la_data_out[19] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.4845 r
  la_data_out[19] (net) 
  la_data_out[19] (out)                                               3.7790   4.5747   1.0500   1.6138   1.9748 &   8.4593 r
  data arrival time                                                                                                  8.4593

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.4593
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5593

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4028 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4028 

  slack (with derating applied) (VIOLATED)                                                               -0.5593 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1565 



  Startpoint: mprj/o_FF[114]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[15] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[114]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8076   1.0500   0.0000   3.9933 &   5.0549 r
  mprj/o_FF[114]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0953   1.0500            0.7248 &   5.7797 r
  mprj/o_q[114] (net)                                    1   0.0046 
  mprj/o_dly[114]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0953   1.0500   0.0000   0.0001 &   5.7798 r
  mprj/o_dly[114]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4122   1.0500            0.7417 &   6.5215 r
  mprj/o_q_dly[114] (net)                                2   0.0338 
  mprj/o_BUF[114]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4123   1.0500   0.0000   0.0043 &   6.5258 r
  mprj/o_BUF[114]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.9035   1.0500            1.6899 &   8.2157 r
  mprj/io_out[15] (net)                                  1   0.2494 
  mprj/io_out[15] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.2157 r
  io_out[15] (net) 
  io_out[15] (out)                                                    0.0000   2.9316   1.0500   0.0000   0.2152 &   8.4309 r
  data arrival time                                                                                                  8.4309

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.4309
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5309

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4015 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4015 

  slack (with derating applied) (VIOLATED)                                                               -0.5309 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1294 



  Startpoint: mprj/o_FF[41]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[9]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[41]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.6936   1.0500   0.0000   3.1479 &   4.2094 r
  mprj/o_FF[41]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0972   1.0500            0.7246 &   4.9340 r
  mprj/o_q[41] (net)                                     1   0.0048 
  mprj/o_dly[41]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.0972   1.0500   0.0000   0.0002 &   4.9342 r
  mprj/o_dly[41]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2869   1.0500            0.6691 &   5.6033 r
  mprj/o_q_dly[41] (net)                                 2   0.0226 
  mprj/o_BUF[41]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0156   0.2869   1.0500   0.0062   0.0074 &   5.6107 r
  mprj/o_BUF[41]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.4115   1.0500            1.9925 &   7.6032 r
  mprj/la_data_out[9] (net)                              1   0.2957 
  mprj/la_data_out[9] (user_proj_example)                                      0.0000   1.0500            0.0000 &   7.6032 r
  la_data_out[9] (net) 
  la_data_out[9] (out)                                                1.4071   3.4476   1.0500   0.5722   0.8224 &   8.4256 r
  data arrival time                                                                                                  8.4256

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.4256
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5256

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4012 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4012 

  slack (with derating applied) (VIOLATED)                                                               -0.5256 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1244 



  Startpoint: mprj/o_FF[56]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[24]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[56]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.7962   1.0500   0.0000   3.7402 &   4.8017 r
  mprj/o_FF[56]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1360   1.0500            0.7544 &   5.5561 r
  mprj/o_q[56] (net)                                     2   0.0090 
  mprj/o_dly[56]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1360   1.0500   0.0000   0.0003 &   5.5565 r
  mprj/o_dly[56]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3628   1.0500            0.7190 &   6.2755 r
  mprj/o_q_dly[56] (net)                                 2   0.0297 
  mprj/o_BUF[56]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.3083   0.3628   1.0500   0.1290   0.1367 &   6.4122 r
  mprj/o_BUF[56]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.7843   1.0500            1.6535 &   8.0657 r
  mprj/la_data_out[24] (net)                             1   0.2412 
  mprj/la_data_out[24] (user_proj_example)                                     0.0000   1.0500            0.0000 &   8.0657 r
  la_data_out[24] (net) 
  la_data_out[24] (out)                                               0.3227   2.8133   1.0500   0.1302   0.3132 &   8.3790 r
  data arrival time                                                                                                  8.3790

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.3790
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4790

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3990 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3990 

  slack (with derating applied) (VIOLATED)                                                               -0.4790 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0800 



  Startpoint: mprj/o_FF[57]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[25]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[57]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.7916   1.0500   0.0000   3.6779 &   4.7395 r
  mprj/o_FF[57]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1052   1.0500            0.7322 &   5.4717 r
  mprj/o_q[57] (net)                                     1   0.0057 
  mprj/o_dly[57]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1052   1.0500   0.0000   0.0003 &   5.4719 r
  mprj/o_dly[57]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3990   1.0500            0.7360 &   6.2079 r
  mprj/o_q_dly[57] (net)                                 2   0.0327 
  mprj/o_BUF[57]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.3163   0.3991   1.0500   0.1305   0.1397 &   6.3476 r
  mprj/o_BUF[57]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.8285   1.0500            1.6874 &   8.0350 r
  mprj/la_data_out[25] (net)                             1   0.2455 
  mprj/la_data_out[25] (user_proj_example)                                     0.0000   1.0500            0.0000 &   8.0350 r
  la_data_out[25] (net) 
  la_data_out[25] (out)                                               0.3111   2.8557   1.0500   0.1252   0.3037 &   8.3386 r
  data arrival time                                                                                                  8.3386

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.3386
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4386

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3971 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3971 

  slack (with derating applied) (VIOLATED)                                                               -0.4386 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0416 



  Startpoint: mprj/o_FF[60]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[28]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[60]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.7873   1.0500   0.0000   3.6299 &   4.6914 r
  mprj/o_FF[60]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3819   1.0500            0.8968 &   5.5882 r
  mprj/o_q[60] (net)                                     2   0.0318 
  mprj/o_dly[60]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.3145   0.3820   1.0500   0.1260   0.1357 &   5.7240 r
  mprj/o_dly[60]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1316   1.0500            0.5857 &   6.3097 r
  mprj/o_q_dly[60] (net)                                 1   0.0076 
  mprj/o_BUF[60]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1316   1.0500   0.0000   0.0002 &   6.3099 r
  mprj/o_BUF[60]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.0704   1.0500            1.7753 &   8.0852 r
  mprj/la_data_out[28] (net)                             1   0.2645 
  mprj/la_data_out[28] (user_proj_example)                                     0.0000   1.0500            0.0000 &   8.0852 r
  la_data_out[28] (net) 
  la_data_out[28] (out)                                               0.0927   3.0952   1.0500   0.0350   0.2496 &   8.3348 r
  data arrival time                                                                                                  8.3348

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.3348
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4348

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3969 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3969 

  slack (with derating applied) (VIOLATED)                                                               -0.4348 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0379 



  Startpoint: mprj/o_FF[62]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[30]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[62]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.7866   1.0500   0.0000   3.6219 &   4.6834 r
  mprj/o_FF[62]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3435   1.0500            0.8740 &   5.5574 r
  mprj/o_q[62] (net)                                     2   0.0283 
  mprj/o_dly[62]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0182   0.3436   1.0500   0.0070   0.0104 &   5.5678 r
  mprj/o_dly[62]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2410   1.0500            0.6550 &   6.2228 r
  mprj/o_q_dly[62] (net)                                 2   0.0183 
  mprj/o_BUF[62]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1107   0.2410   1.0500   0.0451   0.0479 &   6.2708 r
  mprj/o_BUF[62]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.8676   1.0500            1.6931 &   7.9639 r
  mprj/la_data_out[30] (net)                             1   0.2482 
  mprj/la_data_out[30] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.9639 r
  la_data_out[30] (net) 
  la_data_out[30] (out)                                               0.1320   2.8981   1.0500   0.0510   0.2396 &   8.2035 r
  data arrival time                                                                                                  8.2035

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.2035
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3035

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3906 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3906 

  slack (with derating applied) (VIOLATED)                                                               -0.3035 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0872 



  Startpoint: mprj/o_FF[55]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[23]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[55]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.7873   1.0500   0.0000   3.6306 &   4.6922 r
  mprj/o_FF[55]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1073   1.0500            0.7337 &   5.4259 r
  mprj/o_q[55] (net)                                     1   0.0059 
  mprj/o_dly[55]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1073   1.0500   0.0000   0.0003 &   5.4261 r
  mprj/o_dly[55]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3195   1.0500            0.6901 &   6.1162 r
  mprj/o_q_dly[55] (net)                                 2   0.0256 
  mprj/o_BUF[55]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0470   0.3195   1.0500   0.0190   0.0210 &   6.1373 r
  mprj/o_BUF[55]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.8146   1.0500            1.6706 &   7.8078 r
  mprj/la_data_out[23] (net)                             1   0.2439 
  mprj/la_data_out[23] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.8078 r
  la_data_out[23] (net) 
  la_data_out[23] (out)                                               0.3962   2.8433   1.0500   0.1609   0.3454 &   8.1532 r
  data arrival time                                                                                                  8.1532

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.1532
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2532

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3882 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3882 

  slack (with derating applied) (VIOLATED)                                                               -0.2532 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1351 



  Startpoint: mprj/o_FF[145]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[8] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[145]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   7.0188   1.0500   0.0000   1.3488 &   2.4104 r
  mprj/o_FF[145]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1959   1.0500            0.7621 &   3.1725 r
  mprj/o_q[145] (net)                                    2   0.0148 
  mprj/o_dly[145]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0302   0.1959   1.0500   0.0121   0.0132 &   3.1857 r
  mprj/o_dly[145]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3355   1.0500            0.7078 &   3.8935 r
  mprj/o_q_dly[145] (net)                                2   0.0271 
  mprj/o_BUF[145]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0392   0.3355   1.0500   0.0155   0.0173 &   3.9108 r
  mprj/o_BUF[145]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.8661   1.0500            2.8447 &   6.7555 r
  mprj/io_oeb[8] (net)                                   1   0.4257 
  mprj/io_oeb[8] (user_proj_example)                                           0.0000   1.0500            0.0000 &   6.7555 r
  io_oeb[8] (net) 
  io_oeb[8] (out)                                                     2.5252   4.8996   1.0500   1.0324   1.3725 &   8.1280 r
  data arrival time                                                                                                  8.1280

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.1280
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2280

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3870 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3870 

  slack (with derating applied) (VIOLATED)                                                               -0.2280 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1590 



  Startpoint: io_in[1] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[193]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[1] (in)                                                                8.6146                     4.4820 &  26.4820 r
  io_in[1] (net)                                         2   0.7389 
  mprj/io_in[1] (user_proj_example)                                            0.0000   1.0500            0.0000 &  26.4820 r
  mprj/io_in[1] (net) 
  mprj/i_BUF[193]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  9.9657   8.7771   1.0500   4.3766   5.5035 &  31.9856 r
  mprj/i_BUF[193]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2180   1.0500           -0.1689 &  31.8167 r
  mprj/buf_i[193] (net)                                  2   0.0398 
  mprj/i_FF[193]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0220   0.2185   1.0500   0.0086   0.0145 &  31.8312 r
  data arrival time                                                                                                 31.8312

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[193]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   0.8493 &  31.8097 r
  clock reconvergence pessimism                                                                           0.0000    31.8097
  clock uncertainty                                                                                      -0.1000    31.7097
  library setup time                                                                    1.0000           -0.0860    31.6237
  data required time                                                                                                31.6237
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.6237
  data arrival time                                                                                                -31.8312
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2075

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0952 
  total derate : arrival time                                                                            -0.2717 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3669 

  slack (with derating applied) (VIOLATED)                                                               -0.2075 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1594 



  Startpoint: wbs_sel_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[232]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_sel_i[2] (in)                                                            6.9736                     3.8306 &  25.8306 r
  wbs_sel_i[2] (net)                                     2   0.6098 
  mprj/wbs_sel_i[2] (user_proj_example)                                        0.0000   1.0500            0.0000 &  25.8306 r
  mprj/wbs_sel_i[2] (net) 
  mprj/i_BUF[232]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  9.0515   7.0414   1.0500   4.7963   5.5258 &  31.3563 r
  mprj/i_BUF[232]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1539   1.0500           -0.1305 &  31.2259 r
  mprj/buf_i[232] (net)                                  2   0.0108 
  mprj/i_FF[232]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0086   0.1539   1.0500   0.0033   0.0039 &  31.2298 r
  data arrival time                                                                                                 31.2298

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[232]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   0.2356 &  31.1960 r
  clock reconvergence pessimism                                                                           0.0000    31.1960
  clock uncertainty                                                                                      -0.1000    31.0960
  library setup time                                                                    1.0000           -0.0448    31.0512
  data required time                                                                                                31.0512
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.0512
  data arrival time                                                                                                -31.2298
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1785

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0629 
  total derate : arrival time                                                                            -0.2702 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3331 

  slack (with derating applied) (VIOLATED)                                                               -0.1785 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1546 



  Startpoint: mprj/o_FF[54]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[22]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[54]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.7873   1.0500   0.0000   3.6306 &   4.6921 r
  mprj/o_FF[54]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0864   1.0500            0.7177 &   5.4098 r
  mprj/o_q[54] (net)                                     1   0.0036 
  mprj/o_dly[54]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.0864   1.0500   0.0000   0.0001 &   5.4099 r
  mprj/o_dly[54]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2302   1.0500            0.6325 &   6.0424 r
  mprj/o_q_dly[54] (net)                                 2   0.0172 
  mprj/o_BUF[54]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2302   1.0500   0.0000   0.0007 &   6.0431 r
  mprj/o_BUF[54]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.8077   1.0500            1.6617 &   7.7048 r
  mprj/la_data_out[22] (net)                             1   0.2431 
  mprj/la_data_out[22] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.7048 r
  la_data_out[22] (net) 
  la_data_out[22] (out)                                               0.3426   2.8363   1.0500   0.1385   0.3213 &   8.0261 r
  data arrival time                                                                                                  8.0261

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.0261
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1261

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3822 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3822 

  slack (with derating applied) (VIOLATED)                                                               -0.1261 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2561 



  Startpoint: mprj/o_FF[103]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[4] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[103]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.6008   1.0500   0.0000   1.1260 &   2.1876 r
  mprj/o_FF[103]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0964   1.0500            0.6924 &   2.8800 r
  mprj/o_q[103] (net)                                    1   0.0048 
  mprj/o_dly[103]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0964   1.0500   0.0000   0.0001 &   2.8801 r
  mprj/o_dly[103]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3817   1.0500            0.7245 &   3.6046 r
  mprj/o_q_dly[103] (net)                                2   0.0311 
  mprj/o_BUF[103]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0282   0.3818   1.0500   0.0108   0.0143 &   3.6189 r
  mprj/o_BUF[103]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.4923   1.0500            3.0373 &   6.6562 r
  mprj/io_out[4] (net)                                   1   0.4714 
  mprj/io_out[4] (user_proj_example)                                           0.0000   1.0500            0.0000 &   6.6562 r
  io_out[4] (net) 
  io_out[4] (out)                                                     1.9258   5.5531   1.0500   0.7767   1.3246 &   7.9808 r
  data arrival time                                                                                                  7.9808

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.9808
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0808

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3800 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3800 

  slack (with derating applied) (VIOLATED)                                                               -0.0808 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2992 



  Startpoint: mprj/o_FF[100]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[1] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[100]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1359   1.0500   0.0000   0.9167 &   1.9783 r
  mprj/o_FF[100]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1168   1.0500            0.7003 &   2.6786 r
  mprj/o_q[100] (net)                                    1   0.0070 
  mprj/o_dly[100]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1168   1.0500   0.0000   0.0003 &   2.6789 r
  mprj/o_dly[100]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4319   1.0500            0.7566 &   3.4355 r
  mprj/o_q_dly[100] (net)                                2   0.0357 
  mprj/o_BUF[100]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4320   1.0500   0.0000   0.0036 &   3.4391 r
  mprj/o_BUF[100]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.9237   1.0500            3.1862 &   6.6253 r
  mprj/io_out[1] (net)                                   1   0.5048 
  mprj/io_out[1] (user_proj_example)                                           0.0000   1.0500            0.0000 &   6.6253 r
  io_out[1] (net) 
  io_out[1] (out)                                                     1.3395   6.0483   1.0500   0.5451   1.2405 &   7.8658 r
  data arrival time                                                                                                  7.8658

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.8658
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0342

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3746 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3746 

  slack (with derating applied) (MET)                                                                     0.0342 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4088 



  Startpoint: mprj/o_FF[115]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[16] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[115]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.6752   1.0500   0.0000   3.1113 &   4.1728 r
  mprj/o_FF[115]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1050   1.0500            0.7302 &   4.9030 r
  mprj/o_q[115] (net)                                    1   0.0057 
  mprj/o_dly[115]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1050   1.0500   0.0000   0.0001 &   4.9032 r
  mprj/o_dly[115]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3926   1.0500            0.7343 &   5.6375 r
  mprj/o_q_dly[115] (net)                                2   0.0325 
  mprj/o_BUF[115]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0479   0.3926   1.0500   0.0190   0.0213 &   5.6588 r
  mprj/o_BUF[115]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.0596   1.0500            1.8249 &   7.4837 r
  mprj/io_out[16] (net)                                  1   0.2662 
  mprj/io_out[16] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.4837 r
  io_out[16] (net) 
  io_out[16] (out)                                                    0.4453   3.0844   1.0500   0.1783   0.3631 &   7.8468 r
  data arrival time                                                                                                  7.8468

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.8468
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0532

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3737 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3737 

  slack (with derating applied) (MET)                                                                     0.0532 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4269 



  Startpoint: mprj/o_FF[45]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[13]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[45]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.6987   1.0500   0.0000   3.1647 &   4.2262 r
  mprj/o_FF[45]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1183   1.0500            0.7408 &   4.9670 r
  mprj/o_q[45] (net)                                     1   0.0071 
  mprj/o_dly[45]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1183   1.0500   0.0000   0.0002 &   4.9672 r
  mprj/o_dly[45]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2682   1.0500            0.6599 &   5.6271 r
  mprj/o_q_dly[45] (net)                                 2   0.0208 
  mprj/o_BUF[45]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1118   0.2682   1.0500   0.0452   0.0483 &   5.6754 r
  mprj/o_BUF[45]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.9466   1.0500            1.7189 &   7.3942 r
  mprj/la_data_out[13] (net)                             1   0.2535 
  mprj/la_data_out[13] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.3942 r
  la_data_out[13] (net) 
  la_data_out[13] (out)                                               0.4670   2.9705   1.0500   0.1903   0.3999 &   7.7941 r
  data arrival time                                                                                                  7.7941

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.7941
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1059

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3711 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3711 

  slack (with derating applied) (MET)                                                                     0.1059 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4770 



  Startpoint: mprj/o_FF[27]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[27]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[27]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.8390   1.0500   0.0000   1.9231 &   2.9846 r
  mprj/o_FF[27]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2104   1.0500            0.7832 &   3.7678 r
  mprj/o_q[27] (net)                                     2   0.0162 
  mprj/o_dly[27]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0398   0.2105   1.0500   0.0161   0.0175 &   3.7852 r
  mprj/o_dly[27]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4632   1.0500            0.7830 &   4.5682 r
  mprj/o_q_dly[27] (net)                                 2   0.0384 
  mprj/o_BUF[27]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1583   0.4634   1.0500   0.0629   0.0706 &   4.6388 r
  mprj/o_BUF[27]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.0350   1.0500            2.3413 &   6.9801 r
  mprj/wbs_dat_o[27] (net)                               1   0.3507 
  mprj/wbs_dat_o[27] (user_proj_example)                                       0.0000   1.0500            0.0000 &   6.9801 r
  wbs_dat_o[27] (net) 
  wbs_dat_o[27] (out)                                                 1.2689   4.0778   1.0500   0.5109   0.8113 &   7.7914 r
  data arrival time                                                                                                  7.7914

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.7914
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1086

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3710 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3710 

  slack (with derating applied) (MET)                                                                     0.1086 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4796 



  Startpoint: mprj/o_FF[19]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[19]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[19]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.5769   1.0500   0.0000   1.7080 &   2.7695 r
  mprj/o_FF[19]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2067   1.0500            0.7770 &   3.5465 r
  mprj/o_q[19] (net)                                     2   0.0158 
  mprj/o_dly[19]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.2067   1.0500   0.0000   0.0006 &   3.5472 r
  mprj/o_dly[19]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2179   1.0500            0.6364 &   4.1836 r
  mprj/o_q_dly[19] (net)                                 2   0.0160 
  mprj/o_BUF[19]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0594   0.2179   1.0500   0.0242   0.0259 &   4.2095 r
  mprj/o_BUF[19]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.1621   1.0500            2.4417 &   6.6513 r
  mprj/wbs_dat_o[19] (net)                               1   0.3633 
  mprj/wbs_dat_o[19] (user_proj_example)                                       0.0000   1.0500            0.0000 &   6.6513 r
  wbs_dat_o[19] (net) 
  wbs_dat_o[19] (out)                                                 2.0361   4.1943   1.0500   0.8324   1.1290 &   7.7803 r
  data arrival time                                                                                                  7.7803

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.7803
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1197

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3705 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3705 

  slack (with derating applied) (MET)                                                                     0.1197 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4902 



  Startpoint: mprj/o_FF[35]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[3]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[35]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.2626   1.0500   0.0000   2.3257 &   3.3872 r
  mprj/o_FF[35]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1728   1.0500            0.7676 &   4.1548 r
  mprj/o_q[35] (net)                                     2   0.0126 
  mprj/o_dly[35]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0380   0.1728   1.0500   0.0151   0.0164 &   4.1712 r
  mprj/o_dly[35]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3551   1.0500            0.7176 &   4.8888 r
  mprj/o_q_dly[35] (net)                                 2   0.0290 
  mprj/o_BUF[35]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0485   0.3551   1.0500   0.0195   0.0217 &   4.9105 r
  mprj/o_BUF[35]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.4575   1.0500            2.0193 &   6.9298 r
  mprj/la_data_out[3] (net)                              1   0.2998 
  mprj/la_data_out[3] (user_proj_example)                                      0.0000   1.0500            0.0000 &   6.9298 r
  la_data_out[3] (net) 
  la_data_out[3] (out)                                                1.4106   3.4951   1.0500   0.5700   0.8296 &   7.7593 r
  data arrival time                                                                                                  7.7593

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.7593
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1407

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3695 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3695 

  slack (with derating applied) (MET)                                                                     0.1407 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5102 



  Startpoint: mprj/o_FF[15]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[15]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[15]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9823   1.0500   0.0000   0.8737 &   1.9352 r
  mprj/o_FF[15]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0845   1.0500            0.6746 &   2.6098 r
  mprj/o_q[15] (net)                                     1   0.0036 
  mprj/o_dly[15]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.0845   1.0500   0.0000   0.0001 &   2.6099 r
  mprj/o_dly[15]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2817   1.0500            0.6640 &   3.2739 r
  mprj/o_q_dly[15] (net)                                 2   0.0221 
  mprj/o_BUF[15]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0370   0.2817   1.0500   0.0147   0.0163 &   3.2902 r
  mprj/o_BUF[15]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.5867   1.0500            2.6450 &   5.9352 r
  mprj/wbs_dat_o[15] (net)                               1   0.3989 
  mprj/wbs_dat_o[15] (user_proj_example)                                       0.0000   1.0500            0.0000 &   5.9352 r
  wbs_dat_o[15] (net) 
  wbs_dat_o[15] (out)                                                 3.4440   4.6321   1.0500   1.4140   1.7962 &   7.7314 r
  data arrival time                                                                                                  7.7314

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.7314
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1686

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3682 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3682 

  slack (with derating applied) (MET)                                                                     0.1686 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5368 



  Startpoint: mprj/o_FF[43]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[11]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[43]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.6788   1.0500   0.0000   3.1030 &   4.1645 r
  mprj/o_FF[43]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1110   1.0500            0.7349 &   4.8994 r
  mprj/o_q[43] (net)                                     1   0.0063 
  mprj/o_dly[43]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1110   1.0500   0.0000   0.0002 &   4.8995 r
  mprj/o_dly[43]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3062   1.0500            0.6823 &   5.5819 r
  mprj/o_q_dly[43] (net)                                 2   0.0244 
  mprj/o_BUF[43]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1191   0.3062   1.0500   0.0482   0.0516 &   5.6334 r
  mprj/o_BUF[43]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.9365   1.0500            1.7213 &   7.3548 r
  mprj/la_data_out[11] (net)                             1   0.2531 
  mprj/la_data_out[11] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.3548 r
  la_data_out[11] (net) 
  la_data_out[11] (out)                                               0.3895   2.9589   1.0500   0.1557   0.3592 &   7.7139 r
  data arrival time                                                                                                  7.7139

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.7139
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1861

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3673 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3673 

  slack (with derating applied) (MET)                                                                     0.1861 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5534 



  Startpoint: mprj/o_FF[47]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[15]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[47]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.4438   1.0500   0.0000   2.6139 &   3.6755 r
  mprj/o_FF[47]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1981   1.0500            0.7852 &   4.4606 r
  mprj/o_q[47] (net)                                     2   0.0150 
  mprj/o_dly[47]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1981   1.0500   0.0000   0.0006 &   4.4613 r
  mprj/o_dly[47]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1499   1.0500            0.5927 &   5.0540 r
  mprj/o_q_dly[47] (net)                                 1   0.0094 
  mprj/o_BUF[47]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0059   0.1499   1.0500   0.0023   0.0028 &   5.0568 r
  mprj/o_BUF[47]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.3371   1.0500            1.9201 &   6.9769 r
  mprj/la_data_out[15] (net)                             1   0.2877 
  mprj/la_data_out[15] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.9769 r
  la_data_out[15] (net) 
  la_data_out[15] (out)                                               1.1474   3.3637   1.0500   0.4587   0.7058 &   7.6827 r
  data arrival time                                                                                                  7.6827

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.6827
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2173

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3658 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3658 

  slack (with derating applied) (MET)                                                                     0.2173 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5832 



  Startpoint: mprj/o_FF[116]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[17] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[116]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.6764   1.0500   0.0000   3.1087 &   4.1702 r
  mprj/o_FF[116]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1960   1.0500            0.7875 &   4.9577 r
  mprj/o_q[116] (net)                                    2   0.0148 
  mprj/o_dly[116]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1960   1.0500   0.0000   0.0005 &   4.9582 r
  mprj/o_dly[116]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3903   1.0500            0.7388 &   5.6970 r
  mprj/o_q_dly[116] (net)                                2   0.0318 
  mprj/o_BUF[116]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3904   1.0500   0.0000   0.0031 &   5.7001 r
  mprj/o_BUF[116]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.6296   1.0500            1.5898 &   7.2899 r
  mprj/io_out[17] (net)                                  1   0.2285 
  mprj/io_out[17] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.2899 r
  io_out[17] (net) 
  io_out[17] (out)                                                    0.5085   2.6480   1.0500   0.2075   0.3549 &   7.6448 r
  data arrival time                                                                                                  7.6448

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.6448
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2552

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3640 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3640 

  slack (with derating applied) (MET)                                                                     0.2552 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6192 



  Startpoint: mprj/o_FF[113]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[14] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[113]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.6252   1.0500   0.0000   2.9652 &   4.0267 r
  mprj/o_FF[113]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1691   1.0500            0.7710 &   4.7978 r
  mprj/o_q[113] (net)                                    2   0.0122 
  mprj/o_dly[113]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1691   1.0500   0.0000   0.0005 &   4.7982 r
  mprj/o_dly[113]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3186   1.0500            0.6951 &   5.4933 r
  mprj/o_q_dly[113] (net)                                2   0.0255 
  mprj/o_BUF[113]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3186   1.0500   0.0000   0.0012 &   5.4945 r
  mprj/o_BUF[113]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.0988   1.0500            1.8054 &   7.2999 r
  mprj/io_out[14] (net)                                  1   0.2669 
  mprj/io_out[14] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.2999 r
  io_out[14] (net) 
  io_out[14] (out)                                                    0.1436   3.1241   1.0500   0.0544   0.2751 &   7.5750 r
  data arrival time                                                                                                  7.5750

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.5750
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3250

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3607 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3607 

  slack (with derating applied) (MET)                                                                     0.3250 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6857 



  Startpoint: mprj/o_FF[34]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[2]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[34]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8351   1.0500   0.0000   1.2663 &   2.3278 r
  mprj/o_FF[34]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1201   1.0500            0.7135 &   3.0413 r
  mprj/o_q[34] (net)                                     1   0.0074 
  mprj/o_dly[34]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0269   0.1201   1.0500   0.0109   0.0118 &   3.0531 r
  mprj/o_dly[34]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3799   1.0500            0.7255 &   3.7786 r
  mprj/o_q_dly[34] (net)                                 2   0.0309 
  mprj/o_BUF[34]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1371   0.3800   1.0500   0.0545   0.0605 &   3.8391 r
  mprj/o_BUF[34]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.1246   1.0500            2.4068 &   6.2458 r
  mprj/la_data_out[2] (net)                              1   0.3594 
  mprj/la_data_out[2] (user_proj_example)                                      0.0000   1.0500            0.0000 &   6.2458 r
  la_data_out[2] (net) 
  la_data_out[2] (out)                                                2.4863   4.1607   1.0500   1.0134   1.3245 &   7.5703 r
  data arrival time                                                                                                  7.5703

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.5703
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3297

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3605 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3605 

  slack (with derating applied) (MET)                                                                     0.3297 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6902 



  Startpoint: mprj/o_FF[153]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[16] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[153]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.6753   1.0500   0.0000   3.1111 &   4.1726 r
  mprj/o_FF[153]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1197   1.0500            0.7415 &   4.9141 r
  mprj/o_q[153] (net)                                    1   0.0073 
  mprj/o_dly[153]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1197   1.0500   0.0000   0.0003 &   4.9144 r
  mprj/o_dly[153]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4420   1.0500            0.7629 &   5.6773 r
  mprj/o_q_dly[153] (net)                                2   0.0366 
  mprj/o_BUF[153]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1521   0.4421   1.0500   0.0613   0.0679 &   5.7452 r
  mprj/o_BUF[153]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.5903   1.0500            1.5516 &   7.2968 r
  mprj/io_oeb[16] (net)                                  1   0.2243 
  mprj/io_oeb[16] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.2968 r
  io_oeb[16] (net) 
  io_oeb[16] (out)                                                    0.1584   2.6154   1.0500   0.0598   0.2210 &   7.5178 r
  data arrival time                                                                                                  7.5178

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.5178
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3822

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3580 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3580 

  slack (with derating applied) (MET)                                                                     0.3822 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.7402 



  Startpoint: mprj/o_FF[107]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[8] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[107]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9969   1.0500   0.0000   1.3365 &   2.3980 r
  mprj/o_FF[107]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1929   1.0500            0.7600 &   3.1581 r
  mprj/o_q[107] (net)                                    2   0.0145 
  mprj/o_dly[107]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0442   0.1929   1.0500   0.0180   0.0193 &   3.1773 r
  mprj/o_dly[107]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3485   1.0500            0.7155 &   3.8928 r
  mprj/o_q_dly[107] (net)                                2   0.0284 
  mprj/o_BUF[107]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0434   0.3486   1.0500   0.0172   0.0195 &   3.9123 r
  mprj/o_BUF[107]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.3234   1.0500            2.5372 &   6.4495 r
  mprj/io_out[8] (net)                                   1   0.3778 
  mprj/io_out[8] (user_proj_example)                                           0.0000   1.0500            0.0000 &   6.4495 r
  io_out[8] (net) 
  io_out[8] (out)                                                     1.8764   4.3562   1.0500   0.7641   1.0667 &   7.5161 r
  data arrival time                                                                                                  7.5161

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.5161
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3839

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3579 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3579 

  slack (with derating applied) (MET)                                                                     0.3839 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.7418 



  Startpoint: mprj/o_FF[46]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[14]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[46]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.5336   1.0500   0.0000   2.7653 &   3.8268 r
  mprj/o_FF[46]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2049   1.0500            0.7904 &   4.6172 r
  mprj/o_q[46] (net)                                     2   0.0157 
  mprj/o_dly[46]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0222   0.2049   1.0500   0.0087   0.0098 &   4.6270 r
  mprj/o_dly[46]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1159   1.0500            0.5698 &   5.1968 r
  mprj/o_q_dly[46] (net)                                 1   0.0060 
  mprj/o_BUF[46]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1159   1.0500   0.0000   0.0002 &   5.1970 r
  mprj/o_BUF[46]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.1089   1.0500            1.7860 &   6.9830 r
  mprj/la_data_out[14] (net)                             1   0.2676 
  mprj/la_data_out[14] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.9830 r
  la_data_out[14] (net) 
  la_data_out[14] (out)                                               0.6989   3.1358   1.0500   0.2724   0.5025 &   7.4856 r
  data arrival time                                                                                                  7.4856

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.4856
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4144

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3565 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3565 

  slack (with derating applied) (MET)                                                                     0.4144 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.7709 



  Startpoint: mprj/o_FF[28]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[28]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[28]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.7788   1.0500   0.0000   1.8700 &   2.9315 r
  mprj/o_FF[28]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1999   1.0500            0.7761 &   3.7076 r
  mprj/o_q[28] (net)                                     2   0.0152 
  mprj/o_dly[28]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0309   0.1999   1.0500   0.0125   0.0135 &   3.7211 r
  mprj/o_dly[28]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4148   1.0500            0.7545 &   4.4756 r
  mprj/o_q_dly[28] (net)                                 2   0.0342 
  mprj/o_BUF[28]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1763   0.4148   1.0500   0.0685   0.0745 &   4.5501 r
  mprj/o_BUF[28]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.7273   1.0500            2.1919 &   6.7420 r
  mprj/wbs_dat_o[28] (net)                               1   0.3247 
  mprj/wbs_dat_o[28] (user_proj_example)                                       0.0000   1.0500            0.0000 &   6.7420 r
  wbs_dat_o[28] (net) 
  wbs_dat_o[28] (out)                                                 1.1894   3.7605   1.0500   0.4787   0.7400 &   7.4820 r
  data arrival time                                                                                                  7.4820

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.4820
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4180

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3563 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3563 

  slack (with derating applied) (MET)                                                                     0.4180 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.7743 



  Startpoint: mprj/o_FF[120]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[21] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[120]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.6755   1.0500   0.0000   3.1107 &   4.1722 r
  mprj/o_FF[120]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1765   1.0500            0.7761 &   4.9483 r
  mprj/o_q[120] (net)                                    2   0.0129 
  mprj/o_dly[120]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1765   1.0500   0.0000   0.0005 &   4.9488 r
  mprj/o_dly[120]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3827   1.0500            0.7348 &   5.6835 r
  mprj/o_q_dly[120] (net)                                2   0.0315 
  mprj/o_BUF[120]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0995   0.3827   1.0500   0.0405   0.0438 &   5.7273 r
  mprj/o_BUF[120]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.5546   1.0500            1.5136 &   7.2409 r
  mprj/io_out[21] (net)                                  1   0.2197 
  mprj/io_out[21] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.2409 r
  io_out[21] (net) 
  io_out[21] (out)                                                    0.0000   2.5739   1.0500   0.0000   0.1678 &   7.4087 r
  data arrival time                                                                                                  7.4087

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.4087
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4913

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3528 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3528 

  slack (with derating applied) (MET)                                                                     0.4913 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8441 



  Startpoint: mprj/o_FF[36]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[4]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[36]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.3114   1.0500   0.0000   2.3877 &   3.4493 r
  mprj/o_FF[36]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1799   1.0500            0.7725 &   4.2217 r
  mprj/o_q[36] (net)                                     2   0.0132 
  mprj/o_dly[36]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1799   1.0500   0.0000   0.0005 &   4.2223 r
  mprj/o_dly[36]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3584   1.0500            0.7203 &   4.9426 r
  mprj/o_q_dly[36] (net)                                 2   0.0293 
  mprj/o_BUF[36]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1412   0.3584   1.0500   0.0570   0.0613 &   5.0038 r
  mprj/o_BUF[36]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.2799   1.0500            1.9218 &   6.9256 r
  mprj/la_data_out[4] (net)                              1   0.2843 
  mprj/la_data_out[4] (user_proj_example)                                      0.0000   1.0500            0.0000 &   6.9256 r
  la_data_out[4] (net) 
  la_data_out[4] (out)                                                0.6116   3.3162   1.0500   0.2490   0.4830 &   7.4086 r
  data arrival time                                                                                                  7.4086

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.4086
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4914

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3528 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3528 

  slack (with derating applied) (MET)                                                                     0.4914 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8442 



  Startpoint: mprj/o_FF[52]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[20]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[52]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.6256   1.0500   0.0000   2.9642 &   4.0258 r
  mprj/o_FF[52]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1865   1.0500            0.7811 &   4.8069 r
  mprj/o_q[52] (net)                                     2   0.0139 
  mprj/o_dly[52]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1865   1.0500   0.0000   0.0005 &   4.8074 r
  mprj/o_dly[52]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3579   1.0500            0.7171 &   5.5246 r
  mprj/o_q_dly[52] (net)                                 2   0.0287 
  mprj/o_BUF[52]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0301   0.3580   1.0500   0.0116   0.0162 &   5.5407 r
  mprj/o_BUF[52]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.6898   1.0500            1.5993 &   7.1400 r
  mprj/la_data_out[20] (net)                             1   0.2328 
  mprj/la_data_out[20] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.1400 r
  la_data_out[20] (net) 
  la_data_out[20] (out)                                               0.2055   2.7185   1.0500   0.0818   0.2563 &   7.3964 r
  data arrival time                                                                                                  7.3964

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.3964
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5036

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3522 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3522 

  slack (with derating applied) (MET)                                                                     0.5036 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8558 



  Startpoint: mprj/o_FF[158]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[21] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[158]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.6254   1.0500   0.0000   2.9647 &   4.0263 r
  mprj/o_FF[158]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3190   1.0500            0.8567 &   4.8830 r
  mprj/o_q[158] (net)                                    2   0.0260 
  mprj/o_dly[158]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0110   0.3191   1.0500   0.0042   0.0078 &   4.8908 r
  mprj/o_dly[158]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3739   1.0500            0.7323 &   5.6231 r
  mprj/o_q_dly[158] (net)                                2   0.0302 
  mprj/o_BUF[158]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3740   1.0500   0.0000   0.0036 &   5.6267 r
  mprj/o_BUF[158]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.6364   1.0500            1.5559 &   7.1826 r
  mprj/io_oeb[21] (net)                                  1   0.2267 
  mprj/io_oeb[21] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.1826 r
  io_oeb[21] (net) 
  io_oeb[21] (out)                                                    0.0000   2.6571   1.0500   0.0000   0.1759 &   7.3585 r
  data arrival time                                                                                                  7.3585

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.3585
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5415

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3504 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3504 

  slack (with derating applied) (MET)                                                                     0.5415 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8919 



  Startpoint: mprj/o_FF[109]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[10] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[109]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8354   1.0500   0.0000   1.2630 &   2.3245 r
  mprj/o_FF[109]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1615   1.0500            0.7390 &   3.0636 r
  mprj/o_q[109] (net)                                    2   0.0114 
  mprj/o_dly[109]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0581   0.1615   1.0500   0.0234   0.0249 &   3.0885 r
  mprj/o_dly[109]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3701   1.0500            0.7233 &   3.8119 r
  mprj/o_q_dly[109] (net)                                2   0.0299 
  mprj/o_BUF[109]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0320   0.3702   1.0500   0.0124   0.0163 &   3.8282 r
  mprj/o_BUF[109]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.2227   1.0500            2.4804 &   6.3086 r
  mprj/io_out[10] (net)                                  1   0.3688 
  mprj/io_out[10] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.3086 r
  io_out[10] (net) 
  io_out[10] (out)                                                    1.8025   4.2533   1.0500   0.7357   1.0167 &   7.3253 r
  data arrival time                                                                                                  7.3253

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.3253
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5747

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3488 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3488 

  slack (with derating applied) (MET)                                                                     0.5747 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9236 



  Startpoint: mprj/o_FF[117]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[18] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[117]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.6252   1.0500   0.0000   2.9652 &   4.0268 r
  mprj/o_FF[117]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1770   1.0500            0.7756 &   4.8024 r
  mprj/o_q[117] (net)                                    2   0.0130 
  mprj/o_dly[117]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1770   1.0500   0.0000   0.0005 &   4.8029 r
  mprj/o_dly[117]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5505   1.0500            0.8310 &   5.6339 r
  mprj/o_q_dly[117] (net)                                2   0.0463 
  mprj/o_BUF[117]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.3551   0.5508   1.0500   0.1447   0.1584 &   5.7923 r
  mprj/o_BUF[117]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.0198   1.0500            1.2633 &   7.0556 r
  mprj/io_out[18] (net)                                  1   0.1758 
  mprj/io_out[18] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.0556 r
  io_out[18] (net) 
  io_out[18] (out)                                                    0.0343   2.0314   1.0500   0.0130   0.1016 &   7.1572 r
  data arrival time                                                                                                  7.1572

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.1572
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7428

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3408 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3408 

  slack (with derating applied) (MET)                                                                     0.7428 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.0836 



  Startpoint: mprj/o_FF[26]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[26]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[26]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.8389   1.0500   0.0000   1.9304 &   2.9919 r
  mprj/o_FF[26]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2170   1.0500            0.7870 &   3.7789 r
  mprj/o_q[26] (net)                                     2   0.0168 
  mprj/o_dly[26]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.2170   1.0500   0.0000   0.0007 &   3.7796 r
  mprj/o_dly[26]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3567   1.0500            0.7196 &   4.4992 r
  mprj/o_q_dly[26] (net)                                 2   0.0286 
  mprj/o_BUF[26]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3569   1.0500   0.0000   0.0037 &   4.5029 r
  mprj/o_BUF[26]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.5285   1.0500            2.0683 &   6.5712 r
  mprj/wbs_dat_o[26] (net)                               1   0.3066 
  mprj/wbs_dat_o[26] (user_proj_example)                                       0.0000   1.0500            0.0000 &   6.5712 r
  wbs_dat_o[26] (net) 
  wbs_dat_o[26] (out)                                                 0.7991   3.5646   1.0500   0.3253   0.5780 &   7.1492 r
  data arrival time                                                                                                  7.1492

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.1492
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7508

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3404 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3404 

  slack (with derating applied) (MET)                                                                     0.7508 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.0913 



  Startpoint: mprj/o_FF[16]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[16]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[16]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9817   1.0500   0.0000   0.8739 &   1.9354 r
  mprj/o_FF[16]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1113   1.0500            0.6940 &   2.6294 r
  mprj/o_q[16] (net)                                     1   0.0064 
  mprj/o_dly[16]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1113   1.0500   0.0000   0.0003 &   2.6297 r
  mprj/o_dly[16]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2725   1.0500            0.6619 &   3.2915 r
  mprj/o_q_dly[16] (net)                                 2   0.0212 
  mprj/o_BUF[16]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2725   1.0500   0.0000   0.0009 &   3.2924 r
  mprj/o_BUF[16]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.3157   1.0500            2.4960 &   5.7884 r
  mprj/wbs_dat_o[16] (net)                               1   0.3752 
  mprj/wbs_dat_o[16] (user_proj_example)                                       0.0000   1.0500            0.0000 &   5.7884 r
  wbs_dat_o[16] (net) 
  wbs_dat_o[16] (out)                                                 2.4453   4.3601   1.0500   0.9985   1.3474 &   7.1358 r
  data arrival time                                                                                                  7.1358

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.1358
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7642

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3398 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3398 

  slack (with derating applied) (MET)                                                                     0.7642 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.1040 



  Startpoint: mprj/o_FF[154]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[17] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[154]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.6761   1.0500   0.0000   3.1095 &   4.1710 r
  mprj/o_FF[154]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2262   1.0500            0.8050 &   4.9760 r
  mprj/o_q[154] (net)                                    2   0.0177 
  mprj/o_dly[154]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2262   1.0500   0.0000   0.0006 &   4.9767 r
  mprj/o_dly[154]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3261   1.0500            0.7044 &   5.6810 r
  mprj/o_q_dly[154] (net)                                2   0.0262 
  mprj/o_BUF[154]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0419   0.3261   1.0500   0.0166   0.0187 &   5.6997 r
  mprj/o_BUF[154]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.1390   1.0500            1.3155 &   7.0152 r
  mprj/io_oeb[17] (net)                                  1   0.1859 
  mprj/io_oeb[17] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.0152 r
  io_oeb[17] (net) 
  io_oeb[17] (out)                                                    0.0000   2.1545   1.0500   0.0000   0.1070 &   7.1222 r
  data arrival time                                                                                                  7.1222

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.1222
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7778

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3392 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3392 

  slack (with derating applied) (MET)                                                                     0.7778 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.1170 



  Startpoint: mprj/o_FF[50]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[18]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[50]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8342   1.0500   0.0000   1.2743 &   2.3359 r
  mprj/o_FF[50]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2201   1.0500            0.7736 &   3.1095 r
  mprj/o_q[50] (net)                                     2   0.0171 
  mprj/o_dly[50]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.2201   1.0500   0.0000   0.0007 &   3.1102 r
  mprj/o_dly[50]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2145   1.0500            0.6354 &   3.7456 r
  mprj/o_q_dly[50] (net)                                 2   0.0156 
  mprj/o_BUF[50]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0233   0.2145   1.0500   0.0092   0.0102 &   3.7558 r
  mprj/o_BUF[50]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.5359   1.0500            2.0759 &   5.8316 r
  mprj/la_data_out[18] (net)                             1   0.3075 
  mprj/la_data_out[18] (user_proj_example)                                     0.0000   1.0500            0.0000 &   5.8316 r
  la_data_out[18] (net) 
  la_data_out[18] (out)                                               2.4627   3.5670   1.0500   1.0039   1.2664 &   7.0980 r
  data arrival time                                                                                                  7.0980

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.0980
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.8020

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3380 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3380 

  slack (with derating applied) (MET)                                                                     0.8020 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.1400 



  Startpoint: mprj/o_FF[155]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[18] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[155]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.6769   1.0500   0.0000   3.1077 &   4.1692 r
  mprj/o_FF[155]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1877   1.0500            0.7827 &   4.9519 r
  mprj/o_q[155] (net)                                    2   0.0140 
  mprj/o_dly[155]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1877   1.0500   0.0000   0.0005 &   4.9524 r
  mprj/o_dly[155]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4824   1.0500            0.7921 &   5.7445 r
  mprj/o_q_dly[155] (net)                                2   0.0402 
  mprj/o_BUF[155]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1442   0.4825   1.0500   0.0586   0.0665 &   5.8111 r
  mprj/o_BUF[155]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.8649   1.0500            1.1827 &   6.9937 r
  mprj/io_oeb[18] (net)                                  1   0.1625 
  mprj/io_oeb[18] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.9937 r
  io_oeb[18] (net) 
  io_oeb[18] (out)                                                    0.0000   1.8733   1.0500   0.0000   0.0711 &   7.0648 r
  data arrival time                                                                                                  7.0648

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.0648
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.8352

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3364 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3364 

  slack (with derating applied) (MET)                                                                     0.8352 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.1716 



  Startpoint: mprj/o_FF[17]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[17]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[17]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.5769   1.0500   0.0000   1.7082 &   2.7697 r
  mprj/o_FF[17]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1927   1.0500            0.7688 &   3.5385 r
  mprj/o_q[17] (net)                                     2   0.0145 
  mprj/o_dly[17]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0723   0.1927   1.0500   0.0291   0.0311 &   3.5696 r
  mprj/o_dly[17]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3021   1.0500            0.6871 &   4.2567 r
  mprj/o_q_dly[17] (net)                                 2   0.0240 
  mprj/o_BUF[17]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1192   0.3021   1.0500   0.0454   0.0486 &   4.3053 r
  mprj/o_BUF[17]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.7611   1.0500            2.1536 &   6.4589 r
  mprj/wbs_dat_o[17] (net)                               1   0.3243 
  mprj/wbs_dat_o[17] (user_proj_example)                                       0.0000   1.0500            0.0000 &   6.4589 r
  wbs_dat_o[17] (net) 
  wbs_dat_o[17] (out)                                                 0.5017   3.7945   1.0500   0.2009   0.4917 &   6.9506 r
  data arrival time                                                                                                  6.9506

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.9506
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.9494

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3310 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3310 

  slack (with derating applied) (MET)                                                                     0.9494 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.2804 



  Startpoint: mprj/o_FF[20]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[20]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[20]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.3912   1.0500   0.0000   1.5798 &   2.6414 r
  mprj/o_FF[20]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2432   1.0500            0.7957 &   3.4370 r
  mprj/o_q[20] (net)                                     2   0.0193 
  mprj/o_dly[20]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0277   0.2432   1.0500   0.0111   0.0124 &   3.4495 r
  mprj/o_dly[20]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2432   1.0500            0.6541 &   4.1035 r
  mprj/o_q_dly[20] (net)                                 2   0.0184 
  mprj/o_BUF[20]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0984   0.2432   1.0500   0.0395   0.0421 &   4.1456 r
  mprj/o_BUF[20]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.6414   1.0500            2.0889 &   6.2345 r
  mprj/wbs_dat_o[20] (net)                               1   0.3140 
  mprj/wbs_dat_o[20] (user_proj_example)                                       0.0000   1.0500            0.0000 &   6.2345 r
  wbs_dat_o[20] (net) 
  wbs_dat_o[20] (out)                                                 1.0123   3.6735   1.0500   0.4114   0.6980 &   6.9325 r
  data arrival time                                                                                                  6.9325

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.9325
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.9675

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3301 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3301 

  slack (with derating applied) (MET)                                                                     0.9675 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.2976 



  Startpoint: mprj/o_FF[140]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[3] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[140]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.9832   1.0500   0.0000   0.8733 &   1.9349 r
  mprj/o_FF[140]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0838   1.0500            0.6741 &   2.6089 r
  mprj/o_q[140] (net)                                    1   0.0035 
  mprj/o_dly[140]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0838   1.0500   0.0000   0.0001 &   2.6090 r
  mprj/o_dly[140]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4992   1.0500            0.7924 &   3.4015 r
  mprj/o_q_dly[140] (net)                                2   0.0418 
  mprj/o_BUF[140]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1946   0.4993   1.0500   0.0785   0.0869 &   3.4884 r
  mprj/o_BUF[140]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.0576   1.0500            2.7806 &   6.2689 r
  mprj/io_oeb[3] (net)                                   1   0.4327 
  mprj/io_oeb[3] (user_proj_example)                                           0.0000   1.0500            0.0000 &   6.2689 r
  io_oeb[3] (net) 
  io_oeb[3] (out)                                                     0.2818   5.1292   1.0500   0.1147   0.6313 &   6.9002 r
  data arrival time                                                                                                  6.9002

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.9002
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.9998

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3286 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3286 

  slack (with derating applied) (MET)                                                                     0.9998 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.3283 



  Startpoint: mprj/o_FF[25]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[25]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[25]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.8389   1.0500   0.0000   1.9318 &   2.9934 r
  mprj/o_FF[25]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2469   1.0500            0.8046 &   3.7979 r
  mprj/o_q[25] (net)                                     2   0.0197 
  mprj/o_dly[25]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1619   0.2469   1.0500   0.0659   0.0700 &   3.8679 r
  mprj/o_dly[25]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4162   1.0500            0.7572 &   4.6251 r
  mprj/o_q_dly[25] (net)                                 2   0.0342 
  mprj/o_BUF[25]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0581   0.4163   1.0500   0.0236   0.0283 &   4.6534 r
  mprj/o_BUF[25]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.1997   1.0500            1.8656 &   6.5191 r
  mprj/wbs_dat_o[25] (net)                               1   0.2760 
  mprj/wbs_dat_o[25] (user_proj_example)                                       0.0000   1.0500            0.0000 &   6.5191 r
  wbs_dat_o[25] (net) 
  wbs_dat_o[25] (out)                                                 0.3065   3.2262   1.0500   0.1208   0.3545 &   6.8736 r
  data arrival time                                                                                                  6.8736

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.8736
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.0264

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3273 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3273 

  slack (with derating applied) (MET)                                                                     1.0264 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.3537 



  Startpoint: mprj/o_FF[151]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[14] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[151]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8349   1.0500   0.0000   1.2681 &   2.3296 r
  mprj/o_FF[151]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2164   1.0500            0.7715 &   3.1011 r
  mprj/o_q[151] (net)                                    2   0.0168 
  mprj/o_dly[151]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2164   1.0500   0.0000   0.0007 &   3.1018 r
  mprj/o_dly[151]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3174   1.0500            0.6986 &   3.8004 r
  mprj/o_q_dly[151] (net)                                2   0.0254 
  mprj/o_BUF[151]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3174   1.0500   0.0000   0.0010 &   3.8014 r
  mprj/o_BUF[151]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.7586   1.0500            2.1478 &   5.9492 r
  mprj/io_oeb[14] (net)                                  1   0.3237 
  mprj/io_oeb[14] (user_proj_example)                                          0.0000   1.0500            0.0000 &   5.9492 r
  io_oeb[14] (net) 
  io_oeb[14] (out)                                                    1.5126   3.7936   1.0500   0.6127   0.9226 &   6.8718 r
  data arrival time                                                                                                  6.8718

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.8718
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.0282

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3272 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3272 

  slack (with derating applied) (MET)                                                                     1.0282 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.3554 



  Startpoint: mprj/o_FF[24]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[24]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[24]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.6568   1.0500   0.0000   1.7695 &   2.8310 r
  mprj/o_FF[24]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1036   1.0500            0.7138 &   3.5448 r
  mprj/o_q[24] (net)                                     1   0.0056 
  mprj/o_dly[24]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0179   0.1036   1.0500   0.0072   0.0078 &   3.5526 r
  mprj/o_dly[24]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3505   1.0500            0.7086 &   4.2612 r
  mprj/o_q_dly[24] (net)                                 2   0.0285 
  mprj/o_BUF[24]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0902   0.3506   1.0500   0.0356   0.0386 &   4.2998 r
  mprj/o_BUF[24]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.3376   1.0500            1.9435 &   6.2433 r
  mprj/wbs_dat_o[24] (net)                               1   0.2882 
  mprj/wbs_dat_o[24] (user_proj_example)                                       0.0000   1.0500            0.0000 &   6.2433 r
  wbs_dat_o[24] (net) 
  wbs_dat_o[24] (out)                                                 0.8424   3.3637   1.0500   0.3430   0.5936 &   6.8370 r
  data arrival time                                                                                                  6.8370

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.8370
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.0630

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3256 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3256 

  slack (with derating applied) (MET)                                                                     1.0630 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.3886 



  Startpoint: mprj/o_FF[32]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[0]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[32]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.3912   1.0500   0.0000   1.5801 &   2.6416 r
  mprj/o_FF[32]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1095   1.0500            0.7141 &   3.3557 r
  mprj/o_q[32] (net)                                     1   0.0062 
  mprj/o_dly[32]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1095   1.0500   0.0000   0.0003 &   3.3560 r
  mprj/o_dly[32]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3190   1.0500            0.6900 &   4.0460 r
  mprj/o_q_dly[32] (net)                                 2   0.0256 
  mprj/o_BUF[32]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0124   0.3190   1.0500   0.0047   0.0060 &   4.0520 r
  mprj/o_BUF[32]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.5108   1.0500            2.0453 &   6.0973 r
  mprj/la_data_out[0] (net)                              1   0.3043 
  mprj/la_data_out[0] (user_proj_example)                                      0.0000   1.0500            0.0000 &   6.0973 r
  la_data_out[0] (net) 
  la_data_out[0] (out)                                                1.0407   3.5498   1.0500   0.4222   0.6869 &   6.7842 r
  data arrival time                                                                                                  6.7842

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.7842
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.1158

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3231 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3231 

  slack (with derating applied) (MET)                                                                     1.1158 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.4388 



  Startpoint: mprj/o_FF[1]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[1]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[1]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   5.9937   1.0500   0.0000   0.8679 &   1.9294 r
  mprj/o_FF[1]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1650   1.0500            0.7282 &   2.6576 r
  mprj/o_q[1] (net)                                      2   0.0118 
  mprj/o_dly[1]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0000   0.1650   1.0500   0.0000   0.0004 &   2.6580 r
  mprj/o_dly[1]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.1995   1.0500            0.6210 &   3.2790 r
  mprj/o_q_dly[1] (net)                                  2   0.0142 
  mprj/o_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0143   0.1995   1.0500   0.0058   0.0064 &   3.2854 r
  mprj/o_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             4.3864   1.0500            2.5101 &   5.7954 r
  mprj/wbs_dat_o[1] (net)                                1   0.3795 
  mprj/wbs_dat_o[1] (user_proj_example)                                        0.0000   1.0500            0.0000 &   5.7954 r
  wbs_dat_o[1] (net) 
  wbs_dat_o[1] (out)                                                  1.5162   4.4205   1.0500   0.6117   0.9669 &   6.7623 r
  data arrival time                                                                                                  6.7623

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.7623
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.1377

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3220 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3220 

  slack (with derating applied) (MET)                                                                     1.1377 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.4597 



  Startpoint: mprj/o_FF[29]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[29]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[29]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.8549   1.0500   0.0000   1.9355 &   2.9970 r
  mprj/o_FF[29]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1114   1.0500            0.7226 &   3.7197 r
  mprj/o_q[29] (net)                                     1   0.0064 
  mprj/o_dly[29]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1114   1.0500   0.0000   0.0002 &   3.7198 r
  mprj/o_dly[29]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3992   1.0500            0.7372 &   4.4571 r
  mprj/o_q_dly[29] (net)                                 2   0.0327 
  mprj/o_BUF[29]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.2031   0.3993   1.0500   0.0830   0.0896 &   4.5467 r
  mprj/o_BUF[29]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.1224   1.0500            1.8090 &   6.3557 r
  mprj/wbs_dat_o[29] (net)                               1   0.2684 
  mprj/wbs_dat_o[29] (user_proj_example)                                       0.0000   1.0500            0.0000 &   6.3557 r
  wbs_dat_o[29] (net) 
  wbs_dat_o[29] (out)                                                 0.4058   3.1507   1.0500   0.1615   0.3999 &   6.7556 r
  data arrival time                                                                                                  6.7556

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.7556
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.1444

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3217 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3217 

  slack (with derating applied) (MET)                                                                     1.1444 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.4661 



  Startpoint: mprj/o_FF[99]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[0] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[99]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.4229   1.0500   0.0000   0.6554 &   1.7169 r
  mprj/o_FF[99]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1748   1.0500            0.7252 &   2.4422 r
  mprj/o_q[99] (net)                                     2   0.0127 
  mprj/o_dly[99]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0318   0.1748   1.0500   0.0128   0.0138 &   2.4560 r
  mprj/o_dly[99]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3072   1.0500            0.6887 &   3.1447 r
  mprj/o_q_dly[99] (net)                                 2   0.0245 
  mprj/o_BUF[99]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3072   1.0500   0.0000   0.0012 &   3.1458 r
  mprj/o_BUF[99]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.4750   1.0500            2.8315 &   5.9773 r
  mprj/io_out[0] (net)                                   1   0.4600 
  mprj/io_out[0] (user_proj_example)                                           0.0000   1.0500            0.0000 &   5.9773 r
  io_out[0] (net) 
  io_out[0] (out)                                                     0.0000   5.6481   1.0500   0.0000   0.7375 &   6.7148 r
  data arrival time                                                                                                  6.7148

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.7148
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.1852

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3198 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3197 

  slack (with derating applied) (MET)                                                                     1.1852 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.5050 



  Startpoint: mprj/o_FF[147]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[10] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[147]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8358   1.0500   0.0000   1.2590 &   2.3205 r
  mprj/o_FF[147]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1260   1.0500            0.7179 &   3.0384 r
  mprj/o_q[147] (net)                                    1   0.0080 
  mprj/o_dly[147]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1260   1.0500   0.0000   0.0003 &   3.0387 r
  mprj/o_dly[147]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3859   1.0500            0.7289 &   3.7676 r
  mprj/o_q_dly[147] (net)                                2   0.0313 
  mprj/o_BUF[147]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0611   0.3860   1.0500   0.0239   0.0289 &   3.7965 r
  mprj/o_BUF[147]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.5546   1.0500            2.0972 &   5.8937 r
  mprj/io_oeb[10] (net)                                  1   0.3094 
  mprj/io_oeb[10] (user_proj_example)                                          0.0000   1.0500            0.0000 &   5.8937 r
  io_oeb[10] (net) 
  io_oeb[10] (out)                                                    1.4157   3.5838   1.0500   0.5718   0.8112 &   6.7049 r
  data arrival time                                                                                                  6.7049

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.7049
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.1951

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3193 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3193 

  slack (with derating applied) (MET)                                                                     1.1951 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.5144 



  Startpoint: mprj/o_FF[23]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[23]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[23]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.3912   1.0500   0.0000   1.5798 &   2.6414 r
  mprj/o_FF[23]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1576   1.0500            0.7453 &   3.3867 r
  mprj/o_q[23] (net)                                     1   0.0111 
  mprj/o_dly[23]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1576   1.0500   0.0000   0.0005 &   3.3871 r
  mprj/o_dly[23]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3278   1.0500            0.6996 &   4.0867 r
  mprj/o_q_dly[23] (net)                                 2   0.0264 
  mprj/o_BUF[23]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1627   0.3278   1.0500   0.0665   0.0708 &   4.1575 r
  mprj/o_BUF[23]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.4633   1.0500            2.0068 &   6.1644 r
  mprj/wbs_dat_o[23] (net)                               1   0.2988 
  mprj/wbs_dat_o[23] (user_proj_example)                                       0.0000   1.0500            0.0000 &   6.1644 r
  wbs_dat_o[23] (net) 
  wbs_dat_o[23] (out)                                                 0.6578   3.4907   1.0500   0.2663   0.5266 &   6.6910 r
  data arrival time                                                                                                  6.6910

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.6910
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.2090

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3186 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3186 

  slack (with derating applied) (MET)                                                                     1.2090 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.5276 



  Startpoint: mprj/o_FF[110]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[11] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[110]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8353   1.0500   0.0000   1.2643 &   2.3259 r
  mprj/o_FF[110]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1771   1.0500            0.7483 &   3.0741 r
  mprj/o_q[110] (net)                                    2   0.0130 
  mprj/o_dly[110]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0506   0.1771   1.0500   0.0203   0.0218 &   3.0959 r
  mprj/o_dly[110]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3818   1.0500            0.7309 &   3.8268 r
  mprj/o_q_dly[110] (net)                                2   0.0309 
  mprj/o_BUF[110]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.2052   0.3820   1.0500   0.0837   0.0917 &   3.9185 r
  mprj/o_BUF[110]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.2391   1.0500            1.9309 &   5.8495 r
  mprj/io_out[11] (net)                                  1   0.2822 
  mprj/io_out[11] (user_proj_example)                                          0.0000   1.0500            0.0000 &   5.8495 r
  io_out[11] (net) 
  io_out[11] (out)                                                    1.4016   3.2623   1.0500   0.5715   0.7758 &   6.6253 r
  data arrival time                                                                                                  6.6253

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.6253
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.2747

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3155 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3155 

  slack (with derating applied) (MET)                                                                     1.2747 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.5902 



  Startpoint: mprj/o_FF[12]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[12]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[12]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9958   1.0500   0.0000   0.8662 &   1.9277 r
  mprj/o_FF[12]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1455   1.0500            0.7167 &   2.6444 r
  mprj/o_q[12] (net)                                     1   0.0099 
  mprj/o_dly[12]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1455   1.0500   0.0000   0.0004 &   2.6448 r
  mprj/o_dly[12]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3162   1.0500            0.6915 &   3.3363 r
  mprj/o_q_dly[12] (net)                                 2   0.0253 
  mprj/o_BUF[12]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0506   0.3162   1.0500   0.0203   0.0224 &   3.3587 r
  mprj/o_BUF[12]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.8422   1.0500            2.1862 &   5.5450 r
  mprj/wbs_dat_o[12] (net)                               1   0.3304 
  mprj/wbs_dat_o[12] (user_proj_example)                                       0.0000   1.0500            0.0000 &   5.5450 r
  wbs_dat_o[12] (net) 
  wbs_dat_o[12] (out)                                                 1.6171   3.8787   1.0500   0.6570   0.9884 &   6.5334 r
  data arrival time                                                                                                  6.5334

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.5334
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.3666

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3111 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3111 

  slack (with derating applied) (MET)                                                                     1.3666 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.6777 



  Startpoint: mprj/o_FF[148]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[11] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[148]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8353   1.0500   0.0000   1.2647 &   2.3262 r
  mprj/o_FF[148]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1752   1.0500            0.7472 &   3.0734 r
  mprj/o_q[148] (net)                                    2   0.0128 
  mprj/o_dly[148]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1752   1.0500   0.0000   0.0004 &   3.0738 r
  mprj/o_dly[148]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3684   1.0500            0.7227 &   3.7966 r
  mprj/o_q_dly[148] (net)                                2   0.0297 
  mprj/o_BUF[148]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0314   0.3685   1.0500   0.0121   0.0164 &   3.8129 r
  mprj/o_BUF[148]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.3754   1.0500            1.9937 &   5.8066 r
  mprj/io_oeb[11] (net)                                  1   0.2935 
  mprj/io_oeb[11] (user_proj_example)                                          0.0000   1.0500            0.0000 &   5.8066 r
  io_oeb[11] (net) 
  io_oeb[11] (out)                                                    1.0914   3.4043   1.0500   0.4414   0.6648 &   6.4714 r
  data arrival time                                                                                                  6.4714

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.4714
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.4286

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3082 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3082 

  slack (with derating applied) (MET)                                                                     1.4286 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.7367 



  Startpoint: mprj/o_FF[22]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[22]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[22]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.6455   1.0500   0.0000   1.7606 &   2.8221 r
  mprj/o_FF[22]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1593   1.0500            0.7502 &   3.5724 r
  mprj/o_q[22] (net)                                     2   0.0112 
  mprj/o_dly[22]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1593   1.0500   0.0000   0.0004 &   3.5728 r
  mprj/o_dly[22]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2350   1.0500            0.6430 &   4.2158 r
  mprj/o_q_dly[22] (net)                                 2   0.0176 
  mprj/o_BUF[22]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0356   0.2350   1.0500   0.0143   0.0157 &   4.2315 r
  mprj/o_BUF[22]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.2294   1.0500            1.8692 &   6.1007 r
  mprj/wbs_dat_o[22] (net)                               1   0.2782 
  mprj/wbs_dat_o[22] (user_proj_example)                                       0.0000   1.0500            0.0000 &   6.1007 r
  wbs_dat_o[22] (net) 
  wbs_dat_o[22] (out)                                                 0.3063   3.2570   1.0500   0.1203   0.3600 &   6.4607 r
  data arrival time                                                                                                  6.4607

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.4607
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.4393

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3077 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3077 

  slack (with derating applied) (MET)                                                                     1.4393 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.7470 



  Startpoint: mprj/o_FF[137]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[0] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[137]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.9462   1.0500   0.0000   0.4978 &   1.5593 r
  mprj/o_FF[137]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1999   1.0500            0.7330 &   2.2923 r
  mprj/o_q[137] (net)                                    2   0.0151 
  mprj/o_dly[137]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0242   0.1999   1.0500   0.0096   0.0107 &   2.3030 r
  mprj/o_dly[137]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2498   1.0500            0.6560 &   2.9590 r
  mprj/o_q_dly[137] (net)                                2   0.0191 
  mprj/o_BUF[137]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2498   1.0500   0.0000   0.0008 &   2.9597 r
  mprj/o_BUF[137]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.0980   1.0500            2.6759 &   5.6356 r
  mprj/io_oeb[0] (net)                                   1   0.4296 
  mprj/io_oeb[0] (user_proj_example)                                           0.0000   1.0500            0.0000 &   5.6356 r
  io_oeb[0] (net) 
  io_oeb[0] (out)                                                     0.3035   5.2400   1.0500   0.1147   0.7685 &   6.4041 r
  data arrival time                                                                                                  6.4041

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.4041
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.4959

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3050 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3050 

  slack (with derating applied) (MET)                                                                     1.4959 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.8008 



  Startpoint: mprj/o_FF[31]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[31]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[31]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.3912   1.0500   0.0000   1.5801 &   2.6416 r
  mprj/o_FF[31]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0952   1.0500            0.7035 &   3.3451 r
  mprj/o_q[31] (net)                                     1   0.0047 
  mprj/o_dly[31]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.0952   1.0500   0.0000   0.0001 &   3.3453 r
  mprj/o_dly[31]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3264   1.0500            0.6929 &   4.0382 r
  mprj/o_q_dly[31] (net)                                 2   0.0263 
  mprj/o_BUF[31]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3265   1.0500   0.0000   0.0012 &   4.0394 r
  mprj/o_BUF[31]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.2015   1.0500            1.8770 &   5.9164 r
  mprj/wbs_dat_o[31] (net)                               1   0.2775 
  mprj/wbs_dat_o[31] (user_proj_example)                                       0.0000   1.0500            0.0000 &   5.9164 r
  wbs_dat_o[31] (net) 
  wbs_dat_o[31] (out)                                                 0.6260   3.2381   1.0500   0.2536   0.4861 &   6.4025 r
  data arrival time                                                                                                  6.4025

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.4025
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.4975

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3049 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3049 

  slack (with derating applied) (MET)                                                                     1.4975 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.8024 



  Startpoint: mprj/o_FF[8]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[8]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[8]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.9226   1.0500   0.0000   0.4923 &   1.5538 r
  mprj/o_FF[8]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.2460   1.0500            0.7602 &   2.3140 r
  mprj/o_q[8] (net)                                      2   0.0195 
  mprj/o_dly[8]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0000   0.2460   1.0500   0.0000   0.0008 &   2.3148 r
  mprj/o_dly[8]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.3305   1.0500            0.7075 &   3.0223 r
  mprj/o_q_dly[8] (net)                                  2   0.0266 
  mprj/o_BUF[8]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0955   0.3305   1.0500   0.0378   0.0409 &   3.0632 r
  mprj/o_BUF[8]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             4.1747   1.0500            2.3955 &   5.4586 r
  mprj/wbs_dat_o[8] (net)                                1   0.3609 
  mprj/wbs_dat_o[8] (user_proj_example)                                        0.0000   1.0500            0.0000 &   5.4586 r
  wbs_dat_o[8] (net) 
  wbs_dat_o[8] (out)                                                  1.3455   4.2081   1.0500   0.5442   0.8828 &   6.3414 r
  data arrival time                                                                                                  6.3414

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.3414
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.5586

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3020 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3020 

  slack (with derating applied) (MET)                                                                     1.5586 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.8606 



  Startpoint: mprj/o_FF[4]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[4]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[4]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   5.9949   1.0500   0.0000   0.8669 &   1.9285 r
  mprj/o_FF[4]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1996   1.0500            0.7488 &   2.6772 r
  mprj/o_q[4] (net)                                      2   0.0151 
  mprj/o_dly[4]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0193   0.1996   1.0500   0.0075   0.0084 &   2.6856 r
  mprj/o_dly[4]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.2332   1.0500            0.6454 &   3.3311 r
  mprj/o_q_dly[4] (net)                                  2   0.0174 
  mprj/o_BUF[4]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0730   0.2332   1.0500   0.0296   0.0316 &   3.3627 r
  mprj/o_BUF[4]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             3.8210   1.0500            2.1788 &   5.5415 r
  mprj/wbs_dat_o[4] (net)                                1   0.3289 
  mprj/wbs_dat_o[4] (user_proj_example)                                        0.0000   1.0500            0.0000 &   5.5415 r
  wbs_dat_o[4] (net) 
  wbs_dat_o[4] (out)                                                  1.1423   3.8583   1.0500   0.4633   0.7916 &   6.3331 r
  data arrival time                                                                                                  6.3331

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.3331
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.5669

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3016 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3016 

  slack (with derating applied) (MET)                                                                     1.5669 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.8685 



  Startpoint: mprj/o_FF[108]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[9] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[108]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8365   1.0500   0.0000   1.2438 &   2.3053 r
  mprj/o_FF[108]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1408   1.0500            0.7269 &   3.0322 r
  mprj/o_q[108] (net)                                    1   0.0095 
  mprj/o_dly[108]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0428   0.1408   1.0500   0.0173   0.0186 &   3.0508 r
  mprj/o_dly[108]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3742   1.0500            0.7240 &   3.7748 r
  mprj/o_q_dly[108] (net)                                2   0.0303 
  mprj/o_BUF[108]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0459   0.3743   1.0500   0.0182   0.0224 &   3.7972 r
  mprj/o_BUF[108]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.6755   1.0500            2.1521 &   5.9492 r
  mprj/io_out[9] (net)                                   1   0.3196 
  mprj/io_out[9] (user_proj_example)                                           0.0000   1.0500            0.0000 &   5.9492 r
  io_out[9] (net) 
  io_out[9] (out)                                                     0.1370   3.7112   1.0500   0.0558   0.3003 &   6.2495 r
  data arrival time                                                                                                  6.2495

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.2495
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.6505

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2976 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2976 

  slack (with derating applied) (MET)                                                                     1.6505 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.9481 



  Startpoint: mprj/o_FF[21]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[21]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[21]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.4334   1.0500   0.0000   1.6083 &   2.6698 r
  mprj/o_FF[21]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1637   1.0500            0.7496 &   3.4194 r
  mprj/o_q[21] (net)                                     2   0.0117 
  mprj/o_dly[21]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1637   1.0500   0.0000   0.0005 &   3.4198 r
  mprj/o_dly[21]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2179   1.0500            0.6325 &   4.0524 r
  mprj/o_q_dly[21] (net)                                 2   0.0160 
  mprj/o_BUF[21]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0413   0.2179   1.0500   0.0167   0.0182 &   4.0706 r
  mprj/o_BUF[21]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.1422   1.0500            1.7982 &   5.8689 r
  mprj/wbs_dat_o[21] (net)                               1   0.2691 
  mprj/wbs_dat_o[21] (user_proj_example)                                       0.0000   1.0500            0.0000 &   5.8689 r
  wbs_dat_o[21] (net) 
  wbs_dat_o[21] (out)                                                 0.2525   3.1741   1.0500   0.0981   0.3466 &   6.2154 r
  data arrival time                                                                                                  6.2154

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.2154
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.6846

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2960 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2960 

  slack (with derating applied) (MET)                                                                     1.6846 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.9805 



  Startpoint: mprj/o_FF[11]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[11]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[11]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9936   1.0500   0.0000   0.8679 &   1.9295 r
  mprj/o_FF[11]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2004   1.0500            0.7492 &   2.6787 r
  mprj/o_q[11] (net)                                     2   0.0152 
  mprj/o_dly[11]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0113   0.2004   1.0500   0.0045   0.0053 &   2.6839 r
  mprj/o_dly[11]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3557   1.0500            0.7205 &   3.4045 r
  mprj/o_q_dly[11] (net)                                 2   0.0290 
  mprj/o_BUF[11]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1628   0.3558   1.0500   0.0657   0.0703 &   3.4748 r
  mprj/o_BUF[11]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.7909   1.0500            2.1573 &   5.6321 r
  mprj/wbs_dat_o[11] (net)                               1   0.3259 
  mprj/wbs_dat_o[11] (user_proj_example)                                       0.0000   1.0500            0.0000 &   5.6321 r
  wbs_dat_o[11] (net) 
  wbs_dat_o[11] (out)                                                 0.5902   3.8296   1.0500   0.2370   0.5493 &   6.1814 r
  data arrival time                                                                                                  6.1814

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.1814
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.7186

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2944 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2944 

  slack (with derating applied) (MET)                                                                     1.7186 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.0129 



  Startpoint: mprj/o_FF[6]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[6]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[6]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.6915   1.0500   0.0000   0.4250 &   1.4865 r
  mprj/o_FF[6]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1684   1.0500            0.7102 &   2.1967 r
  mprj/o_q[6] (net)                                      2   0.0121 
  mprj/o_dly[6]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0099   0.1684   1.0500   0.0039   0.0045 &   2.2012 r
  mprj/o_dly[6]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.3878   1.0500            0.7347 &   2.9359 r
  mprj/o_q_dly[6] (net)                                  2   0.0316 
  mprj/o_BUF[6]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0384   0.3879   1.0500   0.0153   0.0191 &   2.9549 r
  mprj/o_BUF[6]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             4.1818   1.0500            2.3951 &   5.3500 r
  mprj/wbs_dat_o[6] (net)                                1   0.3614 
  mprj/wbs_dat_o[6] (user_proj_example)                                        0.0000   1.0500            0.0000 &   5.3500 r
  wbs_dat_o[6] (net) 
  wbs_dat_o[6] (out)                                                  1.1640   4.2181   1.0500   0.4734   0.8190 &   6.1690 r
  data arrival time                                                                                                  6.1690

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.1690
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.7310

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2938 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2938 

  slack (with derating applied) (MET)                                                                     1.7310 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.0247 



  Startpoint: mprj/o_FF[112]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[13] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[112]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8350   1.0500   0.0000   1.2671 &   2.3286 r
  mprj/o_FF[112]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2269   1.0500            0.7777 &   3.1063 r
  mprj/o_q[112] (net)                                    2   0.0178 
  mprj/o_dly[112]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2269   1.0500   0.0000   0.0009 &   3.1072 r
  mprj/o_dly[112]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3292   1.0500            0.7063 &   3.8134 r
  mprj/o_q_dly[112] (net)                                2   0.0265 
  mprj/o_BUF[112]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3292   1.0500   0.0000   0.0014 &   3.8148 r
  mprj/o_BUF[112]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.0917   1.0500            1.8172 &   5.6320 r
  mprj/io_out[13] (net)                                  1   0.2678 
  mprj/io_out[13] (user_proj_example)                                          0.0000   1.0500            0.0000 &   5.6320 r
  io_out[13] (net) 
  io_out[13] (out)                                                    0.4750   3.1259   1.0500   0.1913   0.4084 &   6.0404 r
  data arrival time                                                                                                  6.0404

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.0404
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.8596

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2876 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2876 

  slack (with derating applied) (MET)                                                                     1.8596 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.1473 



  Startpoint: mprj/o_FF[2]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[2]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[2]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   5.9936   1.0500   0.0000   0.8679 &   1.9295 r
  mprj/o_FF[2]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1742   1.0500            0.7336 &   2.6631 r
  mprj/o_q[2] (net)                                      2   0.0127 
  mprj/o_dly[2]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0259   0.1742   1.0500   0.0104   0.0114 &   2.6745 r
  mprj/o_dly[2]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.2516   1.0500            0.6548 &   3.3293 r
  mprj/o_q_dly[2] (net)                                  2   0.0192 
  mprj/o_BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0842   0.2516   1.0500   0.0335   0.0359 &   3.3652 r
  mprj/o_BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             3.8776   1.0500            2.1994 &   5.5646 r
  mprj/wbs_dat_o[2] (net)                                1   0.3332 
  mprj/wbs_dat_o[2] (user_proj_example)                                        0.0000   1.0500            0.0000 &   5.5646 r
  wbs_dat_o[2] (net) 
  wbs_dat_o[2] (out)                                                  0.2807   3.9183   1.0500   0.1069   0.4315 &   5.9961 r
  data arrival time                                                                                                  5.9961

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -5.9961
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.9039

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2855 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2855 

  slack (with derating applied) (MET)                                                                     1.9039 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.1894 



  Startpoint: mprj/o_FF[33]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[1]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[33]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8351   1.0500   0.0000   1.2661 &   2.3276 r
  mprj/o_FF[33]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0843   1.0500            0.6871 &   3.0147 r
  mprj/o_q[33] (net)                                     1   0.0035 
  mprj/o_dly[33]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.0843   1.0500   0.0000   0.0001 &   3.0148 r
  mprj/o_dly[33]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3391   1.0500            0.6989 &   3.7137 r
  mprj/o_q_dly[33] (net)                                 2   0.0275 
  mprj/o_BUF[33]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0904   0.3391   1.0500   0.0351   0.0383 &   3.7520 r
  mprj/o_BUF[33]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.2656   1.0500            1.9002 &   5.6523 r
  mprj/la_data_out[1] (net)                              1   0.2817 
  mprj/la_data_out[1] (user_proj_example)                                      0.0000   1.0500            0.0000 &   5.6523 r
  la_data_out[1] (net) 
  la_data_out[1] (out)                                                0.2444   3.2915   1.0500   0.0962   0.3267 &   5.9790 r
  data arrival time                                                                                                  5.9790

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -5.9790
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.9210

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2847 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2847 

  slack (with derating applied) (MET)                                                                     1.9210 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.2058 



  Startpoint: mprj/o_FF[119]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[20] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[119]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8343   1.0500   0.0000   1.2732 &   2.3347 r
  mprj/o_FF[119]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4484   1.0500            0.9057 &   3.2404 r
  mprj/o_q[119] (net)                                    2   0.0377 
  mprj/o_dly[119]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.4486   1.0500   0.0000   0.0055 &   3.2458 r
  mprj/o_dly[119]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3459   1.0500            0.7174 &   3.9633 r
  mprj/o_q_dly[119] (net)                                2   0.0278 
  mprj/o_BUF[119]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3460   1.0500   0.0000   0.0025 &   3.9658 r
  mprj/o_BUF[119]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.9228   1.0500            1.7607 &   5.7265 r
  mprj/io_out[20] (net)                                  1   0.2551 
  mprj/io_out[20] (user_proj_example)                                          0.0000   1.0500            0.0000 &   5.7265 r
  io_out[20] (net) 
  io_out[20] (out)                                                    0.1829   2.9391   1.0500   0.0739   0.2198 &   5.9463 r
  data arrival time                                                                                                  5.9463

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -5.9463
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.9537

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2832 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2832 

  slack (with derating applied) (MET)                                                                     1.9537 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.2368 



  Startpoint: mprj/o_FF[18]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[18]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[18]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9817   1.0500   0.0000   0.8739 &   1.9354 r
  mprj/o_FF[18]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2182   1.0500            0.7596 &   2.6950 r
  mprj/o_q[18] (net)                                     2   0.0169 
  mprj/o_dly[18]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.2182   1.0500   0.0000   0.0006 &   2.6956 r
  mprj/o_dly[18]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3186   1.0500            0.6995 &   3.3951 r
  mprj/o_q_dly[18] (net)                                 2   0.0255 
  mprj/o_BUF[18]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0931   0.3186   1.0500   0.0344   0.0371 &   3.4322 r
  mprj/o_BUF[18]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.4147   1.0500            1.9704 &   5.4026 r
  mprj/wbs_dat_o[18] (net)                               1   0.2944 
  mprj/wbs_dat_o[18] (user_proj_example)                                       0.0000   1.0500            0.0000 &   5.4026 r
  wbs_dat_o[18] (net) 
  wbs_dat_o[18] (out)                                                 0.6178   3.4447   1.0500   0.2496   0.5144 &   5.9170 r
  data arrival time                                                                                                  5.9170

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -5.9170
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.9830

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2818 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2818 

  slack (with derating applied) (MET)                                                                     1.9830 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.2648 



  Startpoint: mprj/o_FF[14]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[14]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[14]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9838   1.0500   0.0000   0.8731 &   1.9346 r
  mprj/o_FF[14]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1037   1.0500            0.6885 &   2.6231 r
  mprj/o_q[14] (net)                                     1   0.0056 
  mprj/o_dly[14]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1037   1.0500   0.0000   0.0002 &   2.6233 r
  mprj/o_dly[14]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3323   1.0500            0.6976 &   3.3209 r
  mprj/o_q_dly[14] (net)                                 2   0.0268 
  mprj/o_BUF[14]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.2449   0.3323   1.0500   0.0996   0.1057 &   3.4265 r
  mprj/o_BUF[14]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.4243   1.0500            1.9643 &   5.3909 r
  mprj/wbs_dat_o[14] (net)                               1   0.2944 
  mprj/wbs_dat_o[14] (user_proj_example)                                       0.0000   1.0500            0.0000 &   5.3909 r
  wbs_dat_o[14] (net) 
  wbs_dat_o[14] (out)                                                 0.3645   3.4577   1.0500   0.1452   0.4170 &   5.8078 r
  data arrival time                                                                                                  5.8078

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -5.8078
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.0922

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2766 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2766 

  slack (with derating applied) (MET)                                                                     2.0922 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.3687 



  Startpoint: mprj/o_FF[3]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[3]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[3]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   5.9954   1.0500   0.0000   0.8666 &   1.9281 r
  mprj/o_FF[3]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.2143   1.0500            0.7575 &   2.6856 r
  mprj/o_q[3] (net)                                      2   0.0165 
  mprj/o_dly[3]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0202   0.2143   1.0500   0.0081   0.0092 &   2.6948 r
  mprj/o_dly[3]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.1897   1.0500            0.6193 &   3.3141 r
  mprj/o_q_dly[3] (net)                                  2   0.0132 
  mprj/o_BUF[3]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0000   0.1897   1.0500   0.0000   0.0003 &   3.3144 r
  mprj/o_BUF[3]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             3.6016   1.0500            2.0313 &   5.3457 r
  mprj/wbs_dat_o[3] (net)                                1   0.3085 
  mprj/wbs_dat_o[3] (user_proj_example)                                        0.0000   1.0500            0.0000 &   5.3457 r
  wbs_dat_o[3] (net) 
  wbs_dat_o[3] (out)                                                  0.3271   3.6435   1.0500   0.1271   0.4401 &   5.7858 r
  data arrival time                                                                                                  5.7858

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -5.7858
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.1142

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2755 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2755 

  slack (with derating applied) (MET)                                                                     2.1142 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.3897 



  Startpoint: mprj/o_FF[7]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[7]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[7]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.9230   1.0500   0.0000   0.4917 &   1.5533 r
  mprj/o_FF[7]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1956   1.0500            0.7301 &   2.2833 r
  mprj/o_q[7] (net)                                      2   0.0147 
  mprj/o_dly[7]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0579   0.1956   1.0500   0.0215   0.0232 &   2.3065 r
  mprj/o_dly[7]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.3654   1.0500            0.7260 &   3.0325 r
  mprj/o_q_dly[7] (net)                                  2   0.0299 
  mprj/o_BUF[7]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.2172   0.3654   1.0500   0.0822   0.0878 &   3.1202 r
  mprj/o_BUF[7]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             3.7204   1.0500            2.0981 &   5.2183 r
  mprj/wbs_dat_o[7] (net)                                1   0.3183 
  mprj/wbs_dat_o[7] (user_proj_example)                                        0.0000   1.0500            0.0000 &   5.2183 r
  wbs_dat_o[7] (net) 
  wbs_dat_o[7] (out)                                                  0.5888   3.7638   1.0500   0.2312   0.5575 &   5.7758 r
  data arrival time                                                                                                  5.7758

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -5.7758
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.1242

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2750 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2750 

  slack (with derating applied) (MET)                                                                     2.1242 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.3992 



  Startpoint: mprj/o_FF[150]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[13] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[150]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8353   1.0500   0.0000   1.2642 &   2.3257 r
  mprj/o_FF[150]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1886   1.0500            0.7551 &   3.0808 r
  mprj/o_q[150] (net)                                    2   0.0141 
  mprj/o_dly[150]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0533   0.1886   1.0500   0.0217   0.0233 &   3.1041 r
  mprj/o_dly[150]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4081   1.0500            0.7476 &   3.8517 r
  mprj/o_q_dly[150] (net)                                2   0.0334 
  mprj/o_BUF[150]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4083   1.0500   0.0000   0.0046 &   3.8563 r
  mprj/o_BUF[150]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.9214   1.0500            1.6957 &   5.5521 r
  mprj/io_oeb[13] (net)                                  1   0.2507 
  mprj/io_oeb[13] (user_proj_example)                                          0.0000   1.0500            0.0000 &   5.5521 r
  io_oeb[13] (net) 
  io_oeb[13] (out)                                                    0.0000   2.9489   1.0500   0.0000   0.2156 &   5.7677 r
  data arrival time                                                                                                  5.7677

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -5.7677
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.1323

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2747 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2747 

  slack (with derating applied) (MET)                                                                     2.1323 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.4070 



  Startpoint: mprj/o_FF[146]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[9] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[146]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.7060   1.0500   0.0000   1.1798 &   2.2414 r
  mprj/o_FF[146]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1149   1.0500            0.7077 &   2.9491 r
  mprj/o_q[146] (net)                                    1   0.0068 
  mprj/o_dly[146]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0236   0.1149   1.0500   0.0096   0.0104 &   2.9594 r
  mprj/o_dly[146]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4080   1.0500            0.7410 &   3.7004 r
  mprj/o_q_dly[146] (net)                                2   0.0334 
  mprj/o_BUF[146]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.2026   0.4082   1.0500   0.0828   0.0911 &   3.7915 r
  mprj/o_BUF[146]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.8656   1.0500            1.6871 &   5.4786 r
  mprj/io_oeb[9] (net)                                   1   0.2471 
  mprj/io_oeb[9] (user_proj_example)                                           0.0000   1.0500            0.0000 &   5.4786 r
  io_oeb[9] (net) 
  io_oeb[9] (out)                                                     0.2265   2.8888   1.0500   0.0870   0.2863 &   5.7649 r
  data arrival time                                                                                                  5.7649

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -5.7649
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.1351

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2745 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2745 

  slack (with derating applied) (MET)                                                                     2.1351 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.4096 



  Startpoint: mprj/o_FF[149]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[12] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[149]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8361   1.0500   0.0000   1.2471 &   2.3086 r
  mprj/o_FF[149]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1121   1.0500            0.7076 &   3.0162 r
  mprj/o_q[149] (net)                                    1   0.0065 
  mprj/o_dly[149]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0194   0.1121   1.0500   0.0076   0.0083 &   3.0244 r
  mprj/o_dly[149]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4010   1.0500            0.7365 &   3.7610 r
  mprj/o_q_dly[149] (net)                                2   0.0327 
  mprj/o_BUF[149]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4011   1.0500   0.0000   0.0043 &   3.7652 r
  mprj/o_BUF[149]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.8379   1.0500            1.6700 &   5.4353 r
  mprj/io_oeb[12] (net)                                  1   0.2445 
  mprj/io_oeb[12] (user_proj_example)                                          0.0000   1.0500            0.0000 &   5.4353 r
  io_oeb[12] (net) 
  io_oeb[12] (out)                                                    0.2061   2.8606   1.0500   0.0786   0.2746 &   5.7098 r
  data arrival time                                                                                                  5.7098

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -5.7098
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.1902

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2719 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2719 

  slack (with derating applied) (MET)                                                                     2.1902 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.4621 



  Startpoint: mprj/o_FF[111]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[12] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[111]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8355   1.0500   0.0000   1.2627 &   2.3243 r
  mprj/o_FF[111]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1372   1.0500            0.7247 &   3.0490 r
  mprj/o_q[111] (net)                                    1   0.0091 
  mprj/o_dly[111]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0564   0.1372   1.0500   0.0228   0.0244 &   3.0734 r
  mprj/o_dly[111]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4134   1.0500            0.7461 &   3.8194 r
  mprj/o_q_dly[111] (net)                                2   0.0339 
  mprj/o_BUF[111]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4136   1.0500   0.0000   0.0046 &   3.8240 r
  mprj/o_BUF[111]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.8670   1.0500            1.6836 &   5.5076 r
  mprj/io_out[12] (net)                                  1   0.2469 
  mprj/io_out[12] (user_proj_example)                                          0.0000   1.0500            0.0000 &   5.5076 r
  io_out[12] (net) 
  io_out[12] (out)                                                    0.0000   2.8898   1.0500   0.0000   0.1936 &   5.7012 r
  data arrival time                                                                                                  5.7012

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -5.7012
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.1988

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2715 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2715 

  slack (with derating applied) (MET)                                                                     2.1988 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.4702 



  Startpoint: mprj/o_FF[157]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[20] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[157]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8348   1.0500   0.0000   1.2692 &   2.3307 r
  mprj/o_FF[157]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3767   1.0500            0.8633 &   3.1941 r
  mprj/o_q[157] (net)                                    2   0.0312 
  mprj/o_dly[157]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0131   0.3769   1.0500   0.0052   0.0099 &   3.2040 r
  mprj/o_dly[157]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3549   1.0500            0.7252 &   3.9292 r
  mprj/o_q_dly[157] (net)                                2   0.0290 
  mprj/o_BUF[157]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3549   1.0500   0.0000   0.0014 &   3.9306 r
  mprj/o_BUF[157]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.4689   1.0500            1.4923 &   5.4229 r
  mprj/io_oeb[20] (net)                                  1   0.2141 
  mprj/io_oeb[20] (user_proj_example)                                          0.0000   1.0500            0.0000 &   5.4229 r
  io_oeb[20] (net) 
  io_oeb[20] (out)                                                    0.0000   2.4889   1.0500   0.0000   0.1354 &   5.5583 r
  data arrival time                                                                                                  5.5583

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -5.5583
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.3417

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2647 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2647 

  slack (with derating applied) (MET)                                                                     2.3417 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.6064 



  Startpoint: mprj/o_FF[13]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[13]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[13]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9851   1.0500   0.0000   0.8726 &   1.9341 r
  mprj/o_FF[13]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1195   1.0500            0.6999 &   2.6340 r
  mprj/o_q[13] (net)                                     1   0.0073 
  mprj/o_dly[13]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1195   1.0500   0.0000   0.0002 &   2.6342 r
  mprj/o_dly[13]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2659   1.0500            0.6586 &   3.2928 r
  mprj/o_q_dly[13] (net)                                 2   0.0206 
  mprj/o_BUF[13]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2659   1.0500   0.0000   0.0009 &   3.2937 r
  mprj/o_BUF[13]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.3084   1.0500            1.9107 &   5.2043 r
  mprj/wbs_dat_o[13] (net)                               1   0.2848 
  mprj/wbs_dat_o[13] (user_proj_example)                                       0.0000   1.0500            0.0000 &   5.2043 r
  wbs_dat_o[13] (net) 
  wbs_dat_o[13] (out)                                                 0.2637   3.3386   1.0500   0.1014   0.3538 &   5.5581 r
  data arrival time                                                                                                  5.5581

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -5.5581
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.3419

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2647 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2647 

  slack (with derating applied) (MET)                                                                     2.3419 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.6066 



  Startpoint: mprj/o_FF[10]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[10]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[10]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.9142   1.0500   0.0000   0.4889 &   1.5504 r
  mprj/o_FF[10]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2998   1.0500            0.7922 &   2.3426 r
  mprj/o_q[10] (net)                                     2   0.0245 
  mprj/o_dly[10]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.2998   1.0500   0.0000   0.0012 &   2.3438 r
  mprj/o_dly[10]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2599   1.0500            0.6657 &   3.0095 r
  mprj/o_q_dly[10] (net)                                 2   0.0200 
  mprj/o_BUF[10]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2599   1.0500   0.0000   0.0009 &   3.0104 r
  mprj/o_BUF[10]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.5027   1.0500            2.0042 &   5.0145 r
  mprj/wbs_dat_o[10] (net)                               1   0.3010 
  mprj/wbs_dat_o[10] (user_proj_example)                                       0.0000   1.0500            0.0000 &   5.0145 r
  wbs_dat_o[10] (net) 
  wbs_dat_o[10] (out)                                                 0.3736   3.5374   1.0500   0.1469   0.4293 &   5.4439 r
  data arrival time                                                                                                  5.4439

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -5.4439
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.4561

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2592 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2592 

  slack (with derating applied) (MET)                                                                     2.4561 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.7154 



  Startpoint: mprj/o_FF[118]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[19] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[118]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8348   1.0500   0.0000   1.2689 &   2.3304 r
  mprj/o_FF[118]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2664   1.0500            0.8012 &   3.1316 r
  mprj/o_q[118] (net)                                    2   0.0215 
  mprj/o_dly[118]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2664   1.0500   0.0000   0.0011 &   3.1327 r
  mprj/o_dly[118]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4125   1.0500            0.7542 &   3.8869 r
  mprj/o_q_dly[118] (net)                                2   0.0338 
  mprj/o_BUF[118]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4127   1.0500   0.0000   0.0046 &   3.8915 r
  mprj/o_BUF[118]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.0793   1.0500            1.2987 &   5.1902 r
  mprj/io_out[19] (net)                                  1   0.1812 
  mprj/io_out[19] (user_proj_example)                                          0.0000   1.0500            0.0000 &   5.1902 r
  io_out[19] (net) 
  io_out[19] (out)                                                    0.1861   2.0906   1.0500   0.0752   0.1669 &   5.3571 r
  data arrival time                                                                                                  5.3571

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -5.3571
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.5429

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2551 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2551 

  slack (with derating applied) (MET)                                                                     2.5429 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.7980 



  Startpoint: mprj/o_FF[5]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[5]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[5]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.6895   1.0500   0.0000   0.4244 &   1.4859 r
  mprj/o_FF[5]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1961   1.0500            0.7268 &   2.2127 r
  mprj/o_q[5] (net)                                      2   0.0148 
  mprj/o_dly[5]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0300   0.1961   1.0500   0.0119   0.0131 &   2.2259 r
  mprj/o_dly[5]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.2811   1.0500            0.6747 &   2.9005 r
  mprj/o_q_dly[5] (net)                                  2   0.0220 
  mprj/o_BUF[5]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0294   0.2811   1.0500   0.0114   0.0128 &   2.9133 r
  mprj/o_BUF[5]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             3.5773   1.0500            2.0317 &   4.9450 r
  mprj/wbs_dat_o[5] (net)                                1   0.3070 
  mprj/wbs_dat_o[5] (user_proj_example)                                        0.0000   1.0500            0.0000 &   4.9450 r
  wbs_dat_o[5] (net) 
  wbs_dat_o[5] (out)                                                  0.2621   3.6170   1.0500   0.1000   0.4031 &   5.3481 r
  data arrival time                                                                                                  5.3481

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -5.3481
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.5519

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2547 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2547 

  slack (with derating applied) (MET)                                                                     2.5519 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.8066 



  Startpoint: mprj/o_FF[156]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[19] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[156]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8349   1.0500   0.0000   1.2678 &   2.3293 r
  mprj/o_FF[156]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2446   1.0500            0.7882 &   3.1175 r
  mprj/o_q[156] (net)                                    2   0.0195 
  mprj/o_dly[156]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2446   1.0500   0.0000   0.0008 &   3.1183 r
  mprj/o_dly[156]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4656   1.0500            0.7852 &   3.9035 r
  mprj/o_q_dly[156] (net)                                2   0.0386 
  mprj/o_BUF[156]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4658   1.0500   0.0000   0.0053 &   3.9089 r
  mprj/o_BUF[156]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.0257   1.0500            1.2595 &   5.1684 r
  mprj/io_oeb[19] (net)                                  1   0.1761 
  mprj/io_oeb[19] (user_proj_example)                                          0.0000   1.0500            0.0000 &   5.1684 r
  io_oeb[19] (net) 
  io_oeb[19] (out)                                                    0.0000   2.0391   1.0500   0.0000   0.0953 &   5.2637 r
  data arrival time                                                                                                  5.2637

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -5.2637
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.6363

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2507 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2507 

  slack (with derating applied) (MET)                                                                     2.6363 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.8869 



  Startpoint: mprj/o_FF[175]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_ack_o (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[175]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5256   1.0500   0.0000   0.3840 &   1.4455 r
  mprj/o_FF[175]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0941   1.0500            0.6596 &   2.1052 r
  mprj/o_q[175] (net)                                    1   0.0047 
  mprj/o_dly[175]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0941   1.0500   0.0000   0.0002 &   2.1054 r
  mprj/o_dly[175]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2516   1.0500            0.6472 &   2.7525 r
  mprj/o_q_dly[175] (net)                                2   0.0192 
  mprj/o_BUF[175]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0561   0.2516   1.0500   0.0228   0.0245 &   2.7770 r
  mprj/o_BUF[175]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.6732   1.0500            2.0513 &   4.8283 r
  mprj/wbs_ack_o (net)                                   1   0.3133 
  mprj/wbs_ack_o (user_proj_example)                                           0.0000   1.0500            0.0000 &   4.8283 r
  wbs_ack_o (net) 
  wbs_ack_o (out)                                                     0.0000   3.7227   1.0500   0.0000   0.3357 &   5.1640 r
  data arrival time                                                                                                  5.1640

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -5.1640
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.7360

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2459 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2459 

  slack (with derating applied) (MET)                                                                     2.7360 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.9819 



  Startpoint: mprj/o_FF[0]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[0]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[0]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.5256   1.0500   0.0000   0.3840 &   1.4456 r
  mprj/o_FF[0]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1236   1.0500            0.6803 &   2.1259 r
  mprj/o_q[0] (net)                                      1   0.0078 
  mprj/o_dly[0]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0000   0.1236   1.0500   0.0000   0.0003 &   2.1262 r
  mprj/o_dly[0]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.2836   1.0500            0.6697 &   2.7959 r
  mprj/o_q_dly[0] (net)                                  2   0.0222 
  mprj/o_BUF[0]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.1142   0.2836   1.0500   0.0446   0.0476 &   2.8435 r
  mprj/o_BUF[0]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             3.5336   1.0500            1.9889 &   4.8323 r
  mprj/wbs_dat_o[0] (net)                                1   0.3019 
  mprj/wbs_dat_o[0] (user_proj_example)                                        0.0000   1.0500            0.0000 &   4.8323 r
  wbs_dat_o[0] (net) 
  wbs_dat_o[0] (out)                                                  0.0000   3.5782   1.0500   0.0000   0.3108 &   5.1431 r
  data arrival time                                                                                                  5.1431

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -5.1431
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.7569

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2449 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2449 

  slack (with derating applied) (MET)                                                                     2.7569 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          3.0018 



  Startpoint: wbs_sel_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[230]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_sel_i[0] (in)                                                            5.3303                     2.9947 &  24.9947 r
  wbs_sel_i[0] (net)                                     2   0.4688 
  mprj/wbs_sel_i[0] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.9947 r
  mprj/wbs_sel_i[0] (net) 
  mprj/i_BUF[230]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  5.7882   5.3590   1.0500   2.5304   2.9685 &  27.9632 r
  mprj/i_BUF[230]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1267   1.0500           -0.0577 &  27.9054 r
  mprj/buf_i[230] (net)                                  1   0.0084 
  mprj/i_FF[230]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0163   0.1267   1.0500   0.0065   0.0072 &  27.9126 r
  data arrival time                                                                                                 27.9126

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[230]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   0.2616 &  31.2220 r
  clock reconvergence pessimism                                                                           0.0000    31.2220
  clock uncertainty                                                                                      -0.1000    31.1220
  library setup time                                                                    1.0000           -0.0425    31.0795
  data required time                                                                                                31.0795
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.0795
  data arrival time                                                                                                -27.9126
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        3.1669

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0643 
  total derate : arrival time                                                                            -0.1447 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2090 

  slack (with derating applied) (MET)                                                                     3.1669 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          3.3760 



  Startpoint: wbs_sel_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[231]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_sel_i[1] (in)                                                            5.2431                     2.9442 &  24.9442 r
  wbs_sel_i[1] (net)                                     2   0.4613 
  mprj/wbs_sel_i[1] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.9442 r
  mprj/wbs_sel_i[1] (net) 
  mprj/i_BUF[231]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.7092   5.2700   1.0500   1.9462   2.3510 &  27.2952 r
  mprj/i_BUF[231]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1214   1.0500           -0.0584 &  27.2368 r
  mprj/buf_i[231] (net)                                  1   0.0056 
  mprj/i_FF[231]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0194   0.1214   1.0500   0.0078   0.0084 &  27.2452 r
  data arrival time                                                                                                 27.2452

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[231]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   0.2356 &  31.1961 r
  clock reconvergence pessimism                                                                           0.0000    31.1961
  clock uncertainty                                                                                      -0.1000    31.0961
  library setup time                                                                    1.0000           -0.0401    31.0560
  data required time                                                                                                31.0560
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.0560
  data arrival time                                                                                                -27.2452
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        3.8107

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0629 
  total derate : arrival time                                                                            -0.1154 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1784 

  slack (with derating applied) (MET)                                                                     3.8107 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          3.9891 



  Startpoint: wbs_adr_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[34]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[2] (in)                                                            4.8939                     2.5417 &  24.5417 r
  wbs_adr_i[2] (net)                                     2   0.4178 
  mprj/wbs_adr_i[2] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.5417 r
  mprj/wbs_adr_i[2] (net) 
  mprj/i_BUF[34]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.4706   4.9634   1.0500   1.8615   2.4030 &  26.9447 r
  mprj/i_BUF[34]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1266   1.0500           -0.0332 &  26.9115 r
  mprj/buf_i[34] (net)                                   2   0.0123 
  mprj/i_FF[34]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0404   0.1266   1.0500   0.0161   0.0174 &  26.9289 r
  data arrival time                                                                                                 26.9289

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[34]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   0.2446 &  31.2050 r
  clock reconvergence pessimism                                                                           0.0000    31.2050
  clock uncertainty                                                                                      -0.1000    31.1050
  library setup time                                                                    1.0000           -0.0414    31.0636
  data required time                                                                                                31.0636
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.0636
  data arrival time                                                                                                -26.9289
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.1346

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0634 
  total derate : arrival time                                                                            -0.1170 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1804 

  slack (with derating applied) (MET)                                                                     4.1346 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.3151 



  Startpoint: wbs_adr_i[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[43]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[11] (in)                                                           4.5578                     2.3764 &  24.3764 r
  wbs_adr_i[11] (net)                                    2   0.3893 
  mprj/wbs_adr_i[11] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.3764 r
  mprj/wbs_adr_i[11] (net) 
  mprj/i_BUF[43]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.2367   4.6186   1.0500   1.7662   2.2549 &  26.6313 r
  mprj/i_BUF[43]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1143   1.0500           -0.0259 &  26.6053 r
  mprj/buf_i[43] (net)                                   1   0.0070 
  mprj/i_FF[43]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0060   0.1143   1.0500   0.0023   0.0027 &  26.6080 r
  data arrival time                                                                                                 26.6080

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[43]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   0.0355 &  30.9959 r
  clock reconvergence pessimism                                                                           0.0000    30.9959
  clock uncertainty                                                                                      -0.1000    30.8959
  library setup time                                                                    1.0000           -0.0226    30.8733
  data required time                                                                                                30.8733
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                30.8733
  data arrival time                                                                                                -26.6080
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.2653

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0524 
  total derate : arrival time                                                                            -0.1089 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1613 

  slack (with derating applied) (MET)                                                                     4.2653 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.4266 



  Startpoint: wbs_dat_i[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[10]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[10] (in)                                                           4.7213                     2.5089 &  24.5089 r
  wbs_dat_i[10] (net)                                    2   0.4059 
  mprj/wbs_dat_i[10] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.5089 r
  mprj/wbs_dat_i[10] (net) 
  mprj/i_BUF[10]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.9190   4.7642   1.0500   1.6127   2.0652 &  26.5741 r
  mprj/i_BUF[10]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1194   1.0500           -0.0291 &  26.5450 r
  mprj/buf_i[10] (net)                                   1   0.0092 
  mprj/i_FF[10]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0028   0.1194   1.0500   0.0011   0.0015 &  26.5465 r
  data arrival time                                                                                                 26.5465

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[10]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   0.0764 &  31.0369 r
  clock reconvergence pessimism                                                                           0.0000    31.0369
  clock uncertainty                                                                                      -0.1000    30.9369
  library setup time                                                                    1.0000           -0.0273    30.9096
  data required time                                                                                                30.9096
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                30.9096
  data arrival time                                                                                                -26.5465
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.3631

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0546 
  total derate : arrival time                                                                            -0.0999 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1545 

  slack (with derating applied) (MET)                                                                     4.3631 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.5176 



  Startpoint: io_in[2] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[194]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[2] (in)                                                                5.4779                     2.7866 &  24.7866 r
  io_in[2] (net)                                         2   0.4653 
  mprj/io_in[2] (user_proj_example)                                            0.0000   1.0500            0.0000 &  24.7866 r
  mprj/io_in[2] (net) 
  mprj/i_BUF[194]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.9282   5.5971   1.0500   1.6044   2.2925 &  27.0791 r
  mprj/i_BUF[194]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1697   1.0500           -0.0335 &  27.0455 r
  mprj/buf_i[194] (net)                                  2   0.0393 
  mprj/i_FF[194]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0067   0.1701   1.0500   0.0025   0.0077 &  27.0532 r
  data arrival time                                                                                                 27.0532

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[194]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   0.9784 &  31.9389 r
  clock reconvergence pessimism                                                                           0.0000    31.9389
  clock uncertainty                                                                                      -0.1000    31.8389
  library setup time                                                                    1.0000           -0.0808    31.7580
  data required time                                                                                                31.7580
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.7580
  data arrival time                                                                                                -27.0532
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.7048

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1020 
  total derate : arrival time                                                                            -0.1113 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2133 

  slack (with derating applied) (MET)                                                                     4.7048 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.9182 



  Startpoint: wbs_adr_i[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[40]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[8] (in)                                                            4.3418                     2.2635 &  24.2635 r
  wbs_adr_i[8] (net)                                     2   0.3707 
  mprj/wbs_adr_i[8] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.2635 r
  mprj/wbs_adr_i[8] (net) 
  mprj/i_BUF[40]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.7397   4.3996   1.0500   2.0951   2.5848 &  26.8483 r
  mprj/i_BUF[40]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1270   1.0500            0.0008 &  26.8491 r
  mprj/buf_i[40] (net)                                   2   0.0194 
  mprj/i_FF[40]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1270   1.0500   0.0000   0.0008 &  26.8498 r
  data arrival time                                                                                                 26.8498

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[40]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   0.7884 &  31.7488 r
  clock reconvergence pessimism                                                                           0.0000    31.7488
  clock uncertainty                                                                                      -0.1000    31.6488
  library setup time                                                                    1.0000           -0.0656    31.5832
  data required time                                                                                                31.5832
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.5832
  data arrival time                                                                                                -26.8498
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.7334

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0920 
  total derate : arrival time                                                                            -0.1232 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2152 

  slack (with derating applied) (MET)                                                                     4.7334 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.9486 



  Startpoint: wbs_adr_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[33]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[1] (in)                                                            4.2856                     2.2486 &  24.2486 r
  wbs_adr_i[1] (net)                                     2   0.3668 
  mprj/wbs_adr_i[1] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.2486 r
  mprj/wbs_adr_i[1] (net) 
  mprj/i_BUF[33]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.0526   4.3386   1.0500   1.2383   1.6741 &  25.9227 r
  mprj/i_BUF[33]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1205   1.0500           -0.0018 &  25.9209 r
  mprj/buf_i[33] (net)                                   2   0.0143 
  mprj/i_FF[33]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0156   0.1205   1.0500   0.0063   0.0072 &  25.9280 r
  data arrival time                                                                                                 25.9280

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[33]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   0.2592 &  31.2196 r
  clock reconvergence pessimism                                                                           0.0000    31.2196
  clock uncertainty                                                                                      -0.1000    31.1196
  library setup time                                                                    1.0000           -0.0414    31.0782
  data required time                                                                                                31.0782
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.0782
  data arrival time                                                                                                -25.9280
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.1501

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0642 
  total derate : arrival time                                                                            -0.0802 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1443 

  slack (with derating applied) (MET)                                                                     5.1501 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.2945 



  Startpoint: io_in[3] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[195]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[3] (in)                                                                5.4675                     2.7433 &  24.7433 r
  io_in[3] (net)                                         2   0.4625 
  mprj/io_in[3] (user_proj_example)                                            0.0000   1.0500            0.0000 &  24.7433 r
  mprj/io_in[3] (net) 
  mprj/i_BUF[195]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.7902   5.5877   1.0500   1.1385   1.8290 &  26.5723 r
  mprj/i_BUF[195]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1726   1.0500           -0.0304 &  26.5419 r
  mprj/buf_i[195] (net)                                  2   0.0420 
  mprj/i_FF[195]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1732   1.0500   0.0000   0.0057 &  26.5476 r
  data arrival time                                                                                                 26.5476

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[195]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   0.9947 &  31.9551 r
  clock reconvergence pessimism                                                                           0.0000    31.9551
  clock uncertainty                                                                                      -0.1000    31.8551
  library setup time                                                                    1.0000           -0.0819    31.7732
  data required time                                                                                                31.7732
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.7732
  data arrival time                                                                                                -26.5476
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.2255

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1029 
  total derate : arrival time                                                                            -0.0890 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1919 

  slack (with derating applied) (MET)                                                                     5.2255 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.4174 



  Startpoint: wbs_we_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[234]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_we_i (in)                                                                4.3555                     2.4202 &  24.4202 r
  wbs_we_i (net)                                         2   0.3810 
  mprj/wbs_we_i (user_proj_example)                                            0.0000   1.0500            0.0000 &  24.4202 r
  mprj/wbs_we_i (net) 
  mprj/i_BUF[234]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.2289   4.3883   1.0500   0.9116   1.2367 &  25.6569 r
  mprj/i_BUF[234]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1316   1.0500            0.0063 &  25.6632 r
  mprj/buf_i[234] (net)                                  2   0.0238 
  mprj/i_FF[234]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1114   0.1316   1.0500   0.0458   0.0490 &  25.7122 r
  data arrival time                                                                                                 25.7122

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[234]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   0.2845 &  31.2449 r
  clock reconvergence pessimism                                                                           0.0000    31.2449
  clock uncertainty                                                                                      -0.1000    31.1449
  library setup time                                                                    1.0000           -0.0448    31.1001
  data required time                                                                                                31.1001
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.1001
  data arrival time                                                                                                -25.7122
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.3880

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0655 
  total derate : arrival time                                                                            -0.0615 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1270 

  slack (with derating applied) (MET)                                                                     5.3880 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.5150 



  Startpoint: wbs_adr_i[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[44]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[12] (in)                                                           3.9016                     2.0676 &  24.0676 r
  wbs_adr_i[12] (net)                                    2   0.3347 
  mprj/wbs_adr_i[12] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.0676 r
  mprj/wbs_adr_i[12] (net) 
  mprj/i_BUF[44]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.6140   3.9431   1.0500   1.0649   1.4333 &  25.5009 r
  mprj/i_BUF[44]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1041   1.0500            0.0049 &  25.5058 r
  mprj/buf_i[44] (net)                                   1   0.0064 
  mprj/i_FF[44]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0094   0.1041   1.0500   0.0036   0.0041 &  25.5099 r
  data arrival time                                                                                                 25.5099

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[44]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   0.0803 &  31.0407 r
  clock reconvergence pessimism                                                                           0.0000    31.0407
  clock uncertainty                                                                                      -0.1000    30.9407
  library setup time                                                                    1.0000           -0.0255    30.9152
  data required time                                                                                                30.9152
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                30.9152
  data arrival time                                                                                                -25.5099
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.4053

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0548 
  total derate : arrival time                                                                            -0.0687 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1235 

  slack (with derating applied) (MET)                                                                     5.4053 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.5287 



  Startpoint: io_in[4] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[196]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[4] (in)                                                                5.0906                     2.5861 &  24.5861 r
  io_in[4] (net)                                         2   0.4318 
  mprj/io_in[4] (user_proj_example)                                            0.0000   1.0500            0.0000 &  24.5861 r
  mprj/io_in[4] (net) 
  mprj/i_BUF[196]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.7618   5.1862   1.0500   1.1022   1.7040 &  26.2901 r
  mprj/i_BUF[196]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1693   1.0500           -0.0093 &  26.2808 r
  mprj/buf_i[196] (net)                                  2   0.0448 
  mprj/i_FF[196]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0275   0.1698   1.0500   0.0111   0.0169 &  26.2977 r
  data arrival time                                                                                                 26.2977

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[196]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   1.1811 &  32.1415 r
  clock reconvergence pessimism                                                                           0.0000    32.1415
  clock uncertainty                                                                                      -0.1000    32.0415
  library setup time                                                                    1.0000           -0.0865    31.9550
  data required time                                                                                                31.9550
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9550
  data arrival time                                                                                                -26.2977
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.6573

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1127 
  total derate : arrival time                                                                            -0.0824 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1951 

  slack (with derating applied) (MET)                                                                     5.6573 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.8524 



  Startpoint: wbs_dat_i[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[4]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[4] (in)                                                            3.9512                     2.0742 &  24.0742 r
  wbs_dat_i[4] (net)                                     2   0.3380 
  mprj/wbs_dat_i[4] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.0742 r
  mprj/wbs_dat_i[4] (net) 
  mprj/i_BUF[4]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    1.9156   4.0016   1.0500   0.7512   1.1385 &  25.2127 r
  mprj/i_BUF[4]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1357   1.0500            0.0324 &  25.2451 r
  mprj/buf_i[4] (net)                                    2   0.0309 
  mprj/i_FF[4]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0153   0.1358   1.0500   0.0061   0.0087 &  25.2537 r
  data arrival time                                                                                                 25.2537

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[4]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   2.3351   0.9500   0.0000   0.1528 &  31.1132 r
  clock reconvergence pessimism                                                                           0.0000    31.1132
  clock uncertainty                                                                                      -0.1000    31.0132
  library setup time                                                                    1.0000           -0.0369    30.9763
  data required time                                                                                                30.9763
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                30.9763
  data arrival time                                                                                                -25.2537
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.7226

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0586 
  total derate : arrival time                                                                            -0.0562 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1148 

  slack (with derating applied) (MET)                                                                     5.7226 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.8374 



  Startpoint: wbs_adr_i[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[37]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[5] (in)                                                            3.7453                     1.9774 &  23.9774 r
  wbs_adr_i[5] (net)                                     2   0.3209 
  mprj/wbs_adr_i[5] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.9774 r
  mprj/wbs_adr_i[5] (net) 
  mprj/i_BUF[37]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.7973   3.7901   1.0500   0.7205   1.0781 &  25.0554 r
  mprj/i_BUF[37]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1213   1.0500            0.0341 &  25.0896 r
  mprj/buf_i[37] (net)                                   2   0.0223 
  mprj/i_FF[37]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1214   1.0500   0.0000   0.0009 &  25.0905 r
  data arrival time                                                                                                 25.0905

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[37]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   0.1043 &  31.0647 r
  clock reconvergence pessimism                                                                           0.0000    31.0647
  clock uncertainty                                                                                      -0.1000    30.9647
  library setup time                                                                    1.0000           -0.0307    30.9340
  data required time                                                                                                30.9340
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                30.9340
  data arrival time                                                                                                -25.0905
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.8435

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0560 
  total derate : arrival time                                                                            -0.0530 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1090 

  slack (with derating applied) (MET)                                                                     5.8435 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.9526 



  Startpoint: wbs_adr_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[32]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[0] (in)                                                            4.0437                     2.1566 &  24.1566 r
  wbs_adr_i[0] (net)                                     2   0.3478 
  mprj/wbs_adr_i[0] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.1566 r
  mprj/wbs_adr_i[0] (net) 
  mprj/i_BUF[32]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.6760   4.0852   1.0500   0.6785   1.0452 &  25.2018 r
  mprj/i_BUF[32]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1190   1.0500            0.0129 &  25.2147 r
  mprj/buf_i[32] (net)                                   2   0.0163 
  mprj/i_FF[32]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0230   0.1190   1.0500   0.0092   0.0104 &  25.2251 r
  data arrival time                                                                                                 25.2251

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[32]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   0.2929 &  31.2533 r
  clock reconvergence pessimism                                                                           0.0000    31.2533
  clock uncertainty                                                                                      -0.1000    31.1533
  library setup time                                                                    1.0000           -0.0433    31.1100
  data required time                                                                                                31.1100
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.1100
  data arrival time                                                                                                -25.2251
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.8849

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0660 
  total derate : arrival time                                                                            -0.0509 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1168 

  slack (with derating applied) (MET)                                                                     5.8849 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.0018 



  Startpoint: wbs_dat_i[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[6]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[6] (in)                                                            3.7338                     1.9714 &  23.9714 r
  wbs_dat_i[6] (net)                                     2   0.3200 
  mprj/wbs_dat_i[6] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.9714 r
  mprj/wbs_dat_i[6] (net) 
  mprj/i_BUF[6]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    1.7018   3.7786   1.0500   0.6851   1.0403 &  25.0117 r
  mprj/i_BUF[6]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1148   1.0500            0.0283 &  25.0399 r
  mprj/buf_i[6] (net)                                    2   0.0165 
  mprj/i_FF[6]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.1148   1.0500   0.0000   0.0007 &  25.0406 r
  data arrival time                                                                                                 25.0406

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[6]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   2.3351   0.9500   0.0000   0.1677 &  31.1281 r
  clock reconvergence pessimism                                                                           0.0000    31.1281
  clock uncertainty                                                                                      -0.1000    31.0281
  library setup time                                                                    1.0000           -0.0349    30.9932
  data required time                                                                                                30.9932
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                30.9932
  data arrival time                                                                                                -25.0406
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.9526

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0594 
  total derate : arrival time                                                                            -0.0509 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1103 

  slack (with derating applied) (MET)                                                                     5.9526 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.0629 



  Startpoint: io_in[5] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[197]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[5] (in)                                                                4.9486                     2.5392 &  24.5392 r
  io_in[5] (net)                                         2   0.4209 
  mprj/io_in[5] (user_proj_example)                                            0.0000   1.0500            0.0000 &  24.5392 r
  mprj/io_in[5] (net) 
  mprj/i_BUF[197]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.1652   5.0317   1.0500   0.8733   1.4071 &  25.9463 r
  mprj/i_BUF[197]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1635   1.0500           -0.0059 &  25.9404 r
  mprj/buf_i[197] (net)                                  2   0.0416 
  mprj/i_FF[197]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0099   0.1639   1.0500   0.0037   0.0082 &  25.9486 r
  data arrival time                                                                                                 25.9486

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[197]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   1.1255 &  32.0859 r
  clock reconvergence pessimism                                                                           0.0000    32.0859
  clock uncertainty                                                                                      -0.1000    31.9859
  library setup time                                                                    1.0000           -0.0839    31.9020
  data required time                                                                                                31.9020
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9020
  data arrival time                                                                                                -25.9486
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.9535

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1098 
  total derate : arrival time                                                                            -0.0677 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1775 

  slack (with derating applied) (MET)                                                                     5.9535 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.1310 



  Startpoint: la_data_in[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[131]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[3] (in)                                                           5.0084                     2.7261 &  24.7261 r
  la_data_in[3] (net)                                    2   0.4344 
  mprj/la_data_in[3] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.7261 r
  mprj/la_data_in[3] (net) 
  mprj/i_BUF[131]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  6.0067   5.0416   1.0500   2.7159   3.1866 &  27.9127 r
  mprj/i_BUF[131]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1288   1.0500           -0.0356 &  27.8771 r
  mprj/buf_i[131] (net)                                  2   0.0129 
  mprj/i_FF[131]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0135   0.1288   1.0500   0.0053   0.0060 &  27.8831 r
  data arrival time                                                                                                 27.8831

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[131]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   3.1108 &  34.0712 r
  clock reconvergence pessimism                                                                           0.0000    34.0712
  clock uncertainty                                                                                      -0.1000    33.9712
  library setup time                                                                    1.0000           -0.1004    33.8708
  data required time                                                                                                33.8708
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8708
  data arrival time                                                                                                -27.8831
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.9876

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2143 
  total derate : arrival time                                                                            -0.1539 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3682 

  slack (with derating applied) (MET)                                                                     5.9876 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.3558 



  Startpoint: wbs_dat_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[2]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[2] (in)                                                            3.8353                     2.0057 &  24.0057 r
  wbs_dat_i[2] (net)                                     2   0.3276 
  mprj/wbs_dat_i[2] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.0057 r
  mprj/wbs_dat_i[2] (net) 
  mprj/i_BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    1.5489   3.8858   1.0500   0.6260   1.0026 &  25.0083 r
  mprj/i_BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1153   1.0500            0.0219 &  25.0302 r
  mprj/buf_i[2] (net)                                    2   0.0155 
  mprj/i_FF[2]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0217   0.1153   1.0500   0.0086   0.0097 &  25.0398 r
  data arrival time                                                                                                 25.0398

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[2]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   2.3351   0.9500   0.0000   0.2498 &  31.2103 r
  clock reconvergence pessimism                                                                           0.0000    31.2103
  clock uncertainty                                                                                      -0.1000    31.1103
  library setup time                                                                    1.0000           -0.0401    31.0702
  data required time                                                                                                31.0702
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.0702
  data arrival time                                                                                                -25.0398
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.0303

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0637 
  total derate : arrival time                                                                            -0.0492 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1129 

  slack (with derating applied) (MET)                                                                     6.0303 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.1433 



  Startpoint: io_in[6] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[198]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[6] (in)                                                                4.7534                     2.4742 &  24.4742 r
  io_in[6] (net)                                         2   0.4061 
  mprj/io_in[6] (user_proj_example)                                            0.0000   1.0500            0.0000 &  24.4742 r
  mprj/io_in[6] (net) 
  mprj/i_BUF[198]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.3565   4.8212   1.0500   0.9467   1.4317 &  25.9059 r
  mprj/i_BUF[198]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1589   1.0500            0.0021 &  25.9080 r
  mprj/buf_i[198] (net)                                  2   0.0403 
  mprj/i_FF[198]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0087   0.1593   1.0500   0.0033   0.0078 &  25.9158 r
  data arrival time                                                                                                 25.9158

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[198]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   1.1811 &  32.1415 r
  clock reconvergence pessimism                                                                           0.0000    32.1415
  clock uncertainty                                                                                      -0.1000    32.0415
  library setup time                                                                    1.0000           -0.0843    31.9573
  data required time                                                                                                31.9573
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9573
  data arrival time                                                                                                -25.9158
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.0415

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1127 
  total derate : arrival time                                                                            -0.0686 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1814 

  slack (with derating applied) (MET)                                                                     6.0415 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.2228 



  Startpoint: wbs_dat_i[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[20]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[20] (in)                                                           3.4443                     1.8370 &  23.8370 r
  wbs_dat_i[20] (net)                                    2   0.2957 
  mprj/wbs_dat_i[20] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.8370 r
  mprj/wbs_dat_i[20] (net) 
  mprj/i_BUF[20]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.6171   3.4790   1.0500   0.6529   0.9504 &  24.7874 r
  mprj/i_BUF[20]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1183   1.0500            0.0509 &  24.8382 r
  mprj/buf_i[20] (net)                                   2   0.0237 
  mprj/i_FF[20]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0168   0.1183   1.0500   0.0067   0.0081 &  24.8464 r
  data arrival time                                                                                                 24.8464

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[20]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   0.0787 &  31.0391 r
  clock reconvergence pessimism                                                                           0.0000    31.0391
  clock uncertainty                                                                                      -0.1000    30.9391
  library setup time                                                                    1.0000           -0.0273    30.9119
  data required time                                                                                                30.9119
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                30.9119
  data arrival time                                                                                                -24.8464
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.0655

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0547 
  total derate : arrival time                                                                            -0.0481 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1028 

  slack (with derating applied) (MET)                                                                     6.0655 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.1683 



  Startpoint: wbs_cyc_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[236]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_cyc_i (in)                                                               3.7494                     1.9685 &  23.9685 r
  wbs_cyc_i (net)                                        2   0.3206 
  mprj/wbs_cyc_i (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.9685 r
  mprj/wbs_cyc_i (net) 
  mprj/i_BUF[236]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.6599   3.7971   1.0500   0.6744   1.0386 &  25.0071 r
  mprj/i_BUF[236]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1169   1.0500            0.0292 &  25.0364 r
  mprj/buf_i[236] (net)                                  2   0.0182 
  mprj/i_FF[236]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1169   1.0500   0.0000   0.0008 &  25.0372 r
  data arrival time                                                                                                 25.0372

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[236]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   0.2892 &  31.2496 r
  clock reconvergence pessimism                                                                           0.0000    31.2496
  clock uncertainty                                                                                      -0.1000    31.1496
  library setup time                                                                    1.0000           -0.0428    31.1068
  data required time                                                                                                31.1068
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.1068
  data arrival time                                                                                                -25.0372
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.0697

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0658 
  total derate : arrival time                                                                            -0.0509 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1167 

  slack (with derating applied) (MET)                                                                     6.0697 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.1863 



  Startpoint: wbs_adr_i[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[38]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[6] (in)                                                            3.6339                     1.9267 &  23.9267 r
  wbs_adr_i[6] (net)                                     2   0.3118 
  mprj/wbs_adr_i[6] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.9267 r
  mprj/wbs_adr_i[6] (net) 
  mprj/i_BUF[38]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.4253   3.6747   1.0500   0.5750   0.9061 &  24.8327 r
  mprj/i_BUF[38]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1214   1.0500            0.0416 &  24.8743 r
  mprj/buf_i[38] (net)                                   2   0.0240 
  mprj/i_FF[38]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1214   1.0500   0.0000   0.0011 &  24.8754 r
  data arrival time                                                                                                 24.8754

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[38]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   0.1564 &  31.1168 r
  clock reconvergence pessimism                                                                           0.0000    31.1168
  clock uncertainty                                                                                      -0.1000    31.0168
  library setup time                                                                    1.0000           -0.0352    30.9816
  data required time                                                                                                30.9816
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                30.9816
  data arrival time                                                                                                -24.8754
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.1062

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0588 
  total derate : arrival time                                                                            -0.0452 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1040 

  slack (with derating applied) (MET)                                                                     6.1062 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.2101 



  Startpoint: wbs_adr_i[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[42]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[10] (in)                                                           3.5112                     1.8686 &  23.8686 r
  wbs_adr_i[10] (net)                                    2   0.3013 
  mprj/wbs_adr_i[10] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.8686 r
  mprj/wbs_adr_i[10] (net) 
  mprj/i_BUF[42]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.4904   3.5488   1.0500   0.6042   0.9202 &  24.7888 r
  mprj/i_BUF[42]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1151   1.0500            0.0432 &  24.8321 r
  mprj/buf_i[42] (net)                                   2   0.0197 
  mprj/i_FF[42]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0217   0.1151   1.0500   0.0088   0.0100 &  24.8421 r
  data arrival time                                                                                                 24.8421

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[42]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   0.1676 &  31.1281 r
  clock reconvergence pessimism                                                                           0.0000    31.1281
  clock uncertainty                                                                                      -0.1000    31.0281
  library setup time                                                                    1.0000           -0.0350    30.9931
  data required time                                                                                                30.9931
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                30.9931
  data arrival time                                                                                                -24.8421
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.1510

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0594 
  total derate : arrival time                                                                            -0.0464 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1057 

  slack (with derating applied) (MET)                                                                     6.1510 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.2567 



  Startpoint: wbs_adr_i[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[51]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[19] (in)                                                           3.2804                     1.7657 &  23.7657 r
  wbs_adr_i[19] (net)                                    2   0.2826 
  mprj/wbs_adr_i[19] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.7657 r
  mprj/wbs_adr_i[19] (net) 
  mprj/i_BUF[51]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.4160   3.3090   1.0500   0.5746   0.8421 &  24.6078 r
  mprj/i_BUF[51]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1124   1.0500            0.0559 &  24.6637 r
  mprj/buf_i[51] (net)                                   2   0.0205 
  mprj/i_FF[51]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0269   0.1124   1.0500   0.0110   0.0124 &  24.6761 r
  data arrival time                                                                                                 24.6761

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[51]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   0.0805 &  31.0409 r
  clock reconvergence pessimism                                                                           0.0000    31.0409
  clock uncertainty                                                                                      -0.1000    30.9409
  library setup time                                                                    1.0000           -0.0265    30.9144
  data required time                                                                                                30.9144
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                30.9144
  data arrival time                                                                                                -24.6761
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.2383

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0548 
  total derate : arrival time                                                                            -0.0433 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.0981 

  slack (with derating applied) (MET)                                                                     6.2383 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.3364 



  Startpoint: io_in[37] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[229]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[37] (in)                                                               6.4033                     3.1733 &  25.1733 r
  io_in[37] (net)                                        2   0.5400 
  mprj/io_in[37] (user_proj_example)                                           0.0000   1.0500            0.0000 &  25.1733 r
  mprj/io_in[37] (net) 
  mprj/i_BUF[229]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.7850   6.5834   1.0500   1.9590   2.8676 &  28.0410 r
  mprj/i_BUF[229]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2322   1.0500           -0.0403 &  28.0007 r
  mprj/buf_i[229] (net)                                  2   0.0746 
  mprj/i_FF[229]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0212   0.2346   1.0500   0.0084   0.0252 &  28.0259 r
  data arrival time                                                                                                 28.0259

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[229]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   3.6030 &  34.5634 r
  clock reconvergence pessimism                                                                           0.0000    34.5634
  clock uncertainty                                                                                      -0.1000    34.4634
  library setup time                                                                    1.0000           -0.1254    34.3380
  data required time                                                                                                34.3380
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.3380
  data arrival time                                                                                                -28.0259
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.3122

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2402 
  total derate : arrival time                                                                            -0.1399 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3801 

  slack (with derating applied) (MET)                                                                     6.3122 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6922 



  Startpoint: wbs_adr_i[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[52]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[20] (in)                                                           3.1871                     1.7177 &  23.7177 r
  wbs_adr_i[20] (net)                                    2   0.2746 
  mprj/wbs_adr_i[20] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.7177 r
  mprj/wbs_adr_i[20] (net) 
  mprj/i_BUF[52]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.3245   3.2143   1.0500   0.5363   0.7937 &  24.5114 r
  mprj/i_BUF[52]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1136   1.0500            0.0631 &  24.5745 r
  mprj/buf_i[52] (net)                                   2   0.0229 
  mprj/i_FF[52]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0102   0.1136   1.0500   0.0041   0.0053 &  24.5798 r
  data arrival time                                                                                                 24.5798

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[52]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   0.0786 &  31.0391 r
  clock reconvergence pessimism                                                                           0.0000    31.0391
  clock uncertainty                                                                                      -0.1000    30.9391
  library setup time                                                                    1.0000           -0.0267    30.9124
  data required time                                                                                                30.9124
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                30.9124
  data arrival time                                                                                                -24.5798
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.3326

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0547 
  total derate : arrival time                                                                            -0.0411 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.0957 

  slack (with derating applied) (MET)                                                                     6.3326 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4283 



  Startpoint: wbs_dat_i[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[21]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[21] (in)                                                           3.1856                     1.7075 &  23.7075 r
  wbs_dat_i[21] (net)                                    2   0.2740 
  mprj/wbs_dat_i[21] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.7075 r
  mprj/wbs_dat_i[21] (net) 
  mprj/i_BUF[21]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.3037   3.2142   1.0500   0.5274   0.7910 &  24.4985 r
  mprj/i_BUF[21]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1084   1.0500            0.0580 &  24.5565 r
  mprj/buf_i[21] (net)                                   2   0.0181 
  mprj/i_FF[21]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0103   0.1084   1.0500   0.0040   0.0050 &  24.5615 r
  data arrival time                                                                                                 24.5615

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[21]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   0.0801 &  31.0405 r
  clock reconvergence pessimism                                                                           0.0000    31.0405
  clock uncertainty                                                                                      -0.1000    30.9405
  library setup time                                                                    1.0000           -0.0261    30.9145
  data required time                                                                                                30.9145
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                30.9145
  data arrival time                                                                                                -24.5615
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.3530

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0548 
  total derate : arrival time                                                                            -0.0407 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.0954 

  slack (with derating applied) (MET)                                                                     6.3530 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4484 



  Startpoint: wbs_dat_i[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[16]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[16] (in)                                                           4.2533                     2.2501 &  24.2501 r
  wbs_dat_i[16] (net)                                    2   0.3649 
  mprj/wbs_dat_i[16] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.2501 r
  mprj/wbs_dat_i[16] (net) 
  mprj/i_BUF[16]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.6585   4.3002   1.0500   1.5029   1.9194 &  26.1694 r
  mprj/i_BUF[16]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1071   1.0500           -0.0142 &  26.1552 r
  mprj/buf_i[16] (net)                                   1   0.0051 
  mprj/i_FF[16]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1071   1.0500   0.0000   0.0002 &  26.1554 r
  data arrival time                                                                                                 26.1554

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[16]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   1.7454 &  32.7058 r
  clock reconvergence pessimism                                                                           0.0000    32.7058
  clock uncertainty                                                                                      -0.1000    32.6058
  library setup time                                                                    1.0000           -0.0839    32.5219
  data required time                                                                                                32.5219
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5219
  data arrival time                                                                                                -26.1554
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.3665

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1424 
  total derate : arrival time                                                                            -0.0922 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2346 

  slack (with derating applied) (MET)                                                                     6.3665 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6010 



  Startpoint: wbs_adr_i[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[36]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[4] (in)                                                            3.4941                     1.8529 &  23.8529 r
  wbs_adr_i[4] (net)                                     2   0.2997 
  mprj/wbs_adr_i[4] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.8529 r
  mprj/wbs_adr_i[4] (net) 
  mprj/i_BUF[36]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.9141   3.5345   1.0500   0.3727   0.6860 &  24.5389 r
  mprj/i_BUF[36]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1288   1.0500            0.0556 &  24.5944 r
  mprj/buf_i[36] (net)                                   2   0.0307 
  mprj/i_FF[36]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0405   0.1289   1.0500   0.0164   0.0195 &  24.6139 r
  data arrival time                                                                                                 24.6139

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[36]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   0.2317 &  31.1922 r
  clock reconvergence pessimism                                                                           0.0000    31.1922
  clock uncertainty                                                                                      -0.1000    31.0922
  library setup time                                                                    1.0000           -0.0409    31.0512
  data required time                                                                                                31.0512
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.0512
  data arrival time                                                                                                -24.6139
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.4373

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0627 
  total derate : arrival time                                                                            -0.0362 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.0990 

  slack (with derating applied) (MET)                                                                     6.4373 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.5363 



  Startpoint: wbs_dat_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[1]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[1] (in)                                                            3.4680                     1.8404 &  23.8404 r
  wbs_dat_i[1] (net)                                     2   0.2975 
  mprj/wbs_dat_i[1] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.8404 r
  mprj/wbs_dat_i[1] (net) 
  mprj/i_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    1.0476   3.5068   1.0500   0.4247   0.7374 &  24.5778 r
  mprj/i_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1062   1.0500            0.0368 &  24.6147 r
  mprj/buf_i[1] (net)                                    2   0.0125 
  mprj/i_FF[1]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0084   0.1063   1.0500   0.0032   0.0039 &  24.6186 r
  data arrival time                                                                                                 24.6186

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[1]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   2.3351   0.9500   0.0000   0.2547 &  31.2152 r
  clock reconvergence pessimism                                                                           0.0000    31.2152
  clock uncertainty                                                                                      -0.1000    31.1152
  library setup time                                                                    1.0000           -0.0391    31.0761
  data required time                                                                                                31.0761
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.0761
  data arrival time                                                                                                -24.6186
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.4575

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0640 
  total derate : arrival time                                                                            -0.0371 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1010 

  slack (with derating applied) (MET)                                                                     6.4575 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.5586 



  Startpoint: wbs_dat_i[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[7]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[7] (in)                                                            3.7031                     1.9645 &  23.9645 r
  wbs_dat_i[7] (net)                                     2   0.3177 
  mprj/wbs_dat_i[7] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.9645 r
  mprj/wbs_dat_i[7] (net) 
  mprj/i_BUF[7]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    1.9283   3.7416   1.0500   0.7885   1.1296 &  25.0941 r
  mprj/i_BUF[7]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1008   1.0500            0.0146 &  25.1087 r
  mprj/buf_i[7] (net)                                    1   0.0061 
  mprj/i_FF[7]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0178   0.1008   1.0500   0.0072   0.0077 &  25.1164 r
  data arrival time                                                                                                 25.1164

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[7]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   2.3351   0.9500   0.0000   0.7884 &  31.7488 r
  clock reconvergence pessimism                                                                           0.0000    31.7488
  clock uncertainty                                                                                      -0.1000    31.6488
  library setup time                                                                    1.0000           -0.0607    31.5881
  data required time                                                                                                31.5881
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.5881
  data arrival time                                                                                                -25.1164
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.4717

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0920 
  total derate : arrival time                                                                            -0.0549 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1469 

  slack (with derating applied) (MET)                                                                     6.4717 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6186 



  Startpoint: la_oenb[4] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[68]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[4] (in)                                                              4.2804                     2.3694 &  24.3694 r
  la_oenb[4] (net)                                       2   0.3738 
  mprj/la_oenb[4] (user_proj_example)                                          0.0000   1.0500            0.0000 &  24.3694 r
  mprj/la_oenb[4] (net) 
  mprj/i_BUF[68]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.3785   4.3137   1.0500   1.9232   2.2713 &  26.6406 r
  mprj/i_BUF[68]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1057   1.0500           -0.0166 &  26.6240 r
  mprj/buf_i[68] (net)                                   1   0.0039 
  mprj/i_FF[68]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1057   1.0500   0.0000   0.0002 &  26.6242 r
  data arrival time                                                                                                 26.6242

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[68]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   2.3652 &  33.3256 r
  clock reconvergence pessimism                                                                           0.0000    33.3256
  clock uncertainty                                                                                      -0.1000    33.2256
  library setup time                                                                    1.0000           -0.0908    33.1348
  data required time                                                                                                33.1348
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.1348
  data arrival time                                                                                                -26.6242
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5106

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1750 
  total derate : arrival time                                                                            -0.1090 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2841 

  slack (with derating applied) (MET)                                                                     6.5106 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.7947 



  Startpoint: wbs_dat_i[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[8]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[8] (in)                                                            3.6565                     1.9324 &  23.9324 r
  wbs_dat_i[8] (net)                                     2   0.3133 
  mprj/wbs_dat_i[8] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.9324 r
  mprj/wbs_dat_i[8] (net) 
  mprj/i_BUF[8]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    1.7437   3.6985   1.0500   0.7056   1.0479 &  24.9803 r
  mprj/i_BUF[8]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1197   1.0500            0.0383 &  25.0186 r
  mprj/buf_i[8] (net)                                    2   0.0220 
  mprj/i_FF[8]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0392   0.1197   1.0500   0.0159   0.0175 &  25.0360 r
  data arrival time                                                                                                 25.0360

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[8]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   2.3351   0.9500   0.0000   0.7895 &  31.7499 r
  clock reconvergence pessimism                                                                           0.0000    31.7499
  clock uncertainty                                                                                      -0.1000    31.6499
  library setup time                                                                    1.0000           -0.0642    31.5857
  data required time                                                                                                31.5857
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.5857
  data arrival time                                                                                                -25.0360
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5496

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0921 
  total derate : arrival time                                                                            -0.0526 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1447 

  slack (with derating applied) (MET)                                                                     6.5496 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6943 



  Startpoint: wbs_dat_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[3]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[3] (in)                                                            3.3046                     1.7616 &  23.7616 r
  wbs_dat_i[3] (net)                                     2   0.2837 
  mprj/wbs_dat_i[3] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.7616 r
  mprj/wbs_dat_i[3] (net) 
  mprj/i_BUF[3]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    0.8543   3.3395   1.0500   0.3485   0.6371 &  24.3987 r
  mprj/i_BUF[3]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1047   1.0500            0.0462 &  24.4449 r
  mprj/buf_i[3] (net)                                    2   0.0131 
  mprj/i_FF[3]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0121   0.1047   1.0500   0.0048   0.0056 &  24.4505 r
  data arrival time                                                                                                 24.4505

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[3]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   2.3351   0.9500   0.0000   0.2216 &  31.1821 r
  clock reconvergence pessimism                                                                           0.0000    31.1821
  clock uncertainty                                                                                      -0.1000    31.0821
  library setup time                                                                    1.0000           -0.0368    31.0453
  data required time                                                                                                31.0453
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.0453
  data arrival time                                                                                                -24.4505
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5948

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0622 
  total derate : arrival time                                                                            -0.0328 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.0950 

  slack (with derating applied) (MET)                                                                     6.5948 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6898 



  Startpoint: wbs_dat_i[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[5]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[5] (in)                                                            3.2117                     1.7042 &  23.7042 r
  wbs_dat_i[5] (net)                                     2   0.2753 
  mprj/wbs_dat_i[5] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.7042 r
  mprj/wbs_dat_i[5] (net) 
  mprj/i_BUF[5]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    0.5611   3.2478   1.0500   0.2279   0.5097 &  24.2139 r
  mprj/i_BUF[5]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1095   1.0500            0.0569 &  24.2708 r
  mprj/buf_i[5] (net)                                    2   0.0186 
  mprj/i_FF[5]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0086   0.1095   1.0500   0.0033   0.0043 &  24.2751 r
  data arrival time                                                                                                 24.2751

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[5]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   2.3351   0.9500   0.0000   0.1010 &  31.0614 r
  clock reconvergence pessimism                                                                           0.0000    31.0614
  clock uncertainty                                                                                      -0.1000    30.9614
  library setup time                                                                    1.0000           -0.0288    30.9326
  data required time                                                                                                30.9326
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                30.9326
  data arrival time                                                                                                -24.2751
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.6575

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0559 
  total derate : arrival time                                                                            -0.0272 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.0830 

  slack (with derating applied) (MET)                                                                     6.6575 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.7405 



  Startpoint: la_oenb[60]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[124]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[60] (in)                                                             4.9661                     2.7900 &  24.7900 r
  la_oenb[60] (net)                                      2   0.4366 
  mprj/la_oenb[60] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.7900 r
  mprj/la_oenb[60] (net) 
  mprj/i_BUF[124]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.7384   4.9939   1.0500   1.9150   2.2955 &  27.0855 r
  mprj/i_BUF[124]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2405   1.0500            0.0529 &  27.1384 r
  mprj/buf_i[124] (net)                                  2   0.0991 
  mprj/i_FF[124]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.2641   0.2427   1.0500   0.1164   0.1385 &  27.2769 r
  data arrival time                                                                                                 27.2769

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[124]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   3.2244 &  34.1848 r
  clock reconvergence pessimism                                                                           0.0000    34.1848
  clock uncertainty                                                                                      -0.1000    34.0848
  library setup time                                                                    1.0000           -0.1257    33.9591
  data required time                                                                                                33.9591
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.9591
  data arrival time                                                                                                -27.2769
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.6822

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2202 
  total derate : arrival time                                                                            -0.1184 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3387 

  slack (with derating applied) (MET)                                                                     6.6822 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0208 



  Startpoint: wbs_adr_i[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[50]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[18] (in)                                                           4.0474                     2.1322 &  24.1322 r
  wbs_adr_i[18] (net)                                    2   0.3466 
  mprj/wbs_adr_i[18] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.1322 r
  mprj/wbs_adr_i[18] (net) 
  mprj/i_BUF[50]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.1609   4.0948   1.0500   1.2881   1.6855 &  25.8177 r
  mprj/i_BUF[50]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1166   1.0500            0.0098 &  25.8274 r
  mprj/buf_i[50] (net)                                   2   0.0140 
  mprj/i_FF[50]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0076   0.1166   1.0500   0.0031   0.0038 &  25.8313 r
  data arrival time                                                                                                 25.8313

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[50]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   1.7500 &  32.7104 r
  clock reconvergence pessimism                                                                           0.0000    32.7104
  clock uncertainty                                                                                      -0.1000    32.6104
  library setup time                                                                    1.0000           -0.0861    32.5243
  data required time                                                                                                32.5243
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5243
  data arrival time                                                                                                -25.8313
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.6930

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1427 
  total derate : arrival time                                                                            -0.0809 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2236 

  slack (with derating applied) (MET)                                                                     6.6930 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.9166 



  Startpoint: wbs_adr_i[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[45]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[13] (in)                                                           4.0342                     2.1338 &  24.1338 r
  wbs_adr_i[13] (net)                                    2   0.3460 
  mprj/wbs_adr_i[13] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.1338 r
  mprj/wbs_adr_i[13] (net) 
  mprj/i_BUF[45]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.1839   4.0802   1.0500   1.2998   1.6930 &  25.8269 r
  mprj/i_BUF[45]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1091   1.0500            0.0017 &  25.8285 r
  mprj/buf_i[45] (net)                                   1   0.0087 
  mprj/i_FF[45]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0039   0.1091   1.0500   0.0015   0.0019 &  25.8304 r
  data arrival time                                                                                                 25.8304

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[45]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   1.7533 &  32.7137 r
  clock reconvergence pessimism                                                                           0.0000    32.7137
  clock uncertainty                                                                                      -0.1000    32.6137
  library setup time                                                                    1.0000           -0.0844    32.5293
  data required time                                                                                                32.5293
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5293
  data arrival time                                                                                                -25.8304
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.6989

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1428 
  total derate : arrival time                                                                            -0.0808 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2236 

  slack (with derating applied) (MET)                                                                     6.6989 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.9226 



  Startpoint: io_in[15] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[207]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[15] (in)                                                               4.0073                     2.2379 &  24.2379 r
  io_in[15] (net)                                        2   0.3508 
  mprj/io_in[15] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.2379 r
  mprj/io_in[15] (net) 
  mprj/i_BUF[207]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.6068   4.0294   1.0500   0.6597   0.9095 &  25.1474 r
  mprj/i_BUF[207]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1721   1.0500            0.0567 &  25.2041 r
  mprj/buf_i[207] (net)                                  2   0.0526 
  mprj/i_FF[207]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0043   0.1732   1.0500   0.0016   0.0111 &  25.2152 r
  data arrival time                                                                                                 25.2152

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[207]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   1.1515 &  32.1120 r
  clock reconvergence pessimism                                                                           0.0000    32.1120
  clock uncertainty                                                                                      -0.1000    32.0120
  library setup time                                                                    1.0000           -0.0858    31.9261
  data required time                                                                                                31.9261
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9261
  data arrival time                                                                                                -25.2152
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7109

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1112 
  total derate : arrival time                                                                            -0.0465 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1577 

  slack (with derating applied) (MET)                                                                     6.7109 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8686 



  Startpoint: wbs_sel_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[233]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_sel_i[3] (in)                                                            3.1959                     1.7054 &  23.7054 r
  wbs_sel_i[3] (net)                                     2   0.2745 
  mprj/wbs_sel_i[3] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.7054 r
  mprj/wbs_sel_i[3] (net) 
  mprj/i_BUF[233]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.6696   3.2302   1.0500   0.2718   0.5483 &  24.2537 r
  mprj/i_BUF[233]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1101   1.0500            0.0587 &  24.3124 r
  mprj/buf_i[233] (net)                                  2   0.0194 
  mprj/i_FF[233]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1102   1.0500   0.0000   0.0008 &  24.3132 r
  data arrival time                                                                                                 24.3132

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[233]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   0.2250 &  31.1854 r
  clock reconvergence pessimism                                                                           0.0000    31.1854
  clock uncertainty                                                                                      -0.1000    31.0854
  library setup time                                                                    1.0000           -0.0378    31.0476
  data required time                                                                                                31.0476
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.0476
  data arrival time                                                                                                -24.3132
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7344

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0624 
  total derate : arrival time                                                                            -0.0289 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.0913 

  slack (with derating applied) (MET)                                                                     6.7344 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8258 



  Startpoint: wbs_dat_i[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[31]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[31] (in)                                                           4.3588                     2.4000 &  24.4000 r
  wbs_dat_i[31] (net)                                    2   0.3801 
  mprj/wbs_dat_i[31] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.4000 r
  mprj/wbs_dat_i[31] (net) 
  mprj/i_BUF[31]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.2415   4.3971   1.0500   1.8049   2.1674 &  26.5674 r
  mprj/i_BUF[31]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1228   1.0500           -0.0031 &  26.5643 r
  mprj/buf_i[31] (net)                                   2   0.0156 
  mprj/i_FF[31]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0421   0.1228   1.0500   0.0170   0.0185 &  26.5827 r
  data arrival time                                                                                                 26.5827

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[31]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   2.5827 &  33.5431 r
  clock reconvergence pessimism                                                                           0.0000    33.5431
  clock uncertainty                                                                                      -0.1000    33.4431
  library setup time                                                                    1.0000           -0.0966    33.3465
  data required time                                                                                                33.3465
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.3465
  data arrival time                                                                                                -26.5827
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7637

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1865 
  total derate : arrival time                                                                            -0.1043 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2907 

  slack (with derating applied) (MET)                                                                     6.7637 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0545 



  Startpoint: wbs_dat_i[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[15]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[15] (in)                                                           3.9546                     2.0996 &  24.0996 r
  wbs_dat_i[15] (net)                                    2   0.3395 
  mprj/wbs_dat_i[15] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.0996 r
  mprj/wbs_dat_i[15] (net) 
  mprj/i_BUF[15]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.1027   3.9969   1.0500   1.2734   1.6486 &  25.7482 r
  mprj/i_BUF[15]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1029   1.0500           -0.0002 &  25.7481 r
  mprj/buf_i[15] (net)                                   1   0.0051 
  mprj/i_FF[15]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1029   1.0500   0.0000   0.0002 &  25.7483 r
  data arrival time                                                                                                 25.7483

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[15]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   1.7455 &  32.7059 r
  clock reconvergence pessimism                                                                           0.0000    32.7059
  clock uncertainty                                                                                      -0.1000    32.6059
  library setup time                                                                    1.0000           -0.0829    32.5230
  data required time                                                                                                32.5230
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5230
  data arrival time                                                                                                -25.7483
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7747

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1424 
  total derate : arrival time                                                                            -0.0785 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2209 

  slack (with derating applied) (MET)                                                                     6.7747 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.9956 



  Startpoint: wbs_dat_i[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[11]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[11] (in)                                                           3.0476                     1.6323 &  23.6323 r
  wbs_dat_i[11] (net)                                    2   0.2590 
  mprj/wbs_dat_i[11] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.6323 r
  mprj/wbs_dat_i[11] (net) 
  mprj/i_BUF[11]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.3595   3.0776   1.0500   0.1433   0.3922 &  24.0244 r
  mprj/i_BUF[11]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0976   1.0500            0.0555 &  24.0799 r
  mprj/buf_i[11] (net)                                   2   0.0106 
  mprj/i_FF[11]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0976   1.0500   0.0000   0.0004 &  24.0803 r
  data arrival time                                                                                                 24.0803

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[11]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   0.0169 &  30.9773 r
  clock reconvergence pessimism                                                                           0.0000    30.9773
  clock uncertainty                                                                                      -0.1000    30.8773
  library setup time                                                                    1.0000           -0.0189    30.8585
  data required time                                                                                                30.8585
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                30.8585
  data arrival time                                                                                                -24.0803
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7782

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0514 
  total derate : arrival time                                                                            -0.0213 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.0728 

  slack (with derating applied) (MET)                                                                     6.7782 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8510 



  Startpoint: la_oenb[0] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[64]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[0] (in)                                                              4.1616                     2.3235 &  24.3235 r
  la_oenb[0] (net)                                       2   0.3644 
  mprj/la_oenb[0] (user_proj_example)                                          0.0000   1.0500            0.0000 &  24.3235 r
  mprj/la_oenb[0] (net) 
  mprj/i_BUF[64]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.9160   4.1873   1.0500   1.6489   1.9594 &  26.2830 r
  mprj/i_BUF[64]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1106   1.0500           -0.0034 &  26.2796 r
  mprj/buf_i[64] (net)                                   1   0.0087 
  mprj/i_FF[64]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0125   0.1106   1.0500   0.0050   0.0056 &  26.2851 r
  data arrival time                                                                                                 26.2851

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[64]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   2.3055 &  33.2660 r
  clock reconvergence pessimism                                                                           0.0000    33.2660
  clock uncertainty                                                                                      -0.1000    33.1660
  library setup time                                                                    1.0000           -0.0915    33.0745
  data required time                                                                                                33.0745
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.0745
  data arrival time                                                                                                -26.2851
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7894

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1719 
  total derate : arrival time                                                                            -0.0938 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2656 

  slack (with derating applied) (MET)                                                                     6.7894 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0550 



  Startpoint: wbs_stb_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[235]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_stb_i (in)                                                               3.1145                     1.6598 &  23.6598 r
  wbs_stb_i (net)                                        2   0.2672 
  mprj/wbs_stb_i (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.6598 r
  mprj/wbs_stb_i (net) 
  mprj/i_BUF[235]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.2903   3.1468   1.0500   0.1130   0.3747 &  24.0345 r
  mprj/i_BUF[235]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1137   1.0500            0.0674 &  24.1019 r
  mprj/buf_i[235] (net)                                  2   0.0238 
  mprj/i_FF[235]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0606   0.1137   1.0500   0.0248   0.0269 &  24.1288 r
  data arrival time                                                                                                 24.1288

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[235]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   0.2807 &  31.2412 r
  clock reconvergence pessimism                                                                           0.0000    31.2412
  clock uncertainty                                                                                      -0.1000    31.1412
  library setup time                                                                    1.0000           -0.0418    31.0993
  data required time                                                                                                31.0993
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.0993
  data arrival time                                                                                                -24.1288
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9705

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0653 
  total derate : arrival time                                                                            -0.0223 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.0877 

  slack (with derating applied) (MET)                                                                     6.9705 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0582 



  Startpoint: wbs_adr_i[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[49]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[17] (in)                                                           3.8740                     2.0530 &  24.0530 r
  wbs_adr_i[17] (net)                                    2   0.3324 
  mprj/wbs_adr_i[17] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.0530 r
  mprj/wbs_adr_i[17] (net) 
  mprj/i_BUF[49]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.7380   3.9166   1.0500   1.1118   1.4783 &  25.5313 r
  mprj/i_BUF[49]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1054   1.0500            0.0082 &  25.5395 r
  mprj/buf_i[49] (net)                                   1   0.0076 
  mprj/i_FF[49]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1054   1.0500   0.0000   0.0002 &  25.5397 r
  data arrival time                                                                                                 25.5397

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[49]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   1.7454 &  32.7059 r
  clock reconvergence pessimism                                                                           0.0000    32.7059
  clock uncertainty                                                                                      -0.1000    32.6059
  library setup time                                                                    1.0000           -0.0835    32.5223
  data required time                                                                                                32.5223
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5223
  data arrival time                                                                                                -25.5397
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9826

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1424 
  total derate : arrival time                                                                            -0.0708 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2132 

  slack (with derating applied) (MET)                                                                     6.9827 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1959 



  Startpoint: la_oenb[55]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[119]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[55] (in)                                                             5.2540                     2.9082 &  24.9082 r
  la_oenb[55] (net)                                      2   0.4599 
  mprj/la_oenb[55] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.9082 r
  mprj/la_oenb[55] (net) 
  mprj/i_BUF[119]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.0320   5.2959   1.0500   1.8135   2.2357 &  27.1438 r
  mprj/i_BUF[119]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2027   1.0500            0.0109 &  27.1547 r
  mprj/buf_i[119] (net)                                  2   0.0716 
  mprj/i_FF[119]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1992   0.2037   1.0500   0.0843   0.0981 &  27.2529 r
  data arrival time                                                                                                 27.2529

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[119]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   3.5034 &  34.4638 r
  clock reconvergence pessimism                                                                           0.0000    34.4638
  clock uncertainty                                                                                      -0.1000    34.3638
  library setup time                                                                    1.0000           -0.1200    34.2439
  data required time                                                                                                34.2439
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.2439
  data arrival time                                                                                                -27.2529
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9910

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2349 
  total derate : arrival time                                                                            -0.1117 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3466 

  slack (with derating applied) (MET)                                                                     6.9910 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3376 



  Startpoint: wbs_adr_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[35]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[3] (in)                                                            3.0517                     1.6438 &  23.6438 r
  wbs_adr_i[3] (net)                                     2   0.2599 
  mprj/wbs_adr_i[3] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.6438 r
  mprj/wbs_adr_i[3] (net) 
  mprj/i_BUF[35]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.2240   3.0802   1.0500   0.0885   0.3292 &  23.9730 r
  mprj/i_BUF[35]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0978   1.0500            0.0556 &  24.0286 r
  mprj/buf_i[35] (net)                                   2   0.0107 
  mprj/i_FF[35]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0126   0.0978   1.0500   0.0050   0.0057 &  24.0343 r
  data arrival time                                                                                                 24.0343

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[35]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   0.2283 &  31.1888 r
  clock reconvergence pessimism                                                                           0.0000    31.1888
  clock uncertainty                                                                                      -0.1000    31.0888
  library setup time                                                                    1.0000           -0.0364    31.0523
  data required time                                                                                                31.0523
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.0523
  data arrival time                                                                                                -24.0343
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0181

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0626 
  total derate : arrival time                                                                            -0.0186 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.0812 

  slack (with derating applied) (MET)                                                                     7.0181 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0992 



  Startpoint: la_data_in[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[134]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[6] (in)                                                           4.2765                     2.3889 &  24.3889 r
  la_data_in[6] (net)                                    2   0.3746 
  mprj/la_data_in[6] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.3889 r
  mprj/la_data_in[6] (net) 
  mprj/i_BUF[134]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.3939   4.3030   1.0500   1.3931   1.6972 &  26.0860 r
  mprj/i_BUF[134]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1081   1.0500           -0.0134 &  26.0727 r
  mprj/buf_i[134] (net)                                  1   0.0057 
  mprj/i_FF[134]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0183   0.1081   1.0500   0.0074   0.0080 &  26.0806 r
  data arrival time                                                                                                 26.0806

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[134]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   2.3649 &  33.3254 r
  clock reconvergence pessimism                                                                           0.0000    33.3254
  clock uncertainty                                                                                      -0.1000    33.2254
  library setup time                                                                    1.0000           -0.0914    33.1340
  data required time                                                                                                33.1340
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.1340
  data arrival time                                                                                                -26.0806
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0534

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1750 
  total derate : arrival time                                                                            -0.0819 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2569 

  slack (with derating applied) (MET)                                                                     7.0534 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3103 



  Startpoint: wbs_dat_i[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[19]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[19] (in)                                                           2.6857                     1.4650 &  23.4650 r
  wbs_dat_i[19] (net)                                    2   0.2325 
  mprj/wbs_dat_i[19] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.4650 r
  mprj/wbs_dat_i[19] (net) 
  mprj/i_BUF[19]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.2171   2.7061   1.0500   0.0874   0.2772 &  23.7421 r
  mprj/i_BUF[19]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1007   1.0500            0.0829 &  23.8250 r
  mprj/buf_i[19] (net)                                   2   0.0177 
  mprj/i_FF[19]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0076   0.1008   1.0500   0.0029   0.0038 &  23.8288 r
  data arrival time                                                                                                 23.8288

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[19]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   0.0801 &  31.0405 r
  clock reconvergence pessimism                                                                           0.0000    31.0405
  clock uncertainty                                                                                      -0.1000    30.9405
  library setup time                                                                    1.0000           -0.0251    30.9154
  data required time                                                                                                30.9154
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                30.9154
  data arrival time                                                                                                -23.8288
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0866

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0548 
  total derate : arrival time                                                                            -0.0173 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.0721 

  slack (with derating applied) (MET)                                                                     7.0866 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1587 



  Startpoint: wbs_dat_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[0]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[0] (in)                                                            3.0729                     1.6448 &  23.6448 r
  wbs_dat_i[0] (net)                                     2   0.2632 
  mprj/wbs_dat_i[0] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.6448 r
  mprj/wbs_dat_i[0] (net) 
  mprj/i_BUF[0]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    0.0000   3.1015   1.0500   0.0000   0.2538 &  23.8985 r
  mprj/i_BUF[0]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1082   1.0500            0.0649 &  23.9634 r
  mprj/buf_i[0] (net)                                    2   0.0193 
  mprj/i_FF[0]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.1082   1.0500   0.0000   0.0007 &  23.9642 r
  data arrival time                                                                                                 23.9642

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[0]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   2.3351   0.9500   0.0000   0.2966 &  31.2571 r
  clock reconvergence pessimism                                                                           0.0000    31.2571
  clock uncertainty                                                                                      -0.1000    31.1571
  library setup time                                                                    1.0000           -0.0419    31.1152
  data required time                                                                                                31.1152
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.1152
  data arrival time                                                                                                -23.9642
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1510

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0662 
  total derate : arrival time                                                                            -0.0152 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.0814 

  slack (with derating applied) (MET)                                                                     7.1510 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2324 



  Startpoint: wbs_adr_i[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[48]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[16] (in)                                                           3.7795                     2.0087 &  24.0087 r
  wbs_adr_i[16] (net)                                    2   0.3246 
  mprj/wbs_adr_i[16] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.0087 r
  mprj/wbs_adr_i[16] (net) 
  mprj/i_BUF[48]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.3966   3.8198   1.0500   0.9771   1.3259 &  25.3346 r
  mprj/i_BUF[48]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1078   1.0500            0.0176 &  25.3522 r
  mprj/buf_i[48] (net)                                   2   0.0103 
  mprj/i_FF[48]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0083   0.1078   1.0500   0.0032   0.0037 &  25.3559 r
  data arrival time                                                                                                 25.3559

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[48]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   1.7397 &  32.7002 r
  clock reconvergence pessimism                                                                           0.0000    32.7002
  clock uncertainty                                                                                      -0.1000    32.6002
  library setup time                                                                    1.0000           -0.0841    32.5161
  data required time                                                                                                32.5161
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5161
  data arrival time                                                                                                -25.3559
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1602

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1421 
  total derate : arrival time                                                                            -0.0641 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2063 

  slack (with derating applied) (MET)                                                                     7.1602 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3665 



  Startpoint: wbs_adr_i[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[54]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[22] (in)                                                           3.5935                     1.9192 &  23.9192 r
  wbs_adr_i[22] (net)                                    2   0.3089 
  mprj/wbs_adr_i[22] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.9192 r
  mprj/wbs_adr_i[22] (net) 
  mprj/i_BUF[54]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.4634   3.6289   1.0500   0.9977   1.3189 &  25.2381 r
  mprj/i_BUF[54]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1123   1.0500            0.0354 &  25.2735 r
  mprj/buf_i[54] (net)                                   2   0.0161 
  mprj/i_FF[54]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0157   0.1123   1.0500   0.0063   0.0073 &  25.2807 r
  data arrival time                                                                                                 25.2807

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[54]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   1.7531 &  32.7135 r
  clock reconvergence pessimism                                                                           0.0000    32.7135
  clock uncertainty                                                                                      -0.1000    32.6135
  library setup time                                                                    1.0000           -0.0851    32.5284
  data required time                                                                                                32.5284
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5284
  data arrival time                                                                                                -25.2807
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2476

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1428 
  total derate : arrival time                                                                            -0.0648 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2077 

  slack (with derating applied) (MET)                                                                     7.2476 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4553 



  Startpoint: wbs_dat_i[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[24]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[24] (in)                                                           3.6357                     1.9606 &  23.9606 r
  wbs_dat_i[24] (net)                                    2   0.3137 
  mprj/wbs_dat_i[24] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.9606 r
  mprj/wbs_dat_i[24] (net) 
  mprj/i_BUF[24]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.2161   3.6663   1.0500   0.8972   1.1992 &  25.1598 r
  mprj/i_BUF[24]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0964   1.0500            0.0145 &  25.1743 r
  mprj/buf_i[24] (net)                                   1   0.0036 
  mprj/i_FF[24]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0964   1.0500   0.0000   0.0001 &  25.1744 r
  data arrival time                                                                                                 25.1744

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[24]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   1.7564 &  32.7169 r
  clock reconvergence pessimism                                                                           0.0000    32.7169
  clock uncertainty                                                                                      -0.1000    32.6169
  library setup time                                                                    1.0000           -0.0821    32.5348
  data required time                                                                                                32.5348
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5348
  data arrival time                                                                                                -25.1744
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3603

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1430 
  total derate : arrival time                                                                            -0.0578 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2008 

  slack (with derating applied) (MET)                                                                     7.3604 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5611 



  Startpoint: wbs_adr_i[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[39]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[7] (in)                                                            3.1106                     1.6561 &  23.6561 r
  wbs_adr_i[7] (net)                                     2   0.2667 
  mprj/wbs_adr_i[7] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.6561 r
  mprj/wbs_adr_i[7] (net) 
  mprj/i_BUF[39]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.3704   3.1426   1.0500   0.1466   0.4090 &  24.0651 r
  mprj/i_BUF[39]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1025   1.0500            0.0567 &  24.1217 r
  mprj/buf_i[39] (net)                                   2   0.0135 
  mprj/i_FF[39]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1025   1.0500   0.0000   0.0005 &  24.1222 r
  data arrival time                                                                                                 24.1222

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[39]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   0.7902 &  31.7507 r
  clock reconvergence pessimism                                                                           0.0000    31.7507
  clock uncertainty                                                                                      -0.1000    31.6507
  library setup time                                                                    1.0000           -0.0609    31.5898
  data required time                                                                                                31.5898
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.5898
  data arrival time                                                                                                -24.1222
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4675

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0921 
  total derate : arrival time                                                                            -0.0222 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1143 

  slack (with derating applied) (MET)                                                                     7.4676 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5819 



  Startpoint: io_in[11] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[203]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[11] (in)                                                               3.0465                     1.6771 &  23.6771 r
  io_in[11] (net)                                        2   0.2648 
  mprj/io_in[11] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.6771 r
  mprj/io_in[11] (net) 
  mprj/i_BUF[203]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.1691   3.0737   1.0500   0.4776   0.6758 &  24.3529 r
  mprj/i_BUF[203]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1415   1.0500            0.0933 &  24.4463 r
  mprj/buf_i[203] (net)                                  2   0.0468 
  mprj/i_FF[203]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1421   1.0500   0.0000   0.0055 &  24.4518 r
  data arrival time                                                                                                 24.4518

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[203]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   1.1452 &  32.1056 r
  clock reconvergence pessimism                                                                           0.0000    32.1056
  clock uncertainty                                                                                      -0.1000    32.0056
  library setup time                                                                    1.0000           -0.0793    31.9263
  data required time                                                                                                31.9263
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9263
  data arrival time                                                                                                -24.4518
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4746

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1108 
  total derate : arrival time                                                                            -0.0369 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1477 

  slack (with derating applied) (MET)                                                                     7.4746 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6223 



  Startpoint: io_in[7] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[199]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[7] (in)                                                                3.5334                     1.8794 &  23.8794 r
  io_in[7] (net)                                         2   0.3031 
  mprj/io_in[7] (user_proj_example)                                            0.0000   1.0500            0.0000 &  23.8794 r
  mprj/io_in[7] (net) 
  mprj/i_BUF[199]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.8377   3.5705   1.0500   0.3374   0.6390 &  24.5184 r
  mprj/i_BUF[199]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1612   1.0500            0.0771 &  24.5954 r
  mprj/buf_i[199] (net)                                  2   0.0540 
  mprj/i_FF[199]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0127   0.1626   1.0500   0.0050   0.0148 &  24.6103 r
  data arrival time                                                                                                 24.6103

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[199]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   1.3194 &  32.2799 r
  clock reconvergence pessimism                                                                           0.0000    32.2799
  clock uncertainty                                                                                      -0.1000    32.1799
  library setup time                                                                    1.0000           -0.0885    32.0914
  data required time                                                                                                32.0914
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.0914
  data arrival time                                                                                                -24.6103
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4811

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1200 
  total derate : arrival time                                                                            -0.0348 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1548 

  slack (with derating applied) (MET)                                                                     7.4811 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6359 



  Startpoint: wbs_adr_i[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[46]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[14] (in)                                                           3.3697                     1.8036 &  23.8036 r
  wbs_adr_i[14] (net)                                    2   0.2899 
  mprj/wbs_adr_i[14] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.8036 r
  mprj/wbs_adr_i[14] (net) 
  mprj/i_BUF[46]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.7648   3.4027   1.0500   0.7215   1.0153 &  24.8189 r
  mprj/i_BUF[46]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1127   1.0500            0.0501 &  24.8690 r
  mprj/buf_i[46] (net)                                   2   0.0194 
  mprj/i_FF[46]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0122   0.1127   1.0500   0.0048   0.0058 &  24.8748 r
  data arrival time                                                                                                 24.8748

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[46]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   1.5930 &  32.5534 r
  clock reconvergence pessimism                                                                           0.0000    32.5534
  clock uncertainty                                                                                      -0.1000    32.4534
  library setup time                                                                    1.0000           -0.0829    32.3705
  data required time                                                                                                32.3705
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.3705
  data arrival time                                                                                                -24.8748
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4957

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1344 
  total derate : arrival time                                                                            -0.0510 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1854 

  slack (with derating applied) (MET)                                                                     7.4957 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6811 



  Startpoint: la_data_in[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[159]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[31] (in)                                                          4.5000                     2.4979 &  24.4979 r
  la_data_in[31] (net)                                   2   0.3935 
  mprj/la_data_in[31] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.4979 r
  mprj/la_data_in[31] (net) 
  mprj/i_BUF[159]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  5.2505   4.5338   1.0500   2.3723   2.7509 &  27.2488 r
  mprj/i_BUF[159]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1157   1.0500           -0.0191 &  27.2298 r
  mprj/buf_i[159] (net)                                  1   0.0089 
  mprj/i_FF[159]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1157   1.0500   0.0000   0.0003 &  27.2301 r
  data arrival time                                                                                                 27.2301

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[159]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   3.9732 &  34.9337 r
  clock reconvergence pessimism                                                                           0.0000    34.9337
  clock uncertainty                                                                                      -0.1000    34.8337
  library setup time                                                                    1.0000           -0.0977    34.7360
  data required time                                                                                                34.7360
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.7360
  data arrival time                                                                                                -27.2301
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5058

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2597 
  total derate : arrival time                                                                            -0.1320 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3917 

  slack (with derating applied) (MET)                                                                     7.5059 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8975 



  Startpoint: wbs_dat_i[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[17]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[17] (in)                                                           3.5516                     1.8929 &  23.8929 r
  wbs_dat_i[17] (net)                                    2   0.3050 
  mprj/wbs_dat_i[17] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.8929 r
  mprj/wbs_dat_i[17] (net) 
  mprj/i_BUF[17]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.9424   3.5860   1.0500   0.7704   1.0921 &  24.9850 r
  mprj/i_BUF[17]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1152   1.0500            0.0410 &  25.0260 r
  mprj/buf_i[17] (net)                                   2   0.0194 
  mprj/i_FF[17]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0295   0.1152   1.0500   0.0120   0.0134 &  25.0394 r
  data arrival time                                                                                                 25.0394

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[17]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   1.7977 &  32.7581 r
  clock reconvergence pessimism                                                                           0.0000    32.7581
  clock uncertainty                                                                                      -0.1000    32.6581
  library setup time                                                                    1.0000           -0.0867    32.5714
  data required time                                                                                                32.5714
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5714
  data arrival time                                                                                                -25.0394
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5320

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1452 
  total derate : arrival time                                                                            -0.0546 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1998 

  slack (with derating applied) (MET)                                                                     7.5320 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7318 



  Startpoint: la_oenb[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[77]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[13] (in)                                                             4.0201                     2.2444 &  24.2444 r
  la_oenb[13] (net)                                      2   0.3519 
  mprj/la_oenb[13] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.2444 r
  mprj/la_oenb[13] (net) 
  mprj/i_BUF[77]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.6841   4.0455   1.0500   2.1522   2.4733 &  26.7178 r
  mprj/i_BUF[77]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1291   1.0500            0.0257 &  26.7435 r
  mprj/buf_i[77] (net)                                   2   0.0261 
  mprj/i_FF[77]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0171   0.1291   1.0500   0.0068   0.0084 &  26.7519 r
  data arrival time                                                                                                 26.7519

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[77]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   3.5528 &  34.5132 r
  clock reconvergence pessimism                                                                           0.0000    34.5132
  clock uncertainty                                                                                      -0.1000    34.4132
  library setup time                                                                    1.0000           -0.1010    34.3122
  data required time                                                                                                34.3122
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.3122
  data arrival time                                                                                                -26.7519
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5604

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2375 
  total derate : arrival time                                                                            -0.1194 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3569 

  slack (with derating applied) (MET)                                                                     7.5604 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9173 



  Startpoint: la_data_in[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[147]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[19] (in)                                                          3.8955                     2.1960 &  24.1960 r
  la_data_in[19] (net)                                   2   0.3425 
  mprj/la_data_in[19] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.1960 r
  mprj/la_data_in[19] (net) 
  mprj/i_BUF[147]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.2898   3.9134   1.0500   1.9067   2.1891 &  26.3851 r
  mprj/i_BUF[147]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1190   1.0500            0.0239 &  26.4090 r
  mprj/buf_i[147] (net)                                  2   0.0185 
  mprj/i_FF[147]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0433   0.1190   1.0500   0.0175   0.0191 &  26.4281 r
  data arrival time                                                                                                 26.4281

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[147]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   3.2302 &  34.1906 r
  clock reconvergence pessimism                                                                           0.0000    34.1906
  clock uncertainty                                                                                      -0.1000    34.0906
  library setup time                                                                    1.0000           -0.0982    33.9924
  data required time                                                                                                33.9924
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.9924
  data arrival time                                                                                                -26.4281
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5644

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2206 
  total derate : arrival time                                                                            -0.1063 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3268 

  slack (with derating applied) (MET)                                                                     7.5644 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8912 



  Startpoint: io_in[10] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[202]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[10] (in)                                                               2.9232                     1.6128 &  23.6128 r
  io_in[10] (net)                                        2   0.2507 
  mprj/io_in[10] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.6128 r
  mprj/io_in[10] (net) 
  mprj/i_BUF[202]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.0193   2.9509   1.0500   0.4055   0.6031 &  24.2159 r
  mprj/i_BUF[202]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1484   1.0500            0.1033 &  24.3191 r
  mprj/buf_i[202] (net)                                  2   0.0533 
  mprj/i_FF[202]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0162   0.1493   1.0500   0.0064   0.0143 &  24.3335 r
  data arrival time                                                                                                 24.3335

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[202]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   1.1451 &  32.1056 r
  clock reconvergence pessimism                                                                           0.0000    32.1056
  clock uncertainty                                                                                      -0.1000    32.0056
  library setup time                                                                    1.0000           -0.0808    31.9248
  data required time                                                                                                31.9248
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9248
  data arrival time                                                                                                -24.3335
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5913

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1108 
  total derate : arrival time                                                                            -0.0343 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1451 

  slack (with derating applied) (MET)                                                                     7.5913 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7365 



  Startpoint: io_in[9] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[201]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[9] (in)                                                                3.0773                     1.6655 &  23.6655 r
  io_in[9] (net)                                         2   0.2657 
  mprj/io_in[9] (user_proj_example)                                            0.0000   1.0500            0.0000 &  23.6655 r
  mprj/io_in[9] (net) 
  mprj/i_BUF[201]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.7206   3.1004   1.0500   0.2904   0.5178 &  24.1833 r
  mprj/i_BUF[201]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1563   1.0500            0.1014 &  24.2847 r
  mprj/buf_i[201] (net)                                  2   0.0585 
  mprj/i_FF[201]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0319   0.1579   1.0500   0.0130   0.0226 &  24.3074 r
  data arrival time                                                                                                 24.3074

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[201]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   1.1452 &  32.1056 r
  clock reconvergence pessimism                                                                           0.0000    32.1056
  clock uncertainty                                                                                      -0.1000    32.0056
  library setup time                                                                    1.0000           -0.0826    31.9230
  data required time                                                                                                31.9230
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9230
  data arrival time                                                                                                -24.3074
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6156

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1108 
  total derate : arrival time                                                                            -0.0306 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1414 

  slack (with derating applied) (MET)                                                                     7.6156 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7570 



  Startpoint: la_oenb[43]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[107]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[43] (in)                                                             4.4583                     2.4418 &  24.4418 r
  la_oenb[43] (net)                                      2   0.3881 
  mprj/la_oenb[43] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.4418 r
  mprj/la_oenb[43] (net) 
  mprj/i_BUF[107]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.8807   4.5015   1.0500   2.1788   2.5778 &  27.0196 r
  mprj/i_BUF[107]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1476   1.0500            0.0119 &  27.0315 r
  mprj/buf_i[107] (net)                                  2   0.0348 
  mprj/i_FF[107]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0844   0.1478   1.0500   0.0342   0.0388 &  27.0703 r
  data arrival time                                                                                                 27.0703

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[107]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   3.9431 &  34.9036 r
  clock reconvergence pessimism                                                                           0.0000    34.9036
  clock uncertainty                                                                                      -0.1000    34.8036
  library setup time                                                                    1.0000           -0.1059    34.6977
  data required time                                                                                                34.6977
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.6977
  data arrival time                                                                                                -27.0703
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6274

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2581 
  total derate : arrival time                                                                            -0.1252 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3832 

  slack (with derating applied) (MET)                                                                     7.6274 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0106 



  Startpoint: io_in[35] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[227]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[35] (in)                                                               5.3348                     2.7029 &  24.7029 r
  io_in[35] (net)                                        2   0.4523 
  mprj/io_in[35] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.7029 r
  mprj/io_in[35] (net) 
  mprj/i_BUF[227]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.4431   5.4553   1.0500   1.4036   2.0773 &  26.7802 r
  mprj/i_BUF[227]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2186   1.0500            0.0095 &  26.7896 r
  mprj/buf_i[227] (net)                                  2   0.0730 
  mprj/i_FF[227]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0397   0.2207   1.0500   0.0161   0.0305 &  26.8201 r
  data arrival time                                                                                                 26.8201

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[227]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   3.7544 &  34.7148 r
  clock reconvergence pessimism                                                                           0.0000    34.7148
  clock uncertainty                                                                                      -0.1000    34.6148
  library setup time                                                                    1.0000           -0.1243    34.4905
  data required time                                                                                                34.4905
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.4905
  data arrival time                                                                                                -26.8201
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6704

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2481 
  total derate : arrival time                                                                            -0.1008 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3490 

  slack (with derating applied) (MET)                                                                     7.6704 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0194 



  Startpoint: wbs_adr_i[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[41]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[9] (in)                                                            2.8602                     1.5495 &  23.5495 r
  wbs_adr_i[9] (net)                                     2   0.2461 
  mprj/wbs_adr_i[9] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.5495 r
  mprj/wbs_adr_i[9] (net) 
  mprj/i_BUF[41]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.2097   2.8839   1.0500   0.0799   0.2970 &  23.8465 r
  mprj/i_BUF[41]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0955   1.0500            0.0659 &  23.9124 r
  mprj/buf_i[41] (net)                                   2   0.0111 
  mprj/i_FF[41]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0955   1.0500   0.0000   0.0004 &  23.9128 r
  data arrival time                                                                                                 23.9128

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[41]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   0.7901 &  31.7505 r
  clock reconvergence pessimism                                                                           0.0000    31.7505
  clock uncertainty                                                                                      -0.1000    31.6505
  library setup time                                                                    1.0000           -0.0602    31.5903
  data required time                                                                                                31.5903
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.5903
  data arrival time                                                                                                -23.9128
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6775

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0921 
  total derate : arrival time                                                                            -0.0173 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1094 

  slack (with derating applied) (MET)                                                                     7.6775 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7870 



  Startpoint: io_in[8] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[200]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[8] (in)                                                                3.2430                     1.7388 &  23.7388 r
  io_in[8] (net)                                         2   0.2791 
  mprj/io_in[8] (user_proj_example)                                            0.0000   1.0500            0.0000 &  23.7388 r
  mprj/io_in[8] (net) 
  mprj/i_BUF[200]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.0165   3.2721   1.0500   0.4115   0.6754 &  24.4142 r
  mprj/i_BUF[200]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1471   1.0500            0.0862 &  24.5004 r
  mprj/buf_i[200] (net)                                  2   0.0491 
  mprj/i_FF[200]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0210   0.1478   1.0500   0.0079   0.0146 &  24.5150 r
  data arrival time                                                                                                 24.5150

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[200]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   1.4294 &  32.3898 r
  clock reconvergence pessimism                                                                           0.0000    32.3898
  clock uncertainty                                                                                      -0.1000    32.2898
  library setup time                                                                    1.0000           -0.0876    32.2022
  data required time                                                                                                32.2022
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.2022
  data arrival time                                                                                                -24.5150
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6872

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1258 
  total derate : arrival time                                                                            -0.0370 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1627 

  slack (with derating applied) (MET)                                                                     7.6872 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8499 



  Startpoint: wbs_dat_i[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[13]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[13] (in)                                                           3.4785                     1.8640 &  23.8640 r
  wbs_dat_i[13] (net)                                    2   0.2995 
  mprj/wbs_dat_i[13] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.8640 r
  mprj/wbs_dat_i[13] (net) 
  mprj/i_BUF[13]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.4235   3.5101   1.0500   0.5761   0.8657 &  24.7297 r
  mprj/i_BUF[13]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1147   1.0500            0.0453 &  24.7750 r
  mprj/buf_i[13] (net)                                   2   0.0199 
  mprj/i_FF[13]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0051   0.1147   1.0500   0.0021   0.0029 &  24.7779 r
  data arrival time                                                                                                 24.7779

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[13]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   1.7474 &  32.7078 r
  clock reconvergence pessimism                                                                           0.0000    32.7078
  clock uncertainty                                                                                      -0.1000    32.6078
  library setup time                                                                    1.0000           -0.0857    32.5221
  data required time                                                                                                32.5221
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5221
  data arrival time                                                                                                -24.7779
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7442

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1425 
  total derate : arrival time                                                                            -0.0435 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1860 

  slack (with derating applied) (MET)                                                                     7.7442 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9302 



  Startpoint: la_oenb[56]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[120]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[56] (in)                                                             4.4523                     2.5097 &  24.5097 r
  la_oenb[56] (net)                                      2   0.3920 
  mprj/la_oenb[56] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.5097 r
  mprj/la_oenb[56] (net) 
  mprj/i_BUF[120]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.8709   4.4735   1.0500   1.5194   1.8399 &  26.3495 r
  mprj/i_BUF[120]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1934   1.0500            0.0505 &  26.4001 r
  mprj/buf_i[120] (net)                                  2   0.0740 
  mprj/i_FF[120]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1666   0.1944   1.0500   0.0684   0.0824 &  26.4824 r
  data arrival time                                                                                                 26.4824

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[120]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   3.4899 &  34.4503 r
  clock reconvergence pessimism                                                                           0.0000    34.4503
  clock uncertainty                                                                                      -0.1000    34.3503
  library setup time                                                                    1.0000           -0.1176    34.2327
  data required time                                                                                                34.2327
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.2327
  data arrival time                                                                                                -26.4824
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7503

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2342 
  total derate : arrival time                                                                            -0.0939 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3282 

  slack (with derating applied) (MET)                                                                     7.7503 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0784 



  Startpoint: la_oenb[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[85]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[21] (in)                                                             3.8107                     2.1558 &  24.1558 r
  la_oenb[21] (net)                                      2   0.3353 
  mprj/la_oenb[21] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.1558 r
  mprj/la_oenb[21] (net) 
  mprj/i_BUF[85]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.3163   3.8262   1.0500   2.0891   2.3660 &  26.5218 r
  mprj/i_BUF[85]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1149   1.0500            0.0253 &  26.5471 r
  mprj/buf_i[85] (net)                                   2   0.0159 
  mprj/i_FF[85]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0375   0.1149   1.0500   0.0150   0.0163 &  26.5634 r
  data arrival time                                                                                                 26.5634

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[85]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   3.5546 &  34.5150 r
  clock reconvergence pessimism                                                                           0.0000    34.5150
  clock uncertainty                                                                                      -0.1000    34.4150
  library setup time                                                                    1.0000           -0.0974    34.3176
  data required time                                                                                                34.3176
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.3176
  data arrival time                                                                                                -26.5634
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7542

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2376 
  total derate : arrival time                                                                            -0.1146 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3523 

  slack (with derating applied) (MET)                                                                     7.7542 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1065 



  Startpoint: io_in[14] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[206]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[14] (in)                                                               2.9090                     1.6467 &  23.6467 r
  io_in[14] (net)                                        2   0.2523 
  mprj/io_in[14] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.6467 r
  mprj/io_in[14] (net) 
  mprj/i_BUF[206]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.5797   2.9221   1.0500   0.2335   0.3917 &  24.0384 r
  mprj/i_BUF[206]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1538   1.0500            0.1118 &  24.1502 r
  mprj/buf_i[206] (net)                                  2   0.0589 
  mprj/i_FF[206]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1550   1.0500   0.0000   0.0084 &  24.1586 r
  data arrival time                                                                                                 24.1586

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[206]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   1.1455 &  32.1060 r
  clock reconvergence pessimism                                                                           0.0000    32.1060
  clock uncertainty                                                                                      -0.1000    32.0060
  library setup time                                                                    1.0000           -0.0820    31.9240
  data required time                                                                                                31.9240
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9240
  data arrival time                                                                                                -24.1586
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7654

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1108 
  total derate : arrival time                                                                            -0.0244 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1352 

  slack (with derating applied) (MET)                                                                     7.7654 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9006 



  Startpoint: wbs_dat_i[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[9]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[9] (in)                                                            2.7925                     1.5144 &  23.5144 r
  wbs_dat_i[9] (net)                                     2   0.2403 
  mprj/wbs_dat_i[9] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.5144 r
  mprj/wbs_dat_i[9] (net) 
  mprj/i_BUF[9]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    0.0000   2.8148   1.0500   0.0000   0.2053 &  23.7197 r
  mprj/i_BUF[9]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.0964   1.0500            0.0715 &  23.7912 r
  mprj/buf_i[9] (net)                                    2   0.0125 
  mprj/i_FF[9]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.0964   1.0500   0.0000   0.0005 &  23.7917 r
  data arrival time                                                                                                 23.7917

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[9]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   2.3351   0.9500   0.0000   0.7900 &  31.7504 r
  clock reconvergence pessimism                                                                           0.0000    31.7504
  clock uncertainty                                                                                      -0.1000    31.6504
  library setup time                                                                    1.0000           -0.0603    31.5901
  data required time                                                                                                31.5901
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.5901
  data arrival time                                                                                                -23.7917
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7985

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0921 
  total derate : arrival time                                                                            -0.0132 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1053 

  slack (with derating applied) (MET)                                                                     7.7985 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9038 



  Startpoint: wbs_dat_i[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[28]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[28] (in)                                                           3.8001                     2.0358 &  24.0358 r
  wbs_dat_i[28] (net)                                    2   0.3273 
  mprj/wbs_dat_i[28] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.0358 r
  mprj/wbs_dat_i[28] (net) 
  mprj/i_BUF[28]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.7859   3.8347   1.0500   0.6937   1.0100 &  25.0459 r
  mprj/i_BUF[28]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0979   1.0500            0.0049 &  25.0507 r
  mprj/buf_i[28] (net)                                   1   0.0030 
  mprj/i_FF[28]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0979   1.0500   0.0000   0.0001 &  25.0508 r
  data arrival time                                                                                                 25.0508

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[28]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   2.1041 &  33.0645 r
  clock reconvergence pessimism                                                                           0.0000    33.0645
  clock uncertainty                                                                                      -0.1000    32.9645
  library setup time                                                                    1.0000           -0.0872    32.8774
  data required time                                                                                                32.8774
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.8774
  data arrival time                                                                                                -25.0508
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8266

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1613 
  total derate : arrival time                                                                            -0.0483 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2096 

  slack (with derating applied) (MET)                                                                     7.8266 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0362 



  Startpoint: wbs_adr_i[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[47]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[15] (in)                                                           3.3411                     1.7966 &  23.7966 r
  wbs_adr_i[15] (net)                                    2   0.2879 
  mprj/wbs_adr_i[15] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.7966 r
  mprj/wbs_adr_i[15] (net) 
  mprj/i_BUF[47]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.1914   3.3722   1.0500   0.4803   0.7559 &  24.5525 r
  mprj/i_BUF[47]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0944   1.0500            0.0322 &  24.5847 r
  mprj/buf_i[47] (net)                                   1   0.0052 
  mprj/i_FF[47]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0944   1.0500   0.0000   0.0002 &  24.5849 r
  data arrival time                                                                                                 24.5849

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[47]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   1.6716 &  32.6321 r
  clock reconvergence pessimism                                                                           0.0000    32.6321
  clock uncertainty                                                                                      -0.1000    32.5321
  library setup time                                                                    1.0000           -0.0809    32.4511
  data required time                                                                                                32.4511
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4511
  data arrival time                                                                                                -24.5849
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8663

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1385 
  total derate : arrival time                                                                            -0.0375 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1761 

  slack (with derating applied) (MET)                                                                     7.8663 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0423 



  Startpoint: wbs_dat_i[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[29]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[29] (in)                                                           3.2016                     1.7241 &  23.7241 r
  wbs_dat_i[29] (net)                                    2   0.2758 
  mprj/wbs_dat_i[29] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.7241 r
  mprj/wbs_dat_i[29] (net) 
  mprj/i_BUF[29]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0978   3.2277   1.0500   0.0397   0.2725 &  23.9965 r
  mprj/i_BUF[29]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0915   1.0500            0.0386 &  24.0351 r
  mprj/buf_i[29] (net)                                   1   0.0046 
  mprj/i_FF[29]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0915   1.0500   0.0000   0.0002 &  24.0353 r
  data arrival time                                                                                                 24.0353

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[29]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   1.1533 &  32.1137 r
  clock reconvergence pessimism                                                                           0.0000    32.1137
  clock uncertainty                                                                                      -0.1000    32.0137
  library setup time                                                                    1.0000           -0.0700    31.9437
  data required time                                                                                                31.9437
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9437
  data arrival time                                                                                                -24.0353
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9084

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1112 
  total derate : arrival time                                                                            -0.0148 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1261 

  slack (with derating applied) (MET)                                                                     7.9084 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0345 



  Startpoint: wbs_adr_i[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[53]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[21] (in)                                                           3.2736                     1.7636 &  23.7636 r
  wbs_adr_i[21] (net)                                    2   0.2821 
  mprj/wbs_adr_i[21] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.7636 r
  mprj/wbs_adr_i[21] (net) 
  mprj/i_BUF[53]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.2590   3.3014   1.0500   0.5130   0.7748 &  24.5384 r
  mprj/i_BUF[53]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1101   1.0500            0.0541 &  24.5926 r
  mprj/buf_i[53] (net)                                   2   0.0185 
  mprj/i_FF[53]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0289   0.1101   1.0500   0.0115   0.0128 &  24.6054 r
  data arrival time                                                                                                 24.6054

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[53]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   1.7533 &  32.7137 r
  clock reconvergence pessimism                                                                           0.0000    32.7137
  clock uncertainty                                                                                      -0.1000    32.6137
  library setup time                                                                    1.0000           -0.0846    32.5291
  data required time                                                                                                32.5291
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5291
  data arrival time                                                                                                -24.6054
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9238

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1428 
  total derate : arrival time                                                                            -0.0401 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1829 

  slack (with derating applied) (MET)                                                                     7.9238 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1067 



  Startpoint: wbs_dat_i[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[14]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[14] (in)                                                           3.4630                     1.8519 &  23.8519 r
  wbs_dat_i[14] (net)                                    2   0.2978 
  mprj/wbs_dat_i[14] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.8519 r
  mprj/wbs_dat_i[14] (net) 
  mprj/i_BUF[14]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.5307   3.4962   1.0500   0.2159   0.4944 &  24.3463 r
  mprj/i_BUF[14]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1001   1.0500            0.0305 &  24.3768 r
  mprj/buf_i[14] (net)                                   1   0.0081 
  mprj/i_FF[14]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1001   1.0500   0.0000   0.0003 &  24.3771 r
  data arrival time                                                                                                 24.3771

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[14]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   1.5448 &  32.5052 r
  clock reconvergence pessimism                                                                           0.0000    32.5052
  clock uncertainty                                                                                      -0.1000    32.4052
  library setup time                                                                    1.0000           -0.0792    32.3260
  data required time                                                                                                32.3260
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.3260
  data arrival time                                                                                                -24.3771
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9489

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1319 
  total derate : arrival time                                                                            -0.0250 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1569 

  slack (with derating applied) (MET)                                                                     7.9489 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1057 



  Startpoint: la_oenb[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[84]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[20] (in)                                                             3.6587                     2.0521 &  24.0521 r
  la_oenb[20] (net)                                      2   0.3210 
  mprj/la_oenb[20] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.0521 r
  mprj/la_oenb[20] (net) 
  mprj/i_BUF[84]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.2866   3.6780   1.0500   1.9611   2.2391 &  26.2912 r
  mprj/i_BUF[84]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1169   1.0500            0.0368 &  26.3280 r
  mprj/buf_i[84] (net)                                   2   0.0197 
  mprj/i_FF[84]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0499   0.1169   1.0500   0.0200   0.0219 &  26.3499 r
  data arrival time                                                                                                 26.3499

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[84]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   3.5648 &  34.5253 r
  clock reconvergence pessimism                                                                           0.0000    34.5253
  clock uncertainty                                                                                      -0.1000    34.4253
  library setup time                                                                    1.0000           -0.0979    34.3274
  data required time                                                                                                34.3274
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.3274
  data arrival time                                                                                                -26.3499
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9775

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2382 
  total derate : arrival time                                                                            -0.1094 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3476 

  slack (with derating applied) (MET)                                                                     7.9775 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3251 



  Startpoint: la_oenb[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[76]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[12] (in)                                                             3.9863                     2.2158 &  24.2158 r
  la_oenb[12] (net)                                      2   0.3484 
  mprj/la_oenb[12] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.2158 r
  mprj/la_oenb[12] (net) 
  mprj/i_BUF[76]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.9380   4.0141   1.0500   1.7785   2.0885 &  26.3043 r
  mprj/i_BUF[76]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1244   1.0500            0.0230 &  26.3273 r
  mprj/buf_i[76] (net)                                   2   0.0223 
  mprj/i_FF[76]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0394   0.1244   1.0500   0.0159   0.0179 &  26.3452 r
  data arrival time                                                                                                 26.3452

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[76]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   3.5687 &  34.5291 r
  clock reconvergence pessimism                                                                           0.0000    34.5291
  clock uncertainty                                                                                      -0.1000    34.4291
  library setup time                                                                    1.0000           -0.0998    34.3293
  data required time                                                                                                34.3293
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.3293
  data arrival time                                                                                                -26.3452
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9841

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2384 
  total derate : arrival time                                                                            -0.1014 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3398 

  slack (with derating applied) (MET)                                                                     7.9841 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3239 



  Startpoint: la_data_in[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[149]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[21] (in)                                                          3.6717                     2.0764 &  24.0764 r
  la_data_in[21] (net)                                   2   0.3230 
  mprj/la_data_in[21] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.0764 r
  mprj/la_data_in[21] (net) 
  mprj/i_BUF[149]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.2627   3.6868   1.0500   1.9415   2.2057 &  26.2821 r
  mprj/i_BUF[149]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1154   1.0500            0.0347 &  26.3168 r
  mprj/buf_i[149] (net)                                  2   0.0182 
  mprj/i_FF[149]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0315   0.1154   1.0500   0.0126   0.0140 &  26.3308 r
  data arrival time                                                                                                 26.3308

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[149]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   3.5525 &  34.5129 r
  clock reconvergence pessimism                                                                           0.0000    34.5129
  clock uncertainty                                                                                      -0.1000    34.4129
  library setup time                                                                    1.0000           -0.0975    34.3154
  data required time                                                                                                34.3154
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.3154
  data arrival time                                                                                                -26.3308
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9846

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2375 
  total derate : arrival time                                                                            -0.1074 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3449 

  slack (with derating applied) (MET)                                                                     7.9846 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3294 



  Startpoint: la_oenb[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[80]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[16] (in)                                                             3.8846                     2.1796 &  24.1796 r
  la_oenb[16] (net)                                      2   0.3410 
  mprj/la_oenb[16] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.1796 r
  mprj/la_oenb[16] (net) 
  mprj/i_BUF[80]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.1987   3.9052   1.0500   1.8548   2.1420 &  26.3216 r
  mprj/i_BUF[80]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1145   1.0500            0.0198 &  26.3414 r
  mprj/buf_i[80] (net)                                   2   0.0145 
  mprj/i_FF[80]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0067   0.1145   1.0500   0.0025   0.0032 &  26.3446 r
  data arrival time                                                                                                 26.3446

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[80]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   3.5690 &  34.5295 r
  clock reconvergence pessimism                                                                           0.0000    34.5295
  clock uncertainty                                                                                      -0.1000    34.4295
  library setup time                                                                    1.0000           -0.0973    34.3322
  data required time                                                                                                34.3322
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.3322
  data arrival time                                                                                                -26.3446
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9876

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2384 
  total derate : arrival time                                                                            -0.1031 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3415 

  slack (with derating applied) (MET)                                                                     7.9876 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3291 



  Startpoint: la_oenb[2] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[66]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[2] (in)                                                              3.9554                     2.1853 &  24.1853 r
  la_oenb[2] (net)                                       2   0.3450 
  mprj/la_oenb[2] (user_proj_example)                                          0.0000   1.0500            0.0000 &  24.1853 r
  mprj/la_oenb[2] (net) 
  mprj/i_BUF[66]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.3364   3.9868   1.0500   1.3704   1.6714 &  25.8567 r
  mprj/i_BUF[66]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1095   1.0500            0.0084 &  25.8651 r
  mprj/buf_i[66] (net)                                   2   0.0099 
  mprj/i_FF[66]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0089   0.1095   1.0500   0.0034   0.0039 &  25.8691 r
  data arrival time                                                                                                 25.8691

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[66]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   3.1114 &  34.0718 r
  clock reconvergence pessimism                                                                           0.0000    34.0718
  clock uncertainty                                                                                      -0.1000    33.9718
  library setup time                                                                    1.0000           -0.0955    33.8763
  data required time                                                                                                33.8763
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8763
  data arrival time                                                                                                -25.8691
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0072

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2143 
  total derate : arrival time                                                                            -0.0802 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2945 

  slack (with derating applied) (MET)                                                                     8.0072 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3017 



  Startpoint: wbs_adr_i[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[60]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[28] (in)                                                           3.3572                     1.7917 &  23.7917 r
  wbs_adr_i[28] (net)                                    2   0.2883 
  mprj/wbs_adr_i[28] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.7917 r
  mprj/wbs_adr_i[28] (net) 
  mprj/i_BUF[60]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.8631   3.3904   1.0500   0.7484   1.0417 &  24.8335 r
  mprj/i_BUF[60]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0958   1.0500            0.0325 &  24.8660 r
  mprj/buf_i[60] (net)                                   1   0.0060 
  mprj/i_FF[60]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0056   0.0958   1.0500   0.0021   0.0025 &  24.8685 r
  data arrival time                                                                                                 24.8685

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[60]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   2.1052 &  33.0656 r
  clock reconvergence pessimism                                                                           0.0000    33.0656
  clock uncertainty                                                                                      -0.1000    32.9656
  library setup time                                                                    1.0000           -0.0870    32.8786
  data required time                                                                                                32.8786
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.8786
  data arrival time                                                                                                -24.8685
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0101

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1614 
  total derate : arrival time                                                                            -0.0513 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2126 

  slack (with derating applied) (MET)                                                                     8.0101 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2227 



  Startpoint: io_in[13] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[205]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[13] (in)                                                               2.6038                     1.4598 &  23.4598 r
  io_in[13] (net)                                        2   0.2277 
  mprj/io_in[13] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.4598 r
  mprj/io_in[13] (net) 
  mprj/i_BUF[205]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.4133   2.6226   1.0500   0.1671   0.3167 &  23.7764 r
  mprj/i_BUF[205]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1400   1.0500            0.1180 &  23.8945 r
  mprj/buf_i[205] (net)                                  2   0.0508 
  mprj/i_FF[205]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1407   1.0500   0.0000   0.0064 &  23.9009 r
  data arrival time                                                                                                 23.9009

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[205]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   1.1521 &  32.1125 r
  clock reconvergence pessimism                                                                           0.0000    32.1125
  clock uncertainty                                                                                      -0.1000    32.0125
  library setup time                                                                    1.0000           -0.0790    31.9335
  data required time                                                                                                31.9335
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9335
  data arrival time                                                                                                -23.9009
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0326

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1112 
  total derate : arrival time                                                                            -0.0210 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1322 

  slack (with derating applied) (MET)                                                                     8.0326 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1648 



  Startpoint: la_oenb[58]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[122]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[58] (in)                                                             4.2350                     2.3905 &  24.3905 r
  la_oenb[58] (net)                                      2   0.3729 
  mprj/la_oenb[58] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.3905 r
  mprj/la_oenb[58] (net) 
  mprj/i_BUF[122]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.3979   4.2533   1.0500   1.3614   1.6582 &  26.0486 r
  mprj/i_BUF[122]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1879   1.0500            0.0593 &  26.1080 r
  mprj/buf_i[122] (net)                                  2   0.0718 
  mprj/i_FF[122]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1260   0.1890   1.0500   0.0513   0.0646 &  26.1726 r
  data arrival time                                                                                                 26.1726

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[122]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   3.4810 &  34.4414 r
  clock reconvergence pessimism                                                                           0.0000    34.4414
  clock uncertainty                                                                                      -0.1000    34.3414
  library setup time                                                                    1.0000           -0.1162    34.2252
  data required time                                                                                                34.2252
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.2252
  data arrival time                                                                                                -26.1726
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0526

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2338 
  total derate : arrival time                                                                            -0.0849 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3186 

  slack (with derating applied) (MET)                                                                     8.0526 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3712 



  Startpoint: wbs_adr_i[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[56]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[24] (in)                                                           3.3626                     1.8152 &  23.8152 r
  wbs_adr_i[24] (net)                                    2   0.2900 
  mprj/wbs_adr_i[24] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.8152 r
  mprj/wbs_adr_i[24] (net) 
  mprj/i_BUF[56]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.9278   3.3907   1.0500   0.3751   0.6327 &  24.4479 r
  mprj/i_BUF[56]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0915   1.0500            0.0275 &  24.4755 r
  mprj/buf_i[56] (net)                                   1   0.0028 
  mprj/i_FF[56]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0915   1.0500   0.0000   0.0001 &  24.4755 r
  data arrival time                                                                                                 24.4755

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[56]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   1.7564 &  32.7169 r
  clock reconvergence pessimism                                                                           0.0000    32.7169
  clock uncertainty                                                                                      -0.1000    32.6169
  library setup time                                                                    1.0000           -0.0818    32.5351
  data required time                                                                                                32.5351
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5351
  data arrival time                                                                                                -24.4755
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0596

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1430 
  total derate : arrival time                                                                            -0.0314 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1744 

  slack (with derating applied) (MET)                                                                     8.0596 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2340 



  Startpoint: la_data_in[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[152]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[24] (in)                                                          3.9102                     2.1889 &  24.1889 r
  la_data_in[24] (net)                                   2   0.3427 
  mprj/la_data_in[24] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.1889 r
  mprj/la_data_in[24] (net) 
  mprj/i_BUF[152]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.4322   3.9318   1.0500   2.1616   2.4686 &  26.6575 r
  mprj/i_BUF[152]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1142   1.0500            0.0178 &  26.6754 r
  mprj/buf_i[152] (net)                                  2   0.0139 
  mprj/i_FF[152]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1142   1.0500   0.0000   0.0006 &  26.6759 r
  data arrival time                                                                                                 26.6759

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[152]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   3.9751 &  34.9356 r
  clock reconvergence pessimism                                                                           0.0000    34.9356
  clock uncertainty                                                                                      -0.1000    34.8356
  library setup time                                                                    1.0000           -0.0973    34.7383
  data required time                                                                                                34.7383
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.7383
  data arrival time                                                                                                -26.6759
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0623

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2598 
  total derate : arrival time                                                                            -0.1184 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3782 

  slack (with derating applied) (MET)                                                                     8.0623 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4405 



  Startpoint: wbs_dat_i[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[22]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[22] (in)                                                           3.0810                     1.6630 &  23.6630 r
  wbs_dat_i[22] (net)                                    2   0.2657 
  mprj/wbs_dat_i[22] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.6630 r
  mprj/wbs_dat_i[22] (net) 
  mprj/i_BUF[22]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.2453   3.1062   1.0500   0.4986   0.7405 &  24.4034 r
  mprj/i_BUF[22]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1015   1.0500            0.0580 &  24.4615 r
  mprj/buf_i[22] (net)                                   2   0.0132 
  mprj/i_FF[22]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1015   1.0500   0.0000   0.0005 &  24.4620 r
  data arrival time                                                                                                 24.4620

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[22]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   1.7538 &  32.7143 r
  clock reconvergence pessimism                                                                           0.0000    32.7143
  clock uncertainty                                                                                      -0.1000    32.6143
  library setup time                                                                    1.0000           -0.0826    32.5317
  data required time                                                                                                32.5317
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5317
  data arrival time                                                                                                -24.4620
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0697

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1429 
  total derate : arrival time                                                                            -0.0380 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1809 

  slack (with derating applied) (MET)                                                                     8.0697 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2506 



  Startpoint: la_data_in[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[153]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[25] (in)                                                          3.8810                     2.1685 &  24.1685 r
  la_data_in[25] (net)                                   2   0.3399 
  mprj/la_data_in[25] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.1685 r
  mprj/la_data_in[25] (net) 
  mprj/i_BUF[153]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.4528   3.9034   1.0500   2.1364   2.4437 &  26.6122 r
  mprj/i_BUF[153]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1110   1.0500            0.0159 &  26.6281 r
  mprj/buf_i[153] (net)                                  2   0.0118 
  mprj/i_FF[153]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0314   0.1110   1.0500   0.0126   0.0136 &  26.6417 r
  data arrival time                                                                                                 26.6417

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[153]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   3.9899 &  34.9503 r
  clock reconvergence pessimism                                                                           0.0000    34.9503
  clock uncertainty                                                                                      -0.1000    34.8503
  library setup time                                                                    1.0000           -0.0965    34.7538
  data required time                                                                                                34.7538
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.7538
  data arrival time                                                                                                -26.6417
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1121

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2605 
  total derate : arrival time                                                                            -0.1178 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3783 

  slack (with derating applied) (MET)                                                                     8.1122 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4905 



  Startpoint: la_oenb[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[91]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[27] (in)                                                             3.8382                     2.1611 &  24.1611 r
  la_oenb[27] (net)                                      2   0.3373 
  mprj/la_oenb[27] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.1611 r
  mprj/la_oenb[27] (net) 
  mprj/i_BUF[91]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.8727   3.8562   1.0500   1.6720   1.9422 &  26.1032 r
  mprj/i_BUF[91]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1198   1.0500            0.0284 &  26.1316 r
  mprj/buf_i[91] (net)                                   2   0.0200 
  mprj/i_FF[91]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0666   0.1199   1.0500   0.0269   0.0290 &  26.1606 r
  data arrival time                                                                                                 26.1606

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[91]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   3.5325 &  34.4929 r
  clock reconvergence pessimism                                                                           0.0000    34.4929
  clock uncertainty                                                                                      -0.1000    34.3929
  library setup time                                                                    1.0000           -0.0987    34.2943
  data required time                                                                                                34.2943
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.2943
  data arrival time                                                                                                -26.1606
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1337

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2365 
  total derate : arrival time                                                                            -0.0952 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3317 

  slack (with derating applied) (MET)                                                                     8.1337 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4654 



  Startpoint: la_data_in[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[143]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[15] (in)                                                          3.8804                     2.1668 &  24.1668 r
  la_data_in[15] (net)                                   2   0.3395 
  mprj/la_data_in[15] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.1668 r
  mprj/la_data_in[15] (net) 
  mprj/i_BUF[143]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.7121   3.9044   1.0500   1.6737   1.9607 &  26.1275 r
  mprj/i_BUF[143]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1312   1.0500            0.0369 &  26.1644 r
  mprj/buf_i[143] (net)                                  2   0.0300 
  mprj/i_FF[143]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0272   0.1313   1.0500   0.0111   0.0130 &  26.1773 r
  data arrival time                                                                                                 26.1773

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[143]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   3.5648 &  34.5252 r
  clock reconvergence pessimism                                                                           0.0000    34.5252
  clock uncertainty                                                                                      -0.1000    34.4252
  library setup time                                                                    1.0000           -0.1015    34.3237
  data required time                                                                                                34.3237
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.3237
  data arrival time                                                                                                -26.1773
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1464

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2382 
  total derate : arrival time                                                                            -0.0957 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3339 

  slack (with derating applied) (MET)                                                                     8.1464 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4803 



  Startpoint: wbs_adr_i[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[55]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[23] (in)                                                           3.1124                     1.6822 &  23.6822 r
  wbs_adr_i[23] (net)                                    2   0.2686 
  mprj/wbs_adr_i[23] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.6822 r
  mprj/wbs_adr_i[23] (net) 
  mprj/i_BUF[55]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.9454   3.1374   1.0500   0.3836   0.6204 &  24.3026 r
  mprj/i_BUF[55]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0994   1.0500            0.0535 &  24.3562 r
  mprj/buf_i[55] (net)                                   2   0.0113 
  mprj/i_FF[55]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0050   0.0994   1.0500   0.0019   0.0024 &  24.3585 r
  data arrival time                                                                                                 24.3585

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[55]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   1.7546 &  32.7151 r
  clock reconvergence pessimism                                                                           0.0000    32.7151
  clock uncertainty                                                                                      -0.1000    32.6151
  library setup time                                                                    1.0000           -0.0823    32.5328
  data required time                                                                                                32.5328
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5328
  data arrival time                                                                                                -24.3585
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1743

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1429 
  total derate : arrival time                                                                            -0.0322 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1751 

  slack (with derating applied) (MET)                                                                     8.1743 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3494 



  Startpoint: wbs_dat_i[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[23]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[23] (in)                                                           3.0403                     1.6512 &  23.6512 r
  wbs_dat_i[23] (net)                                    2   0.2616 
  mprj/wbs_dat_i[23] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.6512 r
  mprj/wbs_dat_i[23] (net) 
  mprj/i_BUF[23]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.0435   3.0640   1.0500   0.4211   0.6516 &  24.3028 r
  mprj/i_BUF[23]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0925   1.0500            0.0507 &  24.3535 r
  mprj/buf_i[23] (net)                                   1   0.0070 
  mprj/i_FF[23]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0067   0.0925   1.0500   0.0026   0.0030 &  24.3565 r
  data arrival time                                                                                                 24.3565

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[23]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   1.7561 &  32.7166 r
  clock reconvergence pessimism                                                                           0.0000    32.7166
  clock uncertainty                                                                                      -0.1000    32.6166
  library setup time                                                                    1.0000           -0.0818    32.5348
  data required time                                                                                                32.5348
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5348
  data arrival time                                                                                                -24.3565
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1783

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1430 
  total derate : arrival time                                                                            -0.0336 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1766 

  slack (with derating applied) (MET)                                                                     8.1783 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3548 



  Startpoint: la_oenb[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[88]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[24] (in)                                                             3.8786                     2.1750 &  24.1750 r
  la_oenb[24] (net)                                      2   0.3401 
  mprj/la_oenb[24] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.1750 r
  mprj/la_oenb[24] (net) 
  mprj/i_BUF[88]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.5481   3.8994   1.0500   2.0728   2.3721 &  26.5471 r
  mprj/i_BUF[88]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1096   1.0500            0.0144 &  26.5615 r
  mprj/buf_i[88] (net)                                   2   0.0109 
  mprj/i_FF[88]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0131   0.1096   1.0500   0.0052   0.0059 &  26.5674 r
  data arrival time                                                                                                 26.5674

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[88]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   3.9815 &  34.9419 r
  clock reconvergence pessimism                                                                           0.0000    34.9419
  clock uncertainty                                                                                      -0.1000    34.8419
  library setup time                                                                    1.0000           -0.0961    34.7458
  data required time                                                                                                34.7458
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.7458
  data arrival time                                                                                                -26.5674
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1784

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2601 
  total derate : arrival time                                                                            -0.1139 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3740 

  slack (with derating applied) (MET)                                                                     8.1784 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5524 



  Startpoint: wbs_adr_i[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[57]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[25] (in)                                                           3.1058                     1.6765 &  23.6765 r
  wbs_adr_i[25] (net)                                    2   0.2679 
  mprj/wbs_adr_i[25] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.6765 r
  mprj/wbs_adr_i[25] (net) 
  mprj/i_BUF[57]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.9462   3.1314   1.0500   0.3812   0.6195 &  24.2960 r
  mprj/i_BUF[57]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0903   1.0500            0.0436 &  24.3397 r
  mprj/buf_i[57] (net)                                   1   0.0046 
  mprj/i_FF[57]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0903   1.0500   0.0000   0.0002 &  24.3398 r
  data arrival time                                                                                                 24.3398

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[57]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   1.7566 &  32.7171 r
  clock reconvergence pessimism                                                                           0.0000    32.7171
  clock uncertainty                                                                                      -0.1000    32.6171
  library setup time                                                                    1.0000           -0.0817    32.5354
  data required time                                                                                                32.5354
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5354
  data arrival time                                                                                                -24.3398
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1955

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1430 
  total derate : arrival time                                                                            -0.0316 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1746 

  slack (with derating applied) (MET)                                                                     8.1956 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3701 



  Startpoint: la_data_in[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[138]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[10] (in)                                                          3.6652                     2.0486 &  24.0486 r
  la_data_in[10] (net)                                   2   0.3207 
  mprj/la_data_in[10] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.0486 r
  mprj/la_data_in[10] (net) 
  mprj/i_BUF[138]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.1673   3.6866   1.0500   1.3012   1.5582 &  25.6068 r
  mprj/i_BUF[138]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1188   1.0500            0.0381 &  25.6449 r
  mprj/buf_i[138] (net)                                  2   0.0213 
  mprj/i_FF[138]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0192   0.1188   1.0500   0.0078   0.0090 &  25.6540 r
  data arrival time                                                                                                 25.6540

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[138]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   3.1083 &  34.0687 r
  clock reconvergence pessimism                                                                           0.0000    34.0687
  clock uncertainty                                                                                      -0.1000    33.9687
  library setup time                                                                    1.0000           -0.0979    33.8708
  data required time                                                                                                33.8708
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8708
  data arrival time                                                                                                -25.6540
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2169

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2141 
  total derate : arrival time                                                                            -0.0764 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2906 

  slack (with derating applied) (MET)                                                                     8.2169 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5075 



  Startpoint: la_data_in[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[129]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[1] (in)                                                           3.2272                     1.7439 &  23.7439 r
  la_data_in[1] (net)                                    2   0.2787 
  mprj/la_data_in[1] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.7439 r
  mprj/la_data_in[1] (net) 
  mprj/i_BUF[129]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.8278   3.2530   1.0500   0.7210   0.9830 &  24.7270 r
  mprj/i_BUF[129]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0967   1.0500            0.0428 &  24.7698 r
  mprj/buf_i[129] (net)                                  1   0.0081 
  mprj/i_FF[129]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0967   1.0500   0.0000   0.0003 &  24.7701 r
  data arrival time                                                                                                 24.7701

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[129]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   2.2314 &  33.1918 r
  clock reconvergence pessimism                                                                           0.0000    33.1918
  clock uncertainty                                                                                      -0.1000    33.0918
  library setup time                                                                    1.0000           -0.0880    33.0038
  data required time                                                                                                33.0038
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.0038
  data arrival time                                                                                                -24.7701
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2337

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1680 
  total derate : arrival time                                                                            -0.0489 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2169 

  slack (with derating applied) (MET)                                                                     8.2337 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4506 



  Startpoint: la_oenb[1] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[65]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[1] (in)                                                              3.9068                     2.1372 &  24.1372 r
  la_oenb[1] (net)                                       2   0.3396 
  mprj/la_oenb[1] (user_proj_example)                                          0.0000   1.0500            0.0000 &  24.1372 r
  mprj/la_oenb[1] (net) 
  mprj/i_BUF[65]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.6577   3.9457   1.0500   1.1254   1.4321 &  25.5693 r
  mprj/i_BUF[65]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1078   1.0500            0.0092 &  25.5785 r
  mprj/buf_i[65] (net)                                   2   0.0091 
  mprj/i_FF[65]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1078   1.0500   0.0000   0.0003 &  25.5788 r
  data arrival time                                                                                                 25.5788

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[65]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   3.1117 &  34.0721 r
  clock reconvergence pessimism                                                                           0.0000    34.0721
  clock uncertainty                                                                                      -0.1000    33.9721
  library setup time                                                                    1.0000           -0.0951    33.8770
  data required time                                                                                                33.8770
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8770
  data arrival time                                                                                                -25.5788
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2982

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2143 
  total derate : arrival time                                                                            -0.0686 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2830 

  slack (with derating applied) (MET)                                                                     8.2982 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5812 



  Startpoint: la_oenb[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[86]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[22] (in)                                                             3.7651                     2.1081 &  24.1081 r
  la_oenb[22] (net)                                      2   0.3299 
  mprj/la_oenb[22] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.1081 r
  mprj/la_oenb[22] (net) 
  mprj/i_BUF[86]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.3419   3.7859   1.0500   1.9637   2.2526 &  26.3607 r
  mprj/i_BUF[86]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1264   1.0500            0.0396 &  26.4003 r
  mprj/buf_i[86] (net)                                   2   0.0272 
  mprj/i_FF[86]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0366   0.1264   1.0500   0.0149   0.0170 &  26.4173 r
  data arrival time                                                                                                 26.4173

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[86]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   3.9914 &  34.9519 r
  clock reconvergence pessimism                                                                           0.0000    34.9519
  clock uncertainty                                                                                      -0.1000    34.8519
  library setup time                                                                    1.0000           -0.1004    34.7515
  data required time                                                                                                34.7515
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.7515
  data arrival time                                                                                                -26.4173
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3341

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2606 
  total derate : arrival time                                                                            -0.1100 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3706 

  slack (with derating applied) (MET)                                                                     8.3341 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7047 



  Startpoint: io_in[32] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[224]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[32] (in)                                                               4.8502                     2.4855 &  24.4855 r
  io_in[32] (net)                                        2   0.4124 
  mprj/io_in[32] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.4855 r
  mprj/io_in[32] (net) 
  mprj/i_BUF[224]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.9349   4.9331   1.0500   1.1975   1.7548 &  26.2403 r
  mprj/i_BUF[224]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1626   1.0500           -0.0013 &  26.2390 r
  mprj/buf_i[224] (net)                                  2   0.0420 
  mprj/i_FF[224]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0061   0.1630   1.0500   0.0023   0.0070 &  26.2460 r
  data arrival time                                                                                                 26.2460

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[224]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   3.8432 &  34.8036 r
  clock reconvergence pessimism                                                                           0.0000    34.8036
  clock uncertainty                                                                                      -0.1000    34.7036
  library setup time                                                                    1.0000           -0.1098    34.5939
  data required time                                                                                                34.5939
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.5939
  data arrival time                                                                                                -26.2460
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3479

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2528 
  total derate : arrival time                                                                            -0.0840 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3368 

  slack (with derating applied) (MET)                                                                     8.3479 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6847 



  Startpoint: la_oenb[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[87]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[23] (in)                                                             3.7647                     2.1085 &  24.1085 r
  la_oenb[23] (net)                                      2   0.3299 
  mprj/la_oenb[23] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.1085 r
  mprj/la_oenb[23] (net) 
  mprj/i_BUF[87]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.3173   3.7853   1.0500   1.9481   2.2358 &  26.3443 r
  mprj/i_BUF[87]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1190   1.0500            0.0321 &  26.3764 r
  mprj/buf_i[87] (net)                                   2   0.0203 
  mprj/i_FF[87]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1190   1.0500   0.0000   0.0009 &  26.3773 r
  data arrival time                                                                                                 26.3773

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[87]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   3.9764 &  34.9368 r
  clock reconvergence pessimism                                                                           0.0000    34.9368
  clock uncertainty                                                                                      -0.1000    34.8368
  library setup time                                                                    1.0000           -0.0985    34.7383
  data required time                                                                                                34.7383
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.7383
  data arrival time                                                                                                -26.3773
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3610

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2598 
  total derate : arrival time                                                                            -0.1080 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3679 

  slack (with derating applied) (MET)                                                                     8.3610 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7289 



  Startpoint: la_data_in[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[136]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[8] (in)                                                           3.9508                     2.1368 &  24.1368 r
  la_data_in[8] (net)                                    2   0.3418 
  mprj/la_data_in[8] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.1368 r
  mprj/la_data_in[8] (net) 
  mprj/i_BUF[136]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.9853   3.9826   1.0500   1.1315   1.4662 &  25.6030 r
  mprj/i_BUF[136]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1068   1.0500            0.0055 &  25.6086 r
  mprj/buf_i[136] (net)                                  1   0.0080 
  mprj/i_FF[136]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0307   0.1068   1.0500   0.0125   0.0134 &  25.6220 r
  data arrival time                                                                                                 25.6220

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[136]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   3.2244 &  34.1848 r
  clock reconvergence pessimism                                                                           0.0000    34.1848
  clock uncertainty                                                                                      -0.1000    34.0848
  library setup time                                                                    1.0000           -0.0951    33.9897
  data required time                                                                                                33.9897
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.9897
  data arrival time                                                                                                -25.6220
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3677

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2203 
  total derate : arrival time                                                                            -0.0707 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2910 

  slack (with derating applied) (MET)                                                                     8.3677 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6587 



  Startpoint: la_data_in[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[141]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[13] (in)                                                          3.6943                     2.0447 &  24.0447 r
  la_data_in[13] (net)                                   2   0.3222 
  mprj/la_data_in[13] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.0447 r
  mprj/la_data_in[13] (net) 
  mprj/i_BUF[141]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.6612   3.7221   1.0500   1.5691   1.8580 &  25.9027 r
  mprj/i_BUF[141]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1171   1.0500            0.0342 &  25.9369 r
  mprj/buf_i[141] (net)                                  2   0.0193 
  mprj/i_FF[141]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0052   0.1171   1.0500   0.0020   0.0029 &  25.9398 r
  data arrival time                                                                                                 25.9398

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[141]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   3.5688 &  34.5293 r
  clock reconvergence pessimism                                                                           0.0000    34.5293
  clock uncertainty                                                                                      -0.1000    34.4293
  library setup time                                                                    1.0000           -0.0979    34.3313
  data required time                                                                                                34.3313
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.3313
  data arrival time                                                                                                -25.9398
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3915

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2384 
  total derate : arrival time                                                                            -0.0902 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3286 

  slack (with derating applied) (MET)                                                                     8.3915 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7201 



  Startpoint: io_in[33] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[225]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[33] (in)                                                               5.3206                     2.6884 &  24.6884 r
  io_in[33] (net)                                        2   0.4507 
  mprj/io_in[33] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.6884 r
  mprj/io_in[33] (net) 
  mprj/i_BUF[225]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.1488   5.4277   1.0500   0.8752   1.5084 &  26.1969 r
  mprj/i_BUF[225]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1741   1.0500           -0.0203 &  26.1765 r
  mprj/buf_i[225] (net)                                  2   0.0445 
  mprj/i_FF[225]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1749   1.0500   0.0000   0.0068 &  26.1833 r
  data arrival time                                                                                                 26.1833

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[225]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   3.8422 &  34.8026 r
  clock reconvergence pessimism                                                                           0.0000    34.8026
  clock uncertainty                                                                                      -0.1000    34.7026
  library setup time                                                                    1.0000           -0.1128    34.5898
  data required time                                                                                                34.5898
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.5898
  data arrival time                                                                                                -26.1833
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4065

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2528 
  total derate : arrival time                                                                            -0.0732 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3260 

  slack (with derating applied) (MET)                                                                     8.4065 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7325 



  Startpoint: la_data_in[34]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[162]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[34] (in)                                                          4.0606                     2.2792 &  24.2792 r
  la_data_in[34] (net)                                   2   0.3567 
  mprj/la_data_in[34] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.2792 r
  mprj/la_data_in[34] (net) 
  mprj/i_BUF[162]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.9525   4.0814   1.0500   1.7135   2.0080 &  26.2872 r
  mprj/i_BUF[162]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1156   1.0500            0.0095 &  26.2967 r
  mprj/buf_i[162] (net)                                  2   0.0134 
  mprj/i_FF[162]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1156   1.0500   0.0000   0.0005 &  26.2972 r
  data arrival time                                                                                                 26.2972

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[162]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   3.9569 &  34.9173 r
  clock reconvergence pessimism                                                                           0.0000    34.9173
  clock uncertainty                                                                                      -0.1000    34.8173
  library setup time                                                                    1.0000           -0.0977    34.7196
  data required time                                                                                                34.7196
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.7196
  data arrival time                                                                                                -26.2972
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4224

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2588 
  total derate : arrival time                                                                            -0.0961 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3549 

  slack (with derating applied) (MET)                                                                     8.4224 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7773 



  Startpoint: la_oenb[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[75]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[11] (in)                                                             4.1089                     2.2881 &  24.2881 r
  la_oenb[11] (net)                                      2   0.3594 
  mprj/la_oenb[11] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.2881 r
  mprj/la_oenb[11] (net) 
  mprj/i_BUF[75]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.6590   4.1364   1.0500   1.2100   1.4948 &  25.7829 r
  mprj/i_BUF[75]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1274   1.0500            0.0181 &  25.8010 r
  mprj/buf_i[75] (net)                                   2   0.0233 
  mprj/i_FF[75]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0399   0.1274   1.0500   0.0159   0.0176 &  25.8186 r
  data arrival time                                                                                                 25.8186

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[75]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   3.5696 &  34.5300 r
  clock reconvergence pessimism                                                                           0.0000    34.5300
  clock uncertainty                                                                                      -0.1000    34.4300
  library setup time                                                                    1.0000           -0.1006    34.3294
  data required time                                                                                                34.3294
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.3294
  data arrival time                                                                                                -25.8186
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5108

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2384 
  total derate : arrival time                                                                            -0.0729 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3113 

  slack (with derating applied) (MET)                                                                     8.5108 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8221 



  Startpoint: la_data_in[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[128]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[0] (in)                                                           3.1676                     1.7406 &  23.7406 r
  la_data_in[0] (net)                                    2   0.2755 
  mprj/la_data_in[0] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.7406 r
  mprj/la_data_in[0] (net) 
  mprj/i_BUF[128]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.4647   3.2007   1.0500   0.5387   0.7733 &  24.5138 r
  mprj/i_BUF[128]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0939   1.0500            0.0431 &  24.5569 r
  mprj/buf_i[128] (net)                                  1   0.0066 
  mprj/i_FF[128]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0939   1.0500   0.0000   0.0001 &  24.5571 r
  data arrival time                                                                                                 24.5571

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[128]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   2.3098 &  33.2702 r
  clock reconvergence pessimism                                                                           0.0000    33.2702
  clock uncertainty                                                                                      -0.1000    33.1702
  library setup time                                                                    1.0000           -0.0886    33.0817
  data required time                                                                                                33.0817
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.0817
  data arrival time                                                                                                -24.5571
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5246

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1721 
  total derate : arrival time                                                                            -0.0389 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2110 

  slack (with derating applied) (MET)                                                                     8.5246 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7356 



  Startpoint: la_oenb[9] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[73]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[9] (in)                                                              4.0573                     2.2559 &  24.2559 r
  la_oenb[9] (net)                                       2   0.3546 
  mprj/la_oenb[9] (user_proj_example)                                          0.0000   1.0500            0.0000 &  24.2559 r
  mprj/la_oenb[9] (net) 
  mprj/i_BUF[73]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.8506   4.0851   1.0500   0.8051   1.0702 &  25.3261 r
  mprj/i_BUF[73]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1199   1.0500            0.0138 &  25.3399 r
  mprj/buf_i[73] (net)                                   2   0.0171 
  mprj/i_FF[73]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0052   0.1199   1.0500   0.0020   0.0029 &  25.3427 r
  data arrival time                                                                                                 25.3427

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[73]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   3.1057 &  34.0662 r
  clock reconvergence pessimism                                                                           0.0000    34.0662
  clock uncertainty                                                                                      -0.1000    33.9662
  library setup time                                                                    1.0000           -0.0982    33.8680
  data required time                                                                                                33.8680
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8680
  data arrival time                                                                                                -25.3427
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5253

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2140 
  total derate : arrival time                                                                            -0.0518 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2658 

  slack (with derating applied) (MET)                                                                     8.5253 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7910 



  Startpoint: la_oenb[36]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[100]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[36] (in)                                                             4.3772                     2.4442 &  24.4442 r
  la_oenb[36] (net)                                      2   0.3834 
  mprj/la_oenb[36] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.4442 r
  mprj/la_oenb[36] (net) 
  mprj/i_BUF[100]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.4519   4.4048   1.0500   1.4067   1.7154 &  26.1595 r
  mprj/i_BUF[100]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1261   1.0500           -0.0004 &  26.1591 r
  mprj/buf_i[100] (net)                                  2   0.0186 
  mprj/i_FF[100]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0562   0.1261   1.0500   0.0227   0.0246 &  26.1837 r
  data arrival time                                                                                                 26.1837

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[100]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   3.9611 &  34.9215 r
  clock reconvergence pessimism                                                                           0.0000    34.9215
  clock uncertainty                                                                                      -0.1000    34.8215
  library setup time                                                                    1.0000           -0.1003    34.7212
  data required time                                                                                                34.7212
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.7212
  data arrival time                                                                                                -26.1837
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5374

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2590 
  total derate : arrival time                                                                            -0.0829 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3419 

  slack (with derating applied) (MET)                                                                     8.5375 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8794 



  Startpoint: wbs_dat_i[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[12]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[12] (in)                                                           2.9436                     1.5934 &  23.5934 r
  wbs_dat_i[12] (net)                                    2   0.2504 
  mprj/wbs_dat_i[12] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.5934 r
  mprj/wbs_dat_i[12] (net) 
  mprj/i_BUF[12]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.2340   2.9688   1.0500   0.0935   0.3157 &  23.9091 r
  mprj/i_BUF[12]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0945   1.0500            0.0592 &  23.9683 r
  mprj/buf_i[12] (net)                                   1   0.0094 
  mprj/i_FF[12]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0017   0.0945   1.0500   0.0007   0.0009 &  23.9692 r
  data arrival time                                                                                                 23.9692

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[12]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   1.7481 &  32.7085 r
  clock reconvergence pessimism                                                                           0.0000    32.7085
  clock uncertainty                                                                                      -0.1000    32.6085
  library setup time                                                                    1.0000           -0.0820    32.5266
  data required time                                                                                                32.5266
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5266
  data arrival time                                                                                                -23.9692
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5574

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1426 
  total derate : arrival time                                                                            -0.0179 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1604 

  slack (with derating applied) (MET)                                                                     8.5574 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7178 



  Startpoint: wbs_adr_i[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[61]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[29] (in)                                                           3.0173                     1.6289 &  23.6289 r
  wbs_adr_i[29] (net)                                    2   0.2570 
  mprj/wbs_adr_i[29] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.6289 r
  mprj/wbs_adr_i[29] (net) 
  mprj/i_BUF[61]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.8704   3.0424   1.0500   0.3534   0.5852 &  24.2142 r
  mprj/i_BUF[61]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0892   1.0500            0.0483 &  24.2625 r
  mprj/buf_i[61] (net)                                   1   0.0047 
  mprj/i_FF[61]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0892   1.0500   0.0000   0.0002 &  24.2627 r
  data arrival time                                                                                                 24.2627

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[61]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   2.1044 &  33.0649 r
  clock reconvergence pessimism                                                                           0.0000    33.0649
  clock uncertainty                                                                                      -0.1000    32.9649
  library setup time                                                                    1.0000           -0.0866    32.8783
  data required time                                                                                                32.8783
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.8783
  data arrival time                                                                                                -24.2627
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6156

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1613 
  total derate : arrival time                                                                            -0.0302 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1915 

  slack (with derating applied) (MET)                                                                     8.6156 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8071 



  Startpoint: wbs_adr_i[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[59]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[27] (in)                                                           3.0437                     1.6445 &  23.6445 r
  wbs_adr_i[27] (net)                                    2   0.2614 
  mprj/wbs_adr_i[27] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.6445 r
  mprj/wbs_adr_i[27] (net) 
  mprj/i_BUF[59]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.5518   3.0692   1.0500   0.2241   0.4541 &  24.0986 r
  mprj/i_BUF[59]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0892   1.0500            0.0466 &  24.1452 r
  mprj/buf_i[59] (net)                                   1   0.0044 
  mprj/i_FF[59]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0892   1.0500   0.0000   0.0001 &  24.1453 r
  data arrival time                                                                                                 24.1453

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[59]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   1.9908 &  32.9513 r
  clock reconvergence pessimism                                                                           0.0000    32.9513
  clock uncertainty                                                                                      -0.1000    32.8512
  library setup time                                                                    1.0000           -0.0852    32.7661
  data required time                                                                                                32.7661
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7661
  data arrival time                                                                                                -24.1453
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6208

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1553 
  total derate : arrival time                                                                            -0.0238 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1792 

  slack (with derating applied) (MET)                                                                     8.6208 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8000 



  Startpoint: io_in[12] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[204]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[12] (in)                                                               1.8787                     1.0477 &  23.0477 r
  io_in[12] (net)                                        2   0.1632 
  mprj/io_in[12] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.0477 r
  mprj/io_in[12] (net) 
  mprj/i_BUF[204]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.8899   1.0500   0.0000   0.0982 &  23.1458 r
  mprj/i_BUF[204]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1284   1.0500            0.1493 &  23.2952 r
  mprj/buf_i[204] (net)                                  2   0.0492 
  mprj/i_FF[204]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0136   0.1295   1.0500   0.0053   0.0132 &  23.3083 r
  data arrival time                                                                                                 23.3083

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[204]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   1.1511 &  32.1116 r
  clock reconvergence pessimism                                                                           0.0000    32.1116
  clock uncertainty                                                                                      -0.1000    32.0116
  library setup time                                                                    1.0000           -0.0766    31.9349
  data required time                                                                                                31.9349
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9349
  data arrival time                                                                                                -23.3083
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6266

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1111 
  total derate : arrival time                                                                            -0.0124 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1235 

  slack (with derating applied) (MET)                                                                     8.6266 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7501 



  Startpoint: io_in[31] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[223]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[31] (in)                                                               4.7915                     2.4918 &  24.4918 r
  io_in[31] (net)                                        2   0.4091 
  mprj/io_in[31] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.4918 r
  mprj/io_in[31] (net) 
  mprj/i_BUF[223]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.3144   4.8571   1.0500   0.9192   1.4116 &  25.9033 r
  mprj/i_BUF[223]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1590   1.0500            0.0002 &  25.9035 r
  mprj/buf_i[223] (net)                                  2   0.0400 
  mprj/i_FF[223]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1593   1.0500   0.0000   0.0040 &  25.9075 r
  data arrival time                                                                                                 25.9075

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[223]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   3.8370 &  34.7974 r
  clock reconvergence pessimism                                                                           0.0000    34.7974
  clock uncertainty                                                                                      -0.1000    34.6974
  library setup time                                                                    1.0000           -0.1088    34.5886
  data required time                                                                                                34.5886
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.5886
  data arrival time                                                                                                -25.9075
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6811

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2525 
  total derate : arrival time                                                                            -0.0674 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3199 

  slack (with derating applied) (MET)                                                                     8.6811 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0010 



  Startpoint: la_oenb[61]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[125]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[61] (in)                                                             3.7076                     2.0714 &  24.0714 r
  la_oenb[61] (net)                                      2   0.3246 
  mprj/la_oenb[61] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.0714 r
  mprj/la_oenb[61] (net) 
  mprj/i_BUF[125]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.7379   3.7323   1.0500   0.7085   0.9655 &  25.0369 r
  mprj/i_BUF[125]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1933   1.0500            0.0867 &  25.1236 r
  mprj/buf_i[125] (net)                                  2   0.0725 
  mprj/i_FF[125]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1948   1.0500   0.0000   0.0146 &  25.1382 r
  data arrival time                                                                                                 25.1382

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[125]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   3.1092 &  34.0696 r
  clock reconvergence pessimism                                                                           0.0000    34.0696
  clock uncertainty                                                                                      -0.1000    33.9696
  library setup time                                                                    1.0000           -0.1172    33.8525
  data required time                                                                                                33.8525
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8525
  data arrival time                                                                                                -25.1382
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7143

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2142 
  total derate : arrival time                                                                            -0.0508 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2650 

  slack (with derating applied) (MET)                                                                     8.7143 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9793 



  Startpoint: wbs_dat_i[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[18]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[18] (in)                                                           2.6955                     1.4653 &  23.4653 r
  wbs_dat_i[18] (net)                                    2   0.2331 
  mprj/wbs_dat_i[18] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.4653 r
  mprj/wbs_dat_i[18] (net) 
  mprj/i_BUF[18]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   2.7160   1.0500   0.0000   0.1902 &  23.6555 r
  mprj/i_BUF[18]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0981   1.0500            0.0797 &  23.7352 r
  mprj/buf_i[18] (net)                                   2   0.0150 
  mprj/i_FF[18]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0336   0.0981   1.0500   0.0136   0.0148 &  23.7500 r
  data arrival time                                                                                                 23.7500

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[18]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   1.7522 &  32.7126 r
  clock reconvergence pessimism                                                                           0.0000    32.7126
  clock uncertainty                                                                                      -0.1000    32.6126
  library setup time                                                                    1.0000           -0.0822    32.5304
  data required time                                                                                                32.5304
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5304
  data arrival time                                                                                                -23.7500
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7804

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1428 
  total derate : arrival time                                                                            -0.0136 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1563 

  slack (with derating applied) (MET)                                                                     8.7804 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9367 



  Startpoint: wbs_dat_i[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[26]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[26] (in)                                                           2.8426                     1.5487 &  23.5487 r
  wbs_dat_i[26] (net)                                    2   0.2451 
  mprj/wbs_dat_i[26] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.5487 r
  mprj/wbs_dat_i[26] (net) 
  mprj/i_BUF[26]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.6842   2.8626   1.0500   0.2790   0.4843 &  24.0330 r
  mprj/i_BUF[26]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0862   1.0500            0.0570 &  24.0901 r
  mprj/buf_i[26] (net)                                   1   0.0043 
  mprj/i_FF[26]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0862   1.0500   0.0000   0.0002 &  24.0902 r
  data arrival time                                                                                                 24.0902

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[26]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   2.0998 &  33.0602 r
  clock reconvergence pessimism                                                                           0.0000    33.0602
  clock uncertainty                                                                                      -0.1000    32.9602
  library setup time                                                                    1.0000           -0.0863    32.8739
  data required time                                                                                                32.8739
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.8739
  data arrival time                                                                                                -24.0902
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7837

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1611 
  total derate : arrival time                                                                            -0.0258 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1869 

  slack (with derating applied) (MET)                                                                     8.7837 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9705 



  Startpoint: wbs_adr_i[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[58]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[26] (in)                                                           3.0729                     1.6624 &  23.6624 r
  wbs_adr_i[26] (net)                                    2   0.2652 
  mprj/wbs_adr_i[26] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.6624 r
  mprj/wbs_adr_i[26] (net) 
  mprj/i_BUF[58]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.6811   3.0970   1.0500   0.2746   0.5013 &  24.1637 r
  mprj/i_BUF[58]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0901   1.0500            0.0458 &  24.2095 r
  mprj/buf_i[58] (net)                                   1   0.0048 
  mprj/i_FF[58]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0901   1.0500   0.0000   0.0002 &  24.2097 r
  data arrival time                                                                                                 24.2097

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[58]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   2.2314 &  33.1918 r
  clock reconvergence pessimism                                                                           0.0000    33.1918
  clock uncertainty                                                                                      -0.1000    33.0918
  library setup time                                                                    1.0000           -0.0875    33.0043
  data required time                                                                                                33.0043
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.0043
  data arrival time                                                                                                -24.2097
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7946

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1680 
  total derate : arrival time                                                                            -0.0261 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1941 

  slack (with derating applied) (MET)                                                                     8.7946 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9886 



  Startpoint: wbs_adr_i[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[62]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[30] (in)                                                           3.2406                     1.7368 &  23.7368 r
  wbs_adr_i[30] (net)                                    2   0.2788 
  mprj/wbs_adr_i[30] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.7368 r
  mprj/wbs_adr_i[30] (net) 
  mprj/i_BUF[62]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.4584   3.2704   1.0500   0.5932   0.8614 &  24.5981 r
  mprj/i_BUF[62]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0948   1.0500            0.0395 &  24.6376 r
  mprj/buf_i[62] (net)                                   1   0.0065 
  mprj/i_FF[62]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0118   0.0948   1.0500   0.0047   0.0052 &  24.6428 r
  data arrival time                                                                                                 24.6428

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[62]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   2.6747 &  33.6351 r
  clock reconvergence pessimism                                                                           0.0000    33.6351
  clock uncertainty                                                                                      -0.1000    33.5351
  library setup time                                                                    1.0000           -0.0912    33.4439
  data required time                                                                                                33.4439
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4439
  data arrival time                                                                                                -24.6428
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8011

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1913 
  total derate : arrival time                                                                            -0.0431 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2345 

  slack (with derating applied) (MET)                                                                     8.8011 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0356 



  Startpoint: io_in[34] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[226]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[34] (in)                                                               4.8624                     2.4606 &  24.4606 r
  io_in[34] (net)                                        2   0.4119 
  mprj/io_in[34] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.4606 r
  mprj/io_in[34] (net) 
  mprj/i_BUF[226]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.4268   4.9599   1.0500   0.5792   1.1560 &  25.6166 r
  mprj/i_BUF[226]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2096   1.0500            0.0280 &  25.6445 r
  mprj/buf_i[226] (net)                                  2   0.0685 
  mprj/i_FF[226]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0360   0.2116   1.0500   0.0146   0.0294 &  25.6740 r
  data arrival time                                                                                                 25.6740

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[226]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   3.7567 &  34.7171 r
  clock reconvergence pessimism                                                                           0.0000    34.7171
  clock uncertainty                                                                                      -0.1000    34.6171
  library setup time                                                                    1.0000           -0.1221    34.4950
  data required time                                                                                                34.4950
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.4950
  data arrival time                                                                                                -25.6740
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8210

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2483 
  total derate : arrival time                                                                            -0.0578 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3060 

  slack (with derating applied) (MET)                                                                     8.8210 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1271 



  Startpoint: wbs_dat_i[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[27]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[27] (in)                                                           3.0887                     1.6598 &  23.6598 r
  wbs_dat_i[27] (net)                                    2   0.2649 
  mprj/wbs_dat_i[27] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.6598 r
  mprj/wbs_dat_i[27] (net) 
  mprj/i_BUF[27]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0178   3.1166   1.0500   0.0072   0.2386 &  23.8984 r
  mprj/i_BUF[27]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1022   1.0500            0.0581 &  23.9565 r
  mprj/buf_i[27] (net)                                   2   0.0136 
  mprj/i_FF[27]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1022   1.0500   0.0000   0.0005 &  23.9570 r
  data arrival time                                                                                                 23.9570

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[27]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   2.0449 &  33.0054 r
  clock reconvergence pessimism                                                                           0.0000    33.0054
  clock uncertainty                                                                                      -0.1000    32.9054
  library setup time                                                                    1.0000           -0.0871    32.8183
  data required time                                                                                                32.8183
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.8183
  data arrival time                                                                                                -23.9570
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8613

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1582 
  total derate : arrival time                                                                            -0.0141 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1723 

  slack (with derating applied) (MET)                                                                     8.8613 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0336 



  Startpoint: la_oenb[5] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[69]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[5] (in)                                                              2.9333                     1.6015 &  23.6015 r
  la_oenb[5] (net)                                       2   0.2502 
  mprj/la_oenb[5] (user_proj_example)                                          0.0000   1.0500            0.0000 &  23.6015 r
  mprj/la_oenb[5] (net) 
  mprj/i_BUF[69]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.8527   2.9535   1.0500   0.3461   0.5583 &  24.1598 r
  mprj/i_BUF[69]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0919   1.0500            0.0573 &  24.2172 r
  mprj/buf_i[69] (net)                                   1   0.0076 
  mprj/i_FF[69]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0027   0.0919   1.0500   0.0010   0.0012 &  24.2184 r
  data arrival time                                                                                                 24.2184

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[69]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   2.4080 &  33.3685 r
  clock reconvergence pessimism                                                                           0.0000    33.3685
  clock uncertainty                                                                                      -0.1000    33.2685
  library setup time                                                                    1.0000           -0.0892    33.1792
  data required time                                                                                                33.1792
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.1792
  data arrival time                                                                                                -24.2184
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9609

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1773 
  total derate : arrival time                                                                            -0.0294 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2067 

  slack (with derating applied) (MET)                                                                     8.9609 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1675 



  Startpoint: la_data_in[35]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[163]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[35] (in)                                                          3.7204                     2.0478 &  24.0478 r
  la_data_in[35] (net)                                   2   0.3239 
  mprj/la_data_in[35] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.0478 r
  mprj/la_data_in[35] (net) 
  mprj/i_BUF[163]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.3099   3.7526   1.0500   1.3514   1.6423 &  25.6901 r
  mprj/i_BUF[163]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1051   1.0500            0.0190 &  25.7091 r
  mprj/buf_i[163] (net)                                  2   0.0091 
  mprj/i_FF[163]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1051   1.0500   0.0000   0.0003 &  25.7094 r
  data arrival time                                                                                                 25.7094

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[163]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   3.9569 &  34.9173 r
  clock reconvergence pessimism                                                                           0.0000    34.9173
  clock uncertainty                                                                                      -0.1000    34.8173
  library setup time                                                                    1.0000           -0.0950    34.7223
  data required time                                                                                                34.7223
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.7223
  data arrival time                                                                                                -25.7094
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0129

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2588 
  total derate : arrival time                                                                            -0.0791 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3379 

  slack (with derating applied) (MET)                                                                     9.0129 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3509 



  Startpoint: la_data_in[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[150]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[22] (in)                                                          3.7804                     2.1183 &  24.1183 r
  la_data_in[22] (net)                                   2   0.3316 
  mprj/la_data_in[22] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.1183 r
  mprj/la_data_in[22] (net) 
  mprj/i_BUF[150]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.9584   3.8003   1.0500   0.8712   1.1025 &  25.2208 r
  mprj/i_BUF[150]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1194   1.0500            0.0315 &  25.2523 r
  mprj/buf_i[150] (net)                                  2   0.0204 
  mprj/i_FF[150]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0170   0.1194   1.0500   0.0068   0.0080 &  25.2603 r
  data arrival time                                                                                                 25.2603

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[150]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   3.5403 &  34.5008 r
  clock reconvergence pessimism                                                                           0.0000    34.5008
  clock uncertainty                                                                                      -0.1000    34.4008
  library setup time                                                                    1.0000           -0.0985    34.3022
  data required time                                                                                                34.3022
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.3022
  data arrival time                                                                                                -25.2603
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0420

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2369 
  total derate : arrival time                                                                            -0.0544 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2913 

  slack (with derating applied) (MET)                                                                     9.0420 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3332 



  Startpoint: wbs_dat_i[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[25]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[25] (in)                                                           2.7182                     1.4840 &  23.4840 r
  wbs_dat_i[25] (net)                                    2   0.2354 
  mprj/wbs_dat_i[25] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.4840 r
  mprj/wbs_dat_i[25] (net) 
  mprj/i_BUF[25]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.1234   2.7386   1.0500   0.0501   0.2385 &  23.7224 r
  mprj/i_BUF[25]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0836   1.0500            0.0626 &  23.7850 r
  mprj/buf_i[25] (net)                                   1   0.0037 
  mprj/i_FF[25]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0836   1.0500   0.0000   0.0002 &  23.7852 r
  data arrival time                                                                                                 23.7852

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[25]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   2.0999 &  33.0603 r
  clock reconvergence pessimism                                                                           0.0000    33.0603
  clock uncertainty                                                                                      -0.1000    32.9603
  library setup time                                                                    1.0000           -0.0862    32.8741
  data required time                                                                                                32.8741
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.8741
  data arrival time                                                                                                -23.7852
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0890

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1611 
  total derate : arrival time                                                                            -0.0143 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1754 

  slack (with derating applied) (MET)                                                                     9.0890 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2644 



  Startpoint: la_data_in[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[132]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[4] (in)                                                           3.3692                     1.8143 &  23.8143 r
  la_data_in[4] (net)                                    2   0.2904 
  mprj/la_data_in[4] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.8143 r
  mprj/la_data_in[4] (net) 
  mprj/i_BUF[132]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.6069   3.3984   1.0500   0.6258   0.9025 &  24.7168 r
  mprj/i_BUF[132]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0981   1.0500            0.0346 &  24.7514 r
  mprj/buf_i[132] (net)                                  1   0.0076 
  mprj/i_FF[132]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0279   0.0981   1.0500   0.0113   0.0122 &  24.7636 r
  data arrival time                                                                                                 24.7636

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[132]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   3.1109 &  34.0713 r
  clock reconvergence pessimism                                                                           0.0000    34.0713
  clock uncertainty                                                                                      -0.1000    33.9713
  library setup time                                                                    1.0000           -0.0931    33.8783
  data required time                                                                                                33.8783
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8783
  data arrival time                                                                                                -24.7636
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1147

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2143 
  total derate : arrival time                                                                            -0.0452 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2595 

  slack (with derating applied) (MET)                                                                     9.1147 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3742 



  Startpoint: la_oenb[33]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[97]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[33] (in)                                                             4.1002                     2.2763 &  24.2763 r
  la_oenb[33] (net)                                      2   0.3583 
  mprj/la_oenb[33] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.2763 r
  mprj/la_oenb[33] (net) 
  mprj/i_BUF[97]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.2264   4.1299   1.0500   0.9623   1.2437 &  25.5200 r
  mprj/i_BUF[97]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1121   1.0500            0.0019 &  25.5219 r
  mprj/buf_i[97] (net)                                   1   0.0103 
  mprj/i_FF[97]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0430   0.1121   1.0500   0.0173   0.0186 &  25.5405 r
  data arrival time                                                                                                 25.5405

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[97]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   3.9569 &  34.9173 r
  clock reconvergence pessimism                                                                           0.0000    34.9173
  clock uncertainty                                                                                      -0.1000    34.8173
  library setup time                                                                    1.0000           -0.0968    34.7206
  data required time                                                                                                34.7206
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.7206
  data arrival time                                                                                                -25.5405
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1801

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2588 
  total derate : arrival time                                                                            -0.0602 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3190 

  slack (with derating applied) (MET)                                                                     9.1801 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4991 



  Startpoint: la_data_in[62]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[190]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[62] (in)                                                          3.2163                     1.7314 &  23.7314 r
  la_data_in[62] (net)                                   2   0.2771 
  mprj/la_data_in[62] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.7314 r
  mprj/la_data_in[62] (net) 
  mprj/i_BUF[190]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.0536   3.2450   1.0500   0.4259   0.6886 &  24.4200 r
  mprj/i_BUF[190]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2147   1.0500            0.1294 &  24.5494 r
  mprj/buf_i[190] (net)                                  2   0.1037 
  mprj/i_FF[190]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1979   0.2168   1.0500   0.0827   0.1044 &  24.6537 r
  data arrival time                                                                                                 24.6537

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[190]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   3.1088 &  34.0692 r
  clock reconvergence pessimism                                                                           0.0000    34.0692
  clock uncertainty                                                                                      -0.1000    33.9692
  library setup time                                                                    1.0000           -0.1227    33.8465
  data required time                                                                                                33.8465
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8465
  data arrival time                                                                                                -24.6537
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1928

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2142 
  total derate : arrival time                                                                            -0.0439 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2581 

  slack (with derating applied) (MET)                                                                     9.1928 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4509 



  Startpoint: la_data_in[33]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[161]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[33] (in)                                                          4.0832                     2.2803 &  24.2803 r
  la_data_in[33] (net)                                   2   0.3575 
  mprj/la_data_in[33] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.2803 r
  mprj/la_data_in[33] (net) 
  mprj/i_BUF[161]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.1578   4.1087   1.0500   0.9121   1.1774 &  25.4577 r
  mprj/i_BUF[161]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1051   1.0500           -0.0046 &  25.4531 r
  mprj/buf_i[161] (net)                                  1   0.0055 
  mprj/i_FF[161]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1051   1.0500   0.0000   0.0002 &  25.4533 r
  data arrival time                                                                                                 25.4533

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[161]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   3.9569 &  34.9173 r
  clock reconvergence pessimism                                                                           0.0000    34.9173
  clock uncertainty                                                                                      -0.1000    34.8173
  library setup time                                                                    1.0000           -0.0950    34.7223
  data required time                                                                                                34.7223
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.7223
  data arrival time                                                                                                -25.4533
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2690

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2588 
  total derate : arrival time                                                                            -0.0563 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3151 

  slack (with derating applied) (MET)                                                                     9.2690 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5842 



  Startpoint: wbs_adr_i[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[63]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[31] (in)                                                           2.8137                     1.5411 &  23.5411 r
  wbs_adr_i[31] (net)                                    2   0.2436 
  mprj/wbs_adr_i[31] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.5411 r
  mprj/wbs_adr_i[31] (net) 
  mprj/i_BUF[63]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.7071   2.8433   1.0500   0.2887   0.4897 &  24.0308 r
  mprj/i_BUF[63]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0999   1.0500            0.0733 &  24.1041 r
  mprj/buf_i[63] (net)                                   2   0.0150 
  mprj/i_FF[63]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0261   0.0999   1.0500   0.0107   0.0118 &  24.1159 r
  data arrival time                                                                                                 24.1159

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[63]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   2.6243 &  33.5847 r
  clock reconvergence pessimism                                                                           0.0000    33.5847
  clock uncertainty                                                                                      -0.1000    33.4847
  library setup time                                                                    1.0000           -0.0912    33.3935
  data required time                                                                                                33.3935
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.3935
  data arrival time                                                                                                -24.1159
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2776

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1887 
  total derate : arrival time                                                                            -0.0274 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2160 

  slack (with derating applied) (MET)                                                                     9.2776 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4937 



  Startpoint: la_oenb[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[89]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[25] (in)                                                             3.7031                     2.0750 &  24.0750 r
  la_oenb[25] (net)                                      2   0.3245 
  mprj/la_oenb[25] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.0750 r
  mprj/la_oenb[25] (net) 
  mprj/i_BUF[89]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.6344   3.7228   1.0500   0.7078   0.9298 &  25.0048 r
  mprj/i_BUF[89]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0994   1.0500            0.0143 &  25.0191 r
  mprj/buf_i[89] (net)                                   1   0.0053 
  mprj/i_FF[89]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0290   0.0994   1.0500   0.0118   0.0126 &  25.0317 r
  data arrival time                                                                                                 25.0317

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[89]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   3.5474 &  34.5078 r
  clock reconvergence pessimism                                                                           0.0000    34.5078
  clock uncertainty                                                                                      -0.1000    34.4078
  library setup time                                                                    1.0000           -0.0936    34.3142
  data required time                                                                                                34.3142
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.3142
  data arrival time                                                                                                -25.0317
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2825

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2373 
  total derate : arrival time                                                                            -0.0456 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2828 

  slack (with derating applied) (MET)                                                                     9.2825 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5653 



  Startpoint: la_data_in[46]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[174]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[46] (in)                                                          3.3146                     1.7835 &  23.7835 r
  la_data_in[46] (net)                                   2   0.2855 
  mprj/la_data_in[46] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.7835 r
  mprj/la_data_in[46] (net) 
  mprj/i_BUF[174]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.8906   3.3432   1.0500   0.7719   1.0468 &  24.8302 r
  mprj/i_BUF[174]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1509   1.0500            0.0862 &  24.9165 r
  mprj/buf_i[174] (net)                                  2   0.0519 
  mprj/i_FF[174]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1398   0.1513   1.0500   0.0571   0.0647 &  24.9812 r
  data arrival time                                                                                                 24.9812

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[174]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   3.5243 &  34.4847 r
  clock reconvergence pessimism                                                                           0.0000    34.4847
  clock uncertainty                                                                                      -0.1000    34.3847
  library setup time                                                                    1.0000           -0.1067    34.2780
  data required time                                                                                                34.2780
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.2780
  data arrival time                                                                                                -24.9812
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2968

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2360 
  total derate : arrival time                                                                            -0.0570 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2931 

  slack (with derating applied) (MET)                                                                     9.2968 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5899 



  Startpoint: la_oenb[62]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[126]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[62] (in)                                                             3.1360                     1.6827 &  23.6827 r
  la_oenb[62] (net)                                      2   0.2699 
  mprj/la_oenb[62] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.6827 r
  mprj/la_oenb[62] (net) 
  mprj/i_BUF[126]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.9292   3.1642   1.0500   0.3769   0.6343 &  24.3170 r
  mprj/i_BUF[126]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1922   1.0500            0.1190 &  24.4360 r
  mprj/buf_i[126] (net)                                  2   0.0858 
  mprj/i_FF[126]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0920   0.1940   1.0500   0.0372   0.0549 &  24.4909 r
  data arrival time                                                                                                 24.4909

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[126]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   3.0604 &  34.0209 r
  clock reconvergence pessimism                                                                           0.0000    34.0209
  clock uncertainty                                                                                      -0.1000    33.9209
  library setup time                                                                    1.0000           -0.1169    33.8040
  data required time                                                                                                33.8040
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8040
  data arrival time                                                                                                -24.4909
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3131

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2116 
  total derate : arrival time                                                                            -0.0385 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2501 

  slack (with derating applied) (MET)                                                                     9.3131 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5632 



  Startpoint: la_oenb[48]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[112]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[48] (in)                                                             4.2526                     2.2945 &  24.2945 r
  la_oenb[48] (net)                                      2   0.3676 
  mprj/la_oenb[48] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.2945 r
  mprj/la_oenb[48] (net) 
  mprj/i_BUF[112]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.8266   4.2827   1.0500   0.7663   1.1003 &  25.3948 r
  mprj/i_BUF[112]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1504   1.0500            0.0277 &  25.4225 r
  mprj/buf_i[112] (net)                                  2   0.0399 
  mprj/i_FF[112]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0271   0.1507   1.0500   0.0109   0.0156 &  25.4381 r
  data arrival time                                                                                                 25.4381

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[112]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   4.0094 &  34.9699 r
  clock reconvergence pessimism                                                                           0.0000    34.9699
  clock uncertainty                                                                                      -0.1000    34.8699
  library setup time                                                                    1.0000           -0.1066    34.7633
  data required time                                                                                                34.7633
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.7633
  data arrival time                                                                                                -25.4381
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3252

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2616 
  total derate : arrival time                                                                            -0.0545 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3160 

  slack (with derating applied) (MET)                                                                     9.3252 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6412 



  Startpoint: la_data_in[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[155]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[27] (in)                                                          3.6588                     2.0444 &  24.0444 r
  la_data_in[27] (net)                                   2   0.3200 
  mprj/la_data_in[27] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.0444 r
  mprj/la_data_in[27] (net) 
  mprj/i_BUF[155]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.5655   3.6808   1.0500   0.6644   0.8861 &  24.9305 r
  mprj/i_BUF[155]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1116   1.0500            0.0313 &  24.9618 r
  mprj/buf_i[155] (net)                                  2   0.0148 
  mprj/i_FF[155]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0399   0.1116   1.0500   0.0158   0.0171 &  24.9789 r
  data arrival time                                                                                                 24.9789

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[155]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   3.5466 &  34.5070 r
  clock reconvergence pessimism                                                                           0.0000    34.5070
  clock uncertainty                                                                                      -0.1000    34.4070
  library setup time                                                                    1.0000           -0.0966    34.3105
  data required time                                                                                                34.3105
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.3105
  data arrival time                                                                                                -24.9789
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3315

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2372 
  total derate : arrival time                                                                            -0.0445 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2817 

  slack (with derating applied) (MET)                                                                     9.3315 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6133 



  Startpoint: la_data_in[63]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[191]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[63] (in)                                                          3.0507                     1.6487 &  23.6487 r
  la_data_in[63] (net)                                   2   0.2601 
  mprj/la_data_in[63] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.6487 r
  mprj/la_data_in[63] (net) 
  mprj/i_BUF[191]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.7410   3.0771   1.0500   0.3022   0.5422 &  24.1909 r
  mprj/i_BUF[191]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2249   1.0500            0.1431 &  24.3340 r
  mprj/buf_i[191] (net)                                  2   0.1133 
  mprj/i_FF[191]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.2278   0.2282   1.0500   0.0981   0.1245 &  24.4585 r
  data arrival time                                                                                                 24.4585

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[191]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   3.0605 &  34.0209 r
  clock reconvergence pessimism                                                                           0.0000    34.0209
  clock uncertainty                                                                                      -0.1000    33.9209
  library setup time                                                                    1.0000           -0.1241    33.7968
  data required time                                                                                                33.7968
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7968
  data arrival time                                                                                                -24.4585
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3383

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2116 
  total derate : arrival time                                                                            -0.0386 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2502 

  slack (with derating applied) (MET)                                                                     9.3383 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5885 



  Startpoint: la_oenb[32]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[96]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[32] (in)                                                             3.9770                     2.2090 &  24.2090 r
  la_oenb[32] (net)                                      2   0.3475 
  mprj/la_oenb[32] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.2090 r
  mprj/la_oenb[32] (net) 
  mprj/i_BUF[96]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.0217   4.0051   1.0500   0.8680   1.1351 &  25.3441 r
  mprj/i_BUF[96]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1132   1.0500            0.0117 &  25.3557 r
  mprj/buf_i[96] (net)                                   1   0.0124 
  mprj/i_FF[96]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0408   0.1132   1.0500   0.0164   0.0177 &  25.3735 r
  data arrival time                                                                                                 25.3735

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[96]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   3.9616 &  34.9220 r
  clock reconvergence pessimism                                                                           0.0000    34.9220
  clock uncertainty                                                                                      -0.1000    34.8220
  library setup time                                                                    1.0000           -0.0971    34.7250
  data required time                                                                                                34.7250
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.7250
  data arrival time                                                                                                -25.3735
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3515

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2591 
  total derate : arrival time                                                                            -0.0555 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3145 

  slack (with derating applied) (MET)                                                                     9.3515 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6660 



  Startpoint: la_data_in[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[133]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[5] (in)                                                           2.4845                     1.3714 &  23.3714 r
  la_data_in[5] (net)                                    2   0.2162 
  mprj/la_data_in[5] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.3714 r
  mprj/la_data_in[5] (net) 
  mprj/i_BUF[133]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.4218   2.5071   1.0500   0.1699   0.3319 &  23.7033 r
  mprj/i_BUF[133]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0853   1.0500            0.0797 &  23.7830 r
  mprj/buf_i[133] (net)                                  1   0.0073 
  mprj/i_FF[133]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0853   1.0500   0.0000   0.0002 &  23.7832 r
  data arrival time                                                                                                 23.7832

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[133]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   2.3650 &  33.3254 r
  clock reconvergence pessimism                                                                           0.0000    33.3254
  clock uncertainty                                                                                      -0.1000    33.2254
  library setup time                                                                    1.0000           -0.0884    33.1370
  data required time                                                                                                33.1370
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.1370
  data arrival time                                                                                                -23.7832
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3538

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1750 
  total derate : arrival time                                                                            -0.0196 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1946 

  slack (with derating applied) (MET)                                                                     9.3538 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5485 



  Startpoint: la_oenb[63]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[127]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[63] (in)                                                             3.0968                     1.6653 &  23.6653 r
  la_oenb[63] (net)                                      2   0.2666 
  mprj/la_oenb[63] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.6653 r
  mprj/la_oenb[63] (net) 
  mprj/i_BUF[127]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.3206   3.1252   1.0500   0.1305   0.3714 &  24.0367 r
  mprj/i_BUF[127]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1870   1.0500            0.1173 &  24.1540 r
  mprj/buf_i[127] (net)                                  2   0.0819 
  mprj/i_FF[127]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0802   0.1895   1.0500   0.0309   0.0490 &  24.2030 r
  data arrival time                                                                                                 24.2030

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[127]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   2.8147 &  33.7752 r
  clock reconvergence pessimism                                                                           0.0000    33.7752
  clock uncertainty                                                                                      -0.1000    33.6752
  library setup time                                                                    1.0000           -0.1146    33.5606
  data required time                                                                                                33.5606
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5606
  data arrival time                                                                                                -24.2030
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3576

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1987 
  total derate : arrival time                                                                            -0.0256 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2243 

  slack (with derating applied) (MET)                                                                     9.3576 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5819 



  Startpoint: wbs_dat_i[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[30]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[30] (in)                                                           2.7906                     1.5290 &  23.5290 r
  wbs_dat_i[30] (net)                                    2   0.2416 
  mprj/wbs_dat_i[30] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.5290 r
  mprj/wbs_dat_i[30] (net) 
  mprj/i_BUF[30]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.6385   2.8197   1.0500   0.2599   0.4579 &  23.9869 r
  mprj/i_BUF[30]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0958   1.0500            0.0706 &  24.0575 r
  mprj/buf_i[30] (net)                                   2   0.0120 
  mprj/i_FF[30]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0069   0.0958   1.0500   0.0026   0.0032 &  24.0607 r
  data arrival time                                                                                                 24.0607

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[30]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   2.6734 &  33.6338 r
  clock reconvergence pessimism                                                                           0.0000    33.6338
  clock uncertainty                                                                                      -0.1000    33.5338
  library setup time                                                                    1.0000           -0.0912    33.4426
  data required time                                                                                                33.4426
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4426
  data arrival time                                                                                                -24.0607
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3819

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1913 
  total derate : arrival time                                                                            -0.0253 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2166 

  slack (with derating applied) (MET)                                                                     9.3819 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5984 



  Startpoint: la_oenb[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[83]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[19] (in)                                                             2.6739                     1.5044 &  23.5044 r
  la_oenb[19] (net)                                      2   0.2341 
  mprj/la_oenb[19] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.5044 r
  mprj/la_oenb[19] (net) 
  mprj/i_BUF[83]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.2503   2.6901   1.0500   0.9026   1.0836 &  24.5880 r
  mprj/i_BUF[83]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0946   1.0500            0.0777 &  24.6658 r
  mprj/buf_i[83] (net)                                   2   0.0125 
  mprj/i_FF[83]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0132   0.0946   1.0500   0.0052   0.0059 &  24.6717 r
  data arrival time                                                                                                 24.6717

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[83]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   3.2904 &  34.2508 r
  clock reconvergence pessimism                                                                           0.0000    34.2508
  clock uncertainty                                                                                      -0.1000    34.1508
  library setup time                                                                    1.0000           -0.0931    34.0577
  data required time                                                                                                34.0577
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.0577
  data arrival time                                                                                                -24.6717
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3860

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2237 
  total derate : arrival time                                                                            -0.0556 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2793 

  slack (with derating applied) (MET)                                                                     9.3860 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6653 



  Startpoint: la_oenb[7] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[71]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[7] (in)                                                              3.5620                     1.9813 &  23.9813 r
  la_oenb[7] (net)                                       2   0.3112 
  mprj/la_oenb[7] (user_proj_example)                                          0.0000   1.0500            0.0000 &  23.9813 r
  mprj/la_oenb[7] (net) 
  mprj/i_BUF[71]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.6639   3.5877   1.0500   0.2807   0.5001 &  24.4814 r
  mprj/i_BUF[71]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1011   1.0500            0.0254 &  24.5068 r
  mprj/buf_i[71] (net)                                   1   0.0079 
  mprj/i_FF[71]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1011   1.0500   0.0000   0.0003 &  24.5072 r
  data arrival time                                                                                                 24.5072

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[71]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   3.1336 &  34.0941 r
  clock reconvergence pessimism                                                                           0.0000    34.0941
  clock uncertainty                                                                                      -0.1000    33.9941
  library setup time                                                                    1.0000           -0.0935    33.9006
  data required time                                                                                                33.9006
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.9006
  data arrival time                                                                                                -24.5072
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3934

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2155 
  total derate : arrival time                                                                            -0.0250 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2405 

  slack (with derating applied) (MET)                                                                     9.3934 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6339 



  Startpoint: io_in[28] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[220]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[28] (in)                                                               3.7807                     2.0354 &  24.0354 r
  io_in[28] (net)                                        2   0.3261 
  mprj/io_in[28] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.0354 r
  mprj/io_in[28] (net) 
  mprj/i_BUF[220]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.9338   3.8117   1.0500   0.7909   1.0991 &  25.1344 r
  mprj/i_BUF[220]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1483   1.0500            0.0533 &  25.1877 r
  mprj/buf_i[220] (net)                                  2   0.0425 
  mprj/i_FF[220]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1491   1.0500   0.0000   0.0064 &  25.1941 r
  data arrival time                                                                                                 25.1941

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[220]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   3.8430 &  34.8034 r
  clock reconvergence pessimism                                                                           0.0000    34.8034
  clock uncertainty                                                                                      -0.1000    34.7034
  library setup time                                                                    1.0000           -0.1062    34.5972
  data required time                                                                                                34.5972
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.5972
  data arrival time                                                                                                -25.1941
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4031

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2528 
  total derate : arrival time                                                                            -0.0552 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3080 

  slack (with derating applied) (MET)                                                                     9.4031 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7111 



  Startpoint: la_oenb[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[78]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[14] (in)                                                             3.7965                     2.1220 &  24.1220 r
  la_oenb[14] (net)                                      2   0.3325 
  mprj/la_oenb[14] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.1220 r
  mprj/la_oenb[14] (net) 
  mprj/i_BUF[78]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.1841   3.8183   1.0500   0.4962   0.7201 &  24.8421 r
  mprj/i_BUF[78]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1287   1.0500            0.0398 &  24.8819 r
  mprj/buf_i[78] (net)                                   2   0.0288 
  mprj/i_FF[78]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0350   0.1287   1.0500   0.0143   0.0162 &  24.8981 r
  data arrival time                                                                                                 24.8981

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[78]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   3.5610 &  34.5214 r
  clock reconvergence pessimism                                                                           0.0000    34.5214
  clock uncertainty                                                                                      -0.1000    34.4214
  library setup time                                                                    1.0000           -0.1009    34.3205
  data required time                                                                                                34.3205
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.3205
  data arrival time                                                                                                -24.8981
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4224

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2380 
  total derate : arrival time                                                                            -0.0370 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2749 

  slack (with derating applied) (MET)                                                                     9.4224 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6973 



  Startpoint: la_data_in[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[146]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[18] (in)                                                          2.7573                     1.5572 &  23.5572 r
  la_data_in[18] (net)                                   2   0.2408 
  mprj/la_data_in[18] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.5572 r
  mprj/la_data_in[18] (net) 
  mprj/i_BUF[146]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.6421   2.7714   1.0500   0.6375   0.8074 &  24.3646 r
  mprj/i_BUF[146]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0922   1.0500            0.0698 &  24.4343 r
  mprj/buf_i[146] (net)                                  2   0.0098 
  mprj/i_FF[146]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0034   0.0922   1.0500   0.0013   0.0017 &  24.4360 r
  data arrival time                                                                                                 24.4360

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[146]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   3.1058 &  34.0662 r
  clock reconvergence pessimism                                                                           0.0000    34.0662
  clock uncertainty                                                                                      -0.1000    33.9662
  library setup time                                                                    1.0000           -0.0927    33.8736
  data required time                                                                                                33.8736
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8736
  data arrival time                                                                                                -24.4360
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4375

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2140 
  total derate : arrival time                                                                            -0.0419 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2559 

  slack (with derating applied) (MET)                                                                     9.4375 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6934 



  Startpoint: la_oenb[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[74]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[10] (in)                                                             2.9119                     1.6387 &  23.6387 r
  la_oenb[10] (net)                                      2   0.2521 
  mprj/la_oenb[10] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.6387 r
  mprj/la_oenb[10] (net) 
  mprj/i_BUF[74]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.2951   2.9263   1.0500   0.5186   0.6933 &  24.3320 r
  mprj/i_BUF[74]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1063   1.0500            0.0743 &  24.4062 r
  mprj/buf_i[74] (net)                                   2   0.0200 
  mprj/i_FF[74]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0042   0.1064   1.0500   0.0016   0.0025 &  24.4088 r
  data arrival time                                                                                                 24.4088

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[74]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   3.1088 &  34.0692 r
  clock reconvergence pessimism                                                                           0.0000    34.0692
  clock uncertainty                                                                                      -0.1000    33.9692
  library setup time                                                                    1.0000           -0.0947    33.8745
  data required time                                                                                                33.8745
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8745
  data arrival time                                                                                                -24.4088
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4657

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2142 
  total derate : arrival time                                                                            -0.0367 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2508 

  slack (with derating applied) (MET)                                                                     9.4657 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7165 



  Startpoint: la_oenb[39]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[103]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[39] (in)                                                             3.8067                     2.1216 &  24.1216 r
  la_oenb[39] (net)                                      2   0.3330 
  mprj/la_oenb[39] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.1216 r
  mprj/la_oenb[39] (net) 
  mprj/i_BUF[103]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.0716   3.8350   1.0500   0.8075   1.0692 &  25.1908 r
  mprj/i_BUF[103]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1138   1.0500            0.0237 &  25.2145 r
  mprj/buf_i[103] (net)                                  2   0.0148 
  mprj/i_FF[103]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0134   0.1139   1.0500   0.0054   0.0062 &  25.2207 r
  data arrival time                                                                                                 25.2207

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[103]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   3.9505 &  34.9109 r
  clock reconvergence pessimism                                                                           0.0000    34.9109
  clock uncertainty                                                                                      -0.1000    34.8109
  library setup time                                                                    1.0000           -0.0972    34.7136
  data required time                                                                                                34.7136
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.7136
  data arrival time                                                                                                -25.2207
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4930

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2585 
  total derate : arrival time                                                                            -0.0523 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3108 

  slack (with derating applied) (MET)                                                                     9.4930 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8038 



  Startpoint: la_oenb[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[79]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[15] (in)                                                             2.6648                     1.4998 &  23.4998 r
  la_oenb[15] (net)                                      2   0.2333 
  mprj/la_oenb[15] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.4998 r
  mprj/la_oenb[15] (net) 
  mprj/i_BUF[79]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.5499   2.6804   1.0500   1.0565   1.2416 &  24.7414 r
  mprj/i_BUF[79]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1022   1.0500            0.0859 &  24.8272 r
  mprj/buf_i[79] (net)                                   2   0.0194 
  mprj/i_FF[79]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0131   0.1023   1.0500   0.0052   0.0062 &  24.8335 r
  data arrival time                                                                                                 24.8335

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[79]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   3.5679 &  34.5283 r
  clock reconvergence pessimism                                                                           0.0000    34.5283
  clock uncertainty                                                                                      -0.1000    34.4283
  library setup time                                                                    1.0000           -0.0942    34.3342
  data required time                                                                                                34.3342
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.3342
  data arrival time                                                                                                -24.8335
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5007

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2383 
  total derate : arrival time                                                                            -0.0635 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3018 

  slack (with derating applied) (MET)                                                                     9.5007 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8026 



  Startpoint: io_in[36] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[228]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[36] (in)                                                               4.4132                     2.2554 &  24.2554 r
  io_in[36] (net)                                        2   0.3750 
  mprj/io_in[36] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.2554 r
  mprj/io_in[36] (net) 
  mprj/i_BUF[228]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   4.5129   1.0500   0.0000   0.5075 &  24.7630 r
  mprj/i_BUF[228]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1944   1.0500            0.0466 &  24.8096 r
  mprj/buf_i[228] (net)                                  2   0.0659 
  mprj/i_FF[228]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0162   0.1967   1.0500   0.0062   0.0196 &  24.8292 r
  data arrival time                                                                                                 24.8292

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[228]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   3.6033 &  34.5637 r
  clock reconvergence pessimism                                                                           0.0000    34.5637
  clock uncertainty                                                                                      -0.1000    34.4637
  library setup time                                                                    1.0000           -0.1183    34.3454
  data required time                                                                                                34.3454
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.3454
  data arrival time                                                                                                -24.8292
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5162

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2402 
  total derate : arrival time                                                                            -0.0273 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2675 

  slack (with derating applied) (MET)                                                                     9.5162 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7837 



  Startpoint: la_oenb[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[95]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[31] (in)                                                             3.8577                     2.1464 &  24.1464 r
  la_oenb[31] (net)                                      2   0.3372 
  mprj/la_oenb[31] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.1464 r
  mprj/la_oenb[31] (net) 
  mprj/i_BUF[95]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.8615   3.8840   1.0500   0.8100   1.0620 &  25.2084 r
  mprj/i_BUF[95]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1002   1.0500            0.0042 &  25.2126 r
  mprj/buf_i[95] (net)                                   1   0.0042 
  mprj/i_FF[95]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1002   1.0500   0.0000   0.0001 &  25.2127 r
  data arrival time                                                                                                 25.2127

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[95]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   3.9728 &  34.9332 r
  clock reconvergence pessimism                                                                           0.0000    34.9332
  clock uncertainty                                                                                      -0.1000    34.8332
  library setup time                                                                    1.0000           -0.0938    34.7394
  data required time                                                                                                34.7394
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.7394
  data arrival time                                                                                                -25.2127
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5267

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2596 
  total derate : arrival time                                                                            -0.0508 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3104 

  slack (with derating applied) (MET)                                                                     9.5267 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8371 



  Startpoint: io_in[16] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[208]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[16] (in)                                                               2.6823                     1.5153 &  23.5153 r
  io_in[16] (net)                                        2   0.2352 
  mprj/io_in[16] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.5153 r
  mprj/io_in[16] (net) 
  mprj/i_BUF[208]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.6518   2.6949   1.0500   0.2564   0.3963 &  23.9116 r
  mprj/i_BUF[208]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1384   1.0500            0.1128 &  24.0244 r
  mprj/buf_i[208] (net)                                  2   0.0487 
  mprj/i_FF[208]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1390   1.0500   0.0000   0.0064 &  24.0308 r
  data arrival time                                                                                                 24.0308

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[208]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   2.8150 &  33.7754 r
  clock reconvergence pessimism                                                                           0.0000    33.7754
  clock uncertainty                                                                                      -0.1000    33.6754
  library setup time                                                                    1.0000           -0.1019    33.5735
  data required time                                                                                                33.5735
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5735
  data arrival time                                                                                                -24.0308
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5427

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1987 
  total derate : arrival time                                                                            -0.0245 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2233 

  slack (with derating applied) (MET)                                                                     9.5427 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7659 



  Startpoint: la_data_in[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[130]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[2] (in)                                                           2.9767                     1.6168 &  23.6168 r
  la_data_in[2] (net)                                    2   0.2535 
  mprj/la_data_in[2] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.6168 r
  mprj/la_data_in[2] (net) 
  mprj/i_BUF[130]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.0784   2.9978   1.0500   0.4345   0.6550 &  24.2719 r
  mprj/i_BUF[130]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0970   1.0500            0.0601 &  24.3319 r
  mprj/buf_i[130] (net)                                  2   0.0110 
  mprj/i_FF[130]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0970   1.0500   0.0000   0.0004 &  24.3323 r
  data arrival time                                                                                                 24.3323

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[130]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   3.1116 &  34.0720 r
  clock reconvergence pessimism                                                                           0.0000    34.0720
  clock uncertainty                                                                                      -0.1000    33.9720
  library setup time                                                                    1.0000           -0.0930    33.8791
  data required time                                                                                                33.8791
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.8791
  data arrival time                                                                                                -24.3323
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5467

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2143 
  total derate : arrival time                                                                            -0.0341 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2484 

  slack (with derating applied) (MET)                                                                     9.5467 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7951 



  Startpoint: la_data_in[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[156]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[28] (in)                                                          3.7817                     2.0972 &  24.0972 r
  la_data_in[28] (net)                                   2   0.3301 
  mprj/la_data_in[28] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.0972 r
  mprj/la_data_in[28] (net) 
  mprj/i_BUF[156]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.9003   3.8094   1.0500   0.8027   1.0546 &  25.1518 r
  mprj/i_BUF[156]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1155   1.0500            0.0270 &  25.1788 r
  mprj/buf_i[156] (net)                                  2   0.0167 
  mprj/i_FF[156]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0340   0.1155   1.0500   0.0138   0.0151 &  25.1939 r
  data arrival time                                                                                                 25.1939

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[156]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   3.9906 &  34.9510 r
  clock reconvergence pessimism                                                                           0.0000    34.9510
  clock uncertainty                                                                                      -0.1000    34.8510
  library setup time                                                                    1.0000           -0.0976    34.7534
  data required time                                                                                                34.7534
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.7534
  data arrival time                                                                                                -25.1939
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5595

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2606 
  total derate : arrival time                                                                            -0.0522 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3128 

  slack (with derating applied) (MET)                                                                     9.5595 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8723 



  Startpoint: la_data_in[60]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[188]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[60] (in)                                                          3.1316                     1.6816 &  23.6816 r
  la_data_in[60] (net)                                   2   0.2695 
  mprj/la_data_in[60] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.6816 r
  mprj/la_data_in[60] (net) 
  mprj/i_BUF[188]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.7003   3.1600   1.0500   0.2849   0.5348 &  24.2164 r
  mprj/i_BUF[188]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1975   1.0500            0.1235 &  24.3399 r
  mprj/buf_i[188] (net)                                  2   0.0905 
  mprj/i_FF[188]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1172   0.1989   1.0500   0.0477   0.0642 &  24.4041 r
  data arrival time                                                                                                 24.4041

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[188]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   3.2303 &  34.1907 r
  clock reconvergence pessimism                                                                           0.0000    34.1907
  clock uncertainty                                                                                      -0.1000    34.0907
  library setup time                                                                    1.0000           -0.1184    33.9723
  data required time                                                                                                33.9723
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.9723
  data arrival time                                                                                                -24.4041
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5682

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2206 
  total derate : arrival time                                                                            -0.0344 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2550 

  slack (with derating applied) (MET)                                                                     9.5682 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8232 



  Startpoint: la_oenb[6] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[70]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[6] (in)                                                              2.6908                     1.5102 &  23.5102 r
  la_oenb[6] (net)                                       2   0.2354 
  mprj/la_oenb[6] (user_proj_example)                                          0.0000   1.0500            0.0000 &  23.5102 r
  mprj/la_oenb[6] (net) 
  mprj/i_BUF[70]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.8906   2.7087   1.0500   0.3455   0.5106 &  24.0209 r
  mprj/i_BUF[70]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0864   1.0500            0.0675 &  24.0884 r
  mprj/buf_i[70] (net)                                   1   0.0061 
  mprj/i_FF[70]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0864   1.0500   0.0000   0.0002 &  24.0886 r
  data arrival time                                                                                                 24.0886

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[70]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   2.9570 &  33.9175 r
  clock reconvergence pessimism                                                                           0.0000    33.9175
  clock uncertainty                                                                                      -0.1000    33.8175
  library setup time                                                                    1.0000           -0.0920    33.7255
  data required time                                                                                                33.7255
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7255
  data arrival time                                                                                                -24.0886
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6369

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2062 
  total derate : arrival time                                                                            -0.0275 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2337 

  slack (with derating applied) (MET)                                                                     9.6369 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8706 



  Startpoint: la_oenb[34]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[98]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[34] (in)                                                             3.7319                     2.0651 &  24.0651 r
  la_oenb[34] (net)                                      2   0.3255 
  mprj/la_oenb[34] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.0651 r
  mprj/la_oenb[34] (net) 
  mprj/i_BUF[98]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.7246   3.7606   1.0500   0.7187   0.9714 &  25.0366 r
  mprj/i_BUF[98]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1222   1.0500            0.0369 &  25.0735 r
  mprj/buf_i[98] (net)                                   2   0.0236 
  mprj/i_FF[98]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0142   0.1222   1.0500   0.0056   0.0070 &  25.0805 r
  data arrival time                                                                                                 25.0805

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[98]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   3.9724 &  34.9328 r
  clock reconvergence pessimism                                                                           0.0000    34.9328
  clock uncertainty                                                                                      -0.1000    34.8328
  library setup time                                                                    1.0000           -0.0993    34.7335
  data required time                                                                                                34.7335
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.7335
  data arrival time                                                                                                -25.0805
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6530

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2596 
  total derate : arrival time                                                                            -0.0483 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3080 

  slack (with derating applied) (MET)                                                                     9.6530 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.9610 



  Startpoint: la_oenb[51]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[115]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[51] (in)                                                             3.4690                     1.8548 &  23.8548 r
  la_oenb[51] (net)                                      2   0.2983 
  mprj/la_oenb[51] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.8548 r
  mprj/la_oenb[51] (net) 
  mprj/i_BUF[115]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.9524   3.5027   1.0500   0.7973   1.1009 &  24.9557 r
  mprj/i_BUF[115]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1519   1.0500            0.0774 &  25.0331 r
  mprj/buf_i[115] (net)                                  2   0.0507 
  mprj/i_FF[115]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1044   0.1524   1.0500   0.0426   0.0497 &  25.0828 r
  data arrival time                                                                                                 25.0828

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[115]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   4.0101 &  34.9705 r
  clock reconvergence pessimism                                                                           0.0000    34.9705
  clock uncertainty                                                                                      -0.1000    34.8705
  library setup time                                                                    1.0000           -0.1070    34.7635
  data required time                                                                                                34.7635
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.7635
  data arrival time                                                                                                -25.0828
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6807

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2616 
  total derate : arrival time                                                                            -0.0585 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3201 

  slack (with derating applied) (MET)                                                                     9.6808 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0008 



  Startpoint: la_oenb[57]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[121]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[57] (in)                                                             3.0023                     1.6550 &  23.6550 r
  la_oenb[57] (net)                                      2   0.2612 
  mprj/la_oenb[57] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.6550 r
  mprj/la_oenb[57] (net) 
  mprj/i_BUF[121]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.6184   3.0284   1.0500   0.2509   0.4595 &  24.1145 r
  mprj/i_BUF[121]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1641   1.0500            0.1114 &  24.2259 r
  mprj/buf_i[121] (net)                                  2   0.0660 
  mprj/i_FF[121]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0701   0.1656   1.0500   0.0273   0.0391 &  24.2650 r
  data arrival time                                                                                                 24.2650

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[121]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   3.2869 &  34.2473 r
  clock reconvergence pessimism                                                                           0.0000    34.2473
  clock uncertainty                                                                                      -0.1000    34.1473
  library setup time                                                                    1.0000           -0.1101    34.0372
  data required time                                                                                                34.0372
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.0372
  data arrival time                                                                                                -24.2650
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.7722

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2235 
  total derate : arrival time                                                                            -0.0290 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2526 

  slack (with derating applied) (MET)                                                                     9.7722 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0248 



  Startpoint: la_oenb[35]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[99]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[35] (in)                                                             3.6371                     2.0150 &  24.0150 r
  la_oenb[35] (net)                                      2   0.3174 
  mprj/la_oenb[35] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.0150 r
  mprj/la_oenb[35] (net) 
  mprj/i_BUF[99]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.6083   3.6657   1.0500   0.6604   0.9064 &  24.9214 r
  mprj/i_BUF[99]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0984   1.0500            0.0169 &  24.9383 r
  mprj/buf_i[99] (net)                                   1   0.0051 
  mprj/i_FF[99]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0984   1.0500   0.0000   0.0001 &  24.9384 r
  data arrival time                                                                                                 24.9384

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[99]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   3.9568 &  34.9172 r
  clock reconvergence pessimism                                                                           0.0000    34.9172
  clock uncertainty                                                                                      -0.1000    34.8172
  library setup time                                                                    1.0000           -0.0936    34.7236
  data required time                                                                                                34.7236
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.7236
  data arrival time                                                                                                -24.9384
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.7851

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2588 
  total derate : arrival time                                                                            -0.0440 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3028 

  slack (with derating applied) (MET)                                                                     9.7851 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0879 



  Startpoint: io_in[30] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[222]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[30] (in)                                                               3.6578                     1.9300 &  23.9300 r
  io_in[30] (net)                                        2   0.3132 
  mprj/io_in[30] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.9300 r
  mprj/io_in[30] (net) 
  mprj/i_BUF[222]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.9763   3.7006   1.0500   0.3977   0.7271 &  24.6571 r
  mprj/i_BUF[222]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1463   1.0500            0.0599 &  24.7170 r
  mprj/buf_i[222] (net)                                  2   0.0435 
  mprj/i_FF[222]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0150   0.1467   1.0500   0.0059   0.0108 &  24.7278 r
  data arrival time                                                                                                 24.7278

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[222]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   3.7931 &  34.7535 r
  clock reconvergence pessimism                                                                           0.0000    34.7535
  clock uncertainty                                                                                      -0.1000    34.6535
  library setup time                                                                    1.0000           -0.1056    34.5479
  data required time                                                                                                34.5479
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.5479
  data arrival time                                                                                                -24.7278
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.8201

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2502 
  total derate : arrival time                                                                            -0.0380 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2882 

  slack (with derating applied) (MET)                                                                     9.8201 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.1083 



  Startpoint: io_in[22] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[214]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[22] (in)                                                               3.0031                     1.6743 &  23.6743 r
  io_in[22] (net)                                        2   0.2621 
  mprj/io_in[22] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.6743 r
  mprj/io_in[22] (net) 
  mprj/i_BUF[214]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.5485   3.0220   1.0500   0.5723   0.7620 &  24.4363 r
  mprj/i_BUF[214]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1359   1.0500            0.0887 &  24.5250 r
  mprj/buf_i[214] (net)                                  2   0.0418 
  mprj/i_FF[214]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0004   0.1371   1.0500   0.0001   0.0072 &  24.5322 r
  data arrival time                                                                                                 24.5322

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[214]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   3.6066 &  34.5670 r
  clock reconvergence pessimism                                                                           0.0000    34.5670
  clock uncertainty                                                                                      -0.1000    34.4670
  library setup time                                                                    1.0000           -0.1031    34.3639
  data required time                                                                                                34.3639
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.3639
  data arrival time                                                                                                -24.5322
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.8317

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2404 
  total derate : arrival time                                                                            -0.0409 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2812 

  slack (with derating applied) (MET)                                                                     9.8317 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.1129 



  Startpoint: la_data_in[55]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[183]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[55] (in)                                                          3.0919                     1.6637 &  23.6637 r
  la_data_in[55] (net)                                   2   0.2662 
  mprj/la_data_in[55] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.6637 r
  mprj/la_data_in[55] (net) 
  mprj/i_BUF[183]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.9389   3.1189   1.0500   0.3790   0.6273 &  24.2910 r
  mprj/i_BUF[183]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1559   1.0500            0.1010 &  24.3920 r
  mprj/buf_i[183] (net)                                  2   0.0583 
  mprj/i_FF[183]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0157   0.1572   1.0500   0.0063   0.0149 &  24.4070 r
  data arrival time                                                                                                 24.4070

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[183]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   3.5075 &  34.4679 r
  clock reconvergence pessimism                                                                           0.0000    34.4679
  clock uncertainty                                                                                      -0.1000    34.3679
  library setup time                                                                    1.0000           -0.1081    34.2598
  data required time                                                                                                34.2598
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.2598
  data arrival time                                                                                                -24.4070
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.8528

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2352 
  total derate : arrival time                                                                            -0.0354 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2705 

  slack (with derating applied) (MET)                                                                     9.8528 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.1234 



  Startpoint: la_data_in[44]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[172]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[44] (in)                                                          3.2503                     1.7537 &  23.7537 r
  la_data_in[44] (net)                                   2   0.2802 
  mprj/la_data_in[44] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.7537 r
  mprj/la_data_in[44] (net) 
  mprj/i_BUF[172]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.7160   3.2772   1.0500   0.7015   0.9654 &  24.7191 r
  mprj/i_BUF[172]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1396   1.0500            0.0802 &  24.7993 r
  mprj/buf_i[172] (net)                                  2   0.0431 
  mprj/i_FF[172]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0935   0.1398   1.0500   0.0357   0.0410 &  24.8403 r
  data arrival time                                                                                                 24.8403

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[172]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   3.9432 &  34.9036 r
  clock reconvergence pessimism                                                                           0.0000    34.9036
  clock uncertainty                                                                                      -0.1000    34.8036
  library setup time                                                                    1.0000           -0.1039    34.6997
  data required time                                                                                                34.6997
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.6997
  data arrival time                                                                                                -24.8403
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.8595

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2581 
  total derate : arrival time                                                                            -0.0517 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3098 

  slack (with derating applied) (MET)                                                                     9.8595 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.1693 



  Startpoint: la_data_in[58]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[186]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[58] (in)                                                          3.0709                     1.6607 &  23.6607 r
  la_data_in[58] (net)                                   2   0.2651 
  mprj/la_data_in[58] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.6607 r
  mprj/la_data_in[58] (net) 
  mprj/i_BUF[186]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.3082   3.0955   1.0500   0.1256   0.3549 &  24.0156 r
  mprj/i_BUF[186]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1697   1.0500            0.1112 &  24.1268 r
  mprj/buf_i[186] (net)                                  2   0.0697 
  mprj/i_FF[186]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0789   0.1714   1.0500   0.0297   0.0423 &  24.1690 r
  data arrival time                                                                                                 24.1690

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[186]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   3.2806 &  34.2410 r
  clock reconvergence pessimism                                                                           0.0000    34.2410
  clock uncertainty                                                                                      -0.1000    34.1410
  library setup time                                                                    1.0000           -0.1115    34.0295
  data required time                                                                                                34.0295
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.0295
  data arrival time                                                                                                -24.1690
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.8604

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2232 
  total derate : arrival time                                                                            -0.0242 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2474 

  slack (with derating applied) (MET)                                                                     9.8604 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.1079 



  Startpoint: la_oenb[41]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[105]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[41] (in)                                                             3.6388                     1.9732 &  23.9732 r
  la_oenb[41] (net)                                      2   0.3145 
  mprj/la_oenb[41] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.9732 r
  mprj/la_oenb[41] (net) 
  mprj/i_BUF[105]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.2974   3.6642   1.0500   0.5300   0.7991 &  24.7724 r
  mprj/i_BUF[105]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1113   1.0500            0.0321 &  24.8044 r
  mprj/buf_i[105] (net)                                  2   0.0147 
  mprj/i_FF[105]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0506   0.1113   1.0500   0.0199   0.0214 &  24.8259 r
  data arrival time                                                                                                 24.8259

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[105]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   3.9312 &  34.8917 r
  clock reconvergence pessimism                                                                           0.0000    34.8917
  clock uncertainty                                                                                      -0.1000    34.7917
  library setup time                                                                    1.0000           -0.0966    34.6951
  data required time                                                                                                34.6951
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.6951
  data arrival time                                                                                                -24.8259
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.8692

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2575 
  total derate : arrival time                                                                            -0.0406 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2981 

  slack (with derating applied) (MET)                                                                     9.8692 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.1673 



  Startpoint: la_data_in[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[144]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[16] (in)                                                          2.4910                     1.3993 &  23.3993 r
  la_data_in[16] (net)                                   2   0.2178 
  mprj/la_data_in[16] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.3993 r
  mprj/la_data_in[16] (net) 
  mprj/i_BUF[144]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.8731   2.5066   1.0500   0.7634   0.9281 &  24.3274 r
  mprj/i_BUF[144]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0968   1.0500            0.0918 &  24.4192 r
  mprj/buf_i[144] (net)                                  2   0.0167 
  mprj/i_FF[144]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0968   1.0500   0.0000   0.0007 &  24.4199 r
  data arrival time                                                                                                 24.4199

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[144]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   3.5692 &  34.5297 r
  clock reconvergence pessimism                                                                           0.0000    34.5297
  clock uncertainty                                                                                      -0.1000    34.4297
  library setup time                                                                    1.0000           -0.0934    34.3362
  data required time                                                                                                34.3362
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.3362
  data arrival time                                                                                                -24.4199
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.9164

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2384 
  total derate : arrival time                                                                            -0.0486 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2870 

  slack (with derating applied) (MET)                                                                     9.9164 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.2034 



  Startpoint: la_data_in[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[135]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[7] (in)                                                           2.5663                     1.4166 &  23.4166 r
  la_data_in[7] (net)                                    2   0.2234 
  mprj/la_data_in[7] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.4166 r
  mprj/la_data_in[7] (net) 
  mprj/i_BUF[135]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.4886   2.5897   1.0500   0.1960   0.3639 &  23.7805 r
  mprj/i_BUF[135]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0884   1.0500            0.0776 &  23.8581 r
  mprj/buf_i[135] (net)                                  1   0.0089 
  mprj/i_FF[135]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0884   1.0500   0.0000   0.0004 &  23.8585 r
  data arrival time                                                                                                 23.8585

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &  30.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &  30.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[135]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   3.0262 &  33.9866 r
  clock reconvergence pessimism                                                                           0.0000    33.9866
  clock uncertainty                                                                                      -0.1000    33.8866
  library setup time                                                                    1.0000           -0.0923    33.7943
  data required time                                                                                                33.7943
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.7943
  data arrival time                                                                                                -23.8585
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.9358

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2098 
  total derate : arrival time                                                                            -0.0210 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2309 

  slack (with derating applied) (MET)                                                                     9.9359 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.1667 



1
