OpenROAD autotuner-v1-2861-g832b18e7 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: 1120 10080
[INFO GPL-0004] CoreAreaLxLy: 4480 10080
[INFO GPL-0005] CoreAreaUxUy: 412160 403200
[INFO GPL-0006] NumInstances: 314
[INFO GPL-0007] NumPlaceInstances: 273
[INFO GPL-0008] NumFixedInstances: 41
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 314
[INFO GPL-0011] NumPins: 989
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 416670 416670
[INFO GPL-0014] CoreAreaLxLy: 4480 10080
[INFO GPL-0015] CoreAreaUxUy: 412160 403200
[INFO GPL-0016] CoreArea: 160267161600
[INFO GPL-0017] NonPlaceInstsArea: 925747200
[INFO GPL-0018] PlaceInstsArea: 60839654400
[INFO GPL-0019] Util(%): 38.18
[INFO GPL-0020] StdInstsArea: 60839654400
[INFO GPL-0021] MacroInstsArea: 0
[InitialPlace]  Iter: 1 CG residual: 0.00000007 HPWL: 16861600
[InitialPlace]  Iter: 2 CG residual: 0.00000007 HPWL: 11513499
[InitialPlace]  Iter: 3 CG residual: 0.00000011 HPWL: 11489663
[InitialPlace]  Iter: 4 CG residual: 0.00000009 HPWL: 11522360
[InitialPlace]  Iter: 5 CG residual: 0.00000010 HPWL: 11540037
[INFO GPL-0031] FillerInit: NumGCells: 431
[INFO GPL-0032] FillerInit: NumGNets: 314
[INFO GPL-0033] FillerInit: NumGPins: 989
[INFO GPL-0023] TargetDensity: 0.60
[INFO GPL-0024] AveragePlaceInstArea: 222855876
[INFO GPL-0025] IdealBinArea: 371426432
[INFO GPL-0026] IdealBinCnt: 431
[INFO GPL-0027] TotalBinArea: 160267161600
[INFO GPL-0028] BinCnt: 16 16
[INFO GPL-0029] BinSize: 25480 24570
[INFO GPL-0030] NumBins: 256
[NesterovSolve] Iter: 1 overflow: 0.975265 HPWL: 3726851
[NesterovSolve] Iter: 10 overflow: 0.963146 HPWL: 3524183
[NesterovSolve] Iter: 20 overflow: 0.963284 HPWL: 3502673
[NesterovSolve] Iter: 30 overflow: 0.963213 HPWL: 3504129
[NesterovSolve] Iter: 40 overflow: 0.963375 HPWL: 3503001
[NesterovSolve] Iter: 50 overflow: 0.963306 HPWL: 3503735
[NesterovSolve] Iter: 60 overflow: 0.963265 HPWL: 3504151
[NesterovSolve] Iter: 70 overflow: 0.963266 HPWL: 3503293
[NesterovSolve] Iter: 80 overflow: 0.963222 HPWL: 3503604
[NesterovSolve] Iter: 90 overflow: 0.963131 HPWL: 3504515
[NesterovSolve] Iter: 100 overflow: 0.962992 HPWL: 3505397
[NesterovSolve] Iter: 110 overflow: 0.962754 HPWL: 3507550
[NesterovSolve] Iter: 120 overflow: 0.962289 HPWL: 3519785
[NesterovSolve] Iter: 130 overflow: 0.961244 HPWL: 3540708
[NesterovSolve] Iter: 140 overflow: 0.957821 HPWL: 3577223
[NesterovSolve] Iter: 150 overflow: 0.946825 HPWL: 3658329
[NesterovSolve] Iter: 160 overflow: 0.944047 HPWL: 3797387
[NesterovSolve] Iter: 170 overflow: 0.941034 HPWL: 4070661
[NesterovSolve] Iter: 180 overflow: 0.922285 HPWL: 4511452
[NesterovSolve] Iter: 190 overflow: 0.902901 HPWL: 5174124
[NesterovSolve] Iter: 200 overflow: 0.895354 HPWL: 6032450
[NesterovSolve] Iter: 210 overflow: 0.865771 HPWL: 6692274
[NesterovSolve] Iter: 220 overflow: 0.832196 HPWL: 7494226
[NesterovSolve] Iter: 230 overflow: 0.800365 HPWL: 8423147
[INFO GPL-0100] worst slack 2.74e-09
[INFO GPL-0103] Weighted 31 nets.
[NesterovSolve] Iter: 240 overflow: 0.752744 HPWL: 9222898
[NesterovSolve] Iter: 250 overflow: 0.718178 HPWL: 9912748
[NesterovSolve] Iter: 260 overflow: 0.669174 HPWL: 11094606
[NesterovSolve] Iter: 270 overflow: 0.638412 HPWL: 11950024
[INFO GPL-0100] worst slack 2.74e-09
[INFO GPL-0103] Weighted 31 nets.
[NesterovSolve] Snapshot saved at iter = 276
[NesterovSolve] Iter: 280 overflow: 0.588889 HPWL: 12904605
[NesterovSolve] Iter: 290 overflow: 0.546594 HPWL: 13962644
[NesterovSolve] Iter: 300 overflow: 0.496566 HPWL: 14748643
[INFO GPL-0100] worst slack 2.74e-09
[INFO GPL-0103] Weighted 31 nets.
[NesterovSolve] Iter: 310 overflow: 0.440547 HPWL: 15493582
[NesterovSolve] Iter: 320 overflow: 0.389627 HPWL: 16205461
[NesterovSolve] Iter: 330 overflow: 0.342746 HPWL: 16823597
[NesterovSolve] Iter: 340 overflow: 0.299554 HPWL: 17156557
[INFO GPL-0100] worst slack 2.73e-09
[INFO GPL-0103] Weighted 31 nets.
[NesterovSolve] Iter: 350 overflow: 0.26218 HPWL: 17371195
[NesterovSolve] Iter: 360 overflow: 0.234758 HPWL: 17645474
[NesterovSolve] Iter: 370 overflow: 0.207321 HPWL: 17924813
[INFO GPL-0100] worst slack 2.73e-09
[INFO GPL-0103] Weighted 31 nets.
[INFO GPL-0075] Routability numCall: 1 inflationIterCnt: 1 bloatIterCnt: 0
[INFO GPL-0036] TileLxLy: 0 0
[INFO GPL-0037] TileSize: 16800 16800
[INFO GPL-0038] TileCnt: 24 24
[INFO GPL-0039] numRoutingLayers: 5
[INFO GPL-0040] NumTiles: 576
[INFO GPL-0063] TotalRouteOverflowH2: 0.14285707473754883
[INFO GPL-0064] TotalRouteOverflowV2: 0.0
[INFO GPL-0065] OverflowTileCnt2: 2
[INFO GPL-0066] 0.5%RC: 1.0476190249125164
[INFO GPL-0067] 1.0%RC: 0.999999980131785
[INFO GPL-0068] 2.0%RC: 0.9404761791229248
[INFO GPL-0069] 5.0%RC: 0.8916256160571657
[INFO GPL-0070] 0.5rcK: 1.0
[INFO GPL-0071] 1.0rcK: 1.0
[INFO GPL-0072] 2.0rcK: 0.0
[INFO GPL-0073] 5.0rcK: 0.0
[INFO GPL-0074] FinalRC: 1.0238096
[NesterovSolve] Iter: 380 overflow: 0.176888 HPWL: 18179826
[NesterovSolve] Iter: 390 overflow: 0.141439 HPWL: 18257550
[INFO GPL-0100] worst slack 2.73e-09
[INFO GPL-0103] Weighted 31 nets.
[NesterovSolve] Iter: 400 overflow: 0.123372 HPWL: 18395123
[NesterovSolve] Iter: 410 overflow: 0.101287 HPWL: 18503802
[NesterovSolve] Finished with Overflow: 0.098046

==========================================================================
global place check_setup
--------------------------------------------------------------------------

==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack 2.73

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _514_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     2    0.01    0.06    0.37    0.37 v _514_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         busy (net)
                  0.06    0.00    0.37 v _366_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.14    0.11    0.47 ^ _366_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _099_ (net)
                  0.14    0.00    0.47 ^ _369_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.00    0.05    0.05    0.52 v _369_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _017_ (net)
                  0.05    0.00    0.52 v _514_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.52   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _514_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.07    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.52   data arrival time
-----------------------------------------------------------------------------
                                  0.45   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: prescale[0] (input port clocked by clk)
Endpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          1.20    1.20 v input external delay
     1    0.01    0.00    0.00    1.20 v prescale[0] (in)
                                         prescale[0] (net)
                  0.00    0.00    1.20 v _260_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.04    0.15    0.09    1.29 ^ _260_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _200_ (net)
                  0.15    0.00    1.29 ^ _482_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.02    0.18    0.26    1.55 ^ _482_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _202_ (net)
                  0.18    0.00    1.55 ^ _271_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     3    0.02    0.12    0.25    1.81 ^ _271_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _224_ (net)
                  0.12    0.00    1.81 ^ _278_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     4    0.03    0.17    0.28    2.09 ^ _278_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _240_ (net)
                  0.17    0.00    2.09 ^ _288_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.06    0.15    2.24 ^ _288_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _256_ (net)
                  0.06    0.00    2.24 ^ _496_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.01    0.12    0.21    2.45 ^ _496_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _257_ (net)
                  0.12    0.00    2.45 ^ _449_/A1 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     2    0.03    0.11    0.29    2.74 v _449_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _161_ (net)
                  0.11    0.00    2.74 v _450_/B2 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.01    0.37    0.27    3.01 ^ _450_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _162_ (net)
                  0.37    0.00    3.01 ^ _451_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.00    0.19    0.12    3.14 v _451_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _038_ (net)
                  0.19    0.00    3.14 v _535_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  3.14   data arrival time

                  0.00    6.00    6.00   clock clk (rise edge)
                          0.00    6.00   clock network delay (ideal)
                          0.00    6.00   clock reconvergence pessimism
                                  6.00 ^ _535_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.13    5.87   library setup time
                                  5.87   data required time
-----------------------------------------------------------------------------
                                  5.87   data required time
                                 -3.14   data arrival time
-----------------------------------------------------------------------------
                                  2.73   slack (MET)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: prescale[0] (input port clocked by clk)
Endpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          1.20    1.20 v input external delay
     1    0.01    0.00    0.00    1.20 v prescale[0] (in)
                                         prescale[0] (net)
                  0.00    0.00    1.20 v _260_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.04    0.15    0.09    1.29 ^ _260_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _200_ (net)
                  0.15    0.00    1.29 ^ _482_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.02    0.18    0.26    1.55 ^ _482_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _202_ (net)
                  0.18    0.00    1.55 ^ _271_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     3    0.02    0.12    0.25    1.81 ^ _271_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _224_ (net)
                  0.12    0.00    1.81 ^ _278_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     4    0.03    0.17    0.28    2.09 ^ _278_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _240_ (net)
                  0.17    0.00    2.09 ^ _288_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.06    0.15    2.24 ^ _288_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _256_ (net)
                  0.06    0.00    2.24 ^ _496_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.01    0.12    0.21    2.45 ^ _496_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _257_ (net)
                  0.12    0.00    2.45 ^ _449_/A1 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     2    0.03    0.11    0.29    2.74 v _449_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _161_ (net)
                  0.11    0.00    2.74 v _450_/B2 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.01    0.37    0.27    3.01 ^ _450_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _162_ (net)
                  0.37    0.00    3.01 ^ _451_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.00    0.19    0.12    3.14 v _451_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _038_ (net)
                  0.19    0.00    3.14 v _535_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  3.14   data arrival time

                  0.00    6.00    6.00   clock clk (rise edge)
                          0.00    6.00   clock network delay (ideal)
                          0.00    6.00   clock reconvergence pessimism
                                  6.00 ^ _535_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.13    5.87   library setup time
                                  5.87   data required time
-----------------------------------------------------------------------------
                                  5.87   data required time
                                 -3.14   data arrival time
-----------------------------------------------------------------------------
                                  2.73   slack (MET)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.02e-02   1.72e-03   1.29e-08   1.19e-02  29.7%
Combinational          1.88e-02   9.46e-03   5.68e-08   2.83e-02  70.3%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.90e-02   1.12e-02   6.97e-08   4.02e-02 100.0%
                          72.2%      27.8%       0.0%

==========================================================================
global place report_design_area
--------------------------------------------------------------------------
Design area 12800 u^2 32% utilization.

Elapsed time: 0:00.82[h:]min:sec. CPU time: user 0.79 sys 0.03 (99%). Peak memory: 146560KB.
