#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Nov 11 14:34:57 2018
# Process ID: 20216
# Current directory: C:/Users/hammi/Documents/GitBucket/SchoolFPGA/SimpleCounter
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20000 C:\Users\hammi\Documents\GitBucket\SchoolFPGA\SimpleCounter\SimpleCounter.xpr
# Log file: C:/Users/hammi/Documents/GitBucket/SchoolFPGA/SimpleCounter/vivado.log
# Journal file: C:/Users/hammi/Documents/GitBucket/SchoolFPGA/SimpleCounter\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/hammi/Documents/GitBucket/SchoolFPGA/SimpleCounter/SimpleCounter.xpr
update_compile_order -fileset sources_1
close_project
create_project Simple_Counter C:/Users/hammi/Documents/GitBucket/SchoolFPGA/Simple_Counter -part xc7a35tcpg236-1
set_property board_part digilentinc.com:basys3:part0:1.1 [current_project]
import_files -norecurse C:/Users/hammi/Documents/GitBucket/SchoolFPGA/SimpleCounter/SimpleCounter.srcs/sources_1/new/TFlipFLop.vhd
update_compile_order -fileset sources_1
file mkdir C:/Users/hammi/Documents/GitBucket/SchoolFPGA/Simple_Counter/Simple_Counter.srcs/sources_1/new
close [ open C:/Users/hammi/Documents/GitBucket/SchoolFPGA/Simple_Counter/Simple_Counter.srcs/sources_1/new/T_FlipFlop.vhd w ]
add_files C:/Users/hammi/Documents/GitBucket/SchoolFPGA/Simple_Counter/Simple_Counter.srcs/sources_1/new/T_FlipFlop.vhd
launch_runs synth_1 -jobs 2
wait_on_run synth_1
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
synth_design -rtl -name rtl_1
close_design
open_run impl_1
launch_simulation -mode post-synthesis -type functional
source T_FlipFlop.tcl
synth_design -rtl -name rtl_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
current_design synth_1
reset_run impl_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
current_design impl_1
current_design rtl_1
current_design impl_1
refresh_design
current_design rtl_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
current_design impl_1
refresh_design
current_design rtl_1
report_methodology -name ultrafast_methodology_1 -checks {XDCH-2 XDCH-1 XDCC-8 XDCC-7 XDCC-6 XDCC-5 XDCC-4 XDCC-3 XDCC-2 XDCC-1 XDCB-5 XDCB-4 XDCB-3 XDCB-2 XDCB-1 CLKC-53 CLKC-9 CLKC-5 CLKC-38 CLKC-37 CLKC-36 CLKC-35 CLKC-4 CLKC-18 CLKC-3 CLKC-2 CLKC-1 HPDR-1 RRRS-1 RROR-1 ROAS-1 RMOR-1 RMIR-1 RFTL-1 RFRC-1 RFRA-1 RFFI-1 RFFH-1 RFCF-1 RCCL-1 RCBG-1 RAMP-1 RAMF-1 RAMD-1 RAKN-1}
current_design synth_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
current_design impl_1
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
current_design rtl_1
refresh_design
close_sim
