============================================================
   Tang Dynasty, V4.5.12562
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.5.12562/bin/td.exe
   Built at =   11:23:57 Jun  4 2019
   Run by =     Administrator
   Run Date =   Fri Aug 23 08:33:10 2019

   Run on =     PC-20190811NNTS
============================================================
RUN-1002 : start command "open_project Quick_Start.al"
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(243)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(118)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
RUN-1002 : start command "import_device ef2_4.db -package EF2L45BG256B"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      C13      |    gpio    
ARC-1001 :        initn       |      A13      |    gpio    
ARC-1001 :      programn      |      B10      |  dedicated  
ARC-1001 :   tdi/tms/tck/tdo  |  A6/B8/A7/C6  |  dedicated  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1001 : Import ChipWatcher
RUN-1003 : finish command "import_db Quick_Start_pr.db" in  2.358138s wall, 1.388409s user + 0.124801s system = 1.513210s CPU (64.2%)

RUN-1004 : used memory is 145 MB, reserved memory is 125 MB, peak memory is 145 MB
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(244)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(119)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(244)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(119)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(181)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[2]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[2]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[18]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[3]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[3]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[19]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[4]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[20]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[5]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[21]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[6]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[22]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[7]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[23]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(9)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(9)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 64 instances.
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model uart_byte_rx
SYN-1016 : Merged 11 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2585/8538 useful/useless nets, 2387/8440 useful/useless insts
SYN-1019 : Optimized 25 mux instances.
SYN-1021 : Optimized 79 onehot mux instances.
SYN-1020 : Optimized 275 distributor mux.
SYN-1016 : Merged 624 instances.
SYN-1015 : Optimize round 1, 18319 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 2219/646 useful/useless nets, 2021/337 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     reg20_b3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 413 better
SYN-1014 : Optimize round 3
SYN-1032 : 2216/1 useful/useless nets, 2018/2 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 2216/0 useful/useless nets, 2018/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.968640s wall, 1.809612s user + 0.109201s system = 1.918812s CPU (97.5%)

RUN-1004 : used memory is 163 MB, reserved memory is 148 MB, peak memory is 168 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Gate Statistics
#Basic gates         1333
  #and                394
  #nand                 0
  #or                 260
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 68
  #bufif1               0
  #MX21                14
  #FADD                 0
  #DFF                597
  #LATCH                0
#MACRO_ADD              9
#MACRO_EQ              26
#MACRO_MUX            490

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |734    |597    |35     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 2 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 1 instances.
SYN-2001 : Map 102 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2330/28 useful/useless nets, 2133/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2748/0 useful/useless nets, 2552/0 useful/useless insts
SYN-1016 : Merged 24 instances.
SYN-2501 : Optimize round 1, 268 better
SYN-2501 : Optimize round 2
SYN-1032 : 2724/0 useful/useless nets, 2528/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 9 macro adder
SYN-1032 : 3221/0 useful/useless nets, 3025/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 11542, tnet num: 3236, tinst num: 3024, tnode num: 19694, tedge num: 20493.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3236 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 597 (3.89), #lev = 7 (3.55)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 596 (3.88), #lev = 7 (3.55)
SYN-2581 : Mapping with K=5, #lut = 596 (3.88), #lev = 7 (3.55)
SYN-3001 : Logic optimization runtime opt =   0.15 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 2010 instances into 598 LUTs, name keeping = 57%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1801/0 useful/useless nets, 1605/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 595 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 67 adder to BLE ...
SYN-4008 : Packed 67 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 598 LUT to BLE ...
SYN-4008 : Packed 598 LUT and 288 SEQ to BLE.
SYN-4003 : Packing 307 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (307 nodes)...
SYN-4004 : #1: Packed 119 SEQ (7252 nodes)...
SYN-4004 : #2: Packed 195 SEQ (33566 nodes)...
SYN-4004 : #3: Packed 272 SEQ (26644 nodes)...
SYN-4004 : #4: Packed 303 SEQ (6859 nodes)...
SYN-4004 : #5: Packed 306 SEQ (309 nodes)...
SYN-4004 : #6: Packed 307 SEQ (100 nodes)...
SYN-4004 : #7: Packed 307 SEQ (0 nodes)...
SYN-4005 : Packed 307 SEQ with LUT/SLICE
SYN-4006 : 16 single LUT's are left
SYN-4006 : 307 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 598/919 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  747   out of   4480   16.67%
#reg                  595   out of   4480   13.28%
#le                   747
  #lut only           152   out of    747   20.35%
  #reg only             0   out of    747    0.00%
  #lut&reg            595   out of    747   79.65%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |747   |747   |595   |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  3.096527s wall, 2.464816s user + 0.171601s system = 2.636417s CPU (85.1%)

RUN-1004 : used memory is 199 MB, reserved memory is 186 MB, peak memory is 205 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 3 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher DEBUG.cwc -dir ."
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
KIT-5201 WARNING: NodeFilter:  unknown net PWM0/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM1/RemaTxNum.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 1 trigger nets, 67 data nets.
KIT-1004 : Chipwatcher code = 0111110100001110
GUI-1001 : Import DEBUG.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=26)
SYN-1011 : Flatten model register(CTRL_REG_LEN=26)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1886/24 useful/useless nets, 1011/16 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 127 better
SYN-1014 : Optimize round 2
SYN-1032 : 1777/109 useful/useless nets, 902/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 1777/0 useful/useless nets, 902/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.141645s wall, 1.138807s user + 0.000000s system = 1.138807s CPU (99.8%)

RUN-1004 : used memory is 199 MB, reserved memory is 186 MB, peak memory is 205 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1814/0 useful/useless nets, 943/0 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 9 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 1805/0 useful/useless nets, 934/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1862/0 useful/useless nets, 991/0 useful/useless insts
SYN-2501 : Optimize round 1, 5 better
SYN-2501 : Optimize round 2
SYN-1032 : 1862/0 useful/useless nets, 991/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 2003/6 useful/useless nets, 1132/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 7491, tnet num: 2004, tinst num: 1127, tnode num: 10883, tedge num: 12951.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2004 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 194 instances into 95 LUTs, name keeping = 63%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1898/0 useful/useless nets, 1027/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 146 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 69 adder to BLE ...
SYN-4008 : Packed 69 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 95 LUT to BLE ...
SYN-4008 : Packed 95 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 91 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (91 nodes)...
SYN-4004 : #1: Packed 29 SEQ (1697 nodes)...
SYN-4004 : #2: Packed 47 SEQ (1741 nodes)...
SYN-4004 : #3: Packed 51 SEQ (2156 nodes)...
SYN-4004 : #4: Packed 56 SEQ (3550 nodes)...
SYN-4004 : #5: Packed 57 SEQ (3560 nodes)...
SYN-4004 : #6: Packed 57 SEQ (5880 nodes)...
SYN-4004 : #7: Packed 63 SEQ (7667 nodes)...
SYN-4004 : #8: Packed 63 SEQ (3880 nodes)...
SYN-4004 : #9: Packed 64 SEQ (672 nodes)...
SYN-4004 : #10: Packed 64 SEQ (0 nodes)...
SYN-4005 : Packed 64 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 91 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 122/826 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  1.150956s wall, 1.170008s user + 0.031200s system = 1.201208s CPU (104.4%)

RUN-1004 : used memory is 202 MB, reserved memory is 190 MB, peak memory is 205 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.549678s wall, 2.542816s user + 0.062400s system = 2.605217s CPU (102.2%)

RUN-1004 : used memory is 202 MB, reserved memory is 190 MB, peak memory is 205 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[0]_al_n377' to 'PWM0/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[10]_al_n378' to 'PWM0/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[11]_al_n388' to 'PWM0/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[12]_al_n389' to 'PWM0/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[13]_al_n390' to 'PWM0/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[14]_al_n391' to 'PWM0/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[15]_al_n392' to 'PWM0/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[16]_al_n393' to 'PWM0/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[17]_al_n394' to 'PWM0/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[18]_al_n395' to 'PWM0/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[19]_al_n396' to 'PWM0/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[1]_al_n387' to 'PWM0/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[20]_al_n397' to 'PWM0/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[21]_al_n398' to 'PWM0/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[22]_al_n399' to 'PWM0/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[23]_al_n400' to 'PWM0/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[2]_al_n386' to 'PWM0/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[3]_al_n385' to 'PWM0/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[4]_al_n384' to 'PWM0/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[5]_al_n383' to 'PWM0/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[6]_al_n382' to 'PWM0/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[7]_al_n381' to 'PWM0/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[8]_al_n380' to 'PWM0/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[9]_al_n379' to 'PWM0/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[0]_al_n401' to 'PWM1/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[10]_al_n402' to 'PWM1/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[11]_al_n412' to 'PWM1/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[12]_al_n413' to 'PWM1/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[13]_al_n414' to 'PWM1/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[14]_al_n415' to 'PWM1/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[15]_al_n416' to 'PWM1/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[16]_al_n417' to 'PWM1/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[17]_al_n418' to 'PWM1/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[18]_al_n419' to 'PWM1/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[19]_al_n420' to 'PWM1/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[1]_al_n411' to 'PWM1/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[20]_al_n421' to 'PWM1/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[21]_al_n422' to 'PWM1/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[22]_al_n423' to 'PWM1/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[23]_al_n424' to 'PWM1/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[2]_al_n410' to 'PWM1/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[3]_al_n409' to 'PWM1/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[4]_al_n408' to 'PWM1/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[5]_al_n407' to 'PWM1/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[6]_al_n406' to 'PWM1/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[7]_al_n405' to 'PWM1/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[8]_al_n404' to 'PWM1/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[9]_al_n403' to 'PWM1/RemaTxNum[9]'.
SYN-4016 : Net jtck driven by BUFG (36 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll SYS_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll SYS_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll SYS_PLL/pll_inst.
SYN-4024 : Net "rx_done" drive clk pins.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4025 : Tag rtl::Net rx_done as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_done to drive 47 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 612 instances
RUN-1001 : 249 mslices, 249 lslices, 102 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1632 nets
RUN-1001 : 888 nets have 2 pins
RUN-1001 : 584 nets have [3 - 5] pins
RUN-1001 : 89 nets have [6 - 10] pins
RUN-1001 : 39 nets have [11 - 20] pins
RUN-1001 : 29 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 610 instances, 498 slices, 17 macros(112 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6316, tnet num: 1630, tinst num: 610, tnode num: 7841, tedge num: 10277.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1630 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.276365s wall, 0.265202s user + 0.000000s system = 0.265202s CPU (96.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 250808
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.866607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 169996, overlap = 22.5
PHY-3002 : Step(2): len = 125531, overlap = 26.5
PHY-3002 : Step(3): len = 103757, overlap = 33.25
PHY-3002 : Step(4): len = 88963.7, overlap = 41.5
PHY-3002 : Step(5): len = 77244.4, overlap = 47.5
PHY-3002 : Step(6): len = 67208.7, overlap = 56.25
PHY-3002 : Step(7): len = 58421.3, overlap = 65.5
PHY-3002 : Step(8): len = 52002.2, overlap = 70.5
PHY-3002 : Step(9): len = 46727.8, overlap = 73.5
PHY-3002 : Step(10): len = 43711.8, overlap = 73.25
PHY-3002 : Step(11): len = 41362.4, overlap = 73.5
PHY-3002 : Step(12): len = 40554.7, overlap = 75.75
PHY-3002 : Step(13): len = 39714.8, overlap = 71
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.84226e-06
PHY-3002 : Step(14): len = 39851.2, overlap = 69.75
PHY-3002 : Step(15): len = 40393.5, overlap = 69.25
PHY-3002 : Step(16): len = 40706.9, overlap = 70.5
PHY-3002 : Step(17): len = 40014.8, overlap = 69.25
PHY-3002 : Step(18): len = 40265.6, overlap = 64.75
PHY-3002 : Step(19): len = 40008.2, overlap = 65.5
PHY-3002 : Step(20): len = 39469.2, overlap = 66.5
PHY-3002 : Step(21): len = 40630.3, overlap = 65.75
PHY-3002 : Step(22): len = 41007.3, overlap = 64.25
PHY-3002 : Step(23): len = 40904, overlap = 64
PHY-3002 : Step(24): len = 40759.1, overlap = 63.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.36845e-05
PHY-3002 : Step(25): len = 41266.3, overlap = 63.25
PHY-3002 : Step(26): len = 41702.1, overlap = 63.5
PHY-3002 : Step(27): len = 42094.2, overlap = 63.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.7369e-05
PHY-3002 : Step(28): len = 42804, overlap = 59.25
PHY-3002 : Step(29): len = 43294.7, overlap = 58.75
PHY-3002 : Step(30): len = 43054.7, overlap = 57.25
PHY-3002 : Step(31): len = 42852.6, overlap = 56.75
PHY-3002 : Step(32): len = 43385.4, overlap = 55.75
PHY-3002 : Step(33): len = 44203.3, overlap = 50.25
PHY-3002 : Step(34): len = 43841.2, overlap = 50.5
PHY-3002 : Step(35): len = 44175, overlap = 50.5
PHY-3002 : Step(36): len = 44447.3, overlap = 48.75
PHY-3002 : Step(37): len = 44840.1, overlap = 44
PHY-3002 : Step(38): len = 44951.2, overlap = 42.25
PHY-3002 : Step(39): len = 44959.7, overlap = 40.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.47381e-05
PHY-3002 : Step(40): len = 45348.8, overlap = 40
PHY-3002 : Step(41): len = 45398.5, overlap = 40
PHY-3002 : Step(42): len = 46271.4, overlap = 39
PHY-3002 : Step(43): len = 46852.4, overlap = 40
PHY-3002 : Step(44): len = 46935.5, overlap = 49.5
PHY-3002 : Step(45): len = 46618.6, overlap = 45.75
PHY-3002 : Step(46): len = 46095.8, overlap = 46.25
PHY-3002 : Step(47): len = 46031.8, overlap = 47
PHY-3002 : Step(48): len = 45939.4, overlap = 42.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000109476
PHY-3002 : Step(49): len = 46193.9, overlap = 46.75
PHY-3002 : Step(50): len = 46468.3, overlap = 45.75
PHY-3002 : Step(51): len = 46733.6, overlap = 45.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008064s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (193.5%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.23323e-06
PHY-3002 : Step(52): len = 50221.9, overlap = 38.25
PHY-3002 : Step(53): len = 49301.4, overlap = 38
PHY-3002 : Step(54): len = 47470.1, overlap = 38.5
PHY-3002 : Step(55): len = 47056.8, overlap = 39.5
PHY-3002 : Step(56): len = 47070.8, overlap = 39
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.04665e-05
PHY-3002 : Step(57): len = 46711, overlap = 39.75
PHY-3002 : Step(58): len = 46519.3, overlap = 38.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.09329e-05
PHY-3002 : Step(59): len = 46598.3, overlap = 38.75
PHY-3002 : Step(60): len = 46971.6, overlap = 36.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.97514e-05
PHY-3002 : Step(61): len = 47028.9, overlap = 70.25
PHY-3002 : Step(62): len = 47584.1, overlap = 68.25
PHY-3002 : Step(63): len = 49173.2, overlap = 62.25
PHY-3002 : Step(64): len = 48672.8, overlap = 62
PHY-3002 : Step(65): len = 48542.6, overlap = 62.5
PHY-3002 : Step(66): len = 48376.7, overlap = 63
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.95028e-05
PHY-3002 : Step(67): len = 49324.5, overlap = 59.25
PHY-3002 : Step(68): len = 50239.6, overlap = 55.5
PHY-3002 : Step(69): len = 50286.2, overlap = 55
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.90056e-05
PHY-3002 : Step(70): len = 51954.7, overlap = 52
PHY-3002 : Step(71): len = 53240.2, overlap = 48.75
PHY-3002 : Step(72): len = 53045.2, overlap = 48.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000158011
PHY-3002 : Step(73): len = 55341.8, overlap = 46.25
PHY-3002 : Step(74): len = 57464.4, overlap = 42.75
PHY-3002 : Step(75): len = 57337.6, overlap = 40
PHY-3002 : Step(76): len = 57158.3, overlap = 39.25
PHY-3002 : Step(77): len = 57490.7, overlap = 40
PHY-3002 : Step(78): len = 57626.1, overlap = 41.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000316022
PHY-3002 : Step(79): len = 59492.8, overlap = 38.25
PHY-3002 : Step(80): len = 59960.2, overlap = 37
PHY-3002 : Step(81): len = 60212.7, overlap = 36
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.087466s wall, 0.031200s user + 0.078001s system = 0.109201s CPU (124.8%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000432922
PHY-3002 : Step(82): len = 63550.7, overlap = 17.25
PHY-3002 : Step(83): len = 63504.1, overlap = 21
PHY-3002 : Step(84): len = 62662.8, overlap = 25.25
PHY-3002 : Step(85): len = 62473, overlap = 27.75
PHY-3002 : Step(86): len = 62432.6, overlap = 28.5
PHY-3002 : Step(87): len = 62237.1, overlap = 32.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000865844
PHY-3002 : Step(88): len = 63203.5, overlap = 30.25
PHY-3002 : Step(89): len = 63721.8, overlap = 27.75
PHY-3002 : Step(90): len = 64494.2, overlap = 26.75
PHY-3002 : Step(91): len = 64498.3, overlap = 27.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00173169
PHY-3002 : Step(92): len = 65419.2, overlap = 26.25
PHY-3002 : Step(93): len = 66040.4, overlap = 25.5
PHY-3002 : Step(94): len = 66731.5, overlap = 25.25
PHY-3002 : Step(95): len = 66961.3, overlap = 25.5
PHY-3002 : Step(96): len = 66989.6, overlap = 25.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011203s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (139.2%)

PHY-3001 : Legalized: Len = 67719.2, Over = 0
PHY-3001 : Spreading special nets. 9 overflows in 750 tiles.
PHY-3001 : 11 instances has been re-located, deltaX = 10, deltaY = 3.
PHY-3001 : Final: Len = 68061.2, Over = 0
RUN-1003 : finish command "place" in  4.374174s wall, 5.304034s user + 0.748805s system = 6.052839s CPU (138.4%)

RUN-1004 : used memory is 203 MB, reserved memory is 190 MB, peak memory is 205 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 664 to 492
PHY-1001 : Pin misalignment score is improved from 492 to 482
PHY-1001 : Pin misalignment score is improved from 482 to 478
PHY-1001 : Pin misalignment score is improved from 478 to 478
PHY-1001 : Pin local connectivity score is improved from 130 to 0
PHY-1001 : Pin misalignment score is improved from 546 to 489
PHY-1001 : Pin misalignment score is improved from 489 to 490
PHY-1001 : Pin local connectivity score is improved from 52 to 0
PHY-1001 : End pin swap;  0.582411s wall, 0.561604s user + 0.000000s system = 0.561604s CPU (96.4%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 612 instances
RUN-1001 : 249 mslices, 249 lslices, 102 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1632 nets
RUN-1001 : 888 nets have 2 pins
RUN-1001 : 584 nets have [3 - 5] pins
RUN-1001 : 89 nets have [6 - 10] pins
RUN-1001 : 39 nets have [11 - 20] pins
RUN-1001 : 29 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 81112, over cnt = 305(3%), over = 554, worst = 12
PHY-1002 : len = 82144, over cnt = 193(2%), over = 303, worst = 8
PHY-1002 : len = 83456, over cnt = 178(2%), over = 236, worst = 7
PHY-1002 : len = 86888, over cnt = 54(0%), over = 71, worst = 5
PHY-1002 : len = 87960, over cnt = 29(0%), over = 45, worst = 5
PHY-1002 : len = 88536, over cnt = 30(0%), over = 43, worst = 5
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6316, tnet num: 1630, tinst num: 610, tnode num: 7841, tedge num: 10277.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1630 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.905656s wall, 0.889206s user + 0.015600s system = 0.904806s CPU (99.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12232, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.139904s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (100.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12232, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000038s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 153760, over cnt = 91(0%), over = 91, worst = 1
PHY-1001 : End Routed; 6.586853s wall, 7.098045s user + 0.046800s system = 7.144846s CPU (108.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 153168, over cnt = 25(0%), over = 25, worst = 1
PHY-1001 : End DR Iter 1; 0.183383s wall, 0.187201s user + 0.000000s system = 0.187201s CPU (102.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 153408, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 2; 0.058509s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (106.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 153488, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 153488
PHY-1001 : End DR Iter 3; 0.021865s wall, 0.031200s user + 0.015600s system = 0.046800s CPU (214.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  12.044893s wall, 12.308479s user + 0.218401s system = 12.526880s CPU (104.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  13.648946s wall, 13.884089s user + 0.234002s system = 14.118090s CPU (103.4%)

RUN-1004 : used memory is 254 MB, reserved memory is 244 MB, peak memory is 316 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  952   out of   4480   21.25%
#reg                  741   out of   4480   16.54%
#le                   980
  #lut only           239   out of    980   24.39%
  #reg only            28   out of    980    2.86%
  #lut&reg            713   out of    980   72.76%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                5   out of      6   83.33%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.087531s wall, 1.014007s user + 0.031200s system = 1.045207s CPU (96.1%)

RUN-1004 : used memory is 254 MB, reserved memory is 244 MB, peak memory is 316 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6316, tnet num: 1630, tinst num: 610, tnode num: 7841, tedge num: 10277.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1630 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 5, clk_num = 1.
TMR-5009 WARNING: There are(is) 2 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  1.174944s wall, 1.138807s user + 0.015600s system = 1.154407s CPU (98.3%)

RUN-1004 : used memory is 324 MB, reserved memory is 312 MB, peak memory is 324 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 612
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 1632, pip num: 14174
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 739 valid insts, and 38592 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc" in  8.979463s wall, 15.865302s user + 0.031200s system = 15.896502s CPU (177.0%)

RUN-1004 : used memory is 339 MB, reserved memory is 322 MB, peak memory is 347 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.351434s wall, 1.232408s user + 0.078001s system = 1.310408s CPU (97.0%)

RUN-1004 : used memory is 451 MB, reserved memory is 432 MB, peak memory is 453 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.788527s wall, 2.636417s user + 0.624004s system = 3.260421s CPU (12.2%)

RUN-1004 : used memory is 452 MB, reserved memory is 434 MB, peak memory is 454 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.869079s wall, 0.514803s user + 0.156001s system = 0.670804s CPU (9.8%)

RUN-1004 : used memory is 397 MB, reserved memory is 379 MB, peak memory is 454 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  35.768114s wall, 4.929632s user + 0.920406s system = 5.850038s CPU (16.4%)

RUN-1004 : used memory is 384 MB, reserved memory is 368 MB, peak memory is 454 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(244)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(119)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(245)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(120)
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(245)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(120)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(182)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch1  LOCATION = K1;   "
USR-8052 ERROR: Cannot find pin switch1 in the model CPLD_SOC_AHB_TOP.
USR-8064 ERROR: Read EF2L45BG256B.adc error-out.
GUI-8309 ERROR: Failed to read adc EF2L45BG256B.adc.
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(245)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(120)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(182)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(182)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(268)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(268)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(182)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(268)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(268)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(182)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(268)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(268)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(182)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(268)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(268)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(182)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(268)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(268)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(182)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(268)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(268)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[2]" in CPLD_SOC_AHB_TOP.v(182)
SYN-5014 WARNING: the net's pin: pin "i2[2]" in CPLD_SOC_AHB_TOP.v(268)
SYN-5014 WARNING: the net's pin: pin "i2[18]" in CPLD_SOC_AHB_TOP.v(268)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[3]" in CPLD_SOC_AHB_TOP.v(182)
SYN-5014 WARNING: the net's pin: pin "i2[3]" in CPLD_SOC_AHB_TOP.v(268)
SYN-5014 WARNING: the net's pin: pin "i2[19]" in CPLD_SOC_AHB_TOP.v(268)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(182)
SYN-5014 WARNING: the net's pin: pin "i2[4]" in CPLD_SOC_AHB_TOP.v(268)
SYN-5014 WARNING: the net's pin: pin "i2[20]" in CPLD_SOC_AHB_TOP.v(268)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(182)
SYN-5014 WARNING: the net's pin: pin "i2[5]" in CPLD_SOC_AHB_TOP.v(268)
SYN-5014 WARNING: the net's pin: pin "i2[21]" in CPLD_SOC_AHB_TOP.v(268)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(182)
SYN-5014 WARNING: the net's pin: pin "i2[6]" in CPLD_SOC_AHB_TOP.v(268)
SYN-5014 WARNING: the net's pin: pin "i2[22]" in CPLD_SOC_AHB_TOP.v(268)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(182)
SYN-5014 WARNING: the net's pin: pin "i2[7]" in CPLD_SOC_AHB_TOP.v(268)
SYN-5014 WARNING: the net's pin: pin "i2[23]" in CPLD_SOC_AHB_TOP.v(268)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(182)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(268)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(268)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(182)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(268)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(268)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 64 instances.
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model uart_byte_rx
SYN-1016 : Merged 11 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2588/8538 useful/useless nets, 2389/8440 useful/useless insts
SYN-1019 : Optimized 25 mux instances.
SYN-1021 : Optimized 79 onehot mux instances.
SYN-1020 : Optimized 273 distributor mux.
SYN-1016 : Merged 624 instances.
SYN-1015 : Optimize round 1, 18315 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 2226/640 useful/useless nets, 2027/337 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     reg20_b3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 413 better
SYN-1014 : Optimize round 3
SYN-1032 : 2223/1 useful/useless nets, 2024/2 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 2223/0 useful/useless nets, 2024/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.958632s wall, 1.872012s user + 0.046800s system = 1.918812s CPU (98.0%)

RUN-1004 : used memory is 282 MB, reserved memory is 248 MB, peak memory is 454 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         1339
  #and                394
  #nand                 0
  #or                 260
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 68
  #bufif1               0
  #MX21                20
  #FADD                 0
  #DFF                597
  #LATCH                0
#MACRO_ADD              9
#MACRO_EQ              26
#MACRO_MUX            490

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |740    |597    |35     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 4 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 1 instances.
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2332/28 useful/useless nets, 2134/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2752/0 useful/useless nets, 2555/0 useful/useless insts
SYN-1016 : Merged 24 instances.
SYN-2501 : Optimize round 1, 266 better
SYN-2501 : Optimize round 2
SYN-1032 : 2728/0 useful/useless nets, 2531/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 9 macro adder
SYN-1032 : 3225/0 useful/useless nets, 3028/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 11553, tnet num: 3240, tinst num: 3027, tnode num: 19705, tedge num: 20503.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3240 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 599 (3.99), #lev = 7 (3.53)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 599 (3.99), #lev = 7 (3.53)
SYN-2581 : Mapping with K=5, #lut = 599 (3.99), #lev = 7 (3.53)
SYN-3001 : Logic optimization runtime opt =   0.10 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 2012 instances into 601 LUTs, name keeping = 57%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1806/0 useful/useless nets, 1609/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 595 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 67 adder to BLE ...
SYN-4008 : Packed 67 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 601 LUT to BLE ...
SYN-4008 : Packed 601 LUT and 290 SEQ to BLE.
SYN-4003 : Packing 305 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (305 nodes)...
SYN-4004 : #1: Packed 116 SEQ (7257 nodes)...
SYN-4004 : #2: Packed 207 SEQ (33603 nodes)...
SYN-4004 : #3: Packed 270 SEQ (25733 nodes)...
SYN-4004 : #4: Packed 303 SEQ (5901 nodes)...
SYN-4004 : #5: Packed 304 SEQ (380 nodes)...
SYN-4004 : #6: Packed 305 SEQ (172 nodes)...
SYN-4004 : #7: Packed 305 SEQ (0 nodes)...
SYN-4005 : Packed 305 SEQ with LUT/SLICE
SYN-4006 : 19 single LUT's are left
SYN-4006 : 305 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 601/923 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                  756   out of   4480   16.88%
#reg                  595   out of   4480   13.28%
#le                   756
  #lut only           161   out of    756   21.30%
  #reg only             0   out of    756    0.00%
  #lut&reg            595   out of    756   78.70%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |756   |756   |595   |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  2.539000s wall, 2.496016s user + 0.031200s system = 2.527216s CPU (99.5%)

RUN-1004 : used memory is 300 MB, reserved memory is 266 MB, peak memory is 454 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 5 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher DEBUG.cwc -dir ."
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
KIT-5201 WARNING: NodeFilter:  unknown net PWM0/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM1/RemaTxNum.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 1 trigger nets, 67 data nets.
KIT-1004 : Chipwatcher code = 0111110100001110
GUI-1001 : Import DEBUG.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=26)
SYN-1011 : Flatten model register(CTRL_REG_LEN=26)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1889/24 useful/useless nets, 1015/16 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 127 better
SYN-1014 : Optimize round 2
SYN-1032 : 1780/109 useful/useless nets, 906/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 1780/0 useful/useless nets, 906/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.073457s wall, 1.060807s user + 0.000000s system = 1.060807s CPU (98.8%)

RUN-1004 : used memory is 300 MB, reserved memory is 266 MB, peak memory is 454 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1817/0 useful/useless nets, 947/0 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 9 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 1808/0 useful/useless nets, 938/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1865/0 useful/useless nets, 995/0 useful/useless insts
SYN-2501 : Optimize round 1, 5 better
SYN-2501 : Optimize round 2
SYN-1032 : 1865/0 useful/useless nets, 995/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 2006/6 useful/useless nets, 1136/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 7598, tnet num: 2007, tinst num: 1131, tnode num: 10996, tedge num: 13155.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2007 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 194 instances into 95 LUTs, name keeping = 63%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1901/0 useful/useless nets, 1031/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 146 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 69 adder to BLE ...
SYN-4008 : Packed 69 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 95 LUT to BLE ...
SYN-4008 : Packed 95 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 91 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (91 nodes)...
SYN-4004 : #1: Packed 29 SEQ (1697 nodes)...
SYN-4004 : #2: Packed 47 SEQ (1741 nodes)...
SYN-4004 : #3: Packed 51 SEQ (2133 nodes)...
SYN-4004 : #4: Packed 56 SEQ (3533 nodes)...
SYN-4004 : #5: Packed 57 SEQ (3478 nodes)...
SYN-4004 : #6: Packed 58 SEQ (5516 nodes)...
SYN-4004 : #7: Packed 62 SEQ (7605 nodes)...
SYN-4004 : #8: Packed 62 SEQ (4402 nodes)...
SYN-4004 : #9: Packed 63 SEQ (856 nodes)...
SYN-4004 : #10: Packed 63 SEQ (0 nodes)...
SYN-4005 : Packed 63 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 91 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 123/831 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  1.138525s wall, 1.138807s user + 0.062400s system = 1.201208s CPU (105.5%)

RUN-1004 : used memory is 305 MB, reserved memory is 272 MB, peak memory is 454 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.442142s wall, 2.386815s user + 0.093601s system = 2.480416s CPU (101.6%)

RUN-1004 : used memory is 305 MB, reserved memory is 272 MB, peak memory is 454 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[0]_al_n375' to 'PWM0/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[10]_al_n376' to 'PWM0/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[11]_al_n386' to 'PWM0/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[12]_al_n387' to 'PWM0/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[13]_al_n388' to 'PWM0/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[14]_al_n389' to 'PWM0/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[15]_al_n390' to 'PWM0/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[16]_al_n391' to 'PWM0/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[17]_al_n392' to 'PWM0/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[18]_al_n393' to 'PWM0/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[19]_al_n394' to 'PWM0/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[1]_al_n385' to 'PWM0/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[20]_al_n395' to 'PWM0/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[21]_al_n396' to 'PWM0/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[22]_al_n397' to 'PWM0/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[23]_al_n398' to 'PWM0/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[2]_al_n384' to 'PWM0/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[3]_al_n383' to 'PWM0/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[4]_al_n382' to 'PWM0/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[5]_al_n381' to 'PWM0/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[6]_al_n380' to 'PWM0/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[7]_al_n379' to 'PWM0/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[8]_al_n378' to 'PWM0/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[9]_al_n377' to 'PWM0/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[0]_al_n399' to 'PWM1/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[10]_al_n400' to 'PWM1/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[11]_al_n410' to 'PWM1/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[12]_al_n411' to 'PWM1/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[13]_al_n412' to 'PWM1/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[14]_al_n413' to 'PWM1/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[15]_al_n414' to 'PWM1/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[16]_al_n415' to 'PWM1/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[17]_al_n416' to 'PWM1/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[18]_al_n417' to 'PWM1/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[19]_al_n418' to 'PWM1/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[1]_al_n409' to 'PWM1/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[20]_al_n419' to 'PWM1/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[21]_al_n420' to 'PWM1/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[22]_al_n421' to 'PWM1/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[23]_al_n422' to 'PWM1/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[2]_al_n408' to 'PWM1/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[3]_al_n407' to 'PWM1/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[4]_al_n406' to 'PWM1/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[5]_al_n405' to 'PWM1/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[6]_al_n404' to 'PWM1/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[7]_al_n403' to 'PWM1/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[8]_al_n402' to 'PWM1/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[9]_al_n401' to 'PWM1/RemaTxNum[9]'.
SYN-4016 : Net jtck driven by BUFG (35 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll SYS_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll SYS_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll SYS_PLL/pll_inst.
SYN-4024 : Net "rx_done" drive clk pins.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4025 : Tag rtl::Net rx_done as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_done to drive 49 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 616 instances
RUN-1001 : 250 mslices, 251 lslices, 103 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1635 nets
RUN-1001 : 865 nets have 2 pins
RUN-1001 : 613 nets have [3 - 5] pins
RUN-1001 : 87 nets have [6 - 10] pins
RUN-1001 : 33 nets have [11 - 20] pins
RUN-1001 : 34 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 614 instances, 501 slices, 17 macros(112 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 6420, tnet num: 1633, tinst num: 614, tnode num: 7948, tedge num: 10476.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1633 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.275568s wall, 0.265202s user + 0.015600s system = 0.280802s CPU (101.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 262482
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.865804
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(97): len = 180549, overlap = 22.5
PHY-3002 : Step(98): len = 139966, overlap = 26
PHY-3002 : Step(99): len = 116949, overlap = 31.75
PHY-3002 : Step(100): len = 101249, overlap = 38.25
PHY-3002 : Step(101): len = 88420.7, overlap = 46
PHY-3002 : Step(102): len = 77294.7, overlap = 53.25
PHY-3002 : Step(103): len = 68004.1, overlap = 61.75
PHY-3002 : Step(104): len = 59677.7, overlap = 67.25
PHY-3002 : Step(105): len = 53310.9, overlap = 69.75
PHY-3002 : Step(106): len = 47227.7, overlap = 75.75
PHY-3002 : Step(107): len = 44020.6, overlap = 76.5
PHY-3002 : Step(108): len = 41111.6, overlap = 79.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.77994e-06
PHY-3002 : Step(109): len = 40983.3, overlap = 79.75
PHY-3002 : Step(110): len = 40937.9, overlap = 79.25
PHY-3002 : Step(111): len = 40838.7, overlap = 78.75
PHY-3002 : Step(112): len = 40672.9, overlap = 77.75
PHY-3002 : Step(113): len = 41268.6, overlap = 71
PHY-3002 : Step(114): len = 42595.5, overlap = 61.5
PHY-3002 : Step(115): len = 41892.2, overlap = 60.75
PHY-3002 : Step(116): len = 41510.4, overlap = 57.5
PHY-3002 : Step(117): len = 41180.2, overlap = 55.75
PHY-3002 : Step(118): len = 41118, overlap = 55.25
PHY-3002 : Step(119): len = 40616.3, overlap = 54.75
PHY-3002 : Step(120): len = 40353.3, overlap = 55.25
PHY-3002 : Step(121): len = 39910.8, overlap = 55
PHY-3002 : Step(122): len = 39816.6, overlap = 54.75
PHY-3002 : Step(123): len = 39893, overlap = 54.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.55987e-06
PHY-3002 : Step(124): len = 40397.8, overlap = 55.25
PHY-3002 : Step(125): len = 40619.8, overlap = 55.25
PHY-3002 : Step(126): len = 40545.6, overlap = 51.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.72461e-05
PHY-3002 : Step(127): len = 41128.3, overlap = 50.5
PHY-3002 : Step(128): len = 42469.5, overlap = 46.5
PHY-3002 : Step(129): len = 42405.1, overlap = 38.5
PHY-3002 : Step(130): len = 42912.4, overlap = 39.25
PHY-3002 : Step(131): len = 43491.9, overlap = 40.25
PHY-3002 : Step(132): len = 43474.4, overlap = 40.75
PHY-3002 : Step(133): len = 44071, overlap = 42
PHY-3002 : Step(134): len = 44243, overlap = 42.25
PHY-3002 : Step(135): len = 44588.3, overlap = 47
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.44922e-05
PHY-3002 : Step(136): len = 44909.8, overlap = 47
PHY-3002 : Step(137): len = 45176.4, overlap = 42.25
PHY-3002 : Step(138): len = 45206.6, overlap = 42.25
PHY-3002 : Step(139): len = 44951, overlap = 37.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 6.45784e-05
PHY-3002 : Step(140): len = 45305.5, overlap = 42.25
PHY-3002 : Step(141): len = 45494.8, overlap = 37.75
PHY-3002 : Step(142): len = 45577.6, overlap = 42.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005604s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.865804
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.49123e-06
PHY-3002 : Step(143): len = 50097, overlap = 38.75
PHY-3002 : Step(144): len = 49570.3, overlap = 39.75
PHY-3002 : Step(145): len = 48232.1, overlap = 40.25
PHY-3002 : Step(146): len = 48122.4, overlap = 40.25
PHY-3002 : Step(147): len = 47998, overlap = 40
PHY-3002 : Step(148): len = 47903.9, overlap = 42
PHY-3002 : Step(149): len = 47321.7, overlap = 42.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.98246e-06
PHY-3002 : Step(150): len = 47085.6, overlap = 43.25
PHY-3002 : Step(151): len = 47088.1, overlap = 43.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.39649e-05
PHY-3002 : Step(152): len = 47190.9, overlap = 43
PHY-3002 : Step(153): len = 47581.2, overlap = 42.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.865804
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.25281e-05
PHY-3002 : Step(154): len = 47574.6, overlap = 73
PHY-3002 : Step(155): len = 48197.1, overlap = 69.75
PHY-3002 : Step(156): len = 49545.3, overlap = 62.75
PHY-3002 : Step(157): len = 49152.6, overlap = 61
PHY-3002 : Step(158): len = 49025.6, overlap = 61
PHY-3002 : Step(159): len = 48640.3, overlap = 61.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.50563e-05
PHY-3002 : Step(160): len = 48820.1, overlap = 61.25
PHY-3002 : Step(161): len = 49431.4, overlap = 61
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.01125e-05
PHY-3002 : Step(162): len = 50296.7, overlap = 57
PHY-3002 : Step(163): len = 51633.1, overlap = 53
PHY-3002 : Step(164): len = 51734.6, overlap = 53.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000100225
PHY-3002 : Step(165): len = 54094.1, overlap = 48
PHY-3002 : Step(166): len = 55519.4, overlap = 47.5
PHY-3002 : Step(167): len = 54898.5, overlap = 48.75
PHY-3002 : Step(168): len = 54468.9, overlap = 48.5
PHY-3002 : Step(169): len = 54886.1, overlap = 48.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000183438
PHY-3002 : Step(170): len = 56588.2, overlap = 47.25
PHY-3002 : Step(171): len = 57704.3, overlap = 46
PHY-3002 : Step(172): len = 59056, overlap = 41.75
PHY-3002 : Step(173): len = 59276.2, overlap = 41.75
PHY-3002 : Step(174): len = 59046.3, overlap = 40.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000366469
PHY-3002 : Step(175): len = 60562, overlap = 38.25
PHY-3002 : Step(176): len = 61293.1, overlap = 38.25
PHY-3002 : Step(177): len = 62039.7, overlap = 36.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.132182s wall, 0.124801s user + 0.062400s system = 0.187201s CPU (141.6%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.865804
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000376008
PHY-3002 : Step(178): len = 64594.1, overlap = 16.5
PHY-3002 : Step(179): len = 64096.3, overlap = 22.25
PHY-3002 : Step(180): len = 63178.5, overlap = 26
PHY-3002 : Step(181): len = 62525.7, overlap = 33.5
PHY-3002 : Step(182): len = 62329.9, overlap = 33.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000752016
PHY-3002 : Step(183): len = 63539.8, overlap = 33.25
PHY-3002 : Step(184): len = 63949.3, overlap = 29.25
PHY-3002 : Step(185): len = 64276.5, overlap = 26.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00143384
PHY-3002 : Step(186): len = 65051.7, overlap = 24.5
PHY-3002 : Step(187): len = 65521.3, overlap = 22.25
PHY-3002 : Step(188): len = 66333.6, overlap = 21.5
PHY-3002 : Step(189): len = 66286.7, overlap = 22.25
PHY-3002 : Step(190): len = 66120.4, overlap = 22.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009174s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 67688.2, Over = 0
PHY-3001 : Spreading special nets. 7 overflows in 750 tiles.
PHY-3001 : 10 instances has been re-located, deltaX = 10, deltaY = 8.
PHY-3001 : Final: Len = 67906.2, Over = 0
RUN-1003 : finish command "place" in  4.279248s wall, 5.148033s user + 0.951606s system = 6.099639s CPU (142.5%)

RUN-1004 : used memory is 307 MB, reserved memory is 273 MB, peak memory is 454 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 633 to 458
PHY-1001 : Pin misalignment score is improved from 458 to 453
PHY-1001 : Pin misalignment score is improved from 453 to 452
PHY-1001 : Pin misalignment score is improved from 452 to 452
PHY-1001 : Pin local connectivity score is improved from 131 to 0
PHY-1001 : Pin misalignment score is improved from 523 to 462
PHY-1001 : Pin misalignment score is improved from 462 to 461
PHY-1001 : Pin misalignment score is improved from 461 to 461
PHY-1001 : Pin local connectivity score is improved from 56 to 0
PHY-1001 : End pin swap;  0.523121s wall, 0.514803s user + 0.000000s system = 0.514803s CPU (98.4%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 616 instances
RUN-1001 : 250 mslices, 251 lslices, 103 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1635 nets
RUN-1001 : 865 nets have 2 pins
RUN-1001 : 613 nets have [3 - 5] pins
RUN-1001 : 87 nets have [6 - 10] pins
RUN-1001 : 33 nets have [11 - 20] pins
RUN-1001 : 34 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 80752, over cnt = 310(3%), over = 541, worst = 13
PHY-1002 : len = 82512, over cnt = 172(2%), over = 282, worst = 10
PHY-1002 : len = 83904, over cnt = 152(1%), over = 214, worst = 7
PHY-1002 : len = 86912, over cnt = 50(0%), over = 69, worst = 5
PHY-1002 : len = 87832, over cnt = 30(0%), over = 45, worst = 5
PHY-1002 : len = 88264, over cnt = 29(0%), over = 42, worst = 4
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 6420, tnet num: 1633, tinst num: 614, tnode num: 7948, tedge num: 10476.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1633 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 4 out of 1635 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1633 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  1.092626s wall, 1.060807s user + 0.000000s system = 1.060807s CPU (97.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12112, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.075943s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (102.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12112, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000036s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 159776, over cnt = 97(0%), over = 97, worst = 1
PHY-1001 : End Routed; 7.044490s wall, 7.597249s user + 0.109201s system = 7.706449s CPU (109.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 158128, over cnt = 21(0%), over = 21, worst = 1
PHY-1001 : End DR Iter 1; 0.335062s wall, 0.327602s user + 0.000000s system = 0.327602s CPU (97.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 158264, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.062233s wall, 0.046800s user + 0.015600s system = 0.062400s CPU (100.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 158296, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 158296
PHY-1001 : End DR Iter 3; 0.020915s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (149.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  9.851424s wall, 10.218065s user + 0.202801s system = 10.420867s CPU (105.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  11.573985s wall, 11.902876s user + 0.202801s system = 12.105678s CPU (104.6%)

RUN-1004 : used memory is 324 MB, reserved memory is 288 MB, peak memory is 454 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                  961   out of   4480   21.45%
#reg                  741   out of   4480   16.54%
#le                   989
  #lut only           248   out of    989   25.08%
  #reg only            28   out of    989    2.83%
  #lut&reg            713   out of    989   72.09%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                5   out of      6   83.33%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.126878s wall, 1.076407s user + 0.109201s system = 1.185608s CPU (105.2%)

RUN-1004 : used memory is 325 MB, reserved memory is 289 MB, peak memory is 454 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 6420, tnet num: 1633, tinst num: 614, tnode num: 7948, tedge num: 10476.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1633 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 5, clk_num = 1.
TMR-5009 WARNING: There are(is) 2 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  1.224893s wall, 1.263608s user + 0.046800s system = 1.310408s CPU (107.0%)

RUN-1004 : used memory is 398 MB, reserved memory is 361 MB, peak memory is 454 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 616
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 1635, pip num: 14309
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 729 valid insts, and 39034 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc" in  8.549976s wall, 14.133691s user + 0.093601s system = 14.227291s CPU (166.4%)

RUN-1004 : used memory is 407 MB, reserved memory is 371 MB, peak memory is 454 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.340278s wall, 1.263608s user + 0.078001s system = 1.341609s CPU (100.1%)

RUN-1004 : used memory is 517 MB, reserved memory is 480 MB, peak memory is 519 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.812444s wall, 3.837625s user + 0.967206s system = 4.804831s CPU (17.9%)

RUN-1004 : used memory is 518 MB, reserved memory is 482 MB, peak memory is 520 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.871668s wall, 0.327602s user + 0.202801s system = 0.530403s CPU (7.7%)

RUN-1004 : used memory is 464 MB, reserved memory is 428 MB, peak memory is 520 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  35.786594s wall, 5.928038s user + 1.310408s system = 7.238446s CPU (20.2%)

RUN-1004 : used memory is 453 MB, reserved memory is 419 MB, peak memory is 520 MB
GUI-1001 : Download success!
