ckid0_0:@|S:ULPI_CLK@|E:reset_sync_ulpi[2]@|F:@syn_dgcc_clockid0_0==1@|M:ClockId_0_0
ckid0_1:@|S:u_lpddr3.pll_inst.CLKOP@|E:u_lpddr3.toggle_counter[7:0]@|F:@syn_dgcc_clockid0_1==1@|M:ClockId_0_1
ckid0_2:@|S:ETH_REFCLK@|E:reset_sync_rgmii[2]@|F:@syn_dgcc_clockid0_2==1@|M:ClockId_0_2
ckid0_3:@|S:CLK_100MHZ@|E:reset_sync_100mhz[2]@|F:@syn_dgcc_clockid0_3==1@|M:ClockId_0_3
