[ START MERGED ]
Streamer1/FIFOBLOCK/cnt_con Streamer1/FIFOBLOCK/wren_i
Streamer1/FIFOBLOCK/fcnt_en Streamer1/FIFOBLOCK/wren_i
Streamer1/FIFOBLOCK/wren_i_inv Streamer1/FIFOBLOCK/wren_i
Streamer1/FIFOBLOCK/invout_1 Streamer1/FIFOBLOCK/Full
[ END MERGED ]
[ START CLIPPED ]
Streamer1/FIFOBLOCK/invout_0
Streamer1/FIFOBLOCK/co1_1
Streamer1/FIFOBLOCK/co2_1
Streamer1/FIFOBLOCK/co3_1
Streamer1/FIFOBLOCK/cmp_le_1_c
Streamer1/FIFOBLOCK/cmp_le_1
Streamer1/FIFOBLOCK/co0_1
Streamer1/FIFOBLOCK/cmp_ci
Streamer1/FIFOBLOCK/Empty
Streamer1/FIFOBLOCK/empty_d
Streamer1/FIFOBLOCK/VCC
Streamer1/FIFOBLOCK/GND
Streamer1/FIFOBLOCK/rden_i
Streamer1/FIFOBLOCK/rden_i_inv
RdRegisters.ClockTicks_1_s_31_0_S1
RdRegisters.ClockTicks_1_s_31_0_COUT
Packetiser/un1_BytesReceived_3_a_4_cry_0_0_S1
Packetiser/un1_BytesReceived_3_a_4_cry_0_0_S0
Packetiser/N_1
Packetiser/un1_BytesReceived_3_a_4_cry_7_0_COUT
Packetiser/un1_BytesReceived_3_0_I_1_0_S1
Packetiser/un1_BytesReceived_3_0_I_1_0_S0
Packetiser/N_2
Packetiser/un1_BytesReceived_3_0_I_21_0_S1
Packetiser/un1_BytesReceived_3_0_I_21_0_S0
Packetiser/un1_BytesReceived_3_0_I_9_0_S1
Packetiser/un1_BytesReceived_3_0_I_9_0_S0
Packetiser/un1_BytesReceived_3_0_I_27_0_S1
Packetiser/un1_BytesReceived_3_0_I_27_0_COUT
Packetiser/UART_Inst/txClkCount_4_cry_0_0_S0
Packetiser/UART_Inst/N_1
Packetiser/UART_Inst/txClkCount_4_s_9_0_S1
Packetiser/UART_Inst/txClkCount_4_s_9_0_COUT
Packetiser/UART_Inst/un4_rxClkCount_cry_0_0_S1
Packetiser/UART_Inst/un4_rxClkCount_cry_0_0_S0
Packetiser/UART_Inst/N_2
Packetiser/UART_Inst/un4_rxClkCount_s_9_0_S1
Packetiser/UART_Inst/un4_rxClkCount_s_9_0_COUT
Streamer1/FIFOBLOCK/g_cmp_ci_a_S1
Streamer1/FIFOBLOCK/g_cmp_ci_a_S0
Streamer1/FIFOBLOCK/a0_S1
Streamer1/FIFOBLOCK/a0_COUT
Streamer1/FIFOBLOCK/e_cmp_ci_a_S1
Streamer1/FIFOBLOCK/e_cmp_ci_a_S0
Streamer1/FIFOBLOCK/bdcnt_bctr_cia_S1
Streamer1/FIFOBLOCK/bdcnt_bctr_cia_S0
Streamer1/FIFOBLOCK/a1_S1
Streamer1/FIFOBLOCK/a1_COUT
Streamer1/FIFOBLOCK/bdcnt_bctr_4_NC1
Streamer1/FIFOBLOCK/co4
RdRegisters.ClockTicks_1_cry_0_0_S1
RdRegisters.ClockTicks_1_cry_0_0_S0
N_1
[ END CLIPPED ]
[ START DESIGN PREFS ]
SCHEMATIC START ;
# map:  version Diamond (64-bit) 3.12.0.240.2 -- WARNING: Map write only section -- Mon Jul 18 14:50:32 2022

SYSCONFIG DONE_OD=ON DONE_EX=OFF CONFIG_SECURE=OFF WAKE_UP=21 WAKE_ON_LOCK=OFF INBUF=ON MASTER_SPI_PORT=DISABLE SLAVE_SPI_PORT=DISABLE MY_ASSP=OFF ONE_TIME_PROGRAM=OFF ;
LOCATE COMP "opUART_Tx" SITE "109" ;
LOCATE COMP "ipClk" SITE "21" ;
LOCATE COMP "opLED[7]" SITE "37" ;
LOCATE COMP "opLED[6]" SITE "38" ;
LOCATE COMP "opLED[5]" SITE "39" ;
LOCATE COMP "opLED[4]" SITE "40" ;
LOCATE COMP "opLED[3]" SITE "43" ;
LOCATE COMP "opLED[2]" SITE "44" ;
LOCATE COMP "opLED[1]" SITE "45" ;
LOCATE COMP "opLED[0]" SITE "46" ;
LOCATE COMP "ipBtn[3]" SITE "50" ;
LOCATE COMP "ipBtn[2]" SITE "53" ;
LOCATE COMP "ipBtn[1]" SITE "52" ;
LOCATE COMP "ipBtn[0]" SITE "54" ;
LOCATE COMP "ipUART_Rx" SITE "110" ;
LOCATE COMP "ipReset" SITE "19" ;
FREQUENCY PORT "ipClk" 50.000000 MHz ;
SCHEMATIC END ;
[ END DESIGN PREFS ]
