info x 51 510 0 0 0 0 0 0 0 0 0 0 0 0 0 0 VHDL
col x 257 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
radix x 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
entity name 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 pf
term mark 155 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
vlib save 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

var add 1 0 0 226 7 0 257 100 50 50 10 10 0 0 0 0 CLKInstd_logicRISING_EDGECLK
var add 2 0 0 98 7 0 257 100 50 50 10 10 0 0 0 0 RSTInstd_logicRISING_EDGECLK
var add 3 0 0 98 7 0 257 100 50 50 10 10 0 0 0 0 DINInstd_logicRISING_EDGECLK
var add 4 0 0 98 7 0 257 100 50 50 10 10 0 0 0 0 DISInstd_logicRISING_EDGECLK
var add 5 0 0 98 8 0 257 100 50 50 10 10 0 0 0 0 BOutstd_logicRISING_EDGECLK
var add 6 0 0 98 8 0 257 100 50 50 10 10 0 0 0 0 DOUTOutstd_logicRISING_EDGECLK
vdone xxx 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
npos xxx 74 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
cell fill 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 2 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 2 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 2 56 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 2 64 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 2 108 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 2 112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 3 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 3 12 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 3 24 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 3 28 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 3 32 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 3 36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 3 40 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 3 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 3 68 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 3 72 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 3 80 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 3 84 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 3 112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 3 120 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 3 124 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 3 128 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 4 128 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
time info 50 50 10 10 50 50 1 1 0 0 0 0 0 0 0 0 nsCLK
font save -14 0 400 49 0 0 0 0 0 0 0 0 0 0 0 0 Times New Roman
src mod 0 3924656604 30423502 0 0 0 0 0 0 0 0 0 0 0 0 0 PF.vhd
utd false 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
cellenab on 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
grid on 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
com add 1 1 0 170 8 0 -67 0 0 0 0 0 0 0 0 0 Waveform created by
HDL Bencher 6.1i
Source = PF.vhd
Tue Jan 27 00:37:14 2015
opt vhdl87 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
NumClocks x 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
clock_1 name 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CLK
Zoom_level x 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3.37500000000000
