$date
	Thu Apr 30 14:40:41 2020
$end
$version
	ModelSim Version 10.6d
$end
$timescale
	1ns
$end

$scope module proc_hier_pbench $end
$var wire 1 ! PC [15] $end
$var wire 1 " PC [14] $end
$var wire 1 # PC [13] $end
$var wire 1 $ PC [12] $end
$var wire 1 % PC [11] $end
$var wire 1 & PC [10] $end
$var wire 1 ' PC [9] $end
$var wire 1 ( PC [8] $end
$var wire 1 ) PC [7] $end
$var wire 1 * PC [6] $end
$var wire 1 + PC [5] $end
$var wire 1 , PC [4] $end
$var wire 1 - PC [3] $end
$var wire 1 . PC [2] $end
$var wire 1 / PC [1] $end
$var wire 1 0 PC [0] $end
$var wire 1 1 Inst [15] $end
$var wire 1 2 Inst [14] $end
$var wire 1 3 Inst [13] $end
$var wire 1 4 Inst [12] $end
$var wire 1 5 Inst [11] $end
$var wire 1 6 Inst [10] $end
$var wire 1 7 Inst [9] $end
$var wire 1 8 Inst [8] $end
$var wire 1 9 Inst [7] $end
$var wire 1 : Inst [6] $end
$var wire 1 ; Inst [5] $end
$var wire 1 < Inst [4] $end
$var wire 1 = Inst [3] $end
$var wire 1 > Inst [2] $end
$var wire 1 ? Inst [1] $end
$var wire 1 @ Inst [0] $end
$var wire 1 A RegWrite $end
$var wire 1 B WriteRegister [2] $end
$var wire 1 C WriteRegister [1] $end
$var wire 1 D WriteRegister [0] $end
$var wire 1 E WriteData [15] $end
$var wire 1 F WriteData [14] $end
$var wire 1 G WriteData [13] $end
$var wire 1 H WriteData [12] $end
$var wire 1 I WriteData [11] $end
$var wire 1 J WriteData [10] $end
$var wire 1 K WriteData [9] $end
$var wire 1 L WriteData [8] $end
$var wire 1 M WriteData [7] $end
$var wire 1 N WriteData [6] $end
$var wire 1 O WriteData [5] $end
$var wire 1 P WriteData [4] $end
$var wire 1 Q WriteData [3] $end
$var wire 1 R WriteData [2] $end
$var wire 1 S WriteData [1] $end
$var wire 1 T WriteData [0] $end
$var wire 1 U MemWrite $end
$var wire 1 V MemRead $end
$var wire 1 W MemAddress [15] $end
$var wire 1 X MemAddress [14] $end
$var wire 1 Y MemAddress [13] $end
$var wire 1 Z MemAddress [12] $end
$var wire 1 [ MemAddress [11] $end
$var wire 1 \ MemAddress [10] $end
$var wire 1 ] MemAddress [9] $end
$var wire 1 ^ MemAddress [8] $end
$var wire 1 _ MemAddress [7] $end
$var wire 1 ` MemAddress [6] $end
$var wire 1 a MemAddress [5] $end
$var wire 1 b MemAddress [4] $end
$var wire 1 c MemAddress [3] $end
$var wire 1 d MemAddress [2] $end
$var wire 1 e MemAddress [1] $end
$var wire 1 f MemAddress [0] $end
$var wire 1 g MemDataIn [15] $end
$var wire 1 h MemDataIn [14] $end
$var wire 1 i MemDataIn [13] $end
$var wire 1 j MemDataIn [12] $end
$var wire 1 k MemDataIn [11] $end
$var wire 1 l MemDataIn [10] $end
$var wire 1 m MemDataIn [9] $end
$var wire 1 n MemDataIn [8] $end
$var wire 1 o MemDataIn [7] $end
$var wire 1 p MemDataIn [6] $end
$var wire 1 q MemDataIn [5] $end
$var wire 1 r MemDataIn [4] $end
$var wire 1 s MemDataIn [3] $end
$var wire 1 t MemDataIn [2] $end
$var wire 1 u MemDataIn [1] $end
$var wire 1 v MemDataIn [0] $end
$var wire 1 w MemDataOut [15] $end
$var wire 1 x MemDataOut [14] $end
$var wire 1 y MemDataOut [13] $end
$var wire 1 z MemDataOut [12] $end
$var wire 1 { MemDataOut [11] $end
$var wire 1 | MemDataOut [10] $end
$var wire 1 } MemDataOut [9] $end
$var wire 1 ~ MemDataOut [8] $end
$var wire 1 !! MemDataOut [7] $end
$var wire 1 "! MemDataOut [6] $end
$var wire 1 #! MemDataOut [5] $end
$var wire 1 $! MemDataOut [4] $end
$var wire 1 %! MemDataOut [3] $end
$var wire 1 &! MemDataOut [2] $end
$var wire 1 '! MemDataOut [1] $end
$var wire 1 (! MemDataOut [0] $end
$var wire 1 )! DCacheHit $end
$var wire 1 *! ICacheHit $end
$var wire 1 +! DCacheReq $end
$var wire 1 ,! ICacheReq $end
$var wire 1 -! Halt $end
$var integer 32 .! inst_count $end
$var integer 32 /! trace_file $end
$var integer 32 0! sim_log_file $end
$var integer 32 1! DCacheHit_count $end
$var integer 32 2! ICacheHit_count $end
$var integer 32 3! DCacheReq_count $end
$var integer 32 4! ICacheReq_count $end
$var wire 1 5! PC_IFID [15] $end
$var wire 1 6! PC_IFID [14] $end
$var wire 1 7! PC_IFID [13] $end
$var wire 1 8! PC_IFID [12] $end
$var wire 1 9! PC_IFID [11] $end
$var wire 1 :! PC_IFID [10] $end
$var wire 1 ;! PC_IFID [9] $end
$var wire 1 <! PC_IFID [8] $end
$var wire 1 =! PC_IFID [7] $end
$var wire 1 >! PC_IFID [6] $end
$var wire 1 ?! PC_IFID [5] $end
$var wire 1 @! PC_IFID [4] $end
$var wire 1 A! PC_IFID [3] $end
$var wire 1 B! PC_IFID [2] $end
$var wire 1 C! PC_IFID [1] $end
$var wire 1 D! PC_IFID [0] $end
$var wire 1 E! PC_IDEX [15] $end
$var wire 1 F! PC_IDEX [14] $end
$var wire 1 G! PC_IDEX [13] $end
$var wire 1 H! PC_IDEX [12] $end
$var wire 1 I! PC_IDEX [11] $end
$var wire 1 J! PC_IDEX [10] $end
$var wire 1 K! PC_IDEX [9] $end
$var wire 1 L! PC_IDEX [8] $end
$var wire 1 M! PC_IDEX [7] $end
$var wire 1 N! PC_IDEX [6] $end
$var wire 1 O! PC_IDEX [5] $end
$var wire 1 P! PC_IDEX [4] $end
$var wire 1 Q! PC_IDEX [3] $end
$var wire 1 R! PC_IDEX [2] $end
$var wire 1 S! PC_IDEX [1] $end
$var wire 1 T! PC_IDEX [0] $end
$var wire 1 U! PC_EXMEM [15] $end
$var wire 1 V! PC_EXMEM [14] $end
$var wire 1 W! PC_EXMEM [13] $end
$var wire 1 X! PC_EXMEM [12] $end
$var wire 1 Y! PC_EXMEM [11] $end
$var wire 1 Z! PC_EXMEM [10] $end
$var wire 1 [! PC_EXMEM [9] $end
$var wire 1 \! PC_EXMEM [8] $end
$var wire 1 ]! PC_EXMEM [7] $end
$var wire 1 ^! PC_EXMEM [6] $end
$var wire 1 _! PC_EXMEM [5] $end
$var wire 1 `! PC_EXMEM [4] $end
$var wire 1 a! PC_EXMEM [3] $end
$var wire 1 b! PC_EXMEM [2] $end
$var wire 1 c! PC_EXMEM [1] $end
$var wire 1 d! PC_EXMEM [0] $end
$var wire 1 e! PC_MEMWB [15] $end
$var wire 1 f! PC_MEMWB [14] $end
$var wire 1 g! PC_MEMWB [13] $end
$var wire 1 h! PC_MEMWB [12] $end
$var wire 1 i! PC_MEMWB [11] $end
$var wire 1 j! PC_MEMWB [10] $end
$var wire 1 k! PC_MEMWB [9] $end
$var wire 1 l! PC_MEMWB [8] $end
$var wire 1 m! PC_MEMWB [7] $end
$var wire 1 n! PC_MEMWB [6] $end
$var wire 1 o! PC_MEMWB [5] $end
$var wire 1 p! PC_MEMWB [4] $end
$var wire 1 q! PC_MEMWB [3] $end
$var wire 1 r! PC_MEMWB [2] $end
$var wire 1 s! PC_MEMWB [1] $end
$var wire 1 t! PC_MEMWB [0] $end

$scope module DUT $end
$var wire 1 u! clk $end
$var wire 1 v! err $end
$var wire 1 w! rst $end

$scope module c0 $end
$var reg 1 x! clk $end
$var reg 1 y! rst $end
$var wire 1 v! err $end
$var integer 32 z! cycle_count $end
$upscope $end

$scope module p0 $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 v! err $end
$var wire 1 {! regWriteIn $end
$var wire 1 |! regWriteOut $end
$var wire 1 }! btr $end
$var wire 1 ~! aluSrc $end
$var wire 1 !" memWrite $end
$var wire 1 "" memRead $end
$var wire 1 #" MemToReg $end
$var wire 1 $" noOp $end
$var wire 1 %" slbi $end
$var wire 1 &" lbi $end
$var wire 1 '" stuCtl $end
$var wire 1 (" PCsrc $end
$var wire 1 )" decode_err $end
$var wire 1 *" sl $end
$var wire 1 +" sco $end
$var wire 1 ," seq $end
$var wire 1 -" ror $end
$var wire 1 ." Decode_Rs [2] $end
$var wire 1 /" Decode_Rs [1] $end
$var wire 1 0" Decode_Rs [0] $end
$var wire 1 1" Decode_Rt [2] $end
$var wire 1 2" Decode_Rt [1] $end
$var wire 1 3" Decode_Rt [0] $end
$var wire 1 4" RdIn [2] $end
$var wire 1 5" RdIn [1] $end
$var wire 1 6" RdIn [0] $end
$var wire 1 7" RdOut [2] $end
$var wire 1 8" RdOut [1] $end
$var wire 1 9" RdOut [0] $end
$var wire 1 :" aluOp [2] $end
$var wire 1 ;" aluOp [1] $end
$var wire 1 <" aluOp [0] $end
$var wire 1 =" branchCtl [2] $end
$var wire 1 >" branchCtl [1] $end
$var wire 1 ?" branchCtl [0] $end
$var wire 1 @" jumpCtl [2] $end
$var wire 1 A" jumpCtl [1] $end
$var wire 1 B" jumpCtl [0] $end
$var wire 1 C" Fetch_Rs [2] $end
$var wire 1 D" Fetch_Rs [1] $end
$var wire 1 E" Fetch_Rs [0] $end
$var wire 1 F" Fetch_Rt [2] $end
$var wire 1 G" Fetch_Rt [1] $end
$var wire 1 H" Fetch_Rt [0] $end
$var wire 1 I" instr [15] $end
$var wire 1 J" instr [14] $end
$var wire 1 K" instr [13] $end
$var wire 1 L" instr [12] $end
$var wire 1 M" instr [11] $end
$var wire 1 N" instr [10] $end
$var wire 1 O" instr [9] $end
$var wire 1 P" instr [8] $end
$var wire 1 Q" instr [7] $end
$var wire 1 R" instr [6] $end
$var wire 1 S" instr [5] $end
$var wire 1 T" instr [4] $end
$var wire 1 U" instr [3] $end
$var wire 1 V" instr [2] $end
$var wire 1 W" instr [1] $end
$var wire 1 X" instr [0] $end
$var wire 1 Y" fetch_instr [15] $end
$var wire 1 Z" fetch_instr [14] $end
$var wire 1 [" fetch_instr [13] $end
$var wire 1 \" fetch_instr [12] $end
$var wire 1 ]" fetch_instr [11] $end
$var wire 1 ^" fetch_instr [10] $end
$var wire 1 _" fetch_instr [9] $end
$var wire 1 `" fetch_instr [8] $end
$var wire 1 a" fetch_instr [7] $end
$var wire 1 b" fetch_instr [6] $end
$var wire 1 c" fetch_instr [5] $end
$var wire 1 d" fetch_instr [4] $end
$var wire 1 e" fetch_instr [3] $end
$var wire 1 f" fetch_instr [2] $end
$var wire 1 g" fetch_instr [1] $end
$var wire 1 h" fetch_instr [0] $end
$var wire 1 i" decode_instr [15] $end
$var wire 1 j" decode_instr [14] $end
$var wire 1 k" decode_instr [13] $end
$var wire 1 l" decode_instr [12] $end
$var wire 1 m" decode_instr [11] $end
$var wire 1 n" decode_instr [10] $end
$var wire 1 o" decode_instr [9] $end
$var wire 1 p" decode_instr [8] $end
$var wire 1 q" decode_instr [7] $end
$var wire 1 r" decode_instr [6] $end
$var wire 1 s" decode_instr [5] $end
$var wire 1 t" decode_instr [4] $end
$var wire 1 u" decode_instr [3] $end
$var wire 1 v" decode_instr [2] $end
$var wire 1 w" decode_instr [1] $end
$var wire 1 x" decode_instr [0] $end
$var wire 1 y" next_pc [15] $end
$var wire 1 z" next_pc [14] $end
$var wire 1 {" next_pc [13] $end
$var wire 1 |" next_pc [12] $end
$var wire 1 }" next_pc [11] $end
$var wire 1 ~" next_pc [10] $end
$var wire 1 !# next_pc [9] $end
$var wire 1 "# next_pc [8] $end
$var wire 1 ## next_pc [7] $end
$var wire 1 $# next_pc [6] $end
$var wire 1 %# next_pc [5] $end
$var wire 1 &# next_pc [4] $end
$var wire 1 '# next_pc [3] $end
$var wire 1 (# next_pc [2] $end
$var wire 1 )# next_pc [1] $end
$var wire 1 *# next_pc [0] $end
$var wire 1 +# exImmVal [15] $end
$var wire 1 ,# exImmVal [14] $end
$var wire 1 -# exImmVal [13] $end
$var wire 1 .# exImmVal [12] $end
$var wire 1 /# exImmVal [11] $end
$var wire 1 0# exImmVal [10] $end
$var wire 1 1# exImmVal [9] $end
$var wire 1 2# exImmVal [8] $end
$var wire 1 3# exImmVal [7] $end
$var wire 1 4# exImmVal [6] $end
$var wire 1 5# exImmVal [5] $end
$var wire 1 6# exImmVal [4] $end
$var wire 1 7# exImmVal [3] $end
$var wire 1 8# exImmVal [2] $end
$var wire 1 9# exImmVal [1] $end
$var wire 1 :# exImmVal [0] $end
$var wire 1 ;# jump [15] $end
$var wire 1 <# jump [14] $end
$var wire 1 =# jump [13] $end
$var wire 1 ># jump [12] $end
$var wire 1 ?# jump [11] $end
$var wire 1 @# jump [10] $end
$var wire 1 A# jump [9] $end
$var wire 1 B# jump [8] $end
$var wire 1 C# jump [7] $end
$var wire 1 D# jump [6] $end
$var wire 1 E# jump [5] $end
$var wire 1 F# jump [4] $end
$var wire 1 G# jump [3] $end
$var wire 1 H# jump [2] $end
$var wire 1 I# jump [1] $end
$var wire 1 J# jump [0] $end
$var wire 1 K# Out [15] $end
$var wire 1 L# Out [14] $end
$var wire 1 M# Out [13] $end
$var wire 1 N# Out [12] $end
$var wire 1 O# Out [11] $end
$var wire 1 P# Out [10] $end
$var wire 1 Q# Out [9] $end
$var wire 1 R# Out [8] $end
$var wire 1 S# Out [7] $end
$var wire 1 T# Out [6] $end
$var wire 1 U# Out [5] $end
$var wire 1 V# Out [4] $end
$var wire 1 W# Out [3] $end
$var wire 1 X# Out [2] $end
$var wire 1 Y# Out [1] $end
$var wire 1 Z# Out [0] $end
$var wire 1 [# wrData [15] $end
$var wire 1 \# wrData [14] $end
$var wire 1 ]# wrData [13] $end
$var wire 1 ^# wrData [12] $end
$var wire 1 _# wrData [11] $end
$var wire 1 `# wrData [10] $end
$var wire 1 a# wrData [9] $end
$var wire 1 b# wrData [8] $end
$var wire 1 c# wrData [7] $end
$var wire 1 d# wrData [6] $end
$var wire 1 e# wrData [5] $end
$var wire 1 f# wrData [4] $end
$var wire 1 g# wrData [3] $end
$var wire 1 h# wrData [2] $end
$var wire 1 i# wrData [1] $end
$var wire 1 j# wrData [0] $end
$var wire 1 k# regData1 [15] $end
$var wire 1 l# regData1 [14] $end
$var wire 1 m# regData1 [13] $end
$var wire 1 n# regData1 [12] $end
$var wire 1 o# regData1 [11] $end
$var wire 1 p# regData1 [10] $end
$var wire 1 q# regData1 [9] $end
$var wire 1 r# regData1 [8] $end
$var wire 1 s# regData1 [7] $end
$var wire 1 t# regData1 [6] $end
$var wire 1 u# regData1 [5] $end
$var wire 1 v# regData1 [4] $end
$var wire 1 w# regData1 [3] $end
$var wire 1 x# regData1 [2] $end
$var wire 1 y# regData1 [1] $end
$var wire 1 z# regData1 [0] $end
$var wire 1 {# regData2 [15] $end
$var wire 1 |# regData2 [14] $end
$var wire 1 }# regData2 [13] $end
$var wire 1 ~# regData2 [12] $end
$var wire 1 !$ regData2 [11] $end
$var wire 1 "$ regData2 [10] $end
$var wire 1 #$ regData2 [9] $end
$var wire 1 $$ regData2 [8] $end
$var wire 1 %$ regData2 [7] $end
$var wire 1 &$ regData2 [6] $end
$var wire 1 '$ regData2 [5] $end
$var wire 1 ($ regData2 [4] $end
$var wire 1 )$ regData2 [3] $end
$var wire 1 *$ regData2 [2] $end
$var wire 1 +$ regData2 [1] $end
$var wire 1 ,$ regData2 [0] $end
$var wire 1 -$ read1Data [15] $end
$var wire 1 .$ read1Data [14] $end
$var wire 1 /$ read1Data [13] $end
$var wire 1 0$ read1Data [12] $end
$var wire 1 1$ read1Data [11] $end
$var wire 1 2$ read1Data [10] $end
$var wire 1 3$ read1Data [9] $end
$var wire 1 4$ read1Data [8] $end
$var wire 1 5$ read1Data [7] $end
$var wire 1 6$ read1Data [6] $end
$var wire 1 7$ read1Data [5] $end
$var wire 1 8$ read1Data [4] $end
$var wire 1 9$ read1Data [3] $end
$var wire 1 :$ read1Data [2] $end
$var wire 1 ;$ read1Data [1] $end
$var wire 1 <$ read1Data [0] $end
$var wire 1 =$ read2Data [15] $end
$var wire 1 >$ read2Data [14] $end
$var wire 1 ?$ read2Data [13] $end
$var wire 1 @$ read2Data [12] $end
$var wire 1 A$ read2Data [11] $end
$var wire 1 B$ read2Data [10] $end
$var wire 1 C$ read2Data [9] $end
$var wire 1 D$ read2Data [8] $end
$var wire 1 E$ read2Data [7] $end
$var wire 1 F$ read2Data [6] $end
$var wire 1 G$ read2Data [5] $end
$var wire 1 H$ read2Data [4] $end
$var wire 1 I$ read2Data [3] $end
$var wire 1 J$ read2Data [2] $end
$var wire 1 K$ read2Data [1] $end
$var wire 1 L$ read2Data [0] $end
$var wire 1 M$ aluOut [15] $end
$var wire 1 N$ aluOut [14] $end
$var wire 1 O$ aluOut [13] $end
$var wire 1 P$ aluOut [12] $end
$var wire 1 Q$ aluOut [11] $end
$var wire 1 R$ aluOut [10] $end
$var wire 1 S$ aluOut [9] $end
$var wire 1 T$ aluOut [8] $end
$var wire 1 U$ aluOut [7] $end
$var wire 1 V$ aluOut [6] $end
$var wire 1 W$ aluOut [5] $end
$var wire 1 X$ aluOut [4] $end
$var wire 1 Y$ aluOut [3] $end
$var wire 1 Z$ aluOut [2] $end
$var wire 1 [$ aluOut [1] $end
$var wire 1 \$ aluOut [0] $end
$var wire 1 ]$ writeData [15] $end
$var wire 1 ^$ writeData [14] $end
$var wire 1 _$ writeData [13] $end
$var wire 1 `$ writeData [12] $end
$var wire 1 a$ writeData [11] $end
$var wire 1 b$ writeData [10] $end
$var wire 1 c$ writeData [9] $end
$var wire 1 d$ writeData [8] $end
$var wire 1 e$ writeData [7] $end
$var wire 1 f$ writeData [6] $end
$var wire 1 g$ writeData [5] $end
$var wire 1 h$ writeData [4] $end
$var wire 1 i$ writeData [3] $end
$var wire 1 j$ writeData [2] $end
$var wire 1 k$ writeData [1] $end
$var wire 1 l$ writeData [0] $end
$var wire 1 m$ memoryOut [15] $end
$var wire 1 n$ memoryOut [14] $end
$var wire 1 o$ memoryOut [13] $end
$var wire 1 p$ memoryOut [12] $end
$var wire 1 q$ memoryOut [11] $end
$var wire 1 r$ memoryOut [10] $end
$var wire 1 s$ memoryOut [9] $end
$var wire 1 t$ memoryOut [8] $end
$var wire 1 u$ memoryOut [7] $end
$var wire 1 v$ memoryOut [6] $end
$var wire 1 w$ memoryOut [5] $end
$var wire 1 x$ memoryOut [4] $end
$var wire 1 y$ memoryOut [3] $end
$var wire 1 z$ memoryOut [2] $end
$var wire 1 {$ memoryOut [1] $end
$var wire 1 |$ memoryOut [0] $end
$var wire 1 }$ PC_inc [15] $end
$var wire 1 ~$ PC_inc [14] $end
$var wire 1 !% PC_inc [13] $end
$var wire 1 "% PC_inc [12] $end
$var wire 1 #% PC_inc [11] $end
$var wire 1 $% PC_inc [10] $end
$var wire 1 %% PC_inc [9] $end
$var wire 1 &% PC_inc [8] $end
$var wire 1 '% PC_inc [7] $end
$var wire 1 (% PC_inc [6] $end
$var wire 1 )% PC_inc [5] $end
$var wire 1 *% PC_inc [4] $end
$var wire 1 +% PC_inc [3] $end
$var wire 1 ,% PC_inc [2] $end
$var wire 1 -% PC_inc [1] $end
$var wire 1 .% PC_inc [0] $end
$var wire 1 /% PC [15] $end
$var wire 1 0% PC [14] $end
$var wire 1 1% PC [13] $end
$var wire 1 2% PC [12] $end
$var wire 1 3% PC [11] $end
$var wire 1 4% PC [10] $end
$var wire 1 5% PC [9] $end
$var wire 1 6% PC [8] $end
$var wire 1 7% PC [7] $end
$var wire 1 8% PC [6] $end
$var wire 1 9% PC [5] $end
$var wire 1 :% PC [4] $end
$var wire 1 ;% PC [3] $end
$var wire 1 <% PC [2] $end
$var wire 1 =% PC [1] $end
$var wire 1 >% PC [0] $end
$var wire 1 ?% PC_new [15] $end
$var wire 1 @% PC_new [14] $end
$var wire 1 A% PC_new [13] $end
$var wire 1 B% PC_new [12] $end
$var wire 1 C% PC_new [11] $end
$var wire 1 D% PC_new [10] $end
$var wire 1 E% PC_new [9] $end
$var wire 1 F% PC_new [8] $end
$var wire 1 G% PC_new [7] $end
$var wire 1 H% PC_new [6] $end
$var wire 1 I% PC_new [5] $end
$var wire 1 J% PC_new [4] $end
$var wire 1 K% PC_new [3] $end
$var wire 1 L% PC_new [2] $end
$var wire 1 M% PC_new [1] $end
$var wire 1 N% PC_new [0] $end
$var wire 1 O% IFID_PC [15] $end
$var wire 1 P% IFID_PC [14] $end
$var wire 1 Q% IFID_PC [13] $end
$var wire 1 R% IFID_PC [12] $end
$var wire 1 S% IFID_PC [11] $end
$var wire 1 T% IFID_PC [10] $end
$var wire 1 U% IFID_PC [9] $end
$var wire 1 V% IFID_PC [8] $end
$var wire 1 W% IFID_PC [7] $end
$var wire 1 X% IFID_PC [6] $end
$var wire 1 Y% IFID_PC [5] $end
$var wire 1 Z% IFID_PC [4] $end
$var wire 1 [% IFID_PC [3] $end
$var wire 1 \% IFID_PC [2] $end
$var wire 1 ]% IFID_PC [1] $end
$var wire 1 ^% IFID_PC [0] $end
$var wire 1 _% IDEX_PC [15] $end
$var wire 1 `% IDEX_PC [14] $end
$var wire 1 a% IDEX_PC [13] $end
$var wire 1 b% IDEX_PC [12] $end
$var wire 1 c% IDEX_PC [11] $end
$var wire 1 d% IDEX_PC [10] $end
$var wire 1 e% IDEX_PC [9] $end
$var wire 1 f% IDEX_PC [8] $end
$var wire 1 g% IDEX_PC [7] $end
$var wire 1 h% IDEX_PC [6] $end
$var wire 1 i% IDEX_PC [5] $end
$var wire 1 j% IDEX_PC [4] $end
$var wire 1 k% IDEX_PC [3] $end
$var wire 1 l% IDEX_PC [2] $end
$var wire 1 m% IDEX_PC [1] $end
$var wire 1 n% IDEX_PC [0] $end
$var wire 1 o% EXMEM_PC [15] $end
$var wire 1 p% EXMEM_PC [14] $end
$var wire 1 q% EXMEM_PC [13] $end
$var wire 1 r% EXMEM_PC [12] $end
$var wire 1 s% EXMEM_PC [11] $end
$var wire 1 t% EXMEM_PC [10] $end
$var wire 1 u% EXMEM_PC [9] $end
$var wire 1 v% EXMEM_PC [8] $end
$var wire 1 w% EXMEM_PC [7] $end
$var wire 1 x% EXMEM_PC [6] $end
$var wire 1 y% EXMEM_PC [5] $end
$var wire 1 z% EXMEM_PC [4] $end
$var wire 1 {% EXMEM_PC [3] $end
$var wire 1 |% EXMEM_PC [2] $end
$var wire 1 }% EXMEM_PC [1] $end
$var wire 1 ~% EXMEM_PC [0] $end
$var wire 1 !& MEMWB_PC [15] $end
$var wire 1 "& MEMWB_PC [14] $end
$var wire 1 #& MEMWB_PC [13] $end
$var wire 1 $& MEMWB_PC [12] $end
$var wire 1 %& MEMWB_PC [11] $end
$var wire 1 && MEMWB_PC [10] $end
$var wire 1 '& MEMWB_PC [9] $end
$var wire 1 (& MEMWB_PC [8] $end
$var wire 1 )& MEMWB_PC [7] $end
$var wire 1 *& MEMWB_PC [6] $end
$var wire 1 +& MEMWB_PC [5] $end
$var wire 1 ,& MEMWB_PC [4] $end
$var wire 1 -& MEMWB_PC [3] $end
$var wire 1 .& MEMWB_PC [2] $end
$var wire 1 /& MEMWB_PC [1] $end
$var wire 1 0& MEMWB_PC [0] $end
$var wire 1 1& FD_flush $end
$var wire 1 2& IFID_PC_inc [15] $end
$var wire 1 3& IFID_PC_inc [14] $end
$var wire 1 4& IFID_PC_inc [13] $end
$var wire 1 5& IFID_PC_inc [12] $end
$var wire 1 6& IFID_PC_inc [11] $end
$var wire 1 7& IFID_PC_inc [10] $end
$var wire 1 8& IFID_PC_inc [9] $end
$var wire 1 9& IFID_PC_inc [8] $end
$var wire 1 :& IFID_PC_inc [7] $end
$var wire 1 ;& IFID_PC_inc [6] $end
$var wire 1 <& IFID_PC_inc [5] $end
$var wire 1 =& IFID_PC_inc [4] $end
$var wire 1 >& IFID_PC_inc [3] $end
$var wire 1 ?& IFID_PC_inc [2] $end
$var wire 1 @& IFID_PC_inc [1] $end
$var wire 1 A& IFID_PC_inc [0] $end
$var wire 1 B& IFID_instr [15] $end
$var wire 1 C& IFID_instr [14] $end
$var wire 1 D& IFID_instr [13] $end
$var wire 1 E& IFID_instr [12] $end
$var wire 1 F& IFID_instr [11] $end
$var wire 1 G& IFID_instr [10] $end
$var wire 1 H& IFID_instr [9] $end
$var wire 1 I& IFID_instr [8] $end
$var wire 1 J& IFID_instr [7] $end
$var wire 1 K& IFID_instr [6] $end
$var wire 1 L& IFID_instr [5] $end
$var wire 1 M& IFID_instr [4] $end
$var wire 1 N& IFID_instr [3] $end
$var wire 1 O& IFID_instr [2] $end
$var wire 1 P& IFID_instr [1] $end
$var wire 1 Q& IFID_instr [0] $end
$var wire 1 R& IFID_Rs [2] $end
$var wire 1 S& IFID_Rs [1] $end
$var wire 1 T& IFID_Rs [0] $end
$var wire 1 U& IFID_Rt [2] $end
$var wire 1 V& IFID_Rt [1] $end
$var wire 1 W& IFID_Rt [0] $end
$var wire 1 X& IDEX_Rs [2] $end
$var wire 1 Y& IDEX_Rs [1] $end
$var wire 1 Z& IDEX_Rs [0] $end
$var wire 1 [& IDEX_Rt [2] $end
$var wire 1 \& IDEX_Rt [1] $end
$var wire 1 ]& IDEX_Rt [0] $end
$var wire 1 ^& IDEX_Rd [2] $end
$var wire 1 _& IDEX_Rd [1] $end
$var wire 1 `& IDEX_Rd [0] $end
$var wire 1 a& IDEX_aluOp [2] $end
$var wire 1 b& IDEX_aluOp [1] $end
$var wire 1 c& IDEX_aluOp [0] $end
$var wire 1 d& IDEX_branchCtl [2] $end
$var wire 1 e& IDEX_branchCtl [1] $end
$var wire 1 f& IDEX_branchCtl [0] $end
$var wire 1 g& IDEX_jumpCtl [2] $end
$var wire 1 h& IDEX_jumpCtl [1] $end
$var wire 1 i& IDEX_jumpCtl [0] $end
$var wire 1 j& IDEX_read1Data [15] $end
$var wire 1 k& IDEX_read1Data [14] $end
$var wire 1 l& IDEX_read1Data [13] $end
$var wire 1 m& IDEX_read1Data [12] $end
$var wire 1 n& IDEX_read1Data [11] $end
$var wire 1 o& IDEX_read1Data [10] $end
$var wire 1 p& IDEX_read1Data [9] $end
$var wire 1 q& IDEX_read1Data [8] $end
$var wire 1 r& IDEX_read1Data [7] $end
$var wire 1 s& IDEX_read1Data [6] $end
$var wire 1 t& IDEX_read1Data [5] $end
$var wire 1 u& IDEX_read1Data [4] $end
$var wire 1 v& IDEX_read1Data [3] $end
$var wire 1 w& IDEX_read1Data [2] $end
$var wire 1 x& IDEX_read1Data [1] $end
$var wire 1 y& IDEX_read1Data [0] $end
$var wire 1 z& IDEX_read2Data [15] $end
$var wire 1 {& IDEX_read2Data [14] $end
$var wire 1 |& IDEX_read2Data [13] $end
$var wire 1 }& IDEX_read2Data [12] $end
$var wire 1 ~& IDEX_read2Data [11] $end
$var wire 1 !' IDEX_read2Data [10] $end
$var wire 1 "' IDEX_read2Data [9] $end
$var wire 1 #' IDEX_read2Data [8] $end
$var wire 1 $' IDEX_read2Data [7] $end
$var wire 1 %' IDEX_read2Data [6] $end
$var wire 1 &' IDEX_read2Data [5] $end
$var wire 1 '' IDEX_read2Data [4] $end
$var wire 1 (' IDEX_read2Data [3] $end
$var wire 1 )' IDEX_read2Data [2] $end
$var wire 1 *' IDEX_read2Data [1] $end
$var wire 1 +' IDEX_read2Data [0] $end
$var wire 1 ,' IDEX_exImmVal [15] $end
$var wire 1 -' IDEX_exImmVal [14] $end
$var wire 1 .' IDEX_exImmVal [13] $end
$var wire 1 /' IDEX_exImmVal [12] $end
$var wire 1 0' IDEX_exImmVal [11] $end
$var wire 1 1' IDEX_exImmVal [10] $end
$var wire 1 2' IDEX_exImmVal [9] $end
$var wire 1 3' IDEX_exImmVal [8] $end
$var wire 1 4' IDEX_exImmVal [7] $end
$var wire 1 5' IDEX_exImmVal [6] $end
$var wire 1 6' IDEX_exImmVal [5] $end
$var wire 1 7' IDEX_exImmVal [4] $end
$var wire 1 8' IDEX_exImmVal [3] $end
$var wire 1 9' IDEX_exImmVal [2] $end
$var wire 1 :' IDEX_exImmVal [1] $end
$var wire 1 ;' IDEX_exImmVal [0] $end
$var wire 1 <' IDEX_PC_new [15] $end
$var wire 1 =' IDEX_PC_new [14] $end
$var wire 1 >' IDEX_PC_new [13] $end
$var wire 1 ?' IDEX_PC_new [12] $end
$var wire 1 @' IDEX_PC_new [11] $end
$var wire 1 A' IDEX_PC_new [10] $end
$var wire 1 B' IDEX_PC_new [9] $end
$var wire 1 C' IDEX_PC_new [8] $end
$var wire 1 D' IDEX_PC_new [7] $end
$var wire 1 E' IDEX_PC_new [6] $end
$var wire 1 F' IDEX_PC_new [5] $end
$var wire 1 G' IDEX_PC_new [4] $end
$var wire 1 H' IDEX_PC_new [3] $end
$var wire 1 I' IDEX_PC_new [2] $end
$var wire 1 J' IDEX_PC_new [1] $end
$var wire 1 K' IDEX_PC_new [0] $end
$var wire 1 L' IDEX_PC_inc [15] $end
$var wire 1 M' IDEX_PC_inc [14] $end
$var wire 1 N' IDEX_PC_inc [13] $end
$var wire 1 O' IDEX_PC_inc [12] $end
$var wire 1 P' IDEX_PC_inc [11] $end
$var wire 1 Q' IDEX_PC_inc [10] $end
$var wire 1 R' IDEX_PC_inc [9] $end
$var wire 1 S' IDEX_PC_inc [8] $end
$var wire 1 T' IDEX_PC_inc [7] $end
$var wire 1 U' IDEX_PC_inc [6] $end
$var wire 1 V' IDEX_PC_inc [5] $end
$var wire 1 W' IDEX_PC_inc [4] $end
$var wire 1 X' IDEX_PC_inc [3] $end
$var wire 1 Y' IDEX_PC_inc [2] $end
$var wire 1 Z' IDEX_PC_inc [1] $end
$var wire 1 [' IDEX_PC_inc [0] $end
$var wire 1 \' IDEX_regWrite $end
$var wire 1 ]' IDEX_aluSrc $end
$var wire 1 ^' IDEX_btr $end
$var wire 1 _' IDEX_memWrite $end
$var wire 1 `' IDEX_memRead $end
$var wire 1 a' IDEX_MemToReg $end
$var wire 1 b' IDEX_slbi $end
$var wire 1 c' IDEX_lbi $end
$var wire 1 d' IDEX_seq $end
$var wire 1 e' IDEX_sl $end
$var wire 1 f' IDEX_sco $end
$var wire 1 g' IDEX_ror $end
$var wire 1 h' IDEX_PCsrc $end
$var wire 1 i' EXMEM_PC_inc [15] $end
$var wire 1 j' EXMEM_PC_inc [14] $end
$var wire 1 k' EXMEM_PC_inc [13] $end
$var wire 1 l' EXMEM_PC_inc [12] $end
$var wire 1 m' EXMEM_PC_inc [11] $end
$var wire 1 n' EXMEM_PC_inc [10] $end
$var wire 1 o' EXMEM_PC_inc [9] $end
$var wire 1 p' EXMEM_PC_inc [8] $end
$var wire 1 q' EXMEM_PC_inc [7] $end
$var wire 1 r' EXMEM_PC_inc [6] $end
$var wire 1 s' EXMEM_PC_inc [5] $end
$var wire 1 t' EXMEM_PC_inc [4] $end
$var wire 1 u' EXMEM_PC_inc [3] $end
$var wire 1 v' EXMEM_PC_inc [2] $end
$var wire 1 w' EXMEM_PC_inc [1] $end
$var wire 1 x' EXMEM_PC_inc [0] $end
$var wire 1 y' EXMEM_memAddr [15] $end
$var wire 1 z' EXMEM_memAddr [14] $end
$var wire 1 {' EXMEM_memAddr [13] $end
$var wire 1 |' EXMEM_memAddr [12] $end
$var wire 1 }' EXMEM_memAddr [11] $end
$var wire 1 ~' EXMEM_memAddr [10] $end
$var wire 1 !( EXMEM_memAddr [9] $end
$var wire 1 "( EXMEM_memAddr [8] $end
$var wire 1 #( EXMEM_memAddr [7] $end
$var wire 1 $( EXMEM_memAddr [6] $end
$var wire 1 %( EXMEM_memAddr [5] $end
$var wire 1 &( EXMEM_memAddr [4] $end
$var wire 1 '( EXMEM_memAddr [3] $end
$var wire 1 (( EXMEM_memAddr [2] $end
$var wire 1 )( EXMEM_memAddr [1] $end
$var wire 1 *( EXMEM_memAddr [0] $end
$var wire 1 +( EXMEM_PC_new [15] $end
$var wire 1 ,( EXMEM_PC_new [14] $end
$var wire 1 -( EXMEM_PC_new [13] $end
$var wire 1 .( EXMEM_PC_new [12] $end
$var wire 1 /( EXMEM_PC_new [11] $end
$var wire 1 0( EXMEM_PC_new [10] $end
$var wire 1 1( EXMEM_PC_new [9] $end
$var wire 1 2( EXMEM_PC_new [8] $end
$var wire 1 3( EXMEM_PC_new [7] $end
$var wire 1 4( EXMEM_PC_new [6] $end
$var wire 1 5( EXMEM_PC_new [5] $end
$var wire 1 6( EXMEM_PC_new [4] $end
$var wire 1 7( EXMEM_PC_new [3] $end
$var wire 1 8( EXMEM_PC_new [2] $end
$var wire 1 9( EXMEM_PC_new [1] $end
$var wire 1 :( EXMEM_PC_new [0] $end
$var wire 1 ;( EXMEM_writeData [15] $end
$var wire 1 <( EXMEM_writeData [14] $end
$var wire 1 =( EXMEM_writeData [13] $end
$var wire 1 >( EXMEM_writeData [12] $end
$var wire 1 ?( EXMEM_writeData [11] $end
$var wire 1 @( EXMEM_writeData [10] $end
$var wire 1 A( EXMEM_writeData [9] $end
$var wire 1 B( EXMEM_writeData [8] $end
$var wire 1 C( EXMEM_writeData [7] $end
$var wire 1 D( EXMEM_writeData [6] $end
$var wire 1 E( EXMEM_writeData [5] $end
$var wire 1 F( EXMEM_writeData [4] $end
$var wire 1 G( EXMEM_writeData [3] $end
$var wire 1 H( EXMEM_writeData [2] $end
$var wire 1 I( EXMEM_writeData [1] $end
$var wire 1 J( EXMEM_writeData [0] $end
$var wire 1 K( EXMEM_Rs [2] $end
$var wire 1 L( EXMEM_Rs [1] $end
$var wire 1 M( EXMEM_Rs [0] $end
$var wire 1 N( EXMEM_Rt [2] $end
$var wire 1 O( EXMEM_Rt [1] $end
$var wire 1 P( EXMEM_Rt [0] $end
$var wire 1 Q( EXMEM_Rd [2] $end
$var wire 1 R( EXMEM_Rd [1] $end
$var wire 1 S( EXMEM_Rd [0] $end
$var wire 1 T( EXMEM_jumpCtl [2] $end
$var wire 1 U( EXMEM_jumpCtl [1] $end
$var wire 1 V( EXMEM_jumpCtl [0] $end
$var wire 1 W( EXMEM_memRead $end
$var wire 1 X( EXMEM_memWrite $end
$var wire 1 Y( EXMEM_PCsrc $end
$var wire 1 Z( EXMEM_regWrite $end
$var wire 1 [( EXMEM_MemToReg $end
$var wire 1 \( EXMEM_lbi $end
$var wire 1 ]( EXMEM_slbi $end
$var wire 1 ^( MEMWB_jumpCtl [2] $end
$var wire 1 _( MEMWB_jumpCtl [1] $end
$var wire 1 `( MEMWB_jumpCtl [0] $end
$var wire 1 a( MEMWB_Rs [2] $end
$var wire 1 b( MEMWB_Rs [1] $end
$var wire 1 c( MEMWB_Rs [0] $end
$var wire 1 d( MEMWB_Rt [2] $end
$var wire 1 e( MEMWB_Rt [1] $end
$var wire 1 f( MEMWB_Rt [0] $end
$var wire 1 g( MEMWB_Rd [2] $end
$var wire 1 h( MEMWB_Rd [1] $end
$var wire 1 i( MEMWB_Rd [0] $end
$var wire 1 j( MEMWB_Out [15] $end
$var wire 1 k( MEMWB_Out [14] $end
$var wire 1 l( MEMWB_Out [13] $end
$var wire 1 m( MEMWB_Out [12] $end
$var wire 1 n( MEMWB_Out [11] $end
$var wire 1 o( MEMWB_Out [10] $end
$var wire 1 p( MEMWB_Out [9] $end
$var wire 1 q( MEMWB_Out [8] $end
$var wire 1 r( MEMWB_Out [7] $end
$var wire 1 s( MEMWB_Out [6] $end
$var wire 1 t( MEMWB_Out [5] $end
$var wire 1 u( MEMWB_Out [4] $end
$var wire 1 v( MEMWB_Out [3] $end
$var wire 1 w( MEMWB_Out [2] $end
$var wire 1 x( MEMWB_Out [1] $end
$var wire 1 y( MEMWB_Out [0] $end
$var wire 1 z( MEMWB_memoryOut [15] $end
$var wire 1 {( MEMWB_memoryOut [14] $end
$var wire 1 |( MEMWB_memoryOut [13] $end
$var wire 1 }( MEMWB_memoryOut [12] $end
$var wire 1 ~( MEMWB_memoryOut [11] $end
$var wire 1 !) MEMWB_memoryOut [10] $end
$var wire 1 ") MEMWB_memoryOut [9] $end
$var wire 1 #) MEMWB_memoryOut [8] $end
$var wire 1 $) MEMWB_memoryOut [7] $end
$var wire 1 %) MEMWB_memoryOut [6] $end
$var wire 1 &) MEMWB_memoryOut [5] $end
$var wire 1 ') MEMWB_memoryOut [4] $end
$var wire 1 () MEMWB_memoryOut [3] $end
$var wire 1 )) MEMWB_memoryOut [2] $end
$var wire 1 *) MEMWB_memoryOut [1] $end
$var wire 1 +) MEMWB_memoryOut [0] $end
$var wire 1 ,) MEMWB_PC_inc [15] $end
$var wire 1 -) MEMWB_PC_inc [14] $end
$var wire 1 .) MEMWB_PC_inc [13] $end
$var wire 1 /) MEMWB_PC_inc [12] $end
$var wire 1 0) MEMWB_PC_inc [11] $end
$var wire 1 1) MEMWB_PC_inc [10] $end
$var wire 1 2) MEMWB_PC_inc [9] $end
$var wire 1 3) MEMWB_PC_inc [8] $end
$var wire 1 4) MEMWB_PC_inc [7] $end
$var wire 1 5) MEMWB_PC_inc [6] $end
$var wire 1 6) MEMWB_PC_inc [5] $end
$var wire 1 7) MEMWB_PC_inc [4] $end
$var wire 1 8) MEMWB_PC_inc [3] $end
$var wire 1 9) MEMWB_PC_inc [2] $end
$var wire 1 :) MEMWB_PC_inc [1] $end
$var wire 1 ;) MEMWB_PC_inc [0] $end
$var wire 1 <) MEMWB_ALUout [15] $end
$var wire 1 =) MEMWB_ALUout [14] $end
$var wire 1 >) MEMWB_ALUout [13] $end
$var wire 1 ?) MEMWB_ALUout [12] $end
$var wire 1 @) MEMWB_ALUout [11] $end
$var wire 1 A) MEMWB_ALUout [10] $end
$var wire 1 B) MEMWB_ALUout [9] $end
$var wire 1 C) MEMWB_ALUout [8] $end
$var wire 1 D) MEMWB_ALUout [7] $end
$var wire 1 E) MEMWB_ALUout [6] $end
$var wire 1 F) MEMWB_ALUout [5] $end
$var wire 1 G) MEMWB_ALUout [4] $end
$var wire 1 H) MEMWB_ALUout [3] $end
$var wire 1 I) MEMWB_ALUout [2] $end
$var wire 1 J) MEMWB_ALUout [1] $end
$var wire 1 K) MEMWB_ALUout [0] $end
$var wire 1 L) MEMWB_MemToReg $end
$var wire 1 M) MEMWB_regWrite $end
$var wire 1 N) MEMWB_lbi $end
$var wire 1 O) MEMWB_slbi $end
$var wire 1 P) flush $end
$var wire 1 Q) stall $end
$var wire 1 R) forwarding_ex_Rs $end
$var wire 1 S) forwarding_ex_Rt $end
$var wire 1 T) forwarding_mem_Rs $end
$var wire 1 U) forwarding_mem_Rt $end
$var wire 1 V) halt $end
$var wire 1 W) halt_out $end
$var wire 1 X) IFID_halt $end
$var wire 1 Y) IDEX_halt $end
$var wire 1 Z) EXMEM_halt $end
$var wire 1 [) MEMWB_halt $end
$var wire 1 \) datamem_err $end
$var wire 1 ]) mem_err $end
$var wire 1 ^) instrmem_err $end

$scope module memerr $end
$var wire 1 ]) q $end
$var wire 1 _) j $end
$var wire 1 `) k $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 a) d_in $end

$scope module dff_0 $end
$var wire 1 ]) q $end
$var wire 1 a) d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 b) state $end
$upscope $end
$upscope $end

$scope module Pipeline_Control $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 X& IDEX_Rs [2] $end
$var wire 1 Y& IDEX_Rs [1] $end
$var wire 1 Z& IDEX_Rs [0] $end
$var wire 1 [& IDEX_Rt [2] $end
$var wire 1 \& IDEX_Rt [1] $end
$var wire 1 ]& IDEX_Rt [0] $end
$var wire 1 ^& IDEX_Rd [2] $end
$var wire 1 _& IDEX_Rd [1] $end
$var wire 1 `& IDEX_Rd [0] $end
$var wire 1 K( EXMEM_Rs [2] $end
$var wire 1 L( EXMEM_Rs [1] $end
$var wire 1 M( EXMEM_Rs [0] $end
$var wire 1 N( EXMEM_Rt [2] $end
$var wire 1 O( EXMEM_Rt [1] $end
$var wire 1 P( EXMEM_Rt [0] $end
$var wire 1 Q( EXMEM_Rd [2] $end
$var wire 1 R( EXMEM_Rd [1] $end
$var wire 1 S( EXMEM_Rd [0] $end
$var wire 1 a( MEMWB_Rs [2] $end
$var wire 1 b( MEMWB_Rs [1] $end
$var wire 1 c( MEMWB_Rs [0] $end
$var wire 1 d( MEMWB_Rt [2] $end
$var wire 1 e( MEMWB_Rt [1] $end
$var wire 1 f( MEMWB_Rt [0] $end
$var wire 1 g( MEMWB_Rd [2] $end
$var wire 1 h( MEMWB_Rd [1] $end
$var wire 1 i( MEMWB_Rd [0] $end
$var wire 1 R& IFID_Rs [2] $end
$var wire 1 S& IFID_Rs [1] $end
$var wire 1 T& IFID_Rs [0] $end
$var wire 1 U& IFID_Rt [2] $end
$var wire 1 V& IFID_Rt [1] $end
$var wire 1 W& IFID_Rt [0] $end
$var wire 1 Z( EXMEM_regWrite $end
$var wire 1 M) MEMWB_regWrite $end
$var wire 1 `' IDEX_memRead $end
$var wire 1 \( EXMEM_lbi $end
$var wire 1 ]( EXMEM_slbi $end
$var wire 1 N) MEMWB_lbi $end
$var wire 1 O) MEMWB_slbi $end
$var wire 1 Q) stall $end
$var wire 1 R) forwarding_ex_Rs $end
$var wire 1 S) forwarding_ex_Rt $end
$var wire 1 T) forwarding_mem_Rs $end
$var wire 1 U) forwarding_mem_Rt $end
$var wire 1 c) count [3] $end
$var wire 1 d) count [2] $end
$var wire 1 e) count [1] $end
$var wire 1 f) count [0] $end
$var wire 1 g) count_out [3] $end
$var wire 1 h) count_out [2] $end
$var wire 1 i) count_out [1] $end
$var wire 1 j) count_out [0] $end
$var wire 1 k) count_in [3] $end
$var wire 1 l) count_in [2] $end
$var wire 1 m) count_in [1] $end
$var wire 1 n) count_in [0] $end
$var wire 1 o) stallCtl $end
$var wire 1 p) stallcounterRst $end
$var wire 1 q) stallcountEn $end
$var wire 1 r) data_hazard $end
$var wire 1 s) jk_out $end

$scope module stall_ctl $end
$var wire 1 s) q $end
$var wire 1 r) j $end
$var wire 1 t) k $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 u) d_in $end

$scope module dff_0 $end
$var wire 1 s) q $end
$var wire 1 u) d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 v) state $end
$upscope $end
$upscope $end
$upscope $end

$scope module fetchStage $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 (" PCsrc $end
$var wire 1 Q) stall $end
$var wire 1 V) halt_in $end
$var wire 1 ]) mem_err $end
$var wire 1 ?% PC_new [15] $end
$var wire 1 @% PC_new [14] $end
$var wire 1 A% PC_new [13] $end
$var wire 1 B% PC_new [12] $end
$var wire 1 C% PC_new [11] $end
$var wire 1 D% PC_new [10] $end
$var wire 1 E% PC_new [9] $end
$var wire 1 F% PC_new [8] $end
$var wire 1 G% PC_new [7] $end
$var wire 1 H% PC_new [6] $end
$var wire 1 I% PC_new [5] $end
$var wire 1 J% PC_new [4] $end
$var wire 1 K% PC_new [3] $end
$var wire 1 L% PC_new [2] $end
$var wire 1 M% PC_new [1] $end
$var wire 1 N% PC_new [0] $end
$var wire 1 }$ PC_inc [15] $end
$var wire 1 ~$ PC_inc [14] $end
$var wire 1 !% PC_inc [13] $end
$var wire 1 "% PC_inc [12] $end
$var wire 1 #% PC_inc [11] $end
$var wire 1 $% PC_inc [10] $end
$var wire 1 %% PC_inc [9] $end
$var wire 1 &% PC_inc [8] $end
$var wire 1 '% PC_inc [7] $end
$var wire 1 (% PC_inc [6] $end
$var wire 1 )% PC_inc [5] $end
$var wire 1 *% PC_inc [4] $end
$var wire 1 +% PC_inc [3] $end
$var wire 1 ,% PC_inc [2] $end
$var wire 1 -% PC_inc [1] $end
$var wire 1 .% PC_inc [0] $end
$var wire 1 I" instr [15] $end
$var wire 1 J" instr [14] $end
$var wire 1 K" instr [13] $end
$var wire 1 L" instr [12] $end
$var wire 1 M" instr [11] $end
$var wire 1 N" instr [10] $end
$var wire 1 O" instr [9] $end
$var wire 1 P" instr [8] $end
$var wire 1 Q" instr [7] $end
$var wire 1 R" instr [6] $end
$var wire 1 S" instr [5] $end
$var wire 1 T" instr [4] $end
$var wire 1 U" instr [3] $end
$var wire 1 V" instr [2] $end
$var wire 1 W" instr [1] $end
$var wire 1 X" instr [0] $end
$var wire 1 /% PC [15] $end
$var wire 1 0% PC [14] $end
$var wire 1 1% PC [13] $end
$var wire 1 2% PC [12] $end
$var wire 1 3% PC [11] $end
$var wire 1 4% PC [10] $end
$var wire 1 5% PC [9] $end
$var wire 1 6% PC [8] $end
$var wire 1 7% PC [7] $end
$var wire 1 8% PC [6] $end
$var wire 1 9% PC [5] $end
$var wire 1 :% PC [4] $end
$var wire 1 ;% PC [3] $end
$var wire 1 <% PC [2] $end
$var wire 1 =% PC [1] $end
$var wire 1 >% PC [0] $end
$var wire 1 C" Rs [2] $end
$var wire 1 D" Rs [1] $end
$var wire 1 E" Rs [0] $end
$var wire 1 F" Rt [2] $end
$var wire 1 G" Rt [1] $end
$var wire 1 H" Rt [0] $end
$var wire 1 W) halt_out $end
$var wire 1 ^) instrmem_err $end
$var wire 1 w) PC_next [15] $end
$var wire 1 x) PC_next [14] $end
$var wire 1 y) PC_next [13] $end
$var wire 1 z) PC_next [12] $end
$var wire 1 {) PC_next [11] $end
$var wire 1 |) PC_next [10] $end
$var wire 1 }) PC_next [9] $end
$var wire 1 ~) PC_next [8] $end
$var wire 1 !* PC_next [7] $end
$var wire 1 "* PC_next [6] $end
$var wire 1 #* PC_next [5] $end
$var wire 1 $* PC_next [4] $end
$var wire 1 %* PC_next [3] $end
$var wire 1 &* PC_next [2] $end
$var wire 1 '* PC_next [1] $end
$var wire 1 (* PC_next [0] $end
$var wire 1 )* halt $end
$var wire 1 ** noOp $end

$scope module pcreg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 +* en $end
$var wire 1 w) D [15] $end
$var wire 1 x) D [14] $end
$var wire 1 y) D [13] $end
$var wire 1 z) D [12] $end
$var wire 1 {) D [11] $end
$var wire 1 |) D [10] $end
$var wire 1 }) D [9] $end
$var wire 1 ~) D [8] $end
$var wire 1 !* D [7] $end
$var wire 1 "* D [6] $end
$var wire 1 #* D [5] $end
$var wire 1 $* D [4] $end
$var wire 1 %* D [3] $end
$var wire 1 &* D [2] $end
$var wire 1 '* D [1] $end
$var wire 1 (* D [0] $end
$var wire 1 /% Q [15] $end
$var wire 1 0% Q [14] $end
$var wire 1 1% Q [13] $end
$var wire 1 2% Q [12] $end
$var wire 1 3% Q [11] $end
$var wire 1 4% Q [10] $end
$var wire 1 5% Q [9] $end
$var wire 1 6% Q [8] $end
$var wire 1 7% Q [7] $end
$var wire 1 8% Q [6] $end
$var wire 1 9% Q [5] $end
$var wire 1 :% Q [4] $end
$var wire 1 ;% Q [3] $end
$var wire 1 <% Q [2] $end
$var wire 1 =% Q [1] $end
$var wire 1 >% Q [0] $end
$var wire 1 ,* in [15] $end
$var wire 1 -* in [14] $end
$var wire 1 .* in [13] $end
$var wire 1 /* in [12] $end
$var wire 1 0* in [11] $end
$var wire 1 1* in [10] $end
$var wire 1 2* in [9] $end
$var wire 1 3* in [8] $end
$var wire 1 4* in [7] $end
$var wire 1 5* in [6] $end
$var wire 1 6* in [5] $end
$var wire 1 7* in [4] $end
$var wire 1 8* in [3] $end
$var wire 1 9* in [2] $end
$var wire 1 :* in [1] $end
$var wire 1 ;* in [0] $end
$var wire 1 <* out [15] $end
$var wire 1 =* out [14] $end
$var wire 1 >* out [13] $end
$var wire 1 ?* out [12] $end
$var wire 1 @* out [11] $end
$var wire 1 A* out [10] $end
$var wire 1 B* out [9] $end
$var wire 1 C* out [8] $end
$var wire 1 D* out [7] $end
$var wire 1 E* out [6] $end
$var wire 1 F* out [5] $end
$var wire 1 G* out [4] $end
$var wire 1 H* out [3] $end
$var wire 1 I* out [2] $end
$var wire 1 J* out [1] $end
$var wire 1 K* out [0] $end

$scope module dff_0 $end
$var wire 1 K* q $end
$var wire 1 ;* d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 L* state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 J* q $end
$var wire 1 :* d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 M* state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 I* q $end
$var wire 1 9* d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 N* state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 H* q $end
$var wire 1 8* d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 O* state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 G* q $end
$var wire 1 7* d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 P* state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 F* q $end
$var wire 1 6* d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 Q* state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 E* q $end
$var wire 1 5* d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 R* state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 D* q $end
$var wire 1 4* d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 S* state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 C* q $end
$var wire 1 3* d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 T* state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 B* q $end
$var wire 1 2* d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 U* state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 A* q $end
$var wire 1 1* d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 V* state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 @* q $end
$var wire 1 0* d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 W* state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 ?* q $end
$var wire 1 /* d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 X* state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 >* q $end
$var wire 1 .* d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 Y* state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 =* q $end
$var wire 1 -* d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 Z* state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 <* q $end
$var wire 1 ,* d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 [* state $end
$upscope $end
$upscope $end

$scope module instr_mem $end
$var wire 1 I" data_out [15] $end
$var wire 1 J" data_out [14] $end
$var wire 1 K" data_out [13] $end
$var wire 1 L" data_out [12] $end
$var wire 1 M" data_out [11] $end
$var wire 1 N" data_out [10] $end
$var wire 1 O" data_out [9] $end
$var wire 1 P" data_out [8] $end
$var wire 1 Q" data_out [7] $end
$var wire 1 R" data_out [6] $end
$var wire 1 S" data_out [5] $end
$var wire 1 T" data_out [4] $end
$var wire 1 U" data_out [3] $end
$var wire 1 V" data_out [2] $end
$var wire 1 W" data_out [1] $end
$var wire 1 X" data_out [0] $end
$var wire 1 /% data_in [15] $end
$var wire 1 0% data_in [14] $end
$var wire 1 1% data_in [13] $end
$var wire 1 2% data_in [12] $end
$var wire 1 3% data_in [11] $end
$var wire 1 4% data_in [10] $end
$var wire 1 5% data_in [9] $end
$var wire 1 6% data_in [8] $end
$var wire 1 7% data_in [7] $end
$var wire 1 8% data_in [6] $end
$var wire 1 9% data_in [5] $end
$var wire 1 :% data_in [4] $end
$var wire 1 ;% data_in [3] $end
$var wire 1 <% data_in [2] $end
$var wire 1 =% data_in [1] $end
$var wire 1 >% data_in [0] $end
$var wire 1 /% addr [15] $end
$var wire 1 0% addr [14] $end
$var wire 1 1% addr [13] $end
$var wire 1 2% addr [12] $end
$var wire 1 3% addr [11] $end
$var wire 1 4% addr [10] $end
$var wire 1 5% addr [9] $end
$var wire 1 6% addr [8] $end
$var wire 1 7% addr [7] $end
$var wire 1 8% addr [6] $end
$var wire 1 9% addr [5] $end
$var wire 1 :% addr [4] $end
$var wire 1 ;% addr [3] $end
$var wire 1 <% addr [2] $end
$var wire 1 =% addr [1] $end
$var wire 1 >% addr [0] $end
$var wire 1 \* enable $end
$var wire 1 ]* wr $end
$var wire 1 u! createdump $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 ^) err $end
$var reg 1 ^* loaded $end
$var reg 17 _* largest [16:0] $end
$var integer 32 `* mcd $end
$var integer 32 a* i $end
$upscope $end

$scope module incPC $end
$var parameter 32 b* N $end
$var wire 1 /% A [15] $end
$var wire 1 0% A [14] $end
$var wire 1 1% A [13] $end
$var wire 1 2% A [12] $end
$var wire 1 3% A [11] $end
$var wire 1 4% A [10] $end
$var wire 1 5% A [9] $end
$var wire 1 6% A [8] $end
$var wire 1 7% A [7] $end
$var wire 1 8% A [6] $end
$var wire 1 9% A [5] $end
$var wire 1 :% A [4] $end
$var wire 1 ;% A [3] $end
$var wire 1 <% A [2] $end
$var wire 1 =% A [1] $end
$var wire 1 >% A [0] $end
$var wire 1 c* B [15] $end
$var wire 1 d* B [14] $end
$var wire 1 e* B [13] $end
$var wire 1 f* B [12] $end
$var wire 1 g* B [11] $end
$var wire 1 h* B [10] $end
$var wire 1 i* B [9] $end
$var wire 1 j* B [8] $end
$var wire 1 k* B [7] $end
$var wire 1 l* B [6] $end
$var wire 1 m* B [5] $end
$var wire 1 n* B [4] $end
$var wire 1 o* B [3] $end
$var wire 1 p* B [2] $end
$var wire 1 q* B [1] $end
$var wire 1 r* B [0] $end
$var wire 1 s* C_in $end
$var wire 1 }$ S [15] $end
$var wire 1 ~$ S [14] $end
$var wire 1 !% S [13] $end
$var wire 1 "% S [12] $end
$var wire 1 #% S [11] $end
$var wire 1 $% S [10] $end
$var wire 1 %% S [9] $end
$var wire 1 &% S [8] $end
$var wire 1 '% S [7] $end
$var wire 1 (% S [6] $end
$var wire 1 )% S [5] $end
$var wire 1 *% S [4] $end
$var wire 1 +% S [3] $end
$var wire 1 ,% S [2] $end
$var wire 1 -% S [1] $end
$var wire 1 .% S [0] $end
$var wire 1 t* C_out $end
$var wire 1 u* C0 $end
$var wire 1 v* C1 $end
$var wire 1 w* C2 $end
$var wire 1 x* P0 $end
$var wire 1 y* P0_bar $end
$var wire 1 z* P1 $end
$var wire 1 {* P1_bar $end
$var wire 1 |* P2 $end
$var wire 1 }* P2_bar $end
$var wire 1 ~* P3 $end
$var wire 1 !+ P3_bar $end
$var wire 1 "+ G0 $end
$var wire 1 #+ G0_bar $end
$var wire 1 $+ G1 $end
$var wire 1 %+ G1_bar $end
$var wire 1 &+ G2 $end
$var wire 1 '+ G2_bar $end
$var wire 1 (+ G3 $end
$var wire 1 )+ G3_bar $end
$var wire 1 *+ nand2_c0_0_out $end
$var wire 1 ++ nand2_c1_0_out $end
$var wire 1 ,+ nand2_c2_0_out $end
$var wire 1 -+ nand2_c3_0_out $end

$scope module cla4_0 $end
$var parameter 32 .+ N $end
$var wire 1 ;% A [3] $end
$var wire 1 <% A [2] $end
$var wire 1 =% A [1] $end
$var wire 1 >% A [0] $end
$var wire 1 o* B [3] $end
$var wire 1 p* B [2] $end
$var wire 1 q* B [1] $end
$var wire 1 r* B [0] $end
$var wire 1 s* C_in $end
$var wire 1 +% S [3] $end
$var wire 1 ,% S [2] $end
$var wire 1 -% S [1] $end
$var wire 1 .% S [0] $end
$var wire 1 x* P $end
$var wire 1 "+ G $end
$var wire 1 /+ C_out $end
$var wire 1 0+ c0 $end
$var wire 1 1+ c1 $end
$var wire 1 2+ c2 $end
$var wire 1 3+ p0 $end
$var wire 1 4+ g0 $end
$var wire 1 5+ p1 $end
$var wire 1 6+ g1 $end
$var wire 1 7+ p2 $end
$var wire 1 8+ g2 $end
$var wire 1 9+ p3 $end
$var wire 1 :+ g3 $end
$var wire 1 ;+ g0_bar $end
$var wire 1 <+ g1_bar $end
$var wire 1 =+ g2_bar $end
$var wire 1 >+ g3_bar $end
$var wire 1 ?+ nand2_c0_0_out $end
$var wire 1 @+ nand2_c1_0_out $end
$var wire 1 A+ nand2_c2_0_out $end
$var wire 1 B+ nand2_c3_0_out $end
$var wire 1 C+ nand2_p3_p2 $end
$var wire 1 D+ nand2_p1_p0 $end
$var wire 1 E+ nand2_p3g2_out $end
$var wire 1 F+ nand2_p3p2g1_out $end
$var wire 1 G+ nand3_G_0_out $end
$var wire 1 H+ nand2_p1g0_out $end
$var wire 1 I+ nor2_G_0_out $end
$var wire 1 J+ G_bar $end

$scope module not1_c0_0 $end
$var wire 1 4+ in1 $end
$var wire 1 ;+ out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 3+ in1 $end
$var wire 1 s* in2 $end
$var wire 1 ?+ out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 ;+ in1 $end
$var wire 1 ?+ in2 $end
$var wire 1 0+ out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 6+ in1 $end
$var wire 1 <+ out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 5+ in1 $end
$var wire 1 0+ in2 $end
$var wire 1 @+ out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 <+ in1 $end
$var wire 1 @+ in2 $end
$var wire 1 1+ out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 8+ in1 $end
$var wire 1 =+ out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 7+ in1 $end
$var wire 1 1+ in2 $end
$var wire 1 A+ out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 =+ in1 $end
$var wire 1 A+ in2 $end
$var wire 1 2+ out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 :+ in1 $end
$var wire 1 >+ out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 9+ in1 $end
$var wire 1 2+ in2 $end
$var wire 1 B+ out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 >+ in1 $end
$var wire 1 B+ in2 $end
$var wire 1 /+ out $end
$upscope $end

$scope module nand2_p32 $end
$var wire 1 9+ in1 $end
$var wire 1 7+ in2 $end
$var wire 1 C+ out $end
$upscope $end

$scope module nand2_p10 $end
$var wire 1 5+ in1 $end
$var wire 1 3+ in2 $end
$var wire 1 D+ out $end
$upscope $end

$scope module nor2_P $end
$var wire 1 C+ in1 $end
$var wire 1 D+ in2 $end
$var wire 1 x* out $end
$upscope $end

$scope module nand2_p3g2 $end
$var wire 1 9+ in1 $end
$var wire 1 8+ in2 $end
$var wire 1 E+ out $end
$upscope $end

$scope module nand2_p3p2g1 $end
$var wire 1 9+ in1 $end
$var wire 1 7+ in2 $end
$var wire 1 6+ in3 $end
$var wire 1 F+ out $end
$upscope $end

$scope module nand3_G_0 $end
$var wire 1 >+ in1 $end
$var wire 1 E+ in2 $end
$var wire 1 F+ in3 $end
$var wire 1 G+ out $end
$upscope $end

$scope module nand2_p1g0 $end
$var wire 1 5+ in1 $end
$var wire 1 4+ in2 $end
$var wire 1 H+ out $end
$upscope $end

$scope module nor2_G_0 $end
$var wire 1 C+ in1 $end
$var wire 1 H+ in2 $end
$var wire 1 I+ out $end
$upscope $end

$scope module nor2_G $end
$var wire 1 G+ in1 $end
$var wire 1 I+ in2 $end
$var wire 1 J+ out $end
$upscope $end

$scope module not1_G $end
$var wire 1 J+ in1 $end
$var wire 1 "+ out $end
$upscope $end

$scope module fulladder_0 $end
$var wire 1 >% A $end
$var wire 1 r* B $end
$var wire 1 s* C_in $end
$var wire 1 3+ p $end
$var wire 1 4+ g $end
$var wire 1 .% S $end
$var wire 1 K+ C_out $end
$var wire 1 L+ g_bar $end
$var wire 1 M+ p_bar $end
$var wire 1 N+ nand2_1_out $end
$var wire 1 O+ nand2_2_out $end
$var wire 1 P+ nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 >% in1 $end
$var wire 1 r* in2 $end
$var wire 1 L+ out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 L+ in1 $end
$var wire 1 4+ out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 >% in1 $end
$var wire 1 r* in2 $end
$var wire 1 M+ out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 M+ in1 $end
$var wire 1 3+ out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 >% in1 $end
$var wire 1 r* in2 $end
$var wire 1 N+ out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 >% in1 $end
$var wire 1 s* in2 $end
$var wire 1 O+ out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 r* in1 $end
$var wire 1 s* in2 $end
$var wire 1 P+ out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 N+ in1 $end
$var wire 1 O+ in2 $end
$var wire 1 P+ in3 $end
$var wire 1 K+ out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 >% in1 $end
$var wire 1 r* in2 $end
$var wire 1 s* in3 $end
$var wire 1 .% out $end
$upscope $end
$upscope $end

$scope module fulladder_1 $end
$var wire 1 =% A $end
$var wire 1 q* B $end
$var wire 1 0+ C_in $end
$var wire 1 5+ p $end
$var wire 1 6+ g $end
$var wire 1 -% S $end
$var wire 1 Q+ C_out $end
$var wire 1 R+ g_bar $end
$var wire 1 S+ p_bar $end
$var wire 1 T+ nand2_1_out $end
$var wire 1 U+ nand2_2_out $end
$var wire 1 V+ nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 =% in1 $end
$var wire 1 q* in2 $end
$var wire 1 R+ out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 R+ in1 $end
$var wire 1 6+ out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 =% in1 $end
$var wire 1 q* in2 $end
$var wire 1 S+ out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 S+ in1 $end
$var wire 1 5+ out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 =% in1 $end
$var wire 1 q* in2 $end
$var wire 1 T+ out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 =% in1 $end
$var wire 1 0+ in2 $end
$var wire 1 U+ out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 q* in1 $end
$var wire 1 0+ in2 $end
$var wire 1 V+ out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 T+ in1 $end
$var wire 1 U+ in2 $end
$var wire 1 V+ in3 $end
$var wire 1 Q+ out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 =% in1 $end
$var wire 1 q* in2 $end
$var wire 1 0+ in3 $end
$var wire 1 -% out $end
$upscope $end
$upscope $end

$scope module fulladder_2 $end
$var wire 1 <% A $end
$var wire 1 p* B $end
$var wire 1 1+ C_in $end
$var wire 1 7+ p $end
$var wire 1 8+ g $end
$var wire 1 ,% S $end
$var wire 1 W+ C_out $end
$var wire 1 X+ g_bar $end
$var wire 1 Y+ p_bar $end
$var wire 1 Z+ nand2_1_out $end
$var wire 1 [+ nand2_2_out $end
$var wire 1 \+ nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 <% in1 $end
$var wire 1 p* in2 $end
$var wire 1 X+ out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 X+ in1 $end
$var wire 1 8+ out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 <% in1 $end
$var wire 1 p* in2 $end
$var wire 1 Y+ out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 Y+ in1 $end
$var wire 1 7+ out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 <% in1 $end
$var wire 1 p* in2 $end
$var wire 1 Z+ out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 <% in1 $end
$var wire 1 1+ in2 $end
$var wire 1 [+ out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 p* in1 $end
$var wire 1 1+ in2 $end
$var wire 1 \+ out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 Z+ in1 $end
$var wire 1 [+ in2 $end
$var wire 1 \+ in3 $end
$var wire 1 W+ out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 <% in1 $end
$var wire 1 p* in2 $end
$var wire 1 1+ in3 $end
$var wire 1 ,% out $end
$upscope $end
$upscope $end

$scope module fulladder_3 $end
$var wire 1 ;% A $end
$var wire 1 o* B $end
$var wire 1 2+ C_in $end
$var wire 1 9+ p $end
$var wire 1 :+ g $end
$var wire 1 +% S $end
$var wire 1 ]+ C_out $end
$var wire 1 ^+ g_bar $end
$var wire 1 _+ p_bar $end
$var wire 1 `+ nand2_1_out $end
$var wire 1 a+ nand2_2_out $end
$var wire 1 b+ nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 ;% in1 $end
$var wire 1 o* in2 $end
$var wire 1 ^+ out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 ^+ in1 $end
$var wire 1 :+ out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 ;% in1 $end
$var wire 1 o* in2 $end
$var wire 1 _+ out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 _+ in1 $end
$var wire 1 9+ out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 ;% in1 $end
$var wire 1 o* in2 $end
$var wire 1 `+ out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 ;% in1 $end
$var wire 1 2+ in2 $end
$var wire 1 a+ out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 o* in1 $end
$var wire 1 2+ in2 $end
$var wire 1 b+ out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 `+ in1 $end
$var wire 1 a+ in2 $end
$var wire 1 b+ in3 $end
$var wire 1 ]+ out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 ;% in1 $end
$var wire 1 o* in2 $end
$var wire 1 2+ in3 $end
$var wire 1 +% out $end
$upscope $end
$upscope $end
$upscope $end

$scope module cla4_1 $end
$var parameter 32 c+ N $end
$var wire 1 7% A [3] $end
$var wire 1 8% A [2] $end
$var wire 1 9% A [1] $end
$var wire 1 :% A [0] $end
$var wire 1 k* B [3] $end
$var wire 1 l* B [2] $end
$var wire 1 m* B [1] $end
$var wire 1 n* B [0] $end
$var wire 1 u* C_in $end
$var wire 1 '% S [3] $end
$var wire 1 (% S [2] $end
$var wire 1 )% S [1] $end
$var wire 1 *% S [0] $end
$var wire 1 z* P $end
$var wire 1 $+ G $end
$var wire 1 d+ C_out $end
$var wire 1 e+ c0 $end
$var wire 1 f+ c1 $end
$var wire 1 g+ c2 $end
$var wire 1 h+ p0 $end
$var wire 1 i+ g0 $end
$var wire 1 j+ p1 $end
$var wire 1 k+ g1 $end
$var wire 1 l+ p2 $end
$var wire 1 m+ g2 $end
$var wire 1 n+ p3 $end
$var wire 1 o+ g3 $end
$var wire 1 p+ g0_bar $end
$var wire 1 q+ g1_bar $end
$var wire 1 r+ g2_bar $end
$var wire 1 s+ g3_bar $end
$var wire 1 t+ nand2_c0_0_out $end
$var wire 1 u+ nand2_c1_0_out $end
$var wire 1 v+ nand2_c2_0_out $end
$var wire 1 w+ nand2_c3_0_out $end
$var wire 1 x+ nand2_p3_p2 $end
$var wire 1 y+ nand2_p1_p0 $end
$var wire 1 z+ nand2_p3g2_out $end
$var wire 1 {+ nand2_p3p2g1_out $end
$var wire 1 |+ nand3_G_0_out $end
$var wire 1 }+ nand2_p1g0_out $end
$var wire 1 ~+ nor2_G_0_out $end
$var wire 1 !, G_bar $end

$scope module not1_c0_0 $end
$var wire 1 i+ in1 $end
$var wire 1 p+ out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 h+ in1 $end
$var wire 1 u* in2 $end
$var wire 1 t+ out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 p+ in1 $end
$var wire 1 t+ in2 $end
$var wire 1 e+ out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 k+ in1 $end
$var wire 1 q+ out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 j+ in1 $end
$var wire 1 e+ in2 $end
$var wire 1 u+ out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 q+ in1 $end
$var wire 1 u+ in2 $end
$var wire 1 f+ out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 m+ in1 $end
$var wire 1 r+ out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 l+ in1 $end
$var wire 1 f+ in2 $end
$var wire 1 v+ out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 r+ in1 $end
$var wire 1 v+ in2 $end
$var wire 1 g+ out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 o+ in1 $end
$var wire 1 s+ out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 n+ in1 $end
$var wire 1 g+ in2 $end
$var wire 1 w+ out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 s+ in1 $end
$var wire 1 w+ in2 $end
$var wire 1 d+ out $end
$upscope $end

$scope module nand2_p32 $end
$var wire 1 n+ in1 $end
$var wire 1 l+ in2 $end
$var wire 1 x+ out $end
$upscope $end

$scope module nand2_p10 $end
$var wire 1 j+ in1 $end
$var wire 1 h+ in2 $end
$var wire 1 y+ out $end
$upscope $end

$scope module nor2_P $end
$var wire 1 x+ in1 $end
$var wire 1 y+ in2 $end
$var wire 1 z* out $end
$upscope $end

$scope module nand2_p3g2 $end
$var wire 1 n+ in1 $end
$var wire 1 m+ in2 $end
$var wire 1 z+ out $end
$upscope $end

$scope module nand2_p3p2g1 $end
$var wire 1 n+ in1 $end
$var wire 1 l+ in2 $end
$var wire 1 k+ in3 $end
$var wire 1 {+ out $end
$upscope $end

$scope module nand3_G_0 $end
$var wire 1 s+ in1 $end
$var wire 1 z+ in2 $end
$var wire 1 {+ in3 $end
$var wire 1 |+ out $end
$upscope $end

$scope module nand2_p1g0 $end
$var wire 1 j+ in1 $end
$var wire 1 i+ in2 $end
$var wire 1 }+ out $end
$upscope $end

$scope module nor2_G_0 $end
$var wire 1 x+ in1 $end
$var wire 1 }+ in2 $end
$var wire 1 ~+ out $end
$upscope $end

$scope module nor2_G $end
$var wire 1 |+ in1 $end
$var wire 1 ~+ in2 $end
$var wire 1 !, out $end
$upscope $end

$scope module not1_G $end
$var wire 1 !, in1 $end
$var wire 1 $+ out $end
$upscope $end

$scope module fulladder_0 $end
$var wire 1 :% A $end
$var wire 1 n* B $end
$var wire 1 u* C_in $end
$var wire 1 h+ p $end
$var wire 1 i+ g $end
$var wire 1 *% S $end
$var wire 1 ", C_out $end
$var wire 1 #, g_bar $end
$var wire 1 $, p_bar $end
$var wire 1 %, nand2_1_out $end
$var wire 1 &, nand2_2_out $end
$var wire 1 ', nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 :% in1 $end
$var wire 1 n* in2 $end
$var wire 1 #, out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 #, in1 $end
$var wire 1 i+ out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 :% in1 $end
$var wire 1 n* in2 $end
$var wire 1 $, out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 $, in1 $end
$var wire 1 h+ out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 :% in1 $end
$var wire 1 n* in2 $end
$var wire 1 %, out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 :% in1 $end
$var wire 1 u* in2 $end
$var wire 1 &, out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 n* in1 $end
$var wire 1 u* in2 $end
$var wire 1 ', out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 %, in1 $end
$var wire 1 &, in2 $end
$var wire 1 ', in3 $end
$var wire 1 ", out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 :% in1 $end
$var wire 1 n* in2 $end
$var wire 1 u* in3 $end
$var wire 1 *% out $end
$upscope $end
$upscope $end

$scope module fulladder_1 $end
$var wire 1 9% A $end
$var wire 1 m* B $end
$var wire 1 e+ C_in $end
$var wire 1 j+ p $end
$var wire 1 k+ g $end
$var wire 1 )% S $end
$var wire 1 (, C_out $end
$var wire 1 ), g_bar $end
$var wire 1 *, p_bar $end
$var wire 1 +, nand2_1_out $end
$var wire 1 ,, nand2_2_out $end
$var wire 1 -, nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 9% in1 $end
$var wire 1 m* in2 $end
$var wire 1 ), out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 ), in1 $end
$var wire 1 k+ out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 9% in1 $end
$var wire 1 m* in2 $end
$var wire 1 *, out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 *, in1 $end
$var wire 1 j+ out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 9% in1 $end
$var wire 1 m* in2 $end
$var wire 1 +, out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 9% in1 $end
$var wire 1 e+ in2 $end
$var wire 1 ,, out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 m* in1 $end
$var wire 1 e+ in2 $end
$var wire 1 -, out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 +, in1 $end
$var wire 1 ,, in2 $end
$var wire 1 -, in3 $end
$var wire 1 (, out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 9% in1 $end
$var wire 1 m* in2 $end
$var wire 1 e+ in3 $end
$var wire 1 )% out $end
$upscope $end
$upscope $end

$scope module fulladder_2 $end
$var wire 1 8% A $end
$var wire 1 l* B $end
$var wire 1 f+ C_in $end
$var wire 1 l+ p $end
$var wire 1 m+ g $end
$var wire 1 (% S $end
$var wire 1 ., C_out $end
$var wire 1 /, g_bar $end
$var wire 1 0, p_bar $end
$var wire 1 1, nand2_1_out $end
$var wire 1 2, nand2_2_out $end
$var wire 1 3, nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 8% in1 $end
$var wire 1 l* in2 $end
$var wire 1 /, out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 /, in1 $end
$var wire 1 m+ out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 8% in1 $end
$var wire 1 l* in2 $end
$var wire 1 0, out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 0, in1 $end
$var wire 1 l+ out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 8% in1 $end
$var wire 1 l* in2 $end
$var wire 1 1, out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 8% in1 $end
$var wire 1 f+ in2 $end
$var wire 1 2, out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 l* in1 $end
$var wire 1 f+ in2 $end
$var wire 1 3, out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 1, in1 $end
$var wire 1 2, in2 $end
$var wire 1 3, in3 $end
$var wire 1 ., out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 8% in1 $end
$var wire 1 l* in2 $end
$var wire 1 f+ in3 $end
$var wire 1 (% out $end
$upscope $end
$upscope $end

$scope module fulladder_3 $end
$var wire 1 7% A $end
$var wire 1 k* B $end
$var wire 1 g+ C_in $end
$var wire 1 n+ p $end
$var wire 1 o+ g $end
$var wire 1 '% S $end
$var wire 1 4, C_out $end
$var wire 1 5, g_bar $end
$var wire 1 6, p_bar $end
$var wire 1 7, nand2_1_out $end
$var wire 1 8, nand2_2_out $end
$var wire 1 9, nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 7% in1 $end
$var wire 1 k* in2 $end
$var wire 1 5, out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 5, in1 $end
$var wire 1 o+ out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 7% in1 $end
$var wire 1 k* in2 $end
$var wire 1 6, out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 6, in1 $end
$var wire 1 n+ out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 7% in1 $end
$var wire 1 k* in2 $end
$var wire 1 7, out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 7% in1 $end
$var wire 1 g+ in2 $end
$var wire 1 8, out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 k* in1 $end
$var wire 1 g+ in2 $end
$var wire 1 9, out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 7, in1 $end
$var wire 1 8, in2 $end
$var wire 1 9, in3 $end
$var wire 1 4, out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 7% in1 $end
$var wire 1 k* in2 $end
$var wire 1 g+ in3 $end
$var wire 1 '% out $end
$upscope $end
$upscope $end
$upscope $end

$scope module cla4_2 $end
$var parameter 32 :, N $end
$var wire 1 3% A [3] $end
$var wire 1 4% A [2] $end
$var wire 1 5% A [1] $end
$var wire 1 6% A [0] $end
$var wire 1 g* B [3] $end
$var wire 1 h* B [2] $end
$var wire 1 i* B [1] $end
$var wire 1 j* B [0] $end
$var wire 1 v* C_in $end
$var wire 1 #% S [3] $end
$var wire 1 $% S [2] $end
$var wire 1 %% S [1] $end
$var wire 1 &% S [0] $end
$var wire 1 |* P $end
$var wire 1 &+ G $end
$var wire 1 ;, C_out $end
$var wire 1 <, c0 $end
$var wire 1 =, c1 $end
$var wire 1 >, c2 $end
$var wire 1 ?, p0 $end
$var wire 1 @, g0 $end
$var wire 1 A, p1 $end
$var wire 1 B, g1 $end
$var wire 1 C, p2 $end
$var wire 1 D, g2 $end
$var wire 1 E, p3 $end
$var wire 1 F, g3 $end
$var wire 1 G, g0_bar $end
$var wire 1 H, g1_bar $end
$var wire 1 I, g2_bar $end
$var wire 1 J, g3_bar $end
$var wire 1 K, nand2_c0_0_out $end
$var wire 1 L, nand2_c1_0_out $end
$var wire 1 M, nand2_c2_0_out $end
$var wire 1 N, nand2_c3_0_out $end
$var wire 1 O, nand2_p3_p2 $end
$var wire 1 P, nand2_p1_p0 $end
$var wire 1 Q, nand2_p3g2_out $end
$var wire 1 R, nand2_p3p2g1_out $end
$var wire 1 S, nand3_G_0_out $end
$var wire 1 T, nand2_p1g0_out $end
$var wire 1 U, nor2_G_0_out $end
$var wire 1 V, G_bar $end

$scope module not1_c0_0 $end
$var wire 1 @, in1 $end
$var wire 1 G, out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 ?, in1 $end
$var wire 1 v* in2 $end
$var wire 1 K, out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 G, in1 $end
$var wire 1 K, in2 $end
$var wire 1 <, out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 B, in1 $end
$var wire 1 H, out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 A, in1 $end
$var wire 1 <, in2 $end
$var wire 1 L, out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 H, in1 $end
$var wire 1 L, in2 $end
$var wire 1 =, out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 D, in1 $end
$var wire 1 I, out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 C, in1 $end
$var wire 1 =, in2 $end
$var wire 1 M, out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 I, in1 $end
$var wire 1 M, in2 $end
$var wire 1 >, out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 F, in1 $end
$var wire 1 J, out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 E, in1 $end
$var wire 1 >, in2 $end
$var wire 1 N, out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 J, in1 $end
$var wire 1 N, in2 $end
$var wire 1 ;, out $end
$upscope $end

$scope module nand2_p32 $end
$var wire 1 E, in1 $end
$var wire 1 C, in2 $end
$var wire 1 O, out $end
$upscope $end

$scope module nand2_p10 $end
$var wire 1 A, in1 $end
$var wire 1 ?, in2 $end
$var wire 1 P, out $end
$upscope $end

$scope module nor2_P $end
$var wire 1 O, in1 $end
$var wire 1 P, in2 $end
$var wire 1 |* out $end
$upscope $end

$scope module nand2_p3g2 $end
$var wire 1 E, in1 $end
$var wire 1 D, in2 $end
$var wire 1 Q, out $end
$upscope $end

$scope module nand2_p3p2g1 $end
$var wire 1 E, in1 $end
$var wire 1 C, in2 $end
$var wire 1 B, in3 $end
$var wire 1 R, out $end
$upscope $end

$scope module nand3_G_0 $end
$var wire 1 J, in1 $end
$var wire 1 Q, in2 $end
$var wire 1 R, in3 $end
$var wire 1 S, out $end
$upscope $end

$scope module nand2_p1g0 $end
$var wire 1 A, in1 $end
$var wire 1 @, in2 $end
$var wire 1 T, out $end
$upscope $end

$scope module nor2_G_0 $end
$var wire 1 O, in1 $end
$var wire 1 T, in2 $end
$var wire 1 U, out $end
$upscope $end

$scope module nor2_G $end
$var wire 1 S, in1 $end
$var wire 1 U, in2 $end
$var wire 1 V, out $end
$upscope $end

$scope module not1_G $end
$var wire 1 V, in1 $end
$var wire 1 &+ out $end
$upscope $end

$scope module fulladder_0 $end
$var wire 1 6% A $end
$var wire 1 j* B $end
$var wire 1 v* C_in $end
$var wire 1 ?, p $end
$var wire 1 @, g $end
$var wire 1 &% S $end
$var wire 1 W, C_out $end
$var wire 1 X, g_bar $end
$var wire 1 Y, p_bar $end
$var wire 1 Z, nand2_1_out $end
$var wire 1 [, nand2_2_out $end
$var wire 1 \, nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 6% in1 $end
$var wire 1 j* in2 $end
$var wire 1 X, out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 X, in1 $end
$var wire 1 @, out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 6% in1 $end
$var wire 1 j* in2 $end
$var wire 1 Y, out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 Y, in1 $end
$var wire 1 ?, out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 6% in1 $end
$var wire 1 j* in2 $end
$var wire 1 Z, out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 6% in1 $end
$var wire 1 v* in2 $end
$var wire 1 [, out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 j* in1 $end
$var wire 1 v* in2 $end
$var wire 1 \, out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 Z, in1 $end
$var wire 1 [, in2 $end
$var wire 1 \, in3 $end
$var wire 1 W, out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 6% in1 $end
$var wire 1 j* in2 $end
$var wire 1 v* in3 $end
$var wire 1 &% out $end
$upscope $end
$upscope $end

$scope module fulladder_1 $end
$var wire 1 5% A $end
$var wire 1 i* B $end
$var wire 1 <, C_in $end
$var wire 1 A, p $end
$var wire 1 B, g $end
$var wire 1 %% S $end
$var wire 1 ], C_out $end
$var wire 1 ^, g_bar $end
$var wire 1 _, p_bar $end
$var wire 1 `, nand2_1_out $end
$var wire 1 a, nand2_2_out $end
$var wire 1 b, nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 5% in1 $end
$var wire 1 i* in2 $end
$var wire 1 ^, out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 ^, in1 $end
$var wire 1 B, out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 5% in1 $end
$var wire 1 i* in2 $end
$var wire 1 _, out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 _, in1 $end
$var wire 1 A, out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 5% in1 $end
$var wire 1 i* in2 $end
$var wire 1 `, out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 5% in1 $end
$var wire 1 <, in2 $end
$var wire 1 a, out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 i* in1 $end
$var wire 1 <, in2 $end
$var wire 1 b, out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 `, in1 $end
$var wire 1 a, in2 $end
$var wire 1 b, in3 $end
$var wire 1 ], out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 5% in1 $end
$var wire 1 i* in2 $end
$var wire 1 <, in3 $end
$var wire 1 %% out $end
$upscope $end
$upscope $end

$scope module fulladder_2 $end
$var wire 1 4% A $end
$var wire 1 h* B $end
$var wire 1 =, C_in $end
$var wire 1 C, p $end
$var wire 1 D, g $end
$var wire 1 $% S $end
$var wire 1 c, C_out $end
$var wire 1 d, g_bar $end
$var wire 1 e, p_bar $end
$var wire 1 f, nand2_1_out $end
$var wire 1 g, nand2_2_out $end
$var wire 1 h, nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 4% in1 $end
$var wire 1 h* in2 $end
$var wire 1 d, out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 d, in1 $end
$var wire 1 D, out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 4% in1 $end
$var wire 1 h* in2 $end
$var wire 1 e, out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 e, in1 $end
$var wire 1 C, out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 4% in1 $end
$var wire 1 h* in2 $end
$var wire 1 f, out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 4% in1 $end
$var wire 1 =, in2 $end
$var wire 1 g, out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 h* in1 $end
$var wire 1 =, in2 $end
$var wire 1 h, out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 f, in1 $end
$var wire 1 g, in2 $end
$var wire 1 h, in3 $end
$var wire 1 c, out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 4% in1 $end
$var wire 1 h* in2 $end
$var wire 1 =, in3 $end
$var wire 1 $% out $end
$upscope $end
$upscope $end

$scope module fulladder_3 $end
$var wire 1 3% A $end
$var wire 1 g* B $end
$var wire 1 >, C_in $end
$var wire 1 E, p $end
$var wire 1 F, g $end
$var wire 1 #% S $end
$var wire 1 i, C_out $end
$var wire 1 j, g_bar $end
$var wire 1 k, p_bar $end
$var wire 1 l, nand2_1_out $end
$var wire 1 m, nand2_2_out $end
$var wire 1 n, nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 3% in1 $end
$var wire 1 g* in2 $end
$var wire 1 j, out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 j, in1 $end
$var wire 1 F, out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 3% in1 $end
$var wire 1 g* in2 $end
$var wire 1 k, out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 k, in1 $end
$var wire 1 E, out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 3% in1 $end
$var wire 1 g* in2 $end
$var wire 1 l, out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 3% in1 $end
$var wire 1 >, in2 $end
$var wire 1 m, out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 g* in1 $end
$var wire 1 >, in2 $end
$var wire 1 n, out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 l, in1 $end
$var wire 1 m, in2 $end
$var wire 1 n, in3 $end
$var wire 1 i, out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 3% in1 $end
$var wire 1 g* in2 $end
$var wire 1 >, in3 $end
$var wire 1 #% out $end
$upscope $end
$upscope $end
$upscope $end

$scope module cla4_3 $end
$var parameter 32 o, N $end
$var wire 1 /% A [3] $end
$var wire 1 0% A [2] $end
$var wire 1 1% A [1] $end
$var wire 1 2% A [0] $end
$var wire 1 c* B [3] $end
$var wire 1 d* B [2] $end
$var wire 1 e* B [1] $end
$var wire 1 f* B [0] $end
$var wire 1 w* C_in $end
$var wire 1 }$ S [3] $end
$var wire 1 ~$ S [2] $end
$var wire 1 !% S [1] $end
$var wire 1 "% S [0] $end
$var wire 1 ~* P $end
$var wire 1 (+ G $end
$var wire 1 p, C_out $end
$var wire 1 q, c0 $end
$var wire 1 r, c1 $end
$var wire 1 s, c2 $end
$var wire 1 t, p0 $end
$var wire 1 u, g0 $end
$var wire 1 v, p1 $end
$var wire 1 w, g1 $end
$var wire 1 x, p2 $end
$var wire 1 y, g2 $end
$var wire 1 z, p3 $end
$var wire 1 {, g3 $end
$var wire 1 |, g0_bar $end
$var wire 1 }, g1_bar $end
$var wire 1 ~, g2_bar $end
$var wire 1 !- g3_bar $end
$var wire 1 "- nand2_c0_0_out $end
$var wire 1 #- nand2_c1_0_out $end
$var wire 1 $- nand2_c2_0_out $end
$var wire 1 %- nand2_c3_0_out $end
$var wire 1 &- nand2_p3_p2 $end
$var wire 1 '- nand2_p1_p0 $end
$var wire 1 (- nand2_p3g2_out $end
$var wire 1 )- nand2_p3p2g1_out $end
$var wire 1 *- nand3_G_0_out $end
$var wire 1 +- nand2_p1g0_out $end
$var wire 1 ,- nor2_G_0_out $end
$var wire 1 -- G_bar $end

$scope module not1_c0_0 $end
$var wire 1 u, in1 $end
$var wire 1 |, out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 t, in1 $end
$var wire 1 w* in2 $end
$var wire 1 "- out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 |, in1 $end
$var wire 1 "- in2 $end
$var wire 1 q, out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 w, in1 $end
$var wire 1 }, out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 v, in1 $end
$var wire 1 q, in2 $end
$var wire 1 #- out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 }, in1 $end
$var wire 1 #- in2 $end
$var wire 1 r, out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 y, in1 $end
$var wire 1 ~, out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 x, in1 $end
$var wire 1 r, in2 $end
$var wire 1 $- out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 ~, in1 $end
$var wire 1 $- in2 $end
$var wire 1 s, out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 {, in1 $end
$var wire 1 !- out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 z, in1 $end
$var wire 1 s, in2 $end
$var wire 1 %- out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 !- in1 $end
$var wire 1 %- in2 $end
$var wire 1 p, out $end
$upscope $end

$scope module nand2_p32 $end
$var wire 1 z, in1 $end
$var wire 1 x, in2 $end
$var wire 1 &- out $end
$upscope $end

$scope module nand2_p10 $end
$var wire 1 v, in1 $end
$var wire 1 t, in2 $end
$var wire 1 '- out $end
$upscope $end

$scope module nor2_P $end
$var wire 1 &- in1 $end
$var wire 1 '- in2 $end
$var wire 1 ~* out $end
$upscope $end

$scope module nand2_p3g2 $end
$var wire 1 z, in1 $end
$var wire 1 y, in2 $end
$var wire 1 (- out $end
$upscope $end

$scope module nand2_p3p2g1 $end
$var wire 1 z, in1 $end
$var wire 1 x, in2 $end
$var wire 1 w, in3 $end
$var wire 1 )- out $end
$upscope $end

$scope module nand3_G_0 $end
$var wire 1 !- in1 $end
$var wire 1 (- in2 $end
$var wire 1 )- in3 $end
$var wire 1 *- out $end
$upscope $end

$scope module nand2_p1g0 $end
$var wire 1 v, in1 $end
$var wire 1 u, in2 $end
$var wire 1 +- out $end
$upscope $end

$scope module nor2_G_0 $end
$var wire 1 &- in1 $end
$var wire 1 +- in2 $end
$var wire 1 ,- out $end
$upscope $end

$scope module nor2_G $end
$var wire 1 *- in1 $end
$var wire 1 ,- in2 $end
$var wire 1 -- out $end
$upscope $end

$scope module not1_G $end
$var wire 1 -- in1 $end
$var wire 1 (+ out $end
$upscope $end

$scope module fulladder_0 $end
$var wire 1 2% A $end
$var wire 1 f* B $end
$var wire 1 w* C_in $end
$var wire 1 t, p $end
$var wire 1 u, g $end
$var wire 1 "% S $end
$var wire 1 .- C_out $end
$var wire 1 /- g_bar $end
$var wire 1 0- p_bar $end
$var wire 1 1- nand2_1_out $end
$var wire 1 2- nand2_2_out $end
$var wire 1 3- nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 2% in1 $end
$var wire 1 f* in2 $end
$var wire 1 /- out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 /- in1 $end
$var wire 1 u, out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 2% in1 $end
$var wire 1 f* in2 $end
$var wire 1 0- out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 0- in1 $end
$var wire 1 t, out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 2% in1 $end
$var wire 1 f* in2 $end
$var wire 1 1- out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 2% in1 $end
$var wire 1 w* in2 $end
$var wire 1 2- out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 f* in1 $end
$var wire 1 w* in2 $end
$var wire 1 3- out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 1- in1 $end
$var wire 1 2- in2 $end
$var wire 1 3- in3 $end
$var wire 1 .- out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 2% in1 $end
$var wire 1 f* in2 $end
$var wire 1 w* in3 $end
$var wire 1 "% out $end
$upscope $end
$upscope $end

$scope module fulladder_1 $end
$var wire 1 1% A $end
$var wire 1 e* B $end
$var wire 1 q, C_in $end
$var wire 1 v, p $end
$var wire 1 w, g $end
$var wire 1 !% S $end
$var wire 1 4- C_out $end
$var wire 1 5- g_bar $end
$var wire 1 6- p_bar $end
$var wire 1 7- nand2_1_out $end
$var wire 1 8- nand2_2_out $end
$var wire 1 9- nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 1% in1 $end
$var wire 1 e* in2 $end
$var wire 1 5- out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 5- in1 $end
$var wire 1 w, out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 1% in1 $end
$var wire 1 e* in2 $end
$var wire 1 6- out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 6- in1 $end
$var wire 1 v, out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 1% in1 $end
$var wire 1 e* in2 $end
$var wire 1 7- out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 1% in1 $end
$var wire 1 q, in2 $end
$var wire 1 8- out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 e* in1 $end
$var wire 1 q, in2 $end
$var wire 1 9- out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 7- in1 $end
$var wire 1 8- in2 $end
$var wire 1 9- in3 $end
$var wire 1 4- out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 1% in1 $end
$var wire 1 e* in2 $end
$var wire 1 q, in3 $end
$var wire 1 !% out $end
$upscope $end
$upscope $end

$scope module fulladder_2 $end
$var wire 1 0% A $end
$var wire 1 d* B $end
$var wire 1 r, C_in $end
$var wire 1 x, p $end
$var wire 1 y, g $end
$var wire 1 ~$ S $end
$var wire 1 :- C_out $end
$var wire 1 ;- g_bar $end
$var wire 1 <- p_bar $end
$var wire 1 =- nand2_1_out $end
$var wire 1 >- nand2_2_out $end
$var wire 1 ?- nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 0% in1 $end
$var wire 1 d* in2 $end
$var wire 1 ;- out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 ;- in1 $end
$var wire 1 y, out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 0% in1 $end
$var wire 1 d* in2 $end
$var wire 1 <- out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 <- in1 $end
$var wire 1 x, out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 0% in1 $end
$var wire 1 d* in2 $end
$var wire 1 =- out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 0% in1 $end
$var wire 1 r, in2 $end
$var wire 1 >- out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 d* in1 $end
$var wire 1 r, in2 $end
$var wire 1 ?- out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 =- in1 $end
$var wire 1 >- in2 $end
$var wire 1 ?- in3 $end
$var wire 1 :- out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 0% in1 $end
$var wire 1 d* in2 $end
$var wire 1 r, in3 $end
$var wire 1 ~$ out $end
$upscope $end
$upscope $end

$scope module fulladder_3 $end
$var wire 1 /% A $end
$var wire 1 c* B $end
$var wire 1 s, C_in $end
$var wire 1 z, p $end
$var wire 1 {, g $end
$var wire 1 }$ S $end
$var wire 1 @- C_out $end
$var wire 1 A- g_bar $end
$var wire 1 B- p_bar $end
$var wire 1 C- nand2_1_out $end
$var wire 1 D- nand2_2_out $end
$var wire 1 E- nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 /% in1 $end
$var wire 1 c* in2 $end
$var wire 1 A- out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 A- in1 $end
$var wire 1 {, out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 /% in1 $end
$var wire 1 c* in2 $end
$var wire 1 B- out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 B- in1 $end
$var wire 1 z, out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 /% in1 $end
$var wire 1 c* in2 $end
$var wire 1 C- out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 /% in1 $end
$var wire 1 s, in2 $end
$var wire 1 D- out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 c* in1 $end
$var wire 1 s, in2 $end
$var wire 1 E- out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 C- in1 $end
$var wire 1 D- in2 $end
$var wire 1 E- in3 $end
$var wire 1 @- out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 /% in1 $end
$var wire 1 c* in2 $end
$var wire 1 s, in3 $end
$var wire 1 }$ out $end
$upscope $end
$upscope $end
$upscope $end

$scope module not1_c0_0 $end
$var wire 1 "+ in1 $end
$var wire 1 #+ out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 x* in1 $end
$var wire 1 s* in2 $end
$var wire 1 *+ out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 #+ in1 $end
$var wire 1 *+ in2 $end
$var wire 1 u* out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 $+ in1 $end
$var wire 1 %+ out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 z* in1 $end
$var wire 1 u* in2 $end
$var wire 1 ++ out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 %+ in1 $end
$var wire 1 ++ in2 $end
$var wire 1 v* out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 &+ in1 $end
$var wire 1 '+ out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 |* in1 $end
$var wire 1 v* in2 $end
$var wire 1 ,+ out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 '+ in1 $end
$var wire 1 ,+ in2 $end
$var wire 1 w* out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 (+ in1 $end
$var wire 1 )+ out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 ~* in1 $end
$var wire 1 w* in2 $end
$var wire 1 -+ out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 )+ in1 $end
$var wire 1 -+ in2 $end
$var wire 1 t* out $end
$upscope $end
$upscope $end
$upscope $end

$scope module IFID $end
$var wire 1 u! clk $end
$var wire 1 F- rst $end
$var wire 1 Q) stall $end
$var wire 1 W) halt $end
$var wire 1 }$ PC_inc [15] $end
$var wire 1 ~$ PC_inc [14] $end
$var wire 1 !% PC_inc [13] $end
$var wire 1 "% PC_inc [12] $end
$var wire 1 #% PC_inc [11] $end
$var wire 1 $% PC_inc [10] $end
$var wire 1 %% PC_inc [9] $end
$var wire 1 &% PC_inc [8] $end
$var wire 1 '% PC_inc [7] $end
$var wire 1 (% PC_inc [6] $end
$var wire 1 )% PC_inc [5] $end
$var wire 1 *% PC_inc [4] $end
$var wire 1 +% PC_inc [3] $end
$var wire 1 ,% PC_inc [2] $end
$var wire 1 -% PC_inc [1] $end
$var wire 1 .% PC_inc [0] $end
$var wire 1 /% PC [15] $end
$var wire 1 0% PC [14] $end
$var wire 1 1% PC [13] $end
$var wire 1 2% PC [12] $end
$var wire 1 3% PC [11] $end
$var wire 1 4% PC [10] $end
$var wire 1 5% PC [9] $end
$var wire 1 6% PC [8] $end
$var wire 1 7% PC [7] $end
$var wire 1 8% PC [6] $end
$var wire 1 9% PC [5] $end
$var wire 1 :% PC [4] $end
$var wire 1 ;% PC [3] $end
$var wire 1 <% PC [2] $end
$var wire 1 =% PC [1] $end
$var wire 1 >% PC [0] $end
$var wire 1 I" instr [15] $end
$var wire 1 J" instr [14] $end
$var wire 1 K" instr [13] $end
$var wire 1 L" instr [12] $end
$var wire 1 M" instr [11] $end
$var wire 1 N" instr [10] $end
$var wire 1 O" instr [9] $end
$var wire 1 P" instr [8] $end
$var wire 1 Q" instr [7] $end
$var wire 1 R" instr [6] $end
$var wire 1 S" instr [5] $end
$var wire 1 T" instr [4] $end
$var wire 1 U" instr [3] $end
$var wire 1 V" instr [2] $end
$var wire 1 W" instr [1] $end
$var wire 1 X" instr [0] $end
$var wire 1 C" Rs [2] $end
$var wire 1 D" Rs [1] $end
$var wire 1 E" Rs [0] $end
$var wire 1 F" Rt [2] $end
$var wire 1 G" Rt [1] $end
$var wire 1 H" Rt [0] $end
$var wire 1 2& IFID_PC_inc [15] $end
$var wire 1 3& IFID_PC_inc [14] $end
$var wire 1 4& IFID_PC_inc [13] $end
$var wire 1 5& IFID_PC_inc [12] $end
$var wire 1 6& IFID_PC_inc [11] $end
$var wire 1 7& IFID_PC_inc [10] $end
$var wire 1 8& IFID_PC_inc [9] $end
$var wire 1 9& IFID_PC_inc [8] $end
$var wire 1 :& IFID_PC_inc [7] $end
$var wire 1 ;& IFID_PC_inc [6] $end
$var wire 1 <& IFID_PC_inc [5] $end
$var wire 1 =& IFID_PC_inc [4] $end
$var wire 1 >& IFID_PC_inc [3] $end
$var wire 1 ?& IFID_PC_inc [2] $end
$var wire 1 @& IFID_PC_inc [1] $end
$var wire 1 A& IFID_PC_inc [0] $end
$var wire 1 O% IFID_PC [15] $end
$var wire 1 P% IFID_PC [14] $end
$var wire 1 Q% IFID_PC [13] $end
$var wire 1 R% IFID_PC [12] $end
$var wire 1 S% IFID_PC [11] $end
$var wire 1 T% IFID_PC [10] $end
$var wire 1 U% IFID_PC [9] $end
$var wire 1 V% IFID_PC [8] $end
$var wire 1 W% IFID_PC [7] $end
$var wire 1 X% IFID_PC [6] $end
$var wire 1 Y% IFID_PC [5] $end
$var wire 1 Z% IFID_PC [4] $end
$var wire 1 [% IFID_PC [3] $end
$var wire 1 \% IFID_PC [2] $end
$var wire 1 ]% IFID_PC [1] $end
$var wire 1 ^% IFID_PC [0] $end
$var wire 1 B& IFID_instr [15] $end
$var wire 1 C& IFID_instr [14] $end
$var wire 1 D& IFID_instr [13] $end
$var wire 1 E& IFID_instr [12] $end
$var wire 1 F& IFID_instr [11] $end
$var wire 1 G& IFID_instr [10] $end
$var wire 1 H& IFID_instr [9] $end
$var wire 1 I& IFID_instr [8] $end
$var wire 1 J& IFID_instr [7] $end
$var wire 1 K& IFID_instr [6] $end
$var wire 1 L& IFID_instr [5] $end
$var wire 1 M& IFID_instr [4] $end
$var wire 1 N& IFID_instr [3] $end
$var wire 1 O& IFID_instr [2] $end
$var wire 1 P& IFID_instr [1] $end
$var wire 1 Q& IFID_instr [0] $end
$var wire 1 R& IFID_Rs [2] $end
$var wire 1 S& IFID_Rs [1] $end
$var wire 1 T& IFID_Rs [0] $end
$var wire 1 U& IFID_Rt [2] $end
$var wire 1 V& IFID_Rt [1] $end
$var wire 1 W& IFID_Rt [0] $end
$var wire 1 X) IFID_halt $end
$var wire 1 G- IFID_PC_inc_reg_out [15] $end
$var wire 1 H- IFID_PC_inc_reg_out [14] $end
$var wire 1 I- IFID_PC_inc_reg_out [13] $end
$var wire 1 J- IFID_PC_inc_reg_out [12] $end
$var wire 1 K- IFID_PC_inc_reg_out [11] $end
$var wire 1 L- IFID_PC_inc_reg_out [10] $end
$var wire 1 M- IFID_PC_inc_reg_out [9] $end
$var wire 1 N- IFID_PC_inc_reg_out [8] $end
$var wire 1 O- IFID_PC_inc_reg_out [7] $end
$var wire 1 P- IFID_PC_inc_reg_out [6] $end
$var wire 1 Q- IFID_PC_inc_reg_out [5] $end
$var wire 1 R- IFID_PC_inc_reg_out [4] $end
$var wire 1 S- IFID_PC_inc_reg_out [3] $end
$var wire 1 T- IFID_PC_inc_reg_out [2] $end
$var wire 1 U- IFID_PC_inc_reg_out [1] $end
$var wire 1 V- IFID_PC_inc_reg_out [0] $end
$var wire 1 W- IFID_PC_reg_out [15] $end
$var wire 1 X- IFID_PC_reg_out [14] $end
$var wire 1 Y- IFID_PC_reg_out [13] $end
$var wire 1 Z- IFID_PC_reg_out [12] $end
$var wire 1 [- IFID_PC_reg_out [11] $end
$var wire 1 \- IFID_PC_reg_out [10] $end
$var wire 1 ]- IFID_PC_reg_out [9] $end
$var wire 1 ^- IFID_PC_reg_out [8] $end
$var wire 1 _- IFID_PC_reg_out [7] $end
$var wire 1 `- IFID_PC_reg_out [6] $end
$var wire 1 a- IFID_PC_reg_out [5] $end
$var wire 1 b- IFID_PC_reg_out [4] $end
$var wire 1 c- IFID_PC_reg_out [3] $end
$var wire 1 d- IFID_PC_reg_out [2] $end
$var wire 1 e- IFID_PC_reg_out [1] $end
$var wire 1 f- IFID_PC_reg_out [0] $end
$var wire 1 g- IFID_instr_reg_out [15] $end
$var wire 1 h- IFID_instr_reg_out [14] $end
$var wire 1 i- IFID_instr_reg_out [13] $end
$var wire 1 j- IFID_instr_reg_out [12] $end
$var wire 1 k- IFID_instr_reg_out [11] $end
$var wire 1 l- IFID_instr_reg_out [10] $end
$var wire 1 m- IFID_instr_reg_out [9] $end
$var wire 1 n- IFID_instr_reg_out [8] $end
$var wire 1 o- IFID_instr_reg_out [7] $end
$var wire 1 p- IFID_instr_reg_out [6] $end
$var wire 1 q- IFID_instr_reg_out [5] $end
$var wire 1 r- IFID_instr_reg_out [4] $end
$var wire 1 s- IFID_instr_reg_out [3] $end
$var wire 1 t- IFID_instr_reg_out [2] $end
$var wire 1 u- IFID_instr_reg_out [1] $end
$var wire 1 v- IFID_instr_reg_out [0] $end

$scope module IFID_PC_inc_reg $end
$var wire 1 u! clk $end
$var wire 1 F- rst $end
$var wire 1 w- en $end
$var wire 1 }$ D [15] $end
$var wire 1 ~$ D [14] $end
$var wire 1 !% D [13] $end
$var wire 1 "% D [12] $end
$var wire 1 #% D [11] $end
$var wire 1 $% D [10] $end
$var wire 1 %% D [9] $end
$var wire 1 &% D [8] $end
$var wire 1 '% D [7] $end
$var wire 1 (% D [6] $end
$var wire 1 )% D [5] $end
$var wire 1 *% D [4] $end
$var wire 1 +% D [3] $end
$var wire 1 ,% D [2] $end
$var wire 1 -% D [1] $end
$var wire 1 .% D [0] $end
$var wire 1 G- Q [15] $end
$var wire 1 H- Q [14] $end
$var wire 1 I- Q [13] $end
$var wire 1 J- Q [12] $end
$var wire 1 K- Q [11] $end
$var wire 1 L- Q [10] $end
$var wire 1 M- Q [9] $end
$var wire 1 N- Q [8] $end
$var wire 1 O- Q [7] $end
$var wire 1 P- Q [6] $end
$var wire 1 Q- Q [5] $end
$var wire 1 R- Q [4] $end
$var wire 1 S- Q [3] $end
$var wire 1 T- Q [2] $end
$var wire 1 U- Q [1] $end
$var wire 1 V- Q [0] $end
$var wire 1 x- in [15] $end
$var wire 1 y- in [14] $end
$var wire 1 z- in [13] $end
$var wire 1 {- in [12] $end
$var wire 1 |- in [11] $end
$var wire 1 }- in [10] $end
$var wire 1 ~- in [9] $end
$var wire 1 !. in [8] $end
$var wire 1 ". in [7] $end
$var wire 1 #. in [6] $end
$var wire 1 $. in [5] $end
$var wire 1 %. in [4] $end
$var wire 1 &. in [3] $end
$var wire 1 '. in [2] $end
$var wire 1 (. in [1] $end
$var wire 1 ). in [0] $end
$var wire 1 *. out [15] $end
$var wire 1 +. out [14] $end
$var wire 1 ,. out [13] $end
$var wire 1 -. out [12] $end
$var wire 1 .. out [11] $end
$var wire 1 /. out [10] $end
$var wire 1 0. out [9] $end
$var wire 1 1. out [8] $end
$var wire 1 2. out [7] $end
$var wire 1 3. out [6] $end
$var wire 1 4. out [5] $end
$var wire 1 5. out [4] $end
$var wire 1 6. out [3] $end
$var wire 1 7. out [2] $end
$var wire 1 8. out [1] $end
$var wire 1 9. out [0] $end

$scope module dff_0 $end
$var wire 1 9. q $end
$var wire 1 ). d $end
$var wire 1 u! clk $end
$var wire 1 F- rst $end
$var reg 1 :. state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 8. q $end
$var wire 1 (. d $end
$var wire 1 u! clk $end
$var wire 1 F- rst $end
$var reg 1 ;. state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 7. q $end
$var wire 1 '. d $end
$var wire 1 u! clk $end
$var wire 1 F- rst $end
$var reg 1 <. state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 6. q $end
$var wire 1 &. d $end
$var wire 1 u! clk $end
$var wire 1 F- rst $end
$var reg 1 =. state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 5. q $end
$var wire 1 %. d $end
$var wire 1 u! clk $end
$var wire 1 F- rst $end
$var reg 1 >. state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 4. q $end
$var wire 1 $. d $end
$var wire 1 u! clk $end
$var wire 1 F- rst $end
$var reg 1 ?. state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 3. q $end
$var wire 1 #. d $end
$var wire 1 u! clk $end
$var wire 1 F- rst $end
$var reg 1 @. state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 2. q $end
$var wire 1 ". d $end
$var wire 1 u! clk $end
$var wire 1 F- rst $end
$var reg 1 A. state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 1. q $end
$var wire 1 !. d $end
$var wire 1 u! clk $end
$var wire 1 F- rst $end
$var reg 1 B. state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 0. q $end
$var wire 1 ~- d $end
$var wire 1 u! clk $end
$var wire 1 F- rst $end
$var reg 1 C. state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 /. q $end
$var wire 1 }- d $end
$var wire 1 u! clk $end
$var wire 1 F- rst $end
$var reg 1 D. state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 .. q $end
$var wire 1 |- d $end
$var wire 1 u! clk $end
$var wire 1 F- rst $end
$var reg 1 E. state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 -. q $end
$var wire 1 {- d $end
$var wire 1 u! clk $end
$var wire 1 F- rst $end
$var reg 1 F. state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 ,. q $end
$var wire 1 z- d $end
$var wire 1 u! clk $end
$var wire 1 F- rst $end
$var reg 1 G. state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 +. q $end
$var wire 1 y- d $end
$var wire 1 u! clk $end
$var wire 1 F- rst $end
$var reg 1 H. state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 *. q $end
$var wire 1 x- d $end
$var wire 1 u! clk $end
$var wire 1 F- rst $end
$var reg 1 I. state $end
$upscope $end
$upscope $end

$scope module IFID_PC_reg $end
$var wire 1 u! clk $end
$var wire 1 F- rst $end
$var wire 1 J. en $end
$var wire 1 /% D [15] $end
$var wire 1 0% D [14] $end
$var wire 1 1% D [13] $end
$var wire 1 2% D [12] $end
$var wire 1 3% D [11] $end
$var wire 1 4% D [10] $end
$var wire 1 5% D [9] $end
$var wire 1 6% D [8] $end
$var wire 1 7% D [7] $end
$var wire 1 8% D [6] $end
$var wire 1 9% D [5] $end
$var wire 1 :% D [4] $end
$var wire 1 ;% D [3] $end
$var wire 1 <% D [2] $end
$var wire 1 =% D [1] $end
$var wire 1 >% D [0] $end
$var wire 1 W- Q [15] $end
$var wire 1 X- Q [14] $end
$var wire 1 Y- Q [13] $end
$var wire 1 Z- Q [12] $end
$var wire 1 [- Q [11] $end
$var wire 1 \- Q [10] $end
$var wire 1 ]- Q [9] $end
$var wire 1 ^- Q [8] $end
$var wire 1 _- Q [7] $end
$var wire 1 `- Q [6] $end
$var wire 1 a- Q [5] $end
$var wire 1 b- Q [4] $end
$var wire 1 c- Q [3] $end
$var wire 1 d- Q [2] $end
$var wire 1 e- Q [1] $end
$var wire 1 f- Q [0] $end
$var wire 1 K. in [15] $end
$var wire 1 L. in [14] $end
$var wire 1 M. in [13] $end
$var wire 1 N. in [12] $end
$var wire 1 O. in [11] $end
$var wire 1 P. in [10] $end
$var wire 1 Q. in [9] $end
$var wire 1 R. in [8] $end
$var wire 1 S. in [7] $end
$var wire 1 T. in [6] $end
$var wire 1 U. in [5] $end
$var wire 1 V. in [4] $end
$var wire 1 W. in [3] $end
$var wire 1 X. in [2] $end
$var wire 1 Y. in [1] $end
$var wire 1 Z. in [0] $end
$var wire 1 [. out [15] $end
$var wire 1 \. out [14] $end
$var wire 1 ]. out [13] $end
$var wire 1 ^. out [12] $end
$var wire 1 _. out [11] $end
$var wire 1 `. out [10] $end
$var wire 1 a. out [9] $end
$var wire 1 b. out [8] $end
$var wire 1 c. out [7] $end
$var wire 1 d. out [6] $end
$var wire 1 e. out [5] $end
$var wire 1 f. out [4] $end
$var wire 1 g. out [3] $end
$var wire 1 h. out [2] $end
$var wire 1 i. out [1] $end
$var wire 1 j. out [0] $end

$scope module dff_0 $end
$var wire 1 j. q $end
$var wire 1 Z. d $end
$var wire 1 u! clk $end
$var wire 1 F- rst $end
$var reg 1 k. state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 i. q $end
$var wire 1 Y. d $end
$var wire 1 u! clk $end
$var wire 1 F- rst $end
$var reg 1 l. state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 h. q $end
$var wire 1 X. d $end
$var wire 1 u! clk $end
$var wire 1 F- rst $end
$var reg 1 m. state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 g. q $end
$var wire 1 W. d $end
$var wire 1 u! clk $end
$var wire 1 F- rst $end
$var reg 1 n. state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 f. q $end
$var wire 1 V. d $end
$var wire 1 u! clk $end
$var wire 1 F- rst $end
$var reg 1 o. state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 e. q $end
$var wire 1 U. d $end
$var wire 1 u! clk $end
$var wire 1 F- rst $end
$var reg 1 p. state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 d. q $end
$var wire 1 T. d $end
$var wire 1 u! clk $end
$var wire 1 F- rst $end
$var reg 1 q. state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 c. q $end
$var wire 1 S. d $end
$var wire 1 u! clk $end
$var wire 1 F- rst $end
$var reg 1 r. state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 b. q $end
$var wire 1 R. d $end
$var wire 1 u! clk $end
$var wire 1 F- rst $end
$var reg 1 s. state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 a. q $end
$var wire 1 Q. d $end
$var wire 1 u! clk $end
$var wire 1 F- rst $end
$var reg 1 t. state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 `. q $end
$var wire 1 P. d $end
$var wire 1 u! clk $end
$var wire 1 F- rst $end
$var reg 1 u. state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 _. q $end
$var wire 1 O. d $end
$var wire 1 u! clk $end
$var wire 1 F- rst $end
$var reg 1 v. state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 ^. q $end
$var wire 1 N. d $end
$var wire 1 u! clk $end
$var wire 1 F- rst $end
$var reg 1 w. state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 ]. q $end
$var wire 1 M. d $end
$var wire 1 u! clk $end
$var wire 1 F- rst $end
$var reg 1 x. state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 \. q $end
$var wire 1 L. d $end
$var wire 1 u! clk $end
$var wire 1 F- rst $end
$var reg 1 y. state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 [. q $end
$var wire 1 K. d $end
$var wire 1 u! clk $end
$var wire 1 F- rst $end
$var reg 1 z. state $end
$upscope $end
$upscope $end

$scope module IFID_instr_reg $end
$var wire 1 u! clk $end
$var wire 1 F- rst $end
$var wire 1 {. en $end
$var wire 1 I" D [15] $end
$var wire 1 J" D [14] $end
$var wire 1 K" D [13] $end
$var wire 1 L" D [12] $end
$var wire 1 M" D [11] $end
$var wire 1 N" D [10] $end
$var wire 1 O" D [9] $end
$var wire 1 P" D [8] $end
$var wire 1 Q" D [7] $end
$var wire 1 R" D [6] $end
$var wire 1 S" D [5] $end
$var wire 1 T" D [4] $end
$var wire 1 U" D [3] $end
$var wire 1 V" D [2] $end
$var wire 1 W" D [1] $end
$var wire 1 X" D [0] $end
$var wire 1 g- Q [15] $end
$var wire 1 h- Q [14] $end
$var wire 1 i- Q [13] $end
$var wire 1 j- Q [12] $end
$var wire 1 k- Q [11] $end
$var wire 1 l- Q [10] $end
$var wire 1 m- Q [9] $end
$var wire 1 n- Q [8] $end
$var wire 1 o- Q [7] $end
$var wire 1 p- Q [6] $end
$var wire 1 q- Q [5] $end
$var wire 1 r- Q [4] $end
$var wire 1 s- Q [3] $end
$var wire 1 t- Q [2] $end
$var wire 1 u- Q [1] $end
$var wire 1 v- Q [0] $end
$var wire 1 |. in [15] $end
$var wire 1 }. in [14] $end
$var wire 1 ~. in [13] $end
$var wire 1 !/ in [12] $end
$var wire 1 "/ in [11] $end
$var wire 1 #/ in [10] $end
$var wire 1 $/ in [9] $end
$var wire 1 %/ in [8] $end
$var wire 1 &/ in [7] $end
$var wire 1 '/ in [6] $end
$var wire 1 (/ in [5] $end
$var wire 1 )/ in [4] $end
$var wire 1 */ in [3] $end
$var wire 1 +/ in [2] $end
$var wire 1 ,/ in [1] $end
$var wire 1 -/ in [0] $end
$var wire 1 ./ out [15] $end
$var wire 1 // out [14] $end
$var wire 1 0/ out [13] $end
$var wire 1 1/ out [12] $end
$var wire 1 2/ out [11] $end
$var wire 1 3/ out [10] $end
$var wire 1 4/ out [9] $end
$var wire 1 5/ out [8] $end
$var wire 1 6/ out [7] $end
$var wire 1 7/ out [6] $end
$var wire 1 8/ out [5] $end
$var wire 1 9/ out [4] $end
$var wire 1 :/ out [3] $end
$var wire 1 ;/ out [2] $end
$var wire 1 </ out [1] $end
$var wire 1 =/ out [0] $end

$scope module dff_0 $end
$var wire 1 =/ q $end
$var wire 1 -/ d $end
$var wire 1 u! clk $end
$var wire 1 F- rst $end
$var reg 1 >/ state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 </ q $end
$var wire 1 ,/ d $end
$var wire 1 u! clk $end
$var wire 1 F- rst $end
$var reg 1 ?/ state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 ;/ q $end
$var wire 1 +/ d $end
$var wire 1 u! clk $end
$var wire 1 F- rst $end
$var reg 1 @/ state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 :/ q $end
$var wire 1 */ d $end
$var wire 1 u! clk $end
$var wire 1 F- rst $end
$var reg 1 A/ state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 9/ q $end
$var wire 1 )/ d $end
$var wire 1 u! clk $end
$var wire 1 F- rst $end
$var reg 1 B/ state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 8/ q $end
$var wire 1 (/ d $end
$var wire 1 u! clk $end
$var wire 1 F- rst $end
$var reg 1 C/ state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 7/ q $end
$var wire 1 '/ d $end
$var wire 1 u! clk $end
$var wire 1 F- rst $end
$var reg 1 D/ state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 6/ q $end
$var wire 1 &/ d $end
$var wire 1 u! clk $end
$var wire 1 F- rst $end
$var reg 1 E/ state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 5/ q $end
$var wire 1 %/ d $end
$var wire 1 u! clk $end
$var wire 1 F- rst $end
$var reg 1 F/ state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 4/ q $end
$var wire 1 $/ d $end
$var wire 1 u! clk $end
$var wire 1 F- rst $end
$var reg 1 G/ state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 3/ q $end
$var wire 1 #/ d $end
$var wire 1 u! clk $end
$var wire 1 F- rst $end
$var reg 1 H/ state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 2/ q $end
$var wire 1 "/ d $end
$var wire 1 u! clk $end
$var wire 1 F- rst $end
$var reg 1 I/ state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 1/ q $end
$var wire 1 !/ d $end
$var wire 1 u! clk $end
$var wire 1 F- rst $end
$var reg 1 J/ state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 0/ q $end
$var wire 1 ~. d $end
$var wire 1 u! clk $end
$var wire 1 F- rst $end
$var reg 1 K/ state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 // q $end
$var wire 1 }. d $end
$var wire 1 u! clk $end
$var wire 1 F- rst $end
$var reg 1 L/ state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 ./ q $end
$var wire 1 |. d $end
$var wire 1 u! clk $end
$var wire 1 F- rst $end
$var reg 1 M/ state $end
$upscope $end
$upscope $end

$scope module IFID_Rs_reg $end
$var wire 1 u! clk $end
$var wire 1 F- rst $end
$var wire 1 N/ en $end
$var wire 1 C" D [2] $end
$var wire 1 D" D [1] $end
$var wire 1 E" D [0] $end
$var wire 1 R& Q [2] $end
$var wire 1 S& Q [1] $end
$var wire 1 T& Q [0] $end
$var wire 1 O/ in [2] $end
$var wire 1 P/ in [1] $end
$var wire 1 Q/ in [0] $end
$var wire 1 R/ out [2] $end
$var wire 1 S/ out [1] $end
$var wire 1 T/ out [0] $end

$scope module dff_0 $end
$var wire 1 T/ q $end
$var wire 1 Q/ d $end
$var wire 1 u! clk $end
$var wire 1 F- rst $end
$var reg 1 U/ state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 S/ q $end
$var wire 1 P/ d $end
$var wire 1 u! clk $end
$var wire 1 F- rst $end
$var reg 1 V/ state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 R/ q $end
$var wire 1 O/ d $end
$var wire 1 u! clk $end
$var wire 1 F- rst $end
$var reg 1 W/ state $end
$upscope $end
$upscope $end

$scope module IFID_Rt_reg $end
$var wire 1 u! clk $end
$var wire 1 F- rst $end
$var wire 1 X/ en $end
$var wire 1 F" D [2] $end
$var wire 1 G" D [1] $end
$var wire 1 H" D [0] $end
$var wire 1 U& Q [2] $end
$var wire 1 V& Q [1] $end
$var wire 1 W& Q [0] $end
$var wire 1 Y/ in [2] $end
$var wire 1 Z/ in [1] $end
$var wire 1 [/ in [0] $end
$var wire 1 \/ out [2] $end
$var wire 1 ]/ out [1] $end
$var wire 1 ^/ out [0] $end

$scope module dff_0 $end
$var wire 1 ^/ q $end
$var wire 1 [/ d $end
$var wire 1 u! clk $end
$var wire 1 F- rst $end
$var reg 1 _/ state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 ]/ q $end
$var wire 1 Z/ d $end
$var wire 1 u! clk $end
$var wire 1 F- rst $end
$var reg 1 `/ state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 \/ q $end
$var wire 1 Y/ d $end
$var wire 1 u! clk $end
$var wire 1 F- rst $end
$var reg 1 a/ state $end
$upscope $end
$upscope $end

$scope module IFID_halt_reg $end
$var wire 1 u! clk $end
$var wire 1 F- rst $end
$var wire 1 b/ en $end
$var wire 1 W) D $end
$var wire 1 X) Q $end
$var wire 1 c/ in $end
$var wire 1 d/ out $end

$scope module dff_0 $end
$var wire 1 d/ q $end
$var wire 1 c/ d $end
$var wire 1 u! clk $end
$var wire 1 F- rst $end
$var reg 1 e/ state $end
$upscope $end
$upscope $end
$upscope $end

$scope module decodeStage $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 M) regWriteIn $end
$var wire 1 h& EX_link $end
$var wire 1 U( MEM_link $end
$var wire 1 B& instr [15] $end
$var wire 1 C& instr [14] $end
$var wire 1 D& instr [13] $end
$var wire 1 E& instr [12] $end
$var wire 1 F& instr [11] $end
$var wire 1 G& instr [10] $end
$var wire 1 H& instr [9] $end
$var wire 1 I& instr [8] $end
$var wire 1 J& instr [7] $end
$var wire 1 K& instr [6] $end
$var wire 1 L& instr [5] $end
$var wire 1 M& instr [4] $end
$var wire 1 N& instr [3] $end
$var wire 1 O& instr [2] $end
$var wire 1 P& instr [1] $end
$var wire 1 Q& instr [0] $end
$var wire 1 2& PC_inc [15] $end
$var wire 1 3& PC_inc [14] $end
$var wire 1 4& PC_inc [13] $end
$var wire 1 5& PC_inc [12] $end
$var wire 1 6& PC_inc [11] $end
$var wire 1 7& PC_inc [10] $end
$var wire 1 8& PC_inc [9] $end
$var wire 1 9& PC_inc [8] $end
$var wire 1 :& PC_inc [7] $end
$var wire 1 ;& PC_inc [6] $end
$var wire 1 <& PC_inc [5] $end
$var wire 1 =& PC_inc [4] $end
$var wire 1 >& PC_inc [3] $end
$var wire 1 ?& PC_inc [2] $end
$var wire 1 @& PC_inc [1] $end
$var wire 1 A& PC_inc [0] $end
$var wire 1 K# EX_data [15] $end
$var wire 1 L# EX_data [14] $end
$var wire 1 M# EX_data [13] $end
$var wire 1 N# EX_data [12] $end
$var wire 1 O# EX_data [11] $end
$var wire 1 P# EX_data [10] $end
$var wire 1 Q# EX_data [9] $end
$var wire 1 R# EX_data [8] $end
$var wire 1 S# EX_data [7] $end
$var wire 1 T# EX_data [6] $end
$var wire 1 U# EX_data [5] $end
$var wire 1 V# EX_data [4] $end
$var wire 1 W# EX_data [3] $end
$var wire 1 X# EX_data [2] $end
$var wire 1 Y# EX_data [1] $end
$var wire 1 Z# EX_data [0] $end
$var wire 1 m$ MEM_data [15] $end
$var wire 1 n$ MEM_data [14] $end
$var wire 1 o$ MEM_data [13] $end
$var wire 1 p$ MEM_data [12] $end
$var wire 1 q$ MEM_data [11] $end
$var wire 1 r$ MEM_data [10] $end
$var wire 1 s$ MEM_data [9] $end
$var wire 1 t$ MEM_data [8] $end
$var wire 1 u$ MEM_data [7] $end
$var wire 1 v$ MEM_data [6] $end
$var wire 1 w$ MEM_data [5] $end
$var wire 1 x$ MEM_data [4] $end
$var wire 1 y$ MEM_data [3] $end
$var wire 1 z$ MEM_data [2] $end
$var wire 1 {$ MEM_data [1] $end
$var wire 1 |$ MEM_data [0] $end
$var wire 1 L' EX_PC_inc [15] $end
$var wire 1 M' EX_PC_inc [14] $end
$var wire 1 N' EX_PC_inc [13] $end
$var wire 1 O' EX_PC_inc [12] $end
$var wire 1 P' EX_PC_inc [11] $end
$var wire 1 Q' EX_PC_inc [10] $end
$var wire 1 R' EX_PC_inc [9] $end
$var wire 1 S' EX_PC_inc [8] $end
$var wire 1 T' EX_PC_inc [7] $end
$var wire 1 U' EX_PC_inc [6] $end
$var wire 1 V' EX_PC_inc [5] $end
$var wire 1 W' EX_PC_inc [4] $end
$var wire 1 X' EX_PC_inc [3] $end
$var wire 1 Y' EX_PC_inc [2] $end
$var wire 1 Z' EX_PC_inc [1] $end
$var wire 1 [' EX_PC_inc [0] $end
$var wire 1 i' MEM_PC_inc [15] $end
$var wire 1 j' MEM_PC_inc [14] $end
$var wire 1 k' MEM_PC_inc [13] $end
$var wire 1 l' MEM_PC_inc [12] $end
$var wire 1 m' MEM_PC_inc [11] $end
$var wire 1 n' MEM_PC_inc [10] $end
$var wire 1 o' MEM_PC_inc [9] $end
$var wire 1 p' MEM_PC_inc [8] $end
$var wire 1 q' MEM_PC_inc [7] $end
$var wire 1 r' MEM_PC_inc [6] $end
$var wire 1 s' MEM_PC_inc [5] $end
$var wire 1 t' MEM_PC_inc [4] $end
$var wire 1 u' MEM_PC_inc [3] $end
$var wire 1 v' MEM_PC_inc [2] $end
$var wire 1 w' MEM_PC_inc [1] $end
$var wire 1 x' MEM_PC_inc [0] $end
$var wire 1 ]$ writeData [15] $end
$var wire 1 ^$ writeData [14] $end
$var wire 1 _$ writeData [13] $end
$var wire 1 `$ writeData [12] $end
$var wire 1 a$ writeData [11] $end
$var wire 1 b$ writeData [10] $end
$var wire 1 c$ writeData [9] $end
$var wire 1 d$ writeData [8] $end
$var wire 1 e$ writeData [7] $end
$var wire 1 f$ writeData [6] $end
$var wire 1 g$ writeData [5] $end
$var wire 1 h$ writeData [4] $end
$var wire 1 i$ writeData [3] $end
$var wire 1 j$ writeData [2] $end
$var wire 1 k$ writeData [1] $end
$var wire 1 l$ writeData [0] $end
$var wire 1 g( RdIn [2] $end
$var wire 1 h( RdIn [1] $end
$var wire 1 i( RdIn [0] $end
$var wire 1 ^& EX_Rd [2] $end
$var wire 1 _& EX_Rd [1] $end
$var wire 1 `& EX_Rd [0] $end
$var wire 1 Q( MEM_Rd [2] $end
$var wire 1 R( MEM_Rd [1] $end
$var wire 1 S( MEM_Rd [0] $end
$var wire 1 v! err $end
$var wire 1 -$ read1Data [15] $end
$var wire 1 .$ read1Data [14] $end
$var wire 1 /$ read1Data [13] $end
$var wire 1 0$ read1Data [12] $end
$var wire 1 1$ read1Data [11] $end
$var wire 1 2$ read1Data [10] $end
$var wire 1 3$ read1Data [9] $end
$var wire 1 4$ read1Data [8] $end
$var wire 1 5$ read1Data [7] $end
$var wire 1 6$ read1Data [6] $end
$var wire 1 7$ read1Data [5] $end
$var wire 1 8$ read1Data [4] $end
$var wire 1 9$ read1Data [3] $end
$var wire 1 :$ read1Data [2] $end
$var wire 1 ;$ read1Data [1] $end
$var wire 1 <$ read1Data [0] $end
$var wire 1 =$ read2Data [15] $end
$var wire 1 >$ read2Data [14] $end
$var wire 1 ?$ read2Data [13] $end
$var wire 1 @$ read2Data [12] $end
$var wire 1 A$ read2Data [11] $end
$var wire 1 B$ read2Data [10] $end
$var wire 1 C$ read2Data [9] $end
$var wire 1 D$ read2Data [8] $end
$var wire 1 E$ read2Data [7] $end
$var wire 1 F$ read2Data [6] $end
$var wire 1 G$ read2Data [5] $end
$var wire 1 H$ read2Data [4] $end
$var wire 1 I$ read2Data [3] $end
$var wire 1 J$ read2Data [2] $end
$var wire 1 K$ read2Data [1] $end
$var wire 1 L$ read2Data [0] $end
$var wire 1 ?% PC_new [15] $end
$var wire 1 @% PC_new [14] $end
$var wire 1 A% PC_new [13] $end
$var wire 1 B% PC_new [12] $end
$var wire 1 C% PC_new [11] $end
$var wire 1 D% PC_new [10] $end
$var wire 1 E% PC_new [9] $end
$var wire 1 F% PC_new [8] $end
$var wire 1 G% PC_new [7] $end
$var wire 1 H% PC_new [6] $end
$var wire 1 I% PC_new [5] $end
$var wire 1 J% PC_new [4] $end
$var wire 1 K% PC_new [3] $end
$var wire 1 L% PC_new [2] $end
$var wire 1 M% PC_new [1] $end
$var wire 1 N% PC_new [0] $end
$var wire 1 +# exImmVal [15] $end
$var wire 1 ,# exImmVal [14] $end
$var wire 1 -# exImmVal [13] $end
$var wire 1 .# exImmVal [12] $end
$var wire 1 /# exImmVal [11] $end
$var wire 1 0# exImmVal [10] $end
$var wire 1 1# exImmVal [9] $end
$var wire 1 2# exImmVal [8] $end
$var wire 1 3# exImmVal [7] $end
$var wire 1 4# exImmVal [6] $end
$var wire 1 5# exImmVal [5] $end
$var wire 1 6# exImmVal [4] $end
$var wire 1 7# exImmVal [3] $end
$var wire 1 8# exImmVal [2] $end
$var wire 1 9# exImmVal [1] $end
$var wire 1 :# exImmVal [0] $end
$var wire 1 :" aluOp [2] $end
$var wire 1 ;" aluOp [1] $end
$var wire 1 <" aluOp [0] $end
$var wire 1 @" jumpCtl [2] $end
$var wire 1 A" jumpCtl [1] $end
$var wire 1 B" jumpCtl [0] $end
$var wire 1 =" branchCtl [2] $end
$var wire 1 >" branchCtl [1] $end
$var wire 1 ?" branchCtl [0] $end
$var wire 1 ." Rs [2] $end
$var wire 1 /" Rs [1] $end
$var wire 1 0" Rs [0] $end
$var wire 1 1" Rt [2] $end
$var wire 1 2" Rt [1] $end
$var wire 1 3" Rt [0] $end
$var wire 1 7" RdOut [2] $end
$var wire 1 8" RdOut [1] $end
$var wire 1 9" RdOut [0] $end
$var wire 1 |! regWriteOut $end
$var wire 1 ~! aluSrc $end
$var wire 1 }! btr $end
$var wire 1 !" memWrite $end
$var wire 1 "" memRead $end
$var wire 1 #" MemToReg $end
$var wire 1 f/ noOp $end
$var wire 1 %" slbi $end
$var wire 1 &" lbi $end
$var wire 1 ," seq $end
$var wire 1 *" sl $end
$var wire 1 +" sco $end
$var wire 1 -" ror $end
$var wire 1 (" PCsrc $end
$var wire 1 P) flush $end
$var wire 1 g/ stu $end
$var wire 1 h/ pc_add [15] $end
$var wire 1 i/ pc_add [14] $end
$var wire 1 j/ pc_add [13] $end
$var wire 1 k/ pc_add [12] $end
$var wire 1 l/ pc_add [11] $end
$var wire 1 m/ pc_add [10] $end
$var wire 1 n/ pc_add [9] $end
$var wire 1 o/ pc_add [8] $end
$var wire 1 p/ pc_add [7] $end
$var wire 1 q/ pc_add [6] $end
$var wire 1 r/ pc_add [5] $end
$var wire 1 s/ pc_add [4] $end
$var wire 1 t/ pc_add [3] $end
$var wire 1 u/ pc_add [2] $end
$var wire 1 v/ pc_add [1] $end
$var wire 1 w/ pc_add [0] $end
$var wire 1 x/ branch $end

$scope module decodeRegisters $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 ." read1RegSel [2] $end
$var wire 1 /" read1RegSel [1] $end
$var wire 1 0" read1RegSel [0] $end
$var wire 1 1" read2RegSel [2] $end
$var wire 1 2" read2RegSel [1] $end
$var wire 1 3" read2RegSel [0] $end
$var wire 1 g( writeRegSel [2] $end
$var wire 1 h( writeRegSel [1] $end
$var wire 1 i( writeRegSel [0] $end
$var wire 1 ]$ writeData [15] $end
$var wire 1 ^$ writeData [14] $end
$var wire 1 _$ writeData [13] $end
$var wire 1 `$ writeData [12] $end
$var wire 1 a$ writeData [11] $end
$var wire 1 b$ writeData [10] $end
$var wire 1 c$ writeData [9] $end
$var wire 1 d$ writeData [8] $end
$var wire 1 e$ writeData [7] $end
$var wire 1 f$ writeData [6] $end
$var wire 1 g$ writeData [5] $end
$var wire 1 h$ writeData [4] $end
$var wire 1 i$ writeData [3] $end
$var wire 1 j$ writeData [2] $end
$var wire 1 k$ writeData [1] $end
$var wire 1 l$ writeData [0] $end
$var wire 1 M) writeEn $end
$var wire 1 -$ read1Data [15] $end
$var wire 1 .$ read1Data [14] $end
$var wire 1 /$ read1Data [13] $end
$var wire 1 0$ read1Data [12] $end
$var wire 1 1$ read1Data [11] $end
$var wire 1 2$ read1Data [10] $end
$var wire 1 3$ read1Data [9] $end
$var wire 1 4$ read1Data [8] $end
$var wire 1 5$ read1Data [7] $end
$var wire 1 6$ read1Data [6] $end
$var wire 1 7$ read1Data [5] $end
$var wire 1 8$ read1Data [4] $end
$var wire 1 9$ read1Data [3] $end
$var wire 1 :$ read1Data [2] $end
$var wire 1 ;$ read1Data [1] $end
$var wire 1 <$ read1Data [0] $end
$var wire 1 =$ read2Data [15] $end
$var wire 1 >$ read2Data [14] $end
$var wire 1 ?$ read2Data [13] $end
$var wire 1 @$ read2Data [12] $end
$var wire 1 A$ read2Data [11] $end
$var wire 1 B$ read2Data [10] $end
$var wire 1 C$ read2Data [9] $end
$var wire 1 D$ read2Data [8] $end
$var wire 1 E$ read2Data [7] $end
$var wire 1 F$ read2Data [6] $end
$var wire 1 G$ read2Data [5] $end
$var wire 1 H$ read2Data [4] $end
$var wire 1 I$ read2Data [3] $end
$var wire 1 J$ read2Data [2] $end
$var wire 1 K$ read2Data [1] $end
$var wire 1 L$ read2Data [0] $end
$var wire 1 v! err $end
$var wire 1 y/ read1Out [15] $end
$var wire 1 z/ read1Out [14] $end
$var wire 1 {/ read1Out [13] $end
$var wire 1 |/ read1Out [12] $end
$var wire 1 }/ read1Out [11] $end
$var wire 1 ~/ read1Out [10] $end
$var wire 1 !0 read1Out [9] $end
$var wire 1 "0 read1Out [8] $end
$var wire 1 #0 read1Out [7] $end
$var wire 1 $0 read1Out [6] $end
$var wire 1 %0 read1Out [5] $end
$var wire 1 &0 read1Out [4] $end
$var wire 1 '0 read1Out [3] $end
$var wire 1 (0 read1Out [2] $end
$var wire 1 )0 read1Out [1] $end
$var wire 1 *0 read1Out [0] $end
$var wire 1 +0 read2Out [15] $end
$var wire 1 ,0 read2Out [14] $end
$var wire 1 -0 read2Out [13] $end
$var wire 1 .0 read2Out [12] $end
$var wire 1 /0 read2Out [11] $end
$var wire 1 00 read2Out [10] $end
$var wire 1 10 read2Out [9] $end
$var wire 1 20 read2Out [8] $end
$var wire 1 30 read2Out [7] $end
$var wire 1 40 read2Out [6] $end
$var wire 1 50 read2Out [5] $end
$var wire 1 60 read2Out [4] $end
$var wire 1 70 read2Out [3] $end
$var wire 1 80 read2Out [2] $end
$var wire 1 90 read2Out [1] $end
$var wire 1 :0 read2Out [0] $end

$scope module registers $end
$var parameter 32 ;0 N $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 ." read1RegSel [2] $end
$var wire 1 /" read1RegSel [1] $end
$var wire 1 0" read1RegSel [0] $end
$var wire 1 1" read2RegSel [2] $end
$var wire 1 2" read2RegSel [1] $end
$var wire 1 3" read2RegSel [0] $end
$var wire 1 g( writeRegSel [2] $end
$var wire 1 h( writeRegSel [1] $end
$var wire 1 i( writeRegSel [0] $end
$var wire 1 ]$ writeData [15] $end
$var wire 1 ^$ writeData [14] $end
$var wire 1 _$ writeData [13] $end
$var wire 1 `$ writeData [12] $end
$var wire 1 a$ writeData [11] $end
$var wire 1 b$ writeData [10] $end
$var wire 1 c$ writeData [9] $end
$var wire 1 d$ writeData [8] $end
$var wire 1 e$ writeData [7] $end
$var wire 1 f$ writeData [6] $end
$var wire 1 g$ writeData [5] $end
$var wire 1 h$ writeData [4] $end
$var wire 1 i$ writeData [3] $end
$var wire 1 j$ writeData [2] $end
$var wire 1 k$ writeData [1] $end
$var wire 1 l$ writeData [0] $end
$var wire 1 M) writeEn $end
$var wire 1 y/ read1Data [15] $end
$var wire 1 z/ read1Data [14] $end
$var wire 1 {/ read1Data [13] $end
$var wire 1 |/ read1Data [12] $end
$var wire 1 }/ read1Data [11] $end
$var wire 1 ~/ read1Data [10] $end
$var wire 1 !0 read1Data [9] $end
$var wire 1 "0 read1Data [8] $end
$var wire 1 #0 read1Data [7] $end
$var wire 1 $0 read1Data [6] $end
$var wire 1 %0 read1Data [5] $end
$var wire 1 &0 read1Data [4] $end
$var wire 1 '0 read1Data [3] $end
$var wire 1 (0 read1Data [2] $end
$var wire 1 )0 read1Data [1] $end
$var wire 1 *0 read1Data [0] $end
$var wire 1 +0 read2Data [15] $end
$var wire 1 ,0 read2Data [14] $end
$var wire 1 -0 read2Data [13] $end
$var wire 1 .0 read2Data [12] $end
$var wire 1 /0 read2Data [11] $end
$var wire 1 00 read2Data [10] $end
$var wire 1 10 read2Data [9] $end
$var wire 1 20 read2Data [8] $end
$var wire 1 30 read2Data [7] $end
$var wire 1 40 read2Data [6] $end
$var wire 1 50 read2Data [5] $end
$var wire 1 60 read2Data [4] $end
$var wire 1 70 read2Data [3] $end
$var wire 1 80 read2Data [2] $end
$var wire 1 90 read2Data [1] $end
$var wire 1 :0 read2Data [0] $end
$var wire 1 v! err $end
$var wire 1 <0 writedec_out [7] $end
$var wire 1 =0 writedec_out [6] $end
$var wire 1 >0 writedec_out [5] $end
$var wire 1 ?0 writedec_out [4] $end
$var wire 1 @0 writedec_out [3] $end
$var wire 1 A0 writedec_out [2] $end
$var wire 1 B0 writedec_out [1] $end
$var wire 1 C0 writedec_out [0] $end
$var wire 1 D0 writeRegSel_dec [7] $end
$var wire 1 E0 writeRegSel_dec [6] $end
$var wire 1 F0 writeRegSel_dec [5] $end
$var wire 1 G0 writeRegSel_dec [4] $end
$var wire 1 H0 writeRegSel_dec [3] $end
$var wire 1 I0 writeRegSel_dec [2] $end
$var wire 1 J0 writeRegSel_dec [1] $end
$var wire 1 K0 writeRegSel_dec [0] $end
$var wire 1 L0 R0_out [15] $end
$var wire 1 M0 R0_out [14] $end
$var wire 1 N0 R0_out [13] $end
$var wire 1 O0 R0_out [12] $end
$var wire 1 P0 R0_out [11] $end
$var wire 1 Q0 R0_out [10] $end
$var wire 1 R0 R0_out [9] $end
$var wire 1 S0 R0_out [8] $end
$var wire 1 T0 R0_out [7] $end
$var wire 1 U0 R0_out [6] $end
$var wire 1 V0 R0_out [5] $end
$var wire 1 W0 R0_out [4] $end
$var wire 1 X0 R0_out [3] $end
$var wire 1 Y0 R0_out [2] $end
$var wire 1 Z0 R0_out [1] $end
$var wire 1 [0 R0_out [0] $end
$var wire 1 \0 R1_out [15] $end
$var wire 1 ]0 R1_out [14] $end
$var wire 1 ^0 R1_out [13] $end
$var wire 1 _0 R1_out [12] $end
$var wire 1 `0 R1_out [11] $end
$var wire 1 a0 R1_out [10] $end
$var wire 1 b0 R1_out [9] $end
$var wire 1 c0 R1_out [8] $end
$var wire 1 d0 R1_out [7] $end
$var wire 1 e0 R1_out [6] $end
$var wire 1 f0 R1_out [5] $end
$var wire 1 g0 R1_out [4] $end
$var wire 1 h0 R1_out [3] $end
$var wire 1 i0 R1_out [2] $end
$var wire 1 j0 R1_out [1] $end
$var wire 1 k0 R1_out [0] $end
$var wire 1 l0 R2_out [15] $end
$var wire 1 m0 R2_out [14] $end
$var wire 1 n0 R2_out [13] $end
$var wire 1 o0 R2_out [12] $end
$var wire 1 p0 R2_out [11] $end
$var wire 1 q0 R2_out [10] $end
$var wire 1 r0 R2_out [9] $end
$var wire 1 s0 R2_out [8] $end
$var wire 1 t0 R2_out [7] $end
$var wire 1 u0 R2_out [6] $end
$var wire 1 v0 R2_out [5] $end
$var wire 1 w0 R2_out [4] $end
$var wire 1 x0 R2_out [3] $end
$var wire 1 y0 R2_out [2] $end
$var wire 1 z0 R2_out [1] $end
$var wire 1 {0 R2_out [0] $end
$var wire 1 |0 R3_out [15] $end
$var wire 1 }0 R3_out [14] $end
$var wire 1 ~0 R3_out [13] $end
$var wire 1 !1 R3_out [12] $end
$var wire 1 "1 R3_out [11] $end
$var wire 1 #1 R3_out [10] $end
$var wire 1 $1 R3_out [9] $end
$var wire 1 %1 R3_out [8] $end
$var wire 1 &1 R3_out [7] $end
$var wire 1 '1 R3_out [6] $end
$var wire 1 (1 R3_out [5] $end
$var wire 1 )1 R3_out [4] $end
$var wire 1 *1 R3_out [3] $end
$var wire 1 +1 R3_out [2] $end
$var wire 1 ,1 R3_out [1] $end
$var wire 1 -1 R3_out [0] $end
$var wire 1 .1 R4_out [15] $end
$var wire 1 /1 R4_out [14] $end
$var wire 1 01 R4_out [13] $end
$var wire 1 11 R4_out [12] $end
$var wire 1 21 R4_out [11] $end
$var wire 1 31 R4_out [10] $end
$var wire 1 41 R4_out [9] $end
$var wire 1 51 R4_out [8] $end
$var wire 1 61 R4_out [7] $end
$var wire 1 71 R4_out [6] $end
$var wire 1 81 R4_out [5] $end
$var wire 1 91 R4_out [4] $end
$var wire 1 :1 R4_out [3] $end
$var wire 1 ;1 R4_out [2] $end
$var wire 1 <1 R4_out [1] $end
$var wire 1 =1 R4_out [0] $end
$var wire 1 >1 R5_out [15] $end
$var wire 1 ?1 R5_out [14] $end
$var wire 1 @1 R5_out [13] $end
$var wire 1 A1 R5_out [12] $end
$var wire 1 B1 R5_out [11] $end
$var wire 1 C1 R5_out [10] $end
$var wire 1 D1 R5_out [9] $end
$var wire 1 E1 R5_out [8] $end
$var wire 1 F1 R5_out [7] $end
$var wire 1 G1 R5_out [6] $end
$var wire 1 H1 R5_out [5] $end
$var wire 1 I1 R5_out [4] $end
$var wire 1 J1 R5_out [3] $end
$var wire 1 K1 R5_out [2] $end
$var wire 1 L1 R5_out [1] $end
$var wire 1 M1 R5_out [0] $end
$var wire 1 N1 R6_out [15] $end
$var wire 1 O1 R6_out [14] $end
$var wire 1 P1 R6_out [13] $end
$var wire 1 Q1 R6_out [12] $end
$var wire 1 R1 R6_out [11] $end
$var wire 1 S1 R6_out [10] $end
$var wire 1 T1 R6_out [9] $end
$var wire 1 U1 R6_out [8] $end
$var wire 1 V1 R6_out [7] $end
$var wire 1 W1 R6_out [6] $end
$var wire 1 X1 R6_out [5] $end
$var wire 1 Y1 R6_out [4] $end
$var wire 1 Z1 R6_out [3] $end
$var wire 1 [1 R6_out [2] $end
$var wire 1 \1 R6_out [1] $end
$var wire 1 ]1 R6_out [0] $end
$var wire 1 ^1 R7_out [15] $end
$var wire 1 _1 R7_out [14] $end
$var wire 1 `1 R7_out [13] $end
$var wire 1 a1 R7_out [12] $end
$var wire 1 b1 R7_out [11] $end
$var wire 1 c1 R7_out [10] $end
$var wire 1 d1 R7_out [9] $end
$var wire 1 e1 R7_out [8] $end
$var wire 1 f1 R7_out [7] $end
$var wire 1 g1 R7_out [6] $end
$var wire 1 h1 R7_out [5] $end
$var wire 1 i1 R7_out [4] $end
$var wire 1 j1 R7_out [3] $end
$var wire 1 k1 R7_out [2] $end
$var wire 1 l1 R7_out [1] $end
$var wire 1 m1 R7_out [0] $end
$var wire 1 n1 en0 $end
$var wire 1 o1 en1 $end
$var wire 1 p1 en2 $end
$var wire 1 q1 en3 $end
$var wire 1 r1 en4 $end
$var wire 1 s1 en5 $end
$var wire 1 t1 en6 $end
$var wire 1 u1 en7 $end

$scope module R0 $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 n1 en $end
$var wire 1 ]$ D [15] $end
$var wire 1 ^$ D [14] $end
$var wire 1 _$ D [13] $end
$var wire 1 `$ D [12] $end
$var wire 1 a$ D [11] $end
$var wire 1 b$ D [10] $end
$var wire 1 c$ D [9] $end
$var wire 1 d$ D [8] $end
$var wire 1 e$ D [7] $end
$var wire 1 f$ D [6] $end
$var wire 1 g$ D [5] $end
$var wire 1 h$ D [4] $end
$var wire 1 i$ D [3] $end
$var wire 1 j$ D [2] $end
$var wire 1 k$ D [1] $end
$var wire 1 l$ D [0] $end
$var wire 1 L0 Q [15] $end
$var wire 1 M0 Q [14] $end
$var wire 1 N0 Q [13] $end
$var wire 1 O0 Q [12] $end
$var wire 1 P0 Q [11] $end
$var wire 1 Q0 Q [10] $end
$var wire 1 R0 Q [9] $end
$var wire 1 S0 Q [8] $end
$var wire 1 T0 Q [7] $end
$var wire 1 U0 Q [6] $end
$var wire 1 V0 Q [5] $end
$var wire 1 W0 Q [4] $end
$var wire 1 X0 Q [3] $end
$var wire 1 Y0 Q [2] $end
$var wire 1 Z0 Q [1] $end
$var wire 1 [0 Q [0] $end
$var wire 1 v1 in [15] $end
$var wire 1 w1 in [14] $end
$var wire 1 x1 in [13] $end
$var wire 1 y1 in [12] $end
$var wire 1 z1 in [11] $end
$var wire 1 {1 in [10] $end
$var wire 1 |1 in [9] $end
$var wire 1 }1 in [8] $end
$var wire 1 ~1 in [7] $end
$var wire 1 !2 in [6] $end
$var wire 1 "2 in [5] $end
$var wire 1 #2 in [4] $end
$var wire 1 $2 in [3] $end
$var wire 1 %2 in [2] $end
$var wire 1 &2 in [1] $end
$var wire 1 '2 in [0] $end
$var wire 1 (2 out [15] $end
$var wire 1 )2 out [14] $end
$var wire 1 *2 out [13] $end
$var wire 1 +2 out [12] $end
$var wire 1 ,2 out [11] $end
$var wire 1 -2 out [10] $end
$var wire 1 .2 out [9] $end
$var wire 1 /2 out [8] $end
$var wire 1 02 out [7] $end
$var wire 1 12 out [6] $end
$var wire 1 22 out [5] $end
$var wire 1 32 out [4] $end
$var wire 1 42 out [3] $end
$var wire 1 52 out [2] $end
$var wire 1 62 out [1] $end
$var wire 1 72 out [0] $end

$scope module dff_0 $end
$var wire 1 72 q $end
$var wire 1 '2 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 82 state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 62 q $end
$var wire 1 &2 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 92 state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 52 q $end
$var wire 1 %2 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 :2 state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 42 q $end
$var wire 1 $2 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 ;2 state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 32 q $end
$var wire 1 #2 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 <2 state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 22 q $end
$var wire 1 "2 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 =2 state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 12 q $end
$var wire 1 !2 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 >2 state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 02 q $end
$var wire 1 ~1 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 ?2 state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 /2 q $end
$var wire 1 }1 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 @2 state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 .2 q $end
$var wire 1 |1 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 A2 state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 -2 q $end
$var wire 1 {1 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 B2 state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 ,2 q $end
$var wire 1 z1 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 C2 state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 +2 q $end
$var wire 1 y1 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 D2 state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 *2 q $end
$var wire 1 x1 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 E2 state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 )2 q $end
$var wire 1 w1 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 F2 state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 (2 q $end
$var wire 1 v1 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 G2 state $end
$upscope $end
$upscope $end

$scope module R1 $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 o1 en $end
$var wire 1 ]$ D [15] $end
$var wire 1 ^$ D [14] $end
$var wire 1 _$ D [13] $end
$var wire 1 `$ D [12] $end
$var wire 1 a$ D [11] $end
$var wire 1 b$ D [10] $end
$var wire 1 c$ D [9] $end
$var wire 1 d$ D [8] $end
$var wire 1 e$ D [7] $end
$var wire 1 f$ D [6] $end
$var wire 1 g$ D [5] $end
$var wire 1 h$ D [4] $end
$var wire 1 i$ D [3] $end
$var wire 1 j$ D [2] $end
$var wire 1 k$ D [1] $end
$var wire 1 l$ D [0] $end
$var wire 1 \0 Q [15] $end
$var wire 1 ]0 Q [14] $end
$var wire 1 ^0 Q [13] $end
$var wire 1 _0 Q [12] $end
$var wire 1 `0 Q [11] $end
$var wire 1 a0 Q [10] $end
$var wire 1 b0 Q [9] $end
$var wire 1 c0 Q [8] $end
$var wire 1 d0 Q [7] $end
$var wire 1 e0 Q [6] $end
$var wire 1 f0 Q [5] $end
$var wire 1 g0 Q [4] $end
$var wire 1 h0 Q [3] $end
$var wire 1 i0 Q [2] $end
$var wire 1 j0 Q [1] $end
$var wire 1 k0 Q [0] $end
$var wire 1 H2 in [15] $end
$var wire 1 I2 in [14] $end
$var wire 1 J2 in [13] $end
$var wire 1 K2 in [12] $end
$var wire 1 L2 in [11] $end
$var wire 1 M2 in [10] $end
$var wire 1 N2 in [9] $end
$var wire 1 O2 in [8] $end
$var wire 1 P2 in [7] $end
$var wire 1 Q2 in [6] $end
$var wire 1 R2 in [5] $end
$var wire 1 S2 in [4] $end
$var wire 1 T2 in [3] $end
$var wire 1 U2 in [2] $end
$var wire 1 V2 in [1] $end
$var wire 1 W2 in [0] $end
$var wire 1 X2 out [15] $end
$var wire 1 Y2 out [14] $end
$var wire 1 Z2 out [13] $end
$var wire 1 [2 out [12] $end
$var wire 1 \2 out [11] $end
$var wire 1 ]2 out [10] $end
$var wire 1 ^2 out [9] $end
$var wire 1 _2 out [8] $end
$var wire 1 `2 out [7] $end
$var wire 1 a2 out [6] $end
$var wire 1 b2 out [5] $end
$var wire 1 c2 out [4] $end
$var wire 1 d2 out [3] $end
$var wire 1 e2 out [2] $end
$var wire 1 f2 out [1] $end
$var wire 1 g2 out [0] $end

$scope module dff_0 $end
$var wire 1 g2 q $end
$var wire 1 W2 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 h2 state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 f2 q $end
$var wire 1 V2 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 i2 state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 e2 q $end
$var wire 1 U2 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 j2 state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 d2 q $end
$var wire 1 T2 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 k2 state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 c2 q $end
$var wire 1 S2 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 l2 state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 b2 q $end
$var wire 1 R2 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 m2 state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 a2 q $end
$var wire 1 Q2 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 n2 state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 `2 q $end
$var wire 1 P2 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 o2 state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 _2 q $end
$var wire 1 O2 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 p2 state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 ^2 q $end
$var wire 1 N2 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 q2 state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 ]2 q $end
$var wire 1 M2 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 r2 state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 \2 q $end
$var wire 1 L2 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 s2 state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 [2 q $end
$var wire 1 K2 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 t2 state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 Z2 q $end
$var wire 1 J2 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 u2 state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 Y2 q $end
$var wire 1 I2 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 v2 state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 X2 q $end
$var wire 1 H2 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 w2 state $end
$upscope $end
$upscope $end

$scope module R2 $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 p1 en $end
$var wire 1 ]$ D [15] $end
$var wire 1 ^$ D [14] $end
$var wire 1 _$ D [13] $end
$var wire 1 `$ D [12] $end
$var wire 1 a$ D [11] $end
$var wire 1 b$ D [10] $end
$var wire 1 c$ D [9] $end
$var wire 1 d$ D [8] $end
$var wire 1 e$ D [7] $end
$var wire 1 f$ D [6] $end
$var wire 1 g$ D [5] $end
$var wire 1 h$ D [4] $end
$var wire 1 i$ D [3] $end
$var wire 1 j$ D [2] $end
$var wire 1 k$ D [1] $end
$var wire 1 l$ D [0] $end
$var wire 1 l0 Q [15] $end
$var wire 1 m0 Q [14] $end
$var wire 1 n0 Q [13] $end
$var wire 1 o0 Q [12] $end
$var wire 1 p0 Q [11] $end
$var wire 1 q0 Q [10] $end
$var wire 1 r0 Q [9] $end
$var wire 1 s0 Q [8] $end
$var wire 1 t0 Q [7] $end
$var wire 1 u0 Q [6] $end
$var wire 1 v0 Q [5] $end
$var wire 1 w0 Q [4] $end
$var wire 1 x0 Q [3] $end
$var wire 1 y0 Q [2] $end
$var wire 1 z0 Q [1] $end
$var wire 1 {0 Q [0] $end
$var wire 1 x2 in [15] $end
$var wire 1 y2 in [14] $end
$var wire 1 z2 in [13] $end
$var wire 1 {2 in [12] $end
$var wire 1 |2 in [11] $end
$var wire 1 }2 in [10] $end
$var wire 1 ~2 in [9] $end
$var wire 1 !3 in [8] $end
$var wire 1 "3 in [7] $end
$var wire 1 #3 in [6] $end
$var wire 1 $3 in [5] $end
$var wire 1 %3 in [4] $end
$var wire 1 &3 in [3] $end
$var wire 1 '3 in [2] $end
$var wire 1 (3 in [1] $end
$var wire 1 )3 in [0] $end
$var wire 1 *3 out [15] $end
$var wire 1 +3 out [14] $end
$var wire 1 ,3 out [13] $end
$var wire 1 -3 out [12] $end
$var wire 1 .3 out [11] $end
$var wire 1 /3 out [10] $end
$var wire 1 03 out [9] $end
$var wire 1 13 out [8] $end
$var wire 1 23 out [7] $end
$var wire 1 33 out [6] $end
$var wire 1 43 out [5] $end
$var wire 1 53 out [4] $end
$var wire 1 63 out [3] $end
$var wire 1 73 out [2] $end
$var wire 1 83 out [1] $end
$var wire 1 93 out [0] $end

$scope module dff_0 $end
$var wire 1 93 q $end
$var wire 1 )3 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 :3 state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 83 q $end
$var wire 1 (3 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 ;3 state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 73 q $end
$var wire 1 '3 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 <3 state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 63 q $end
$var wire 1 &3 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 =3 state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 53 q $end
$var wire 1 %3 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 >3 state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 43 q $end
$var wire 1 $3 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 ?3 state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 33 q $end
$var wire 1 #3 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 @3 state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 23 q $end
$var wire 1 "3 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 A3 state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 13 q $end
$var wire 1 !3 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 B3 state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 03 q $end
$var wire 1 ~2 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 C3 state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 /3 q $end
$var wire 1 }2 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 D3 state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 .3 q $end
$var wire 1 |2 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 E3 state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 -3 q $end
$var wire 1 {2 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 F3 state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 ,3 q $end
$var wire 1 z2 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 G3 state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 +3 q $end
$var wire 1 y2 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 H3 state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 *3 q $end
$var wire 1 x2 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 I3 state $end
$upscope $end
$upscope $end

$scope module R3 $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 q1 en $end
$var wire 1 ]$ D [15] $end
$var wire 1 ^$ D [14] $end
$var wire 1 _$ D [13] $end
$var wire 1 `$ D [12] $end
$var wire 1 a$ D [11] $end
$var wire 1 b$ D [10] $end
$var wire 1 c$ D [9] $end
$var wire 1 d$ D [8] $end
$var wire 1 e$ D [7] $end
$var wire 1 f$ D [6] $end
$var wire 1 g$ D [5] $end
$var wire 1 h$ D [4] $end
$var wire 1 i$ D [3] $end
$var wire 1 j$ D [2] $end
$var wire 1 k$ D [1] $end
$var wire 1 l$ D [0] $end
$var wire 1 |0 Q [15] $end
$var wire 1 }0 Q [14] $end
$var wire 1 ~0 Q [13] $end
$var wire 1 !1 Q [12] $end
$var wire 1 "1 Q [11] $end
$var wire 1 #1 Q [10] $end
$var wire 1 $1 Q [9] $end
$var wire 1 %1 Q [8] $end
$var wire 1 &1 Q [7] $end
$var wire 1 '1 Q [6] $end
$var wire 1 (1 Q [5] $end
$var wire 1 )1 Q [4] $end
$var wire 1 *1 Q [3] $end
$var wire 1 +1 Q [2] $end
$var wire 1 ,1 Q [1] $end
$var wire 1 -1 Q [0] $end
$var wire 1 J3 in [15] $end
$var wire 1 K3 in [14] $end
$var wire 1 L3 in [13] $end
$var wire 1 M3 in [12] $end
$var wire 1 N3 in [11] $end
$var wire 1 O3 in [10] $end
$var wire 1 P3 in [9] $end
$var wire 1 Q3 in [8] $end
$var wire 1 R3 in [7] $end
$var wire 1 S3 in [6] $end
$var wire 1 T3 in [5] $end
$var wire 1 U3 in [4] $end
$var wire 1 V3 in [3] $end
$var wire 1 W3 in [2] $end
$var wire 1 X3 in [1] $end
$var wire 1 Y3 in [0] $end
$var wire 1 Z3 out [15] $end
$var wire 1 [3 out [14] $end
$var wire 1 \3 out [13] $end
$var wire 1 ]3 out [12] $end
$var wire 1 ^3 out [11] $end
$var wire 1 _3 out [10] $end
$var wire 1 `3 out [9] $end
$var wire 1 a3 out [8] $end
$var wire 1 b3 out [7] $end
$var wire 1 c3 out [6] $end
$var wire 1 d3 out [5] $end
$var wire 1 e3 out [4] $end
$var wire 1 f3 out [3] $end
$var wire 1 g3 out [2] $end
$var wire 1 h3 out [1] $end
$var wire 1 i3 out [0] $end

$scope module dff_0 $end
$var wire 1 i3 q $end
$var wire 1 Y3 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 j3 state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 h3 q $end
$var wire 1 X3 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 k3 state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 g3 q $end
$var wire 1 W3 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 l3 state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 f3 q $end
$var wire 1 V3 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 m3 state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 e3 q $end
$var wire 1 U3 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 n3 state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 d3 q $end
$var wire 1 T3 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 o3 state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 c3 q $end
$var wire 1 S3 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 p3 state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 b3 q $end
$var wire 1 R3 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 q3 state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 a3 q $end
$var wire 1 Q3 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 r3 state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 `3 q $end
$var wire 1 P3 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 s3 state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 _3 q $end
$var wire 1 O3 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 t3 state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 ^3 q $end
$var wire 1 N3 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 u3 state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 ]3 q $end
$var wire 1 M3 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 v3 state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 \3 q $end
$var wire 1 L3 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 w3 state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 [3 q $end
$var wire 1 K3 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 x3 state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 Z3 q $end
$var wire 1 J3 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 y3 state $end
$upscope $end
$upscope $end

$scope module R4 $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 r1 en $end
$var wire 1 ]$ D [15] $end
$var wire 1 ^$ D [14] $end
$var wire 1 _$ D [13] $end
$var wire 1 `$ D [12] $end
$var wire 1 a$ D [11] $end
$var wire 1 b$ D [10] $end
$var wire 1 c$ D [9] $end
$var wire 1 d$ D [8] $end
$var wire 1 e$ D [7] $end
$var wire 1 f$ D [6] $end
$var wire 1 g$ D [5] $end
$var wire 1 h$ D [4] $end
$var wire 1 i$ D [3] $end
$var wire 1 j$ D [2] $end
$var wire 1 k$ D [1] $end
$var wire 1 l$ D [0] $end
$var wire 1 .1 Q [15] $end
$var wire 1 /1 Q [14] $end
$var wire 1 01 Q [13] $end
$var wire 1 11 Q [12] $end
$var wire 1 21 Q [11] $end
$var wire 1 31 Q [10] $end
$var wire 1 41 Q [9] $end
$var wire 1 51 Q [8] $end
$var wire 1 61 Q [7] $end
$var wire 1 71 Q [6] $end
$var wire 1 81 Q [5] $end
$var wire 1 91 Q [4] $end
$var wire 1 :1 Q [3] $end
$var wire 1 ;1 Q [2] $end
$var wire 1 <1 Q [1] $end
$var wire 1 =1 Q [0] $end
$var wire 1 z3 in [15] $end
$var wire 1 {3 in [14] $end
$var wire 1 |3 in [13] $end
$var wire 1 }3 in [12] $end
$var wire 1 ~3 in [11] $end
$var wire 1 !4 in [10] $end
$var wire 1 "4 in [9] $end
$var wire 1 #4 in [8] $end
$var wire 1 $4 in [7] $end
$var wire 1 %4 in [6] $end
$var wire 1 &4 in [5] $end
$var wire 1 '4 in [4] $end
$var wire 1 (4 in [3] $end
$var wire 1 )4 in [2] $end
$var wire 1 *4 in [1] $end
$var wire 1 +4 in [0] $end
$var wire 1 ,4 out [15] $end
$var wire 1 -4 out [14] $end
$var wire 1 .4 out [13] $end
$var wire 1 /4 out [12] $end
$var wire 1 04 out [11] $end
$var wire 1 14 out [10] $end
$var wire 1 24 out [9] $end
$var wire 1 34 out [8] $end
$var wire 1 44 out [7] $end
$var wire 1 54 out [6] $end
$var wire 1 64 out [5] $end
$var wire 1 74 out [4] $end
$var wire 1 84 out [3] $end
$var wire 1 94 out [2] $end
$var wire 1 :4 out [1] $end
$var wire 1 ;4 out [0] $end

$scope module dff_0 $end
$var wire 1 ;4 q $end
$var wire 1 +4 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 <4 state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 :4 q $end
$var wire 1 *4 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 =4 state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 94 q $end
$var wire 1 )4 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 >4 state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 84 q $end
$var wire 1 (4 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 ?4 state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 74 q $end
$var wire 1 '4 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 @4 state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 64 q $end
$var wire 1 &4 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 A4 state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 54 q $end
$var wire 1 %4 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 B4 state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 44 q $end
$var wire 1 $4 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 C4 state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 34 q $end
$var wire 1 #4 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 D4 state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 24 q $end
$var wire 1 "4 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 E4 state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 14 q $end
$var wire 1 !4 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 F4 state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 04 q $end
$var wire 1 ~3 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 G4 state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 /4 q $end
$var wire 1 }3 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 H4 state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 .4 q $end
$var wire 1 |3 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 I4 state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 -4 q $end
$var wire 1 {3 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 J4 state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 ,4 q $end
$var wire 1 z3 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 K4 state $end
$upscope $end
$upscope $end

$scope module R5 $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 s1 en $end
$var wire 1 ]$ D [15] $end
$var wire 1 ^$ D [14] $end
$var wire 1 _$ D [13] $end
$var wire 1 `$ D [12] $end
$var wire 1 a$ D [11] $end
$var wire 1 b$ D [10] $end
$var wire 1 c$ D [9] $end
$var wire 1 d$ D [8] $end
$var wire 1 e$ D [7] $end
$var wire 1 f$ D [6] $end
$var wire 1 g$ D [5] $end
$var wire 1 h$ D [4] $end
$var wire 1 i$ D [3] $end
$var wire 1 j$ D [2] $end
$var wire 1 k$ D [1] $end
$var wire 1 l$ D [0] $end
$var wire 1 >1 Q [15] $end
$var wire 1 ?1 Q [14] $end
$var wire 1 @1 Q [13] $end
$var wire 1 A1 Q [12] $end
$var wire 1 B1 Q [11] $end
$var wire 1 C1 Q [10] $end
$var wire 1 D1 Q [9] $end
$var wire 1 E1 Q [8] $end
$var wire 1 F1 Q [7] $end
$var wire 1 G1 Q [6] $end
$var wire 1 H1 Q [5] $end
$var wire 1 I1 Q [4] $end
$var wire 1 J1 Q [3] $end
$var wire 1 K1 Q [2] $end
$var wire 1 L1 Q [1] $end
$var wire 1 M1 Q [0] $end
$var wire 1 L4 in [15] $end
$var wire 1 M4 in [14] $end
$var wire 1 N4 in [13] $end
$var wire 1 O4 in [12] $end
$var wire 1 P4 in [11] $end
$var wire 1 Q4 in [10] $end
$var wire 1 R4 in [9] $end
$var wire 1 S4 in [8] $end
$var wire 1 T4 in [7] $end
$var wire 1 U4 in [6] $end
$var wire 1 V4 in [5] $end
$var wire 1 W4 in [4] $end
$var wire 1 X4 in [3] $end
$var wire 1 Y4 in [2] $end
$var wire 1 Z4 in [1] $end
$var wire 1 [4 in [0] $end
$var wire 1 \4 out [15] $end
$var wire 1 ]4 out [14] $end
$var wire 1 ^4 out [13] $end
$var wire 1 _4 out [12] $end
$var wire 1 `4 out [11] $end
$var wire 1 a4 out [10] $end
$var wire 1 b4 out [9] $end
$var wire 1 c4 out [8] $end
$var wire 1 d4 out [7] $end
$var wire 1 e4 out [6] $end
$var wire 1 f4 out [5] $end
$var wire 1 g4 out [4] $end
$var wire 1 h4 out [3] $end
$var wire 1 i4 out [2] $end
$var wire 1 j4 out [1] $end
$var wire 1 k4 out [0] $end

$scope module dff_0 $end
$var wire 1 k4 q $end
$var wire 1 [4 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 l4 state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 j4 q $end
$var wire 1 Z4 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 m4 state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 i4 q $end
$var wire 1 Y4 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 n4 state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 h4 q $end
$var wire 1 X4 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 o4 state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 g4 q $end
$var wire 1 W4 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 p4 state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 f4 q $end
$var wire 1 V4 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 q4 state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 e4 q $end
$var wire 1 U4 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 r4 state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 d4 q $end
$var wire 1 T4 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 s4 state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 c4 q $end
$var wire 1 S4 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 t4 state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 b4 q $end
$var wire 1 R4 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 u4 state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 a4 q $end
$var wire 1 Q4 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 v4 state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 `4 q $end
$var wire 1 P4 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 w4 state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 _4 q $end
$var wire 1 O4 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 x4 state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 ^4 q $end
$var wire 1 N4 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 y4 state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 ]4 q $end
$var wire 1 M4 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 z4 state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 \4 q $end
$var wire 1 L4 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 {4 state $end
$upscope $end
$upscope $end

$scope module R6 $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 t1 en $end
$var wire 1 ]$ D [15] $end
$var wire 1 ^$ D [14] $end
$var wire 1 _$ D [13] $end
$var wire 1 `$ D [12] $end
$var wire 1 a$ D [11] $end
$var wire 1 b$ D [10] $end
$var wire 1 c$ D [9] $end
$var wire 1 d$ D [8] $end
$var wire 1 e$ D [7] $end
$var wire 1 f$ D [6] $end
$var wire 1 g$ D [5] $end
$var wire 1 h$ D [4] $end
$var wire 1 i$ D [3] $end
$var wire 1 j$ D [2] $end
$var wire 1 k$ D [1] $end
$var wire 1 l$ D [0] $end
$var wire 1 N1 Q [15] $end
$var wire 1 O1 Q [14] $end
$var wire 1 P1 Q [13] $end
$var wire 1 Q1 Q [12] $end
$var wire 1 R1 Q [11] $end
$var wire 1 S1 Q [10] $end
$var wire 1 T1 Q [9] $end
$var wire 1 U1 Q [8] $end
$var wire 1 V1 Q [7] $end
$var wire 1 W1 Q [6] $end
$var wire 1 X1 Q [5] $end
$var wire 1 Y1 Q [4] $end
$var wire 1 Z1 Q [3] $end
$var wire 1 [1 Q [2] $end
$var wire 1 \1 Q [1] $end
$var wire 1 ]1 Q [0] $end
$var wire 1 |4 in [15] $end
$var wire 1 }4 in [14] $end
$var wire 1 ~4 in [13] $end
$var wire 1 !5 in [12] $end
$var wire 1 "5 in [11] $end
$var wire 1 #5 in [10] $end
$var wire 1 $5 in [9] $end
$var wire 1 %5 in [8] $end
$var wire 1 &5 in [7] $end
$var wire 1 '5 in [6] $end
$var wire 1 (5 in [5] $end
$var wire 1 )5 in [4] $end
$var wire 1 *5 in [3] $end
$var wire 1 +5 in [2] $end
$var wire 1 ,5 in [1] $end
$var wire 1 -5 in [0] $end
$var wire 1 .5 out [15] $end
$var wire 1 /5 out [14] $end
$var wire 1 05 out [13] $end
$var wire 1 15 out [12] $end
$var wire 1 25 out [11] $end
$var wire 1 35 out [10] $end
$var wire 1 45 out [9] $end
$var wire 1 55 out [8] $end
$var wire 1 65 out [7] $end
$var wire 1 75 out [6] $end
$var wire 1 85 out [5] $end
$var wire 1 95 out [4] $end
$var wire 1 :5 out [3] $end
$var wire 1 ;5 out [2] $end
$var wire 1 <5 out [1] $end
$var wire 1 =5 out [0] $end

$scope module dff_0 $end
$var wire 1 =5 q $end
$var wire 1 -5 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 >5 state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 <5 q $end
$var wire 1 ,5 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 ?5 state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 ;5 q $end
$var wire 1 +5 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 @5 state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 :5 q $end
$var wire 1 *5 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 A5 state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 95 q $end
$var wire 1 )5 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 B5 state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 85 q $end
$var wire 1 (5 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 C5 state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 75 q $end
$var wire 1 '5 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 D5 state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 65 q $end
$var wire 1 &5 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 E5 state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 55 q $end
$var wire 1 %5 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 F5 state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 45 q $end
$var wire 1 $5 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 G5 state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 35 q $end
$var wire 1 #5 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 H5 state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 25 q $end
$var wire 1 "5 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 I5 state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 15 q $end
$var wire 1 !5 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 J5 state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 05 q $end
$var wire 1 ~4 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 K5 state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 /5 q $end
$var wire 1 }4 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 L5 state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 .5 q $end
$var wire 1 |4 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 M5 state $end
$upscope $end
$upscope $end

$scope module R7 $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 u1 en $end
$var wire 1 ]$ D [15] $end
$var wire 1 ^$ D [14] $end
$var wire 1 _$ D [13] $end
$var wire 1 `$ D [12] $end
$var wire 1 a$ D [11] $end
$var wire 1 b$ D [10] $end
$var wire 1 c$ D [9] $end
$var wire 1 d$ D [8] $end
$var wire 1 e$ D [7] $end
$var wire 1 f$ D [6] $end
$var wire 1 g$ D [5] $end
$var wire 1 h$ D [4] $end
$var wire 1 i$ D [3] $end
$var wire 1 j$ D [2] $end
$var wire 1 k$ D [1] $end
$var wire 1 l$ D [0] $end
$var wire 1 ^1 Q [15] $end
$var wire 1 _1 Q [14] $end
$var wire 1 `1 Q [13] $end
$var wire 1 a1 Q [12] $end
$var wire 1 b1 Q [11] $end
$var wire 1 c1 Q [10] $end
$var wire 1 d1 Q [9] $end
$var wire 1 e1 Q [8] $end
$var wire 1 f1 Q [7] $end
$var wire 1 g1 Q [6] $end
$var wire 1 h1 Q [5] $end
$var wire 1 i1 Q [4] $end
$var wire 1 j1 Q [3] $end
$var wire 1 k1 Q [2] $end
$var wire 1 l1 Q [1] $end
$var wire 1 m1 Q [0] $end
$var wire 1 N5 in [15] $end
$var wire 1 O5 in [14] $end
$var wire 1 P5 in [13] $end
$var wire 1 Q5 in [12] $end
$var wire 1 R5 in [11] $end
$var wire 1 S5 in [10] $end
$var wire 1 T5 in [9] $end
$var wire 1 U5 in [8] $end
$var wire 1 V5 in [7] $end
$var wire 1 W5 in [6] $end
$var wire 1 X5 in [5] $end
$var wire 1 Y5 in [4] $end
$var wire 1 Z5 in [3] $end
$var wire 1 [5 in [2] $end
$var wire 1 \5 in [1] $end
$var wire 1 ]5 in [0] $end
$var wire 1 ^5 out [15] $end
$var wire 1 _5 out [14] $end
$var wire 1 `5 out [13] $end
$var wire 1 a5 out [12] $end
$var wire 1 b5 out [11] $end
$var wire 1 c5 out [10] $end
$var wire 1 d5 out [9] $end
$var wire 1 e5 out [8] $end
$var wire 1 f5 out [7] $end
$var wire 1 g5 out [6] $end
$var wire 1 h5 out [5] $end
$var wire 1 i5 out [4] $end
$var wire 1 j5 out [3] $end
$var wire 1 k5 out [2] $end
$var wire 1 l5 out [1] $end
$var wire 1 m5 out [0] $end

$scope module dff_0 $end
$var wire 1 m5 q $end
$var wire 1 ]5 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 n5 state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 l5 q $end
$var wire 1 \5 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 o5 state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 k5 q $end
$var wire 1 [5 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 p5 state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 j5 q $end
$var wire 1 Z5 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 q5 state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 i5 q $end
$var wire 1 Y5 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 r5 state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 h5 q $end
$var wire 1 X5 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 s5 state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 g5 q $end
$var wire 1 W5 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 t5 state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 f5 q $end
$var wire 1 V5 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 u5 state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 e5 q $end
$var wire 1 U5 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 v5 state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 d5 q $end
$var wire 1 T5 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 w5 state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 c5 q $end
$var wire 1 S5 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 x5 state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 b5 q $end
$var wire 1 R5 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 y5 state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 a5 q $end
$var wire 1 Q5 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 z5 state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 `5 q $end
$var wire 1 P5 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 {5 state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 _5 q $end
$var wire 1 O5 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 |5 state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 ^5 q $end
$var wire 1 N5 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 }5 state $end
$upscope $end
$upscope $end

$scope module decoder_write $end
$var wire 1 g( in [2] $end
$var wire 1 h( in [1] $end
$var wire 1 i( in [0] $end
$var wire 1 D0 out [7] $end
$var wire 1 E0 out [6] $end
$var wire 1 F0 out [5] $end
$var wire 1 G0 out [4] $end
$var wire 1 H0 out [3] $end
$var wire 1 I0 out [2] $end
$var wire 1 J0 out [1] $end
$var wire 1 K0 out [0] $end
$upscope $end

$scope module read1mux $end
$var wire 1 ." sel [2] $end
$var wire 1 /" sel [1] $end
$var wire 1 0" sel [0] $end
$var wire 1 L0 in0 [15] $end
$var wire 1 M0 in0 [14] $end
$var wire 1 N0 in0 [13] $end
$var wire 1 O0 in0 [12] $end
$var wire 1 P0 in0 [11] $end
$var wire 1 Q0 in0 [10] $end
$var wire 1 R0 in0 [9] $end
$var wire 1 S0 in0 [8] $end
$var wire 1 T0 in0 [7] $end
$var wire 1 U0 in0 [6] $end
$var wire 1 V0 in0 [5] $end
$var wire 1 W0 in0 [4] $end
$var wire 1 X0 in0 [3] $end
$var wire 1 Y0 in0 [2] $end
$var wire 1 Z0 in0 [1] $end
$var wire 1 [0 in0 [0] $end
$var wire 1 \0 in1 [15] $end
$var wire 1 ]0 in1 [14] $end
$var wire 1 ^0 in1 [13] $end
$var wire 1 _0 in1 [12] $end
$var wire 1 `0 in1 [11] $end
$var wire 1 a0 in1 [10] $end
$var wire 1 b0 in1 [9] $end
$var wire 1 c0 in1 [8] $end
$var wire 1 d0 in1 [7] $end
$var wire 1 e0 in1 [6] $end
$var wire 1 f0 in1 [5] $end
$var wire 1 g0 in1 [4] $end
$var wire 1 h0 in1 [3] $end
$var wire 1 i0 in1 [2] $end
$var wire 1 j0 in1 [1] $end
$var wire 1 k0 in1 [0] $end
$var wire 1 l0 in2 [15] $end
$var wire 1 m0 in2 [14] $end
$var wire 1 n0 in2 [13] $end
$var wire 1 o0 in2 [12] $end
$var wire 1 p0 in2 [11] $end
$var wire 1 q0 in2 [10] $end
$var wire 1 r0 in2 [9] $end
$var wire 1 s0 in2 [8] $end
$var wire 1 t0 in2 [7] $end
$var wire 1 u0 in2 [6] $end
$var wire 1 v0 in2 [5] $end
$var wire 1 w0 in2 [4] $end
$var wire 1 x0 in2 [3] $end
$var wire 1 y0 in2 [2] $end
$var wire 1 z0 in2 [1] $end
$var wire 1 {0 in2 [0] $end
$var wire 1 |0 in3 [15] $end
$var wire 1 }0 in3 [14] $end
$var wire 1 ~0 in3 [13] $end
$var wire 1 !1 in3 [12] $end
$var wire 1 "1 in3 [11] $end
$var wire 1 #1 in3 [10] $end
$var wire 1 $1 in3 [9] $end
$var wire 1 %1 in3 [8] $end
$var wire 1 &1 in3 [7] $end
$var wire 1 '1 in3 [6] $end
$var wire 1 (1 in3 [5] $end
$var wire 1 )1 in3 [4] $end
$var wire 1 *1 in3 [3] $end
$var wire 1 +1 in3 [2] $end
$var wire 1 ,1 in3 [1] $end
$var wire 1 -1 in3 [0] $end
$var wire 1 .1 in4 [15] $end
$var wire 1 /1 in4 [14] $end
$var wire 1 01 in4 [13] $end
$var wire 1 11 in4 [12] $end
$var wire 1 21 in4 [11] $end
$var wire 1 31 in4 [10] $end
$var wire 1 41 in4 [9] $end
$var wire 1 51 in4 [8] $end
$var wire 1 61 in4 [7] $end
$var wire 1 71 in4 [6] $end
$var wire 1 81 in4 [5] $end
$var wire 1 91 in4 [4] $end
$var wire 1 :1 in4 [3] $end
$var wire 1 ;1 in4 [2] $end
$var wire 1 <1 in4 [1] $end
$var wire 1 =1 in4 [0] $end
$var wire 1 >1 in5 [15] $end
$var wire 1 ?1 in5 [14] $end
$var wire 1 @1 in5 [13] $end
$var wire 1 A1 in5 [12] $end
$var wire 1 B1 in5 [11] $end
$var wire 1 C1 in5 [10] $end
$var wire 1 D1 in5 [9] $end
$var wire 1 E1 in5 [8] $end
$var wire 1 F1 in5 [7] $end
$var wire 1 G1 in5 [6] $end
$var wire 1 H1 in5 [5] $end
$var wire 1 I1 in5 [4] $end
$var wire 1 J1 in5 [3] $end
$var wire 1 K1 in5 [2] $end
$var wire 1 L1 in5 [1] $end
$var wire 1 M1 in5 [0] $end
$var wire 1 N1 in6 [15] $end
$var wire 1 O1 in6 [14] $end
$var wire 1 P1 in6 [13] $end
$var wire 1 Q1 in6 [12] $end
$var wire 1 R1 in6 [11] $end
$var wire 1 S1 in6 [10] $end
$var wire 1 T1 in6 [9] $end
$var wire 1 U1 in6 [8] $end
$var wire 1 V1 in6 [7] $end
$var wire 1 W1 in6 [6] $end
$var wire 1 X1 in6 [5] $end
$var wire 1 Y1 in6 [4] $end
$var wire 1 Z1 in6 [3] $end
$var wire 1 [1 in6 [2] $end
$var wire 1 \1 in6 [1] $end
$var wire 1 ]1 in6 [0] $end
$var wire 1 ^1 in7 [15] $end
$var wire 1 _1 in7 [14] $end
$var wire 1 `1 in7 [13] $end
$var wire 1 a1 in7 [12] $end
$var wire 1 b1 in7 [11] $end
$var wire 1 c1 in7 [10] $end
$var wire 1 d1 in7 [9] $end
$var wire 1 e1 in7 [8] $end
$var wire 1 f1 in7 [7] $end
$var wire 1 g1 in7 [6] $end
$var wire 1 h1 in7 [5] $end
$var wire 1 i1 in7 [4] $end
$var wire 1 j1 in7 [3] $end
$var wire 1 k1 in7 [2] $end
$var wire 1 l1 in7 [1] $end
$var wire 1 m1 in7 [0] $end
$var reg 16 ~5 out [15:0] $end
$upscope $end

$scope module read2mux $end
$var wire 1 1" sel [2] $end
$var wire 1 2" sel [1] $end
$var wire 1 3" sel [0] $end
$var wire 1 L0 in0 [15] $end
$var wire 1 M0 in0 [14] $end
$var wire 1 N0 in0 [13] $end
$var wire 1 O0 in0 [12] $end
$var wire 1 P0 in0 [11] $end
$var wire 1 Q0 in0 [10] $end
$var wire 1 R0 in0 [9] $end
$var wire 1 S0 in0 [8] $end
$var wire 1 T0 in0 [7] $end
$var wire 1 U0 in0 [6] $end
$var wire 1 V0 in0 [5] $end
$var wire 1 W0 in0 [4] $end
$var wire 1 X0 in0 [3] $end
$var wire 1 Y0 in0 [2] $end
$var wire 1 Z0 in0 [1] $end
$var wire 1 [0 in0 [0] $end
$var wire 1 \0 in1 [15] $end
$var wire 1 ]0 in1 [14] $end
$var wire 1 ^0 in1 [13] $end
$var wire 1 _0 in1 [12] $end
$var wire 1 `0 in1 [11] $end
$var wire 1 a0 in1 [10] $end
$var wire 1 b0 in1 [9] $end
$var wire 1 c0 in1 [8] $end
$var wire 1 d0 in1 [7] $end
$var wire 1 e0 in1 [6] $end
$var wire 1 f0 in1 [5] $end
$var wire 1 g0 in1 [4] $end
$var wire 1 h0 in1 [3] $end
$var wire 1 i0 in1 [2] $end
$var wire 1 j0 in1 [1] $end
$var wire 1 k0 in1 [0] $end
$var wire 1 l0 in2 [15] $end
$var wire 1 m0 in2 [14] $end
$var wire 1 n0 in2 [13] $end
$var wire 1 o0 in2 [12] $end
$var wire 1 p0 in2 [11] $end
$var wire 1 q0 in2 [10] $end
$var wire 1 r0 in2 [9] $end
$var wire 1 s0 in2 [8] $end
$var wire 1 t0 in2 [7] $end
$var wire 1 u0 in2 [6] $end
$var wire 1 v0 in2 [5] $end
$var wire 1 w0 in2 [4] $end
$var wire 1 x0 in2 [3] $end
$var wire 1 y0 in2 [2] $end
$var wire 1 z0 in2 [1] $end
$var wire 1 {0 in2 [0] $end
$var wire 1 |0 in3 [15] $end
$var wire 1 }0 in3 [14] $end
$var wire 1 ~0 in3 [13] $end
$var wire 1 !1 in3 [12] $end
$var wire 1 "1 in3 [11] $end
$var wire 1 #1 in3 [10] $end
$var wire 1 $1 in3 [9] $end
$var wire 1 %1 in3 [8] $end
$var wire 1 &1 in3 [7] $end
$var wire 1 '1 in3 [6] $end
$var wire 1 (1 in3 [5] $end
$var wire 1 )1 in3 [4] $end
$var wire 1 *1 in3 [3] $end
$var wire 1 +1 in3 [2] $end
$var wire 1 ,1 in3 [1] $end
$var wire 1 -1 in3 [0] $end
$var wire 1 .1 in4 [15] $end
$var wire 1 /1 in4 [14] $end
$var wire 1 01 in4 [13] $end
$var wire 1 11 in4 [12] $end
$var wire 1 21 in4 [11] $end
$var wire 1 31 in4 [10] $end
$var wire 1 41 in4 [9] $end
$var wire 1 51 in4 [8] $end
$var wire 1 61 in4 [7] $end
$var wire 1 71 in4 [6] $end
$var wire 1 81 in4 [5] $end
$var wire 1 91 in4 [4] $end
$var wire 1 :1 in4 [3] $end
$var wire 1 ;1 in4 [2] $end
$var wire 1 <1 in4 [1] $end
$var wire 1 =1 in4 [0] $end
$var wire 1 >1 in5 [15] $end
$var wire 1 ?1 in5 [14] $end
$var wire 1 @1 in5 [13] $end
$var wire 1 A1 in5 [12] $end
$var wire 1 B1 in5 [11] $end
$var wire 1 C1 in5 [10] $end
$var wire 1 D1 in5 [9] $end
$var wire 1 E1 in5 [8] $end
$var wire 1 F1 in5 [7] $end
$var wire 1 G1 in5 [6] $end
$var wire 1 H1 in5 [5] $end
$var wire 1 I1 in5 [4] $end
$var wire 1 J1 in5 [3] $end
$var wire 1 K1 in5 [2] $end
$var wire 1 L1 in5 [1] $end
$var wire 1 M1 in5 [0] $end
$var wire 1 N1 in6 [15] $end
$var wire 1 O1 in6 [14] $end
$var wire 1 P1 in6 [13] $end
$var wire 1 Q1 in6 [12] $end
$var wire 1 R1 in6 [11] $end
$var wire 1 S1 in6 [10] $end
$var wire 1 T1 in6 [9] $end
$var wire 1 U1 in6 [8] $end
$var wire 1 V1 in6 [7] $end
$var wire 1 W1 in6 [6] $end
$var wire 1 X1 in6 [5] $end
$var wire 1 Y1 in6 [4] $end
$var wire 1 Z1 in6 [3] $end
$var wire 1 [1 in6 [2] $end
$var wire 1 \1 in6 [1] $end
$var wire 1 ]1 in6 [0] $end
$var wire 1 ^1 in7 [15] $end
$var wire 1 _1 in7 [14] $end
$var wire 1 `1 in7 [13] $end
$var wire 1 a1 in7 [12] $end
$var wire 1 b1 in7 [11] $end
$var wire 1 c1 in7 [10] $end
$var wire 1 d1 in7 [9] $end
$var wire 1 e1 in7 [8] $end
$var wire 1 f1 in7 [7] $end
$var wire 1 g1 in7 [6] $end
$var wire 1 h1 in7 [5] $end
$var wire 1 i1 in7 [4] $end
$var wire 1 j1 in7 [3] $end
$var wire 1 k1 in7 [2] $end
$var wire 1 l1 in7 [1] $end
$var wire 1 m1 in7 [0] $end
$var reg 16 !6 out [15:0] $end
$upscope $end
$upscope $end
$upscope $end

$scope module extension $end
$var wire 1 B& instr [15] $end
$var wire 1 C& instr [14] $end
$var wire 1 D& instr [13] $end
$var wire 1 E& instr [12] $end
$var wire 1 F& instr [11] $end
$var wire 1 G& instr [10] $end
$var wire 1 H& instr [9] $end
$var wire 1 I& instr [8] $end
$var wire 1 J& instr [7] $end
$var wire 1 K& instr [6] $end
$var wire 1 L& instr [5] $end
$var wire 1 M& instr [4] $end
$var wire 1 N& instr [3] $end
$var wire 1 O& instr [2] $end
$var wire 1 P& instr [1] $end
$var wire 1 Q& instr [0] $end
$var wire 1 +# extVal [15] $end
$var wire 1 ,# extVal [14] $end
$var wire 1 -# extVal [13] $end
$var wire 1 .# extVal [12] $end
$var wire 1 /# extVal [11] $end
$var wire 1 0# extVal [10] $end
$var wire 1 1# extVal [9] $end
$var wire 1 2# extVal [8] $end
$var wire 1 3# extVal [7] $end
$var wire 1 4# extVal [6] $end
$var wire 1 5# extVal [5] $end
$var wire 1 6# extVal [4] $end
$var wire 1 7# extVal [3] $end
$var wire 1 8# extVal [2] $end
$var wire 1 9# extVal [1] $end
$var wire 1 :# extVal [0] $end
$var wire 1 "6 jumpimm [15] $end
$var wire 1 #6 jumpimm [14] $end
$var wire 1 $6 jumpimm [13] $end
$var wire 1 %6 jumpimm [12] $end
$var wire 1 &6 jumpimm [11] $end
$var wire 1 '6 jumpimm [10] $end
$var wire 1 (6 jumpimm [9] $end
$var wire 1 )6 jumpimm [8] $end
$var wire 1 *6 jumpimm [7] $end
$var wire 1 +6 jumpimm [6] $end
$var wire 1 ,6 jumpimm [5] $end
$var wire 1 -6 jumpimm [4] $end
$var wire 1 .6 jumpimm [3] $end
$var wire 1 /6 jumpimm [2] $end
$var wire 1 06 jumpimm [1] $end
$var wire 1 16 jumpimm [0] $end
$var wire 1 26 sign5to16 [15] $end
$var wire 1 36 sign5to16 [14] $end
$var wire 1 46 sign5to16 [13] $end
$var wire 1 56 sign5to16 [12] $end
$var wire 1 66 sign5to16 [11] $end
$var wire 1 76 sign5to16 [10] $end
$var wire 1 86 sign5to16 [9] $end
$var wire 1 96 sign5to16 [8] $end
$var wire 1 :6 sign5to16 [7] $end
$var wire 1 ;6 sign5to16 [6] $end
$var wire 1 <6 sign5to16 [5] $end
$var wire 1 =6 sign5to16 [4] $end
$var wire 1 >6 sign5to16 [3] $end
$var wire 1 ?6 sign5to16 [2] $end
$var wire 1 @6 sign5to16 [1] $end
$var wire 1 A6 sign5to16 [0] $end
$var wire 1 B6 zero5to16 [15] $end
$var wire 1 C6 zero5to16 [14] $end
$var wire 1 D6 zero5to16 [13] $end
$var wire 1 E6 zero5to16 [12] $end
$var wire 1 F6 zero5to16 [11] $end
$var wire 1 G6 zero5to16 [10] $end
$var wire 1 H6 zero5to16 [9] $end
$var wire 1 I6 zero5to16 [8] $end
$var wire 1 J6 zero5to16 [7] $end
$var wire 1 K6 zero5to16 [6] $end
$var wire 1 L6 zero5to16 [5] $end
$var wire 1 M6 zero5to16 [4] $end
$var wire 1 N6 zero5to16 [3] $end
$var wire 1 O6 zero5to16 [2] $end
$var wire 1 P6 zero5to16 [1] $end
$var wire 1 Q6 zero5to16 [0] $end
$var wire 1 R6 sign8to16 [15] $end
$var wire 1 S6 sign8to16 [14] $end
$var wire 1 T6 sign8to16 [13] $end
$var wire 1 U6 sign8to16 [12] $end
$var wire 1 V6 sign8to16 [11] $end
$var wire 1 W6 sign8to16 [10] $end
$var wire 1 X6 sign8to16 [9] $end
$var wire 1 Y6 sign8to16 [8] $end
$var wire 1 Z6 sign8to16 [7] $end
$var wire 1 [6 sign8to16 [6] $end
$var wire 1 \6 sign8to16 [5] $end
$var wire 1 ]6 sign8to16 [4] $end
$var wire 1 ^6 sign8to16 [3] $end
$var wire 1 _6 sign8to16 [2] $end
$var wire 1 `6 sign8to16 [1] $end
$var wire 1 a6 sign8to16 [0] $end
$var wire 1 b6 zero8to16 [15] $end
$var wire 1 c6 zero8to16 [14] $end
$var wire 1 d6 zero8to16 [13] $end
$var wire 1 e6 zero8to16 [12] $end
$var wire 1 f6 zero8to16 [11] $end
$var wire 1 g6 zero8to16 [10] $end
$var wire 1 h6 zero8to16 [9] $end
$var wire 1 i6 zero8to16 [8] $end
$var wire 1 j6 zero8to16 [7] $end
$var wire 1 k6 zero8to16 [6] $end
$var wire 1 l6 zero8to16 [5] $end
$var wire 1 m6 zero8to16 [4] $end
$var wire 1 n6 zero8to16 [3] $end
$var wire 1 o6 zero8to16 [2] $end
$var wire 1 p6 zero8to16 [1] $end
$var wire 1 q6 zero8to16 [0] $end
$var wire 1 r6 sign11to16 [15] $end
$var wire 1 s6 sign11to16 [14] $end
$var wire 1 t6 sign11to16 [13] $end
$var wire 1 u6 sign11to16 [12] $end
$var wire 1 v6 sign11to16 [11] $end
$var wire 1 w6 sign11to16 [10] $end
$var wire 1 x6 sign11to16 [9] $end
$var wire 1 y6 sign11to16 [8] $end
$var wire 1 z6 sign11to16 [7] $end
$var wire 1 {6 sign11to16 [6] $end
$var wire 1 |6 sign11to16 [5] $end
$var wire 1 }6 sign11to16 [4] $end
$var wire 1 ~6 sign11to16 [3] $end
$var wire 1 !7 sign11to16 [2] $end
$var wire 1 "7 sign11to16 [1] $end
$var wire 1 #7 sign11to16 [0] $end
$upscope $end

$scope module jb_pc_add $end
$var parameter 32 $7 N $end
$var wire 1 %7 A [15] $end
$var wire 1 &7 A [14] $end
$var wire 1 '7 A [13] $end
$var wire 1 (7 A [12] $end
$var wire 1 )7 A [11] $end
$var wire 1 *7 A [10] $end
$var wire 1 +7 A [9] $end
$var wire 1 ,7 A [8] $end
$var wire 1 -7 A [7] $end
$var wire 1 .7 A [6] $end
$var wire 1 /7 A [5] $end
$var wire 1 07 A [4] $end
$var wire 1 17 A [3] $end
$var wire 1 27 A [2] $end
$var wire 1 37 A [1] $end
$var wire 1 47 A [0] $end
$var wire 1 +# B [15] $end
$var wire 1 ,# B [14] $end
$var wire 1 -# B [13] $end
$var wire 1 .# B [12] $end
$var wire 1 /# B [11] $end
$var wire 1 0# B [10] $end
$var wire 1 1# B [9] $end
$var wire 1 2# B [8] $end
$var wire 1 3# B [7] $end
$var wire 1 4# B [6] $end
$var wire 1 5# B [5] $end
$var wire 1 6# B [4] $end
$var wire 1 7# B [3] $end
$var wire 1 8# B [2] $end
$var wire 1 9# B [1] $end
$var wire 1 :# B [0] $end
$var wire 1 57 C_in $end
$var wire 1 ?% S [15] $end
$var wire 1 @% S [14] $end
$var wire 1 A% S [13] $end
$var wire 1 B% S [12] $end
$var wire 1 C% S [11] $end
$var wire 1 D% S [10] $end
$var wire 1 E% S [9] $end
$var wire 1 F% S [8] $end
$var wire 1 G% S [7] $end
$var wire 1 H% S [6] $end
$var wire 1 I% S [5] $end
$var wire 1 J% S [4] $end
$var wire 1 K% S [3] $end
$var wire 1 L% S [2] $end
$var wire 1 M% S [1] $end
$var wire 1 N% S [0] $end
$var wire 1 67 C_out $end
$var wire 1 77 C0 $end
$var wire 1 87 C1 $end
$var wire 1 97 C2 $end
$var wire 1 :7 P0 $end
$var wire 1 ;7 P0_bar $end
$var wire 1 <7 P1 $end
$var wire 1 =7 P1_bar $end
$var wire 1 >7 P2 $end
$var wire 1 ?7 P2_bar $end
$var wire 1 @7 P3 $end
$var wire 1 A7 P3_bar $end
$var wire 1 B7 G0 $end
$var wire 1 C7 G0_bar $end
$var wire 1 D7 G1 $end
$var wire 1 E7 G1_bar $end
$var wire 1 F7 G2 $end
$var wire 1 G7 G2_bar $end
$var wire 1 H7 G3 $end
$var wire 1 I7 G3_bar $end
$var wire 1 J7 nand2_c0_0_out $end
$var wire 1 K7 nand2_c1_0_out $end
$var wire 1 L7 nand2_c2_0_out $end
$var wire 1 M7 nand2_c3_0_out $end

$scope module cla4_0 $end
$var parameter 32 N7 N $end
$var wire 1 17 A [3] $end
$var wire 1 27 A [2] $end
$var wire 1 37 A [1] $end
$var wire 1 47 A [0] $end
$var wire 1 7# B [3] $end
$var wire 1 8# B [2] $end
$var wire 1 9# B [1] $end
$var wire 1 :# B [0] $end
$var wire 1 57 C_in $end
$var wire 1 K% S [3] $end
$var wire 1 L% S [2] $end
$var wire 1 M% S [1] $end
$var wire 1 N% S [0] $end
$var wire 1 :7 P $end
$var wire 1 B7 G $end
$var wire 1 O7 C_out $end
$var wire 1 P7 c0 $end
$var wire 1 Q7 c1 $end
$var wire 1 R7 c2 $end
$var wire 1 S7 p0 $end
$var wire 1 T7 g0 $end
$var wire 1 U7 p1 $end
$var wire 1 V7 g1 $end
$var wire 1 W7 p2 $end
$var wire 1 X7 g2 $end
$var wire 1 Y7 p3 $end
$var wire 1 Z7 g3 $end
$var wire 1 [7 g0_bar $end
$var wire 1 \7 g1_bar $end
$var wire 1 ]7 g2_bar $end
$var wire 1 ^7 g3_bar $end
$var wire 1 _7 nand2_c0_0_out $end
$var wire 1 `7 nand2_c1_0_out $end
$var wire 1 a7 nand2_c2_0_out $end
$var wire 1 b7 nand2_c3_0_out $end
$var wire 1 c7 nand2_p3_p2 $end
$var wire 1 d7 nand2_p1_p0 $end
$var wire 1 e7 nand2_p3g2_out $end
$var wire 1 f7 nand2_p3p2g1_out $end
$var wire 1 g7 nand3_G_0_out $end
$var wire 1 h7 nand2_p1g0_out $end
$var wire 1 i7 nor2_G_0_out $end
$var wire 1 j7 G_bar $end

$scope module not1_c0_0 $end
$var wire 1 T7 in1 $end
$var wire 1 [7 out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 S7 in1 $end
$var wire 1 57 in2 $end
$var wire 1 _7 out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 [7 in1 $end
$var wire 1 _7 in2 $end
$var wire 1 P7 out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 V7 in1 $end
$var wire 1 \7 out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 U7 in1 $end
$var wire 1 P7 in2 $end
$var wire 1 `7 out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 \7 in1 $end
$var wire 1 `7 in2 $end
$var wire 1 Q7 out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 X7 in1 $end
$var wire 1 ]7 out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 W7 in1 $end
$var wire 1 Q7 in2 $end
$var wire 1 a7 out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 ]7 in1 $end
$var wire 1 a7 in2 $end
$var wire 1 R7 out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 Z7 in1 $end
$var wire 1 ^7 out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 Y7 in1 $end
$var wire 1 R7 in2 $end
$var wire 1 b7 out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 ^7 in1 $end
$var wire 1 b7 in2 $end
$var wire 1 O7 out $end
$upscope $end

$scope module nand2_p32 $end
$var wire 1 Y7 in1 $end
$var wire 1 W7 in2 $end
$var wire 1 c7 out $end
$upscope $end

$scope module nand2_p10 $end
$var wire 1 U7 in1 $end
$var wire 1 S7 in2 $end
$var wire 1 d7 out $end
$upscope $end

$scope module nor2_P $end
$var wire 1 c7 in1 $end
$var wire 1 d7 in2 $end
$var wire 1 :7 out $end
$upscope $end

$scope module nand2_p3g2 $end
$var wire 1 Y7 in1 $end
$var wire 1 X7 in2 $end
$var wire 1 e7 out $end
$upscope $end

$scope module nand2_p3p2g1 $end
$var wire 1 Y7 in1 $end
$var wire 1 W7 in2 $end
$var wire 1 V7 in3 $end
$var wire 1 f7 out $end
$upscope $end

$scope module nand3_G_0 $end
$var wire 1 ^7 in1 $end
$var wire 1 e7 in2 $end
$var wire 1 f7 in3 $end
$var wire 1 g7 out $end
$upscope $end

$scope module nand2_p1g0 $end
$var wire 1 U7 in1 $end
$var wire 1 T7 in2 $end
$var wire 1 h7 out $end
$upscope $end

$scope module nor2_G_0 $end
$var wire 1 c7 in1 $end
$var wire 1 h7 in2 $end
$var wire 1 i7 out $end
$upscope $end

$scope module nor2_G $end
$var wire 1 g7 in1 $end
$var wire 1 i7 in2 $end
$var wire 1 j7 out $end
$upscope $end

$scope module not1_G $end
$var wire 1 j7 in1 $end
$var wire 1 B7 out $end
$upscope $end

$scope module fulladder_0 $end
$var wire 1 47 A $end
$var wire 1 :# B $end
$var wire 1 57 C_in $end
$var wire 1 S7 p $end
$var wire 1 T7 g $end
$var wire 1 N% S $end
$var wire 1 k7 C_out $end
$var wire 1 l7 g_bar $end
$var wire 1 m7 p_bar $end
$var wire 1 n7 nand2_1_out $end
$var wire 1 o7 nand2_2_out $end
$var wire 1 p7 nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 47 in1 $end
$var wire 1 :# in2 $end
$var wire 1 l7 out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 l7 in1 $end
$var wire 1 T7 out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 47 in1 $end
$var wire 1 :# in2 $end
$var wire 1 m7 out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 m7 in1 $end
$var wire 1 S7 out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 47 in1 $end
$var wire 1 :# in2 $end
$var wire 1 n7 out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 47 in1 $end
$var wire 1 57 in2 $end
$var wire 1 o7 out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 :# in1 $end
$var wire 1 57 in2 $end
$var wire 1 p7 out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 n7 in1 $end
$var wire 1 o7 in2 $end
$var wire 1 p7 in3 $end
$var wire 1 k7 out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 47 in1 $end
$var wire 1 :# in2 $end
$var wire 1 57 in3 $end
$var wire 1 N% out $end
$upscope $end
$upscope $end

$scope module fulladder_1 $end
$var wire 1 37 A $end
$var wire 1 9# B $end
$var wire 1 P7 C_in $end
$var wire 1 U7 p $end
$var wire 1 V7 g $end
$var wire 1 M% S $end
$var wire 1 q7 C_out $end
$var wire 1 r7 g_bar $end
$var wire 1 s7 p_bar $end
$var wire 1 t7 nand2_1_out $end
$var wire 1 u7 nand2_2_out $end
$var wire 1 v7 nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 37 in1 $end
$var wire 1 9# in2 $end
$var wire 1 r7 out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 r7 in1 $end
$var wire 1 V7 out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 37 in1 $end
$var wire 1 9# in2 $end
$var wire 1 s7 out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 s7 in1 $end
$var wire 1 U7 out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 37 in1 $end
$var wire 1 9# in2 $end
$var wire 1 t7 out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 37 in1 $end
$var wire 1 P7 in2 $end
$var wire 1 u7 out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 9# in1 $end
$var wire 1 P7 in2 $end
$var wire 1 v7 out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 t7 in1 $end
$var wire 1 u7 in2 $end
$var wire 1 v7 in3 $end
$var wire 1 q7 out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 37 in1 $end
$var wire 1 9# in2 $end
$var wire 1 P7 in3 $end
$var wire 1 M% out $end
$upscope $end
$upscope $end

$scope module fulladder_2 $end
$var wire 1 27 A $end
$var wire 1 8# B $end
$var wire 1 Q7 C_in $end
$var wire 1 W7 p $end
$var wire 1 X7 g $end
$var wire 1 L% S $end
$var wire 1 w7 C_out $end
$var wire 1 x7 g_bar $end
$var wire 1 y7 p_bar $end
$var wire 1 z7 nand2_1_out $end
$var wire 1 {7 nand2_2_out $end
$var wire 1 |7 nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 27 in1 $end
$var wire 1 8# in2 $end
$var wire 1 x7 out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 x7 in1 $end
$var wire 1 X7 out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 27 in1 $end
$var wire 1 8# in2 $end
$var wire 1 y7 out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 y7 in1 $end
$var wire 1 W7 out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 27 in1 $end
$var wire 1 8# in2 $end
$var wire 1 z7 out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 27 in1 $end
$var wire 1 Q7 in2 $end
$var wire 1 {7 out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 8# in1 $end
$var wire 1 Q7 in2 $end
$var wire 1 |7 out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 z7 in1 $end
$var wire 1 {7 in2 $end
$var wire 1 |7 in3 $end
$var wire 1 w7 out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 27 in1 $end
$var wire 1 8# in2 $end
$var wire 1 Q7 in3 $end
$var wire 1 L% out $end
$upscope $end
$upscope $end

$scope module fulladder_3 $end
$var wire 1 17 A $end
$var wire 1 7# B $end
$var wire 1 R7 C_in $end
$var wire 1 Y7 p $end
$var wire 1 Z7 g $end
$var wire 1 K% S $end
$var wire 1 }7 C_out $end
$var wire 1 ~7 g_bar $end
$var wire 1 !8 p_bar $end
$var wire 1 "8 nand2_1_out $end
$var wire 1 #8 nand2_2_out $end
$var wire 1 $8 nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 17 in1 $end
$var wire 1 7# in2 $end
$var wire 1 ~7 out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 ~7 in1 $end
$var wire 1 Z7 out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 17 in1 $end
$var wire 1 7# in2 $end
$var wire 1 !8 out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 !8 in1 $end
$var wire 1 Y7 out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 17 in1 $end
$var wire 1 7# in2 $end
$var wire 1 "8 out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 17 in1 $end
$var wire 1 R7 in2 $end
$var wire 1 #8 out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 7# in1 $end
$var wire 1 R7 in2 $end
$var wire 1 $8 out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 "8 in1 $end
$var wire 1 #8 in2 $end
$var wire 1 $8 in3 $end
$var wire 1 }7 out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 17 in1 $end
$var wire 1 7# in2 $end
$var wire 1 R7 in3 $end
$var wire 1 K% out $end
$upscope $end
$upscope $end
$upscope $end

$scope module cla4_1 $end
$var parameter 32 %8 N $end
$var wire 1 -7 A [3] $end
$var wire 1 .7 A [2] $end
$var wire 1 /7 A [1] $end
$var wire 1 07 A [0] $end
$var wire 1 3# B [3] $end
$var wire 1 4# B [2] $end
$var wire 1 5# B [1] $end
$var wire 1 6# B [0] $end
$var wire 1 77 C_in $end
$var wire 1 G% S [3] $end
$var wire 1 H% S [2] $end
$var wire 1 I% S [1] $end
$var wire 1 J% S [0] $end
$var wire 1 <7 P $end
$var wire 1 D7 G $end
$var wire 1 &8 C_out $end
$var wire 1 '8 c0 $end
$var wire 1 (8 c1 $end
$var wire 1 )8 c2 $end
$var wire 1 *8 p0 $end
$var wire 1 +8 g0 $end
$var wire 1 ,8 p1 $end
$var wire 1 -8 g1 $end
$var wire 1 .8 p2 $end
$var wire 1 /8 g2 $end
$var wire 1 08 p3 $end
$var wire 1 18 g3 $end
$var wire 1 28 g0_bar $end
$var wire 1 38 g1_bar $end
$var wire 1 48 g2_bar $end
$var wire 1 58 g3_bar $end
$var wire 1 68 nand2_c0_0_out $end
$var wire 1 78 nand2_c1_0_out $end
$var wire 1 88 nand2_c2_0_out $end
$var wire 1 98 nand2_c3_0_out $end
$var wire 1 :8 nand2_p3_p2 $end
$var wire 1 ;8 nand2_p1_p0 $end
$var wire 1 <8 nand2_p3g2_out $end
$var wire 1 =8 nand2_p3p2g1_out $end
$var wire 1 >8 nand3_G_0_out $end
$var wire 1 ?8 nand2_p1g0_out $end
$var wire 1 @8 nor2_G_0_out $end
$var wire 1 A8 G_bar $end

$scope module not1_c0_0 $end
$var wire 1 +8 in1 $end
$var wire 1 28 out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 *8 in1 $end
$var wire 1 77 in2 $end
$var wire 1 68 out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 28 in1 $end
$var wire 1 68 in2 $end
$var wire 1 '8 out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 -8 in1 $end
$var wire 1 38 out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 ,8 in1 $end
$var wire 1 '8 in2 $end
$var wire 1 78 out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 38 in1 $end
$var wire 1 78 in2 $end
$var wire 1 (8 out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 /8 in1 $end
$var wire 1 48 out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 .8 in1 $end
$var wire 1 (8 in2 $end
$var wire 1 88 out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 48 in1 $end
$var wire 1 88 in2 $end
$var wire 1 )8 out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 18 in1 $end
$var wire 1 58 out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 08 in1 $end
$var wire 1 )8 in2 $end
$var wire 1 98 out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 58 in1 $end
$var wire 1 98 in2 $end
$var wire 1 &8 out $end
$upscope $end

$scope module nand2_p32 $end
$var wire 1 08 in1 $end
$var wire 1 .8 in2 $end
$var wire 1 :8 out $end
$upscope $end

$scope module nand2_p10 $end
$var wire 1 ,8 in1 $end
$var wire 1 *8 in2 $end
$var wire 1 ;8 out $end
$upscope $end

$scope module nor2_P $end
$var wire 1 :8 in1 $end
$var wire 1 ;8 in2 $end
$var wire 1 <7 out $end
$upscope $end

$scope module nand2_p3g2 $end
$var wire 1 08 in1 $end
$var wire 1 /8 in2 $end
$var wire 1 <8 out $end
$upscope $end

$scope module nand2_p3p2g1 $end
$var wire 1 08 in1 $end
$var wire 1 .8 in2 $end
$var wire 1 -8 in3 $end
$var wire 1 =8 out $end
$upscope $end

$scope module nand3_G_0 $end
$var wire 1 58 in1 $end
$var wire 1 <8 in2 $end
$var wire 1 =8 in3 $end
$var wire 1 >8 out $end
$upscope $end

$scope module nand2_p1g0 $end
$var wire 1 ,8 in1 $end
$var wire 1 +8 in2 $end
$var wire 1 ?8 out $end
$upscope $end

$scope module nor2_G_0 $end
$var wire 1 :8 in1 $end
$var wire 1 ?8 in2 $end
$var wire 1 @8 out $end
$upscope $end

$scope module nor2_G $end
$var wire 1 >8 in1 $end
$var wire 1 @8 in2 $end
$var wire 1 A8 out $end
$upscope $end

$scope module not1_G $end
$var wire 1 A8 in1 $end
$var wire 1 D7 out $end
$upscope $end

$scope module fulladder_0 $end
$var wire 1 07 A $end
$var wire 1 6# B $end
$var wire 1 77 C_in $end
$var wire 1 *8 p $end
$var wire 1 +8 g $end
$var wire 1 J% S $end
$var wire 1 B8 C_out $end
$var wire 1 C8 g_bar $end
$var wire 1 D8 p_bar $end
$var wire 1 E8 nand2_1_out $end
$var wire 1 F8 nand2_2_out $end
$var wire 1 G8 nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 07 in1 $end
$var wire 1 6# in2 $end
$var wire 1 C8 out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 C8 in1 $end
$var wire 1 +8 out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 07 in1 $end
$var wire 1 6# in2 $end
$var wire 1 D8 out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 D8 in1 $end
$var wire 1 *8 out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 07 in1 $end
$var wire 1 6# in2 $end
$var wire 1 E8 out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 07 in1 $end
$var wire 1 77 in2 $end
$var wire 1 F8 out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 6# in1 $end
$var wire 1 77 in2 $end
$var wire 1 G8 out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 E8 in1 $end
$var wire 1 F8 in2 $end
$var wire 1 G8 in3 $end
$var wire 1 B8 out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 07 in1 $end
$var wire 1 6# in2 $end
$var wire 1 77 in3 $end
$var wire 1 J% out $end
$upscope $end
$upscope $end

$scope module fulladder_1 $end
$var wire 1 /7 A $end
$var wire 1 5# B $end
$var wire 1 '8 C_in $end
$var wire 1 ,8 p $end
$var wire 1 -8 g $end
$var wire 1 I% S $end
$var wire 1 H8 C_out $end
$var wire 1 I8 g_bar $end
$var wire 1 J8 p_bar $end
$var wire 1 K8 nand2_1_out $end
$var wire 1 L8 nand2_2_out $end
$var wire 1 M8 nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 /7 in1 $end
$var wire 1 5# in2 $end
$var wire 1 I8 out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 I8 in1 $end
$var wire 1 -8 out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 /7 in1 $end
$var wire 1 5# in2 $end
$var wire 1 J8 out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 J8 in1 $end
$var wire 1 ,8 out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 /7 in1 $end
$var wire 1 5# in2 $end
$var wire 1 K8 out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 /7 in1 $end
$var wire 1 '8 in2 $end
$var wire 1 L8 out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 5# in1 $end
$var wire 1 '8 in2 $end
$var wire 1 M8 out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 K8 in1 $end
$var wire 1 L8 in2 $end
$var wire 1 M8 in3 $end
$var wire 1 H8 out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 /7 in1 $end
$var wire 1 5# in2 $end
$var wire 1 '8 in3 $end
$var wire 1 I% out $end
$upscope $end
$upscope $end

$scope module fulladder_2 $end
$var wire 1 .7 A $end
$var wire 1 4# B $end
$var wire 1 (8 C_in $end
$var wire 1 .8 p $end
$var wire 1 /8 g $end
$var wire 1 H% S $end
$var wire 1 N8 C_out $end
$var wire 1 O8 g_bar $end
$var wire 1 P8 p_bar $end
$var wire 1 Q8 nand2_1_out $end
$var wire 1 R8 nand2_2_out $end
$var wire 1 S8 nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 .7 in1 $end
$var wire 1 4# in2 $end
$var wire 1 O8 out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 O8 in1 $end
$var wire 1 /8 out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 .7 in1 $end
$var wire 1 4# in2 $end
$var wire 1 P8 out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 P8 in1 $end
$var wire 1 .8 out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 .7 in1 $end
$var wire 1 4# in2 $end
$var wire 1 Q8 out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 .7 in1 $end
$var wire 1 (8 in2 $end
$var wire 1 R8 out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 4# in1 $end
$var wire 1 (8 in2 $end
$var wire 1 S8 out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 Q8 in1 $end
$var wire 1 R8 in2 $end
$var wire 1 S8 in3 $end
$var wire 1 N8 out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 .7 in1 $end
$var wire 1 4# in2 $end
$var wire 1 (8 in3 $end
$var wire 1 H% out $end
$upscope $end
$upscope $end

$scope module fulladder_3 $end
$var wire 1 -7 A $end
$var wire 1 3# B $end
$var wire 1 )8 C_in $end
$var wire 1 08 p $end
$var wire 1 18 g $end
$var wire 1 G% S $end
$var wire 1 T8 C_out $end
$var wire 1 U8 g_bar $end
$var wire 1 V8 p_bar $end
$var wire 1 W8 nand2_1_out $end
$var wire 1 X8 nand2_2_out $end
$var wire 1 Y8 nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 -7 in1 $end
$var wire 1 3# in2 $end
$var wire 1 U8 out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 U8 in1 $end
$var wire 1 18 out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 -7 in1 $end
$var wire 1 3# in2 $end
$var wire 1 V8 out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 V8 in1 $end
$var wire 1 08 out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 -7 in1 $end
$var wire 1 3# in2 $end
$var wire 1 W8 out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 -7 in1 $end
$var wire 1 )8 in2 $end
$var wire 1 X8 out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 3# in1 $end
$var wire 1 )8 in2 $end
$var wire 1 Y8 out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 W8 in1 $end
$var wire 1 X8 in2 $end
$var wire 1 Y8 in3 $end
$var wire 1 T8 out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 -7 in1 $end
$var wire 1 3# in2 $end
$var wire 1 )8 in3 $end
$var wire 1 G% out $end
$upscope $end
$upscope $end
$upscope $end

$scope module cla4_2 $end
$var parameter 32 Z8 N $end
$var wire 1 )7 A [3] $end
$var wire 1 *7 A [2] $end
$var wire 1 +7 A [1] $end
$var wire 1 ,7 A [0] $end
$var wire 1 /# B [3] $end
$var wire 1 0# B [2] $end
$var wire 1 1# B [1] $end
$var wire 1 2# B [0] $end
$var wire 1 87 C_in $end
$var wire 1 C% S [3] $end
$var wire 1 D% S [2] $end
$var wire 1 E% S [1] $end
$var wire 1 F% S [0] $end
$var wire 1 >7 P $end
$var wire 1 F7 G $end
$var wire 1 [8 C_out $end
$var wire 1 \8 c0 $end
$var wire 1 ]8 c1 $end
$var wire 1 ^8 c2 $end
$var wire 1 _8 p0 $end
$var wire 1 `8 g0 $end
$var wire 1 a8 p1 $end
$var wire 1 b8 g1 $end
$var wire 1 c8 p2 $end
$var wire 1 d8 g2 $end
$var wire 1 e8 p3 $end
$var wire 1 f8 g3 $end
$var wire 1 g8 g0_bar $end
$var wire 1 h8 g1_bar $end
$var wire 1 i8 g2_bar $end
$var wire 1 j8 g3_bar $end
$var wire 1 k8 nand2_c0_0_out $end
$var wire 1 l8 nand2_c1_0_out $end
$var wire 1 m8 nand2_c2_0_out $end
$var wire 1 n8 nand2_c3_0_out $end
$var wire 1 o8 nand2_p3_p2 $end
$var wire 1 p8 nand2_p1_p0 $end
$var wire 1 q8 nand2_p3g2_out $end
$var wire 1 r8 nand2_p3p2g1_out $end
$var wire 1 s8 nand3_G_0_out $end
$var wire 1 t8 nand2_p1g0_out $end
$var wire 1 u8 nor2_G_0_out $end
$var wire 1 v8 G_bar $end

$scope module not1_c0_0 $end
$var wire 1 `8 in1 $end
$var wire 1 g8 out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 _8 in1 $end
$var wire 1 87 in2 $end
$var wire 1 k8 out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 g8 in1 $end
$var wire 1 k8 in2 $end
$var wire 1 \8 out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 b8 in1 $end
$var wire 1 h8 out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 a8 in1 $end
$var wire 1 \8 in2 $end
$var wire 1 l8 out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 h8 in1 $end
$var wire 1 l8 in2 $end
$var wire 1 ]8 out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 d8 in1 $end
$var wire 1 i8 out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 c8 in1 $end
$var wire 1 ]8 in2 $end
$var wire 1 m8 out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 i8 in1 $end
$var wire 1 m8 in2 $end
$var wire 1 ^8 out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 f8 in1 $end
$var wire 1 j8 out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 e8 in1 $end
$var wire 1 ^8 in2 $end
$var wire 1 n8 out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 j8 in1 $end
$var wire 1 n8 in2 $end
$var wire 1 [8 out $end
$upscope $end

$scope module nand2_p32 $end
$var wire 1 e8 in1 $end
$var wire 1 c8 in2 $end
$var wire 1 o8 out $end
$upscope $end

$scope module nand2_p10 $end
$var wire 1 a8 in1 $end
$var wire 1 _8 in2 $end
$var wire 1 p8 out $end
$upscope $end

$scope module nor2_P $end
$var wire 1 o8 in1 $end
$var wire 1 p8 in2 $end
$var wire 1 >7 out $end
$upscope $end

$scope module nand2_p3g2 $end
$var wire 1 e8 in1 $end
$var wire 1 d8 in2 $end
$var wire 1 q8 out $end
$upscope $end

$scope module nand2_p3p2g1 $end
$var wire 1 e8 in1 $end
$var wire 1 c8 in2 $end
$var wire 1 b8 in3 $end
$var wire 1 r8 out $end
$upscope $end

$scope module nand3_G_0 $end
$var wire 1 j8 in1 $end
$var wire 1 q8 in2 $end
$var wire 1 r8 in3 $end
$var wire 1 s8 out $end
$upscope $end

$scope module nand2_p1g0 $end
$var wire 1 a8 in1 $end
$var wire 1 `8 in2 $end
$var wire 1 t8 out $end
$upscope $end

$scope module nor2_G_0 $end
$var wire 1 o8 in1 $end
$var wire 1 t8 in2 $end
$var wire 1 u8 out $end
$upscope $end

$scope module nor2_G $end
$var wire 1 s8 in1 $end
$var wire 1 u8 in2 $end
$var wire 1 v8 out $end
$upscope $end

$scope module not1_G $end
$var wire 1 v8 in1 $end
$var wire 1 F7 out $end
$upscope $end

$scope module fulladder_0 $end
$var wire 1 ,7 A $end
$var wire 1 2# B $end
$var wire 1 87 C_in $end
$var wire 1 _8 p $end
$var wire 1 `8 g $end
$var wire 1 F% S $end
$var wire 1 w8 C_out $end
$var wire 1 x8 g_bar $end
$var wire 1 y8 p_bar $end
$var wire 1 z8 nand2_1_out $end
$var wire 1 {8 nand2_2_out $end
$var wire 1 |8 nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 ,7 in1 $end
$var wire 1 2# in2 $end
$var wire 1 x8 out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 x8 in1 $end
$var wire 1 `8 out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 ,7 in1 $end
$var wire 1 2# in2 $end
$var wire 1 y8 out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 y8 in1 $end
$var wire 1 _8 out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 ,7 in1 $end
$var wire 1 2# in2 $end
$var wire 1 z8 out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 ,7 in1 $end
$var wire 1 87 in2 $end
$var wire 1 {8 out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 2# in1 $end
$var wire 1 87 in2 $end
$var wire 1 |8 out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 z8 in1 $end
$var wire 1 {8 in2 $end
$var wire 1 |8 in3 $end
$var wire 1 w8 out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 ,7 in1 $end
$var wire 1 2# in2 $end
$var wire 1 87 in3 $end
$var wire 1 F% out $end
$upscope $end
$upscope $end

$scope module fulladder_1 $end
$var wire 1 +7 A $end
$var wire 1 1# B $end
$var wire 1 \8 C_in $end
$var wire 1 a8 p $end
$var wire 1 b8 g $end
$var wire 1 E% S $end
$var wire 1 }8 C_out $end
$var wire 1 ~8 g_bar $end
$var wire 1 !9 p_bar $end
$var wire 1 "9 nand2_1_out $end
$var wire 1 #9 nand2_2_out $end
$var wire 1 $9 nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 +7 in1 $end
$var wire 1 1# in2 $end
$var wire 1 ~8 out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 ~8 in1 $end
$var wire 1 b8 out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 +7 in1 $end
$var wire 1 1# in2 $end
$var wire 1 !9 out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 !9 in1 $end
$var wire 1 a8 out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 +7 in1 $end
$var wire 1 1# in2 $end
$var wire 1 "9 out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 +7 in1 $end
$var wire 1 \8 in2 $end
$var wire 1 #9 out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 1# in1 $end
$var wire 1 \8 in2 $end
$var wire 1 $9 out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 "9 in1 $end
$var wire 1 #9 in2 $end
$var wire 1 $9 in3 $end
$var wire 1 }8 out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 +7 in1 $end
$var wire 1 1# in2 $end
$var wire 1 \8 in3 $end
$var wire 1 E% out $end
$upscope $end
$upscope $end

$scope module fulladder_2 $end
$var wire 1 *7 A $end
$var wire 1 0# B $end
$var wire 1 ]8 C_in $end
$var wire 1 c8 p $end
$var wire 1 d8 g $end
$var wire 1 D% S $end
$var wire 1 %9 C_out $end
$var wire 1 &9 g_bar $end
$var wire 1 '9 p_bar $end
$var wire 1 (9 nand2_1_out $end
$var wire 1 )9 nand2_2_out $end
$var wire 1 *9 nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 *7 in1 $end
$var wire 1 0# in2 $end
$var wire 1 &9 out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 &9 in1 $end
$var wire 1 d8 out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 *7 in1 $end
$var wire 1 0# in2 $end
$var wire 1 '9 out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 '9 in1 $end
$var wire 1 c8 out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 *7 in1 $end
$var wire 1 0# in2 $end
$var wire 1 (9 out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 *7 in1 $end
$var wire 1 ]8 in2 $end
$var wire 1 )9 out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 0# in1 $end
$var wire 1 ]8 in2 $end
$var wire 1 *9 out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 (9 in1 $end
$var wire 1 )9 in2 $end
$var wire 1 *9 in3 $end
$var wire 1 %9 out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 *7 in1 $end
$var wire 1 0# in2 $end
$var wire 1 ]8 in3 $end
$var wire 1 D% out $end
$upscope $end
$upscope $end

$scope module fulladder_3 $end
$var wire 1 )7 A $end
$var wire 1 /# B $end
$var wire 1 ^8 C_in $end
$var wire 1 e8 p $end
$var wire 1 f8 g $end
$var wire 1 C% S $end
$var wire 1 +9 C_out $end
$var wire 1 ,9 g_bar $end
$var wire 1 -9 p_bar $end
$var wire 1 .9 nand2_1_out $end
$var wire 1 /9 nand2_2_out $end
$var wire 1 09 nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 )7 in1 $end
$var wire 1 /# in2 $end
$var wire 1 ,9 out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 ,9 in1 $end
$var wire 1 f8 out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 )7 in1 $end
$var wire 1 /# in2 $end
$var wire 1 -9 out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 -9 in1 $end
$var wire 1 e8 out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 )7 in1 $end
$var wire 1 /# in2 $end
$var wire 1 .9 out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 )7 in1 $end
$var wire 1 ^8 in2 $end
$var wire 1 /9 out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 /# in1 $end
$var wire 1 ^8 in2 $end
$var wire 1 09 out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 .9 in1 $end
$var wire 1 /9 in2 $end
$var wire 1 09 in3 $end
$var wire 1 +9 out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 )7 in1 $end
$var wire 1 /# in2 $end
$var wire 1 ^8 in3 $end
$var wire 1 C% out $end
$upscope $end
$upscope $end
$upscope $end

$scope module cla4_3 $end
$var parameter 32 19 N $end
$var wire 1 %7 A [3] $end
$var wire 1 &7 A [2] $end
$var wire 1 '7 A [1] $end
$var wire 1 (7 A [0] $end
$var wire 1 +# B [3] $end
$var wire 1 ,# B [2] $end
$var wire 1 -# B [1] $end
$var wire 1 .# B [0] $end
$var wire 1 97 C_in $end
$var wire 1 ?% S [3] $end
$var wire 1 @% S [2] $end
$var wire 1 A% S [1] $end
$var wire 1 B% S [0] $end
$var wire 1 @7 P $end
$var wire 1 H7 G $end
$var wire 1 29 C_out $end
$var wire 1 39 c0 $end
$var wire 1 49 c1 $end
$var wire 1 59 c2 $end
$var wire 1 69 p0 $end
$var wire 1 79 g0 $end
$var wire 1 89 p1 $end
$var wire 1 99 g1 $end
$var wire 1 :9 p2 $end
$var wire 1 ;9 g2 $end
$var wire 1 <9 p3 $end
$var wire 1 =9 g3 $end
$var wire 1 >9 g0_bar $end
$var wire 1 ?9 g1_bar $end
$var wire 1 @9 g2_bar $end
$var wire 1 A9 g3_bar $end
$var wire 1 B9 nand2_c0_0_out $end
$var wire 1 C9 nand2_c1_0_out $end
$var wire 1 D9 nand2_c2_0_out $end
$var wire 1 E9 nand2_c3_0_out $end
$var wire 1 F9 nand2_p3_p2 $end
$var wire 1 G9 nand2_p1_p0 $end
$var wire 1 H9 nand2_p3g2_out $end
$var wire 1 I9 nand2_p3p2g1_out $end
$var wire 1 J9 nand3_G_0_out $end
$var wire 1 K9 nand2_p1g0_out $end
$var wire 1 L9 nor2_G_0_out $end
$var wire 1 M9 G_bar $end

$scope module not1_c0_0 $end
$var wire 1 79 in1 $end
$var wire 1 >9 out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 69 in1 $end
$var wire 1 97 in2 $end
$var wire 1 B9 out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 >9 in1 $end
$var wire 1 B9 in2 $end
$var wire 1 39 out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 99 in1 $end
$var wire 1 ?9 out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 89 in1 $end
$var wire 1 39 in2 $end
$var wire 1 C9 out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 ?9 in1 $end
$var wire 1 C9 in2 $end
$var wire 1 49 out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 ;9 in1 $end
$var wire 1 @9 out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 :9 in1 $end
$var wire 1 49 in2 $end
$var wire 1 D9 out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 @9 in1 $end
$var wire 1 D9 in2 $end
$var wire 1 59 out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 =9 in1 $end
$var wire 1 A9 out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 <9 in1 $end
$var wire 1 59 in2 $end
$var wire 1 E9 out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 A9 in1 $end
$var wire 1 E9 in2 $end
$var wire 1 29 out $end
$upscope $end

$scope module nand2_p32 $end
$var wire 1 <9 in1 $end
$var wire 1 :9 in2 $end
$var wire 1 F9 out $end
$upscope $end

$scope module nand2_p10 $end
$var wire 1 89 in1 $end
$var wire 1 69 in2 $end
$var wire 1 G9 out $end
$upscope $end

$scope module nor2_P $end
$var wire 1 F9 in1 $end
$var wire 1 G9 in2 $end
$var wire 1 @7 out $end
$upscope $end

$scope module nand2_p3g2 $end
$var wire 1 <9 in1 $end
$var wire 1 ;9 in2 $end
$var wire 1 H9 out $end
$upscope $end

$scope module nand2_p3p2g1 $end
$var wire 1 <9 in1 $end
$var wire 1 :9 in2 $end
$var wire 1 99 in3 $end
$var wire 1 I9 out $end
$upscope $end

$scope module nand3_G_0 $end
$var wire 1 A9 in1 $end
$var wire 1 H9 in2 $end
$var wire 1 I9 in3 $end
$var wire 1 J9 out $end
$upscope $end

$scope module nand2_p1g0 $end
$var wire 1 89 in1 $end
$var wire 1 79 in2 $end
$var wire 1 K9 out $end
$upscope $end

$scope module nor2_G_0 $end
$var wire 1 F9 in1 $end
$var wire 1 K9 in2 $end
$var wire 1 L9 out $end
$upscope $end

$scope module nor2_G $end
$var wire 1 J9 in1 $end
$var wire 1 L9 in2 $end
$var wire 1 M9 out $end
$upscope $end

$scope module not1_G $end
$var wire 1 M9 in1 $end
$var wire 1 H7 out $end
$upscope $end

$scope module fulladder_0 $end
$var wire 1 (7 A $end
$var wire 1 .# B $end
$var wire 1 97 C_in $end
$var wire 1 69 p $end
$var wire 1 79 g $end
$var wire 1 B% S $end
$var wire 1 N9 C_out $end
$var wire 1 O9 g_bar $end
$var wire 1 P9 p_bar $end
$var wire 1 Q9 nand2_1_out $end
$var wire 1 R9 nand2_2_out $end
$var wire 1 S9 nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 (7 in1 $end
$var wire 1 .# in2 $end
$var wire 1 O9 out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 O9 in1 $end
$var wire 1 79 out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 (7 in1 $end
$var wire 1 .# in2 $end
$var wire 1 P9 out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 P9 in1 $end
$var wire 1 69 out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 (7 in1 $end
$var wire 1 .# in2 $end
$var wire 1 Q9 out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 (7 in1 $end
$var wire 1 97 in2 $end
$var wire 1 R9 out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 .# in1 $end
$var wire 1 97 in2 $end
$var wire 1 S9 out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 Q9 in1 $end
$var wire 1 R9 in2 $end
$var wire 1 S9 in3 $end
$var wire 1 N9 out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 (7 in1 $end
$var wire 1 .# in2 $end
$var wire 1 97 in3 $end
$var wire 1 B% out $end
$upscope $end
$upscope $end

$scope module fulladder_1 $end
$var wire 1 '7 A $end
$var wire 1 -# B $end
$var wire 1 39 C_in $end
$var wire 1 89 p $end
$var wire 1 99 g $end
$var wire 1 A% S $end
$var wire 1 T9 C_out $end
$var wire 1 U9 g_bar $end
$var wire 1 V9 p_bar $end
$var wire 1 W9 nand2_1_out $end
$var wire 1 X9 nand2_2_out $end
$var wire 1 Y9 nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 '7 in1 $end
$var wire 1 -# in2 $end
$var wire 1 U9 out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 U9 in1 $end
$var wire 1 99 out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 '7 in1 $end
$var wire 1 -# in2 $end
$var wire 1 V9 out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 V9 in1 $end
$var wire 1 89 out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 '7 in1 $end
$var wire 1 -# in2 $end
$var wire 1 W9 out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 '7 in1 $end
$var wire 1 39 in2 $end
$var wire 1 X9 out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 -# in1 $end
$var wire 1 39 in2 $end
$var wire 1 Y9 out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 W9 in1 $end
$var wire 1 X9 in2 $end
$var wire 1 Y9 in3 $end
$var wire 1 T9 out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 '7 in1 $end
$var wire 1 -# in2 $end
$var wire 1 39 in3 $end
$var wire 1 A% out $end
$upscope $end
$upscope $end

$scope module fulladder_2 $end
$var wire 1 &7 A $end
$var wire 1 ,# B $end
$var wire 1 49 C_in $end
$var wire 1 :9 p $end
$var wire 1 ;9 g $end
$var wire 1 @% S $end
$var wire 1 Z9 C_out $end
$var wire 1 [9 g_bar $end
$var wire 1 \9 p_bar $end
$var wire 1 ]9 nand2_1_out $end
$var wire 1 ^9 nand2_2_out $end
$var wire 1 _9 nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 &7 in1 $end
$var wire 1 ,# in2 $end
$var wire 1 [9 out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 [9 in1 $end
$var wire 1 ;9 out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 &7 in1 $end
$var wire 1 ,# in2 $end
$var wire 1 \9 out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 \9 in1 $end
$var wire 1 :9 out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 &7 in1 $end
$var wire 1 ,# in2 $end
$var wire 1 ]9 out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 &7 in1 $end
$var wire 1 49 in2 $end
$var wire 1 ^9 out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 ,# in1 $end
$var wire 1 49 in2 $end
$var wire 1 _9 out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 ]9 in1 $end
$var wire 1 ^9 in2 $end
$var wire 1 _9 in3 $end
$var wire 1 Z9 out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 &7 in1 $end
$var wire 1 ,# in2 $end
$var wire 1 49 in3 $end
$var wire 1 @% out $end
$upscope $end
$upscope $end

$scope module fulladder_3 $end
$var wire 1 %7 A $end
$var wire 1 +# B $end
$var wire 1 59 C_in $end
$var wire 1 <9 p $end
$var wire 1 =9 g $end
$var wire 1 ?% S $end
$var wire 1 `9 C_out $end
$var wire 1 a9 g_bar $end
$var wire 1 b9 p_bar $end
$var wire 1 c9 nand2_1_out $end
$var wire 1 d9 nand2_2_out $end
$var wire 1 e9 nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 %7 in1 $end
$var wire 1 +# in2 $end
$var wire 1 a9 out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 a9 in1 $end
$var wire 1 =9 out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 %7 in1 $end
$var wire 1 +# in2 $end
$var wire 1 b9 out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 b9 in1 $end
$var wire 1 <9 out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 %7 in1 $end
$var wire 1 +# in2 $end
$var wire 1 c9 out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 %7 in1 $end
$var wire 1 59 in2 $end
$var wire 1 d9 out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 +# in1 $end
$var wire 1 59 in2 $end
$var wire 1 e9 out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 c9 in1 $end
$var wire 1 d9 in2 $end
$var wire 1 e9 in3 $end
$var wire 1 `9 out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 %7 in1 $end
$var wire 1 +# in2 $end
$var wire 1 59 in3 $end
$var wire 1 ?% out $end
$upscope $end
$upscope $end
$upscope $end

$scope module not1_c0_0 $end
$var wire 1 B7 in1 $end
$var wire 1 C7 out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 :7 in1 $end
$var wire 1 57 in2 $end
$var wire 1 J7 out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 C7 in1 $end
$var wire 1 J7 in2 $end
$var wire 1 77 out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 D7 in1 $end
$var wire 1 E7 out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 <7 in1 $end
$var wire 1 77 in2 $end
$var wire 1 K7 out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 E7 in1 $end
$var wire 1 K7 in2 $end
$var wire 1 87 out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 F7 in1 $end
$var wire 1 G7 out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 >7 in1 $end
$var wire 1 87 in2 $end
$var wire 1 L7 out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 G7 in1 $end
$var wire 1 L7 in2 $end
$var wire 1 97 out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 H7 in1 $end
$var wire 1 I7 out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 @7 in1 $end
$var wire 1 97 in2 $end
$var wire 1 M7 out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 I7 in1 $end
$var wire 1 M7 in2 $end
$var wire 1 67 out $end
$upscope $end
$upscope $end

$scope module branchunit $end
$var wire 1 f9 regData1 [15] $end
$var wire 1 g9 regData1 [14] $end
$var wire 1 h9 regData1 [13] $end
$var wire 1 i9 regData1 [12] $end
$var wire 1 j9 regData1 [11] $end
$var wire 1 k9 regData1 [10] $end
$var wire 1 l9 regData1 [9] $end
$var wire 1 m9 regData1 [8] $end
$var wire 1 n9 regData1 [7] $end
$var wire 1 o9 regData1 [6] $end
$var wire 1 p9 regData1 [5] $end
$var wire 1 q9 regData1 [4] $end
$var wire 1 r9 regData1 [3] $end
$var wire 1 s9 regData1 [2] $end
$var wire 1 t9 regData1 [1] $end
$var wire 1 u9 regData1 [0] $end
$var wire 1 =" branchCtl [2] $end
$var wire 1 >" branchCtl [1] $end
$var wire 1 ?" branchCtl [0] $end
$var reg 1 v9 branch $end
$upscope $end

$scope module controlUnit $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 B& instr [15] $end
$var wire 1 C& instr [14] $end
$var wire 1 D& instr [13] $end
$var wire 1 E& instr [12] $end
$var wire 1 F& instr [11] $end
$var wire 1 G& instr [10] $end
$var wire 1 H& instr [9] $end
$var wire 1 I& instr [8] $end
$var wire 1 J& instr [7] $end
$var wire 1 K& instr [6] $end
$var wire 1 L& instr [5] $end
$var wire 1 M& instr [4] $end
$var wire 1 N& instr [3] $end
$var wire 1 O& instr [2] $end
$var wire 1 P& instr [1] $end
$var wire 1 Q& instr [0] $end
$var reg 3 w9 branchCtl [2:0] $end
$var reg 3 x9 jumpCtl [2:0] $end
$var reg 1 y9 regWrite $end
$var reg 1 z9 aluSrc $end
$var reg 1 {9 btr $end
$var reg 1 |9 memWrite $end
$var reg 1 }9 memRead $end
$var reg 1 ~9 MemToReg $end
$var reg 1 !: halt $end
$var reg 1 ": noOp $end
$var reg 1 #: immCtl $end
$var reg 1 $: extCtl $end
$var reg 1 %: stu $end
$var reg 1 &: lbi $end
$var reg 1 ': slbi $end
$var reg 1 (: immPres $end
$var reg 1 ): ror $end
$var reg 1 *: seq $end
$var reg 1 +: sl $end
$var reg 1 ,: sco $end
$var reg 3 -: aluOp [2:0] $end
$upscope $end
$upscope $end

$scope module IDEX $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 ." Rs [2] $end
$var wire 1 /" Rs [1] $end
$var wire 1 0" Rs [0] $end
$var wire 1 1" Rt [2] $end
$var wire 1 2" Rt [1] $end
$var wire 1 3" Rt [0] $end
$var wire 1 7" Rd [2] $end
$var wire 1 8" Rd [1] $end
$var wire 1 9" Rd [0] $end
$var wire 1 :" aluOp [2] $end
$var wire 1 ;" aluOp [1] $end
$var wire 1 <" aluOp [0] $end
$var wire 1 @" jumpCtl [2] $end
$var wire 1 A" jumpCtl [1] $end
$var wire 1 B" jumpCtl [0] $end
$var wire 1 X& IDEX_Rs [2] $end
$var wire 1 Y& IDEX_Rs [1] $end
$var wire 1 Z& IDEX_Rs [0] $end
$var wire 1 [& IDEX_Rt [2] $end
$var wire 1 \& IDEX_Rt [1] $end
$var wire 1 ]& IDEX_Rt [0] $end
$var wire 1 ^& IDEX_Rd [2] $end
$var wire 1 _& IDEX_Rd [1] $end
$var wire 1 `& IDEX_Rd [0] $end
$var wire 1 a& IDEX_aluOp [2] $end
$var wire 1 b& IDEX_aluOp [1] $end
$var wire 1 c& IDEX_aluOp [0] $end
$var wire 1 g& IDEX_jumpCtl [2] $end
$var wire 1 h& IDEX_jumpCtl [1] $end
$var wire 1 i& IDEX_jumpCtl [0] $end
$var wire 1 -$ read1Data [15] $end
$var wire 1 .$ read1Data [14] $end
$var wire 1 /$ read1Data [13] $end
$var wire 1 0$ read1Data [12] $end
$var wire 1 1$ read1Data [11] $end
$var wire 1 2$ read1Data [10] $end
$var wire 1 3$ read1Data [9] $end
$var wire 1 4$ read1Data [8] $end
$var wire 1 5$ read1Data [7] $end
$var wire 1 6$ read1Data [6] $end
$var wire 1 7$ read1Data [5] $end
$var wire 1 8$ read1Data [4] $end
$var wire 1 9$ read1Data [3] $end
$var wire 1 :$ read1Data [2] $end
$var wire 1 ;$ read1Data [1] $end
$var wire 1 <$ read1Data [0] $end
$var wire 1 =$ read2Data [15] $end
$var wire 1 >$ read2Data [14] $end
$var wire 1 ?$ read2Data [13] $end
$var wire 1 @$ read2Data [12] $end
$var wire 1 A$ read2Data [11] $end
$var wire 1 B$ read2Data [10] $end
$var wire 1 C$ read2Data [9] $end
$var wire 1 D$ read2Data [8] $end
$var wire 1 E$ read2Data [7] $end
$var wire 1 F$ read2Data [6] $end
$var wire 1 G$ read2Data [5] $end
$var wire 1 H$ read2Data [4] $end
$var wire 1 I$ read2Data [3] $end
$var wire 1 J$ read2Data [2] $end
$var wire 1 K$ read2Data [1] $end
$var wire 1 L$ read2Data [0] $end
$var wire 1 +# exImmVal [15] $end
$var wire 1 ,# exImmVal [14] $end
$var wire 1 -# exImmVal [13] $end
$var wire 1 .# exImmVal [12] $end
$var wire 1 /# exImmVal [11] $end
$var wire 1 0# exImmVal [10] $end
$var wire 1 1# exImmVal [9] $end
$var wire 1 2# exImmVal [8] $end
$var wire 1 3# exImmVal [7] $end
$var wire 1 4# exImmVal [6] $end
$var wire 1 5# exImmVal [5] $end
$var wire 1 6# exImmVal [4] $end
$var wire 1 7# exImmVal [3] $end
$var wire 1 8# exImmVal [2] $end
$var wire 1 9# exImmVal [1] $end
$var wire 1 :# exImmVal [0] $end
$var wire 1 .: PC_new [15] $end
$var wire 1 /: PC_new [14] $end
$var wire 1 0: PC_new [13] $end
$var wire 1 1: PC_new [12] $end
$var wire 1 2: PC_new [11] $end
$var wire 1 3: PC_new [10] $end
$var wire 1 4: PC_new [9] $end
$var wire 1 5: PC_new [8] $end
$var wire 1 6: PC_new [7] $end
$var wire 1 7: PC_new [6] $end
$var wire 1 8: PC_new [5] $end
$var wire 1 9: PC_new [4] $end
$var wire 1 :: PC_new [3] $end
$var wire 1 ;: PC_new [2] $end
$var wire 1 <: PC_new [1] $end
$var wire 1 =: PC_new [0] $end
$var wire 1 O% PC [15] $end
$var wire 1 P% PC [14] $end
$var wire 1 Q% PC [13] $end
$var wire 1 R% PC [12] $end
$var wire 1 S% PC [11] $end
$var wire 1 T% PC [10] $end
$var wire 1 U% PC [9] $end
$var wire 1 V% PC [8] $end
$var wire 1 W% PC [7] $end
$var wire 1 X% PC [6] $end
$var wire 1 Y% PC [5] $end
$var wire 1 Z% PC [4] $end
$var wire 1 [% PC [3] $end
$var wire 1 \% PC [2] $end
$var wire 1 ]% PC [1] $end
$var wire 1 ^% PC [0] $end
$var wire 1 2& PC_inc [15] $end
$var wire 1 3& PC_inc [14] $end
$var wire 1 4& PC_inc [13] $end
$var wire 1 5& PC_inc [12] $end
$var wire 1 6& PC_inc [11] $end
$var wire 1 7& PC_inc [10] $end
$var wire 1 8& PC_inc [9] $end
$var wire 1 9& PC_inc [8] $end
$var wire 1 :& PC_inc [7] $end
$var wire 1 ;& PC_inc [6] $end
$var wire 1 <& PC_inc [5] $end
$var wire 1 =& PC_inc [4] $end
$var wire 1 >& PC_inc [3] $end
$var wire 1 ?& PC_inc [2] $end
$var wire 1 @& PC_inc [1] $end
$var wire 1 A& PC_inc [0] $end
$var wire 1 j& IDEX_read1Data [15] $end
$var wire 1 k& IDEX_read1Data [14] $end
$var wire 1 l& IDEX_read1Data [13] $end
$var wire 1 m& IDEX_read1Data [12] $end
$var wire 1 n& IDEX_read1Data [11] $end
$var wire 1 o& IDEX_read1Data [10] $end
$var wire 1 p& IDEX_read1Data [9] $end
$var wire 1 q& IDEX_read1Data [8] $end
$var wire 1 r& IDEX_read1Data [7] $end
$var wire 1 s& IDEX_read1Data [6] $end
$var wire 1 t& IDEX_read1Data [5] $end
$var wire 1 u& IDEX_read1Data [4] $end
$var wire 1 v& IDEX_read1Data [3] $end
$var wire 1 w& IDEX_read1Data [2] $end
$var wire 1 x& IDEX_read1Data [1] $end
$var wire 1 y& IDEX_read1Data [0] $end
$var wire 1 z& IDEX_read2Data [15] $end
$var wire 1 {& IDEX_read2Data [14] $end
$var wire 1 |& IDEX_read2Data [13] $end
$var wire 1 }& IDEX_read2Data [12] $end
$var wire 1 ~& IDEX_read2Data [11] $end
$var wire 1 !' IDEX_read2Data [10] $end
$var wire 1 "' IDEX_read2Data [9] $end
$var wire 1 #' IDEX_read2Data [8] $end
$var wire 1 $' IDEX_read2Data [7] $end
$var wire 1 %' IDEX_read2Data [6] $end
$var wire 1 &' IDEX_read2Data [5] $end
$var wire 1 '' IDEX_read2Data [4] $end
$var wire 1 (' IDEX_read2Data [3] $end
$var wire 1 )' IDEX_read2Data [2] $end
$var wire 1 *' IDEX_read2Data [1] $end
$var wire 1 +' IDEX_read2Data [0] $end
$var wire 1 ,' IDEX_exImmVal [15] $end
$var wire 1 -' IDEX_exImmVal [14] $end
$var wire 1 .' IDEX_exImmVal [13] $end
$var wire 1 /' IDEX_exImmVal [12] $end
$var wire 1 0' IDEX_exImmVal [11] $end
$var wire 1 1' IDEX_exImmVal [10] $end
$var wire 1 2' IDEX_exImmVal [9] $end
$var wire 1 3' IDEX_exImmVal [8] $end
$var wire 1 4' IDEX_exImmVal [7] $end
$var wire 1 5' IDEX_exImmVal [6] $end
$var wire 1 6' IDEX_exImmVal [5] $end
$var wire 1 7' IDEX_exImmVal [4] $end
$var wire 1 8' IDEX_exImmVal [3] $end
$var wire 1 9' IDEX_exImmVal [2] $end
$var wire 1 :' IDEX_exImmVal [1] $end
$var wire 1 ;' IDEX_exImmVal [0] $end
$var wire 1 >: IDEX_PC_new [15] $end
$var wire 1 ?: IDEX_PC_new [14] $end
$var wire 1 @: IDEX_PC_new [13] $end
$var wire 1 A: IDEX_PC_new [12] $end
$var wire 1 B: IDEX_PC_new [11] $end
$var wire 1 C: IDEX_PC_new [10] $end
$var wire 1 D: IDEX_PC_new [9] $end
$var wire 1 E: IDEX_PC_new [8] $end
$var wire 1 F: IDEX_PC_new [7] $end
$var wire 1 G: IDEX_PC_new [6] $end
$var wire 1 H: IDEX_PC_new [5] $end
$var wire 1 I: IDEX_PC_new [4] $end
$var wire 1 J: IDEX_PC_new [3] $end
$var wire 1 K: IDEX_PC_new [2] $end
$var wire 1 L: IDEX_PC_new [1] $end
$var wire 1 M: IDEX_PC_new [0] $end
$var wire 1 _% IDEX_PC [15] $end
$var wire 1 `% IDEX_PC [14] $end
$var wire 1 a% IDEX_PC [13] $end
$var wire 1 b% IDEX_PC [12] $end
$var wire 1 c% IDEX_PC [11] $end
$var wire 1 d% IDEX_PC [10] $end
$var wire 1 e% IDEX_PC [9] $end
$var wire 1 f% IDEX_PC [8] $end
$var wire 1 g% IDEX_PC [7] $end
$var wire 1 h% IDEX_PC [6] $end
$var wire 1 i% IDEX_PC [5] $end
$var wire 1 j% IDEX_PC [4] $end
$var wire 1 k% IDEX_PC [3] $end
$var wire 1 l% IDEX_PC [2] $end
$var wire 1 m% IDEX_PC [1] $end
$var wire 1 n% IDEX_PC [0] $end
$var wire 1 L' IDEX_PC_inc [15] $end
$var wire 1 M' IDEX_PC_inc [14] $end
$var wire 1 N' IDEX_PC_inc [13] $end
$var wire 1 O' IDEX_PC_inc [12] $end
$var wire 1 P' IDEX_PC_inc [11] $end
$var wire 1 Q' IDEX_PC_inc [10] $end
$var wire 1 R' IDEX_PC_inc [9] $end
$var wire 1 S' IDEX_PC_inc [8] $end
$var wire 1 T' IDEX_PC_inc [7] $end
$var wire 1 U' IDEX_PC_inc [6] $end
$var wire 1 V' IDEX_PC_inc [5] $end
$var wire 1 W' IDEX_PC_inc [4] $end
$var wire 1 X' IDEX_PC_inc [3] $end
$var wire 1 Y' IDEX_PC_inc [2] $end
$var wire 1 Z' IDEX_PC_inc [1] $end
$var wire 1 [' IDEX_PC_inc [0] $end
$var wire 1 |! regWrite $end
$var wire 1 ~! aluSrc $end
$var wire 1 }! btr $end
$var wire 1 !" memWrite $end
$var wire 1 "" memRead $end
$var wire 1 #" MemToReg $end
$var wire 1 %" slbi $end
$var wire 1 &" lbi $end
$var wire 1 ," seq $end
$var wire 1 *" sl $end
$var wire 1 +" sco $end
$var wire 1 -" ror $end
$var wire 1 X) halt $end
$var wire 1 \' IDEX_regWrite $end
$var wire 1 ]' IDEX_aluSrc $end
$var wire 1 ^' IDEX_btr $end
$var wire 1 _' IDEX_memWrite $end
$var wire 1 `' IDEX_memRead $end
$var wire 1 a' IDEX_MemToReg $end
$var wire 1 b' IDEX_slbi $end
$var wire 1 c' IDEX_lbi $end
$var wire 1 d' IDEX_seq $end
$var wire 1 e' IDEX_sl $end
$var wire 1 f' IDEX_sco $end
$var wire 1 g' IDEX_ror $end
$var wire 1 Y) IDEX_halt $end
$var wire 1 Q) stall $end
$var wire 1 N: IDEX_regWrite_out $end
$var wire 1 O: IDEX_memRead_out $end
$var wire 1 P: IDEX_memWrite_out $end

$scope module IDEX_Rs_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 Q: en $end
$var wire 1 ." D [2] $end
$var wire 1 /" D [1] $end
$var wire 1 0" D [0] $end
$var wire 1 X& Q [2] $end
$var wire 1 Y& Q [1] $end
$var wire 1 Z& Q [0] $end
$var wire 1 R: in [2] $end
$var wire 1 S: in [1] $end
$var wire 1 T: in [0] $end
$var wire 1 U: out [2] $end
$var wire 1 V: out [1] $end
$var wire 1 W: out [0] $end

$scope module dff_0 $end
$var wire 1 W: q $end
$var wire 1 T: d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 X: state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 V: q $end
$var wire 1 S: d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 Y: state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 U: q $end
$var wire 1 R: d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 Z: state $end
$upscope $end
$upscope $end

$scope module IDEX_Rt_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 [: en $end
$var wire 1 1" D [2] $end
$var wire 1 2" D [1] $end
$var wire 1 3" D [0] $end
$var wire 1 [& Q [2] $end
$var wire 1 \& Q [1] $end
$var wire 1 ]& Q [0] $end
$var wire 1 \: in [2] $end
$var wire 1 ]: in [1] $end
$var wire 1 ^: in [0] $end
$var wire 1 _: out [2] $end
$var wire 1 `: out [1] $end
$var wire 1 a: out [0] $end

$scope module dff_0 $end
$var wire 1 a: q $end
$var wire 1 ^: d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 b: state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 `: q $end
$var wire 1 ]: d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 c: state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 _: q $end
$var wire 1 \: d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 d: state $end
$upscope $end
$upscope $end

$scope module IDEX_Rd_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 e: en $end
$var wire 1 7" D [2] $end
$var wire 1 8" D [1] $end
$var wire 1 9" D [0] $end
$var wire 1 ^& Q [2] $end
$var wire 1 _& Q [1] $end
$var wire 1 `& Q [0] $end
$var wire 1 f: in [2] $end
$var wire 1 g: in [1] $end
$var wire 1 h: in [0] $end
$var wire 1 i: out [2] $end
$var wire 1 j: out [1] $end
$var wire 1 k: out [0] $end

$scope module dff_0 $end
$var wire 1 k: q $end
$var wire 1 h: d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 l: state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 j: q $end
$var wire 1 g: d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 m: state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 i: q $end
$var wire 1 f: d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 n: state $end
$upscope $end
$upscope $end

$scope module IDEX_ALUop_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 o: en $end
$var wire 1 :" D [2] $end
$var wire 1 ;" D [1] $end
$var wire 1 <" D [0] $end
$var wire 1 a& Q [2] $end
$var wire 1 b& Q [1] $end
$var wire 1 c& Q [0] $end
$var wire 1 p: in [2] $end
$var wire 1 q: in [1] $end
$var wire 1 r: in [0] $end
$var wire 1 s: out [2] $end
$var wire 1 t: out [1] $end
$var wire 1 u: out [0] $end

$scope module dff_0 $end
$var wire 1 u: q $end
$var wire 1 r: d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 v: state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 t: q $end
$var wire 1 q: d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 w: state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 s: q $end
$var wire 1 p: d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 x: state $end
$upscope $end
$upscope $end

$scope module IDEX_jumpCtl_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 y: en $end
$var wire 1 @" D [2] $end
$var wire 1 A" D [1] $end
$var wire 1 B" D [0] $end
$var wire 1 g& Q [2] $end
$var wire 1 h& Q [1] $end
$var wire 1 i& Q [0] $end
$var wire 1 z: in [2] $end
$var wire 1 {: in [1] $end
$var wire 1 |: in [0] $end
$var wire 1 }: out [2] $end
$var wire 1 ~: out [1] $end
$var wire 1 !; out [0] $end

$scope module dff_0 $end
$var wire 1 !; q $end
$var wire 1 |: d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 "; state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 ~: q $end
$var wire 1 {: d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 #; state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 }: q $end
$var wire 1 z: d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 $; state $end
$upscope $end
$upscope $end

$scope module IDEX_read1Data_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 %; en $end
$var wire 1 -$ D [15] $end
$var wire 1 .$ D [14] $end
$var wire 1 /$ D [13] $end
$var wire 1 0$ D [12] $end
$var wire 1 1$ D [11] $end
$var wire 1 2$ D [10] $end
$var wire 1 3$ D [9] $end
$var wire 1 4$ D [8] $end
$var wire 1 5$ D [7] $end
$var wire 1 6$ D [6] $end
$var wire 1 7$ D [5] $end
$var wire 1 8$ D [4] $end
$var wire 1 9$ D [3] $end
$var wire 1 :$ D [2] $end
$var wire 1 ;$ D [1] $end
$var wire 1 <$ D [0] $end
$var wire 1 j& Q [15] $end
$var wire 1 k& Q [14] $end
$var wire 1 l& Q [13] $end
$var wire 1 m& Q [12] $end
$var wire 1 n& Q [11] $end
$var wire 1 o& Q [10] $end
$var wire 1 p& Q [9] $end
$var wire 1 q& Q [8] $end
$var wire 1 r& Q [7] $end
$var wire 1 s& Q [6] $end
$var wire 1 t& Q [5] $end
$var wire 1 u& Q [4] $end
$var wire 1 v& Q [3] $end
$var wire 1 w& Q [2] $end
$var wire 1 x& Q [1] $end
$var wire 1 y& Q [0] $end
$var wire 1 &; in [15] $end
$var wire 1 '; in [14] $end
$var wire 1 (; in [13] $end
$var wire 1 ); in [12] $end
$var wire 1 *; in [11] $end
$var wire 1 +; in [10] $end
$var wire 1 ,; in [9] $end
$var wire 1 -; in [8] $end
$var wire 1 .; in [7] $end
$var wire 1 /; in [6] $end
$var wire 1 0; in [5] $end
$var wire 1 1; in [4] $end
$var wire 1 2; in [3] $end
$var wire 1 3; in [2] $end
$var wire 1 4; in [1] $end
$var wire 1 5; in [0] $end
$var wire 1 6; out [15] $end
$var wire 1 7; out [14] $end
$var wire 1 8; out [13] $end
$var wire 1 9; out [12] $end
$var wire 1 :; out [11] $end
$var wire 1 ;; out [10] $end
$var wire 1 <; out [9] $end
$var wire 1 =; out [8] $end
$var wire 1 >; out [7] $end
$var wire 1 ?; out [6] $end
$var wire 1 @; out [5] $end
$var wire 1 A; out [4] $end
$var wire 1 B; out [3] $end
$var wire 1 C; out [2] $end
$var wire 1 D; out [1] $end
$var wire 1 E; out [0] $end

$scope module dff_0 $end
$var wire 1 E; q $end
$var wire 1 5; d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 F; state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 D; q $end
$var wire 1 4; d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 G; state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 C; q $end
$var wire 1 3; d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 H; state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 B; q $end
$var wire 1 2; d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 I; state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 A; q $end
$var wire 1 1; d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 J; state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 @; q $end
$var wire 1 0; d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 K; state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 ?; q $end
$var wire 1 /; d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 L; state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 >; q $end
$var wire 1 .; d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 M; state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 =; q $end
$var wire 1 -; d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 N; state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 <; q $end
$var wire 1 ,; d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 O; state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 ;; q $end
$var wire 1 +; d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 P; state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 :; q $end
$var wire 1 *; d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 Q; state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 9; q $end
$var wire 1 ); d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 R; state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 8; q $end
$var wire 1 (; d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 S; state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 7; q $end
$var wire 1 '; d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 T; state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 6; q $end
$var wire 1 &; d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 U; state $end
$upscope $end
$upscope $end

$scope module IDEX_read2Data_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 V; en $end
$var wire 1 =$ D [15] $end
$var wire 1 >$ D [14] $end
$var wire 1 ?$ D [13] $end
$var wire 1 @$ D [12] $end
$var wire 1 A$ D [11] $end
$var wire 1 B$ D [10] $end
$var wire 1 C$ D [9] $end
$var wire 1 D$ D [8] $end
$var wire 1 E$ D [7] $end
$var wire 1 F$ D [6] $end
$var wire 1 G$ D [5] $end
$var wire 1 H$ D [4] $end
$var wire 1 I$ D [3] $end
$var wire 1 J$ D [2] $end
$var wire 1 K$ D [1] $end
$var wire 1 L$ D [0] $end
$var wire 1 z& Q [15] $end
$var wire 1 {& Q [14] $end
$var wire 1 |& Q [13] $end
$var wire 1 }& Q [12] $end
$var wire 1 ~& Q [11] $end
$var wire 1 !' Q [10] $end
$var wire 1 "' Q [9] $end
$var wire 1 #' Q [8] $end
$var wire 1 $' Q [7] $end
$var wire 1 %' Q [6] $end
$var wire 1 &' Q [5] $end
$var wire 1 '' Q [4] $end
$var wire 1 (' Q [3] $end
$var wire 1 )' Q [2] $end
$var wire 1 *' Q [1] $end
$var wire 1 +' Q [0] $end
$var wire 1 W; in [15] $end
$var wire 1 X; in [14] $end
$var wire 1 Y; in [13] $end
$var wire 1 Z; in [12] $end
$var wire 1 [; in [11] $end
$var wire 1 \; in [10] $end
$var wire 1 ]; in [9] $end
$var wire 1 ^; in [8] $end
$var wire 1 _; in [7] $end
$var wire 1 `; in [6] $end
$var wire 1 a; in [5] $end
$var wire 1 b; in [4] $end
$var wire 1 c; in [3] $end
$var wire 1 d; in [2] $end
$var wire 1 e; in [1] $end
$var wire 1 f; in [0] $end
$var wire 1 g; out [15] $end
$var wire 1 h; out [14] $end
$var wire 1 i; out [13] $end
$var wire 1 j; out [12] $end
$var wire 1 k; out [11] $end
$var wire 1 l; out [10] $end
$var wire 1 m; out [9] $end
$var wire 1 n; out [8] $end
$var wire 1 o; out [7] $end
$var wire 1 p; out [6] $end
$var wire 1 q; out [5] $end
$var wire 1 r; out [4] $end
$var wire 1 s; out [3] $end
$var wire 1 t; out [2] $end
$var wire 1 u; out [1] $end
$var wire 1 v; out [0] $end

$scope module dff_0 $end
$var wire 1 v; q $end
$var wire 1 f; d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 w; state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 u; q $end
$var wire 1 e; d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 x; state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 t; q $end
$var wire 1 d; d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 y; state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 s; q $end
$var wire 1 c; d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 z; state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 r; q $end
$var wire 1 b; d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 {; state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 q; q $end
$var wire 1 a; d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 |; state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 p; q $end
$var wire 1 `; d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 }; state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 o; q $end
$var wire 1 _; d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 ~; state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 n; q $end
$var wire 1 ^; d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 !< state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 m; q $end
$var wire 1 ]; d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 "< state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 l; q $end
$var wire 1 \; d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 #< state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 k; q $end
$var wire 1 [; d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 $< state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 j; q $end
$var wire 1 Z; d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 %< state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 i; q $end
$var wire 1 Y; d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 &< state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 h; q $end
$var wire 1 X; d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 '< state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 g; q $end
$var wire 1 W; d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 (< state $end
$upscope $end
$upscope $end

$scope module IDEX_exImmVal_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 )< en $end
$var wire 1 +# D [15] $end
$var wire 1 ,# D [14] $end
$var wire 1 -# D [13] $end
$var wire 1 .# D [12] $end
$var wire 1 /# D [11] $end
$var wire 1 0# D [10] $end
$var wire 1 1# D [9] $end
$var wire 1 2# D [8] $end
$var wire 1 3# D [7] $end
$var wire 1 4# D [6] $end
$var wire 1 5# D [5] $end
$var wire 1 6# D [4] $end
$var wire 1 7# D [3] $end
$var wire 1 8# D [2] $end
$var wire 1 9# D [1] $end
$var wire 1 :# D [0] $end
$var wire 1 ,' Q [15] $end
$var wire 1 -' Q [14] $end
$var wire 1 .' Q [13] $end
$var wire 1 /' Q [12] $end
$var wire 1 0' Q [11] $end
$var wire 1 1' Q [10] $end
$var wire 1 2' Q [9] $end
$var wire 1 3' Q [8] $end
$var wire 1 4' Q [7] $end
$var wire 1 5' Q [6] $end
$var wire 1 6' Q [5] $end
$var wire 1 7' Q [4] $end
$var wire 1 8' Q [3] $end
$var wire 1 9' Q [2] $end
$var wire 1 :' Q [1] $end
$var wire 1 ;' Q [0] $end
$var wire 1 *< in [15] $end
$var wire 1 +< in [14] $end
$var wire 1 ,< in [13] $end
$var wire 1 -< in [12] $end
$var wire 1 .< in [11] $end
$var wire 1 /< in [10] $end
$var wire 1 0< in [9] $end
$var wire 1 1< in [8] $end
$var wire 1 2< in [7] $end
$var wire 1 3< in [6] $end
$var wire 1 4< in [5] $end
$var wire 1 5< in [4] $end
$var wire 1 6< in [3] $end
$var wire 1 7< in [2] $end
$var wire 1 8< in [1] $end
$var wire 1 9< in [0] $end
$var wire 1 :< out [15] $end
$var wire 1 ;< out [14] $end
$var wire 1 << out [13] $end
$var wire 1 =< out [12] $end
$var wire 1 >< out [11] $end
$var wire 1 ?< out [10] $end
$var wire 1 @< out [9] $end
$var wire 1 A< out [8] $end
$var wire 1 B< out [7] $end
$var wire 1 C< out [6] $end
$var wire 1 D< out [5] $end
$var wire 1 E< out [4] $end
$var wire 1 F< out [3] $end
$var wire 1 G< out [2] $end
$var wire 1 H< out [1] $end
$var wire 1 I< out [0] $end

$scope module dff_0 $end
$var wire 1 I< q $end
$var wire 1 9< d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 J< state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 H< q $end
$var wire 1 8< d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 K< state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 G< q $end
$var wire 1 7< d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 L< state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 F< q $end
$var wire 1 6< d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 M< state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 E< q $end
$var wire 1 5< d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 N< state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 D< q $end
$var wire 1 4< d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 O< state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 C< q $end
$var wire 1 3< d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 P< state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 B< q $end
$var wire 1 2< d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 Q< state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 A< q $end
$var wire 1 1< d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 R< state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 @< q $end
$var wire 1 0< d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 S< state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 ?< q $end
$var wire 1 /< d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 T< state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 >< q $end
$var wire 1 .< d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 U< state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 =< q $end
$var wire 1 -< d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 V< state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 << q $end
$var wire 1 ,< d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 W< state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 ;< q $end
$var wire 1 +< d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 X< state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 :< q $end
$var wire 1 *< d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 Y< state $end
$upscope $end
$upscope $end

$scope module IDEX_PC_new_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 Z< en $end
$var wire 1 .: D [15] $end
$var wire 1 /: D [14] $end
$var wire 1 0: D [13] $end
$var wire 1 1: D [12] $end
$var wire 1 2: D [11] $end
$var wire 1 3: D [10] $end
$var wire 1 4: D [9] $end
$var wire 1 5: D [8] $end
$var wire 1 6: D [7] $end
$var wire 1 7: D [6] $end
$var wire 1 8: D [5] $end
$var wire 1 9: D [4] $end
$var wire 1 :: D [3] $end
$var wire 1 ;: D [2] $end
$var wire 1 <: D [1] $end
$var wire 1 =: D [0] $end
$var wire 1 >: Q [15] $end
$var wire 1 ?: Q [14] $end
$var wire 1 @: Q [13] $end
$var wire 1 A: Q [12] $end
$var wire 1 B: Q [11] $end
$var wire 1 C: Q [10] $end
$var wire 1 D: Q [9] $end
$var wire 1 E: Q [8] $end
$var wire 1 F: Q [7] $end
$var wire 1 G: Q [6] $end
$var wire 1 H: Q [5] $end
$var wire 1 I: Q [4] $end
$var wire 1 J: Q [3] $end
$var wire 1 K: Q [2] $end
$var wire 1 L: Q [1] $end
$var wire 1 M: Q [0] $end
$var wire 1 [< in [15] $end
$var wire 1 \< in [14] $end
$var wire 1 ]< in [13] $end
$var wire 1 ^< in [12] $end
$var wire 1 _< in [11] $end
$var wire 1 `< in [10] $end
$var wire 1 a< in [9] $end
$var wire 1 b< in [8] $end
$var wire 1 c< in [7] $end
$var wire 1 d< in [6] $end
$var wire 1 e< in [5] $end
$var wire 1 f< in [4] $end
$var wire 1 g< in [3] $end
$var wire 1 h< in [2] $end
$var wire 1 i< in [1] $end
$var wire 1 j< in [0] $end
$var wire 1 k< out [15] $end
$var wire 1 l< out [14] $end
$var wire 1 m< out [13] $end
$var wire 1 n< out [12] $end
$var wire 1 o< out [11] $end
$var wire 1 p< out [10] $end
$var wire 1 q< out [9] $end
$var wire 1 r< out [8] $end
$var wire 1 s< out [7] $end
$var wire 1 t< out [6] $end
$var wire 1 u< out [5] $end
$var wire 1 v< out [4] $end
$var wire 1 w< out [3] $end
$var wire 1 x< out [2] $end
$var wire 1 y< out [1] $end
$var wire 1 z< out [0] $end

$scope module dff_0 $end
$var wire 1 z< q $end
$var wire 1 j< d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 {< state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 y< q $end
$var wire 1 i< d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 |< state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 x< q $end
$var wire 1 h< d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 }< state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 w< q $end
$var wire 1 g< d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 ~< state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 v< q $end
$var wire 1 f< d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 != state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 u< q $end
$var wire 1 e< d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 "= state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 t< q $end
$var wire 1 d< d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 #= state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 s< q $end
$var wire 1 c< d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 $= state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 r< q $end
$var wire 1 b< d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 %= state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 q< q $end
$var wire 1 a< d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 &= state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 p< q $end
$var wire 1 `< d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 '= state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 o< q $end
$var wire 1 _< d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 (= state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 n< q $end
$var wire 1 ^< d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 )= state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 m< q $end
$var wire 1 ]< d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 *= state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 l< q $end
$var wire 1 \< d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 += state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 k< q $end
$var wire 1 [< d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 ,= state $end
$upscope $end
$upscope $end

$scope module IDEX_PC_inc_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 -= en $end
$var wire 1 2& D [15] $end
$var wire 1 3& D [14] $end
$var wire 1 4& D [13] $end
$var wire 1 5& D [12] $end
$var wire 1 6& D [11] $end
$var wire 1 7& D [10] $end
$var wire 1 8& D [9] $end
$var wire 1 9& D [8] $end
$var wire 1 :& D [7] $end
$var wire 1 ;& D [6] $end
$var wire 1 <& D [5] $end
$var wire 1 =& D [4] $end
$var wire 1 >& D [3] $end
$var wire 1 ?& D [2] $end
$var wire 1 @& D [1] $end
$var wire 1 A& D [0] $end
$var wire 1 L' Q [15] $end
$var wire 1 M' Q [14] $end
$var wire 1 N' Q [13] $end
$var wire 1 O' Q [12] $end
$var wire 1 P' Q [11] $end
$var wire 1 Q' Q [10] $end
$var wire 1 R' Q [9] $end
$var wire 1 S' Q [8] $end
$var wire 1 T' Q [7] $end
$var wire 1 U' Q [6] $end
$var wire 1 V' Q [5] $end
$var wire 1 W' Q [4] $end
$var wire 1 X' Q [3] $end
$var wire 1 Y' Q [2] $end
$var wire 1 Z' Q [1] $end
$var wire 1 [' Q [0] $end
$var wire 1 .= in [15] $end
$var wire 1 /= in [14] $end
$var wire 1 0= in [13] $end
$var wire 1 1= in [12] $end
$var wire 1 2= in [11] $end
$var wire 1 3= in [10] $end
$var wire 1 4= in [9] $end
$var wire 1 5= in [8] $end
$var wire 1 6= in [7] $end
$var wire 1 7= in [6] $end
$var wire 1 8= in [5] $end
$var wire 1 9= in [4] $end
$var wire 1 := in [3] $end
$var wire 1 ;= in [2] $end
$var wire 1 <= in [1] $end
$var wire 1 == in [0] $end
$var wire 1 >= out [15] $end
$var wire 1 ?= out [14] $end
$var wire 1 @= out [13] $end
$var wire 1 A= out [12] $end
$var wire 1 B= out [11] $end
$var wire 1 C= out [10] $end
$var wire 1 D= out [9] $end
$var wire 1 E= out [8] $end
$var wire 1 F= out [7] $end
$var wire 1 G= out [6] $end
$var wire 1 H= out [5] $end
$var wire 1 I= out [4] $end
$var wire 1 J= out [3] $end
$var wire 1 K= out [2] $end
$var wire 1 L= out [1] $end
$var wire 1 M= out [0] $end

$scope module dff_0 $end
$var wire 1 M= q $end
$var wire 1 == d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 N= state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 L= q $end
$var wire 1 <= d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 O= state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 K= q $end
$var wire 1 ;= d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 P= state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 J= q $end
$var wire 1 := d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 Q= state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 I= q $end
$var wire 1 9= d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 R= state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 H= q $end
$var wire 1 8= d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 S= state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 G= q $end
$var wire 1 7= d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 T= state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 F= q $end
$var wire 1 6= d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 U= state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 E= q $end
$var wire 1 5= d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 V= state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 D= q $end
$var wire 1 4= d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 W= state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 C= q $end
$var wire 1 3= d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 X= state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 B= q $end
$var wire 1 2= d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 Y= state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 A= q $end
$var wire 1 1= d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 Z= state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 @= q $end
$var wire 1 0= d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 [= state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 ?= q $end
$var wire 1 /= d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 \= state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 >= q $end
$var wire 1 .= d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 ]= state $end
$upscope $end
$upscope $end

$scope module IDEX_PC_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 ^= en $end
$var wire 1 O% D [15] $end
$var wire 1 P% D [14] $end
$var wire 1 Q% D [13] $end
$var wire 1 R% D [12] $end
$var wire 1 S% D [11] $end
$var wire 1 T% D [10] $end
$var wire 1 U% D [9] $end
$var wire 1 V% D [8] $end
$var wire 1 W% D [7] $end
$var wire 1 X% D [6] $end
$var wire 1 Y% D [5] $end
$var wire 1 Z% D [4] $end
$var wire 1 [% D [3] $end
$var wire 1 \% D [2] $end
$var wire 1 ]% D [1] $end
$var wire 1 ^% D [0] $end
$var wire 1 _% Q [15] $end
$var wire 1 `% Q [14] $end
$var wire 1 a% Q [13] $end
$var wire 1 b% Q [12] $end
$var wire 1 c% Q [11] $end
$var wire 1 d% Q [10] $end
$var wire 1 e% Q [9] $end
$var wire 1 f% Q [8] $end
$var wire 1 g% Q [7] $end
$var wire 1 h% Q [6] $end
$var wire 1 i% Q [5] $end
$var wire 1 j% Q [4] $end
$var wire 1 k% Q [3] $end
$var wire 1 l% Q [2] $end
$var wire 1 m% Q [1] $end
$var wire 1 n% Q [0] $end
$var wire 1 _= in [15] $end
$var wire 1 `= in [14] $end
$var wire 1 a= in [13] $end
$var wire 1 b= in [12] $end
$var wire 1 c= in [11] $end
$var wire 1 d= in [10] $end
$var wire 1 e= in [9] $end
$var wire 1 f= in [8] $end
$var wire 1 g= in [7] $end
$var wire 1 h= in [6] $end
$var wire 1 i= in [5] $end
$var wire 1 j= in [4] $end
$var wire 1 k= in [3] $end
$var wire 1 l= in [2] $end
$var wire 1 m= in [1] $end
$var wire 1 n= in [0] $end
$var wire 1 o= out [15] $end
$var wire 1 p= out [14] $end
$var wire 1 q= out [13] $end
$var wire 1 r= out [12] $end
$var wire 1 s= out [11] $end
$var wire 1 t= out [10] $end
$var wire 1 u= out [9] $end
$var wire 1 v= out [8] $end
$var wire 1 w= out [7] $end
$var wire 1 x= out [6] $end
$var wire 1 y= out [5] $end
$var wire 1 z= out [4] $end
$var wire 1 {= out [3] $end
$var wire 1 |= out [2] $end
$var wire 1 }= out [1] $end
$var wire 1 ~= out [0] $end

$scope module dff_0 $end
$var wire 1 ~= q $end
$var wire 1 n= d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 !> state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 }= q $end
$var wire 1 m= d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 "> state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 |= q $end
$var wire 1 l= d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 #> state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 {= q $end
$var wire 1 k= d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 $> state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 z= q $end
$var wire 1 j= d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 %> state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 y= q $end
$var wire 1 i= d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 &> state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 x= q $end
$var wire 1 h= d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 '> state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 w= q $end
$var wire 1 g= d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 (> state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 v= q $end
$var wire 1 f= d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 )> state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 u= q $end
$var wire 1 e= d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 *> state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 t= q $end
$var wire 1 d= d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 +> state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 s= q $end
$var wire 1 c= d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 ,> state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 r= q $end
$var wire 1 b= d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 -> state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 q= q $end
$var wire 1 a= d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 .> state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 p= q $end
$var wire 1 `= d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 /> state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 o= q $end
$var wire 1 _= d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 0> state $end
$upscope $end
$upscope $end

$scope module IDEX_regWrite_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 1> en $end
$var wire 1 2> D $end
$var wire 1 \' Q $end
$var wire 1 3> in $end
$var wire 1 4> out $end

$scope module dff_0 $end
$var wire 1 4> q $end
$var wire 1 3> d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 5> state $end
$upscope $end
$upscope $end

$scope module IDEX_aluSrc_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 6> en $end
$var wire 1 ~! D $end
$var wire 1 ]' Q $end
$var wire 1 7> in $end
$var wire 1 8> out $end

$scope module dff_0 $end
$var wire 1 8> q $end
$var wire 1 7> d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 9> state $end
$upscope $end
$upscope $end

$scope module IDEX_btr_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 :> en $end
$var wire 1 }! D $end
$var wire 1 ^' Q $end
$var wire 1 ;> in $end
$var wire 1 <> out $end

$scope module dff_0 $end
$var wire 1 <> q $end
$var wire 1 ;> d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 => state $end
$upscope $end
$upscope $end

$scope module IDEX_memWrite_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 >> en $end
$var wire 1 ?> D $end
$var wire 1 _' Q $end
$var wire 1 @> in $end
$var wire 1 A> out $end

$scope module dff_0 $end
$var wire 1 A> q $end
$var wire 1 @> d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 B> state $end
$upscope $end
$upscope $end

$scope module IDEX_memRead_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 C> en $end
$var wire 1 D> D $end
$var wire 1 `' Q $end
$var wire 1 E> in $end
$var wire 1 F> out $end

$scope module dff_0 $end
$var wire 1 F> q $end
$var wire 1 E> d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 G> state $end
$upscope $end
$upscope $end

$scope module IDEX_MemToReg_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 H> en $end
$var wire 1 #" D $end
$var wire 1 a' Q $end
$var wire 1 I> in $end
$var wire 1 J> out $end

$scope module dff_0 $end
$var wire 1 J> q $end
$var wire 1 I> d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 K> state $end
$upscope $end
$upscope $end

$scope module IDEX_slbi_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 L> en $end
$var wire 1 %" D $end
$var wire 1 b' Q $end
$var wire 1 M> in $end
$var wire 1 N> out $end

$scope module dff_0 $end
$var wire 1 N> q $end
$var wire 1 M> d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 O> state $end
$upscope $end
$upscope $end

$scope module IDEX_lbi_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 P> en $end
$var wire 1 &" D $end
$var wire 1 c' Q $end
$var wire 1 Q> in $end
$var wire 1 R> out $end

$scope module dff_0 $end
$var wire 1 R> q $end
$var wire 1 Q> d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 S> state $end
$upscope $end
$upscope $end

$scope module IDEX_seq_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 T> en $end
$var wire 1 ," D $end
$var wire 1 d' Q $end
$var wire 1 U> in $end
$var wire 1 V> out $end

$scope module dff_0 $end
$var wire 1 V> q $end
$var wire 1 U> d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 W> state $end
$upscope $end
$upscope $end

$scope module IDEX_sl_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 X> en $end
$var wire 1 *" D $end
$var wire 1 e' Q $end
$var wire 1 Y> in $end
$var wire 1 Z> out $end

$scope module dff_0 $end
$var wire 1 Z> q $end
$var wire 1 Y> d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 [> state $end
$upscope $end
$upscope $end

$scope module IDEX_sco_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 \> en $end
$var wire 1 +" D $end
$var wire 1 f' Q $end
$var wire 1 ]> in $end
$var wire 1 ^> out $end

$scope module dff_0 $end
$var wire 1 ^> q $end
$var wire 1 ]> d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 _> state $end
$upscope $end
$upscope $end

$scope module IDEX_ror_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 `> en $end
$var wire 1 -" D $end
$var wire 1 g' Q $end
$var wire 1 a> in $end
$var wire 1 b> out $end

$scope module dff_0 $end
$var wire 1 b> q $end
$var wire 1 a> d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 c> state $end
$upscope $end
$upscope $end

$scope module IDEX_halt_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 d> en $end
$var wire 1 X) D $end
$var wire 1 Y) Q $end
$var wire 1 e> in $end
$var wire 1 f> out $end

$scope module dff_0 $end
$var wire 1 f> q $end
$var wire 1 e> d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 g> state $end
$upscope $end
$upscope $end
$upscope $end

$scope module executeStage $end
$var wire 1 e' sl $end
$var wire 1 f' sco $end
$var wire 1 d' seq $end
$var wire 1 g' ror $end
$var wire 1 c' lbi $end
$var wire 1 b' slbi $end
$var wire 1 ]' aluSrc $end
$var wire 1 ^' btr $end
$var wire 1 h> regData1 [15] $end
$var wire 1 i> regData1 [14] $end
$var wire 1 j> regData1 [13] $end
$var wire 1 k> regData1 [12] $end
$var wire 1 l> regData1 [11] $end
$var wire 1 m> regData1 [10] $end
$var wire 1 n> regData1 [9] $end
$var wire 1 o> regData1 [8] $end
$var wire 1 p> regData1 [7] $end
$var wire 1 q> regData1 [6] $end
$var wire 1 r> regData1 [5] $end
$var wire 1 s> regData1 [4] $end
$var wire 1 t> regData1 [3] $end
$var wire 1 u> regData1 [2] $end
$var wire 1 v> regData1 [1] $end
$var wire 1 w> regData1 [0] $end
$var wire 1 x> regData2 [15] $end
$var wire 1 y> regData2 [14] $end
$var wire 1 z> regData2 [13] $end
$var wire 1 {> regData2 [12] $end
$var wire 1 |> regData2 [11] $end
$var wire 1 }> regData2 [10] $end
$var wire 1 ~> regData2 [9] $end
$var wire 1 !? regData2 [8] $end
$var wire 1 "? regData2 [7] $end
$var wire 1 #? regData2 [6] $end
$var wire 1 $? regData2 [5] $end
$var wire 1 %? regData2 [4] $end
$var wire 1 &? regData2 [3] $end
$var wire 1 '? regData2 [2] $end
$var wire 1 (? regData2 [1] $end
$var wire 1 )? regData2 [0] $end
$var wire 1 ,' immVal [15] $end
$var wire 1 -' immVal [14] $end
$var wire 1 .' immVal [13] $end
$var wire 1 /' immVal [12] $end
$var wire 1 0' immVal [11] $end
$var wire 1 1' immVal [10] $end
$var wire 1 2' immVal [9] $end
$var wire 1 3' immVal [8] $end
$var wire 1 4' immVal [7] $end
$var wire 1 5' immVal [6] $end
$var wire 1 6' immVal [5] $end
$var wire 1 7' immVal [4] $end
$var wire 1 8' immVal [3] $end
$var wire 1 9' immVal [2] $end
$var wire 1 :' immVal [1] $end
$var wire 1 ;' immVal [0] $end
$var wire 1 a& aluOp [2] $end
$var wire 1 b& aluOp [1] $end
$var wire 1 c& aluOp [0] $end
$var wire 1 *? InA [15] $end
$var wire 1 +? InA [14] $end
$var wire 1 ,? InA [13] $end
$var wire 1 -? InA [12] $end
$var wire 1 .? InA [11] $end
$var wire 1 /? InA [10] $end
$var wire 1 0? InA [9] $end
$var wire 1 1? InA [8] $end
$var wire 1 2? InA [7] $end
$var wire 1 3? InA [6] $end
$var wire 1 4? InA [5] $end
$var wire 1 5? InA [4] $end
$var wire 1 6? InA [3] $end
$var wire 1 7? InA [2] $end
$var wire 1 8? InA [1] $end
$var wire 1 9? InA [0] $end
$var wire 1 :? inA [15] $end
$var wire 1 ;? inA [14] $end
$var wire 1 <? inA [13] $end
$var wire 1 =? inA [12] $end
$var wire 1 >? inA [11] $end
$var wire 1 ?? inA [10] $end
$var wire 1 @? inA [9] $end
$var wire 1 A? inA [8] $end
$var wire 1 B? inA [7] $end
$var wire 1 C? inA [6] $end
$var wire 1 D? inA [5] $end
$var wire 1 E? inA [4] $end
$var wire 1 F? inA [3] $end
$var wire 1 G? inA [2] $end
$var wire 1 H? inA [1] $end
$var wire 1 I? inA [0] $end
$var wire 1 J? InB [15] $end
$var wire 1 K? InB [14] $end
$var wire 1 L? InB [13] $end
$var wire 1 M? InB [12] $end
$var wire 1 N? InB [11] $end
$var wire 1 O? InB [10] $end
$var wire 1 P? InB [9] $end
$var wire 1 Q? InB [8] $end
$var wire 1 R? InB [7] $end
$var wire 1 S? InB [6] $end
$var wire 1 T? InB [5] $end
$var wire 1 U? InB [4] $end
$var wire 1 V? InB [3] $end
$var wire 1 W? InB [2] $end
$var wire 1 X? InB [1] $end
$var wire 1 Y? InB [0] $end
$var wire 1 Z? inB [15] $end
$var wire 1 [? inB [14] $end
$var wire 1 \? inB [13] $end
$var wire 1 ]? inB [12] $end
$var wire 1 ^? inB [11] $end
$var wire 1 _? inB [10] $end
$var wire 1 `? inB [9] $end
$var wire 1 a? inB [8] $end
$var wire 1 b? inB [7] $end
$var wire 1 c? inB [6] $end
$var wire 1 d? inB [5] $end
$var wire 1 e? inB [4] $end
$var wire 1 f? inB [3] $end
$var wire 1 g? inB [2] $end
$var wire 1 h? inB [1] $end
$var wire 1 i? inB [0] $end
$var wire 1 j? rotaterightbits [15] $end
$var wire 1 k? rotaterightbits [14] $end
$var wire 1 l? rotaterightbits [13] $end
$var wire 1 m? rotaterightbits [12] $end
$var wire 1 n? rotaterightbits [11] $end
$var wire 1 o? rotaterightbits [10] $end
$var wire 1 p? rotaterightbits [9] $end
$var wire 1 q? rotaterightbits [8] $end
$var wire 1 r? rotaterightbits [7] $end
$var wire 1 s? rotaterightbits [6] $end
$var wire 1 t? rotaterightbits [5] $end
$var wire 1 u? rotaterightbits [4] $end
$var wire 1 v? rotaterightbits [3] $end
$var wire 1 w? rotaterightbits [2] $end
$var wire 1 x? rotaterightbits [1] $end
$var wire 1 y? rotaterightbits [0] $end
$var wire 1 z? immValShifted [15] $end
$var wire 1 {? immValShifted [14] $end
$var wire 1 |? immValShifted [13] $end
$var wire 1 }? immValShifted [12] $end
$var wire 1 ~? immValShifted [11] $end
$var wire 1 !@ immValShifted [10] $end
$var wire 1 "@ immValShifted [9] $end
$var wire 1 #@ immValShifted [8] $end
$var wire 1 $@ immValShifted [7] $end
$var wire 1 %@ immValShifted [6] $end
$var wire 1 &@ immValShifted [5] $end
$var wire 1 '@ immValShifted [4] $end
$var wire 1 (@ immValShifted [3] $end
$var wire 1 )@ immValShifted [2] $end
$var wire 1 *@ immValShifted [1] $end
$var wire 1 +@ immValShifted [0] $end
$var wire 1 ,@ jumpValSigned [15] $end
$var wire 1 -@ jumpValSigned [14] $end
$var wire 1 .@ jumpValSigned [13] $end
$var wire 1 /@ jumpValSigned [12] $end
$var wire 1 0@ jumpValSigned [11] $end
$var wire 1 1@ jumpValSigned [10] $end
$var wire 1 2@ jumpValSigned [9] $end
$var wire 1 3@ jumpValSigned [8] $end
$var wire 1 4@ jumpValSigned [7] $end
$var wire 1 5@ jumpValSigned [6] $end
$var wire 1 6@ jumpValSigned [5] $end
$var wire 1 7@ jumpValSigned [4] $end
$var wire 1 8@ jumpValSigned [3] $end
$var wire 1 9@ jumpValSigned [2] $end
$var wire 1 :@ jumpValSigned [1] $end
$var wire 1 ;@ jumpValSigned [0] $end
$var wire 1 <@ branchValSigned [15] $end
$var wire 1 =@ branchValSigned [14] $end
$var wire 1 >@ branchValSigned [13] $end
$var wire 1 ?@ branchValSigned [12] $end
$var wire 1 @@ branchValSigned [11] $end
$var wire 1 A@ branchValSigned [10] $end
$var wire 1 B@ branchValSigned [9] $end
$var wire 1 C@ branchValSigned [8] $end
$var wire 1 D@ branchValSigned [7] $end
$var wire 1 E@ branchValSigned [6] $end
$var wire 1 F@ branchValSigned [5] $end
$var wire 1 G@ branchValSigned [4] $end
$var wire 1 H@ branchValSigned [3] $end
$var wire 1 I@ branchValSigned [2] $end
$var wire 1 J@ branchValSigned [1] $end
$var wire 1 K@ branchValSigned [0] $end
$var wire 1 L@ aluOut [15] $end
$var wire 1 M@ aluOut [14] $end
$var wire 1 N@ aluOut [13] $end
$var wire 1 O@ aluOut [12] $end
$var wire 1 P@ aluOut [11] $end
$var wire 1 Q@ aluOut [10] $end
$var wire 1 R@ aluOut [9] $end
$var wire 1 S@ aluOut [8] $end
$var wire 1 T@ aluOut [7] $end
$var wire 1 U@ aluOut [6] $end
$var wire 1 V@ aluOut [5] $end
$var wire 1 W@ aluOut [4] $end
$var wire 1 X@ aluOut [3] $end
$var wire 1 Y@ aluOut [2] $end
$var wire 1 Z@ aluOut [1] $end
$var wire 1 [@ aluOut [0] $end
$var wire 1 \@ setOut [15] $end
$var wire 1 ]@ setOut [14] $end
$var wire 1 ^@ setOut [13] $end
$var wire 1 _@ setOut [12] $end
$var wire 1 `@ setOut [11] $end
$var wire 1 a@ setOut [10] $end
$var wire 1 b@ setOut [9] $end
$var wire 1 c@ setOut [8] $end
$var wire 1 d@ setOut [7] $end
$var wire 1 e@ setOut [6] $end
$var wire 1 f@ setOut [5] $end
$var wire 1 g@ setOut [4] $end
$var wire 1 h@ setOut [3] $end
$var wire 1 i@ setOut [2] $end
$var wire 1 j@ setOut [1] $end
$var wire 1 k@ setOut [0] $end
$var wire 1 l@ opCode [2] $end
$var wire 1 m@ opCode [1] $end
$var wire 1 n@ opCode [0] $end
$var wire 1 o@ sign $end
$var wire 1 p@ setOutput $end
$var wire 1 q@ cout $end
$var wire 1 r@ Cin $end
$var wire 1 s@ sltresult $end
$var wire 1 t@ sleresult $end
$var wire 1 u@ branch $end
$var wire 1 K# Out [15] $end
$var wire 1 L# Out [14] $end
$var wire 1 M# Out [13] $end
$var wire 1 N# Out [12] $end
$var wire 1 O# Out [11] $end
$var wire 1 P# Out [10] $end
$var wire 1 Q# Out [9] $end
$var wire 1 R# Out [8] $end
$var wire 1 S# Out [7] $end
$var wire 1 T# Out [6] $end
$var wire 1 U# Out [5] $end
$var wire 1 V# Out [4] $end
$var wire 1 W# Out [3] $end
$var wire 1 X# Out [2] $end
$var wire 1 Y# Out [1] $end
$var wire 1 Z# Out [0] $end
$var wire 1 v@ Zero $end
$var wire 1 w@ Ofl $end
$var wire 1 x@ beqz $end
$var wire 1 y@ bnez $end
$var wire 1 z@ bltz $end
$var wire 1 {@ bgez $end

$scope module rightrotatebits $end
$var parameter 32 |@ N $end
$var wire 1 }@ A [15] $end
$var wire 1 ~@ A [14] $end
$var wire 1 !A A [13] $end
$var wire 1 "A A [12] $end
$var wire 1 #A A [11] $end
$var wire 1 $A A [10] $end
$var wire 1 %A A [9] $end
$var wire 1 &A A [8] $end
$var wire 1 'A A [7] $end
$var wire 1 (A A [6] $end
$var wire 1 )A A [5] $end
$var wire 1 *A A [4] $end
$var wire 1 +A A [3] $end
$var wire 1 ,A A [2] $end
$var wire 1 -A A [1] $end
$var wire 1 .A A [0] $end
$var wire 1 /A B [15] $end
$var wire 1 0A B [14] $end
$var wire 1 1A B [13] $end
$var wire 1 2A B [12] $end
$var wire 1 3A B [11] $end
$var wire 1 4A B [10] $end
$var wire 1 5A B [9] $end
$var wire 1 6A B [8] $end
$var wire 1 7A B [7] $end
$var wire 1 8A B [6] $end
$var wire 1 9A B [5] $end
$var wire 1 :A B [4] $end
$var wire 1 ;A B [3] $end
$var wire 1 <A B [2] $end
$var wire 1 =A B [1] $end
$var wire 1 >A B [0] $end
$var wire 1 ?A C_in $end
$var wire 1 j? S [15] $end
$var wire 1 k? S [14] $end
$var wire 1 l? S [13] $end
$var wire 1 m? S [12] $end
$var wire 1 n? S [11] $end
$var wire 1 o? S [10] $end
$var wire 1 p? S [9] $end
$var wire 1 q? S [8] $end
$var wire 1 r? S [7] $end
$var wire 1 s? S [6] $end
$var wire 1 t? S [5] $end
$var wire 1 u? S [4] $end
$var wire 1 v? S [3] $end
$var wire 1 w? S [2] $end
$var wire 1 x? S [1] $end
$var wire 1 y? S [0] $end
$var wire 1 @A C_out $end
$var wire 1 AA C0 $end
$var wire 1 BA C1 $end
$var wire 1 CA C2 $end
$var wire 1 DA P0 $end
$var wire 1 EA P0_bar $end
$var wire 1 FA P1 $end
$var wire 1 GA P1_bar $end
$var wire 1 HA P2 $end
$var wire 1 IA P2_bar $end
$var wire 1 JA P3 $end
$var wire 1 KA P3_bar $end
$var wire 1 LA G0 $end
$var wire 1 MA G0_bar $end
$var wire 1 NA G1 $end
$var wire 1 OA G1_bar $end
$var wire 1 PA G2 $end
$var wire 1 QA G2_bar $end
$var wire 1 RA G3 $end
$var wire 1 SA G3_bar $end
$var wire 1 TA nand2_c0_0_out $end
$var wire 1 UA nand2_c1_0_out $end
$var wire 1 VA nand2_c2_0_out $end
$var wire 1 WA nand2_c3_0_out $end

$scope module cla4_0 $end
$var parameter 32 XA N $end
$var wire 1 +A A [3] $end
$var wire 1 ,A A [2] $end
$var wire 1 -A A [1] $end
$var wire 1 .A A [0] $end
$var wire 1 ;A B [3] $end
$var wire 1 <A B [2] $end
$var wire 1 =A B [1] $end
$var wire 1 >A B [0] $end
$var wire 1 ?A C_in $end
$var wire 1 v? S [3] $end
$var wire 1 w? S [2] $end
$var wire 1 x? S [1] $end
$var wire 1 y? S [0] $end
$var wire 1 DA P $end
$var wire 1 LA G $end
$var wire 1 YA C_out $end
$var wire 1 ZA c0 $end
$var wire 1 [A c1 $end
$var wire 1 \A c2 $end
$var wire 1 ]A p0 $end
$var wire 1 ^A g0 $end
$var wire 1 _A p1 $end
$var wire 1 `A g1 $end
$var wire 1 aA p2 $end
$var wire 1 bA g2 $end
$var wire 1 cA p3 $end
$var wire 1 dA g3 $end
$var wire 1 eA g0_bar $end
$var wire 1 fA g1_bar $end
$var wire 1 gA g2_bar $end
$var wire 1 hA g3_bar $end
$var wire 1 iA nand2_c0_0_out $end
$var wire 1 jA nand2_c1_0_out $end
$var wire 1 kA nand2_c2_0_out $end
$var wire 1 lA nand2_c3_0_out $end
$var wire 1 mA nand2_p3_p2 $end
$var wire 1 nA nand2_p1_p0 $end
$var wire 1 oA nand2_p3g2_out $end
$var wire 1 pA nand2_p3p2g1_out $end
$var wire 1 qA nand3_G_0_out $end
$var wire 1 rA nand2_p1g0_out $end
$var wire 1 sA nor2_G_0_out $end
$var wire 1 tA G_bar $end

$scope module not1_c0_0 $end
$var wire 1 ^A in1 $end
$var wire 1 eA out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 ]A in1 $end
$var wire 1 ?A in2 $end
$var wire 1 iA out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 eA in1 $end
$var wire 1 iA in2 $end
$var wire 1 ZA out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 `A in1 $end
$var wire 1 fA out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 _A in1 $end
$var wire 1 ZA in2 $end
$var wire 1 jA out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 fA in1 $end
$var wire 1 jA in2 $end
$var wire 1 [A out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 bA in1 $end
$var wire 1 gA out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 aA in1 $end
$var wire 1 [A in2 $end
$var wire 1 kA out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 gA in1 $end
$var wire 1 kA in2 $end
$var wire 1 \A out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 dA in1 $end
$var wire 1 hA out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 cA in1 $end
$var wire 1 \A in2 $end
$var wire 1 lA out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 hA in1 $end
$var wire 1 lA in2 $end
$var wire 1 YA out $end
$upscope $end

$scope module nand2_p32 $end
$var wire 1 cA in1 $end
$var wire 1 aA in2 $end
$var wire 1 mA out $end
$upscope $end

$scope module nand2_p10 $end
$var wire 1 _A in1 $end
$var wire 1 ]A in2 $end
$var wire 1 nA out $end
$upscope $end

$scope module nor2_P $end
$var wire 1 mA in1 $end
$var wire 1 nA in2 $end
$var wire 1 DA out $end
$upscope $end

$scope module nand2_p3g2 $end
$var wire 1 cA in1 $end
$var wire 1 bA in2 $end
$var wire 1 oA out $end
$upscope $end

$scope module nand2_p3p2g1 $end
$var wire 1 cA in1 $end
$var wire 1 aA in2 $end
$var wire 1 `A in3 $end
$var wire 1 pA out $end
$upscope $end

$scope module nand3_G_0 $end
$var wire 1 hA in1 $end
$var wire 1 oA in2 $end
$var wire 1 pA in3 $end
$var wire 1 qA out $end
$upscope $end

$scope module nand2_p1g0 $end
$var wire 1 _A in1 $end
$var wire 1 ^A in2 $end
$var wire 1 rA out $end
$upscope $end

$scope module nor2_G_0 $end
$var wire 1 mA in1 $end
$var wire 1 rA in2 $end
$var wire 1 sA out $end
$upscope $end

$scope module nor2_G $end
$var wire 1 qA in1 $end
$var wire 1 sA in2 $end
$var wire 1 tA out $end
$upscope $end

$scope module not1_G $end
$var wire 1 tA in1 $end
$var wire 1 LA out $end
$upscope $end

$scope module fulladder_0 $end
$var wire 1 .A A $end
$var wire 1 >A B $end
$var wire 1 ?A C_in $end
$var wire 1 ]A p $end
$var wire 1 ^A g $end
$var wire 1 y? S $end
$var wire 1 uA C_out $end
$var wire 1 vA g_bar $end
$var wire 1 wA p_bar $end
$var wire 1 xA nand2_1_out $end
$var wire 1 yA nand2_2_out $end
$var wire 1 zA nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 .A in1 $end
$var wire 1 >A in2 $end
$var wire 1 vA out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 vA in1 $end
$var wire 1 ^A out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 .A in1 $end
$var wire 1 >A in2 $end
$var wire 1 wA out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 wA in1 $end
$var wire 1 ]A out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 .A in1 $end
$var wire 1 >A in2 $end
$var wire 1 xA out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 .A in1 $end
$var wire 1 ?A in2 $end
$var wire 1 yA out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 >A in1 $end
$var wire 1 ?A in2 $end
$var wire 1 zA out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 xA in1 $end
$var wire 1 yA in2 $end
$var wire 1 zA in3 $end
$var wire 1 uA out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 .A in1 $end
$var wire 1 >A in2 $end
$var wire 1 ?A in3 $end
$var wire 1 y? out $end
$upscope $end
$upscope $end

$scope module fulladder_1 $end
$var wire 1 -A A $end
$var wire 1 =A B $end
$var wire 1 ZA C_in $end
$var wire 1 _A p $end
$var wire 1 `A g $end
$var wire 1 x? S $end
$var wire 1 {A C_out $end
$var wire 1 |A g_bar $end
$var wire 1 }A p_bar $end
$var wire 1 ~A nand2_1_out $end
$var wire 1 !B nand2_2_out $end
$var wire 1 "B nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 -A in1 $end
$var wire 1 =A in2 $end
$var wire 1 |A out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 |A in1 $end
$var wire 1 `A out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 -A in1 $end
$var wire 1 =A in2 $end
$var wire 1 }A out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 }A in1 $end
$var wire 1 _A out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 -A in1 $end
$var wire 1 =A in2 $end
$var wire 1 ~A out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 -A in1 $end
$var wire 1 ZA in2 $end
$var wire 1 !B out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 =A in1 $end
$var wire 1 ZA in2 $end
$var wire 1 "B out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 ~A in1 $end
$var wire 1 !B in2 $end
$var wire 1 "B in3 $end
$var wire 1 {A out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 -A in1 $end
$var wire 1 =A in2 $end
$var wire 1 ZA in3 $end
$var wire 1 x? out $end
$upscope $end
$upscope $end

$scope module fulladder_2 $end
$var wire 1 ,A A $end
$var wire 1 <A B $end
$var wire 1 [A C_in $end
$var wire 1 aA p $end
$var wire 1 bA g $end
$var wire 1 w? S $end
$var wire 1 #B C_out $end
$var wire 1 $B g_bar $end
$var wire 1 %B p_bar $end
$var wire 1 &B nand2_1_out $end
$var wire 1 'B nand2_2_out $end
$var wire 1 (B nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 ,A in1 $end
$var wire 1 <A in2 $end
$var wire 1 $B out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 $B in1 $end
$var wire 1 bA out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 ,A in1 $end
$var wire 1 <A in2 $end
$var wire 1 %B out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 %B in1 $end
$var wire 1 aA out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 ,A in1 $end
$var wire 1 <A in2 $end
$var wire 1 &B out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 ,A in1 $end
$var wire 1 [A in2 $end
$var wire 1 'B out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 <A in1 $end
$var wire 1 [A in2 $end
$var wire 1 (B out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 &B in1 $end
$var wire 1 'B in2 $end
$var wire 1 (B in3 $end
$var wire 1 #B out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 ,A in1 $end
$var wire 1 <A in2 $end
$var wire 1 [A in3 $end
$var wire 1 w? out $end
$upscope $end
$upscope $end

$scope module fulladder_3 $end
$var wire 1 +A A $end
$var wire 1 ;A B $end
$var wire 1 \A C_in $end
$var wire 1 cA p $end
$var wire 1 dA g $end
$var wire 1 v? S $end
$var wire 1 )B C_out $end
$var wire 1 *B g_bar $end
$var wire 1 +B p_bar $end
$var wire 1 ,B nand2_1_out $end
$var wire 1 -B nand2_2_out $end
$var wire 1 .B nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 +A in1 $end
$var wire 1 ;A in2 $end
$var wire 1 *B out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 *B in1 $end
$var wire 1 dA out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 +A in1 $end
$var wire 1 ;A in2 $end
$var wire 1 +B out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 +B in1 $end
$var wire 1 cA out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 +A in1 $end
$var wire 1 ;A in2 $end
$var wire 1 ,B out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 +A in1 $end
$var wire 1 \A in2 $end
$var wire 1 -B out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 ;A in1 $end
$var wire 1 \A in2 $end
$var wire 1 .B out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 ,B in1 $end
$var wire 1 -B in2 $end
$var wire 1 .B in3 $end
$var wire 1 )B out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 +A in1 $end
$var wire 1 ;A in2 $end
$var wire 1 \A in3 $end
$var wire 1 v? out $end
$upscope $end
$upscope $end
$upscope $end

$scope module cla4_1 $end
$var parameter 32 /B N $end
$var wire 1 'A A [3] $end
$var wire 1 (A A [2] $end
$var wire 1 )A A [1] $end
$var wire 1 *A A [0] $end
$var wire 1 7A B [3] $end
$var wire 1 8A B [2] $end
$var wire 1 9A B [1] $end
$var wire 1 :A B [0] $end
$var wire 1 AA C_in $end
$var wire 1 r? S [3] $end
$var wire 1 s? S [2] $end
$var wire 1 t? S [1] $end
$var wire 1 u? S [0] $end
$var wire 1 FA P $end
$var wire 1 NA G $end
$var wire 1 0B C_out $end
$var wire 1 1B c0 $end
$var wire 1 2B c1 $end
$var wire 1 3B c2 $end
$var wire 1 4B p0 $end
$var wire 1 5B g0 $end
$var wire 1 6B p1 $end
$var wire 1 7B g1 $end
$var wire 1 8B p2 $end
$var wire 1 9B g2 $end
$var wire 1 :B p3 $end
$var wire 1 ;B g3 $end
$var wire 1 <B g0_bar $end
$var wire 1 =B g1_bar $end
$var wire 1 >B g2_bar $end
$var wire 1 ?B g3_bar $end
$var wire 1 @B nand2_c0_0_out $end
$var wire 1 AB nand2_c1_0_out $end
$var wire 1 BB nand2_c2_0_out $end
$var wire 1 CB nand2_c3_0_out $end
$var wire 1 DB nand2_p3_p2 $end
$var wire 1 EB nand2_p1_p0 $end
$var wire 1 FB nand2_p3g2_out $end
$var wire 1 GB nand2_p3p2g1_out $end
$var wire 1 HB nand3_G_0_out $end
$var wire 1 IB nand2_p1g0_out $end
$var wire 1 JB nor2_G_0_out $end
$var wire 1 KB G_bar $end

$scope module not1_c0_0 $end
$var wire 1 5B in1 $end
$var wire 1 <B out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 4B in1 $end
$var wire 1 AA in2 $end
$var wire 1 @B out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 <B in1 $end
$var wire 1 @B in2 $end
$var wire 1 1B out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 7B in1 $end
$var wire 1 =B out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 6B in1 $end
$var wire 1 1B in2 $end
$var wire 1 AB out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 =B in1 $end
$var wire 1 AB in2 $end
$var wire 1 2B out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 9B in1 $end
$var wire 1 >B out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 8B in1 $end
$var wire 1 2B in2 $end
$var wire 1 BB out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 >B in1 $end
$var wire 1 BB in2 $end
$var wire 1 3B out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 ;B in1 $end
$var wire 1 ?B out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 :B in1 $end
$var wire 1 3B in2 $end
$var wire 1 CB out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 ?B in1 $end
$var wire 1 CB in2 $end
$var wire 1 0B out $end
$upscope $end

$scope module nand2_p32 $end
$var wire 1 :B in1 $end
$var wire 1 8B in2 $end
$var wire 1 DB out $end
$upscope $end

$scope module nand2_p10 $end
$var wire 1 6B in1 $end
$var wire 1 4B in2 $end
$var wire 1 EB out $end
$upscope $end

$scope module nor2_P $end
$var wire 1 DB in1 $end
$var wire 1 EB in2 $end
$var wire 1 FA out $end
$upscope $end

$scope module nand2_p3g2 $end
$var wire 1 :B in1 $end
$var wire 1 9B in2 $end
$var wire 1 FB out $end
$upscope $end

$scope module nand2_p3p2g1 $end
$var wire 1 :B in1 $end
$var wire 1 8B in2 $end
$var wire 1 7B in3 $end
$var wire 1 GB out $end
$upscope $end

$scope module nand3_G_0 $end
$var wire 1 ?B in1 $end
$var wire 1 FB in2 $end
$var wire 1 GB in3 $end
$var wire 1 HB out $end
$upscope $end

$scope module nand2_p1g0 $end
$var wire 1 6B in1 $end
$var wire 1 5B in2 $end
$var wire 1 IB out $end
$upscope $end

$scope module nor2_G_0 $end
$var wire 1 DB in1 $end
$var wire 1 IB in2 $end
$var wire 1 JB out $end
$upscope $end

$scope module nor2_G $end
$var wire 1 HB in1 $end
$var wire 1 JB in2 $end
$var wire 1 KB out $end
$upscope $end

$scope module not1_G $end
$var wire 1 KB in1 $end
$var wire 1 NA out $end
$upscope $end

$scope module fulladder_0 $end
$var wire 1 *A A $end
$var wire 1 :A B $end
$var wire 1 AA C_in $end
$var wire 1 4B p $end
$var wire 1 5B g $end
$var wire 1 u? S $end
$var wire 1 LB C_out $end
$var wire 1 MB g_bar $end
$var wire 1 NB p_bar $end
$var wire 1 OB nand2_1_out $end
$var wire 1 PB nand2_2_out $end
$var wire 1 QB nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 *A in1 $end
$var wire 1 :A in2 $end
$var wire 1 MB out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 MB in1 $end
$var wire 1 5B out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 *A in1 $end
$var wire 1 :A in2 $end
$var wire 1 NB out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 NB in1 $end
$var wire 1 4B out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 *A in1 $end
$var wire 1 :A in2 $end
$var wire 1 OB out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 *A in1 $end
$var wire 1 AA in2 $end
$var wire 1 PB out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 :A in1 $end
$var wire 1 AA in2 $end
$var wire 1 QB out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 OB in1 $end
$var wire 1 PB in2 $end
$var wire 1 QB in3 $end
$var wire 1 LB out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 *A in1 $end
$var wire 1 :A in2 $end
$var wire 1 AA in3 $end
$var wire 1 u? out $end
$upscope $end
$upscope $end

$scope module fulladder_1 $end
$var wire 1 )A A $end
$var wire 1 9A B $end
$var wire 1 1B C_in $end
$var wire 1 6B p $end
$var wire 1 7B g $end
$var wire 1 t? S $end
$var wire 1 RB C_out $end
$var wire 1 SB g_bar $end
$var wire 1 TB p_bar $end
$var wire 1 UB nand2_1_out $end
$var wire 1 VB nand2_2_out $end
$var wire 1 WB nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 )A in1 $end
$var wire 1 9A in2 $end
$var wire 1 SB out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 SB in1 $end
$var wire 1 7B out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 )A in1 $end
$var wire 1 9A in2 $end
$var wire 1 TB out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 TB in1 $end
$var wire 1 6B out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 )A in1 $end
$var wire 1 9A in2 $end
$var wire 1 UB out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 )A in1 $end
$var wire 1 1B in2 $end
$var wire 1 VB out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 9A in1 $end
$var wire 1 1B in2 $end
$var wire 1 WB out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 UB in1 $end
$var wire 1 VB in2 $end
$var wire 1 WB in3 $end
$var wire 1 RB out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 )A in1 $end
$var wire 1 9A in2 $end
$var wire 1 1B in3 $end
$var wire 1 t? out $end
$upscope $end
$upscope $end

$scope module fulladder_2 $end
$var wire 1 (A A $end
$var wire 1 8A B $end
$var wire 1 2B C_in $end
$var wire 1 8B p $end
$var wire 1 9B g $end
$var wire 1 s? S $end
$var wire 1 XB C_out $end
$var wire 1 YB g_bar $end
$var wire 1 ZB p_bar $end
$var wire 1 [B nand2_1_out $end
$var wire 1 \B nand2_2_out $end
$var wire 1 ]B nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 (A in1 $end
$var wire 1 8A in2 $end
$var wire 1 YB out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 YB in1 $end
$var wire 1 9B out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 (A in1 $end
$var wire 1 8A in2 $end
$var wire 1 ZB out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 ZB in1 $end
$var wire 1 8B out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 (A in1 $end
$var wire 1 8A in2 $end
$var wire 1 [B out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 (A in1 $end
$var wire 1 2B in2 $end
$var wire 1 \B out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 8A in1 $end
$var wire 1 2B in2 $end
$var wire 1 ]B out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 [B in1 $end
$var wire 1 \B in2 $end
$var wire 1 ]B in3 $end
$var wire 1 XB out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 (A in1 $end
$var wire 1 8A in2 $end
$var wire 1 2B in3 $end
$var wire 1 s? out $end
$upscope $end
$upscope $end

$scope module fulladder_3 $end
$var wire 1 'A A $end
$var wire 1 7A B $end
$var wire 1 3B C_in $end
$var wire 1 :B p $end
$var wire 1 ;B g $end
$var wire 1 r? S $end
$var wire 1 ^B C_out $end
$var wire 1 _B g_bar $end
$var wire 1 `B p_bar $end
$var wire 1 aB nand2_1_out $end
$var wire 1 bB nand2_2_out $end
$var wire 1 cB nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 'A in1 $end
$var wire 1 7A in2 $end
$var wire 1 _B out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 _B in1 $end
$var wire 1 ;B out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 'A in1 $end
$var wire 1 7A in2 $end
$var wire 1 `B out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 `B in1 $end
$var wire 1 :B out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 'A in1 $end
$var wire 1 7A in2 $end
$var wire 1 aB out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 'A in1 $end
$var wire 1 3B in2 $end
$var wire 1 bB out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 7A in1 $end
$var wire 1 3B in2 $end
$var wire 1 cB out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 aB in1 $end
$var wire 1 bB in2 $end
$var wire 1 cB in3 $end
$var wire 1 ^B out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 'A in1 $end
$var wire 1 7A in2 $end
$var wire 1 3B in3 $end
$var wire 1 r? out $end
$upscope $end
$upscope $end
$upscope $end

$scope module cla4_2 $end
$var parameter 32 dB N $end
$var wire 1 #A A [3] $end
$var wire 1 $A A [2] $end
$var wire 1 %A A [1] $end
$var wire 1 &A A [0] $end
$var wire 1 3A B [3] $end
$var wire 1 4A B [2] $end
$var wire 1 5A B [1] $end
$var wire 1 6A B [0] $end
$var wire 1 BA C_in $end
$var wire 1 n? S [3] $end
$var wire 1 o? S [2] $end
$var wire 1 p? S [1] $end
$var wire 1 q? S [0] $end
$var wire 1 HA P $end
$var wire 1 PA G $end
$var wire 1 eB C_out $end
$var wire 1 fB c0 $end
$var wire 1 gB c1 $end
$var wire 1 hB c2 $end
$var wire 1 iB p0 $end
$var wire 1 jB g0 $end
$var wire 1 kB p1 $end
$var wire 1 lB g1 $end
$var wire 1 mB p2 $end
$var wire 1 nB g2 $end
$var wire 1 oB p3 $end
$var wire 1 pB g3 $end
$var wire 1 qB g0_bar $end
$var wire 1 rB g1_bar $end
$var wire 1 sB g2_bar $end
$var wire 1 tB g3_bar $end
$var wire 1 uB nand2_c0_0_out $end
$var wire 1 vB nand2_c1_0_out $end
$var wire 1 wB nand2_c2_0_out $end
$var wire 1 xB nand2_c3_0_out $end
$var wire 1 yB nand2_p3_p2 $end
$var wire 1 zB nand2_p1_p0 $end
$var wire 1 {B nand2_p3g2_out $end
$var wire 1 |B nand2_p3p2g1_out $end
$var wire 1 }B nand3_G_0_out $end
$var wire 1 ~B nand2_p1g0_out $end
$var wire 1 !C nor2_G_0_out $end
$var wire 1 "C G_bar $end

$scope module not1_c0_0 $end
$var wire 1 jB in1 $end
$var wire 1 qB out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 iB in1 $end
$var wire 1 BA in2 $end
$var wire 1 uB out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 qB in1 $end
$var wire 1 uB in2 $end
$var wire 1 fB out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 lB in1 $end
$var wire 1 rB out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 kB in1 $end
$var wire 1 fB in2 $end
$var wire 1 vB out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 rB in1 $end
$var wire 1 vB in2 $end
$var wire 1 gB out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 nB in1 $end
$var wire 1 sB out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 mB in1 $end
$var wire 1 gB in2 $end
$var wire 1 wB out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 sB in1 $end
$var wire 1 wB in2 $end
$var wire 1 hB out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 pB in1 $end
$var wire 1 tB out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 oB in1 $end
$var wire 1 hB in2 $end
$var wire 1 xB out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 tB in1 $end
$var wire 1 xB in2 $end
$var wire 1 eB out $end
$upscope $end

$scope module nand2_p32 $end
$var wire 1 oB in1 $end
$var wire 1 mB in2 $end
$var wire 1 yB out $end
$upscope $end

$scope module nand2_p10 $end
$var wire 1 kB in1 $end
$var wire 1 iB in2 $end
$var wire 1 zB out $end
$upscope $end

$scope module nor2_P $end
$var wire 1 yB in1 $end
$var wire 1 zB in2 $end
$var wire 1 HA out $end
$upscope $end

$scope module nand2_p3g2 $end
$var wire 1 oB in1 $end
$var wire 1 nB in2 $end
$var wire 1 {B out $end
$upscope $end

$scope module nand2_p3p2g1 $end
$var wire 1 oB in1 $end
$var wire 1 mB in2 $end
$var wire 1 lB in3 $end
$var wire 1 |B out $end
$upscope $end

$scope module nand3_G_0 $end
$var wire 1 tB in1 $end
$var wire 1 {B in2 $end
$var wire 1 |B in3 $end
$var wire 1 }B out $end
$upscope $end

$scope module nand2_p1g0 $end
$var wire 1 kB in1 $end
$var wire 1 jB in2 $end
$var wire 1 ~B out $end
$upscope $end

$scope module nor2_G_0 $end
$var wire 1 yB in1 $end
$var wire 1 ~B in2 $end
$var wire 1 !C out $end
$upscope $end

$scope module nor2_G $end
$var wire 1 }B in1 $end
$var wire 1 !C in2 $end
$var wire 1 "C out $end
$upscope $end

$scope module not1_G $end
$var wire 1 "C in1 $end
$var wire 1 PA out $end
$upscope $end

$scope module fulladder_0 $end
$var wire 1 &A A $end
$var wire 1 6A B $end
$var wire 1 BA C_in $end
$var wire 1 iB p $end
$var wire 1 jB g $end
$var wire 1 q? S $end
$var wire 1 #C C_out $end
$var wire 1 $C g_bar $end
$var wire 1 %C p_bar $end
$var wire 1 &C nand2_1_out $end
$var wire 1 'C nand2_2_out $end
$var wire 1 (C nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 &A in1 $end
$var wire 1 6A in2 $end
$var wire 1 $C out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 $C in1 $end
$var wire 1 jB out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 &A in1 $end
$var wire 1 6A in2 $end
$var wire 1 %C out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 %C in1 $end
$var wire 1 iB out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 &A in1 $end
$var wire 1 6A in2 $end
$var wire 1 &C out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 &A in1 $end
$var wire 1 BA in2 $end
$var wire 1 'C out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 6A in1 $end
$var wire 1 BA in2 $end
$var wire 1 (C out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 &C in1 $end
$var wire 1 'C in2 $end
$var wire 1 (C in3 $end
$var wire 1 #C out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 &A in1 $end
$var wire 1 6A in2 $end
$var wire 1 BA in3 $end
$var wire 1 q? out $end
$upscope $end
$upscope $end

$scope module fulladder_1 $end
$var wire 1 %A A $end
$var wire 1 5A B $end
$var wire 1 fB C_in $end
$var wire 1 kB p $end
$var wire 1 lB g $end
$var wire 1 p? S $end
$var wire 1 )C C_out $end
$var wire 1 *C g_bar $end
$var wire 1 +C p_bar $end
$var wire 1 ,C nand2_1_out $end
$var wire 1 -C nand2_2_out $end
$var wire 1 .C nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 %A in1 $end
$var wire 1 5A in2 $end
$var wire 1 *C out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 *C in1 $end
$var wire 1 lB out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 %A in1 $end
$var wire 1 5A in2 $end
$var wire 1 +C out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 +C in1 $end
$var wire 1 kB out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 %A in1 $end
$var wire 1 5A in2 $end
$var wire 1 ,C out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 %A in1 $end
$var wire 1 fB in2 $end
$var wire 1 -C out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 5A in1 $end
$var wire 1 fB in2 $end
$var wire 1 .C out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 ,C in1 $end
$var wire 1 -C in2 $end
$var wire 1 .C in3 $end
$var wire 1 )C out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 %A in1 $end
$var wire 1 5A in2 $end
$var wire 1 fB in3 $end
$var wire 1 p? out $end
$upscope $end
$upscope $end

$scope module fulladder_2 $end
$var wire 1 $A A $end
$var wire 1 4A B $end
$var wire 1 gB C_in $end
$var wire 1 mB p $end
$var wire 1 nB g $end
$var wire 1 o? S $end
$var wire 1 /C C_out $end
$var wire 1 0C g_bar $end
$var wire 1 1C p_bar $end
$var wire 1 2C nand2_1_out $end
$var wire 1 3C nand2_2_out $end
$var wire 1 4C nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 $A in1 $end
$var wire 1 4A in2 $end
$var wire 1 0C out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 0C in1 $end
$var wire 1 nB out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 $A in1 $end
$var wire 1 4A in2 $end
$var wire 1 1C out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 1C in1 $end
$var wire 1 mB out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 $A in1 $end
$var wire 1 4A in2 $end
$var wire 1 2C out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 $A in1 $end
$var wire 1 gB in2 $end
$var wire 1 3C out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 4A in1 $end
$var wire 1 gB in2 $end
$var wire 1 4C out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 2C in1 $end
$var wire 1 3C in2 $end
$var wire 1 4C in3 $end
$var wire 1 /C out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 $A in1 $end
$var wire 1 4A in2 $end
$var wire 1 gB in3 $end
$var wire 1 o? out $end
$upscope $end
$upscope $end

$scope module fulladder_3 $end
$var wire 1 #A A $end
$var wire 1 3A B $end
$var wire 1 hB C_in $end
$var wire 1 oB p $end
$var wire 1 pB g $end
$var wire 1 n? S $end
$var wire 1 5C C_out $end
$var wire 1 6C g_bar $end
$var wire 1 7C p_bar $end
$var wire 1 8C nand2_1_out $end
$var wire 1 9C nand2_2_out $end
$var wire 1 :C nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 #A in1 $end
$var wire 1 3A in2 $end
$var wire 1 6C out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 6C in1 $end
$var wire 1 pB out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 #A in1 $end
$var wire 1 3A in2 $end
$var wire 1 7C out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 7C in1 $end
$var wire 1 oB out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 #A in1 $end
$var wire 1 3A in2 $end
$var wire 1 8C out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 #A in1 $end
$var wire 1 hB in2 $end
$var wire 1 9C out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 3A in1 $end
$var wire 1 hB in2 $end
$var wire 1 :C out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 8C in1 $end
$var wire 1 9C in2 $end
$var wire 1 :C in3 $end
$var wire 1 5C out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 #A in1 $end
$var wire 1 3A in2 $end
$var wire 1 hB in3 $end
$var wire 1 n? out $end
$upscope $end
$upscope $end
$upscope $end

$scope module cla4_3 $end
$var parameter 32 ;C N $end
$var wire 1 }@ A [3] $end
$var wire 1 ~@ A [2] $end
$var wire 1 !A A [1] $end
$var wire 1 "A A [0] $end
$var wire 1 /A B [3] $end
$var wire 1 0A B [2] $end
$var wire 1 1A B [1] $end
$var wire 1 2A B [0] $end
$var wire 1 CA C_in $end
$var wire 1 j? S [3] $end
$var wire 1 k? S [2] $end
$var wire 1 l? S [1] $end
$var wire 1 m? S [0] $end
$var wire 1 JA P $end
$var wire 1 RA G $end
$var wire 1 <C C_out $end
$var wire 1 =C c0 $end
$var wire 1 >C c1 $end
$var wire 1 ?C c2 $end
$var wire 1 @C p0 $end
$var wire 1 AC g0 $end
$var wire 1 BC p1 $end
$var wire 1 CC g1 $end
$var wire 1 DC p2 $end
$var wire 1 EC g2 $end
$var wire 1 FC p3 $end
$var wire 1 GC g3 $end
$var wire 1 HC g0_bar $end
$var wire 1 IC g1_bar $end
$var wire 1 JC g2_bar $end
$var wire 1 KC g3_bar $end
$var wire 1 LC nand2_c0_0_out $end
$var wire 1 MC nand2_c1_0_out $end
$var wire 1 NC nand2_c2_0_out $end
$var wire 1 OC nand2_c3_0_out $end
$var wire 1 PC nand2_p3_p2 $end
$var wire 1 QC nand2_p1_p0 $end
$var wire 1 RC nand2_p3g2_out $end
$var wire 1 SC nand2_p3p2g1_out $end
$var wire 1 TC nand3_G_0_out $end
$var wire 1 UC nand2_p1g0_out $end
$var wire 1 VC nor2_G_0_out $end
$var wire 1 WC G_bar $end

$scope module not1_c0_0 $end
$var wire 1 AC in1 $end
$var wire 1 HC out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 @C in1 $end
$var wire 1 CA in2 $end
$var wire 1 LC out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 HC in1 $end
$var wire 1 LC in2 $end
$var wire 1 =C out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 CC in1 $end
$var wire 1 IC out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 BC in1 $end
$var wire 1 =C in2 $end
$var wire 1 MC out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 IC in1 $end
$var wire 1 MC in2 $end
$var wire 1 >C out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 EC in1 $end
$var wire 1 JC out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 DC in1 $end
$var wire 1 >C in2 $end
$var wire 1 NC out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 JC in1 $end
$var wire 1 NC in2 $end
$var wire 1 ?C out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 GC in1 $end
$var wire 1 KC out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 FC in1 $end
$var wire 1 ?C in2 $end
$var wire 1 OC out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 KC in1 $end
$var wire 1 OC in2 $end
$var wire 1 <C out $end
$upscope $end

$scope module nand2_p32 $end
$var wire 1 FC in1 $end
$var wire 1 DC in2 $end
$var wire 1 PC out $end
$upscope $end

$scope module nand2_p10 $end
$var wire 1 BC in1 $end
$var wire 1 @C in2 $end
$var wire 1 QC out $end
$upscope $end

$scope module nor2_P $end
$var wire 1 PC in1 $end
$var wire 1 QC in2 $end
$var wire 1 JA out $end
$upscope $end

$scope module nand2_p3g2 $end
$var wire 1 FC in1 $end
$var wire 1 EC in2 $end
$var wire 1 RC out $end
$upscope $end

$scope module nand2_p3p2g1 $end
$var wire 1 FC in1 $end
$var wire 1 DC in2 $end
$var wire 1 CC in3 $end
$var wire 1 SC out $end
$upscope $end

$scope module nand3_G_0 $end
$var wire 1 KC in1 $end
$var wire 1 RC in2 $end
$var wire 1 SC in3 $end
$var wire 1 TC out $end
$upscope $end

$scope module nand2_p1g0 $end
$var wire 1 BC in1 $end
$var wire 1 AC in2 $end
$var wire 1 UC out $end
$upscope $end

$scope module nor2_G_0 $end
$var wire 1 PC in1 $end
$var wire 1 UC in2 $end
$var wire 1 VC out $end
$upscope $end

$scope module nor2_G $end
$var wire 1 TC in1 $end
$var wire 1 VC in2 $end
$var wire 1 WC out $end
$upscope $end

$scope module not1_G $end
$var wire 1 WC in1 $end
$var wire 1 RA out $end
$upscope $end

$scope module fulladder_0 $end
$var wire 1 "A A $end
$var wire 1 2A B $end
$var wire 1 CA C_in $end
$var wire 1 @C p $end
$var wire 1 AC g $end
$var wire 1 m? S $end
$var wire 1 XC C_out $end
$var wire 1 YC g_bar $end
$var wire 1 ZC p_bar $end
$var wire 1 [C nand2_1_out $end
$var wire 1 \C nand2_2_out $end
$var wire 1 ]C nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 "A in1 $end
$var wire 1 2A in2 $end
$var wire 1 YC out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 YC in1 $end
$var wire 1 AC out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 "A in1 $end
$var wire 1 2A in2 $end
$var wire 1 ZC out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 ZC in1 $end
$var wire 1 @C out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 "A in1 $end
$var wire 1 2A in2 $end
$var wire 1 [C out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 "A in1 $end
$var wire 1 CA in2 $end
$var wire 1 \C out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 2A in1 $end
$var wire 1 CA in2 $end
$var wire 1 ]C out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 [C in1 $end
$var wire 1 \C in2 $end
$var wire 1 ]C in3 $end
$var wire 1 XC out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 "A in1 $end
$var wire 1 2A in2 $end
$var wire 1 CA in3 $end
$var wire 1 m? out $end
$upscope $end
$upscope $end

$scope module fulladder_1 $end
$var wire 1 !A A $end
$var wire 1 1A B $end
$var wire 1 =C C_in $end
$var wire 1 BC p $end
$var wire 1 CC g $end
$var wire 1 l? S $end
$var wire 1 ^C C_out $end
$var wire 1 _C g_bar $end
$var wire 1 `C p_bar $end
$var wire 1 aC nand2_1_out $end
$var wire 1 bC nand2_2_out $end
$var wire 1 cC nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 !A in1 $end
$var wire 1 1A in2 $end
$var wire 1 _C out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 _C in1 $end
$var wire 1 CC out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 !A in1 $end
$var wire 1 1A in2 $end
$var wire 1 `C out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 `C in1 $end
$var wire 1 BC out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 !A in1 $end
$var wire 1 1A in2 $end
$var wire 1 aC out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 !A in1 $end
$var wire 1 =C in2 $end
$var wire 1 bC out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 1A in1 $end
$var wire 1 =C in2 $end
$var wire 1 cC out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 aC in1 $end
$var wire 1 bC in2 $end
$var wire 1 cC in3 $end
$var wire 1 ^C out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 !A in1 $end
$var wire 1 1A in2 $end
$var wire 1 =C in3 $end
$var wire 1 l? out $end
$upscope $end
$upscope $end

$scope module fulladder_2 $end
$var wire 1 ~@ A $end
$var wire 1 0A B $end
$var wire 1 >C C_in $end
$var wire 1 DC p $end
$var wire 1 EC g $end
$var wire 1 k? S $end
$var wire 1 dC C_out $end
$var wire 1 eC g_bar $end
$var wire 1 fC p_bar $end
$var wire 1 gC nand2_1_out $end
$var wire 1 hC nand2_2_out $end
$var wire 1 iC nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 ~@ in1 $end
$var wire 1 0A in2 $end
$var wire 1 eC out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 eC in1 $end
$var wire 1 EC out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 ~@ in1 $end
$var wire 1 0A in2 $end
$var wire 1 fC out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 fC in1 $end
$var wire 1 DC out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 ~@ in1 $end
$var wire 1 0A in2 $end
$var wire 1 gC out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 ~@ in1 $end
$var wire 1 >C in2 $end
$var wire 1 hC out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 0A in1 $end
$var wire 1 >C in2 $end
$var wire 1 iC out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 gC in1 $end
$var wire 1 hC in2 $end
$var wire 1 iC in3 $end
$var wire 1 dC out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 ~@ in1 $end
$var wire 1 0A in2 $end
$var wire 1 >C in3 $end
$var wire 1 k? out $end
$upscope $end
$upscope $end

$scope module fulladder_3 $end
$var wire 1 }@ A $end
$var wire 1 /A B $end
$var wire 1 ?C C_in $end
$var wire 1 FC p $end
$var wire 1 GC g $end
$var wire 1 j? S $end
$var wire 1 jC C_out $end
$var wire 1 kC g_bar $end
$var wire 1 lC p_bar $end
$var wire 1 mC nand2_1_out $end
$var wire 1 nC nand2_2_out $end
$var wire 1 oC nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 }@ in1 $end
$var wire 1 /A in2 $end
$var wire 1 kC out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 kC in1 $end
$var wire 1 GC out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 }@ in1 $end
$var wire 1 /A in2 $end
$var wire 1 lC out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 lC in1 $end
$var wire 1 FC out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 }@ in1 $end
$var wire 1 /A in2 $end
$var wire 1 mC out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 }@ in1 $end
$var wire 1 ?C in2 $end
$var wire 1 nC out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 /A in1 $end
$var wire 1 ?C in2 $end
$var wire 1 oC out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 mC in1 $end
$var wire 1 nC in2 $end
$var wire 1 oC in3 $end
$var wire 1 jC out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 }@ in1 $end
$var wire 1 /A in2 $end
$var wire 1 ?C in3 $end
$var wire 1 j? out $end
$upscope $end
$upscope $end
$upscope $end

$scope module not1_c0_0 $end
$var wire 1 LA in1 $end
$var wire 1 MA out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 DA in1 $end
$var wire 1 ?A in2 $end
$var wire 1 TA out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 MA in1 $end
$var wire 1 TA in2 $end
$var wire 1 AA out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 NA in1 $end
$var wire 1 OA out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 FA in1 $end
$var wire 1 AA in2 $end
$var wire 1 UA out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 OA in1 $end
$var wire 1 UA in2 $end
$var wire 1 BA out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 PA in1 $end
$var wire 1 QA out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 HA in1 $end
$var wire 1 BA in2 $end
$var wire 1 VA out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 QA in1 $end
$var wire 1 VA in2 $end
$var wire 1 CA out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 RA in1 $end
$var wire 1 SA out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 JA in1 $end
$var wire 1 CA in2 $end
$var wire 1 WA out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 SA in1 $end
$var wire 1 WA in2 $end
$var wire 1 @A out $end
$upscope $end
$upscope $end

$scope module executeALU $end
$var parameter 32 pC N $end
$var parameter 32 qC O $end
$var wire 1 b' slbi $end
$var wire 1 *? InA [15] $end
$var wire 1 +? InA [14] $end
$var wire 1 ,? InA [13] $end
$var wire 1 -? InA [12] $end
$var wire 1 .? InA [11] $end
$var wire 1 /? InA [10] $end
$var wire 1 0? InA [9] $end
$var wire 1 1? InA [8] $end
$var wire 1 2? InA [7] $end
$var wire 1 3? InA [6] $end
$var wire 1 4? InA [5] $end
$var wire 1 5? InA [4] $end
$var wire 1 6? InA [3] $end
$var wire 1 7? InA [2] $end
$var wire 1 8? InA [1] $end
$var wire 1 9? InA [0] $end
$var wire 1 J? InB [15] $end
$var wire 1 K? InB [14] $end
$var wire 1 L? InB [13] $end
$var wire 1 M? InB [12] $end
$var wire 1 N? InB [11] $end
$var wire 1 O? InB [10] $end
$var wire 1 P? InB [9] $end
$var wire 1 Q? InB [8] $end
$var wire 1 R? InB [7] $end
$var wire 1 S? InB [6] $end
$var wire 1 T? InB [5] $end
$var wire 1 U? InB [4] $end
$var wire 1 V? InB [3] $end
$var wire 1 W? InB [2] $end
$var wire 1 X? InB [1] $end
$var wire 1 Y? InB [0] $end
$var wire 1 rC Cin $end
$var wire 1 a& Op [2] $end
$var wire 1 b& Op [1] $end
$var wire 1 c& Op [0] $end
$var wire 1 sC invA $end
$var wire 1 tC invB $end
$var wire 1 o@ sign $end
$var wire 1 L@ Out [15] $end
$var wire 1 M@ Out [14] $end
$var wire 1 N@ Out [13] $end
$var wire 1 O@ Out [12] $end
$var wire 1 P@ Out [11] $end
$var wire 1 Q@ Out [10] $end
$var wire 1 R@ Out [9] $end
$var wire 1 S@ Out [8] $end
$var wire 1 T@ Out [7] $end
$var wire 1 U@ Out [6] $end
$var wire 1 V@ Out [5] $end
$var wire 1 W@ Out [4] $end
$var wire 1 X@ Out [3] $end
$var wire 1 Y@ Out [2] $end
$var wire 1 Z@ Out [1] $end
$var wire 1 [@ Out [0] $end
$var wire 1 w@ Ofl $end
$var wire 1 v@ Zero $end
$var wire 1 q@ cout $end
$var wire 1 uC shifter_out [15] $end
$var wire 1 vC shifter_out [14] $end
$var wire 1 wC shifter_out [13] $end
$var wire 1 xC shifter_out [12] $end
$var wire 1 yC shifter_out [11] $end
$var wire 1 zC shifter_out [10] $end
$var wire 1 {C shifter_out [9] $end
$var wire 1 |C shifter_out [8] $end
$var wire 1 }C shifter_out [7] $end
$var wire 1 ~C shifter_out [6] $end
$var wire 1 !D shifter_out [5] $end
$var wire 1 "D shifter_out [4] $end
$var wire 1 #D shifter_out [3] $end
$var wire 1 $D shifter_out [2] $end
$var wire 1 %D shifter_out [1] $end
$var wire 1 &D shifter_out [0] $end
$var wire 1 'D AND_RESULT [15] $end
$var wire 1 (D AND_RESULT [14] $end
$var wire 1 )D AND_RESULT [13] $end
$var wire 1 *D AND_RESULT [12] $end
$var wire 1 +D AND_RESULT [11] $end
$var wire 1 ,D AND_RESULT [10] $end
$var wire 1 -D AND_RESULT [9] $end
$var wire 1 .D AND_RESULT [8] $end
$var wire 1 /D AND_RESULT [7] $end
$var wire 1 0D AND_RESULT [6] $end
$var wire 1 1D AND_RESULT [5] $end
$var wire 1 2D AND_RESULT [4] $end
$var wire 1 3D AND_RESULT [3] $end
$var wire 1 4D AND_RESULT [2] $end
$var wire 1 5D AND_RESULT [1] $end
$var wire 1 6D AND_RESULT [0] $end
$var wire 1 7D OR_RESULT [15] $end
$var wire 1 8D OR_RESULT [14] $end
$var wire 1 9D OR_RESULT [13] $end
$var wire 1 :D OR_RESULT [12] $end
$var wire 1 ;D OR_RESULT [11] $end
$var wire 1 <D OR_RESULT [10] $end
$var wire 1 =D OR_RESULT [9] $end
$var wire 1 >D OR_RESULT [8] $end
$var wire 1 ?D OR_RESULT [7] $end
$var wire 1 @D OR_RESULT [6] $end
$var wire 1 AD OR_RESULT [5] $end
$var wire 1 BD OR_RESULT [4] $end
$var wire 1 CD OR_RESULT [3] $end
$var wire 1 DD OR_RESULT [2] $end
$var wire 1 ED OR_RESULT [1] $end
$var wire 1 FD OR_RESULT [0] $end
$var wire 1 GD XOR_RESULT [15] $end
$var wire 1 HD XOR_RESULT [14] $end
$var wire 1 ID XOR_RESULT [13] $end
$var wire 1 JD XOR_RESULT [12] $end
$var wire 1 KD XOR_RESULT [11] $end
$var wire 1 LD XOR_RESULT [10] $end
$var wire 1 MD XOR_RESULT [9] $end
$var wire 1 ND XOR_RESULT [8] $end
$var wire 1 OD XOR_RESULT [7] $end
$var wire 1 PD XOR_RESULT [6] $end
$var wire 1 QD XOR_RESULT [5] $end
$var wire 1 RD XOR_RESULT [4] $end
$var wire 1 SD XOR_RESULT [3] $end
$var wire 1 TD XOR_RESULT [2] $end
$var wire 1 UD XOR_RESULT [1] $end
$var wire 1 VD XOR_RESULT [0] $end
$var wire 1 WD ADD_RESULT [15] $end
$var wire 1 XD ADD_RESULT [14] $end
$var wire 1 YD ADD_RESULT [13] $end
$var wire 1 ZD ADD_RESULT [12] $end
$var wire 1 [D ADD_RESULT [11] $end
$var wire 1 \D ADD_RESULT [10] $end
$var wire 1 ]D ADD_RESULT [9] $end
$var wire 1 ^D ADD_RESULT [8] $end
$var wire 1 _D ADD_RESULT [7] $end
$var wire 1 `D ADD_RESULT [6] $end
$var wire 1 aD ADD_RESULT [5] $end
$var wire 1 bD ADD_RESULT [4] $end
$var wire 1 cD ADD_RESULT [3] $end
$var wire 1 dD ADD_RESULT [2] $end
$var wire 1 eD ADD_RESULT [1] $end
$var wire 1 fD ADD_RESULT [0] $end
$var wire 1 gD LOGIC_RESULT [15] $end
$var wire 1 hD LOGIC_RESULT [14] $end
$var wire 1 iD LOGIC_RESULT [13] $end
$var wire 1 jD LOGIC_RESULT [12] $end
$var wire 1 kD LOGIC_RESULT [11] $end
$var wire 1 lD LOGIC_RESULT [10] $end
$var wire 1 mD LOGIC_RESULT [9] $end
$var wire 1 nD LOGIC_RESULT [8] $end
$var wire 1 oD LOGIC_RESULT [7] $end
$var wire 1 pD LOGIC_RESULT [6] $end
$var wire 1 qD LOGIC_RESULT [5] $end
$var wire 1 rD LOGIC_RESULT [4] $end
$var wire 1 sD LOGIC_RESULT [3] $end
$var wire 1 tD LOGIC_RESULT [2] $end
$var wire 1 uD LOGIC_RESULT [1] $end
$var wire 1 vD LOGIC_RESULT [0] $end
$var wire 1 wD ANDN_RESULT [15] $end
$var wire 1 xD ANDN_RESULT [14] $end
$var wire 1 yD ANDN_RESULT [13] $end
$var wire 1 zD ANDN_RESULT [12] $end
$var wire 1 {D ANDN_RESULT [11] $end
$var wire 1 |D ANDN_RESULT [10] $end
$var wire 1 }D ANDN_RESULT [9] $end
$var wire 1 ~D ANDN_RESULT [8] $end
$var wire 1 !E ANDN_RESULT [7] $end
$var wire 1 "E ANDN_RESULT [6] $end
$var wire 1 #E ANDN_RESULT [5] $end
$var wire 1 $E ANDN_RESULT [4] $end
$var wire 1 %E ANDN_RESULT [3] $end
$var wire 1 &E ANDN_RESULT [2] $end
$var wire 1 'E ANDN_RESULT [1] $end
$var wire 1 (E ANDN_RESULT [0] $end
$var wire 1 )E SUB_RESULT [15] $end
$var wire 1 *E SUB_RESULT [14] $end
$var wire 1 +E SUB_RESULT [13] $end
$var wire 1 ,E SUB_RESULT [12] $end
$var wire 1 -E SUB_RESULT [11] $end
$var wire 1 .E SUB_RESULT [10] $end
$var wire 1 /E SUB_RESULT [9] $end
$var wire 1 0E SUB_RESULT [8] $end
$var wire 1 1E SUB_RESULT [7] $end
$var wire 1 2E SUB_RESULT [6] $end
$var wire 1 3E SUB_RESULT [5] $end
$var wire 1 4E SUB_RESULT [4] $end
$var wire 1 5E SUB_RESULT [3] $end
$var wire 1 6E SUB_RESULT [2] $end
$var wire 1 7E SUB_RESULT [1] $end
$var wire 1 8E SUB_RESULT [0] $end
$var wire 1 9E A [15] $end
$var wire 1 :E A [14] $end
$var wire 1 ;E A [13] $end
$var wire 1 <E A [12] $end
$var wire 1 =E A [11] $end
$var wire 1 >E A [10] $end
$var wire 1 ?E A [9] $end
$var wire 1 @E A [8] $end
$var wire 1 AE A [7] $end
$var wire 1 BE A [6] $end
$var wire 1 CE A [5] $end
$var wire 1 DE A [4] $end
$var wire 1 EE A [3] $end
$var wire 1 FE A [2] $end
$var wire 1 GE A [1] $end
$var wire 1 HE A [0] $end
$var wire 1 IE B [15] $end
$var wire 1 JE B [14] $end
$var wire 1 KE B [13] $end
$var wire 1 LE B [12] $end
$var wire 1 ME B [11] $end
$var wire 1 NE B [10] $end
$var wire 1 OE B [9] $end
$var wire 1 PE B [8] $end
$var wire 1 QE B [7] $end
$var wire 1 RE B [6] $end
$var wire 1 SE B [5] $end
$var wire 1 TE B [4] $end
$var wire 1 UE B [3] $end
$var wire 1 VE B [2] $end
$var wire 1 WE B [1] $end
$var wire 1 XE B [0] $end
$var wire 1 YE Overflow $end

$scope module shift $end
$var parameter 32 ZE N $end
$var parameter 32 [E C $end
$var parameter 32 \E O $end
$var wire 1 9E In [15] $end
$var wire 1 :E In [14] $end
$var wire 1 ;E In [13] $end
$var wire 1 <E In [12] $end
$var wire 1 =E In [11] $end
$var wire 1 >E In [10] $end
$var wire 1 ?E In [9] $end
$var wire 1 @E In [8] $end
$var wire 1 AE In [7] $end
$var wire 1 BE In [6] $end
$var wire 1 CE In [5] $end
$var wire 1 DE In [4] $end
$var wire 1 EE In [3] $end
$var wire 1 FE In [2] $end
$var wire 1 GE In [1] $end
$var wire 1 HE In [0] $end
$var wire 1 UE Cnt [3] $end
$var wire 1 VE Cnt [2] $end
$var wire 1 WE Cnt [1] $end
$var wire 1 XE Cnt [0] $end
$var wire 1 b& Op [1] $end
$var wire 1 c& Op [0] $end
$var wire 1 uC Out [15] $end
$var wire 1 vC Out [14] $end
$var wire 1 wC Out [13] $end
$var wire 1 xC Out [12] $end
$var wire 1 yC Out [11] $end
$var wire 1 zC Out [10] $end
$var wire 1 {C Out [9] $end
$var wire 1 |C Out [8] $end
$var wire 1 }C Out [7] $end
$var wire 1 ~C Out [6] $end
$var wire 1 !D Out [5] $end
$var wire 1 "D Out [4] $end
$var wire 1 #D Out [3] $end
$var wire 1 $D Out [2] $end
$var wire 1 %D Out [1] $end
$var wire 1 &D Out [0] $end
$var wire 1 ]E out_stage1 [15] $end
$var wire 1 ^E out_stage1 [14] $end
$var wire 1 _E out_stage1 [13] $end
$var wire 1 `E out_stage1 [12] $end
$var wire 1 aE out_stage1 [11] $end
$var wire 1 bE out_stage1 [10] $end
$var wire 1 cE out_stage1 [9] $end
$var wire 1 dE out_stage1 [8] $end
$var wire 1 eE out_stage1 [7] $end
$var wire 1 fE out_stage1 [6] $end
$var wire 1 gE out_stage1 [5] $end
$var wire 1 hE out_stage1 [4] $end
$var wire 1 iE out_stage1 [3] $end
$var wire 1 jE out_stage1 [2] $end
$var wire 1 kE out_stage1 [1] $end
$var wire 1 lE out_stage1 [0] $end
$var wire 1 mE out_stage2 [15] $end
$var wire 1 nE out_stage2 [14] $end
$var wire 1 oE out_stage2 [13] $end
$var wire 1 pE out_stage2 [12] $end
$var wire 1 qE out_stage2 [11] $end
$var wire 1 rE out_stage2 [10] $end
$var wire 1 sE out_stage2 [9] $end
$var wire 1 tE out_stage2 [8] $end
$var wire 1 uE out_stage2 [7] $end
$var wire 1 vE out_stage2 [6] $end
$var wire 1 wE out_stage2 [5] $end
$var wire 1 xE out_stage2 [4] $end
$var wire 1 yE out_stage2 [3] $end
$var wire 1 zE out_stage2 [2] $end
$var wire 1 {E out_stage2 [1] $end
$var wire 1 |E out_stage2 [0] $end
$var wire 1 }E out_stage3 [15] $end
$var wire 1 ~E out_stage3 [14] $end
$var wire 1 !F out_stage3 [13] $end
$var wire 1 "F out_stage3 [12] $end
$var wire 1 #F out_stage3 [11] $end
$var wire 1 $F out_stage3 [10] $end
$var wire 1 %F out_stage3 [9] $end
$var wire 1 &F out_stage3 [8] $end
$var wire 1 'F out_stage3 [7] $end
$var wire 1 (F out_stage3 [6] $end
$var wire 1 )F out_stage3 [5] $end
$var wire 1 *F out_stage3 [4] $end
$var wire 1 +F out_stage3 [3] $end
$var wire 1 ,F out_stage3 [2] $end
$var wire 1 -F out_stage3 [1] $end
$var wire 1 .F out_stage3 [0] $end
$upscope $end

$scope module adder $end
$var parameter 32 /F N $end
$var wire 1 9E A [15] $end
$var wire 1 :E A [14] $end
$var wire 1 ;E A [13] $end
$var wire 1 <E A [12] $end
$var wire 1 =E A [11] $end
$var wire 1 >E A [10] $end
$var wire 1 ?E A [9] $end
$var wire 1 @E A [8] $end
$var wire 1 AE A [7] $end
$var wire 1 BE A [6] $end
$var wire 1 CE A [5] $end
$var wire 1 DE A [4] $end
$var wire 1 EE A [3] $end
$var wire 1 FE A [2] $end
$var wire 1 GE A [1] $end
$var wire 1 HE A [0] $end
$var wire 1 IE B [15] $end
$var wire 1 JE B [14] $end
$var wire 1 KE B [13] $end
$var wire 1 LE B [12] $end
$var wire 1 ME B [11] $end
$var wire 1 NE B [10] $end
$var wire 1 OE B [9] $end
$var wire 1 PE B [8] $end
$var wire 1 QE B [7] $end
$var wire 1 RE B [6] $end
$var wire 1 SE B [5] $end
$var wire 1 TE B [4] $end
$var wire 1 UE B [3] $end
$var wire 1 VE B [2] $end
$var wire 1 WE B [1] $end
$var wire 1 XE B [0] $end
$var wire 1 rC C_in $end
$var wire 1 WD S [15] $end
$var wire 1 XD S [14] $end
$var wire 1 YD S [13] $end
$var wire 1 ZD S [12] $end
$var wire 1 [D S [11] $end
$var wire 1 \D S [10] $end
$var wire 1 ]D S [9] $end
$var wire 1 ^D S [8] $end
$var wire 1 _D S [7] $end
$var wire 1 `D S [6] $end
$var wire 1 aD S [5] $end
$var wire 1 bD S [4] $end
$var wire 1 cD S [3] $end
$var wire 1 dD S [2] $end
$var wire 1 eD S [1] $end
$var wire 1 fD S [0] $end
$var wire 1 YE C_out $end
$var wire 1 0F C0 $end
$var wire 1 1F C1 $end
$var wire 1 2F C2 $end
$var wire 1 3F P0 $end
$var wire 1 4F P0_bar $end
$var wire 1 5F P1 $end
$var wire 1 6F P1_bar $end
$var wire 1 7F P2 $end
$var wire 1 8F P2_bar $end
$var wire 1 9F P3 $end
$var wire 1 :F P3_bar $end
$var wire 1 ;F G0 $end
$var wire 1 <F G0_bar $end
$var wire 1 =F G1 $end
$var wire 1 >F G1_bar $end
$var wire 1 ?F G2 $end
$var wire 1 @F G2_bar $end
$var wire 1 AF G3 $end
$var wire 1 BF G3_bar $end
$var wire 1 CF nand2_c0_0_out $end
$var wire 1 DF nand2_c1_0_out $end
$var wire 1 EF nand2_c2_0_out $end
$var wire 1 FF nand2_c3_0_out $end

$scope module cla4_0 $end
$var parameter 32 GF N $end
$var wire 1 EE A [3] $end
$var wire 1 FE A [2] $end
$var wire 1 GE A [1] $end
$var wire 1 HE A [0] $end
$var wire 1 UE B [3] $end
$var wire 1 VE B [2] $end
$var wire 1 WE B [1] $end
$var wire 1 XE B [0] $end
$var wire 1 rC C_in $end
$var wire 1 cD S [3] $end
$var wire 1 dD S [2] $end
$var wire 1 eD S [1] $end
$var wire 1 fD S [0] $end
$var wire 1 3F P $end
$var wire 1 ;F G $end
$var wire 1 HF C_out $end
$var wire 1 IF c0 $end
$var wire 1 JF c1 $end
$var wire 1 KF c2 $end
$var wire 1 LF p0 $end
$var wire 1 MF g0 $end
$var wire 1 NF p1 $end
$var wire 1 OF g1 $end
$var wire 1 PF p2 $end
$var wire 1 QF g2 $end
$var wire 1 RF p3 $end
$var wire 1 SF g3 $end
$var wire 1 TF g0_bar $end
$var wire 1 UF g1_bar $end
$var wire 1 VF g2_bar $end
$var wire 1 WF g3_bar $end
$var wire 1 XF nand2_c0_0_out $end
$var wire 1 YF nand2_c1_0_out $end
$var wire 1 ZF nand2_c2_0_out $end
$var wire 1 [F nand2_c3_0_out $end
$var wire 1 \F nand2_p3_p2 $end
$var wire 1 ]F nand2_p1_p0 $end
$var wire 1 ^F nand2_p3g2_out $end
$var wire 1 _F nand2_p3p2g1_out $end
$var wire 1 `F nand3_G_0_out $end
$var wire 1 aF nand2_p1g0_out $end
$var wire 1 bF nor2_G_0_out $end
$var wire 1 cF G_bar $end

$scope module not1_c0_0 $end
$var wire 1 MF in1 $end
$var wire 1 TF out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 LF in1 $end
$var wire 1 rC in2 $end
$var wire 1 XF out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 TF in1 $end
$var wire 1 XF in2 $end
$var wire 1 IF out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 OF in1 $end
$var wire 1 UF out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 NF in1 $end
$var wire 1 IF in2 $end
$var wire 1 YF out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 UF in1 $end
$var wire 1 YF in2 $end
$var wire 1 JF out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 QF in1 $end
$var wire 1 VF out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 PF in1 $end
$var wire 1 JF in2 $end
$var wire 1 ZF out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 VF in1 $end
$var wire 1 ZF in2 $end
$var wire 1 KF out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 SF in1 $end
$var wire 1 WF out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 RF in1 $end
$var wire 1 KF in2 $end
$var wire 1 [F out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 WF in1 $end
$var wire 1 [F in2 $end
$var wire 1 HF out $end
$upscope $end

$scope module nand2_p32 $end
$var wire 1 RF in1 $end
$var wire 1 PF in2 $end
$var wire 1 \F out $end
$upscope $end

$scope module nand2_p10 $end
$var wire 1 NF in1 $end
$var wire 1 LF in2 $end
$var wire 1 ]F out $end
$upscope $end

$scope module nor2_P $end
$var wire 1 \F in1 $end
$var wire 1 ]F in2 $end
$var wire 1 3F out $end
$upscope $end

$scope module nand2_p3g2 $end
$var wire 1 RF in1 $end
$var wire 1 QF in2 $end
$var wire 1 ^F out $end
$upscope $end

$scope module nand2_p3p2g1 $end
$var wire 1 RF in1 $end
$var wire 1 PF in2 $end
$var wire 1 OF in3 $end
$var wire 1 _F out $end
$upscope $end

$scope module nand3_G_0 $end
$var wire 1 WF in1 $end
$var wire 1 ^F in2 $end
$var wire 1 _F in3 $end
$var wire 1 `F out $end
$upscope $end

$scope module nand2_p1g0 $end
$var wire 1 NF in1 $end
$var wire 1 MF in2 $end
$var wire 1 aF out $end
$upscope $end

$scope module nor2_G_0 $end
$var wire 1 \F in1 $end
$var wire 1 aF in2 $end
$var wire 1 bF out $end
$upscope $end

$scope module nor2_G $end
$var wire 1 `F in1 $end
$var wire 1 bF in2 $end
$var wire 1 cF out $end
$upscope $end

$scope module not1_G $end
$var wire 1 cF in1 $end
$var wire 1 ;F out $end
$upscope $end

$scope module fulladder_0 $end
$var wire 1 HE A $end
$var wire 1 XE B $end
$var wire 1 rC C_in $end
$var wire 1 LF p $end
$var wire 1 MF g $end
$var wire 1 fD S $end
$var wire 1 dF C_out $end
$var wire 1 eF g_bar $end
$var wire 1 fF p_bar $end
$var wire 1 gF nand2_1_out $end
$var wire 1 hF nand2_2_out $end
$var wire 1 iF nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 HE in1 $end
$var wire 1 XE in2 $end
$var wire 1 eF out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 eF in1 $end
$var wire 1 MF out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 HE in1 $end
$var wire 1 XE in2 $end
$var wire 1 fF out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 fF in1 $end
$var wire 1 LF out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 HE in1 $end
$var wire 1 XE in2 $end
$var wire 1 gF out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 HE in1 $end
$var wire 1 rC in2 $end
$var wire 1 hF out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 XE in1 $end
$var wire 1 rC in2 $end
$var wire 1 iF out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 gF in1 $end
$var wire 1 hF in2 $end
$var wire 1 iF in3 $end
$var wire 1 dF out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 HE in1 $end
$var wire 1 XE in2 $end
$var wire 1 rC in3 $end
$var wire 1 fD out $end
$upscope $end
$upscope $end

$scope module fulladder_1 $end
$var wire 1 GE A $end
$var wire 1 WE B $end
$var wire 1 IF C_in $end
$var wire 1 NF p $end
$var wire 1 OF g $end
$var wire 1 eD S $end
$var wire 1 jF C_out $end
$var wire 1 kF g_bar $end
$var wire 1 lF p_bar $end
$var wire 1 mF nand2_1_out $end
$var wire 1 nF nand2_2_out $end
$var wire 1 oF nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 GE in1 $end
$var wire 1 WE in2 $end
$var wire 1 kF out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 kF in1 $end
$var wire 1 OF out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 GE in1 $end
$var wire 1 WE in2 $end
$var wire 1 lF out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 lF in1 $end
$var wire 1 NF out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 GE in1 $end
$var wire 1 WE in2 $end
$var wire 1 mF out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 GE in1 $end
$var wire 1 IF in2 $end
$var wire 1 nF out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 WE in1 $end
$var wire 1 IF in2 $end
$var wire 1 oF out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 mF in1 $end
$var wire 1 nF in2 $end
$var wire 1 oF in3 $end
$var wire 1 jF out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 GE in1 $end
$var wire 1 WE in2 $end
$var wire 1 IF in3 $end
$var wire 1 eD out $end
$upscope $end
$upscope $end

$scope module fulladder_2 $end
$var wire 1 FE A $end
$var wire 1 VE B $end
$var wire 1 JF C_in $end
$var wire 1 PF p $end
$var wire 1 QF g $end
$var wire 1 dD S $end
$var wire 1 pF C_out $end
$var wire 1 qF g_bar $end
$var wire 1 rF p_bar $end
$var wire 1 sF nand2_1_out $end
$var wire 1 tF nand2_2_out $end
$var wire 1 uF nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 FE in1 $end
$var wire 1 VE in2 $end
$var wire 1 qF out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 qF in1 $end
$var wire 1 QF out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 FE in1 $end
$var wire 1 VE in2 $end
$var wire 1 rF out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 rF in1 $end
$var wire 1 PF out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 FE in1 $end
$var wire 1 VE in2 $end
$var wire 1 sF out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 FE in1 $end
$var wire 1 JF in2 $end
$var wire 1 tF out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 VE in1 $end
$var wire 1 JF in2 $end
$var wire 1 uF out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 sF in1 $end
$var wire 1 tF in2 $end
$var wire 1 uF in3 $end
$var wire 1 pF out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 FE in1 $end
$var wire 1 VE in2 $end
$var wire 1 JF in3 $end
$var wire 1 dD out $end
$upscope $end
$upscope $end

$scope module fulladder_3 $end
$var wire 1 EE A $end
$var wire 1 UE B $end
$var wire 1 KF C_in $end
$var wire 1 RF p $end
$var wire 1 SF g $end
$var wire 1 cD S $end
$var wire 1 vF C_out $end
$var wire 1 wF g_bar $end
$var wire 1 xF p_bar $end
$var wire 1 yF nand2_1_out $end
$var wire 1 zF nand2_2_out $end
$var wire 1 {F nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 EE in1 $end
$var wire 1 UE in2 $end
$var wire 1 wF out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 wF in1 $end
$var wire 1 SF out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 EE in1 $end
$var wire 1 UE in2 $end
$var wire 1 xF out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 xF in1 $end
$var wire 1 RF out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 EE in1 $end
$var wire 1 UE in2 $end
$var wire 1 yF out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 EE in1 $end
$var wire 1 KF in2 $end
$var wire 1 zF out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 UE in1 $end
$var wire 1 KF in2 $end
$var wire 1 {F out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 yF in1 $end
$var wire 1 zF in2 $end
$var wire 1 {F in3 $end
$var wire 1 vF out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 EE in1 $end
$var wire 1 UE in2 $end
$var wire 1 KF in3 $end
$var wire 1 cD out $end
$upscope $end
$upscope $end
$upscope $end

$scope module cla4_1 $end
$var parameter 32 |F N $end
$var wire 1 AE A [3] $end
$var wire 1 BE A [2] $end
$var wire 1 CE A [1] $end
$var wire 1 DE A [0] $end
$var wire 1 QE B [3] $end
$var wire 1 RE B [2] $end
$var wire 1 SE B [1] $end
$var wire 1 TE B [0] $end
$var wire 1 0F C_in $end
$var wire 1 _D S [3] $end
$var wire 1 `D S [2] $end
$var wire 1 aD S [1] $end
$var wire 1 bD S [0] $end
$var wire 1 5F P $end
$var wire 1 =F G $end
$var wire 1 }F C_out $end
$var wire 1 ~F c0 $end
$var wire 1 !G c1 $end
$var wire 1 "G c2 $end
$var wire 1 #G p0 $end
$var wire 1 $G g0 $end
$var wire 1 %G p1 $end
$var wire 1 &G g1 $end
$var wire 1 'G p2 $end
$var wire 1 (G g2 $end
$var wire 1 )G p3 $end
$var wire 1 *G g3 $end
$var wire 1 +G g0_bar $end
$var wire 1 ,G g1_bar $end
$var wire 1 -G g2_bar $end
$var wire 1 .G g3_bar $end
$var wire 1 /G nand2_c0_0_out $end
$var wire 1 0G nand2_c1_0_out $end
$var wire 1 1G nand2_c2_0_out $end
$var wire 1 2G nand2_c3_0_out $end
$var wire 1 3G nand2_p3_p2 $end
$var wire 1 4G nand2_p1_p0 $end
$var wire 1 5G nand2_p3g2_out $end
$var wire 1 6G nand2_p3p2g1_out $end
$var wire 1 7G nand3_G_0_out $end
$var wire 1 8G nand2_p1g0_out $end
$var wire 1 9G nor2_G_0_out $end
$var wire 1 :G G_bar $end

$scope module not1_c0_0 $end
$var wire 1 $G in1 $end
$var wire 1 +G out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 #G in1 $end
$var wire 1 0F in2 $end
$var wire 1 /G out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 +G in1 $end
$var wire 1 /G in2 $end
$var wire 1 ~F out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 &G in1 $end
$var wire 1 ,G out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 %G in1 $end
$var wire 1 ~F in2 $end
$var wire 1 0G out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 ,G in1 $end
$var wire 1 0G in2 $end
$var wire 1 !G out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 (G in1 $end
$var wire 1 -G out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 'G in1 $end
$var wire 1 !G in2 $end
$var wire 1 1G out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 -G in1 $end
$var wire 1 1G in2 $end
$var wire 1 "G out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 *G in1 $end
$var wire 1 .G out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 )G in1 $end
$var wire 1 "G in2 $end
$var wire 1 2G out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 .G in1 $end
$var wire 1 2G in2 $end
$var wire 1 }F out $end
$upscope $end

$scope module nand2_p32 $end
$var wire 1 )G in1 $end
$var wire 1 'G in2 $end
$var wire 1 3G out $end
$upscope $end

$scope module nand2_p10 $end
$var wire 1 %G in1 $end
$var wire 1 #G in2 $end
$var wire 1 4G out $end
$upscope $end

$scope module nor2_P $end
$var wire 1 3G in1 $end
$var wire 1 4G in2 $end
$var wire 1 5F out $end
$upscope $end

$scope module nand2_p3g2 $end
$var wire 1 )G in1 $end
$var wire 1 (G in2 $end
$var wire 1 5G out $end
$upscope $end

$scope module nand2_p3p2g1 $end
$var wire 1 )G in1 $end
$var wire 1 'G in2 $end
$var wire 1 &G in3 $end
$var wire 1 6G out $end
$upscope $end

$scope module nand3_G_0 $end
$var wire 1 .G in1 $end
$var wire 1 5G in2 $end
$var wire 1 6G in3 $end
$var wire 1 7G out $end
$upscope $end

$scope module nand2_p1g0 $end
$var wire 1 %G in1 $end
$var wire 1 $G in2 $end
$var wire 1 8G out $end
$upscope $end

$scope module nor2_G_0 $end
$var wire 1 3G in1 $end
$var wire 1 8G in2 $end
$var wire 1 9G out $end
$upscope $end

$scope module nor2_G $end
$var wire 1 7G in1 $end
$var wire 1 9G in2 $end
$var wire 1 :G out $end
$upscope $end

$scope module not1_G $end
$var wire 1 :G in1 $end
$var wire 1 =F out $end
$upscope $end

$scope module fulladder_0 $end
$var wire 1 DE A $end
$var wire 1 TE B $end
$var wire 1 0F C_in $end
$var wire 1 #G p $end
$var wire 1 $G g $end
$var wire 1 bD S $end
$var wire 1 ;G C_out $end
$var wire 1 <G g_bar $end
$var wire 1 =G p_bar $end
$var wire 1 >G nand2_1_out $end
$var wire 1 ?G nand2_2_out $end
$var wire 1 @G nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 DE in1 $end
$var wire 1 TE in2 $end
$var wire 1 <G out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 <G in1 $end
$var wire 1 $G out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 DE in1 $end
$var wire 1 TE in2 $end
$var wire 1 =G out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 =G in1 $end
$var wire 1 #G out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 DE in1 $end
$var wire 1 TE in2 $end
$var wire 1 >G out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 DE in1 $end
$var wire 1 0F in2 $end
$var wire 1 ?G out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 TE in1 $end
$var wire 1 0F in2 $end
$var wire 1 @G out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 >G in1 $end
$var wire 1 ?G in2 $end
$var wire 1 @G in3 $end
$var wire 1 ;G out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 DE in1 $end
$var wire 1 TE in2 $end
$var wire 1 0F in3 $end
$var wire 1 bD out $end
$upscope $end
$upscope $end

$scope module fulladder_1 $end
$var wire 1 CE A $end
$var wire 1 SE B $end
$var wire 1 ~F C_in $end
$var wire 1 %G p $end
$var wire 1 &G g $end
$var wire 1 aD S $end
$var wire 1 AG C_out $end
$var wire 1 BG g_bar $end
$var wire 1 CG p_bar $end
$var wire 1 DG nand2_1_out $end
$var wire 1 EG nand2_2_out $end
$var wire 1 FG nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 CE in1 $end
$var wire 1 SE in2 $end
$var wire 1 BG out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 BG in1 $end
$var wire 1 &G out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 CE in1 $end
$var wire 1 SE in2 $end
$var wire 1 CG out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 CG in1 $end
$var wire 1 %G out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 CE in1 $end
$var wire 1 SE in2 $end
$var wire 1 DG out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 CE in1 $end
$var wire 1 ~F in2 $end
$var wire 1 EG out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 SE in1 $end
$var wire 1 ~F in2 $end
$var wire 1 FG out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 DG in1 $end
$var wire 1 EG in2 $end
$var wire 1 FG in3 $end
$var wire 1 AG out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 CE in1 $end
$var wire 1 SE in2 $end
$var wire 1 ~F in3 $end
$var wire 1 aD out $end
$upscope $end
$upscope $end

$scope module fulladder_2 $end
$var wire 1 BE A $end
$var wire 1 RE B $end
$var wire 1 !G C_in $end
$var wire 1 'G p $end
$var wire 1 (G g $end
$var wire 1 `D S $end
$var wire 1 GG C_out $end
$var wire 1 HG g_bar $end
$var wire 1 IG p_bar $end
$var wire 1 JG nand2_1_out $end
$var wire 1 KG nand2_2_out $end
$var wire 1 LG nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 BE in1 $end
$var wire 1 RE in2 $end
$var wire 1 HG out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 HG in1 $end
$var wire 1 (G out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 BE in1 $end
$var wire 1 RE in2 $end
$var wire 1 IG out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 IG in1 $end
$var wire 1 'G out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 BE in1 $end
$var wire 1 RE in2 $end
$var wire 1 JG out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 BE in1 $end
$var wire 1 !G in2 $end
$var wire 1 KG out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 RE in1 $end
$var wire 1 !G in2 $end
$var wire 1 LG out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 JG in1 $end
$var wire 1 KG in2 $end
$var wire 1 LG in3 $end
$var wire 1 GG out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 BE in1 $end
$var wire 1 RE in2 $end
$var wire 1 !G in3 $end
$var wire 1 `D out $end
$upscope $end
$upscope $end

$scope module fulladder_3 $end
$var wire 1 AE A $end
$var wire 1 QE B $end
$var wire 1 "G C_in $end
$var wire 1 )G p $end
$var wire 1 *G g $end
$var wire 1 _D S $end
$var wire 1 MG C_out $end
$var wire 1 NG g_bar $end
$var wire 1 OG p_bar $end
$var wire 1 PG nand2_1_out $end
$var wire 1 QG nand2_2_out $end
$var wire 1 RG nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 AE in1 $end
$var wire 1 QE in2 $end
$var wire 1 NG out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 NG in1 $end
$var wire 1 *G out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 AE in1 $end
$var wire 1 QE in2 $end
$var wire 1 OG out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 OG in1 $end
$var wire 1 )G out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 AE in1 $end
$var wire 1 QE in2 $end
$var wire 1 PG out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 AE in1 $end
$var wire 1 "G in2 $end
$var wire 1 QG out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 QE in1 $end
$var wire 1 "G in2 $end
$var wire 1 RG out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 PG in1 $end
$var wire 1 QG in2 $end
$var wire 1 RG in3 $end
$var wire 1 MG out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 AE in1 $end
$var wire 1 QE in2 $end
$var wire 1 "G in3 $end
$var wire 1 _D out $end
$upscope $end
$upscope $end
$upscope $end

$scope module cla4_2 $end
$var parameter 32 SG N $end
$var wire 1 =E A [3] $end
$var wire 1 >E A [2] $end
$var wire 1 ?E A [1] $end
$var wire 1 @E A [0] $end
$var wire 1 ME B [3] $end
$var wire 1 NE B [2] $end
$var wire 1 OE B [1] $end
$var wire 1 PE B [0] $end
$var wire 1 1F C_in $end
$var wire 1 [D S [3] $end
$var wire 1 \D S [2] $end
$var wire 1 ]D S [1] $end
$var wire 1 ^D S [0] $end
$var wire 1 7F P $end
$var wire 1 ?F G $end
$var wire 1 TG C_out $end
$var wire 1 UG c0 $end
$var wire 1 VG c1 $end
$var wire 1 WG c2 $end
$var wire 1 XG p0 $end
$var wire 1 YG g0 $end
$var wire 1 ZG p1 $end
$var wire 1 [G g1 $end
$var wire 1 \G p2 $end
$var wire 1 ]G g2 $end
$var wire 1 ^G p3 $end
$var wire 1 _G g3 $end
$var wire 1 `G g0_bar $end
$var wire 1 aG g1_bar $end
$var wire 1 bG g2_bar $end
$var wire 1 cG g3_bar $end
$var wire 1 dG nand2_c0_0_out $end
$var wire 1 eG nand2_c1_0_out $end
$var wire 1 fG nand2_c2_0_out $end
$var wire 1 gG nand2_c3_0_out $end
$var wire 1 hG nand2_p3_p2 $end
$var wire 1 iG nand2_p1_p0 $end
$var wire 1 jG nand2_p3g2_out $end
$var wire 1 kG nand2_p3p2g1_out $end
$var wire 1 lG nand3_G_0_out $end
$var wire 1 mG nand2_p1g0_out $end
$var wire 1 nG nor2_G_0_out $end
$var wire 1 oG G_bar $end

$scope module not1_c0_0 $end
$var wire 1 YG in1 $end
$var wire 1 `G out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 XG in1 $end
$var wire 1 1F in2 $end
$var wire 1 dG out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 `G in1 $end
$var wire 1 dG in2 $end
$var wire 1 UG out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 [G in1 $end
$var wire 1 aG out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 ZG in1 $end
$var wire 1 UG in2 $end
$var wire 1 eG out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 aG in1 $end
$var wire 1 eG in2 $end
$var wire 1 VG out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 ]G in1 $end
$var wire 1 bG out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 \G in1 $end
$var wire 1 VG in2 $end
$var wire 1 fG out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 bG in1 $end
$var wire 1 fG in2 $end
$var wire 1 WG out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 _G in1 $end
$var wire 1 cG out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 ^G in1 $end
$var wire 1 WG in2 $end
$var wire 1 gG out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 cG in1 $end
$var wire 1 gG in2 $end
$var wire 1 TG out $end
$upscope $end

$scope module nand2_p32 $end
$var wire 1 ^G in1 $end
$var wire 1 \G in2 $end
$var wire 1 hG out $end
$upscope $end

$scope module nand2_p10 $end
$var wire 1 ZG in1 $end
$var wire 1 XG in2 $end
$var wire 1 iG out $end
$upscope $end

$scope module nor2_P $end
$var wire 1 hG in1 $end
$var wire 1 iG in2 $end
$var wire 1 7F out $end
$upscope $end

$scope module nand2_p3g2 $end
$var wire 1 ^G in1 $end
$var wire 1 ]G in2 $end
$var wire 1 jG out $end
$upscope $end

$scope module nand2_p3p2g1 $end
$var wire 1 ^G in1 $end
$var wire 1 \G in2 $end
$var wire 1 [G in3 $end
$var wire 1 kG out $end
$upscope $end

$scope module nand3_G_0 $end
$var wire 1 cG in1 $end
$var wire 1 jG in2 $end
$var wire 1 kG in3 $end
$var wire 1 lG out $end
$upscope $end

$scope module nand2_p1g0 $end
$var wire 1 ZG in1 $end
$var wire 1 YG in2 $end
$var wire 1 mG out $end
$upscope $end

$scope module nor2_G_0 $end
$var wire 1 hG in1 $end
$var wire 1 mG in2 $end
$var wire 1 nG out $end
$upscope $end

$scope module nor2_G $end
$var wire 1 lG in1 $end
$var wire 1 nG in2 $end
$var wire 1 oG out $end
$upscope $end

$scope module not1_G $end
$var wire 1 oG in1 $end
$var wire 1 ?F out $end
$upscope $end

$scope module fulladder_0 $end
$var wire 1 @E A $end
$var wire 1 PE B $end
$var wire 1 1F C_in $end
$var wire 1 XG p $end
$var wire 1 YG g $end
$var wire 1 ^D S $end
$var wire 1 pG C_out $end
$var wire 1 qG g_bar $end
$var wire 1 rG p_bar $end
$var wire 1 sG nand2_1_out $end
$var wire 1 tG nand2_2_out $end
$var wire 1 uG nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 @E in1 $end
$var wire 1 PE in2 $end
$var wire 1 qG out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 qG in1 $end
$var wire 1 YG out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 @E in1 $end
$var wire 1 PE in2 $end
$var wire 1 rG out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 rG in1 $end
$var wire 1 XG out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 @E in1 $end
$var wire 1 PE in2 $end
$var wire 1 sG out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 @E in1 $end
$var wire 1 1F in2 $end
$var wire 1 tG out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 PE in1 $end
$var wire 1 1F in2 $end
$var wire 1 uG out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 sG in1 $end
$var wire 1 tG in2 $end
$var wire 1 uG in3 $end
$var wire 1 pG out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 @E in1 $end
$var wire 1 PE in2 $end
$var wire 1 1F in3 $end
$var wire 1 ^D out $end
$upscope $end
$upscope $end

$scope module fulladder_1 $end
$var wire 1 ?E A $end
$var wire 1 OE B $end
$var wire 1 UG C_in $end
$var wire 1 ZG p $end
$var wire 1 [G g $end
$var wire 1 ]D S $end
$var wire 1 vG C_out $end
$var wire 1 wG g_bar $end
$var wire 1 xG p_bar $end
$var wire 1 yG nand2_1_out $end
$var wire 1 zG nand2_2_out $end
$var wire 1 {G nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 ?E in1 $end
$var wire 1 OE in2 $end
$var wire 1 wG out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 wG in1 $end
$var wire 1 [G out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 ?E in1 $end
$var wire 1 OE in2 $end
$var wire 1 xG out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 xG in1 $end
$var wire 1 ZG out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 ?E in1 $end
$var wire 1 OE in2 $end
$var wire 1 yG out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 ?E in1 $end
$var wire 1 UG in2 $end
$var wire 1 zG out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 OE in1 $end
$var wire 1 UG in2 $end
$var wire 1 {G out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 yG in1 $end
$var wire 1 zG in2 $end
$var wire 1 {G in3 $end
$var wire 1 vG out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 ?E in1 $end
$var wire 1 OE in2 $end
$var wire 1 UG in3 $end
$var wire 1 ]D out $end
$upscope $end
$upscope $end

$scope module fulladder_2 $end
$var wire 1 >E A $end
$var wire 1 NE B $end
$var wire 1 VG C_in $end
$var wire 1 \G p $end
$var wire 1 ]G g $end
$var wire 1 \D S $end
$var wire 1 |G C_out $end
$var wire 1 }G g_bar $end
$var wire 1 ~G p_bar $end
$var wire 1 !H nand2_1_out $end
$var wire 1 "H nand2_2_out $end
$var wire 1 #H nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 >E in1 $end
$var wire 1 NE in2 $end
$var wire 1 }G out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 }G in1 $end
$var wire 1 ]G out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 >E in1 $end
$var wire 1 NE in2 $end
$var wire 1 ~G out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 ~G in1 $end
$var wire 1 \G out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 >E in1 $end
$var wire 1 NE in2 $end
$var wire 1 !H out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 >E in1 $end
$var wire 1 VG in2 $end
$var wire 1 "H out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 NE in1 $end
$var wire 1 VG in2 $end
$var wire 1 #H out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 !H in1 $end
$var wire 1 "H in2 $end
$var wire 1 #H in3 $end
$var wire 1 |G out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 >E in1 $end
$var wire 1 NE in2 $end
$var wire 1 VG in3 $end
$var wire 1 \D out $end
$upscope $end
$upscope $end

$scope module fulladder_3 $end
$var wire 1 =E A $end
$var wire 1 ME B $end
$var wire 1 WG C_in $end
$var wire 1 ^G p $end
$var wire 1 _G g $end
$var wire 1 [D S $end
$var wire 1 $H C_out $end
$var wire 1 %H g_bar $end
$var wire 1 &H p_bar $end
$var wire 1 'H nand2_1_out $end
$var wire 1 (H nand2_2_out $end
$var wire 1 )H nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 =E in1 $end
$var wire 1 ME in2 $end
$var wire 1 %H out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 %H in1 $end
$var wire 1 _G out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 =E in1 $end
$var wire 1 ME in2 $end
$var wire 1 &H out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 &H in1 $end
$var wire 1 ^G out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 =E in1 $end
$var wire 1 ME in2 $end
$var wire 1 'H out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 =E in1 $end
$var wire 1 WG in2 $end
$var wire 1 (H out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 ME in1 $end
$var wire 1 WG in2 $end
$var wire 1 )H out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 'H in1 $end
$var wire 1 (H in2 $end
$var wire 1 )H in3 $end
$var wire 1 $H out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 =E in1 $end
$var wire 1 ME in2 $end
$var wire 1 WG in3 $end
$var wire 1 [D out $end
$upscope $end
$upscope $end
$upscope $end

$scope module cla4_3 $end
$var parameter 32 *H N $end
$var wire 1 9E A [3] $end
$var wire 1 :E A [2] $end
$var wire 1 ;E A [1] $end
$var wire 1 <E A [0] $end
$var wire 1 IE B [3] $end
$var wire 1 JE B [2] $end
$var wire 1 KE B [1] $end
$var wire 1 LE B [0] $end
$var wire 1 2F C_in $end
$var wire 1 WD S [3] $end
$var wire 1 XD S [2] $end
$var wire 1 YD S [1] $end
$var wire 1 ZD S [0] $end
$var wire 1 9F P $end
$var wire 1 AF G $end
$var wire 1 +H C_out $end
$var wire 1 ,H c0 $end
$var wire 1 -H c1 $end
$var wire 1 .H c2 $end
$var wire 1 /H p0 $end
$var wire 1 0H g0 $end
$var wire 1 1H p1 $end
$var wire 1 2H g1 $end
$var wire 1 3H p2 $end
$var wire 1 4H g2 $end
$var wire 1 5H p3 $end
$var wire 1 6H g3 $end
$var wire 1 7H g0_bar $end
$var wire 1 8H g1_bar $end
$var wire 1 9H g2_bar $end
$var wire 1 :H g3_bar $end
$var wire 1 ;H nand2_c0_0_out $end
$var wire 1 <H nand2_c1_0_out $end
$var wire 1 =H nand2_c2_0_out $end
$var wire 1 >H nand2_c3_0_out $end
$var wire 1 ?H nand2_p3_p2 $end
$var wire 1 @H nand2_p1_p0 $end
$var wire 1 AH nand2_p3g2_out $end
$var wire 1 BH nand2_p3p2g1_out $end
$var wire 1 CH nand3_G_0_out $end
$var wire 1 DH nand2_p1g0_out $end
$var wire 1 EH nor2_G_0_out $end
$var wire 1 FH G_bar $end

$scope module not1_c0_0 $end
$var wire 1 0H in1 $end
$var wire 1 7H out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 /H in1 $end
$var wire 1 2F in2 $end
$var wire 1 ;H out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 7H in1 $end
$var wire 1 ;H in2 $end
$var wire 1 ,H out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 2H in1 $end
$var wire 1 8H out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 1H in1 $end
$var wire 1 ,H in2 $end
$var wire 1 <H out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 8H in1 $end
$var wire 1 <H in2 $end
$var wire 1 -H out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 4H in1 $end
$var wire 1 9H out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 3H in1 $end
$var wire 1 -H in2 $end
$var wire 1 =H out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 9H in1 $end
$var wire 1 =H in2 $end
$var wire 1 .H out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 6H in1 $end
$var wire 1 :H out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 5H in1 $end
$var wire 1 .H in2 $end
$var wire 1 >H out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 :H in1 $end
$var wire 1 >H in2 $end
$var wire 1 +H out $end
$upscope $end

$scope module nand2_p32 $end
$var wire 1 5H in1 $end
$var wire 1 3H in2 $end
$var wire 1 ?H out $end
$upscope $end

$scope module nand2_p10 $end
$var wire 1 1H in1 $end
$var wire 1 /H in2 $end
$var wire 1 @H out $end
$upscope $end

$scope module nor2_P $end
$var wire 1 ?H in1 $end
$var wire 1 @H in2 $end
$var wire 1 9F out $end
$upscope $end

$scope module nand2_p3g2 $end
$var wire 1 5H in1 $end
$var wire 1 4H in2 $end
$var wire 1 AH out $end
$upscope $end

$scope module nand2_p3p2g1 $end
$var wire 1 5H in1 $end
$var wire 1 3H in2 $end
$var wire 1 2H in3 $end
$var wire 1 BH out $end
$upscope $end

$scope module nand3_G_0 $end
$var wire 1 :H in1 $end
$var wire 1 AH in2 $end
$var wire 1 BH in3 $end
$var wire 1 CH out $end
$upscope $end

$scope module nand2_p1g0 $end
$var wire 1 1H in1 $end
$var wire 1 0H in2 $end
$var wire 1 DH out $end
$upscope $end

$scope module nor2_G_0 $end
$var wire 1 ?H in1 $end
$var wire 1 DH in2 $end
$var wire 1 EH out $end
$upscope $end

$scope module nor2_G $end
$var wire 1 CH in1 $end
$var wire 1 EH in2 $end
$var wire 1 FH out $end
$upscope $end

$scope module not1_G $end
$var wire 1 FH in1 $end
$var wire 1 AF out $end
$upscope $end

$scope module fulladder_0 $end
$var wire 1 <E A $end
$var wire 1 LE B $end
$var wire 1 2F C_in $end
$var wire 1 /H p $end
$var wire 1 0H g $end
$var wire 1 ZD S $end
$var wire 1 GH C_out $end
$var wire 1 HH g_bar $end
$var wire 1 IH p_bar $end
$var wire 1 JH nand2_1_out $end
$var wire 1 KH nand2_2_out $end
$var wire 1 LH nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 <E in1 $end
$var wire 1 LE in2 $end
$var wire 1 HH out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 HH in1 $end
$var wire 1 0H out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 <E in1 $end
$var wire 1 LE in2 $end
$var wire 1 IH out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 IH in1 $end
$var wire 1 /H out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 <E in1 $end
$var wire 1 LE in2 $end
$var wire 1 JH out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 <E in1 $end
$var wire 1 2F in2 $end
$var wire 1 KH out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 LE in1 $end
$var wire 1 2F in2 $end
$var wire 1 LH out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 JH in1 $end
$var wire 1 KH in2 $end
$var wire 1 LH in3 $end
$var wire 1 GH out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 <E in1 $end
$var wire 1 LE in2 $end
$var wire 1 2F in3 $end
$var wire 1 ZD out $end
$upscope $end
$upscope $end

$scope module fulladder_1 $end
$var wire 1 ;E A $end
$var wire 1 KE B $end
$var wire 1 ,H C_in $end
$var wire 1 1H p $end
$var wire 1 2H g $end
$var wire 1 YD S $end
$var wire 1 MH C_out $end
$var wire 1 NH g_bar $end
$var wire 1 OH p_bar $end
$var wire 1 PH nand2_1_out $end
$var wire 1 QH nand2_2_out $end
$var wire 1 RH nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 ;E in1 $end
$var wire 1 KE in2 $end
$var wire 1 NH out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 NH in1 $end
$var wire 1 2H out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 ;E in1 $end
$var wire 1 KE in2 $end
$var wire 1 OH out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 OH in1 $end
$var wire 1 1H out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 ;E in1 $end
$var wire 1 KE in2 $end
$var wire 1 PH out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 ;E in1 $end
$var wire 1 ,H in2 $end
$var wire 1 QH out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 KE in1 $end
$var wire 1 ,H in2 $end
$var wire 1 RH out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 PH in1 $end
$var wire 1 QH in2 $end
$var wire 1 RH in3 $end
$var wire 1 MH out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 ;E in1 $end
$var wire 1 KE in2 $end
$var wire 1 ,H in3 $end
$var wire 1 YD out $end
$upscope $end
$upscope $end

$scope module fulladder_2 $end
$var wire 1 :E A $end
$var wire 1 JE B $end
$var wire 1 -H C_in $end
$var wire 1 3H p $end
$var wire 1 4H g $end
$var wire 1 XD S $end
$var wire 1 SH C_out $end
$var wire 1 TH g_bar $end
$var wire 1 UH p_bar $end
$var wire 1 VH nand2_1_out $end
$var wire 1 WH nand2_2_out $end
$var wire 1 XH nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 :E in1 $end
$var wire 1 JE in2 $end
$var wire 1 TH out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 TH in1 $end
$var wire 1 4H out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 :E in1 $end
$var wire 1 JE in2 $end
$var wire 1 UH out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 UH in1 $end
$var wire 1 3H out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 :E in1 $end
$var wire 1 JE in2 $end
$var wire 1 VH out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 :E in1 $end
$var wire 1 -H in2 $end
$var wire 1 WH out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 JE in1 $end
$var wire 1 -H in2 $end
$var wire 1 XH out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 VH in1 $end
$var wire 1 WH in2 $end
$var wire 1 XH in3 $end
$var wire 1 SH out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 :E in1 $end
$var wire 1 JE in2 $end
$var wire 1 -H in3 $end
$var wire 1 XD out $end
$upscope $end
$upscope $end

$scope module fulladder_3 $end
$var wire 1 9E A $end
$var wire 1 IE B $end
$var wire 1 .H C_in $end
$var wire 1 5H p $end
$var wire 1 6H g $end
$var wire 1 WD S $end
$var wire 1 YH C_out $end
$var wire 1 ZH g_bar $end
$var wire 1 [H p_bar $end
$var wire 1 \H nand2_1_out $end
$var wire 1 ]H nand2_2_out $end
$var wire 1 ^H nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 9E in1 $end
$var wire 1 IE in2 $end
$var wire 1 ZH out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 ZH in1 $end
$var wire 1 6H out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 9E in1 $end
$var wire 1 IE in2 $end
$var wire 1 [H out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 [H in1 $end
$var wire 1 5H out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 9E in1 $end
$var wire 1 IE in2 $end
$var wire 1 \H out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 9E in1 $end
$var wire 1 .H in2 $end
$var wire 1 ]H out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 IE in1 $end
$var wire 1 .H in2 $end
$var wire 1 ^H out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 \H in1 $end
$var wire 1 ]H in2 $end
$var wire 1 ^H in3 $end
$var wire 1 YH out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 9E in1 $end
$var wire 1 IE in2 $end
$var wire 1 .H in3 $end
$var wire 1 WD out $end
$upscope $end
$upscope $end
$upscope $end

$scope module not1_c0_0 $end
$var wire 1 ;F in1 $end
$var wire 1 <F out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 3F in1 $end
$var wire 1 rC in2 $end
$var wire 1 CF out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 <F in1 $end
$var wire 1 CF in2 $end
$var wire 1 0F out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 =F in1 $end
$var wire 1 >F out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 5F in1 $end
$var wire 1 0F in2 $end
$var wire 1 DF out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 >F in1 $end
$var wire 1 DF in2 $end
$var wire 1 1F out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 ?F in1 $end
$var wire 1 @F out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 7F in1 $end
$var wire 1 1F in2 $end
$var wire 1 EF out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 @F in1 $end
$var wire 1 EF in2 $end
$var wire 1 2F out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 AF in1 $end
$var wire 1 BF out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 9F in1 $end
$var wire 1 2F in2 $end
$var wire 1 FF out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 BF in1 $end
$var wire 1 FF in2 $end
$var wire 1 YE out $end
$upscope $end
$upscope $end

$scope module subtracter $end
$var parameter 32 _H N $end
$var wire 1 `H A [15] $end
$var wire 1 aH A [14] $end
$var wire 1 bH A [13] $end
$var wire 1 cH A [12] $end
$var wire 1 dH A [11] $end
$var wire 1 eH A [10] $end
$var wire 1 fH A [9] $end
$var wire 1 gH A [8] $end
$var wire 1 hH A [7] $end
$var wire 1 iH A [6] $end
$var wire 1 jH A [5] $end
$var wire 1 kH A [4] $end
$var wire 1 lH A [3] $end
$var wire 1 mH A [2] $end
$var wire 1 nH A [1] $end
$var wire 1 oH A [0] $end
$var wire 1 IE B [15] $end
$var wire 1 JE B [14] $end
$var wire 1 KE B [13] $end
$var wire 1 LE B [12] $end
$var wire 1 ME B [11] $end
$var wire 1 NE B [10] $end
$var wire 1 OE B [9] $end
$var wire 1 PE B [8] $end
$var wire 1 QE B [7] $end
$var wire 1 RE B [6] $end
$var wire 1 SE B [5] $end
$var wire 1 TE B [4] $end
$var wire 1 UE B [3] $end
$var wire 1 VE B [2] $end
$var wire 1 WE B [1] $end
$var wire 1 XE B [0] $end
$var wire 1 pH C_in $end
$var wire 1 )E S [15] $end
$var wire 1 *E S [14] $end
$var wire 1 +E S [13] $end
$var wire 1 ,E S [12] $end
$var wire 1 -E S [11] $end
$var wire 1 .E S [10] $end
$var wire 1 /E S [9] $end
$var wire 1 0E S [8] $end
$var wire 1 1E S [7] $end
$var wire 1 2E S [6] $end
$var wire 1 3E S [5] $end
$var wire 1 4E S [4] $end
$var wire 1 5E S [3] $end
$var wire 1 6E S [2] $end
$var wire 1 7E S [1] $end
$var wire 1 8E S [0] $end
$var wire 1 qH C_out $end
$var wire 1 rH C0 $end
$var wire 1 sH C1 $end
$var wire 1 tH C2 $end
$var wire 1 uH P0 $end
$var wire 1 vH P0_bar $end
$var wire 1 wH P1 $end
$var wire 1 xH P1_bar $end
$var wire 1 yH P2 $end
$var wire 1 zH P2_bar $end
$var wire 1 {H P3 $end
$var wire 1 |H P3_bar $end
$var wire 1 }H G0 $end
$var wire 1 ~H G0_bar $end
$var wire 1 !I G1 $end
$var wire 1 "I G1_bar $end
$var wire 1 #I G2 $end
$var wire 1 $I G2_bar $end
$var wire 1 %I G3 $end
$var wire 1 &I G3_bar $end
$var wire 1 'I nand2_c0_0_out $end
$var wire 1 (I nand2_c1_0_out $end
$var wire 1 )I nand2_c2_0_out $end
$var wire 1 *I nand2_c3_0_out $end

$scope module cla4_0 $end
$var parameter 32 +I N $end
$var wire 1 lH A [3] $end
$var wire 1 mH A [2] $end
$var wire 1 nH A [1] $end
$var wire 1 oH A [0] $end
$var wire 1 UE B [3] $end
$var wire 1 VE B [2] $end
$var wire 1 WE B [1] $end
$var wire 1 XE B [0] $end
$var wire 1 pH C_in $end
$var wire 1 5E S [3] $end
$var wire 1 6E S [2] $end
$var wire 1 7E S [1] $end
$var wire 1 8E S [0] $end
$var wire 1 uH P $end
$var wire 1 }H G $end
$var wire 1 ,I C_out $end
$var wire 1 -I c0 $end
$var wire 1 .I c1 $end
$var wire 1 /I c2 $end
$var wire 1 0I p0 $end
$var wire 1 1I g0 $end
$var wire 1 2I p1 $end
$var wire 1 3I g1 $end
$var wire 1 4I p2 $end
$var wire 1 5I g2 $end
$var wire 1 6I p3 $end
$var wire 1 7I g3 $end
$var wire 1 8I g0_bar $end
$var wire 1 9I g1_bar $end
$var wire 1 :I g2_bar $end
$var wire 1 ;I g3_bar $end
$var wire 1 <I nand2_c0_0_out $end
$var wire 1 =I nand2_c1_0_out $end
$var wire 1 >I nand2_c2_0_out $end
$var wire 1 ?I nand2_c3_0_out $end
$var wire 1 @I nand2_p3_p2 $end
$var wire 1 AI nand2_p1_p0 $end
$var wire 1 BI nand2_p3g2_out $end
$var wire 1 CI nand2_p3p2g1_out $end
$var wire 1 DI nand3_G_0_out $end
$var wire 1 EI nand2_p1g0_out $end
$var wire 1 FI nor2_G_0_out $end
$var wire 1 GI G_bar $end

$scope module not1_c0_0 $end
$var wire 1 1I in1 $end
$var wire 1 8I out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 0I in1 $end
$var wire 1 pH in2 $end
$var wire 1 <I out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 8I in1 $end
$var wire 1 <I in2 $end
$var wire 1 -I out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 3I in1 $end
$var wire 1 9I out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 2I in1 $end
$var wire 1 -I in2 $end
$var wire 1 =I out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 9I in1 $end
$var wire 1 =I in2 $end
$var wire 1 .I out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 5I in1 $end
$var wire 1 :I out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 4I in1 $end
$var wire 1 .I in2 $end
$var wire 1 >I out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 :I in1 $end
$var wire 1 >I in2 $end
$var wire 1 /I out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 7I in1 $end
$var wire 1 ;I out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 6I in1 $end
$var wire 1 /I in2 $end
$var wire 1 ?I out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 ;I in1 $end
$var wire 1 ?I in2 $end
$var wire 1 ,I out $end
$upscope $end

$scope module nand2_p32 $end
$var wire 1 6I in1 $end
$var wire 1 4I in2 $end
$var wire 1 @I out $end
$upscope $end

$scope module nand2_p10 $end
$var wire 1 2I in1 $end
$var wire 1 0I in2 $end
$var wire 1 AI out $end
$upscope $end

$scope module nor2_P $end
$var wire 1 @I in1 $end
$var wire 1 AI in2 $end
$var wire 1 uH out $end
$upscope $end

$scope module nand2_p3g2 $end
$var wire 1 6I in1 $end
$var wire 1 5I in2 $end
$var wire 1 BI out $end
$upscope $end

$scope module nand2_p3p2g1 $end
$var wire 1 6I in1 $end
$var wire 1 4I in2 $end
$var wire 1 3I in3 $end
$var wire 1 CI out $end
$upscope $end

$scope module nand3_G_0 $end
$var wire 1 ;I in1 $end
$var wire 1 BI in2 $end
$var wire 1 CI in3 $end
$var wire 1 DI out $end
$upscope $end

$scope module nand2_p1g0 $end
$var wire 1 2I in1 $end
$var wire 1 1I in2 $end
$var wire 1 EI out $end
$upscope $end

$scope module nor2_G_0 $end
$var wire 1 @I in1 $end
$var wire 1 EI in2 $end
$var wire 1 FI out $end
$upscope $end

$scope module nor2_G $end
$var wire 1 DI in1 $end
$var wire 1 FI in2 $end
$var wire 1 GI out $end
$upscope $end

$scope module not1_G $end
$var wire 1 GI in1 $end
$var wire 1 }H out $end
$upscope $end

$scope module fulladder_0 $end
$var wire 1 oH A $end
$var wire 1 XE B $end
$var wire 1 pH C_in $end
$var wire 1 0I p $end
$var wire 1 1I g $end
$var wire 1 8E S $end
$var wire 1 HI C_out $end
$var wire 1 II g_bar $end
$var wire 1 JI p_bar $end
$var wire 1 KI nand2_1_out $end
$var wire 1 LI nand2_2_out $end
$var wire 1 MI nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 oH in1 $end
$var wire 1 XE in2 $end
$var wire 1 II out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 II in1 $end
$var wire 1 1I out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 oH in1 $end
$var wire 1 XE in2 $end
$var wire 1 JI out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 JI in1 $end
$var wire 1 0I out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 oH in1 $end
$var wire 1 XE in2 $end
$var wire 1 KI out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 oH in1 $end
$var wire 1 pH in2 $end
$var wire 1 LI out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 XE in1 $end
$var wire 1 pH in2 $end
$var wire 1 MI out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 KI in1 $end
$var wire 1 LI in2 $end
$var wire 1 MI in3 $end
$var wire 1 HI out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 oH in1 $end
$var wire 1 XE in2 $end
$var wire 1 pH in3 $end
$var wire 1 8E out $end
$upscope $end
$upscope $end

$scope module fulladder_1 $end
$var wire 1 nH A $end
$var wire 1 WE B $end
$var wire 1 -I C_in $end
$var wire 1 2I p $end
$var wire 1 3I g $end
$var wire 1 7E S $end
$var wire 1 NI C_out $end
$var wire 1 OI g_bar $end
$var wire 1 PI p_bar $end
$var wire 1 QI nand2_1_out $end
$var wire 1 RI nand2_2_out $end
$var wire 1 SI nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 nH in1 $end
$var wire 1 WE in2 $end
$var wire 1 OI out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 OI in1 $end
$var wire 1 3I out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 nH in1 $end
$var wire 1 WE in2 $end
$var wire 1 PI out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 PI in1 $end
$var wire 1 2I out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 nH in1 $end
$var wire 1 WE in2 $end
$var wire 1 QI out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 nH in1 $end
$var wire 1 -I in2 $end
$var wire 1 RI out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 WE in1 $end
$var wire 1 -I in2 $end
$var wire 1 SI out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 QI in1 $end
$var wire 1 RI in2 $end
$var wire 1 SI in3 $end
$var wire 1 NI out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 nH in1 $end
$var wire 1 WE in2 $end
$var wire 1 -I in3 $end
$var wire 1 7E out $end
$upscope $end
$upscope $end

$scope module fulladder_2 $end
$var wire 1 mH A $end
$var wire 1 VE B $end
$var wire 1 .I C_in $end
$var wire 1 4I p $end
$var wire 1 5I g $end
$var wire 1 6E S $end
$var wire 1 TI C_out $end
$var wire 1 UI g_bar $end
$var wire 1 VI p_bar $end
$var wire 1 WI nand2_1_out $end
$var wire 1 XI nand2_2_out $end
$var wire 1 YI nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 mH in1 $end
$var wire 1 VE in2 $end
$var wire 1 UI out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 UI in1 $end
$var wire 1 5I out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 mH in1 $end
$var wire 1 VE in2 $end
$var wire 1 VI out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 VI in1 $end
$var wire 1 4I out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 mH in1 $end
$var wire 1 VE in2 $end
$var wire 1 WI out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 mH in1 $end
$var wire 1 .I in2 $end
$var wire 1 XI out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 VE in1 $end
$var wire 1 .I in2 $end
$var wire 1 YI out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 WI in1 $end
$var wire 1 XI in2 $end
$var wire 1 YI in3 $end
$var wire 1 TI out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 mH in1 $end
$var wire 1 VE in2 $end
$var wire 1 .I in3 $end
$var wire 1 6E out $end
$upscope $end
$upscope $end

$scope module fulladder_3 $end
$var wire 1 lH A $end
$var wire 1 UE B $end
$var wire 1 /I C_in $end
$var wire 1 6I p $end
$var wire 1 7I g $end
$var wire 1 5E S $end
$var wire 1 ZI C_out $end
$var wire 1 [I g_bar $end
$var wire 1 \I p_bar $end
$var wire 1 ]I nand2_1_out $end
$var wire 1 ^I nand2_2_out $end
$var wire 1 _I nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 lH in1 $end
$var wire 1 UE in2 $end
$var wire 1 [I out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 [I in1 $end
$var wire 1 7I out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 lH in1 $end
$var wire 1 UE in2 $end
$var wire 1 \I out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 \I in1 $end
$var wire 1 6I out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 lH in1 $end
$var wire 1 UE in2 $end
$var wire 1 ]I out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 lH in1 $end
$var wire 1 /I in2 $end
$var wire 1 ^I out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 UE in1 $end
$var wire 1 /I in2 $end
$var wire 1 _I out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 ]I in1 $end
$var wire 1 ^I in2 $end
$var wire 1 _I in3 $end
$var wire 1 ZI out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 lH in1 $end
$var wire 1 UE in2 $end
$var wire 1 /I in3 $end
$var wire 1 5E out $end
$upscope $end
$upscope $end
$upscope $end

$scope module cla4_1 $end
$var parameter 32 `I N $end
$var wire 1 hH A [3] $end
$var wire 1 iH A [2] $end
$var wire 1 jH A [1] $end
$var wire 1 kH A [0] $end
$var wire 1 QE B [3] $end
$var wire 1 RE B [2] $end
$var wire 1 SE B [1] $end
$var wire 1 TE B [0] $end
$var wire 1 rH C_in $end
$var wire 1 1E S [3] $end
$var wire 1 2E S [2] $end
$var wire 1 3E S [1] $end
$var wire 1 4E S [0] $end
$var wire 1 wH P $end
$var wire 1 !I G $end
$var wire 1 aI C_out $end
$var wire 1 bI c0 $end
$var wire 1 cI c1 $end
$var wire 1 dI c2 $end
$var wire 1 eI p0 $end
$var wire 1 fI g0 $end
$var wire 1 gI p1 $end
$var wire 1 hI g1 $end
$var wire 1 iI p2 $end
$var wire 1 jI g2 $end
$var wire 1 kI p3 $end
$var wire 1 lI g3 $end
$var wire 1 mI g0_bar $end
$var wire 1 nI g1_bar $end
$var wire 1 oI g2_bar $end
$var wire 1 pI g3_bar $end
$var wire 1 qI nand2_c0_0_out $end
$var wire 1 rI nand2_c1_0_out $end
$var wire 1 sI nand2_c2_0_out $end
$var wire 1 tI nand2_c3_0_out $end
$var wire 1 uI nand2_p3_p2 $end
$var wire 1 vI nand2_p1_p0 $end
$var wire 1 wI nand2_p3g2_out $end
$var wire 1 xI nand2_p3p2g1_out $end
$var wire 1 yI nand3_G_0_out $end
$var wire 1 zI nand2_p1g0_out $end
$var wire 1 {I nor2_G_0_out $end
$var wire 1 |I G_bar $end

$scope module not1_c0_0 $end
$var wire 1 fI in1 $end
$var wire 1 mI out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 eI in1 $end
$var wire 1 rH in2 $end
$var wire 1 qI out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 mI in1 $end
$var wire 1 qI in2 $end
$var wire 1 bI out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 hI in1 $end
$var wire 1 nI out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 gI in1 $end
$var wire 1 bI in2 $end
$var wire 1 rI out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 nI in1 $end
$var wire 1 rI in2 $end
$var wire 1 cI out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 jI in1 $end
$var wire 1 oI out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 iI in1 $end
$var wire 1 cI in2 $end
$var wire 1 sI out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 oI in1 $end
$var wire 1 sI in2 $end
$var wire 1 dI out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 lI in1 $end
$var wire 1 pI out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 kI in1 $end
$var wire 1 dI in2 $end
$var wire 1 tI out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 pI in1 $end
$var wire 1 tI in2 $end
$var wire 1 aI out $end
$upscope $end

$scope module nand2_p32 $end
$var wire 1 kI in1 $end
$var wire 1 iI in2 $end
$var wire 1 uI out $end
$upscope $end

$scope module nand2_p10 $end
$var wire 1 gI in1 $end
$var wire 1 eI in2 $end
$var wire 1 vI out $end
$upscope $end

$scope module nor2_P $end
$var wire 1 uI in1 $end
$var wire 1 vI in2 $end
$var wire 1 wH out $end
$upscope $end

$scope module nand2_p3g2 $end
$var wire 1 kI in1 $end
$var wire 1 jI in2 $end
$var wire 1 wI out $end
$upscope $end

$scope module nand2_p3p2g1 $end
$var wire 1 kI in1 $end
$var wire 1 iI in2 $end
$var wire 1 hI in3 $end
$var wire 1 xI out $end
$upscope $end

$scope module nand3_G_0 $end
$var wire 1 pI in1 $end
$var wire 1 wI in2 $end
$var wire 1 xI in3 $end
$var wire 1 yI out $end
$upscope $end

$scope module nand2_p1g0 $end
$var wire 1 gI in1 $end
$var wire 1 fI in2 $end
$var wire 1 zI out $end
$upscope $end

$scope module nor2_G_0 $end
$var wire 1 uI in1 $end
$var wire 1 zI in2 $end
$var wire 1 {I out $end
$upscope $end

$scope module nor2_G $end
$var wire 1 yI in1 $end
$var wire 1 {I in2 $end
$var wire 1 |I out $end
$upscope $end

$scope module not1_G $end
$var wire 1 |I in1 $end
$var wire 1 !I out $end
$upscope $end

$scope module fulladder_0 $end
$var wire 1 kH A $end
$var wire 1 TE B $end
$var wire 1 rH C_in $end
$var wire 1 eI p $end
$var wire 1 fI g $end
$var wire 1 4E S $end
$var wire 1 }I C_out $end
$var wire 1 ~I g_bar $end
$var wire 1 !J p_bar $end
$var wire 1 "J nand2_1_out $end
$var wire 1 #J nand2_2_out $end
$var wire 1 $J nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 kH in1 $end
$var wire 1 TE in2 $end
$var wire 1 ~I out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 ~I in1 $end
$var wire 1 fI out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 kH in1 $end
$var wire 1 TE in2 $end
$var wire 1 !J out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 !J in1 $end
$var wire 1 eI out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 kH in1 $end
$var wire 1 TE in2 $end
$var wire 1 "J out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 kH in1 $end
$var wire 1 rH in2 $end
$var wire 1 #J out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 TE in1 $end
$var wire 1 rH in2 $end
$var wire 1 $J out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 "J in1 $end
$var wire 1 #J in2 $end
$var wire 1 $J in3 $end
$var wire 1 }I out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 kH in1 $end
$var wire 1 TE in2 $end
$var wire 1 rH in3 $end
$var wire 1 4E out $end
$upscope $end
$upscope $end

$scope module fulladder_1 $end
$var wire 1 jH A $end
$var wire 1 SE B $end
$var wire 1 bI C_in $end
$var wire 1 gI p $end
$var wire 1 hI g $end
$var wire 1 3E S $end
$var wire 1 %J C_out $end
$var wire 1 &J g_bar $end
$var wire 1 'J p_bar $end
$var wire 1 (J nand2_1_out $end
$var wire 1 )J nand2_2_out $end
$var wire 1 *J nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 jH in1 $end
$var wire 1 SE in2 $end
$var wire 1 &J out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 &J in1 $end
$var wire 1 hI out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 jH in1 $end
$var wire 1 SE in2 $end
$var wire 1 'J out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 'J in1 $end
$var wire 1 gI out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 jH in1 $end
$var wire 1 SE in2 $end
$var wire 1 (J out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 jH in1 $end
$var wire 1 bI in2 $end
$var wire 1 )J out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 SE in1 $end
$var wire 1 bI in2 $end
$var wire 1 *J out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 (J in1 $end
$var wire 1 )J in2 $end
$var wire 1 *J in3 $end
$var wire 1 %J out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 jH in1 $end
$var wire 1 SE in2 $end
$var wire 1 bI in3 $end
$var wire 1 3E out $end
$upscope $end
$upscope $end

$scope module fulladder_2 $end
$var wire 1 iH A $end
$var wire 1 RE B $end
$var wire 1 cI C_in $end
$var wire 1 iI p $end
$var wire 1 jI g $end
$var wire 1 2E S $end
$var wire 1 +J C_out $end
$var wire 1 ,J g_bar $end
$var wire 1 -J p_bar $end
$var wire 1 .J nand2_1_out $end
$var wire 1 /J nand2_2_out $end
$var wire 1 0J nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 iH in1 $end
$var wire 1 RE in2 $end
$var wire 1 ,J out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 ,J in1 $end
$var wire 1 jI out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 iH in1 $end
$var wire 1 RE in2 $end
$var wire 1 -J out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 -J in1 $end
$var wire 1 iI out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 iH in1 $end
$var wire 1 RE in2 $end
$var wire 1 .J out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 iH in1 $end
$var wire 1 cI in2 $end
$var wire 1 /J out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 RE in1 $end
$var wire 1 cI in2 $end
$var wire 1 0J out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 .J in1 $end
$var wire 1 /J in2 $end
$var wire 1 0J in3 $end
$var wire 1 +J out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 iH in1 $end
$var wire 1 RE in2 $end
$var wire 1 cI in3 $end
$var wire 1 2E out $end
$upscope $end
$upscope $end

$scope module fulladder_3 $end
$var wire 1 hH A $end
$var wire 1 QE B $end
$var wire 1 dI C_in $end
$var wire 1 kI p $end
$var wire 1 lI g $end
$var wire 1 1E S $end
$var wire 1 1J C_out $end
$var wire 1 2J g_bar $end
$var wire 1 3J p_bar $end
$var wire 1 4J nand2_1_out $end
$var wire 1 5J nand2_2_out $end
$var wire 1 6J nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 hH in1 $end
$var wire 1 QE in2 $end
$var wire 1 2J out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 2J in1 $end
$var wire 1 lI out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 hH in1 $end
$var wire 1 QE in2 $end
$var wire 1 3J out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 3J in1 $end
$var wire 1 kI out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 hH in1 $end
$var wire 1 QE in2 $end
$var wire 1 4J out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 hH in1 $end
$var wire 1 dI in2 $end
$var wire 1 5J out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 QE in1 $end
$var wire 1 dI in2 $end
$var wire 1 6J out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 4J in1 $end
$var wire 1 5J in2 $end
$var wire 1 6J in3 $end
$var wire 1 1J out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 hH in1 $end
$var wire 1 QE in2 $end
$var wire 1 dI in3 $end
$var wire 1 1E out $end
$upscope $end
$upscope $end
$upscope $end

$scope module cla4_2 $end
$var parameter 32 7J N $end
$var wire 1 dH A [3] $end
$var wire 1 eH A [2] $end
$var wire 1 fH A [1] $end
$var wire 1 gH A [0] $end
$var wire 1 ME B [3] $end
$var wire 1 NE B [2] $end
$var wire 1 OE B [1] $end
$var wire 1 PE B [0] $end
$var wire 1 sH C_in $end
$var wire 1 -E S [3] $end
$var wire 1 .E S [2] $end
$var wire 1 /E S [1] $end
$var wire 1 0E S [0] $end
$var wire 1 yH P $end
$var wire 1 #I G $end
$var wire 1 8J C_out $end
$var wire 1 9J c0 $end
$var wire 1 :J c1 $end
$var wire 1 ;J c2 $end
$var wire 1 <J p0 $end
$var wire 1 =J g0 $end
$var wire 1 >J p1 $end
$var wire 1 ?J g1 $end
$var wire 1 @J p2 $end
$var wire 1 AJ g2 $end
$var wire 1 BJ p3 $end
$var wire 1 CJ g3 $end
$var wire 1 DJ g0_bar $end
$var wire 1 EJ g1_bar $end
$var wire 1 FJ g2_bar $end
$var wire 1 GJ g3_bar $end
$var wire 1 HJ nand2_c0_0_out $end
$var wire 1 IJ nand2_c1_0_out $end
$var wire 1 JJ nand2_c2_0_out $end
$var wire 1 KJ nand2_c3_0_out $end
$var wire 1 LJ nand2_p3_p2 $end
$var wire 1 MJ nand2_p1_p0 $end
$var wire 1 NJ nand2_p3g2_out $end
$var wire 1 OJ nand2_p3p2g1_out $end
$var wire 1 PJ nand3_G_0_out $end
$var wire 1 QJ nand2_p1g0_out $end
$var wire 1 RJ nor2_G_0_out $end
$var wire 1 SJ G_bar $end

$scope module not1_c0_0 $end
$var wire 1 =J in1 $end
$var wire 1 DJ out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 <J in1 $end
$var wire 1 sH in2 $end
$var wire 1 HJ out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 DJ in1 $end
$var wire 1 HJ in2 $end
$var wire 1 9J out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 ?J in1 $end
$var wire 1 EJ out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 >J in1 $end
$var wire 1 9J in2 $end
$var wire 1 IJ out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 EJ in1 $end
$var wire 1 IJ in2 $end
$var wire 1 :J out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 AJ in1 $end
$var wire 1 FJ out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 @J in1 $end
$var wire 1 :J in2 $end
$var wire 1 JJ out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 FJ in1 $end
$var wire 1 JJ in2 $end
$var wire 1 ;J out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 CJ in1 $end
$var wire 1 GJ out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 BJ in1 $end
$var wire 1 ;J in2 $end
$var wire 1 KJ out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 GJ in1 $end
$var wire 1 KJ in2 $end
$var wire 1 8J out $end
$upscope $end

$scope module nand2_p32 $end
$var wire 1 BJ in1 $end
$var wire 1 @J in2 $end
$var wire 1 LJ out $end
$upscope $end

$scope module nand2_p10 $end
$var wire 1 >J in1 $end
$var wire 1 <J in2 $end
$var wire 1 MJ out $end
$upscope $end

$scope module nor2_P $end
$var wire 1 LJ in1 $end
$var wire 1 MJ in2 $end
$var wire 1 yH out $end
$upscope $end

$scope module nand2_p3g2 $end
$var wire 1 BJ in1 $end
$var wire 1 AJ in2 $end
$var wire 1 NJ out $end
$upscope $end

$scope module nand2_p3p2g1 $end
$var wire 1 BJ in1 $end
$var wire 1 @J in2 $end
$var wire 1 ?J in3 $end
$var wire 1 OJ out $end
$upscope $end

$scope module nand3_G_0 $end
$var wire 1 GJ in1 $end
$var wire 1 NJ in2 $end
$var wire 1 OJ in3 $end
$var wire 1 PJ out $end
$upscope $end

$scope module nand2_p1g0 $end
$var wire 1 >J in1 $end
$var wire 1 =J in2 $end
$var wire 1 QJ out $end
$upscope $end

$scope module nor2_G_0 $end
$var wire 1 LJ in1 $end
$var wire 1 QJ in2 $end
$var wire 1 RJ out $end
$upscope $end

$scope module nor2_G $end
$var wire 1 PJ in1 $end
$var wire 1 RJ in2 $end
$var wire 1 SJ out $end
$upscope $end

$scope module not1_G $end
$var wire 1 SJ in1 $end
$var wire 1 #I out $end
$upscope $end

$scope module fulladder_0 $end
$var wire 1 gH A $end
$var wire 1 PE B $end
$var wire 1 sH C_in $end
$var wire 1 <J p $end
$var wire 1 =J g $end
$var wire 1 0E S $end
$var wire 1 TJ C_out $end
$var wire 1 UJ g_bar $end
$var wire 1 VJ p_bar $end
$var wire 1 WJ nand2_1_out $end
$var wire 1 XJ nand2_2_out $end
$var wire 1 YJ nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 gH in1 $end
$var wire 1 PE in2 $end
$var wire 1 UJ out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 UJ in1 $end
$var wire 1 =J out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 gH in1 $end
$var wire 1 PE in2 $end
$var wire 1 VJ out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 VJ in1 $end
$var wire 1 <J out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 gH in1 $end
$var wire 1 PE in2 $end
$var wire 1 WJ out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 gH in1 $end
$var wire 1 sH in2 $end
$var wire 1 XJ out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 PE in1 $end
$var wire 1 sH in2 $end
$var wire 1 YJ out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 WJ in1 $end
$var wire 1 XJ in2 $end
$var wire 1 YJ in3 $end
$var wire 1 TJ out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 gH in1 $end
$var wire 1 PE in2 $end
$var wire 1 sH in3 $end
$var wire 1 0E out $end
$upscope $end
$upscope $end

$scope module fulladder_1 $end
$var wire 1 fH A $end
$var wire 1 OE B $end
$var wire 1 9J C_in $end
$var wire 1 >J p $end
$var wire 1 ?J g $end
$var wire 1 /E S $end
$var wire 1 ZJ C_out $end
$var wire 1 [J g_bar $end
$var wire 1 \J p_bar $end
$var wire 1 ]J nand2_1_out $end
$var wire 1 ^J nand2_2_out $end
$var wire 1 _J nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 fH in1 $end
$var wire 1 OE in2 $end
$var wire 1 [J out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 [J in1 $end
$var wire 1 ?J out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 fH in1 $end
$var wire 1 OE in2 $end
$var wire 1 \J out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 \J in1 $end
$var wire 1 >J out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 fH in1 $end
$var wire 1 OE in2 $end
$var wire 1 ]J out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 fH in1 $end
$var wire 1 9J in2 $end
$var wire 1 ^J out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 OE in1 $end
$var wire 1 9J in2 $end
$var wire 1 _J out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 ]J in1 $end
$var wire 1 ^J in2 $end
$var wire 1 _J in3 $end
$var wire 1 ZJ out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 fH in1 $end
$var wire 1 OE in2 $end
$var wire 1 9J in3 $end
$var wire 1 /E out $end
$upscope $end
$upscope $end

$scope module fulladder_2 $end
$var wire 1 eH A $end
$var wire 1 NE B $end
$var wire 1 :J C_in $end
$var wire 1 @J p $end
$var wire 1 AJ g $end
$var wire 1 .E S $end
$var wire 1 `J C_out $end
$var wire 1 aJ g_bar $end
$var wire 1 bJ p_bar $end
$var wire 1 cJ nand2_1_out $end
$var wire 1 dJ nand2_2_out $end
$var wire 1 eJ nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 eH in1 $end
$var wire 1 NE in2 $end
$var wire 1 aJ out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 aJ in1 $end
$var wire 1 AJ out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 eH in1 $end
$var wire 1 NE in2 $end
$var wire 1 bJ out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 bJ in1 $end
$var wire 1 @J out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 eH in1 $end
$var wire 1 NE in2 $end
$var wire 1 cJ out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 eH in1 $end
$var wire 1 :J in2 $end
$var wire 1 dJ out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 NE in1 $end
$var wire 1 :J in2 $end
$var wire 1 eJ out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 cJ in1 $end
$var wire 1 dJ in2 $end
$var wire 1 eJ in3 $end
$var wire 1 `J out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 eH in1 $end
$var wire 1 NE in2 $end
$var wire 1 :J in3 $end
$var wire 1 .E out $end
$upscope $end
$upscope $end

$scope module fulladder_3 $end
$var wire 1 dH A $end
$var wire 1 ME B $end
$var wire 1 ;J C_in $end
$var wire 1 BJ p $end
$var wire 1 CJ g $end
$var wire 1 -E S $end
$var wire 1 fJ C_out $end
$var wire 1 gJ g_bar $end
$var wire 1 hJ p_bar $end
$var wire 1 iJ nand2_1_out $end
$var wire 1 jJ nand2_2_out $end
$var wire 1 kJ nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 dH in1 $end
$var wire 1 ME in2 $end
$var wire 1 gJ out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 gJ in1 $end
$var wire 1 CJ out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 dH in1 $end
$var wire 1 ME in2 $end
$var wire 1 hJ out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 hJ in1 $end
$var wire 1 BJ out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 dH in1 $end
$var wire 1 ME in2 $end
$var wire 1 iJ out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 dH in1 $end
$var wire 1 ;J in2 $end
$var wire 1 jJ out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 ME in1 $end
$var wire 1 ;J in2 $end
$var wire 1 kJ out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 iJ in1 $end
$var wire 1 jJ in2 $end
$var wire 1 kJ in3 $end
$var wire 1 fJ out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 dH in1 $end
$var wire 1 ME in2 $end
$var wire 1 ;J in3 $end
$var wire 1 -E out $end
$upscope $end
$upscope $end
$upscope $end

$scope module cla4_3 $end
$var parameter 32 lJ N $end
$var wire 1 `H A [3] $end
$var wire 1 aH A [2] $end
$var wire 1 bH A [1] $end
$var wire 1 cH A [0] $end
$var wire 1 IE B [3] $end
$var wire 1 JE B [2] $end
$var wire 1 KE B [1] $end
$var wire 1 LE B [0] $end
$var wire 1 tH C_in $end
$var wire 1 )E S [3] $end
$var wire 1 *E S [2] $end
$var wire 1 +E S [1] $end
$var wire 1 ,E S [0] $end
$var wire 1 {H P $end
$var wire 1 %I G $end
$var wire 1 mJ C_out $end
$var wire 1 nJ c0 $end
$var wire 1 oJ c1 $end
$var wire 1 pJ c2 $end
$var wire 1 qJ p0 $end
$var wire 1 rJ g0 $end
$var wire 1 sJ p1 $end
$var wire 1 tJ g1 $end
$var wire 1 uJ p2 $end
$var wire 1 vJ g2 $end
$var wire 1 wJ p3 $end
$var wire 1 xJ g3 $end
$var wire 1 yJ g0_bar $end
$var wire 1 zJ g1_bar $end
$var wire 1 {J g2_bar $end
$var wire 1 |J g3_bar $end
$var wire 1 }J nand2_c0_0_out $end
$var wire 1 ~J nand2_c1_0_out $end
$var wire 1 !K nand2_c2_0_out $end
$var wire 1 "K nand2_c3_0_out $end
$var wire 1 #K nand2_p3_p2 $end
$var wire 1 $K nand2_p1_p0 $end
$var wire 1 %K nand2_p3g2_out $end
$var wire 1 &K nand2_p3p2g1_out $end
$var wire 1 'K nand3_G_0_out $end
$var wire 1 (K nand2_p1g0_out $end
$var wire 1 )K nor2_G_0_out $end
$var wire 1 *K G_bar $end

$scope module not1_c0_0 $end
$var wire 1 rJ in1 $end
$var wire 1 yJ out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 qJ in1 $end
$var wire 1 tH in2 $end
$var wire 1 }J out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 yJ in1 $end
$var wire 1 }J in2 $end
$var wire 1 nJ out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 tJ in1 $end
$var wire 1 zJ out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 sJ in1 $end
$var wire 1 nJ in2 $end
$var wire 1 ~J out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 zJ in1 $end
$var wire 1 ~J in2 $end
$var wire 1 oJ out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 vJ in1 $end
$var wire 1 {J out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 uJ in1 $end
$var wire 1 oJ in2 $end
$var wire 1 !K out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 {J in1 $end
$var wire 1 !K in2 $end
$var wire 1 pJ out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 xJ in1 $end
$var wire 1 |J out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 wJ in1 $end
$var wire 1 pJ in2 $end
$var wire 1 "K out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 |J in1 $end
$var wire 1 "K in2 $end
$var wire 1 mJ out $end
$upscope $end

$scope module nand2_p32 $end
$var wire 1 wJ in1 $end
$var wire 1 uJ in2 $end
$var wire 1 #K out $end
$upscope $end

$scope module nand2_p10 $end
$var wire 1 sJ in1 $end
$var wire 1 qJ in2 $end
$var wire 1 $K out $end
$upscope $end

$scope module nor2_P $end
$var wire 1 #K in1 $end
$var wire 1 $K in2 $end
$var wire 1 {H out $end
$upscope $end

$scope module nand2_p3g2 $end
$var wire 1 wJ in1 $end
$var wire 1 vJ in2 $end
$var wire 1 %K out $end
$upscope $end

$scope module nand2_p3p2g1 $end
$var wire 1 wJ in1 $end
$var wire 1 uJ in2 $end
$var wire 1 tJ in3 $end
$var wire 1 &K out $end
$upscope $end

$scope module nand3_G_0 $end
$var wire 1 |J in1 $end
$var wire 1 %K in2 $end
$var wire 1 &K in3 $end
$var wire 1 'K out $end
$upscope $end

$scope module nand2_p1g0 $end
$var wire 1 sJ in1 $end
$var wire 1 rJ in2 $end
$var wire 1 (K out $end
$upscope $end

$scope module nor2_G_0 $end
$var wire 1 #K in1 $end
$var wire 1 (K in2 $end
$var wire 1 )K out $end
$upscope $end

$scope module nor2_G $end
$var wire 1 'K in1 $end
$var wire 1 )K in2 $end
$var wire 1 *K out $end
$upscope $end

$scope module not1_G $end
$var wire 1 *K in1 $end
$var wire 1 %I out $end
$upscope $end

$scope module fulladder_0 $end
$var wire 1 cH A $end
$var wire 1 LE B $end
$var wire 1 tH C_in $end
$var wire 1 qJ p $end
$var wire 1 rJ g $end
$var wire 1 ,E S $end
$var wire 1 +K C_out $end
$var wire 1 ,K g_bar $end
$var wire 1 -K p_bar $end
$var wire 1 .K nand2_1_out $end
$var wire 1 /K nand2_2_out $end
$var wire 1 0K nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 cH in1 $end
$var wire 1 LE in2 $end
$var wire 1 ,K out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 ,K in1 $end
$var wire 1 rJ out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 cH in1 $end
$var wire 1 LE in2 $end
$var wire 1 -K out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 -K in1 $end
$var wire 1 qJ out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 cH in1 $end
$var wire 1 LE in2 $end
$var wire 1 .K out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 cH in1 $end
$var wire 1 tH in2 $end
$var wire 1 /K out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 LE in1 $end
$var wire 1 tH in2 $end
$var wire 1 0K out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 .K in1 $end
$var wire 1 /K in2 $end
$var wire 1 0K in3 $end
$var wire 1 +K out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 cH in1 $end
$var wire 1 LE in2 $end
$var wire 1 tH in3 $end
$var wire 1 ,E out $end
$upscope $end
$upscope $end

$scope module fulladder_1 $end
$var wire 1 bH A $end
$var wire 1 KE B $end
$var wire 1 nJ C_in $end
$var wire 1 sJ p $end
$var wire 1 tJ g $end
$var wire 1 +E S $end
$var wire 1 1K C_out $end
$var wire 1 2K g_bar $end
$var wire 1 3K p_bar $end
$var wire 1 4K nand2_1_out $end
$var wire 1 5K nand2_2_out $end
$var wire 1 6K nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 bH in1 $end
$var wire 1 KE in2 $end
$var wire 1 2K out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 2K in1 $end
$var wire 1 tJ out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 bH in1 $end
$var wire 1 KE in2 $end
$var wire 1 3K out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 3K in1 $end
$var wire 1 sJ out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 bH in1 $end
$var wire 1 KE in2 $end
$var wire 1 4K out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 bH in1 $end
$var wire 1 nJ in2 $end
$var wire 1 5K out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 KE in1 $end
$var wire 1 nJ in2 $end
$var wire 1 6K out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 4K in1 $end
$var wire 1 5K in2 $end
$var wire 1 6K in3 $end
$var wire 1 1K out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 bH in1 $end
$var wire 1 KE in2 $end
$var wire 1 nJ in3 $end
$var wire 1 +E out $end
$upscope $end
$upscope $end

$scope module fulladder_2 $end
$var wire 1 aH A $end
$var wire 1 JE B $end
$var wire 1 oJ C_in $end
$var wire 1 uJ p $end
$var wire 1 vJ g $end
$var wire 1 *E S $end
$var wire 1 7K C_out $end
$var wire 1 8K g_bar $end
$var wire 1 9K p_bar $end
$var wire 1 :K nand2_1_out $end
$var wire 1 ;K nand2_2_out $end
$var wire 1 <K nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 aH in1 $end
$var wire 1 JE in2 $end
$var wire 1 8K out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 8K in1 $end
$var wire 1 vJ out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 aH in1 $end
$var wire 1 JE in2 $end
$var wire 1 9K out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 9K in1 $end
$var wire 1 uJ out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 aH in1 $end
$var wire 1 JE in2 $end
$var wire 1 :K out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 aH in1 $end
$var wire 1 oJ in2 $end
$var wire 1 ;K out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 JE in1 $end
$var wire 1 oJ in2 $end
$var wire 1 <K out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 :K in1 $end
$var wire 1 ;K in2 $end
$var wire 1 <K in3 $end
$var wire 1 7K out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 aH in1 $end
$var wire 1 JE in2 $end
$var wire 1 oJ in3 $end
$var wire 1 *E out $end
$upscope $end
$upscope $end

$scope module fulladder_3 $end
$var wire 1 `H A $end
$var wire 1 IE B $end
$var wire 1 pJ C_in $end
$var wire 1 wJ p $end
$var wire 1 xJ g $end
$var wire 1 )E S $end
$var wire 1 =K C_out $end
$var wire 1 >K g_bar $end
$var wire 1 ?K p_bar $end
$var wire 1 @K nand2_1_out $end
$var wire 1 AK nand2_2_out $end
$var wire 1 BK nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 `H in1 $end
$var wire 1 IE in2 $end
$var wire 1 >K out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 >K in1 $end
$var wire 1 xJ out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 `H in1 $end
$var wire 1 IE in2 $end
$var wire 1 ?K out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 ?K in1 $end
$var wire 1 wJ out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 `H in1 $end
$var wire 1 IE in2 $end
$var wire 1 @K out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 `H in1 $end
$var wire 1 pJ in2 $end
$var wire 1 AK out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 IE in1 $end
$var wire 1 pJ in2 $end
$var wire 1 BK out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 @K in1 $end
$var wire 1 AK in2 $end
$var wire 1 BK in3 $end
$var wire 1 =K out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 `H in1 $end
$var wire 1 IE in2 $end
$var wire 1 pJ in3 $end
$var wire 1 )E out $end
$upscope $end
$upscope $end
$upscope $end

$scope module not1_c0_0 $end
$var wire 1 }H in1 $end
$var wire 1 ~H out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 uH in1 $end
$var wire 1 pH in2 $end
$var wire 1 'I out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 ~H in1 $end
$var wire 1 'I in2 $end
$var wire 1 rH out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 !I in1 $end
$var wire 1 "I out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 wH in1 $end
$var wire 1 rH in2 $end
$var wire 1 (I out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 "I in1 $end
$var wire 1 (I in2 $end
$var wire 1 sH out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 #I in1 $end
$var wire 1 $I out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 yH in1 $end
$var wire 1 sH in2 $end
$var wire 1 )I out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 $I in1 $end
$var wire 1 )I in2 $end
$var wire 1 tH out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 %I in1 $end
$var wire 1 &I out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 {H in1 $end
$var wire 1 tH in2 $end
$var wire 1 *I out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 &I in1 $end
$var wire 1 *I in2 $end
$var wire 1 qH out $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end

$scope module EXMEM $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 X& Rs [2] $end
$var wire 1 Y& Rs [1] $end
$var wire 1 Z& Rs [0] $end
$var wire 1 [& Rt [2] $end
$var wire 1 \& Rt [1] $end
$var wire 1 ]& Rt [0] $end
$var wire 1 ^& Rd [2] $end
$var wire 1 _& Rd [1] $end
$var wire 1 `& Rd [0] $end
$var wire 1 g& jumpCtl [2] $end
$var wire 1 h& jumpCtl [1] $end
$var wire 1 i& jumpCtl [0] $end
$var wire 1 K# memAddr [15] $end
$var wire 1 L# memAddr [14] $end
$var wire 1 M# memAddr [13] $end
$var wire 1 N# memAddr [12] $end
$var wire 1 O# memAddr [11] $end
$var wire 1 P# memAddr [10] $end
$var wire 1 Q# memAddr [9] $end
$var wire 1 R# memAddr [8] $end
$var wire 1 S# memAddr [7] $end
$var wire 1 T# memAddr [6] $end
$var wire 1 U# memAddr [5] $end
$var wire 1 V# memAddr [4] $end
$var wire 1 W# memAddr [3] $end
$var wire 1 X# memAddr [2] $end
$var wire 1 Y# memAddr [1] $end
$var wire 1 Z# memAddr [0] $end
$var wire 1 CK writeData [15] $end
$var wire 1 DK writeData [14] $end
$var wire 1 EK writeData [13] $end
$var wire 1 FK writeData [12] $end
$var wire 1 GK writeData [11] $end
$var wire 1 HK writeData [10] $end
$var wire 1 IK writeData [9] $end
$var wire 1 JK writeData [8] $end
$var wire 1 KK writeData [7] $end
$var wire 1 LK writeData [6] $end
$var wire 1 MK writeData [5] $end
$var wire 1 NK writeData [4] $end
$var wire 1 OK writeData [3] $end
$var wire 1 PK writeData [2] $end
$var wire 1 QK writeData [1] $end
$var wire 1 RK writeData [0] $end
$var wire 1 L' PC_inc [15] $end
$var wire 1 M' PC_inc [14] $end
$var wire 1 N' PC_inc [13] $end
$var wire 1 O' PC_inc [12] $end
$var wire 1 P' PC_inc [11] $end
$var wire 1 Q' PC_inc [10] $end
$var wire 1 R' PC_inc [9] $end
$var wire 1 S' PC_inc [8] $end
$var wire 1 T' PC_inc [7] $end
$var wire 1 U' PC_inc [6] $end
$var wire 1 V' PC_inc [5] $end
$var wire 1 W' PC_inc [4] $end
$var wire 1 X' PC_inc [3] $end
$var wire 1 Y' PC_inc [2] $end
$var wire 1 Z' PC_inc [1] $end
$var wire 1 [' PC_inc [0] $end
$var wire 1 SK PC_new [15] $end
$var wire 1 TK PC_new [14] $end
$var wire 1 UK PC_new [13] $end
$var wire 1 VK PC_new [12] $end
$var wire 1 WK PC_new [11] $end
$var wire 1 XK PC_new [10] $end
$var wire 1 YK PC_new [9] $end
$var wire 1 ZK PC_new [8] $end
$var wire 1 [K PC_new [7] $end
$var wire 1 \K PC_new [6] $end
$var wire 1 ]K PC_new [5] $end
$var wire 1 ^K PC_new [4] $end
$var wire 1 _K PC_new [3] $end
$var wire 1 `K PC_new [2] $end
$var wire 1 aK PC_new [1] $end
$var wire 1 bK PC_new [0] $end
$var wire 1 _% PC [15] $end
$var wire 1 `% PC [14] $end
$var wire 1 a% PC [13] $end
$var wire 1 b% PC [12] $end
$var wire 1 c% PC [11] $end
$var wire 1 d% PC [10] $end
$var wire 1 e% PC [9] $end
$var wire 1 f% PC [8] $end
$var wire 1 g% PC [7] $end
$var wire 1 h% PC [6] $end
$var wire 1 i% PC [5] $end
$var wire 1 j% PC [4] $end
$var wire 1 k% PC [3] $end
$var wire 1 l% PC [2] $end
$var wire 1 m% PC [1] $end
$var wire 1 n% PC [0] $end
$var wire 1 `' memRead $end
$var wire 1 _' memWrite $end
$var wire 1 \' regWrite $end
$var wire 1 a' MemToReg $end
$var wire 1 c' lbi $end
$var wire 1 b' slbi $end
$var wire 1 Y) halt $end
$var wire 1 K( EXMEM_Rs [2] $end
$var wire 1 L( EXMEM_Rs [1] $end
$var wire 1 M( EXMEM_Rs [0] $end
$var wire 1 N( EXMEM_Rt [2] $end
$var wire 1 O( EXMEM_Rt [1] $end
$var wire 1 P( EXMEM_Rt [0] $end
$var wire 1 Q( EXMEM_Rd [2] $end
$var wire 1 R( EXMEM_Rd [1] $end
$var wire 1 S( EXMEM_Rd [0] $end
$var wire 1 T( EXMEM_jumpCtl [2] $end
$var wire 1 U( EXMEM_jumpCtl [1] $end
$var wire 1 V( EXMEM_jumpCtl [0] $end
$var wire 1 y' EXMEM_memAddr [15] $end
$var wire 1 z' EXMEM_memAddr [14] $end
$var wire 1 {' EXMEM_memAddr [13] $end
$var wire 1 |' EXMEM_memAddr [12] $end
$var wire 1 }' EXMEM_memAddr [11] $end
$var wire 1 ~' EXMEM_memAddr [10] $end
$var wire 1 !( EXMEM_memAddr [9] $end
$var wire 1 "( EXMEM_memAddr [8] $end
$var wire 1 #( EXMEM_memAddr [7] $end
$var wire 1 $( EXMEM_memAddr [6] $end
$var wire 1 %( EXMEM_memAddr [5] $end
$var wire 1 &( EXMEM_memAddr [4] $end
$var wire 1 '( EXMEM_memAddr [3] $end
$var wire 1 (( EXMEM_memAddr [2] $end
$var wire 1 )( EXMEM_memAddr [1] $end
$var wire 1 *( EXMEM_memAddr [0] $end
$var wire 1 ;( EXMEM_writeData [15] $end
$var wire 1 <( EXMEM_writeData [14] $end
$var wire 1 =( EXMEM_writeData [13] $end
$var wire 1 >( EXMEM_writeData [12] $end
$var wire 1 ?( EXMEM_writeData [11] $end
$var wire 1 @( EXMEM_writeData [10] $end
$var wire 1 A( EXMEM_writeData [9] $end
$var wire 1 B( EXMEM_writeData [8] $end
$var wire 1 C( EXMEM_writeData [7] $end
$var wire 1 D( EXMEM_writeData [6] $end
$var wire 1 E( EXMEM_writeData [5] $end
$var wire 1 F( EXMEM_writeData [4] $end
$var wire 1 G( EXMEM_writeData [3] $end
$var wire 1 H( EXMEM_writeData [2] $end
$var wire 1 I( EXMEM_writeData [1] $end
$var wire 1 J( EXMEM_writeData [0] $end
$var wire 1 i' EXMEM_PC_inc [15] $end
$var wire 1 j' EXMEM_PC_inc [14] $end
$var wire 1 k' EXMEM_PC_inc [13] $end
$var wire 1 l' EXMEM_PC_inc [12] $end
$var wire 1 m' EXMEM_PC_inc [11] $end
$var wire 1 n' EXMEM_PC_inc [10] $end
$var wire 1 o' EXMEM_PC_inc [9] $end
$var wire 1 p' EXMEM_PC_inc [8] $end
$var wire 1 q' EXMEM_PC_inc [7] $end
$var wire 1 r' EXMEM_PC_inc [6] $end
$var wire 1 s' EXMEM_PC_inc [5] $end
$var wire 1 t' EXMEM_PC_inc [4] $end
$var wire 1 u' EXMEM_PC_inc [3] $end
$var wire 1 v' EXMEM_PC_inc [2] $end
$var wire 1 w' EXMEM_PC_inc [1] $end
$var wire 1 x' EXMEM_PC_inc [0] $end
$var wire 1 cK EXMEM_PC_new [15] $end
$var wire 1 dK EXMEM_PC_new [14] $end
$var wire 1 eK EXMEM_PC_new [13] $end
$var wire 1 fK EXMEM_PC_new [12] $end
$var wire 1 gK EXMEM_PC_new [11] $end
$var wire 1 hK EXMEM_PC_new [10] $end
$var wire 1 iK EXMEM_PC_new [9] $end
$var wire 1 jK EXMEM_PC_new [8] $end
$var wire 1 kK EXMEM_PC_new [7] $end
$var wire 1 lK EXMEM_PC_new [6] $end
$var wire 1 mK EXMEM_PC_new [5] $end
$var wire 1 nK EXMEM_PC_new [4] $end
$var wire 1 oK EXMEM_PC_new [3] $end
$var wire 1 pK EXMEM_PC_new [2] $end
$var wire 1 qK EXMEM_PC_new [1] $end
$var wire 1 rK EXMEM_PC_new [0] $end
$var wire 1 o% EXMEM_PC [15] $end
$var wire 1 p% EXMEM_PC [14] $end
$var wire 1 q% EXMEM_PC [13] $end
$var wire 1 r% EXMEM_PC [12] $end
$var wire 1 s% EXMEM_PC [11] $end
$var wire 1 t% EXMEM_PC [10] $end
$var wire 1 u% EXMEM_PC [9] $end
$var wire 1 v% EXMEM_PC [8] $end
$var wire 1 w% EXMEM_PC [7] $end
$var wire 1 x% EXMEM_PC [6] $end
$var wire 1 y% EXMEM_PC [5] $end
$var wire 1 z% EXMEM_PC [4] $end
$var wire 1 {% EXMEM_PC [3] $end
$var wire 1 |% EXMEM_PC [2] $end
$var wire 1 }% EXMEM_PC [1] $end
$var wire 1 ~% EXMEM_PC [0] $end
$var wire 1 W( EXMEM_memRead $end
$var wire 1 X( EXMEM_memWrite $end
$var wire 1 Z( EXMEM_regWrite $end
$var wire 1 [( EXMEM_MemToReg $end
$var wire 1 \( EXMEM_lbi $end
$var wire 1 ]( EXMEM_slbi $end
$var wire 1 Z) EXMEM_halt $end

$scope module EXMEM_Rs_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 sK en $end
$var wire 1 X& D [2] $end
$var wire 1 Y& D [1] $end
$var wire 1 Z& D [0] $end
$var wire 1 K( Q [2] $end
$var wire 1 L( Q [1] $end
$var wire 1 M( Q [0] $end
$var wire 1 tK in [2] $end
$var wire 1 uK in [1] $end
$var wire 1 vK in [0] $end
$var wire 1 wK out [2] $end
$var wire 1 xK out [1] $end
$var wire 1 yK out [0] $end

$scope module dff_0 $end
$var wire 1 yK q $end
$var wire 1 vK d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 zK state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 xK q $end
$var wire 1 uK d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 {K state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 wK q $end
$var wire 1 tK d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 |K state $end
$upscope $end
$upscope $end

$scope module EXMEM_Rt_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 }K en $end
$var wire 1 [& D [2] $end
$var wire 1 \& D [1] $end
$var wire 1 ]& D [0] $end
$var wire 1 N( Q [2] $end
$var wire 1 O( Q [1] $end
$var wire 1 P( Q [0] $end
$var wire 1 ~K in [2] $end
$var wire 1 !L in [1] $end
$var wire 1 "L in [0] $end
$var wire 1 #L out [2] $end
$var wire 1 $L out [1] $end
$var wire 1 %L out [0] $end

$scope module dff_0 $end
$var wire 1 %L q $end
$var wire 1 "L d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 &L state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 $L q $end
$var wire 1 !L d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 'L state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 #L q $end
$var wire 1 ~K d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 (L state $end
$upscope $end
$upscope $end

$scope module EXMEM_Rd_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 )L en $end
$var wire 1 ^& D [2] $end
$var wire 1 _& D [1] $end
$var wire 1 `& D [0] $end
$var wire 1 Q( Q [2] $end
$var wire 1 R( Q [1] $end
$var wire 1 S( Q [0] $end
$var wire 1 *L in [2] $end
$var wire 1 +L in [1] $end
$var wire 1 ,L in [0] $end
$var wire 1 -L out [2] $end
$var wire 1 .L out [1] $end
$var wire 1 /L out [0] $end

$scope module dff_0 $end
$var wire 1 /L q $end
$var wire 1 ,L d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 0L state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 .L q $end
$var wire 1 +L d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 1L state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 -L q $end
$var wire 1 *L d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 2L state $end
$upscope $end
$upscope $end

$scope module EXMEM_jumpCtl_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 3L en $end
$var wire 1 g& D [2] $end
$var wire 1 h& D [1] $end
$var wire 1 i& D [0] $end
$var wire 1 T( Q [2] $end
$var wire 1 U( Q [1] $end
$var wire 1 V( Q [0] $end
$var wire 1 4L in [2] $end
$var wire 1 5L in [1] $end
$var wire 1 6L in [0] $end
$var wire 1 7L out [2] $end
$var wire 1 8L out [1] $end
$var wire 1 9L out [0] $end

$scope module dff_0 $end
$var wire 1 9L q $end
$var wire 1 6L d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 :L state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 8L q $end
$var wire 1 5L d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 ;L state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 7L q $end
$var wire 1 4L d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 <L state $end
$upscope $end
$upscope $end

$scope module EXMEM_memAddr_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 =L en $end
$var wire 1 K# D [15] $end
$var wire 1 L# D [14] $end
$var wire 1 M# D [13] $end
$var wire 1 N# D [12] $end
$var wire 1 O# D [11] $end
$var wire 1 P# D [10] $end
$var wire 1 Q# D [9] $end
$var wire 1 R# D [8] $end
$var wire 1 S# D [7] $end
$var wire 1 T# D [6] $end
$var wire 1 U# D [5] $end
$var wire 1 V# D [4] $end
$var wire 1 W# D [3] $end
$var wire 1 X# D [2] $end
$var wire 1 Y# D [1] $end
$var wire 1 Z# D [0] $end
$var wire 1 y' Q [15] $end
$var wire 1 z' Q [14] $end
$var wire 1 {' Q [13] $end
$var wire 1 |' Q [12] $end
$var wire 1 }' Q [11] $end
$var wire 1 ~' Q [10] $end
$var wire 1 !( Q [9] $end
$var wire 1 "( Q [8] $end
$var wire 1 #( Q [7] $end
$var wire 1 $( Q [6] $end
$var wire 1 %( Q [5] $end
$var wire 1 &( Q [4] $end
$var wire 1 '( Q [3] $end
$var wire 1 (( Q [2] $end
$var wire 1 )( Q [1] $end
$var wire 1 *( Q [0] $end
$var wire 1 >L in [15] $end
$var wire 1 ?L in [14] $end
$var wire 1 @L in [13] $end
$var wire 1 AL in [12] $end
$var wire 1 BL in [11] $end
$var wire 1 CL in [10] $end
$var wire 1 DL in [9] $end
$var wire 1 EL in [8] $end
$var wire 1 FL in [7] $end
$var wire 1 GL in [6] $end
$var wire 1 HL in [5] $end
$var wire 1 IL in [4] $end
$var wire 1 JL in [3] $end
$var wire 1 KL in [2] $end
$var wire 1 LL in [1] $end
$var wire 1 ML in [0] $end
$var wire 1 NL out [15] $end
$var wire 1 OL out [14] $end
$var wire 1 PL out [13] $end
$var wire 1 QL out [12] $end
$var wire 1 RL out [11] $end
$var wire 1 SL out [10] $end
$var wire 1 TL out [9] $end
$var wire 1 UL out [8] $end
$var wire 1 VL out [7] $end
$var wire 1 WL out [6] $end
$var wire 1 XL out [5] $end
$var wire 1 YL out [4] $end
$var wire 1 ZL out [3] $end
$var wire 1 [L out [2] $end
$var wire 1 \L out [1] $end
$var wire 1 ]L out [0] $end

$scope module dff_0 $end
$var wire 1 ]L q $end
$var wire 1 ML d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 ^L state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 \L q $end
$var wire 1 LL d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 _L state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 [L q $end
$var wire 1 KL d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 `L state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 ZL q $end
$var wire 1 JL d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 aL state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 YL q $end
$var wire 1 IL d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 bL state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 XL q $end
$var wire 1 HL d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 cL state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 WL q $end
$var wire 1 GL d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 dL state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 VL q $end
$var wire 1 FL d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 eL state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 UL q $end
$var wire 1 EL d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 fL state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 TL q $end
$var wire 1 DL d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 gL state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 SL q $end
$var wire 1 CL d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 hL state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 RL q $end
$var wire 1 BL d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 iL state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 QL q $end
$var wire 1 AL d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 jL state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 PL q $end
$var wire 1 @L d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 kL state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 OL q $end
$var wire 1 ?L d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 lL state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 NL q $end
$var wire 1 >L d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 mL state $end
$upscope $end
$upscope $end

$scope module EXMEM_writeData_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 nL en $end
$var wire 1 CK D [15] $end
$var wire 1 DK D [14] $end
$var wire 1 EK D [13] $end
$var wire 1 FK D [12] $end
$var wire 1 GK D [11] $end
$var wire 1 HK D [10] $end
$var wire 1 IK D [9] $end
$var wire 1 JK D [8] $end
$var wire 1 KK D [7] $end
$var wire 1 LK D [6] $end
$var wire 1 MK D [5] $end
$var wire 1 NK D [4] $end
$var wire 1 OK D [3] $end
$var wire 1 PK D [2] $end
$var wire 1 QK D [1] $end
$var wire 1 RK D [0] $end
$var wire 1 ;( Q [15] $end
$var wire 1 <( Q [14] $end
$var wire 1 =( Q [13] $end
$var wire 1 >( Q [12] $end
$var wire 1 ?( Q [11] $end
$var wire 1 @( Q [10] $end
$var wire 1 A( Q [9] $end
$var wire 1 B( Q [8] $end
$var wire 1 C( Q [7] $end
$var wire 1 D( Q [6] $end
$var wire 1 E( Q [5] $end
$var wire 1 F( Q [4] $end
$var wire 1 G( Q [3] $end
$var wire 1 H( Q [2] $end
$var wire 1 I( Q [1] $end
$var wire 1 J( Q [0] $end
$var wire 1 oL in [15] $end
$var wire 1 pL in [14] $end
$var wire 1 qL in [13] $end
$var wire 1 rL in [12] $end
$var wire 1 sL in [11] $end
$var wire 1 tL in [10] $end
$var wire 1 uL in [9] $end
$var wire 1 vL in [8] $end
$var wire 1 wL in [7] $end
$var wire 1 xL in [6] $end
$var wire 1 yL in [5] $end
$var wire 1 zL in [4] $end
$var wire 1 {L in [3] $end
$var wire 1 |L in [2] $end
$var wire 1 }L in [1] $end
$var wire 1 ~L in [0] $end
$var wire 1 !M out [15] $end
$var wire 1 "M out [14] $end
$var wire 1 #M out [13] $end
$var wire 1 $M out [12] $end
$var wire 1 %M out [11] $end
$var wire 1 &M out [10] $end
$var wire 1 'M out [9] $end
$var wire 1 (M out [8] $end
$var wire 1 )M out [7] $end
$var wire 1 *M out [6] $end
$var wire 1 +M out [5] $end
$var wire 1 ,M out [4] $end
$var wire 1 -M out [3] $end
$var wire 1 .M out [2] $end
$var wire 1 /M out [1] $end
$var wire 1 0M out [0] $end

$scope module dff_0 $end
$var wire 1 0M q $end
$var wire 1 ~L d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 1M state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 /M q $end
$var wire 1 }L d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 2M state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 .M q $end
$var wire 1 |L d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 3M state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 -M q $end
$var wire 1 {L d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 4M state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 ,M q $end
$var wire 1 zL d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 5M state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 +M q $end
$var wire 1 yL d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 6M state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 *M q $end
$var wire 1 xL d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 7M state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 )M q $end
$var wire 1 wL d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 8M state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 (M q $end
$var wire 1 vL d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 9M state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 'M q $end
$var wire 1 uL d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 :M state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 &M q $end
$var wire 1 tL d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 ;M state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 %M q $end
$var wire 1 sL d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 <M state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 $M q $end
$var wire 1 rL d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 =M state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 #M q $end
$var wire 1 qL d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 >M state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 "M q $end
$var wire 1 pL d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 ?M state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 !M q $end
$var wire 1 oL d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 @M state $end
$upscope $end
$upscope $end

$scope module EXMEM_PC_inc_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 AM en $end
$var wire 1 L' D [15] $end
$var wire 1 M' D [14] $end
$var wire 1 N' D [13] $end
$var wire 1 O' D [12] $end
$var wire 1 P' D [11] $end
$var wire 1 Q' D [10] $end
$var wire 1 R' D [9] $end
$var wire 1 S' D [8] $end
$var wire 1 T' D [7] $end
$var wire 1 U' D [6] $end
$var wire 1 V' D [5] $end
$var wire 1 W' D [4] $end
$var wire 1 X' D [3] $end
$var wire 1 Y' D [2] $end
$var wire 1 Z' D [1] $end
$var wire 1 [' D [0] $end
$var wire 1 i' Q [15] $end
$var wire 1 j' Q [14] $end
$var wire 1 k' Q [13] $end
$var wire 1 l' Q [12] $end
$var wire 1 m' Q [11] $end
$var wire 1 n' Q [10] $end
$var wire 1 o' Q [9] $end
$var wire 1 p' Q [8] $end
$var wire 1 q' Q [7] $end
$var wire 1 r' Q [6] $end
$var wire 1 s' Q [5] $end
$var wire 1 t' Q [4] $end
$var wire 1 u' Q [3] $end
$var wire 1 v' Q [2] $end
$var wire 1 w' Q [1] $end
$var wire 1 x' Q [0] $end
$var wire 1 BM in [15] $end
$var wire 1 CM in [14] $end
$var wire 1 DM in [13] $end
$var wire 1 EM in [12] $end
$var wire 1 FM in [11] $end
$var wire 1 GM in [10] $end
$var wire 1 HM in [9] $end
$var wire 1 IM in [8] $end
$var wire 1 JM in [7] $end
$var wire 1 KM in [6] $end
$var wire 1 LM in [5] $end
$var wire 1 MM in [4] $end
$var wire 1 NM in [3] $end
$var wire 1 OM in [2] $end
$var wire 1 PM in [1] $end
$var wire 1 QM in [0] $end
$var wire 1 RM out [15] $end
$var wire 1 SM out [14] $end
$var wire 1 TM out [13] $end
$var wire 1 UM out [12] $end
$var wire 1 VM out [11] $end
$var wire 1 WM out [10] $end
$var wire 1 XM out [9] $end
$var wire 1 YM out [8] $end
$var wire 1 ZM out [7] $end
$var wire 1 [M out [6] $end
$var wire 1 \M out [5] $end
$var wire 1 ]M out [4] $end
$var wire 1 ^M out [3] $end
$var wire 1 _M out [2] $end
$var wire 1 `M out [1] $end
$var wire 1 aM out [0] $end

$scope module dff_0 $end
$var wire 1 aM q $end
$var wire 1 QM d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 bM state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 `M q $end
$var wire 1 PM d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 cM state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 _M q $end
$var wire 1 OM d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 dM state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 ^M q $end
$var wire 1 NM d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 eM state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 ]M q $end
$var wire 1 MM d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 fM state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 \M q $end
$var wire 1 LM d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 gM state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 [M q $end
$var wire 1 KM d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 hM state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 ZM q $end
$var wire 1 JM d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 iM state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 YM q $end
$var wire 1 IM d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 jM state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 XM q $end
$var wire 1 HM d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 kM state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 WM q $end
$var wire 1 GM d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 lM state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 VM q $end
$var wire 1 FM d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 mM state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 UM q $end
$var wire 1 EM d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 nM state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 TM q $end
$var wire 1 DM d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 oM state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 SM q $end
$var wire 1 CM d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 pM state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 RM q $end
$var wire 1 BM d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 qM state $end
$upscope $end
$upscope $end

$scope module EXMEM_PC_new_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 rM en $end
$var wire 1 SK D [15] $end
$var wire 1 TK D [14] $end
$var wire 1 UK D [13] $end
$var wire 1 VK D [12] $end
$var wire 1 WK D [11] $end
$var wire 1 XK D [10] $end
$var wire 1 YK D [9] $end
$var wire 1 ZK D [8] $end
$var wire 1 [K D [7] $end
$var wire 1 \K D [6] $end
$var wire 1 ]K D [5] $end
$var wire 1 ^K D [4] $end
$var wire 1 _K D [3] $end
$var wire 1 `K D [2] $end
$var wire 1 aK D [1] $end
$var wire 1 bK D [0] $end
$var wire 1 cK Q [15] $end
$var wire 1 dK Q [14] $end
$var wire 1 eK Q [13] $end
$var wire 1 fK Q [12] $end
$var wire 1 gK Q [11] $end
$var wire 1 hK Q [10] $end
$var wire 1 iK Q [9] $end
$var wire 1 jK Q [8] $end
$var wire 1 kK Q [7] $end
$var wire 1 lK Q [6] $end
$var wire 1 mK Q [5] $end
$var wire 1 nK Q [4] $end
$var wire 1 oK Q [3] $end
$var wire 1 pK Q [2] $end
$var wire 1 qK Q [1] $end
$var wire 1 rK Q [0] $end
$var wire 1 sM in [15] $end
$var wire 1 tM in [14] $end
$var wire 1 uM in [13] $end
$var wire 1 vM in [12] $end
$var wire 1 wM in [11] $end
$var wire 1 xM in [10] $end
$var wire 1 yM in [9] $end
$var wire 1 zM in [8] $end
$var wire 1 {M in [7] $end
$var wire 1 |M in [6] $end
$var wire 1 }M in [5] $end
$var wire 1 ~M in [4] $end
$var wire 1 !N in [3] $end
$var wire 1 "N in [2] $end
$var wire 1 #N in [1] $end
$var wire 1 $N in [0] $end
$var wire 1 %N out [15] $end
$var wire 1 &N out [14] $end
$var wire 1 'N out [13] $end
$var wire 1 (N out [12] $end
$var wire 1 )N out [11] $end
$var wire 1 *N out [10] $end
$var wire 1 +N out [9] $end
$var wire 1 ,N out [8] $end
$var wire 1 -N out [7] $end
$var wire 1 .N out [6] $end
$var wire 1 /N out [5] $end
$var wire 1 0N out [4] $end
$var wire 1 1N out [3] $end
$var wire 1 2N out [2] $end
$var wire 1 3N out [1] $end
$var wire 1 4N out [0] $end

$scope module dff_0 $end
$var wire 1 4N q $end
$var wire 1 $N d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 5N state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 3N q $end
$var wire 1 #N d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 6N state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 2N q $end
$var wire 1 "N d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 7N state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 1N q $end
$var wire 1 !N d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 8N state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 0N q $end
$var wire 1 ~M d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 9N state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 /N q $end
$var wire 1 }M d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 :N state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 .N q $end
$var wire 1 |M d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 ;N state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 -N q $end
$var wire 1 {M d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 <N state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 ,N q $end
$var wire 1 zM d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 =N state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 +N q $end
$var wire 1 yM d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 >N state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 *N q $end
$var wire 1 xM d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 ?N state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 )N q $end
$var wire 1 wM d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 @N state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 (N q $end
$var wire 1 vM d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 AN state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 'N q $end
$var wire 1 uM d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 BN state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 &N q $end
$var wire 1 tM d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 CN state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 %N q $end
$var wire 1 sM d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 DN state $end
$upscope $end
$upscope $end

$scope module EXMEM_PC_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 EN en $end
$var wire 1 _% D [15] $end
$var wire 1 `% D [14] $end
$var wire 1 a% D [13] $end
$var wire 1 b% D [12] $end
$var wire 1 c% D [11] $end
$var wire 1 d% D [10] $end
$var wire 1 e% D [9] $end
$var wire 1 f% D [8] $end
$var wire 1 g% D [7] $end
$var wire 1 h% D [6] $end
$var wire 1 i% D [5] $end
$var wire 1 j% D [4] $end
$var wire 1 k% D [3] $end
$var wire 1 l% D [2] $end
$var wire 1 m% D [1] $end
$var wire 1 n% D [0] $end
$var wire 1 o% Q [15] $end
$var wire 1 p% Q [14] $end
$var wire 1 q% Q [13] $end
$var wire 1 r% Q [12] $end
$var wire 1 s% Q [11] $end
$var wire 1 t% Q [10] $end
$var wire 1 u% Q [9] $end
$var wire 1 v% Q [8] $end
$var wire 1 w% Q [7] $end
$var wire 1 x% Q [6] $end
$var wire 1 y% Q [5] $end
$var wire 1 z% Q [4] $end
$var wire 1 {% Q [3] $end
$var wire 1 |% Q [2] $end
$var wire 1 }% Q [1] $end
$var wire 1 ~% Q [0] $end
$var wire 1 FN in [15] $end
$var wire 1 GN in [14] $end
$var wire 1 HN in [13] $end
$var wire 1 IN in [12] $end
$var wire 1 JN in [11] $end
$var wire 1 KN in [10] $end
$var wire 1 LN in [9] $end
$var wire 1 MN in [8] $end
$var wire 1 NN in [7] $end
$var wire 1 ON in [6] $end
$var wire 1 PN in [5] $end
$var wire 1 QN in [4] $end
$var wire 1 RN in [3] $end
$var wire 1 SN in [2] $end
$var wire 1 TN in [1] $end
$var wire 1 UN in [0] $end
$var wire 1 VN out [15] $end
$var wire 1 WN out [14] $end
$var wire 1 XN out [13] $end
$var wire 1 YN out [12] $end
$var wire 1 ZN out [11] $end
$var wire 1 [N out [10] $end
$var wire 1 \N out [9] $end
$var wire 1 ]N out [8] $end
$var wire 1 ^N out [7] $end
$var wire 1 _N out [6] $end
$var wire 1 `N out [5] $end
$var wire 1 aN out [4] $end
$var wire 1 bN out [3] $end
$var wire 1 cN out [2] $end
$var wire 1 dN out [1] $end
$var wire 1 eN out [0] $end

$scope module dff_0 $end
$var wire 1 eN q $end
$var wire 1 UN d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 fN state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 dN q $end
$var wire 1 TN d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 gN state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 cN q $end
$var wire 1 SN d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 hN state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 bN q $end
$var wire 1 RN d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 iN state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 aN q $end
$var wire 1 QN d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 jN state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 `N q $end
$var wire 1 PN d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 kN state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 _N q $end
$var wire 1 ON d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 lN state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 ^N q $end
$var wire 1 NN d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 mN state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 ]N q $end
$var wire 1 MN d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 nN state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 \N q $end
$var wire 1 LN d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 oN state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 [N q $end
$var wire 1 KN d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 pN state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 ZN q $end
$var wire 1 JN d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 qN state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 YN q $end
$var wire 1 IN d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 rN state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 XN q $end
$var wire 1 HN d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 sN state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 WN q $end
$var wire 1 GN d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 tN state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 VN q $end
$var wire 1 FN d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 uN state $end
$upscope $end
$upscope $end

$scope module EXMEM_memRead_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 vN en $end
$var wire 1 `' D $end
$var wire 1 W( Q $end
$var wire 1 wN in $end
$var wire 1 xN out $end

$scope module dff_0 $end
$var wire 1 xN q $end
$var wire 1 wN d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 yN state $end
$upscope $end
$upscope $end

$scope module EXMEM_memWrite_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 zN en $end
$var wire 1 _' D $end
$var wire 1 X( Q $end
$var wire 1 {N in $end
$var wire 1 |N out $end

$scope module dff_0 $end
$var wire 1 |N q $end
$var wire 1 {N d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 }N state $end
$upscope $end
$upscope $end

$scope module EXMEM_regWrite_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 ~N en $end
$var wire 1 \' D $end
$var wire 1 Z( Q $end
$var wire 1 !O in $end
$var wire 1 "O out $end

$scope module dff_0 $end
$var wire 1 "O q $end
$var wire 1 !O d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 #O state $end
$upscope $end
$upscope $end

$scope module EXMEM_MemToReg_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 $O en $end
$var wire 1 a' D $end
$var wire 1 [( Q $end
$var wire 1 %O in $end
$var wire 1 &O out $end

$scope module dff_0 $end
$var wire 1 &O q $end
$var wire 1 %O d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 'O state $end
$upscope $end
$upscope $end

$scope module EXMEM_lbi_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 (O en $end
$var wire 1 c' D $end
$var wire 1 \( Q $end
$var wire 1 )O in $end
$var wire 1 *O out $end

$scope module dff_0 $end
$var wire 1 *O q $end
$var wire 1 )O d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 +O state $end
$upscope $end
$upscope $end

$scope module EXMEM_slbi_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 ,O en $end
$var wire 1 b' D $end
$var wire 1 ]( Q $end
$var wire 1 -O in $end
$var wire 1 .O out $end

$scope module dff_0 $end
$var wire 1 .O q $end
$var wire 1 -O d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 /O state $end
$upscope $end
$upscope $end

$scope module EXMEM_halt_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 0O en $end
$var wire 1 Y) D $end
$var wire 1 Z) Q $end
$var wire 1 1O in $end
$var wire 1 2O out $end

$scope module dff_0 $end
$var wire 1 2O q $end
$var wire 1 1O d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 3O state $end
$upscope $end
$upscope $end
$upscope $end

$scope module memoryStage $end
$var wire 1 W( memRead $end
$var wire 1 X( memWrite $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 V) halt $end
$var wire 1 ;( wrData [15] $end
$var wire 1 <( wrData [14] $end
$var wire 1 =( wrData [13] $end
$var wire 1 >( wrData [12] $end
$var wire 1 ?( wrData [11] $end
$var wire 1 @( wrData [10] $end
$var wire 1 A( wrData [9] $end
$var wire 1 B( wrData [8] $end
$var wire 1 C( wrData [7] $end
$var wire 1 D( wrData [6] $end
$var wire 1 E( wrData [5] $end
$var wire 1 F( wrData [4] $end
$var wire 1 G( wrData [3] $end
$var wire 1 H( wrData [2] $end
$var wire 1 I( wrData [1] $end
$var wire 1 J( wrData [0] $end
$var wire 1 y' aluOut [15] $end
$var wire 1 z' aluOut [14] $end
$var wire 1 {' aluOut [13] $end
$var wire 1 |' aluOut [12] $end
$var wire 1 }' aluOut [11] $end
$var wire 1 ~' aluOut [10] $end
$var wire 1 !( aluOut [9] $end
$var wire 1 "( aluOut [8] $end
$var wire 1 #( aluOut [7] $end
$var wire 1 $( aluOut [6] $end
$var wire 1 %( aluOut [5] $end
$var wire 1 &( aluOut [4] $end
$var wire 1 '( aluOut [3] $end
$var wire 1 (( aluOut [2] $end
$var wire 1 )( aluOut [1] $end
$var wire 1 *( aluOut [0] $end
$var wire 1 m$ memoryOut [15] $end
$var wire 1 n$ memoryOut [14] $end
$var wire 1 o$ memoryOut [13] $end
$var wire 1 p$ memoryOut [12] $end
$var wire 1 q$ memoryOut [11] $end
$var wire 1 r$ memoryOut [10] $end
$var wire 1 s$ memoryOut [9] $end
$var wire 1 t$ memoryOut [8] $end
$var wire 1 u$ memoryOut [7] $end
$var wire 1 v$ memoryOut [6] $end
$var wire 1 w$ memoryOut [5] $end
$var wire 1 x$ memoryOut [4] $end
$var wire 1 y$ memoryOut [3] $end
$var wire 1 z$ memoryOut [2] $end
$var wire 1 {$ memoryOut [1] $end
$var wire 1 |$ memoryOut [0] $end
$var wire 1 \) err $end
$var wire 1 4O en $end

$scope module data_mem $end
$var wire 1 m$ data_out [15] $end
$var wire 1 n$ data_out [14] $end
$var wire 1 o$ data_out [13] $end
$var wire 1 p$ data_out [12] $end
$var wire 1 q$ data_out [11] $end
$var wire 1 r$ data_out [10] $end
$var wire 1 s$ data_out [9] $end
$var wire 1 t$ data_out [8] $end
$var wire 1 u$ data_out [7] $end
$var wire 1 v$ data_out [6] $end
$var wire 1 w$ data_out [5] $end
$var wire 1 x$ data_out [4] $end
$var wire 1 y$ data_out [3] $end
$var wire 1 z$ data_out [2] $end
$var wire 1 {$ data_out [1] $end
$var wire 1 |$ data_out [0] $end
$var wire 1 ;( data_in [15] $end
$var wire 1 <( data_in [14] $end
$var wire 1 =( data_in [13] $end
$var wire 1 >( data_in [12] $end
$var wire 1 ?( data_in [11] $end
$var wire 1 @( data_in [10] $end
$var wire 1 A( data_in [9] $end
$var wire 1 B( data_in [8] $end
$var wire 1 C( data_in [7] $end
$var wire 1 D( data_in [6] $end
$var wire 1 E( data_in [5] $end
$var wire 1 F( data_in [4] $end
$var wire 1 G( data_in [3] $end
$var wire 1 H( data_in [2] $end
$var wire 1 I( data_in [1] $end
$var wire 1 J( data_in [0] $end
$var wire 1 y' addr [15] $end
$var wire 1 z' addr [14] $end
$var wire 1 {' addr [13] $end
$var wire 1 |' addr [12] $end
$var wire 1 }' addr [11] $end
$var wire 1 ~' addr [10] $end
$var wire 1 !( addr [9] $end
$var wire 1 "( addr [8] $end
$var wire 1 #( addr [7] $end
$var wire 1 $( addr [6] $end
$var wire 1 %( addr [5] $end
$var wire 1 &( addr [4] $end
$var wire 1 '( addr [3] $end
$var wire 1 (( addr [2] $end
$var wire 1 )( addr [1] $end
$var wire 1 *( addr [0] $end
$var wire 1 4O enable $end
$var wire 1 X( wr $end
$var wire 1 u! createdump $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 \) err $end
$var reg 1 5O loaded $end
$var reg 17 6O largest [16:0] $end
$var integer 32 7O mcd $end
$var integer 32 8O i $end
$upscope $end
$upscope $end

$scope module MEMWB $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 m$ memoryOut [15] $end
$var wire 1 n$ memoryOut [14] $end
$var wire 1 o$ memoryOut [13] $end
$var wire 1 p$ memoryOut [12] $end
$var wire 1 q$ memoryOut [11] $end
$var wire 1 r$ memoryOut [10] $end
$var wire 1 s$ memoryOut [9] $end
$var wire 1 t$ memoryOut [8] $end
$var wire 1 u$ memoryOut [7] $end
$var wire 1 v$ memoryOut [6] $end
$var wire 1 w$ memoryOut [5] $end
$var wire 1 x$ memoryOut [4] $end
$var wire 1 y$ memoryOut [3] $end
$var wire 1 z$ memoryOut [2] $end
$var wire 1 {$ memoryOut [1] $end
$var wire 1 |$ memoryOut [0] $end
$var wire 1 i' PC_inc [15] $end
$var wire 1 j' PC_inc [14] $end
$var wire 1 k' PC_inc [13] $end
$var wire 1 l' PC_inc [12] $end
$var wire 1 m' PC_inc [11] $end
$var wire 1 n' PC_inc [10] $end
$var wire 1 o' PC_inc [9] $end
$var wire 1 p' PC_inc [8] $end
$var wire 1 q' PC_inc [7] $end
$var wire 1 r' PC_inc [6] $end
$var wire 1 s' PC_inc [5] $end
$var wire 1 t' PC_inc [4] $end
$var wire 1 u' PC_inc [3] $end
$var wire 1 v' PC_inc [2] $end
$var wire 1 w' PC_inc [1] $end
$var wire 1 x' PC_inc [0] $end
$var wire 1 y' ALUOut [15] $end
$var wire 1 z' ALUOut [14] $end
$var wire 1 {' ALUOut [13] $end
$var wire 1 |' ALUOut [12] $end
$var wire 1 }' ALUOut [11] $end
$var wire 1 ~' ALUOut [10] $end
$var wire 1 !( ALUOut [9] $end
$var wire 1 "( ALUOut [8] $end
$var wire 1 #( ALUOut [7] $end
$var wire 1 $( ALUOut [6] $end
$var wire 1 %( ALUOut [5] $end
$var wire 1 &( ALUOut [4] $end
$var wire 1 '( ALUOut [3] $end
$var wire 1 (( ALUOut [2] $end
$var wire 1 )( ALUOut [1] $end
$var wire 1 *( ALUOut [0] $end
$var wire 1 o% PC [15] $end
$var wire 1 p% PC [14] $end
$var wire 1 q% PC [13] $end
$var wire 1 r% PC [12] $end
$var wire 1 s% PC [11] $end
$var wire 1 t% PC [10] $end
$var wire 1 u% PC [9] $end
$var wire 1 v% PC [8] $end
$var wire 1 w% PC [7] $end
$var wire 1 x% PC [6] $end
$var wire 1 y% PC [5] $end
$var wire 1 z% PC [4] $end
$var wire 1 {% PC [3] $end
$var wire 1 |% PC [2] $end
$var wire 1 }% PC [1] $end
$var wire 1 ~% PC [0] $end
$var wire 1 T( jumpCtl [2] $end
$var wire 1 U( jumpCtl [1] $end
$var wire 1 V( jumpCtl [0] $end
$var wire 1 K( Rs [2] $end
$var wire 1 L( Rs [1] $end
$var wire 1 M( Rs [0] $end
$var wire 1 N( Rt [2] $end
$var wire 1 O( Rt [1] $end
$var wire 1 P( Rt [0] $end
$var wire 1 Q( Rd [2] $end
$var wire 1 R( Rd [1] $end
$var wire 1 S( Rd [0] $end
$var wire 1 [( MemToReg $end
$var wire 1 Z( regWrite $end
$var wire 1 \( lbi $end
$var wire 1 ]( slbi $end
$var wire 1 Z) halt $end
$var wire 1 z( MEMWB_memoryOut [15] $end
$var wire 1 {( MEMWB_memoryOut [14] $end
$var wire 1 |( MEMWB_memoryOut [13] $end
$var wire 1 }( MEMWB_memoryOut [12] $end
$var wire 1 ~( MEMWB_memoryOut [11] $end
$var wire 1 !) MEMWB_memoryOut [10] $end
$var wire 1 ") MEMWB_memoryOut [9] $end
$var wire 1 #) MEMWB_memoryOut [8] $end
$var wire 1 $) MEMWB_memoryOut [7] $end
$var wire 1 %) MEMWB_memoryOut [6] $end
$var wire 1 &) MEMWB_memoryOut [5] $end
$var wire 1 ') MEMWB_memoryOut [4] $end
$var wire 1 () MEMWB_memoryOut [3] $end
$var wire 1 )) MEMWB_memoryOut [2] $end
$var wire 1 *) MEMWB_memoryOut [1] $end
$var wire 1 +) MEMWB_memoryOut [0] $end
$var wire 1 ,) MEMWB_PC_inc [15] $end
$var wire 1 -) MEMWB_PC_inc [14] $end
$var wire 1 .) MEMWB_PC_inc [13] $end
$var wire 1 /) MEMWB_PC_inc [12] $end
$var wire 1 0) MEMWB_PC_inc [11] $end
$var wire 1 1) MEMWB_PC_inc [10] $end
$var wire 1 2) MEMWB_PC_inc [9] $end
$var wire 1 3) MEMWB_PC_inc [8] $end
$var wire 1 4) MEMWB_PC_inc [7] $end
$var wire 1 5) MEMWB_PC_inc [6] $end
$var wire 1 6) MEMWB_PC_inc [5] $end
$var wire 1 7) MEMWB_PC_inc [4] $end
$var wire 1 8) MEMWB_PC_inc [3] $end
$var wire 1 9) MEMWB_PC_inc [2] $end
$var wire 1 :) MEMWB_PC_inc [1] $end
$var wire 1 ;) MEMWB_PC_inc [0] $end
$var wire 1 !& MEMWB_PC [15] $end
$var wire 1 "& MEMWB_PC [14] $end
$var wire 1 #& MEMWB_PC [13] $end
$var wire 1 $& MEMWB_PC [12] $end
$var wire 1 %& MEMWB_PC [11] $end
$var wire 1 && MEMWB_PC [10] $end
$var wire 1 '& MEMWB_PC [9] $end
$var wire 1 (& MEMWB_PC [8] $end
$var wire 1 )& MEMWB_PC [7] $end
$var wire 1 *& MEMWB_PC [6] $end
$var wire 1 +& MEMWB_PC [5] $end
$var wire 1 ,& MEMWB_PC [4] $end
$var wire 1 -& MEMWB_PC [3] $end
$var wire 1 .& MEMWB_PC [2] $end
$var wire 1 /& MEMWB_PC [1] $end
$var wire 1 0& MEMWB_PC [0] $end
$var wire 1 <) MEMWB_ALUout [15] $end
$var wire 1 =) MEMWB_ALUout [14] $end
$var wire 1 >) MEMWB_ALUout [13] $end
$var wire 1 ?) MEMWB_ALUout [12] $end
$var wire 1 @) MEMWB_ALUout [11] $end
$var wire 1 A) MEMWB_ALUout [10] $end
$var wire 1 B) MEMWB_ALUout [9] $end
$var wire 1 C) MEMWB_ALUout [8] $end
$var wire 1 D) MEMWB_ALUout [7] $end
$var wire 1 E) MEMWB_ALUout [6] $end
$var wire 1 F) MEMWB_ALUout [5] $end
$var wire 1 G) MEMWB_ALUout [4] $end
$var wire 1 H) MEMWB_ALUout [3] $end
$var wire 1 I) MEMWB_ALUout [2] $end
$var wire 1 J) MEMWB_ALUout [1] $end
$var wire 1 K) MEMWB_ALUout [0] $end
$var wire 1 ^( MEMWB_jumpCtl [2] $end
$var wire 1 _( MEMWB_jumpCtl [1] $end
$var wire 1 `( MEMWB_jumpCtl [0] $end
$var wire 1 a( MEMWB_Rs [2] $end
$var wire 1 b( MEMWB_Rs [1] $end
$var wire 1 c( MEMWB_Rs [0] $end
$var wire 1 d( MEMWB_Rt [2] $end
$var wire 1 e( MEMWB_Rt [1] $end
$var wire 1 f( MEMWB_Rt [0] $end
$var wire 1 g( MEMWB_Rd [2] $end
$var wire 1 h( MEMWB_Rd [1] $end
$var wire 1 i( MEMWB_Rd [0] $end
$var wire 1 L) MEMWB_MemToReg $end
$var wire 1 M) MEMWB_regWrite $end
$var wire 1 N) MEMWB_lbi $end
$var wire 1 O) MEMWB_slbi $end
$var wire 1 [) MEMWB_halt $end

$scope module MEMWB_memoryOut_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 9O en $end
$var wire 1 m$ D [15] $end
$var wire 1 n$ D [14] $end
$var wire 1 o$ D [13] $end
$var wire 1 p$ D [12] $end
$var wire 1 q$ D [11] $end
$var wire 1 r$ D [10] $end
$var wire 1 s$ D [9] $end
$var wire 1 t$ D [8] $end
$var wire 1 u$ D [7] $end
$var wire 1 v$ D [6] $end
$var wire 1 w$ D [5] $end
$var wire 1 x$ D [4] $end
$var wire 1 y$ D [3] $end
$var wire 1 z$ D [2] $end
$var wire 1 {$ D [1] $end
$var wire 1 |$ D [0] $end
$var wire 1 z( Q [15] $end
$var wire 1 {( Q [14] $end
$var wire 1 |( Q [13] $end
$var wire 1 }( Q [12] $end
$var wire 1 ~( Q [11] $end
$var wire 1 !) Q [10] $end
$var wire 1 ") Q [9] $end
$var wire 1 #) Q [8] $end
$var wire 1 $) Q [7] $end
$var wire 1 %) Q [6] $end
$var wire 1 &) Q [5] $end
$var wire 1 ') Q [4] $end
$var wire 1 () Q [3] $end
$var wire 1 )) Q [2] $end
$var wire 1 *) Q [1] $end
$var wire 1 +) Q [0] $end
$var wire 1 :O in [15] $end
$var wire 1 ;O in [14] $end
$var wire 1 <O in [13] $end
$var wire 1 =O in [12] $end
$var wire 1 >O in [11] $end
$var wire 1 ?O in [10] $end
$var wire 1 @O in [9] $end
$var wire 1 AO in [8] $end
$var wire 1 BO in [7] $end
$var wire 1 CO in [6] $end
$var wire 1 DO in [5] $end
$var wire 1 EO in [4] $end
$var wire 1 FO in [3] $end
$var wire 1 GO in [2] $end
$var wire 1 HO in [1] $end
$var wire 1 IO in [0] $end
$var wire 1 JO out [15] $end
$var wire 1 KO out [14] $end
$var wire 1 LO out [13] $end
$var wire 1 MO out [12] $end
$var wire 1 NO out [11] $end
$var wire 1 OO out [10] $end
$var wire 1 PO out [9] $end
$var wire 1 QO out [8] $end
$var wire 1 RO out [7] $end
$var wire 1 SO out [6] $end
$var wire 1 TO out [5] $end
$var wire 1 UO out [4] $end
$var wire 1 VO out [3] $end
$var wire 1 WO out [2] $end
$var wire 1 XO out [1] $end
$var wire 1 YO out [0] $end

$scope module dff_0 $end
$var wire 1 YO q $end
$var wire 1 IO d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 ZO state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 XO q $end
$var wire 1 HO d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 [O state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 WO q $end
$var wire 1 GO d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 \O state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 VO q $end
$var wire 1 FO d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 ]O state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 UO q $end
$var wire 1 EO d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 ^O state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 TO q $end
$var wire 1 DO d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 _O state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 SO q $end
$var wire 1 CO d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 `O state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 RO q $end
$var wire 1 BO d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 aO state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 QO q $end
$var wire 1 AO d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 bO state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 PO q $end
$var wire 1 @O d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 cO state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 OO q $end
$var wire 1 ?O d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 dO state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 NO q $end
$var wire 1 >O d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 eO state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 MO q $end
$var wire 1 =O d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 fO state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 LO q $end
$var wire 1 <O d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 gO state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 KO q $end
$var wire 1 ;O d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 hO state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 JO q $end
$var wire 1 :O d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 iO state $end
$upscope $end
$upscope $end

$scope module MEMWB_PC_inc_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 jO en $end
$var wire 1 i' D [15] $end
$var wire 1 j' D [14] $end
$var wire 1 k' D [13] $end
$var wire 1 l' D [12] $end
$var wire 1 m' D [11] $end
$var wire 1 n' D [10] $end
$var wire 1 o' D [9] $end
$var wire 1 p' D [8] $end
$var wire 1 q' D [7] $end
$var wire 1 r' D [6] $end
$var wire 1 s' D [5] $end
$var wire 1 t' D [4] $end
$var wire 1 u' D [3] $end
$var wire 1 v' D [2] $end
$var wire 1 w' D [1] $end
$var wire 1 x' D [0] $end
$var wire 1 ,) Q [15] $end
$var wire 1 -) Q [14] $end
$var wire 1 .) Q [13] $end
$var wire 1 /) Q [12] $end
$var wire 1 0) Q [11] $end
$var wire 1 1) Q [10] $end
$var wire 1 2) Q [9] $end
$var wire 1 3) Q [8] $end
$var wire 1 4) Q [7] $end
$var wire 1 5) Q [6] $end
$var wire 1 6) Q [5] $end
$var wire 1 7) Q [4] $end
$var wire 1 8) Q [3] $end
$var wire 1 9) Q [2] $end
$var wire 1 :) Q [1] $end
$var wire 1 ;) Q [0] $end
$var wire 1 kO in [15] $end
$var wire 1 lO in [14] $end
$var wire 1 mO in [13] $end
$var wire 1 nO in [12] $end
$var wire 1 oO in [11] $end
$var wire 1 pO in [10] $end
$var wire 1 qO in [9] $end
$var wire 1 rO in [8] $end
$var wire 1 sO in [7] $end
$var wire 1 tO in [6] $end
$var wire 1 uO in [5] $end
$var wire 1 vO in [4] $end
$var wire 1 wO in [3] $end
$var wire 1 xO in [2] $end
$var wire 1 yO in [1] $end
$var wire 1 zO in [0] $end
$var wire 1 {O out [15] $end
$var wire 1 |O out [14] $end
$var wire 1 }O out [13] $end
$var wire 1 ~O out [12] $end
$var wire 1 !P out [11] $end
$var wire 1 "P out [10] $end
$var wire 1 #P out [9] $end
$var wire 1 $P out [8] $end
$var wire 1 %P out [7] $end
$var wire 1 &P out [6] $end
$var wire 1 'P out [5] $end
$var wire 1 (P out [4] $end
$var wire 1 )P out [3] $end
$var wire 1 *P out [2] $end
$var wire 1 +P out [1] $end
$var wire 1 ,P out [0] $end

$scope module dff_0 $end
$var wire 1 ,P q $end
$var wire 1 zO d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 -P state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 +P q $end
$var wire 1 yO d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 .P state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 *P q $end
$var wire 1 xO d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 /P state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 )P q $end
$var wire 1 wO d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 0P state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 (P q $end
$var wire 1 vO d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 1P state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 'P q $end
$var wire 1 uO d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 2P state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 &P q $end
$var wire 1 tO d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 3P state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 %P q $end
$var wire 1 sO d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 4P state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 $P q $end
$var wire 1 rO d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 5P state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 #P q $end
$var wire 1 qO d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 6P state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 "P q $end
$var wire 1 pO d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 7P state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 !P q $end
$var wire 1 oO d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 8P state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 ~O q $end
$var wire 1 nO d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 9P state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 }O q $end
$var wire 1 mO d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 :P state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 |O q $end
$var wire 1 lO d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 ;P state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 {O q $end
$var wire 1 kO d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 <P state $end
$upscope $end
$upscope $end

$scope module MEMWB_PC_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 =P en $end
$var wire 1 o% D [15] $end
$var wire 1 p% D [14] $end
$var wire 1 q% D [13] $end
$var wire 1 r% D [12] $end
$var wire 1 s% D [11] $end
$var wire 1 t% D [10] $end
$var wire 1 u% D [9] $end
$var wire 1 v% D [8] $end
$var wire 1 w% D [7] $end
$var wire 1 x% D [6] $end
$var wire 1 y% D [5] $end
$var wire 1 z% D [4] $end
$var wire 1 {% D [3] $end
$var wire 1 |% D [2] $end
$var wire 1 }% D [1] $end
$var wire 1 ~% D [0] $end
$var wire 1 !& Q [15] $end
$var wire 1 "& Q [14] $end
$var wire 1 #& Q [13] $end
$var wire 1 $& Q [12] $end
$var wire 1 %& Q [11] $end
$var wire 1 && Q [10] $end
$var wire 1 '& Q [9] $end
$var wire 1 (& Q [8] $end
$var wire 1 )& Q [7] $end
$var wire 1 *& Q [6] $end
$var wire 1 +& Q [5] $end
$var wire 1 ,& Q [4] $end
$var wire 1 -& Q [3] $end
$var wire 1 .& Q [2] $end
$var wire 1 /& Q [1] $end
$var wire 1 0& Q [0] $end
$var wire 1 >P in [15] $end
$var wire 1 ?P in [14] $end
$var wire 1 @P in [13] $end
$var wire 1 AP in [12] $end
$var wire 1 BP in [11] $end
$var wire 1 CP in [10] $end
$var wire 1 DP in [9] $end
$var wire 1 EP in [8] $end
$var wire 1 FP in [7] $end
$var wire 1 GP in [6] $end
$var wire 1 HP in [5] $end
$var wire 1 IP in [4] $end
$var wire 1 JP in [3] $end
$var wire 1 KP in [2] $end
$var wire 1 LP in [1] $end
$var wire 1 MP in [0] $end
$var wire 1 NP out [15] $end
$var wire 1 OP out [14] $end
$var wire 1 PP out [13] $end
$var wire 1 QP out [12] $end
$var wire 1 RP out [11] $end
$var wire 1 SP out [10] $end
$var wire 1 TP out [9] $end
$var wire 1 UP out [8] $end
$var wire 1 VP out [7] $end
$var wire 1 WP out [6] $end
$var wire 1 XP out [5] $end
$var wire 1 YP out [4] $end
$var wire 1 ZP out [3] $end
$var wire 1 [P out [2] $end
$var wire 1 \P out [1] $end
$var wire 1 ]P out [0] $end

$scope module dff_0 $end
$var wire 1 ]P q $end
$var wire 1 MP d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 ^P state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 \P q $end
$var wire 1 LP d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 _P state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 [P q $end
$var wire 1 KP d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 `P state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 ZP q $end
$var wire 1 JP d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 aP state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 YP q $end
$var wire 1 IP d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 bP state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 XP q $end
$var wire 1 HP d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 cP state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 WP q $end
$var wire 1 GP d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 dP state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 VP q $end
$var wire 1 FP d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 eP state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 UP q $end
$var wire 1 EP d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 fP state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 TP q $end
$var wire 1 DP d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 gP state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 SP q $end
$var wire 1 CP d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 hP state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 RP q $end
$var wire 1 BP d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 iP state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 QP q $end
$var wire 1 AP d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 jP state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 PP q $end
$var wire 1 @P d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 kP state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 OP q $end
$var wire 1 ?P d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 lP state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 NP q $end
$var wire 1 >P d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 mP state $end
$upscope $end
$upscope $end

$scope module MEMWB_ALUout_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 nP en $end
$var wire 1 y' D [15] $end
$var wire 1 z' D [14] $end
$var wire 1 {' D [13] $end
$var wire 1 |' D [12] $end
$var wire 1 }' D [11] $end
$var wire 1 ~' D [10] $end
$var wire 1 !( D [9] $end
$var wire 1 "( D [8] $end
$var wire 1 #( D [7] $end
$var wire 1 $( D [6] $end
$var wire 1 %( D [5] $end
$var wire 1 &( D [4] $end
$var wire 1 '( D [3] $end
$var wire 1 (( D [2] $end
$var wire 1 )( D [1] $end
$var wire 1 *( D [0] $end
$var wire 1 <) Q [15] $end
$var wire 1 =) Q [14] $end
$var wire 1 >) Q [13] $end
$var wire 1 ?) Q [12] $end
$var wire 1 @) Q [11] $end
$var wire 1 A) Q [10] $end
$var wire 1 B) Q [9] $end
$var wire 1 C) Q [8] $end
$var wire 1 D) Q [7] $end
$var wire 1 E) Q [6] $end
$var wire 1 F) Q [5] $end
$var wire 1 G) Q [4] $end
$var wire 1 H) Q [3] $end
$var wire 1 I) Q [2] $end
$var wire 1 J) Q [1] $end
$var wire 1 K) Q [0] $end
$var wire 1 oP in [15] $end
$var wire 1 pP in [14] $end
$var wire 1 qP in [13] $end
$var wire 1 rP in [12] $end
$var wire 1 sP in [11] $end
$var wire 1 tP in [10] $end
$var wire 1 uP in [9] $end
$var wire 1 vP in [8] $end
$var wire 1 wP in [7] $end
$var wire 1 xP in [6] $end
$var wire 1 yP in [5] $end
$var wire 1 zP in [4] $end
$var wire 1 {P in [3] $end
$var wire 1 |P in [2] $end
$var wire 1 }P in [1] $end
$var wire 1 ~P in [0] $end
$var wire 1 !Q out [15] $end
$var wire 1 "Q out [14] $end
$var wire 1 #Q out [13] $end
$var wire 1 $Q out [12] $end
$var wire 1 %Q out [11] $end
$var wire 1 &Q out [10] $end
$var wire 1 'Q out [9] $end
$var wire 1 (Q out [8] $end
$var wire 1 )Q out [7] $end
$var wire 1 *Q out [6] $end
$var wire 1 +Q out [5] $end
$var wire 1 ,Q out [4] $end
$var wire 1 -Q out [3] $end
$var wire 1 .Q out [2] $end
$var wire 1 /Q out [1] $end
$var wire 1 0Q out [0] $end

$scope module dff_0 $end
$var wire 1 0Q q $end
$var wire 1 ~P d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 1Q state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 /Q q $end
$var wire 1 }P d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 2Q state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 .Q q $end
$var wire 1 |P d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 3Q state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 -Q q $end
$var wire 1 {P d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 4Q state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 ,Q q $end
$var wire 1 zP d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 5Q state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 +Q q $end
$var wire 1 yP d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 6Q state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 *Q q $end
$var wire 1 xP d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 7Q state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 )Q q $end
$var wire 1 wP d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 8Q state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 (Q q $end
$var wire 1 vP d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 9Q state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 'Q q $end
$var wire 1 uP d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 :Q state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 &Q q $end
$var wire 1 tP d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 ;Q state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 %Q q $end
$var wire 1 sP d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 <Q state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 $Q q $end
$var wire 1 rP d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 =Q state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 #Q q $end
$var wire 1 qP d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 >Q state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 "Q q $end
$var wire 1 pP d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 ?Q state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 !Q q $end
$var wire 1 oP d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 @Q state $end
$upscope $end
$upscope $end

$scope module MEMWB_jumpCtl_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 AQ en $end
$var wire 1 T( D [2] $end
$var wire 1 U( D [1] $end
$var wire 1 V( D [0] $end
$var wire 1 ^( Q [2] $end
$var wire 1 _( Q [1] $end
$var wire 1 `( Q [0] $end
$var wire 1 BQ in [2] $end
$var wire 1 CQ in [1] $end
$var wire 1 DQ in [0] $end
$var wire 1 EQ out [2] $end
$var wire 1 FQ out [1] $end
$var wire 1 GQ out [0] $end

$scope module dff_0 $end
$var wire 1 GQ q $end
$var wire 1 DQ d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 HQ state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 FQ q $end
$var wire 1 CQ d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 IQ state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 EQ q $end
$var wire 1 BQ d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 JQ state $end
$upscope $end
$upscope $end

$scope module MEMWB_Rs_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 KQ en $end
$var wire 1 K( D [2] $end
$var wire 1 L( D [1] $end
$var wire 1 M( D [0] $end
$var wire 1 a( Q [2] $end
$var wire 1 b( Q [1] $end
$var wire 1 c( Q [0] $end
$var wire 1 LQ in [2] $end
$var wire 1 MQ in [1] $end
$var wire 1 NQ in [0] $end
$var wire 1 OQ out [2] $end
$var wire 1 PQ out [1] $end
$var wire 1 QQ out [0] $end

$scope module dff_0 $end
$var wire 1 QQ q $end
$var wire 1 NQ d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 RQ state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 PQ q $end
$var wire 1 MQ d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 SQ state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 OQ q $end
$var wire 1 LQ d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 TQ state $end
$upscope $end
$upscope $end

$scope module MEMWB_Rt_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 UQ en $end
$var wire 1 N( D [2] $end
$var wire 1 O( D [1] $end
$var wire 1 P( D [0] $end
$var wire 1 d( Q [2] $end
$var wire 1 e( Q [1] $end
$var wire 1 f( Q [0] $end
$var wire 1 VQ in [2] $end
$var wire 1 WQ in [1] $end
$var wire 1 XQ in [0] $end
$var wire 1 YQ out [2] $end
$var wire 1 ZQ out [1] $end
$var wire 1 [Q out [0] $end

$scope module dff_0 $end
$var wire 1 [Q q $end
$var wire 1 XQ d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 \Q state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 ZQ q $end
$var wire 1 WQ d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 ]Q state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 YQ q $end
$var wire 1 VQ d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 ^Q state $end
$upscope $end
$upscope $end

$scope module MEMWB_Rd_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 _Q en $end
$var wire 1 Q( D [2] $end
$var wire 1 R( D [1] $end
$var wire 1 S( D [0] $end
$var wire 1 g( Q [2] $end
$var wire 1 h( Q [1] $end
$var wire 1 i( Q [0] $end
$var wire 1 `Q in [2] $end
$var wire 1 aQ in [1] $end
$var wire 1 bQ in [0] $end
$var wire 1 cQ out [2] $end
$var wire 1 dQ out [1] $end
$var wire 1 eQ out [0] $end

$scope module dff_0 $end
$var wire 1 eQ q $end
$var wire 1 bQ d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 fQ state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 dQ q $end
$var wire 1 aQ d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 gQ state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 cQ q $end
$var wire 1 `Q d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 hQ state $end
$upscope $end
$upscope $end

$scope module MEMWB_MemToReg_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 iQ en $end
$var wire 1 [( D $end
$var wire 1 L) Q $end
$var wire 1 jQ in $end
$var wire 1 kQ out $end

$scope module dff_0 $end
$var wire 1 kQ q $end
$var wire 1 jQ d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 lQ state $end
$upscope $end
$upscope $end

$scope module MEMWB_regWrite_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 mQ en $end
$var wire 1 Z( D $end
$var wire 1 M) Q $end
$var wire 1 nQ in $end
$var wire 1 oQ out $end

$scope module dff_0 $end
$var wire 1 oQ q $end
$var wire 1 nQ d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 pQ state $end
$upscope $end
$upscope $end

$scope module MEMWB_lbi_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 qQ en $end
$var wire 1 \( D $end
$var wire 1 N) Q $end
$var wire 1 rQ in $end
$var wire 1 sQ out $end

$scope module dff_0 $end
$var wire 1 sQ q $end
$var wire 1 rQ d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 tQ state $end
$upscope $end
$upscope $end

$scope module MEMWB_slbi_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 uQ en $end
$var wire 1 ]( D $end
$var wire 1 O) Q $end
$var wire 1 vQ in $end
$var wire 1 wQ out $end

$scope module dff_0 $end
$var wire 1 wQ q $end
$var wire 1 vQ d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 xQ state $end
$upscope $end
$upscope $end

$scope module MEMWB_halt_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 yQ en $end
$var wire 1 Z) D $end
$var wire 1 [) Q $end
$var wire 1 zQ in $end
$var wire 1 {Q out $end

$scope module dff_0 $end
$var wire 1 {Q q $end
$var wire 1 zQ d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 |Q state $end
$upscope $end
$upscope $end
$upscope $end

$scope module wbStage $end
$var wire 1 L) memToReg $end
$var wire 1 z( memData [15] $end
$var wire 1 {( memData [14] $end
$var wire 1 |( memData [13] $end
$var wire 1 }( memData [12] $end
$var wire 1 ~( memData [11] $end
$var wire 1 !) memData [10] $end
$var wire 1 ") memData [9] $end
$var wire 1 #) memData [8] $end
$var wire 1 $) memData [7] $end
$var wire 1 %) memData [6] $end
$var wire 1 &) memData [5] $end
$var wire 1 ') memData [4] $end
$var wire 1 () memData [3] $end
$var wire 1 )) memData [2] $end
$var wire 1 *) memData [1] $end
$var wire 1 +) memData [0] $end
$var wire 1 <) aluOut [15] $end
$var wire 1 =) aluOut [14] $end
$var wire 1 >) aluOut [13] $end
$var wire 1 ?) aluOut [12] $end
$var wire 1 @) aluOut [11] $end
$var wire 1 A) aluOut [10] $end
$var wire 1 B) aluOut [9] $end
$var wire 1 C) aluOut [8] $end
$var wire 1 D) aluOut [7] $end
$var wire 1 E) aluOut [6] $end
$var wire 1 F) aluOut [5] $end
$var wire 1 G) aluOut [4] $end
$var wire 1 H) aluOut [3] $end
$var wire 1 I) aluOut [2] $end
$var wire 1 J) aluOut [1] $end
$var wire 1 K) aluOut [0] $end
$var wire 1 ,) PC_inc [15] $end
$var wire 1 -) PC_inc [14] $end
$var wire 1 .) PC_inc [13] $end
$var wire 1 /) PC_inc [12] $end
$var wire 1 0) PC_inc [11] $end
$var wire 1 1) PC_inc [10] $end
$var wire 1 2) PC_inc [9] $end
$var wire 1 3) PC_inc [8] $end
$var wire 1 4) PC_inc [7] $end
$var wire 1 5) PC_inc [6] $end
$var wire 1 6) PC_inc [5] $end
$var wire 1 7) PC_inc [4] $end
$var wire 1 8) PC_inc [3] $end
$var wire 1 9) PC_inc [2] $end
$var wire 1 :) PC_inc [1] $end
$var wire 1 ;) PC_inc [0] $end
$var wire 1 ^( jumpCtl [2] $end
$var wire 1 _( jumpCtl [1] $end
$var wire 1 `( jumpCtl [0] $end
$var wire 1 ]$ writeData [15] $end
$var wire 1 ^$ writeData [14] $end
$var wire 1 _$ writeData [13] $end
$var wire 1 `$ writeData [12] $end
$var wire 1 a$ writeData [11] $end
$var wire 1 b$ writeData [10] $end
$var wire 1 c$ writeData [9] $end
$var wire 1 d$ writeData [8] $end
$var wire 1 e$ writeData [7] $end
$var wire 1 f$ writeData [6] $end
$var wire 1 g$ writeData [5] $end
$var wire 1 h$ writeData [4] $end
$var wire 1 i$ writeData [3] $end
$var wire 1 j$ writeData [2] $end
$var wire 1 k$ writeData [1] $end
$var wire 1 l$ writeData [0] $end
$var wire 1 }Q inter_writeData [15] $end
$var wire 1 ~Q inter_writeData [14] $end
$var wire 1 !R inter_writeData [13] $end
$var wire 1 "R inter_writeData [12] $end
$var wire 1 #R inter_writeData [11] $end
$var wire 1 $R inter_writeData [10] $end
$var wire 1 %R inter_writeData [9] $end
$var wire 1 &R inter_writeData [8] $end
$var wire 1 'R inter_writeData [7] $end
$var wire 1 (R inter_writeData [6] $end
$var wire 1 )R inter_writeData [5] $end
$var wire 1 *R inter_writeData [4] $end
$var wire 1 +R inter_writeData [3] $end
$var wire 1 ,R inter_writeData [2] $end
$var wire 1 -R inter_writeData [1] $end
$var wire 1 .R inter_writeData [0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0?5
0@5
0A5
0B5
0C5
0D5
0E5
0F5
0G5
0H5
0I5
0J5
0K5
0L5
0M5
0n5
0o5
0p5
0q5
0r5
0s5
0t5
0u5
0v5
0w5
0x5
0y5
0z5
0{5
0|5
0}5
bx ~5
bx !6
xv9
bx w9
bx x9
xy9
xz9
x{9
x|9
x}9
x~9
x!:
x":
x#:
x$:
x%:
x&:
x':
x(:
x):
x*:
x+:
x,:
bx -:
0X:
0Y:
0Z:
0b:
0c:
0d:
0l:
0m:
0n:
0v:
0w:
0x:
0";
0#;
0$;
0F;
0G;
0H;
0I;
0J;
0K;
0L;
0M;
0N;
0O;
0P;
0Q;
0R;
0S;
0T;
0U;
0w;
0x;
0y;
0z;
0{;
0|;
0};
0~;
0!<
0"<
0#<
0$<
0%<
0&<
0'<
0(<
0J<
0K<
0L<
0M<
0N<
0O<
0P<
0Q<
0R<
0S<
0T<
0U<
0V<
0W<
0X<
0Y<
0{<
0|<
0}<
0~<
0!=
0"=
0#=
0$=
0%=
0&=
0'=
0(=
0)=
0*=
0+=
0,=
0N=
0O=
0P=
0Q=
0R=
0S=
0T=
0U=
0V=
0W=
0X=
0Y=
0Z=
0[=
0\=
0]=
0!>
0">
0#>
0$>
0%>
0&>
0'>
0(>
0)>
0*>
0+>
0,>
0->
0.>
0/>
00>
05>
09>
0=>
0B>
0G>
0K>
0O>
0S>
0W>
0[>
0_>
0c>
0g>
0zK
0{K
0|K
0&L
0'L
0(L
00L
01L
02L
0:L
0;L
0<L
0^L
0_L
0`L
0aL
0bL
0cL
0dL
0eL
0fL
0gL
0hL
0iL
0jL
0kL
0lL
0mL
01M
02M
03M
04M
05M
06M
07M
08M
09M
0:M
0;M
0<M
0=M
0>M
0?M
0@M
0bM
0cM
0dM
0eM
0fM
0gM
0hM
0iM
0jM
0kM
0lM
0mM
0nM
0oM
0pM
0qM
05N
06N
07N
08N
09N
0:N
0;N
0<N
0=N
0>N
0?N
0@N
0AN
0BN
0CN
0DN
0fN
0gN
0hN
0iN
0jN
0kN
0lN
0mN
0nN
0oN
0pN
0qN
0rN
0sN
0tN
0uN
0yN
0}N
0#O
0'O
0+O
0/O
03O
15O
b0 6O
0ZO
0[O
0\O
0]O
0^O
0_O
0`O
0aO
0bO
0cO
0dO
0eO
0fO
0gO
0hO
0iO
0-P
0.P
0/P
00P
01P
02P
03P
04P
05P
06P
07P
08P
09P
0:P
0;P
0<P
0^P
0_P
0`P
0aP
0bP
0cP
0dP
0eP
0fP
0gP
0hP
0iP
0jP
0kP
0lP
0mP
01Q
02Q
03Q
04Q
05Q
06Q
07Q
08Q
09Q
0:Q
0;Q
0<Q
0=Q
0>Q
0?Q
0@Q
0HQ
0IQ
0JQ
0RQ
0SQ
0TQ
0\Q
0]Q
0^Q
0fQ
0gQ
0hQ
0lQ
0pQ
0tQ
0xQ
0|Q
0:.
0;.
0<.
0=.
0>.
0?.
0@.
0A.
0B.
0C.
0D.
0E.
0F.
0G.
0H.
0I.
0k.
0l.
0m.
0n.
0o.
0p.
0q.
0r.
0s.
0t.
0u.
0v.
0w.
0x.
0y.
0z.
0>/
0?/
0@/
0A/
0B/
0C/
0D/
0E/
0F/
0G/
0H/
0I/
0J/
0K/
0L/
0M/
0U/
0V/
0W/
0_/
0`/
0a/
0e/
082
092
0:2
0;2
0<2
0=2
0>2
0?2
0@2
0A2
0B2
0C2
0D2
0E2
0F2
0G2
0h2
0i2
0j2
0k2
0l2
0m2
0n2
0o2
0p2
0q2
0r2
0s2
0t2
0u2
0v2
0w2
0:3
0;3
0<3
0=3
0>3
0?3
0@3
0A3
0B3
0C3
0D3
0E3
0F3
0G3
0H3
0I3
0j3
0k3
0l3
0m3
0n3
0o3
0p3
0q3
0r3
0s3
0t3
0u3
0v3
0w3
0x3
0y3
0<4
0=4
0>4
0?4
0@4
0A4
0B4
0C4
0D4
0E4
0F4
0G4
0H4
0I4
0J4
0K4
0l4
0m4
0n4
0o4
0p4
0q4
0r4
0s4
0t4
0u4
0v4
0w4
0x4
0y4
0z4
0{4
0>5
1x!
1y!
0b)
0v)
0L*
0M*
0N*
0O*
0P*
0Q*
0R*
0S*
0T*
0U*
0V*
0W*
0X*
0Y*
0Z*
0[*
1^*
b0 _*
b10000 b*
b100 .+
b100 c+
b100 :,
b100 o,
b10000 ;0
b10000 $7
b100 N7
b100 %8
b100 Z8
b100 19
b100 7J
b100 lJ
b10000 |@
b100 XA
b100 /B
b100 dB
b100 ;C
b10000 pC
b11 qC
b10000 ZE
b100 [E
b10 \E
b10000 /F
b100 GF
b100 |F
b100 SG
b100 *H
b10000 _H
b100 +I
b100 `I
bx 7O
b10000000000000000 8O
b0 .!
b10 /!
b100 0!
b0 1!
b0 2!
b0 3!
b0 4!
b1 z!
bx `*
b10000000000000000 a*
xg9
xf9
057
x47
x37
x27
x17
x07
x/7
x.7
x-7
x,7
x+7
x*7
x)7
x(7
x'7
x&7
x%7
x67
xO7
xk7
xq7
xw7
x}7
x&8
xB8
xH8
xN8
xT8
x[8
xw8
x}8
x%9
x+9
x29
xN9
xT9
xZ9
x`9
z=:
z<:
z;:
z::
z9:
z8:
z7:
z6:
z5:
z4:
z3:
z2:
z1:
z0:
z/:
z.:
xM:
xL:
xK:
xJ:
xI:
xH:
xG:
xF:
xE:
xD:
xC:
xB:
xA:
x@:
x?:
x>:
xd>
x`>
x\>
xX>
xT>
xP>
xL>
xH>
xD>
1C>
x?>
1>>
x:>
x6>
x2>
11>
x^=
x-=
xZ<
x)<
xV;
x%;
xy:
xo:
xe:
x[:
xQ:
xv@
xw@
0tC
0sC
0rC
1?A
x>A
x=A
x<A
x;A
x:A
x9A
x8A
x7A
x6A
x5A
x4A
x3A
x2A
x1A
x0A
x/A
0.A
0-A
0,A
0+A
1*A
0)A
0(A
0'A
0&A
0%A
0$A
0#A
0"A
0!A
0~@
0}@
x@A
xYA
xuA
x{A
x#B
x)B
x0B
xLB
xRB
xXB
x^B
xeB
x#C
x)C
x/C
x5C
x<C
xXC
x^C
xdC
xjC
1pH
xoH
xnH
xmH
xlH
xkH
xjH
xiH
xhH
xgH
xfH
xeH
xdH
xcH
xbH
xaH
x`H
xHF
xdF
xjF
xpF
xvF
x}F
x;G
xAG
xGG
xMG
xTG
xpG
xvG
x|G
x$H
x+H
xGH
xMH
xSH
xYH
xqH
x,I
xHI
xNI
xTI
xZI
xaI
x}I
x%J
x+J
x1J
x8J
xTJ
xZJ
x`J
xfJ
xmJ
x+K
x1K
x7K
x=K
zbK
zaK
z`K
z_K
z^K
z]K
z\K
z[K
zZK
zYK
zXK
zWK
zVK
zUK
zTK
zSK
xrK
xqK
xpK
xoK
xnK
xmK
xlK
xkK
xjK
xiK
xhK
xgK
xfK
xeK
xdK
xcK
10O
1,O
1(O
1$O
1~N
1zN
1vN
1EN
1rM
1AM
1nL
1=L
13L
1)L
1}K
1sK
1yQ
1uQ
1qQ
1mQ
1iQ
1_Q
1UQ
1KQ
1AQ
1nP
1=P
1jO
19O
xS9
xU9
xV9
xW9
xX9
xY9
x[9
x\9
x]9
x^9
x_9
xa9
xb9
xc9
xd9
xe9
xx/
zN:
zO:
zP:
xT:
xS:
xR:
xW:
xV:
xU:
x^:
x]:
x\:
xa:
x`:
x_:
xh:
xg:
xf:
xk:
xj:
xi:
xr:
xq:
xp:
xu:
xt:
xs:
x|:
x{:
xz:
x!;
x~:
x}:
x5;
x4;
x3;
x2;
x1;
x0;
x/;
x.;
x-;
x,;
x+;
x*;
x);
x(;
x';
x&;
xE;
xD;
xC;
xB;
xA;
x@;
x?;
x>;
x=;
x<;
x;;
x:;
x9;
x8;
x7;
x6;
xf;
xe;
xd;
xc;
xb;
xa;
x`;
x_;
x^;
x];
x\;
x[;
xZ;
xY;
xX;
xW;
xv;
xu;
xt;
xs;
xr;
xq;
xp;
xo;
xn;
xm;
xl;
xk;
xj;
xi;
xh;
xg;
x9<
x8<
x7<
x6<
x5<
x4<
x3<
x2<
x1<
x0<
x/<
x.<
x-<
x,<
x+<
x*<
xI<
xH<
xG<
xF<
xE<
xD<
xC<
xB<
xA<
x@<
x?<
x><
x=<
x<<
x;<
x:<
xj<
xi<
xh<
xg<
xf<
xe<
xd<
xc<
xb<
xa<
x`<
x_<
x^<
x]<
x\<
x[<
xz<
xy<
xx<
xw<
xv<
xu<
xt<
xs<
xr<
xq<
xp<
xo<
xn<
xm<
xl<
xk<
x==
x<=
x;=
x:=
x9=
x8=
x7=
x6=
x5=
x4=
x3=
x2=
x1=
x0=
x/=
x.=
xM=
xL=
xK=
xJ=
xI=
xH=
xG=
xF=
xE=
xD=
xC=
xB=
xA=
x@=
x?=
x>=
xn=
xm=
xl=
xk=
xj=
xi=
xh=
xg=
xf=
xe=
xd=
xc=
xb=
xa=
x`=
x_=
x~=
x}=
x|=
x{=
xz=
xy=
xx=
xw=
xv=
xu=
xt=
xs=
xr=
xq=
xp=
xo=
x3>
x4>
x7>
x8>
x;>
x<>
x@>
xA>
xE>
xF>
xI>
xJ>
xM>
xN>
xQ>
xR>
xU>
xV>
xY>
xZ>
x]>
x^>
xa>
xb>
xe>
xf>
x9?
x8?
x7?
x6?
x5?
x4?
x3?
x2?
x1?
x0?
x/?
x.?
x-?
x,?
x+?
x*?
zI?
zH?
zG?
zF?
zE?
zD?
zC?
zB?
zA?
z@?
z??
z>?
z=?
z<?
z;?
z:?
xY?
xX?
xW?
xV?
xU?
xT?
xS?
xR?
xQ?
xP?
xO?
xN?
xM?
xL?
xK?
xJ?
xi?
xh?
xg?
xf?
xe?
xd?
xc?
xb?
xa?
x`?
x_?
x^?
x]?
x\?
x[?
xZ?
xy?
xx?
xw?
xv?
xu?
xt?
xs?
xr?
xq?
xp?
xo?
xn?
xm?
xl?
xk?
xj?
z+@
z*@
z)@
z(@
z'@
z&@
z%@
z$@
z#@
z"@
z!@
z~?
z}?
z|?
z{?
zz?
z;@
z:@
z9@
z8@
z7@
z6@
z5@
z4@
z3@
z2@
z1@
z0@
z/@
z.@
z-@
z,@
zK@
zJ@
zI@
zH@
zG@
zF@
zE@
zD@
zC@
zB@
zA@
z@@
z?@
z>@
z=@
z<@
x[@
xZ@
xY@
xX@
xW@
xV@
xU@
xT@
xS@
xR@
xQ@
xP@
xO@
xN@
xM@
xL@
xk@
0j@
0i@
0h@
0g@
0f@
0e@
0d@
0c@
0b@
0a@
0`@
0_@
0^@
0]@
0\@
zn@
zm@
zl@
xo@
xp@
xq@
zr@
xs@
xt@
zu@
zx@
zy@
zz@
z{@
xAA
xBA
xCA
xDA
zEA
xFA
zGA
xHA
zIA
xJA
zKA
0LA
1MA
xNA
xOA
0PA
1QA
0RA
1SA
xTA
xUA
xVA
xWA
xZA
x[A
x\A
x]A
0^A
x_A
0`A
xaA
0bA
xcA
0dA
1eA
1fA
1gA
1hA
xiA
xjA
xkA
xlA
xmA
xnA
1oA
1pA
0qA
1rA
0sA
1tA
1vA
xwA
1xA
1yA
xzA
1|A
x}A
1~A
1!B
x"B
1$B
x%B
1&B
1'B
x(B
1*B
x+B
1,B
1-B
x.B
x1B
x2B
x3B
14B
x5B
x6B
07B
x8B
09B
x:B
0;B
x<B
1=B
1>B
1?B
x@B
xAB
xBB
xCB
xDB
xEB
1FB
1GB
0HB
xIB
xJB
xKB
xMB
0NB
xOB
xPB
xQB
1SB
xTB
1UB
1VB
xWB
1YB
xZB
1[B
1\B
x]B
1_B
x`B
1aB
1bB
xcB
xfB
xgB
xhB
xiB
0jB
xkB
0lB
xmB
0nB
xoB
0pB
1qB
1rB
1sB
1tB
xuB
xvB
xwB
xxB
xyB
xzB
1{B
1|B
0}B
1~B
0!C
1"C
1$C
x%C
1&C
1'C
x(C
1*C
x+C
1,C
1-C
x.C
10C
x1C
12C
13C
x4C
16C
x7C
18C
19C
x:C
x=C
x>C
x?C
x@C
0AC
xBC
0CC
xDC
0EC
xFC
0GC
1HC
1IC
1JC
1KC
xLC
xMC
xNC
xOC
xPC
xQC
1RC
1SC
0TC
1UC
0VC
1WC
1YC
xZC
1[C
1\C
x]C
1_C
x`C
1aC
1bC
xcC
1eC
xfC
1gC
1hC
xiC
1kC
xlC
1mC
1nC
xoC
x&D
x%D
x$D
x#D
x"D
x!D
x~C
x}C
x|C
x{C
xzC
xyC
xxC
xwC
xvC
xuC
x6D
x5D
x4D
x3D
x2D
x1D
x0D
x/D
x.D
x-D
x,D
x+D
x*D
x)D
x(D
x'D
xFD
xED
xDD
xCD
xBD
xAD
x@D
x?D
x>D
x=D
x<D
x;D
x:D
x9D
x8D
x7D
xVD
xUD
xTD
xSD
xRD
xQD
xPD
xOD
xND
xMD
xLD
xKD
xJD
xID
xHD
xGD
xfD
xeD
xdD
xcD
xbD
xaD
x`D
x_D
x^D
x]D
x\D
x[D
xZD
xYD
xXD
xWD
xvD
xuD
xtD
xsD
xrD
xqD
xpD
xoD
xnD
xmD
xlD
xkD
xjD
xiD
xhD
xgD
x(E
x'E
x&E
x%E
x$E
x#E
x"E
x!E
x~D
x}D
x|D
x{D
xzD
xyD
xxD
xwD
x8E
x7E
x6E
x5E
x4E
x3E
x2E
x1E
x0E
x/E
x.E
x-E
x,E
x+E
x*E
x)E
xHE
xGE
xFE
xEE
xDE
xCE
xBE
xAE
x@E
x?E
x>E
x=E
x<E
x;E
x:E
x9E
xXE
xWE
xVE
xUE
xTE
xSE
xRE
xQE
xPE
xOE
xNE
xME
xLE
xKE
xJE
xIE
xYE
xlE
xkE
xjE
xiE
xhE
xgE
xfE
xeE
xdE
xcE
xbE
xaE
x`E
x_E
x^E
x]E
x|E
x{E
xzE
xyE
xxE
xwE
xvE
xuE
xtE
xsE
xrE
xqE
xpE
xoE
xnE
xmE
x.F
x-F
x,F
x+F
x*F
x)F
x(F
x'F
x&F
x%F
x$F
x#F
x"F
x!F
x~E
x}E
x0F
x1F
x2F
x3F
z4F
x5F
z6F
x7F
z8F
x9F
z:F
x;F
x<F
x=F
x>F
x?F
x@F
xAF
xBF
1CF
xDF
xEF
xFF
xIF
xJF
xKF
xLF
xMF
xNF
xOF
xPF
xQF
xRF
xSF
xTF
xUF
xVF
xWF
1XF
xYF
xZF
x[F
x\F
x]F
x^F
x_F
x`F
xaF
xbF
xcF
xeF
xfF
xgF
1hF
1iF
xkF
xlF
xmF
xnF
xoF
xqF
xrF
xsF
xtF
xuF
xwF
xxF
xyF
xzF
x{F
x~F
x!G
x"G
x#G
x$G
x%G
x&G
x'G
x(G
x)G
x*G
x+G
x,G
x-G
x.G
x/G
x0G
x1G
x2G
x3G
x4G
x5G
x6G
x7G
x8G
x9G
x:G
x<G
x=G
x>G
x?G
x@G
xBG
xCG
xDG
xEG
xFG
xHG
xIG
xJG
xKG
xLG
xNG
xOG
xPG
xQG
xRG
xUG
xVG
xWG
xXG
xYG
xZG
x[G
x\G
x]G
x^G
x_G
x`G
xaG
xbG
xcG
xdG
xeG
xfG
xgG
xhG
xiG
xjG
xkG
xlG
xmG
xnG
xoG
xqG
xrG
xsG
xtG
xuG
xwG
xxG
xyG
xzG
x{G
x}G
x~G
x!H
x"H
x#H
x%H
x&H
x'H
x(H
x)H
x,H
x-H
x.H
x/H
x0H
x1H
x2H
x3H
x4H
x5H
x6H
x7H
x8H
x9H
x:H
x;H
x<H
x=H
x>H
x?H
x@H
xAH
xBH
xCH
xDH
xEH
xFH
xHH
xIH
xJH
xKH
xLH
xNH
xOH
xPH
xQH
xRH
xTH
xUH
xVH
xWH
xXH
xZH
x[H
x\H
x]H
x^H
xrH
xsH
xtH
xuH
zvH
xwH
zxH
xyH
zzH
x{H
z|H
x}H
x~H
x!I
x"I
x#I
x$I
x%I
x&I
x'I
x(I
x)I
x*I
x-I
x.I
x/I
x0I
x1I
x2I
x3I
x4I
x5I
x6I
x7I
x8I
x9I
x:I
x;I
x<I
x=I
x>I
x?I
x@I
xAI
xBI
xCI
xDI
xEI
xFI
xGI
xII
xJI
xKI
xLI
xMI
xOI
xPI
xQI
xRI
xSI
xUI
xVI
xWI
xXI
xYI
x[I
x\I
x]I
x^I
x_I
xbI
xcI
xdI
xeI
xfI
xgI
xhI
xiI
xjI
xkI
xlI
xmI
xnI
xoI
xpI
xqI
xrI
xsI
xtI
xuI
xvI
xwI
xxI
xyI
xzI
x{I
x|I
x~I
x!J
x"J
x#J
x$J
x&J
x'J
x(J
x)J
x*J
x,J
x-J
x.J
x/J
x0J
x2J
x3J
x4J
x5J
x6J
x9J
x:J
x;J
x<J
x=J
x>J
x?J
x@J
xAJ
xBJ
xCJ
xDJ
xEJ
xFJ
xGJ
xHJ
xIJ
xJJ
xKJ
xLJ
xMJ
xNJ
xOJ
xPJ
xQJ
xRJ
xSJ
xUJ
xVJ
xWJ
xXJ
xYJ
x[J
x\J
x]J
x^J
x_J
xaJ
xbJ
xcJ
xdJ
xeJ
xgJ
xhJ
xiJ
xjJ
xkJ
xnJ
xoJ
xpJ
xqJ
xrJ
xsJ
xtJ
xuJ
xvJ
xwJ
xxJ
xyJ
xzJ
x{J
x|J
x}J
x~J
x!K
x"K
x#K
x$K
x%K
x&K
x'K
x(K
x)K
x*K
x,K
x-K
x.K
x/K
x0K
x2K
x3K
x4K
x5K
x6K
x8K
x9K
x:K
x;K
x<K
x>K
x?K
x@K
xAK
xBK
xvK
xuK
xtK
xyK
xxK
xwK
x"L
x!L
x~K
x%L
x$L
x#L
x,L
x+L
x*L
x/L
x.L
x-L
x6L
x5L
x4L
x9L
x8L
x7L
xML
xLL
xKL
xJL
xIL
xHL
xGL
xFL
xEL
xDL
xCL
xBL
xAL
x@L
x?L
x>L
x]L
x\L
x[L
xZL
xYL
xXL
xWL
xVL
xUL
xTL
xSL
xRL
xQL
xPL
xOL
xNL
x~L
x}L
x|L
x{L
xzL
xyL
xxL
xwL
xvL
xuL
xtL
xsL
xrL
xqL
xpL
xoL
x0M
x/M
x.M
x-M
x,M
x+M
x*M
x)M
x(M
x'M
x&M
x%M
x$M
x#M
x"M
x!M
xQM
xPM
xOM
xNM
xMM
xLM
xKM
xJM
xIM
xHM
xGM
xFM
xEM
xDM
xCM
xBM
xaM
x`M
x_M
x^M
x]M
x\M
x[M
xZM
xYM
xXM
xWM
xVM
xUM
xTM
xSM
xRM
z$N
z#N
z"N
z!N
z~M
z}M
z|M
z{M
zzM
zyM
zxM
zwM
zvM
zuM
ztM
zsM
x4N
x3N
x2N
x1N
x0N
x/N
x.N
x-N
x,N
x+N
x*N
x)N
x(N
x'N
x&N
x%N
xUN
xTN
xSN
xRN
xQN
xPN
xON
xNN
xMN
xLN
xKN
xJN
xIN
xHN
xGN
xFN
xeN
xdN
xcN
xbN
xaN
x`N
x_N
x^N
x]N
x\N
x[N
xZN
xYN
xXN
xWN
xVN
xwN
xxN
x{N
x|N
x!O
x"O
x%O
x&O
x)O
x*O
x-O
x.O
x1O
x2O
x4O
xIO
xHO
xGO
xFO
xEO
xDO
xCO
xBO
xAO
x@O
x?O
x>O
x=O
x<O
x;O
x:O
xYO
xXO
xWO
xVO
xUO
xTO
xSO
xRO
xQO
xPO
xOO
xNO
xMO
xLO
xKO
xJO
xzO
xyO
xxO
xwO
xvO
xuO
xtO
xsO
xrO
xqO
xpO
xoO
xnO
xmO
xlO
xkO
x,P
x+P
x*P
x)P
x(P
x'P
x&P
x%P
x$P
x#P
x"P
x!P
x~O
x}O
x|O
x{O
xMP
xLP
xKP
xJP
xIP
xHP
xGP
xFP
xEP
xDP
xCP
xBP
xAP
x@P
x?P
x>P
x]P
x\P
x[P
xZP
xYP
xXP
xWP
xVP
xUP
xTP
xSP
xRP
xQP
xPP
xOP
xNP
x~P
x}P
x|P
x{P
xzP
xyP
xxP
xwP
xvP
xuP
xtP
xsP
xrP
xqP
xpP
xoP
x0Q
x/Q
x.Q
x-Q
x,Q
x+Q
x*Q
x)Q
x(Q
x'Q
x&Q
x%Q
x$Q
x#Q
x"Q
x!Q
xDQ
xCQ
xBQ
xGQ
xFQ
xEQ
xNQ
xMQ
xLQ
xQQ
xPQ
xOQ
xXQ
xWQ
xVQ
x[Q
xZQ
xYQ
xbQ
xaQ
x`Q
xeQ
xdQ
xcQ
xjQ
xkQ
xnQ
xoQ
xrQ
xsQ
xvQ
xwQ
xzQ
x{Q
x.R
x-R
x,R
x+R
x*R
x)R
x(R
x'R
x&R
x%R
x$R
x#R
x"R
x!R
x~Q
x}Q
xD!
xC!
xB!
xA!
x@!
x?!
x>!
x=!
x<!
x;!
x:!
x9!
x8!
x7!
x6!
x5!
xT!
xS!
xR!
xQ!
xP!
xO!
xN!
xM!
xL!
xK!
xJ!
xI!
xH!
xG!
xF!
xE!
xd!
xc!
xb!
xa!
x`!
x_!
x^!
x]!
x\!
x[!
xZ!
xY!
xX!
xW!
xV!
xU!
xt!
xs!
xr!
xq!
xp!
xo!
xn!
xm!
xl!
xk!
xj!
xi!
xh!
xg!
xf!
xe!
xRK
xQK
xPK
xOK
xNK
xMK
xLK
xKK
xJK
xIK
xHK
xGK
xFK
xEK
xDK
xCK
x)?
x(?
x'?
x&?
x%?
x$?
x#?
x"?
x!?
x~>
x}>
x|>
x{>
xz>
xy>
xx>
xw>
xv>
xu>
xt>
xs>
xr>
xq>
xp>
xo>
xn>
xm>
xl>
xk>
xj>
xi>
xh>
1F-
0`)
x_)
1t)
0s*
0r*
1q*
0p*
0o*
0n*
0m*
0l*
0k*
0j*
0i*
0h*
0g*
0f*
0e*
0d*
0c*
0]*
x\*
x+*
xt*
x/+
0K+
xQ+
xW+
x]+
xd+
x",
x(,
x.,
x4,
x;,
xW,
x],
xc,
xi,
xp,
x.-
x4-
x:-
x@-
xb/
xX/
xN/
x{.
xJ.
xw-
xf/
xu9
xt9
xs9
xr9
xq9
xp9
xo9
xn9
xm9
xl9
xk9
xj9
xi9
xh9
x0
x/
x.
x-
x,
x+
x*
x)
x(
x'
x&
x%
x$
x#
x"
x!
x@
x?
x>
x=
x<
x;
x:
x9
x8
x7
x6
x5
x4
x3
x2
x1
xA
xD
xC
xB
xT
xS
xR
xQ
xP
xO
xN
xM
xL
xK
xJ
xI
xH
xG
xF
xE
xU
xV
xf
xe
xd
xc
xb
xa
x`
x_
x^
x]
x\
x[
xZ
xY
xX
xW
xv
xu
xt
xs
xr
xq
xp
xo
xn
xm
xl
xk
xj
xi
xh
xg
x(!
x'!
x&!
x%!
x$!
x#!
x"!
x!!
x~
x}
x|
x{
xz
xy
xx
xw
z)!
z*!
z+!
z,!
x-!
1u!
0v!
1w!
z{!
x|!
x}!
x~!
x!"
x""
x#"
z$"
x%"
x&"
z'"
x("
z)"
x*"
x+"
x,"
x-"
x0"
x/"
x."
x3"
x2"
x1"
z6"
z5"
z4"
x9"
x8"
x7"
x<"
x;"
x:"
x?"
x>"
x="
xB"
xA"
x@"
xE"
xD"
xC"
xH"
xG"
xF"
xX"
xW"
xV"
xU"
xT"
xS"
xR"
xQ"
xP"
xO"
xN"
xM"
xL"
xK"
xJ"
xI"
zh"
zg"
zf"
ze"
zd"
zc"
zb"
za"
z`"
z_"
z^"
z]"
z\"
z["
zZ"
zY"
zx"
zw"
zv"
zu"
zt"
zs"
zr"
zq"
zp"
zo"
zn"
zm"
zl"
zk"
zj"
zi"
z*#
z)#
z(#
z'#
z&#
z%#
z$#
z##
z"#
z!#
z~"
z}"
z|"
z{"
zz"
zy"
x:#
x9#
x8#
x7#
x6#
x5#
x4#
x3#
x2#
x1#
x0#
x/#
x.#
x-#
x,#
x+#
zJ#
zI#
zH#
zG#
zF#
zE#
zD#
zC#
zB#
zA#
z@#
z?#
z>#
z=#
z<#
z;#
xZ#
xY#
xX#
xW#
xV#
xU#
xT#
xS#
xR#
xQ#
xP#
xO#
xN#
xM#
xL#
xK#
zj#
zi#
zh#
zg#
zf#
ze#
zd#
zc#
zb#
za#
z`#
z_#
z^#
z]#
z\#
z[#
zz#
zy#
zx#
zw#
zv#
zu#
zt#
zs#
zr#
zq#
zp#
zo#
zn#
zm#
zl#
zk#
z,$
z+$
z*$
z)$
z($
z'$
z&$
z%$
z$$
z#$
z"$
z!$
z~#
z}#
z|#
z{#
x<$
x;$
x:$
x9$
x8$
x7$
x6$
x5$
x4$
x3$
x2$
x1$
x0$
x/$
x.$
x-$
xL$
xK$
xJ$
xI$
xH$
xG$
xF$
xE$
xD$
xC$
xB$
xA$
x@$
x?$
x>$
x=$
z\$
z[$
zZ$
zY$
zX$
zW$
zV$
zU$
zT$
zS$
zR$
zQ$
zP$
zO$
zN$
zM$
xl$
xk$
xj$
xi$
xh$
xg$
xf$
xe$
xd$
xc$
xb$
xa$
x`$
x_$
x^$
x]$
x|$
x{$
xz$
xy$
xx$
xw$
xv$
xu$
xt$
xs$
xr$
xq$
xp$
xo$
xn$
xm$
x.%
x-%
x,%
x+%
x*%
x)%
x(%
x'%
x&%
x%%
x$%
x#%
x"%
x!%
x~$
x}$
x>%
x=%
x<%
x;%
x:%
x9%
x8%
x7%
x6%
x5%
x4%
x3%
x2%
x1%
x0%
x/%
xN%
xM%
xL%
xK%
xJ%
xI%
xH%
xG%
xF%
xE%
xD%
xC%
xB%
xA%
x@%
x?%
x^%
x]%
x\%
x[%
xZ%
xY%
xX%
xW%
xV%
xU%
xT%
xS%
xR%
xQ%
xP%
xO%
xn%
xm%
xl%
xk%
xj%
xi%
xh%
xg%
xf%
xe%
xd%
xc%
xb%
xa%
x`%
x_%
x~%
x}%
x|%
x{%
xz%
xy%
xx%
xw%
xv%
xu%
xt%
xs%
xr%
xq%
xp%
xo%
x0&
x/&
x.&
x-&
x,&
x+&
x*&
x)&
x(&
x'&
x&&
x%&
x$&
x#&
x"&
x!&
01&
xA&
x@&
x?&
x>&
x=&
x<&
x;&
x:&
x9&
x8&
x7&
x6&
x5&
x4&
x3&
x2&
xQ&
xP&
xO&
xN&
xM&
xL&
xK&
xJ&
xI&
xH&
xG&
xF&
xE&
xD&
xC&
xB&
xT&
xS&
xR&
xW&
xV&
xU&
xZ&
xY&
xX&
x]&
x\&
x[&
x`&
x_&
x^&
xc&
xb&
xa&
zf&
ze&
zd&
xi&
xh&
xg&
xy&
xx&
xw&
xv&
xu&
xt&
xs&
xr&
xq&
xp&
xo&
xn&
xm&
xl&
xk&
xj&
x+'
x*'
x)'
x('
x''
x&'
x%'
x$'
x#'
x"'
x!'
x~&
x}&
x|&
x{&
xz&
x;'
x:'
x9'
x8'
x7'
x6'
x5'
x4'
x3'
x2'
x1'
x0'
x/'
x.'
x-'
x,'
zK'
zJ'
zI'
zH'
zG'
zF'
zE'
zD'
zC'
zB'
zA'
z@'
z?'
z>'
z='
z<'
x['
xZ'
xY'
xX'
xW'
xV'
xU'
xT'
xS'
xR'
xQ'
xP'
xO'
xN'
xM'
xL'
x\'
x]'
x^'
x_'
x`'
xa'
xb'
xc'
xd'
xe'
xf'
xg'
zh'
xx'
xw'
xv'
xu'
xt'
xs'
xr'
xq'
xp'
xo'
xn'
xm'
xl'
xk'
xj'
xi'
x*(
x)(
x((
x'(
x&(
x%(
x$(
x#(
x"(
x!(
x~'
x}'
x|'
x{'
xz'
xy'
z:(
z9(
z8(
z7(
z6(
z5(
z4(
z3(
z2(
z1(
z0(
z/(
z.(
z-(
z,(
z+(
xJ(
xI(
xH(
xG(
xF(
xE(
xD(
xC(
xB(
xA(
x@(
x?(
x>(
x=(
x<(
x;(
xM(
xL(
xK(
xP(
xO(
xN(
xS(
xR(
xQ(
xV(
xU(
xT(
xW(
xX(
zY(
xZ(
x[(
x\(
x](
x`(
x_(
x^(
xc(
xb(
xa(
xf(
xe(
xd(
xi(
xh(
xg(
zy(
zx(
zw(
zv(
zu(
zt(
zs(
zr(
zq(
zp(
zo(
zn(
zm(
zl(
zk(
zj(
x+)
x*)
x))
x()
x')
x&)
x%)
x$)
x#)
x")
x!)
x~(
x}(
x|(
x{(
xz(
x;)
x:)
x9)
x8)
x7)
x6)
x5)
x4)
x3)
x2)
x1)
x0)
x/)
x.)
x-)
x,)
xK)
xJ)
xI)
xH)
xG)
xF)
xE)
xD)
xC)
xB)
xA)
x@)
x?)
x>)
x=)
x<)
xL)
xM)
xN)
xO)
xP)
xQ)
xR)
xS)
xT)
xU)
xV)
xW)
xX)
xY)
xZ)
x[)
x\)
x])
x^)
xa)
zf)
ze)
zd)
zc)
zj)
zi)
zh)
zg)
zn)
zm)
zl)
zk)
zo)
zp)
zq)
xr)
xs)
xu)
0(*
0'*
0&*
0%*
0$*
0#*
0"*
0!*
0~)
0})
0|)
0{)
0z)
0y)
0x)
0w)
z)*
x**
x;*
x:*
x9*
x8*
x7*
x6*
x5*
x4*
x3*
x2*
x1*
x0*
x/*
x.*
x-*
x,*
xK*
xJ*
xI*
xH*
xG*
xF*
xE*
xD*
xC*
xB*
xA*
x@*
x?*
x>*
x=*
x<*
xu*
xv*
xw*
xx*
zy*
xz*
z{*
x|*
z}*
x~*
z!+
x"+
x#+
0$+
1%+
0&+
1'+
0(+
1)+
1*+
x++
x,+
x-+
00+
x1+
x2+
x3+
04+
15+
x6+
x7+
08+
x9+
0:+
1;+
x<+
1=+
1>+
1?+
1@+
xA+
xB+
xC+
xD+
1E+
xF+
xG+
1H+
0I+
xJ+
1L+
xM+
1N+
1O+
1P+
xR+
0S+
xT+
1U+
1V+
1X+
xY+
1Z+
x[+
1\+
1^+
x_+
1`+
xa+
1b+
xe+
xf+
xg+
xh+
0i+
xj+
0k+
xl+
0m+
xn+
0o+
1p+
1q+
1r+
1s+
xt+
xu+
xv+
xw+
xx+
xy+
1z+
1{+
0|+
1}+
0~+
1!,
1#,
x$,
1%,
x&,
1',
1),
x*,
1+,
x,,
1-,
1/,
x0,
11,
x2,
13,
15,
x6,
17,
x8,
19,
x<,
x=,
x>,
x?,
0@,
xA,
0B,
xC,
0D,
xE,
0F,
1G,
1H,
1I,
1J,
xK,
xL,
xM,
xN,
xO,
xP,
1Q,
1R,
0S,
1T,
0U,
1V,
1X,
xY,
1Z,
x[,
1\,
1^,
x_,
1`,
xa,
1b,
1d,
xe,
1f,
xg,
1h,
1j,
xk,
1l,
xm,
1n,
xq,
xr,
xs,
xt,
0u,
xv,
0w,
xx,
0y,
xz,
0{,
1|,
1},
1~,
1!-
x"-
x#-
x$-
x%-
x&-
x'-
1(-
1)-
0*-
1+-
0,-
1--
1/-
x0-
11-
x2-
13-
15-
x6-
17-
x8-
19-
1;-
x<-
1=-
x>-
1?-
1A-
xB-
1C-
xD-
1E-
xV-
xU-
xT-
xS-
xR-
xQ-
xP-
xO-
xN-
xM-
xL-
xK-
xJ-
xI-
xH-
xG-
xf-
xe-
xd-
xc-
xb-
xa-
x`-
x_-
x^-
x]-
x\-
x[-
xZ-
xY-
xX-
xW-
xv-
xu-
xt-
xs-
xr-
xq-
xp-
xo-
xn-
xm-
xl-
xk-
xj-
xi-
xh-
xg-
x).
x(.
x'.
x&.
x%.
x$.
x#.
x".
x!.
x~-
x}-
x|-
x{-
xz-
xy-
xx-
x9.
x8.
x7.
x6.
x5.
x4.
x3.
x2.
x1.
x0.
x/.
x..
x-.
x,.
x+.
x*.
xZ.
xY.
xX.
xW.
xV.
xU.
xT.
xS.
xR.
xQ.
xP.
xO.
xN.
xM.
xL.
xK.
xj.
xi.
xh.
xg.
xf.
xe.
xd.
xc.
xb.
xa.
x`.
x_.
x^.
x].
x\.
x[.
x-/
x,/
x+/
x*/
x)/
x(/
x'/
x&/
x%/
x$/
x#/
x"/
x!/
x~.
x}.
x|.
x=/
x</
x;/
x:/
x9/
x8/
x7/
x6/
x5/
x4/
x3/
x2/
x1/
x0/
x//
x./
xQ/
xP/
xO/
xT/
xS/
xR/
x[/
xZ/
xY/
x^/
x]/
x\/
xc/
xd/
xg/
zw/
zv/
zu/
zt/
zs/
zr/
zq/
zp/
zo/
zn/
zm/
zl/
zk/
zj/
zi/
zh/
x*0
x)0
x(0
x'0
x&0
x%0
x$0
x#0
x"0
x!0
x~/
x}/
x|/
x{/
xz/
xy/
x:0
x90
x80
x70
x60
x50
x40
x30
x20
x10
x00
x/0
x.0
x-0
x,0
x+0
zC0
zB0
zA0
z@0
z?0
z>0
z=0
z<0
xK0
xJ0
xI0
xH0
xG0
xF0
xE0
xD0
x[0
xZ0
xY0
xX0
xW0
xV0
xU0
xT0
xS0
xR0
xQ0
xP0
xO0
xN0
xM0
xL0
xk0
xj0
xi0
xh0
xg0
xf0
xe0
xd0
xc0
xb0
xa0
x`0
x_0
x^0
x]0
x\0
x{0
xz0
xy0
xx0
xw0
xv0
xu0
xt0
xs0
xr0
xq0
xp0
xo0
xn0
xm0
xl0
x-1
x,1
x+1
x*1
x)1
x(1
x'1
x&1
x%1
x$1
x#1
x"1
x!1
x~0
x}0
x|0
x=1
x<1
x;1
x:1
x91
x81
x71
x61
x51
x41
x31
x21
x11
x01
x/1
x.1
xM1
xL1
xK1
xJ1
xI1
xH1
xG1
xF1
xE1
xD1
xC1
xB1
xA1
x@1
x?1
x>1
x]1
x\1
x[1
xZ1
xY1
xX1
xW1
xV1
xU1
xT1
xS1
xR1
xQ1
xP1
xO1
xN1
xm1
xl1
xk1
xj1
xi1
xh1
xg1
xf1
xe1
xd1
xc1
xb1
xa1
x`1
x_1
x^1
xn1
xo1
xp1
xq1
xr1
xs1
xt1
xu1
x'2
x&2
x%2
x$2
x#2
x"2
x!2
x~1
x}1
x|1
x{1
xz1
xy1
xx1
xw1
xv1
x72
x62
x52
x42
x32
x22
x12
x02
x/2
x.2
x-2
x,2
x+2
x*2
x)2
x(2
xW2
xV2
xU2
xT2
xS2
xR2
xQ2
xP2
xO2
xN2
xM2
xL2
xK2
xJ2
xI2
xH2
xg2
xf2
xe2
xd2
xc2
xb2
xa2
x`2
x_2
x^2
x]2
x\2
x[2
xZ2
xY2
xX2
x)3
x(3
x'3
x&3
x%3
x$3
x#3
x"3
x!3
x~2
x}2
x|2
x{2
xz2
xy2
xx2
x93
x83
x73
x63
x53
x43
x33
x23
x13
x03
x/3
x.3
x-3
x,3
x+3
x*3
xY3
xX3
xW3
xV3
xU3
xT3
xS3
xR3
xQ3
xP3
xO3
xN3
xM3
xL3
xK3
xJ3
xi3
xh3
xg3
xf3
xe3
xd3
xc3
xb3
xa3
x`3
x_3
x^3
x]3
x\3
x[3
xZ3
x+4
x*4
x)4
x(4
x'4
x&4
x%4
x$4
x#4
x"4
x!4
x~3
x}3
x|3
x{3
xz3
x;4
x:4
x94
x84
x74
x64
x54
x44
x34
x24
x14
x04
x/4
x.4
x-4
x,4
x[4
xZ4
xY4
xX4
xW4
xV4
xU4
xT4
xS4
xR4
xQ4
xP4
xO4
xN4
xM4
xL4
xk4
xj4
xi4
xh4
xg4
xf4
xe4
xd4
xc4
xb4
xa4
x`4
x_4
x^4
x]4
x\4
x-5
x,5
x+5
x*5
x)5
x(5
x'5
x&5
x%5
x$5
x#5
x"5
x!5
x~4
x}4
x|4
x=5
x<5
x;5
x:5
x95
x85
x75
x65
x55
x45
x35
x25
x15
x05
x/5
x.5
x]5
x\5
x[5
xZ5
xY5
xX5
xW5
xV5
xU5
xT5
xS5
xR5
xQ5
xP5
xO5
xN5
xm5
xl5
xk5
xj5
xi5
xh5
xg5
xf5
xe5
xd5
xc5
xb5
xa5
x`5
x_5
x^5
z16
z06
z/6
z.6
z-6
z,6
z+6
z*6
z)6
z(6
z'6
z&6
z%6
z$6
z#6
z"6
xA6
x@6
x?6
x>6
x=6
x<6
x;6
x:6
x96
x86
x76
x66
x56
x46
x36
x26
xQ6
xP6
xO6
xN6
xM6
0L6
0K6
0J6
0I6
0H6
0G6
0F6
0E6
0D6
0C6
0B6
xa6
x`6
x_6
x^6
x]6
x\6
x[6
xZ6
xY6
xX6
xW6
xV6
xU6
xT6
xS6
xR6
xq6
xp6
xo6
xn6
xm6
xl6
xk6
xj6
0i6
0h6
0g6
0f6
0e6
0d6
0c6
0b6
x#7
x"7
x!7
x~6
x}6
x|6
x{6
xz6
xy6
xx6
xw6
xv6
xu6
xt6
xs6
xr6
x77
x87
x97
x:7
z;7
x<7
z=7
x>7
z?7
x@7
zA7
xB7
xC7
xD7
xE7
xF7
xG7
xH7
xI7
1J7
xK7
xL7
xM7
xP7
xQ7
xR7
xS7
xT7
xU7
xV7
xW7
xX7
xY7
xZ7
x[7
x\7
x]7
x^7
1_7
x`7
xa7
xb7
xc7
xd7
xe7
xf7
xg7
xh7
xi7
xj7
xl7
xm7
xn7
1o7
1p7
xr7
xs7
xt7
xu7
xv7
xx7
xy7
xz7
x{7
x|7
x~7
x!8
x"8
x#8
x$8
x'8
x(8
x)8
x*8
x+8
x,8
x-8
x.8
x/8
x08
x18
x28
x38
x48
x58
x68
x78
x88
x98
x:8
x;8
x<8
x=8
x>8
x?8
x@8
xA8
xC8
xD8
xE8
xF8
xG8
xI8
xJ8
xK8
xL8
xM8
xO8
xP8
xQ8
xR8
xS8
xU8
xV8
xW8
xX8
xY8
x\8
x]8
x^8
x_8
x`8
xa8
xb8
xc8
xd8
xe8
xf8
xg8
xh8
xi8
xj8
xk8
xl8
xm8
xn8
xo8
xp8
xq8
xr8
xs8
xt8
xu8
xv8
xx8
xy8
xz8
x{8
x|8
x~8
x!9
x"9
x#9
x$9
x&9
x'9
x(9
x)9
x*9
x,9
x-9
x.9
x/9
x09
x39
x49
x59
x69
x79
x89
x99
x:9
x;9
x<9
x=9
x>9
x?9
x@9
xA9
xB9
xC9
xD9
xE9
xF9
xG9
xH9
xI9
xJ9
xK9
xL9
xM9
xO9
xP9
xQ9
xR9
$end
#1
0{Q
0wQ
0sQ
0oQ
0kQ
0cQ
0dQ
0eQ
0YQ
0ZQ
0[Q
0OQ
0PQ
0QQ
0EQ
0FQ
0GQ
0!Q
0"Q
0#Q
0$Q
0%Q
0&Q
0'Q
0(Q
0)Q
0*Q
0+Q
0,Q
0-Q
0.Q
0/Q
00Q
0NP
0OP
0PP
0QP
0RP
0SP
0TP
0UP
0VP
0WP
0XP
0YP
0ZP
0[P
0\P
0]P
0{O
0|O
0}O
0~O
0!P
0"P
0#P
0$P
0%P
0&P
0'P
0(P
0)P
0*P
0+P
0,P
0JO
0KO
0LO
0MO
0NO
0OO
0PO
0QO
0RO
0SO
0TO
0UO
0VO
0WO
0XO
0YO
02O
0.O
0*O
0&O
0"O
0|N
0xN
0VN
0WN
0XN
0YN
0ZN
0[N
0\N
0]N
0^N
0_N
0`N
0aN
0bN
0cN
0dN
0eN
0%N
0&N
0'N
0(N
0)N
0*N
0+N
0,N
0-N
0.N
0/N
00N
01N
02N
03N
04N
0RM
0SM
0TM
0UM
0VM
0WM
0XM
0YM
0ZM
0[M
0\M
0]M
0^M
0_M
0`M
0aM
0!M
0"M
0#M
0$M
0%M
0&M
0'M
0(M
0)M
0*M
0+M
0,M
0-M
0.M
0/M
00M
0NL
0OL
0PL
0QL
0RL
0SL
0TL
0UL
0VL
0WL
0XL
0YL
0ZL
0[L
0\L
0]L
07L
08L
09L
0-L
0.L
0/L
0#L
0$L
0%L
0wK
0xK
0yK
0f>
0b>
0^>
0Z>
0V>
0R>
0N>
0J>
0F>
0A>
0<>
08>
04>
0o=
0p=
0q=
0r=
0s=
0t=
0u=
0v=
0w=
0x=
0y=
0z=
0{=
0|=
0}=
0~=
0>=
0?=
0@=
0A=
0B=
0C=
0D=
0E=
0F=
0G=
0H=
0I=
0J=
0K=
0L=
0M=
0k<
0l<
0m<
0n<
0o<
0p<
0q<
0r<
0s<
0t<
0u<
0v<
0w<
0x<
0y<
0z<
0:<
0;<
0<<
0=<
0><
0?<
0@<
0A<
0B<
0C<
0D<
0E<
0F<
0G<
0H<
0I<
0g;
0h;
0i;
0j;
0k;
0l;
0m;
0n;
0o;
0p;
0q;
0r;
0s;
0t;
0u;
0v;
06;
07;
08;
09;
0:;
0;;
0<;
0=;
0>;
0?;
0@;
0A;
0B;
0C;
0D;
0E;
0}:
0~:
0!;
0s:
0t:
0u:
0i:
0j:
0k:
0_:
0`:
0a:
0U:
0V:
0W:
0^5
0_5
0`5
0a5
0b5
0c5
0d5
0e5
0f5
0g5
0h5
0i5
0j5
0k5
0l5
0m5
0.5
0/5
005
015
025
035
045
055
065
075
085
095
0:5
0;5
0<5
0=5
0\4
0]4
0^4
0_4
0`4
0a4
0b4
0c4
0d4
0e4
0f4
0g4
0h4
0i4
0j4
0k4
0,4
0-4
0.4
0/4
004
014
024
034
044
054
064
074
084
094
0:4
0;4
0Z3
0[3
0\3
0]3
0^3
0_3
0`3
0a3
0b3
0c3
0d3
0e3
0f3
0g3
0h3
0i3
0*3
0+3
0,3
0-3
0.3
0/3
003
013
023
033
043
053
063
073
083
093
0X2
0Y2
0Z2
0[2
0\2
0]2
0^2
0_2
0`2
0a2
0b2
0c2
0d2
0e2
0f2
0g2
0(2
0)2
0*2
0+2
0,2
0-2
0.2
0/2
002
012
022
032
042
052
062
072
0d/
0\/
0]/
0^/
0R/
0S/
0T/
0./
0//
00/
01/
02/
03/
04/
05/
06/
07/
08/
09/
0:/
0;/
0</
0=/
0[.
0\.
0].
0^.
0_.
0`.
0a.
0b.
0c.
0d.
0e.
0f.
0g.
0h.
0i.
0j.
0*.
0+.
0,.
0-.
0..
0/.
00.
01.
02.
03.
04.
05.
06.
07.
08.
09.
0<*
0=*
0>*
0?*
0@*
0A*
0B*
0C*
0D*
0E*
0F*
0G*
0H*
0I*
0J*
0K*
0s)
0])
0X)
0\'
0]'
0^'
0_'
0`'
0a'
0b'
0c'
0d'
0e'
0f'
0g'
0Y)
0W(
0X(
0Z(
0[(
0\(
0](
0Z)
0L)
0M)
0N)
0O)
0[)
0V)
0n1
0o1
0p1
0q1
0r1
0s1
0t1
0u1
0zQ
0vQ
0rQ
0jQ
0nQ
04O
01O
0p@
0)O
0-O
0%O
0wN
0{N
0!O
0e>
0\)
0S)
0R)
0r)
0V
0U
0A
0U)
0T)
0-!
0k@
0|$
0{$
0z$
0y$
0x$
0w$
0v$
0u$
0t$
0s$
0r$
0q$
0p$
0o$
0n$
0m$
0;*
0:*
09*
08*
07*
06*
05*
04*
03*
02*
01*
00*
0/*
0.*
0-*
0,*
0>%
0=%
0<%
0;%
0:%
09%
08%
07%
06%
05%
04%
03%
02%
01%
00%
0/%
0V-
0U-
0T-
0S-
0R-
0Q-
0P-
0O-
0N-
0M-
0L-
0K-
0J-
0I-
0H-
0G-
0f-
0e-
0d-
0c-
0b-
0a-
0`-
0_-
0^-
0]-
0\-
0[-
0Z-
0Y-
0X-
0W-
0v-
0u-
0t-
0s-
0r-
0q-
0p-
0o-
0n-
0m-
0l-
0k-
0j-
0i-
0h-
0g-
0T&
0S&
0R&
0W&
0V&
0U&
0'2
0&2
0%2
0$2
0#2
0"2
0!2
0~1
0}1
0|1
0{1
0z1
0y1
0x1
0w1
0v1
0W2
0V2
0U2
0T2
0S2
0R2
0Q2
0P2
0O2
0N2
0M2
0L2
0K2
0J2
0I2
0H2
0)3
0(3
0'3
0&3
0%3
0$3
0#3
0"3
0!3
0~2
0}2
0|2
0{2
0z2
0y2
0x2
0Y3
0X3
0W3
0V3
0U3
0T3
0S3
0R3
0Q3
0P3
0O3
0N3
0M3
0L3
0K3
0J3
0+4
0*4
0)4
0(4
0'4
0&4
0%4
0$4
0#4
0"4
0!4
0~3
0}3
0|3
0{3
0z3
0[4
0Z4
0Y4
0X4
0W4
0V4
0U4
0T4
0S4
0R4
0Q4
0P4
0O4
0N4
0M4
0L4
0-5
0,5
0+5
0*5
0)5
0(5
0'5
0&5
0%5
0$5
0#5
0"5
0!5
0~4
0}4
0|4
0]5
0\5
0[5
0Z5
0Y5
0X5
0W5
0V5
0U5
0T5
0S5
0R5
0Q5
0P5
0O5
0N5
0Z&
0Y&
0X&
0]&
0\&
0[&
0`&
0_&
0^&
0c&
0b&
0a&
0i&
0h&
0g&
0y&
0x&
0w&
0v&
0u&
0t&
0s&
0r&
0q&
0p&
0o&
0n&
0m&
0l&
0k&
0j&
0+'
0*'
0)'
0('
0''
0&'
0%'
0$'
0#'
0"'
0!'
0~&
0}&
0|&
0{&
0z&
0;'
0:'
09'
08'
07'
06'
05'
04'
03'
02'
01'
00'
0/'
0.'
0-'
0,'
0M:
0L:
0K:
0J:
0I:
0H:
0G:
0F:
0E:
0D:
0C:
0B:
0A:
0@:
0?:
0>:
0['
0Z'
0Y'
0X'
0W'
0V'
0U'
0T'
0S'
0R'
0Q'
0P'
0O'
0N'
0M'
0L'
0n%
0m%
0l%
0k%
0j%
0i%
0h%
0g%
0f%
0e%
0d%
0c%
0b%
0a%
0`%
0_%
0M(
0L(
0K(
0P(
0O(
0N(
0S(
0R(
0Q(
0V(
0U(
0T(
0*(
0)(
0((
0'(
0&(
0%(
0$(
0#(
0"(
0!(
0~'
0}'
0|'
0{'
0z'
0y'
0J(
0I(
0H(
0G(
0F(
0E(
0D(
0C(
0B(
0A(
0@(
0?(
0>(
0=(
0<(
0;(
0x'
0w'
0v'
0u'
0t'
0s'
0r'
0q'
0p'
0o'
0n'
0m'
0l'
0k'
0j'
0i'
0rK
0qK
0pK
0oK
0nK
0mK
0lK
0kK
0jK
0iK
0hK
0gK
0fK
0eK
0dK
0cK
0~%
0}%
0|%
0{%
0z%
0y%
0x%
0w%
0v%
0u%
0t%
0s%
0r%
0q%
0p%
0o%
0+)
0*)
0))
0()
0')
0&)
0%)
0$)
0#)
0")
0!)
0~(
0}(
0|(
0{(
0z(
0;)
0:)
09)
08)
07)
06)
05)
04)
03)
02)
01)
00)
0/)
0.)
0-)
0,)
00&
0/&
0.&
0-&
0,&
0+&
0*&
0)&
0(&
0'&
0&&
0%&
0$&
0#&
0"&
0!&
0K)
0J)
0I)
0H)
0G)
0F)
0E)
0D)
0C)
0B)
0A)
0@)
0?)
0>)
0=)
0<)
0`(
0_(
0^(
0c(
0b(
0a(
0f(
0e(
0d(
0i(
0h(
0g(
1K0
0G0
0I0
0E0
0J0
0H0
0F0
0D0
1B-
1D-
1<-
1>-
16-
18-
10-
12-
1k,
1m,
1e,
1g,
1_,
1a,
1Y,
1[,
16,
18,
10,
12,
1*,
1,,
1$,
1&,
1_+
1a+
1Y+
1[+
1R+
1T+
1-%
0^)
1M+
0.%
0u)
0Q)
1\*
1+*
1b/
1X/
1N/
1{.
1J.
1w-
1d>
1`>
1\>
1X>
1T>
1P>
1L>
1H>
1:>
16>
1^=
1-=
1Z<
1)<
1V;
1%;
1y:
1o:
1e:
1[:
1Q:
03+
0_)
0Q+
06+
0W+
07+
0]+
09+
0",
0h+
0(,
0j+
0.,
0l+
04,
0n+
0W,
0?,
0],
0A,
0c,
0C,
0i,
0E,
0.-
0t,
04-
0v,
0:-
0x,
0@-
0z,
1%-
1$-
1&-
1#-
1"-
1'-
1N,
1M,
1O,
1L,
1K,
1P,
1w+
1v+
1x+
1u+
1t+
1y+
1B+
1A+
1C+
1<+
1F+
0a)
1D+
0G+
01+
0x*
02+
0/+
0e+
0f+
0z*
0g+
0d+
0<,
0=,
0|*
0>,
0;,
0q,
0r,
0~*
0s,
0p,
0}$
1-+
0~$
0!%
0#%
1,+
0$%
0%%
0'%
1++
0(%
0)%
0+%
0,%
1J+
0"+
0v*
0w*
0t*
0"%
0&%
1#+
0u*
0*%
zj<
zi<
zh<
zg<
zf<
ze<
zd<
zc<
zb<
za<
z`<
z_<
z^<
z]<
z\<
z[<
0).
1(.
0'.
0&.
0%.
0$.
0#.
0".
0!.
0~-
0}-
0|-
0{-
0z-
0y-
0x-
0D
0C
0B
0t!
0s!
0r!
0q!
0p!
0o!
0n!
0m!
0l!
0k!
0j!
0i!
0h!
0g!
0f!
0e!
0.R
0-R
0,R
0+R
0*R
0)R
0(R
0'R
0&R
0%R
0$R
0#R
0"R
0!R
0~Q
0}Q
0MP
0LP
0KP
0JP
0IP
0HP
0GP
0FP
0EP
0DP
0CP
0BP
0AP
0@P
0?P
0>P
0d!
0c!
0b!
0a!
0`!
0_!
0^!
0]!
0\!
0[!
0Z!
0Y!
0X!
0W!
0V!
0U!
0zO
0yO
0xO
0wO
0vO
0uO
0tO
0sO
0rO
0qO
0pO
0oO
0nO
0mO
0lO
0kO
0v
0u
0t
0s
0r
0q
0p
0o
0n
0m
0l
0k
0j
0i
0h
0g
0~P
0}P
0|P
0{P
0zP
0yP
0xP
0wP
0vP
0uP
0tP
0sP
0rP
0qP
0pP
0oP
0f
0e
0d
0c
0b
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0DQ
0CQ
0BQ
0bQ
0aQ
0`Q
0XQ
0WQ
0VQ
0NQ
0MQ
0LQ
0UN
0TN
0SN
0RN
0QN
0PN
0ON
0NN
0MN
0LN
0KN
0JN
0IN
0HN
0GN
0FN
0T!
0S!
0R!
0Q!
0P!
0O!
0N!
0M!
0L!
0K!
0J!
0I!
0H!
0G!
0F!
0E!
0QM
0PM
0OM
0NM
0MM
0LM
0KM
0JM
0IM
0HM
0GM
0FM
0EM
0DM
0CM
0BM
06L
05L
04L
0,L
0+L
0*L
0"L
0!L
0~K
0vK
0uK
0tK
0^%
0]%
0\%
0[%
0Z%
0Y%
0X%
0W%
0V%
0U%
0T%
0S%
0R%
0Q%
0P%
0O%
0A&
0@&
0?&
0>&
0=&
0<&
0;&
0:&
09&
08&
07&
06&
05&
04&
03&
02&
0X"
0W"
0V"
1U"
0T"
0S"
0R"
0Q"
0P"
0O"
0N"
0M"
0L"
0K"
1J"
1I"
0Z.
0Y.
0X.
0W.
0V.
0U.
0T.
0S.
0R.
0Q.
0P.
0O.
0N.
0M.
0L.
0K.
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
0IO
0HO
0GO
0FO
0EO
0DO
0CO
0BO
0AO
0@O
0?O
0>O
0=O
0<O
0;O
0:O
0(!
0'!
0&!
0%!
0$!
0#!
0"!
0!!
0~
0}
0|
0{
0z
0y
0x
0w
0w>
0v>
0u>
0t>
0s>
0r>
0q>
0p>
0o>
0n>
0m>
0l>
0k>
0j>
0i>
0h>
0RK
0QK
0PK
0OK
0NK
0MK
0LK
0KK
0JK
0IK
0HK
0GK
0FK
0EK
0DK
0CK
0)?
0(?
0'?
0&?
0%?
0$?
0#?
0"?
0!?
0~>
0}>
0|>
0{>
0z>
0y>
0x>
0o@
0**
0W)
0i?
0h?
0g?
0f?
0e?
0d?
0c?
0b?
0a?
0`?
0_?
0^?
0]?
0\?
0[?
0Z?
0~L
0}L
0|L
0{L
0zL
0yL
0xL
0wL
0vL
0uL
0tL
0sL
0rL
0qL
0pL
0oL
09?
08?
07?
06?
05?
04?
03?
02?
01?
00?
0/?
0.?
0-?
0,?
0+?
0*?
0E"
0D"
0C"
0H"
0G"
0F"
0-/
0,/
0+/
1*/
0)/
0(/
0'/
0&/
0%/
0$/
0#/
0"/
0!/
0~.
1}.
1|.
0@
0?
0>
1=
0<
0;
0:
09
08
07
06
05
04
03
12
11
0==
0<=
0;=
0:=
09=
08=
07=
06=
05=
04=
03=
02=
01=
00=
0/=
0.=
0n=
0m=
0l=
0k=
0j=
0i=
0h=
0g=
0f=
0e=
0d=
0c=
0b=
0a=
0`=
0_=
0D!
0C!
0B!
0A!
0@!
0?!
0>!
0=!
0<!
0;!
0:!
09!
08!
07!
06!
05!
0l$
0k$
0j$
0i$
0h$
0g$
0f$
0e$
0d$
0c$
0b$
0a$
0`$
0_$
0^$
0]$
0c/
0T
0S
0R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0[/
0Z/
0Y/
0Q/
0P/
0O/
0HE
0GE
0FE
0EE
0DE
0CE
0BE
0AE
0@E
0?E
0>E
0=E
0<E
0;E
0:E
09E
1>A
1=A
1<A
1;A
1:A
19A
18A
17A
16A
15A
14A
13A
12A
11A
10A
1/A
0Y?
0X?
0W?
0V?
0U?
0T?
0S?
0R?
0Q?
0P?
0O?
0N?
0M?
0L?
0K?
0J?
0lC
0fC
0`C
0ZC
07C
01C
0+C
0%C
0`B
0ZB
0TB
0MB
0OB
0+B
0%B
0}A
0wA
0zA
0y?
1ZH
1\H
1]H
1TH
1VH
1WH
1NH
1PH
1QH
1HH
1JH
1KH
1%H
1'H
1(H
1}G
1!H
1"H
1wG
1yG
1zG
1qG
1sG
1tG
1NG
1PG
1QG
1HG
1JG
1KG
1BG
1DG
1EG
1<G
1>G
1?G
1wF
1yF
1zF
1qF
1sF
1tF
1kF
1mF
1nF
1eF
1gF
0dF
0MF
0OF
0QF
0SF
0$G
0&G
0(G
0*G
0YG
0[G
0]G
0_G
00H
02H
04H
06H
1uA
1]A
1_A
1aA
1cA
1LB
15B
16B
18B
1:B
1iB
1kB
1mB
1oB
1@C
1BC
1DC
1FC
0PC
0QC
0yB
0zB
0DB
0EB
0IB
0<B
0mA
0nA
0iA
1:H
19H
1AH
18H
1BH
17H
1DH
1cG
1bG
1jG
1aG
1kG
1`G
1mG
1.G
1-G
15G
1,G
16G
1+G
18G
1WF
1VF
1^F
1UF
1_F
1TF
1aF
0bF
0IF
0`F
09G
07G
0nG
0lG
0EH
0CH
1ZA
1DA
11B
1JB
1FA
1HA
1JA
0KB
0AB
0WB
0t?
0TA
0jA
0"B
0x?
1FH
1oG
1:G
1cF
1YF
1oF
0jF
0JF
0;F
0=F
0?F
0AF
1{A
1[A
1AA
1RB
12B
1NA
0OA
0BB
0]B
0s?
0@B
0PB
0QB
1u?
0UA
0kA
0(B
0w?
1BF
1@F
1>F
1<F
1ZF
1uF
0pF
0KF
00F
1#B
1\A
1XB
13B
1BA
0uB
0(C
0q?
0VA
0CB
0cB
0r?
0lA
0.B
0v?
1/G
1@G
1DF
1[F
1{F
0vF
0HF
01F
0;G
0~F
1)B
1YA
1^B
10B
1CA
1#C
1fB
0vB
0.C
0p?
0LC
0]C
0m?
0WA
10G
1FG
1dG
1uG
1EF
02F
0pG
0UG
0AG
0!G
1@A
1XC
1=C
1)C
1gB
0wB
04C
0o?
0MC
0cC
0l?
11G
1LG
1eG
1{G
1;H
1LH
1FF
0YE
0GH
0,H
0vG
0VG
0GG
0"G
1^C
1>C
1/C
1hB
0xB
0:C
0n?
0NC
0iC
0k?
12G
1RG
1fG
1#H
1<H
1RH
0q@
0w@
0MH
0-H
0|G
0WG
0MG
0}F
1dC
1?C
15C
1eB
0OC
0oC
0j?
1gG
1)H
1=H
1XH
0SH
0.H
0$H
0TG
1jC
1<C
1>H
1^H
0YH
0+H
0XE
0WE
0VE
0UE
0TE
0SE
0RE
0QE
0PE
0OE
0NE
0ME
0LE
0KE
0JE
0IE
1oH
1nH
1mH
1lH
1kH
1jH
1iH
1hH
1gH
1fH
1eH
1dH
1cH
1bH
1aH
1`H
0lE
0kE
0jE
0iE
0hE
0gE
0fE
0eE
0dE
0cE
0bE
0aE
0`E
0_E
0^E
0]E
06D
05D
04D
03D
02D
01D
00D
0/D
0.D
0-D
0,D
0+D
0*D
0)D
0(D
0'D
0(E
0'E
0&E
0%E
0$E
0#E
0"E
0!E
0~D
0}D
0|D
0{D
0zD
0yD
0xD
0wD
0?K
09K
03K
0-K
0hJ
0bJ
0\J
0VJ
03J
0-J
0'J
0!J
0\I
0VI
0PI
0JI
0LI
08E
1[H
0WD
1>K
1@K
1BK
1UH
0XD
18K
1:K
1<K
1OH
0YD
12K
14K
16K
1IH
0ZD
1,K
1.K
10K
1&H
0[D
1gJ
1iJ
1kJ
1~G
0\D
1aJ
1cJ
1eJ
1xG
0]D
1[J
1]J
1_J
1rG
0^D
1UJ
1WJ
1YJ
1OG
0_D
12J
14J
16J
1IG
0`D
1,J
1.J
10J
1CG
0aD
1&J
1(J
1*J
1=G
0bD
1~I
1"J
1$J
1xF
0cD
1[I
1]I
1_I
1rF
0dD
1UI
1WI
1YI
1lF
0eD
1OI
1QI
1SI
1fF
0fD
1II
1KI
1MI
01I
0LF
03I
0NF
05I
0PF
07I
0RF
0fI
0#G
0hI
0%G
0jI
0'G
0lI
0)G
0=J
0XG
0?J
0ZG
0AJ
0\G
0CJ
0^G
0rJ
0/H
0tJ
01H
0vJ
03H
0xJ
05H
1HI
10I
12I
14I
16I
1eI
1gI
1iI
1kI
1<J
1>J
1@J
1BJ
1qJ
1sJ
1uJ
1wJ
0#K
0$K
0LJ
0MJ
0uI
0vI
0@I
0AI
0<I
1|J
1?H
1{J
1%K
1zJ
1&K
1@H
1yJ
1(K
1GJ
1hG
1FJ
1NJ
1EJ
1OJ
1iG
1DJ
1QJ
1pI
13G
1oI
1wI
1nI
1xI
14G
1mI
1zI
1;I
1\F
1:I
1BI
19I
1CI
1]F
18I
1EI
0FI
0DI
03F
0{I
0yI
05F
0RJ
0PJ
07F
0)K
0'K
09F
1-I
1uH
1wH
1yH
1{H
0'I
0=I
0RI
07E
1*K
1SJ
1|I
1GI
0}H
0!I
0#I
0%I
1NI
1.I
1rH
0qI
0#J
04E
0(I
0>I
0XI
06E
1&I
1$I
1"I
1~H
1TI
1/I
1sH
1}I
1bI
0rI
0)J
03E
0HJ
0XJ
00E
0)I
0?I
0^I
05E
1ZI
1,I
1tH
1TJ
19J
1%J
1cI
0sI
0/J
02E
0IJ
0^J
0/E
0}J
0/K
0,E
0*I
1qH
1+K
1nJ
1ZJ
1:J
1+J
1dI
0tI
05J
01E
0JJ
0dJ
0.E
0~J
05K
0+E
11K
1oJ
1`J
1;J
11J
1aI
0KJ
0jJ
0-E
0!K
0;K
0*E
17K
1pJ
1fJ
18J
0"K
0AK
0)E
1=K
1mJ
0vD
0uD
0tD
0sD
0rD
0qD
0pD
0oD
0nD
0mD
0lD
0kD
0jD
0iD
0hD
0gD
0|E
0{E
0zE
0yE
0xE
0wE
0vE
0uE
0tE
0sE
0rE
0qE
0pE
0oE
0nE
0mE
0FD
0ED
0DD
0CD
0BD
0AD
0@D
0?D
0>D
0=D
0<D
0;D
0:D
09D
08D
07D
0VD
0UD
0TD
0SD
0RD
0QD
0PD
0OD
0ND
0MD
0LD
0KD
0JD
0ID
0HD
0GD
1v@
0.F
0-F
0,F
0+F
0*F
0)F
0(F
0'F
0&F
0%F
0$F
0#F
0"F
0!F
0~E
0}E
0s@
1t@
0&D
0%D
0$D
0#D
0"D
0!D
0~C
0}C
0|C
0{C
0zC
0yC
0xC
0wC
0vC
0uC
0[@
0Z@
0Y@
0X@
0W@
0V@
0U@
0T@
0S@
0R@
0Q@
0P@
0O@
0N@
0M@
0L@
0Z#
0Y#
0X#
0W#
0V#
0U#
0T#
0S#
0R#
0Q#
0P#
0O#
0N#
0M#
0L#
0K#
0ML
0LL
0KL
0JL
0IL
0HL
0GL
0FL
0EL
0DL
0CL
0BL
0AL
0@L
0?L
0>L
0Q&
0P&
0O&
0N&
0M&
0L&
0K&
0J&
0I&
0H&
0G&
0F&
0E&
0D&
0C&
0B&
0[0
0Z0
0Y0
0X0
0W0
0V0
0U0
0T0
0S0
0R0
0Q0
0P0
0O0
0N0
0M0
0L0
0k0
0j0
0i0
0h0
0g0
0f0
0e0
0d0
0c0
0b0
0a0
0`0
0_0
0^0
0]0
0\0
0{0
0z0
0y0
0x0
0w0
0v0
0u0
0t0
0s0
0r0
0q0
0p0
0o0
0n0
0m0
0l0
0-1
0,1
0+1
0*1
0)1
0(1
0'1
0&1
0%1
0$1
0#1
0"1
0!1
0~0
0}0
0|0
0=1
0<1
0;1
0:1
091
081
071
061
051
041
031
021
011
001
0/1
0.1
0M1
0L1
0K1
0J1
0I1
0H1
0G1
0F1
0E1
0D1
0C1
0B1
0A1
0@1
0?1
0>1
0]1
0\1
0[1
0Z1
0Y1
0X1
0W1
0V1
0U1
0T1
0S1
0R1
0Q1
0P1
0O1
0N1
0m1
0l1
0k1
0j1
0i1
0h1
0g1
0f1
0e1
0d1
0c1
0b1
0a1
0`1
0_1
0^1
0:#
09#
08#
07#
06#
05#
04#
03#
02#
01#
00#
0/#
0.#
0-#
0,#
0+#
0A6
0@6
0?6
0>6
0=6
0<6
0;6
0:6
096
086
076
066
056
046
036
026
0Q6
0P6
0O6
0N6
0M6
0a6
0`6
0_6
0^6
0]6
0\6
0[6
0Z6
0Y6
0X6
0W6
0V6
0U6
0T6
0S6
0R6
0q6
0p6
0o6
0n6
0m6
0l6
0k6
0j6
0#7
0"7
0!7
0~6
0}6
0|6
0{6
0z6
0y6
0x6
0w6
0v6
0u6
0t6
0s6
0r6
1a9
1c9
1e9
1[9
1]9
1_9
1U9
1W9
1Y9
1O9
1Q9
1S9
1,9
1.9
109
1&9
1(9
1*9
1~8
1"9
1$9
1x8
1z8
1|8
1U8
1W8
1Y8
1O8
1Q8
1S8
1I8
1K8
1M8
1C8
1E8
1G8
1~7
1"8
1$8
1x7
1z7
1|7
1r7
1t7
1v7
1l7
1n7
0k7
0T7
0V7
0X7
0Z7
0+8
0-8
0/8
018
0`8
0b8
0d8
0f8
079
099
0;9
0=9
1A9
1@9
1H9
1?9
1I9
1>9
1K9
1j8
1i8
1q8
1h8
1r8
1g8
1t8
158
148
1<8
138
1=8
128
1?8
1^7
1]7
1e7
1\7
1f7
1[7
1h7
0i7
0P7
0g7
0@8
0>8
0u8
0s8
0L9
0J9
1M9
1v8
1A8
1j7
1`7
1u7
0q7
0Q7
0B7
0D7
0F7
0H7
1I7
1G7
1E7
1C7
1a7
1{7
0w7
0R7
077
168
1F8
1K7
1b7
1#8
0}7
0O7
087
0B8
0'8
178
1L8
1k8
1{8
1L7
097
0w8
0\8
0H8
0(8
188
1R8
1l8
1#9
1B9
1R9
1M7
067
0N9
039
0}8
0]8
0N8
0)8
198
1X8
1m8
1)9
1C9
1X9
0T9
049
0%9
0^8
0T8
0&8
1n8
1/9
1D9
1^9
0Z9
059
0+9
0[8
1E9
1d9
0`9
029
09<
08<
07<
06<
05<
04<
03<
02<
01<
00<
0/<
0.<
0-<
0,<
0+<
0*<
00"
0/"
0."
03"
02"
01"
0^:
0]:
0\:
047
037
027
017
007
0/7
0.7
0-7
0,7
0+7
0*7
0)7
0(7
0'7
0&7
0%7
0T:
0S:
0R:
1b9
0?%
1\9
0@%
1V9
0A%
1P9
0B%
1-9
0C%
1'9
0D%
1!9
0E%
1y8
0F%
1V8
0G%
1P8
0H%
1J8
0I%
1D8
0J%
1!8
0K%
1y7
0L%
1s7
0M%
1m7
0N%
0S7
0U7
0W7
0Y7
0*8
0,8
0.8
008
0_8
0a8
0c8
0e8
069
089
0:9
0<9
1F9
1G9
1o8
1p8
1:8
1;8
1c7
1d7
0:7
0<7
0>7
0@7
0u9
0t9
0s9
0r9
0q9
0p9
0o9
0n9
0m9
0l9
0k9
0j9
0i9
0h9
0g9
0f9
b0 ~5
b0 !6
0!:
0":
0{9
0,:
0+:
0*:
b0 w9
b0 x9
0%:
b0 -:
0&:
0':
0):
0y9
0z9
0|9
0}9
0~9
1!:
0#:
0$:
0(:
0f/
0}!
0+"
0*"
0,"
0g/
0<"
0;"
0:"
0B"
0A"
0@"
0:0
090
080
070
060
050
040
030
020
010
000
0/0
0.0
0-0
0,0
0+0
0*0
0)0
0(0
0'0
0&0
0%0
0$0
0#0
0"0
0!0
0~/
0}/
0|/
0{/
0z/
0y/
0&"
0%"
0-"
0|!
0~!
0!"
0""
0#"
0I>
0D>
0?>
07>
02>
0a>
0M>
0Q>
0U>
0Y>
0]>
0;>
03>
0@>
0E>
0<$
0;$
0:$
09$
08$
07$
06$
05$
04$
03$
02$
01$
00$
0/$
0.$
0-$
0L$
0K$
0J$
0I$
0H$
0G$
0F$
0E$
0D$
0C$
0B$
0A$
0@$
0?$
0>$
0=$
0|:
0{:
0z:
0r:
0q:
0p:
09"
08"
07"
0h:
0g:
0f:
0f;
0e;
0d;
0c;
0b;
0a;
0`;
0_;
0^;
0];
0\;
0[;
0Z;
0Y;
0X;
0W;
05;
04;
03;
02;
01;
00;
0/;
0.;
0-;
0,;
0+;
0*;
0);
0(;
0';
0&;
0?"
0>"
0="
0v9
0x/
0("
0P)
#50
0x!
0u!
#100
1x!
1u!
b10 z!
#150
0x!
0u!
#200
1x!
1u!
b11 z!
#201
0y!
0w!
0F-
1'*
1:*
#250
0x!
0u!
#300
1x!
1u!
1M*
b10000000000000000000000000000011 `*
b0 a*
b1 a*
b10 a*
1;.
1A/
1L/
1M/
z{<
z|<
z}<
z~<
z!=
z"=
z#=
z$=
z%=
z&=
z'=
z(=
z)=
z*=
z+=
z,=
z5N
z6N
z7N
z8N
z9N
z:N
z;N
z<N
z=N
z>N
z?N
z@N
zAN
zBN
zCN
zDN
b10000000000000000000000000000011 7O
b0 8O
b1 8O
b10 8O
b100 z!
#301
z%N
z&N
z'N
z(N
z)N
z*N
z+N
z,N
z-N
z.N
z/N
z0N
z1N
z2N
z3N
z4N
zk<
zl<
zm<
zn<
zo<
zp<
zq<
zr<
zs<
zt<
zu<
zv<
zw<
zx<
zy<
zz<
1./
1//
1:/
18.
1J*
1=%
1U-
1s-
1h-
1g-
zM:
zL:
zK:
zJ:
zI:
zH:
zG:
zF:
zE:
zD:
zC:
zB:
zA:
z@:
z?:
z>:
zrK
zqK
zpK
zoK
znK
zmK
zlK
zkK
zjK
ziK
zhK
zgK
zfK
zeK
zdK
zcK
0R+
0T+
0-%
1Q+
16+
0<+
11+
1,%
0(.
1'.
1@&
0'*
1&*
1W"
0U"
1P"
1Y.
1/
1E"
1,/
0*/
1%/
1?
0=
18
0:*
19*
137
1<=
0s7
1M%
1U7
1Q/
1N&
1C&
1B&
18"
1>6
1N6
1^6
1n6
1~6
17#
1g:
0!8
1K%
1Y7
16<
0!:
1y9
1z9
1#:
1$:
1(:
1&:
1|!
1~!
1&"
1Q>
17>
12>
13>
08"
0g:
#350
0x!
0u!
#400
1x!
1u!
0M*
1N*
b0 a*
b1 a*
b10 a*
0;.
1<.
1l.
1?/
0A/
1F/
1U/
1M<
1O=
15>
19>
1S>
b0 8O
b1 8O
b10 8O
b101 z!
#401
1R>
18>
14>
1L=
1F<
1T/
15/
0:/
1</
1i.
17.
08.
1I*
0J*
1\'
1]'
1c'
1)O
1!O
0=%
1<%
0U-
1T-
1e-
1u-
0s-
1n-
1T&
18'
1Z'
0Y+
0[+
0,%
1R+
1T+
1-%
0Q+
06+
1W+
17+
0A+
1<+
01+
12+
1+%
1A+
1[+
1,%
0W+
02+
0+%
1(.
1PM
1f?
1W#
1]%
0@&
1?&
1'*
1X"
1V"
1U"
1T"
1S"
0P"
1M"
1L"
0J"
0Y.
1X.
0/
1.
0E"
1H"
1-/
1+/
1*/
1)/
1(/
0%/
1"/
1!/
0}.
1@
1>
1=
1<
1;
08
15
14
02
1:*
0<=
1;=
1m=
1C!
037
127
1JL
0;A
1V?
1+B
1.B
1v?
0y7
1L%
1s7
0M%
0U7
1W7
0)B
0cA
1lA
1mA
0c7
0DA
0YA
1TA
0AA
1@B
1PB
1QB
0u?
1UA
1UE
1[/
0Q/
0xF
1cD
0[I
0]I
0_I
15E
17I
1RF
0;I
1DI
0GI
1}H
0~H
1CD
1SD
1r9
1P&
0N&
1I&
19"
1@6
0>6
1P6
0N6
1`6
0^6
1p6
0n6
1"7
0~6
1y6
19#
07#
1h:
1!8
0K%
0s7
1M%
1U7
0Y7
1c7
18<
06<
10"
1T:
0r9
0&:
1&:
#450
0x!
0u!
#500
1x!
1u!
1M*
b0 a*
b1 a*
b10 a*
1;.
0l.
1m.
1>/
1@/
1A/
1B/
1C/
0F/
1I/
1J/
0L/
0U/
1_/
1X:
1l:
1K<
0M<
0O=
1P=
1">
1aL
1cM
1#O
1+O
b0 8O
b1 8O
b10 8O
b110 z!
#501
1*O
1"O
1`M
1ZL
1}=
1K=
0L=
0F<
1H<
1k:
1W:
1^/
0T/
0//
11/
12/
05/
18/
19/
1:/
1;/
1=/
1h.
0i.
18.
1J*
1Z(
1\(
1rQ
1nQ
1=%
1U-
0e-
1d-
1v-
1t-
1s-
1r-
1q-
0n-
1k-
1j-
0h-
0T&
1W&
1Z&
1`&
1:'
08'
0Z'
1Y'
1m%
1'(
1w'
1S)
1R)
0R+
0T+
0-%
1Q+
16+
0<+
11+
0A+
0[+
0,%
1W+
12+
1+%
0R)
0(.
0'.
1&.
1yO
1OK
1&?
1t>
1{P
1c
1TN
1S!
0PM
1OM
1h?
0f?
1Y#
0W#
1,L
1vK
0]%
1\%
1@&
0'*
0&*
1%*
0X"
0W"
0V"
0U"
0T"
0S"
1R"
0L"
1Y.
1/
0H"
1G"
0-/
0,/
0+/
0*/
0)/
0(/
1'/
0!/
0@
0?
0>
0=
0<
0;
1:
04
0:*
09*
18*
1<=
0m=
1l=
0C!
1B!
137
1LL
0JL
0=A
1;A
1X?
0V?
16?
1{L
0t>
0+B
0.B
0v?
1}A
1"B
1x?
0r7
0t7
0M%
1q7
1V7
0{A
0_A
1)B
1cA
0lA
0mA
1jA
1nA
0\7
1Q7
0[A
1YA
1kA
1(B
1w?
0a7
0{7
0L%
1w7
1R7
0#B
0\A
1lA
1.B
1v?
1K%
0)B
0YA
06?
1EE
1WE
0UE
0[/
1Z/
1[I
1]I
1_I
05E
0lF
1eD
0OI
0QI
0SI
17E
13I
1NF
07I
1;I
09I
0CI
0lH
1iE
1ED
1UD
1%E
0EE
1xF
0cD
1\I
1^I
15E
0ZI
06I
0RF
1?I
1@I
1CI
0DI
0uH
0,I
1'I
1GI
0}H
1~H
0rH
1qI
1#J
14E
1(I
0sH
0}I
0bI
1rI
1)J
13E
1HJ
1XJ
10E
1)I
0tH
0TJ
09J
0%J
0cI
1sI
1/J
12E
1IJ
1^J
1/E
1}J
1/K
1,E
1*I
0qH
0+K
0nJ
0ZJ
0:J
0+J
0dI
1tI
15J
11E
1JJ
1dJ
1.E
1~J
15K
1+E
01K
0oJ
0`J
0;J
01J
0aI
1KJ
1jJ
1-E
1!K
1;K
1*E
07K
0pJ
0fJ
08J
1"K
1AK
1)E
0=K
0mJ
1lH
0iE
0CD
0SD
0%E
1sD
1wE
0\I
0^I
05E
1ZI
16I
0?I
0@I
0CI
1DI
1uH
1,I
0'I
0GI
1}H
1rH
0qI
0#J
04E
0(I
0~H
1sH
1}I
1bI
0rI
0)J
03E
0HJ
0XJ
00E
0)I
1tH
1TJ
19J
1%J
1cI
0sI
0/J
02E
0IJ
0^J
0/E
0}J
0/K
0,E
0*I
1qH
1+K
1nJ
1ZJ
1:J
1+J
1dI
0tI
05J
01E
0JJ
0dJ
0.E
0~J
05K
0+E
11K
1oJ
1`J
1;J
11J
1aI
0KJ
0jJ
0-E
0!K
0;K
0*E
17K
1pJ
1fJ
18J
0"K
0AK
0)E
1=K
1mJ
1)F
0sD
0wE
0)F
1!D
1V@
0!D
0V@
1t9
1Q&
1O&
1N&
1M&
1L&
0I&
1F&
1E&
0C&
09"
1A6
1?6
1>6
1=6
1<6
1;6
1:6
196
186
176
166
156
146
136
126
1Q6
1O6
1N6
1M6
1a6
1_6
1^6
1]6
1\6
1q6
1o6
1n6
1m6
1l6
1#7
1!7
1~6
1}6
1|6
0y6
1:#
18#
17#
16#
15#
14#
13#
12#
11#
10#
1/#
1.#
1-#
1,#
1+#
0h:
0b9
1?%
0\9
1@%
0V9
1A%
0P9
1B%
0-9
1C%
0'9
1D%
0!9
1E%
0y8
1F%
0V8
1G%
0P8
1H%
0J8
1I%
0D8
1J%
0!8
0$8
0K%
0x7
0z7
0|7
1L%
0m7
1N%
1S7
1X7
1}7
1Y7
1*8
1,8
1.8
108
1_8
1a8
1c8
1e8
169
189
1:9
1<9
0F9
0G9
0o8
0p8
0:8
0;8
0b7
0c7
0e7
0f7
0]7
0d7
1:7
1g7
1O7
1<7
1>7
1@7
0j7
1B7
0C7
177
068
0G8
0J%
0K7
187
1B8
1'8
078
0M8
0I%
0k8
0|8
0F%
0L7
197
1w8
1\8
1H8
1(8
088
0S8
0H%
0l8
0$9
0E%
0B9
0S9
0B%
0M7
167
1N9
139
1}8
1]8
1N8
1)8
098
0Y8
0G%
0m8
0*9
0D%
0C9
0Y9
0A%
1T9
149
1%9
1^8
1T8
1&8
0n8
009
0C%
0D9
0_9
0@%
1Z9
159
1+9
1[8
0E9
0e9
0?%
1`9
129
19<
17<
16<
15<
14<
13<
12<
11<
10<
1/<
1.<
1-<
1,<
1+<
1*<
00"
13"
1^:
0T:
0t9
0&:
1|9
0#:
1%:
b100 -:
0&"
1!"
1g/
1:"
1?>
0Q>
1@>
1p:
#550
0x!
0u!
#600
1x!
1u!
0M*
0N*
1O*
b0 a*
b1 a*
b10 a*
0;.
0<.
1=.
1l.
0>/
0?/
0@/
0A/
0B/
0C/
1D/
0J/
0_/
1`/
0X:
1b:
0l:
1x:
1J<
1L<
1M<
1N<
1O<
1P<
1Q<
1R<
1S<
1T<
1U<
1V<
1W<
1X<
1Y<
1O=
0">
1#>
1B>
0S>
1zK
10L
1_L
0aL
14M
0cM
1dM
1gN
b0 8O
b1 8O
b10 8O
1.P
14Q
1pQ
1tQ
b111 z!
#601
1sQ
1oQ
1-Q
1+P
1dN
1_M
0`M
1-M
0ZL
1\L
1/L
1yK
0R>
1A>
1|=
0}=
1L=
1:<
1;<
1<<
1=<
1><
1?<
1@<
1A<
1B<
1C<
1D<
1E<
1F<
1G<
1I<
1s:
0k:
1a:
0W:
1]/
0^/
01/
17/
08/
09/
0:/
0;/
0</
0=/
1i.
16.
07.
08.
1H*
0I*
0J*
1_'
0c'
1M)
1N)
1n1
0)O
1{N
0Y#
0=%
0<%
1;%
0U-
0T-
1S-
1e-
0v-
0u-
0t-
0s-
0r-
0q-
1p-
0j-
0W&
1V&
0Z&
1]&
0`&
1a&
1;'
19'
18'
17'
16'
15'
14'
13'
12'
11'
10'
1/'
1.'
1-'
1,'
1Z'
0m%
1l%
1M(
1S(
1)(
0'(
1G(
0w'
1v'
1}%
1:)
1H)
1A
1U)
0_+
0a+
0+%
1Y+
1[+
1,%
1R+
1T+
1-%
0Q+
06+
0W+
07+
1]+
19+
0B+
1A+
1<+
01+
02+
1/+
1B+
1a+
1+%
0,%
0]+
0/+
1T)
0U)
1(.
1+R
1LP
1c!
0yO
1xO
1s
1QK
0OK
1(?
0&?
1}P
0{P
1e
0c
1bQ
1NQ
0TN
1SN
0S!
1R!
1PM
1i?
1g?
1f?
1e?
1d?
1c?
1b?
1a?
1`?
1_?
1^?
1]?
1\?
1[?
1Z?
1uD
0,L
1"L
0vK
1]%
0@&
0?&
1>&
1'*
0R"
0M"
0I"
0Y.
0X.
1W.
0/
0.
1-
0LL
0v@
0G"
0'/
0"/
0|.
0:
05
01
1:*
037
027
117
0<=
0;=
1:=
1m=
1C!
1Z@
0>A
0<A
0;A
0:A
09A
08A
07A
06A
05A
04A
03A
02A
01A
00A
0/A
1Y?
1W?
1V?
1U?
1T?
1S?
1R?
1Q?
1P?
1O?
1N?
1M?
1L?
1K?
1J?
1}L
0{L
1i$
1t>
1W)
1c/
1lC
1oC
1j?
1fC
1iC
1k?
1`C
1cC
1l?
1ZC
1]C
1m?
17C
1:C
1n?
11C
14C
1o?
1+C
1.C
1p?
1%C
1(C
1q?
1`B
1cB
1r?
1ZB
1]B
1s?
1TB
1WB
1t?
1MB
1OB
1u?
1+B
0v?
1%B
0w?
1wA
1zA
1y?
0~7
0"8
0#8
1K%
1x7
1z7
1{7
0L%
1r7
1t7
1M%
0t@
0q7
0V7
0X7
1Z7
0uA
0]A
0aA
0cA
0LB
05B
0RB
06B
0XB
08B
0^B
0:B
0#C
0iB
0)C
0kB
0/C
0mB
05C
0oB
0XC
0@C
0^C
0BC
0dC
0DC
0jC
0FC
1OC
1NC
1PC
1MC
1LC
1QC
1xB
1wB
1yB
1vB
1uB
1zB
1CB
1BB
1DB
1AB
1EB
1<B
1IB
1mA
1iA
0^7
1]7
1e7
1\7
1f7
0Q7
0ZA
01B
02B
0FA
0JB
03B
00B
0fB
0gB
0HA
0hB
0eB
0=C
0>C
0JA
0?C
0<C
0j?
1WA
0k?
0l?
0n?
1VA
0o?
0p?
0r?
1KB
0s?
0t?
0x?
1a7
1|7
1L%
0w7
0R7
0NA
0CA
0@A
0m?
1OA
1b7
1#8
1$8
0K%
0BA
0q?
16?
1$2
19$
1Q
1XE
1VE
1UE
1TE
1SE
1RE
1QE
1PE
1OE
1NE
1ME
1LE
1KE
1JE
1IE
1Y#
0Z/
0[H
1WD
0>K
0@K
0BK
1)E
0UH
1XD
08K
0:K
0<K
1*E
0OH
1YD
02K
04K
06K
1+E
0IH
1ZD
0,K
0.K
00K
1,E
0&H
1[D
0gJ
0iJ
0kJ
1-E
0~G
1\D
0aJ
0cJ
0eJ
1.E
0xG
1]D
0[J
0]J
0_J
1/E
0rG
1^D
0UJ
0WJ
0YJ
10E
0OG
1_D
02J
04J
06J
11E
0IG
1`D
0,J
0.J
00J
12E
0CG
1aD
0&J
0(J
0*J
13E
0=G
1bD
0~I
0"J
0$J
14E
0xF
1cD
0[I
0]I
0_I
15E
0rF
1dD
0UI
0WI
0YI
16E
0fF
1fD
0II
0KI
0MI
18E
11I
1LF
15I
1PF
17I
1RF
1fI
1#G
1hI
1%G
1jI
1'G
1lI
1)G
1=J
1XG
1?J
1ZG
1AJ
1\G
1CJ
1^G
1rJ
1/H
1tJ
11H
1vJ
13H
1xJ
15H
0?H
0|J
0{J
0%K
0@H
0zJ
0&K
0yJ
0(K
0hG
0GJ
0FJ
0NJ
0iG
0EJ
0OJ
0DJ
0QJ
03G
0pI
0oI
0wI
04G
0nI
0xI
0mI
0zI
0\F
0;I
0:I
0BI
0]F
08I
0EI
1FI
13F
1{I
15F
1yI
1RJ
17F
1PJ
1)K
19F
1'K
0*K
0SJ
0|I
1!I
1#I
1%I
0&I
0$I
0"I
1vD
1tD
1sD
1rD
1qD
1pD
1oD
1nD
1mD
1lD
1kD
1jD
1iD
1hD
1gD
1LL
1FD
1DD
1CD
1BD
1AD
1@D
1?D
1>D
1=D
1<D
1;D
1:D
19D
18D
17D
1VD
1TD
1SD
1RD
1QD
1PD
1OD
1ND
1MD
1LD
1KD
1JD
1ID
1HD
1GD
12;
1EE
0wF
0yF
0cD
1vF
1SF
0WF
1HF
1`F
0cF
1;F
0<F
10F
0/G
0@G
0bD
0DF
11F
1;G
1~F
00G
0FG
0aD
0dG
0uG
0^D
0EF
12F
1pG
1UG
1AG
1!G
01G
0LG
0`D
0eG
0{G
0]D
0;H
0LH
0ZD
0FF
1YE
1GH
1,H
1vG
1VG
1GG
1"G
02G
0RG
0_D
0fG
0#H
0\D
0<H
0RH
0YD
1q@
1w@
1MH
1-H
1|G
1WG
1MG
1}F
0gG
0)H
0[D
0=H
0XH
0XD
1SH
1.H
1$H
1TG
0>H
0^H
0WD
1YH
1+H
0lH
1hE
13D
0SD
0sD
0rD
0qD
0pD
0oD
0nD
0mD
0lD
0kD
0jD
0iD
0hD
0gD
1[@
1Y@
1X@
1W@
1V@
1U@
1T@
1S@
1R@
1Q@
1P@
1O@
1N@
1M@
1L@
1[I
1]I
1^I
05E
07I
1;I
1Z#
1X#
1W#
1V#
1U#
1T#
1S#
1R#
1Q#
1P#
1O#
1N#
1M#
1L#
1K#
0X@
0W@
0V@
0U@
0T@
0S@
0R@
0Q@
0P@
0O@
0N@
0M@
0L@
1vE
1$F
0W#
0V#
0U#
0T#
0S#
0R#
0Q#
0P#
0O#
0N#
0M#
0L#
0K#
1ML
1KL
1JL
1IL
1HL
1GL
1FL
1EL
1DL
1CL
1BL
1AL
1@L
1?L
1>L
0JL
0IL
0HL
0GL
0FL
0EL
0DL
0CL
0BL
0AL
0@L
0?L
0>L
1$D
0Q&
0P&
0O&
0N&
0M&
0L&
1K&
0E&
1u9
1t9
1s9
0A6
0@6
0?6
0>6
0=6
0<6
0;6
0:6
096
086
076
066
056
046
036
026
0Q6
0P6
0O6
0N6
0M6
0a6
0`6
0_6
0^6
0]6
0\6
1[6
0q6
0p6
0o6
0n6
0m6
0l6
1k6
0#7
0"7
0!7
0~6
0}6
0|6
1{6
0:#
09#
08#
07#
06#
05#
04#
03#
02#
01#
00#
0/#
0.#
0-#
0,#
0+#
1b9
1e9
1?%
1\9
1_9
1@%
1V9
1Y9
1A%
1P9
1S9
1B%
1-9
109
1C%
1'9
1*9
1D%
1!9
1$9
1E%
1y8
1|8
1F%
1V8
1Y8
1G%
1P8
1S8
1H%
1J8
1M8
1I%
1D8
1G8
1J%
1~7
1"8
1K%
1y7
0L%
1s7
0M%
1m7
0N%
0S7
0U7
0W7
0}7
0Z7
0B8
0*8
0H8
0,8
0N8
0.8
0T8
008
0w8
0_8
0}8
0a8
0%9
0c8
0+9
0e8
0N9
069
0T9
089
0Z9
0:9
0`9
0<9
1E9
1D9
1F9
1C9
1B9
1G9
1n8
1m8
1o8
1l8
1k8
1p8
198
188
1:8
178
168
1;8
1^7
1c7
1d7
0:7
0O7
0g7
0'8
0(8
0<7
0)8
0&8
0\8
0]8
0>7
0^8
0[8
039
049
0@7
059
029
0?%
1M7
0@%
0A%
0C%
1L7
0D%
0E%
0G%
1K7
0H%
0I%
1j7
0B7
087
097
067
0B%
0F%
1C7
077
0J%
09<
08<
07<
06<
05<
04<
03<
02<
01<
00<
0/<
0.<
0-<
0,<
0+<
0*<
03"
12"
0^:
1]:
0%:
b0 -:
0|9
1}9
1~9
b100 -:
0g/
0!"
1""
1#"
1I>
1D>
0?>
0@>
1E>
18"
1g:
#650
0x!
0u!
#700
1x!
1u!
1M*
b0 a*
b1 a*
b10 a*
1;.
0l.
0m.
1n.
0D/
0I/
0M/
0`/
1e/
1;2
0b:
1c:
1m:
1I;
0J<
0K<
0L<
0M<
0N<
0O<
0P<
0Q<
0R<
0S<
0T<
0U<
0V<
0W<
0X<
0Y<
0O=
0P=
1Q=
1">
0B>
1G>
1K>
0zK
1&L
00L
1^L
1`L
12M
04M
1cM
0gN
1hN
1}N
0+O
b0 8O
b1 8O
b10 8O
0.P
1/P
1_P
12Q
04Q
1RQ
1fQ
b1000 z!
b1 .!
#701
1eQ
1QQ
0-Q
1/Q
1\P
1*P
0+P
0*O
1|N
1cN
0dN
1`M
0-M
1/M
1[L
1]L
0/L
1%L
0yK
1J>
1F>
0A>
1}=
1J=
0K=
0L=
0:<
0;<
0<<
0=<
0><
0?<
0@<
0A<
0B<
0C<
0D<
0E<
0F<
0G<
0H<
0I<
1B;
1j:
1`:
0a:
142
1d/
0]/
0./
02/
07/
1g.
0h.
0i.
18.
1J*
1X)
0_'
1`'
1a'
1X(
0\(
0rQ
14O
1%O
1wN
0{N
1e>
1=%
1U-
0e-
0d-
1c-
0p-
0k-
0g-
0V&
0]&
1\&
1_&
1v&
0;'
0:'
09'
08'
07'
06'
05'
04'
03'
02'
01'
00'
0/'
0.'
0-'
0,'
0Z'
0Y'
1X'
1m%
0M(
1P(
0S(
1*(
1((
1I(
0G(
1w'
0}%
1|%
0:)
19)
1/&
1J)
0H)
1c(
1i(
1U
0K0
1J0
1\)
0R+
0T+
0-%
1Q+
16+
1_)
1o1
0n1
1a)
0<+
11+
1,%
0S)
1R)
0T)
1T2
0(.
1'.
09$
1D
1-R
0+R
1s!
0LP
1KP
0c!
1b!
1yO
1u
0s
1RK
1PK
1)?
1'?
1~P
1|P
1f
1d
0bQ
1XQ
0NQ
1TN
1S!
0PM
0OM
1NM
0i?
0h?
0g?
0f?
0e?
0d?
0c?
0b?
0a?
0`?
0_?
0^?
0]?
0\?
0[?
0Z?
1v>
0t>
1+L
0"L
1!L
0]%
0\%
1[%
1@&
0'*
1&*
1Y.
1/
0:*
19*
1<=
0m=
0l=
1k=
0C!
0B!
1A!
18?
06?
1>A
1=A
1<A
1;A
1:A
19A
18A
17A
16A
15A
14A
13A
12A
11A
10A
1/A
0Y?
0X?
0W?
0V?
0U?
0T?
0S?
0R?
0Q?
0P?
0O?
0N?
0M?
0L?
0K?
0J?
1~L
1|L
1k$
0i$
137
02;
1w>
1u>
0RK
0QK
0PK
0)?
0(?
0'?
0s7
1M%
1s@
0lC
1j?
0fC
1k?
0`C
1l?
0ZC
1m?
07C
1n?
01C
1o?
0+C
1p?
0%C
1q?
0`B
1r?
0ZB
1s?
0TB
1t?
0MB
0OB
0u?
0+B
1v?
0%B
1w?
0}A
1x?
0wA
0zA
0y?
1uA
1]A
1_A
1aA
1cA
1LB
15B
16B
18B
1:B
1iB
1kB
1mB
1oB
1@C
1BC
1DC
1FC
1t@
1U7
0PC
0QC
0yB
0zB
0DB
0EB
0IB
0<B
0mA
0nA
0iA
1ZA
1DA
11B
1JB
1FA
1HA
1JA
0KB
0AB
0WB
0t?
0TA
0jA
0"B
0x?
1{A
1[A
1AA
1RB
12B
1NA
0OA
0BB
0]B
0s?
0@B
0PB
0QB
1u?
0UA
0kA
0(B
0w?
1#B
1\A
1XB
13B
1BA
0uB
0(C
0q?
0VA
0CB
0cB
0r?
0lA
0.B
0v?
1)B
1YA
1^B
10B
1CA
1#C
1fB
0vB
0.C
0p?
0LC
0]C
0m?
0WA
1@A
1XC
1=C
1)C
1gB
0wB
04C
0o?
0MC
0cC
0l?
1^C
1>C
1/C
1hB
0xB
0:C
0n?
0NC
0iC
0k?
1dC
1?C
15C
1eB
0OC
0oC
0j?
1jC
1<C
0~L
0}L
0|L
19?
17?
1V2
0T2
1S
0Q
0XE
0WE
0VE
0UE
0TE
0SE
0RE
0QE
0PE
0OE
0NE
0ME
0LE
0KE
0JE
0IE
1GE
0EE
1xF
1[H
1^H
1WD
1>K
1@K
1BK
0)E
1UH
1XH
1XD
18K
1:K
1<K
0*E
1OH
1RH
1YD
12K
14K
16K
0+E
1IH
1LH
1ZD
1,K
1.K
10K
0,E
1&H
1)H
1[D
1gJ
1iJ
1kJ
0-E
1~G
1#H
1\D
1aJ
1cJ
1eJ
0.E
1xG
1{G
1]D
1[J
1]J
1_J
0/E
1rG
1uG
1^D
1UJ
1WJ
1YJ
00E
1OG
1RG
1_D
12J
14J
16J
01E
1IG
1LG
1`D
1,J
1.J
10J
02E
1CG
1FG
1aD
1&J
1(J
1*J
03E
1=G
1@G
1bD
1~I
1"J
1$J
04E
1wF
1yF
1\I
1_I
15E
1rF
0dD
1UI
1WI
1YI
06E
1OI
1QI
1SI
07E
1fF
0fD
1II
1KI
1MI
08E
01I
0LF
03I
05I
0PF
0ZI
06I
0vF
0SF
0fI
0;G
0#G
0hI
0AG
0%G
0jI
0GG
0'G
0lI
0MG
0)G
0=J
0pG
0XG
0?J
0vG
0ZG
0AJ
0|G
0\G
0CJ
0$H
0^G
0rJ
0GH
0/H
0tJ
0MH
01H
0vJ
0SH
03H
0xJ
0YH
05H
0RF
1>H
1|J
1=H
1?H
1{J
1%K
1<H
1zJ
1&K
1;H
1@H
1yJ
1(K
1gG
1GJ
1fG
1hG
1FJ
1NJ
1eG
1EJ
1OJ
1dG
1iG
1DJ
1QJ
12G
1pI
11G
13G
1oI
1wI
10G
1nI
1xI
1/G
14G
1mI
1zI
1WF
1?I
1@I
1\F
1:I
1BI
19I
1CI
1]F
18I
1EI
0DI
03F
0uH
0FI
0,I
0HF
0`F
0{I
0~F
0yI
0!G
05F
0"G
0}F
0RJ
0UG
0PJ
0VG
07F
0WG
0TG
0)K
0,H
0'K
0-H
09F
0.H
0+H
0WD
1FF
0XD
1*K
0YD
0[D
1EF
0\D
1SJ
0]D
0_D
1DF
0`D
1|I
0aD
1cF
1GI
1'I
0}H
0;F
0!I
01F
0#I
02F
0%I
0YE
0q@
0w@
1&I
0ZD
1$I
0^D
1"I
1<F
1~H
0rH
00F
0bD
1qI
1#J
14E
1(I
0sH
0}I
0bI
1rI
1)J
13E
1HJ
1XJ
10E
1)I
0tH
0TJ
09J
0%J
0cI
1sI
1/J
12E
1IJ
1^J
1/E
1}J
1/K
1,E
1*I
0qH
0+K
0nJ
0ZJ
0:J
0+J
0dI
1tI
15J
11E
1JJ
1dJ
1.E
1~J
15K
1+E
01K
0oJ
0`J
0;J
01J
0aI
1KJ
1jJ
1-E
1!K
1;K
1*E
07K
0pJ
0fJ
08J
1"K
1AK
1)E
0=K
0mJ
0vD
0tD
0nH
1lH
0$D
1zC
1(F
0$F
1xE
0vE
1kE
0hE
03D
0FD
0DD
0CD
0BD
0AD
0@D
0?D
0>D
0=D
0<D
0;D
0:D
09D
08D
07D
0VD
0TD
0RD
0QD
0PD
0OD
0ND
0MD
0LD
0KD
0JD
0ID
0HD
0GD
1'E
1HE
1FE
0rF
1dD
0fF
1fD
0\I
0^I
05E
1PI
1RI
17E
0NI
02I
1ZI
16I
1LF
1PF
0]F
0?I
0@I
1=I
1AI
0.I
1,I
1>I
1XI
16E
0TI
0/I
1?I
1^I
15E
0ZI
0,I
0oH
0mH
1lE
1jE
1FD
1DD
1VD
1TD
1(E
1&E
1vD
1tD
1{E
0xE
1*F
0(F
1~C
0zC
0[@
0Y@
1VI
06E
1JI
1LI
18E
0HI
00I
04I
1@I
1<I
0-I
07E
0Z#
0X#
1"D
0~C
1-F
0*F
1[@
1Y@
1|E
1zE
1.F
1,F
1Z#
1X#
1%D
0"D
0ML
0KL
1ML
1KL
1&D
1$D
0u9
0t9
0s9
0K&
0F&
0B&
1X0
08"
0[6
0k6
0{6
0g:
02"
0]:
b1000 ~5
b1000 !6
b0 -:
0y9
0z9
0}9
0~9
1!:
0$:
0(:
0:"
170
1'0
0|!
0~!
0""
0#"
0I>
0D>
07>
02>
03>
0E>
19$
1I$
0p:
1c;
12;
#750
0x!
0u!
#800
1x!
1u!
1b)
0M*
1N*
b0 a*
b1 a*
b10 a*
0;.
1<.
1l.
1i2
0c:
0m:
0x:
1z;
1O=
0">
0#>
1$>
05>
09>
0G>
0K>
1g>
0&L
1'L
11L
02M
0cM
0dM
1eM
1gN
1yN
0}N
1'O
b0 8O
b1 8O
b10 8O
1.P
0_P
1`P
11Q
13Q
0RQ
1\Q
0fQ
0tQ
b1001 z!
b10 .!
#801
0sQ
0eQ
1[Q
0QQ
1.Q
10Q
1[P
0\P
1+P
1&O
0|N
1xN
1dN
1^M
0_M
0`M
0/M
1.L
1$L
0%L
1f>
0J>
0F>
08>
04>
1{=
0|=
0}=
1L=
1s;
0s:
0j:
0`:
1f2
1i.
17.
08.
1I*
0J*
1])
1V)
0\'
0]'
0`'
0a'
1Y)
1W(
0X(
1[(
0N)
1jQ
11O
0%O
0wN
0!O
1-!
1V
0U
1v$
1q$
1m$
1'*
0&*
0=%
1<%
0U-
1T-
1e-
0\&
0_&
0a&
1('
1Z'
0m%
0l%
1k%
0P(
1O(
1R(
0I(
0w'
0v'
1u'
1}%
1:)
0/&
1.&
1K)
1I)
0c(
1f(
0i(
1K0
0J0
0Y+
0[+
0,%
1R+
1T+
1-%
0Q+
06+
1W+
17+
0o1
1n1
0A+
0C+
1<+
01+
12+
0B+
0a+
0+%
1A+
1[+
1,%
0W+
02+
1]+
1/+
1B+
1a+
1+%
0]+
0/+
1U)
0R)
1T)
1&2
0$2
1(.
1;$
09$
1K$
0I$
0D
1.R
1,R
0s!
1r!
1LP
1c!
0yO
0xO
1wO
0u
1aQ
0XQ
1WQ
0TN
0SN
1RN
0S!
0R!
1Q!
1PM
1OK
1&?
0+L
0!L
1]%
0@&
1?&
0'*
1&*
0Y.
1X.
0/
1.
1:*
09*
1CO
1>O
1:O
1"!
1{
1w
0:*
19*
0<=
1;=
1m=
1C!
1f?
1{L
1l$
1j$
1e;
0c;
037
127
14;
02;
1RK
1QK
1PK
0OK
1)?
1(?
1'?
0&?
0y7
1L%
1s7
0M%
0U7
1W7
0c7
1i?
1h?
1g?
0f?
1~L
1}L
1|L
0{L
1'2
1%2
1<$
1:$
1L$
1J$
1T
1R
0;A
1V?
1+B
1.B
1v?
0)B
0cA
1lA
1mA
0DA
0YA
1TA
0AA
1@B
1PB
1QB
0u?
1UA
1UE
1f;
1d;
15;
13;
0>A
0=A
0<A
1;A
1Y?
1X?
1W?
0V?
0+B
0.B
0v?
1%B
1(B
1w?
1}A
1"B
1x?
1wA
1zA
1y?
0xF
1cD
0[I
0]I
05E
1ZI
17I
1RF
0uA
0]A
0{A
0_A
0#B
0aA
1)B
1cA
0lA
1kA
1jA
1iA
1nA
0\F
0;I
1,I
1DI
13F
0ZA
0[A
0\A
1YA
1lA
1.B
1v?
0w?
0x?
0GI
1}H
0)B
0YA
0~H
1rH
0qI
0#J
04E
0(I
1sH
1}I
1bI
0rI
0)J
03E
0HJ
0XJ
00E
0)I
1tH
1TJ
19J
1%J
1cI
0sI
0/J
02E
0IJ
0^J
0/E
0}J
0/K
0,E
0*I
1qH
1+K
1nJ
1ZJ
1:J
1+J
1dI
0tI
05J
01E
0JJ
0dJ
0.E
0~J
05K
0+E
11K
1oJ
1`J
1;J
11J
1aI
0KJ
0jJ
0-E
0!K
0;K
0*E
17K
1pJ
1fJ
18J
0"K
0AK
0)E
1=K
1mJ
1XE
1WE
1VE
0UE
0&D
0%D
0$D
1|C
1{C
1zC
1CD
1SD
1xF
0cD
1[I
1]I
15E
0qF
0sF
0dD
0VI
16E
0kF
0mF
0eD
0PI
17E
0eF
0gF
0fD
0JI
0MI
08E
1HI
10I
1dF
1MF
12I
1jF
1OF
14I
1pF
1QF
0ZI
07I
0RF
1\F
1;I
0VF
0@I
0UF
0AI
0TF
0aF
0<I
1-I
1IF
1uH
1JF
1KF
0,I
0DI
03F
1GI
1cD
0ZF
0tF
0uF
1dD
0'I
0YF
0nF
0oF
1eD
0=I
0SI
07E
1NI
1.I
0}H
1~H
0>I
0YI
06E
1TI
1/I
0?I
0^I
05E
1ZI
1,I
0[@
0Z@
0Y@
1S@
1R@
1Q@
1&D
1%D
1$D
0|C
0{C
0zC
0.F
0-F
0,F
1*F
1)F
1(F
0|E
0{E
1yE
1xE
0lE
1iE
16D
15D
14D
0CD
0VD
0UD
0TD
0SD
0(E
0'E
0&E
0vD
0uD
0tD
0zE
1wE
0*F
0)F
1'F
1&F
0&D
0%D
0$D
1"D
1!D
1~C
1[@
1Z@
1Y@
0S@
0R@
0Q@
0Z#
0Y#
0X#
1R#
1Q#
1P#
1v@
0ML
0LL
0KL
1EL
1DL
1CL
1Z#
1Y#
1X#
0R#
0Q#
0P#
0"D
0!D
1}C
1|C
0(F
1%F
0[@
0Z@
0Y@
1W@
1V@
1U@
0s@
0Z#
0Y#
0X#
1V#
1U#
1T#
0~C
1{C
0W@
0V@
1T@
1S@
1ML
1LL
1KL
0EL
0DL
0CL
0V#
0U#
1S#
1R#
0U@
1R@
0ML
0LL
0KL
1IL
1HL
1GL
0T#
1Q#
0IL
0HL
1FL
1EL
0GL
1DL
1n9
1m9
1l9
1j0
#850
0x!
0u!
#900
1x!
1u!
b0 a*
b1 a*
b10 a*
1;.
0l.
1m.
182
192
1:2
0;2
1F;
1G;
1H;
0I;
1w;
1x;
1y;
0z;
0O=
1P=
1">
0'L
01L
0^L
0_L
0`L
1eL
1fL
1gL
11M
12M
13M
1cM
0gN
0hN
1iN
0yN
0#O
0'O
13O
b0 8O
b1 8O
b10 8O
1`O
1eO
1iO
0.P
0/P
10P
1_P
0\Q
1]Q
1gQ
1lQ
b1010 z!
b11 .!
#901
1kQ
1dQ
1ZQ
0[Q
1\P
1)P
0*P
0+P
1JO
1NO
1SO
12O
0&O
0"O
0xN
1bN
0cN
0dN
1`M
1.M
1/M
10M
1TL
1UL
1VL
0[L
0\L
0]L
0.L
0$L
1}=
1K=
0L=
0s;
1t;
1u;
1v;
0B;
1C;
1D;
1E;
042
152
162
172
1h.
0i.
18.
0W(
0Z(
0[(
1Z)
1L)
1zQ
0jQ
0nQ
04O
0\)
0_)
0V
0v$
0q$
0m$
0)?
0(?
0'?
0w>
0v>
0u>
0.R
0-R
0,R
1U-
0e-
1d-
1y&
1x&
1w&
0v&
1+'
1*'
1)'
0('
0Z'
1Y'
1m%
0O(
0R(
0*(
0)(
0((
1#(
1"(
1!(
1J(
1I(
1H(
1w'
0}%
0|%
1{%
1%)
1~(
1z(
0:)
09)
18)
1/&
0f(
1e(
1h(
0K0
1I0
1p1
0n1
0U)
0T)
1)3
1(3
1'3
0<$
0;$
0:$
19$
0L$
0K$
0J$
1I$
1C
1s!
1(R
1#R
1}Q
0LP
0KP
1JP
0c!
0b!
1a!
1yO
1v
1u
1t
0~P
0}P
0|P
1wP
1vP
1uP
0f
0e
0d
1_
1^
1]
0aQ
0WQ
1TN
1S!
0PM
1OM
1#?
1|>
1x>
1q>
1l>
1h>
0]%
1\%
1@&
0l$
0k$
0j$
09?
08?
07?
0i?
0h?
0g?
0CO
0>O
0:O
0"!
0{
0w
1o@
1>A
1=A
1<A
0Y?
0X?
0W?
0HE
0GE
0FE
0)3
0(3
0'3
0T
0S
0R
1<=
0m=
1l=
0C!
1B!
13?
1.?
1*?
1c?
1^?
1Z?
1f$
1a$
1]$
0f;
0e;
0d;
1c;
137
05;
04;
03;
12;
1w>
1v>
1u>
0q>
0l>
0h>
1)?
1(?
1'?
0#?
0|>
0x>
0o@
0s7
1M%
1s@
1qF
1sF
1tF
0dD
1kF
1mF
1nF
0eD
1eF
1gF
1fD
0%B
1w?
0}A
1x?
0wA
0zA
0y?
1uA
1]A
1_A
1aA
0dF
0MF
0OF
0QF
1U7
1VF
1UF
1TF
1aF
0mA
0nA
0iA
1ZA
1DA
0IF
1YF
1oF
1eD
0TA
0jA
0"B
0x?
1{A
1[A
1AA
0jF
0JF
1ZF
1uF
1dD
0@B
0PB
0QB
1u?
0UA
0kA
0(B
0w?
1#B
1\A
0pF
0KF
0cD
0lA
0.B
0v?
1)B
1YA
1i?
1h?
1g?
0c?
0^?
0Z?
19?
18?
17?
03?
0.?
0*?
1#3
1|2
1x2
1N
1I
1E
08A
03A
0/A
1S?
1N?
1J?
1BE
1=E
19E
1oH
1nH
1mH
0kE
0jE
0iE
06D
05D
04D
1VD
1UD
1TD
0XE
0WE
0VE
1rF
0dD
1YI
1lF
0eD
1SI
1fF
0fD
1MI
0XI
0RI
0LI
0[H
1WD
0&H
1[D
0IG
1`D
1lC
1oC
1j?
17C
1:C
1n?
1ZB
1]B
1s?
0s@
0XB
08B
05C
0oB
0jC
0FC
1'G
1^G
15H
0LF
0NF
0PF
1]F
1OC
1PC
1xB
1yB
1BB
1DB
0FA
0JB
03B
0HA
0eB
0JA
0<C
1WA
1VA
1CB
1cB
1r?
1KB
1UA
0NA
0^B
00B
0CA
0@A
1LC
1]C
1m?
1OA
0BA
0XC
0=C
1MC
1cC
1l?
1uB
1(C
1q?
0#C
0fB
0^C
0>C
1NC
1iC
1k?
1vB
1.C
1p?
0)C
0gB
0dC
0?C
0j?
1wB
14C
1o?
0/C
0hB
0n?
1+F
1*F
1)F
0'F
0&F
0%F
0yE
0xE
0wE
0iH
0dH
0`H
1fE
1aE
1]E
0FD
0ED
0DD
1@D
1;D
17D
0VD
0UD
0TD
1PD
1KD
1GD
1"E
1{D
1wD
1RE
1ME
1IE
1HE
1GE
1FE
0BE
0=E
09E
0>A
0=A
0<A
18A
13A
1/A
1Y?
1X?
1W?
0S?
0N?
0J?
0lC
1j?
07C
1n?
0ZB
0]B
0s?
1%B
1(B
1w?
1}A
1"B
1x?
1wA
1zA
1y?
0rF
1dD
0lF
1eD
0fF
1fD
0BK
0kJ
00J
1AK
1jJ
1/J
1LF
1NF
1PF
0uA
0]A
0{A
0_A
0#B
0aA
1XB
18B
1oB
1FC
0PC
0yB
0BB
0DB
1kA
1mA
1jA
1iA
1nA
0]F
0ZA
0[A
0DA
0\A
1FA
1JB
13B
1HA
1JA
0CB
0cB
0r?
0KB
0UA
1lA
1.B
1v?
1TA
0w?
0x?
0AA
0)B
0YA
1BA
1NA
1^B
10B
0OA
0uB
0(C
0q?
0VA
1@B
1PB
1QB
0u?
1UA
1CA
1#C
1fB
0vB
0.C
0p?
0LC
0]C
0m?
0WA
1@A
1XC
1=C
1)C
1gB
0wB
04C
0o?
0MC
0cC
0l?
1^C
1>C
1/C
1hB
0xB
0:C
0n?
0NC
0iC
0k?
1dC
1?C
15C
1eB
0OC
0oC
0j?
1jC
1<C
1XE
1WE
1VE
0RE
0ME
0IE
0oH
0nH
0mH
1iH
1dH
1`H
1lE
1kE
1jE
0fE
0aE
0]E
1FD
1ED
1DD
1VD
1UD
1TD
1(E
1'E
1&E
0"E
0{D
0wD
1pD
1kD
1gD
1vE
1qE
1mE
0+F
0*F
0)F
1#D
1"D
1!D
0}C
0|C
0{C
0AK
0jJ
0/J
1XI
1RI
1LI
1[H
0WD
1BK
1&H
0[D
1kJ
1IG
0`D
10J
0qF
0sF
0dD
0YI
0kF
0mF
0eD
0SI
0eF
0gF
0fD
0MI
1dF
1MF
1jF
1OF
1pF
1QF
0'G
0^G
05H
0VF
0UF
0TF
0aF
1IF
1JF
1KF
1cD
0ZF
0tF
0uF
1dD
0YF
0nF
0oF
1eD
0v@
0#D
0"D
0!D
1vD
1uD
1tD
0pD
0kD
0gD
1X@
1W@
1V@
0T@
0S@
0R@
1+F
1$F
1}E
1zE
1yE
1xE
0vE
0qE
0mE
0lE
1iE
16D
15D
14D
0@D
0;D
07D
0VD
0UD
0TD
0PD
0KD
0GD
0(E
0'E
0&E
1s@
1v@
0vD
0uD
0tD
0zE
1wE
0+F
1(F
1'F
1&F
0$F
0}E
1#D
1zC
1uC
1W#
1V#
1U#
0S#
0R#
0Q#
0X@
0W@
0V@
0s@
0W#
0V#
0U#
1JL
1IL
1HL
0FL
0EL
0DL
0#D
1~C
1}C
1|C
0zC
0uC
0(F
1%F
1X@
1Q@
1L@
1W#
1P#
1K#
0~C
1{C
0X@
1U@
1T@
1S@
0Q@
0L@
0JL
0IL
0HL
0W