"use strict";(self.webpackChunkverilog_learning_platform_client=self.webpackChunkverilog_learning_platform_client||[]).push([[4428],{94428:(e,i,r)=>{r.r(i),r.d(i,{default:()=>U});var n=r(65043),s=r(96446),t=r(85865),o=r(68903),a=r(13766),l=r(86605),c=r(43845),d=r(40710),g=r(35721),m=r(71322),p=r(2050),h=r(48734),u=r(11906),x=r(63336),y=r(39336),f=r(12110),A=r(26494),v=r(79650),b=r(71806),j=r(84882),w=r(28076),S=r(10039),C=r(73460),D=r(54669),I=r(24056),P=r(10737),E=r(34347),T=r(89936),M=r(8713),R=r(32973),k=r(58459),V=r(37280),L=r(11694),B=r(3900),G=r(58293),H=r(39509),z=r(84593),$=r(15136),F=r(27980),W=r(16851),O=r(42796),N=r(70579);const U=()=>{const[e,i]=(0,n.useState)(0),r=[{title:"RTL Design Engineer",description:"Design digital circuits using hardware description languages (HDLs) like Verilog and VHDL.",responsibilities:["Translate specifications into synthesizable RTL code","Create and optimize digital circuits for performance, power, and area","Develop testbenches for functional verification","Debug and fix design issues","Collaborate with verification and physical design teams"],skills:["Verilog/VHDL","Digital Design Concepts","Logic Design","Timing Analysis","Low Power Design Techniques"],education:"B.S./M.S. in Electrical/Computer Engineering",salary:"$110,000 - $150,000",growth:"Steady",companies:["Intel","AMD","Nvidia","Qualcomm","Apple","Samsung"],icon:(0,N.jsx)(P.A,{})},{title:"Verification Engineer",description:"Ensure RTL designs meet specifications through comprehensive testing and verification approaches.",responsibilities:["Develop verification plans and testbenches","Implement coverage-driven verification strategies","Create assertions to verify design properties","Perform functional and formal verification","Debug design issues and collaborate with design teams"],skills:["SystemVerilog","UVM (Universal Verification Methodology)","Assertions","Functional Coverage","Simulation Tools (VCS, ModelSim, etc.)"],education:"B.S./M.S. in Electrical/Computer Engineering",salary:"$115,000 - $160,000",growth:"High",companies:["Synopsys","Cadence","Intel","AMD","Broadcom","MediaTek"],icon:(0,N.jsx)(E.A,{})},{title:"Physical Design Engineer",description:"Transform RTL code into optimized physical layouts for semiconductor manufacturing.",responsibilities:["Floorplan design and optimization","Placement and routing of logic cells","Clock tree synthesis","Timing closure and signoff","Design rule checking (DRC) and layout vs. schematic (LVS) verification"],skills:["Physical Design Flow","Placement & Routing Tools","Timing Analysis","Power Analysis","DRC/LVS Verification"],education:"B.S./M.S. in Electrical/Computer Engineering",salary:"$120,000 - $165,000",growth:"Steady",companies:["TSMC","Global Foundries","Intel","Samsung","Qualcomm","Apple"],icon:(0,N.jsx)(T.A,{})},{title:"FPGA Engineer",description:"Design and implement digital systems on field-programmable gate arrays (FPGAs).",responsibilities:["Develop RTL code for FPGA implementation","Perform synthesis, place and route","Create timing constraints","Debug and optimize designs for performance","Develop test frameworks and validation"],skills:["Verilog/VHDL","FPGA Architecture","Synthesis Tools (Vivado, Quartus)","Timing Constraints","Debugging Tools"],education:"B.S./M.S. in Electrical/Computer Engineering",salary:"$100,000 - $140,000",growth:"Moderate",companies:["Xilinx/AMD","Intel","Microchip","Lattice Semiconductor","Defense Contractors"],icon:(0,N.jsx)(M.A,{})},{title:"DFT Engineer",description:"Design for Testability (DFT) engineers ensure that manufactured chips can be tested effectively.",responsibilities:["Implement scan chain insertion and test logic","Develop ATPG (Automatic Test Pattern Generation) strategies","Implement BIST (Built-In Self-Test) circuits","Optimize test coverage and test time","Create test plans and collaborate with test engineers"],skills:["DFT Methodologies","ATPG Tools","Scan Insertion","BIST Design","Boundary Scan/JTAG"],education:"B.S./M.S. in Electrical/Computer Engineering",salary:"$110,000 - $150,000",growth:"Moderate",companies:["Intel","Qualcomm","Broadcom","NXP","Mentor Graphics/Siemens"],icon:(0,N.jsx)(R.A,{})},{title:"Analog/Mixed-Signal Design Engineer",description:"Design analog and mixed-signal circuits like PLLs, ADCs, DACs, and high-speed interfaces.",responsibilities:["Design analog and mixed-signal circuits","Perform circuit simulation and analysis","Create and review schematics and layouts","Characterize and validate circuits","Debug and optimize for performance"],skills:["Analog Circuit Design","Mixed-Signal Design","SPICE Simulation","Layout Tools","Signal Integrity Analysis"],education:"M.S./Ph.D. in Electrical Engineering",salary:"$130,000 - $180,000",growth:"Moderate",companies:["Texas Instruments","Analog Devices","Infineon","NXP","Skyworks","Qualcomm"],icon:(0,N.jsx)(k.A,{})},{title:"SoC Design Engineer",description:"Integrate various IP blocks to create complete system-on-chip solutions for specific applications.",responsibilities:["IP integration and connectivity design","Memory subsystem design and optimization","Power domain planning and implementation","Bus architecture and protocol implementation","SoC level verification and validation"],skills:["IP Integration","Bus Protocols (AXI, APB, etc.)","Memory Architecture","Power Management","System-level Design"],education:"M.S. in Electrical/Computer Engineering",salary:"$125,000 - $175,000",growth:"High",companies:["Apple","Qualcomm","MediaTek","Samsung","Google","Tesla"],icon:(0,N.jsx)(V.A,{})},{title:"Semiconductor Process Engineer",description:"Develop and optimize manufacturing processes for semiconductor fabrication.",responsibilities:["Process development and optimization","Yield analysis and improvement","Defect reduction strategies","Process integration with design requirements","New technology node implementation"],skills:["Semiconductor Physics","Process Integration","Yield Analysis","Statistical Process Control","Equipment Optimization"],education:"M.S./Ph.D. in Electrical Engineering or Materials Science",salary:"$120,000 - $160,000",growth:"Moderate",companies:["TSMC","Intel","Samsung","GlobalFoundries","Micron","Applied Materials"],icon:(0,N.jsx)(L.A,{})},{title:"Hardware Security Engineer",description:"Design and implement security features in hardware to protect against various attacks and vulnerabilities.",responsibilities:["Implement secure boot and trusted execution","Design anti-tamper mechanisms","Conduct side-channel attack analysis","Implement cryptographic hardware accelerators","Vulnerability assessment and testing"],skills:["Hardware Security Primitives","Cryptography","Side-channel Analysis","Secure Boot Architecture","Security Verification"],education:"M.S./Ph.D. in Electrical/Computer Engineering",salary:"$130,000 - $180,000",growth:"High",companies:["Intel","ARM","Apple","Qualcomm","Defense Contractors","NXP"],icon:(0,N.jsx)(B.A,{})}],U=[{title:"AI Hardware Acceleration",description:"The rapid growth of artificial intelligence applications is driving demand for specialized hardware accelerators, including GPUs, TPUs, and custom ASIC solutions.",impact:"Companies are hiring VLSI engineers with experience in designing efficient compute architectures for machine learning workloads.",timeframe:"Current and growing over next 5 years"},{title:"RISC-V Adoption",description:"The open-source RISC-V instruction set architecture is gaining momentum as an alternative to proprietary architectures.",impact:"Creates opportunities for engineers with expertise in processor design and RISC-V implementation.",timeframe:"Growing over next 3-5 years"},{title:"Chiplet-Based Architecture",description:"Companies are moving from monolithic chips to smaller, specialized chiplets that are integrated together, enabling more complex systems and better yield.",impact:"Increasing demand for engineers skilled in high-speed interfaces, packaging technologies, and system integration.",timeframe:"Current and growing over next 3-4 years"},{title:"Hardware Security",description:"With growing concerns about hardware vulnerabilities, companies are focusing on security features built directly into hardware designs.",impact:"Rising demand for VLSI engineers with expertise in security protocols, secure boot, trusted execution environments, and side-channel attack prevention.",timeframe:"Current and ongoing"},{title:"3D Integration",description:"Three-dimensional integration of chips allows for higher density and performance with lower power consumption.",impact:"Creates opportunities for engineers with knowledge of 3D design methodologies, through-silicon vias (TSVs), and thermal management.",timeframe:"Growing over next 3-5 years"},{title:"Automotive Semiconductor Growth",description:"The automotive industry is increasingly adopting advanced driver assistance systems (ADAS) and electric vehicles, requiring specialized semiconductor solutions.",impact:"High demand for engineers with expertise in functional safety, automotive-grade reliability, and low-power design for EV applications.",timeframe:"Current and accelerating over next 5-7 years"},{title:"Specialized IoT SoCs",description:"The Internet of Things market is driving demand for ultra-low-power, application-specific SoCs with integrated wireless connectivity and security features.",impact:"Growing opportunities for engineers specializing in low-power design, wireless protocols, and edge computing architectures.",timeframe:"Current and steady growth over next 3-5 years"},{title:"Advanced Packaging Technologies",description:"As Moore's Law slows, advanced packaging technologies like FOWLP and 2.5D/3D integration are gaining importance.",impact:"Increasing demand for engineers with expertise in advanced packaging, high-speed signal integrity, and thermal management.",timeframe:"Current and growing over next 3-6 years"}],X=[{degree:"Bachelor's Degree in Electrical/Computer Engineering",description:"Provides foundational knowledge in digital logic, circuit design, and computer architecture.",courses:["Digital Logic Design","Computer Architecture","Electronic Circuits","Signals and Systems","Semiconductor Devices"],duration:"4 years",career:"Entry-level positions in RTL design, verification, or FPGA development"},{degree:"Master's Degree in VLSI/Microelectronics",description:"Offers specialized knowledge in advanced digital design, semiconductor physics, and EDA tools.",courses:["Advanced VLSI Design","Digital System Testing","Low Power Design","Physical Design Automation","Hardware Security"],duration:"1.5-2 years",career:"Mid-level positions in design, verification, or physical design"},{degree:"Ph.D. in Electrical Engineering (VLSI focus)",description:"Involves original research in specialized areas such as novel architectures or emerging technologies.",courses:["Advanced Research Seminars","Specialized Topics","Dissertation Research"],duration:"4-6 years",career:"Research positions, architecture development, or specialized design roles"},{degree:"Industry Certifications",description:"Certifications from tool vendors or industry associations that validate expertise in specific areas.",courses:["Synopsys Certified Professional","Cadence Certified Expert","Xilinx/AMD Certified Developer","UVM Methodology Certification"],duration:"Varies (weeks to months)",career:"Enhances credentials for specialized roles or tool expertise"},{degree:"Bachelor's Degree in Electrical Engineering",description:"Focuses on power systems, control systems, electromagnetics, and basic electronics.",courses:["Circuit Theory","Electromagnetic Fields","Power Systems","Control Systems","Basic Digital Electronics"],duration:"4 years",career:"May transition to VLSI with additional coursework or further study"},{degree:"Master's in Embedded Systems",description:"Combines hardware and software aspects of system design, often including FPGA and SoC components.",courses:["Embedded Hardware Design","Real-time Operating Systems","FPGA-based System Design","Hardware-Software Co-design","IoT System Architecture"],duration:"1.5-2 years",career:"Positions in embedded systems design, FPGA development, and IoT hardware"},{degree:"Bootcamps and Short Courses",description:"Intensive, focused training programs that rapidly build specific VLSI or EDA tool skills.",courses:["Hardware Description Languages","EDA Tool Training","FPGA Programming","Physical Design Flow","Project-Based Learning"],duration:"2-6 months",career:"Supplement formal education or assist in career transitions"}],Q=[{field:"Power Electronics",description:"Design and development of systems that convert and control electrical power for various applications.",roles:["Power Electronics Engineer","Power System Designer","Energy Management Engineer"],skills:["Power Conversion","Inverter Design","Battery Management","Motor Drives"],growth:"High (driven by EV and renewable energy growth)",relatedToVLSI:"IC design for power management circuits and motor control"},{field:"Signal Processing",description:"Processing, analyzing, and manipulating signals for communications, audio/video, and data analysis.",roles:["DSP Engineer","Algorithm Developer","Wireless System Engineer"],skills:["Digital Signal Processing","Filter Design","Communication Systems","Algorithm Optimization"],growth:"Moderate to High",relatedToVLSI:"Hardware implementation of DSP algorithms and accelerators"},{field:"Embedded Systems",description:"Integration of hardware and software to create specialized computing systems.",roles:["Embedded System Engineer","Firmware Developer","IoT Hardware Engineer"],skills:["Microcontroller Programming","RTOS","PCB Design","Low-level Drivers"],growth:"High",relatedToVLSI:"SoC design, hardware/software interfaces, FPGA prototyping"},{field:"RF/Wireless Communications",description:"Design of systems and components for wireless data transmission and reception.",roles:["RF Engineer","Wireless System Designer","Antenna Engineer"],skills:["RF Circuit Design","Wireless Protocols","Antenna Design","Signal Integrity"],growth:"Moderate to High (with 5G/6G expansion)",relatedToVLSI:"RF transceiver chip design, wireless SoCs"},{field:"Robotics & Control Systems",description:"Design of automated systems, robots, and their control electronics.",roles:["Robotics Engineer","Control Systems Engineer","Automation Engineer"],skills:["Sensor Integration","Motor Control","Feedback Systems","Path Planning"],growth:"High",relatedToVLSI:"SoC design for robotics, sensor interface circuits"},{field:"Biomedical Electronics",description:"Development of electronic devices for medical diagnostics, monitoring, and treatment.",roles:["Biomedical Engineer","Medical Device Engineer","Healthcare IoT Developer"],skills:["Biosignal Processing","Low-power Design","Medical Standards","Sensor Interfaces"],growth:"High",relatedToVLSI:"Ultra-low power ICs, implantable electronics, sensor front-ends"}],_=[{region:"Silicon Valley, USA",majorEmployers:["Intel","AMD","Nvidia","Apple","Qualcomm","Broadcom"],salaryRange:"$120,000 - $200,000",dominantRoles:"SoC Design, AI Hardware, RTL Design",jobGrowth:"High",costOfLiving:"Very High"},{region:"Bangalore, India",majorEmployers:["Intel","AMD","Qualcomm","Texas Instruments","Analog Devices","Nvidia"],salaryRange:"\u20b915,00,000 - \u20b950,00,000",dominantRoles:"Verification, Physical Design, RTL Design",jobGrowth:"Very High",costOfLiving:"Moderate"},{region:"Hsinchu, Taiwan",majorEmployers:["TSMC","MediaTek","Realtek","Novatek","Global Unichip"],salaryRange:"NT$ 1,200,000 - 2,400,000",dominantRoles:"Physical Design, Process Engineering, Analog Design",jobGrowth:"High",costOfLiving:"Moderate"},{region:"Shenzhen, China",majorEmployers:["Huawei HiSilicon","ZTE","SMIC","Spreadtrum","Allwinner"],salaryRange:"\xa5250,000 - \xa5800,000",dominantRoles:"RTL Design, SoC Integration, Mobile Processors",jobGrowth:"High",costOfLiving:"Moderate"},{region:"Austin, USA",majorEmployers:["Samsung","NXP","AMD","Apple","Infineon"],salaryRange:"$100,000 - $170,000",dominantRoles:"Verification, RTL Design, Analog Design",jobGrowth:"High",costOfLiving:"Moderate to High"},{region:"Munich, Germany",majorEmployers:["Infineon","NXP","Intel","Bosch","Siemens"],salaryRange:"\u20ac60,000 - \u20ac120,000",dominantRoles:"Automotive Semiconductors, Power ICs, Security",jobGrowth:"Moderate",costOfLiving:"High"}],q=[{name:"Synopsys Certified Design Professional",provider:"Synopsys",focus:"Design Compiler, IC Compiler, PrimeTime",value:"Recognition of proficiency in Synopsys-based design flows",duration:"3-6 months preparation",cost:"$500-$1000 per exam"},{name:"Cadence Certified Expert",provider:"Cadence Design Systems",focus:"Genus, Innovus, Tempus, Voltus",value:"Industry recognition for Cadence tool expertise",duration:"3-6 months preparation",cost:"$600-$1200 per exam"},{name:"Xilinx/AMD Certified Developer",provider:"Xilinx/AMD",focus:"FPGA design using Vivado or Vitis",value:"Validates skills in FPGA design and implementation",duration:"2-4 months preparation",cost:"$400-$800"},{name:"Accellera UVM Certification",provider:"Accellera Systems Initiative",focus:"Universal Verification Methodology practices",value:"Validation of verification expertise using industry standards",duration:"2-3 months preparation",cost:"$300-$600"},{name:"Certified RISC-V Professional",provider:"RISC-V International",focus:"RISC-V architecture and implementation",value:"Demonstrates expertise in the growing RISC-V ecosystem",duration:"1-3 months preparation",cost:"$200-$500"}];return(0,N.jsxs)(s.A,{sx:{p:3},children:[(0,N.jsxs)(D.A,{value:e,onChange:(e,r)=>{i(r)},variant:"scrollable",scrollButtons:"auto",children:[(0,N.jsx)(I.A,{label:"Career Roles"}),(0,N.jsx)(I.A,{label:"Industry Trends"}),(0,N.jsx)(I.A,{label:"Educational Paths"}),(0,N.jsx)(I.A,{label:"ECE Career Fields"}),(0,N.jsx)(I.A,{label:"Regional Job Market"}),(0,N.jsx)(I.A,{label:"Certifications"})]}),(0,N.jsx)(s.A,{sx:{mt:3},children:(()=>{switch(e){case 0:return(0,N.jsxs)(s.A,{sx:{pt:2},children:[(0,N.jsx)(t.A,{variant:"h5",gutterBottom:!0,sx:{borderLeft:"4px solid #6a0dad",pl:2,fontWeight:600,mb:3},children:"VLSI Career Pathways"}),(0,N.jsx)(t.A,{variant:"body1",sx:{mb:4,maxWidth:900},children:"The semiconductor industry offers diverse career opportunities with competitive compensation and continuous innovation. Explore the various specialized roles below to find your ideal career path."}),(0,N.jsx)(o.Ay,{container:!0,spacing:4,children:r.map(((e,i)=>(0,N.jsx)(o.Ay,{item:!0,xs:12,children:(0,N.jsxs)(a.A,{sx:{boxShadow:"0 2px 8px rgba(0,0,0,0.08)",borderRadius:"8px !important",overflow:"hidden","&::before":{display:"none"},"&.Mui-expanded":{margin:"8px 0"}},children:[(0,N.jsx)(l.A,{expandIcon:(0,N.jsx)(G.A,{}),"aria-controls":`panel${i}-content`,id:`panel${i}-header`,sx:{backgroundColor:"rgba(106, 13, 173, 0.03)","&.Mui-expanded":{borderBottom:"1px solid rgba(0, 0, 0, 0.08)"}},children:(0,N.jsxs)(s.A,{sx:{display:"flex",alignItems:"center",width:"100%"},children:[(0,N.jsx)(s.A,{sx:{backgroundColor:"rgba(106, 13, 173, 0.1)",borderRadius:"50%",p:1.2,mr:2.5,color:"#6a0dad",display:"flex"},children:e.icon}),(0,N.jsxs)(s.A,{sx:{flexGrow:1},children:[(0,N.jsx)(t.A,{variant:"h6",sx:{fontWeight:600},children:e.title}),(0,N.jsx)(t.A,{variant:"body2",color:"text.secondary",sx:{mt:.5},children:e.description})]}),(0,N.jsxs)(s.A,{sx:{display:{xs:"none",md:"flex"},alignItems:"center",gap:3,mr:2},children:[(0,N.jsxs)(s.A,{sx:{textAlign:"center"},children:[(0,N.jsx)(t.A,{variant:"body2",color:"text.secondary",children:"Salary Range"}),(0,N.jsx)(t.A,{variant:"body1",fontWeight:"medium",color:"primary.main",children:e.salary})]}),(0,N.jsxs)(s.A,{sx:{textAlign:"center"},children:[(0,N.jsx)(t.A,{variant:"body2",color:"text.secondary",children:"Growth"}),(0,N.jsx)(c.A,{label:e.growth,size:"small",sx:{fontWeight:"medium",backgroundColor:"High"===e.growth?"rgba(46, 125, 50, 0.1)":"Moderate"===e.growth?"rgba(237, 108, 2, 0.1)":"rgba(0, 114, 178, 0.1)",color:"High"===e.growth?"rgb(46, 125, 50)":"Moderate"===e.growth?"rgb(237, 108, 2)":"rgb(0, 114, 178)"}})]})]})]})}),(0,N.jsx)(d.A,{sx:{p:4},children:(0,N.jsxs)(o.Ay,{container:!0,spacing:4,children:[(0,N.jsxs)(o.Ay,{item:!0,xs:12,md:6,children:[(0,N.jsxs)(t.A,{variant:"subtitle1",gutterBottom:!0,sx:{fontWeight:600,display:"flex",alignItems:"center",mb:2},children:[(0,N.jsx)(H.A,{sx:{mr:1.5,color:"#6a0dad"}}),"Key Responsibilities"]}),(0,N.jsx)(g.A,{sx:{bgcolor:"rgba(106, 13, 173, 0.03)",borderRadius:2,py:1},children:e.responsibilities.map(((e,i)=>(0,N.jsxs)(m.Ay,{sx:{py:.5},children:[(0,N.jsx)(p.A,{sx:{minWidth:36},children:(0,N.jsx)(z.A,{color:"primary",fontSize:"small"})}),(0,N.jsx)(h.A,{primary:e,primaryTypographyProps:{variant:"body2",sx:{fontWeight:500}}})]},i)))}),(0,N.jsxs)(t.A,{variant:"subtitle1",gutterBottom:!0,sx:{fontWeight:600,mt:4,mb:2,display:"flex",alignItems:"center"},children:[(0,N.jsx)(P.A,{sx:{mr:1.5,color:"#6a0dad"}}),"Required Skills"]}),(0,N.jsx)(s.A,{sx:{display:"flex",flexWrap:"wrap",gap:1,mb:3},children:e.skills.map(((e,i)=>(0,N.jsx)(c.A,{label:e,sx:{backgroundColor:"rgba(106, 13, 173, 0.08)",fontWeight:500,p:.5}},i)))}),(0,N.jsxs)(t.A,{variant:"subtitle1",gutterBottom:!0,sx:{fontWeight:600,display:"flex",alignItems:"center"},children:[(0,N.jsx)($.A,{sx:{mr:1.5,color:"#6a0dad"}}),"Typical Education"]}),(0,N.jsx)(t.A,{variant:"body2",paragraph:!0,sx:{ml:4},children:e.education})]}),(0,N.jsxs)(o.Ay,{item:!0,xs:12,md:6,children:[(0,N.jsxs)(t.A,{variant:"subtitle1",gutterBottom:!0,sx:{fontWeight:600,display:"flex",alignItems:"center",mb:2},children:[(0,N.jsx)(F.A,{sx:{mr:1.5,color:"#6a0dad"}}),"Top Companies Hiring"]}),(0,N.jsx)(s.A,{sx:{display:"flex",flexWrap:"wrap",gap:1,mb:4,backgroundColor:"rgba(0, 0, 0, 0.02)",borderRadius:2,p:2},children:e.companies.map(((e,i)=>(0,N.jsx)(c.A,{label:e,variant:"outlined",sx:{borderColor:"rgba(106, 13, 173, 0.3)","&:hover":{backgroundColor:"rgba(106, 13, 173, 0.05)"}}},i)))}),(0,N.jsxs)(t.A,{variant:"subtitle1",gutterBottom:!0,sx:{fontWeight:600,display:"flex",alignItems:"center",mb:2},children:[(0,N.jsx)(W.A,{sx:{mr:1.5,color:"#6a0dad"}}),"Career Path Progression"]}),(0,N.jsxs)(s.A,{sx:{p:2,border:"1px solid rgba(0, 0, 0, 0.08)",borderRadius:2,backgroundColor:"white"},children:[(0,N.jsxs)(s.A,{sx:{display:"flex",alignItems:"center",mb:2,pb:1.5,borderBottom:"1px dashed rgba(0, 0, 0, 0.1)"},children:[(0,N.jsx)(s.A,{sx:{width:20,height:20,borderRadius:"50%",backgroundColor:"rgba(106, 13, 173, 0.7)",mr:2,fontSize:"0.75rem",color:"white",display:"flex",alignItems:"center",justifyContent:"center"},children:"1"}),(0,N.jsxs)(t.A,{variant:"body2",sx:{fontWeight:500},children:["Junior ",e.title," (0-3 years)"]})]}),(0,N.jsxs)(s.A,{sx:{display:"flex",alignItems:"center",mb:2,pb:1.5,borderBottom:"1px dashed rgba(0, 0, 0, 0.1)"},children:[(0,N.jsx)(s.A,{sx:{width:20,height:20,borderRadius:"50%",backgroundColor:"rgba(106, 13, 173, 0.7)",mr:2,fontSize:"0.75rem",color:"white",display:"flex",alignItems:"center",justifyContent:"center"},children:"2"}),(0,N.jsxs)(t.A,{variant:"body2",sx:{fontWeight:500},children:[e.title," (3-7 years)"]})]}),(0,N.jsxs)(s.A,{sx:{display:"flex",alignItems:"center",mb:2,pb:1.5,borderBottom:"1px dashed rgba(0, 0, 0, 0.1)"},children:[(0,N.jsx)(s.A,{sx:{width:20,height:20,borderRadius:"50%",backgroundColor:"rgba(106, 13, 173, 0.7)",mr:2,fontSize:"0.75rem",color:"white",display:"flex",alignItems:"center",justifyContent:"center"},children:"3"}),(0,N.jsxs)(t.A,{variant:"body2",sx:{fontWeight:500},children:["Senior ",e.title," (7+ years)"]})]}),(0,N.jsxs)(s.A,{sx:{display:"flex",alignItems:"center"},children:[(0,N.jsx)(s.A,{sx:{width:20,height:20,borderRadius:"50%",backgroundColor:"rgba(106, 13, 173, 0.7)",mr:2,fontSize:"0.75rem",color:"white",display:"flex",alignItems:"center",justifyContent:"center"},children:"4"}),(0,N.jsx)(t.A,{variant:"body2",sx:{fontWeight:500},children:"Lead/Principal Engineer (10+ years)"})]})]}),(0,N.jsx)(u.A,{variant:"contained",color:"primary",sx:{mt:4,px:3,py:1,borderRadius:2,boxShadow:"0 4px 8px rgba(106, 13, 173, 0.2)","&:hover":{boxShadow:"0 6px 12px rgba(106, 13, 173, 0.3)"}},component:"a",href:"/modules",children:"Explore Related Modules"})]})]})})]})},i)))})]});case 1:return(0,N.jsxs)(o.Ay,{container:!0,spacing:4,children:[U.map(((e,i)=>(0,N.jsx)(o.Ay,{item:!0,xs:12,md:6,children:(0,N.jsxs)(x.A,{elevation:2,sx:{p:3,height:"100%",borderLeft:"4px solid #6a0dad"},children:[(0,N.jsx)(t.A,{variant:"h6",gutterBottom:!0,children:e.title}),(0,N.jsx)(t.A,{variant:"body2",paragraph:!0,children:e.description}),(0,N.jsx)(y.A,{sx:{my:2}}),(0,N.jsx)(t.A,{variant:"subtitle2",gutterBottom:!0,color:"primary",children:"Career Impact"}),(0,N.jsx)(t.A,{variant:"body2",paragraph:!0,children:e.impact}),(0,N.jsxs)(s.A,{sx:{display:"flex",alignItems:"center"},children:[(0,N.jsx)(O.A,{sx:{color:"text.secondary",mr:1}}),(0,N.jsxs)(t.A,{variant:"body2",color:"text.secondary",children:["Timeframe: ",e.timeframe]})]})]})},i))),(0,N.jsx)(o.Ay,{item:!0,xs:12,children:(0,N.jsxs)(x.A,{elevation:1,sx:{p:3,mt:2,bgcolor:"rgba(106, 13, 173, 0.04)"},children:[(0,N.jsx)(t.A,{variant:"h6",gutterBottom:!0,children:"Stay Ahead of the Curve"}),(0,N.jsx)(t.A,{variant:"body2",paragraph:!0,children:"Keep yourself updated with the latest industry trends and emerging technologies in VLSI and semiconductor design. Continuous learning is key to a successful career."})]})})]});case 2:return(0,N.jsx)(o.Ay,{container:!0,spacing:4,children:X.map(((e,i)=>(0,N.jsx)(o.Ay,{item:!0,xs:12,md:6,children:(0,N.jsx)(f.A,{variant:"outlined",children:(0,N.jsxs)(A.A,{children:[(0,N.jsx)(t.A,{variant:"h6",gutterBottom:!0,children:e.degree}),(0,N.jsx)(t.A,{variant:"body2",paragraph:!0,children:e.description}),(0,N.jsx)(t.A,{variant:"subtitle2",gutterBottom:!0,children:"Courses:"}),(0,N.jsx)(g.A,{dense:!0,children:e.courses.map(((e,i)=>(0,N.jsxs)(m.Ay,{children:[(0,N.jsx)(p.A,{sx:{minWidth:32},children:(0,N.jsx)($.A,{fontSize:"small",color:"primary"})}),(0,N.jsx)(h.A,{primary:e})]},i)))}),(0,N.jsx)(y.A,{sx:{my:1}}),(0,N.jsxs)(t.A,{variant:"body2",children:[(0,N.jsx)("strong",{children:"Duration:"})," ",e.duration]}),(0,N.jsxs)(t.A,{variant:"body2",children:[(0,N.jsx)("strong",{children:"Career Outcome:"})," ",e.career]})]})})},i)))});case 3:return(0,N.jsx)(o.Ay,{container:!0,spacing:4,children:Q.map(((e,i)=>(0,N.jsx)(o.Ay,{item:!0,xs:12,md:6,children:(0,N.jsxs)(x.A,{elevation:2,sx:{p:3},children:[(0,N.jsx)(t.A,{variant:"h6",gutterBottom:!0,children:e.field}),(0,N.jsx)(t.A,{variant:"body2",paragraph:!0,children:e.description}),(0,N.jsx)(t.A,{variant:"subtitle2",gutterBottom:!0,children:"Typical Roles:"}),(0,N.jsx)(g.A,{dense:!0,children:e.roles.map(((e,i)=>(0,N.jsxs)(m.Ay,{children:[(0,N.jsx)(p.A,{children:(0,N.jsx)(H.A,{fontSize:"small",color:"primary"})}),(0,N.jsx)(h.A,{primary:e})]},i)))}),(0,N.jsx)(t.A,{variant:"subtitle2",gutterBottom:!0,children:"Key Skills:"}),(0,N.jsx)(s.A,{sx:{display:"flex",flexWrap:"wrap",gap:1},children:e.skills.map(((e,i)=>(0,N.jsx)(c.A,{label:e,variant:"outlined"},i)))}),(0,N.jsx)(y.A,{sx:{my:1}}),(0,N.jsxs)(t.A,{variant:"body2",children:[(0,N.jsx)("strong",{children:"Growth:"})," ",e.growth]}),(0,N.jsxs)(t.A,{variant:"body2",children:[(0,N.jsx)("strong",{children:"Related to VLSI:"})," ",e.relatedToVLSI]})]})},i)))});case 4:return(0,N.jsx)(o.Ay,{container:!0,spacing:4,children:_.map(((e,i)=>(0,N.jsx)(o.Ay,{item:!0,xs:12,md:6,children:(0,N.jsxs)(x.A,{elevation:2,sx:{p:3},children:[(0,N.jsx)(t.A,{variant:"h6",gutterBottom:!0,children:e.region}),(0,N.jsxs)(t.A,{variant:"body2",paragraph:!0,children:[(0,N.jsx)("strong",{children:"Major Employers:"})," ",e.majorEmployers.join(", ")]}),(0,N.jsxs)(t.A,{variant:"body2",paragraph:!0,children:[(0,N.jsx)("strong",{children:"Salary Range:"})," ",e.salaryRange]}),(0,N.jsxs)(t.A,{variant:"body2",paragraph:!0,children:[(0,N.jsx)("strong",{children:"Dominant Roles:"})," ",e.dominantRoles]}),(0,N.jsxs)(t.A,{variant:"body2",paragraph:!0,children:[(0,N.jsx)("strong",{children:"Job Growth:"})," ",e.jobGrowth]}),(0,N.jsxs)(t.A,{variant:"body2",paragraph:!0,children:[(0,N.jsx)("strong",{children:"Cost of Living:"})," ",e.costOfLiving]})]})},i)))});case 5:return(0,N.jsx)(v.A,{component:x.A,children:(0,N.jsxs)(b.A,{children:[(0,N.jsx)(j.A,{children:(0,N.jsxs)(w.A,{children:[(0,N.jsx)(S.A,{children:"Certification"}),(0,N.jsx)(S.A,{children:"Provider"}),(0,N.jsx)(S.A,{children:"Focus"}),(0,N.jsx)(S.A,{children:"Value"}),(0,N.jsx)(S.A,{children:"Duration"}),(0,N.jsx)(S.A,{children:"Cost"})]})}),(0,N.jsx)(C.A,{children:q.map(((e,i)=>(0,N.jsxs)(w.A,{children:[(0,N.jsx)(S.A,{children:e.name}),(0,N.jsx)(S.A,{children:e.provider}),(0,N.jsx)(S.A,{children:e.focus}),(0,N.jsx)(S.A,{children:e.value}),(0,N.jsx)(S.A,{children:e.duration}),(0,N.jsx)(S.A,{children:e.cost})]},i)))})]})});default:return(0,N.jsx)("div",{children:"Invalid Tab"})}})()})]})}}}]);
//# sourceMappingURL=4428.2b08421d.chunk.js.map