{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1492392085539 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1492392085539 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 16 19:21:25 2017 " "Processing started: Sun Apr 16 19:21:25 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1492392085539 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492392085539 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO_SOC_MickeyMickey2017 -c DE0_NANO_SOC_MickeyMickey2017 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO_SOC_MickeyMickey2017 -c DE0_NANO_SOC_MickeyMickey2017" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492392085539 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1492392086118 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1492392086118 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de0_nano_soc_mickeymickey2017.v 1 1 " "Using design file de0_nano_soc_mickeymickey2017.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOC_MickeyMickey2017 " "Found entity 1: DE0_NANO_SOC_MickeyMickey2017" {  } { { "de0_nano_soc_mickeymickey2017.v" "" { Text "D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/de0_nano_soc_mickeymickey2017.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492392103853 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1492392103853 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_NANO_SOC_MickeyMickey2017 " "Elaborating entity \"DE0_NANO_SOC_MickeyMickey2017\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1492392103868 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "XZR de0_nano_soc_mickeymickey2017.v(89) " "Verilog HDL or VHDL warning at de0_nano_soc_mickeymickey2017.v(89): object \"XZR\" assigned a value but never read" {  } { { "de0_nano_soc_mickeymickey2017.v" "" { Text "D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/de0_nano_soc_mickeymickey2017.v" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1492392103931 "|DE0_NANO_SOC_MickeyMickey2017"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "128 0 128 de0_nano_soc_mickeymickey2017.v(116) " "Verilog HDL warning at de0_nano_soc_mickeymickey2017.v(116): number of words (128) in memory file does not match the number of elements in the address range \[0:128\]" {  } { { "de0_nano_soc_mickeymickey2017.v" "" { Text "D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/de0_nano_soc_mickeymickey2017.v" 116 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1492392103931 "|DE0_NANO_SOC_MickeyMickey2017"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 de0_nano_soc_mickeymickey2017.v(154) " "Verilog HDL assignment warning at de0_nano_soc_mickeymickey2017.v(154): truncated value with size 33 to match size of target (32)" {  } { { "de0_nano_soc_mickeymickey2017.v" "" { Text "D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/de0_nano_soc_mickeymickey2017.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492392103947 "|DE0_NANO_SOC_MickeyMickey2017"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 de0_nano_soc_mickeymickey2017.v(228) " "Verilog HDL assignment warning at de0_nano_soc_mickeymickey2017.v(228): truncated value with size 32 to match size of target (1)" {  } { { "de0_nano_soc_mickeymickey2017.v" "" { Text "D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/de0_nano_soc_mickeymickey2017.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492392103947 "|DE0_NANO_SOC_MickeyMickey2017"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 de0_nano_soc_mickeymickey2017.v(245) " "Verilog HDL assignment warning at de0_nano_soc_mickeymickey2017.v(245): truncated value with size 32 to match size of target (1)" {  } { { "de0_nano_soc_mickeymickey2017.v" "" { Text "D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/de0_nano_soc_mickeymickey2017.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492392103947 "|DE0_NANO_SOC_MickeyMickey2017"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 de0_nano_soc_mickeymickey2017.v(262) " "Verilog HDL assignment warning at de0_nano_soc_mickeymickey2017.v(262): truncated value with size 32 to match size of target (1)" {  } { { "de0_nano_soc_mickeymickey2017.v" "" { Text "D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/de0_nano_soc_mickeymickey2017.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492392103947 "|DE0_NANO_SOC_MickeyMickey2017"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 de0_nano_soc_mickeymickey2017.v(279) " "Verilog HDL assignment warning at de0_nano_soc_mickeymickey2017.v(279): truncated value with size 32 to match size of target (1)" {  } { { "de0_nano_soc_mickeymickey2017.v" "" { Text "D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/de0_nano_soc_mickeymickey2017.v" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492392103947 "|DE0_NANO_SOC_MickeyMickey2017"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 33 de0_nano_soc_mickeymickey2017.v(531) " "Verilog HDL assignment warning at de0_nano_soc_mickeymickey2017.v(531): truncated value with size 64 to match size of target (33)" {  } { { "de0_nano_soc_mickeymickey2017.v" "" { Text "D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/de0_nano_soc_mickeymickey2017.v" 531 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492392103947 "|DE0_NANO_SOC_MickeyMickey2017"}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 129 D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/db/DE0_NANO_SOC_MickeyMickey2017.ram0_DE0_NANO_SOC_MickeyMickey2017_e4d1f92b.hdl.mif " "Memory depth (256) in the design file differs from memory depth (129) in the Memory Initialization File \"D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/db/DE0_NANO_SOC_MickeyMickey2017.ram0_DE0_NANO_SOC_MickeyMickey2017_e4d1f92b.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1492392105212 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/db/DE0_NANO_SOC_MickeyMickey2017.ram0_DE0_NANO_SOC_MickeyMickey2017_e4d1f92b.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/db/DE0_NANO_SOC_MickeyMickey2017.ram0_DE0_NANO_SOC_MickeyMickey2017_e4d1f92b.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1492392105228 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MEM_rtl_0 " "Inferred RAM node \"MEM_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1492392105228 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "MEM " "RAM logic \"MEM\" is uninferred due to asynchronous read logic" {  } { { "de0_nano_soc_mickeymickey2017.v" "MEM" { Text "D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/de0_nano_soc_mickeymickey2017.v" 86 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1492392105228 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1492392105228 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/db/DE0_NANO_SOC_MickeyMickey2017.ram0_DE0_NANO_SOC_MickeyMickey2017_e4d1f92b.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/db/DE0_NANO_SOC_MickeyMickey2017.ram0_DE0_NANO_SOC_MickeyMickey2017_e4d1f92b.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1492392160548 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MEM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MEM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1492392173018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 33 " "Parameter WIDTH_A set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1492392173018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1492392173018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 129 " "Parameter NUMWORDS_A set to 129" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1492392173018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 33 " "Parameter WIDTH_B set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1492392173018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1492392173018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 129 " "Parameter NUMWORDS_B set to 129" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1492392173018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1492392173018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1492392173018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1492392173018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1492392173018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1492392173018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1492392173018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1492392173018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE0_NANO_SOC_MickeyMickey2017.ram0_DE0_NANO_SOC_MickeyMickey2017_e4d1f92b.hdl.mif " "Parameter INIT_FILE set to db/DE0_NANO_SOC_MickeyMickey2017.ram0_DE0_NANO_SOC_MickeyMickey2017_e4d1f92b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1492392173018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1492392173018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1492392173018 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1492392173018 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:MEM_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:MEM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492392175199 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:MEM_rtl_0 " "Instantiated megafunction \"altsyncram:MEM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492392175200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 33 " "Parameter \"WIDTH_A\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492392175200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492392175200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 129 " "Parameter \"NUMWORDS_A\" = \"129\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492392175200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 33 " "Parameter \"WIDTH_B\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492392175200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492392175200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 129 " "Parameter \"NUMWORDS_B\" = \"129\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492392175200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492392175200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492392175200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492392175200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492392175200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492392175200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492392175200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492392175200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/DE0_NANO_SOC_MickeyMickey2017.ram0_DE0_NANO_SOC_MickeyMickey2017_e4d1f92b.hdl.mif " "Parameter \"INIT_FILE\" = \"db/DE0_NANO_SOC_MickeyMickey2017.ram0_DE0_NANO_SOC_MickeyMickey2017_e4d1f92b.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492392175200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492392175200 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1492392175200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kqv1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kqv1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kqv1 " "Found entity 1: altsyncram_kqv1" {  } { { "db/altsyncram_kqv1.tdf" "" { Text "D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/db/altsyncram_kqv1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492392175631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492392175631 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/db/DE0_NANO_SOC_MickeyMickey2017.ram0_DE0_NANO_SOC_MickeyMickey2017_e4d1f92b.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/db/DE0_NANO_SOC_MickeyMickey2017.ram0_DE0_NANO_SOC_MickeyMickey2017_e4d1f92b.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1492392175779 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/db/DE0_NANO_SOC_MickeyMickey2017.ram0_DE0_NANO_SOC_MickeyMickey2017_e4d1f92b.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/db/DE0_NANO_SOC_MickeyMickey2017.ram0_DE0_NANO_SOC_MickeyMickey2017_e4d1f92b.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1492392175780 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:MEM_rtl_0\|altsyncram_kqv1:auto_generated\|ram_block1a32 " "Synthesized away node \"altsyncram:MEM_rtl_0\|altsyncram_kqv1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_kqv1.tdf" "" { Text "D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/db/altsyncram_kqv1.tdf" 998 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492392176112 "|DE0_NANO_SOC_MickeyMickey2017|altsyncram:MEM_rtl_0|altsyncram_kqv1:auto_generated|ram_block1a32"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1492392176112 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1492392176112 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1492392208410 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1492392222442 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1492392223786 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492392223786 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK2_50 " "No output dependent on input pin \"FPGA_CLK2_50\"" {  } { { "de0_nano_soc_mickeymickey2017.v" "" { Text "D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/de0_nano_soc_mickeymickey2017.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1492392224942 "|DE0_NANO_SOC_MickeyMickey2017|FPGA_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK3_50 " "No output dependent on input pin \"FPGA_CLK3_50\"" {  } { { "de0_nano_soc_mickeymickey2017.v" "" { Text "D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/de0_nano_soc_mickeymickey2017.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1492392224942 "|DE0_NANO_SOC_MickeyMickey2017|FPGA_CLK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "de0_nano_soc_mickeymickey2017.v" "" { Text "D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/de0_nano_soc_mickeymickey2017.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1492392224942 "|DE0_NANO_SOC_MickeyMickey2017|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "de0_nano_soc_mickeymickey2017.v" "" { Text "D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/de0_nano_soc_mickeymickey2017.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1492392224942 "|DE0_NANO_SOC_MickeyMickey2017|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "de0_nano_soc_mickeymickey2017.v" "" { Text "D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/de0_nano_soc_mickeymickey2017.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1492392224942 "|DE0_NANO_SOC_MickeyMickey2017|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "de0_nano_soc_mickeymickey2017.v" "" { Text "D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/de0_nano_soc_mickeymickey2017.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1492392224942 "|DE0_NANO_SOC_MickeyMickey2017|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "de0_nano_soc_mickeymickey2017.v" "" { Text "D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/de0_nano_soc_mickeymickey2017.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1492392224942 "|DE0_NANO_SOC_MickeyMickey2017|SW[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1492392224942 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11652 " "Implemented 11652 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1492392224989 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1492392224989 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11603 " "Implemented 11603 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1492392224989 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1492392224989 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1492392224989 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "925 " "Peak virtual memory: 925 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1492392225114 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 16 19:23:45 2017 " "Processing ended: Sun Apr 16 19:23:45 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1492392225114 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:20 " "Elapsed time: 00:02:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1492392225114 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:36 " "Total CPU time (on all processors): 00:02:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1492392225114 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1492392225114 ""}
