<stg><name>compute_Pipeline_VITIS_LOOP_132_1_VITIS_LOOP_134_2</name>


<trans_list>

<trans id="103" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_7_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_7_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:9 %reg_file_0_0_load_read = read i16 @_ssdm_op_Read.ap_auto.half, i16 %reg_file_0_0_load

]]></Node>
<StgValue><ssdm name="reg_file_0_0_load_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i12 0, i12 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:11 %store_ln0 = store i7 0, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:12 %store_ln0 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:13 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc:0 %j_7 = load i7 %j

]]></Node>
<StgValue><ssdm name="j_7"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc:1 %indvar_flatten_load = load i12 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:2 %lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %j_7, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="5">
<![CDATA[
for.inc:3 %zext_ln133 = zext i5 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln133"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="7">
<![CDATA[
for.inc:4 %trunc_ln133 = trunc i7 %j_7

]]></Node>
<StgValue><ssdm name="trunc_ln133"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc:5 %reg_file_7_0_addr = getelementptr i16 %reg_file_7_0, i64 0, i64 %zext_ln133

]]></Node>
<StgValue><ssdm name="reg_file_7_0_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="11">
<![CDATA[
for.inc:6 %reg_file_7_0_load = load i11 %reg_file_7_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_7_0_load"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc:7 %reg_file_7_1_addr = getelementptr i16 %reg_file_7_1, i64 0, i64 %zext_ln133

]]></Node>
<StgValue><ssdm name="reg_file_7_1_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="11">
<![CDATA[
for.inc:8 %reg_file_7_1_load = load i11 %reg_file_7_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_7_1_load"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc:10 %icmp_ln132 = icmp_eq  i12 %indvar_flatten_load, i12 2048

]]></Node>
<StgValue><ssdm name="icmp_ln132"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc:11 %add_ln132 = add i12 %indvar_flatten_load, i12 1

]]></Node>
<StgValue><ssdm name="add_ln132"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:12 %br_ln132 = br i1 %icmp_ln132, void %for.inc14, void %for.end16.exitStub

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc14:0 %i_load = load i7 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
for.inc14:3 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %i_load, i32 6

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc14:4 %select_ln132 = select i1 %tmp_1, i7 0, i7 %i_load

]]></Node>
<StgValue><ssdm name="select_ln132"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc14:5 %add_ln132_1 = add i7 %j_7, i7 1

]]></Node>
<StgValue><ssdm name="add_ln132_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc14:6 %lshr_ln133_mid1 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %add_ln132_1, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln133_mid1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="5">
<![CDATA[
for.inc14:7 %zext_ln133_1 = zext i5 %lshr_ln133_mid1

]]></Node>
<StgValue><ssdm name="zext_ln133_1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="7">
<![CDATA[
for.inc14:8 %trunc_ln133_1 = trunc i7 %add_ln132_1

]]></Node>
<StgValue><ssdm name="trunc_ln133_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc14:9 %reg_file_7_0_addr_7 = getelementptr i16 %reg_file_7_0, i64 0, i64 %zext_ln133_1

]]></Node>
<StgValue><ssdm name="reg_file_7_0_addr_7"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="11">
<![CDATA[
for.inc14:10 %reg_file_7_0_load_4 = load i11 %reg_file_7_0_addr_7

]]></Node>
<StgValue><ssdm name="reg_file_7_0_load_4"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc14:11 %reg_file_7_1_addr_7 = getelementptr i16 %reg_file_7_1, i64 0, i64 %zext_ln133_1

]]></Node>
<StgValue><ssdm name="reg_file_7_1_addr_7"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="11">
<![CDATA[
for.inc14:12 %reg_file_7_1_load_4 = load i11 %reg_file_7_1_addr_7

]]></Node>
<StgValue><ssdm name="reg_file_7_1_load_4"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc14:16 %select_ln132_2 = select i1 %tmp_1, i7 %add_ln132_1, i7 %j_7

]]></Node>
<StgValue><ssdm name="select_ln132_2"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc14:19 %lshr_ln5 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln132, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln5"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc14:35 %add_ln134 = add i7 %select_ln132, i7 2

]]></Node>
<StgValue><ssdm name="add_ln134"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc14:36 %store_ln134 = store i12 %add_ln132, i12 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc14:37 %store_ln134 = store i7 %select_ln132_2, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc14:38 %store_ln134 = store i7 %add_ln134, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="53" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="11">
<![CDATA[
for.inc:6 %reg_file_7_0_load = load i11 %reg_file_7_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_7_0_load"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="11">
<![CDATA[
for.inc:8 %reg_file_7_1_load = load i11 %reg_file_7_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_7_1_load"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
for.inc:9 %tmp = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_7_0_load, i16 %reg_file_7_1_load, i1 %trunc_ln133

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="11">
<![CDATA[
for.inc14:10 %reg_file_7_0_load_4 = load i11 %reg_file_7_0_addr_7

]]></Node>
<StgValue><ssdm name="reg_file_7_0_load_4"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="11">
<![CDATA[
for.inc14:12 %reg_file_7_1_load_4 = load i11 %reg_file_7_1_addr_7

]]></Node>
<StgValue><ssdm name="reg_file_7_1_load_4"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
for.inc14:13 %tmp_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_7_0_load_4, i16 %reg_file_7_1_load_4, i1 %trunc_ln133_1

]]></Node>
<StgValue><ssdm name="tmp_mid1"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc14:14 %select_ln132_1 = select i1 %tmp_1, i16 %tmp_mid1, i16 %tmp

]]></Node>
<StgValue><ssdm name="select_ln132_1"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc14:15 %tmp_1_mid2 = hmul i16 %reg_file_0_0_load_read, i16 %select_ln132_1

]]></Node>
<StgValue><ssdm name="tmp_1_mid2"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="61" st_id="3" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc14:15 %tmp_1_mid2 = hmul i16 %reg_file_0_0_load_read, i16 %select_ln132_1

]]></Node>
<StgValue><ssdm name="tmp_1_mid2"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="5">
<![CDATA[
for.inc14:20 %zext_ln138 = zext i5 %lshr_ln5

]]></Node>
<StgValue><ssdm name="zext_ln138"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc14:21 %reg_file_6_0_addr = getelementptr i16 %reg_file_6_0, i64 0, i64 %zext_ln138

]]></Node>
<StgValue><ssdm name="reg_file_6_0_addr"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="11">
<![CDATA[
for.inc14:22 %reg_file_6_0_load = load i11 %reg_file_6_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_6_0_load"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc14:24 %reg_file_4_0_addr = getelementptr i16 %reg_file_4_0, i64 0, i64 %zext_ln138

]]></Node>
<StgValue><ssdm name="reg_file_4_0_addr"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc14:28 %reg_file_6_1_addr = getelementptr i16 %reg_file_6_1, i64 0, i64 %zext_ln138

]]></Node>
<StgValue><ssdm name="reg_file_6_1_addr"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="11">
<![CDATA[
for.inc14:29 %reg_file_6_1_load = load i11 %reg_file_6_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_6_1_load"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc14:31 %reg_file_4_1_addr = getelementptr i16 %reg_file_4_1, i64 0, i64 %zext_ln138

]]></Node>
<StgValue><ssdm name="reg_file_4_1_addr"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="69" st_id="4" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="11">
<![CDATA[
for.inc14:22 %reg_file_6_0_load = load i11 %reg_file_6_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_6_0_load"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc14:23 %mul = hmul i16 %tmp_1_mid2, i16 %reg_file_6_0_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="11">
<![CDATA[
for.inc14:29 %reg_file_6_1_load = load i11 %reg_file_6_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_6_1_load"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc14:30 %mul10_1 = hmul i16 %tmp_1_mid2, i16 %reg_file_6_1_load

]]></Node>
<StgValue><ssdm name="mul10_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="73" st_id="5" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc14:23 %mul = hmul i16 %tmp_1_mid2, i16 %reg_file_6_0_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="11">
<![CDATA[
for.inc14:25 %reg_file_4_0_load = load i11 %reg_file_4_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_4_0_load"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc14:30 %mul10_1 = hmul i16 %tmp_1_mid2, i16 %reg_file_6_1_load

]]></Node>
<StgValue><ssdm name="mul10_1"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="11">
<![CDATA[
for.inc14:32 %reg_file_4_1_load = load i11 %reg_file_4_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_4_1_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="77" st_id="6" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="11">
<![CDATA[
for.inc14:25 %reg_file_4_0_load = load i11 %reg_file_4_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_4_0_load"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc14:26 %add = hadd i16 %reg_file_4_0_load, i16 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="11">
<![CDATA[
for.inc14:32 %reg_file_4_1_load = load i11 %reg_file_4_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_4_1_load"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc14:33 %add_1 = hadd i16 %reg_file_4_1_load, i16 %mul10_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0">
<![CDATA[
for.end16.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="81" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc14:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_132_1_VITIS_LOOP_134_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc14:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc14:17 %specpipeline_ln135 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln135"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc14:18 %specloopname_ln130 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln130"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc14:26 %add = hadd i16 %reg_file_4_0_load, i16 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
for.inc14:27 %store_ln138 = store i16 %add, i11 %reg_file_4_0_addr

]]></Node>
<StgValue><ssdm name="store_ln138"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc14:33 %add_1 = hadd i16 %reg_file_4_1_load, i16 %mul10_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
for.inc14:34 %store_ln138 = store i16 %add_1, i11 %reg_file_4_1_addr

]]></Node>
<StgValue><ssdm name="store_ln138"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
for.inc14:39 %br_ln134 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="111" name="reg_file_7_0" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_7_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="112" name="reg_file_7_1" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_7_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="113" name="reg_file_0_0_load" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="reg_file_0_0_load"/></StgValue>
</port>
<port id="114" name="reg_file_6_1" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_6_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="115" name="reg_file_6_0" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_6_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="116" name="reg_file_4_1" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_4_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="117" name="reg_file_4_0" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_4_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="119" from="StgValue_118" to="i" fromId="118" toId="10">
</dataflow>
<dataflow id="120" from="StgValue_118" to="j" fromId="118" toId="11">
</dataflow>
<dataflow id="121" from="StgValue_118" to="indvar_flatten" fromId="118" toId="12">
</dataflow>
<dataflow id="123" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="122" toId="13">
</dataflow>
<dataflow id="124" from="reg_file_7_1" to="specmemcore_ln0" fromId="112" toId="13">
</dataflow>
<dataflow id="126" from="StgValue_125" to="specmemcore_ln0" fromId="125" toId="13">
</dataflow>
<dataflow id="128" from="StgValue_127" to="specmemcore_ln0" fromId="127" toId="13">
</dataflow>
<dataflow id="130" from="StgValue_129" to="specmemcore_ln0" fromId="129" toId="13">
</dataflow>
<dataflow id="131" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="122" toId="14">
</dataflow>
<dataflow id="132" from="reg_file_7_0" to="specmemcore_ln0" fromId="111" toId="14">
</dataflow>
<dataflow id="133" from="StgValue_125" to="specmemcore_ln0" fromId="125" toId="14">
</dataflow>
<dataflow id="134" from="StgValue_127" to="specmemcore_ln0" fromId="127" toId="14">
</dataflow>
<dataflow id="135" from="StgValue_129" to="specmemcore_ln0" fromId="129" toId="14">
</dataflow>
<dataflow id="136" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="122" toId="15">
</dataflow>
<dataflow id="137" from="reg_file_6_1" to="specmemcore_ln0" fromId="114" toId="15">
</dataflow>
<dataflow id="138" from="StgValue_125" to="specmemcore_ln0" fromId="125" toId="15">
</dataflow>
<dataflow id="139" from="StgValue_127" to="specmemcore_ln0" fromId="127" toId="15">
</dataflow>
<dataflow id="140" from="StgValue_129" to="specmemcore_ln0" fromId="129" toId="15">
</dataflow>
<dataflow id="141" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="122" toId="16">
</dataflow>
<dataflow id="142" from="reg_file_6_0" to="specmemcore_ln0" fromId="115" toId="16">
</dataflow>
<dataflow id="143" from="StgValue_125" to="specmemcore_ln0" fromId="125" toId="16">
</dataflow>
<dataflow id="144" from="StgValue_127" to="specmemcore_ln0" fromId="127" toId="16">
</dataflow>
<dataflow id="145" from="StgValue_129" to="specmemcore_ln0" fromId="129" toId="16">
</dataflow>
<dataflow id="146" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="122" toId="17">
</dataflow>
<dataflow id="147" from="reg_file_4_1" to="specmemcore_ln0" fromId="116" toId="17">
</dataflow>
<dataflow id="148" from="StgValue_125" to="specmemcore_ln0" fromId="125" toId="17">
</dataflow>
<dataflow id="149" from="StgValue_127" to="specmemcore_ln0" fromId="127" toId="17">
</dataflow>
<dataflow id="150" from="StgValue_129" to="specmemcore_ln0" fromId="129" toId="17">
</dataflow>
<dataflow id="151" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="122" toId="18">
</dataflow>
<dataflow id="152" from="reg_file_4_0" to="specmemcore_ln0" fromId="117" toId="18">
</dataflow>
<dataflow id="153" from="StgValue_125" to="specmemcore_ln0" fromId="125" toId="18">
</dataflow>
<dataflow id="154" from="StgValue_127" to="specmemcore_ln0" fromId="127" toId="18">
</dataflow>
<dataflow id="155" from="StgValue_129" to="specmemcore_ln0" fromId="129" toId="18">
</dataflow>
<dataflow id="157" from="_ssdm_op_Read.ap_auto.half" to="reg_file_0_0_load_read" fromId="156" toId="19">
</dataflow>
<dataflow id="158" from="reg_file_0_0_load" to="reg_file_0_0_load_read" fromId="113" toId="19">
</dataflow>
<dataflow id="160" from="StgValue_159" to="store_ln0" fromId="159" toId="20">
</dataflow>
<dataflow id="161" from="indvar_flatten" to="store_ln0" fromId="12" toId="20">
</dataflow>
<dataflow id="163" from="StgValue_162" to="store_ln0" fromId="162" toId="21">
</dataflow>
<dataflow id="164" from="j" to="store_ln0" fromId="11" toId="21">
</dataflow>
<dataflow id="165" from="StgValue_162" to="store_ln0" fromId="162" toId="22">
</dataflow>
<dataflow id="166" from="i" to="store_ln0" fromId="10" toId="22">
</dataflow>
<dataflow id="167" from="j" to="j_7" fromId="11" toId="24">
</dataflow>
<dataflow id="168" from="indvar_flatten" to="indvar_flatten_load" fromId="12" toId="25">
</dataflow>
<dataflow id="170" from="_ssdm_op_PartSelect.i5.i7.i32.i32" to="lshr_ln" fromId="169" toId="26">
</dataflow>
<dataflow id="171" from="j_7" to="lshr_ln" fromId="24" toId="26">
</dataflow>
<dataflow id="172" from="StgValue_118" to="lshr_ln" fromId="118" toId="26">
</dataflow>
<dataflow id="174" from="StgValue_173" to="lshr_ln" fromId="173" toId="26">
</dataflow>
<dataflow id="175" from="lshr_ln" to="zext_ln133" fromId="26" toId="27">
</dataflow>
<dataflow id="176" from="j_7" to="trunc_ln133" fromId="24" toId="28">
</dataflow>
<dataflow id="177" from="reg_file_7_0" to="reg_file_7_0_addr" fromId="111" toId="29">
</dataflow>
<dataflow id="179" from="StgValue_178" to="reg_file_7_0_addr" fromId="178" toId="29">
</dataflow>
<dataflow id="180" from="zext_ln133" to="reg_file_7_0_addr" fromId="27" toId="29">
</dataflow>
<dataflow id="181" from="reg_file_7_0_addr" to="reg_file_7_0_load" fromId="29" toId="30">
</dataflow>
<dataflow id="182" from="reg_file_7_1" to="reg_file_7_1_addr" fromId="112" toId="31">
</dataflow>
<dataflow id="183" from="StgValue_178" to="reg_file_7_1_addr" fromId="178" toId="31">
</dataflow>
<dataflow id="184" from="zext_ln133" to="reg_file_7_1_addr" fromId="27" toId="31">
</dataflow>
<dataflow id="185" from="reg_file_7_1_addr" to="reg_file_7_1_load" fromId="31" toId="32">
</dataflow>
<dataflow id="186" from="indvar_flatten_load" to="icmp_ln132" fromId="25" toId="33">
</dataflow>
<dataflow id="188" from="StgValue_187" to="icmp_ln132" fromId="187" toId="33">
</dataflow>
<dataflow id="189" from="indvar_flatten_load" to="add_ln132" fromId="25" toId="34">
</dataflow>
<dataflow id="191" from="StgValue_190" to="add_ln132" fromId="190" toId="34">
</dataflow>
<dataflow id="192" from="icmp_ln132" to="br_ln132" fromId="33" toId="35">
</dataflow>
<dataflow id="193" from="i" to="i_load" fromId="10" toId="36">
</dataflow>
<dataflow id="195" from="_ssdm_op_BitSelect.i1.i7.i32" to="tmp_1" fromId="194" toId="37">
</dataflow>
<dataflow id="196" from="i_load" to="tmp_1" fromId="36" toId="37">
</dataflow>
<dataflow id="198" from="StgValue_197" to="tmp_1" fromId="197" toId="37">
</dataflow>
<dataflow id="199" from="tmp_1" to="select_ln132" fromId="37" toId="38">
</dataflow>
<dataflow id="200" from="StgValue_162" to="select_ln132" fromId="162" toId="38">
</dataflow>
<dataflow id="201" from="i_load" to="select_ln132" fromId="36" toId="38">
</dataflow>
<dataflow id="202" from="j_7" to="add_ln132_1" fromId="24" toId="39">
</dataflow>
<dataflow id="204" from="StgValue_203" to="add_ln132_1" fromId="203" toId="39">
</dataflow>
<dataflow id="205" from="_ssdm_op_PartSelect.i5.i7.i32.i32" to="lshr_ln133_mid1" fromId="169" toId="40">
</dataflow>
<dataflow id="206" from="add_ln132_1" to="lshr_ln133_mid1" fromId="39" toId="40">
</dataflow>
<dataflow id="207" from="StgValue_118" to="lshr_ln133_mid1" fromId="118" toId="40">
</dataflow>
<dataflow id="208" from="StgValue_173" to="lshr_ln133_mid1" fromId="173" toId="40">
</dataflow>
<dataflow id="209" from="lshr_ln133_mid1" to="zext_ln133_1" fromId="40" toId="41">
</dataflow>
<dataflow id="210" from="add_ln132_1" to="trunc_ln133_1" fromId="39" toId="42">
</dataflow>
<dataflow id="211" from="reg_file_7_0" to="reg_file_7_0_addr_7" fromId="111" toId="43">
</dataflow>
<dataflow id="212" from="StgValue_178" to="reg_file_7_0_addr_7" fromId="178" toId="43">
</dataflow>
<dataflow id="213" from="zext_ln133_1" to="reg_file_7_0_addr_7" fromId="41" toId="43">
</dataflow>
<dataflow id="214" from="reg_file_7_0_addr_7" to="reg_file_7_0_load_4" fromId="43" toId="44">
</dataflow>
<dataflow id="215" from="reg_file_7_1" to="reg_file_7_1_addr_7" fromId="112" toId="45">
</dataflow>
<dataflow id="216" from="StgValue_178" to="reg_file_7_1_addr_7" fromId="178" toId="45">
</dataflow>
<dataflow id="217" from="zext_ln133_1" to="reg_file_7_1_addr_7" fromId="41" toId="45">
</dataflow>
<dataflow id="218" from="reg_file_7_1_addr_7" to="reg_file_7_1_load_4" fromId="45" toId="46">
</dataflow>
<dataflow id="219" from="tmp_1" to="select_ln132_2" fromId="37" toId="47">
</dataflow>
<dataflow id="220" from="add_ln132_1" to="select_ln132_2" fromId="39" toId="47">
</dataflow>
<dataflow id="221" from="j_7" to="select_ln132_2" fromId="24" toId="47">
</dataflow>
<dataflow id="222" from="_ssdm_op_PartSelect.i5.i7.i32.i32" to="lshr_ln5" fromId="169" toId="48">
</dataflow>
<dataflow id="223" from="select_ln132" to="lshr_ln5" fromId="38" toId="48">
</dataflow>
<dataflow id="224" from="StgValue_118" to="lshr_ln5" fromId="118" toId="48">
</dataflow>
<dataflow id="225" from="StgValue_173" to="lshr_ln5" fromId="173" toId="48">
</dataflow>
<dataflow id="226" from="select_ln132" to="add_ln134" fromId="38" toId="49">
</dataflow>
<dataflow id="228" from="StgValue_227" to="add_ln134" fromId="227" toId="49">
</dataflow>
<dataflow id="229" from="add_ln132" to="store_ln134" fromId="34" toId="50">
</dataflow>
<dataflow id="230" from="indvar_flatten" to="store_ln134" fromId="12" toId="50">
</dataflow>
<dataflow id="231" from="select_ln132_2" to="store_ln134" fromId="47" toId="51">
</dataflow>
<dataflow id="232" from="j" to="store_ln134" fromId="11" toId="51">
</dataflow>
<dataflow id="233" from="add_ln134" to="store_ln134" fromId="49" toId="52">
</dataflow>
<dataflow id="234" from="i" to="store_ln134" fromId="10" toId="52">
</dataflow>
<dataflow id="235" from="reg_file_7_0_addr" to="reg_file_7_0_load" fromId="29" toId="53">
</dataflow>
<dataflow id="236" from="reg_file_7_1_addr" to="reg_file_7_1_load" fromId="31" toId="54">
</dataflow>
<dataflow id="238" from="_ssdm_op_Mux.ap_auto.2f16.i1" to="tmp" fromId="237" toId="55">
</dataflow>
<dataflow id="239" from="reg_file_7_0_load" to="tmp" fromId="53" toId="55">
</dataflow>
<dataflow id="240" from="reg_file_7_1_load" to="tmp" fromId="54" toId="55">
</dataflow>
<dataflow id="241" from="trunc_ln133" to="tmp" fromId="28" toId="55">
</dataflow>
<dataflow id="242" from="reg_file_7_0_addr_7" to="reg_file_7_0_load_4" fromId="43" toId="56">
</dataflow>
<dataflow id="243" from="reg_file_7_1_addr_7" to="reg_file_7_1_load_4" fromId="45" toId="57">
</dataflow>
<dataflow id="244" from="_ssdm_op_Mux.ap_auto.2f16.i1" to="tmp_mid1" fromId="237" toId="58">
</dataflow>
<dataflow id="245" from="reg_file_7_0_load_4" to="tmp_mid1" fromId="56" toId="58">
</dataflow>
<dataflow id="246" from="reg_file_7_1_load_4" to="tmp_mid1" fromId="57" toId="58">
</dataflow>
<dataflow id="247" from="trunc_ln133_1" to="tmp_mid1" fromId="42" toId="58">
</dataflow>
<dataflow id="248" from="tmp_1" to="select_ln132_1" fromId="37" toId="59">
</dataflow>
<dataflow id="249" from="tmp_mid1" to="select_ln132_1" fromId="58" toId="59">
</dataflow>
<dataflow id="250" from="tmp" to="select_ln132_1" fromId="55" toId="59">
</dataflow>
<dataflow id="251" from="reg_file_0_0_load_read" to="tmp_1_mid2" fromId="19" toId="60">
</dataflow>
<dataflow id="252" from="select_ln132_1" to="tmp_1_mid2" fromId="59" toId="60">
</dataflow>
<dataflow id="253" from="reg_file_0_0_load_read" to="tmp_1_mid2" fromId="19" toId="61">
</dataflow>
<dataflow id="254" from="select_ln132_1" to="tmp_1_mid2" fromId="59" toId="61">
</dataflow>
<dataflow id="255" from="lshr_ln5" to="zext_ln138" fromId="48" toId="62">
</dataflow>
<dataflow id="256" from="reg_file_6_0" to="reg_file_6_0_addr" fromId="115" toId="63">
</dataflow>
<dataflow id="257" from="StgValue_178" to="reg_file_6_0_addr" fromId="178" toId="63">
</dataflow>
<dataflow id="258" from="zext_ln138" to="reg_file_6_0_addr" fromId="62" toId="63">
</dataflow>
<dataflow id="259" from="reg_file_6_0_addr" to="reg_file_6_0_load" fromId="63" toId="64">
</dataflow>
<dataflow id="260" from="reg_file_4_0" to="reg_file_4_0_addr" fromId="117" toId="65">
</dataflow>
<dataflow id="261" from="StgValue_178" to="reg_file_4_0_addr" fromId="178" toId="65">
</dataflow>
<dataflow id="262" from="zext_ln138" to="reg_file_4_0_addr" fromId="62" toId="65">
</dataflow>
<dataflow id="263" from="reg_file_6_1" to="reg_file_6_1_addr" fromId="114" toId="66">
</dataflow>
<dataflow id="264" from="StgValue_178" to="reg_file_6_1_addr" fromId="178" toId="66">
</dataflow>
<dataflow id="265" from="zext_ln138" to="reg_file_6_1_addr" fromId="62" toId="66">
</dataflow>
<dataflow id="266" from="reg_file_6_1_addr" to="reg_file_6_1_load" fromId="66" toId="67">
</dataflow>
<dataflow id="267" from="reg_file_4_1" to="reg_file_4_1_addr" fromId="116" toId="68">
</dataflow>
<dataflow id="268" from="StgValue_178" to="reg_file_4_1_addr" fromId="178" toId="68">
</dataflow>
<dataflow id="269" from="zext_ln138" to="reg_file_4_1_addr" fromId="62" toId="68">
</dataflow>
<dataflow id="270" from="reg_file_6_0_addr" to="reg_file_6_0_load" fromId="63" toId="69">
</dataflow>
<dataflow id="271" from="tmp_1_mid2" to="mul" fromId="61" toId="70">
</dataflow>
<dataflow id="272" from="reg_file_6_0_load" to="mul" fromId="69" toId="70">
</dataflow>
<dataflow id="273" from="reg_file_6_1_addr" to="reg_file_6_1_load" fromId="66" toId="71">
</dataflow>
<dataflow id="274" from="tmp_1_mid2" to="mul10_1" fromId="61" toId="72">
</dataflow>
<dataflow id="275" from="reg_file_6_1_load" to="mul10_1" fromId="71" toId="72">
</dataflow>
<dataflow id="276" from="tmp_1_mid2" to="mul" fromId="61" toId="73">
</dataflow>
<dataflow id="277" from="reg_file_6_0_load" to="mul" fromId="69" toId="73">
</dataflow>
<dataflow id="278" from="reg_file_4_0_addr" to="reg_file_4_0_load" fromId="65" toId="74">
</dataflow>
<dataflow id="279" from="tmp_1_mid2" to="mul10_1" fromId="61" toId="75">
</dataflow>
<dataflow id="280" from="reg_file_6_1_load" to="mul10_1" fromId="71" toId="75">
</dataflow>
<dataflow id="281" from="reg_file_4_1_addr" to="reg_file_4_1_load" fromId="68" toId="76">
</dataflow>
<dataflow id="282" from="reg_file_4_0_addr" to="reg_file_4_0_load" fromId="65" toId="77">
</dataflow>
<dataflow id="283" from="reg_file_4_0_load" to="add" fromId="77" toId="78">
</dataflow>
<dataflow id="284" from="mul" to="add" fromId="73" toId="78">
</dataflow>
<dataflow id="285" from="reg_file_4_1_addr" to="reg_file_4_1_load" fromId="68" toId="79">
</dataflow>
<dataflow id="286" from="reg_file_4_1_load" to="add_1" fromId="79" toId="80">
</dataflow>
<dataflow id="287" from="mul10_1" to="add_1" fromId="75" toId="80">
</dataflow>
<dataflow id="289" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="288" toId="81">
</dataflow>
<dataflow id="291" from="VITIS_LOOP_132_1_VITIS_LOOP_134_2_str" to="specloopname_ln0" fromId="290" toId="81">
</dataflow>
<dataflow id="293" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="292" toId="82">
</dataflow>
<dataflow id="295" from="StgValue_294" to="empty" fromId="294" toId="82">
</dataflow>
<dataflow id="296" from="StgValue_294" to="empty" fromId="294" toId="82">
</dataflow>
<dataflow id="297" from="StgValue_294" to="empty" fromId="294" toId="82">
</dataflow>
<dataflow id="299" from="_ssdm_op_SpecPipeline" to="specpipeline_ln135" fromId="298" toId="83">
</dataflow>
<dataflow id="300" from="StgValue_118" to="specpipeline_ln135" fromId="118" toId="83">
</dataflow>
<dataflow id="302" from="StgValue_301" to="specpipeline_ln135" fromId="301" toId="83">
</dataflow>
<dataflow id="303" from="StgValue_301" to="specpipeline_ln135" fromId="301" toId="83">
</dataflow>
<dataflow id="304" from="StgValue_301" to="specpipeline_ln135" fromId="301" toId="83">
</dataflow>
<dataflow id="306" from="empty_0" to="specpipeline_ln135" fromId="305" toId="83">
</dataflow>
<dataflow id="307" from="_ssdm_op_SpecLoopName" to="specloopname_ln130" fromId="288" toId="84">
</dataflow>
<dataflow id="309" from="empty_11" to="specloopname_ln130" fromId="308" toId="84">
</dataflow>
<dataflow id="310" from="reg_file_4_0_load" to="add" fromId="77" toId="85">
</dataflow>
<dataflow id="311" from="mul" to="add" fromId="73" toId="85">
</dataflow>
<dataflow id="312" from="add" to="store_ln138" fromId="85" toId="86">
</dataflow>
<dataflow id="313" from="reg_file_4_0_addr" to="store_ln138" fromId="65" toId="86">
</dataflow>
<dataflow id="314" from="reg_file_4_1_load" to="add_1" fromId="79" toId="87">
</dataflow>
<dataflow id="315" from="mul10_1" to="add_1" fromId="75" toId="87">
</dataflow>
<dataflow id="316" from="add_1" to="store_ln138" fromId="87" toId="88">
</dataflow>
<dataflow id="317" from="reg_file_4_1_addr" to="store_ln138" fromId="68" toId="88">
</dataflow>
<dataflow id="318" from="icmp_ln132" to="StgValue_2" fromId="33" toId="2">
</dataflow>
<dataflow id="319" from="tmp_1" to="StgValue_3" fromId="37" toId="3">
</dataflow>
<dataflow id="320" from="icmp_ln132" to="StgValue_3" fromId="33" toId="3">
</dataflow>
<dataflow id="321" from="icmp_ln132" to="StgValue_7" fromId="33" toId="7">
</dataflow>
</dataflows>


</stg>
