
---------- Begin Simulation Statistics ----------
final_tick                               109077593355001                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                7193344                       # Simulator instruction rate (inst/s)
host_mem_usage                                1672180                       # Number of bytes of host memory used
host_op_rate                                  7395043                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3449.84                       # Real time elapsed on the host
host_tick_rate                              166406531                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                 24815870209                       # Number of instructions simulated
sim_ops                                   25511700729                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.574076                       # Number of seconds simulated
sim_ticks                                574075583501                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numExitSignal                           0                       # exits due to signal delivery
system.cpu0.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu0.numHypercalls                           0                       # number of hypercalls
system.cpu0.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu0.numInterrupts                           0                       # number of interrupts delivered
system.cpu0.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu0.numVMExits                              0                       # total number of KVM exits
system.cpu0.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numExitSignal                           0                       # exits due to signal delivery
system.cpu1.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu1.numHypercalls                           0                       # number of hypercalls
system.cpu1.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu1.numInterrupts                           0                       # number of interrupts delivered
system.cpu1.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu1.numVMExits                              0                       # total number of KVM exits
system.cpu1.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numExitSignal                           0                       # exits due to signal delivery
system.cpu2.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu2.numHypercalls                           0                       # number of hypercalls
system.cpu2.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu2.numInterrupts                           0                       # number of interrupts delivered
system.cpu2.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu2.numVMExits                              0                       # total number of KVM exits
system.cpu2.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numExitSignal                           0                       # exits due to signal delivery
system.cpu3.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu3.numHypercalls                           0                       # number of hypercalls
system.cpu3.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu3.numInterrupts                           0                       # number of interrupts delivered
system.cpu3.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu3.numVMExits                              0                       # total number of KVM exits
system.cpu3.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.pc.south_bridge.ide.disks.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_bytes       217088                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_full_pages           53                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs           53                       # Number of DMA write transactions.
system.ruby.DMA_Controller.I.allocI_load |           5    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.allocI_load::total            5                      
system.ruby.DMA_Controller.I.allocI_store |        3392    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.allocI_store::total         3392                      
system.ruby.DMA_Controller.I.deallocfwdfrom_in |        2373    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.deallocfwdfrom_in::total         2373                      
system.ruby.DMA_Controller.M.allocTBE    |        2371    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.allocTBE::total         2371                      
system.ruby.DMA_Controller.M.externalstoreMrespfrom_in |        3392    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.externalstoreMrespfrom_in::total         3392                      
system.ruby.DMA_Controller.M_evict.Stallmandatory_in |      129311    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M_evict.Stallmandatory_in::total       129311                      
system.ruby.DMA_Controller.S.SloadSEvent |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.SloadSEvent::total            2                      
system.ruby.DMA_Controller.S.allocTBE    |           6    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.allocTBE::total            6                      
system.ruby.DMA_Controller.S.deallocTBE  |           4    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.deallocTBE::total            4                      
system.ruby.DMA_Controller.S.externalloadSrespfrom_in |           5    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.externalloadSrespfrom_in::total            5                      
system.ruby.DMA_Controller.S_evict.Stallmandatory_in |          72    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S_evict.Stallmandatory_in::total           72                      
system.ruby.DMA_Controller.SloadSEvent   |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.SloadSEvent::total            2                      
system.ruby.DMA_Controller.Stallmandatory_in |      129383    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Stallmandatory_in::total       129383                      
system.ruby.DMA_Controller.allocI_load   |           5    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocI_load::total            5                      
system.ruby.DMA_Controller.allocI_store  |        3392    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocI_store::total         3392                      
system.ruby.DMA_Controller.allocTBE      |        2377    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocTBE::total         2377                      
system.ruby.DMA_Controller.deallocTBE    |           4    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.deallocTBE::total            4                      
system.ruby.DMA_Controller.deallocfwdfrom_in |        2373    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.deallocfwdfrom_in::total         2373                      
system.ruby.DMA_Controller.externalloadSrespfrom_in |           5    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalloadSrespfrom_in::total            5                      
system.ruby.DMA_Controller.externalstoreMrespfrom_in |        3392    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalstoreMrespfrom_in::total         3392                      
system.ruby.Directory_Controller.I.allocTBE |      367919     25.69%     25.69% |      361583     25.24%     50.93% |      348386     24.32%     75.25% |      354455     24.75%    100.00%
system.ruby.Directory_Controller.I.allocTBE::total      1432343                      
system.ruby.Directory_Controller.I.deallocTBE |      366959     25.69%     25.69% |      360636     25.24%     50.93% |      347452     24.32%     75.25% |      353555     24.75%    100.00%
system.ruby.Directory_Controller.I.deallocTBE::total      1428602                      
system.ruby.Directory_Controller.I_GetSL1C1_0.Stallreqto_in |         157     17.03%     17.03% |         237     25.70%     42.73% |         252     27.33%     70.07% |         276     29.93%    100.00%
system.ruby.Directory_Controller.I_GetSL1C1_0.Stallreqto_in::total          922                      
system.ruby.Directory_Controller.M.allocTBE |       54217     26.12%     26.12% |       48421     23.33%     49.46% |       52248     25.18%     74.63% |       52649     25.37%    100.00%
system.ruby.Directory_Controller.M.allocTBE::total       207535                      
system.ruby.Directory_Controller.M.deallocTBE |       54600     26.12%     26.12% |       48800     23.34%     49.46% |       52630     25.17%     74.63% |       53033     25.37%    100.00%
system.ruby.Directory_Controller.M.deallocTBE::total       209063                      
system.ruby.Directory_Controller.M_GetS.Progress |        1426     36.75%     36.75% |         837     21.57%     58.32% |         797     20.54%     78.87% |         820     21.13%    100.00%
system.ruby.Directory_Controller.M_GetS.Progress::total         3880                      
system.ruby.Directory_Controller.M_GetS.Stallreqto_in |           2      6.90%      6.90% |           5     17.24%     24.14% |          16     55.17%     79.31% |           6     20.69%    100.00%
system.ruby.Directory_Controller.M_GetS.Stallreqto_in::total           29                      
system.ruby.Directory_Controller.M_GetS_WBL1C1_0.Stallreqto_in |          13      6.99%      6.99% |          89     47.85%     54.84% |          42     22.58%     77.42% |          42     22.58%    100.00%
system.ruby.Directory_Controller.M_GetS_WBL1C1_0.Stallreqto_in::total          186                      
system.ruby.Directory_Controller.Progress |        1426     36.75%     36.75% |         837     21.57%     58.32% |         797     20.54%     78.87% |         820     21.13%    100.00%
system.ruby.Directory_Controller.Progress::total         3880                      
system.ruby.Directory_Controller.S.allocTBE |      648946     25.41%     25.41% |      666566     26.10%     51.50% |      609824     23.87%     75.37% |      629044     24.63%    100.00%
system.ruby.Directory_Controller.S.allocTBE::total      2554380                      
system.ruby.Directory_Controller.S.deallocTBE |      649523     25.41%     25.41% |      667134     26.09%     51.50% |      610376     23.87%     75.38% |      629560     24.62%    100.00%
system.ruby.Directory_Controller.S.deallocTBE::total      2556593                      
system.ruby.Directory_Controller.S_GetML1C1_0.Stallreqto_in |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           4    100.00%    100.00%
system.ruby.Directory_Controller.S_GetML1C1_0.Stallreqto_in::total            4                      
system.ruby.Directory_Controller.S_GetML1C1_1.Stallreqto_in |           0      0.00%      0.00% |           0      0.00%      0.00% |           4    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.S_GetML1C1_1.Stallreqto_in::total            4                      
system.ruby.Directory_Controller.S_GetSL1C1_0.Stallreqto_in |          84     28.67%     28.67% |          66     22.53%     51.19% |          59     20.14%     71.33% |          84     28.67%    100.00%
system.ruby.Directory_Controller.S_GetSL1C1_0.Stallreqto_in::total          293                      
system.ruby.Directory_Controller.Stallreqto_in |         256     17.80%     17.80% |         397     27.61%     45.41% |         373     25.94%     71.35% |         412     28.65%    100.00%
system.ruby.Directory_Controller.Stallreqto_in::total         1438                      
system.ruby.Directory_Controller.allocTBE |     1071082     25.54%     25.54% |     1076570     25.67%     51.20% |     1010458     24.09%     75.30% |     1036148     24.70%    100.00%
system.ruby.Directory_Controller.allocTBE::total      4194258                      
system.ruby.Directory_Controller.deallocTBE |     1071082     25.54%     25.54% |     1076570     25.67%     51.20% |     1010458     24.09%     75.30% |     1036148     24.70%    100.00%
system.ruby.Directory_Controller.deallocTBE::total      4194258                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples   1536475779                      
system.ruby.IFETCH.hit_latency_hist_seqr |  1536475779    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total   1536475779                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples   1537086213                      
system.ruby.IFETCH.latency_hist_seqr     |  1537086213    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total   1537086213                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples       610434                      
system.ruby.IFETCH.miss_latency_hist_seqr |      610434    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total       610434                      
system.ruby.L1Cache_Controller.I.allocI_load |      535830     27.73%     27.73% |      442046     22.88%     50.61% |      483810     25.04%     75.66% |      470306     24.34%    100.00%
system.ruby.L1Cache_Controller.I.allocI_load::total      1931992                      
system.ruby.L1Cache_Controller.I.allocI_store |       33240     25.35%     25.35% |       24169     18.43%     43.79% |       32656     24.91%     68.70% |       41039     31.30%    100.00%
system.ruby.L1Cache_Controller.I.allocI_store::total       131104                      
system.ruby.L1Cache_Controller.I.deallocfwdfrom_in |      568054     27.59%     27.59% |      465201     22.59%     50.18% |      515444     25.03%     75.22% |      510326     24.78%    100.00%
system.ruby.L1Cache_Controller.I.deallocfwdfrom_in::total      2059025                      
system.ruby.L1Cache_Controller.I_store.Progress |        1917     96.62%     96.62% |          25      1.26%     97.88% |          34      1.71%     99.60% |           8      0.40%    100.00%
system.ruby.L1Cache_Controller.I_store.Progress::total         1984                      
system.ruby.L1Cache_Controller.I_store.Stallfwdfrom_in |           2     50.00%     50.00% |           2     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I_store.Stallfwdfrom_in::total            4                      
system.ruby.L1Cache_Controller.M.MloadMEvent |    63362161     23.35%     23.35% |    67126292     24.74%     48.09% |    70747351     26.07%     74.16% |    70124295     25.84%    100.00%
system.ruby.L1Cache_Controller.M.MloadMEvent::total    271360099                      
system.ruby.L1Cache_Controller.M.MstoreMEvent |    28612781     25.35%     25.35% |    27832494     24.66%     50.01% |    27733515     24.57%     74.58% |    28684651     25.42%    100.00%
system.ruby.L1Cache_Controller.M.MstoreMEvent::total    112863441                      
system.ruby.L1Cache_Controller.M.allocTBE |       61499     29.98%     29.98% |       40519     19.75%     49.73% |       52200     25.44%     75.17% |       50946     24.83%    100.00%
system.ruby.L1Cache_Controller.M.allocTBE::total       205164                      
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in |       61610     29.96%     29.96% |       40655     19.77%     49.72% |       52335     25.45%     75.17% |       51071     24.83%    100.00%
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in::total       205671                      
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in |          75     37.50%     37.50% |          37     18.50%     56.00% |          68     34.00%     90.00% |          20     10.00%    100.00%
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in::total          200                      
system.ruby.L1Cache_Controller.MloadMEvent |    63362161     23.35%     23.35% |    67126292     24.74%     48.09% |    70747351     26.07%     74.16% |    70124295     25.84%    100.00%
system.ruby.L1Cache_Controller.MloadMEvent::total    271360099                      
system.ruby.L1Cache_Controller.MstoreMEvent |    28612781     25.35%     25.35% |    27832494     24.66%     50.01% |    27733515     24.57%     74.58% |    28684651     25.42%    100.00%
system.ruby.L1Cache_Controller.MstoreMEvent::total    112863441                      
system.ruby.L1Cache_Controller.Progress  |       34933     42.67%     42.67% |       16773     20.49%     63.16% |       19955     24.38%     87.54% |       10202     12.46%    100.00%
system.ruby.L1Cache_Controller.Progress::total        81863                      
system.ruby.L1Cache_Controller.S.SloadSEvent |   413873591     26.13%     26.13% |   388378753     24.52%     50.65% |   389128019     24.57%     75.21% |   392617794     24.79%    100.00%
system.ruby.L1Cache_Controller.S.SloadSEvent::total   1583998157                      
system.ruby.L1Cache_Controller.S.allocTBE |      538029     27.84%     27.84% |      441428     22.84%     50.69% |      483258     25.01%     75.70% |      469589     24.30%    100.00%
system.ruby.L1Cache_Controller.S.allocTBE::total      1932304                      
system.ruby.L1Cache_Controller.S.deallocTBE |        3104     80.08%     80.08% |         260      6.71%     86.79% |         335      8.64%     95.43% |         177      4.57%    100.00%
system.ruby.L1Cache_Controller.S.deallocTBE::total         3876                      
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in |      535830     27.73%     27.73% |      442046     22.88%     50.61% |      483810     25.04%     75.66% |      470306     24.34%    100.00%
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in::total      1931992                      
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in |         528     76.63%     76.63% |          49      7.11%     83.74% |          95     13.79%     97.53% |          17      2.47%    100.00%
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in::total          689                      
system.ruby.L1Cache_Controller.S_store.Progress |       33016     41.33%     41.33% |       16748     20.97%     62.30% |       19921     24.94%     87.24% |       10194     12.76%    100.00%
system.ruby.L1Cache_Controller.S_store.Progress::total        79879                      
system.ruby.L1Cache_Controller.S_store.Stallfwdfrom_in |           3     60.00%     60.00% |           2     40.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S_store.Stallfwdfrom_in::total            5                      
system.ruby.L1Cache_Controller.SloadSEvent |   413873591     26.13%     26.13% |   388378753     24.52%     50.65% |   389128019     24.57%     75.21% |   392617794     24.79%    100.00%
system.ruby.L1Cache_Controller.SloadSEvent::total   1583998157                      
system.ruby.L1Cache_Controller.Stallfwdfrom_in |           5     55.56%     55.56% |           4     44.44%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Stallfwdfrom_in::total            9                      
system.ruby.L1Cache_Controller.Stallmandatory_in |         603     67.83%     67.83% |          86      9.67%     77.50% |         163     18.34%     95.84% |          37      4.16%    100.00%
system.ruby.L1Cache_Controller.Stallmandatory_in::total          889                      
system.ruby.L1Cache_Controller.allocI_load |      535830     27.73%     27.73% |      442046     22.88%     50.61% |      483810     25.04%     75.66% |      470306     24.34%    100.00%
system.ruby.L1Cache_Controller.allocI_load::total      1931992                      
system.ruby.L1Cache_Controller.allocI_store |       33240     25.35%     25.35% |       24169     18.43%     43.79% |       32656     24.91%     68.70% |       41039     31.30%    100.00%
system.ruby.L1Cache_Controller.allocI_store::total       131104                      
system.ruby.L1Cache_Controller.allocTBE  |      599528     28.05%     28.05% |      481947     22.55%     50.60% |      535458     25.05%     75.65% |      520535     24.35%    100.00%
system.ruby.L1Cache_Controller.allocTBE::total      2137468                      
system.ruby.L1Cache_Controller.deallocTBE |        3104     80.08%     80.08% |         260      6.71%     86.79% |         335      8.64%     95.43% |         177      4.57%    100.00%
system.ruby.L1Cache_Controller.deallocTBE::total         3876                      
system.ruby.L1Cache_Controller.deallocfwdfrom_in |      568054     27.59%     27.59% |      465201     22.59%     50.18% |      515444     25.03%     75.22% |      510326     24.78%    100.00%
system.ruby.L1Cache_Controller.deallocfwdfrom_in::total      2059025                      
system.ruby.L1Cache_Controller.externalloadSrespfrom_in |      535830     27.73%     27.73% |      442046     22.88%     50.61% |      483810     25.04%     75.66% |      470306     24.34%    100.00%
system.ruby.L1Cache_Controller.externalloadSrespfrom_in::total      1931992                      
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in |       61610     29.96%     29.96% |       40655     19.77%     49.72% |       52335     25.45%     75.17% |       51071     24.83%    100.00%
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in::total       205671                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples    318882477                      
system.ruby.LD.hit_latency_hist_seqr     |   318882477    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total    318882477                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples    320204035                      
system.ruby.LD.latency_hist_seqr         |   320204035    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total     320204035                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples      1321558                      
system.ruby.LD.miss_latency_hist_seqr    |     1321558    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total      1321558                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples        20046                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |       20046    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total        20046                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples        25284                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |       25284    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total        25284                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples         5238                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |        5238    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total         5238                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples        25284                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |       25284    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total        25284                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples        25284                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |       25284    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total        25284                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples      1979466                      
system.ruby.RMW_Read.hit_latency_hist_seqr |     1979466    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total      1979466                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples      1996648                      
system.ruby.RMW_Read.latency_hist_seqr   |     1996648    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total      1996648                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples        17182                      
system.ruby.RMW_Read.miss_latency_hist_seqr |       17182    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total        17182                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples    110838645                      
system.ruby.ST.hit_latency_hist_seqr     |   110838645    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total    110838645                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples    111021896                      
system.ruby.ST.latency_hist_seqr         |   111021896    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total     111021896                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples       183251                      
system.ruby.ST.miss_latency_hist_seqr    |      183251    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total       183251                      
system.ruby.dir_cntrl0.fwdFrom.avg_buf_msgs     0.002755                       # Average number of messages in buffer
system.ruby.dir_cntrl0.fwdFrom.avg_stall_time  2999.924217                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.reqTo.avg_buf_msgs     0.000935                       # Average number of messages in buffer
system.ruby.dir_cntrl0.reqTo.avg_stall_time  4282.527305                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToMemory.avg_buf_msgs     0.000522                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToMemory.avg_stall_time   499.999995                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respFrom.avg_buf_msgs     0.002875                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respFrom.avg_stall_time  3001.645418                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respTo.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respTo.avg_stall_time 23644.505708                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.000522                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.999922                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.fwdFrom.avg_buf_msgs     0.002770                       # Average number of messages in buffer
system.ruby.dir_cntrl1.fwdFrom.avg_stall_time  2999.911263                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.reqTo.avg_buf_msgs     0.000941                       # Average number of messages in buffer
system.ruby.dir_cntrl1.reqTo.avg_stall_time  4340.782001                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.requestToMemory.avg_buf_msgs     0.000519                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToMemory.avg_stall_time   499.999903                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respFrom.avg_buf_msgs     0.002889                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respFrom.avg_stall_time  3001.960922                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respTo.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respTo.avg_stall_time 24588.491809                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.000519                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   499.999830                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.fwdFrom.avg_buf_msgs     0.002591                       # Average number of messages in buffer
system.ruby.dir_cntrl2.fwdFrom.avg_stall_time  2999.950582                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.reqTo.avg_buf_msgs     0.000883                       # Average number of messages in buffer
system.ruby.dir_cntrl2.reqTo.avg_stall_time  4324.112020                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.requestToMemory.avg_buf_msgs     0.000494                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToMemory.avg_stall_time   499.999903                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respFrom.avg_buf_msgs     0.002723                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respFrom.avg_stall_time  3002.003491                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respTo.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respTo.avg_stall_time 24600.710330                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.000494                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time   499.999830                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.fwdFrom.avg_buf_msgs     0.002657                       # Average number of messages in buffer
system.ruby.dir_cntrl3.fwdFrom.avg_stall_time  2999.960130                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.reqTo.avg_buf_msgs     0.000906                       # Average number of messages in buffer
system.ruby.dir_cntrl3.reqTo.avg_stall_time  4406.877656                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.requestToMemory.avg_buf_msgs     0.000506                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToMemory.avg_stall_time   499.999995                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respFrom.avg_buf_msgs     0.002793                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respFrom.avg_stall_time  3002.778575                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respTo.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respTo.avg_stall_time 25540.502869                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.000506                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time   499.999922                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dma_cntrl0.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.dma_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.dma_cntrl0.fully_busy_cycles        22626                       # cycles for which number of transistions == max transitions
system.ruby.dma_cntrl0.fwdFrom.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.dma_cntrl0.fwdFrom.avg_stall_time  3630.407366                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.mandatoryQueue.avg_buf_msgs     0.001332                       # Average number of messages in buffer
system.ruby.dma_cntrl0.mandatoryQueue.avg_stall_time 411392.426634                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.reqTo.avg_buf_msgs     0.002421                       # Average number of messages in buffer
system.ruby.dma_cntrl0.reqTo.avg_stall_time 16178.033298                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.respFrom.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.dma_cntrl0.respFrom.avg_stall_time 74233.252714                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.respTo.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dma_cntrl0.respTo.avg_stall_time   659.640420                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples   1968221697                      
system.ruby.hit_latency_hist_seqr        |  1968221697    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total   1968221697                      
system.ruby.io_controller.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.io_controller.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.io_controller.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl0.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.fwdFrom.avg_buf_msgs     0.000498                       # Average number of messages in buffer
system.ruby.l1_cntrl0.fwdFrom.avg_stall_time  6490.612899                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.452713                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time  1117.177305                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.reqTo.avg_buf_msgs     0.001015                       # Average number of messages in buffer
system.ruby.l1_cntrl0.reqTo.avg_stall_time   499.999999                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respFrom.avg_buf_msgs     0.000526                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respFrom.avg_stall_time 16535.386183                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respTo.avg_buf_msgs     0.000008                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respTo.avg_stall_time   971.476832                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl1.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl1.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl1.fwdFrom.avg_buf_msgs     0.998397                       # Average number of messages in buffer
system.ruby.l1_cntrl1.fwdFrom.avg_stall_time  6503.767721                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.430758                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time  1016.239855                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.reqTo.avg_buf_msgs     0.000824                       # Average number of messages in buffer
system.ruby.l1_cntrl1.reqTo.avg_stall_time   499.999999                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respFrom.avg_buf_msgs     0.000421                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respFrom.avg_stall_time 16640.629829                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respTo.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respTo.avg_stall_time   513.746041                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl2.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl2.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl2.fully_busy_cycles             2                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl2.fwdFrom.avg_buf_msgs     0.000449                       # Average number of messages in buffer
system.ruby.l1_cntrl2.fwdFrom.avg_stall_time  6496.577792                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.435705                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time  1072.497406                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.reqTo.avg_buf_msgs     0.000913                       # Average number of messages in buffer
system.ruby.l1_cntrl2.reqTo.avg_stall_time   500.000111                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respFrom.avg_buf_msgs     0.000467                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respFrom.avg_stall_time 16451.006036                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respTo.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respTo.avg_stall_time   509.072481                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl3.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl3.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl3.fully_busy_cycles             2                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl3.fwdFrom.avg_buf_msgs     0.000445                       # Average number of messages in buffer
system.ruby.l1_cntrl3.fwdFrom.avg_stall_time  6550.470355                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.438894                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time  1056.780797                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.reqTo.avg_buf_msgs     0.000896                       # Average number of messages in buffer
system.ruby.l1_cntrl3.reqTo.avg_stall_time   499.752771                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respFrom.avg_buf_msgs     0.000454                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respFrom.avg_stall_time 16496.648109                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respTo.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respTo.avg_stall_time   508.368584                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples     1970359360                      
system.ruby.latency_hist_seqr            |  1970359360    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total       1970359360                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples      2137663                      
system.ruby.miss_latency_hist_seqr       |     2137663    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total      2137663                      
system.ruby.network.average_flit_latency    16.834233                      
system.ruby.network.average_flit_network_latency    11.771803                      
system.ruby.network.average_flit_queueing_latency     5.062431                      
system.ruby.network.average_flit_vnet_latency |   15.225904                       |    5.004756                       |    7.157935                       |         nan                       |         nan                       |         nan                       |         nan                       |         nan                      
system.ruby.network.average_flit_vqueue_latency |    6.041057                       |    6.000000                       |    2.577247                       |         nan                       |         nan                       |         nan                       |         nan                       |         nan                      
system.ruby.network.average_hops             1.001165                      
system.ruby.network.average_packet_latency    14.504021                      
system.ruby.network.average_packet_network_latency    10.660303                      
system.ruby.network.average_packet_queueing_latency     3.843718                      
system.ruby.network.average_packet_vnet_latency |   25.168051                       |    5.004756                       |    6.000652                       |         nan                       |         nan                       |         nan                       |         nan                       |         nan                      
system.ruby.network.average_packet_vqueue_latency |    6.027389                       |    6.000000                       |    1.661425                       |         nan                       |         nan                       |         nan                       |         nan                       |         nan                      
system.ruby.network.avg_link_utilization     0.046534                      
system.ruby.network.avg_vc_load          |    0.020989     45.10%     45.10% |    0.002375      5.10%     50.21% |    0.002344      5.04%     55.25% |    0.002341      5.03%     60.28% |    0.004046      8.69%     68.97% |    0.000451      0.97%     69.94% |    0.000450      0.97%     70.91% |    0.000450      0.97%     71.87% |    0.009796     21.05%     92.93% |    0.001111      2.39%     95.31% |    0.001090      2.34%     97.66% |    0.001091      2.34%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.avg_vc_load::total       0.046534                      
system.ruby.network.ext_in_link_utilization     17802520                      
system.ruby.network.ext_out_link_utilization     17802520                      
system.ruby.network.flit_network_latency |   163404308                       |    10336222                       |    35827226                       |           0                       |           0                       |           0                       |           0                       |           0                      
system.ruby.network.flit_queueing_latency |    64832584                       |    12391681                       |    12899756                       |           0                       |           0                       |           0                       |           0                       |           0                      
system.ruby.network.flits_injected       |    10731994     60.28%     60.28% |     2065280     11.60%     71.88% |     5005246     28.12%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.flits_injected::total     17802520                      
system.ruby.network.flits_received       |    10731994     60.28%     60.28% |     2065280     11.60%     71.88% |     5005246     28.12%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.flits_received::total     17802520                      
system.ruby.network.int_link_utilization     17823257                      
system.ruby.network.packet_network_latency |    54167534                       |    10336222                       |    25168282                       |           0                       |           0                       |           0                       |           0                       |           0                      
system.ruby.network.packet_queueing_latency |    12972352                       |    12391681                       |     6968444                       |           0                       |           0                       |           0                       |           0                       |           0                      
system.ruby.network.packets_injected     |     2152234     25.59%     25.59% |     2065280     24.55%     50.14% |     4194258     49.86%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.packets_injected::total      8411772                      
system.ruby.network.packets_received     |     2152234     25.59%     25.59% |     2065280     24.55%     50.14% |     4194258     49.86%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.packets_received::total      8411772                      
system.ruby.network.routers0.buffer_reads      9354681                      
system.ruby.network.routers0.buffer_writes      9354681                      
system.ruby.network.routers0.crossbar_activity      9354681                      
system.ruby.network.routers0.sw_input_arbiter_activity      9364718                      
system.ruby.network.routers0.sw_output_arbiter_activity      9354681                      
system.ruby.network.routers1.buffer_reads      8672995                      
system.ruby.network.routers1.buffer_writes      8672995                      
system.ruby.network.routers1.crossbar_activity      8672995                      
system.ruby.network.routers1.sw_input_arbiter_activity      8675805                      
system.ruby.network.routers1.sw_output_arbiter_activity      8672995                      
system.ruby.network.routers2.buffer_reads      8878615                      
system.ruby.network.routers2.buffer_writes      8878615                      
system.ruby.network.routers2.crossbar_activity      8878615                      
system.ruby.network.routers2.sw_input_arbiter_activity      8882695                      
system.ruby.network.routers2.sw_output_arbiter_activity      8878615                      
system.ruby.network.routers3.buffer_reads      8719486                      
system.ruby.network.routers3.buffer_writes      8719486                      
system.ruby.network.routers3.crossbar_activity      8719486                      
system.ruby.network.routers3.sw_input_arbiter_activity      8722650                      
system.ruby.network.routers3.sw_output_arbiter_activity      8719486                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples   1970359360                      
system.ruby.outstanding_req_hist_seqr::mean     1.002476                      
system.ruby.outstanding_req_hist_seqr::gmean     1.001717                      
system.ruby.outstanding_req_hist_seqr::stdev     0.049693                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |  1965481729     99.75%     99.75% |     4877631      0.25%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total   1970359360                      
system.switch_cpus0.Branches                  3541875                       # Number of branches fetched
system.switch_cpus0.committedInsts          262305170                       # Number of instructions committed
system.switch_cpus0.committedOps            441873339                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.rdAccesses           83162019                       # TLB accesses on read requests
system.switch_cpus0.dtb.rdMisses                65619                       # TLB misses on read requests
system.switch_cpus0.dtb.wrAccesses           28127671                       # TLB accesses on write requests
system.switch_cpus0.dtb.wrMisses                 3676                       # TLB misses on write requests
system.switch_cpus0.idle_fraction            0.053054                       # Percentage of idle cycles
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrAccesses          394942754                       # TLB accesses on write requests
system.switch_cpus0.itb.wrMisses                 3274                       # TLB misses on write requests
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.not_idle_fraction        0.946946                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles              1146632756                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      1085799105.033922                       # Number of busy cycles
system.switch_cpus0.num_cc_register_reads    131047350                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes     89001534                       # number of times the CC registers were written
system.switch_cpus0.num_conditional_control_insts      3057718                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses     346709757                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts            346709757                       # number of float instructions
system.switch_cpus0.num_fp_register_reads    424255789                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes    313375920                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls             141848                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      60833650.966078                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses    194742181                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts           194742181                       # number of integer instructions
system.switch_cpus0.num_int_register_reads    475652541                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes     89487994                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts           81833073                       # Number of load instructions
system.switch_cpus0.num_mem_refs            109957108                       # number of memory refs
system.switch_cpus0.num_store_insts          28124035                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass       186803      0.04%      0.04% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        135648985     30.70%     30.74% # Class of executed instruction
system.switch_cpus0.op_class::IntMult           12956      0.00%     30.74% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv            31050      0.01%     30.75% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd       92359392     20.90%     51.65% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     51.65% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt             96      0.00%     51.65% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     51.65% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     51.65% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     51.65% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     51.65% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     51.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     51.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     51.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu         3117538      0.71%     52.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     52.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt            2400      0.00%     52.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc        3304019      0.75%     53.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     53.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     53.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     53.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     53.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     53.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     53.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd     23024033      5.21%     58.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     58.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp     17698816      4.01%     62.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt      8003500      1.81%     64.13% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv      2006740      0.45%     64.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     64.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult     46366335     10.49%     75.08% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     75.08% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt       153600      0.03%     75.12% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     75.12% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     75.12% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     75.12% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     75.12% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     75.12% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     75.12% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     75.12% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     75.12% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     75.12% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     75.12% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     75.12% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     75.12% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     75.12% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     75.12% # Class of executed instruction
system.switch_cpus0.op_class::MemRead         8072959      1.83%     76.94% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite        4616937      1.04%     77.99% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead     73760114     16.69%     94.68% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite     23507098      5.32%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total         441873371                       # Class of executed instruction
system.switch_cpus1.Branches                  3425614                       # Number of branches fetched
system.switch_cpus1.committedInsts          251030994                       # Number of instructions committed
system.switch_cpus1.committedOps            421292031                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.rdAccesses           78113613                       # TLB accesses on read requests
system.switch_cpus1.dtb.rdMisses                56788                       # TLB misses on read requests
system.switch_cpus1.dtb.wrAccesses           27396223                       # TLB accesses on write requests
system.switch_cpus1.dtb.wrMisses                 4178                       # TLB misses on write requests
system.switch_cpus1.idle_fraction            0.103402                       # Percentage of idle cycles
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrAccesses          378121309                       # TLB accesses on write requests
system.switch_cpus1.itb.wrMisses                 3437                       # TLB misses on write requests
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.not_idle_fraction        0.896598                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles              1147129924                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      1028514699.290735                       # Number of busy cycles
system.switch_cpus1.num_cc_register_reads    126360326                       # number of times the CC registers were read
system.switch_cpus1.num_cc_register_writes     86490731                       # number of times the CC registers were written
system.switch_cpus1.num_conditional_control_insts      2965691                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses     326825950                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts            326825950                       # number of float instructions
system.switch_cpus1.num_fp_register_reads    402737885                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes    294639293                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls             142204                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      118615224.709265                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses    188773201                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts           188773201                       # number of integer instructions
system.switch_cpus1.num_int_register_reads    458660118                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes     88929102                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts           76889493                       # Number of load instructions
system.switch_cpus1.num_mem_refs            104281768                       # number of memory refs
system.switch_cpus1.num_store_insts          27392275                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass       104310      0.02%      0.02% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu        130765239     31.04%     31.06% # Class of executed instruction
system.switch_cpus1.op_class::IntMult           12568      0.00%     31.07% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv            43014      0.01%     31.08% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd       85513435     20.30%     51.37% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     51.37% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt            144      0.00%     51.37% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     51.37% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     51.37% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     51.37% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     51.37% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     51.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd              76      0.00%     51.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     51.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu         4461271      1.06%     52.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     52.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt            4360      0.00%     52.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc        4028871      0.96%     53.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     53.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     53.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift            12      0.00%     53.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     53.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     53.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     53.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd     22229395      5.28%     58.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp     15917144      3.78%     62.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt      8115446      1.93%     64.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv      2146928      0.51%     64.88% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     64.88% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult     43398791     10.30%     75.18% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     75.18% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt       269312      0.06%     75.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     75.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     75.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     75.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     75.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     75.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     75.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     75.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     75.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     75.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     75.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     75.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     75.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     75.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     75.25% # Class of executed instruction
system.switch_cpus1.op_class::MemRead         7740446      1.84%     77.08% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite        5052281      1.20%     78.28% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead     69149047     16.41%     94.70% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite     22339994      5.30%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total         421292084                       # Class of executed instruction
system.switch_cpus2.Branches                  3356362                       # Number of branches fetched
system.switch_cpus2.committedInsts          252860361                       # Number of instructions committed
system.switch_cpus2.committedOps            425322650                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.rdAccesses           79932573                       # TLB accesses on read requests
system.switch_cpus2.dtb.rdMisses                61425                       # TLB misses on read requests
system.switch_cpus2.dtb.wrAccesses           27274759                       # TLB accesses on write requests
system.switch_cpus2.dtb.wrMisses                 3361                       # TLB misses on write requests
system.switch_cpus2.idle_fraction            0.090355                       # Percentage of idle cycles
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrAccesses          380737171                       # TLB accesses on write requests
system.switch_cpus2.itb.wrMisses                 3391                       # TLB misses on write requests
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.not_idle_fraction        0.909645                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles              1148150928                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      1044409865.595183                       # Number of busy cycles
system.switch_cpus2.num_cc_register_reads    125487190                       # number of times the CC registers were read
system.switch_cpus2.num_cc_register_writes     85159761                       # number of times the CC registers were written
system.switch_cpus2.num_conditional_control_insts      2898969                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses     335076596                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts            335076596                       # number of float instructions
system.switch_cpus2.num_fp_register_reads    410456609                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes    302664719                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls             134141                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      103741062.404817                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses    186480404                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts           186480404                       # number of integer instructions
system.switch_cpus2.num_int_register_reads    456297357                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes     84941309                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts           78646943                       # Number of load instructions
system.switch_cpus2.num_mem_refs            105918380                       # number of memory refs
system.switch_cpus2.num_store_insts          27271437                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass       129496      0.03%      0.03% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu        130526639     30.69%     30.72% # Class of executed instruction
system.switch_cpus2.op_class::IntMult           12002      0.00%     30.72% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv            28073      0.01%     30.73% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd       89153105     20.96%     51.69% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     51.69% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt            352      0.00%     51.69% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     51.69% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     51.69% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     51.69% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     51.69% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     51.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd             260      0.00%     51.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     51.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu         2746087      0.65%     52.34% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     52.34% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt            2466      0.00%     52.34% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc        3049888      0.72%     53.05% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     53.05% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     53.05% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift            68      0.00%     53.05% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     53.05% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     53.05% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     53.05% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd     22242707      5.23%     58.28% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     58.28% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp     17200754      4.04%     62.33% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt      7615928      1.79%     64.12% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv      1899843      0.45%     64.56% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     64.56% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult     44671950     10.50%     75.07% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     75.07% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt       124662      0.03%     75.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     75.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     75.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     75.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     75.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     75.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     75.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     75.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     75.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     75.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     75.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     75.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     75.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     75.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     75.10% # Class of executed instruction
system.switch_cpus2.op_class::MemRead         7621811      1.79%     76.89% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite        4252854      1.00%     77.89% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead     71025132     16.70%     94.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite     23018583      5.41%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         425322660                       # Class of executed instruction
system.switch_cpus3.Branches                  3451342                       # Number of branches fetched
system.switch_cpus3.committedInsts          254023636                       # Number of instructions committed
system.switch_cpus3.committedOps            427562661                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.rdAccesses           80173979                       # TLB accesses on read requests
system.switch_cpus3.dtb.rdMisses                63644                       # TLB misses on read requests
system.switch_cpus3.dtb.wrAccesses           28266206                       # TLB accesses on write requests
system.switch_cpus3.dtb.wrMisses                 4100                       # TLB misses on write requests
system.switch_cpus3.idle_fraction            0.086067                       # Percentage of idle cycles
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrAccesses          383298683                       # TLB accesses on write requests
system.switch_cpus3.itb.wrMisses                 3602                       # TLB misses on write requests
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.not_idle_fraction        0.913933                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles              1148119342                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      1049304251.075945                       # Number of busy cycles
system.switch_cpus3.num_cc_register_reads    125934222                       # number of times the CC registers were read
system.switch_cpus3.num_cc_register_writes     85985599                       # number of times the CC registers were written
system.switch_cpus3.num_conditional_control_insts      2987730                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses     333855453                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts            333855453                       # number of float instructions
system.switch_cpus3.num_fp_register_reads    408817276                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes    300766542                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls             140209                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      98815090.924055                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses    190987720                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts           190987720                       # number of integer instructions
system.switch_cpus3.num_int_register_reads    465720199                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes     88201689                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts           78888089                       # Number of load instructions
system.switch_cpus3.num_mem_refs            107150272                       # number of memory refs
system.switch_cpus3.num_store_insts          28262183                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass       104304      0.02%      0.02% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu        131340508     30.72%     30.74% # Class of executed instruction
system.switch_cpus3.op_class::IntMult           12704      0.00%     30.75% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv            56926      0.01%     30.76% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd       87732637     20.52%     51.28% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     51.28% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt            128      0.00%     51.28% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     51.28% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     51.28% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     51.28% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     51.28% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     51.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd              28      0.00%     51.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     51.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu         4008662      0.94%     52.22% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     52.22% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt            3826      0.00%     52.22% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc        3744397      0.88%     53.09% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     53.09% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     53.09% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift            26      0.00%     53.09% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     53.09% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     53.09% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     53.09% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd     21904966      5.12%     58.22% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     58.22% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp     17536390      4.10%     62.32% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt      7968176      1.86%     64.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv      2066372      0.48%     64.66% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     64.66% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult     43696568     10.22%     74.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     74.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt       235840      0.06%     74.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     74.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     74.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     74.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     74.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     74.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     74.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     74.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     74.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     74.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     74.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     74.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     74.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     74.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     74.94% # Class of executed instruction
system.switch_cpus3.op_class::MemRead         7661986      1.79%     76.73% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite        4847934      1.13%     77.87% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead     71226103     16.66%     94.52% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite     23414249      5.48%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total         427562730                       # Class of executed instruction
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.numTransitions          111                       # Number of power state transitions
system.switch_cpus2.power_state.ticksClkGated::samples           55                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::mean 943100763.636364                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::stdev 181908570.617725                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::1000-5e+10           55    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::min_value     24812000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::max_value    996584500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::total           55                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.pwrStateResidencyTicks::ON 520999768501                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::CLK_GATED  51870542000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 108504723044500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.numTransitions          109                       # Number of power state transitions
system.switch_cpus3.power_state.ticksClkGated::samples           54                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::mean 909722935.203704                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::stdev 233445586.106023                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::1000-5e+10           54    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::min_value     15912501                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::max_value    996712500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::total           54                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.pwrStateResidencyTicks::ON 524666668500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::CLK_GATED  49125038501                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 108503801648000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.numTransitions           72                       # Number of power state transitions
system.switch_cpus0.power_state.ticksClkGated::samples           36                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::mean 846030680.583333                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::stdev 302209569.907890                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::1000-5e+10           36    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::min_value     25287500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::max_value    994883500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::total           36                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.pwrStateResidencyTicks::ON 543369242000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::CLK_GATED  30457104501                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 108503767008500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.numTransitions          136                       # Number of power state transitions
system.switch_cpus1.power_state.ticksClkGated::samples           68                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::mean 872947227.985294                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::stdev 285374226.624253                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::1000-5e+10           68    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::min_value      5979000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::max_value    996690500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::total           68                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.pwrStateResidencyTicks::ON 514323447998                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::CLK_GATED  59360411503                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 108503909495500                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF 574075583501                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF 574075583501                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF 574075583501                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF 574075583501                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.dma_cntrl0.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.dma_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs8.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs9.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs6.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs7.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs4.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs5.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs2.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs3.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs0.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs1.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.dir_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::.ruby.dir_cntrl2      5522176                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total           5522176                       # Number of bytes read from this memory
system.mem_ctrls2.num_reads::.ruby.dir_cntrl2        86284                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total              86284                       # Number of read requests responded to by this memory
system.mem_ctrls2.bw_read::.ruby.dir_cntrl2      9619249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total              9619249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::.ruby.dir_cntrl2      9619249                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total             9619249                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.avgPriority_.ruby.dir_cntrl2::samples     86284.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls2.priorityMaxLatency     0.000000646250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls2.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls2.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls2.numStayReadState             319732                       # Number of times bus staying in READ state
system.mem_ctrls2.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls2.readReqs                      86284                       # Number of read requests accepted
system.mem_ctrls2.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls2.readBursts                    86284                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0             5265                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1             5402                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2             5094                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3             5687                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4             5481                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5             4970                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6             5312                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7             5655                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8             5659                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9             5927                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10            5537                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11            5573                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12            5287                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13            5200                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14            5064                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15            5171                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls2.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls2.totQLat                  1503840994                       # Total ticks spent queuing
system.mem_ctrls2.totBusLat                 431420000                       # Total ticks spent in databus transfers
system.mem_ctrls2.totMemAccLat             3121665994                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.avgQLat                    17428.97                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               36178.97                       # Average memory access latency per DRAM burst
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.readRowHits                   10768                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                12.48                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6                86284                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                  84931                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                    644                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                     53                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                     53                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                     67                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                     66                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                     59                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                     73                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                    100                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                     86                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                    68                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                    22                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                    34                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                    24                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     4                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples        75514                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean    73.126149                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean    69.058119                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev    47.797556                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127        68570     90.80%     90.80% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255         6462      8.56%     99.36% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383          184      0.24%     99.61% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511           71      0.09%     99.70% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639           52      0.07%     99.77% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767           42      0.06%     99.82% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895           44      0.06%     99.88% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023           42      0.06%     99.94% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151           47      0.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total        75514                       # Bytes accessed per row activation
system.mem_ctrls2.bytesReadDRAM               5522176                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys                5522176                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls2.avgRdBW                        9.62                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                     9.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        0.08                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.08                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls2.totGap                 574073885000                       # Total gap between requests
system.mem_ctrls2.avgGap                   6653306.35                       # Average gap between requests
system.mem_ctrls2.masterReadBytes::.ruby.dir_cntrl2      5522176                       # Per-master bytes read from memory
system.mem_ctrls2.masterReadRate::.ruby.dir_cntrl2 9619249.030455205590                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls2.masterReadAccesses::.ruby.dir_cntrl2        86284                       # Per-master read serviced memory accesses
system.mem_ctrls2.masterReadTotalLat::.ruby.dir_cntrl2   3121665994                       # Per-master read total memory access latency
system.mem_ctrls2.masterReadAvgLat::.ruby.dir_cntrl2     36178.97                       # Per-master read average memory access latency
system.mem_ctrls2.pageHitRate                   12.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.llc.demand_hits::.ruby.dir_cntrl2       481152                       # number of demand (read+write) hits
system.mem_ctrls2.llc.demand_hits::total       481152                       # number of demand (read+write) hits
system.mem_ctrls2.llc.overall_hits::.ruby.dir_cntrl2       481152                       # number of overall hits
system.mem_ctrls2.llc.overall_hits::total       481152                       # number of overall hits
system.mem_ctrls2.llc.demand_misses::.ruby.dir_cntrl2        86284                       # number of demand (read+write) misses
system.mem_ctrls2.llc.demand_misses::total        86284                       # number of demand (read+write) misses
system.mem_ctrls2.llc.overall_misses::.ruby.dir_cntrl2        86284                       # number of overall misses
system.mem_ctrls2.llc.overall_misses::total        86284                       # number of overall misses
system.mem_ctrls2.llc.demand_miss_latency::.ruby.dir_cntrl2   7544168716                       # number of demand (read+write) miss cycles
system.mem_ctrls2.llc.demand_miss_latency::total   7544168716                       # number of demand (read+write) miss cycles
system.mem_ctrls2.llc.overall_miss_latency::.ruby.dir_cntrl2   7544168716                       # number of overall miss cycles
system.mem_ctrls2.llc.overall_miss_latency::total   7544168716                       # number of overall miss cycles
system.mem_ctrls2.llc.demand_accesses::.ruby.dir_cntrl2       567436                       # number of demand (read+write) accesses
system.mem_ctrls2.llc.demand_accesses::total       567436                       # number of demand (read+write) accesses
system.mem_ctrls2.llc.overall_accesses::.ruby.dir_cntrl2       567436                       # number of overall (read+write) accesses
system.mem_ctrls2.llc.overall_accesses::total       567436                       # number of overall (read+write) accesses
system.mem_ctrls2.llc.demand_miss_rate::.ruby.dir_cntrl2     0.152059                       # miss rate for demand accesses
system.mem_ctrls2.llc.demand_miss_rate::total     0.152059                       # miss rate for demand accesses
system.mem_ctrls2.llc.overall_miss_rate::.ruby.dir_cntrl2     0.152059                       # miss rate for overall accesses
system.mem_ctrls2.llc.overall_miss_rate::total     0.152059                       # miss rate for overall accesses
system.mem_ctrls2.llc.demand_avg_miss_latency::.ruby.dir_cntrl2 87434.155996                       # average overall miss latency
system.mem_ctrls2.llc.demand_avg_miss_latency::total 87434.155996                       # average overall miss latency
system.mem_ctrls2.llc.overall_avg_miss_latency::.ruby.dir_cntrl2 87434.155996                       # average overall miss latency
system.mem_ctrls2.llc.overall_avg_miss_latency::total 87434.155996                       # average overall miss latency
system.mem_ctrls2.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls2.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls2.llc.demand_mshr_misses::.ruby.dir_cntrl2        86284                       # number of demand (read+write) MSHR misses
system.mem_ctrls2.llc.demand_mshr_misses::total        86284                       # number of demand (read+write) MSHR misses
system.mem_ctrls2.llc.overall_mshr_misses::.ruby.dir_cntrl2        86284                       # number of overall MSHR misses
system.mem_ctrls2.llc.overall_mshr_misses::total        86284                       # number of overall MSHR misses
system.mem_ctrls2.llc.demand_mshr_miss_latency::.ruby.dir_cntrl2   5777223716                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls2.llc.demand_mshr_miss_latency::total   5777223716                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls2.llc.overall_mshr_miss_latency::.ruby.dir_cntrl2   5777223716                       # number of overall MSHR miss cycles
system.mem_ctrls2.llc.overall_mshr_miss_latency::total   5777223716                       # number of overall MSHR miss cycles
system.mem_ctrls2.llc.demand_mshr_miss_rate::.ruby.dir_cntrl2     0.152059                       # mshr miss rate for demand accesses
system.mem_ctrls2.llc.demand_mshr_miss_rate::total     0.152059                       # mshr miss rate for demand accesses
system.mem_ctrls2.llc.overall_mshr_miss_rate::.ruby.dir_cntrl2     0.152059                       # mshr miss rate for overall accesses
system.mem_ctrls2.llc.overall_mshr_miss_rate::total     0.152059                       # mshr miss rate for overall accesses
system.mem_ctrls2.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl2 66955.909740                       # average overall mshr miss latency
system.mem_ctrls2.llc.demand_avg_mshr_miss_latency::total 66955.909740                       # average overall mshr miss latency
system.mem_ctrls2.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl2 66955.909740                       # average overall mshr miss latency
system.mem_ctrls2.llc.overall_avg_mshr_miss_latency::total 66955.909740                       # average overall mshr miss latency
system.mem_ctrls2.llc.replacements                  0                       # number of replacements
system.mem_ctrls2.llc.ReadReq_hits::.ruby.dir_cntrl2       429092                       # number of ReadReq hits
system.mem_ctrls2.llc.ReadReq_hits::total       429092                       # number of ReadReq hits
system.mem_ctrls2.llc.ReadReq_misses::.ruby.dir_cntrl2        86284                       # number of ReadReq misses
system.mem_ctrls2.llc.ReadReq_misses::total        86284                       # number of ReadReq misses
system.mem_ctrls2.llc.ReadReq_miss_latency::.ruby.dir_cntrl2   7544168716                       # number of ReadReq miss cycles
system.mem_ctrls2.llc.ReadReq_miss_latency::total   7544168716                       # number of ReadReq miss cycles
system.mem_ctrls2.llc.ReadReq_accesses::.ruby.dir_cntrl2       515376                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls2.llc.ReadReq_accesses::total       515376                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls2.llc.ReadReq_miss_rate::.ruby.dir_cntrl2     0.167420                       # miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_miss_rate::total     0.167420                       # miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl2 87434.155996                       # average ReadReq miss latency
system.mem_ctrls2.llc.ReadReq_avg_miss_latency::total 87434.155996                       # average ReadReq miss latency
system.mem_ctrls2.llc.ReadReq_mshr_misses::.ruby.dir_cntrl2        86284                       # number of ReadReq MSHR misses
system.mem_ctrls2.llc.ReadReq_mshr_misses::total        86284                       # number of ReadReq MSHR misses
system.mem_ctrls2.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl2   5777223716                       # number of ReadReq MSHR miss cycles
system.mem_ctrls2.llc.ReadReq_mshr_miss_latency::total   5777223716                       # number of ReadReq MSHR miss cycles
system.mem_ctrls2.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl2     0.167420                       # mshr miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_mshr_miss_rate::total     0.167420                       # mshr miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl2 66955.909740                       # average ReadReq mshr miss latency
system.mem_ctrls2.llc.ReadReq_avg_mshr_miss_latency::total 66955.909740                       # average ReadReq mshr miss latency
system.mem_ctrls2.llc.WriteReq_hits::.ruby.dir_cntrl2        52060                       # number of WriteReq hits
system.mem_ctrls2.llc.WriteReq_hits::total        52060                       # number of WriteReq hits
system.mem_ctrls2.llc.WriteReq_accesses::.ruby.dir_cntrl2        52060                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls2.llc.WriteReq_accesses::total        52060                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls2.llc.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.llc.tags.tagsinuse     61437.451345                       # Cycle average of tags in use
system.mem_ctrls2.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls2.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls2.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls2.llc.tags.warmup_cycle  108503517945500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls2.llc.tags.occ_blocks::.ruby.dir_cntrl2 61437.451345                       # Average occupied blocks per requestor
system.mem_ctrls2.llc.tags.occ_percent::.ruby.dir_cntrl2     0.234365                       # Average percentage of cache occupancy
system.mem_ctrls2.llc.tags.occ_percent::total     0.234365                       # Average percentage of cache occupancy
system.mem_ctrls2.llc.tags.occ_task_id_blocks::1024        86284                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::3          114                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::4        86126                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.occ_task_id_percent::1024     0.329147                       # Percentage of cache occupancy per task id
system.mem_ctrls2.llc.tags.tag_accesses       9165260                       # Number of tag accesses
system.mem_ctrls2.llc.tags.data_accesses       567436                       # Number of data accesses
system.mem_ctrls2.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.rank1.actEnergy           269420760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank1.preEnergy           143196735                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank1.readEnergy          310004520                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank1.refreshEnergy    45316792560.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank1.actBackEnergy     60214768080                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank1.preBackEnergy    169737804480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank1.totalEnergy      275991987135                       # Total energy per rank (pJ)
system.mem_ctrls2.rank1.averagePower       480.758972                       # Core power per rank (mW)
system.mem_ctrls2.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank1.memoryStateTime::IDLE 440660082503                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::REF  19169540000                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT 114245960998                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.actEnergy           269763480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank0.preEnergy           143378895                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank0.readEnergy          306063240                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank0.refreshEnergy    45316792560.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank0.actBackEnergy     60058180530                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank0.preBackEnergy    169869422400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank0.totalEnergy      275963601105                       # Total energy per rank (pJ)
system.mem_ctrls2.rank0.averagePower       480.709525                       # Core power per rank (mW)
system.mem_ctrls2.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank0.memoryStateTime::IDLE 441001458750                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::REF  19169540000                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT 113904584751                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::.ruby.dir_cntrl3      5538816                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total           5538816                       # Number of bytes read from this memory
system.mem_ctrls3.num_reads::.ruby.dir_cntrl3        86544                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total              86544                       # Number of read requests responded to by this memory
system.mem_ctrls3.bw_read::.ruby.dir_cntrl3      9648235                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total              9648235                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::.ruby.dir_cntrl3      9648235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total             9648235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.avgPriority_.ruby.dir_cntrl3::samples     86544.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls3.priorityMaxLatency     0.000000738248                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls3.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls3.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls3.numStayReadState             320308                       # Number of times bus staying in READ state
system.mem_ctrls3.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls3.readReqs                      86544                       # Number of read requests accepted
system.mem_ctrls3.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls3.readBursts                    86544                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0             5194                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1             5403                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2             5159                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3             5656                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4             5560                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5             4963                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6             5358                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7             5663                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8             5673                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9             5962                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10            5553                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11            5603                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12            5390                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13            5214                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14            5068                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15            5125                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls3.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls3.totQLat                  1511956244                       # Total ticks spent queuing
system.mem_ctrls3.totBusLat                 432720000                       # Total ticks spent in databus transfers
system.mem_ctrls3.totMemAccLat             3134656244                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.avgQLat                    17470.38                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               36220.38                       # Average memory access latency per DRAM burst
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.readRowHits                   10677                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                12.34                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6                86544                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                  85108                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                    722                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                     56                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                     53                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                     56                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                     54                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                     53                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                     86                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                    122                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                    105                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                    77                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                    13                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                    18                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                    10                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     6                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     5                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples        75866                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean    73.007039                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean    68.996559                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev    47.525410                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127        68959     90.90%     90.90% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255         6437      8.48%     99.38% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383          179      0.24%     99.62% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511           65      0.09%     99.70% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639           53      0.07%     99.77% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767           40      0.05%     99.82% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895           45      0.06%     99.88% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023           35      0.05%     99.93% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151           53      0.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total        75866                       # Bytes accessed per row activation
system.mem_ctrls3.bytesReadDRAM               5538816                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys                5538816                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls3.avgRdBW                        9.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                     9.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        0.08                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.08                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls3.totGap                 574074606000                       # Total gap between requests
system.mem_ctrls3.avgGap                   6633326.47                       # Average gap between requests
system.mem_ctrls3.masterReadBytes::.ruby.dir_cntrl3      5538816                       # Per-master bytes read from memory
system.mem_ctrls3.masterReadRate::.ruby.dir_cntrl3 9648234.760693931952                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls3.masterReadAccesses::.ruby.dir_cntrl3        86544                       # Per-master read serviced memory accesses
system.mem_ctrls3.masterReadTotalLat::.ruby.dir_cntrl3   3134656244                       # Per-master read total memory access latency
system.mem_ctrls3.masterReadAvgLat::.ruby.dir_cntrl3     36220.38                       # Per-master read average memory access latency
system.mem_ctrls3.pageHitRate                   12.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.llc.demand_hits::.ruby.dir_cntrl3       494243                       # number of demand (read+write) hits
system.mem_ctrls3.llc.demand_hits::total       494243                       # number of demand (read+write) hits
system.mem_ctrls3.llc.overall_hits::.ruby.dir_cntrl3       494243                       # number of overall hits
system.mem_ctrls3.llc.overall_hits::total       494243                       # number of overall hits
system.mem_ctrls3.llc.demand_misses::.ruby.dir_cntrl3        86544                       # number of demand (read+write) misses
system.mem_ctrls3.llc.demand_misses::total        86544                       # number of demand (read+write) misses
system.mem_ctrls3.llc.overall_misses::.ruby.dir_cntrl3        86544                       # number of overall misses
system.mem_ctrls3.llc.overall_misses::total        86544                       # number of overall misses
system.mem_ctrls3.llc.demand_miss_latency::.ruby.dir_cntrl3   7570616956                       # number of demand (read+write) miss cycles
system.mem_ctrls3.llc.demand_miss_latency::total   7570616956                       # number of demand (read+write) miss cycles
system.mem_ctrls3.llc.overall_miss_latency::.ruby.dir_cntrl3   7570616956                       # number of overall miss cycles
system.mem_ctrls3.llc.overall_miss_latency::total   7570616956                       # number of overall miss cycles
system.mem_ctrls3.llc.demand_accesses::.ruby.dir_cntrl3       580787                       # number of demand (read+write) accesses
system.mem_ctrls3.llc.demand_accesses::total       580787                       # number of demand (read+write) accesses
system.mem_ctrls3.llc.overall_accesses::.ruby.dir_cntrl3       580787                       # number of overall (read+write) accesses
system.mem_ctrls3.llc.overall_accesses::total       580787                       # number of overall (read+write) accesses
system.mem_ctrls3.llc.demand_miss_rate::.ruby.dir_cntrl3     0.149012                       # miss rate for demand accesses
system.mem_ctrls3.llc.demand_miss_rate::total     0.149012                       # miss rate for demand accesses
system.mem_ctrls3.llc.overall_miss_rate::.ruby.dir_cntrl3     0.149012                       # miss rate for overall accesses
system.mem_ctrls3.llc.overall_miss_rate::total     0.149012                       # miss rate for overall accesses
system.mem_ctrls3.llc.demand_avg_miss_latency::.ruby.dir_cntrl3 87477.086291                       # average overall miss latency
system.mem_ctrls3.llc.demand_avg_miss_latency::total 87477.086291                       # average overall miss latency
system.mem_ctrls3.llc.overall_avg_miss_latency::.ruby.dir_cntrl3 87477.086291                       # average overall miss latency
system.mem_ctrls3.llc.overall_avg_miss_latency::total 87477.086291                       # average overall miss latency
system.mem_ctrls3.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls3.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls3.llc.demand_mshr_misses::.ruby.dir_cntrl3        86544                       # number of demand (read+write) MSHR misses
system.mem_ctrls3.llc.demand_mshr_misses::total        86544                       # number of demand (read+write) MSHR misses
system.mem_ctrls3.llc.overall_mshr_misses::.ruby.dir_cntrl3        86544                       # number of overall MSHR misses
system.mem_ctrls3.llc.overall_mshr_misses::total        86544                       # number of overall MSHR misses
system.mem_ctrls3.llc.demand_mshr_miss_latency::.ruby.dir_cntrl3   5798370207                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls3.llc.demand_mshr_miss_latency::total   5798370207                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls3.llc.overall_mshr_miss_latency::.ruby.dir_cntrl3   5798370207                       # number of overall MSHR miss cycles
system.mem_ctrls3.llc.overall_mshr_miss_latency::total   5798370207                       # number of overall MSHR miss cycles
system.mem_ctrls3.llc.demand_mshr_miss_rate::.ruby.dir_cntrl3     0.149012                       # mshr miss rate for demand accesses
system.mem_ctrls3.llc.demand_mshr_miss_rate::total     0.149012                       # mshr miss rate for demand accesses
system.mem_ctrls3.llc.overall_mshr_miss_rate::.ruby.dir_cntrl3     0.149012                       # mshr miss rate for overall accesses
system.mem_ctrls3.llc.overall_mshr_miss_rate::total     0.149012                       # mshr miss rate for overall accesses
system.mem_ctrls3.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl3 66999.101116                       # average overall mshr miss latency
system.mem_ctrls3.llc.demand_avg_mshr_miss_latency::total 66999.101116                       # average overall mshr miss latency
system.mem_ctrls3.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl3 66999.101116                       # average overall mshr miss latency
system.mem_ctrls3.llc.overall_avg_mshr_miss_latency::total 66999.101116                       # average overall mshr miss latency
system.mem_ctrls3.llc.replacements                  0                       # number of replacements
system.mem_ctrls3.llc.ReadReq_hits::.ruby.dir_cntrl3       441915                       # number of ReadReq hits
system.mem_ctrls3.llc.ReadReq_hits::total       441915                       # number of ReadReq hits
system.mem_ctrls3.llc.ReadReq_misses::.ruby.dir_cntrl3        86544                       # number of ReadReq misses
system.mem_ctrls3.llc.ReadReq_misses::total        86544                       # number of ReadReq misses
system.mem_ctrls3.llc.ReadReq_miss_latency::.ruby.dir_cntrl3   7570616956                       # number of ReadReq miss cycles
system.mem_ctrls3.llc.ReadReq_miss_latency::total   7570616956                       # number of ReadReq miss cycles
system.mem_ctrls3.llc.ReadReq_accesses::.ruby.dir_cntrl3       528459                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls3.llc.ReadReq_accesses::total       528459                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls3.llc.ReadReq_miss_rate::.ruby.dir_cntrl3     0.163767                       # miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_miss_rate::total     0.163767                       # miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl3 87477.086291                       # average ReadReq miss latency
system.mem_ctrls3.llc.ReadReq_avg_miss_latency::total 87477.086291                       # average ReadReq miss latency
system.mem_ctrls3.llc.ReadReq_mshr_misses::.ruby.dir_cntrl3        86544                       # number of ReadReq MSHR misses
system.mem_ctrls3.llc.ReadReq_mshr_misses::total        86544                       # number of ReadReq MSHR misses
system.mem_ctrls3.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl3   5798370207                       # number of ReadReq MSHR miss cycles
system.mem_ctrls3.llc.ReadReq_mshr_miss_latency::total   5798370207                       # number of ReadReq MSHR miss cycles
system.mem_ctrls3.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl3     0.163767                       # mshr miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_mshr_miss_rate::total     0.163767                       # mshr miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl3 66999.101116                       # average ReadReq mshr miss latency
system.mem_ctrls3.llc.ReadReq_avg_mshr_miss_latency::total 66999.101116                       # average ReadReq mshr miss latency
system.mem_ctrls3.llc.WriteReq_hits::.ruby.dir_cntrl3        52328                       # number of WriteReq hits
system.mem_ctrls3.llc.WriteReq_hits::total        52328                       # number of WriteReq hits
system.mem_ctrls3.llc.WriteReq_accesses::.ruby.dir_cntrl3        52328                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls3.llc.WriteReq_accesses::total        52328                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls3.llc.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.llc.tags.tagsinuse     61607.499122                       # Cycle average of tags in use
system.mem_ctrls3.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls3.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls3.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls3.llc.tags.warmup_cycle  108503517840500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls3.llc.tags.occ_blocks::.ruby.dir_cntrl3 61607.499122                       # Average occupied blocks per requestor
system.mem_ctrls3.llc.tags.occ_percent::.ruby.dir_cntrl3     0.235014                       # Average percentage of cache occupancy
system.mem_ctrls3.llc.tags.occ_percent::total     0.235014                       # Average percentage of cache occupancy
system.mem_ctrls3.llc.tags.occ_task_id_blocks::1024        86544                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::3          110                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::4        86403                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.occ_task_id_percent::1024     0.330139                       # Percentage of cache occupancy per task id
system.mem_ctrls3.llc.tags.tag_accesses       9379136                       # Number of tag accesses
system.mem_ctrls3.llc.tags.data_accesses       580787                       # Number of data accesses
system.mem_ctrls3.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.rank1.actEnergy           270777360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank1.preEnergy           143917785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank1.readEnergy          311218320                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank1.refreshEnergy    45316792560.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank1.actBackEnergy     60156748350                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank1.preBackEnergy    169786703520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank1.totalEnergy      275986157895                       # Total energy per rank (pJ)
system.mem_ctrls3.rank1.averagePower       480.748817                       # Core power per rank (mW)
system.mem_ctrls3.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank1.memoryStateTime::IDLE 440787691750                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::REF  19169540000                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT 114118351751                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.actEnergy           270913020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank0.preEnergy           143993685                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank0.readEnergy          306705840                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank0.refreshEnergy    45316792560.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank0.actBackEnergy     60730771410                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank0.preBackEnergy    169303235040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank0.totalEnergy      276072411555                       # Total energy per rank (pJ)
system.mem_ctrls3.rank0.averagePower       480.899065                       # Core power per rank (mW)
system.mem_ctrls3.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank0.memoryStateTime::IDLE 439525467501                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::REF  19169540000                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT 115380576000                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0      5532096                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total           5532096                       # Number of bytes read from this memory
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0        86439                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total              86439                       # Number of read requests responded to by this memory
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0      9636529                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total              9636529                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0      9636529                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total             9636529                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples     86439.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000000636250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState             320151                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                      86439                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                    86439                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0             5248                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1             5404                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2             5157                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3             5639                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4             5517                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5             4961                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6             5284                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7             5593                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8             5700                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9             5949                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10            5569                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11            5635                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12            5311                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13            5279                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14            5056                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15            5137                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                  1510504243                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                 432195000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat             3131235493                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    17474.80                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               36224.80                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                   10876                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                12.58                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                86439                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                  85109                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                    656                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                     54                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                     53                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     64                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     54                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                     53                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                     87                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                    122                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                    105                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                    46                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                    14                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                    11                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     5                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     5                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples        75562                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean    73.211826                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean    69.112486                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    47.870802                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        68557     90.73%     90.73% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255         6520      8.63%     99.36% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383          183      0.24%     99.60% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511           77      0.10%     99.70% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639           48      0.06%     99.77% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767           45      0.06%     99.83% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895           43      0.06%     99.88% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023           40      0.05%     99.94% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151           49      0.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total        75562                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM               5532096                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                5532096                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                        9.64                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     9.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.08                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.08                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 574075477000                       # Total gap between requests
system.mem_ctrls0.avgGap                   6641394.24                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0      5532096                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 9636528.985020600259                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0        86439                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0   3131235493                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     36224.80                       # Per-master read average memory access latency
system.mem_ctrls0.pageHitRate                   12.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.llc.demand_hits::.ruby.dir_cntrl0       512823                       # number of demand (read+write) hits
system.mem_ctrls0.llc.demand_hits::total       512823                       # number of demand (read+write) hits
system.mem_ctrls0.llc.overall_hits::.ruby.dir_cntrl0       512823                       # number of overall hits
system.mem_ctrls0.llc.overall_hits::total       512823                       # number of overall hits
system.mem_ctrls0.llc.demand_misses::.ruby.dir_cntrl0        86439                       # number of demand (read+write) misses
system.mem_ctrls0.llc.demand_misses::total        86439                       # number of demand (read+write) misses
system.mem_ctrls0.llc.overall_misses::.ruby.dir_cntrl0        86439                       # number of overall misses
system.mem_ctrls0.llc.overall_misses::total        86439                       # number of overall misses
system.mem_ctrls0.llc.demand_miss_latency::.ruby.dir_cntrl0   7561603061                       # number of demand (read+write) miss cycles
system.mem_ctrls0.llc.demand_miss_latency::total   7561603061                       # number of demand (read+write) miss cycles
system.mem_ctrls0.llc.overall_miss_latency::.ruby.dir_cntrl0   7561603061                       # number of overall miss cycles
system.mem_ctrls0.llc.overall_miss_latency::total   7561603061                       # number of overall miss cycles
system.mem_ctrls0.llc.demand_accesses::.ruby.dir_cntrl0       599262                       # number of demand (read+write) accesses
system.mem_ctrls0.llc.demand_accesses::total       599262                       # number of demand (read+write) accesses
system.mem_ctrls0.llc.overall_accesses::.ruby.dir_cntrl0       599262                       # number of overall (read+write) accesses
system.mem_ctrls0.llc.overall_accesses::total       599262                       # number of overall (read+write) accesses
system.mem_ctrls0.llc.demand_miss_rate::.ruby.dir_cntrl0     0.144242                       # miss rate for demand accesses
system.mem_ctrls0.llc.demand_miss_rate::total     0.144242                       # miss rate for demand accesses
system.mem_ctrls0.llc.overall_miss_rate::.ruby.dir_cntrl0     0.144242                       # miss rate for overall accesses
system.mem_ctrls0.llc.overall_miss_rate::total     0.144242                       # miss rate for overall accesses
system.mem_ctrls0.llc.demand_avg_miss_latency::.ruby.dir_cntrl0 87479.066868                       # average overall miss latency
system.mem_ctrls0.llc.demand_avg_miss_latency::total 87479.066868                       # average overall miss latency
system.mem_ctrls0.llc.overall_avg_miss_latency::.ruby.dir_cntrl0 87479.066868                       # average overall miss latency
system.mem_ctrls0.llc.overall_avg_miss_latency::total 87479.066868                       # average overall miss latency
system.mem_ctrls0.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls0.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls0.llc.demand_mshr_misses::.ruby.dir_cntrl0        86439                       # number of demand (read+write) MSHR misses
system.mem_ctrls0.llc.demand_mshr_misses::total        86439                       # number of demand (read+write) MSHR misses
system.mem_ctrls0.llc.overall_mshr_misses::.ruby.dir_cntrl0        86439                       # number of overall MSHR misses
system.mem_ctrls0.llc.overall_mshr_misses::total        86439                       # number of overall MSHR misses
system.mem_ctrls0.llc.demand_mshr_miss_latency::.ruby.dir_cntrl0   5791576562                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls0.llc.demand_mshr_miss_latency::total   5791576562                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls0.llc.overall_mshr_miss_latency::.ruby.dir_cntrl0   5791576562                       # number of overall MSHR miss cycles
system.mem_ctrls0.llc.overall_mshr_miss_latency::total   5791576562                       # number of overall MSHR miss cycles
system.mem_ctrls0.llc.demand_mshr_miss_rate::.ruby.dir_cntrl0     0.144242                       # mshr miss rate for demand accesses
system.mem_ctrls0.llc.demand_mshr_miss_rate::total     0.144242                       # mshr miss rate for demand accesses
system.mem_ctrls0.llc.overall_mshr_miss_rate::.ruby.dir_cntrl0     0.144242                       # mshr miss rate for overall accesses
system.mem_ctrls0.llc.overall_mshr_miss_rate::total     0.144242                       # mshr miss rate for overall accesses
system.mem_ctrls0.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl0 67001.892225                       # average overall mshr miss latency
system.mem_ctrls0.llc.demand_avg_mshr_miss_latency::total 67001.892225                       # average overall mshr miss latency
system.mem_ctrls0.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl0 67001.892225                       # average overall mshr miss latency
system.mem_ctrls0.llc.overall_avg_mshr_miss_latency::total 67001.892225                       # average overall mshr miss latency
system.mem_ctrls0.llc.replacements                  0                       # number of replacements
system.mem_ctrls0.llc.ReadReq_hits::.ruby.dir_cntrl0       458798                       # number of ReadReq hits
system.mem_ctrls0.llc.ReadReq_hits::total       458798                       # number of ReadReq hits
system.mem_ctrls0.llc.ReadReq_misses::.ruby.dir_cntrl0        86439                       # number of ReadReq misses
system.mem_ctrls0.llc.ReadReq_misses::total        86439                       # number of ReadReq misses
system.mem_ctrls0.llc.ReadReq_miss_latency::.ruby.dir_cntrl0   7561603061                       # number of ReadReq miss cycles
system.mem_ctrls0.llc.ReadReq_miss_latency::total   7561603061                       # number of ReadReq miss cycles
system.mem_ctrls0.llc.ReadReq_accesses::.ruby.dir_cntrl0       545237                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls0.llc.ReadReq_accesses::total       545237                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls0.llc.ReadReq_miss_rate::.ruby.dir_cntrl0     0.158535                       # miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_miss_rate::total     0.158535                       # miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl0 87479.066868                       # average ReadReq miss latency
system.mem_ctrls0.llc.ReadReq_avg_miss_latency::total 87479.066868                       # average ReadReq miss latency
system.mem_ctrls0.llc.ReadReq_mshr_misses::.ruby.dir_cntrl0        86439                       # number of ReadReq MSHR misses
system.mem_ctrls0.llc.ReadReq_mshr_misses::total        86439                       # number of ReadReq MSHR misses
system.mem_ctrls0.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl0   5791576562                       # number of ReadReq MSHR miss cycles
system.mem_ctrls0.llc.ReadReq_mshr_miss_latency::total   5791576562                       # number of ReadReq MSHR miss cycles
system.mem_ctrls0.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl0     0.158535                       # mshr miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_mshr_miss_rate::total     0.158535                       # mshr miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl0 67001.892225                       # average ReadReq mshr miss latency
system.mem_ctrls0.llc.ReadReq_avg_mshr_miss_latency::total 67001.892225                       # average ReadReq mshr miss latency
system.mem_ctrls0.llc.WriteReq_hits::.ruby.dir_cntrl0        54025                       # number of WriteReq hits
system.mem_ctrls0.llc.WriteReq_hits::total        54025                       # number of WriteReq hits
system.mem_ctrls0.llc.WriteReq_accesses::.ruby.dir_cntrl0        54025                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls0.llc.WriteReq_accesses::total        54025                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls0.llc.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.llc.tags.tagsinuse     61581.311521                       # Cycle average of tags in use
system.mem_ctrls0.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls0.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls0.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls0.llc.tags.warmup_cycle  108503517840500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls0.llc.tags.occ_blocks::.ruby.dir_cntrl0 61581.311521                       # Average occupied blocks per requestor
system.mem_ctrls0.llc.tags.occ_percent::.ruby.dir_cntrl0     0.234914                       # Average percentage of cache occupancy
system.mem_ctrls0.llc.tags.occ_percent::total     0.234914                       # Average percentage of cache occupancy
system.mem_ctrls0.llc.tags.occ_task_id_blocks::1024        86439                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::2           38                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::3          110                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::4        86282                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.occ_task_id_percent::1024     0.329739                       # Percentage of cache occupancy per task id
system.mem_ctrls0.llc.tags.tag_accesses       9674631                       # Number of tag accesses
system.mem_ctrls0.llc.tags.data_accesses       599262                       # Number of data accesses
system.mem_ctrls0.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.rank1.actEnergy           270041940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy           143526900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy          311561040                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    45316792560.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     60296739210                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    169668685920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      276007347570                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       480.785728                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 440481222000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  19169540000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 114424821501                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy           269477880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy           143230890                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy          305613420                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    45316792560.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     60512891190                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    169486793760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      276034799700                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       480.833548                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 440005109002                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  19169540000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 114900934499                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1      5540672                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total           5540672                       # Number of bytes read from this memory
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1        86573                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total              86573                       # Number of read requests responded to by this memory
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1      9651468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total              9651468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1      9651468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total             9651468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples     86573.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000000646250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState             320321                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                      86573                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                    86573                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0             5335                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1             5437                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2             5140                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3             5653                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4             5531                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5             5029                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6             5254                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7             5624                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8             5678                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9             5932                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10            5580                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11            5641                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12            5311                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13            5274                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14            5036                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15            5118                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                  1511440994                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                 432865000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat             3134684744                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    17458.57                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               36208.57                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                   10761                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                12.43                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                86573                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                  85165                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                    696                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                     58                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                     54                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     60                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     54                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                     53                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                     76                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                    110                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                     94                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                    67                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                    26                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                    31                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                    25                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     4                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples        75810                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean    73.083762                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean    69.037486                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    47.707700                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        68857     90.83%     90.83% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255         6486      8.56%     99.38% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383          164      0.22%     99.60% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511           75      0.10%     99.70% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639           48      0.06%     99.76% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767           43      0.06%     99.82% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895           48      0.06%     99.88% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023           42      0.06%     99.94% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151           47      0.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total        75810                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM               5540672                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                5540672                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                        9.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     9.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.08                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.08                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 574075260000                       # Total gap between requests
system.mem_ctrls1.avgGap                   6631112.01                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1      5540672                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 9651467.784451328218                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1        86573                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1   3134684744                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     36208.57                       # Per-master read average memory access latency
system.mem_ctrls1.pageHitRate                   12.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.llc.demand_hits::.ruby.dir_cntrl1       508841                       # number of demand (read+write) hits
system.mem_ctrls1.llc.demand_hits::total       508841                       # number of demand (read+write) hits
system.mem_ctrls1.llc.overall_hits::.ruby.dir_cntrl1       508841                       # number of overall hits
system.mem_ctrls1.llc.overall_hits::total       508841                       # number of overall hits
system.mem_ctrls1.llc.demand_misses::.ruby.dir_cntrl1        86573                       # number of demand (read+write) misses
system.mem_ctrls1.llc.demand_misses::total        86573                       # number of demand (read+write) misses
system.mem_ctrls1.llc.overall_misses::.ruby.dir_cntrl1        86573                       # number of overall misses
system.mem_ctrls1.llc.overall_misses::total        86573                       # number of overall misses
system.mem_ctrls1.llc.demand_miss_latency::.ruby.dir_cntrl1   7572120427                       # number of demand (read+write) miss cycles
system.mem_ctrls1.llc.demand_miss_latency::total   7572120427                       # number of demand (read+write) miss cycles
system.mem_ctrls1.llc.overall_miss_latency::.ruby.dir_cntrl1   7572120427                       # number of overall miss cycles
system.mem_ctrls1.llc.overall_miss_latency::total   7572120427                       # number of overall miss cycles
system.mem_ctrls1.llc.demand_accesses::.ruby.dir_cntrl1       595414                       # number of demand (read+write) accesses
system.mem_ctrls1.llc.demand_accesses::total       595414                       # number of demand (read+write) accesses
system.mem_ctrls1.llc.overall_accesses::.ruby.dir_cntrl1       595414                       # number of overall (read+write) accesses
system.mem_ctrls1.llc.overall_accesses::total       595414                       # number of overall (read+write) accesses
system.mem_ctrls1.llc.demand_miss_rate::.ruby.dir_cntrl1     0.145400                       # miss rate for demand accesses
system.mem_ctrls1.llc.demand_miss_rate::total     0.145400                       # miss rate for demand accesses
system.mem_ctrls1.llc.overall_miss_rate::.ruby.dir_cntrl1     0.145400                       # miss rate for overall accesses
system.mem_ctrls1.llc.overall_miss_rate::total     0.145400                       # miss rate for overall accesses
system.mem_ctrls1.llc.demand_avg_miss_latency::.ruby.dir_cntrl1 87465.149954                       # average overall miss latency
system.mem_ctrls1.llc.demand_avg_miss_latency::total 87465.149954                       # average overall miss latency
system.mem_ctrls1.llc.overall_avg_miss_latency::.ruby.dir_cntrl1 87465.149954                       # average overall miss latency
system.mem_ctrls1.llc.overall_avg_miss_latency::total 87465.149954                       # average overall miss latency
system.mem_ctrls1.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls1.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls1.llc.demand_mshr_misses::.ruby.dir_cntrl1        86573                       # number of demand (read+write) MSHR misses
system.mem_ctrls1.llc.demand_mshr_misses::total        86573                       # number of demand (read+write) MSHR misses
system.mem_ctrls1.llc.overall_mshr_misses::.ruby.dir_cntrl1        86573                       # number of overall MSHR misses
system.mem_ctrls1.llc.overall_mshr_misses::total        86573                       # number of overall MSHR misses
system.mem_ctrls1.llc.demand_mshr_miss_latency::.ruby.dir_cntrl1   5799188178                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls1.llc.demand_mshr_miss_latency::total   5799188178                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls1.llc.overall_mshr_miss_latency::.ruby.dir_cntrl1   5799188178                       # number of overall MSHR miss cycles
system.mem_ctrls1.llc.overall_mshr_miss_latency::total   5799188178                       # number of overall MSHR miss cycles
system.mem_ctrls1.llc.demand_mshr_miss_rate::.ruby.dir_cntrl1     0.145400                       # mshr miss rate for demand accesses
system.mem_ctrls1.llc.demand_mshr_miss_rate::total     0.145400                       # mshr miss rate for demand accesses
system.mem_ctrls1.llc.overall_mshr_miss_rate::.ruby.dir_cntrl1     0.145400                       # mshr miss rate for overall accesses
system.mem_ctrls1.llc.overall_mshr_miss_rate::total     0.145400                       # mshr miss rate for overall accesses
system.mem_ctrls1.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl1 66986.106269                       # average overall mshr miss latency
system.mem_ctrls1.llc.demand_avg_mshr_miss_latency::total 66986.106269                       # average overall mshr miss latency
system.mem_ctrls1.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl1 66986.106269                       # average overall mshr miss latency
system.mem_ctrls1.llc.overall_avg_mshr_miss_latency::total 66986.106269                       # average overall mshr miss latency
system.mem_ctrls1.llc.replacements                  0                       # number of replacements
system.mem_ctrls1.llc.ReadReq_hits::.ruby.dir_cntrl1       460627                       # number of ReadReq hits
system.mem_ctrls1.llc.ReadReq_hits::total       460627                       # number of ReadReq hits
system.mem_ctrls1.llc.ReadReq_misses::.ruby.dir_cntrl1        86573                       # number of ReadReq misses
system.mem_ctrls1.llc.ReadReq_misses::total        86573                       # number of ReadReq misses
system.mem_ctrls1.llc.ReadReq_miss_latency::.ruby.dir_cntrl1   7572120427                       # number of ReadReq miss cycles
system.mem_ctrls1.llc.ReadReq_miss_latency::total   7572120427                       # number of ReadReq miss cycles
system.mem_ctrls1.llc.ReadReq_accesses::.ruby.dir_cntrl1       547200                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls1.llc.ReadReq_accesses::total       547200                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls1.llc.ReadReq_miss_rate::.ruby.dir_cntrl1     0.158211                       # miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_miss_rate::total     0.158211                       # miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl1 87465.149954                       # average ReadReq miss latency
system.mem_ctrls1.llc.ReadReq_avg_miss_latency::total 87465.149954                       # average ReadReq miss latency
system.mem_ctrls1.llc.ReadReq_mshr_misses::.ruby.dir_cntrl1        86573                       # number of ReadReq MSHR misses
system.mem_ctrls1.llc.ReadReq_mshr_misses::total        86573                       # number of ReadReq MSHR misses
system.mem_ctrls1.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl1   5799188178                       # number of ReadReq MSHR miss cycles
system.mem_ctrls1.llc.ReadReq_mshr_miss_latency::total   5799188178                       # number of ReadReq MSHR miss cycles
system.mem_ctrls1.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl1     0.158211                       # mshr miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_mshr_miss_rate::total     0.158211                       # mshr miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl1 66986.106269                       # average ReadReq mshr miss latency
system.mem_ctrls1.llc.ReadReq_avg_mshr_miss_latency::total 66986.106269                       # average ReadReq mshr miss latency
system.mem_ctrls1.llc.WriteReq_hits::.ruby.dir_cntrl1        48214                       # number of WriteReq hits
system.mem_ctrls1.llc.WriteReq_hits::total        48214                       # number of WriteReq hits
system.mem_ctrls1.llc.WriteReq_accesses::.ruby.dir_cntrl1        48214                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls1.llc.WriteReq_accesses::total        48214                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls1.llc.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.llc.tags.tagsinuse     61762.161547                       # Cycle average of tags in use
system.mem_ctrls1.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls1.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls1.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls1.llc.tags.warmup_cycle  108503517945500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls1.llc.tags.occ_blocks::.ruby.dir_cntrl1 61762.161547                       # Average occupied blocks per requestor
system.mem_ctrls1.llc.tags.occ_percent::.ruby.dir_cntrl1     0.235604                       # Average percentage of cache occupancy
system.mem_ctrls1.llc.tags.occ_percent::total     0.235604                       # Average percentage of cache occupancy
system.mem_ctrls1.llc.tags.occ_task_id_blocks::1024        86573                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::2           41                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::3          111                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::4        86413                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.occ_task_id_percent::1024     0.330250                       # Percentage of cache occupancy per task id
system.mem_ctrls1.llc.tags.tag_accesses       9613197                       # Number of tag accesses
system.mem_ctrls1.llc.tags.data_accesses       595414                       # Number of data accesses
system.mem_ctrls1.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.rank1.actEnergy           270506040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy           143777370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy          311089800                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    45316792560.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     59857276620                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    170038809120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      275938251510                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       480.665368                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 441445440002                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  19169540000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 113460603499                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy           270791640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy           143921580                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy          307041420                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    45316792560.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     60100575990                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    169833966240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      275973089430                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       480.726053                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 440909140500                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  19169540000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 113996903001                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobus.trans_dist::ReadReq                  534                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 534                       # Transaction distribution
system.iobus.trans_dist::WriteReq                2753                       # Transaction distribution
system.iobus.trans_dist::WriteResp               2753                       # Transaction distribution
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port          338                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          338                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.com_1.pio            6                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         1164                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total         1172                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           24                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio         1330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         1192                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total         2552                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           68                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port            8                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           10                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         1246                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total         1344                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         1166                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total         1168                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    6574                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port          676                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          676                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.com_1.pio            3                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         2328                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port            4                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total         2335                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           12                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio          665                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port            4                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         2384                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total         3073                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           40                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           16                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           20                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         2492                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           24                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total         2592                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port            4                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         2332                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total         2336                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    11012                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer2.occupancy                76000                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 109077593355001                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer19.occupancy             1512960                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer17.occupancy             1453450                       # Layer occupancy (ticks)
system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer12.occupancy              845500                       # Layer occupancy (ticks)
system.iobus.reqLayer12.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer18.occupancy             1804476                       # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer9.occupancy              876500                       # Layer occupancy (ticks)
system.iobus.respLayer9.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer5.occupancy             2083000                       # Layer occupancy (ticks)
system.iobus.respLayer5.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer7.occupancy             1006500                       # Layer occupancy (ticks)
system.iobus.respLayer7.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              252998                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy              878000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy             1461969                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
