Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date             : Mon Oct 16 21:29:01 2017
| Host             : DESKTOP-Q08U40I running 64-bit major release  (build 9200)
| Command          : report_power -file top_bd_wrapper_power_routed.rpt -pb top_bd_wrapper_power_summary_routed.pb -rpx top_bd_wrapper_power_routed.rpx
| Design           : top_bd_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.855 |
| Dynamic (W)              | 1.722 |
| Device Static (W)        | 0.134 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 63.6  |
| Junction Temperature (C) | 46.4  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.034 |        3 |       --- |             --- |
| Slice Logic             |     0.029 |    27900 |       --- |             --- |
|   LUT as Logic          |     0.027 |    11618 |     17600 |           66.01 |
|   Register              |     0.001 |    11128 |     35200 |           31.61 |
|   CARRY4                |    <0.001 |      791 |      4400 |           17.98 |
|   LUT as Shift Register |    <0.001 |       69 |      6000 |            1.15 |
|   F7/F8 Muxes           |    <0.001 |       27 |     17600 |            0.15 |
|   Others                |     0.000 |     2016 |       --- |             --- |
| Signals                 |     0.038 |    23140 |       --- |             --- |
| Block RAM               |     0.004 |        7 |        60 |           11.67 |
| DSPs                    |     0.039 |       66 |        80 |           82.50 |
| I/O                     |     0.021 |       32 |       100 |           32.00 |
| PS7                     |     1.556 |        1 |       --- |             --- |
| Static Power            |     0.134 |          |           |                 |
| Total                   |     1.855 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.152 |       0.144 |      0.008 |
| Vccaux    |       1.800 |     0.013 |       0.001 |      0.012 |
| Vcco33    |       3.300 |     0.007 |       0.006 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.735 |       0.703 |      0.032 |
| Vccpaux   |       1.800 |     0.085 |       0.074 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.458 |       0.456 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-----------------------------------------------------------+-----------------+
| Clock      | Domain                                                    | Constraint (ns) |
+------------+-----------------------------------------------------------+-----------------+
| clk_fpga_0 | top_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
+------------+-----------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------------+-----------+
| Name                                                             | Power (W) |
+------------------------------------------------------------------+-----------+
| top_bd_wrapper                                                   |     1.722 |
|   top_bd_i                                                       |     1.701 |
|     abc2dq_0                                                     |     0.040 |
|       U0                                                         |     0.040 |
|         abc2alphaBeta2dq_g8j_U18                                 |    <0.001 |
|           abc2alphaBeta2dq_ap_fpext_0_no_dsp_32_u                |    <0.001 |
|             U0                                                   |    <0.001 |
|               i_synth                                            |    <0.001 |
|                 FLT_TO_FLT_OP.SPD.OP                             |    <0.001 |
|                   EXP                                            |    <0.001 |
|                     COND_DET                                     |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET               |    <0.001 |
|                         CARRY_ZERO_DET                           |    <0.001 |
|         abc2alphaBeta2dq_g8j_U19                                 |    <0.001 |
|           abc2alphaBeta2dq_ap_fpext_0_no_dsp_32_u                |    <0.001 |
|             U0                                                   |    <0.001 |
|               i_synth                                            |    <0.001 |
|                 FLT_TO_FLT_OP.SPD.OP                             |    <0.001 |
|                   EXP                                            |    <0.001 |
|                     COND_DET                                     |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET               |    <0.001 |
|                         CARRY_ZERO_DET                           |    <0.001 |
|         grp_getDQ_fu_285                                         |     0.026 |
|           abc2alphaBeta2dq_cud_x_U10                             |     0.004 |
|             abc2alphaBeta2dq_ap_fmul_2_max_dsp_32_u              |     0.003 |
|               U0                                                 |     0.003 |
|                 i_synth                                          |     0.003 |
|                   MULT.OP                                        |     0.003 |
|                     EXP                                          |    <0.001 |
|                       COND_DET_A                                 |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                       COND_DET_B                                 |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                       EXP_ADD.C_CHAIN                            |    <0.001 |
|                       EXP_PRE_RND_DEL                            |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       IP_SIGN_DELAY                              |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       SIG_DELAY                                  |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       STATE_DELAY                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                     MULT                                         |     0.002 |
|                       DSP48E1_SPD_SGL_VARIANT.FIX_MULT           |     0.002 |
|                         DSP1                                     |    <0.001 |
|                         DSP2                                     |     0.001 |
|                     OP                                           |    <0.001 |
|                     R_AND_R                                      |    <0.001 |
|                       LAT_OPT.FULL.R_AND_R                       |    <0.001 |
|                         DSP48E1_SGL_EXP_IP.OLD_ADD.ADD           |    <0.001 |
|           abc2alphaBeta2dq_cud_x_U7                              |     0.002 |
|             abc2alphaBeta2dq_ap_fmul_2_max_dsp_32_u              |     0.002 |
|               U0                                                 |     0.002 |
|                 i_synth                                          |     0.002 |
|                   MULT.OP                                        |     0.002 |
|                     EXP                                          |    <0.001 |
|                       COND_DET_A                                 |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                       COND_DET_B                                 |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                       EXP_ADD.C_CHAIN                            |    <0.001 |
|                       EXP_PRE_RND_DEL                            |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       IP_SIGN_DELAY                              |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       SIG_DELAY                                  |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       STATE_DELAY                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                     MULT                                         |    <0.001 |
|                       DSP48E1_SPD_SGL_VARIANT.FIX_MULT           |    <0.001 |
|                         DSP1                                     |    <0.001 |
|                         DSP2                                     |    <0.001 |
|                     OP                                           |    <0.001 |
|                     R_AND_R                                      |    <0.001 |
|                       LAT_OPT.FULL.R_AND_R                       |    <0.001 |
|                         DSP48E1_SGL_EXP_IP.OLD_ADD.ADD           |    <0.001 |
|           abc2alphaBeta2dq_cud_x_U8                              |     0.004 |
|             abc2alphaBeta2dq_ap_fmul_2_max_dsp_32_u              |     0.004 |
|               U0                                                 |     0.004 |
|                 i_synth                                          |     0.004 |
|                   MULT.OP                                        |     0.004 |
|                     EXP                                          |    <0.001 |
|                       COND_DET_A                                 |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                       COND_DET_B                                 |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                       EXP_ADD.C_CHAIN                            |    <0.001 |
|                       EXP_PRE_RND_DEL                            |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       IP_SIGN_DELAY                              |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       SIG_DELAY                                  |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       STATE_DELAY                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                     MULT                                         |     0.002 |
|                       DSP48E1_SPD_SGL_VARIANT.FIX_MULT           |     0.002 |
|                         DSP1                                     |    <0.001 |
|                         DSP2                                     |     0.002 |
|                     OP                                           |    <0.001 |
|                     R_AND_R                                      |     0.001 |
|                       LAT_OPT.FULL.R_AND_R                       |     0.001 |
|                         DSP48E1_SGL_EXP_IP.OLD_ADD.ADD           |     0.001 |
|           abc2alphaBeta2dq_cud_x_U9                              |     0.003 |
|             abc2alphaBeta2dq_ap_fmul_2_max_dsp_32_u              |     0.003 |
|               U0                                                 |     0.003 |
|                 i_synth                                          |     0.003 |
|                   MULT.OP                                        |     0.003 |
|                     EXP                                          |    <0.001 |
|                       COND_DET_A                                 |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                       COND_DET_B                                 |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                       EXP_ADD.C_CHAIN                            |    <0.001 |
|                       EXP_PRE_RND_DEL                            |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       IP_SIGN_DELAY                              |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       SIG_DELAY                                  |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       STATE_DELAY                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                     MULT                                         |     0.002 |
|                       DSP48E1_SPD_SGL_VARIANT.FIX_MULT           |     0.002 |
|                         DSP1                                     |    <0.001 |
|                         DSP2                                     |     0.002 |
|                     OP                                           |    <0.001 |
|                     R_AND_R                                      |    <0.001 |
|                       LAT_OPT.FULL.R_AND_R                       |    <0.001 |
|                         DSP48E1_SGL_EXP_IP.OLD_ADD.ADD           |    <0.001 |
|           abc2alphaBeta2dq_eOg_U5                                |     0.005 |
|             abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32_u         |     0.005 |
|               U0                                                 |     0.005 |
|                 i_synth                                          |     0.005 |
|                   ADDSUB_OP.ADDSUB                               |     0.005 |
|                     SPEED_OP.DSP.OP                              |     0.005 |
|                       A_IP_DELAY                                 |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       B_IP_DELAY                                 |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       DSP48E1_BODY.ALIGN_ADD                     |     0.002 |
|                         DSP2                                     |     0.002 |
|                         ZERO_14_DET.CARRY_MUX                    |     0.000 |
|                         ZERO_14_DET.ZERO_DET                     |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                         Z_14_LZD_DELAY                           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                       DSP48E1_BODY.EXP                           |     0.001 |
|                         A_EXP_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         A_SIGN_DELAY                             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         BMA_EXP_DELAY                            |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         B_EXP_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         B_SIGN_DELAY                             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         CANCELLATION_DELAY                       |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         COND_DET_A                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                             CARRY_ZERO_DET                       |    <0.001 |
|                         COND_DET_B                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                             CARRY_ZERO_DET                       |    <0.001 |
|                         DET_SIGN_DELAY                           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_OFF.LRG_EXP_DELAY                    |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_OFF.STRUCT_ADD                       |    <0.001 |
|                         NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         NUMB_CMP                                 |    <0.001 |
|                           NOT_FAST.CMP                           |    <0.001 |
|                             C_CHAIN                              |    <0.001 |
|                         STATE_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         SUB_DELAY                                |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         merged_sub_mux.STRUCT_ADD                |    <0.001 |
|                       DSP48E1_BODY.NORM_RND                      |     0.001 |
|                         FULL_USAGE_DSP.LOD                       |    <0.001 |
|                         FULL_USAGE_DSP.MSBS_DELAY                |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         FULL_USAGE_DSP.ROUND_BIT_DELAY           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         FULL_USAGE_DSP.SHIFT_RND                 |     0.001 |
|           abc2alphaBeta2dq_eOg_U6                                |     0.006 |
|             abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32_u         |     0.006 |
|               U0                                                 |     0.006 |
|                 i_synth                                          |     0.006 |
|                   ADDSUB_OP.ADDSUB                               |     0.006 |
|                     SPEED_OP.DSP.OP                              |     0.006 |
|                       A_IP_DELAY                                 |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       B_IP_DELAY                                 |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       DSP48E1_BODY.ALIGN_ADD                     |     0.002 |
|                         DSP2                                     |     0.002 |
|                         ZERO_14_DET.CARRY_MUX                    |     0.000 |
|                         ZERO_14_DET.ZERO_DET                     |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                         Z_14_LZD_DELAY                           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                       DSP48E1_BODY.EXP                           |     0.002 |
|                         A_EXP_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         A_SIGN_DELAY                             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         BMA_EXP_DELAY                            |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         B_EXP_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         B_SIGN_DELAY                             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         CANCELLATION_DELAY                       |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         COND_DET_A                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                             CARRY_ZERO_DET                       |    <0.001 |
|                         COND_DET_B                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                             CARRY_ZERO_DET                       |    <0.001 |
|                         DET_SIGN_DELAY                           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_OFF.LRG_EXP_DELAY                    |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_OFF.STRUCT_ADD                       |    <0.001 |
|                         NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         NUMB_CMP                                 |    <0.001 |
|                           NOT_FAST.CMP                           |    <0.001 |
|                             C_CHAIN                              |    <0.001 |
|                         STATE_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         SUB_DELAY                                |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         merged_sub_mux.STRUCT_ADD                |    <0.001 |
|                       DSP48E1_BODY.NORM_RND                      |     0.001 |
|                         FULL_USAGE_DSP.LOD                       |    <0.001 |
|                         FULL_USAGE_DSP.MSBS_DELAY                |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         FULL_USAGE_DSP.ROUND_BIT_DELAY           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         FULL_USAGE_DSP.SHIFT_RND                 |     0.001 |
|           abc2alphaBeta2dq_fYi_U11                               |    <0.001 |
|             abc2alphaBeta2dq_ap_sitofp_4_no_dsp_32_u             |    <0.001 |
|               U0                                                 |    <0.001 |
|                 i_synth                                          |    <0.001 |
|                   FIX_TO_FLT_OP.SPD.OP                           |    <0.001 |
|                     EXP                                          |    <0.001 |
|                       ZERO_DELAY                                 |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       a_is_signed.IP_SIGN_DELAY                  |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                     FIXED_DATA_SIGNED.M_ABS                      |    <0.001 |
|                       Q_DEL                                      |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                     LZE                                          |    <0.001 |
|                       ENCODE[0].DIST_DEL                         |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       ENCODE[1].DIST_DEL                         |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       ENCODE[1].MUX_0                            |    <0.001 |
|                         OP_DEL                                   |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                       ZERO_DET_CC_1                              |    <0.001 |
|                       ZERO_DET_CC_2.CC                           |    <0.001 |
|                     NEED_Z_DET.Z_DET                             |    <0.001 |
|                       ENCODE[1].Z_DET_DEL                        |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       Z_C_DEL                                    |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                     NORM_SHIFT                                   |    <0.001 |
|                       MUX_LOOP[1].DEL_SHIFT                      |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                     OP                                           |    <0.001 |
|                     ROUND                                        |    <0.001 |
|                       LOGIC.RND1                                 |    <0.001 |
|                       LOGIC.RND2                                 |    <0.001 |
|                       RND_BIT_GEN                                |     0.000 |
|                         NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1      |     0.000 |
|                     Z_C_DEL                                      |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|           abc2alphaBeta2dq_fYi_U12                               |    <0.001 |
|             abc2alphaBeta2dq_ap_sitofp_4_no_dsp_32_u             |    <0.001 |
|               U0                                                 |    <0.001 |
|                 i_synth                                          |    <0.001 |
|                   FIX_TO_FLT_OP.SPD.OP                           |    <0.001 |
|                     EXP                                          |    <0.001 |
|                       ZERO_DELAY                                 |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       a_is_signed.IP_SIGN_DELAY                  |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                     FIXED_DATA_SIGNED.M_ABS                      |    <0.001 |
|                       Q_DEL                                      |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                     LZE                                          |    <0.001 |
|                       ENCODE[0].DIST_DEL                         |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       ENCODE[1].DIST_DEL                         |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       ENCODE[1].MUX_0                            |    <0.001 |
|                         OP_DEL                                   |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                       ZERO_DET_CC_1                              |    <0.001 |
|                       ZERO_DET_CC_2.CC                           |    <0.001 |
|                     NEED_Z_DET.Z_DET                             |    <0.001 |
|                       ENCODE[1].Z_DET_DEL                        |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       Z_C_DEL                                    |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                     NORM_SHIFT                                   |    <0.001 |
|                       MUX_LOOP[1].DEL_SHIFT                      |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                     OP                                           |    <0.001 |
|                     ROUND                                        |    <0.001 |
|                       LOGIC.RND1                                 |    <0.001 |
|                       LOGIC.RND2                                 |    <0.001 |
|                       RND_BIT_GEN                                |     0.000 |
|                         NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1      |     0.000 |
|                     Z_C_DEL                                      |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|         grp_getRealValue_fu_240                                  |     0.008 |
|           abc2alphaBeta2dq_bkb_U0                                |     0.004 |
|             abc2alphaBeta2dq_ap_fadd_3_full_dsp_32_u             |     0.004 |
|               U0                                                 |     0.004 |
|                 i_synth                                          |     0.004 |
|                   ADDSUB_OP.ADDSUB                               |     0.004 |
|                     SPEED_OP.DSP.OP                              |     0.004 |
|                       A_IP_DELAY                                 |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       B_IP_DELAY                                 |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       DSP48E1_BODY.ALIGN_ADD                     |     0.002 |
|                         DSP2                                     |     0.002 |
|                         ZERO_14_DET.CARRY_MUX                    |     0.000 |
|                         ZERO_14_DET.ZERO_DET                     |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                         Z_14_LZD_DELAY                           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                       DSP48E1_BODY.EXP                           |     0.001 |
|                         A_EXP_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         A_SIGN_DELAY                             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         BMA_EXP_DELAY                            |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         CANCELLATION_DELAY                       |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         COND_DET_A                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                             CARRY_ZERO_DET                       |    <0.001 |
|                         COND_DET_B                               |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                             i_pipe                               |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                             CARRY_ZERO_DET                       |    <0.001 |
|                         DET_SIGN_DELAY                           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_OFF.LRG_EXP_DELAY                    |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_OFF.STRUCT_ADD                       |    <0.001 |
|                         NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         NUMB_CMP                                 |    <0.001 |
|                           NOT_FAST.CMP                           |    <0.001 |
|                             C_CHAIN                              |    <0.001 |
|                         STATE_DELAY                              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         SUB_DELAY                                |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         merged_sub_mux.STRUCT_ADD                |    <0.001 |
|                       DSP48E1_BODY.NORM_RND                      |     0.001 |
|                         FULL_USAGE_DSP.LOD                       |    <0.001 |
|                         FULL_USAGE_DSP.MSBS_DELAY                |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         FULL_USAGE_DSP.ROUND_BIT_DELAY           |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         FULL_USAGE_DSP.SHIFT_RND                 |     0.001 |
|           abc2alphaBeta2dq_cud_U1                                |     0.003 |
|             abc2alphaBeta2dq_ap_fmul_2_max_dsp_32_u              |     0.003 |
|               U0                                                 |     0.003 |
|                 i_synth                                          |     0.003 |
|                   MULT.OP                                        |     0.003 |
|                     EXP                                          |    <0.001 |
|                       COND_DET_A                                 |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                       COND_DET_B                                 |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                       EXP_ADD.C_CHAIN                            |    <0.001 |
|                       EXP_PRE_RND_DEL                            |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       IP_SIGN_DELAY                              |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       SIG_DELAY                                  |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       STATE_DELAY                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                     MULT                                         |     0.001 |
|                       DSP48E1_SPD_SGL_VARIANT.FIX_MULT           |     0.001 |
|                         DSP1                                     |    <0.001 |
|                         DSP2                                     |     0.001 |
|                     OP                                           |    <0.001 |
|                     R_AND_R                                      |    <0.001 |
|                       LAT_OPT.FULL.R_AND_R                       |    <0.001 |
|                         DSP48E1_SGL_EXP_IP.OLD_ADD.ADD           |    <0.001 |
|           abc2alphaBeta2dq_dEe_U2                                |    <0.001 |
|             abc2alphaBeta2dq_ap_sitofp_4_no_dsp_32_u             |    <0.001 |
|               U0                                                 |    <0.001 |
|                 i_synth                                          |    <0.001 |
|                   FIX_TO_FLT_OP.SPD.OP                           |    <0.001 |
|                     EXP                                          |    <0.001 |
|                       ZERO_DELAY                                 |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                     FIXED_DATA_SIGNED.M_ABS                      |    <0.001 |
|                       Q_DEL                                      |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                     LZE                                          |    <0.001 |
|                       ENCODE[0].DIST_DEL                         |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       ENCODE[1].DIST_DEL                         |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       ENCODE[1].MUX_0                            |    <0.001 |
|                         OP_DEL                                   |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                       ZERO_DET_CC_1                              |    <0.001 |
|                       ZERO_DET_CC_2.CC                           |    <0.001 |
|                     NEED_Z_DET.Z_DET                             |    <0.001 |
|                       ENCODE[1].Z_DET_DEL                        |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       Z_C_DEL                                    |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                     NORM_SHIFT                                   |    <0.001 |
|                       MUX_LOOP[1].DEL_SHIFT                      |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                     OP                                           |    <0.001 |
|                     ROUND                                        |    <0.001 |
|                       LOGIC.RND1                                 |    <0.001 |
|                       LOGIC.RND2                                 |    <0.001 |
|                       RND_BIT_GEN                                |     0.000 |
|                         NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1      |     0.000 |
|                     Z_C_DEL                                      |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|     adc_interface_0                                              |    <0.001 |
|       U0                                                         |    <0.001 |
|     axi_bram_ctrl_0                                              |    <0.001 |
|       U0                                                         |    <0.001 |
|         gext_inst.abcv4_0_ext_inst                               |    <0.001 |
|           GEN_AXI4LITE.I_AXI_LITE                                |    <0.001 |
|     blk_mem_gen_0                                                |    <0.001 |
|       U0                                                         |    <0.001 |
|         inst_blk_mem_gen                                         |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen                   |    <0.001 |
|             valid.cstr                                           |    <0.001 |
|               ramloop[0].ram.r                                   |    <0.001 |
|                 prim_noinit.ram                                  |    <0.001 |
|               ramloop[1].ram.r                                   |    <0.001 |
|                 prim_noinit.ram                                  |    <0.001 |
|               ramloop[2].ram.r                                   |    <0.001 |
|                 prim_noinit.ram                                  |    <0.001 |
|               ramloop[3].ram.r                                   |    <0.001 |
|                 prim_noinit.ram                                  |    <0.001 |
|     cordic_0                                                     |     0.007 |
|       U0                                                         |     0.007 |
|         i_synth                                                  |     0.007 |
|           i_nd_to_rdy                                            |    <0.001 |
|           i_synth                                                |     0.007 |
|             gen_cordic.cordic_engine                             |     0.004 |
|               gen_wser_arch.eng                                  |     0.004 |
|                 atan_rom                                         |    <0.001 |
|                 cntrl                                            |    <0.001 |
|                   cntrl                                          |    <0.001 |
|                     gen_cnt_enable                               |    <0.001 |
|                     gen_cnt_ext                                  |    <0.001 |
|                       inst                                       |    <0.001 |
|                         i_baseblox.i_baseblox_addsub             |    <0.001 |
|                           no_pipelining.the_addsub               |    <0.001 |
|                             i_lut6.i_lut6_addsub                 |    <0.001 |
|                               i_q.i_simple.qreg                  |    <0.001 |
|                     gen_cnt_int                                  |    <0.001 |
|                       inst                                       |    <0.001 |
|                         i_baseblox.i_baseblox_addsub             |    <0.001 |
|                           no_pipelining.the_addsub               |    <0.001 |
|                             i_lut6.i_lut6_addsub                 |    <0.001 |
|                               i_q.i_simple.qreg                  |    <0.001 |
|                     gen_cnt_reg                                  |    <0.001 |
|                     gen_rdy_pre_tmp                              |    <0.001 |
|                   gen_cntrl_vect_dly.gen_ctrl_vect_int           |    <0.001 |
|                   gen_nd_in_gen                                  |    <0.001 |
|                   gen_nd_tmp                                     |    <0.001 |
|                   gen_rdy_tmp                                    |    <0.001 |
|                   gen_rfd_tmp                                    |    <0.001 |
|                 data_acc                                         |     0.003 |
|                   x_plus_y_shift                                 |     0.002 |
|                     inst                                         |    <0.001 |
|                       i_baseblox.i_baseblox_addsub               |    <0.001 |
|                         no_pipelining.the_addsub                 |    <0.001 |
|                           i_lut6.i_lut6_addsub                   |    <0.001 |
|                             i_q.i_simple.qreg                    |    <0.001 |
|                   y_plus_x_shift                                 |     0.002 |
|                     inst                                         |    <0.001 |
|                       i_baseblox.i_baseblox_addsub               |    <0.001 |
|                         no_pipelining.the_addsub                 |    <0.001 |
|                           i_lut6.i_lut6_addsub                   |    <0.001 |
|                             i_q.i_simple.qreg                    |    <0.001 |
|                 phase_acc                                        |    <0.001 |
|                   phase_acc                                      |    <0.001 |
|                     inst                                         |    <0.001 |
|                       i_baseblox.i_baseblox_addsub               |    <0.001 |
|                         no_pipelining.the_addsub                 |    <0.001 |
|                           i_lut6.i_lut6_addsub                   |    <0.001 |
|                             i_q.i_simple.qreg                    |    <0.001 |
|             gen_cordic.input_stage                               |    <0.001 |
|               gen_rotation.gen_rot_control.gen_quad_cr           |    <0.001 |
|               gen_rotation.gen_rot_phase.gen_phase_1_4quad       |    <0.001 |
|                 inst                                             |    <0.001 |
|                   i_baseblox.i_baseblox_addsub                   |    <0.001 |
|                     no_pipelining.the_addsub                     |    <0.001 |
|                       i_lut6.i_lut6_addsub                       |    <0.001 |
|                         i_q.i_simple.qreg                        |    <0.001 |
|               gen_rotation.gen_rot_phase.gen_phase_2_4quad       |    <0.001 |
|                 inst                                             |    <0.001 |
|                   i_baseblox.i_baseblox_addsub                   |    <0.001 |
|                     no_pipelining.the_addsub                     |    <0.001 |
|                       i_lut6.i_lut6_addsub                       |    <0.001 |
|                         i_q.i_simple.qreg                        |    <0.001 |
|               gen_rotation.gen_rot_phase.gen_phase_3_4quad       |    <0.001 |
|                 inst                                             |    <0.001 |
|                   i_baseblox.i_baseblox_addsub                   |    <0.001 |
|                     no_pipelining.the_addsub                     |    <0.001 |
|                       i_lut6.i_lut6_addsub                       |    <0.001 |
|                         i_q.i_simple.qreg                        |    <0.001 |
|               gen_rotation.gen_rot_phase.gen_phase_4quad         |    <0.001 |
|                 inst                                             |    <0.001 |
|                   i_baseblox.i_baseblox_addsub                   |    <0.001 |
|                     no_pipelining.the_addsub                     |    <0.001 |
|                       i_lut6.i_lut6_addsub                       |    <0.001 |
|                         i_q.i_simple.qreg                        |    <0.001 |
|               gen_rotation.gen_rot_phase.gen_phase_cr            |    <0.001 |
|               gen_rotation.gen_rot_phase.gen_phase_int_dly       |    <0.001 |
|             gen_cordic.output_stage                              |     0.002 |
|               gen_rotation.gen_rdy_cr                            |    <0.001 |
|               gen_rotation.gen_rotate.gen_data_x_addsub          |    <0.001 |
|                 inst                                             |    <0.001 |
|                   i_baseblox.i_baseblox_addsub                   |    <0.001 |
|                     no_pipelining.the_addsub                     |    <0.001 |
|                       i_lut6.i_lut6_addsub                       |    <0.001 |
|                         i_q.i_simple.qreg                        |    <0.001 |
|               gen_rotation.gen_rotate.gen_data_x_cr              |    <0.001 |
|               gen_rotation.gen_rotate.gen_data_y_addsub          |    <0.001 |
|                 inst                                             |    <0.001 |
|                   i_baseblox.i_baseblox_addsub                   |    <0.001 |
|                     no_pipelining.the_addsub                     |    <0.001 |
|                       i_lut6.i_lut6_addsub                       |    <0.001 |
|                         i_q.i_simple.qreg                        |    <0.001 |
|               gen_rotation.gen_rotate.gen_data_y_cr              |    <0.001 |
|               gen_rotation.gen_rotate.gen_swap_x_y_reg           |    <0.001 |
|               gen_x_out.round                                    |    <0.001 |
|                 gen_round_pos_neg_inf.adder                      |    <0.001 |
|                   inst                                           |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                 |    <0.001 |
|                       no_pipelining.the_addsub                   |    <0.001 |
|                         i_lut6.i_lut6_addsub                     |    <0.001 |
|                           i_q.i_simple.qreg                      |    <0.001 |
|               gen_y_out.round                                    |    <0.001 |
|                 gen_round_pos_neg_inf.adder                      |    <0.001 |
|                   inst                                           |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                 |    <0.001 |
|                       no_pipelining.the_addsub                   |    <0.001 |
|                         i_lut6.i_lut6_addsub                     |    <0.001 |
|                           i_q.i_simple.qreg                      |    <0.001 |
|     current_ctrl_dq_0                                            |     0.017 |
|       U0                                                         |     0.017 |
|         current_ctrl_dq_AXILiteS_s_axi_U                         |     0.001 |
|         current_ctrl_dq_fbkb_U0                                  |     0.005 |
|           current_ctrl_dq_ap_faddfsub_3_full_dsp_32_u            |     0.004 |
|             U0                                                   |     0.004 |
|               i_synth                                            |     0.004 |
|                 ADDSUB_OP.ADDSUB                                 |     0.004 |
|                   SPEED_OP.DSP.OP                                |     0.004 |
|                     A_IP_DELAY                                   |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     B_IP_DELAY                                   |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     DSP48E1_BODY.ALIGN_ADD                       |    <0.001 |
|                       DSP2                                       |    <0.001 |
|                       ZERO_14_DET.CARRY_MUX                      |     0.000 |
|                       ZERO_14_DET.ZERO_DET                       |    <0.001 |
|                         CARRY_ZERO_DET                           |    <0.001 |
|                       Z_14_LZD_DELAY                             |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                     DSP48E1_BODY.EXP                             |     0.002 |
|                       A_EXP_DELAY                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       A_SIGN_DELAY                               |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       BMA_EXP_DELAY                              |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       B_EXP_DELAY                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       B_SIGN_DELAY                               |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       CANCELLATION_DELAY                         |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       COND_DET_A                                 |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                       COND_DET_B                                 |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                       DET_SIGN_DELAY                             |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       EXP_OFF.LRG_EXP_DELAY                      |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       EXP_OFF.STRUCT_ADD                         |    <0.001 |
|                       NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY   |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       NUMB_CMP                                   |    <0.001 |
|                         NOT_FAST.CMP                             |    <0.001 |
|                           C_CHAIN                                |    <0.001 |
|                       STATE_DELAY                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       SUB_DELAY                                  |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       merged_sub_mux.STRUCT_ADD                  |    <0.001 |
|                     DSP48E1_BODY.NORM_RND                        |    <0.001 |
|                       FULL_USAGE_DSP.LOD                         |    <0.001 |
|                       FULL_USAGE_DSP.MSBS_DELAY                  |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       FULL_USAGE_DSP.ROUND_BIT_DELAY             |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       FULL_USAGE_DSP.SHIFT_RND                   |    <0.001 |
|         current_ctrl_dq_fcud_U1                                  |     0.004 |
|           current_ctrl_dq_ap_fmul_2_max_dsp_32_u                 |     0.004 |
|             U0                                                   |     0.004 |
|               i_synth                                            |     0.004 |
|                 MULT.OP                                          |     0.004 |
|                   EXP                                            |    <0.001 |
|                     COND_DET_A                                   |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET               |    <0.001 |
|                         CARRY_ZERO_DET                           |    <0.001 |
|                     COND_DET_B                                   |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET               |    <0.001 |
|                         CARRY_ZERO_DET                           |    <0.001 |
|                     EXP_ADD.C_CHAIN                              |    <0.001 |
|                     EXP_PRE_RND_DEL                              |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     IP_SIGN_DELAY                                |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     SIG_DELAY                                    |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     STATE_DELAY                                  |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                   MULT                                           |     0.002 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT             |     0.002 |
|                       DSP1                                       |    <0.001 |
|                       DSP2                                       |     0.001 |
|                   OP                                             |    <0.001 |
|                   R_AND_R                                        |    <0.001 |
|                     LAT_OPT.FULL.R_AND_R                         |    <0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD             |    <0.001 |
|         current_ctrl_dq_fcud_U2                                  |     0.003 |
|           current_ctrl_dq_ap_fmul_2_max_dsp_32_u                 |     0.003 |
|             U0                                                   |     0.003 |
|               i_synth                                            |     0.003 |
|                 MULT.OP                                          |     0.003 |
|                   EXP                                            |    <0.001 |
|                     COND_DET_A                                   |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET               |    <0.001 |
|                         CARRY_ZERO_DET                           |    <0.001 |
|                     COND_DET_B                                   |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET               |    <0.001 |
|                         CARRY_ZERO_DET                           |    <0.001 |
|                     EXP_ADD.C_CHAIN                              |    <0.001 |
|                     EXP_PRE_RND_DEL                              |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     IP_SIGN_DELAY                                |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     SIG_DELAY                                    |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     STATE_DELAY                                  |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                   MULT                                           |     0.002 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT             |     0.002 |
|                       DSP1                                       |    <0.001 |
|                       DSP2                                       |     0.001 |
|                   OP                                             |    <0.001 |
|                   R_AND_R                                        |    <0.001 |
|                     LAT_OPT.FULL.R_AND_R                         |    <0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD             |    <0.001 |
|         current_ctrl_dq_fdEe_U3                                  |    <0.001 |
|           current_ctrl_dq_ap_fcmp_0_no_dsp_32_u                  |    <0.001 |
|             U0                                                   |    <0.001 |
|               i_synth                                            |    <0.001 |
|                 COMP_OP.SPD.OP                                   |    <0.001 |
|                   STRUCT_CMP.A_EQ_B_DET                          |    <0.001 |
|                     WIDE_AND                                     |    <0.001 |
|                   STRUCT_CMP.A_EXP_ALL_ONE_DET                   |    <0.001 |
|                     CARRY_ZERO_DET                               |    <0.001 |
|                   STRUCT_CMP.A_FRAC_NOT_ZERO_DET                 |    <0.001 |
|                     WIDE_NOR                                     |    <0.001 |
|                   STRUCT_CMP.A_GT_B_DET                          |    <0.001 |
|                     C_CHAIN                                      |    <0.001 |
|                   STRUCT_CMP.B_EXP_ALL_ONE_DET                   |    <0.001 |
|                     CARRY_ZERO_DET                               |    <0.001 |
|                   STRUCT_CMP.B_FRAC_NOT_ZERO_DET                 |    <0.001 |
|                     WIDE_NOR                                     |    <0.001 |
|                   STRUCT_CMP.EXP_ALL_ZERO_DET                    |    <0.001 |
|                     CARRY_ZERO_DET                               |    <0.001 |
|         current_ctrl_dq_fdEe_U4                                  |    <0.001 |
|           current_ctrl_dq_ap_fcmp_0_no_dsp_32_u                  |    <0.001 |
|             U0                                                   |    <0.001 |
|               i_synth                                            |    <0.001 |
|                 COMP_OP.SPD.OP                                   |    <0.001 |
|                   STRUCT_CMP.A_EQ_B_DET                          |    <0.001 |
|                     WIDE_AND                                     |    <0.001 |
|                   STRUCT_CMP.A_EXP_ALL_ONE_DET                   |    <0.001 |
|                     CARRY_ZERO_DET                               |    <0.001 |
|                   STRUCT_CMP.A_FRAC_NOT_ZERO_DET                 |    <0.001 |
|                     WIDE_NOR                                     |    <0.001 |
|                   STRUCT_CMP.A_GT_B_DET                          |    <0.001 |
|                     C_CHAIN                                      |    <0.001 |
|                   STRUCT_CMP.B_EXP_ALL_ONE_DET                   |    <0.001 |
|                     CARRY_ZERO_DET                               |    <0.001 |
|                   STRUCT_CMP.B_FRAC_NOT_ZERO_DET                 |    <0.001 |
|                     WIDE_NOR                                     |    <0.001 |
|                   STRUCT_CMP.EXP_ALL_ZERO_DET                    |    <0.001 |
|                     CARRY_ZERO_DET                               |    <0.001 |
|     dq2alphaBeta2abc_0                                           |     0.023 |
|       U0                                                         |     0.023 |
|         dq2alphaBeta2abc_bkb_U0                                  |     0.005 |
|           dq2alphaBeta2abc_ap_faddfsub_3_full_dsp_32_u           |     0.005 |
|             U0                                                   |     0.005 |
|               i_synth                                            |     0.005 |
|                 ADDSUB_OP.ADDSUB                                 |     0.005 |
|                   SPEED_OP.DSP.OP                                |     0.005 |
|                     A_IP_DELAY                                   |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     B_IP_DELAY                                   |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     DSP48E1_BODY.ALIGN_ADD                       |     0.002 |
|                       DSP2                                       |     0.002 |
|                       ZERO_14_DET.CARRY_MUX                      |     0.000 |
|                       ZERO_14_DET.ZERO_DET                       |     0.000 |
|                         CARRY_ZERO_DET                           |     0.000 |
|                       Z_14_LZD_DELAY                             |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                     DSP48E1_BODY.EXP                             |     0.001 |
|                       A_EXP_DELAY                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       A_SIGN_DELAY                               |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       BMA_EXP_DELAY                              |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       B_EXP_DELAY                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       B_SIGN_DELAY                               |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       CANCELLATION_DELAY                         |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       COND_DET_A                                 |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                       COND_DET_B                                 |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                       DET_SIGN_DELAY                             |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       EXP_OFF.LRG_EXP_DELAY                      |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       EXP_OFF.STRUCT_ADD                         |    <0.001 |
|                       NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY   |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       NUMB_CMP                                   |    <0.001 |
|                         NOT_FAST.CMP                             |    <0.001 |
|                           C_CHAIN                                |    <0.001 |
|                       STATE_DELAY                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       SUB_DELAY                                  |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       merged_sub_mux.STRUCT_ADD                  |    <0.001 |
|                     DSP48E1_BODY.NORM_RND                        |     0.001 |
|                       FULL_USAGE_DSP.LOD                         |    <0.001 |
|                       FULL_USAGE_DSP.MSBS_DELAY                  |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       FULL_USAGE_DSP.ROUND_BIT_DELAY             |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       FULL_USAGE_DSP.SHIFT_RND                   |     0.001 |
|         dq2alphaBeta2abc_bkb_U1                                  |     0.004 |
|           dq2alphaBeta2abc_ap_faddfsub_3_full_dsp_32_u           |     0.004 |
|             U0                                                   |     0.004 |
|               i_synth                                            |     0.004 |
|                 ADDSUB_OP.ADDSUB                                 |     0.004 |
|                   SPEED_OP.DSP.OP                                |     0.004 |
|                     A_IP_DELAY                                   |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     B_IP_DELAY                                   |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     DSP48E1_BODY.ALIGN_ADD                       |     0.002 |
|                       DSP2                                       |     0.002 |
|                       ZERO_14_DET.CARRY_MUX                      |     0.000 |
|                       ZERO_14_DET.ZERO_DET                       |    <0.001 |
|                         CARRY_ZERO_DET                           |    <0.001 |
|                       Z_14_LZD_DELAY                             |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                     DSP48E1_BODY.EXP                             |    <0.001 |
|                       A_EXP_DELAY                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       A_SIGN_DELAY                               |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       BMA_EXP_DELAY                              |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       B_EXP_DELAY                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       B_SIGN_DELAY                               |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       CANCELLATION_DELAY                         |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       COND_DET_A                                 |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                       COND_DET_B                                 |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                       DET_SIGN_DELAY                             |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       EXP_OFF.LRG_EXP_DELAY                      |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       EXP_OFF.STRUCT_ADD                         |     0.000 |
|                       NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY   |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       NUMB_CMP                                   |    <0.001 |
|                         NOT_FAST.CMP                             |    <0.001 |
|                           C_CHAIN                                |    <0.001 |
|                       STATE_DELAY                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       SUB_DELAY                                  |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       merged_sub_mux.STRUCT_ADD                  |     0.000 |
|                     DSP48E1_BODY.NORM_RND                        |     0.002 |
|                       FULL_USAGE_DSP.LOD                         |    <0.001 |
|                       FULL_USAGE_DSP.MSBS_DELAY                  |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       FULL_USAGE_DSP.ROUND_BIT_DELAY             |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       FULL_USAGE_DSP.SHIFT_RND                   |     0.002 |
|         dq2alphaBeta2abc_cud_U2                                  |     0.003 |
|           dq2alphaBeta2abc_ap_fmul_2_max_dsp_32_u                |     0.003 |
|             U0                                                   |     0.003 |
|               i_synth                                            |     0.003 |
|                 MULT.OP                                          |     0.003 |
|                   EXP                                            |    <0.001 |
|                     COND_DET_A                                   |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET               |    <0.001 |
|                         CARRY_ZERO_DET                           |    <0.001 |
|                     COND_DET_B                                   |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET               |    <0.001 |
|                         CARRY_ZERO_DET                           |    <0.001 |
|                     EXP_ADD.C_CHAIN                              |    <0.001 |
|                     EXP_PRE_RND_DEL                              |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     IP_SIGN_DELAY                                |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     SIG_DELAY                                    |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     STATE_DELAY                                  |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                   MULT                                           |     0.002 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT             |     0.002 |
|                       DSP1                                       |    <0.001 |
|                       DSP2                                       |     0.001 |
|                   OP                                             |    <0.001 |
|                   R_AND_R                                        |    <0.001 |
|                     LAT_OPT.FULL.R_AND_R                         |    <0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD             |    <0.001 |
|         dq2alphaBeta2abc_cud_U3                                  |     0.003 |
|           dq2alphaBeta2abc_ap_fmul_2_max_dsp_32_u                |     0.003 |
|             U0                                                   |     0.003 |
|               i_synth                                            |     0.003 |
|                 MULT.OP                                          |     0.003 |
|                   EXP                                            |    <0.001 |
|                     COND_DET_A                                   |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET               |    <0.001 |
|                         CARRY_ZERO_DET                           |    <0.001 |
|                     COND_DET_B                                   |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET               |    <0.001 |
|                         CARRY_ZERO_DET                           |    <0.001 |
|                     EXP_ADD.C_CHAIN                              |    <0.001 |
|                     EXP_PRE_RND_DEL                              |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     IP_SIGN_DELAY                                |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     SIG_DELAY                                    |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     STATE_DELAY                                  |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                   MULT                                           |     0.002 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT             |     0.002 |
|                       DSP1                                       |    <0.001 |
|                       DSP2                                       |     0.001 |
|                   OP                                             |    <0.001 |
|                   R_AND_R                                        |    <0.001 |
|                     LAT_OPT.FULL.R_AND_R                         |    <0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD             |    <0.001 |
|         dq2alphaBeta2abc_cud_U4                                  |     0.002 |
|           dq2alphaBeta2abc_ap_fmul_2_max_dsp_32_u                |     0.002 |
|             U0                                                   |     0.002 |
|               i_synth                                            |     0.002 |
|                 MULT.OP                                          |     0.002 |
|                   EXP                                            |    <0.001 |
|                     COND_DET_A                                   |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET               |    <0.001 |
|                         CARRY_ZERO_DET                           |    <0.001 |
|                     COND_DET_B                                   |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET               |    <0.001 |
|                         CARRY_ZERO_DET                           |    <0.001 |
|                     EXP_ADD.C_CHAIN                              |    <0.001 |
|                     EXP_PRE_RND_DEL                              |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     IP_SIGN_DELAY                                |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     SIG_DELAY                                    |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     STATE_DELAY                                  |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                   MULT                                           |     0.001 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT             |     0.001 |
|                       DSP1                                       |    <0.001 |
|                       DSP2                                       |     0.001 |
|                   OP                                             |    <0.001 |
|                   R_AND_R                                        |    <0.001 |
|                     LAT_OPT.FULL.R_AND_R                         |    <0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD             |    <0.001 |
|         dq2alphaBeta2abc_cud_U5                                  |     0.002 |
|           dq2alphaBeta2abc_ap_fmul_2_max_dsp_32_u                |     0.002 |
|             U0                                                   |     0.002 |
|               i_synth                                            |     0.002 |
|                 MULT.OP                                          |     0.002 |
|                   EXP                                            |    <0.001 |
|                     COND_DET_A                                   |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET               |    <0.001 |
|                         CARRY_ZERO_DET                           |    <0.001 |
|                     COND_DET_B                                   |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET               |    <0.001 |
|                         CARRY_ZERO_DET                           |    <0.001 |
|                     EXP_ADD.C_CHAIN                              |    <0.001 |
|                     EXP_PRE_RND_DEL                              |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     IP_SIGN_DELAY                                |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     SIG_DELAY                                    |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     STATE_DELAY                                  |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                   MULT                                           |     0.001 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT             |     0.001 |
|                       DSP1                                       |    <0.001 |
|                       DSP2                                       |     0.001 |
|                   OP                                             |    <0.001 |
|                   R_AND_R                                        |    <0.001 |
|                     LAT_OPT.FULL.R_AND_R                         |    <0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD             |    <0.001 |
|         dq2alphaBeta2abc_dEe_U6                                  |    <0.001 |
|           dq2alphaBeta2abc_ap_sitofp_4_no_dsp_32_u               |    <0.001 |
|             U0                                                   |    <0.001 |
|               i_synth                                            |    <0.001 |
|                 FIX_TO_FLT_OP.SPD.OP                             |    <0.001 |
|                   EXP                                            |    <0.001 |
|                     ZERO_DELAY                                   |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     a_is_signed.IP_SIGN_DELAY                    |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                   FIXED_DATA_SIGNED.M_ABS                        |    <0.001 |
|                     Q_DEL                                        |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                   LZE                                            |    <0.001 |
|                     ENCODE[0].DIST_DEL                           |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     ENCODE[1].DIST_DEL                           |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     ENCODE[1].MUX_0                              |    <0.001 |
|                       OP_DEL                                     |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                     ZERO_DET_CC_1                                |    <0.001 |
|                     ZERO_DET_CC_2.CC                             |    <0.001 |
|                   NEED_Z_DET.Z_DET                               |    <0.001 |
|                     ENCODE[1].Z_DET_DEL                          |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     Z_C_DEL                                      |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                   NORM_SHIFT                                     |    <0.001 |
|                     MUX_LOOP[1].DEL_SHIFT                        |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                   OP                                             |    <0.001 |
|                   ROUND                                          |    <0.001 |
|                     LOGIC.RND1                                   |    <0.001 |
|                     LOGIC.RND2                                   |    <0.001 |
|                     RND_BIT_GEN                                  |     0.000 |
|                       NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1        |     0.000 |
|                   Z_C_DEL                                        |    <0.001 |
|                     i_pipe                                       |    <0.001 |
|         dq2alphaBeta2abc_dEe_U7                                  |    <0.001 |
|           dq2alphaBeta2abc_ap_sitofp_4_no_dsp_32_u               |    <0.001 |
|             U0                                                   |    <0.001 |
|               i_synth                                            |    <0.001 |
|                 FIX_TO_FLT_OP.SPD.OP                             |    <0.001 |
|                   EXP                                            |    <0.001 |
|                     ZERO_DELAY                                   |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     a_is_signed.IP_SIGN_DELAY                    |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                   FIXED_DATA_SIGNED.M_ABS                        |    <0.001 |
|                     Q_DEL                                        |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                   LZE                                            |    <0.001 |
|                     ENCODE[0].DIST_DEL                           |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     ENCODE[1].DIST_DEL                           |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     ENCODE[1].MUX_0                              |    <0.001 |
|                       OP_DEL                                     |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                     ZERO_DET_CC_1                                |    <0.001 |
|                     ZERO_DET_CC_2.CC                             |    <0.001 |
|                   NEED_Z_DET.Z_DET                               |    <0.001 |
|                     ENCODE[1].Z_DET_DEL                          |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     Z_C_DEL                                      |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                   NORM_SHIFT                                     |    <0.001 |
|                     MUX_LOOP[1].DEL_SHIFT                        |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                   OP                                             |    <0.001 |
|                   ROUND                                          |    <0.001 |
|                     LOGIC.RND1                                   |    <0.001 |
|                     LOGIC.RND2                                   |    <0.001 |
|                     RND_BIT_GEN                                  |     0.000 |
|                       NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1        |     0.000 |
|                   Z_C_DEL                                        |    <0.001 |
|                     i_pipe                                       |    <0.001 |
|     fsm_controller_0                                             |    <0.001 |
|       U0                                                         |    <0.001 |
|         FSM_controller_v1_0_S00_AXI_inst                         |    <0.001 |
|           FSM_controller_core0                                   |    <0.001 |
|     phase_generator_vsi                                          |     0.009 |
|       U0                                                         |     0.009 |
|         cos_lut_U                                                |     0.006 |
|           phase_generator_fbkb_rom_U                             |     0.006 |
|         phase_generator_fp_AXILiteS_s_axi_U                      |    <0.001 |
|     pll_int_0                                                    |     0.013 |
|       U0                                                         |     0.013 |
|         pll_int_AXILiteS_s_axi_U                                 |    <0.001 |
|         pll_int_fadd_32nsbkb_U0                                  |     0.004 |
|           pll_int_ap_fadd_3_full_dsp_32_u                        |     0.004 |
|             U0                                                   |     0.004 |
|               i_synth                                            |     0.004 |
|                 ADDSUB_OP.ADDSUB                                 |     0.004 |
|                   SPEED_OP.DSP.OP                                |     0.004 |
|                     A_IP_DELAY                                   |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     B_IP_DELAY                                   |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     DSP48E1_BODY.ALIGN_ADD                       |     0.001 |
|                       DSP2                                       |     0.001 |
|                       ZERO_14_DET.CARRY_MUX                      |     0.000 |
|                       ZERO_14_DET.ZERO_DET                       |    <0.001 |
|                         CARRY_ZERO_DET                           |    <0.001 |
|                       Z_14_LZD_DELAY                             |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                     DSP48E1_BODY.EXP                             |    <0.001 |
|                       A_EXP_DELAY                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       A_SIGN_DELAY                               |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       BMA_EXP_DELAY                              |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       B_EXP_DELAY                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       B_SIGN_DELAY                               |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       CANCELLATION_DELAY                         |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       COND_DET_A                                 |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                       COND_DET_B                                 |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                       DET_SIGN_DELAY                             |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       EXP_OFF.LRG_EXP_DELAY                      |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       EXP_OFF.STRUCT_ADD                         |    <0.001 |
|                       NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY   |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       NUMB_CMP                                   |    <0.001 |
|                         NOT_FAST.CMP                             |    <0.001 |
|                           C_CHAIN                                |    <0.001 |
|                       STATE_DELAY                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       SUB_DELAY                                  |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       merged_sub_mux.STRUCT_ADD                  |    <0.001 |
|                     DSP48E1_BODY.NORM_RND                        |     0.001 |
|                       FULL_USAGE_DSP.LOD                         |    <0.001 |
|                       FULL_USAGE_DSP.MSBS_DELAY                  |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       FULL_USAGE_DSP.ROUND_BIT_DELAY             |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       FULL_USAGE_DSP.SHIFT_RND                   |     0.001 |
|         pll_int_fcmp_32nseOg_U4                                  |    <0.001 |
|           pll_int_ap_fcmp_0_no_dsp_32_u                          |    <0.001 |
|             U0                                                   |    <0.001 |
|               i_synth                                            |    <0.001 |
|                 COMP_OP.SPD.OP                                   |    <0.001 |
|                   STRUCT_CMP.A_EXP_ALL_ONE_DET                   |    <0.001 |
|                     CARRY_ZERO_DET                               |    <0.001 |
|                   STRUCT_CMP.A_FRAC_NOT_ZERO_DET                 |    <0.001 |
|                     WIDE_NOR                                     |    <0.001 |
|                   STRUCT_CMP.A_GT_B_DET                          |    <0.001 |
|                     C_CHAIN                                      |    <0.001 |
|                   STRUCT_CMP.EXP_ALL_ZERO_DET                    |    <0.001 |
|                     CARRY_ZERO_DET                               |    <0.001 |
|         pll_int_fmul_32nscud_U1                                  |     0.003 |
|           pll_int_ap_fmul_2_max_dsp_32_u                         |     0.003 |
|             U0                                                   |     0.003 |
|               i_synth                                            |     0.003 |
|                 MULT.OP                                          |     0.003 |
|                   EXP                                            |    <0.001 |
|                     COND_DET_A                                   |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET               |    <0.001 |
|                         CARRY_ZERO_DET                           |    <0.001 |
|                     COND_DET_B                                   |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET               |    <0.001 |
|                         CARRY_ZERO_DET                           |    <0.001 |
|                     EXP_ADD.C_CHAIN                              |    <0.001 |
|                     EXP_PRE_RND_DEL                              |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     IP_SIGN_DELAY                                |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     SIG_DELAY                                    |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     STATE_DELAY                                  |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                   MULT                                           |     0.002 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT             |     0.002 |
|                       DSP1                                       |    <0.001 |
|                       DSP2                                       |     0.001 |
|                   OP                                             |    <0.001 |
|                   R_AND_R                                        |    <0.001 |
|                     LAT_OPT.FULL.R_AND_R                         |    <0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD             |    <0.001 |
|         pll_int_fmul_32nscud_U2                                  |     0.003 |
|           pll_int_ap_fmul_2_max_dsp_32_u                         |     0.003 |
|             U0                                                   |     0.003 |
|               i_synth                                            |     0.003 |
|                 MULT.OP                                          |     0.003 |
|                   EXP                                            |    <0.001 |
|                     COND_DET_A                                   |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET               |    <0.001 |
|                         CARRY_ZERO_DET                           |    <0.001 |
|                     COND_DET_B                                   |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET               |    <0.001 |
|                         CARRY_ZERO_DET                           |    <0.001 |
|                     EXP_ADD.C_CHAIN                              |    <0.001 |
|                     EXP_PRE_RND_DEL                              |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     IP_SIGN_DELAY                                |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     SIG_DELAY                                    |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     STATE_DELAY                                  |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                   MULT                                           |     0.002 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT             |     0.002 |
|                       DSP1                                       |    <0.001 |
|                       DSP2                                       |     0.001 |
|                   OP                                             |    <0.001 |
|                   R_AND_R                                        |    <0.001 |
|                     LAT_OPT.FULL.R_AND_R                         |    <0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD             |    <0.001 |
|         pll_int_fpext_32ndEe_U3                                  |    <0.001 |
|           pll_int_ap_fpext_0_no_dsp_32_u                         |    <0.001 |
|             U0                                                   |    <0.001 |
|               i_synth                                            |    <0.001 |
|                 FLT_TO_FLT_OP.SPD.OP                             |    <0.001 |
|                   EXP                                            |    <0.001 |
|                     COND_DET                                     |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET               |    <0.001 |
|                         CARRY_ZERO_DET                           |    <0.001 |
|     processing_system7_0                                         |     1.558 |
|       inst                                                       |     1.558 |
|     ps7_0_axi_periph                                             |     0.005 |
|       s00_couplers                                               |     0.004 |
|         auto_pc                                                  |     0.004 |
|           inst                                                   |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                 |     0.004 |
|               RD.ar_channel_0                                    |    <0.001 |
|                 ar_cmd_fsm_0                                     |    <0.001 |
|                 cmd_translator_0                                 |    <0.001 |
|                   incr_cmd_0                                     |    <0.001 |
|                   wrap_cmd_0                                     |    <0.001 |
|               RD.r_channel_0                                     |    <0.001 |
|                 rd_data_fifo_0                                   |    <0.001 |
|                 transaction_fifo_0                               |    <0.001 |
|               SI_REG                                             |     0.002 |
|                 ar_pipe                                          |    <0.001 |
|                 aw_pipe                                          |    <0.001 |
|                 b_pipe                                           |    <0.001 |
|                 r_pipe                                           |    <0.001 |
|               WR.aw_channel_0                                    |    <0.001 |
|                 aw_cmd_fsm_0                                     |    <0.001 |
|                 cmd_translator_0                                 |    <0.001 |
|                   incr_cmd_0                                     |    <0.001 |
|                   wrap_cmd_0                                     |    <0.001 |
|               WR.b_channel_0                                     |    <0.001 |
|                 bid_fifo_0                                       |    <0.001 |
|                 bresp_fifo_0                                     |    <0.001 |
|       xbar                                                       |     0.001 |
|         inst                                                     |     0.001 |
|           gen_sasd.crossbar_sasd_0                               |     0.001 |
|             addr_arbiter_inst                                    |    <0.001 |
|             gen_decerr.decerr_slave_inst                         |    <0.001 |
|             reg_slice_r                                          |    <0.001 |
|             splitter_ar                                          |    <0.001 |
|             splitter_aw                                          |    <0.001 |
|     pwm_3rdharm_pfc                                              |     0.001 |
|       U0                                                         |     0.001 |
|     pwm_3rdharm_vsi                                              |     0.001 |
|       U0                                                         |     0.001 |
|     rst_ps7_0_100M                                               |    <0.001 |
|       U0                                                         |    <0.001 |
|         EXT_LPF                                                  |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                              |    <0.001 |
|         SEQ                                                      |    <0.001 |
|           SEQ_COUNTER                                            |    <0.001 |
|     scope_3ph_0                                                  |    <0.001 |
|       U0                                                         |    <0.001 |
|         scope_3ph_v1_0_S00_AXI_inst                              |    <0.001 |
|           scope_3ph_core0                                        |    <0.001 |
|     scope_concat_0                                               |     0.000 |
|     vsi_control_0                                                |     0.025 |
|       U0                                                         |     0.025 |
|         vsi_control_AXILiteS_s_axi_U                             |     0.001 |
|         vsi_control_fadd_cud_U1                                  |     0.004 |
|           vsi_control_ap_fadd_3_full_dsp_32_u                    |     0.004 |
|             U0                                                   |     0.004 |
|               i_synth                                            |     0.004 |
|                 ADDSUB_OP.ADDSUB                                 |     0.004 |
|                   SPEED_OP.DSP.OP                                |     0.004 |
|                     A_IP_DELAY                                   |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     B_IP_DELAY                                   |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     DSP48E1_BODY.ALIGN_ADD                       |     0.001 |
|                       DSP2                                       |     0.001 |
|                       ZERO_14_DET.CARRY_MUX                      |     0.000 |
|                       ZERO_14_DET.ZERO_DET                       |    <0.001 |
|                         CARRY_ZERO_DET                           |    <0.001 |
|                       Z_14_LZD_DELAY                             |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                     DSP48E1_BODY.EXP                             |     0.001 |
|                       A_EXP_DELAY                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       A_SIGN_DELAY                               |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       BMA_EXP_DELAY                              |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       CANCELLATION_DELAY                         |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       COND_DET_A                                 |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                       COND_DET_B                                 |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                       DET_SIGN_DELAY                             |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       EXP_OFF.LRG_EXP_DELAY                      |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       EXP_OFF.STRUCT_ADD                         |    <0.001 |
|                       NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY   |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       NUMB_CMP                                   |    <0.001 |
|                         NOT_FAST.CMP                             |    <0.001 |
|                           C_CHAIN                                |    <0.001 |
|                       STATE_DELAY                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       SUB_DELAY                                  |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       merged_sub_mux.STRUCT_ADD                  |    <0.001 |
|                     DSP48E1_BODY.NORM_RND                        |     0.001 |
|                       FULL_USAGE_DSP.LOD                         |    <0.001 |
|                       FULL_USAGE_DSP.MSBS_DELAY                  |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       FULL_USAGE_DSP.ROUND_BIT_DELAY             |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       FULL_USAGE_DSP.SHIFT_RND                   |     0.001 |
|         vsi_control_faddfbkb_U0                                  |     0.004 |
|           vsi_control_ap_faddfsub_3_full_dsp_32_u                |     0.004 |
|             U0                                                   |     0.004 |
|               i_synth                                            |     0.004 |
|                 ADDSUB_OP.ADDSUB                                 |     0.004 |
|                   SPEED_OP.DSP.OP                                |     0.004 |
|                     A_IP_DELAY                                   |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     B_IP_DELAY                                   |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     DSP48E1_BODY.ALIGN_ADD                       |     0.002 |
|                       DSP2                                       |     0.002 |
|                       ZERO_14_DET.CARRY_MUX                      |     0.000 |
|                       ZERO_14_DET.ZERO_DET                       |    <0.001 |
|                         CARRY_ZERO_DET                           |    <0.001 |
|                       Z_14_LZD_DELAY                             |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                     DSP48E1_BODY.EXP                             |    <0.001 |
|                       A_EXP_DELAY                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       A_SIGN_DELAY                               |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       BMA_EXP_DELAY                              |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       B_EXP_DELAY                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       B_SIGN_DELAY                               |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       CANCELLATION_DELAY                         |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       COND_DET_A                                 |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                       COND_DET_B                                 |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL              |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL             |    <0.001 |
|                           i_pipe                                 |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                           CARRY_ZERO_DET                         |    <0.001 |
|                       DET_SIGN_DELAY                             |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       EXP_OFF.LRG_EXP_DELAY                      |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       EXP_OFF.STRUCT_ADD                         |    <0.001 |
|                       NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY   |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       NUMB_CMP                                   |    <0.001 |
|                         NOT_FAST.CMP                             |    <0.001 |
|                           C_CHAIN                                |    <0.001 |
|                       STATE_DELAY                                |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       SUB_DELAY                                  |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       merged_sub_mux.STRUCT_ADD                  |    <0.001 |
|                     DSP48E1_BODY.NORM_RND                        |     0.001 |
|                       FULL_USAGE_DSP.LOD                         |    <0.001 |
|                       FULL_USAGE_DSP.MSBS_DELAY                  |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       FULL_USAGE_DSP.ROUND_BIT_DELAY             |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                       FULL_USAGE_DSP.SHIFT_RND                   |     0.001 |
|         vsi_control_fcmp_fYi_U7                                  |    <0.001 |
|           vsi_control_ap_fcmp_0_no_dsp_32_u                      |    <0.001 |
|             U0                                                   |    <0.001 |
|               i_synth                                            |    <0.001 |
|                 COMP_OP.SPD.OP                                   |    <0.001 |
|                   STRUCT_CMP.A_EQ_B_DET                          |    <0.001 |
|                     WIDE_AND                                     |    <0.001 |
|                   STRUCT_CMP.A_EXP_ALL_ONE_DET                   |    <0.001 |
|                     CARRY_ZERO_DET                               |    <0.001 |
|                   STRUCT_CMP.A_FRAC_NOT_ZERO_DET                 |    <0.001 |
|                     WIDE_NOR                                     |    <0.001 |
|                   STRUCT_CMP.A_GT_B_DET                          |    <0.001 |
|                     C_CHAIN                                      |    <0.001 |
|                   STRUCT_CMP.B_EXP_ALL_ONE_DET                   |    <0.001 |
|                     CARRY_ZERO_DET                               |    <0.001 |
|                   STRUCT_CMP.B_FRAC_NOT_ZERO_DET                 |    <0.001 |
|                     WIDE_NOR                                     |    <0.001 |
|                   STRUCT_CMP.EXP_ALL_ZERO_DET                    |    <0.001 |
|                     CARRY_ZERO_DET                               |    <0.001 |
|         vsi_control_fcmp_fYi_U8                                  |    <0.001 |
|           vsi_control_ap_fcmp_0_no_dsp_32_u                      |    <0.001 |
|             U0                                                   |    <0.001 |
|               i_synth                                            |    <0.001 |
|                 COMP_OP.SPD.OP                                   |    <0.001 |
|                   STRUCT_CMP.A_EQ_B_DET                          |    <0.001 |
|                     WIDE_AND                                     |    <0.001 |
|                   STRUCT_CMP.A_EXP_ALL_ONE_DET                   |    <0.001 |
|                     CARRY_ZERO_DET                               |    <0.001 |
|                   STRUCT_CMP.A_FRAC_NOT_ZERO_DET                 |    <0.001 |
|                     WIDE_NOR                                     |    <0.001 |
|                   STRUCT_CMP.A_GT_B_DET                          |    <0.001 |
|                     C_CHAIN                                      |    <0.001 |
|                   STRUCT_CMP.B_EXP_ALL_ONE_DET                   |    <0.001 |
|                     CARRY_ZERO_DET                               |    <0.001 |
|                   STRUCT_CMP.B_FRAC_NOT_ZERO_DET                 |    <0.001 |
|                     WIDE_NOR                                     |    <0.001 |
|                   STRUCT_CMP.EXP_ALL_ZERO_DET                    |    <0.001 |
|                     CARRY_ZERO_DET                               |    <0.001 |
|         vsi_control_fmul_dEe_U2                                  |     0.003 |
|           vsi_control_ap_fmul_2_max_dsp_32_u                     |     0.003 |
|             U0                                                   |     0.003 |
|               i_synth                                            |     0.003 |
|                 MULT.OP                                          |     0.003 |
|                   EXP                                            |    <0.001 |
|                     COND_DET_A                                   |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET               |    <0.001 |
|                         CARRY_ZERO_DET                           |    <0.001 |
|                     COND_DET_B                                   |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET               |    <0.001 |
|                         CARRY_ZERO_DET                           |    <0.001 |
|                     EXP_ADD.C_CHAIN                              |    <0.001 |
|                     EXP_PRE_RND_DEL                              |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     IP_SIGN_DELAY                                |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     SIG_DELAY                                    |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     STATE_DELAY                                  |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                   MULT                                           |     0.001 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT             |     0.001 |
|                       DSP1                                       |    <0.001 |
|                       DSP2                                       |     0.001 |
|                   OP                                             |    <0.001 |
|                   R_AND_R                                        |    <0.001 |
|                     LAT_OPT.FULL.R_AND_R                         |    <0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD             |    <0.001 |
|         vsi_control_fmul_dEe_U3                                  |     0.003 |
|           vsi_control_ap_fmul_2_max_dsp_32_u                     |     0.003 |
|             U0                                                   |     0.003 |
|               i_synth                                            |     0.003 |
|                 MULT.OP                                          |     0.003 |
|                   EXP                                            |    <0.001 |
|                     COND_DET_A                                   |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET               |    <0.001 |
|                         CARRY_ZERO_DET                           |    <0.001 |
|                     COND_DET_B                                   |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET               |    <0.001 |
|                         CARRY_ZERO_DET                           |    <0.001 |
|                     EXP_ADD.C_CHAIN                              |    <0.001 |
|                     EXP_PRE_RND_DEL                              |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     IP_SIGN_DELAY                                |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     SIG_DELAY                                    |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     STATE_DELAY                                  |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                   MULT                                           |     0.001 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT             |     0.001 |
|                       DSP1                                       |    <0.001 |
|                       DSP2                                       |     0.001 |
|                   OP                                             |    <0.001 |
|                   R_AND_R                                        |    <0.001 |
|                     LAT_OPT.FULL.R_AND_R                         |    <0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD             |    <0.001 |
|         vsi_control_fmul_dEe_U4                                  |     0.005 |
|           vsi_control_ap_fmul_2_max_dsp_32_u                     |     0.004 |
|             U0                                                   |     0.004 |
|               i_synth                                            |     0.004 |
|                 MULT.OP                                          |     0.004 |
|                   EXP                                            |    <0.001 |
|                     COND_DET_A                                   |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET               |    <0.001 |
|                         CARRY_ZERO_DET                           |    <0.001 |
|                     COND_DET_B                                   |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET               |    <0.001 |
|                         CARRY_ZERO_DET                           |    <0.001 |
|                     EXP_ADD.C_CHAIN                              |    <0.001 |
|                     EXP_PRE_RND_DEL                              |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     IP_SIGN_DELAY                                |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     SIG_DELAY                                    |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     STATE_DELAY                                  |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                   MULT                                           |     0.002 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT             |     0.002 |
|                       DSP1                                       |    <0.001 |
|                       DSP2                                       |     0.002 |
|                   OP                                             |    <0.001 |
|                   R_AND_R                                        |    <0.001 |
|                     LAT_OPT.FULL.R_AND_R                         |    <0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD             |    <0.001 |
|         vsi_control_sitofeOg_U5                                  |    <0.001 |
|           vsi_control_ap_sitofp_4_no_dsp_32_u                    |    <0.001 |
|             U0                                                   |    <0.001 |
|               i_synth                                            |    <0.001 |
|                 FIX_TO_FLT_OP.SPD.OP                             |    <0.001 |
|                   EXP                                            |    <0.001 |
|                     ZERO_DELAY                                   |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                   FIXED_DATA_SIGNED.M_ABS                        |    <0.001 |
|                     Q_DEL                                        |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                   LZE                                            |    <0.001 |
|                     ENCODE[0].DIST_DEL                           |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     ENCODE[1].DIST_DEL                           |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     ENCODE[1].MUX_0                              |    <0.001 |
|                       OP_DEL                                     |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                     ZERO_DET_CC_1                                |    <0.001 |
|                     ZERO_DET_CC_2.CC                             |    <0.001 |
|                   NEED_Z_DET.Z_DET                               |    <0.001 |
|                     ENCODE[1].Z_DET_DEL                          |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     Z_C_DEL                                      |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                   NORM_SHIFT                                     |    <0.001 |
|                     MUX_LOOP[1].DEL_SHIFT                        |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                   OP                                             |    <0.001 |
|                   ROUND                                          |    <0.001 |
|                     LOGIC.RND1                                   |    <0.001 |
|                     LOGIC.RND2                                   |    <0.001 |
|                     RND_BIT_GEN                                  |     0.000 |
|                       NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1        |     0.000 |
|                   Z_C_DEL                                        |    <0.001 |
|                     i_pipe                                       |    <0.001 |
|         vsi_control_sitofeOg_U6                                  |    <0.001 |
|           vsi_control_ap_sitofp_4_no_dsp_32_u                    |    <0.001 |
|             U0                                                   |    <0.001 |
|               i_synth                                            |    <0.001 |
|                 FIX_TO_FLT_OP.SPD.OP                             |    <0.001 |
|                   EXP                                            |    <0.001 |
|                     ZERO_DELAY                                   |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                   FIXED_DATA_SIGNED.M_ABS                        |    <0.001 |
|                     Q_DEL                                        |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                   LZE                                            |    <0.001 |
|                     ENCODE[0].DIST_DEL                           |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     ENCODE[1].DIST_DEL                           |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     ENCODE[1].MUX_0                              |    <0.001 |
|                       OP_DEL                                     |    <0.001 |
|                         i_pipe                                   |    <0.001 |
|                     ZERO_DET_CC_1                                |    <0.001 |
|                     ZERO_DET_CC_2.CC                             |    <0.001 |
|                   NEED_Z_DET.Z_DET                               |    <0.001 |
|                     ENCODE[1].Z_DET_DEL                          |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                     Z_C_DEL                                      |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                   NORM_SHIFT                                     |    <0.001 |
|                     MUX_LOOP[1].DEL_SHIFT                        |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                   OP                                             |    <0.001 |
|                   ROUND                                          |    <0.001 |
|                     LOGIC.RND1                                   |    <0.001 |
|                     LOGIC.RND2                                   |    <0.001 |
|                     RND_BIT_GEN                                  |     0.000 |
|                       NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1        |     0.000 |
|                   Z_C_DEL                                        |    <0.001 |
|                     i_pipe                                       |    <0.001 |
|     xlconcat_0                                                   |     0.000 |
|     xlslice_1                                                    |     0.000 |
|     xlslice_cos                                                  |     0.000 |
|     xlslice_sin                                                  |     0.000 |
+------------------------------------------------------------------+-----------+


