INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/bryan/bram_from_scratch/bram_from_scratch.srcs/sources_1/new/sim_aximasterplugmodel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_AXIMasterPlugModel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bryan/bram_from_scratch/bram_from_scratch.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
