Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/PROJETOS_SD/registrador_shift/tb_shiftregister_isim_beh.exe -prj D:/PROJETOS_SD/registrador_shift/tb_shiftregister_beh.prj work.tb_shiftregister 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 6
Turning on mult-threading, number of parallel sub-compilation jobs: 12 
Determining compilation order of HDL files
Parsing VHDL file "D:/PROJETOS_SD/registrador_shift/sd_shiftregister.vhd" into library work
Parsing VHDL file "D:/PROJETOS_SD/registrador_shift/tb_shiftregister.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity sd_shiftregister [sd_shiftregister_default]
Compiling architecture behavior of entity tb_shiftregister
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 VHDL Units
Built simulation executable D:/PROJETOS_SD/registrador_shift/tb_shiftregister_isim_beh.exe
Fuse Memory Usage: 36316 KB
Fuse CPU Usage: 265 ms
