FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/*
/* bench 9981.4.0 decfea724e4c */
/* bench 9981.4.1 3d8e758d6b8b */
/* bench 9981.4.2 e3b34e5f5cc3 */
/* bench 9981.4.3 eb625da2e50e */
/* bench 9981.4.4 974c054a1655 */
/* bench 9981.4.5 2ec63b006fde */
/* bench 9981.4.6 4fb21daec373 */
#ifndef _DT_BINDINGS_CLK_STIH410
#define _DT_BINDINGS_CLK_STIH410

#include "stih407-clks.h"

/* STiH410 introduces new clock outputs compared to STiH407 */

/* CLOCKGEN C0 */
#define CLK_TX_ICN_HADES	32
#define CLK_RX_ICN_HADES	33
#define CLK_ICN_REG_16		34
#define CLK_PP_HADES		35
#define CLK_CLUST_HADES		36
#define CLK_HWPE_HADES		37
#define CLK_FC_HADES		38

/* CLOCKGEN D0 */
#define CLK_PCMR10_MASTER	4
#define CLK_USB2_PHY		5

#endif
