

================================================================
== Vitis HLS Report for 'AXI_DMA_SLAVE'
================================================================
* Date:           Sun Nov  3 13:42:10 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        LeNet_wrapper
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  12.592 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                  |                                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                     Instance                     |                 Module                 |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2_fu_67  |AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1_fu_76  |AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +--------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     45|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|     134|   6528|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    194|    -|
|Register         |        -|    -|     372|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     506|   6767|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     12|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------+----------------------------------------+---------+----+----+------+-----+
    |                     Instance                     |                 Module                 | BRAM_18K| DSP| FF |  LUT | URAM|
    +--------------------------------------------------+----------------------------------------+---------+----+----+------+-----+
    |grp_AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1_fu_76  |AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1  |        0|   0|  67|   138|    0|
    |grp_AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2_fu_67  |AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2  |        0|   0|  67|   138|    0|
    |mul_32s_32s_32_1_1_U7                             |mul_32s_32s_32_1_1                      |        0|   0|   0|  1042|    0|
    |mul_32s_32s_32_1_1_U8                             |mul_32s_32s_32_1_1                      |        0|   0|   0|  1042|    0|
    |mul_32s_32s_32_1_1_U9                             |mul_32s_32s_32_1_1                      |        0|   0|   0|  1042|    0|
    |mul_32s_32s_32_1_1_U10                            |mul_32s_32s_32_1_1                      |        0|   0|   0|  1042|    0|
    |mul_32s_32s_32_1_1_U11                            |mul_32s_32s_32_1_1                      |        0|   0|   0|  1042|    0|
    |mul_32s_32s_32_1_1_U12                            |mul_32s_32s_32_1_1                      |        0|   0|   0|  1042|    0|
    +--------------------------------------------------+----------------------------------------+---------+----+----+------+-----+
    |Total                                             |                                        |        0|   0| 134|  6528|    0|
    +--------------------------------------------------+----------------------------------------+---------+----+----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |icmp_ln41_fu_90_p2                |      icmp|   0|  0|  39|          32|           1|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state12_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2                   |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  45|          35|           4|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  65|         16|    1|         16|
    |ap_done                        |   9|          2|    1|          2|
    |connect_0_blk_n                |   9|          2|    1|          2|
    |connect_0_din                  |  53|         10|   32|        320|
    |connect_0_write                |  20|          4|    1|          4|
    |in_stream_TDATA_blk_n          |   9|          2|    1|          2|
    |in_stream_TREADY_int_regslice  |  20|          4|    1|          4|
    |real_start                     |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 194|         42|   39|        352|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                             | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------+----+----+-----+-----------+
    |IFM_bound_reg_212                                              |  32|   0|   32|          0|
    |IFM_size_0_reg_192                                             |  32|   0|   32|          0|
    |IFM_size_1_reg_207                                             |  32|   0|   32|          0|
    |KER_bound_reg_202                                              |  32|   0|   32|          0|
    |KER_size_0_reg_187                                             |  32|   0|   32|          0|
    |KER_size_1_reg_197                                             |  32|   0|   32|          0|
    |ap_CS_fsm                                                      |  15|   0|   15|          0|
    |ap_done_reg                                                    |   1|   0|    1|          0|
    |grp_AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1_fu_76_ap_start_reg  |   1|   0|    1|          0|
    |grp_AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2_fu_67_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln41_reg_155                                              |   1|   0|    1|          0|
    |start_once_reg                                                 |   1|   0|    1|          0|
    |valIn_data_3_reg_159                                           |  32|   0|   32|          0|
    |valIn_data_4_reg_164                                           |  32|   0|   32|          0|
    |valIn_data_5_reg_170                                           |  32|   0|   32|          0|
    |valIn_data_6_reg_176                                           |  32|   0|   32|          0|
    |valIn_data_7_reg_182                                           |  32|   0|   32|          0|
    +---------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                          | 372|   0|  372|          0|
    +---------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+---------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  | Source Object |    C Type    |
+--------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  AXI_DMA_SLAVE|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  AXI_DMA_SLAVE|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  AXI_DMA_SLAVE|  return value|
|start_full_n              |   in|    1|  ap_ctrl_hs|  AXI_DMA_SLAVE|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  AXI_DMA_SLAVE|  return value|
|ap_continue               |   in|    1|  ap_ctrl_hs|  AXI_DMA_SLAVE|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  AXI_DMA_SLAVE|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  AXI_DMA_SLAVE|  return value|
|start_out                 |  out|    1|  ap_ctrl_hs|  AXI_DMA_SLAVE|  return value|
|start_write               |  out|    1|  ap_ctrl_hs|  AXI_DMA_SLAVE|  return value|
|in_stream_TDATA           |   in|   64|        axis|      in_stream|       pointer|
|in_stream_TVALID          |   in|    1|        axis|      in_stream|       pointer|
|in_stream_TREADY          |  out|    1|        axis|      in_stream|       pointer|
|connect_0_din             |  out|   32|     ap_fifo|      connect_0|       pointer|
|connect_0_num_data_valid  |   in|    7|     ap_fifo|      connect_0|       pointer|
|connect_0_fifo_cap        |   in|    7|     ap_fifo|      connect_0|       pointer|
|connect_0_full_n          |   in|    1|     ap_fifo|      connect_0|       pointer|
|connect_0_write           |  out|    1|     ap_fifo|      connect_0|       pointer|
+--------------------------+-----+-----+------------+---------------+--------------+

