[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2920302 heartbeat IPC: 3.424 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 30 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 2920302 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 30 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 2920302 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 30 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 12924479 heartbeat IPC: 0.9996 cumulative IPC: 0.9996 (Simulation time: 00 hr 01 min 24 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 21832686 heartbeat IPC: 1.123 cumulative IPC: 1.058 (Simulation time: 00 hr 02 min 14 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 29539466 heartbeat IPC: 1.298 cumulative IPC: 1.127 (Simulation time: 00 hr 03 min 00 sec)
Simulation finished CPU 0 instructions: 40000002 cycles: 35459730 cumulative IPC: 1.128 (Simulation time: 00 hr 03 min 49 sec)
Simulation complete CPU 0 instructions: 40000002 cycles: 35459730 cumulative IPC: 1.128 (Simulation time: 00 hr 03 min 49 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/pouria/ChampSim/perlbench_135B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.128 instructions: 40000002 cycles: 35459730
CPU 0 Branch Prediction Accuracy: 94.66% MPKI: 11.87 Average ROB Occupancy at Mispredict: 41.69
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.04325
BRANCH_INDIRECT: 0.9166
BRANCH_CONDITIONAL: 9.08
BRANCH_DIRECT_CALL: 0.004475
BRANCH_INDIRECT_CALL: 1.733
BRANCH_RETURN: 0.09205

cpu0->cpu0_STLB TOTAL        ACCESS:     331452 HIT:     329904 MISS:       1548 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     331452 HIT:     329904 MISS:       1548 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 326.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     875236 HIT:     831507 MISS:      43729 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     711465 HIT:     678849 MISS:      32616 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      43630 HIT:      35621 MISS:       8009 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     116922 HIT:     116845 MISS:         77 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       3219 HIT:        192 MISS:       3027 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 65.3 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    4682082 HIT:    4267776 MISS:     414306 MSHR_MERGE:     107829
cpu0->cpu0_L1I LOAD         ACCESS:    4682082 HIT:    4267776 MISS:     414306 MSHR_MERGE:     107829
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 8.111 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   14223968 HIT:   13609392 MISS:     614576 MSHR_MERGE:     162734
cpu0->cpu0_L1D LOAD         ACCESS:    7888477 HIT:    7393009 MISS:     495468 MSHR_MERGE:      90477
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6332025 HIT:    6216144 MISS:     115881 MSHR_MERGE:      72249
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3466 HIT:        239 MISS:       3227 MSHR_MERGE:          8
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 13.8 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    4105032 HIT:    4005094 MISS:      99938 MSHR_MERGE:      62866
cpu0->cpu0_ITLB LOAD         ACCESS:    4105032 HIT:    4005094 MISS:      99938 MSHR_MERGE:      62866
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.798 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   13481826 HIT:   13103379 MISS:     378447 MSHR_MERGE:      84067
cpu0->cpu0_DTLB LOAD         ACCESS:   13481826 HIT:   13103379 MISS:     378447 MSHR_MERGE:      84067
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.622 cycles
cpu0->LLC TOTAL        ACCESS:      57434 HIT:      41745 MISS:      15689 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      32616 HIT:      23771 MISS:       8845 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       8009 HIT:       5258 MISS:       2751 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      13782 HIT:      11103 MISS:       2679 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       3027 HIT:       1613 MISS:       1414 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 141 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        680
  ROW_BUFFER_MISS:      12330
  AVG DBUS CONGESTED CYCLE: 15.89
Channel 0 WQ ROW_BUFFER_HIT:        334
  ROW_BUFFER_MISS:       2145
  FULL:          0
Channel 0 REFRESHES ISSUED:       2955
