<def f='llvm/llvm/include/llvm/MC/MCInstrDesc.h' l='560' type='const llvm::MCPhysReg * llvm::MCInstrDesc::getImplicitUses() const'/>
<doc f='llvm/llvm/include/llvm/MC/MCInstrDesc.h' l='552'>/// Return a list of registers that are potentially read by any
  /// instance of this machine instruction.  For example, on X86, the &quot;adc&quot;
  /// instruction adds two register operands and adds the carry bit in from the
  /// flags register.  In this case, the instruction is marked as implicitly
  /// reading the flags.  Likewise, the variable shift instruction on X86 is
  /// marked as implicitly reading the &apos;CL&apos; register, which it always does.
  ///
  /// This method returns null if the instruction has no implicit uses.</doc>
<use f='llvm/llvm/lib/CodeGen/MIRParser/MIParser.cpp' l='1206' u='c' c='_ZN12_GLOBAL__N_18MIParser22verifyImplicitOperandsEN4llvm8ArrayRefINS_20ParsedMachineOperandEEERKNS1_11MCInstrDescE'/>
<use f='llvm/llvm/lib/CodeGen/MachineInstr.cpp' l='110' u='c' c='_ZN4llvm12MachineInstr25addImplicitDefUseOperandsERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/RDFGraph.cpp' l='628' u='c' c='_ZNK4llvm3rdf17TargetOperandInfo10isFixedRegERKNS_12MachineInstrEj'/>
<use f='llvm/llvm/lib/CodeGen/RDFGraph.cpp' l='638' u='c' c='_ZNK4llvm3rdf17TargetOperandInfo10isFixedRegERKNS_12MachineInstrEj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp' l='1023' u='c' c='_ZN4llvm12InstrEmitter15EmitMachineNodeEPNS_6SDNodeEbbRNS_8DenseMapINS_7SDValueENS_8RegisterENS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_S5_EEEE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp' l='1024' u='c' c='_ZN4llvm12InstrEmitter15EmitMachineNodeEPNS_6SDNodeEbbRNS_8DenseMapINS_7SDValueENS_8RegisterENS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_S5_EEEE'/>
<use f='llvm/llvm/lib/MCA/InstrBuilder.cpp' l='460' u='c' c='_ZN4llvm3mca12InstrBuilder13populateReadsERNS0_9InstrDescERKNS_6MCInstEj'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCChecker.cpp' l='99' u='c' c='_ZN4llvm16HexagonMCChecker4initERKNS_6MCInstE'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCCodeEmitter.cpp' l='649' u='c' c='_ZNK4llvm20HexagonMCCodeEmitter14getExprOpValueERKNS_6MCInstERKNS_9MCOperandEPKNS_6MCExprERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='2710' u='c' c='_ZNK4llvm12PPCInstrInfo20optimizeCompareInstrERNS_12MachineInstrENS_8RegisterES3_iiPKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/tools/llvm-exegesis/lib/MCInstrDescView.cpp' l='140' u='c' c='_ZN4llvm8exegesis11Instruction6createERKNS_11MCInstrInfoERKNS0_28RegisterAliasingTrackerCacheERKNS0_14BitVectorCacheEj'/>
<use f='llvm/llvm/unittests/tools/llvm-exegesis/X86/SnippetGeneratorTest.cpp' l='80' u='c' c='_ZN4llvm8exegesis12_GLOBAL__N_172SerialSnippetGeneratorTest_ImplicitSelfDependencyThroughImplicitReg_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/tools/llvm-exegesis/X86/SnippetGeneratorTest.cpp' l='81' u='c' c='_ZN4llvm8exegesis12_GLOBAL__N_172SerialSnippetGeneratorTest_ImplicitSelfDependencyThroughImplicitReg_Test8TestBodyEv'/>
