<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_group___h_a_l___e_t_h___aliased___defines" xml:lang="en-US">
<title>HAL ETH Aliased Defines maintained for legacy purpose</title>
<indexterm><primary>HAL ETH Aliased Defines maintained for legacy purpose</primary></indexterm>
<simplesect>
    <title>Macros    </title>
        <itemizedlist>
            <listitem><para><anchor xml:id="_group___h_a_l___e_t_h___aliased___defines_1ga04830f6ce829978038a6219a05883df2"/>#define <emphasis role="strong">VLAN_TAG</emphasis>   ETH_VLAN_TAG</para>
</listitem>
            <listitem><para><anchor xml:id="_group___h_a_l___e_t_h___aliased___defines_1gad2bb317493313e77ae02b99419a41e28"/>#define <emphasis role="strong">MIN_ETH_PAYLOAD</emphasis>   ETH_MIN_ETH_PAYLOAD</para>
</listitem>
            <listitem><para><anchor xml:id="_group___h_a_l___e_t_h___aliased___defines_1ga4041187e6b5a98c2d367ed1efc7b91ae"/>#define <emphasis role="strong">MAX_ETH_PAYLOAD</emphasis>   ETH_MAX_ETH_PAYLOAD</para>
</listitem>
            <listitem><para><anchor xml:id="_group___h_a_l___e_t_h___aliased___defines_1ga09553e569664fd298646602806b777f5"/>#define <emphasis role="strong">JUMBO_FRAME_PAYLOAD</emphasis>   ETH_JUMBO_FRAME_PAYLOAD</para>
</listitem>
            <listitem><para><anchor xml:id="_group___h_a_l___e_t_h___aliased___defines_1ga0d72ec6a764572a2fa52f6c2d0648b5b"/>#define <emphasis role="strong">MACMIIAR_CR_MASK</emphasis>   ETH_MACMIIAR_CR_MASK</para>
</listitem>
            <listitem><para><anchor xml:id="_group___h_a_l___e_t_h___aliased___defines_1ga6415e52119d875b78a80ee4186233643"/>#define <emphasis role="strong">MACCR_CLEAR_MASK</emphasis>   ETH_MACCR_CLEAR_MASK</para>
</listitem>
            <listitem><para><anchor xml:id="_group___h_a_l___e_t_h___aliased___defines_1ga0fc15b5e25134974f3a371c17882e36d"/>#define <emphasis role="strong">MACFCR_CLEAR_MASK</emphasis>   ETH_MACFCR_CLEAR_MASK</para>
</listitem>
            <listitem><para><anchor xml:id="_group___h_a_l___e_t_h___aliased___defines_1gad1b188dfe2cdaea68fb36806a0b94b95"/>#define <emphasis role="strong">DMAOMR_CLEAR_MASK</emphasis>   ETH_DMAOMR_CLEAR_MASK</para>
</listitem>
            <listitem><para><anchor xml:id="_group___h_a_l___e_t_h___aliased___defines_1ga340605767fdf406c393f046be44a1e09"/>#define <emphasis role="strong">ETH_MMCCR</emphasis>   0x00000100U</para>
</listitem>
            <listitem><para><anchor xml:id="_group___h_a_l___e_t_h___aliased___defines_1gaa49af339607e5c30c69d55f4941fd775"/>#define <emphasis role="strong">ETH_MMCRIR</emphasis>   0x00000104U</para>
</listitem>
            <listitem><para><anchor xml:id="_group___h_a_l___e_t_h___aliased___defines_1gab53a2a3649b1b96533c3bb8f2dfca221"/>#define <emphasis role="strong">ETH_MMCTIR</emphasis>   0x00000108U</para>
</listitem>
            <listitem><para><anchor xml:id="_group___h_a_l___e_t_h___aliased___defines_1ga42e63a205698925c20f69be3d711ae59"/>#define <emphasis role="strong">ETH_MMCRIMR</emphasis>   0x0000010CU</para>
</listitem>
            <listitem><para><anchor xml:id="_group___h_a_l___e_t_h___aliased___defines_1gad0e2ddcc50c96772130c9717aa1ec496"/>#define <emphasis role="strong">ETH_MMCTIMR</emphasis>   0x00000110U</para>
</listitem>
            <listitem><para><anchor xml:id="_group___h_a_l___e_t_h___aliased___defines_1ga355a8ef08cc4a431601016a076ae9562"/>#define <emphasis role="strong">ETH_MMCTGFSCCR</emphasis>   0x0000014CU</para>
</listitem>
            <listitem><para><anchor xml:id="_group___h_a_l___e_t_h___aliased___defines_1gad2324378454cb5afc2709afc6849067d"/>#define <emphasis role="strong">ETH_MMCTGFMSCCR</emphasis>   0x00000150U</para>
</listitem>
            <listitem><para><anchor xml:id="_group___h_a_l___e_t_h___aliased___defines_1ga1de87b7bf29865be1068300dd2946caf"/>#define <emphasis role="strong">ETH_MMCTGFCR</emphasis>   0x00000168U</para>
</listitem>
            <listitem><para><anchor xml:id="_group___h_a_l___e_t_h___aliased___defines_1gacb9b04ab9c5957905a2db7314d6907b8"/>#define <emphasis role="strong">ETH_MMCRFCECR</emphasis>   0x00000194U</para>
</listitem>
            <listitem><para><anchor xml:id="_group___h_a_l___e_t_h___aliased___defines_1ga99f6ddc380fffdfe66e6659f7c4ba325"/>#define <emphasis role="strong">ETH_MMCRFAECR</emphasis>   0x00000198U</para>
</listitem>
            <listitem><para><anchor xml:id="_group___h_a_l___e_t_h___aliased___defines_1gadd605f380a482a06a59498eea4cad15f"/>#define <emphasis role="strong">ETH_MMCRGUFCR</emphasis>   0x000001C4U</para>
</listitem>
            <listitem><para><anchor xml:id="_group___h_a_l___e_t_h___aliased___defines_1ga568f5f8aa8a6dc34f446e303adac0e6d"/>#define <emphasis role="strong">ETH_MAC_TXFIFO_FULL</emphasis>   0x02000000U  /* Tx FIFO full */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___h_a_l___e_t_h___aliased___defines_1ga4c428a862f392d95b5dd889e8cd96924"/>#define <emphasis role="strong">ETH_MAC_TXFIFONOT_EMPTY</emphasis>   0x01000000U  /* Tx FIFO not empty */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___h_a_l___e_t_h___aliased___defines_1gaff6cebd747512114367fa01ef36e0394"/>#define <emphasis role="strong">ETH_MAC_TXFIFO_WRITE_ACTIVE</emphasis>   0x00400000U  /* Tx FIFO write active */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___h_a_l___e_t_h___aliased___defines_1ga36e9938d6f099aab9f801d547d0a88a5"/>#define <emphasis role="strong">ETH_MAC_TXFIFO_IDLE</emphasis>   0x00000000U  /* Tx FIFO read status: Idle */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___h_a_l___e_t_h___aliased___defines_1ga162f3eb163f0fc63e0ef21f640ee3b35"/>#define <emphasis role="strong">ETH_MAC_TXFIFO_READ</emphasis>   0x00100000U  /* Tx FIFO read status: Read (transferring data to the MAC transmitter) */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___h_a_l___e_t_h___aliased___defines_1ga732d203562136a49e6fdfe08cbbdb007"/>#define <emphasis role="strong">ETH_MAC_TXFIFO_WAITING</emphasis>   0x00200000U  /* Tx FIFO read status: Waiting for TxStatus from MAC transmitter */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___h_a_l___e_t_h___aliased___defines_1gaa98e266d20386f08f1e7d07924ae7fd8"/>#define <emphasis role="strong">ETH_MAC_TXFIFO_WRITING</emphasis>   0x00300000U  /* Tx FIFO read status: Writing the received TxStatus or flushing the TxFIFO */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___h_a_l___e_t_h___aliased___defines_1ga858c30b0c902a609fbf5e9de54c873fc"/>#define <emphasis role="strong">ETH_MAC_TRANSMISSION_PAUSE</emphasis>   0x00080000U  /* MAC transmitter in pause */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___h_a_l___e_t_h___aliased___defines_1ga3b6682322869b2f8ff8a34239418b229"/>#define <emphasis role="strong">ETH_MAC_TRANSMITFRAMECONTROLLER_IDLE</emphasis>   0x00000000U  /* MAC transmit frame controller: Idle */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___h_a_l___e_t_h___aliased___defines_1ga51af5af4f0244add557e29f1c1085c76"/>#define <emphasis role="strong">ETH_MAC_TRANSMITFRAMECONTROLLER_WAITING</emphasis>   0x00020000U  /* MAC transmit frame controller: Waiting for Status of previous frame or IFG/backoff period to be over */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___h_a_l___e_t_h___aliased___defines_1ga30f5421c685cc87345a62034f03e9ede"/>#define <emphasis role="strong">ETH_MAC_TRANSMITFRAMECONTROLLER_GENRATING_PCF</emphasis>   0x00040000U  /* MAC transmit frame controller: Generating and transmitting a Pause control frame (in full duplex mode) */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___h_a_l___e_t_h___aliased___defines_1ga813acc11409391a70e9c8f4e2c769cf1"/>#define <emphasis role="strong">ETH_MAC_TRANSMITFRAMECONTROLLER_TRANSFERRING</emphasis>   0x00060000U  /* MAC transmit frame controller: Transferring input frame for transmission */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___h_a_l___e_t_h___aliased___defines_1ga569a78f6147f1068ddeed3897776b6f3"/>#define <emphasis role="strong">ETH_MAC_MII_TRANSMIT_ACTIVE</emphasis>   0x00010000U  /* MAC MII transmit engine active */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___h_a_l___e_t_h___aliased___defines_1gab0663cbb0510f2d3bdc9fdaea103725e"/>#define <emphasis role="strong">ETH_MAC_RXFIFO_EMPTY</emphasis>   0x00000000U  /* Rx FIFO fill level: empty */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___h_a_l___e_t_h___aliased___defines_1ga1ac34f74c22709a45510fe557e6b1866"/>#define <emphasis role="strong">ETH_MAC_RXFIFO_BELOW_THRESHOLD</emphasis>   0x00000100U  /* Rx FIFO fill level: fill-level below flow-control de-activate threshold */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___h_a_l___e_t_h___aliased___defines_1ga10d4ac5728fe85efe0ec19699e4c90f0"/>#define <emphasis role="strong">ETH_MAC_RXFIFO_ABOVE_THRESHOLD</emphasis>   0x00000200U  /* Rx FIFO fill level: fill-level above flow-control activate threshold */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___h_a_l___e_t_h___aliased___defines_1gaa7b77138ec3256a713a8aa74ea94f0c1"/>#define <emphasis role="strong">ETH_MAC_RXFIFO_FULL</emphasis>   0x00000300U  /* Rx FIFO fill level: full */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___h_a_l___e_t_h___aliased___defines_1ga0be388dadd31f6a12f2ee9b4ee6c31bb"/>#define <emphasis role="strong">ETH_MAC_READCONTROLLER_IDLE</emphasis>   0x00000000U  /* Rx FIFO read controller IDLE state */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___h_a_l___e_t_h___aliased___defines_1ga056b776e92442c623c3d848314e6c8f0"/>#define <emphasis role="strong">ETH_MAC_READCONTROLLER_READING_DATA</emphasis>   0x00000020U  /* Rx FIFO read controller Reading frame data */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___h_a_l___e_t_h___aliased___defines_1ga441228e7ee2416d37f22f5081d739e2c"/>#define <emphasis role="strong">ETH_MAC_READCONTROLLER_READING_STATUS</emphasis>   0x00000040U  /* Rx FIFO read controller Reading frame status (or time-stamp) */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___h_a_l___e_t_h___aliased___defines_1ga7a4fe56723328085b9b80adbfb528a5d"/>#define <emphasis role="strong">ETH_MAC_READCONTROLLER_FLUSHING</emphasis>   0x00000060U  /* Rx FIFO read controller Flushing the frame data and status */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___h_a_l___e_t_h___aliased___defines_1gaed7a7d977c0411b7303270d6c35e19d2"/>#define <emphasis role="strong">ETH_MAC_RXFIFO_WRITE_ACTIVE</emphasis>   0x00000010U  /* Rx FIFO write controller active */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___h_a_l___e_t_h___aliased___defines_1gac16927a1916a399766258aa819372c68"/>#define <emphasis role="strong">ETH_MAC_SMALL_FIFO_NOTACTIVE</emphasis>   0x00000000U  /* MAC small FIFO read / write controllers not active */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___h_a_l___e_t_h___aliased___defines_1gaaeb391df53728b1ee3d7dc0f26c89f05"/>#define <emphasis role="strong">ETH_MAC_SMALL_FIFO_READ_ACTIVE</emphasis>   0x00000002U  /* MAC small FIFO read controller active */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___h_a_l___e_t_h___aliased___defines_1ga54622c82079395c06def322572f42d90"/>#define <emphasis role="strong">ETH_MAC_SMALL_FIFO_WRITE_ACTIVE</emphasis>   0x00000004U  /* MAC small FIFO write controller active */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___h_a_l___e_t_h___aliased___defines_1gaef20d59c181d5c3c828ea428e7c0d81e"/>#define <emphasis role="strong">ETH_MAC_SMALL_FIFO_RW_ACTIVE</emphasis>   0x00000006U  /* MAC small FIFO read / write controllers active */</para>
</listitem>
            <listitem><para><anchor xml:id="_group___h_a_l___e_t_h___aliased___defines_1ga69bdbf3c1abe74dde1f5e1d2a85a501e"/>#define <emphasis role="strong">ETH_MAC_MII_RECEIVE_PROTOCOL_ACTIVE</emphasis>   0x00000001U  /* MAC MII receive protocol engine active */</para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>
</section>
</section>
