Analysis & Synthesis report for lab05
Tue Jun 28 08:10:42 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Parameter Settings for User Entity Instance: control_mult:control0
  6. Port Connectivity Checks: "acc:acc0"
  7. Port Connectivity Checks: "dynamic_v:dv"
  8. Port Connectivity Checks: "BCDtoSSeg:bcdsseg"
  9. Port Connectivity Checks: "counter_clk:clock"
 10. Analysis & Synthesis Messages
 11. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Tue Jun 28 08:10:42 2022           ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; lab05                                       ;
; Top-level Entity Name              ; mult_32                                     ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE10E22C8       ;                    ;
; Top-level entity name                                            ; mult_32            ; lab05              ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: control_mult:control0 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; START          ; 000   ; Unsigned Binary                           ;
; CHECK          ; 001   ; Unsigned Binary                           ;
; SHIFT          ; 010   ; Unsigned Binary                           ;
; ADD            ; 011   ; Unsigned Binary                           ;
; END            ; 100   ; Unsigned Binary                           ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "acc:acc0"                                                                                                                                              ;
+-------+---------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type    ; Severity         ; Details                                                                                                                                      ;
+-------+---------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; rst   ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; reset ; Input   ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+---------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dynamic_v:dv"                                                                                                                                                         ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; bcd  ; Output ; Warning  ; Output or bidir port (4 bits) is smaller than the port expression (5 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BCDtoSSeg:bcdsseg"                                                                                                                                                              ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BCD  ; Input ; Warning  ; Input port expression (5 bits) is wider than the input port (4 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "counter_clk:clock"                                                                          ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; cfreq[26..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cfreq[1..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Tue Jun 28 08:10:27 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab05 -c lab05
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file control_mult.v
    Info (12023): Found entity 1: control_mult File: C:/Users/gabri/Documents/GitHub/lab05-2022-1-grupo03-22-1-os_melhores/control_mult.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file comp.v
    Info (12023): Found entity 1: comp File: C:/Users/gabri/Documents/GitHub/lab05-2022-1-grupo03-22-1-os_melhores/comp.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file acc.v
    Info (12023): Found entity 1: acc File: C:/Users/gabri/Documents/GitHub/lab05-2022-1-grupo03-22-1-os_melhores/acc.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dynamic_v.v
    Info (12023): Found entity 1: dynamic_v File: C:/Users/gabri/Documents/GitHub/lab05-2022-1-grupo03-22-1-os_melhores/dynamic_v.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file counter_clk.v
    Info (12023): Found entity 1: counter_clk File: C:/Users/gabri/Documents/GitHub/lab05-2022-1-grupo03-22-1-os_melhores/counter_clk.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file bcdtosseg.v
    Info (12023): Found entity 1: BCDtoSSeg File: C:/Users/gabri/Documents/GitHub/lab05-2022-1-grupo03-22-1-os_melhores/BCDtoSSeg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mult_32.v
    Info (12023): Found entity 1: mult_32 File: C:/Users/gabri/Documents/GitHub/lab05-2022-1-grupo03-22-1-os_melhores/mult_32.v Line: 1
Info (12127): Elaborating entity "mult_32" for the top level hierarchy
Info (12128): Elaborating entity "counter_clk" for hierarchy "counter_clk:clock" File: C:/Users/gabri/Documents/GitHub/lab05-2022-1-grupo03-22-1-os_melhores/mult_32.v Line: 29
Warning (10230): Verilog HDL assignment warning at counter_clk.v(8): truncated value with size 32 to match size of target (27) File: C:/Users/gabri/Documents/GitHub/lab05-2022-1-grupo03-22-1-os_melhores/counter_clk.v Line: 8
Info (12128): Elaborating entity "BCDtoSSeg" for hierarchy "BCDtoSSeg:bcdsseg" File: C:/Users/gabri/Documents/GitHub/lab05-2022-1-grupo03-22-1-os_melhores/mult_32.v Line: 31
Info (12128): Elaborating entity "dynamic_v" for hierarchy "dynamic_v:dv" File: C:/Users/gabri/Documents/GitHub/lab05-2022-1-grupo03-22-1-os_melhores/mult_32.v Line: 32
Warning (10230): Verilog HDL assignment warning at dynamic_v.v(11): truncated value with size 32 to match size of target (1) File: C:/Users/gabri/Documents/GitHub/lab05-2022-1-grupo03-22-1-os_melhores/dynamic_v.v Line: 11
Warning (12125): Using design file rsr.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: rsr File: C:/Users/gabri/Documents/GitHub/lab05-2022-1-grupo03-22-1-os_melhores/rsr.v Line: 1
Info (12128): Elaborating entity "rsr" for hierarchy "rsr:rsr0" File: C:/Users/gabri/Documents/GitHub/lab05-2022-1-grupo03-22-1-os_melhores/mult_32.v Line: 34
Warning (12125): Using design file lsr.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: lsr File: C:/Users/gabri/Documents/GitHub/lab05-2022-1-grupo03-22-1-os_melhores/lsr.v Line: 1
Info (12128): Elaborating entity "lsr" for hierarchy "lsr:lsrw0" File: C:/Users/gabri/Documents/GitHub/lab05-2022-1-grupo03-22-1-os_melhores/mult_32.v Line: 35
Info (12128): Elaborating entity "comp" for hierarchy "comp:comp0" File: C:/Users/gabri/Documents/GitHub/lab05-2022-1-grupo03-22-1-os_melhores/mult_32.v Line: 36
Info (12128): Elaborating entity "acc" for hierarchy "acc:acc0" File: C:/Users/gabri/Documents/GitHub/lab05-2022-1-grupo03-22-1-os_melhores/mult_32.v Line: 37
Info (12128): Elaborating entity "control_mult" for hierarchy "control_mult:control0" File: C:/Users/gabri/Documents/GitHub/lab05-2022-1-grupo03-22-1-os_melhores/mult_32.v Line: 38
Warning (10036): Verilog HDL or VHDL warning at control_mult.v(30): object "count" assigned a value but never read File: C:/Users/gabri/Documents/GitHub/lab05-2022-1-grupo03-22-1-os_melhores/control_mult.v Line: 30
Error (12002): Port "rst" does not exist in macrofunction "acc0" File: C:/Users/gabri/Documents/GitHub/lab05-2022-1-grupo03-22-1-os_melhores/mult_32.v Line: 37
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file C:/Users/gabri/Documents/GitHub/lab05-2022-1-grupo03-22-1-os_melhores/output_files/lab05.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 7 warnings
    Error: Peak virtual memory: 4704 megabytes
    Error: Processing ended: Tue Jun 28 08:10:42 2022
    Error: Elapsed time: 00:00:15
    Error: Total CPU time (on all processors): 00:00:32


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/gabri/Documents/GitHub/lab05-2022-1-grupo03-22-1-os_melhores/output_files/lab05.map.smsg.


