

================================================================
== Vitis HLS Report for 'jacobi_1d_Pipeline_VITIS_LOOP_11_2'
================================================================
* Date:           Mon May  5 03:23:12 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        jacobi_1d
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.330 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      253|      253|  1.265 us|  1.265 us|  253|  253|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_11_2  |      251|      251|        18|          2|          1|   118|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       60|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      110|    -|
|Register             |        -|     -|      489|       64|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      489|      234|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln12_1_fu_162_p2  |         +|   0|  0|  14|           7|           1|
    |add_ln12_2_fu_168_p2  |         +|   0|  0|  17|          10|           4|
    |add_ln12_fu_141_p2    |         +|   0|  0|  17|          10|           5|
    |icmp_ln11_fu_122_p2   |      icmp|   0|  0|  10|           7|           5|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  60|          35|          17|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |A_address0               |  14|          3|    7|         21|
    |ap_NS_fsm                |  14|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2     |   9|          2|    7|         14|
    |grp_fu_100_p0            |  14|          3|   64|        192|
    |grp_fu_100_p1            |  14|          3|   64|        192|
    |i_fu_50                  |   9|          2|    7|         14|
    |reg_109                  |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 110|         24|  217|        570|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |A_load_1_reg_242                  |  64|   0|   64|          0|
    |add9_reg_272                      |  64|   0|   64|          0|
    |add_reg_262                       |  64|   0|   64|          0|
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |i_cast1_reg_222                   |   7|   0|   64|         57|
    |i_fu_50                           |   7|   0|    7|          0|
    |icmp_ln11_reg_218                 |   1|   0|    1|          0|
    |lshr_ln_reg_237                   |   7|   0|    7|          0|
    |mul_reg_277                       |  64|   0|   64|          0|
    |reg_109                           |  64|   0|   64|          0|
    |i_cast1_reg_222                   |  64|  32|   64|         57|
    |lshr_ln_reg_237                   |  64|  32|    7|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 489|  64|  489|        114|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+---------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  jacobi_1d_Pipeline_VITIS_LOOP_11_2|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  jacobi_1d_Pipeline_VITIS_LOOP_11_2|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  jacobi_1d_Pipeline_VITIS_LOOP_11_2|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  jacobi_1d_Pipeline_VITIS_LOOP_11_2|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  jacobi_1d_Pipeline_VITIS_LOOP_11_2|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  jacobi_1d_Pipeline_VITIS_LOOP_11_2|  return value|
|grp_fu_101_p_din0    |  out|   64|  ap_ctrl_hs|  jacobi_1d_Pipeline_VITIS_LOOP_11_2|  return value|
|grp_fu_101_p_din1    |  out|   64|  ap_ctrl_hs|  jacobi_1d_Pipeline_VITIS_LOOP_11_2|  return value|
|grp_fu_101_p_opcode  |  out|    2|  ap_ctrl_hs|  jacobi_1d_Pipeline_VITIS_LOOP_11_2|  return value|
|grp_fu_101_p_dout0   |   in|   64|  ap_ctrl_hs|  jacobi_1d_Pipeline_VITIS_LOOP_11_2|  return value|
|grp_fu_101_p_ce      |  out|    1|  ap_ctrl_hs|  jacobi_1d_Pipeline_VITIS_LOOP_11_2|  return value|
|grp_fu_105_p_din0    |  out|   64|  ap_ctrl_hs|  jacobi_1d_Pipeline_VITIS_LOOP_11_2|  return value|
|grp_fu_105_p_din1    |  out|   64|  ap_ctrl_hs|  jacobi_1d_Pipeline_VITIS_LOOP_11_2|  return value|
|grp_fu_105_p_dout0   |   in|   64|  ap_ctrl_hs|  jacobi_1d_Pipeline_VITIS_LOOP_11_2|  return value|
|grp_fu_105_p_ce      |  out|    1|  ap_ctrl_hs|  jacobi_1d_Pipeline_VITIS_LOOP_11_2|  return value|
|A_address0           |  out|    7|   ap_memory|                                   A|         array|
|A_ce0                |  out|    1|   ap_memory|                                   A|         array|
|A_q0                 |   in|   64|   ap_memory|                                   A|         array|
|A_address1           |  out|    7|   ap_memory|                                   A|         array|
|A_ce1                |  out|    1|   ap_memory|                                   A|         array|
|A_q1                 |   in|   64|   ap_memory|                                   A|         array|
|B_address0           |  out|    7|   ap_memory|                                   B|         array|
|B_ce0                |  out|    1|   ap_memory|                                   B|         array|
|B_we0                |  out|    1|   ap_memory|                                   B|         array|
|B_d0                 |  out|   64|   ap_memory|                                   B|         array|
+---------------------+-----+-----+------------+------------------------------------+--------------+

