library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity U_D_Bin_Counter8bit is

	port
	(
		CLK						: in std_logic := '0'; 
		RESET_n		   		: in std_logic := '0';
		CLK_EN					: in std_logic := '0';
		UP1_DOWN0				: in std_logic := '0';
		COUNTER_BITS			: out std_logic_vector (7 downto 0)
	);

end entity;

architecture one of U_D_Bin_Counter8bit is

signal ud_bin_counter		: UNSIGNED(7 downto 0);

begin


reg:process (CLK, RESET_n) is
	begin
		if (RESET_n = '0') then
			sreg <= "00000000";
	
		elsif (rising_edge(CLK)) then

			if ((UP1_DOWN0 = '1') AND (CLK_EN ='1'))then
				ud_bincounter <=(ud_bincounter+1); 
				
			elsif ((UP1_DOWN0 = '0') AND (CLK_EN ='1'))then
				ud_bincounter <=(ud_bincounter-1); 
				
			end if;
			
		end if;
		
end process;
COUNTER_BITS <= std_logic_vector(ud_bin_counter);

end;


