{"vcs1":{"timestamp_begin":1769665382.800629190, "rt":6.85, "ut":6.57, "st":0.18}}
{"vcselab":{"timestamp_begin":1769665389.704325817, "rt":0.30, "ut":0.22, "st":0.06}}
{"link":{"timestamp_begin":1769665390.039121064, "rt":0.23, "ut":0.16, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769665382.543902944}
{"VCS_COMP_START_TIME": 1769665382.543902944}
{"VCS_COMP_END_TIME": 1769665390.323171463}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 353656}}
{"vcselab": {"peak_mem": 173712}}
