{'alu_op_a_mux_sel': {'CDeps': [],
                      'CLines': [],
                      'Clocked': False,
                      'DDeps': [['lsu_addr_incr_req_i',
                                 'OP_A_FWD',
                                 'alu_op_a_mux_sel_dec']],
                      'DLines': ['561:D'],
                      'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7feaf3df42d0>]},
 'alu_op_b_mux_sel': {'CDeps': [],
                      'CLines': [],
                      'Clocked': False,
                      'DDeps': [['lsu_addr_incr_req_i',
                                 'OP_B_IMM',
                                 'alu_op_b_mux_sel_dec']],
                      'DLines': ['562:D'],
                      'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7feaf3df4590>]},
 'alu_operand_a': {'CDeps': [[[], [], ['alu_op_a_mux_sel'], []],
                             [[], [], ['alu_op_a_mux_sel'], []],
                             [[], [], ['alu_op_a_mux_sel'], []],
                             [[], [], ['alu_op_a_mux_sel'], []],
                             [[], [], ['alu_op_a_mux_sel'], []]],
                   'CLines': [[None, None, '566:C', None],
                              [None, None, '566:C', None],
                              [None, None, '566:C', None],
                              [None, None, '566:C', None],
                              [None, None, '566:C', None]],
                   'Clocked': False,
                   'DDeps': [['imm_a'],
                             ['lsu_addr_last_i'],
                             ['pc_id_i'],
                             ['regfile_rdata_a'],
                             []],
                   'DLines': ['570:D', '568:D', '569:D', '567:D', '571:D'],
                   'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3e16790>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3e16350>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3e16550>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3e16090>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3e16990>]},
 'alu_operand_a_ex_o': {'CDeps': [],
                        'CLines': [],
                        'Clocked': False,
                        'DDeps': [['alu_operand_a']],
                        'DLines': ['731:D'],
                        'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7feaf363c910>]},
 'alu_operand_b': {'CDeps': [],
                   'CLines': [],
                   'Clocked': False,
                   'DDeps': [['alu_op_b_mux_sel',
                              'OP_B_IMM',
                              'imm_b',
                              'regfile_rdata_b']],
                   'DLines': ['586:D'],
                   'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7feaf3dfaf90>]},
 'alu_operand_b_ex_o': {'CDeps': [],
                        'CLines': [],
                        'Clocked': False,
                        'DDeps': [['alu_operand_b']],
                        'DLines': ['732:D'],
                        'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7feaf363cad0>]},
 'alu_operator_ex_o': {'CDeps': [],
                       'CLines': [],
                       'Clocked': False,
                       'DDeps': [['alu_operator']],
                       'DLines': ['730:D'],
                       'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7feaf363c750>]},
 'branch_set_n': {'CDeps': [[[]],
                            [[]],
                            [[]],
                            [[]],
                            [[]],
                            [[]],
                            [[],
                             [],
                             ['id_wb_fsm_cs'],
                             [],
                             ['instr_new_i', 'instr_fetch_err_i'],
                             [],
                             []],
                            [[]],
                            [[]]],
                  'CLines': [[None],
                             [None],
                             [None],
                             [None],
                             [None],
                             [None],
                             [None,
                              None,
                              '764:C',
                              None,
                              '766:C',
                              '767:C',
                              None],
                             [None],
                             [None]],
                  'Clocked': False,
                  'DDeps': [[],
                            [],
                            [],
                            [],
                            [],
                            [],
                            ['branch_decision_i'],
                            [],
                            []],
                  'DLines': ['761:D',
                             '761:D',
                             '761:D',
                             '761:D',
                             '761:D',
                             '761:D',
                             '782:D',
                             '761:D',
                             '761:D'],
                  'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3661390>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3661390>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3661390>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3661390>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3661390>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3661390>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3657110>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3661390>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3661390>]},
 'branch_set_q': {'CDeps': [[[], [], ['rst_ni']], [[], [], ['rst_ni']]],
                  'CLines': [[None, None, '742:C'], [None, None, '742:C']],
                  'Clocked': True,
                  'DDeps': [[], ['branch_set_n']],
                  'DLines': ['744:D', '749:D'],
                  'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7feaf366ef50>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7feaf3649510>]},
 'data_req_ex_o': {'CDeps': [],
                   'CLines': [],
                   'Clocked': False,
                   'DDeps': [['data_req_id']],
                   'DLines': ['725:D'],
                   'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7feaf3e25e90>]},
 'data_req_id': {'CDeps': [],
                 'CLines': [],
                 'Clocked': False,
                 'DDeps': [['instr_executing', 'data_req_dec']],
                 'DLines': ['722:D'],
                 'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7feaf3e258d0>]},
 'data_sign_ext_ex_o': {'CDeps': [],
                        'CLines': [],
                        'Clocked': False,
                        'DDeps': [['data_sign_ext_id']],
                        'DLines': ['728:D'],
                        'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7feaf363c3d0>]},
 'data_type_ex_o': {'CDeps': [],
                    'CLines': [],
                    'Clocked': False,
                    'DDeps': [['data_type_id']],
                    'DLines': ['727:D'],
                    'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7feaf363c210>]},
 'data_wdata_ex_o': {'CDeps': [],
                     'CLines': [],
                     'Clocked': False,
                     'DDeps': [['regfile_rdata_b']],
                     'DLines': ['729:D'],
                     'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7feaf363c590>]},
 'data_we_ex_o': {'CDeps': [],
                  'CLines': [],
                  'Clocked': False,
                  'DDeps': [['data_we_id']],
                  'DLines': ['726:D'],
                  'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7feaf363c050>]},
 'div_en_ex_o': {'CDeps': [],
                 'CLines': [],
                 'Clocked': False,
                 'DDeps': [['div_en_id']],
                 'DLines': ['734:D'],
                 'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7feaf363cd90>]},
 'div_en_id': {'CDeps': [],
               'CLines': [],
               'Clocked': False,
               'DDeps': [['instr_executing', 'div_en_dec']],
               'DLines': ['724:D'],
               'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7feaf3e25d50>]},
 'id_wb_fsm_cs': {'CDeps': [[[], [], ['rst_ni']], [[], [], ['rst_ni']]],
                  'CLines': [[None, None, '742:C'], [None, None, '742:C']],
                  'Clocked': True,
                  'DDeps': [['IDLE'], ['id_wb_fsm_ns']],
                  'DLines': ['743:D', '748:D'],
                  'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7feaf366edd0>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7feaf3649350>]},
 'id_wb_fsm_ns': {'CDeps': [[[]],
                            [[],
                             [],
                             ['id_wb_fsm_cs'],
                             [],
                             ['data_req_dec',
                              'lsu_valid_i',
                              'data_req_dec',
                              'ex_valid_i']],
                            [[]],
                            [[]],
                            [[],
                             [],
                             ['id_wb_fsm_cs'],
                             [],
                             ['instr_new_i', 'instr_fetch_err_i'],
                             [],
                             []],
                            [[]],
                            [[],
                             [],
                             ['id_wb_fsm_cs'],
                             [],
                             ['instr_new_i', 'instr_fetch_err_i'],
                             [],
                             []],
                            [[]],
                            [[]],
                            [[],
                             [],
                             ['id_wb_fsm_cs'],
                             [],
                             ['instr_new_i', 'instr_fetch_err_i'],
                             [],
                             []],
                            [[]],
                            [[],
                             [],
                             ['id_wb_fsm_cs'],
                             [],
                             ['instr_new_i', 'instr_fetch_err_i'],
                             [],
                             []],
                            [[]],
                            [[], [], ['id_wb_fsm_cs'], []]],
                  'CLines': [[None],
                             [None, None, '764:C', None, '797:C'],
                             [None],
                             [None],
                             [None,
                              None,
                              '764:C',
                              None,
                              '766:C',
                              '767:C',
                              None],
                             [None],
                             [None,
                              None,
                              '764:C',
                              None,
                              '766:C',
                              '767:C',
                              None],
                             [None],
                             [None],
                             [None,
                              None,
                              '764:C',
                              None,
                              '766:C',
                              '767:C',
                              None],
                             [None],
                             [None,
                              None,
                              '764:C',
                              None,
                              '766:C',
                              '767:C',
                              None],
                             [None],
                             [None, None, '764:C', None]],
                  'Clocked': False,
                  'DDeps': [['id_wb_fsm_cs'],
                            ['IDLE'],
                            ['id_wb_fsm_cs'],
                            ['id_wb_fsm_cs'],
                            ['WAIT_MULTICYCLE'],
                            ['id_wb_fsm_cs'],
                            ['WAIT_MULTICYCLE'],
                            ['id_wb_fsm_cs'],
                            ['id_wb_fsm_cs'],
                            ['branch_decision_i', 'WAIT_MULTICYCLE', 'IDLE'],
                            ['id_wb_fsm_cs'],
                            ['WAIT_MULTICYCLE'],
                            ['id_wb_fsm_cs'],
                            []],
                  'DLines': ['754:D',
                             '798:D',
                             '754:D',
                             '754:D',
                             '787:D',
                             '754:D',
                             '774:D',
                             '754:D',
                             '754:D',
                             '779:D',
                             '754:D',
                             '769:D',
                             '754:D',
                             '809:D'],
                  'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf36498d0>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3667250>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf36498d0>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf36498d0>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf36576d0>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf36498d0>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3634450>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf36498d0>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf36498d0>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3634b90>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf36498d0>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3661e10>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf36498d0>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3663050>]},
 'illegal_insn_o': {'CDeps': [],
                    'CLines': [],
                    'Clocked': False,
                    'DDeps': [['instr_valid_i',
                               'illegal_insn_dec',
                               'illegal_csr_insn_i']],
                    'DLines': ['659:D'],
                    'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7feaf3e07d50>]},
 'imm_a': {'CDeps': [],
           'CLines': [],
           'Clocked': False,
           'DDeps': [['imm_a_mux_sel', 'IMM_A_Z', 'zimm_rs1_type']],
           'DLines': ['564:D'],
           'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7feaf3df4a10>]},
 'imm_b': {'CDeps': [[[], [], ['imm_b_mux_sel'], []],
                     [[], [], ['imm_b_mux_sel'], []],
                     [[], [], ['imm_b_mux_sel'], []],
                     [[], [], ['imm_b_mux_sel'], []],
                     [[], [], ['imm_b_mux_sel'], []],
                     [[], [], ['imm_b_mux_sel'], []],
                     [[], [], ['imm_b_mux_sel'], []],
                     [[], [], ['imm_b_mux_sel'], []]],
           'CLines': [[None, None, '575:C', None],
                      [None, None, '575:C', None],
                      [None, None, '575:C', None],
                      [None, None, '575:C', None],
                      [None, None, '575:C', None],
                      [None, None, '575:C', None],
                      [None, None, '575:C', None],
                      [None, None, '575:C', None]],
           'Clocked': False,
           'DDeps': [['imm_b_type'],
                     ['instr_is_compressed_i'],
                     [],
                     ['imm_j_type'],
                     ['imm_s_type'],
                     [],
                     ['imm_i_type'],
                     ['imm_u_type']],
           'DLines': ['578:D',
                      '581:D',
                      '582:D',
                      '580:D',
                      '577:D',
                      '583:D',
                      '576:D',
                      '579:D'],
           'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3dfa210>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3dfa990>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3dfab90>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3dfa610>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3dfa050>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3dfad50>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3e16dd0>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3dfa410>]},
 'imm_b_mux_sel': {'CDeps': [],
                   'CLines': [],
                   'Clocked': False,
                   'DDeps': [['lsu_addr_incr_req_i',
                              'IMM_B_INCR_ADDR',
                              'imm_b_mux_sel_dec']],
                   'DLines': ['563:D'],
                   'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7feaf3df4890>]},
 'instr_executing': {'CDeps': [],
                     'CLines': [],
                     'Clocked': False,
                     'DDeps': [['instr_new_i',
                                'instr_multicycle',
                                'instr_multicycle_done_q',
                                'instr_fetch_err_i']],
                     'DLines': ['721:D'],
                     'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7feaf3e25690>]},
 'instr_multicycle': {'CDeps': [],
                      'CLines': [],
                      'Clocked': False,
                      'DDeps': [['data_req_dec',
                                 'multdiv_en_dec',
                                 'branch_in_dec',
                                 'jump_in_dec']],
                      'DLines': ['720:D'],
                      'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7feaf3e25250>]},
 'instr_multicycle_done_n': {'CDeps': [[[]],
                                       [[],
                                        [],
                                        ['id_wb_fsm_cs'],
                                        [],
                                        ['data_req_dec',
                                         'lsu_valid_i',
                                         'data_req_dec',
                                         'ex_valid_i']],
                                       [[]],
                                       [[]],
                                       [[],
                                        [],
                                        ['id_wb_fsm_cs'],
                                        [],
                                        ['instr_new_i',
                                         'instr_fetch_err_i'],
                                        [],
                                        []],
                                       [[]],
                                       [[],
                                        [],
                                        ['id_wb_fsm_cs'],
                                        [],
                                        ['instr_new_i',
                                         'instr_fetch_err_i'],
                                        [],
                                        []],
                                       [[]],
                                       [[],
                                        [],
                                        ['id_wb_fsm_cs'],
                                        [],
                                        ['instr_new_i',
                                         'instr_fetch_err_i'],
                                        [],
                                        []],
                                       [[]],
                                       [[],
                                        [],
                                        ['id_wb_fsm_cs'],
                                        [],
                                        ['instr_new_i',
                                         'instr_fetch_err_i'],
                                        [],
                                        []],
                                       [[]],
                                       [[],
                                        [],
                                        ['id_wb_fsm_cs'],
                                        [],
                                        ['instr_new_i',
                                         'instr_fetch_err_i'],
                                        [],
                                        []],
                                       [[]]],
                             'CLines': [[None],
                                        [None, None, '764:C', None, '797:C'],
                                        [None],
                                        [None],
                                        [None,
                                         None,
                                         '764:C',
                                         None,
                                         '766:C',
                                         '767:C',
                                         None],
                                        [None],
                                        [None,
                                         None,
                                         '764:C',
                                         None,
                                         '766:C',
                                         '767:C',
                                         None],
                                        [None],
                                        [None,
                                         None,
                                         '764:C',
                                         None,
                                         '766:C',
                                         '767:C',
                                         None],
                                        [None],
                                        [None,
                                         None,
                                         '764:C',
                                         None,
                                         '766:C',
                                         '767:C',
                                         None],
                                        [None],
                                        [None,
                                         None,
                                         '764:C',
                                         None,
                                         '766:C',
                                         '767:C',
                                         None],
                                        [None]],
                             'Clocked': False,
                             'DDeps': [['instr_multicycle_done_q'],
                                       [],
                                       ['instr_multicycle_done_q'],
                                       ['instr_multicycle_done_q'],
                                       [],
                                       ['instr_multicycle_done_q'],
                                       [],
                                       ['instr_multicycle_done_q'],
                                       [],
                                       ['instr_multicycle_done_q'],
                                       ['branch_decision_i'],
                                       ['instr_multicycle_done_q'],
                                       [],
                                       ['instr_multicycle_done_q']],
                             'DLines': ['755:D',
                                        '799:D',
                                        '755:D',
                                        '755:D',
                                        '789:D',
                                        '755:D',
                                        '776:D',
                                        '755:D',
                                        '792:D',
                                        '755:D',
                                        '781:D',
                                        '755:D',
                                        '771:D',
                                        '755:D'],
                             'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3649ad0>,
                                             <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3667410>,
                                             <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3649ad0>,
                                             <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3649ad0>,
                                             <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf36579d0>,
                                             <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3649ad0>,
                                             <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3634790>,
                                             <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3649ad0>,
                                             <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3657c10>,
                                             <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3649ad0>,
                                             <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3634f10>,
                                             <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3649ad0>,
                                             <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3634150>,
                                             <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3649ad0>]},
 'instr_multicycle_done_q': {'CDeps': [[[], [], ['rst_ni']],
                                       [[], [], ['rst_ni']]],
                             'CLines': [[None, None, '742:C'],
                                        [None, None, '742:C']],
                             'Clocked': True,
                             'DDeps': [[], ['instr_multicycle_done_n']],
                             'DLines': ['745:D', '750:D'],
                             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7feaf3649110>,
                                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7feaf36496d0>]},
 'instr_ret_compressed_o': {'CDeps': [],
                            'CLines': [],
                            'Clocked': False,
                            'DDeps': [['instr_ret_o',
                                       'instr_is_compressed_i']],
                            'DLines': ['812:D'],
                            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7feaf3663190>]},
 'instr_ret_o': {'CDeps': [[[]],
                           [[],
                            [],
                            ['id_wb_fsm_cs'],
                            [],
                            ['data_req_dec',
                             'lsu_valid_i',
                             'data_req_dec',
                             'ex_valid_i']],
                           [[]],
                           [[]],
                           [[]],
                           [[]],
                           [[],
                            [],
                            ['id_wb_fsm_cs'],
                            [],
                            ['instr_new_i', 'instr_fetch_err_i'],
                            [],
                            []],
                           [[]],
                           [[],
                            [],
                            ['id_wb_fsm_cs'],
                            [],
                            ['instr_new_i', 'instr_fetch_err_i'],
                            [],
                            []],
                           [[]],
                           [[]]],
                 'CLines': [[None],
                            [None, None, '764:C', None, '797:C'],
                            [None],
                            [None],
                            [None],
                            [None],
                            [None,
                             None,
                             '764:C',
                             None,
                             '766:C',
                             '767:C',
                             None],
                            [None],
                            [None,
                             None,
                             '764:C',
                             None,
                             '766:C',
                             '767:C',
                             None],
                            [None],
                            [None]],
                 'Clocked': False,
                 'DDeps': [[],
                           [],
                           [],
                           [],
                           [],
                           [],
                           [],
                           [],
                           ['branch_decision_i'],
                           [],
                           []],
                 'DLines': ['763:D',
                            '801:D',
                            '763:D',
                            '763:D',
                            '763:D',
                            '763:D',
                            '793:D',
                            '763:D',
                            '784:D',
                            '763:D',
                            '763:D'],
                 'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3661650>,
                                 <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3667810>,
                                 <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3661650>,
                                 <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3661650>,
                                 <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3661650>,
                                 <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3661650>,
                                 <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3657d50>,
                                 <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3661650>,
                                 <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3657450>,
                                 <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3661650>,
                                 <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3661650>]},
 'mult_en_ex_o': {'CDeps': [],
                  'CLines': [],
                  'Clocked': False,
                  'DDeps': [['mult_en_id']],
                  'DLines': ['733:D'],
                  'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7feaf363cc50>]},
 'mult_en_id': {'CDeps': [],
                'CLines': [],
                'Clocked': False,
                'DDeps': [['instr_executing', 'mult_en_dec']],
                'DLines': ['723:D'],
                'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7feaf3e25b10>]},
 'multdiv_en_dec': {'CDeps': [],
                    'CLines': [],
                    'Clocked': False,
                    'DDeps': [['mult_en_dec', 'div_en_dec']],
                    'DLines': ['719:D'],
                    'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7feaf3e0cdd0>]},
 'multdiv_operand_a_ex_o': {'CDeps': [],
                            'CLines': [],
                            'Clocked': False,
                            'DDeps': [['regfile_rdata_a']],
                            'DLines': ['737:D'],
                            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7feaf366e310>]},
 'multdiv_operand_b_ex_o': {'CDeps': [],
                            'CLines': [],
                            'Clocked': False,
                            'DDeps': [['regfile_rdata_b']],
                            'DLines': ['738:D'],
                            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7feaf366e4d0>]},
 'multdiv_operator_ex_o': {'CDeps': [],
                           'CLines': [],
                           'Clocked': False,
                           'DDeps': [['multdiv_operator']],
                           'DLines': ['735:D'],
                           'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7feaf363cf50>]},
 'multdiv_signed_mode_ex_o': {'CDeps': [],
                              'CLines': [],
                              'Clocked': False,
                              'DDeps': [['multdiv_signed_mode']],
                              'DLines': ['736:D'],
                              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7feaf366e150>]},
 'perf_branch_o': {'CDeps': [[[]],
                             [[]],
                             [[]],
                             [[]],
                             [[]],
                             [[]],
                             [[],
                              [],
                              ['id_wb_fsm_cs'],
                              [],
                              ['instr_new_i', 'instr_fetch_err_i'],
                              [],
                              []],
                             [[]],
                             [[]]],
                   'CLines': [[None],
                              [None],
                              [None],
                              [None],
                              [None],
                              [None],
                              [None,
                               None,
                               '764:C',
                               None,
                               '766:C',
                               '767:C',
                               None],
                              [None],
                              [None]],
                   'Clocked': False,
                   'DDeps': [[], [], [], [], [], [], [], [], []],
                   'DLines': ['762:D',
                              '762:D',
                              '762:D',
                              '762:D',
                              '762:D',
                              '762:D',
                              '783:D',
                              '762:D',
                              '762:D'],
                   'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3661510>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3661510>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3661510>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3661510>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3661510>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3661510>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3657290>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3661510>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3661510>]},
 'regfile_wdata': {'CDeps': [[[], [], ['regfile_wdata_sel'], []],
                             [[], [], ['regfile_wdata_sel'], []],
                             [[], [], ['regfile_wdata_sel'], []],
                             [[], [], ['regfile_wdata_sel'], []]],
                   'CLines': [[None, None, '589:C', None],
                              [None, None, '589:C', None],
                              [None, None, '589:C', None],
                              [None, None, '589:C', None]],
                   'Clocked': False,
                   'DDeps': [['csr_rdata_i'],
                             ['regfile_wdata_lsu_i'],
                             ['regfile_wdata_ex_i'],
                             []],
                   'DLines': ['592:D', '591:D', '590:D', '593:D'],
                   'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3e23fd0>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3e23dd0>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3e23b10>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3e22210>]},
 'regfile_we': {'CDeps': [],
                'CLines': [],
                'Clocked': False,
                'DDeps': [['illegal_csr_insn_i',
                           'instr_executing',
                           'data_req_dec',
                           'multdiv_en_dec',
                           'regfile_we_wb',
                           'regfile_we_dec']],
                'DLines': ['587:D'],
                'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7feaf3e236d0>]},
 'regfile_we_wb': {'CDeps': [[[]],
                             [[],
                              [],
                              ['id_wb_fsm_cs'],
                              [],
                              ['data_req_dec',
                               'lsu_valid_i',
                               'data_req_dec',
                               'ex_valid_i']],
                             [[]],
                             [[]],
                             [[]],
                             [[]],
                             [[]],
                             [[]],
                             [[]]],
                   'CLines': [[None],
                              [None, None, '764:C', None, '797:C'],
                              [None],
                              [None],
                              [None],
                              [None],
                              [None],
                              [None],
                              [None]],
                   'Clocked': False,
                   'DDeps': [[],
                             ['regfile_we_dec', 'lsu_load_err_i'],
                             [],
                             [],
                             [],
                             [],
                             [],
                             [],
                             []],
                   'DLines': ['756:D',
                              '800:D',
                              '756:D',
                              '756:D',
                              '756:D',
                              '756:D',
                              '756:D',
                              '756:D',
                              '756:D'],
                   'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3649c50>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf36676d0>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3649c50>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3649c50>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3649c50>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3649c50>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3649c50>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3649c50>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3649c50>]},
 'rfvi_reg_raddr_ra_o': {'CDeps': [],
                         'CLines': [],
                         'Clocked': False,
                         'DDeps': [['regfile_raddr_a']],
                         'DLines': ['608:D'],
                         'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7feaf3e22b90>]},
 'rfvi_reg_raddr_rb_o': {'CDeps': [],
                         'CLines': [],
                         'Clocked': False,
                         'DDeps': [['regfile_raddr_b']],
                         'DLines': ['610:D'],
                         'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7feaf3e22f10>]},
 'rfvi_reg_rdata_ra_o': {'CDeps': [],
                         'CLines': [],
                         'Clocked': False,
                         'DDeps': [['regfile_rdata_a']],
                         'DLines': ['609:D'],
                         'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7feaf3e22d50>]},
 'rfvi_reg_rdata_rb_o': {'CDeps': [],
                         'CLines': [],
                         'Clocked': False,
                         'DDeps': [['regfile_rdata_b']],
                         'DLines': ['611:D'],
                         'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7feaf3e14110>]},
 'rfvi_reg_waddr_rd_o': {'CDeps': [],
                         'CLines': [],
                         'Clocked': False,
                         'DDeps': [['regfile_waddr']],
                         'DLines': ['612:D'],
                         'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7feaf3e142d0>]},
 'rfvi_reg_wdata_rd_o': {'CDeps': [],
                         'CLines': [],
                         'Clocked': False,
                         'DDeps': [['regfile_wdata']],
                         'DLines': ['613:D'],
                         'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7feaf3e14490>]},
 'rfvi_reg_we_o': {'CDeps': [],
                   'CLines': [],
                   'Clocked': False,
                   'DDeps': [['regfile_we']],
                   'DLines': ['614:D'],
                   'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7feaf3e14610>]},
 'stall_branch': {'CDeps': [[[]],
                            [[]],
                            [[],
                             [],
                             ['id_wb_fsm_cs'],
                             [],
                             ['data_req_dec',
                              'lsu_valid_i',
                              'data_req_dec',
                              'ex_valid_i']],
                            [[]],
                            [[]],
                            [[]],
                            [[]],
                            [[],
                             [],
                             ['id_wb_fsm_cs'],
                             [],
                             ['instr_new_i', 'instr_fetch_err_i'],
                             [],
                             []],
                            [[]],
                            [[]]],
                  'CLines': [[None],
                             [None],
                             [None, None, '764:C', None, '797:C'],
                             [None],
                             [None],
                             [None],
                             [None],
                             [None,
                              None,
                              '764:C',
                              None,
                              '766:C',
                              '767:C',
                              None],
                             [None],
                             [None]],
                  'Clocked': False,
                  'DDeps': [[],
                            [],
                            ['branch_in_dec'],
                            [],
                            [],
                            [],
                            [],
                            ['branch_decision_i'],
                            [],
                            []],
                  'DLines': ['760:D',
                             '760:D',
                             '806:D',
                             '760:D',
                             '760:D',
                             '760:D',
                             '760:D',
                             '780:D',
                             '760:D',
                             '760:D'],
                  'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3661210>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3661210>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3667d90>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3661210>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3661210>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3661210>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3661210>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3634d10>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3661210>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3661210>]},
 'stall_jump': {'CDeps': [[[]],
                          [[]],
                          [[],
                           [],
                           ['id_wb_fsm_cs'],
                           [],
                           ['data_req_dec',
                            'lsu_valid_i',
                            'data_req_dec',
                            'ex_valid_i']],
                          [[]],
                          [[],
                           [],
                           ['id_wb_fsm_cs'],
                           [],
                           ['instr_new_i', 'instr_fetch_err_i'],
                           [],
                           []],
                          [[]],
                          [[]],
                          [[]],
                          [[]],
                          [[]]],
                'CLines': [[None],
                           [None],
                           [None, None, '764:C', None, '797:C'],
                           [None],
                           [None,
                            None,
                            '764:C',
                            None,
                            '766:C',
                            '767:C',
                            None],
                           [None],
                           [None],
                           [None],
                           [None],
                           [None]],
                'Clocked': False,
                'DDeps': [[],
                          [],
                          ['jump_in_dec'],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          []],
                'DLines': ['759:D',
                           '759:D',
                           '807:D',
                           '759:D',
                           '788:D',
                           '759:D',
                           '759:D',
                           '759:D',
                           '759:D',
                           '759:D'],
                'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3661090>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3661090>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3667ed0>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3661090>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3657850>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3661090>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3661090>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3661090>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3661090>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3661090>]},
 'stall_lsu': {'CDeps': [[[]],
                         [[]],
                         [[],
                          [],
                          ['id_wb_fsm_cs'],
                          [],
                          ['data_req_dec',
                           'lsu_valid_i',
                           'data_req_dec',
                           'ex_valid_i']],
                         [[]],
                         [[]],
                         [[]],
                         [[]],
                         [[]],
                         [[],
                          [],
                          ['id_wb_fsm_cs'],
                          [],
                          ['instr_new_i', 'instr_fetch_err_i'],
                          [],
                          []],
                         [[]]],
               'CLines': [[None],
                          [None],
                          [None, None, '764:C', None, '797:C'],
                          [None],
                          [None],
                          [None],
                          [None],
                          [None],
                          [None,
                           None,
                           '764:C',
                           None,
                           '766:C',
                           '767:C',
                           None],
                          [None]],
               'Clocked': False,
               'DDeps': [[],
                         [],
                         ['data_req_dec'],
                         [],
                         [],
                         [],
                         [],
                         [],
                         [],
                         []],
               'DLines': ['757:D',
                          '757:D',
                          '804:D',
                          '757:D',
                          '757:D',
                          '757:D',
                          '757:D',
                          '757:D',
                          '770:D',
                          '757:D'],
               'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3649d90>,
                               <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3649d90>,
                               <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3667a10>,
                               <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3649d90>,
                               <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3649d90>,
                               <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3649d90>,
                               <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3649d90>,
                               <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3649d90>,
                               <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3661f90>,
                               <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3649d90>]},
 'stall_multdiv': {'CDeps': [[[]],
                             [[]],
                             [[],
                              [],
                              ['id_wb_fsm_cs'],
                              [],
                              ['data_req_dec',
                               'lsu_valid_i',
                               'data_req_dec',
                               'ex_valid_i']],
                             [[]],
                             [[]],
                             [[],
                              [],
                              ['id_wb_fsm_cs'],
                              [],
                              ['instr_new_i', 'instr_fetch_err_i'],
                              [],
                              []],
                             [[]],
                             [[]],
                             [[]],
                             [[]]],
                   'CLines': [[None],
                              [None],
                              [None, None, '764:C', None, '797:C'],
                              [None],
                              [None],
                              [None,
                               None,
                               '764:C',
                               None,
                               '766:C',
                               '767:C',
                               None],
                              [None],
                              [None],
                              [None],
                              [None]],
                   'Clocked': False,
                   'DDeps': [[],
                             [],
                             ['multdiv_en_dec'],
                             [],
                             [],
                             [],
                             [],
                             [],
                             [],
                             []],
                   'DLines': ['758:D',
                              '758:D',
                              '805:D',
                              '758:D',
                              '758:D',
                              '775:D',
                              '758:D',
                              '758:D',
                              '758:D',
                              '758:D'],
                   'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3649f10>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3649f10>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3667bd0>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3649f10>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3649f10>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3634610>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3649f10>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3649f10>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3649f10>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf3649f10>]}}
