// Seed: 1164988635
module module_0 (
    output wor   id_0,
    output wor   id_1,
    input  uwire id_2,
    input  uwire id_3,
    input  uwire id_4,
    output tri   id_5,
    output wand  id_6
);
  logic id_8;
  module_2 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    output wand id_1,
    output supply1 id_2,
    input supply0 id_3,
    input supply1 id_4,
    output tri id_5,
    input wor id_6
);
  assign id_2 = id_0;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_0,
      id_3,
      id_2,
      id_1
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  pmos id_8 (-1'b0, 1 - 1);
  logic id_9;
  wire id_10, \id_11 ;
endmodule
