
g031k8.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000061fc  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a0c  080062b8  080062b8  000072b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006cc4  08006cc4  00008010  2**0
                  CONTENTS
  4 .ARM          00000008  08006cc4  08006cc4  00007cc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006ccc  08006ccc  00008010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006ccc  08006ccc  00007ccc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006cd0  08006cd0  00007cd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  08006cd4  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000033c  20000010  08006ce4  00008010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000034c  08006ce4  0000834c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00008010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015722  00000000  00000000  00008038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a59  00000000  00000000  0001d75a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001140  00000000  00000000  000201b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d84  00000000  00000000  000212f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017843  00000000  00000000  0002207c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014ace  00000000  00000000  000398bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009a9c4  00000000  00000000  0004e38d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e8d51  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003ebc  00000000  00000000  000e8d94  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000057  00000000  00000000  000ecc50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000010 	.word	0x20000010
 80000dc:	00000000 	.word	0x00000000
 80000e0:	080062a0 	.word	0x080062a0

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000014 	.word	0x20000014
 8000100:	080062a0 	.word	0x080062a0

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	@ 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f806 	bl	8000218 <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			@ (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__aeabi_idiv0>:
 8000218:	4770      	bx	lr
 800021a:	46c0      	nop			@ (mov r8, r8)

0800021c <__aeabi_uldivmod>:
 800021c:	2b00      	cmp	r3, #0
 800021e:	d111      	bne.n	8000244 <__aeabi_uldivmod+0x28>
 8000220:	2a00      	cmp	r2, #0
 8000222:	d10f      	bne.n	8000244 <__aeabi_uldivmod+0x28>
 8000224:	2900      	cmp	r1, #0
 8000226:	d100      	bne.n	800022a <__aeabi_uldivmod+0xe>
 8000228:	2800      	cmp	r0, #0
 800022a:	d002      	beq.n	8000232 <__aeabi_uldivmod+0x16>
 800022c:	2100      	movs	r1, #0
 800022e:	43c9      	mvns	r1, r1
 8000230:	0008      	movs	r0, r1
 8000232:	b407      	push	{r0, r1, r2}
 8000234:	4802      	ldr	r0, [pc, #8]	@ (8000240 <__aeabi_uldivmod+0x24>)
 8000236:	a102      	add	r1, pc, #8	@ (adr r1, 8000240 <__aeabi_uldivmod+0x24>)
 8000238:	1840      	adds	r0, r0, r1
 800023a:	9002      	str	r0, [sp, #8]
 800023c:	bd03      	pop	{r0, r1, pc}
 800023e:	46c0      	nop			@ (mov r8, r8)
 8000240:	ffffffd9 	.word	0xffffffd9
 8000244:	b403      	push	{r0, r1}
 8000246:	4668      	mov	r0, sp
 8000248:	b501      	push	{r0, lr}
 800024a:	9802      	ldr	r0, [sp, #8]
 800024c:	f000 f806 	bl	800025c <__udivmoddi4>
 8000250:	9b01      	ldr	r3, [sp, #4]
 8000252:	469e      	mov	lr, r3
 8000254:	b002      	add	sp, #8
 8000256:	bc0c      	pop	{r2, r3}
 8000258:	4770      	bx	lr
 800025a:	46c0      	nop			@ (mov r8, r8)

0800025c <__udivmoddi4>:
 800025c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800025e:	4657      	mov	r7, sl
 8000260:	464e      	mov	r6, r9
 8000262:	4645      	mov	r5, r8
 8000264:	46de      	mov	lr, fp
 8000266:	b5e0      	push	{r5, r6, r7, lr}
 8000268:	0004      	movs	r4, r0
 800026a:	000d      	movs	r5, r1
 800026c:	4692      	mov	sl, r2
 800026e:	4699      	mov	r9, r3
 8000270:	b083      	sub	sp, #12
 8000272:	428b      	cmp	r3, r1
 8000274:	d830      	bhi.n	80002d8 <__udivmoddi4+0x7c>
 8000276:	d02d      	beq.n	80002d4 <__udivmoddi4+0x78>
 8000278:	4649      	mov	r1, r9
 800027a:	4650      	mov	r0, sl
 800027c:	f000 f8ba 	bl	80003f4 <__clzdi2>
 8000280:	0029      	movs	r1, r5
 8000282:	0006      	movs	r6, r0
 8000284:	0020      	movs	r0, r4
 8000286:	f000 f8b5 	bl	80003f4 <__clzdi2>
 800028a:	1a33      	subs	r3, r6, r0
 800028c:	4698      	mov	r8, r3
 800028e:	3b20      	subs	r3, #32
 8000290:	d434      	bmi.n	80002fc <__udivmoddi4+0xa0>
 8000292:	469b      	mov	fp, r3
 8000294:	4653      	mov	r3, sl
 8000296:	465a      	mov	r2, fp
 8000298:	4093      	lsls	r3, r2
 800029a:	4642      	mov	r2, r8
 800029c:	001f      	movs	r7, r3
 800029e:	4653      	mov	r3, sl
 80002a0:	4093      	lsls	r3, r2
 80002a2:	001e      	movs	r6, r3
 80002a4:	42af      	cmp	r7, r5
 80002a6:	d83b      	bhi.n	8000320 <__udivmoddi4+0xc4>
 80002a8:	42af      	cmp	r7, r5
 80002aa:	d100      	bne.n	80002ae <__udivmoddi4+0x52>
 80002ac:	e079      	b.n	80003a2 <__udivmoddi4+0x146>
 80002ae:	465b      	mov	r3, fp
 80002b0:	1ba4      	subs	r4, r4, r6
 80002b2:	41bd      	sbcs	r5, r7
 80002b4:	2b00      	cmp	r3, #0
 80002b6:	da00      	bge.n	80002ba <__udivmoddi4+0x5e>
 80002b8:	e076      	b.n	80003a8 <__udivmoddi4+0x14c>
 80002ba:	2200      	movs	r2, #0
 80002bc:	2300      	movs	r3, #0
 80002be:	9200      	str	r2, [sp, #0]
 80002c0:	9301      	str	r3, [sp, #4]
 80002c2:	2301      	movs	r3, #1
 80002c4:	465a      	mov	r2, fp
 80002c6:	4093      	lsls	r3, r2
 80002c8:	9301      	str	r3, [sp, #4]
 80002ca:	2301      	movs	r3, #1
 80002cc:	4642      	mov	r2, r8
 80002ce:	4093      	lsls	r3, r2
 80002d0:	9300      	str	r3, [sp, #0]
 80002d2:	e029      	b.n	8000328 <__udivmoddi4+0xcc>
 80002d4:	4282      	cmp	r2, r0
 80002d6:	d9cf      	bls.n	8000278 <__udivmoddi4+0x1c>
 80002d8:	2200      	movs	r2, #0
 80002da:	2300      	movs	r3, #0
 80002dc:	9200      	str	r2, [sp, #0]
 80002de:	9301      	str	r3, [sp, #4]
 80002e0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80002e2:	2b00      	cmp	r3, #0
 80002e4:	d001      	beq.n	80002ea <__udivmoddi4+0x8e>
 80002e6:	601c      	str	r4, [r3, #0]
 80002e8:	605d      	str	r5, [r3, #4]
 80002ea:	9800      	ldr	r0, [sp, #0]
 80002ec:	9901      	ldr	r1, [sp, #4]
 80002ee:	b003      	add	sp, #12
 80002f0:	bcf0      	pop	{r4, r5, r6, r7}
 80002f2:	46bb      	mov	fp, r7
 80002f4:	46b2      	mov	sl, r6
 80002f6:	46a9      	mov	r9, r5
 80002f8:	46a0      	mov	r8, r4
 80002fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002fc:	4642      	mov	r2, r8
 80002fe:	469b      	mov	fp, r3
 8000300:	2320      	movs	r3, #32
 8000302:	1a9b      	subs	r3, r3, r2
 8000304:	4652      	mov	r2, sl
 8000306:	40da      	lsrs	r2, r3
 8000308:	4641      	mov	r1, r8
 800030a:	0013      	movs	r3, r2
 800030c:	464a      	mov	r2, r9
 800030e:	408a      	lsls	r2, r1
 8000310:	0017      	movs	r7, r2
 8000312:	4642      	mov	r2, r8
 8000314:	431f      	orrs	r7, r3
 8000316:	4653      	mov	r3, sl
 8000318:	4093      	lsls	r3, r2
 800031a:	001e      	movs	r6, r3
 800031c:	42af      	cmp	r7, r5
 800031e:	d9c3      	bls.n	80002a8 <__udivmoddi4+0x4c>
 8000320:	2200      	movs	r2, #0
 8000322:	2300      	movs	r3, #0
 8000324:	9200      	str	r2, [sp, #0]
 8000326:	9301      	str	r3, [sp, #4]
 8000328:	4643      	mov	r3, r8
 800032a:	2b00      	cmp	r3, #0
 800032c:	d0d8      	beq.n	80002e0 <__udivmoddi4+0x84>
 800032e:	07fb      	lsls	r3, r7, #31
 8000330:	0872      	lsrs	r2, r6, #1
 8000332:	431a      	orrs	r2, r3
 8000334:	4646      	mov	r6, r8
 8000336:	087b      	lsrs	r3, r7, #1
 8000338:	e00e      	b.n	8000358 <__udivmoddi4+0xfc>
 800033a:	42ab      	cmp	r3, r5
 800033c:	d101      	bne.n	8000342 <__udivmoddi4+0xe6>
 800033e:	42a2      	cmp	r2, r4
 8000340:	d80c      	bhi.n	800035c <__udivmoddi4+0x100>
 8000342:	1aa4      	subs	r4, r4, r2
 8000344:	419d      	sbcs	r5, r3
 8000346:	2001      	movs	r0, #1
 8000348:	1924      	adds	r4, r4, r4
 800034a:	416d      	adcs	r5, r5
 800034c:	2100      	movs	r1, #0
 800034e:	3e01      	subs	r6, #1
 8000350:	1824      	adds	r4, r4, r0
 8000352:	414d      	adcs	r5, r1
 8000354:	2e00      	cmp	r6, #0
 8000356:	d006      	beq.n	8000366 <__udivmoddi4+0x10a>
 8000358:	42ab      	cmp	r3, r5
 800035a:	d9ee      	bls.n	800033a <__udivmoddi4+0xde>
 800035c:	3e01      	subs	r6, #1
 800035e:	1924      	adds	r4, r4, r4
 8000360:	416d      	adcs	r5, r5
 8000362:	2e00      	cmp	r6, #0
 8000364:	d1f8      	bne.n	8000358 <__udivmoddi4+0xfc>
 8000366:	9800      	ldr	r0, [sp, #0]
 8000368:	9901      	ldr	r1, [sp, #4]
 800036a:	465b      	mov	r3, fp
 800036c:	1900      	adds	r0, r0, r4
 800036e:	4169      	adcs	r1, r5
 8000370:	2b00      	cmp	r3, #0
 8000372:	db24      	blt.n	80003be <__udivmoddi4+0x162>
 8000374:	002b      	movs	r3, r5
 8000376:	465a      	mov	r2, fp
 8000378:	4644      	mov	r4, r8
 800037a:	40d3      	lsrs	r3, r2
 800037c:	002a      	movs	r2, r5
 800037e:	40e2      	lsrs	r2, r4
 8000380:	001c      	movs	r4, r3
 8000382:	465b      	mov	r3, fp
 8000384:	0015      	movs	r5, r2
 8000386:	2b00      	cmp	r3, #0
 8000388:	db2a      	blt.n	80003e0 <__udivmoddi4+0x184>
 800038a:	0026      	movs	r6, r4
 800038c:	409e      	lsls	r6, r3
 800038e:	0033      	movs	r3, r6
 8000390:	0026      	movs	r6, r4
 8000392:	4647      	mov	r7, r8
 8000394:	40be      	lsls	r6, r7
 8000396:	0032      	movs	r2, r6
 8000398:	1a80      	subs	r0, r0, r2
 800039a:	4199      	sbcs	r1, r3
 800039c:	9000      	str	r0, [sp, #0]
 800039e:	9101      	str	r1, [sp, #4]
 80003a0:	e79e      	b.n	80002e0 <__udivmoddi4+0x84>
 80003a2:	42a3      	cmp	r3, r4
 80003a4:	d8bc      	bhi.n	8000320 <__udivmoddi4+0xc4>
 80003a6:	e782      	b.n	80002ae <__udivmoddi4+0x52>
 80003a8:	4642      	mov	r2, r8
 80003aa:	2320      	movs	r3, #32
 80003ac:	2100      	movs	r1, #0
 80003ae:	1a9b      	subs	r3, r3, r2
 80003b0:	2200      	movs	r2, #0
 80003b2:	9100      	str	r1, [sp, #0]
 80003b4:	9201      	str	r2, [sp, #4]
 80003b6:	2201      	movs	r2, #1
 80003b8:	40da      	lsrs	r2, r3
 80003ba:	9201      	str	r2, [sp, #4]
 80003bc:	e785      	b.n	80002ca <__udivmoddi4+0x6e>
 80003be:	4642      	mov	r2, r8
 80003c0:	2320      	movs	r3, #32
 80003c2:	1a9b      	subs	r3, r3, r2
 80003c4:	002a      	movs	r2, r5
 80003c6:	4646      	mov	r6, r8
 80003c8:	409a      	lsls	r2, r3
 80003ca:	0023      	movs	r3, r4
 80003cc:	40f3      	lsrs	r3, r6
 80003ce:	4644      	mov	r4, r8
 80003d0:	4313      	orrs	r3, r2
 80003d2:	002a      	movs	r2, r5
 80003d4:	40e2      	lsrs	r2, r4
 80003d6:	001c      	movs	r4, r3
 80003d8:	465b      	mov	r3, fp
 80003da:	0015      	movs	r5, r2
 80003dc:	2b00      	cmp	r3, #0
 80003de:	dad4      	bge.n	800038a <__udivmoddi4+0x12e>
 80003e0:	4642      	mov	r2, r8
 80003e2:	002f      	movs	r7, r5
 80003e4:	2320      	movs	r3, #32
 80003e6:	0026      	movs	r6, r4
 80003e8:	4097      	lsls	r7, r2
 80003ea:	1a9b      	subs	r3, r3, r2
 80003ec:	40de      	lsrs	r6, r3
 80003ee:	003b      	movs	r3, r7
 80003f0:	4333      	orrs	r3, r6
 80003f2:	e7cd      	b.n	8000390 <__udivmoddi4+0x134>

080003f4 <__clzdi2>:
 80003f4:	b510      	push	{r4, lr}
 80003f6:	2900      	cmp	r1, #0
 80003f8:	d103      	bne.n	8000402 <__clzdi2+0xe>
 80003fa:	f000 f807 	bl	800040c <__clzsi2>
 80003fe:	3020      	adds	r0, #32
 8000400:	e002      	b.n	8000408 <__clzdi2+0x14>
 8000402:	0008      	movs	r0, r1
 8000404:	f000 f802 	bl	800040c <__clzsi2>
 8000408:	bd10      	pop	{r4, pc}
 800040a:	46c0      	nop			@ (mov r8, r8)

0800040c <__clzsi2>:
 800040c:	211c      	movs	r1, #28
 800040e:	2301      	movs	r3, #1
 8000410:	041b      	lsls	r3, r3, #16
 8000412:	4298      	cmp	r0, r3
 8000414:	d301      	bcc.n	800041a <__clzsi2+0xe>
 8000416:	0c00      	lsrs	r0, r0, #16
 8000418:	3910      	subs	r1, #16
 800041a:	0a1b      	lsrs	r3, r3, #8
 800041c:	4298      	cmp	r0, r3
 800041e:	d301      	bcc.n	8000424 <__clzsi2+0x18>
 8000420:	0a00      	lsrs	r0, r0, #8
 8000422:	3908      	subs	r1, #8
 8000424:	091b      	lsrs	r3, r3, #4
 8000426:	4298      	cmp	r0, r3
 8000428:	d301      	bcc.n	800042e <__clzsi2+0x22>
 800042a:	0900      	lsrs	r0, r0, #4
 800042c:	3904      	subs	r1, #4
 800042e:	a202      	add	r2, pc, #8	@ (adr r2, 8000438 <__clzsi2+0x2c>)
 8000430:	5c10      	ldrb	r0, [r2, r0]
 8000432:	1840      	adds	r0, r0, r1
 8000434:	4770      	bx	lr
 8000436:	46c0      	nop			@ (mov r8, r8)
 8000438:	02020304 	.word	0x02020304
 800043c:	01010101 	.word	0x01010101
	...

08000448 <LL_ADC_EnableIT_EOC>:
  * @rmtoll IER      EOCIE          LL_ADC_EnableIT_EOC
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_EOC(ADC_TypeDef *ADCx)
{
 8000448:	b580      	push	{r7, lr}
 800044a:	b082      	sub	sp, #8
 800044c:	af00      	add	r7, sp, #0
 800044e:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->IER, LL_ADC_IT_EOC);
 8000450:	687b      	ldr	r3, [r7, #4]
 8000452:	685b      	ldr	r3, [r3, #4]
 8000454:	2204      	movs	r2, #4
 8000456:	431a      	orrs	r2, r3
 8000458:	687b      	ldr	r3, [r7, #4]
 800045a:	605a      	str	r2, [r3, #4]
}
 800045c:	46c0      	nop			@ (mov r8, r8)
 800045e:	46bd      	mov	sp, r7
 8000460:	b002      	add	sp, #8
 8000462:	bd80      	pop	{r7, pc}

08000464 <SystemClock_Config>:
UART_HandleTypeDef huart2;


//FUNCTIONS
void SystemClock_Config(void)
{
 8000464:	b590      	push	{r4, r7, lr}
 8000466:	b093      	sub	sp, #76	@ 0x4c
 8000468:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800046a:	2410      	movs	r4, #16
 800046c:	193b      	adds	r3, r7, r4
 800046e:	0018      	movs	r0, r3
 8000470:	2338      	movs	r3, #56	@ 0x38
 8000472:	001a      	movs	r2, r3
 8000474:	2100      	movs	r1, #0
 8000476:	f005 fee7 	bl	8006248 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800047a:	003b      	movs	r3, r7
 800047c:	0018      	movs	r0, r3
 800047e:	2310      	movs	r3, #16
 8000480:	001a      	movs	r2, r3
 8000482:	2100      	movs	r1, #0
 8000484:	f005 fee0 	bl	8006248 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000488:	2380      	movs	r3, #128	@ 0x80
 800048a:	009b      	lsls	r3, r3, #2
 800048c:	0018      	movs	r0, r3
 800048e:	f003 f8fd 	bl	800368c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000492:	193b      	adds	r3, r7, r4
 8000494:	2202      	movs	r2, #2
 8000496:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000498:	193b      	adds	r3, r7, r4
 800049a:	2280      	movs	r2, #128	@ 0x80
 800049c:	0052      	lsls	r2, r2, #1
 800049e:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80004a0:	0021      	movs	r1, r4
 80004a2:	187b      	adds	r3, r7, r1
 80004a4:	2200      	movs	r2, #0
 80004a6:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80004a8:	187b      	adds	r3, r7, r1
 80004aa:	2240      	movs	r2, #64	@ 0x40
 80004ac:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80004ae:	187b      	adds	r3, r7, r1
 80004b0:	2202      	movs	r2, #2
 80004b2:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80004b4:	187b      	adds	r3, r7, r1
 80004b6:	2202      	movs	r2, #2
 80004b8:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80004ba:	187b      	adds	r3, r7, r1
 80004bc:	2200      	movs	r2, #0
 80004be:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 80004c0:	187b      	adds	r3, r7, r1
 80004c2:	2208      	movs	r2, #8
 80004c4:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80004c6:	187b      	adds	r3, r7, r1
 80004c8:	2280      	movs	r2, #128	@ 0x80
 80004ca:	0292      	lsls	r2, r2, #10
 80004cc:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 80004ce:	187b      	adds	r3, r7, r1
 80004d0:	22c0      	movs	r2, #192	@ 0xc0
 80004d2:	04d2      	lsls	r2, r2, #19
 80004d4:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80004d6:	187b      	adds	r3, r7, r1
 80004d8:	2280      	movs	r2, #128	@ 0x80
 80004da:	0592      	lsls	r2, r2, #22
 80004dc:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80004de:	187b      	adds	r3, r7, r1
 80004e0:	0018      	movs	r0, r3
 80004e2:	f003 f91f 	bl	8003724 <HAL_RCC_OscConfig>
 80004e6:	1e03      	subs	r3, r0, #0
 80004e8:	d001      	beq.n	80004ee <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80004ea:	f000 faab 	bl	8000a44 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80004ee:	003b      	movs	r3, r7
 80004f0:	2207      	movs	r2, #7
 80004f2:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80004f4:	003b      	movs	r3, r7
 80004f6:	2202      	movs	r2, #2
 80004f8:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80004fa:	003b      	movs	r3, r7
 80004fc:	2200      	movs	r2, #0
 80004fe:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000500:	003b      	movs	r3, r7
 8000502:	2200      	movs	r2, #0
 8000504:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000506:	003b      	movs	r3, r7
 8000508:	2102      	movs	r1, #2
 800050a:	0018      	movs	r0, r3
 800050c:	f003 fc24 	bl	8003d58 <HAL_RCC_ClockConfig>
 8000510:	1e03      	subs	r3, r0, #0
 8000512:	d001      	beq.n	8000518 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000514:	f000 fa96 	bl	8000a44 <Error_Handler>
  }
}
 8000518:	46c0      	nop			@ (mov r8, r8)
 800051a:	46bd      	mov	sp, r7
 800051c:	b013      	add	sp, #76	@ 0x4c
 800051e:	bd90      	pop	{r4, r7, pc}

08000520 <MX_ADC1_Init>:

void MX_ADC1_Init(void)
{
 8000520:	b580      	push	{r7, lr}
 8000522:	b084      	sub	sp, #16
 8000524:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8000526:	1d3b      	adds	r3, r7, #4
 8000528:	0018      	movs	r0, r3
 800052a:	230c      	movs	r3, #12
 800052c:	001a      	movs	r2, r3
 800052e:	2100      	movs	r1, #0
 8000530:	f005 fe8a 	bl	8006248 <memset>

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000534:	4b50      	ldr	r3, [pc, #320]	@ (8000678 <MX_ADC1_Init+0x158>)
 8000536:	4a51      	ldr	r2, [pc, #324]	@ (800067c <MX_ADC1_Init+0x15c>)
 8000538:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800053a:	4b4f      	ldr	r3, [pc, #316]	@ (8000678 <MX_ADC1_Init+0x158>)
 800053c:	2280      	movs	r2, #128	@ 0x80
 800053e:	05d2      	lsls	r2, r2, #23
 8000540:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000542:	4b4d      	ldr	r3, [pc, #308]	@ (8000678 <MX_ADC1_Init+0x158>)
 8000544:	2200      	movs	r2, #0
 8000546:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000548:	4b4b      	ldr	r3, [pc, #300]	@ (8000678 <MX_ADC1_Init+0x158>)
 800054a:	2200      	movs	r2, #0
 800054c:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800054e:	4b4a      	ldr	r3, [pc, #296]	@ (8000678 <MX_ADC1_Init+0x158>)
 8000550:	2200      	movs	r2, #0
 8000552:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000554:	4b48      	ldr	r3, [pc, #288]	@ (8000678 <MX_ADC1_Init+0x158>)
 8000556:	2204      	movs	r2, #4
 8000558:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800055a:	4b47      	ldr	r3, [pc, #284]	@ (8000678 <MX_ADC1_Init+0x158>)
 800055c:	2200      	movs	r2, #0
 800055e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8000560:	4b45      	ldr	r3, [pc, #276]	@ (8000678 <MX_ADC1_Init+0x158>)
 8000562:	2200      	movs	r2, #0
 8000564:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000566:	4b44      	ldr	r3, [pc, #272]	@ (8000678 <MX_ADC1_Init+0x158>)
 8000568:	2200      	movs	r2, #0
 800056a:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 800056c:	4b42      	ldr	r3, [pc, #264]	@ (8000678 <MX_ADC1_Init+0x158>)
 800056e:	2201      	movs	r2, #1
 8000570:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000572:	4b41      	ldr	r3, [pc, #260]	@ (8000678 <MX_ADC1_Init+0x158>)
 8000574:	2220      	movs	r2, #32
 8000576:	2100      	movs	r1, #0
 8000578:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800057a:	4b3f      	ldr	r3, [pc, #252]	@ (8000678 <MX_ADC1_Init+0x158>)
 800057c:	2200      	movs	r2, #0
 800057e:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000580:	4b3d      	ldr	r3, [pc, #244]	@ (8000678 <MX_ADC1_Init+0x158>)
 8000582:	2200      	movs	r2, #0
 8000584:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000586:	4b3c      	ldr	r3, [pc, #240]	@ (8000678 <MX_ADC1_Init+0x158>)
 8000588:	222c      	movs	r2, #44	@ 0x2c
 800058a:	2100      	movs	r1, #0
 800058c:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800058e:	4b3a      	ldr	r3, [pc, #232]	@ (8000678 <MX_ADC1_Init+0x158>)
 8000590:	2200      	movs	r2, #0
 8000592:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 8000594:	4b38      	ldr	r3, [pc, #224]	@ (8000678 <MX_ADC1_Init+0x158>)
 8000596:	2200      	movs	r2, #0
 8000598:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 800059a:	4b37      	ldr	r3, [pc, #220]	@ (8000678 <MX_ADC1_Init+0x158>)
 800059c:	2200      	movs	r2, #0
 800059e:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 80005a0:	4b35      	ldr	r3, [pc, #212]	@ (8000678 <MX_ADC1_Init+0x158>)
 80005a2:	223c      	movs	r2, #60	@ 0x3c
 80005a4:	2100      	movs	r1, #0
 80005a6:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 80005a8:	4b33      	ldr	r3, [pc, #204]	@ (8000678 <MX_ADC1_Init+0x158>)
 80005aa:	2200      	movs	r2, #0
 80005ac:	64da      	str	r2, [r3, #76]	@ 0x4c

  LL_ADC_EnableIT_EOC(ADC1);
 80005ae:	4b33      	ldr	r3, [pc, #204]	@ (800067c <MX_ADC1_Init+0x15c>)
 80005b0:	0018      	movs	r0, r3
 80005b2:	f7ff ff49 	bl	8000448 <LL_ADC_EnableIT_EOC>

  HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 80005b6:	2200      	movs	r2, #0
 80005b8:	2100      	movs	r1, #0
 80005ba:	200c      	movs	r0, #12
 80005bc:	f002 fdd8 	bl	8003170 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(ADC1_IRQn);
 80005c0:	200c      	movs	r0, #12
 80005c2:	f002 fdea 	bl	800319a <HAL_NVIC_EnableIRQ>

  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80005c6:	4b2c      	ldr	r3, [pc, #176]	@ (8000678 <MX_ADC1_Init+0x158>)
 80005c8:	0018      	movs	r0, r3
 80005ca:	f001 fd9b 	bl	8002104 <HAL_ADC_Init>
 80005ce:	1e03      	subs	r3, r0, #0
 80005d0:	d001      	beq.n	80005d6 <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 80005d2:	f000 fa37 	bl	8000a44 <Error_Handler>
  }

  /** Configure Channel 0
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80005d6:	1d3b      	adds	r3, r7, #4
 80005d8:	2201      	movs	r2, #1
 80005da:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80005dc:	1d3b      	adds	r3, r7, #4
 80005de:	2200      	movs	r2, #0
 80005e0:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 80005e2:	1d3b      	adds	r3, r7, #4
 80005e4:	2200      	movs	r2, #0
 80005e6:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80005e8:	1d3a      	adds	r2, r7, #4
 80005ea:	4b23      	ldr	r3, [pc, #140]	@ (8000678 <MX_ADC1_Init+0x158>)
 80005ec:	0011      	movs	r1, r2
 80005ee:	0018      	movs	r0, r3
 80005f0:	f002 f9f4 	bl	80029dc <HAL_ADC_ConfigChannel>
 80005f4:	1e03      	subs	r3, r0, #0
 80005f6:	d001      	beq.n	80005fc <MX_ADC1_Init+0xdc>
  {
    Error_Handler();
 80005f8:	f000 fa24 	bl	8000a44 <Error_Handler>
  }

  /** Configure Channel 1
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80005fc:	1d3b      	adds	r3, r7, #4
 80005fe:	4a20      	ldr	r2, [pc, #128]	@ (8000680 <MX_ADC1_Init+0x160>)
 8000600:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000602:	1d3b      	adds	r3, r7, #4
 8000604:	2204      	movs	r2, #4
 8000606:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8000608:	1d3b      	adds	r3, r7, #4
 800060a:	2200      	movs	r2, #0
 800060c:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800060e:	1d3a      	adds	r2, r7, #4
 8000610:	4b19      	ldr	r3, [pc, #100]	@ (8000678 <MX_ADC1_Init+0x158>)
 8000612:	0011      	movs	r1, r2
 8000614:	0018      	movs	r0, r3
 8000616:	f002 f9e1 	bl	80029dc <HAL_ADC_ConfigChannel>
 800061a:	1e03      	subs	r3, r0, #0
 800061c:	d001      	beq.n	8000622 <MX_ADC1_Init+0x102>
  {
    Error_Handler();
 800061e:	f000 fa11 	bl	8000a44 <Error_Handler>
  }

  /** Configure Channel 4
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000622:	1d3b      	adds	r3, r7, #4
 8000624:	4a17      	ldr	r2, [pc, #92]	@ (8000684 <MX_ADC1_Init+0x164>)
 8000626:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000628:	1d3b      	adds	r3, r7, #4
 800062a:	2208      	movs	r2, #8
 800062c:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 800062e:	1d3b      	adds	r3, r7, #4
 8000630:	2200      	movs	r2, #0
 8000632:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000634:	1d3a      	adds	r2, r7, #4
 8000636:	4b10      	ldr	r3, [pc, #64]	@ (8000678 <MX_ADC1_Init+0x158>)
 8000638:	0011      	movs	r1, r2
 800063a:	0018      	movs	r0, r3
 800063c:	f002 f9ce 	bl	80029dc <HAL_ADC_ConfigChannel>
 8000640:	1e03      	subs	r3, r0, #0
 8000642:	d001      	beq.n	8000648 <MX_ADC1_Init+0x128>
  {
    Error_Handler();
 8000644:	f000 f9fe 	bl	8000a44 <Error_Handler>
  }

  /** Configure Channel 5
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000648:	1d3b      	adds	r3, r7, #4
 800064a:	4a0f      	ldr	r2, [pc, #60]	@ (8000688 <MX_ADC1_Init+0x168>)
 800064c:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 800064e:	1d3b      	adds	r3, r7, #4
 8000650:	220c      	movs	r2, #12
 8000652:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8000654:	1d3b      	adds	r3, r7, #4
 8000656:	2200      	movs	r2, #0
 8000658:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800065a:	1d3a      	adds	r2, r7, #4
 800065c:	4b06      	ldr	r3, [pc, #24]	@ (8000678 <MX_ADC1_Init+0x158>)
 800065e:	0011      	movs	r1, r2
 8000660:	0018      	movs	r0, r3
 8000662:	f002 f9bb 	bl	80029dc <HAL_ADC_ConfigChannel>
 8000666:	1e03      	subs	r3, r0, #0
 8000668:	d001      	beq.n	800066e <MX_ADC1_Init+0x14e>
  {
    Error_Handler();
 800066a:	f000 f9eb 	bl	8000a44 <Error_Handler>
  }
}
 800066e:	46c0      	nop			@ (mov r8, r8)
 8000670:	46bd      	mov	sp, r7
 8000672:	b004      	add	sp, #16
 8000674:	bd80      	pop	{r7, pc}
 8000676:	46c0      	nop			@ (mov r8, r8)
 8000678:	2000002c 	.word	0x2000002c
 800067c:	40012400 	.word	0x40012400
 8000680:	04000002 	.word	0x04000002
 8000684:	10000010 	.word	0x10000010
 8000688:	14000020 	.word	0x14000020

0800068c <MX_TIM14_Init>:

void MX_TIM14_Init(void)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	b088      	sub	sp, #32
 8000690:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM14_Init 0 */

  /* USER CODE END TIM14_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8000692:	1d3b      	adds	r3, r7, #4
 8000694:	0018      	movs	r0, r3
 8000696:	231c      	movs	r3, #28
 8000698:	001a      	movs	r2, r3
 800069a:	2100      	movs	r1, #0
 800069c:	f005 fdd4 	bl	8006248 <memset>

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 80006a0:	4b20      	ldr	r3, [pc, #128]	@ (8000724 <MX_TIM14_Init+0x98>)
 80006a2:	4a21      	ldr	r2, [pc, #132]	@ (8000728 <MX_TIM14_Init+0x9c>)
 80006a4:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 0;
 80006a6:	4b1f      	ldr	r3, [pc, #124]	@ (8000724 <MX_TIM14_Init+0x98>)
 80006a8:	2200      	movs	r2, #0
 80006aa:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 80006ac:	4b1d      	ldr	r3, [pc, #116]	@ (8000724 <MX_TIM14_Init+0x98>)
 80006ae:	2200      	movs	r2, #0
 80006b0:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 1023;
 80006b2:	4b1c      	ldr	r3, [pc, #112]	@ (8000724 <MX_TIM14_Init+0x98>)
 80006b4:	4a1d      	ldr	r2, [pc, #116]	@ (800072c <MX_TIM14_Init+0xa0>)
 80006b6:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 80006b8:	4b1a      	ldr	r3, [pc, #104]	@ (8000724 <MX_TIM14_Init+0x98>)
 80006ba:	2280      	movs	r2, #128	@ 0x80
 80006bc:	0052      	lsls	r2, r2, #1
 80006be:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80006c0:	4b18      	ldr	r3, [pc, #96]	@ (8000724 <MX_TIM14_Init+0x98>)
 80006c2:	2280      	movs	r2, #128	@ 0x80
 80006c4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 80006c6:	4b17      	ldr	r3, [pc, #92]	@ (8000724 <MX_TIM14_Init+0x98>)
 80006c8:	0018      	movs	r0, r3
 80006ca:	f003 fcef 	bl	80040ac <HAL_TIM_Base_Init>
 80006ce:	1e03      	subs	r3, r0, #0
 80006d0:	d001      	beq.n	80006d6 <MX_TIM14_Init+0x4a>
  {
    Error_Handler();
 80006d2:	f000 f9b7 	bl	8000a44 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim14) != HAL_OK)
 80006d6:	4b13      	ldr	r3, [pc, #76]	@ (8000724 <MX_TIM14_Init+0x98>)
 80006d8:	0018      	movs	r0, r3
 80006da:	f003 ff2b 	bl	8004534 <HAL_TIM_PWM_Init>
 80006de:	1e03      	subs	r3, r0, #0
 80006e0:	d001      	beq.n	80006e6 <MX_TIM14_Init+0x5a>
  {
    Error_Handler();
 80006e2:	f000 f9af 	bl	8000a44 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80006e6:	1d3b      	adds	r3, r7, #4
 80006e8:	2260      	movs	r2, #96	@ 0x60
 80006ea:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 400;
 80006ec:	1d3b      	adds	r3, r7, #4
 80006ee:	22c8      	movs	r2, #200	@ 0xc8
 80006f0:	0052      	lsls	r2, r2, #1
 80006f2:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80006f4:	1d3b      	adds	r3, r7, #4
 80006f6:	2200      	movs	r2, #0
 80006f8:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80006fa:	1d3b      	adds	r3, r7, #4
 80006fc:	2200      	movs	r2, #0
 80006fe:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000700:	1d39      	adds	r1, r7, #4
 8000702:	4b08      	ldr	r3, [pc, #32]	@ (8000724 <MX_TIM14_Init+0x98>)
 8000704:	2200      	movs	r2, #0
 8000706:	0018      	movs	r0, r3
 8000708:	f004 f9ea 	bl	8004ae0 <HAL_TIM_PWM_ConfigChannel>
 800070c:	1e03      	subs	r3, r0, #0
 800070e:	d001      	beq.n	8000714 <MX_TIM14_Init+0x88>
  {
    Error_Handler();
 8000710:	f000 f998 	bl	8000a44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */
  HAL_TIM_MspPostInit(&htim14);
 8000714:	4b03      	ldr	r3, [pc, #12]	@ (8000724 <MX_TIM14_Init+0x98>)
 8000716:	0018      	movs	r0, r3
 8000718:	f000 fd44 	bl	80011a4 <HAL_TIM_MspPostInit>

}
 800071c:	46c0      	nop			@ (mov r8, r8)
 800071e:	46bd      	mov	sp, r7
 8000720:	b008      	add	sp, #32
 8000722:	bd80      	pop	{r7, pc}
 8000724:	20000110 	.word	0x20000110
 8000728:	40002000 	.word	0x40002000
 800072c:	000003ff 	.word	0x000003ff

08000730 <MX_TIM16_Init>:

void MX_TIM16_Init(void)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	b094      	sub	sp, #80	@ 0x50
 8000734:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM16_Init 0 */

  /* USER CODE END TIM16_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8000736:	2334      	movs	r3, #52	@ 0x34
 8000738:	18fb      	adds	r3, r7, r3
 800073a:	0018      	movs	r0, r3
 800073c:	231c      	movs	r3, #28
 800073e:	001a      	movs	r2, r3
 8000740:	2100      	movs	r1, #0
 8000742:	f005 fd81 	bl	8006248 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000746:	003b      	movs	r3, r7
 8000748:	0018      	movs	r0, r3
 800074a:	2334      	movs	r3, #52	@ 0x34
 800074c:	001a      	movs	r2, r3
 800074e:	2100      	movs	r1, #0
 8000750:	f005 fd7a 	bl	8006248 <memset>

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8000754:	4b3e      	ldr	r3, [pc, #248]	@ (8000850 <MX_TIM16_Init+0x120>)
 8000756:	4a3f      	ldr	r2, [pc, #252]	@ (8000854 <MX_TIM16_Init+0x124>)
 8000758:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 0;
 800075a:	4b3d      	ldr	r3, [pc, #244]	@ (8000850 <MX_TIM16_Init+0x120>)
 800075c:	2200      	movs	r2, #0
 800075e:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000760:	4b3b      	ldr	r3, [pc, #236]	@ (8000850 <MX_TIM16_Init+0x120>)
 8000762:	2200      	movs	r2, #0
 8000764:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 255;
 8000766:	4b3a      	ldr	r3, [pc, #232]	@ (8000850 <MX_TIM16_Init+0x120>)
 8000768:	22ff      	movs	r2, #255	@ 0xff
 800076a:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 800076c:	4b38      	ldr	r3, [pc, #224]	@ (8000850 <MX_TIM16_Init+0x120>)
 800076e:	2280      	movs	r2, #128	@ 0x80
 8000770:	0092      	lsls	r2, r2, #2
 8000772:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8000774:	4b36      	ldr	r3, [pc, #216]	@ (8000850 <MX_TIM16_Init+0x120>)
 8000776:	2200      	movs	r2, #0
 8000778:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800077a:	4b35      	ldr	r3, [pc, #212]	@ (8000850 <MX_TIM16_Init+0x120>)
 800077c:	2280      	movs	r2, #128	@ 0x80
 800077e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8000780:	4b33      	ldr	r3, [pc, #204]	@ (8000850 <MX_TIM16_Init+0x120>)
 8000782:	0018      	movs	r0, r3
 8000784:	f003 fc92 	bl	80040ac <HAL_TIM_Base_Init>
 8000788:	1e03      	subs	r3, r0, #0
 800078a:	d001      	beq.n	8000790 <MX_TIM16_Init+0x60>
  {
    Error_Handler();
 800078c:	f000 f95a 	bl	8000a44 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim16) != HAL_OK)
 8000790:	4b2f      	ldr	r3, [pc, #188]	@ (8000850 <MX_TIM16_Init+0x120>)
 8000792:	0018      	movs	r0, r3
 8000794:	f003 fd3c 	bl	8004210 <HAL_TIM_OC_Init>
 8000798:	1e03      	subs	r3, r0, #0
 800079a:	d001      	beq.n	80007a0 <MX_TIM16_Init+0x70>
  {
    Error_Handler();
 800079c:	f000 f952 	bl	8000a44 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80007a0:	2134      	movs	r1, #52	@ 0x34
 80007a2:	187b      	adds	r3, r7, r1
 80007a4:	2200      	movs	r2, #0
 80007a6:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 255;
 80007a8:	187b      	adds	r3, r7, r1
 80007aa:	22ff      	movs	r2, #255	@ 0xff
 80007ac:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80007ae:	187b      	adds	r3, r7, r1
 80007b0:	2200      	movs	r2, #0
 80007b2:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80007b4:	187b      	adds	r3, r7, r1
 80007b6:	2200      	movs	r2, #0
 80007b8:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80007ba:	187b      	adds	r3, r7, r1
 80007bc:	2200      	movs	r2, #0
 80007be:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80007c0:	187b      	adds	r3, r7, r1
 80007c2:	2200      	movs	r2, #0
 80007c4:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80007c6:	187b      	adds	r3, r7, r1
 80007c8:	2200      	movs	r2, #0
 80007ca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80007cc:	1879      	adds	r1, r7, r1
 80007ce:	4b20      	ldr	r3, [pc, #128]	@ (8000850 <MX_TIM16_Init+0x120>)
 80007d0:	2200      	movs	r2, #0
 80007d2:	0018      	movs	r0, r3
 80007d4:	f004 f924 	bl	8004a20 <HAL_TIM_OC_ConfigChannel>
 80007d8:	1e03      	subs	r3, r0, #0
 80007da:	d001      	beq.n	80007e0 <MX_TIM16_Init+0xb0>
  {
    Error_Handler();
 80007dc:	f000 f932 	bl	8000a44 <Error_Handler>
  }
  __HAL_TIM_ENABLE_OCxPRELOAD(&htim16, TIM_CHANNEL_1);
 80007e0:	4b1b      	ldr	r3, [pc, #108]	@ (8000850 <MX_TIM16_Init+0x120>)
 80007e2:	681b      	ldr	r3, [r3, #0]
 80007e4:	699a      	ldr	r2, [r3, #24]
 80007e6:	4b1a      	ldr	r3, [pc, #104]	@ (8000850 <MX_TIM16_Init+0x120>)
 80007e8:	681b      	ldr	r3, [r3, #0]
 80007ea:	2108      	movs	r1, #8
 80007ec:	430a      	orrs	r2, r1
 80007ee:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80007f0:	003b      	movs	r3, r7
 80007f2:	2200      	movs	r2, #0
 80007f4:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80007f6:	003b      	movs	r3, r7
 80007f8:	2200      	movs	r2, #0
 80007fa:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80007fc:	003b      	movs	r3, r7
 80007fe:	2200      	movs	r2, #0
 8000800:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000802:	003b      	movs	r3, r7
 8000804:	2200      	movs	r2, #0
 8000806:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000808:	003b      	movs	r3, r7
 800080a:	2200      	movs	r2, #0
 800080c:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800080e:	003b      	movs	r3, r7
 8000810:	2280      	movs	r2, #128	@ 0x80
 8000812:	0192      	lsls	r2, r2, #6
 8000814:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000816:	003b      	movs	r3, r7
 8000818:	2200      	movs	r2, #0
 800081a:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800081c:	003b      	movs	r3, r7
 800081e:	2200      	movs	r2, #0
 8000820:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 8000822:	003a      	movs	r2, r7
 8000824:	4b0a      	ldr	r3, [pc, #40]	@ (8000850 <MX_TIM16_Init+0x120>)
 8000826:	0011      	movs	r1, r2
 8000828:	0018      	movs	r0, r3
 800082a:	f004 ff4f 	bl	80056cc <HAL_TIMEx_ConfigBreakDeadTime>
 800082e:	1e03      	subs	r3, r0, #0
 8000830:	d001      	beq.n	8000836 <MX_TIM16_Init+0x106>
  {
    Error_Handler();
 8000832:	f000 f907 	bl	8000a44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 8000836:	2200      	movs	r2, #0
 8000838:	2100      	movs	r1, #0
 800083a:	2015      	movs	r0, #21
 800083c:	f002 fc98 	bl	8003170 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM16_IRQn);
 8000840:	2015      	movs	r0, #21
 8000842:	f002 fcaa 	bl	800319a <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM16_Init 2 */
}
 8000846:	46c0      	nop			@ (mov r8, r8)
 8000848:	46bd      	mov	sp, r7
 800084a:	b014      	add	sp, #80	@ 0x50
 800084c:	bd80      	pop	{r7, pc}
 800084e:	46c0      	nop			@ (mov r8, r8)
 8000850:	200001cc 	.word	0x200001cc
 8000854:	40014400 	.word	0x40014400

08000858 <MX_USART2_UART_Init>:

void MX_USART2_UART_Init(void)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	af00      	add	r7, sp, #0
  huart2.Instance = USART2;
 800085c:	4b16      	ldr	r3, [pc, #88]	@ (80008b8 <MX_USART2_UART_Init+0x60>)
 800085e:	4a17      	ldr	r2, [pc, #92]	@ (80008bc <MX_USART2_UART_Init+0x64>)
 8000860:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000862:	4b15      	ldr	r3, [pc, #84]	@ (80008b8 <MX_USART2_UART_Init+0x60>)
 8000864:	22e1      	movs	r2, #225	@ 0xe1
 8000866:	0252      	lsls	r2, r2, #9
 8000868:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800086a:	4b13      	ldr	r3, [pc, #76]	@ (80008b8 <MX_USART2_UART_Init+0x60>)
 800086c:	2200      	movs	r2, #0
 800086e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000870:	4b11      	ldr	r3, [pc, #68]	@ (80008b8 <MX_USART2_UART_Init+0x60>)
 8000872:	2200      	movs	r2, #0
 8000874:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000876:	4b10      	ldr	r3, [pc, #64]	@ (80008b8 <MX_USART2_UART_Init+0x60>)
 8000878:	2200      	movs	r2, #0
 800087a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800087c:	4b0e      	ldr	r3, [pc, #56]	@ (80008b8 <MX_USART2_UART_Init+0x60>)
 800087e:	220c      	movs	r2, #12
 8000880:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000882:	4b0d      	ldr	r3, [pc, #52]	@ (80008b8 <MX_USART2_UART_Init+0x60>)
 8000884:	2200      	movs	r2, #0
 8000886:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000888:	4b0b      	ldr	r3, [pc, #44]	@ (80008b8 <MX_USART2_UART_Init+0x60>)
 800088a:	2200      	movs	r2, #0
 800088c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800088e:	4b0a      	ldr	r3, [pc, #40]	@ (80008b8 <MX_USART2_UART_Init+0x60>)
 8000890:	2200      	movs	r2, #0
 8000892:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000894:	4b08      	ldr	r3, [pc, #32]	@ (80008b8 <MX_USART2_UART_Init+0x60>)
 8000896:	2200      	movs	r2, #0
 8000898:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800089a:	4b07      	ldr	r3, [pc, #28]	@ (80008b8 <MX_USART2_UART_Init+0x60>)
 800089c:	2200      	movs	r2, #0
 800089e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (HAL_UART_Init(&huart2) != HAL_OK)
 80008a0:	4b05      	ldr	r3, [pc, #20]	@ (80008b8 <MX_USART2_UART_Init+0x60>)
 80008a2:	0018      	movs	r0, r3
 80008a4:	f004 ffce 	bl	8005844 <HAL_UART_Init>
 80008a8:	1e03      	subs	r3, r0, #0
 80008aa:	d001      	beq.n	80008b0 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80008ac:	f000 f8ca 	bl	8000a44 <Error_Handler>
  }
}
 80008b0:	46c0      	nop			@ (mov r8, r8)
 80008b2:	46bd      	mov	sp, r7
 80008b4:	bd80      	pop	{r7, pc}
 80008b6:	46c0      	nop			@ (mov r8, r8)
 80008b8:	20000288 	.word	0x20000288
 80008bc:	40004400 	.word	0x40004400

080008c0 <MX_GPIO_Init>:
  HAL_NVIC_EnableIRQ(DMA1_Ch4_5_DMAMUX1_OVR_IRQn);

}

void MX_GPIO_Init(void)
{
 80008c0:	b590      	push	{r4, r7, lr}
 80008c2:	b089      	sub	sp, #36	@ 0x24
 80008c4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008c6:	240c      	movs	r4, #12
 80008c8:	193b      	adds	r3, r7, r4
 80008ca:	0018      	movs	r0, r3
 80008cc:	2314      	movs	r3, #20
 80008ce:	001a      	movs	r2, r3
 80008d0:	2100      	movs	r1, #0
 80008d2:	f005 fcb9 	bl	8006248 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008d6:	4b58      	ldr	r3, [pc, #352]	@ (8000a38 <MX_GPIO_Init+0x178>)
 80008d8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80008da:	4b57      	ldr	r3, [pc, #348]	@ (8000a38 <MX_GPIO_Init+0x178>)
 80008dc:	2104      	movs	r1, #4
 80008de:	430a      	orrs	r2, r1
 80008e0:	635a      	str	r2, [r3, #52]	@ 0x34
 80008e2:	4b55      	ldr	r3, [pc, #340]	@ (8000a38 <MX_GPIO_Init+0x178>)
 80008e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80008e6:	2204      	movs	r2, #4
 80008e8:	4013      	ands	r3, r2
 80008ea:	60bb      	str	r3, [r7, #8]
 80008ec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80008ee:	4b52      	ldr	r3, [pc, #328]	@ (8000a38 <MX_GPIO_Init+0x178>)
 80008f0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80008f2:	4b51      	ldr	r3, [pc, #324]	@ (8000a38 <MX_GPIO_Init+0x178>)
 80008f4:	2120      	movs	r1, #32
 80008f6:	430a      	orrs	r2, r1
 80008f8:	635a      	str	r2, [r3, #52]	@ 0x34
 80008fa:	4b4f      	ldr	r3, [pc, #316]	@ (8000a38 <MX_GPIO_Init+0x178>)
 80008fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80008fe:	2220      	movs	r2, #32
 8000900:	4013      	ands	r3, r2
 8000902:	607b      	str	r3, [r7, #4]
 8000904:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000906:	4b4c      	ldr	r3, [pc, #304]	@ (8000a38 <MX_GPIO_Init+0x178>)
 8000908:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800090a:	4b4b      	ldr	r3, [pc, #300]	@ (8000a38 <MX_GPIO_Init+0x178>)
 800090c:	2101      	movs	r1, #1
 800090e:	430a      	orrs	r2, r1
 8000910:	635a      	str	r2, [r3, #52]	@ 0x34
 8000912:	4b49      	ldr	r3, [pc, #292]	@ (8000a38 <MX_GPIO_Init+0x178>)
 8000914:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000916:	2201      	movs	r2, #1
 8000918:	4013      	ands	r3, r2
 800091a:	603b      	str	r3, [r7, #0]
 800091c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 800091e:	4b47      	ldr	r3, [pc, #284]	@ (8000a3c <MX_GPIO_Init+0x17c>)
 8000920:	2200      	movs	r2, #0
 8000922:	2140      	movs	r1, #64	@ 0x40
 8000924:	0018      	movs	r0, r3
 8000926:	f002 fe93 	bl	8003650 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : T_NRST_Pin */
  GPIO_InitStruct.Pin = T_NRST_Pin;
 800092a:	193b      	adds	r3, r7, r4
 800092c:	2204      	movs	r2, #4
 800092e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000930:	193b      	adds	r3, r7, r4
 8000932:	2288      	movs	r2, #136	@ 0x88
 8000934:	0352      	lsls	r2, r2, #13
 8000936:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000938:	193b      	adds	r3, r7, r4
 800093a:	2200      	movs	r2, #0
 800093c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(T_NRST_GPIO_Port, &GPIO_InitStruct);
 800093e:	193b      	adds	r3, r7, r4
 8000940:	4a3f      	ldr	r2, [pc, #252]	@ (8000a40 <MX_GPIO_Init+0x180>)
 8000942:	0019      	movs	r1, r3
 8000944:	0010      	movs	r0, r2
 8000946:	f002 fd1f 	bl	8003388 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD3_Pin */ // - on-board green LED
  GPIO_InitStruct.Pin = LD3_Pin;
 800094a:	193b      	adds	r3, r7, r4
 800094c:	2240      	movs	r2, #64	@ 0x40
 800094e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000950:	193b      	adds	r3, r7, r4
 8000952:	2201      	movs	r2, #1
 8000954:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000956:	193b      	adds	r3, r7, r4
 8000958:	2200      	movs	r2, #0
 800095a:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 800095c:	193b      	adds	r3, r7, r4
 800095e:	4a37      	ldr	r2, [pc, #220]	@ (8000a3c <MX_GPIO_Init+0x17c>)
 8000960:	0019      	movs	r1, r3
 8000962:	0010      	movs	r0, r2
 8000964:	f002 fd10 	bl	8003388 <HAL_GPIO_Init>

  /*Configure GPIO pin : ADC_CH0_Pin */
  GPIO_InitStruct.Pin = ADC_CH0_Pin;
 8000968:	193b      	adds	r3, r7, r4
 800096a:	2201      	movs	r2, #1
 800096c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800096e:	193b      	adds	r3, r7, r4
 8000970:	2203      	movs	r2, #3
 8000972:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000974:	193b      	adds	r3, r7, r4
 8000976:	2200      	movs	r2, #0
 8000978:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(ADC_CH0_GPIO_Port, &GPIO_InitStruct);
 800097a:	193a      	adds	r2, r7, r4
 800097c:	23a0      	movs	r3, #160	@ 0xa0
 800097e:	05db      	lsls	r3, r3, #23
 8000980:	0011      	movs	r1, r2
 8000982:	0018      	movs	r0, r3
 8000984:	f002 fd00 	bl	8003388 <HAL_GPIO_Init>

  /*Configure GPIO pin : ADC_CH1_Pin */
  GPIO_InitStruct.Pin = ADC_CH1_Pin;
 8000988:	193b      	adds	r3, r7, r4
 800098a:	2202      	movs	r2, #2
 800098c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800098e:	193b      	adds	r3, r7, r4
 8000990:	2203      	movs	r2, #3
 8000992:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000994:	193b      	adds	r3, r7, r4
 8000996:	2200      	movs	r2, #0
 8000998:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(ADC_CH1_GPIO_Port, &GPIO_InitStruct);
 800099a:	193a      	adds	r2, r7, r4
 800099c:	23a0      	movs	r3, #160	@ 0xa0
 800099e:	05db      	lsls	r3, r3, #23
 80009a0:	0011      	movs	r1, r2
 80009a2:	0018      	movs	r0, r3
 80009a4:	f002 fcf0 	bl	8003388 <HAL_GPIO_Init>

  /*Configure GPIO pin : ADC_CH4_Pin */
  GPIO_InitStruct.Pin = ADC_CH4_Pin;
 80009a8:	193b      	adds	r3, r7, r4
 80009aa:	2210      	movs	r2, #16
 80009ac:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80009ae:	193b      	adds	r3, r7, r4
 80009b0:	2203      	movs	r2, #3
 80009b2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b4:	193b      	adds	r3, r7, r4
 80009b6:	2200      	movs	r2, #0
 80009b8:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(ADC_CH4_GPIO_Port, &GPIO_InitStruct);
 80009ba:	193a      	adds	r2, r7, r4
 80009bc:	23a0      	movs	r3, #160	@ 0xa0
 80009be:	05db      	lsls	r3, r3, #23
 80009c0:	0011      	movs	r1, r2
 80009c2:	0018      	movs	r0, r3
 80009c4:	f002 fce0 	bl	8003388 <HAL_GPIO_Init>

  /*Configure GPIO pin : ADC_CH5_Pin */
  GPIO_InitStruct.Pin = ADC_CH5_Pin;
 80009c8:	193b      	adds	r3, r7, r4
 80009ca:	2220      	movs	r2, #32
 80009cc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80009ce:	193b      	adds	r3, r7, r4
 80009d0:	2203      	movs	r2, #3
 80009d2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009d4:	193b      	adds	r3, r7, r4
 80009d6:	2200      	movs	r2, #0
 80009d8:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(ADC_CH5_GPIO_Port, &GPIO_InitStruct);
 80009da:	193a      	adds	r2, r7, r4
 80009dc:	23a0      	movs	r3, #160	@ 0xa0
 80009de:	05db      	lsls	r3, r3, #23
 80009e0:	0011      	movs	r1, r2
 80009e2:	0018      	movs	r0, r3
 80009e4:	f002 fcd0 	bl	8003388 <HAL_GPIO_Init>

  /*Configure GPIO pin : ISR measurement pin */
  GPIO_InitStruct.Pin = ISR_MEAS_Pin;
 80009e8:	193b      	adds	r3, r7, r4
 80009ea:	2280      	movs	r2, #128	@ 0x80
 80009ec:	0152      	lsls	r2, r2, #5
 80009ee:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009f0:	193b      	adds	r3, r7, r4
 80009f2:	2201      	movs	r2, #1
 80009f4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f6:	193b      	adds	r3, r7, r4
 80009f8:	2200      	movs	r2, #0
 80009fa:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(ISR_MEAS_GPIO_Port, &GPIO_InitStruct);
 80009fc:	193a      	adds	r2, r7, r4
 80009fe:	23a0      	movs	r3, #160	@ 0xa0
 8000a00:	05db      	lsls	r3, r3, #23
 8000a02:	0011      	movs	r1, r2
 8000a04:	0018      	movs	r0, r3
 8000a06:	f002 fcbf 	bl	8003388 <HAL_GPIO_Init>

  /*Configure GPIO pin : SYM processing flag pin */
  GPIO_InitStruct.Pin = SYM_PROC_Pin;
 8000a0a:	0021      	movs	r1, r4
 8000a0c:	187b      	adds	r3, r7, r1
 8000a0e:	2280      	movs	r2, #128	@ 0x80
 8000a10:	0112      	lsls	r2, r2, #4
 8000a12:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a14:	187b      	adds	r3, r7, r1
 8000a16:	2201      	movs	r2, #1
 8000a18:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a1a:	187b      	adds	r3, r7, r1
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(SYM_PROC_GPIO_Port, &GPIO_InitStruct);
 8000a20:	187a      	adds	r2, r7, r1
 8000a22:	23a0      	movs	r3, #160	@ 0xa0
 8000a24:	05db      	lsls	r3, r3, #23
 8000a26:	0011      	movs	r1, r2
 8000a28:	0018      	movs	r0, r3
 8000a2a:	f002 fcad 	bl	8003388 <HAL_GPIO_Init>
}
 8000a2e:	46c0      	nop			@ (mov r8, r8)
 8000a30:	46bd      	mov	sp, r7
 8000a32:	b009      	add	sp, #36	@ 0x24
 8000a34:	bd90      	pop	{r4, r7, pc}
 8000a36:	46c0      	nop			@ (mov r8, r8)
 8000a38:	40021000 	.word	0x40021000
 8000a3c:	50000800 	.word	0x50000800
 8000a40:	50001400 	.word	0x50001400

08000a44 <Error_Handler>:

void Error_Handler(void)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a48:	b672      	cpsid	i
}
 8000a4a:	46c0      	nop			@ (mov r8, r8)
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a4c:	46c0      	nop			@ (mov r8, r8)
 8000a4e:	e7fd      	b.n	8000a4c <Error_Handler+0x8>

08000a50 <System_Init>:
  {

  }
}

void System_Init(void){
 8000a50:	b580      	push	{r7, lr}
 8000a52:	af00      	add	r7, sp, #0
	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000a54:	f001 f95a 	bl	8001d0c <HAL_Init>

	/* Configure the system clock */
	SystemClock_Config();
 8000a58:	f7ff fd04 	bl	8000464 <SystemClock_Config>

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000a5c:	f7ff ff30 	bl	80008c0 <MX_GPIO_Init>
	MX_USART2_UART_Init();
 8000a60:	f7ff fefa 	bl	8000858 <MX_USART2_UART_Init>
	MX_ADC1_Init();
 8000a64:	f7ff fd5c 	bl	8000520 <MX_ADC1_Init>
	MX_TIM14_Init();
 8000a68:	f7ff fe10 	bl	800068c <MX_TIM14_Init>
	MX_TIM16_Init();
 8000a6c:	f7ff fe60 	bl	8000730 <MX_TIM16_Init>

	//Set custom callback function for TIM16 (freq. gen.) to the callback function in TIMx_callback.c for TIM16.
	//I believe the correct CallbackID is HAL_TIM_OC_DELAY_ELAPSED_CB_ID, but if this doesn't work maybe
	//HAL_TIM_PERIOD_ELAPSED_CB_ID will work. This should be basically the same because we've set up TIM16
	//in Output Compare mode, where the ARR and CRR are the same.
	HAL_TIM_RegisterCallback(&htim16, HAL_TIM_OC_DELAY_ELAPSED_CB_ID, &TIM16_callback);
 8000a70:	4a07      	ldr	r2, [pc, #28]	@ (8000a90 <System_Init+0x40>)
 8000a72:	4b08      	ldr	r3, [pc, #32]	@ (8000a94 <System_Init+0x44>)
 8000a74:	2114      	movs	r1, #20
 8000a76:	0018      	movs	r0, r3
 8000a78:	f004 f982 	bl	8004d80 <HAL_TIM_RegisterCallback>

	//Set custom callback function for ADC (DMA) conversion complete.
	HAL_ADC_RegisterCallback(&hadc1, HAL_ADC_CONVERSION_COMPLETE_CB_ID, &ADC_DMA_conversion_complete_callback);
 8000a7c:	4a06      	ldr	r2, [pc, #24]	@ (8000a98 <System_Init+0x48>)
 8000a7e:	4b07      	ldr	r3, [pc, #28]	@ (8000a9c <System_Init+0x4c>)
 8000a80:	2100      	movs	r1, #0
 8000a82:	0018      	movs	r0, r3
 8000a84:	f001 fd16 	bl	80024b4 <HAL_ADC_RegisterCallback>
}
 8000a88:	46c0      	nop			@ (mov r8, r8)
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	bd80      	pop	{r7, pc}
 8000a8e:	46c0      	nop			@ (mov r8, r8)
 8000a90:	08000aa1 	.word	0x08000aa1
 8000a94:	200001cc 	.word	0x200001cc
 8000a98:	08000d2d 	.word	0x08000d2d
 8000a9c:	2000002c 	.word	0x2000002c

08000aa0 <TIM16_callback>:
#include "custom_callbacks.h"

void TIM16_callback(TIM_HandleTypeDef *htim)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	b082      	sub	sp, #8
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	6078      	str	r0, [r7, #4]
	//TIM16 interrupt flag is already cleared by stm32g0xx_it.c

	TIM16_callback_active = YES;
 8000aa8:	4b7d      	ldr	r3, [pc, #500]	@ (8000ca0 <TIM16_callback+0x200>)
 8000aaa:	2201      	movs	r2, #1
 8000aac:	701a      	strb	r2, [r3, #0]
	Global_Interrupt_Disable();
 8000aae:	f000 fc39 	bl	8001324 <Global_Interrupt_Disable>
	HAL_GPIO_WritePin(ISR_MEAS_GPIO_Port, ISR_MEAS_Pin, 1);
 8000ab2:	2380      	movs	r3, #128	@ 0x80
 8000ab4:	0159      	lsls	r1, r3, #5
 8000ab6:	23a0      	movs	r3, #160	@ 0xa0
 8000ab8:	05db      	lsls	r3, r3, #23
 8000aba:	2201      	movs	r2, #1
 8000abc:	0018      	movs	r0, r3
 8000abe:	f002 fdc7 	bl	8003650 <HAL_GPIO_WritePin>

	//////////////////////////
	//SET THE CURRENT(prev) VALUES//
	//////////////////////////
	__HAL_TIM_SET_COUNTER(&htim16, TIM16_final_start_value_locked); //this line must go here, or at least very near the beginning!
 8000ac2:	4b78      	ldr	r3, [pc, #480]	@ (8000ca4 <TIM16_callback+0x204>)
 8000ac4:	881b      	ldrh	r3, [r3, #0]
 8000ac6:	b29a      	uxth	r2, r3
 8000ac8:	4b77      	ldr	r3, [pc, #476]	@ (8000ca8 <TIM16_callback+0x208>)
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_TIM_SET_PRESCALER(&htim16, (TIM16_prescaler_divisors[TIM16_prescaler_divisors_final_index_locked]) - 1); //have to take one off the divisor
 8000ace:	4b77      	ldr	r3, [pc, #476]	@ (8000cac <TIM16_callback+0x20c>)
 8000ad0:	781b      	ldrb	r3, [r3, #0]
 8000ad2:	b2db      	uxtb	r3, r3
 8000ad4:	001a      	movs	r2, r3
 8000ad6:	4b76      	ldr	r3, [pc, #472]	@ (8000cb0 <TIM16_callback+0x210>)
 8000ad8:	0052      	lsls	r2, r2, #1
 8000ada:	5ad3      	ldrh	r3, [r2, r3]
 8000adc:	1e5a      	subs	r2, r3, #1
 8000ade:	4b72      	ldr	r3, [pc, #456]	@ (8000ca8 <TIM16_callback+0x208>)
 8000ae0:	681b      	ldr	r3, [r3, #0]
 8000ae2:	629a      	str	r2, [r3, #40]	@ 0x28
	//htim16.Init.Prescaler = (TIM16_prescaler_divisors[TIM16_prescaler_divisors_final_index_locked]) - 1;
	__HAL_TIM_SET_COMPARE(&htim14, TIM_CHANNEL_1, prev_duty); //updates the CCR register of TIM14, which sets duty, i.e. the ON time relative to the total period which is set by the ARR.
 8000ae4:	4b73      	ldr	r3, [pc, #460]	@ (8000cb4 <TIM16_callback+0x214>)
 8000ae6:	881b      	ldrh	r3, [r3, #0]
 8000ae8:	b29a      	uxth	r2, r3
 8000aea:	4b73      	ldr	r3, [pc, #460]	@ (8000cb8 <TIM16_callback+0x218>)
 8000aec:	681b      	ldr	r3, [r3, #0]
 8000aee:	635a      	str	r2, [r3, #52]	@ 0x34
	/////////////////////////////
	//CALCULATE THE NEXT VALUES//
	/////////////////////////////
	current_index++;
 8000af0:	4b72      	ldr	r3, [pc, #456]	@ (8000cbc <TIM16_callback+0x21c>)
 8000af2:	881b      	ldrh	r3, [r3, #0]
 8000af4:	b29b      	uxth	r3, r3
 8000af6:	3301      	adds	r3, #1
 8000af8:	b29a      	uxth	r2, r3
 8000afa:	4b70      	ldr	r3, [pc, #448]	@ (8000cbc <TIM16_callback+0x21c>)
 8000afc:	801a      	strh	r2, [r3, #0]

	if(current_index == FINAL_INDEX + 1){
 8000afe:	4b6f      	ldr	r3, [pc, #444]	@ (8000cbc <TIM16_callback+0x21c>)
 8000b00:	881b      	ldrh	r3, [r3, #0]
 8000b02:	b29a      	uxth	r2, r3
 8000b04:	2380      	movs	r3, #128	@ 0x80
 8000b06:	009b      	lsls	r3, r3, #2
 8000b08:	429a      	cmp	r2, r3
 8000b0a:	d108      	bne.n	8000b1e <TIM16_callback+0x7e>
		current_quadrant = FIRST_QUADRANT;
 8000b0c:	4b6c      	ldr	r3, [pc, #432]	@ (8000cc0 <TIM16_callback+0x220>)
 8000b0e:	2200      	movs	r2, #0
 8000b10:	701a      	strb	r2, [r3, #0]
		current_halfcycle = FIRST_HALFCYCLE;
 8000b12:	4b6c      	ldr	r3, [pc, #432]	@ (8000cc4 <TIM16_callback+0x224>)
 8000b14:	2200      	movs	r2, #0
 8000b16:	701a      	strb	r2, [r3, #0]
		current_index = 0;
 8000b18:	4b68      	ldr	r3, [pc, #416]	@ (8000cbc <TIM16_callback+0x21c>)
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	801a      	strh	r2, [r3, #0]
	}

	if(current_waveshape == TRIANGLE_MODE){
 8000b1e:	4b6a      	ldr	r3, [pc, #424]	@ (8000cc8 <TIM16_callback+0x228>)
 8000b20:	781b      	ldrb	r3, [r3, #0]
 8000b22:	b2db      	uxtb	r3, r3
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	d109      	bne.n	8000b3c <TIM16_callback+0x9c>
		duty = tri_wavetable[current_index];
 8000b28:	4b64      	ldr	r3, [pc, #400]	@ (8000cbc <TIM16_callback+0x21c>)
 8000b2a:	881b      	ldrh	r3, [r3, #0]
 8000b2c:	b29b      	uxth	r3, r3
 8000b2e:	001a      	movs	r2, r3
 8000b30:	4b66      	ldr	r3, [pc, #408]	@ (8000ccc <TIM16_callback+0x22c>)
 8000b32:	0052      	lsls	r2, r2, #1
 8000b34:	5ad2      	ldrh	r2, [r2, r3]
 8000b36:	4b66      	ldr	r3, [pc, #408]	@ (8000cd0 <TIM16_callback+0x230>)
 8000b38:	801a      	strh	r2, [r3, #0]
 8000b3a:	e040      	b.n	8000bbe <TIM16_callback+0x11e>
	}
	else if(current_waveshape == SINE_MODE){
 8000b3c:	4b62      	ldr	r3, [pc, #392]	@ (8000cc8 <TIM16_callback+0x228>)
 8000b3e:	781b      	ldrb	r3, [r3, #0]
 8000b40:	b2db      	uxtb	r3, r3
 8000b42:	2b01      	cmp	r3, #1
 8000b44:	d109      	bne.n	8000b5a <TIM16_callback+0xba>
		duty = sine_wavetable[current_index];
 8000b46:	4b5d      	ldr	r3, [pc, #372]	@ (8000cbc <TIM16_callback+0x21c>)
 8000b48:	881b      	ldrh	r3, [r3, #0]
 8000b4a:	b29b      	uxth	r3, r3
 8000b4c:	001a      	movs	r2, r3
 8000b4e:	4b61      	ldr	r3, [pc, #388]	@ (8000cd4 <TIM16_callback+0x234>)
 8000b50:	0052      	lsls	r2, r2, #1
 8000b52:	5ad2      	ldrh	r2, [r2, r3]
 8000b54:	4b5e      	ldr	r3, [pc, #376]	@ (8000cd0 <TIM16_callback+0x230>)
 8000b56:	801a      	strh	r2, [r3, #0]
 8000b58:	e031      	b.n	8000bbe <TIM16_callback+0x11e>
	}
	else if((current_waveshape == SQUARE_MODE) && (current_index < SECOND_QUADRANT_START_INDEX)){
 8000b5a:	4b5b      	ldr	r3, [pc, #364]	@ (8000cc8 <TIM16_callback+0x228>)
 8000b5c:	781b      	ldrb	r3, [r3, #0]
 8000b5e:	b2db      	uxtb	r3, r3
 8000b60:	2b02      	cmp	r3, #2
 8000b62:	d108      	bne.n	8000b76 <TIM16_callback+0xd6>
 8000b64:	4b55      	ldr	r3, [pc, #340]	@ (8000cbc <TIM16_callback+0x21c>)
 8000b66:	881b      	ldrh	r3, [r3, #0]
 8000b68:	b29b      	uxth	r3, r3
 8000b6a:	2b7f      	cmp	r3, #127	@ 0x7f
 8000b6c:	d803      	bhi.n	8000b76 <TIM16_callback+0xd6>
		duty = 1023;
 8000b6e:	4b58      	ldr	r3, [pc, #352]	@ (8000cd0 <TIM16_callback+0x230>)
 8000b70:	4a59      	ldr	r2, [pc, #356]	@ (8000cd8 <TIM16_callback+0x238>)
 8000b72:	801a      	strh	r2, [r3, #0]
 8000b74:	e023      	b.n	8000bbe <TIM16_callback+0x11e>
	}
	else if((current_waveshape == SQUARE_MODE) && (current_index >= SECOND_QUADRANT_START_INDEX) && (current_index < FOURTH_QUADRANT_START_INDEX)){
 8000b76:	4b54      	ldr	r3, [pc, #336]	@ (8000cc8 <TIM16_callback+0x228>)
 8000b78:	781b      	ldrb	r3, [r3, #0]
 8000b7a:	b2db      	uxtb	r3, r3
 8000b7c:	2b02      	cmp	r3, #2
 8000b7e:	d10f      	bne.n	8000ba0 <TIM16_callback+0x100>
 8000b80:	4b4e      	ldr	r3, [pc, #312]	@ (8000cbc <TIM16_callback+0x21c>)
 8000b82:	881b      	ldrh	r3, [r3, #0]
 8000b84:	b29b      	uxth	r3, r3
 8000b86:	2b7f      	cmp	r3, #127	@ 0x7f
 8000b88:	d90a      	bls.n	8000ba0 <TIM16_callback+0x100>
 8000b8a:	4b4c      	ldr	r3, [pc, #304]	@ (8000cbc <TIM16_callback+0x21c>)
 8000b8c:	881b      	ldrh	r3, [r3, #0]
 8000b8e:	b29a      	uxth	r2, r3
 8000b90:	23c0      	movs	r3, #192	@ 0xc0
 8000b92:	005b      	lsls	r3, r3, #1
 8000b94:	429a      	cmp	r2, r3
 8000b96:	d203      	bcs.n	8000ba0 <TIM16_callback+0x100>
			duty = 0;
 8000b98:	4b4d      	ldr	r3, [pc, #308]	@ (8000cd0 <TIM16_callback+0x230>)
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	801a      	strh	r2, [r3, #0]
 8000b9e:	e00e      	b.n	8000bbe <TIM16_callback+0x11e>
	}
	else if((current_waveshape == SQUARE_MODE) && (current_index >= FOURTH_QUADRANT_START_INDEX)){
 8000ba0:	4b49      	ldr	r3, [pc, #292]	@ (8000cc8 <TIM16_callback+0x228>)
 8000ba2:	781b      	ldrb	r3, [r3, #0]
 8000ba4:	b2db      	uxtb	r3, r3
 8000ba6:	2b02      	cmp	r3, #2
 8000ba8:	d109      	bne.n	8000bbe <TIM16_callback+0x11e>
 8000baa:	4b44      	ldr	r3, [pc, #272]	@ (8000cbc <TIM16_callback+0x21c>)
 8000bac:	881b      	ldrh	r3, [r3, #0]
 8000bae:	b29a      	uxth	r2, r3
 8000bb0:	23c0      	movs	r3, #192	@ 0xc0
 8000bb2:	005b      	lsls	r3, r3, #1
 8000bb4:	429a      	cmp	r2, r3
 8000bb6:	d302      	bcc.n	8000bbe <TIM16_callback+0x11e>
		duty = 1023;
 8000bb8:	4b45      	ldr	r3, [pc, #276]	@ (8000cd0 <TIM16_callback+0x230>)
 8000bba:	4a47      	ldr	r2, [pc, #284]	@ (8000cd8 <TIM16_callback+0x238>)
 8000bbc:	801a      	strh	r2, [r3, #0]
	}

	if(current_index == FIRST_QUADRANT_START_INDEX){
 8000bbe:	4b3f      	ldr	r3, [pc, #252]	@ (8000cbc <TIM16_callback+0x21c>)
 8000bc0:	881b      	ldrh	r3, [r3, #0]
 8000bc2:	b29b      	uxth	r3, r3
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d106      	bne.n	8000bd6 <TIM16_callback+0x136>
		current_quadrant = FIRST_QUADRANT;
 8000bc8:	4b3d      	ldr	r3, [pc, #244]	@ (8000cc0 <TIM16_callback+0x220>)
 8000bca:	2200      	movs	r2, #0
 8000bcc:	701a      	strb	r2, [r3, #0]
		current_halfcycle = FIRST_HALFCYCLE;
 8000bce:	4b3d      	ldr	r3, [pc, #244]	@ (8000cc4 <TIM16_callback+0x224>)
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	701a      	strb	r2, [r3, #0]
 8000bd4:	e026      	b.n	8000c24 <TIM16_callback+0x184>
	}
	else if(current_index == SECOND_QUADRANT_START_INDEX){
 8000bd6:	4b39      	ldr	r3, [pc, #228]	@ (8000cbc <TIM16_callback+0x21c>)
 8000bd8:	881b      	ldrh	r3, [r3, #0]
 8000bda:	b29b      	uxth	r3, r3
 8000bdc:	2b80      	cmp	r3, #128	@ 0x80
 8000bde:	d106      	bne.n	8000bee <TIM16_callback+0x14e>
		current_quadrant = SECOND_QUADRANT;
 8000be0:	4b37      	ldr	r3, [pc, #220]	@ (8000cc0 <TIM16_callback+0x220>)
 8000be2:	2201      	movs	r2, #1
 8000be4:	701a      	strb	r2, [r3, #0]
		current_halfcycle = FIRST_HALFCYCLE;
 8000be6:	4b37      	ldr	r3, [pc, #220]	@ (8000cc4 <TIM16_callback+0x224>)
 8000be8:	2200      	movs	r2, #0
 8000bea:	701a      	strb	r2, [r3, #0]
 8000bec:	e01a      	b.n	8000c24 <TIM16_callback+0x184>
	}
	else if(current_index == THIRD_QUADRANT_START_INDEX){
 8000bee:	4b33      	ldr	r3, [pc, #204]	@ (8000cbc <TIM16_callback+0x21c>)
 8000bf0:	881b      	ldrh	r3, [r3, #0]
 8000bf2:	b29a      	uxth	r2, r3
 8000bf4:	2380      	movs	r3, #128	@ 0x80
 8000bf6:	005b      	lsls	r3, r3, #1
 8000bf8:	429a      	cmp	r2, r3
 8000bfa:	d106      	bne.n	8000c0a <TIM16_callback+0x16a>
		current_quadrant = FIRST_QUADRANT;
 8000bfc:	4b30      	ldr	r3, [pc, #192]	@ (8000cc0 <TIM16_callback+0x220>)
 8000bfe:	2200      	movs	r2, #0
 8000c00:	701a      	strb	r2, [r3, #0]
		current_halfcycle = SECOND_HALFCYCLE;
 8000c02:	4b30      	ldr	r3, [pc, #192]	@ (8000cc4 <TIM16_callback+0x224>)
 8000c04:	2201      	movs	r2, #1
 8000c06:	701a      	strb	r2, [r3, #0]
 8000c08:	e00c      	b.n	8000c24 <TIM16_callback+0x184>
	}
	else if(current_index == FOURTH_QUADRANT_START_INDEX){
 8000c0a:	4b2c      	ldr	r3, [pc, #176]	@ (8000cbc <TIM16_callback+0x21c>)
 8000c0c:	881b      	ldrh	r3, [r3, #0]
 8000c0e:	b29a      	uxth	r2, r3
 8000c10:	23c0      	movs	r3, #192	@ 0xc0
 8000c12:	005b      	lsls	r3, r3, #1
 8000c14:	429a      	cmp	r2, r3
 8000c16:	d105      	bne.n	8000c24 <TIM16_callback+0x184>
		current_quadrant = SECOND_QUADRANT;
 8000c18:	4b29      	ldr	r3, [pc, #164]	@ (8000cc0 <TIM16_callback+0x220>)
 8000c1a:	2201      	movs	r2, #1
 8000c1c:	701a      	strb	r2, [r3, #0]
		current_halfcycle = SECOND_HALFCYCLE;
 8000c1e:	4b29      	ldr	r3, [pc, #164]	@ (8000cc4 <TIM16_callback+0x224>)
 8000c20:	2201      	movs	r2, #1
 8000c22:	701a      	strb	r2, [r3, #0]

	//APPLY DEPTH
	#if DEPTH_ON_OR_OFF == 1

		//Apply Depth
		if(current_depth == 255){
 8000c24:	4b2d      	ldr	r3, [pc, #180]	@ (8000cdc <TIM16_callback+0x23c>)
 8000c26:	881b      	ldrh	r3, [r3, #0]
 8000c28:	b29b      	uxth	r3, r3
 8000c2a:	2bff      	cmp	r3, #255	@ 0xff
 8000c2c:	d108      	bne.n	8000c40 <TIM16_callback+0x1a0>
			duty = 1023 - duty;
 8000c2e:	4b28      	ldr	r3, [pc, #160]	@ (8000cd0 <TIM16_callback+0x230>)
 8000c30:	881b      	ldrh	r3, [r3, #0]
 8000c32:	b29b      	uxth	r3, r3
 8000c34:	4a28      	ldr	r2, [pc, #160]	@ (8000cd8 <TIM16_callback+0x238>)
 8000c36:	1ad3      	subs	r3, r2, r3
 8000c38:	b29a      	uxth	r2, r3
 8000c3a:	4b25      	ldr	r3, [pc, #148]	@ (8000cd0 <TIM16_callback+0x230>)
 8000c3c:	801a      	strh	r2, [r3, #0]
 8000c3e:	e00a      	b.n	8000c56 <TIM16_callback+0x1b6>
		}
		else if(current_depth != 0){
 8000c40:	4b26      	ldr	r3, [pc, #152]	@ (8000cdc <TIM16_callback+0x23c>)
 8000c42:	881b      	ldrh	r3, [r3, #0]
 8000c44:	b29b      	uxth	r3, r3
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d002      	beq.n	8000c50 <TIM16_callback+0x1b0>
			//duty = 1023 - duty*(current_depth >> 8);
			Multiply_Duty_By_Current_Depth_and_Divide_By_256();
 8000c4a:	f000 f84d 	bl	8000ce8 <Multiply_Duty_By_Current_Depth_and_Divide_By_256>
 8000c4e:	e002      	b.n	8000c56 <TIM16_callback+0x1b6>
		}
		else{
			duty = 1023; //if depth is 0, just output 1023
 8000c50:	4b1f      	ldr	r3, [pc, #124]	@ (8000cd0 <TIM16_callback+0x230>)
 8000c52:	4a21      	ldr	r2, [pc, #132]	@ (8000cd8 <TIM16_callback+0x238>)
 8000c54:	801a      	strh	r2, [r3, #0]
		}

	#endif

	prev_duty = duty;
 8000c56:	4b1e      	ldr	r3, [pc, #120]	@ (8000cd0 <TIM16_callback+0x230>)
 8000c58:	881b      	ldrh	r3, [r3, #0]
 8000c5a:	b29a      	uxth	r2, r3
 8000c5c:	4b15      	ldr	r3, [pc, #84]	@ (8000cb4 <TIM16_callback+0x214>)
 8000c5e:	801a      	strh	r2, [r3, #0]

	Global_Interrupt_Enable();
 8000c60:	f000 fb58 	bl	8001314 <Global_Interrupt_Enable>
	HAL_GPIO_WritePin(ISR_MEAS_GPIO_Port, ISR_MEAS_Pin, 0);
 8000c64:	2380      	movs	r3, #128	@ 0x80
 8000c66:	0159      	lsls	r1, r3, #5
 8000c68:	23a0      	movs	r3, #160	@ 0xa0
 8000c6a:	05db      	lsls	r3, r3, #23
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	0018      	movs	r0, r3
 8000c70:	f002 fcee 	bl	8003650 <HAL_GPIO_WritePin>
	TIM16_callback_active = NO;
 8000c74:	4b0a      	ldr	r3, [pc, #40]	@ (8000ca0 <TIM16_callback+0x200>)
 8000c76:	2200      	movs	r2, #0
 8000c78:	701a      	strb	r2, [r3, #0]

	HAL_GPIO_WritePin(ISR_MEAS_GPIO_Port, ISR_MEAS_Pin, 1);
 8000c7a:	2380      	movs	r3, #128	@ 0x80
 8000c7c:	0159      	lsls	r1, r3, #5
 8000c7e:	23a0      	movs	r3, #160	@ 0xa0
 8000c80:	05db      	lsls	r3, r3, #23
 8000c82:	2201      	movs	r2, #1
 8000c84:	0018      	movs	r0, r3
 8000c86:	f002 fce3 	bl	8003650 <HAL_GPIO_WritePin>
	//HAL_ADC_Start_DMA(&hadc1, (uint32_t*)ADCResultsDMA, (uint32_t)num_ADC_conversions); //this function takes ages to execute!
	HAL_ADC_Start_IT(&hadc1);
 8000c8a:	4b15      	ldr	r3, [pc, #84]	@ (8000ce0 <TIM16_callback+0x240>)
 8000c8c:	0018      	movs	r0, r3
 8000c8e:	f001 fc9d 	bl	80025cc <HAL_ADC_Start_IT>

	isr_done = YES;
 8000c92:	4b14      	ldr	r3, [pc, #80]	@ (8000ce4 <TIM16_callback+0x244>)
 8000c94:	2201      	movs	r2, #1
 8000c96:	701a      	strb	r2, [r3, #0]
}
 8000c98:	46c0      	nop			@ (mov r8, r8)
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	b002      	add	sp, #8
 8000c9e:	bd80      	pop	{r7, pc}
 8000ca0:	2000033e 	.word	0x2000033e
 8000ca4:	20000340 	.word	0x20000340
 8000ca8:	200001cc 	.word	0x200001cc
 8000cac:	2000033b 	.word	0x2000033b
 8000cb0:	08006ab8 	.word	0x08006ab8
 8000cb4:	20000342 	.word	0x20000342
 8000cb8:	20000110 	.word	0x20000110
 8000cbc:	2000032c 	.word	0x2000032c
 8000cc0:	2000032f 	.word	0x2000032f
 8000cc4:	2000032e 	.word	0x2000032e
 8000cc8:	2000031c 	.word	0x2000031c
 8000ccc:	080066b8 	.word	0x080066b8
 8000cd0:	20000338 	.word	0x20000338
 8000cd4:	080062b8 	.word	0x080062b8
 8000cd8:	000003ff 	.word	0x000003ff
 8000cdc:	20000324 	.word	0x20000324
 8000ce0:	2000002c 	.word	0x2000002c
 8000ce4:	20000000 	.word	0x20000000

08000ce8 <Multiply_Duty_By_Current_Depth_and_Divide_By_256>:

uint8_t Multiply_Duty_By_Current_Depth_and_Divide_By_256(void)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b082      	sub	sp, #8
 8000cec:	af00      	add	r7, sp, #0
	volatile uint32_t multiply_product = 0;
 8000cee:	2300      	movs	r3, #0
 8000cf0:	607b      	str	r3, [r7, #4]

	//Perform: (duty*current_depth) / 256
	multiply_product = duty * current_depth; //compiler should compile this as a hardware multiplication, but need to check
 8000cf2:	4b0b      	ldr	r3, [pc, #44]	@ (8000d20 <Multiply_Duty_By_Current_Depth_and_Divide_By_256+0x38>)
 8000cf4:	881b      	ldrh	r3, [r3, #0]
 8000cf6:	b29b      	uxth	r3, r3
 8000cf8:	001a      	movs	r2, r3
 8000cfa:	4b0a      	ldr	r3, [pc, #40]	@ (8000d24 <Multiply_Duty_By_Current_Depth_and_Divide_By_256+0x3c>)
 8000cfc:	881b      	ldrh	r3, [r3, #0]
 8000cfe:	b29b      	uxth	r3, r3
 8000d00:	4353      	muls	r3, r2
 8000d02:	607b      	str	r3, [r7, #4]
    duty = 1023 - (uint16_t)(multiply_product >> 8);
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	0a1b      	lsrs	r3, r3, #8
 8000d08:	b29b      	uxth	r3, r3
 8000d0a:	4a07      	ldr	r2, [pc, #28]	@ (8000d28 <Multiply_Duty_By_Current_Depth_and_Divide_By_256+0x40>)
 8000d0c:	1ad3      	subs	r3, r2, r3
 8000d0e:	b29a      	uxth	r2, r3
 8000d10:	4b03      	ldr	r3, [pc, #12]	@ (8000d20 <Multiply_Duty_By_Current_Depth_and_Divide_By_256+0x38>)
 8000d12:	801a      	strh	r2, [r3, #0]

    return 1;
 8000d14:	2301      	movs	r3, #1
}
 8000d16:	0018      	movs	r0, r3
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	b002      	add	sp, #8
 8000d1c:	bd80      	pop	{r7, pc}
 8000d1e:	46c0      	nop			@ (mov r8, r8)
 8000d20:	20000338 	.word	0x20000338
 8000d24:	20000324 	.word	0x20000324
 8000d28:	000003ff 	.word	0x000003ff

08000d2c <ADC_DMA_conversion_complete_callback>:

void ADC_DMA_conversion_complete_callback(ADC_HandleTypeDef *hadc)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b084      	sub	sp, #16
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	6078      	str	r0, [r7, #4]

		//HAL_ADC_Stop_DMA(hadc); //disable ADC DMA
			HAL_ADC_Stop_IT(&hadc1);
 8000d34:	4b61      	ldr	r3, [pc, #388]	@ (8000ebc <ADC_DMA_conversion_complete_callback+0x190>)
 8000d36:	0018      	movs	r0, r3
 8000d38:	f001 fcc0 	bl	80026bc <HAL_ADC_Stop_IT>

			//GET WAVESHAPE
			if(adc_conv_num == 0){
 8000d3c:	4b60      	ldr	r3, [pc, #384]	@ (8000ec0 <ADC_DMA_conversion_complete_callback+0x194>)
 8000d3e:	781b      	ldrb	r3, [r3, #0]
 8000d40:	b2db      	uxtb	r3, r3
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d129      	bne.n	8000d9a <ADC_DMA_conversion_complete_callback+0x6e>

				uint16_t ADC_result = (uint16_t)HAL_ADC_GetValue(&hadc1); //set ADC_Result to waveshape index value
 8000d46:	4b5d      	ldr	r3, [pc, #372]	@ (8000ebc <ADC_DMA_conversion_complete_callback+0x190>)
 8000d48:	0018      	movs	r0, r3
 8000d4a:	f001 fcfd 	bl	8002748 <HAL_ADC_GetValue>
 8000d4e:	0002      	movs	r2, r0
 8000d50:	210e      	movs	r1, #14
 8000d52:	187b      	adds	r3, r7, r1
 8000d54:	801a      	strh	r2, [r3, #0]

				if(ADC_result <= TRIANGLE_MODE_ADC_THRESHOLD){
 8000d56:	187b      	adds	r3, r7, r1
 8000d58:	881b      	ldrh	r3, [r3, #0]
 8000d5a:	4a5a      	ldr	r2, [pc, #360]	@ (8000ec4 <ADC_DMA_conversion_complete_callback+0x198>)
 8000d5c:	4293      	cmp	r3, r2
 8000d5e:	d803      	bhi.n	8000d68 <ADC_DMA_conversion_complete_callback+0x3c>
					current_waveshape = TRIANGLE_MODE; //triangle wave
 8000d60:	4b59      	ldr	r3, [pc, #356]	@ (8000ec8 <ADC_DMA_conversion_complete_callback+0x19c>)
 8000d62:	2200      	movs	r2, #0
 8000d64:	701a      	strb	r2, [r3, #0]
 8000d66:	e027      	b.n	8000db8 <ADC_DMA_conversion_complete_callback+0x8c>
				}
				else if (ADC_result <= SINE_MODE_ADC_THRESHOLD){
 8000d68:	230e      	movs	r3, #14
 8000d6a:	18fb      	adds	r3, r7, r3
 8000d6c:	881b      	ldrh	r3, [r3, #0]
 8000d6e:	4a57      	ldr	r2, [pc, #348]	@ (8000ecc <ADC_DMA_conversion_complete_callback+0x1a0>)
 8000d70:	4293      	cmp	r3, r2
 8000d72:	d803      	bhi.n	8000d7c <ADC_DMA_conversion_complete_callback+0x50>
					current_waveshape = SINE_MODE; //sine wave
 8000d74:	4b54      	ldr	r3, [pc, #336]	@ (8000ec8 <ADC_DMA_conversion_complete_callback+0x19c>)
 8000d76:	2201      	movs	r2, #1
 8000d78:	701a      	strb	r2, [r3, #0]
 8000d7a:	e01d      	b.n	8000db8 <ADC_DMA_conversion_complete_callback+0x8c>
				}
				else if (ADC_result <= SQUARE_MODE_ADC_THRESHOLD){
 8000d7c:	230e      	movs	r3, #14
 8000d7e:	18fb      	adds	r3, r7, r3
 8000d80:	881a      	ldrh	r2, [r3, #0]
 8000d82:	2380      	movs	r3, #128	@ 0x80
 8000d84:	015b      	lsls	r3, r3, #5
 8000d86:	429a      	cmp	r2, r3
 8000d88:	d203      	bcs.n	8000d92 <ADC_DMA_conversion_complete_callback+0x66>
					current_waveshape = SQUARE_MODE; //square wave
 8000d8a:	4b4f      	ldr	r3, [pc, #316]	@ (8000ec8 <ADC_DMA_conversion_complete_callback+0x19c>)
 8000d8c:	2202      	movs	r2, #2
 8000d8e:	701a      	strb	r2, [r3, #0]
 8000d90:	e012      	b.n	8000db8 <ADC_DMA_conversion_complete_callback+0x8c>
				}
				else{
					current_waveshape = SINE_MODE; //if error, return sine
 8000d92:	4b4d      	ldr	r3, [pc, #308]	@ (8000ec8 <ADC_DMA_conversion_complete_callback+0x19c>)
 8000d94:	2201      	movs	r2, #1
 8000d96:	701a      	strb	r2, [r3, #0]
 8000d98:	e00e      	b.n	8000db8 <ADC_DMA_conversion_complete_callback+0x8c>
				}
			}

			//GET SPEED
			else if(adc_conv_num == 1){
 8000d9a:	4b49      	ldr	r3, [pc, #292]	@ (8000ec0 <ADC_DMA_conversion_complete_callback+0x194>)
 8000d9c:	781b      	ldrb	r3, [r3, #0]
 8000d9e:	b2db      	uxtb	r3, r3
 8000da0:	2b01      	cmp	r3, #1
 8000da2:	d109      	bne.n	8000db8 <ADC_DMA_conversion_complete_callback+0x8c>
				current_speed_linear = (uint16_t)HAL_ADC_GetValue(&hadc1) >> 2; //convert to 10-bit
 8000da4:	4b45      	ldr	r3, [pc, #276]	@ (8000ebc <ADC_DMA_conversion_complete_callback+0x190>)
 8000da6:	0018      	movs	r0, r3
 8000da8:	f001 fcce 	bl	8002748 <HAL_ADC_GetValue>
 8000dac:	0003      	movs	r3, r0
 8000dae:	b29b      	uxth	r3, r3
 8000db0:	089b      	lsrs	r3, r3, #2
 8000db2:	b29a      	uxth	r2, r3
 8000db4:	4b46      	ldr	r3, [pc, #280]	@ (8000ed0 <ADC_DMA_conversion_complete_callback+0x1a4>)
 8000db6:	801a      	strh	r2, [r3, #0]
			}

			//GET DEPTH
			#if DEPTH_ON_OR_OFF == ON
				if(adc_conv_num == 2){
 8000db8:	4b41      	ldr	r3, [pc, #260]	@ (8000ec0 <ADC_DMA_conversion_complete_callback+0x194>)
 8000dba:	781b      	ldrb	r3, [r3, #0]
 8000dbc:	b2db      	uxtb	r3, r3
 8000dbe:	2b02      	cmp	r3, #2
 8000dc0:	d109      	bne.n	8000dd6 <ADC_DMA_conversion_complete_callback+0xaa>
					current_depth = (uint16_t)HAL_ADC_GetValue(&hadc1) >> 4; //convert to 8-bit
 8000dc2:	4b3e      	ldr	r3, [pc, #248]	@ (8000ebc <ADC_DMA_conversion_complete_callback+0x190>)
 8000dc4:	0018      	movs	r0, r3
 8000dc6:	f001 fcbf 	bl	8002748 <HAL_ADC_GetValue>
 8000dca:	0003      	movs	r3, r0
 8000dcc:	b29b      	uxth	r3, r3
 8000dce:	091b      	lsrs	r3, r3, #4
 8000dd0:	b29a      	uxth	r2, r3
 8000dd2:	4b40      	ldr	r3, [pc, #256]	@ (8000ed4 <ADC_DMA_conversion_complete_callback+0x1a8>)
 8000dd4:	801a      	strh	r2, [r3, #0]
			#endif

			//GET SYMMETRY
			#if SYMMETRY_ON_OR_OFF == ON

				if(adc_conv_num == 3){
 8000dd6:	4b3a      	ldr	r3, [pc, #232]	@ (8000ec0 <ADC_DMA_conversion_complete_callback+0x194>)
 8000dd8:	781b      	ldrb	r3, [r3, #0]
 8000dda:	b2db      	uxtb	r3, r3
 8000ddc:	2b03      	cmp	r3, #3
 8000dde:	d10a      	bne.n	8000df6 <ADC_DMA_conversion_complete_callback+0xca>
					current_symmetry = (uint16_t)HAL_ADC_GetValue(&hadc1) >> 2;

				#endif

				#if SYMMETRY_ADC_RESOLUTION == 8
					current_symmetry = (uint16_t)HAL_ADC_GetValue(&hadc1) >> 4;
 8000de0:	4b36      	ldr	r3, [pc, #216]	@ (8000ebc <ADC_DMA_conversion_complete_callback+0x190>)
 8000de2:	0018      	movs	r0, r3
 8000de4:	f001 fcb0 	bl	8002748 <HAL_ADC_GetValue>
 8000de8:	0003      	movs	r3, r0
 8000dea:	b29b      	uxth	r3, r3
 8000dec:	091b      	lsrs	r3, r3, #4
 8000dee:	b29b      	uxth	r3, r3
 8000df0:	001a      	movs	r2, r3
 8000df2:	4b39      	ldr	r3, [pc, #228]	@ (8000ed8 <ADC_DMA_conversion_complete_callback+0x1ac>)
 8000df4:	601a      	str	r2, [r3, #0]

				}

			#endif

			if(adc_conv_num == 0){
 8000df6:	4b32      	ldr	r3, [pc, #200]	@ (8000ec0 <ADC_DMA_conversion_complete_callback+0x194>)
 8000df8:	781b      	ldrb	r3, [r3, #0]
 8000dfa:	b2db      	uxtb	r3, r3
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d10f      	bne.n	8000e20 <ADC_DMA_conversion_complete_callback+0xf4>
				hadc1.Instance->CHSELR = ADC_CHANNEL_1;
 8000e00:	4b2e      	ldr	r3, [pc, #184]	@ (8000ebc <ADC_DMA_conversion_complete_callback+0x190>)
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	4a35      	ldr	r2, [pc, #212]	@ (8000edc <ADC_DMA_conversion_complete_callback+0x1b0>)
 8000e06:	629a      	str	r2, [r3, #40]	@ 0x28
				adc_conv_num++;
 8000e08:	4b2d      	ldr	r3, [pc, #180]	@ (8000ec0 <ADC_DMA_conversion_complete_callback+0x194>)
 8000e0a:	781b      	ldrb	r3, [r3, #0]
 8000e0c:	b2db      	uxtb	r3, r3
 8000e0e:	3301      	adds	r3, #1
 8000e10:	b2da      	uxtb	r2, r3
 8000e12:	4b2b      	ldr	r3, [pc, #172]	@ (8000ec0 <ADC_DMA_conversion_complete_callback+0x194>)
 8000e14:	701a      	strb	r2, [r3, #0]
				HAL_ADC_Start_IT(&hadc1);
 8000e16:	4b29      	ldr	r3, [pc, #164]	@ (8000ebc <ADC_DMA_conversion_complete_callback+0x190>)
 8000e18:	0018      	movs	r0, r3
 8000e1a:	f001 fbd7 	bl	80025cc <HAL_ADC_Start_IT>
				hadc1.Instance->CHSELR = ADC_CHANNEL_0;
				adc_conv_num = 0;
				HAL_GPIO_WritePin(ISR_MEAS_GPIO_Port, ISR_MEAS_Pin, 0);
			}

}
 8000e1e:	e048      	b.n	8000eb2 <ADC_DMA_conversion_complete_callback+0x186>
			else if(adc_conv_num == 1){
 8000e20:	4b27      	ldr	r3, [pc, #156]	@ (8000ec0 <ADC_DMA_conversion_complete_callback+0x194>)
 8000e22:	781b      	ldrb	r3, [r3, #0]
 8000e24:	b2db      	uxtb	r3, r3
 8000e26:	2b01      	cmp	r3, #1
 8000e28:	d10f      	bne.n	8000e4a <ADC_DMA_conversion_complete_callback+0x11e>
				hadc1.Instance->CHSELR = ADC_CHANNEL_4;
 8000e2a:	4b24      	ldr	r3, [pc, #144]	@ (8000ebc <ADC_DMA_conversion_complete_callback+0x190>)
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	4a2c      	ldr	r2, [pc, #176]	@ (8000ee0 <ADC_DMA_conversion_complete_callback+0x1b4>)
 8000e30:	629a      	str	r2, [r3, #40]	@ 0x28
				adc_conv_num++;
 8000e32:	4b23      	ldr	r3, [pc, #140]	@ (8000ec0 <ADC_DMA_conversion_complete_callback+0x194>)
 8000e34:	781b      	ldrb	r3, [r3, #0]
 8000e36:	b2db      	uxtb	r3, r3
 8000e38:	3301      	adds	r3, #1
 8000e3a:	b2da      	uxtb	r2, r3
 8000e3c:	4b20      	ldr	r3, [pc, #128]	@ (8000ec0 <ADC_DMA_conversion_complete_callback+0x194>)
 8000e3e:	701a      	strb	r2, [r3, #0]
				HAL_ADC_Start_IT(&hadc1);
 8000e40:	4b1e      	ldr	r3, [pc, #120]	@ (8000ebc <ADC_DMA_conversion_complete_callback+0x190>)
 8000e42:	0018      	movs	r0, r3
 8000e44:	f001 fbc2 	bl	80025cc <HAL_ADC_Start_IT>
}
 8000e48:	e033      	b.n	8000eb2 <ADC_DMA_conversion_complete_callback+0x186>
			else if(adc_conv_num == 2){
 8000e4a:	4b1d      	ldr	r3, [pc, #116]	@ (8000ec0 <ADC_DMA_conversion_complete_callback+0x194>)
 8000e4c:	781b      	ldrb	r3, [r3, #0]
 8000e4e:	b2db      	uxtb	r3, r3
 8000e50:	2b02      	cmp	r3, #2
 8000e52:	d10f      	bne.n	8000e74 <ADC_DMA_conversion_complete_callback+0x148>
				hadc1.Instance->CHSELR = ADC_CHANNEL_5;
 8000e54:	4b19      	ldr	r3, [pc, #100]	@ (8000ebc <ADC_DMA_conversion_complete_callback+0x190>)
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	4a22      	ldr	r2, [pc, #136]	@ (8000ee4 <ADC_DMA_conversion_complete_callback+0x1b8>)
 8000e5a:	629a      	str	r2, [r3, #40]	@ 0x28
				adc_conv_num++;
 8000e5c:	4b18      	ldr	r3, [pc, #96]	@ (8000ec0 <ADC_DMA_conversion_complete_callback+0x194>)
 8000e5e:	781b      	ldrb	r3, [r3, #0]
 8000e60:	b2db      	uxtb	r3, r3
 8000e62:	3301      	adds	r3, #1
 8000e64:	b2da      	uxtb	r2, r3
 8000e66:	4b16      	ldr	r3, [pc, #88]	@ (8000ec0 <ADC_DMA_conversion_complete_callback+0x194>)
 8000e68:	701a      	strb	r2, [r3, #0]
				HAL_ADC_Start_IT(&hadc1);
 8000e6a:	4b14      	ldr	r3, [pc, #80]	@ (8000ebc <ADC_DMA_conversion_complete_callback+0x190>)
 8000e6c:	0018      	movs	r0, r3
 8000e6e:	f001 fbad 	bl	80025cc <HAL_ADC_Start_IT>
}
 8000e72:	e01e      	b.n	8000eb2 <ADC_DMA_conversion_complete_callback+0x186>
			else if(adc_conv_num == 3){
 8000e74:	4b12      	ldr	r3, [pc, #72]	@ (8000ec0 <ADC_DMA_conversion_complete_callback+0x194>)
 8000e76:	781b      	ldrb	r3, [r3, #0]
 8000e78:	b2db      	uxtb	r3, r3
 8000e7a:	2b03      	cmp	r3, #3
 8000e7c:	d119      	bne.n	8000eb2 <ADC_DMA_conversion_complete_callback+0x186>
				if(initial_ADC_conversion_complete == NO){
 8000e7e:	4b1a      	ldr	r3, [pc, #104]	@ (8000ee8 <ADC_DMA_conversion_complete_callback+0x1bc>)
 8000e80:	781b      	ldrb	r3, [r3, #0]
 8000e82:	b2db      	uxtb	r3, r3
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d102      	bne.n	8000e8e <ADC_DMA_conversion_complete_callback+0x162>
					initial_ADC_conversion_complete = YES;
 8000e88:	4b17      	ldr	r3, [pc, #92]	@ (8000ee8 <ADC_DMA_conversion_complete_callback+0x1bc>)
 8000e8a:	2201      	movs	r2, #1
 8000e8c:	701a      	strb	r2, [r3, #0]
				adc_values_ready = YES;
 8000e8e:	4b17      	ldr	r3, [pc, #92]	@ (8000eec <ADC_DMA_conversion_complete_callback+0x1c0>)
 8000e90:	2201      	movs	r2, #1
 8000e92:	701a      	strb	r2, [r3, #0]
				hadc1.Instance->CHSELR = ADC_CHANNEL_0;
 8000e94:	4b09      	ldr	r3, [pc, #36]	@ (8000ebc <ADC_DMA_conversion_complete_callback+0x190>)
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	2201      	movs	r2, #1
 8000e9a:	629a      	str	r2, [r3, #40]	@ 0x28
				adc_conv_num = 0;
 8000e9c:	4b08      	ldr	r3, [pc, #32]	@ (8000ec0 <ADC_DMA_conversion_complete_callback+0x194>)
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(ISR_MEAS_GPIO_Port, ISR_MEAS_Pin, 0);
 8000ea2:	2380      	movs	r3, #128	@ 0x80
 8000ea4:	0159      	lsls	r1, r3, #5
 8000ea6:	23a0      	movs	r3, #160	@ 0xa0
 8000ea8:	05db      	lsls	r3, r3, #23
 8000eaa:	2200      	movs	r2, #0
 8000eac:	0018      	movs	r0, r3
 8000eae:	f002 fbcf 	bl	8003650 <HAL_GPIO_WritePin>
}
 8000eb2:	46c0      	nop			@ (mov r8, r8)
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	b004      	add	sp, #16
 8000eb8:	bd80      	pop	{r7, pc}
 8000eba:	46c0      	nop			@ (mov r8, r8)
 8000ebc:	2000002c 	.word	0x2000002c
 8000ec0:	20000346 	.word	0x20000346
 8000ec4:	00000555 	.word	0x00000555
 8000ec8:	2000031c 	.word	0x2000031c
 8000ecc:	00000aaa 	.word	0x00000aaa
 8000ed0:	2000031e 	.word	0x2000031e
 8000ed4:	20000324 	.word	0x20000324
 8000ed8:	20000328 	.word	0x20000328
 8000edc:	04000002 	.word	0x04000002
 8000ee0:	10000010 	.word	0x10000010
 8000ee4:	14000020 	.word	0x14000020
 8000ee8:	2000033c 	.word	0x2000033c
 8000eec:	20000345 	.word	0x20000345

08000ef0 <main>:

//INCLUDES
#include "system.h"

int main(void)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	af00      	add	r7, sp, #0
	System_Init();
 8000ef4:	f7ff fdac 	bl	8000a50 <System_Init>

	//ENABLE INTERRUPTS
	Global_Interrupt_Enable();
 8000ef8:	f000 fa0c 	bl	8001314 <Global_Interrupt_Enable>

	//HAL_ADC_Start_DMA(&hadc1, (uint32_t*)ADCResultsDMA, (uint32_t)num_ADC_conversions);
	hadc1.Instance->CHSELR = ADC_CHANNEL_0;
 8000efc:	4b27      	ldr	r3, [pc, #156]	@ (8000f9c <main+0xac>)
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	2201      	movs	r2, #1
 8000f02:	629a      	str	r2, [r3, #40]	@ 0x28
	HAL_ADC_Start_IT(&hadc1);
 8000f04:	4b25      	ldr	r3, [pc, #148]	@ (8000f9c <main+0xac>)
 8000f06:	0018      	movs	r0, r3
 8000f08:	f001 fb60 	bl	80025cc <HAL_ADC_Start_IT>

	//WAIT
	while(initial_ADC_conversion_complete == NO){}; //wait while first ADC conversion is ongoing
 8000f0c:	46c0      	nop			@ (mov r8, r8)
 8000f0e:	4b24      	ldr	r3, [pc, #144]	@ (8000fa0 <main+0xb0>)
 8000f10:	781b      	ldrb	r3, [r3, #0]
 8000f12:	b2db      	uxtb	r3, r3
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d0fa      	beq.n	8000f0e <main+0x1e>

	//PROCESS RAW AND FINAL FREQ. GEN. TIMER START VALUES AND PRESCALER
	Process_TIM16_Raw_Start_Value_and_Raw_Prescaler();
 8000f18:	f000 fa82 	bl	8001420 <Process_TIM16_Raw_Start_Value_and_Raw_Prescaler>
	Process_TIM16_Final_Start_Value_and_Prescaler_Adjust();
 8000f1c:	f000 fb18 	bl	8001550 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust>

	//START FREQ. GEN and PWM GEN TIMERS and ENABLE PWM OUTPUT
	Start_PWM_Gen_Timer();
 8000f20:	f000 fa08 	bl	8001334 <Start_PWM_Gen_Timer>
	Start_Freq_Gen_Timer();
 8000f24:	f000 fa20 	bl	8001368 <Start_Freq_Gen_Timer>

	while (1)
	{
		if((isr_done == YES) && (adc_values_ready == YES)){
 8000f28:	4b1e      	ldr	r3, [pc, #120]	@ (8000fa4 <main+0xb4>)
 8000f2a:	781b      	ldrb	r3, [r3, #0]
 8000f2c:	b2db      	uxtb	r3, r3
 8000f2e:	2b01      	cmp	r3, #1
 8000f30:	d1fa      	bne.n	8000f28 <main+0x38>
 8000f32:	4b1d      	ldr	r3, [pc, #116]	@ (8000fa8 <main+0xb8>)
 8000f34:	781b      	ldrb	r3, [r3, #0]
 8000f36:	b2db      	uxtb	r3, r3
 8000f38:	2b01      	cmp	r3, #1
 8000f3a:	d1f5      	bne.n	8000f28 <main+0x38>

			Global_Interrupt_Disable(); //DO NOT DELETE
 8000f3c:	f000 f9f2 	bl	8001324 <Global_Interrupt_Disable>

			HAL_GPIO_WritePin(ISR_MEAS_GPIO_Port, ISR_MEAS_Pin, 1);
 8000f40:	2380      	movs	r3, #128	@ 0x80
 8000f42:	0159      	lsls	r1, r3, #5
 8000f44:	23a0      	movs	r3, #160	@ 0xa0
 8000f46:	05db      	lsls	r3, r3, #23
 8000f48:	2201      	movs	r2, #1
 8000f4a:	0018      	movs	r0, r3
 8000f4c:	f002 fb80 	bl	8003650 <HAL_GPIO_WritePin>

			processing_TIM16_final_start_value_and_prescaler = YES;
 8000f50:	4b16      	ldr	r3, [pc, #88]	@ (8000fac <main+0xbc>)
 8000f52:	2201      	movs	r2, #1
 8000f54:	701a      	strb	r2, [r3, #0]

			Process_TIM16_Raw_Start_Value_and_Raw_Prescaler();
 8000f56:	f000 fa63 	bl	8001420 <Process_TIM16_Raw_Start_Value_and_Raw_Prescaler>
			Process_TIM16_Final_Start_Value_and_Prescaler_Adjust();
 8000f5a:	f000 faf9 	bl	8001550 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust>

			TIM16_final_start_value_locked = TIM16_final_start_value;
 8000f5e:	4b14      	ldr	r3, [pc, #80]	@ (8000fb0 <main+0xc0>)
 8000f60:	881b      	ldrh	r3, [r3, #0]
 8000f62:	b29a      	uxth	r2, r3
 8000f64:	4b13      	ldr	r3, [pc, #76]	@ (8000fb4 <main+0xc4>)
 8000f66:	801a      	strh	r2, [r3, #0]
			TIM16_prescaler_divisors_final_index_locked = TIM16_prescaler_divisors_final_index;
 8000f68:	4b13      	ldr	r3, [pc, #76]	@ (8000fb8 <main+0xc8>)
 8000f6a:	781b      	ldrb	r3, [r3, #0]
 8000f6c:	b2da      	uxtb	r2, r3
 8000f6e:	4b13      	ldr	r3, [pc, #76]	@ (8000fbc <main+0xcc>)
 8000f70:	701a      	strb	r2, [r3, #0]

			processing_TIM16_final_start_value_and_prescaler = NO;
 8000f72:	4b0e      	ldr	r3, [pc, #56]	@ (8000fac <main+0xbc>)
 8000f74:	2200      	movs	r2, #0
 8000f76:	701a      	strb	r2, [r3, #0]

			HAL_GPIO_WritePin(ISR_MEAS_GPIO_Port, ISR_MEAS_Pin, 0);
 8000f78:	2380      	movs	r3, #128	@ 0x80
 8000f7a:	0159      	lsls	r1, r3, #5
 8000f7c:	23a0      	movs	r3, #160	@ 0xa0
 8000f7e:	05db      	lsls	r3, r3, #23
 8000f80:	2200      	movs	r2, #0
 8000f82:	0018      	movs	r0, r3
 8000f84:	f002 fb64 	bl	8003650 <HAL_GPIO_WritePin>

			isr_done = NO;
 8000f88:	4b06      	ldr	r3, [pc, #24]	@ (8000fa4 <main+0xb4>)
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	701a      	strb	r2, [r3, #0]
			adc_values_ready = NO;
 8000f8e:	4b06      	ldr	r3, [pc, #24]	@ (8000fa8 <main+0xb8>)
 8000f90:	2200      	movs	r2, #0
 8000f92:	701a      	strb	r2, [r3, #0]

			Global_Interrupt_Enable(); //DO NOT DELETE
 8000f94:	f000 f9be 	bl	8001314 <Global_Interrupt_Enable>
		if((isr_done == YES) && (adc_values_ready == YES)){
 8000f98:	e7c6      	b.n	8000f28 <main+0x38>
 8000f9a:	46c0      	nop			@ (mov r8, r8)
 8000f9c:	2000002c 	.word	0x2000002c
 8000fa0:	2000033c 	.word	0x2000033c
 8000fa4:	20000000 	.word	0x20000000
 8000fa8:	20000345 	.word	0x20000345
 8000fac:	2000033d 	.word	0x2000033d
 8000fb0:	20000330 	.word	0x20000330
 8000fb4:	20000340 	.word	0x20000340
 8000fb8:	2000033a 	.word	0x2000033a
 8000fbc:	2000033b 	.word	0x2000033b

08000fc0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b082      	sub	sp, #8
 8000fc4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fc6:	4b0f      	ldr	r3, [pc, #60]	@ (8001004 <HAL_MspInit+0x44>)
 8000fc8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000fca:	4b0e      	ldr	r3, [pc, #56]	@ (8001004 <HAL_MspInit+0x44>)
 8000fcc:	2101      	movs	r1, #1
 8000fce:	430a      	orrs	r2, r1
 8000fd0:	641a      	str	r2, [r3, #64]	@ 0x40
 8000fd2:	4b0c      	ldr	r3, [pc, #48]	@ (8001004 <HAL_MspInit+0x44>)
 8000fd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fd6:	2201      	movs	r2, #1
 8000fd8:	4013      	ands	r3, r2
 8000fda:	607b      	str	r3, [r7, #4]
 8000fdc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fde:	4b09      	ldr	r3, [pc, #36]	@ (8001004 <HAL_MspInit+0x44>)
 8000fe0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000fe2:	4b08      	ldr	r3, [pc, #32]	@ (8001004 <HAL_MspInit+0x44>)
 8000fe4:	2180      	movs	r1, #128	@ 0x80
 8000fe6:	0549      	lsls	r1, r1, #21
 8000fe8:	430a      	orrs	r2, r1
 8000fea:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000fec:	4b05      	ldr	r3, [pc, #20]	@ (8001004 <HAL_MspInit+0x44>)
 8000fee:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000ff0:	2380      	movs	r3, #128	@ 0x80
 8000ff2:	055b      	lsls	r3, r3, #21
 8000ff4:	4013      	ands	r3, r2
 8000ff6:	603b      	str	r3, [r7, #0]
 8000ff8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ffa:	46c0      	nop			@ (mov r8, r8)
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	b002      	add	sp, #8
 8001000:	bd80      	pop	{r7, pc}
 8001002:	46c0      	nop			@ (mov r8, r8)
 8001004:	40021000 	.word	0x40021000

08001008 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001008:	b590      	push	{r4, r7, lr}
 800100a:	b08b      	sub	sp, #44	@ 0x2c
 800100c:	af00      	add	r7, sp, #0
 800100e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001010:	2414      	movs	r4, #20
 8001012:	193b      	adds	r3, r7, r4
 8001014:	0018      	movs	r0, r3
 8001016:	2314      	movs	r3, #20
 8001018:	001a      	movs	r2, r3
 800101a:	2100      	movs	r1, #0
 800101c:	f005 f914 	bl	8006248 <memset>
  if(hadc->Instance==ADC1)
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	4a2d      	ldr	r2, [pc, #180]	@ (80010dc <HAL_ADC_MspInit+0xd4>)
 8001026:	4293      	cmp	r3, r2
 8001028:	d154      	bne.n	80010d4 <HAL_ADC_MspInit+0xcc>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800102a:	4b2d      	ldr	r3, [pc, #180]	@ (80010e0 <HAL_ADC_MspInit+0xd8>)
 800102c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800102e:	4b2c      	ldr	r3, [pc, #176]	@ (80010e0 <HAL_ADC_MspInit+0xd8>)
 8001030:	2180      	movs	r1, #128	@ 0x80
 8001032:	0349      	lsls	r1, r1, #13
 8001034:	430a      	orrs	r2, r1
 8001036:	641a      	str	r2, [r3, #64]	@ 0x40
 8001038:	4b29      	ldr	r3, [pc, #164]	@ (80010e0 <HAL_ADC_MspInit+0xd8>)
 800103a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800103c:	2380      	movs	r3, #128	@ 0x80
 800103e:	035b      	lsls	r3, r3, #13
 8001040:	4013      	ands	r3, r2
 8001042:	613b      	str	r3, [r7, #16]
 8001044:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001046:	4b26      	ldr	r3, [pc, #152]	@ (80010e0 <HAL_ADC_MspInit+0xd8>)
 8001048:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800104a:	4b25      	ldr	r3, [pc, #148]	@ (80010e0 <HAL_ADC_MspInit+0xd8>)
 800104c:	2101      	movs	r1, #1
 800104e:	430a      	orrs	r2, r1
 8001050:	635a      	str	r2, [r3, #52]	@ 0x34
 8001052:	4b23      	ldr	r3, [pc, #140]	@ (80010e0 <HAL_ADC_MspInit+0xd8>)
 8001054:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001056:	2201      	movs	r2, #1
 8001058:	4013      	ands	r3, r2
 800105a:	60fb      	str	r3, [r7, #12]
 800105c:	68fb      	ldr	r3, [r7, #12]
    PA0     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 800105e:	193b      	adds	r3, r7, r4
 8001060:	2233      	movs	r2, #51	@ 0x33
 8001062:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001064:	193b      	adds	r3, r7, r4
 8001066:	2203      	movs	r2, #3
 8001068:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800106a:	193b      	adds	r3, r7, r4
 800106c:	2200      	movs	r2, #0
 800106e:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001070:	193a      	adds	r2, r7, r4
 8001072:	23a0      	movs	r3, #160	@ 0xa0
 8001074:	05db      	lsls	r3, r3, #23
 8001076:	0011      	movs	r1, r2
 8001078:	0018      	movs	r0, r3
 800107a:	f002 f985 	bl	8003388 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 800107e:	4b19      	ldr	r3, [pc, #100]	@ (80010e4 <HAL_ADC_MspInit+0xdc>)
 8001080:	4a19      	ldr	r2, [pc, #100]	@ (80010e8 <HAL_ADC_MspInit+0xe0>)
 8001082:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8001084:	4b17      	ldr	r3, [pc, #92]	@ (80010e4 <HAL_ADC_MspInit+0xdc>)
 8001086:	2205      	movs	r2, #5
 8001088:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800108a:	4b16      	ldr	r3, [pc, #88]	@ (80010e4 <HAL_ADC_MspInit+0xdc>)
 800108c:	2200      	movs	r2, #0
 800108e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001090:	4b14      	ldr	r3, [pc, #80]	@ (80010e4 <HAL_ADC_MspInit+0xdc>)
 8001092:	2200      	movs	r2, #0
 8001094:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001096:	4b13      	ldr	r3, [pc, #76]	@ (80010e4 <HAL_ADC_MspInit+0xdc>)
 8001098:	2280      	movs	r2, #128	@ 0x80
 800109a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800109c:	4b11      	ldr	r3, [pc, #68]	@ (80010e4 <HAL_ADC_MspInit+0xdc>)
 800109e:	2280      	movs	r2, #128	@ 0x80
 80010a0:	0052      	lsls	r2, r2, #1
 80010a2:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80010a4:	4b0f      	ldr	r3, [pc, #60]	@ (80010e4 <HAL_ADC_MspInit+0xdc>)
 80010a6:	2280      	movs	r2, #128	@ 0x80
 80010a8:	00d2      	lsls	r2, r2, #3
 80010aa:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 80010ac:	4b0d      	ldr	r3, [pc, #52]	@ (80010e4 <HAL_ADC_MspInit+0xdc>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80010b2:	4b0c      	ldr	r3, [pc, #48]	@ (80010e4 <HAL_ADC_MspInit+0xdc>)
 80010b4:	2200      	movs	r2, #0
 80010b6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80010b8:	4b0a      	ldr	r3, [pc, #40]	@ (80010e4 <HAL_ADC_MspInit+0xdc>)
 80010ba:	0018      	movs	r0, r3
 80010bc:	f002 f88a 	bl	80031d4 <HAL_DMA_Init>
 80010c0:	1e03      	subs	r3, r0, #0
 80010c2:	d001      	beq.n	80010c8 <HAL_ADC_MspInit+0xc0>
    {
      Error_Handler();
 80010c4:	f7ff fcbe 	bl	8000a44 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	4a06      	ldr	r2, [pc, #24]	@ (80010e4 <HAL_ADC_MspInit+0xdc>)
 80010cc:	651a      	str	r2, [r3, #80]	@ 0x50
 80010ce:	4b05      	ldr	r3, [pc, #20]	@ (80010e4 <HAL_ADC_MspInit+0xdc>)
 80010d0:	687a      	ldr	r2, [r7, #4]
 80010d2:	629a      	str	r2, [r3, #40]	@ 0x28

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 80010d4:	46c0      	nop			@ (mov r8, r8)
 80010d6:	46bd      	mov	sp, r7
 80010d8:	b00b      	add	sp, #44	@ 0x2c
 80010da:	bd90      	pop	{r4, r7, pc}
 80010dc:	40012400 	.word	0x40012400
 80010e0:	40021000 	.word	0x40021000
 80010e4:	200000b4 	.word	0x200000b4
 80010e8:	40020008 	.word	0x40020008

080010ec <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b086      	sub	sp, #24
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM14)
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	4a26      	ldr	r2, [pc, #152]	@ (8001194 <HAL_TIM_Base_MspInit+0xa8>)
 80010fa:	4293      	cmp	r3, r2
 80010fc:	d10e      	bne.n	800111c <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM14_MspInit 0 */

  /* USER CODE END TIM14_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM14_CLK_ENABLE();
 80010fe:	4b26      	ldr	r3, [pc, #152]	@ (8001198 <HAL_TIM_Base_MspInit+0xac>)
 8001100:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001102:	4b25      	ldr	r3, [pc, #148]	@ (8001198 <HAL_TIM_Base_MspInit+0xac>)
 8001104:	2180      	movs	r1, #128	@ 0x80
 8001106:	0209      	lsls	r1, r1, #8
 8001108:	430a      	orrs	r2, r1
 800110a:	641a      	str	r2, [r3, #64]	@ 0x40
 800110c:	4b22      	ldr	r3, [pc, #136]	@ (8001198 <HAL_TIM_Base_MspInit+0xac>)
 800110e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001110:	2380      	movs	r3, #128	@ 0x80
 8001112:	021b      	lsls	r3, r3, #8
 8001114:	4013      	ands	r3, r2
 8001116:	617b      	str	r3, [r7, #20]
 8001118:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }

}
 800111a:	e036      	b.n	800118a <HAL_TIM_Base_MspInit+0x9e>
  else if(htim_base->Instance==TIM16)
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	4a1e      	ldr	r2, [pc, #120]	@ (800119c <HAL_TIM_Base_MspInit+0xb0>)
 8001122:	4293      	cmp	r3, r2
 8001124:	d116      	bne.n	8001154 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8001126:	4b1c      	ldr	r3, [pc, #112]	@ (8001198 <HAL_TIM_Base_MspInit+0xac>)
 8001128:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800112a:	4b1b      	ldr	r3, [pc, #108]	@ (8001198 <HAL_TIM_Base_MspInit+0xac>)
 800112c:	2180      	movs	r1, #128	@ 0x80
 800112e:	0289      	lsls	r1, r1, #10
 8001130:	430a      	orrs	r2, r1
 8001132:	641a      	str	r2, [r3, #64]	@ 0x40
 8001134:	4b18      	ldr	r3, [pc, #96]	@ (8001198 <HAL_TIM_Base_MspInit+0xac>)
 8001136:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001138:	2380      	movs	r3, #128	@ 0x80
 800113a:	029b      	lsls	r3, r3, #10
 800113c:	4013      	ands	r3, r2
 800113e:	613b      	str	r3, [r7, #16]
 8001140:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 8001142:	2200      	movs	r2, #0
 8001144:	2100      	movs	r1, #0
 8001146:	2015      	movs	r0, #21
 8001148:	f002 f812 	bl	8003170 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
 800114c:	2015      	movs	r0, #21
 800114e:	f002 f824 	bl	800319a <HAL_NVIC_EnableIRQ>
}
 8001152:	e01a      	b.n	800118a <HAL_TIM_Base_MspInit+0x9e>
  else if(htim_base->Instance==TIM17)
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	4a11      	ldr	r2, [pc, #68]	@ (80011a0 <HAL_TIM_Base_MspInit+0xb4>)
 800115a:	4293      	cmp	r3, r2
 800115c:	d115      	bne.n	800118a <HAL_TIM_Base_MspInit+0x9e>
    __HAL_RCC_TIM17_CLK_ENABLE();
 800115e:	4b0e      	ldr	r3, [pc, #56]	@ (8001198 <HAL_TIM_Base_MspInit+0xac>)
 8001160:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001162:	4b0d      	ldr	r3, [pc, #52]	@ (8001198 <HAL_TIM_Base_MspInit+0xac>)
 8001164:	2180      	movs	r1, #128	@ 0x80
 8001166:	02c9      	lsls	r1, r1, #11
 8001168:	430a      	orrs	r2, r1
 800116a:	641a      	str	r2, [r3, #64]	@ 0x40
 800116c:	4b0a      	ldr	r3, [pc, #40]	@ (8001198 <HAL_TIM_Base_MspInit+0xac>)
 800116e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001170:	2380      	movs	r3, #128	@ 0x80
 8001172:	02db      	lsls	r3, r3, #11
 8001174:	4013      	ands	r3, r2
 8001176:	60fb      	str	r3, [r7, #12]
 8001178:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
 800117a:	2200      	movs	r2, #0
 800117c:	2100      	movs	r1, #0
 800117e:	2016      	movs	r0, #22
 8001180:	f001 fff6 	bl	8003170 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM17_IRQn);
 8001184:	2016      	movs	r0, #22
 8001186:	f002 f808 	bl	800319a <HAL_NVIC_EnableIRQ>
}
 800118a:	46c0      	nop			@ (mov r8, r8)
 800118c:	46bd      	mov	sp, r7
 800118e:	b006      	add	sp, #24
 8001190:	bd80      	pop	{r7, pc}
 8001192:	46c0      	nop			@ (mov r8, r8)
 8001194:	40002000 	.word	0x40002000
 8001198:	40021000 	.word	0x40021000
 800119c:	40014400 	.word	0x40014400
 80011a0:	40014800 	.word	0x40014800

080011a4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80011a4:	b590      	push	{r4, r7, lr}
 80011a6:	b089      	sub	sp, #36	@ 0x24
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011ac:	240c      	movs	r4, #12
 80011ae:	193b      	adds	r3, r7, r4
 80011b0:	0018      	movs	r0, r3
 80011b2:	2314      	movs	r3, #20
 80011b4:	001a      	movs	r2, r3
 80011b6:	2100      	movs	r1, #0
 80011b8:	f005 f846 	bl	8006248 <memset>
  if(htim->Instance==TIM14)
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	4a14      	ldr	r2, [pc, #80]	@ (8001214 <HAL_TIM_MspPostInit+0x70>)
 80011c2:	4293      	cmp	r3, r2
 80011c4:	d122      	bne.n	800120c <HAL_TIM_MspPostInit+0x68>
  {
  /* USER CODE BEGIN TIM14_MspPostInit 0 */

  /* USER CODE END TIM14_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011c6:	4b14      	ldr	r3, [pc, #80]	@ (8001218 <HAL_TIM_MspPostInit+0x74>)
 80011c8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80011ca:	4b13      	ldr	r3, [pc, #76]	@ (8001218 <HAL_TIM_MspPostInit+0x74>)
 80011cc:	2101      	movs	r1, #1
 80011ce:	430a      	orrs	r2, r1
 80011d0:	635a      	str	r2, [r3, #52]	@ 0x34
 80011d2:	4b11      	ldr	r3, [pc, #68]	@ (8001218 <HAL_TIM_MspPostInit+0x74>)
 80011d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80011d6:	2201      	movs	r2, #1
 80011d8:	4013      	ands	r3, r2
 80011da:	60bb      	str	r3, [r7, #8]
 80011dc:	68bb      	ldr	r3, [r7, #8]
    /**TIM14 GPIO Configuration
    PA7     ------> TIM14_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80011de:	0021      	movs	r1, r4
 80011e0:	187b      	adds	r3, r7, r1
 80011e2:	2280      	movs	r2, #128	@ 0x80
 80011e4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011e6:	187b      	adds	r3, r7, r1
 80011e8:	2202      	movs	r2, #2
 80011ea:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ec:	187b      	adds	r3, r7, r1
 80011ee:	2200      	movs	r2, #0
 80011f0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011f2:	187b      	adds	r3, r7, r1
 80011f4:	2200      	movs	r2, #0
 80011f6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM14;
 80011f8:	187b      	adds	r3, r7, r1
 80011fa:	2204      	movs	r2, #4
 80011fc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011fe:	187a      	adds	r2, r7, r1
 8001200:	23a0      	movs	r3, #160	@ 0xa0
 8001202:	05db      	lsls	r3, r3, #23
 8001204:	0011      	movs	r1, r2
 8001206:	0018      	movs	r0, r3
 8001208:	f002 f8be 	bl	8003388 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM14_MspPostInit 1 */

  /* USER CODE END TIM14_MspPostInit 1 */
  }

}
 800120c:	46c0      	nop			@ (mov r8, r8)
 800120e:	46bd      	mov	sp, r7
 8001210:	b009      	add	sp, #36	@ 0x24
 8001212:	bd90      	pop	{r4, r7, pc}
 8001214:	40002000 	.word	0x40002000
 8001218:	40021000 	.word	0x40021000

0800121c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800121c:	b590      	push	{r4, r7, lr}
 800121e:	b08b      	sub	sp, #44	@ 0x2c
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001224:	2414      	movs	r4, #20
 8001226:	193b      	adds	r3, r7, r4
 8001228:	0018      	movs	r0, r3
 800122a:	2314      	movs	r3, #20
 800122c:	001a      	movs	r2, r3
 800122e:	2100      	movs	r1, #0
 8001230:	f005 f80a 	bl	8006248 <memset>
  if(huart->Instance==USART2)
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	4a1b      	ldr	r2, [pc, #108]	@ (80012a8 <HAL_UART_MspInit+0x8c>)
 800123a:	4293      	cmp	r3, r2
 800123c:	d130      	bne.n	80012a0 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800123e:	4b1b      	ldr	r3, [pc, #108]	@ (80012ac <HAL_UART_MspInit+0x90>)
 8001240:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001242:	4b1a      	ldr	r3, [pc, #104]	@ (80012ac <HAL_UART_MspInit+0x90>)
 8001244:	2180      	movs	r1, #128	@ 0x80
 8001246:	0289      	lsls	r1, r1, #10
 8001248:	430a      	orrs	r2, r1
 800124a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800124c:	4b17      	ldr	r3, [pc, #92]	@ (80012ac <HAL_UART_MspInit+0x90>)
 800124e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001250:	2380      	movs	r3, #128	@ 0x80
 8001252:	029b      	lsls	r3, r3, #10
 8001254:	4013      	ands	r3, r2
 8001256:	613b      	str	r3, [r7, #16]
 8001258:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800125a:	4b14      	ldr	r3, [pc, #80]	@ (80012ac <HAL_UART_MspInit+0x90>)
 800125c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800125e:	4b13      	ldr	r3, [pc, #76]	@ (80012ac <HAL_UART_MspInit+0x90>)
 8001260:	2101      	movs	r1, #1
 8001262:	430a      	orrs	r2, r1
 8001264:	635a      	str	r2, [r3, #52]	@ 0x34
 8001266:	4b11      	ldr	r3, [pc, #68]	@ (80012ac <HAL_UART_MspInit+0x90>)
 8001268:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800126a:	2201      	movs	r2, #1
 800126c:	4013      	ands	r3, r2
 800126e:	60fb      	str	r3, [r7, #12]
 8001270:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = T_VCP_TX_Pin|T_VCP_RX_Pin;
 8001272:	0021      	movs	r1, r4
 8001274:	187b      	adds	r3, r7, r1
 8001276:	220c      	movs	r2, #12
 8001278:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800127a:	187b      	adds	r3, r7, r1
 800127c:	2202      	movs	r2, #2
 800127e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001280:	187b      	adds	r3, r7, r1
 8001282:	2200      	movs	r2, #0
 8001284:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001286:	187b      	adds	r3, r7, r1
 8001288:	2200      	movs	r2, #0
 800128a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 800128c:	187b      	adds	r3, r7, r1
 800128e:	2201      	movs	r2, #1
 8001290:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001292:	187a      	adds	r2, r7, r1
 8001294:	23a0      	movs	r3, #160	@ 0xa0
 8001296:	05db      	lsls	r3, r3, #23
 8001298:	0011      	movs	r1, r2
 800129a:	0018      	movs	r0, r3
 800129c:	f002 f874 	bl	8003388 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 80012a0:	46c0      	nop			@ (mov r8, r8)
 80012a2:	46bd      	mov	sp, r7
 80012a4:	b00b      	add	sp, #44	@ 0x2c
 80012a6:	bd90      	pop	{r4, r7, pc}
 80012a8:	40004400 	.word	0x40004400
 80012ac:	40021000 	.word	0x40021000

080012b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80012b4:	46c0      	nop			@ (mov r8, r8)
 80012b6:	e7fd      	b.n	80012b4 <NMI_Handler+0x4>

080012b8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012bc:	46c0      	nop			@ (mov r8, r8)
 80012be:	e7fd      	b.n	80012bc <HardFault_Handler+0x4>

080012c0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80012c4:	46c0      	nop			@ (mov r8, r8)
 80012c6:	46bd      	mov	sp, r7
 80012c8:	bd80      	pop	{r7, pc}

080012ca <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80012ca:	b580      	push	{r7, lr}
 80012cc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80012ce:	46c0      	nop			@ (mov r8, r8)
 80012d0:	46bd      	mov	sp, r7
 80012d2:	bd80      	pop	{r7, pc}

080012d4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012d8:	f000 fd82 	bl	8001de0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012dc:	46c0      	nop			@ (mov r8, r8)
 80012de:	46bd      	mov	sp, r7
 80012e0:	bd80      	pop	{r7, pc}
	...

080012e4 <ADC1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void ADC1_IRQHandler(void)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80012e8:	4b03      	ldr	r3, [pc, #12]	@ (80012f8 <ADC1_IRQHandler+0x14>)
 80012ea:	0018      	movs	r0, r3
 80012ec:	f001 fa38 	bl	8002760 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80012f0:	46c0      	nop			@ (mov r8, r8)
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bd80      	pop	{r7, pc}
 80012f6:	46c0      	nop			@ (mov r8, r8)
 80012f8:	2000002c 	.word	0x2000002c

080012fc <TIM16_IRQHandler>:

/**
  * @brief This function handles TIM16 global interrupt.
  */
void TIM16_IRQHandler(void)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM16_IRQn 0 */

  /* USER CODE END TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8001300:	4b03      	ldr	r3, [pc, #12]	@ (8001310 <TIM16_IRQHandler+0x14>)
 8001302:	0018      	movs	r0, r3
 8001304:	f003 fa62 	bl	80047cc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM16_IRQn 1 */

  /* USER CODE END TIM16_IRQn 1 */
}
 8001308:	46c0      	nop			@ (mov r8, r8)
 800130a:	46bd      	mov	sp, r7
 800130c:	bd80      	pop	{r7, pc}
 800130e:	46c0      	nop			@ (mov r8, r8)
 8001310:	200001cc 	.word	0x200001cc

08001314 <Global_Interrupt_Enable>:
volatile uint8_t pot_rotation_corrected_global = 0;
volatile enum Validate adc_values_ready = NO;
volatile uint8_t adc_conv_num = 0;

//FUNCTION DEFINITIONS
uint8_t Global_Interrupt_Enable(void){
 8001314:	b580      	push	{r7, lr}
 8001316:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsie i" : : : "memory");
 8001318:	b662      	cpsie	i
}
 800131a:	46c0      	nop			@ (mov r8, r8)

	__enable_irq();
	return 1;
 800131c:	2301      	movs	r3, #1
}
 800131e:	0018      	movs	r0, r3
 8001320:	46bd      	mov	sp, r7
 8001322:	bd80      	pop	{r7, pc}

08001324 <Global_Interrupt_Disable>:

uint8_t Global_Interrupt_Disable(void){
 8001324:	b580      	push	{r7, lr}
 8001326:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001328:	b672      	cpsid	i
}
 800132a:	46c0      	nop			@ (mov r8, r8)

	__disable_irq();
	return 1;
 800132c:	2301      	movs	r3, #1
}
 800132e:	0018      	movs	r0, r3
 8001330:	46bd      	mov	sp, r7
 8001332:	bd80      	pop	{r7, pc}

08001334 <Start_PWM_Gen_Timer>:

	return ok;
}

uint8_t Start_PWM_Gen_Timer(void)
{
 8001334:	b590      	push	{r4, r7, lr}
 8001336:	b083      	sub	sp, #12
 8001338:	af00      	add	r7, sp, #0
	uint8_t ok = Start_PWM_TIM(&htim14, TIM_CHANNEL_1); //start PWM
 800133a:	1dfc      	adds	r4, r7, #7
 800133c:	4b09      	ldr	r3, [pc, #36]	@ (8001364 <Start_PWM_Gen_Timer+0x30>)
 800133e:	2100      	movs	r1, #0
 8001340:	0018      	movs	r0, r3
 8001342:	f000 f82b 	bl	800139c <Start_PWM_TIM>
 8001346:	0003      	movs	r3, r0
 8001348:	7023      	strb	r3, [r4, #0]

	if(ok != HAL_OK){
 800134a:	1dfb      	adds	r3, r7, #7
 800134c:	781b      	ldrb	r3, [r3, #0]
 800134e:	2b00      	cmp	r3, #0
 8001350:	d001      	beq.n	8001356 <Start_PWM_Gen_Timer+0x22>

		Error_Handler();
 8001352:	f7ff fb77 	bl	8000a44 <Error_Handler>
	}

	return ok;
 8001356:	1dfb      	adds	r3, r7, #7
 8001358:	781b      	ldrb	r3, [r3, #0]
}
 800135a:	0018      	movs	r0, r3
 800135c:	46bd      	mov	sp, r7
 800135e:	b003      	add	sp, #12
 8001360:	bd90      	pop	{r4, r7, pc}
 8001362:	46c0      	nop			@ (mov r8, r8)
 8001364:	20000110 	.word	0x20000110

08001368 <Start_Freq_Gen_Timer>:

uint8_t Start_Freq_Gen_Timer(void)
{
 8001368:	b590      	push	{r4, r7, lr}
 800136a:	b083      	sub	sp, #12
 800136c:	af00      	add	r7, sp, #0
	uint8_t ok = Start_OC_TIM(&htim16, TIM_CHANNEL_1); //start freq. gen.
 800136e:	1dfc      	adds	r4, r7, #7
 8001370:	4b09      	ldr	r3, [pc, #36]	@ (8001398 <Start_Freq_Gen_Timer+0x30>)
 8001372:	2100      	movs	r1, #0
 8001374:	0018      	movs	r0, r3
 8001376:	f000 f837 	bl	80013e8 <Start_OC_TIM>
 800137a:	0003      	movs	r3, r0
 800137c:	7023      	strb	r3, [r4, #0]

	if(ok != HAL_OK){
 800137e:	1dfb      	adds	r3, r7, #7
 8001380:	781b      	ldrb	r3, [r3, #0]
 8001382:	2b00      	cmp	r3, #0
 8001384:	d001      	beq.n	800138a <Start_Freq_Gen_Timer+0x22>

		Error_Handler();
 8001386:	f7ff fb5d 	bl	8000a44 <Error_Handler>
	}

	return ok;
 800138a:	1dfb      	adds	r3, r7, #7
 800138c:	781b      	ldrb	r3, [r3, #0]
}
 800138e:	0018      	movs	r0, r3
 8001390:	46bd      	mov	sp, r7
 8001392:	b003      	add	sp, #12
 8001394:	bd90      	pop	{r4, r7, pc}
 8001396:	46c0      	nop			@ (mov r8, r8)
 8001398:	200001cc 	.word	0x200001cc

0800139c <Start_PWM_TIM>:

uint8_t Start_PWM_TIM(TIM_HandleTypeDef *TIM, uint32_t PWM_TIM_channel){
 800139c:	b5b0      	push	{r4, r5, r7, lr}
 800139e:	b084      	sub	sp, #16
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
 80013a4:	6039      	str	r1, [r7, #0]

	uint8_t ok = 0;
 80013a6:	250f      	movs	r5, #15
 80013a8:	197b      	adds	r3, r7, r5
 80013aa:	2200      	movs	r2, #0
 80013ac:	701a      	strb	r2, [r3, #0]
	ok = HAL_TIM_Base_Start(TIM);
 80013ae:	197c      	adds	r4, r7, r5
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	0018      	movs	r0, r3
 80013b4:	f002 fee0 	bl	8004178 <HAL_TIM_Base_Start>
 80013b8:	0003      	movs	r3, r0
 80013ba:	7023      	strb	r3, [r4, #0]
	ok = HAL_TIM_PWM_Start(TIM, PWM_TIM_channel);
 80013bc:	197c      	adds	r4, r7, r5
 80013be:	683a      	ldr	r2, [r7, #0]
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	0011      	movs	r1, r2
 80013c4:	0018      	movs	r0, r3
 80013c6:	f003 f923 	bl	8004610 <HAL_TIM_PWM_Start>
 80013ca:	0003      	movs	r3, r0
 80013cc:	7023      	strb	r3, [r4, #0]

	if(ok != HAL_OK){
 80013ce:	197b      	adds	r3, r7, r5
 80013d0:	781b      	ldrb	r3, [r3, #0]
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d001      	beq.n	80013da <Start_PWM_TIM+0x3e>

		Error_Handler();
 80013d6:	f7ff fb35 	bl	8000a44 <Error_Handler>
	}

	return ok;
 80013da:	230f      	movs	r3, #15
 80013dc:	18fb      	adds	r3, r7, r3
 80013de:	781b      	ldrb	r3, [r3, #0]
}
 80013e0:	0018      	movs	r0, r3
 80013e2:	46bd      	mov	sp, r7
 80013e4:	b004      	add	sp, #16
 80013e6:	bdb0      	pop	{r4, r5, r7, pc}

080013e8 <Start_OC_TIM>:

uint8_t Start_OC_TIM(TIM_HandleTypeDef *TIM, uint32_t OC_TIM_channel){
 80013e8:	b5b0      	push	{r4, r5, r7, lr}
 80013ea:	b084      	sub	sp, #16
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
 80013f0:	6039      	str	r1, [r7, #0]

	uint8_t ok = HAL_TIM_OC_Start_IT(TIM, OC_TIM_channel); //_IT variant of function
 80013f2:	250f      	movs	r5, #15
 80013f4:	197c      	adds	r4, r7, r5
 80013f6:	683a      	ldr	r2, [r7, #0]
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	0011      	movs	r1, r2
 80013fc:	0018      	movs	r0, r3
 80013fe:	f002 ff75 	bl	80042ec <HAL_TIM_OC_Start_IT>
 8001402:	0003      	movs	r3, r0
 8001404:	7023      	strb	r3, [r4, #0]
	//means the timer will generate an interrupt on delay_elapsed (CNT = CCR) condition

	if(ok != HAL_OK){
 8001406:	197b      	adds	r3, r7, r5
 8001408:	781b      	ldrb	r3, [r3, #0]
 800140a:	2b00      	cmp	r3, #0
 800140c:	d001      	beq.n	8001412 <Start_OC_TIM+0x2a>

		Error_Handler();
 800140e:	f7ff fb19 	bl	8000a44 <Error_Handler>
	}

	return ok;
 8001412:	230f      	movs	r3, #15
 8001414:	18fb      	adds	r3, r7, r3
 8001416:	781b      	ldrb	r3, [r3, #0]
}
 8001418:	0018      	movs	r0, r3
 800141a:	46bd      	mov	sp, r7
 800141c:	b004      	add	sp, #16
 800141e:	bdb0      	pop	{r4, r5, r7, pc}

08001420 <Process_TIM16_Raw_Start_Value_and_Raw_Prescaler>:
	}

	return ok;
}

uint8_t Process_TIM16_Raw_Start_Value_and_Raw_Prescaler(void){
 8001420:	b580      	push	{r7, lr}
 8001422:	b084      	sub	sp, #16
 8001424:	af00      	add	r7, sp, #0

	uint16_t speed_control = 0;
 8001426:	210e      	movs	r1, #14
 8001428:	187b      	adds	r3, r7, r1
 800142a:	2200      	movs	r2, #0
 800142c:	801a      	strh	r2, [r3, #0]
	uint32_t speed_control_32 = 0;
 800142e:	2300      	movs	r3, #0
 8001430:	60bb      	str	r3, [r7, #8]
	uint8_t how_many_128 = 0;
 8001432:	1dfb      	adds	r3, r7, #7
 8001434:	2200      	movs	r2, #0
 8001436:	701a      	strb	r2, [r3, #0]

    current_speed_linear_32 = current_speed_linear;
 8001438:	4b23      	ldr	r3, [pc, #140]	@ (80014c8 <Process_TIM16_Raw_Start_Value_and_Raw_Prescaler+0xa8>)
 800143a:	881b      	ldrh	r3, [r3, #0]
 800143c:	b29b      	uxth	r3, r3
 800143e:	001a      	movs	r2, r3
 8001440:	4b22      	ldr	r3, [pc, #136]	@ (80014cc <Process_TIM16_Raw_Start_Value_and_Raw_Prescaler+0xac>)
 8001442:	601a      	str	r2, [r3, #0]
    speed_control_32 = current_speed_linear_32 * NUMBER_OF_FREQUENCY_STEPS;
 8001444:	4b21      	ldr	r3, [pc, #132]	@ (80014cc <Process_TIM16_Raw_Start_Value_and_Raw_Prescaler+0xac>)
 8001446:	681a      	ldr	r2, [r3, #0]
 8001448:	0013      	movs	r3, r2
 800144a:	015b      	lsls	r3, r3, #5
 800144c:	1a9b      	subs	r3, r3, r2
 800144e:	009b      	lsls	r3, r3, #2
 8001450:	189b      	adds	r3, r3, r2
 8001452:	009a      	lsls	r2, r3, #2
 8001454:	189b      	adds	r3, r3, r2
 8001456:	60bb      	str	r3, [r7, #8]
    speed_control_32 = speed_control_32 >> 10;
 8001458:	68bb      	ldr	r3, [r7, #8]
 800145a:	0a9b      	lsrs	r3, r3, #10
 800145c:	60bb      	str	r3, [r7, #8]
    speed_control = (uint16_t) speed_control_32;
 800145e:	187b      	adds	r3, r7, r1
 8001460:	68ba      	ldr	r2, [r7, #8]
 8001462:	801a      	strh	r2, [r3, #0]

    //speed_control = (speed_adc_10_bit/1024)*883

        if(speed_control <= (127-12)){ //inequality is correct!
 8001464:	187b      	adds	r3, r7, r1
 8001466:	881b      	ldrh	r3, [r3, #0]
 8001468:	2b73      	cmp	r3, #115	@ 0x73
 800146a:	d80a      	bhi.n	8001482 <Process_TIM16_Raw_Start_Value_and_Raw_Prescaler+0x62>

            TIM16_raw_start_value = (uint8_t) speed_control + 12;
 800146c:	187b      	adds	r3, r7, r1
 800146e:	881b      	ldrh	r3, [r3, #0]
 8001470:	b2db      	uxtb	r3, r3
 8001472:	330c      	adds	r3, #12
 8001474:	b29a      	uxth	r2, r3
 8001476:	4b16      	ldr	r3, [pc, #88]	@ (80014d0 <Process_TIM16_Raw_Start_Value_and_Raw_Prescaler+0xb0>)
 8001478:	801a      	strh	r2, [r3, #0]
            TIM16_base_prescaler_divisors_index = 1;
 800147a:	4b16      	ldr	r3, [pc, #88]	@ (80014d4 <Process_TIM16_Raw_Start_Value_and_Raw_Prescaler+0xb4>)
 800147c:	2201      	movs	r2, #1
 800147e:	701a      	strb	r2, [r3, #0]
 8001480:	e01d      	b.n	80014be <Process_TIM16_Raw_Start_Value_and_Raw_Prescaler+0x9e>
        }
        else{ 	//(speed_control > (127-12))

            uint16_t speed_control_subtracted;
            speed_control_subtracted = speed_control - (127-12);
 8001482:	1d3b      	adds	r3, r7, #4
 8001484:	220e      	movs	r2, #14
 8001486:	18ba      	adds	r2, r7, r2
 8001488:	8812      	ldrh	r2, [r2, #0]
 800148a:	3a73      	subs	r2, #115	@ 0x73
 800148c:	801a      	strh	r2, [r3, #0]
            how_many_128 = (uint8_t)(speed_control_subtracted >> 7); //divide by 128, i.e. return how many 128s go into the speed_control
 800148e:	1d3b      	adds	r3, r7, #4
 8001490:	881b      	ldrh	r3, [r3, #0]
 8001492:	09db      	lsrs	r3, r3, #7
 8001494:	b29a      	uxth	r2, r3
 8001496:	1dfb      	adds	r3, r7, #7
 8001498:	701a      	strb	r2, [r3, #0]
            TIM16_raw_start_value = (uint8_t)(speed_control_subtracted - (uint16_t)(how_many_128 << 7)); //how_many_128*128, set TMR0
 800149a:	1d3b      	adds	r3, r7, #4
 800149c:	881b      	ldrh	r3, [r3, #0]
 800149e:	b2da      	uxtb	r2, r3
 80014a0:	1dfb      	adds	r3, r7, #7
 80014a2:	781b      	ldrb	r3, [r3, #0]
 80014a4:	01db      	lsls	r3, r3, #7
 80014a6:	b2db      	uxtb	r3, r3
 80014a8:	1ad3      	subs	r3, r2, r3
 80014aa:	b2db      	uxtb	r3, r3
 80014ac:	001a      	movs	r2, r3
 80014ae:	4b08      	ldr	r3, [pc, #32]	@ (80014d0 <Process_TIM16_Raw_Start_Value_and_Raw_Prescaler+0xb0>)
 80014b0:	801a      	strh	r2, [r3, #0]
            //biggest how_many_128 for NUMBER_OF_FREQUENCY_STEPS == 600 is 3
            //biggest base_prescaler_divisors_index == 5 for NUMBER_OF_FREQUENCY_STEPS == 600
            TIM16_base_prescaler_divisors_index = (uint8_t)(how_many_128 + 2);
 80014b2:	1dfb      	adds	r3, r7, #7
 80014b4:	781b      	ldrb	r3, [r3, #0]
 80014b6:	3302      	adds	r3, #2
 80014b8:	b2da      	uxtb	r2, r3
 80014ba:	4b06      	ldr	r3, [pc, #24]	@ (80014d4 <Process_TIM16_Raw_Start_Value_and_Raw_Prescaler+0xb4>)
 80014bc:	701a      	strb	r2, [r3, #0]
        }
    return 1;
 80014be:	2301      	movs	r3, #1
}
 80014c0:	0018      	movs	r0, r3
 80014c2:	46bd      	mov	sp, r7
 80014c4:	b004      	add	sp, #16
 80014c6:	bd80      	pop	{r7, pc}
 80014c8:	2000031e 	.word	0x2000031e
 80014cc:	20000320 	.word	0x20000320
 80014d0:	20000334 	.word	0x20000334
 80014d4:	20000336 	.word	0x20000336

080014d8 <Adjust_TIM16_Prescaler>:

uint8_t Adjust_TIM16_Prescaler(uint8_t TIM16_prescaler_adjust_arg){
 80014d8:	b580      	push	{r7, lr}
 80014da:	b082      	sub	sp, #8
 80014dc:	af00      	add	r7, sp, #0
 80014de:	0002      	movs	r2, r0
 80014e0:	1dfb      	adds	r3, r7, #7
 80014e2:	701a      	strb	r2, [r3, #0]

    if(TIM16_prescaler_adjust_arg == DIVIDE_BY_TWO){
 80014e4:	1dfb      	adds	r3, r7, #7
 80014e6:	781b      	ldrb	r3, [r3, #0]
 80014e8:	2b01      	cmp	r3, #1
 80014ea:	d107      	bne.n	80014fc <Adjust_TIM16_Prescaler+0x24>
        TIM16_prescaler_divisors_final_index = TIM16_base_prescaler_divisors_index + 1;
 80014ec:	4b16      	ldr	r3, [pc, #88]	@ (8001548 <Adjust_TIM16_Prescaler+0x70>)
 80014ee:	781b      	ldrb	r3, [r3, #0]
 80014f0:	b2db      	uxtb	r3, r3
 80014f2:	3301      	adds	r3, #1
 80014f4:	b2da      	uxtb	r2, r3
 80014f6:	4b15      	ldr	r3, [pc, #84]	@ (800154c <Adjust_TIM16_Prescaler+0x74>)
 80014f8:	701a      	strb	r2, [r3, #0]
 80014fa:	e020      	b.n	800153e <Adjust_TIM16_Prescaler+0x66>
    }
    else if(TIM16_prescaler_adjust_arg == DIVIDE_BY_FOUR){
 80014fc:	1dfb      	adds	r3, r7, #7
 80014fe:	781b      	ldrb	r3, [r3, #0]
 8001500:	2b03      	cmp	r3, #3
 8001502:	d107      	bne.n	8001514 <Adjust_TIM16_Prescaler+0x3c>
    	TIM16_prescaler_divisors_final_index= TIM16_base_prescaler_divisors_index + 2;
 8001504:	4b10      	ldr	r3, [pc, #64]	@ (8001548 <Adjust_TIM16_Prescaler+0x70>)
 8001506:	781b      	ldrb	r3, [r3, #0]
 8001508:	b2db      	uxtb	r3, r3
 800150a:	3302      	adds	r3, #2
 800150c:	b2da      	uxtb	r2, r3
 800150e:	4b0f      	ldr	r3, [pc, #60]	@ (800154c <Adjust_TIM16_Prescaler+0x74>)
 8001510:	701a      	strb	r2, [r3, #0]
 8001512:	e014      	b.n	800153e <Adjust_TIM16_Prescaler+0x66>
    }
    else if(TIM16_prescaler_adjust_arg == MULTIPLY_BY_TWO){
 8001514:	1dfb      	adds	r3, r7, #7
 8001516:	781b      	ldrb	r3, [r3, #0]
 8001518:	2b02      	cmp	r3, #2
 800151a:	d107      	bne.n	800152c <Adjust_TIM16_Prescaler+0x54>
    	TIM16_prescaler_divisors_final_index = TIM16_base_prescaler_divisors_index - 1;
 800151c:	4b0a      	ldr	r3, [pc, #40]	@ (8001548 <Adjust_TIM16_Prescaler+0x70>)
 800151e:	781b      	ldrb	r3, [r3, #0]
 8001520:	b2db      	uxtb	r3, r3
 8001522:	3b01      	subs	r3, #1
 8001524:	b2da      	uxtb	r2, r3
 8001526:	4b09      	ldr	r3, [pc, #36]	@ (800154c <Adjust_TIM16_Prescaler+0x74>)
 8001528:	701a      	strb	r2, [r3, #0]
 800152a:	e008      	b.n	800153e <Adjust_TIM16_Prescaler+0x66>
    }
    else if(TIM16_prescaler_adjust_arg == DO_NOTHING){
 800152c:	1dfb      	adds	r3, r7, #7
 800152e:	781b      	ldrb	r3, [r3, #0]
 8001530:	2b00      	cmp	r3, #0
 8001532:	d104      	bne.n	800153e <Adjust_TIM16_Prescaler+0x66>
    	TIM16_prescaler_divisors_final_index = TIM16_base_prescaler_divisors_index;
 8001534:	4b04      	ldr	r3, [pc, #16]	@ (8001548 <Adjust_TIM16_Prescaler+0x70>)
 8001536:	781b      	ldrb	r3, [r3, #0]
 8001538:	b2da      	uxtb	r2, r3
 800153a:	4b04      	ldr	r3, [pc, #16]	@ (800154c <Adjust_TIM16_Prescaler+0x74>)
 800153c:	701a      	strb	r2, [r3, #0]
    }
    return 1;
 800153e:	2301      	movs	r3, #1
}
 8001540:	0018      	movs	r0, r3
 8001542:	46bd      	mov	sp, r7
 8001544:	b002      	add	sp, #8
 8001546:	bd80      	pop	{r7, pc}
 8001548:	20000336 	.word	0x20000336
 800154c:	2000033a 	.word	0x2000033a

08001550 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust>:

uint8_t Process_TIM16_Final_Start_Value_and_Prescaler_Adjust(void){
 8001550:	b5b0      	push	{r4, r5, r7, lr}
 8001552:	b084      	sub	sp, #16
 8001554:	af00      	add	r7, sp, #0

    #if SYMMETRY_ON_OR_OFF == ON

		volatile enum TIM16_final_start_value_Oscillation_Mode TIM16_final_start_value_oscillation_mode = DO_NOT_OSCILLATE;
 8001556:	1d7b      	adds	r3, r7, #5
 8001558:	2200      	movs	r2, #0
 800155a:	701a      	strb	r2, [r3, #0]
		volatile enum Symmetry_Type symmetry_type_for_halfcycle = SHORTEN;
 800155c:	1d3b      	adds	r3, r7, #4
 800155e:	2200      	movs	r2, #0
 8001560:	701a      	strb	r2, [r3, #0]

		volatile uint8_t pot_rotation_corrected = 0;
 8001562:	1cfb      	adds	r3, r7, #3
 8001564:	2200      	movs	r2, #0
 8001566:	701a      	strb	r2, [r3, #0]
		volatile uint8_t symmetry_status = CW;
 8001568:	1cbb      	adds	r3, r7, #2
 800156a:	2200      	movs	r2, #0
 800156c:	701a      	strb	r2, [r3, #0]

		if(current_symmetry < SYMMETRY_ADC_HALF_SCALE){ //adc = 0-127
 800156e:	4bc3      	ldr	r3, [pc, #780]	@ (800187c <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x32c>)
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	2b7f      	cmp	r3, #127	@ 0x7f
 8001574:	d803      	bhi.n	800157e <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x2e>
			symmetry_status = CW;
 8001576:	1cbb      	adds	r3, r7, #2
 8001578:	2200      	movs	r2, #0
 800157a:	701a      	strb	r2, [r3, #0]
 800157c:	e002      	b.n	8001584 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x34>
		}
		else{ //adc is 128-255
			symmetry_status = CCW;
 800157e:	1cbb      	adds	r3, r7, #2
 8001580:	2201      	movs	r2, #1
 8001582:	701a      	strb	r2, [r3, #0]
		}

		if((current_halfcycle == FIRST_HALFCYCLE && current_quadrant == FIRST_QUADRANT) || (current_halfcycle == SECOND_HALFCYCLE && current_quadrant == SECOND_QUADRANT)){
 8001584:	4bbe      	ldr	r3, [pc, #760]	@ (8001880 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x330>)
 8001586:	781b      	ldrb	r3, [r3, #0]
 8001588:	b2db      	uxtb	r3, r3
 800158a:	2b00      	cmp	r3, #0
 800158c:	d104      	bne.n	8001598 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x48>
 800158e:	4bbd      	ldr	r3, [pc, #756]	@ (8001884 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x334>)
 8001590:	781b      	ldrb	r3, [r3, #0]
 8001592:	b2db      	uxtb	r3, r3
 8001594:	2b00      	cmp	r3, #0
 8001596:	d009      	beq.n	80015ac <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x5c>
 8001598:	4bb9      	ldr	r3, [pc, #740]	@ (8001880 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x330>)
 800159a:	781b      	ldrb	r3, [r3, #0]
 800159c:	b2db      	uxtb	r3, r3
 800159e:	2b01      	cmp	r3, #1
 80015a0:	d111      	bne.n	80015c6 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x76>
 80015a2:	4bb8      	ldr	r3, [pc, #736]	@ (8001884 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x334>)
 80015a4:	781b      	ldrb	r3, [r3, #0]
 80015a6:	b2db      	uxtb	r3, r3
 80015a8:	2b01      	cmp	r3, #1
 80015aa:	d10c      	bne.n	80015c6 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x76>

			if(symmetry_status == CW){
 80015ac:	1cbb      	adds	r3, r7, #2
 80015ae:	781b      	ldrb	r3, [r3, #0]
 80015b0:	b2db      	uxtb	r3, r3
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d103      	bne.n	80015be <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x6e>

				symmetry_type_for_halfcycle = LENGTHEN;
 80015b6:	1d3b      	adds	r3, r7, #4
 80015b8:	2201      	movs	r2, #1
 80015ba:	701a      	strb	r2, [r3, #0]
			if(symmetry_status == CW){
 80015bc:	e023      	b.n	8001606 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0xb6>
			}
			else{

				symmetry_type_for_halfcycle = SHORTEN;
 80015be:	1d3b      	adds	r3, r7, #4
 80015c0:	2200      	movs	r2, #0
 80015c2:	701a      	strb	r2, [r3, #0]
			if(symmetry_status == CW){
 80015c4:	e01f      	b.n	8001606 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0xb6>
			}
		}
		else if((current_halfcycle == FIRST_HALFCYCLE && current_quadrant == SECOND_QUADRANT) || (current_halfcycle == SECOND_HALFCYCLE && current_quadrant == FIRST_QUADRANT)){
 80015c6:	4bae      	ldr	r3, [pc, #696]	@ (8001880 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x330>)
 80015c8:	781b      	ldrb	r3, [r3, #0]
 80015ca:	b2db      	uxtb	r3, r3
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d104      	bne.n	80015da <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x8a>
 80015d0:	4bac      	ldr	r3, [pc, #688]	@ (8001884 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x334>)
 80015d2:	781b      	ldrb	r3, [r3, #0]
 80015d4:	b2db      	uxtb	r3, r3
 80015d6:	2b01      	cmp	r3, #1
 80015d8:	d009      	beq.n	80015ee <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x9e>
 80015da:	4ba9      	ldr	r3, [pc, #676]	@ (8001880 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x330>)
 80015dc:	781b      	ldrb	r3, [r3, #0]
 80015de:	b2db      	uxtb	r3, r3
 80015e0:	2b01      	cmp	r3, #1
 80015e2:	d110      	bne.n	8001606 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0xb6>
 80015e4:	4ba7      	ldr	r3, [pc, #668]	@ (8001884 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x334>)
 80015e6:	781b      	ldrb	r3, [r3, #0]
 80015e8:	b2db      	uxtb	r3, r3
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d10b      	bne.n	8001606 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0xb6>

			if(symmetry_status == CW){
 80015ee:	1cbb      	adds	r3, r7, #2
 80015f0:	781b      	ldrb	r3, [r3, #0]
 80015f2:	b2db      	uxtb	r3, r3
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d103      	bne.n	8001600 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0xb0>

				symmetry_type_for_halfcycle = SHORTEN;
 80015f8:	1d3b      	adds	r3, r7, #4
 80015fa:	2200      	movs	r2, #0
 80015fc:	701a      	strb	r2, [r3, #0]
 80015fe:	e002      	b.n	8001606 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0xb6>
			}
			else{

				symmetry_type_for_halfcycle = LENGTHEN;
 8001600:	1d3b      	adds	r3, r7, #4
 8001602:	2201      	movs	r2, #1
 8001604:	701a      	strb	r2, [r3, #0]
			}
		}

		if(symmetry_status == CW){
 8001606:	1cbb      	adds	r3, r7, #2
 8001608:	781b      	ldrb	r3, [r3, #0]
 800160a:	b2db      	uxtb	r3, r3
 800160c:	2b00      	cmp	r3, #0
 800160e:	d108      	bne.n	8001622 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0xd2>

			pot_rotation_corrected = SYMMETRY_ADC_HALF_SCALE - 1 - current_symmetry;
 8001610:	4b9a      	ldr	r3, [pc, #616]	@ (800187c <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x32c>)
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	b2db      	uxtb	r3, r3
 8001616:	227f      	movs	r2, #127	@ 0x7f
 8001618:	1ad3      	subs	r3, r2, r3
 800161a:	b2da      	uxtb	r2, r3
 800161c:	1cfb      	adds	r3, r7, #3
 800161e:	701a      	strb	r2, [r3, #0]
 8001620:	e006      	b.n	8001630 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0xe0>
		}
		else{ //CCW

			pot_rotation_corrected = SYMMETRY_ADC_HALF_SCALE - 1 - (SYMMETRY_ADC_FULL_SCALE - current_symmetry);
 8001622:	4b96      	ldr	r3, [pc, #600]	@ (800187c <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x32c>)
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	b2db      	uxtb	r3, r3
 8001628:	3b80      	subs	r3, #128	@ 0x80
 800162a:	b2da      	uxtb	r2, r3
 800162c:	1cfb      	adds	r3, r7, #3
 800162e:	701a      	strb	r2, [r3, #0]
		}

		pot_rotation_corrected_global = pot_rotation_corrected;
 8001630:	1cfb      	adds	r3, r7, #3
 8001632:	781b      	ldrb	r3, [r3, #0]
 8001634:	b2da      	uxtb	r2, r3
 8001636:	4b94      	ldr	r3, [pc, #592]	@ (8001888 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x338>)
 8001638:	701a      	strb	r2, [r3, #0]

		//HAVE TO BE uin16_t FOR 1ST AND 3RD VARIABLES HERE BECAUSE A uint8_t IS LIMITED TO 255!
		uint16_t two_fifty_six_minus_TIM16_raw_start_value = 256 - TIM16_raw_start_value;
 800163a:	4b94      	ldr	r3, [pc, #592]	@ (800188c <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x33c>)
 800163c:	881b      	ldrh	r3, [r3, #0]
 800163e:	b29a      	uxth	r2, r3
 8001640:	200a      	movs	r0, #10
 8001642:	183b      	adds	r3, r7, r0
 8001644:	2180      	movs	r1, #128	@ 0x80
 8001646:	0049      	lsls	r1, r1, #1
 8001648:	1a8a      	subs	r2, r1, r2
 800164a:	801a      	strh	r2, [r3, #0]

		uint16_t two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC = two_fifty_six_minus_TIM16_raw_start_value * pot_rotation_corrected;
 800164c:	1cfb      	adds	r3, r7, #3
 800164e:	781b      	ldrb	r3, [r3, #0]
 8001650:	b2db      	uxtb	r3, r3
 8001652:	0019      	movs	r1, r3
 8001654:	2408      	movs	r4, #8
 8001656:	193b      	adds	r3, r7, r4
 8001658:	183a      	adds	r2, r7, r0
 800165a:	8812      	ldrh	r2, [r2, #0]
 800165c:	434a      	muls	r2, r1
 800165e:	801a      	strh	r2, [r3, #0]

		uint16_t two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC_and_shifted_by_ADC_bits = (uint16_t)(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC >> SYMMETRY_ADC_NUM_BITS);
 8001660:	1dbb      	adds	r3, r7, #6
 8001662:	193a      	adds	r2, r7, r4
 8001664:	8812      	ldrh	r2, [r2, #0]
 8001666:	0a12      	lsrs	r2, r2, #8
 8001668:	801a      	strh	r2, [r3, #0]


		//HAVE TO BE uin16_t HERE BECAUSE A uint8_t IS LIMITED TO 255!
		uint16_t manipulated_period_shorten = two_fifty_six_minus_TIM16_raw_start_value - two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC_and_shifted_by_ADC_bits; //manipulated shorten will always be less than 256
 800166a:	230e      	movs	r3, #14
 800166c:	18fb      	adds	r3, r7, r3
 800166e:	1839      	adds	r1, r7, r0
 8001670:	1dba      	adds	r2, r7, #6
 8001672:	8809      	ldrh	r1, [r1, #0]
 8001674:	8812      	ldrh	r2, [r2, #0]
 8001676:	1a8a      	subs	r2, r1, r2
 8001678:	801a      	strh	r2, [r3, #0]

		uint16_t manipulated_period_lengthen = two_fifty_six_minus_TIM16_raw_start_value + two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC_and_shifted_by_ADC_bits; //manipulated lengthen can be greater than 256 up to 381
 800167a:	250c      	movs	r5, #12
 800167c:	197b      	adds	r3, r7, r5
 800167e:	1839      	adds	r1, r7, r0
 8001680:	1dba      	adds	r2, r7, #6
 8001682:	8809      	ldrh	r1, [r1, #0]
 8001684:	8812      	ldrh	r2, [r2, #0]
 8001686:	188a      	adds	r2, r1, r2
 8001688:	801a      	strh	r2, [r3, #0]


		if((manipulated_period_lengthen < 256) || ((manipulated_period_lengthen == 256) && (unsigned_bitwise_modulo(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC, 8) == 0))){
 800168a:	197b      	adds	r3, r7, r5
 800168c:	881b      	ldrh	r3, [r3, #0]
 800168e:	2bff      	cmp	r3, #255	@ 0xff
 8001690:	d90f      	bls.n	80016b2 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x162>
 8001692:	197b      	adds	r3, r7, r5
 8001694:	881a      	ldrh	r2, [r3, #0]
 8001696:	2380      	movs	r3, #128	@ 0x80
 8001698:	005b      	lsls	r3, r3, #1
 800169a:	429a      	cmp	r2, r3
 800169c:	d000      	beq.n	80016a0 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x150>
 800169e:	e0a4      	b.n	80017ea <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x29a>
 80016a0:	193b      	adds	r3, r7, r4
 80016a2:	881b      	ldrh	r3, [r3, #0]
 80016a4:	2108      	movs	r1, #8
 80016a6:	0018      	movs	r0, r3
 80016a8:	f000 faec 	bl	8001c84 <unsigned_bitwise_modulo>
 80016ac:	1e03      	subs	r3, r0, #0
 80016ae:	d000      	beq.n	80016b2 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x162>
 80016b0:	e09b      	b.n	80017ea <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x29a>

			if(unsigned_bitwise_modulo(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC, 8) == 128){
 80016b2:	2308      	movs	r3, #8
 80016b4:	18fb      	adds	r3, r7, r3
 80016b6:	881b      	ldrh	r3, [r3, #0]
 80016b8:	2108      	movs	r1, #8
 80016ba:	0018      	movs	r0, r3
 80016bc:	f000 fae2 	bl	8001c84 <unsigned_bitwise_modulo>
 80016c0:	0003      	movs	r3, r0
 80016c2:	2b80      	cmp	r3, #128	@ 0x80
 80016c4:	d114      	bne.n	80016f0 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x1a0>
				//remainder is 128, which means two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC_and_shifted_by_ADC_bits ends in 0.5

				//manipulated_period_shorten should oscillate over the halfperiod between manipulated_period_shorten and manipulated_period_shorten - 1; //DONE
				//manipulated_period_lengthen should oscillate over the halfperiod between manipulated_period_lengthen and manipulated_period_lengthen + 1; //DONE

				if(symmetry_type_for_halfcycle == SHORTEN){
 80016c6:	1d3b      	adds	r3, r7, #4
 80016c8:	781b      	ldrb	r3, [r3, #0]
 80016ca:	b2db      	uxtb	r3, r3
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d103      	bne.n	80016d8 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x188>

					TIM16_final_start_value_oscillation_mode = OSCILLATE_DOWNWARDS;
 80016d0:	1d7b      	adds	r3, r7, #5
 80016d2:	2202      	movs	r2, #2
 80016d4:	701a      	strb	r2, [r3, #0]
 80016d6:	e007      	b.n	80016e8 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x198>
				}
				else if(symmetry_type_for_halfcycle == LENGTHEN){
 80016d8:	1d3b      	adds	r3, r7, #4
 80016da:	781b      	ldrb	r3, [r3, #0]
 80016dc:	b2db      	uxtb	r3, r3
 80016de:	2b01      	cmp	r3, #1
 80016e0:	d102      	bne.n	80016e8 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x198>

					TIM16_final_start_value_oscillation_mode = OSCILLATE_UPWARDS;
 80016e2:	1d7b      	adds	r3, r7, #5
 80016e4:	2201      	movs	r2, #1
 80016e6:	701a      	strb	r2, [r3, #0]
				}
				TIM16_prescaler_adjust = DO_NOTHING;
 80016e8:	4b69      	ldr	r3, [pc, #420]	@ (8001890 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x340>)
 80016ea:	2200      	movs	r2, #0
 80016ec:	701a      	strb	r2, [r3, #0]
			if(unsigned_bitwise_modulo(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC, 8) == 128){
 80016ee:	e202      	b.n	8001af6 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x5a6>
			}
			else if(unsigned_bitwise_modulo(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC, 8) == 0){
 80016f0:	2308      	movs	r3, #8
 80016f2:	18fb      	adds	r3, r7, r3
 80016f4:	881b      	ldrh	r3, [r3, #0]
 80016f6:	2108      	movs	r1, #8
 80016f8:	0018      	movs	r0, r3
 80016fa:	f000 fac3 	bl	8001c84 <unsigned_bitwise_modulo>
 80016fe:	1e03      	subs	r3, r0, #0
 8001700:	d11e      	bne.n	8001740 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x1f0>

				//remainder is zero, which means both shortened and lengthened manipulated periods have no no remainder

				manipulated_period_shorten = manipulated_period_shorten; //do nothing //DONE
 8001702:	220e      	movs	r2, #14
 8001704:	18bb      	adds	r3, r7, r2
 8001706:	18ba      	adds	r2, r7, r2
 8001708:	8812      	ldrh	r2, [r2, #0]
 800170a:	801a      	strh	r2, [r3, #0]
				manipulated_period_lengthen = manipulated_period_lengthen; //do nothing //DONE
 800170c:	220c      	movs	r2, #12
 800170e:	18bb      	adds	r3, r7, r2
 8001710:	18ba      	adds	r2, r7, r2
 8001712:	8812      	ldrh	r2, [r2, #0]
 8001714:	801a      	strh	r2, [r3, #0]

				if(symmetry_type_for_halfcycle == SHORTEN){
 8001716:	1d3b      	adds	r3, r7, #4
 8001718:	781b      	ldrb	r3, [r3, #0]
 800171a:	b2db      	uxtb	r3, r3
 800171c:	2b00      	cmp	r3, #0
 800171e:	d103      	bne.n	8001728 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x1d8>
					TIM16_final_start_value_oscillation_mode = DO_NOT_OSCILLATE;
 8001720:	1d7b      	adds	r3, r7, #5
 8001722:	2200      	movs	r2, #0
 8001724:	701a      	strb	r2, [r3, #0]
 8001726:	e007      	b.n	8001738 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x1e8>
				}
				else if(symmetry_type_for_halfcycle == LENGTHEN){
 8001728:	1d3b      	adds	r3, r7, #4
 800172a:	781b      	ldrb	r3, [r3, #0]
 800172c:	b2db      	uxtb	r3, r3
 800172e:	2b01      	cmp	r3, #1
 8001730:	d102      	bne.n	8001738 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x1e8>
					TIM16_final_start_value_oscillation_mode = DO_NOT_OSCILLATE;
 8001732:	1d7b      	adds	r3, r7, #5
 8001734:	2200      	movs	r2, #0
 8001736:	701a      	strb	r2, [r3, #0]
				}
				TIM16_prescaler_adjust = DO_NOTHING;
 8001738:	4b55      	ldr	r3, [pc, #340]	@ (8001890 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x340>)
 800173a:	2200      	movs	r2, #0
 800173c:	701a      	strb	r2, [r3, #0]
			if(unsigned_bitwise_modulo(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC, 8) == 128){
 800173e:	e1da      	b.n	8001af6 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x5a6>
			}
			else if(unsigned_bitwise_modulo(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC, 8) < 128){
 8001740:	2308      	movs	r3, #8
 8001742:	18fb      	adds	r3, r7, r3
 8001744:	881b      	ldrh	r3, [r3, #0]
 8001746:	2108      	movs	r1, #8
 8001748:	0018      	movs	r0, r3
 800174a:	f000 fa9b 	bl	8001c84 <unsigned_bitwise_modulo>
 800174e:	0003      	movs	r3, r0
 8001750:	2b7f      	cmp	r3, #127	@ 0x7f
 8001752:	d81e      	bhi.n	8001792 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x242>

				//remainder is less than 128, which means two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC_and_shifted_by_ADC_bits ends in less than 0.5

				manipulated_period_shorten = manipulated_period_shorten; //do nothing //DONE
 8001754:	220e      	movs	r2, #14
 8001756:	18bb      	adds	r3, r7, r2
 8001758:	18ba      	adds	r2, r7, r2
 800175a:	8812      	ldrh	r2, [r2, #0]
 800175c:	801a      	strh	r2, [r3, #0]
				manipulated_period_lengthen = manipulated_period_lengthen; //do nothing //DONE
 800175e:	220c      	movs	r2, #12
 8001760:	18bb      	adds	r3, r7, r2
 8001762:	18ba      	adds	r2, r7, r2
 8001764:	8812      	ldrh	r2, [r2, #0]
 8001766:	801a      	strh	r2, [r3, #0]

				if(symmetry_type_for_halfcycle == SHORTEN){
 8001768:	1d3b      	adds	r3, r7, #4
 800176a:	781b      	ldrb	r3, [r3, #0]
 800176c:	b2db      	uxtb	r3, r3
 800176e:	2b00      	cmp	r3, #0
 8001770:	d103      	bne.n	800177a <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x22a>
					TIM16_final_start_value_oscillation_mode = DO_NOT_OSCILLATE;
 8001772:	1d7b      	adds	r3, r7, #5
 8001774:	2200      	movs	r2, #0
 8001776:	701a      	strb	r2, [r3, #0]
 8001778:	e007      	b.n	800178a <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x23a>
				}
				else if(symmetry_type_for_halfcycle == LENGTHEN){
 800177a:	1d3b      	adds	r3, r7, #4
 800177c:	781b      	ldrb	r3, [r3, #0]
 800177e:	b2db      	uxtb	r3, r3
 8001780:	2b01      	cmp	r3, #1
 8001782:	d102      	bne.n	800178a <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x23a>
					TIM16_final_start_value_oscillation_mode = DO_NOT_OSCILLATE;
 8001784:	1d7b      	adds	r3, r7, #5
 8001786:	2200      	movs	r2, #0
 8001788:	701a      	strb	r2, [r3, #0]
				}
				TIM16_prescaler_adjust = DO_NOTHING;
 800178a:	4b41      	ldr	r3, [pc, #260]	@ (8001890 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x340>)
 800178c:	2200      	movs	r2, #0
 800178e:	701a      	strb	r2, [r3, #0]
			if(unsigned_bitwise_modulo(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC, 8) == 128){
 8001790:	e1b1      	b.n	8001af6 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x5a6>
			}
			else if(unsigned_bitwise_modulo(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC, 8) > 128){
 8001792:	2308      	movs	r3, #8
 8001794:	18fb      	adds	r3, r7, r3
 8001796:	881b      	ldrh	r3, [r3, #0]
 8001798:	2108      	movs	r1, #8
 800179a:	0018      	movs	r0, r3
 800179c:	f000 fa72 	bl	8001c84 <unsigned_bitwise_modulo>
 80017a0:	0003      	movs	r3, r0
 80017a2:	2b80      	cmp	r3, #128	@ 0x80
 80017a4:	d800      	bhi.n	80017a8 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x258>
 80017a6:	e1a6      	b.n	8001af6 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x5a6>

				//remainder is greater than 128, which means two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC_and_shifted_by_ADC_bits ends in more than 0.5

				manipulated_period_shorten = manipulated_period_shorten - 1; //DONE
 80017a8:	220e      	movs	r2, #14
 80017aa:	18bb      	adds	r3, r7, r2
 80017ac:	18ba      	adds	r2, r7, r2
 80017ae:	8812      	ldrh	r2, [r2, #0]
 80017b0:	3a01      	subs	r2, #1
 80017b2:	801a      	strh	r2, [r3, #0]
				manipulated_period_lengthen = manipulated_period_lengthen + 1; //DONE
 80017b4:	220c      	movs	r2, #12
 80017b6:	18bb      	adds	r3, r7, r2
 80017b8:	18ba      	adds	r2, r7, r2
 80017ba:	8812      	ldrh	r2, [r2, #0]
 80017bc:	3201      	adds	r2, #1
 80017be:	801a      	strh	r2, [r3, #0]

				if(symmetry_type_for_halfcycle == SHORTEN){
 80017c0:	1d3b      	adds	r3, r7, #4
 80017c2:	781b      	ldrb	r3, [r3, #0]
 80017c4:	b2db      	uxtb	r3, r3
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d103      	bne.n	80017d2 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x282>
					TIM16_final_start_value_oscillation_mode = DO_NOT_OSCILLATE;
 80017ca:	1d7b      	adds	r3, r7, #5
 80017cc:	2200      	movs	r2, #0
 80017ce:	701a      	strb	r2, [r3, #0]
 80017d0:	e007      	b.n	80017e2 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x292>
				}
				else if(symmetry_type_for_halfcycle == LENGTHEN){
 80017d2:	1d3b      	adds	r3, r7, #4
 80017d4:	781b      	ldrb	r3, [r3, #0]
 80017d6:	b2db      	uxtb	r3, r3
 80017d8:	2b01      	cmp	r3, #1
 80017da:	d102      	bne.n	80017e2 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x292>
					TIM16_final_start_value_oscillation_mode = DO_NOT_OSCILLATE;
 80017dc:	1d7b      	adds	r3, r7, #5
 80017de:	2200      	movs	r2, #0
 80017e0:	701a      	strb	r2, [r3, #0]
				}
				TIM16_prescaler_adjust = DO_NOTHING;
 80017e2:	4b2b      	ldr	r3, [pc, #172]	@ (8001890 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x340>)
 80017e4:	2200      	movs	r2, #0
 80017e6:	701a      	strb	r2, [r3, #0]
			if(unsigned_bitwise_modulo(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC, 8) == 128){
 80017e8:	e185      	b.n	8001af6 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x5a6>
			}
		}

		else if((manipulated_period_lengthen > 256) || ((manipulated_period_lengthen == 256) && (unsigned_bitwise_modulo(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC, 8) > 0))){
 80017ea:	210c      	movs	r1, #12
 80017ec:	187b      	adds	r3, r7, r1
 80017ee:	881a      	ldrh	r2, [r3, #0]
 80017f0:	2380      	movs	r3, #128	@ 0x80
 80017f2:	005b      	lsls	r3, r3, #1
 80017f4:	429a      	cmp	r2, r3
 80017f6:	d810      	bhi.n	800181a <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x2ca>
 80017f8:	187b      	adds	r3, r7, r1
 80017fa:	881a      	ldrh	r2, [r3, #0]
 80017fc:	2380      	movs	r3, #128	@ 0x80
 80017fe:	005b      	lsls	r3, r3, #1
 8001800:	429a      	cmp	r2, r3
 8001802:	d000      	beq.n	8001806 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x2b6>
 8001804:	e178      	b.n	8001af8 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x5a8>
 8001806:	2308      	movs	r3, #8
 8001808:	18fb      	adds	r3, r7, r3
 800180a:	881b      	ldrh	r3, [r3, #0]
 800180c:	2108      	movs	r1, #8
 800180e:	0018      	movs	r0, r3
 8001810:	f000 fa38 	bl	8001c84 <unsigned_bitwise_modulo>
 8001814:	1e03      	subs	r3, r0, #0
 8001816:	d100      	bne.n	800181a <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x2ca>
 8001818:	e16e      	b.n	8001af8 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x5a8>

			if(unsigned_bitwise_modulo(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC, 8) == 128){
 800181a:	2308      	movs	r3, #8
 800181c:	18fb      	adds	r3, r7, r3
 800181e:	881b      	ldrh	r3, [r3, #0]
 8001820:	2108      	movs	r1, #8
 8001822:	0018      	movs	r0, r3
 8001824:	f000 fa2e 	bl	8001c84 <unsigned_bitwise_modulo>
 8001828:	0003      	movs	r3, r0
 800182a:	2b80      	cmp	r3, #128	@ 0x80
 800182c:	d15e      	bne.n	80018ec <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x39c>

				manipulated_period_shorten = manipulated_period_shorten - 1; //DONE
 800182e:	220e      	movs	r2, #14
 8001830:	18bb      	adds	r3, r7, r2
 8001832:	18ba      	adds	r2, r7, r2
 8001834:	8812      	ldrh	r2, [r2, #0]
 8001836:	3a01      	subs	r2, #1
 8001838:	801a      	strh	r2, [r3, #0]
				//NO NEED TO CHECK IF MANIPULATED_PERIOD_SHORTEN ENDS IN 0.5 AS IN THIS SPECIFIC CONDITION, WE HAVE ELIMINATED THAT POSSIBILITY
				manipulated_period_lengthen = manipulated_period_lengthen + 1; //DONE
 800183a:	210c      	movs	r1, #12
 800183c:	187b      	adds	r3, r7, r1
 800183e:	187a      	adds	r2, r7, r1
 8001840:	8812      	ldrh	r2, [r2, #0]
 8001842:	3201      	adds	r2, #1
 8001844:	801a      	strh	r2, [r3, #0]

				if(unsigned_bitwise_modulo(manipulated_period_lengthen, 1) == 0){
 8001846:	000c      	movs	r4, r1
 8001848:	187b      	adds	r3, r7, r1
 800184a:	881b      	ldrh	r3, [r3, #0]
 800184c:	2101      	movs	r1, #1
 800184e:	0018      	movs	r0, r3
 8001850:	f000 fa18 	bl	8001c84 <unsigned_bitwise_modulo>
 8001854:	1e03      	subs	r3, r0, #0
 8001856:	d12a      	bne.n	80018ae <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x35e>

					manipulated_period_lengthen = manipulated_period_lengthen >> 1; //DONE
 8001858:	193b      	adds	r3, r7, r4
 800185a:	193a      	adds	r2, r7, r4
 800185c:	8812      	ldrh	r2, [r2, #0]
 800185e:	0852      	lsrs	r2, r2, #1
 8001860:	801a      	strh	r2, [r3, #0]
					//DO NOT OSCILLATE BETWEEN VALUES //DONE
					//prescaler during lengthened halfperiod should be set to half //DONE

					if(symmetry_type_for_halfcycle == SHORTEN){
 8001862:	1d3b      	adds	r3, r7, #4
 8001864:	781b      	ldrb	r3, [r3, #0]
 8001866:	b2db      	uxtb	r3, r3
 8001868:	2b00      	cmp	r3, #0
 800186a:	d113      	bne.n	8001894 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x344>
						TIM16_final_start_value_oscillation_mode = DO_NOT_OSCILLATE;
 800186c:	1d7b      	adds	r3, r7, #5
 800186e:	2200      	movs	r2, #0
 8001870:	701a      	strb	r2, [r3, #0]
						TIM16_prescaler_adjust = DO_NOTHING;
 8001872:	4b07      	ldr	r3, [pc, #28]	@ (8001890 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x340>)
 8001874:	2200      	movs	r2, #0
 8001876:	701a      	strb	r2, [r3, #0]
 8001878:	e13e      	b.n	8001af8 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x5a8>
 800187a:	46c0      	nop			@ (mov r8, r8)
 800187c:	20000328 	.word	0x20000328
 8001880:	2000032e 	.word	0x2000032e
 8001884:	2000032f 	.word	0x2000032f
 8001888:	20000344 	.word	0x20000344
 800188c:	20000334 	.word	0x20000334
 8001890:	20000332 	.word	0x20000332
					}
					else if(symmetry_type_for_halfcycle == LENGTHEN){
 8001894:	1d3b      	adds	r3, r7, #4
 8001896:	781b      	ldrb	r3, [r3, #0]
 8001898:	b2db      	uxtb	r3, r3
 800189a:	2b01      	cmp	r3, #1
 800189c:	d000      	beq.n	80018a0 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x350>
 800189e:	e12b      	b.n	8001af8 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x5a8>
						TIM16_final_start_value_oscillation_mode = DO_NOT_OSCILLATE;
 80018a0:	1d7b      	adds	r3, r7, #5
 80018a2:	2200      	movs	r2, #0
 80018a4:	701a      	strb	r2, [r3, #0]
						TIM16_prescaler_adjust = MULTIPLY_BY_TWO;
 80018a6:	4bc0      	ldr	r3, [pc, #768]	@ (8001ba8 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x658>)
 80018a8:	2202      	movs	r2, #2
 80018aa:	701a      	strb	r2, [r3, #0]
 80018ac:	e124      	b.n	8001af8 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x5a8>
					}
				}
				else{

					manipulated_period_lengthen = manipulated_period_lengthen >> 1; //DONE
 80018ae:	220c      	movs	r2, #12
 80018b0:	18bb      	adds	r3, r7, r2
 80018b2:	18ba      	adds	r2, r7, r2
 80018b4:	8812      	ldrh	r2, [r2, #0]
 80018b6:	0852      	lsrs	r2, r2, #1
 80018b8:	801a      	strh	r2, [r3, #0]
					//prescaler during lengthened halfperiod should be set to half //DONE
					//manipulated period_lengthened should oscillate over the halfperiod between manipulated_period_lengthen and manipulated_period_lengthen + 1. //DONE

					if(symmetry_type_for_halfcycle == SHORTEN){
 80018ba:	1d3b      	adds	r3, r7, #4
 80018bc:	781b      	ldrb	r3, [r3, #0]
 80018be:	b2db      	uxtb	r3, r3
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d106      	bne.n	80018d2 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x382>
						TIM16_final_start_value_oscillation_mode = DO_NOT_OSCILLATE;
 80018c4:	1d7b      	adds	r3, r7, #5
 80018c6:	2200      	movs	r2, #0
 80018c8:	701a      	strb	r2, [r3, #0]
						TIM16_prescaler_adjust = DO_NOTHING;
 80018ca:	4bb7      	ldr	r3, [pc, #732]	@ (8001ba8 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x658>)
 80018cc:	2200      	movs	r2, #0
 80018ce:	701a      	strb	r2, [r3, #0]
 80018d0:	e112      	b.n	8001af8 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x5a8>
					}
					else if(symmetry_type_for_halfcycle == LENGTHEN){
 80018d2:	1d3b      	adds	r3, r7, #4
 80018d4:	781b      	ldrb	r3, [r3, #0]
 80018d6:	b2db      	uxtb	r3, r3
 80018d8:	2b01      	cmp	r3, #1
 80018da:	d000      	beq.n	80018de <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x38e>
 80018dc:	e10c      	b.n	8001af8 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x5a8>
						TIM16_final_start_value_oscillation_mode = OSCILLATE_UPWARDS;
 80018de:	1d7b      	adds	r3, r7, #5
 80018e0:	2201      	movs	r2, #1
 80018e2:	701a      	strb	r2, [r3, #0]
						TIM16_prescaler_adjust = MULTIPLY_BY_TWO;
 80018e4:	4bb0      	ldr	r3, [pc, #704]	@ (8001ba8 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x658>)
 80018e6:	2202      	movs	r2, #2
 80018e8:	701a      	strb	r2, [r3, #0]
 80018ea:	e105      	b.n	8001af8 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x5a8>
					}
				}
			}
			else if(unsigned_bitwise_modulo(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC, 8) == 0){
 80018ec:	2308      	movs	r3, #8
 80018ee:	18fb      	adds	r3, r7, r3
 80018f0:	881b      	ldrh	r3, [r3, #0]
 80018f2:	2108      	movs	r1, #8
 80018f4:	0018      	movs	r0, r3
 80018f6:	f000 f9c5 	bl	8001c84 <unsigned_bitwise_modulo>
 80018fa:	1e03      	subs	r3, r0, #0
 80018fc:	d14a      	bne.n	8001994 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x444>

				manipulated_period_shorten = manipulated_period_shorten; //do nothing// //DONE
 80018fe:	220e      	movs	r2, #14
 8001900:	18bb      	adds	r3, r7, r2
 8001902:	18ba      	adds	r2, r7, r2
 8001904:	8812      	ldrh	r2, [r2, #0]
 8001906:	801a      	strh	r2, [r3, #0]

				if(unsigned_bitwise_modulo(manipulated_period_lengthen, 1) == 0){
 8001908:	240c      	movs	r4, #12
 800190a:	193b      	adds	r3, r7, r4
 800190c:	881b      	ldrh	r3, [r3, #0]
 800190e:	2101      	movs	r1, #1
 8001910:	0018      	movs	r0, r3
 8001912:	f000 f9b7 	bl	8001c84 <unsigned_bitwise_modulo>
 8001916:	1e03      	subs	r3, r0, #0
 8001918:	d11d      	bne.n	8001956 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x406>

					manipulated_period_lengthen = manipulated_period_lengthen >> 1; //DONE
 800191a:	193b      	adds	r3, r7, r4
 800191c:	193a      	adds	r2, r7, r4
 800191e:	8812      	ldrh	r2, [r2, #0]
 8001920:	0852      	lsrs	r2, r2, #1
 8001922:	801a      	strh	r2, [r3, #0]
					//DO NOT OSCILLATE BETWEEN VALUES //DONE
					//prescaler during lengthened halfperiod should be set to half //DONE

					if(symmetry_type_for_halfcycle == SHORTEN){
 8001924:	1d3b      	adds	r3, r7, #4
 8001926:	781b      	ldrb	r3, [r3, #0]
 8001928:	b2db      	uxtb	r3, r3
 800192a:	2b00      	cmp	r3, #0
 800192c:	d106      	bne.n	800193c <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x3ec>
						TIM16_final_start_value_oscillation_mode = DO_NOT_OSCILLATE;
 800192e:	1d7b      	adds	r3, r7, #5
 8001930:	2200      	movs	r2, #0
 8001932:	701a      	strb	r2, [r3, #0]
						TIM16_prescaler_adjust = DO_NOTHING;
 8001934:	4b9c      	ldr	r3, [pc, #624]	@ (8001ba8 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x658>)
 8001936:	2200      	movs	r2, #0
 8001938:	701a      	strb	r2, [r3, #0]
 800193a:	e0dd      	b.n	8001af8 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x5a8>
					}
					else if(symmetry_type_for_halfcycle == LENGTHEN){
 800193c:	1d3b      	adds	r3, r7, #4
 800193e:	781b      	ldrb	r3, [r3, #0]
 8001940:	b2db      	uxtb	r3, r3
 8001942:	2b01      	cmp	r3, #1
 8001944:	d000      	beq.n	8001948 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x3f8>
 8001946:	e0d7      	b.n	8001af8 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x5a8>
						TIM16_final_start_value_oscillation_mode = DO_NOT_OSCILLATE;
 8001948:	1d7b      	adds	r3, r7, #5
 800194a:	2200      	movs	r2, #0
 800194c:	701a      	strb	r2, [r3, #0]
						TIM16_prescaler_adjust = MULTIPLY_BY_TWO;
 800194e:	4b96      	ldr	r3, [pc, #600]	@ (8001ba8 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x658>)
 8001950:	2202      	movs	r2, #2
 8001952:	701a      	strb	r2, [r3, #0]
 8001954:	e0d0      	b.n	8001af8 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x5a8>
					}
				}
				else{

					manipulated_period_lengthen = manipulated_period_lengthen >> 1; //DONE
 8001956:	220c      	movs	r2, #12
 8001958:	18bb      	adds	r3, r7, r2
 800195a:	18ba      	adds	r2, r7, r2
 800195c:	8812      	ldrh	r2, [r2, #0]
 800195e:	0852      	lsrs	r2, r2, #1
 8001960:	801a      	strh	r2, [r3, #0]
					//prescaler during lengthened halfperiod should be set to half //DONE
					//manipulated period_lengthened should oscillate over the halfperiod between manipulated_period_lengthen and manipulated_period_lengthen + 1. //DONE

					if(symmetry_type_for_halfcycle == SHORTEN){
 8001962:	1d3b      	adds	r3, r7, #4
 8001964:	781b      	ldrb	r3, [r3, #0]
 8001966:	b2db      	uxtb	r3, r3
 8001968:	2b00      	cmp	r3, #0
 800196a:	d106      	bne.n	800197a <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x42a>
						TIM16_final_start_value_oscillation_mode = DO_NOT_OSCILLATE;
 800196c:	1d7b      	adds	r3, r7, #5
 800196e:	2200      	movs	r2, #0
 8001970:	701a      	strb	r2, [r3, #0]
						TIM16_prescaler_adjust = DO_NOTHING;
 8001972:	4b8d      	ldr	r3, [pc, #564]	@ (8001ba8 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x658>)
 8001974:	2200      	movs	r2, #0
 8001976:	701a      	strb	r2, [r3, #0]
 8001978:	e0be      	b.n	8001af8 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x5a8>
					}
					else if(symmetry_type_for_halfcycle == LENGTHEN){
 800197a:	1d3b      	adds	r3, r7, #4
 800197c:	781b      	ldrb	r3, [r3, #0]
 800197e:	b2db      	uxtb	r3, r3
 8001980:	2b01      	cmp	r3, #1
 8001982:	d000      	beq.n	8001986 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x436>
 8001984:	e0b8      	b.n	8001af8 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x5a8>
						TIM16_final_start_value_oscillation_mode = OSCILLATE_UPWARDS;
 8001986:	1d7b      	adds	r3, r7, #5
 8001988:	2201      	movs	r2, #1
 800198a:	701a      	strb	r2, [r3, #0]
						TIM16_prescaler_adjust = MULTIPLY_BY_TWO;
 800198c:	4b86      	ldr	r3, [pc, #536]	@ (8001ba8 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x658>)
 800198e:	2202      	movs	r2, #2
 8001990:	701a      	strb	r2, [r3, #0]
 8001992:	e0b1      	b.n	8001af8 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x5a8>
					}
				}
			}
			else if(unsigned_bitwise_modulo(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC, 8) < 128){
 8001994:	2308      	movs	r3, #8
 8001996:	18fb      	adds	r3, r7, r3
 8001998:	881b      	ldrh	r3, [r3, #0]
 800199a:	2108      	movs	r1, #8
 800199c:	0018      	movs	r0, r3
 800199e:	f000 f971 	bl	8001c84 <unsigned_bitwise_modulo>
 80019a2:	0003      	movs	r3, r0
 80019a4:	2b7f      	cmp	r3, #127	@ 0x7f
 80019a6:	d84d      	bhi.n	8001a44 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x4f4>

				manipulated_period_shorten = manipulated_period_shorten; //do nothing// //DONE
 80019a8:	220e      	movs	r2, #14
 80019aa:	18bb      	adds	r3, r7, r2
 80019ac:	18ba      	adds	r2, r7, r2
 80019ae:	8812      	ldrh	r2, [r2, #0]
 80019b0:	801a      	strh	r2, [r3, #0]
				//NO NEED TO CHECK IF MANIPULATED_PERIOD_SHORTEN ENDS IN 0.5 AS IN THIS SPECIFIC CONDITION, WE HAVE ELIMINATED THAT POSSIBILITY
				manipulated_period_lengthen = manipulated_period_lengthen; //do nothing //DONE
 80019b2:	240c      	movs	r4, #12
 80019b4:	193b      	adds	r3, r7, r4
 80019b6:	193a      	adds	r2, r7, r4
 80019b8:	8812      	ldrh	r2, [r2, #0]
 80019ba:	801a      	strh	r2, [r3, #0]

				if(unsigned_bitwise_modulo(manipulated_period_lengthen, 1) == 0){
 80019bc:	193b      	adds	r3, r7, r4
 80019be:	881b      	ldrh	r3, [r3, #0]
 80019c0:	2101      	movs	r1, #1
 80019c2:	0018      	movs	r0, r3
 80019c4:	f000 f95e 	bl	8001c84 <unsigned_bitwise_modulo>
 80019c8:	1e03      	subs	r3, r0, #0
 80019ca:	d11d      	bne.n	8001a08 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x4b8>

					manipulated_period_lengthen = manipulated_period_lengthen >> 1; //DONE
 80019cc:	193b      	adds	r3, r7, r4
 80019ce:	193a      	adds	r2, r7, r4
 80019d0:	8812      	ldrh	r2, [r2, #0]
 80019d2:	0852      	lsrs	r2, r2, #1
 80019d4:	801a      	strh	r2, [r3, #0]
					//DO NOT OSCILLATE BETWEEN VALUES //DONE
					//prescaler during lengthened halfperiod should be set to half //DONE

					if(symmetry_type_for_halfcycle == SHORTEN){
 80019d6:	1d3b      	adds	r3, r7, #4
 80019d8:	781b      	ldrb	r3, [r3, #0]
 80019da:	b2db      	uxtb	r3, r3
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d106      	bne.n	80019ee <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x49e>
						TIM16_final_start_value_oscillation_mode = DO_NOT_OSCILLATE;
 80019e0:	1d7b      	adds	r3, r7, #5
 80019e2:	2200      	movs	r2, #0
 80019e4:	701a      	strb	r2, [r3, #0]
						TIM16_prescaler_adjust = DO_NOTHING;
 80019e6:	4b70      	ldr	r3, [pc, #448]	@ (8001ba8 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x658>)
 80019e8:	2200      	movs	r2, #0
 80019ea:	701a      	strb	r2, [r3, #0]
 80019ec:	e084      	b.n	8001af8 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x5a8>
					}
					else if(symmetry_type_for_halfcycle == LENGTHEN){
 80019ee:	1d3b      	adds	r3, r7, #4
 80019f0:	781b      	ldrb	r3, [r3, #0]
 80019f2:	b2db      	uxtb	r3, r3
 80019f4:	2b01      	cmp	r3, #1
 80019f6:	d000      	beq.n	80019fa <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x4aa>
 80019f8:	e07e      	b.n	8001af8 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x5a8>
						TIM16_final_start_value_oscillation_mode = DO_NOT_OSCILLATE;
 80019fa:	1d7b      	adds	r3, r7, #5
 80019fc:	2200      	movs	r2, #0
 80019fe:	701a      	strb	r2, [r3, #0]
						TIM16_prescaler_adjust = MULTIPLY_BY_TWO;
 8001a00:	4b69      	ldr	r3, [pc, #420]	@ (8001ba8 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x658>)
 8001a02:	2202      	movs	r2, #2
 8001a04:	701a      	strb	r2, [r3, #0]
 8001a06:	e077      	b.n	8001af8 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x5a8>
					}
				}
				else{

					manipulated_period_lengthen = manipulated_period_lengthen >> 1; //DONE
 8001a08:	220c      	movs	r2, #12
 8001a0a:	18bb      	adds	r3, r7, r2
 8001a0c:	18ba      	adds	r2, r7, r2
 8001a0e:	8812      	ldrh	r2, [r2, #0]
 8001a10:	0852      	lsrs	r2, r2, #1
 8001a12:	801a      	strh	r2, [r3, #0]
					//prescaler during lengthened halfperiod should be set to half //DONE
					//manipulated period_lengthened should oscillate over the halfperiod between manipulated_period_lengthen and manipulated_period_lengthen + 1. //DONE

					if(symmetry_type_for_halfcycle == SHORTEN){
 8001a14:	1d3b      	adds	r3, r7, #4
 8001a16:	781b      	ldrb	r3, [r3, #0]
 8001a18:	b2db      	uxtb	r3, r3
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d106      	bne.n	8001a2c <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x4dc>
						TIM16_final_start_value_oscillation_mode = DO_NOT_OSCILLATE;
 8001a1e:	1d7b      	adds	r3, r7, #5
 8001a20:	2200      	movs	r2, #0
 8001a22:	701a      	strb	r2, [r3, #0]
						TIM16_prescaler_adjust = DO_NOTHING;
 8001a24:	4b60      	ldr	r3, [pc, #384]	@ (8001ba8 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x658>)
 8001a26:	2200      	movs	r2, #0
 8001a28:	701a      	strb	r2, [r3, #0]
 8001a2a:	e065      	b.n	8001af8 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x5a8>
					}
					else if(symmetry_type_for_halfcycle == LENGTHEN){
 8001a2c:	1d3b      	adds	r3, r7, #4
 8001a2e:	781b      	ldrb	r3, [r3, #0]
 8001a30:	b2db      	uxtb	r3, r3
 8001a32:	2b01      	cmp	r3, #1
 8001a34:	d160      	bne.n	8001af8 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x5a8>
						TIM16_final_start_value_oscillation_mode = OSCILLATE_UPWARDS;
 8001a36:	1d7b      	adds	r3, r7, #5
 8001a38:	2201      	movs	r2, #1
 8001a3a:	701a      	strb	r2, [r3, #0]
						TIM16_prescaler_adjust = MULTIPLY_BY_TWO;
 8001a3c:	4b5a      	ldr	r3, [pc, #360]	@ (8001ba8 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x658>)
 8001a3e:	2202      	movs	r2, #2
 8001a40:	701a      	strb	r2, [r3, #0]
 8001a42:	e059      	b.n	8001af8 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x5a8>
					}
				}
			}
			else if(unsigned_bitwise_modulo(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC, 8) > 128){
 8001a44:	2308      	movs	r3, #8
 8001a46:	18fb      	adds	r3, r7, r3
 8001a48:	881b      	ldrh	r3, [r3, #0]
 8001a4a:	2108      	movs	r1, #8
 8001a4c:	0018      	movs	r0, r3
 8001a4e:	f000 f919 	bl	8001c84 <unsigned_bitwise_modulo>
 8001a52:	0003      	movs	r3, r0
 8001a54:	2b80      	cmp	r3, #128	@ 0x80
 8001a56:	d94f      	bls.n	8001af8 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x5a8>

				manipulated_period_shorten = manipulated_period_shorten - 1; //DONE
 8001a58:	220e      	movs	r2, #14
 8001a5a:	18bb      	adds	r3, r7, r2
 8001a5c:	18ba      	adds	r2, r7, r2
 8001a5e:	8812      	ldrh	r2, [r2, #0]
 8001a60:	3a01      	subs	r2, #1
 8001a62:	801a      	strh	r2, [r3, #0]
				//NO NEED TO CHECK IF MANIPULATED_PERIOD_SHORTEN ENDS IN 0.5 AS IN THIS SPECIFIC CONDITION, WE HAVE ELIMINATED THAT POSSIBILITY
				manipulated_period_lengthen = manipulated_period_lengthen + 1; //DONE
 8001a64:	240c      	movs	r4, #12
 8001a66:	193b      	adds	r3, r7, r4
 8001a68:	193a      	adds	r2, r7, r4
 8001a6a:	8812      	ldrh	r2, [r2, #0]
 8001a6c:	3201      	adds	r2, #1
 8001a6e:	801a      	strh	r2, [r3, #0]

				if(unsigned_bitwise_modulo(manipulated_period_lengthen, 1) == 0){
 8001a70:	193b      	adds	r3, r7, r4
 8001a72:	881b      	ldrh	r3, [r3, #0]
 8001a74:	2101      	movs	r1, #1
 8001a76:	0018      	movs	r0, r3
 8001a78:	f000 f904 	bl	8001c84 <unsigned_bitwise_modulo>
 8001a7c:	1e03      	subs	r3, r0, #0
 8001a7e:	d11c      	bne.n	8001aba <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x56a>

					manipulated_period_lengthen = manipulated_period_lengthen >> 1; //DONE
 8001a80:	193b      	adds	r3, r7, r4
 8001a82:	193a      	adds	r2, r7, r4
 8001a84:	8812      	ldrh	r2, [r2, #0]
 8001a86:	0852      	lsrs	r2, r2, #1
 8001a88:	801a      	strh	r2, [r3, #0]
					//DO NOT OSCILLATE BETWEEN VALUES //DONE
					//prescaler during lengthened halfperiod should be set to half //DONE

					if(symmetry_type_for_halfcycle == SHORTEN){
 8001a8a:	1d3b      	adds	r3, r7, #4
 8001a8c:	781b      	ldrb	r3, [r3, #0]
 8001a8e:	b2db      	uxtb	r3, r3
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d106      	bne.n	8001aa2 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x552>
						TIM16_final_start_value_oscillation_mode = DO_NOT_OSCILLATE;
 8001a94:	1d7b      	adds	r3, r7, #5
 8001a96:	2200      	movs	r2, #0
 8001a98:	701a      	strb	r2, [r3, #0]
						TIM16_prescaler_adjust = DO_NOTHING;
 8001a9a:	4b43      	ldr	r3, [pc, #268]	@ (8001ba8 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x658>)
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	701a      	strb	r2, [r3, #0]
 8001aa0:	e02a      	b.n	8001af8 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x5a8>
					}
					else if(symmetry_type_for_halfcycle == LENGTHEN){
 8001aa2:	1d3b      	adds	r3, r7, #4
 8001aa4:	781b      	ldrb	r3, [r3, #0]
 8001aa6:	b2db      	uxtb	r3, r3
 8001aa8:	2b01      	cmp	r3, #1
 8001aaa:	d125      	bne.n	8001af8 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x5a8>
						TIM16_final_start_value_oscillation_mode = DO_NOT_OSCILLATE;
 8001aac:	1d7b      	adds	r3, r7, #5
 8001aae:	2200      	movs	r2, #0
 8001ab0:	701a      	strb	r2, [r3, #0]
						TIM16_prescaler_adjust = MULTIPLY_BY_TWO;
 8001ab2:	4b3d      	ldr	r3, [pc, #244]	@ (8001ba8 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x658>)
 8001ab4:	2202      	movs	r2, #2
 8001ab6:	701a      	strb	r2, [r3, #0]
 8001ab8:	e01e      	b.n	8001af8 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x5a8>
					}
				}
				else{

					manipulated_period_lengthen = manipulated_period_lengthen >> 1; //DONE
 8001aba:	220c      	movs	r2, #12
 8001abc:	18bb      	adds	r3, r7, r2
 8001abe:	18ba      	adds	r2, r7, r2
 8001ac0:	8812      	ldrh	r2, [r2, #0]
 8001ac2:	0852      	lsrs	r2, r2, #1
 8001ac4:	801a      	strh	r2, [r3, #0]
					//prescaler during lengthened halfperiod should be set to half //DONE
					//manipulated period_lengthened should oscillate over the halfperiod between manipulated_period_lengthen and manipulated_period_lengthen + 1. //DONE

					if(symmetry_type_for_halfcycle == SHORTEN){
 8001ac6:	1d3b      	adds	r3, r7, #4
 8001ac8:	781b      	ldrb	r3, [r3, #0]
 8001aca:	b2db      	uxtb	r3, r3
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d106      	bne.n	8001ade <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x58e>
						TIM16_final_start_value_oscillation_mode = DO_NOT_OSCILLATE;
 8001ad0:	1d7b      	adds	r3, r7, #5
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	701a      	strb	r2, [r3, #0]
						TIM16_prescaler_adjust = DO_NOTHING;
 8001ad6:	4b34      	ldr	r3, [pc, #208]	@ (8001ba8 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x658>)
 8001ad8:	2200      	movs	r2, #0
 8001ada:	701a      	strb	r2, [r3, #0]
 8001adc:	e00c      	b.n	8001af8 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x5a8>
					}
					else if(symmetry_type_for_halfcycle == LENGTHEN){
 8001ade:	1d3b      	adds	r3, r7, #4
 8001ae0:	781b      	ldrb	r3, [r3, #0]
 8001ae2:	b2db      	uxtb	r3, r3
 8001ae4:	2b01      	cmp	r3, #1
 8001ae6:	d107      	bne.n	8001af8 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x5a8>
						TIM16_final_start_value_oscillation_mode = OSCILLATE_UPWARDS;
 8001ae8:	1d7b      	adds	r3, r7, #5
 8001aea:	2201      	movs	r2, #1
 8001aec:	701a      	strb	r2, [r3, #0]
						TIM16_prescaler_adjust = MULTIPLY_BY_TWO;
 8001aee:	4b2e      	ldr	r3, [pc, #184]	@ (8001ba8 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x658>)
 8001af0:	2202      	movs	r2, #2
 8001af2:	701a      	strb	r2, [r3, #0]
 8001af4:	e000      	b.n	8001af8 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x5a8>
			if(unsigned_bitwise_modulo(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC, 8) == 128){
 8001af6:	46c0      	nop			@ (mov r8, r8)
		}

	//DETERMINE THE TIM16_FINAL_START_VALUE FROM MANIPULATED_PERIOD_LENGTHEN/SHORTEN CALCULATED
	//NOTE INVERSE RELATIONSHIP BETWEEN TIM16_FINAL_START_VALUE AND MANIPULATED_PERIOD_LENGTHEN/SHORTEN BECAUSE 256-TIM16_FINAL_START_VALUE = MANIPULATED_PERIOD_LENGTHEN/SHORTEN
	//ODD VALUES OF CURRENT_INDEX WILL FEATURE THE ADJUSTED(OSCILLATED) VALUE
	if(symmetry_type_for_halfcycle == SHORTEN){
 8001af8:	1d3b      	adds	r3, r7, #4
 8001afa:	781b      	ldrb	r3, [r3, #0]
 8001afc:	b2db      	uxtb	r3, r3
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d158      	bne.n	8001bb4 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x664>

		if(TIM16_final_start_value_oscillation_mode == DO_NOT_OSCILLATE){
 8001b02:	1d7b      	adds	r3, r7, #5
 8001b04:	781b      	ldrb	r3, [r3, #0]
 8001b06:	b2db      	uxtb	r3, r3
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d109      	bne.n	8001b20 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x5d0>

			TIM16_final_start_value = 256 - manipulated_period_shorten;
 8001b0c:	230e      	movs	r3, #14
 8001b0e:	18fb      	adds	r3, r7, r3
 8001b10:	881b      	ldrh	r3, [r3, #0]
 8001b12:	2280      	movs	r2, #128	@ 0x80
 8001b14:	0052      	lsls	r2, r2, #1
 8001b16:	1ad3      	subs	r3, r2, r3
 8001b18:	b29a      	uxth	r2, r3
 8001b1a:	4b24      	ldr	r3, [pc, #144]	@ (8001bac <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x65c>)
 8001b1c:	801a      	strh	r2, [r3, #0]
 8001b1e:	e09f      	b.n	8001c60 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x710>
		}
		else if(TIM16_final_start_value_oscillation_mode == OSCILLATE_UPWARDS){
 8001b20:	1d7b      	adds	r3, r7, #5
 8001b22:	781b      	ldrb	r3, [r3, #0]
 8001b24:	b2db      	uxtb	r3, r3
 8001b26:	2b01      	cmp	r3, #1
 8001b28:	d11b      	bne.n	8001b62 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x612>

			if(unsigned_bitwise_modulo(current_index, 1) == 0){ //if current index is even
 8001b2a:	4b21      	ldr	r3, [pc, #132]	@ (8001bb0 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x660>)
 8001b2c:	881b      	ldrh	r3, [r3, #0]
 8001b2e:	b29b      	uxth	r3, r3
 8001b30:	2101      	movs	r1, #1
 8001b32:	0018      	movs	r0, r3
 8001b34:	f000 f8a6 	bl	8001c84 <unsigned_bitwise_modulo>
 8001b38:	1e03      	subs	r3, r0, #0
 8001b3a:	d109      	bne.n	8001b50 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x600>

				TIM16_final_start_value = 256 - manipulated_period_shorten;
 8001b3c:	230e      	movs	r3, #14
 8001b3e:	18fb      	adds	r3, r7, r3
 8001b40:	881b      	ldrh	r3, [r3, #0]
 8001b42:	2280      	movs	r2, #128	@ 0x80
 8001b44:	0052      	lsls	r2, r2, #1
 8001b46:	1ad3      	subs	r3, r2, r3
 8001b48:	b29a      	uxth	r2, r3
 8001b4a:	4b18      	ldr	r3, [pc, #96]	@ (8001bac <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x65c>)
 8001b4c:	801a      	strh	r2, [r3, #0]
 8001b4e:	e087      	b.n	8001c60 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x710>
			}
			else{ //if current index is odd

				TIM16_final_start_value = 256 - manipulated_period_shorten - 1;
 8001b50:	230e      	movs	r3, #14
 8001b52:	18fb      	adds	r3, r7, r3
 8001b54:	881b      	ldrh	r3, [r3, #0]
 8001b56:	22ff      	movs	r2, #255	@ 0xff
 8001b58:	1ad3      	subs	r3, r2, r3
 8001b5a:	b29a      	uxth	r2, r3
 8001b5c:	4b13      	ldr	r3, [pc, #76]	@ (8001bac <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x65c>)
 8001b5e:	801a      	strh	r2, [r3, #0]
 8001b60:	e07e      	b.n	8001c60 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x710>
			}
		}
		else if(TIM16_final_start_value_oscillation_mode == OSCILLATE_DOWNWARDS){
 8001b62:	1d7b      	adds	r3, r7, #5
 8001b64:	781b      	ldrb	r3, [r3, #0]
 8001b66:	b2db      	uxtb	r3, r3
 8001b68:	2b02      	cmp	r3, #2
 8001b6a:	d000      	beq.n	8001b6e <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x61e>
 8001b6c:	e078      	b.n	8001c60 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x710>

			if(unsigned_bitwise_modulo(current_index, 1) == 0){ //if current index is even
 8001b6e:	4b10      	ldr	r3, [pc, #64]	@ (8001bb0 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x660>)
 8001b70:	881b      	ldrh	r3, [r3, #0]
 8001b72:	b29b      	uxth	r3, r3
 8001b74:	2101      	movs	r1, #1
 8001b76:	0018      	movs	r0, r3
 8001b78:	f000 f884 	bl	8001c84 <unsigned_bitwise_modulo>
 8001b7c:	1e03      	subs	r3, r0, #0
 8001b7e:	d109      	bne.n	8001b94 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x644>

				TIM16_final_start_value = 256 - manipulated_period_shorten;
 8001b80:	230e      	movs	r3, #14
 8001b82:	18fb      	adds	r3, r7, r3
 8001b84:	881b      	ldrh	r3, [r3, #0]
 8001b86:	2280      	movs	r2, #128	@ 0x80
 8001b88:	0052      	lsls	r2, r2, #1
 8001b8a:	1ad3      	subs	r3, r2, r3
 8001b8c:	b29a      	uxth	r2, r3
 8001b8e:	4b07      	ldr	r3, [pc, #28]	@ (8001bac <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x65c>)
 8001b90:	801a      	strh	r2, [r3, #0]
 8001b92:	e065      	b.n	8001c60 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x710>
			}
			else{ //if current index is odd

				TIM16_final_start_value = 256 - manipulated_period_shorten + 1;
 8001b94:	230e      	movs	r3, #14
 8001b96:	18fb      	adds	r3, r7, r3
 8001b98:	881b      	ldrh	r3, [r3, #0]
 8001b9a:	2202      	movs	r2, #2
 8001b9c:	32ff      	adds	r2, #255	@ 0xff
 8001b9e:	1ad3      	subs	r3, r2, r3
 8001ba0:	b29a      	uxth	r2, r3
 8001ba2:	4b02      	ldr	r3, [pc, #8]	@ (8001bac <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x65c>)
 8001ba4:	801a      	strh	r2, [r3, #0]
 8001ba6:	e05b      	b.n	8001c60 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x710>
 8001ba8:	20000332 	.word	0x20000332
 8001bac:	20000330 	.word	0x20000330
 8001bb0:	2000032c 	.word	0x2000032c
			}
		}
	}
	else if(symmetry_type_for_halfcycle == LENGTHEN){
 8001bb4:	1d3b      	adds	r3, r7, #4
 8001bb6:	781b      	ldrb	r3, [r3, #0]
 8001bb8:	b2db      	uxtb	r3, r3
 8001bba:	2b01      	cmp	r3, #1
 8001bbc:	d150      	bne.n	8001c60 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x710>

		if(TIM16_final_start_value_oscillation_mode == DO_NOT_OSCILLATE){
 8001bbe:	1d7b      	adds	r3, r7, #5
 8001bc0:	781b      	ldrb	r3, [r3, #0]
 8001bc2:	b2db      	uxtb	r3, r3
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d109      	bne.n	8001bdc <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x68c>

			TIM16_final_start_value = 256 - manipulated_period_lengthen;
 8001bc8:	230c      	movs	r3, #12
 8001bca:	18fb      	adds	r3, r7, r3
 8001bcc:	881b      	ldrh	r3, [r3, #0]
 8001bce:	2280      	movs	r2, #128	@ 0x80
 8001bd0:	0052      	lsls	r2, r2, #1
 8001bd2:	1ad3      	subs	r3, r2, r3
 8001bd4:	b29a      	uxth	r2, r3
 8001bd6:	4b28      	ldr	r3, [pc, #160]	@ (8001c78 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x728>)
 8001bd8:	801a      	strh	r2, [r3, #0]
 8001bda:	e041      	b.n	8001c60 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x710>
		}
		else if(TIM16_final_start_value_oscillation_mode == OSCILLATE_UPWARDS){
 8001bdc:	1d7b      	adds	r3, r7, #5
 8001bde:	781b      	ldrb	r3, [r3, #0]
 8001be0:	b2db      	uxtb	r3, r3
 8001be2:	2b01      	cmp	r3, #1
 8001be4:	d11b      	bne.n	8001c1e <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x6ce>

			if(unsigned_bitwise_modulo(current_index, 1) == 0){ //if current index is even
 8001be6:	4b25      	ldr	r3, [pc, #148]	@ (8001c7c <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x72c>)
 8001be8:	881b      	ldrh	r3, [r3, #0]
 8001bea:	b29b      	uxth	r3, r3
 8001bec:	2101      	movs	r1, #1
 8001bee:	0018      	movs	r0, r3
 8001bf0:	f000 f848 	bl	8001c84 <unsigned_bitwise_modulo>
 8001bf4:	1e03      	subs	r3, r0, #0
 8001bf6:	d109      	bne.n	8001c0c <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x6bc>

				TIM16_final_start_value = 256 - manipulated_period_lengthen;
 8001bf8:	230c      	movs	r3, #12
 8001bfa:	18fb      	adds	r3, r7, r3
 8001bfc:	881b      	ldrh	r3, [r3, #0]
 8001bfe:	2280      	movs	r2, #128	@ 0x80
 8001c00:	0052      	lsls	r2, r2, #1
 8001c02:	1ad3      	subs	r3, r2, r3
 8001c04:	b29a      	uxth	r2, r3
 8001c06:	4b1c      	ldr	r3, [pc, #112]	@ (8001c78 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x728>)
 8001c08:	801a      	strh	r2, [r3, #0]
 8001c0a:	e029      	b.n	8001c60 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x710>
			}
			else{ //if current index is odd

				TIM16_final_start_value = 256 - manipulated_period_lengthen - 1;
 8001c0c:	230c      	movs	r3, #12
 8001c0e:	18fb      	adds	r3, r7, r3
 8001c10:	881b      	ldrh	r3, [r3, #0]
 8001c12:	22ff      	movs	r2, #255	@ 0xff
 8001c14:	1ad3      	subs	r3, r2, r3
 8001c16:	b29a      	uxth	r2, r3
 8001c18:	4b17      	ldr	r3, [pc, #92]	@ (8001c78 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x728>)
 8001c1a:	801a      	strh	r2, [r3, #0]
 8001c1c:	e020      	b.n	8001c60 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x710>
			}
		}
		else if(TIM16_final_start_value_oscillation_mode == OSCILLATE_DOWNWARDS){
 8001c1e:	1d7b      	adds	r3, r7, #5
 8001c20:	781b      	ldrb	r3, [r3, #0]
 8001c22:	b2db      	uxtb	r3, r3
 8001c24:	2b02      	cmp	r3, #2
 8001c26:	d11b      	bne.n	8001c60 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x710>

			if(unsigned_bitwise_modulo(current_index, 1) == 0){ //if current index is even
 8001c28:	4b14      	ldr	r3, [pc, #80]	@ (8001c7c <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x72c>)
 8001c2a:	881b      	ldrh	r3, [r3, #0]
 8001c2c:	b29b      	uxth	r3, r3
 8001c2e:	2101      	movs	r1, #1
 8001c30:	0018      	movs	r0, r3
 8001c32:	f000 f827 	bl	8001c84 <unsigned_bitwise_modulo>
 8001c36:	1e03      	subs	r3, r0, #0
 8001c38:	d109      	bne.n	8001c4e <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x6fe>

				TIM16_final_start_value = 256 - manipulated_period_lengthen;
 8001c3a:	230c      	movs	r3, #12
 8001c3c:	18fb      	adds	r3, r7, r3
 8001c3e:	881b      	ldrh	r3, [r3, #0]
 8001c40:	2280      	movs	r2, #128	@ 0x80
 8001c42:	0052      	lsls	r2, r2, #1
 8001c44:	1ad3      	subs	r3, r2, r3
 8001c46:	b29a      	uxth	r2, r3
 8001c48:	4b0b      	ldr	r3, [pc, #44]	@ (8001c78 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x728>)
 8001c4a:	801a      	strh	r2, [r3, #0]
 8001c4c:	e008      	b.n	8001c60 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x710>
			}
			else{ //if current index is odd

				TIM16_final_start_value = 256 - manipulated_period_lengthen + 1;
 8001c4e:	230c      	movs	r3, #12
 8001c50:	18fb      	adds	r3, r7, r3
 8001c52:	881b      	ldrh	r3, [r3, #0]
 8001c54:	2202      	movs	r2, #2
 8001c56:	32ff      	adds	r2, #255	@ 0xff
 8001c58:	1ad3      	subs	r3, r2, r3
 8001c5a:	b29a      	uxth	r2, r3
 8001c5c:	4b06      	ldr	r3, [pc, #24]	@ (8001c78 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x728>)
 8001c5e:	801a      	strh	r2, [r3, #0]
			}
		}
	}

	Adjust_TIM16_Prescaler(TIM16_prescaler_adjust);
 8001c60:	4b07      	ldr	r3, [pc, #28]	@ (8001c80 <Process_TIM16_Final_Start_Value_and_Prescaler_Adjust+0x730>)
 8001c62:	781b      	ldrb	r3, [r3, #0]
 8001c64:	b2db      	uxtb	r3, r3
 8001c66:	0018      	movs	r0, r3
 8001c68:	f7ff fc36 	bl	80014d8 <Adjust_TIM16_Prescaler>
        TIM16_final_start_value = TIM16_raw_start_value;
        TIM16_prescaler_adjust = DO_NOTHING;
        Adjust_TIM16_Prescaler(TIM16_prescaler_adjust);
    #endif

    return 1;
 8001c6c:	2301      	movs	r3, #1
}
 8001c6e:	0018      	movs	r0, r3
 8001c70:	46bd      	mov	sp, r7
 8001c72:	b004      	add	sp, #16
 8001c74:	bdb0      	pop	{r4, r5, r7, pc}
 8001c76:	46c0      	nop			@ (mov r8, r8)
 8001c78:	20000330 	.word	0x20000330
 8001c7c:	2000032c 	.word	0x2000032c
 8001c80:	20000332 	.word	0x20000332

08001c84 <unsigned_bitwise_modulo>:

uint32_t unsigned_bitwise_modulo(uint32_t dividend, uint8_t base_2_exponent){
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b082      	sub	sp, #8
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
 8001c8c:	000a      	movs	r2, r1
 8001c8e:	1cfb      	adds	r3, r7, #3
 8001c90:	701a      	strb	r2, [r3, #0]

    return dividend & ((1 << base_2_exponent) - 1);
 8001c92:	1cfb      	adds	r3, r7, #3
 8001c94:	781b      	ldrb	r3, [r3, #0]
 8001c96:	2201      	movs	r2, #1
 8001c98:	409a      	lsls	r2, r3
 8001c9a:	0013      	movs	r3, r2
 8001c9c:	3b01      	subs	r3, #1
 8001c9e:	001a      	movs	r2, r3
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	4013      	ands	r3, r2
}
 8001ca4:	0018      	movs	r0, r3
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	b002      	add	sp, #8
 8001caa:	bd80      	pop	{r7, pc}

08001cac <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001cb0:	46c0      	nop			@ (mov r8, r8)
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	bd80      	pop	{r7, pc}
	...

08001cb8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001cb8:	480d      	ldr	r0, [pc, #52]	@ (8001cf0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001cba:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001cbc:	f7ff fff6 	bl	8001cac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001cc0:	480c      	ldr	r0, [pc, #48]	@ (8001cf4 <LoopForever+0x6>)
  ldr r1, =_edata
 8001cc2:	490d      	ldr	r1, [pc, #52]	@ (8001cf8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001cc4:	4a0d      	ldr	r2, [pc, #52]	@ (8001cfc <LoopForever+0xe>)
  movs r3, #0
 8001cc6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001cc8:	e002      	b.n	8001cd0 <LoopCopyDataInit>

08001cca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001cca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ccc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001cce:	3304      	adds	r3, #4

08001cd0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001cd0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001cd2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001cd4:	d3f9      	bcc.n	8001cca <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001cd6:	4a0a      	ldr	r2, [pc, #40]	@ (8001d00 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001cd8:	4c0a      	ldr	r4, [pc, #40]	@ (8001d04 <LoopForever+0x16>)
  movs r3, #0
 8001cda:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001cdc:	e001      	b.n	8001ce2 <LoopFillZerobss>

08001cde <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001cde:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ce0:	3204      	adds	r2, #4

08001ce2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ce2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ce4:	d3fb      	bcc.n	8001cde <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001ce6:	f004 fab7 	bl	8006258 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8001cea:	f7ff f901 	bl	8000ef0 <main>

08001cee <LoopForever>:

LoopForever:
  b LoopForever
 8001cee:	e7fe      	b.n	8001cee <LoopForever>
  ldr   r0, =_estack
 8001cf0:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8001cf4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001cf8:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8001cfc:	08006cd4 	.word	0x08006cd4
  ldr r2, =_sbss
 8001d00:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8001d04:	2000034c 	.word	0x2000034c

08001d08 <DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001d08:	e7fe      	b.n	8001d08 <DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler>
	...

08001d0c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b082      	sub	sp, #8
 8001d10:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001d12:	1dfb      	adds	r3, r7, #7
 8001d14:	2200      	movs	r2, #0
 8001d16:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d18:	4b0b      	ldr	r3, [pc, #44]	@ (8001d48 <HAL_Init+0x3c>)
 8001d1a:	681a      	ldr	r2, [r3, #0]
 8001d1c:	4b0a      	ldr	r3, [pc, #40]	@ (8001d48 <HAL_Init+0x3c>)
 8001d1e:	2180      	movs	r1, #128	@ 0x80
 8001d20:	0049      	lsls	r1, r1, #1
 8001d22:	430a      	orrs	r2, r1
 8001d24:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001d26:	2000      	movs	r0, #0
 8001d28:	f000 f810 	bl	8001d4c <HAL_InitTick>
 8001d2c:	1e03      	subs	r3, r0, #0
 8001d2e:	d003      	beq.n	8001d38 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8001d30:	1dfb      	adds	r3, r7, #7
 8001d32:	2201      	movs	r2, #1
 8001d34:	701a      	strb	r2, [r3, #0]
 8001d36:	e001      	b.n	8001d3c <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8001d38:	f7ff f942 	bl	8000fc0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001d3c:	1dfb      	adds	r3, r7, #7
 8001d3e:	781b      	ldrb	r3, [r3, #0]
}
 8001d40:	0018      	movs	r0, r3
 8001d42:	46bd      	mov	sp, r7
 8001d44:	b002      	add	sp, #8
 8001d46:	bd80      	pop	{r7, pc}
 8001d48:	40022000 	.word	0x40022000

08001d4c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d4c:	b590      	push	{r4, r7, lr}
 8001d4e:	b085      	sub	sp, #20
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001d54:	230f      	movs	r3, #15
 8001d56:	18fb      	adds	r3, r7, r3
 8001d58:	2200      	movs	r2, #0
 8001d5a:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8001d5c:	4b1d      	ldr	r3, [pc, #116]	@ (8001dd4 <HAL_InitTick+0x88>)
 8001d5e:	781b      	ldrb	r3, [r3, #0]
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d02b      	beq.n	8001dbc <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8001d64:	4b1c      	ldr	r3, [pc, #112]	@ (8001dd8 <HAL_InitTick+0x8c>)
 8001d66:	681c      	ldr	r4, [r3, #0]
 8001d68:	4b1a      	ldr	r3, [pc, #104]	@ (8001dd4 <HAL_InitTick+0x88>)
 8001d6a:	781b      	ldrb	r3, [r3, #0]
 8001d6c:	0019      	movs	r1, r3
 8001d6e:	23fa      	movs	r3, #250	@ 0xfa
 8001d70:	0098      	lsls	r0, r3, #2
 8001d72:	f7fe f9c7 	bl	8000104 <__udivsi3>
 8001d76:	0003      	movs	r3, r0
 8001d78:	0019      	movs	r1, r3
 8001d7a:	0020      	movs	r0, r4
 8001d7c:	f7fe f9c2 	bl	8000104 <__udivsi3>
 8001d80:	0003      	movs	r3, r0
 8001d82:	0018      	movs	r0, r3
 8001d84:	f001 fa19 	bl	80031ba <HAL_SYSTICK_Config>
 8001d88:	1e03      	subs	r3, r0, #0
 8001d8a:	d112      	bne.n	8001db2 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	2b03      	cmp	r3, #3
 8001d90:	d80a      	bhi.n	8001da8 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d92:	6879      	ldr	r1, [r7, #4]
 8001d94:	2301      	movs	r3, #1
 8001d96:	425b      	negs	r3, r3
 8001d98:	2200      	movs	r2, #0
 8001d9a:	0018      	movs	r0, r3
 8001d9c:	f001 f9e8 	bl	8003170 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001da0:	4b0e      	ldr	r3, [pc, #56]	@ (8001ddc <HAL_InitTick+0x90>)
 8001da2:	687a      	ldr	r2, [r7, #4]
 8001da4:	601a      	str	r2, [r3, #0]
 8001da6:	e00d      	b.n	8001dc4 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8001da8:	230f      	movs	r3, #15
 8001daa:	18fb      	adds	r3, r7, r3
 8001dac:	2201      	movs	r2, #1
 8001dae:	701a      	strb	r2, [r3, #0]
 8001db0:	e008      	b.n	8001dc4 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001db2:	230f      	movs	r3, #15
 8001db4:	18fb      	adds	r3, r7, r3
 8001db6:	2201      	movs	r2, #1
 8001db8:	701a      	strb	r2, [r3, #0]
 8001dba:	e003      	b.n	8001dc4 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001dbc:	230f      	movs	r3, #15
 8001dbe:	18fb      	adds	r3, r7, r3
 8001dc0:	2201      	movs	r2, #1
 8001dc2:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8001dc4:	230f      	movs	r3, #15
 8001dc6:	18fb      	adds	r3, r7, r3
 8001dc8:	781b      	ldrb	r3, [r3, #0]
}
 8001dca:	0018      	movs	r0, r3
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	b005      	add	sp, #20
 8001dd0:	bd90      	pop	{r4, r7, pc}
 8001dd2:	46c0      	nop			@ (mov r8, r8)
 8001dd4:	2000000c 	.word	0x2000000c
 8001dd8:	20000004 	.word	0x20000004
 8001ddc:	20000008 	.word	0x20000008

08001de0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001de4:	4b05      	ldr	r3, [pc, #20]	@ (8001dfc <HAL_IncTick+0x1c>)
 8001de6:	781b      	ldrb	r3, [r3, #0]
 8001de8:	001a      	movs	r2, r3
 8001dea:	4b05      	ldr	r3, [pc, #20]	@ (8001e00 <HAL_IncTick+0x20>)
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	18d2      	adds	r2, r2, r3
 8001df0:	4b03      	ldr	r3, [pc, #12]	@ (8001e00 <HAL_IncTick+0x20>)
 8001df2:	601a      	str	r2, [r3, #0]
}
 8001df4:	46c0      	nop			@ (mov r8, r8)
 8001df6:	46bd      	mov	sp, r7
 8001df8:	bd80      	pop	{r7, pc}
 8001dfa:	46c0      	nop			@ (mov r8, r8)
 8001dfc:	2000000c 	.word	0x2000000c
 8001e00:	20000348 	.word	0x20000348

08001e04 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	af00      	add	r7, sp, #0
  return uwTick;
 8001e08:	4b02      	ldr	r3, [pc, #8]	@ (8001e14 <HAL_GetTick+0x10>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
}
 8001e0c:	0018      	movs	r0, r3
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	bd80      	pop	{r7, pc}
 8001e12:	46c0      	nop			@ (mov r8, r8)
 8001e14:	20000348 	.word	0x20000348

08001e18 <LL_ADC_SetCommonPathInternalCh>:
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b082      	sub	sp, #8
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
 8001e20:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	4a05      	ldr	r2, [pc, #20]	@ (8001e3c <LL_ADC_SetCommonPathInternalCh+0x24>)
 8001e28:	401a      	ands	r2, r3
 8001e2a:	683b      	ldr	r3, [r7, #0]
 8001e2c:	431a      	orrs	r2, r3
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	601a      	str	r2, [r3, #0]
}
 8001e32:	46c0      	nop			@ (mov r8, r8)
 8001e34:	46bd      	mov	sp, r7
 8001e36:	b002      	add	sp, #8
 8001e38:	bd80      	pop	{r7, pc}
 8001e3a:	46c0      	nop			@ (mov r8, r8)
 8001e3c:	fe3fffff 	.word	0xfe3fffff

08001e40 <LL_ADC_GetCommonPathInternalCh>:
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b082      	sub	sp, #8
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681a      	ldr	r2, [r3, #0]
 8001e4c:	23e0      	movs	r3, #224	@ 0xe0
 8001e4e:	045b      	lsls	r3, r3, #17
 8001e50:	4013      	ands	r3, r2
}
 8001e52:	0018      	movs	r0, r3
 8001e54:	46bd      	mov	sp, r7
 8001e56:	b002      	add	sp, #8
 8001e58:	bd80      	pop	{r7, pc}

08001e5a <LL_ADC_SetSamplingTimeCommonChannels>:
{
 8001e5a:	b580      	push	{r7, lr}
 8001e5c:	b084      	sub	sp, #16
 8001e5e:	af00      	add	r7, sp, #0
 8001e60:	60f8      	str	r0, [r7, #12]
 8001e62:	60b9      	str	r1, [r7, #8]
 8001e64:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	695b      	ldr	r3, [r3, #20]
 8001e6a:	68ba      	ldr	r2, [r7, #8]
 8001e6c:	2104      	movs	r1, #4
 8001e6e:	400a      	ands	r2, r1
 8001e70:	2107      	movs	r1, #7
 8001e72:	4091      	lsls	r1, r2
 8001e74:	000a      	movs	r2, r1
 8001e76:	43d2      	mvns	r2, r2
 8001e78:	401a      	ands	r2, r3
 8001e7a:	68bb      	ldr	r3, [r7, #8]
 8001e7c:	2104      	movs	r1, #4
 8001e7e:	400b      	ands	r3, r1
 8001e80:	6879      	ldr	r1, [r7, #4]
 8001e82:	4099      	lsls	r1, r3
 8001e84:	000b      	movs	r3, r1
 8001e86:	431a      	orrs	r2, r3
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	615a      	str	r2, [r3, #20]
}
 8001e8c:	46c0      	nop			@ (mov r8, r8)
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	b004      	add	sp, #16
 8001e92:	bd80      	pop	{r7, pc}

08001e94 <LL_ADC_GetSamplingTimeCommonChannels>:
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b082      	sub	sp, #8
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
 8001e9c:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	695b      	ldr	r3, [r3, #20]
 8001ea2:	683a      	ldr	r2, [r7, #0]
 8001ea4:	2104      	movs	r1, #4
 8001ea6:	400a      	ands	r2, r1
 8001ea8:	2107      	movs	r1, #7
 8001eaa:	4091      	lsls	r1, r2
 8001eac:	000a      	movs	r2, r1
 8001eae:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8001eb0:	683b      	ldr	r3, [r7, #0]
 8001eb2:	2104      	movs	r1, #4
 8001eb4:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8001eb6:	40da      	lsrs	r2, r3
 8001eb8:	0013      	movs	r3, r2
}
 8001eba:	0018      	movs	r0, r3
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	b002      	add	sp, #8
 8001ec0:	bd80      	pop	{r7, pc}

08001ec2 <LL_ADC_REG_IsTriggerSourceSWStart>:
{
 8001ec2:	b580      	push	{r7, lr}
 8001ec4:	b082      	sub	sp, #8
 8001ec6:	af00      	add	r7, sp, #0
 8001ec8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	68da      	ldr	r2, [r3, #12]
 8001ece:	23c0      	movs	r3, #192	@ 0xc0
 8001ed0:	011b      	lsls	r3, r3, #4
 8001ed2:	4013      	ands	r3, r2
 8001ed4:	d101      	bne.n	8001eda <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001ed6:	2301      	movs	r3, #1
 8001ed8:	e000      	b.n	8001edc <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001eda:	2300      	movs	r3, #0
}
 8001edc:	0018      	movs	r0, r3
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	b002      	add	sp, #8
 8001ee2:	bd80      	pop	{r7, pc}

08001ee4 <LL_ADC_REG_SetSequencerRanks>:
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b084      	sub	sp, #16
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	60f8      	str	r0, [r7, #12]
 8001eec:	60b9      	str	r1, [r7, #8]
 8001eee:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CHSELR,
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ef4:	68ba      	ldr	r2, [r7, #8]
 8001ef6:	211f      	movs	r1, #31
 8001ef8:	400a      	ands	r2, r1
 8001efa:	210f      	movs	r1, #15
 8001efc:	4091      	lsls	r1, r2
 8001efe:	000a      	movs	r2, r1
 8001f00:	43d2      	mvns	r2, r2
 8001f02:	401a      	ands	r2, r3
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	0e9b      	lsrs	r3, r3, #26
 8001f08:	210f      	movs	r1, #15
 8001f0a:	4019      	ands	r1, r3
 8001f0c:	68bb      	ldr	r3, [r7, #8]
 8001f0e:	201f      	movs	r0, #31
 8001f10:	4003      	ands	r3, r0
 8001f12:	4099      	lsls	r1, r3
 8001f14:	000b      	movs	r3, r1
 8001f16:	431a      	orrs	r2, r3
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001f1c:	46c0      	nop			@ (mov r8, r8)
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	b004      	add	sp, #16
 8001f22:	bd80      	pop	{r7, pc}

08001f24 <LL_ADC_REG_SetSequencerChAdd>:
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b082      	sub	sp, #8
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
 8001f2c:	6039      	str	r1, [r7, #0]
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001f32:	683b      	ldr	r3, [r7, #0]
 8001f34:	035b      	lsls	r3, r3, #13
 8001f36:	0b5b      	lsrs	r3, r3, #13
 8001f38:	431a      	orrs	r2, r3
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001f3e:	46c0      	nop			@ (mov r8, r8)
 8001f40:	46bd      	mov	sp, r7
 8001f42:	b002      	add	sp, #8
 8001f44:	bd80      	pop	{r7, pc}

08001f46 <LL_ADC_REG_SetSequencerChRem>:
{
 8001f46:	b580      	push	{r7, lr}
 8001f48:	b082      	sub	sp, #8
 8001f4a:	af00      	add	r7, sp, #0
 8001f4c:	6078      	str	r0, [r7, #4]
 8001f4e:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f54:	683a      	ldr	r2, [r7, #0]
 8001f56:	0352      	lsls	r2, r2, #13
 8001f58:	0b52      	lsrs	r2, r2, #13
 8001f5a:	43d2      	mvns	r2, r2
 8001f5c:	401a      	ands	r2, r3
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001f62:	46c0      	nop			@ (mov r8, r8)
 8001f64:	46bd      	mov	sp, r7
 8001f66:	b002      	add	sp, #8
 8001f68:	bd80      	pop	{r7, pc}

08001f6a <LL_ADC_REG_GetDMATransfer>:
{
 8001f6a:	b580      	push	{r7, lr}
 8001f6c:	b082      	sub	sp, #8
 8001f6e:	af00      	add	r7, sp, #0
 8001f70:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG));
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	68db      	ldr	r3, [r3, #12]
 8001f76:	2203      	movs	r2, #3
 8001f78:	4013      	ands	r3, r2
}
 8001f7a:	0018      	movs	r0, r3
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	b002      	add	sp, #8
 8001f80:	bd80      	pop	{r7, pc}
	...

08001f84 <LL_ADC_SetChannelSamplingTime>:
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b084      	sub	sp, #16
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	60f8      	str	r0, [r7, #12]
 8001f8c:	60b9      	str	r1, [r7, #8]
 8001f8e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	695b      	ldr	r3, [r3, #20]
 8001f94:	68ba      	ldr	r2, [r7, #8]
 8001f96:	0212      	lsls	r2, r2, #8
 8001f98:	43d2      	mvns	r2, r2
 8001f9a:	401a      	ands	r2, r3
 8001f9c:	68bb      	ldr	r3, [r7, #8]
 8001f9e:	021b      	lsls	r3, r3, #8
 8001fa0:	6879      	ldr	r1, [r7, #4]
 8001fa2:	400b      	ands	r3, r1
 8001fa4:	4904      	ldr	r1, [pc, #16]	@ (8001fb8 <LL_ADC_SetChannelSamplingTime+0x34>)
 8001fa6:	400b      	ands	r3, r1
 8001fa8:	431a      	orrs	r2, r3
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	615a      	str	r2, [r3, #20]
}
 8001fae:	46c0      	nop			@ (mov r8, r8)
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	b004      	add	sp, #16
 8001fb4:	bd80      	pop	{r7, pc}
 8001fb6:	46c0      	nop			@ (mov r8, r8)
 8001fb8:	07ffff00 	.word	0x07ffff00

08001fbc <LL_ADC_EnableInternalRegulator>:
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b082      	sub	sp, #8
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	689b      	ldr	r3, [r3, #8]
 8001fc8:	4a05      	ldr	r2, [pc, #20]	@ (8001fe0 <LL_ADC_EnableInternalRegulator+0x24>)
 8001fca:	4013      	ands	r3, r2
 8001fcc:	2280      	movs	r2, #128	@ 0x80
 8001fce:	0552      	lsls	r2, r2, #21
 8001fd0:	431a      	orrs	r2, r3
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	609a      	str	r2, [r3, #8]
}
 8001fd6:	46c0      	nop			@ (mov r8, r8)
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	b002      	add	sp, #8
 8001fdc:	bd80      	pop	{r7, pc}
 8001fde:	46c0      	nop			@ (mov r8, r8)
 8001fe0:	6fffffe8 	.word	0x6fffffe8

08001fe4 <LL_ADC_IsInternalRegulatorEnabled>:
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b082      	sub	sp, #8
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	689a      	ldr	r2, [r3, #8]
 8001ff0:	2380      	movs	r3, #128	@ 0x80
 8001ff2:	055b      	lsls	r3, r3, #21
 8001ff4:	401a      	ands	r2, r3
 8001ff6:	2380      	movs	r3, #128	@ 0x80
 8001ff8:	055b      	lsls	r3, r3, #21
 8001ffa:	429a      	cmp	r2, r3
 8001ffc:	d101      	bne.n	8002002 <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 8001ffe:	2301      	movs	r3, #1
 8002000:	e000      	b.n	8002004 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8002002:	2300      	movs	r3, #0
}
 8002004:	0018      	movs	r0, r3
 8002006:	46bd      	mov	sp, r7
 8002008:	b002      	add	sp, #8
 800200a:	bd80      	pop	{r7, pc}

0800200c <LL_ADC_Enable>:
{
 800200c:	b580      	push	{r7, lr}
 800200e:	b082      	sub	sp, #8
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	689b      	ldr	r3, [r3, #8]
 8002018:	4a04      	ldr	r2, [pc, #16]	@ (800202c <LL_ADC_Enable+0x20>)
 800201a:	4013      	ands	r3, r2
 800201c:	2201      	movs	r2, #1
 800201e:	431a      	orrs	r2, r3
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	609a      	str	r2, [r3, #8]
}
 8002024:	46c0      	nop			@ (mov r8, r8)
 8002026:	46bd      	mov	sp, r7
 8002028:	b002      	add	sp, #8
 800202a:	bd80      	pop	{r7, pc}
 800202c:	7fffffe8 	.word	0x7fffffe8

08002030 <LL_ADC_Disable>:
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b082      	sub	sp, #8
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	689b      	ldr	r3, [r3, #8]
 800203c:	4a04      	ldr	r2, [pc, #16]	@ (8002050 <LL_ADC_Disable+0x20>)
 800203e:	4013      	ands	r3, r2
 8002040:	2202      	movs	r2, #2
 8002042:	431a      	orrs	r2, r3
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	609a      	str	r2, [r3, #8]
}
 8002048:	46c0      	nop			@ (mov r8, r8)
 800204a:	46bd      	mov	sp, r7
 800204c:	b002      	add	sp, #8
 800204e:	bd80      	pop	{r7, pc}
 8002050:	7fffffe8 	.word	0x7fffffe8

08002054 <LL_ADC_IsEnabled>:
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b082      	sub	sp, #8
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	689b      	ldr	r3, [r3, #8]
 8002060:	2201      	movs	r2, #1
 8002062:	4013      	ands	r3, r2
 8002064:	2b01      	cmp	r3, #1
 8002066:	d101      	bne.n	800206c <LL_ADC_IsEnabled+0x18>
 8002068:	2301      	movs	r3, #1
 800206a:	e000      	b.n	800206e <LL_ADC_IsEnabled+0x1a>
 800206c:	2300      	movs	r3, #0
}
 800206e:	0018      	movs	r0, r3
 8002070:	46bd      	mov	sp, r7
 8002072:	b002      	add	sp, #8
 8002074:	bd80      	pop	{r7, pc}

08002076 <LL_ADC_IsDisableOngoing>:
{
 8002076:	b580      	push	{r7, lr}
 8002078:	b082      	sub	sp, #8
 800207a:	af00      	add	r7, sp, #0
 800207c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	689b      	ldr	r3, [r3, #8]
 8002082:	2202      	movs	r2, #2
 8002084:	4013      	ands	r3, r2
 8002086:	2b02      	cmp	r3, #2
 8002088:	d101      	bne.n	800208e <LL_ADC_IsDisableOngoing+0x18>
 800208a:	2301      	movs	r3, #1
 800208c:	e000      	b.n	8002090 <LL_ADC_IsDisableOngoing+0x1a>
 800208e:	2300      	movs	r3, #0
}
 8002090:	0018      	movs	r0, r3
 8002092:	46bd      	mov	sp, r7
 8002094:	b002      	add	sp, #8
 8002096:	bd80      	pop	{r7, pc}

08002098 <LL_ADC_REG_StartConversion>:
{
 8002098:	b580      	push	{r7, lr}
 800209a:	b082      	sub	sp, #8
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	689b      	ldr	r3, [r3, #8]
 80020a4:	4a04      	ldr	r2, [pc, #16]	@ (80020b8 <LL_ADC_REG_StartConversion+0x20>)
 80020a6:	4013      	ands	r3, r2
 80020a8:	2204      	movs	r2, #4
 80020aa:	431a      	orrs	r2, r3
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	609a      	str	r2, [r3, #8]
}
 80020b0:	46c0      	nop			@ (mov r8, r8)
 80020b2:	46bd      	mov	sp, r7
 80020b4:	b002      	add	sp, #8
 80020b6:	bd80      	pop	{r7, pc}
 80020b8:	7fffffe8 	.word	0x7fffffe8

080020bc <LL_ADC_REG_StopConversion>:
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	b082      	sub	sp, #8
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	689b      	ldr	r3, [r3, #8]
 80020c8:	4a04      	ldr	r2, [pc, #16]	@ (80020dc <LL_ADC_REG_StopConversion+0x20>)
 80020ca:	4013      	ands	r3, r2
 80020cc:	2210      	movs	r2, #16
 80020ce:	431a      	orrs	r2, r3
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	609a      	str	r2, [r3, #8]
}
 80020d4:	46c0      	nop			@ (mov r8, r8)
 80020d6:	46bd      	mov	sp, r7
 80020d8:	b002      	add	sp, #8
 80020da:	bd80      	pop	{r7, pc}
 80020dc:	7fffffe8 	.word	0x7fffffe8

080020e0 <LL_ADC_REG_IsConversionOngoing>:
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b082      	sub	sp, #8
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	689b      	ldr	r3, [r3, #8]
 80020ec:	2204      	movs	r2, #4
 80020ee:	4013      	ands	r3, r2
 80020f0:	2b04      	cmp	r3, #4
 80020f2:	d101      	bne.n	80020f8 <LL_ADC_REG_IsConversionOngoing+0x18>
 80020f4:	2301      	movs	r3, #1
 80020f6:	e000      	b.n	80020fa <LL_ADC_REG_IsConversionOngoing+0x1a>
 80020f8:	2300      	movs	r3, #0
}
 80020fa:	0018      	movs	r0, r3
 80020fc:	46bd      	mov	sp, r7
 80020fe:	b002      	add	sp, #8
 8002100:	bd80      	pop	{r7, pc}
	...

08002104 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	b088      	sub	sp, #32
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800210c:	231f      	movs	r3, #31
 800210e:	18fb      	adds	r3, r7, r3
 8002110:	2200      	movs	r2, #0
 8002112:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_cfgr1 = 0UL;
 8002114:	2300      	movs	r3, #0
 8002116:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 8002118:	2300      	movs	r3, #0
 800211a:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800211c:	2300      	movs	r3, #0
 800211e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	2b00      	cmp	r3, #0
 8002124:	d101      	bne.n	800212a <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 8002126:	2301      	movs	r3, #1
 8002128:	e19f      	b.n	800246a <HAL_ADC_Init+0x366>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800212e:	2b00      	cmp	r3, #0
 8002130:	d12a      	bne.n	8002188 <HAL_ADC_Init+0x84>
  {
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    /* Init the ADC Callback settings */
    hadc->ConvCpltCallback              = HAL_ADC_ConvCpltCallback;                 /* Legacy weak callback */
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	4acf      	ldr	r2, [pc, #828]	@ (8002474 <HAL_ADC_Init+0x370>)
 8002136:	665a      	str	r2, [r3, #100]	@ 0x64
    hadc->ConvHalfCpltCallback          = HAL_ADC_ConvHalfCpltCallback;             /* Legacy weak callback */
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	4acf      	ldr	r2, [pc, #828]	@ (8002478 <HAL_ADC_Init+0x374>)
 800213c:	669a      	str	r2, [r3, #104]	@ 0x68
    hadc->LevelOutOfWindowCallback      = HAL_ADC_LevelOutOfWindowCallback;         /* Legacy weak callback */
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	4ace      	ldr	r2, [pc, #824]	@ (800247c <HAL_ADC_Init+0x378>)
 8002142:	66da      	str	r2, [r3, #108]	@ 0x6c
    hadc->ErrorCallback                 = HAL_ADC_ErrorCallback;                    /* Legacy weak callback */
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	4ace      	ldr	r2, [pc, #824]	@ (8002480 <HAL_ADC_Init+0x37c>)
 8002148:	671a      	str	r2, [r3, #112]	@ 0x70
    hadc->LevelOutOfWindow2Callback     = HAL_ADCEx_LevelOutOfWindow2Callback;      /* Legacy weak callback */
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	4acd      	ldr	r2, [pc, #820]	@ (8002484 <HAL_ADC_Init+0x380>)
 800214e:	675a      	str	r2, [r3, #116]	@ 0x74
    hadc->LevelOutOfWindow3Callback     = HAL_ADCEx_LevelOutOfWindow3Callback;      /* Legacy weak callback */
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	4acd      	ldr	r2, [pc, #820]	@ (8002488 <HAL_ADC_Init+0x384>)
 8002154:	679a      	str	r2, [r3, #120]	@ 0x78
    hadc->EndOfSamplingCallback         = HAL_ADCEx_EndOfSamplingCallback;          /* Legacy weak callback */
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	4acc      	ldr	r2, [pc, #816]	@ (800248c <HAL_ADC_Init+0x388>)
 800215a:	67da      	str	r2, [r3, #124]	@ 0x7c

    if (hadc->MspInitCallback == NULL)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	2280      	movs	r2, #128	@ 0x80
 8002160:	589b      	ldr	r3, [r3, r2]
 8002162:	2b00      	cmp	r3, #0
 8002164:	d103      	bne.n	800216e <HAL_ADC_Init+0x6a>
    {
      hadc->MspInitCallback = HAL_ADC_MspInit; /* Legacy weak MspInit  */
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	2180      	movs	r1, #128	@ 0x80
 800216a:	4ac9      	ldr	r2, [pc, #804]	@ (8002490 <HAL_ADC_Init+0x38c>)
 800216c:	505a      	str	r2, [r3, r1]
    }

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	2280      	movs	r2, #128	@ 0x80
 8002172:	589b      	ldr	r3, [r3, r2]
 8002174:	687a      	ldr	r2, [r7, #4]
 8002176:	0010      	movs	r0, r2
 8002178:	4798      	blx	r3
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	2200      	movs	r2, #0
 800217e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	2254      	movs	r2, #84	@ 0x54
 8002184:	2100      	movs	r1, #0
 8002186:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	0018      	movs	r0, r3
 800218e:	f7ff ff29 	bl	8001fe4 <LL_ADC_IsInternalRegulatorEnabled>
 8002192:	1e03      	subs	r3, r0, #0
 8002194:	d115      	bne.n	80021c2 <HAL_ADC_Init+0xbe>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	0018      	movs	r0, r3
 800219c:	f7ff ff0e 	bl	8001fbc <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80021a0:	4bbc      	ldr	r3, [pc, #752]	@ (8002494 <HAL_ADC_Init+0x390>)
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	49bc      	ldr	r1, [pc, #752]	@ (8002498 <HAL_ADC_Init+0x394>)
 80021a6:	0018      	movs	r0, r3
 80021a8:	f7fd ffac 	bl	8000104 <__udivsi3>
 80021ac:	0003      	movs	r3, r0
 80021ae:	3301      	adds	r3, #1
 80021b0:	005b      	lsls	r3, r3, #1
 80021b2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80021b4:	e002      	b.n	80021bc <HAL_ADC_Init+0xb8>
    {
      wait_loop_index--;
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	3b01      	subs	r3, #1
 80021ba:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d1f9      	bne.n	80021b6 <HAL_ADC_Init+0xb2>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	0018      	movs	r0, r3
 80021c8:	f7ff ff0c 	bl	8001fe4 <LL_ADC_IsInternalRegulatorEnabled>
 80021cc:	1e03      	subs	r3, r0, #0
 80021ce:	d10f      	bne.n	80021f0 <HAL_ADC_Init+0xec>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021d4:	2210      	movs	r2, #16
 80021d6:	431a      	orrs	r2, r3
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021e0:	2201      	movs	r2, #1
 80021e2:	431a      	orrs	r2, r3
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80021e8:	231f      	movs	r3, #31
 80021ea:	18fb      	adds	r3, r7, r3
 80021ec:	2201      	movs	r2, #1
 80021ee:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	0018      	movs	r0, r3
 80021f6:	f7ff ff73 	bl	80020e0 <LL_ADC_REG_IsConversionOngoing>
 80021fa:	0003      	movs	r3, r0
 80021fc:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002202:	2210      	movs	r2, #16
 8002204:	4013      	ands	r3, r2
 8002206:	d000      	beq.n	800220a <HAL_ADC_Init+0x106>
 8002208:	e122      	b.n	8002450 <HAL_ADC_Init+0x34c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800220a:	693b      	ldr	r3, [r7, #16]
 800220c:	2b00      	cmp	r3, #0
 800220e:	d000      	beq.n	8002212 <HAL_ADC_Init+0x10e>
 8002210:	e11e      	b.n	8002450 <HAL_ADC_Init+0x34c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002216:	4aa1      	ldr	r2, [pc, #644]	@ (800249c <HAL_ADC_Init+0x398>)
 8002218:	4013      	ands	r3, r2
 800221a:	2202      	movs	r2, #2
 800221c:	431a      	orrs	r2, r3
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	0018      	movs	r0, r3
 8002228:	f7ff ff14 	bl	8002054 <LL_ADC_IsEnabled>
 800222c:	1e03      	subs	r3, r0, #0
 800222e:	d000      	beq.n	8002232 <HAL_ADC_Init+0x12e>
 8002230:	e0ad      	b.n	800238e <HAL_ADC_Init+0x28a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	689a      	ldr	r2, [r3, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	7e1b      	ldrb	r3, [r3, #24]
 800223a:	039b      	lsls	r3, r3, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 800223c:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	7e5b      	ldrb	r3, [r3, #25]
 8002242:	03db      	lsls	r3, r3, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8002244:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	7e9b      	ldrb	r3, [r3, #26]
 800224a:	035b      	lsls	r3, r3, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 800224c:	431a      	orrs	r2, r3
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002252:	2b00      	cmp	r3, #0
 8002254:	d002      	beq.n	800225c <HAL_ADC_Init+0x158>
 8002256:	2380      	movs	r3, #128	@ 0x80
 8002258:	015b      	lsls	r3, r3, #5
 800225a:	e000      	b.n	800225e <HAL_ADC_Init+0x15a>
 800225c:	2300      	movs	r3, #0
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800225e:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	68db      	ldr	r3, [r3, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8002264:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	691b      	ldr	r3, [r3, #16]
 800226a:	2b00      	cmp	r3, #0
 800226c:	da04      	bge.n	8002278 <HAL_ADC_Init+0x174>
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	691b      	ldr	r3, [r3, #16]
 8002272:	005b      	lsls	r3, r3, #1
 8002274:	085b      	lsrs	r3, r3, #1
 8002276:	e001      	b.n	800227c <HAL_ADC_Init+0x178>
 8002278:	2380      	movs	r3, #128	@ 0x80
 800227a:	039b      	lsls	r3, r3, #14
                    hadc->Init.DataAlign                                           |
 800227c:	431a      	orrs	r2, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	212c      	movs	r1, #44	@ 0x2c
 8002282:	5c5b      	ldrb	r3, [r3, r1]
 8002284:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8002286:	4313      	orrs	r3, r2
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8002288:	69ba      	ldr	r2, [r7, #24]
 800228a:	4313      	orrs	r3, r2
 800228c:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	2220      	movs	r2, #32
 8002292:	5c9b      	ldrb	r3, [r3, r2]
 8002294:	2b01      	cmp	r3, #1
 8002296:	d115      	bne.n	80022c4 <HAL_ADC_Init+0x1c0>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	7e9b      	ldrb	r3, [r3, #26]
 800229c:	2b00      	cmp	r3, #0
 800229e:	d105      	bne.n	80022ac <HAL_ADC_Init+0x1a8>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 80022a0:	69bb      	ldr	r3, [r7, #24]
 80022a2:	2280      	movs	r2, #128	@ 0x80
 80022a4:	0252      	lsls	r2, r2, #9
 80022a6:	4313      	orrs	r3, r2
 80022a8:	61bb      	str	r3, [r7, #24]
 80022aa:	e00b      	b.n	80022c4 <HAL_ADC_Init+0x1c0>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022b0:	2220      	movs	r2, #32
 80022b2:	431a      	orrs	r2, r3
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022bc:	2201      	movs	r2, #1
 80022be:	431a      	orrs	r2, r3
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d00a      	beq.n	80022e2 <HAL_ADC_Init+0x1de>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80022d0:	23e0      	movs	r3, #224	@ 0xe0
 80022d2:	005b      	lsls	r3, r3, #1
 80022d4:	401a      	ands	r2, r3
                      hadc->Init.ExternalTrigConvEdge);
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80022da:	4313      	orrs	r3, r2
 80022dc:	69ba      	ldr	r2, [r7, #24]
 80022de:	4313      	orrs	r3, r2
 80022e0:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	68db      	ldr	r3, [r3, #12]
 80022e8:	4a6d      	ldr	r2, [pc, #436]	@ (80024a0 <HAL_ADC_Init+0x39c>)
 80022ea:	4013      	ands	r3, r2
 80022ec:	0019      	movs	r1, r3
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	69ba      	ldr	r2, [r7, #24]
 80022f4:	430a      	orrs	r2, r1
 80022f6:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	685b      	ldr	r3, [r3, #4]
 80022fc:	0f9b      	lsrs	r3, r3, #30
 80022fe:	079a      	lsls	r2, r3, #30
                    hadc->Init.TriggerFrequencyMode
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8002304:	4313      	orrs	r3, r2
 8002306:	697a      	ldr	r2, [r7, #20]
 8002308:	4313      	orrs	r3, r2
 800230a:	617b      	str	r3, [r7, #20]
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	223c      	movs	r2, #60	@ 0x3c
 8002310:	5c9b      	ldrb	r3, [r3, r2]
 8002312:	2b01      	cmp	r3, #1
 8002314:	d111      	bne.n	800233a <HAL_ADC_Init+0x236>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	685b      	ldr	r3, [r3, #4]
 800231a:	0f9b      	lsrs	r3, r3, #30
 800231c:	079a      	lsls	r2, r3, #30
                      hadc->Init.Oversampling.Ratio         |
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8002322:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.RightBitShift |
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                      hadc->Init.Oversampling.Ratio         |
 8002328:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                      hadc->Init.Oversampling.RightBitShift |
 800232e:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 8002330:	697b      	ldr	r3, [r7, #20]
 8002332:	4313      	orrs	r3, r2
 8002334:	2201      	movs	r2, #1
 8002336:	4313      	orrs	r3, r2
 8002338:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	691b      	ldr	r3, [r3, #16]
 8002340:	4a58      	ldr	r2, [pc, #352]	@ (80024a4 <HAL_ADC_Init+0x3a0>)
 8002342:	4013      	ands	r3, r2
 8002344:	0019      	movs	r1, r3
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	697a      	ldr	r2, [r7, #20]
 800234c:	430a      	orrs	r2, r1
 800234e:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	685a      	ldr	r2, [r3, #4]
 8002354:	23c0      	movs	r3, #192	@ 0xc0
 8002356:	061b      	lsls	r3, r3, #24
 8002358:	429a      	cmp	r2, r3
 800235a:	d018      	beq.n	800238e <HAL_ADC_Init+0x28a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8002360:	2380      	movs	r3, #128	@ 0x80
 8002362:	05db      	lsls	r3, r3, #23
 8002364:	429a      	cmp	r2, r3
 8002366:	d012      	beq.n	800238e <HAL_ADC_Init+0x28a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 800236c:	2380      	movs	r3, #128	@ 0x80
 800236e:	061b      	lsls	r3, r3, #24
 8002370:	429a      	cmp	r2, r3
 8002372:	d00c      	beq.n	800238e <HAL_ADC_Init+0x28a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8002374:	4b4c      	ldr	r3, [pc, #304]	@ (80024a8 <HAL_ADC_Init+0x3a4>)
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	4a4c      	ldr	r2, [pc, #304]	@ (80024ac <HAL_ADC_Init+0x3a8>)
 800237a:	4013      	ands	r3, r2
 800237c:	0019      	movs	r1, r3
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	685a      	ldr	r2, [r3, #4]
 8002382:	23f0      	movs	r3, #240	@ 0xf0
 8002384:	039b      	lsls	r3, r3, #14
 8002386:	401a      	ands	r2, r3
 8002388:	4b47      	ldr	r3, [pc, #284]	@ (80024a8 <HAL_ADC_Init+0x3a4>)
 800238a:	430a      	orrs	r2, r1
 800238c:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	6818      	ldr	r0, [r3, #0]
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002396:	001a      	movs	r2, r3
 8002398:	2100      	movs	r1, #0
 800239a:	f7ff fd5e 	bl	8001e5a <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	6818      	ldr	r0, [r3, #0]
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80023a6:	4942      	ldr	r1, [pc, #264]	@ (80024b0 <HAL_ADC_Init+0x3ac>)
 80023a8:	001a      	movs	r2, r3
 80023aa:	f7ff fd56 	bl	8001e5a <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	691b      	ldr	r3, [r3, #16]
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d109      	bne.n	80023ca <HAL_ADC_Init+0x2c6>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	2110      	movs	r1, #16
 80023c2:	4249      	negs	r1, r1
 80023c4:	430a      	orrs	r2, r1
 80023c6:	629a      	str	r2, [r3, #40]	@ 0x28
 80023c8:	e018      	b.n	80023fc <HAL_ADC_Init+0x2f8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	691a      	ldr	r2, [r3, #16]
 80023ce:	2380      	movs	r3, #128	@ 0x80
 80023d0:	039b      	lsls	r3, r3, #14
 80023d2:	429a      	cmp	r2, r3
 80023d4:	d112      	bne.n	80023fc <HAL_ADC_Init+0x2f8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	69db      	ldr	r3, [r3, #28]
 80023e0:	3b01      	subs	r3, #1
 80023e2:	009b      	lsls	r3, r3, #2
 80023e4:	221c      	movs	r2, #28
 80023e6:	4013      	ands	r3, r2
 80023e8:	2210      	movs	r2, #16
 80023ea:	4252      	negs	r2, r2
 80023ec:	409a      	lsls	r2, r3
 80023ee:	0011      	movs	r1, r2
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	430a      	orrs	r2, r1
 80023fa:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	2100      	movs	r1, #0
 8002402:	0018      	movs	r0, r3
 8002404:	f7ff fd46 	bl	8001e94 <LL_ADC_GetSamplingTimeCommonChannels>
 8002408:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800240e:	429a      	cmp	r2, r3
 8002410:	d10b      	bne.n	800242a <HAL_ADC_Init+0x326>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	2200      	movs	r2, #0
 8002416:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800241c:	2203      	movs	r2, #3
 800241e:	4393      	bics	r3, r2
 8002420:	2201      	movs	r2, #1
 8002422:	431a      	orrs	r2, r3
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8002428:	e01c      	b.n	8002464 <HAL_ADC_Init+0x360>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800242e:	2212      	movs	r2, #18
 8002430:	4393      	bics	r3, r2
 8002432:	2210      	movs	r2, #16
 8002434:	431a      	orrs	r2, r3
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800243e:	2201      	movs	r2, #1
 8002440:	431a      	orrs	r2, r3
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 8002446:	231f      	movs	r3, #31
 8002448:	18fb      	adds	r3, r7, r3
 800244a:	2201      	movs	r2, #1
 800244c:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800244e:	e009      	b.n	8002464 <HAL_ADC_Init+0x360>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002454:	2210      	movs	r2, #16
 8002456:	431a      	orrs	r2, r3
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800245c:	231f      	movs	r3, #31
 800245e:	18fb      	adds	r3, r7, r3
 8002460:	2201      	movs	r2, #1
 8002462:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8002464:	231f      	movs	r3, #31
 8002466:	18fb      	adds	r3, r7, r3
 8002468:	781b      	ldrb	r3, [r3, #0]
}
 800246a:	0018      	movs	r0, r3
 800246c:	46bd      	mov	sp, r7
 800246e:	b008      	add	sp, #32
 8002470:	bd80      	pop	{r7, pc}
 8002472:	46c0      	nop			@ (mov r8, r8)
 8002474:	0800299d 	.word	0x0800299d
 8002478:	080029ad 	.word	0x080029ad
 800247c:	080029bd 	.word	0x080029bd
 8002480:	080029cd 	.word	0x080029cd
 8002484:	08002fd9 	.word	0x08002fd9
 8002488:	08002fe9 	.word	0x08002fe9
 800248c:	08002ff9 	.word	0x08002ff9
 8002490:	08001009 	.word	0x08001009
 8002494:	20000004 	.word	0x20000004
 8002498:	00030d40 	.word	0x00030d40
 800249c:	fffffefd 	.word	0xfffffefd
 80024a0:	ffde0201 	.word	0xffde0201
 80024a4:	1ffffc02 	.word	0x1ffffc02
 80024a8:	40012708 	.word	0x40012708
 80024ac:	ffc3ffff 	.word	0xffc3ffff
 80024b0:	07ffff04 	.word	0x07ffff04

080024b4 <HAL_ADC_RegisterCallback>:
  * @param  pCallback pointer to the Callback function
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_RegisterCallback(ADC_HandleTypeDef *hadc, HAL_ADC_CallbackIDTypeDef CallbackID,
                                           pADC_CallbackTypeDef pCallback)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b086      	sub	sp, #24
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	60f8      	str	r0, [r7, #12]
 80024bc:	607a      	str	r2, [r7, #4]
 80024be:	230b      	movs	r3, #11
 80024c0:	18fb      	adds	r3, r7, r3
 80024c2:	1c0a      	adds	r2, r1, #0
 80024c4:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80024c6:	2317      	movs	r3, #23
 80024c8:	18fb      	adds	r3, r7, r3
 80024ca:	2200      	movs	r2, #0
 80024cc:	701a      	strb	r2, [r3, #0]

  if (pCallback == NULL)
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d107      	bne.n	80024e4 <HAL_ADC_RegisterCallback+0x30>
  {
    /* Update the error code */
    hadc->ErrorCode |= HAL_ADC_ERROR_INVALID_CALLBACK;
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024d8:	2210      	movs	r2, #16
 80024da:	431a      	orrs	r2, r3
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	65da      	str	r2, [r3, #92]	@ 0x5c

    return HAL_ERROR;
 80024e0:	2301      	movs	r3, #1
 80024e2:	e06d      	b.n	80025c0 <HAL_ADC_RegisterCallback+0x10c>
  }

  if ((hadc->State & HAL_ADC_STATE_READY) != 0UL)
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024e8:	2201      	movs	r2, #1
 80024ea:	4013      	ands	r3, r2
 80024ec:	d03a      	beq.n	8002564 <HAL_ADC_RegisterCallback+0xb0>
  {
    switch (CallbackID)
 80024ee:	230b      	movs	r3, #11
 80024f0:	18fb      	adds	r3, r7, r3
 80024f2:	781b      	ldrb	r3, [r3, #0]
 80024f4:	2b0a      	cmp	r3, #10
 80024f6:	d82a      	bhi.n	800254e <HAL_ADC_RegisterCallback+0x9a>
 80024f8:	009a      	lsls	r2, r3, #2
 80024fa:	4b33      	ldr	r3, [pc, #204]	@ (80025c8 <HAL_ADC_RegisterCallback+0x114>)
 80024fc:	18d3      	adds	r3, r2, r3
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	469f      	mov	pc, r3
    {
      case HAL_ADC_CONVERSION_COMPLETE_CB_ID :
        hadc->ConvCpltCallback = pCallback;
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	687a      	ldr	r2, [r7, #4]
 8002506:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 8002508:	e057      	b.n	80025ba <HAL_ADC_RegisterCallback+0x106>

      case HAL_ADC_CONVERSION_HALF_CB_ID :
        hadc->ConvHalfCpltCallback = pCallback;
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	687a      	ldr	r2, [r7, #4]
 800250e:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 8002510:	e053      	b.n	80025ba <HAL_ADC_RegisterCallback+0x106>

      case HAL_ADC_LEVEL_OUT_OF_WINDOW_1_CB_ID :
        hadc->LevelOutOfWindowCallback = pCallback;
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	687a      	ldr	r2, [r7, #4]
 8002516:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 8002518:	e04f      	b.n	80025ba <HAL_ADC_RegisterCallback+0x106>

      case HAL_ADC_ERROR_CB_ID :
        hadc->ErrorCallback = pCallback;
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	687a      	ldr	r2, [r7, #4]
 800251e:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 8002520:	e04b      	b.n	80025ba <HAL_ADC_RegisterCallback+0x106>

      case HAL_ADC_LEVEL_OUT_OF_WINDOW_2_CB_ID :
        hadc->LevelOutOfWindow2Callback = pCallback;
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	687a      	ldr	r2, [r7, #4]
 8002526:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 8002528:	e047      	b.n	80025ba <HAL_ADC_RegisterCallback+0x106>

      case HAL_ADC_LEVEL_OUT_OF_WINDOW_3_CB_ID :
        hadc->LevelOutOfWindow3Callback = pCallback;
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	687a      	ldr	r2, [r7, #4]
 800252e:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 8002530:	e043      	b.n	80025ba <HAL_ADC_RegisterCallback+0x106>

      case HAL_ADC_END_OF_SAMPLING_CB_ID :
        hadc->EndOfSamplingCallback = pCallback;
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	687a      	ldr	r2, [r7, #4]
 8002536:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 8002538:	e03f      	b.n	80025ba <HAL_ADC_RegisterCallback+0x106>

      case HAL_ADC_MSPINIT_CB_ID :
        hadc->MspInitCallback = pCallback;
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	2180      	movs	r1, #128	@ 0x80
 800253e:	687a      	ldr	r2, [r7, #4]
 8002540:	505a      	str	r2, [r3, r1]
        break;
 8002542:	e03a      	b.n	80025ba <HAL_ADC_RegisterCallback+0x106>

      case HAL_ADC_MSPDEINIT_CB_ID :
        hadc->MspDeInitCallback = pCallback;
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	2184      	movs	r1, #132	@ 0x84
 8002548:	687a      	ldr	r2, [r7, #4]
 800254a:	505a      	str	r2, [r3, r1]
        break;
 800254c:	e035      	b.n	80025ba <HAL_ADC_RegisterCallback+0x106>

      default :
        /* Update the error code */
        hadc->ErrorCode |= HAL_ADC_ERROR_INVALID_CALLBACK;
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002552:	2210      	movs	r2, #16
 8002554:	431a      	orrs	r2, r3
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	65da      	str	r2, [r3, #92]	@ 0x5c

        /* Return error status */
        status = HAL_ERROR;
 800255a:	2317      	movs	r3, #23
 800255c:	18fb      	adds	r3, r7, r3
 800255e:	2201      	movs	r2, #1
 8002560:	701a      	strb	r2, [r3, #0]
        break;
 8002562:	e02a      	b.n	80025ba <HAL_ADC_RegisterCallback+0x106>
    }
  }
  else if (HAL_ADC_STATE_RESET == hadc->State)
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002568:	2b00      	cmp	r3, #0
 800256a:	d11c      	bne.n	80025a6 <HAL_ADC_RegisterCallback+0xf2>
  {
    switch (CallbackID)
 800256c:	230b      	movs	r3, #11
 800256e:	18fb      	adds	r3, r7, r3
 8002570:	781b      	ldrb	r3, [r3, #0]
 8002572:	2b09      	cmp	r3, #9
 8002574:	d002      	beq.n	800257c <HAL_ADC_RegisterCallback+0xc8>
 8002576:	2b0a      	cmp	r3, #10
 8002578:	d005      	beq.n	8002586 <HAL_ADC_RegisterCallback+0xd2>
 800257a:	e009      	b.n	8002590 <HAL_ADC_RegisterCallback+0xdc>
    {
      case HAL_ADC_MSPINIT_CB_ID :
        hadc->MspInitCallback = pCallback;
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	2180      	movs	r1, #128	@ 0x80
 8002580:	687a      	ldr	r2, [r7, #4]
 8002582:	505a      	str	r2, [r3, r1]
        break;
 8002584:	e019      	b.n	80025ba <HAL_ADC_RegisterCallback+0x106>

      case HAL_ADC_MSPDEINIT_CB_ID :
        hadc->MspDeInitCallback = pCallback;
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	2184      	movs	r1, #132	@ 0x84
 800258a:	687a      	ldr	r2, [r7, #4]
 800258c:	505a      	str	r2, [r3, r1]
        break;
 800258e:	e014      	b.n	80025ba <HAL_ADC_RegisterCallback+0x106>

      default :
        /* Update the error code */
        hadc->ErrorCode |= HAL_ADC_ERROR_INVALID_CALLBACK;
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002594:	2210      	movs	r2, #16
 8002596:	431a      	orrs	r2, r3
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	65da      	str	r2, [r3, #92]	@ 0x5c

        /* Return error status */
        status = HAL_ERROR;
 800259c:	2317      	movs	r3, #23
 800259e:	18fb      	adds	r3, r7, r3
 80025a0:	2201      	movs	r2, #1
 80025a2:	701a      	strb	r2, [r3, #0]
        break;
 80025a4:	e009      	b.n	80025ba <HAL_ADC_RegisterCallback+0x106>
    }
  }
  else
  {
    /* Update the error code */
    hadc->ErrorCode |= HAL_ADC_ERROR_INVALID_CALLBACK;
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025aa:	2210      	movs	r2, #16
 80025ac:	431a      	orrs	r2, r3
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Return error status */
    status =  HAL_ERROR;
 80025b2:	2317      	movs	r3, #23
 80025b4:	18fb      	adds	r3, r7, r3
 80025b6:	2201      	movs	r2, #1
 80025b8:	701a      	strb	r2, [r3, #0]
  }

  return status;
 80025ba:	2317      	movs	r3, #23
 80025bc:	18fb      	adds	r3, r7, r3
 80025be:	781b      	ldrb	r3, [r3, #0]
}
 80025c0:	0018      	movs	r0, r3
 80025c2:	46bd      	mov	sp, r7
 80025c4:	b006      	add	sp, #24
 80025c6:	bd80      	pop	{r7, pc}
 80025c8:	08006b30 	.word	0x08006b30

080025cc <HAL_ADC_Start_IT>:
  *          before calling HAL_ADC_Start_IT().
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 80025cc:	b5b0      	push	{r4, r5, r7, lr}
 80025ce:	b084      	sub	sp, #16
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	0018      	movs	r0, r3
 80025da:	f7ff fd81 	bl	80020e0 <LL_ADC_REG_IsConversionOngoing>
 80025de:	1e03      	subs	r3, r0, #0
 80025e0:	d15f      	bne.n	80026a2 <HAL_ADC_Start_IT+0xd6>
  {
    __HAL_LOCK(hadc);
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	2254      	movs	r2, #84	@ 0x54
 80025e6:	5c9b      	ldrb	r3, [r3, r2]
 80025e8:	2b01      	cmp	r3, #1
 80025ea:	d101      	bne.n	80025f0 <HAL_ADC_Start_IT+0x24>
 80025ec:	2302      	movs	r3, #2
 80025ee:	e05f      	b.n	80026b0 <HAL_ADC_Start_IT+0xe4>
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	2254      	movs	r2, #84	@ 0x54
 80025f4:	2101      	movs	r1, #1
 80025f6:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80025f8:	250f      	movs	r5, #15
 80025fa:	197c      	adds	r4, r7, r5
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	0018      	movs	r0, r3
 8002600:	f000 fc06 	bl	8002e10 <ADC_Enable>
 8002604:	0003      	movs	r3, r0
 8002606:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002608:	197b      	adds	r3, r7, r5
 800260a:	781b      	ldrb	r3, [r3, #0]
 800260c:	2b00      	cmp	r3, #0
 800260e:	d143      	bne.n	8002698 <HAL_ADC_Start_IT+0xcc>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002614:	4a28      	ldr	r2, [pc, #160]	@ (80026b8 <HAL_ADC_Start_IT+0xec>)
 8002616:	4013      	ands	r3, r2
 8002618:	2280      	movs	r2, #128	@ 0x80
 800261a:	0052      	lsls	r2, r2, #1
 800261c:	431a      	orrs	r2, r3
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_REG_BUSY);


      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	2200      	movs	r2, #0
 8002626:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	221c      	movs	r2, #28
 800262e:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	2254      	movs	r2, #84	@ 0x54
 8002634:	2100      	movs	r1, #0
 8002636:	5499      	strb	r1, [r3, r2]

      /* Disable all interruptions before enabling the desired ones */
      __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	685a      	ldr	r2, [r3, #4]
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	211c      	movs	r1, #28
 8002644:	438a      	bics	r2, r1
 8002646:	605a      	str	r2, [r3, #4]

      /* Enable ADC end of conversion interrupt */
      switch (hadc->Init.EOCSelection)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	695b      	ldr	r3, [r3, #20]
 800264c:	2b08      	cmp	r3, #8
 800264e:	d108      	bne.n	8002662 <HAL_ADC_Start_IT+0x96>
      {
        case ADC_EOC_SEQ_CONV:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOS);
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	685a      	ldr	r2, [r3, #4]
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	2108      	movs	r1, #8
 800265c:	430a      	orrs	r2, r1
 800265e:	605a      	str	r2, [r3, #4]
          break;
 8002660:	e008      	b.n	8002674 <HAL_ADC_Start_IT+0xa8>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	685a      	ldr	r2, [r3, #4]
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	2104      	movs	r1, #4
 800266e:	430a      	orrs	r2, r1
 8002670:	605a      	str	r2, [r3, #4]
          break;
 8002672:	46c0      	nop			@ (mov r8, r8)

      /* Enable ADC overrun interrupt */
      /* If hadc->Init.Overrun is set to ADC_OVR_DATA_PRESERVED, only then is
         ADC_IT_OVR enabled; otherwise data overwrite is considered as normal
         behavior and no CPU time is lost for a non-processed interruption */
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002678:	2b00      	cmp	r3, #0
 800267a:	d107      	bne.n	800268c <HAL_ADC_Start_IT+0xc0>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	685a      	ldr	r2, [r3, #4]
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	2110      	movs	r1, #16
 8002688:	430a      	orrs	r2, r1
 800268a:	605a      	str	r2, [r3, #4]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	0018      	movs	r0, r3
 8002692:	f7ff fd01 	bl	8002098 <LL_ADC_REG_StartConversion>
 8002696:	e008      	b.n	80026aa <HAL_ADC_Start_IT+0xde>
    }
    else
    {
      __HAL_UNLOCK(hadc);
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2254      	movs	r2, #84	@ 0x54
 800269c:	2100      	movs	r1, #0
 800269e:	5499      	strb	r1, [r3, r2]
 80026a0:	e003      	b.n	80026aa <HAL_ADC_Start_IT+0xde>
    }

  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80026a2:	230f      	movs	r3, #15
 80026a4:	18fb      	adds	r3, r7, r3
 80026a6:	2202      	movs	r2, #2
 80026a8:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 80026aa:	230f      	movs	r3, #15
 80026ac:	18fb      	adds	r3, r7, r3
 80026ae:	781b      	ldrb	r3, [r3, #0]
}
 80026b0:	0018      	movs	r0, r3
 80026b2:	46bd      	mov	sp, r7
 80026b4:	b004      	add	sp, #16
 80026b6:	bdb0      	pop	{r4, r5, r7, pc}
 80026b8:	fffff0fe 	.word	0xfffff0fe

080026bc <HAL_ADC_Stop_IT>:
  *         end-of-conversion, disable ADC peripheral.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_IT(ADC_HandleTypeDef *hadc)
{
 80026bc:	b5b0      	push	{r4, r5, r7, lr}
 80026be:	b084      	sub	sp, #16
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	2254      	movs	r2, #84	@ 0x54
 80026c8:	5c9b      	ldrb	r3, [r3, r2]
 80026ca:	2b01      	cmp	r3, #1
 80026cc:	d101      	bne.n	80026d2 <HAL_ADC_Stop_IT+0x16>
 80026ce:	2302      	movs	r3, #2
 80026d0:	e033      	b.n	800273a <HAL_ADC_Stop_IT+0x7e>
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	2254      	movs	r2, #84	@ 0x54
 80026d6:	2101      	movs	r1, #1
 80026d8:	5499      	strb	r1, [r3, r2]

  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc);
 80026da:	250f      	movs	r5, #15
 80026dc:	197c      	adds	r4, r7, r5
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	0018      	movs	r0, r3
 80026e2:	f000 fb53 	bl	8002d8c <ADC_ConversionStop>
 80026e6:	0003      	movs	r3, r0
 80026e8:	7023      	strb	r3, [r4, #0]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80026ea:	0028      	movs	r0, r5
 80026ec:	183b      	adds	r3, r7, r0
 80026ee:	781b      	ldrb	r3, [r3, #0]
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d11b      	bne.n	800272c <HAL_ADC_Stop_IT+0x70>
  {
    /* Disable ADC end of conversion interrupt for regular group */
    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	685a      	ldr	r2, [r3, #4]
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	211c      	movs	r1, #28
 8002700:	438a      	bics	r2, r1
 8002702:	605a      	str	r2, [r3, #4]

    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8002704:	0005      	movs	r5, r0
 8002706:	183c      	adds	r4, r7, r0
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	0018      	movs	r0, r3
 800270c:	f000 fc06 	bl	8002f1c <ADC_Disable>
 8002710:	0003      	movs	r3, r0
 8002712:	7023      	strb	r3, [r4, #0]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8002714:	197b      	adds	r3, r7, r5
 8002716:	781b      	ldrb	r3, [r3, #0]
 8002718:	2b00      	cmp	r3, #0
 800271a:	d107      	bne.n	800272c <HAL_ADC_Stop_IT+0x70>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002720:	4a08      	ldr	r2, [pc, #32]	@ (8002744 <HAL_ADC_Stop_IT+0x88>)
 8002722:	4013      	ands	r3, r2
 8002724:	2201      	movs	r2, #1
 8002726:	431a      	orrs	r2, r3
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_REG_BUSY,
                        HAL_ADC_STATE_READY);
    }
  }

  __HAL_UNLOCK(hadc);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	2254      	movs	r2, #84	@ 0x54
 8002730:	2100      	movs	r1, #0
 8002732:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8002734:	230f      	movs	r3, #15
 8002736:	18fb      	adds	r3, r7, r3
 8002738:	781b      	ldrb	r3, [r3, #0]
}
 800273a:	0018      	movs	r0, r3
 800273c:	46bd      	mov	sp, r7
 800273e:	b004      	add	sp, #16
 8002740:	bdb0      	pop	{r4, r5, r7, pc}
 8002742:	46c0      	nop			@ (mov r8, r8)
 8002744:	fffffefe 	.word	0xfffffefe

08002748 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b082      	sub	sp, #8
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8002756:	0018      	movs	r0, r3
 8002758:	46bd      	mov	sp, r7
 800275a:	b002      	add	sp, #8
 800275c:	bd80      	pop	{r7, pc}
	...

08002760 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	b086      	sub	sp, #24
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8002768:	2300      	movs	r3, #0
 800276a:	617b      	str	r3, [r7, #20]
  uint32_t tmp_isr = hadc->Instance->ISR;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	613b      	str	r3, [r7, #16]
  uint32_t tmp_ier = hadc->Instance->IER;
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	685b      	ldr	r3, [r3, #4]
 800277a:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 800277c:	693b      	ldr	r3, [r7, #16]
 800277e:	2202      	movs	r2, #2
 8002780:	4013      	ands	r3, r2
 8002782:	d018      	beq.n	80027b6 <HAL_ADC_IRQHandler+0x56>
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	2202      	movs	r2, #2
 8002788:	4013      	ands	r3, r2
 800278a:	d014      	beq.n	80027b6 <HAL_ADC_IRQHandler+0x56>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002790:	2210      	movs	r2, #16
 8002792:	4013      	ands	r3, r2
 8002794:	d106      	bne.n	80027a4 <HAL_ADC_IRQHandler+0x44>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800279a:	2280      	movs	r2, #128	@ 0x80
 800279c:	0112      	lsls	r2, r2, #4
 800279e:	431a      	orrs	r2, r3
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80027a8:	687a      	ldr	r2, [r7, #4]
 80027aa:	0010      	movs	r0, r2
 80027ac:	4798      	blx	r3
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	2202      	movs	r2, #2
 80027b4:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80027b6:	693b      	ldr	r3, [r7, #16]
 80027b8:	2204      	movs	r2, #4
 80027ba:	4013      	ands	r3, r2
 80027bc:	d003      	beq.n	80027c6 <HAL_ADC_IRQHandler+0x66>
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	2204      	movs	r2, #4
 80027c2:	4013      	ands	r3, r2
 80027c4:	d107      	bne.n	80027d6 <HAL_ADC_IRQHandler+0x76>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80027c6:	693b      	ldr	r3, [r7, #16]
 80027c8:	2208      	movs	r2, #8
 80027ca:	4013      	ands	r3, r2
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80027cc:	d04e      	beq.n	800286c <HAL_ADC_IRQHandler+0x10c>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	2208      	movs	r2, #8
 80027d2:	4013      	ands	r3, r2
 80027d4:	d04a      	beq.n	800286c <HAL_ADC_IRQHandler+0x10c>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027da:	2210      	movs	r2, #16
 80027dc:	4013      	ands	r3, r2
 80027de:	d106      	bne.n	80027ee <HAL_ADC_IRQHandler+0x8e>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027e4:	2280      	movs	r2, #128	@ 0x80
 80027e6:	0092      	lsls	r2, r2, #2
 80027e8:	431a      	orrs	r2, r3
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	0018      	movs	r0, r3
 80027f4:	f7ff fb65 	bl	8001ec2 <LL_ADC_REG_IsTriggerSourceSWStart>
 80027f8:	1e03      	subs	r3, r0, #0
 80027fa:	d02e      	beq.n	800285a <HAL_ADC_IRQHandler+0xfa>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	7e9b      	ldrb	r3, [r3, #26]
 8002800:	2b00      	cmp	r3, #0
 8002802:	d12a      	bne.n	800285a <HAL_ADC_IRQHandler+0xfa>
       )
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	2208      	movs	r2, #8
 800280c:	4013      	ands	r3, r2
 800280e:	2b08      	cmp	r3, #8
 8002810:	d123      	bne.n	800285a <HAL_ADC_IRQHandler+0xfa>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	0018      	movs	r0, r3
 8002818:	f7ff fc62 	bl	80020e0 <LL_ADC_REG_IsConversionOngoing>
 800281c:	1e03      	subs	r3, r0, #0
 800281e:	d110      	bne.n	8002842 <HAL_ADC_IRQHandler+0xe2>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	685a      	ldr	r2, [r3, #4]
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	210c      	movs	r1, #12
 800282c:	438a      	bics	r2, r1
 800282e:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002834:	4a58      	ldr	r2, [pc, #352]	@ (8002998 <HAL_ADC_IRQHandler+0x238>)
 8002836:	4013      	ands	r3, r2
 8002838:	2201      	movs	r2, #1
 800283a:	431a      	orrs	r2, r3
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	659a      	str	r2, [r3, #88]	@ 0x58
 8002840:	e00b      	b.n	800285a <HAL_ADC_IRQHandler+0xfa>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002846:	2220      	movs	r2, #32
 8002848:	431a      	orrs	r2, r3
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002852:	2201      	movs	r2, #1
 8002854:	431a      	orrs	r2, r3
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: Into callback function "HAL_ADC_ConvCpltCallback()",             */
    /*       to determine if conversion has been triggered from EOC or EOS,   */
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800285e:	687a      	ldr	r2, [r7, #4]
 8002860:	0010      	movs	r0, r2
 8002862:	4798      	blx	r3
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	220c      	movs	r2, #12
 800286a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 800286c:	693b      	ldr	r3, [r7, #16]
 800286e:	2280      	movs	r2, #128	@ 0x80
 8002870:	4013      	ands	r3, r2
 8002872:	d013      	beq.n	800289c <HAL_ADC_IRQHandler+0x13c>
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	2280      	movs	r2, #128	@ 0x80
 8002878:	4013      	ands	r3, r2
 800287a:	d00f      	beq.n	800289c <HAL_ADC_IRQHandler+0x13c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002880:	2280      	movs	r2, #128	@ 0x80
 8002882:	0252      	lsls	r2, r2, #9
 8002884:	431a      	orrs	r2, r3
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800288e:	687a      	ldr	r2, [r7, #4]
 8002890:	0010      	movs	r0, r2
 8002892:	4798      	blx	r3
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	2280      	movs	r2, #128	@ 0x80
 800289a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 800289c:	693a      	ldr	r2, [r7, #16]
 800289e:	2380      	movs	r3, #128	@ 0x80
 80028a0:	005b      	lsls	r3, r3, #1
 80028a2:	4013      	ands	r3, r2
 80028a4:	d015      	beq.n	80028d2 <HAL_ADC_IRQHandler+0x172>
 80028a6:	68fa      	ldr	r2, [r7, #12]
 80028a8:	2380      	movs	r3, #128	@ 0x80
 80028aa:	005b      	lsls	r3, r3, #1
 80028ac:	4013      	ands	r3, r2
 80028ae:	d010      	beq.n	80028d2 <HAL_ADC_IRQHandler+0x172>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028b4:	2280      	movs	r2, #128	@ 0x80
 80028b6:	0292      	lsls	r2, r2, #10
 80028b8:	431a      	orrs	r2, r3
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80028c2:	687a      	ldr	r2, [r7, #4]
 80028c4:	0010      	movs	r0, r2
 80028c6:	4798      	blx	r3
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	2280      	movs	r2, #128	@ 0x80
 80028ce:	0052      	lsls	r2, r2, #1
 80028d0:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 80028d2:	693a      	ldr	r2, [r7, #16]
 80028d4:	2380      	movs	r3, #128	@ 0x80
 80028d6:	009b      	lsls	r3, r3, #2
 80028d8:	4013      	ands	r3, r2
 80028da:	d015      	beq.n	8002908 <HAL_ADC_IRQHandler+0x1a8>
 80028dc:	68fa      	ldr	r2, [r7, #12]
 80028de:	2380      	movs	r3, #128	@ 0x80
 80028e0:	009b      	lsls	r3, r3, #2
 80028e2:	4013      	ands	r3, r2
 80028e4:	d010      	beq.n	8002908 <HAL_ADC_IRQHandler+0x1a8>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028ea:	2280      	movs	r2, #128	@ 0x80
 80028ec:	02d2      	lsls	r2, r2, #11
 80028ee:	431a      	orrs	r2, r3
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80028f8:	687a      	ldr	r2, [r7, #4]
 80028fa:	0010      	movs	r0, r2
 80028fc:	4798      	blx	r3
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	2280      	movs	r2, #128	@ 0x80
 8002904:	0092      	lsls	r2, r2, #2
 8002906:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8002908:	693b      	ldr	r3, [r7, #16]
 800290a:	2210      	movs	r2, #16
 800290c:	4013      	ands	r3, r2
 800290e:	d02c      	beq.n	800296a <HAL_ADC_IRQHandler+0x20a>
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	2210      	movs	r2, #16
 8002914:	4013      	ands	r3, r2
 8002916:	d028      	beq.n	800296a <HAL_ADC_IRQHandler+0x20a>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800291c:	2b00      	cmp	r3, #0
 800291e:	d102      	bne.n	8002926 <HAL_ADC_IRQHandler+0x1c6>
    {
      overrun_error = 1UL;
 8002920:	2301      	movs	r3, #1
 8002922:	617b      	str	r3, [r7, #20]
 8002924:	e008      	b.n	8002938 <HAL_ADC_IRQHandler+0x1d8>
    }
    else
    {
      /* Check DMA configuration */
      if (LL_ADC_REG_GetDMATransfer(hadc->Instance) != LL_ADC_REG_DMA_TRANSFER_NONE)
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	0018      	movs	r0, r3
 800292c:	f7ff fb1d 	bl	8001f6a <LL_ADC_REG_GetDMATransfer>
 8002930:	1e03      	subs	r3, r0, #0
 8002932:	d001      	beq.n	8002938 <HAL_ADC_IRQHandler+0x1d8>
      {
        overrun_error = 1UL;
 8002934:	2301      	movs	r3, #1
 8002936:	617b      	str	r3, [r7, #20]
      }
    }

    if (overrun_error == 1UL)
 8002938:	697b      	ldr	r3, [r7, #20]
 800293a:	2b01      	cmp	r3, #1
 800293c:	d111      	bne.n	8002962 <HAL_ADC_IRQHandler+0x202>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002942:	2280      	movs	r2, #128	@ 0x80
 8002944:	00d2      	lsls	r2, r2, #3
 8002946:	431a      	orrs	r2, r3
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002950:	2202      	movs	r2, #2
 8002952:	431a      	orrs	r2, r3
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Note: In case of overrun, ADC conversion data is preserved until     */
      /*       flag OVR is reset.                                             */
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800295c:	687a      	ldr	r2, [r7, #4]
 800295e:	0010      	movs	r0, r2
 8002960:	4798      	blx	r3
      HAL_ADC_ErrorCallback(hadc);
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	2210      	movs	r2, #16
 8002968:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check channel configuration ready flag ========== */
  if (((tmp_isr & ADC_FLAG_CCRDY) == ADC_FLAG_CCRDY) && ((tmp_ier & ADC_IT_CCRDY) == ADC_IT_CCRDY))
 800296a:	693a      	ldr	r2, [r7, #16]
 800296c:	2380      	movs	r3, #128	@ 0x80
 800296e:	019b      	lsls	r3, r3, #6
 8002970:	4013      	ands	r3, r2
 8002972:	d00d      	beq.n	8002990 <HAL_ADC_IRQHandler+0x230>
 8002974:	68fa      	ldr	r2, [r7, #12]
 8002976:	2380      	movs	r3, #128	@ 0x80
 8002978:	019b      	lsls	r3, r3, #6
 800297a:	4013      	ands	r3, r2
 800297c:	d008      	beq.n	8002990 <HAL_ADC_IRQHandler+0x230>
  {
    /* Channel configuration ready callback */
    HAL_ADCEx_ChannelConfigReadyCallback(hadc);
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	0018      	movs	r0, r3
 8002982:	f000 fb41 	bl	8003008 <HAL_ADCEx_ChannelConfigReadyCallback>

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_CCRDY);
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	2280      	movs	r2, #128	@ 0x80
 800298c:	0192      	lsls	r2, r2, #6
 800298e:	601a      	str	r2, [r3, #0]
  }
}
 8002990:	46c0      	nop			@ (mov r8, r8)
 8002992:	46bd      	mov	sp, r7
 8002994:	b006      	add	sp, #24
 8002996:	bd80      	pop	{r7, pc}
 8002998:	fffffefe 	.word	0xfffffefe

0800299c <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800299c:	b580      	push	{r7, lr}
 800299e:	b082      	sub	sp, #8
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80029a4:	46c0      	nop			@ (mov r8, r8)
 80029a6:	46bd      	mov	sp, r7
 80029a8:	b002      	add	sp, #8
 80029aa:	bd80      	pop	{r7, pc}

080029ac <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b082      	sub	sp, #8
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80029b4:	46c0      	nop			@ (mov r8, r8)
 80029b6:	46bd      	mov	sp, r7
 80029b8:	b002      	add	sp, #8
 80029ba:	bd80      	pop	{r7, pc}

080029bc <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 80029bc:	b580      	push	{r7, lr}
 80029be:	b082      	sub	sp, #8
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80029c4:	46c0      	nop			@ (mov r8, r8)
 80029c6:	46bd      	mov	sp, r7
 80029c8:	b002      	add	sp, #8
 80029ca:	bd80      	pop	{r7, pc}

080029cc <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b082      	sub	sp, #8
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80029d4:	46c0      	nop			@ (mov r8, r8)
 80029d6:	46bd      	mov	sp, r7
 80029d8:	b002      	add	sp, #8
 80029da:	bd80      	pop	{r7, pc}

080029dc <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	b086      	sub	sp, #24
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
 80029e4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80029e6:	2317      	movs	r3, #23
 80029e8:	18fb      	adds	r3, r7, r3
 80029ea:	2200      	movs	r2, #0
 80029ec:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80029ee:	2300      	movs	r3, #0
 80029f0:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	2254      	movs	r2, #84	@ 0x54
 80029f6:	5c9b      	ldrb	r3, [r3, r2]
 80029f8:	2b01      	cmp	r3, #1
 80029fa:	d101      	bne.n	8002a00 <HAL_ADC_ConfigChannel+0x24>
 80029fc:	2302      	movs	r3, #2
 80029fe:	e1c0      	b.n	8002d82 <HAL_ADC_ConfigChannel+0x3a6>
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	2254      	movs	r2, #84	@ 0x54
 8002a04:	2101      	movs	r1, #1
 8002a06:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	0018      	movs	r0, r3
 8002a0e:	f7ff fb67 	bl	80020e0 <LL_ADC_REG_IsConversionOngoing>
 8002a12:	1e03      	subs	r3, r0, #0
 8002a14:	d000      	beq.n	8002a18 <HAL_ADC_ConfigChannel+0x3c>
 8002a16:	e1a3      	b.n	8002d60 <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8002a18:	683b      	ldr	r3, [r7, #0]
 8002a1a:	685b      	ldr	r3, [r3, #4]
 8002a1c:	2b02      	cmp	r3, #2
 8002a1e:	d100      	bne.n	8002a22 <HAL_ADC_ConfigChannel+0x46>
 8002a20:	e143      	b.n	8002caa <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	691a      	ldr	r2, [r3, #16]
 8002a26:	2380      	movs	r3, #128	@ 0x80
 8002a28:	061b      	lsls	r3, r3, #24
 8002a2a:	429a      	cmp	r2, r3
 8002a2c:	d004      	beq.n	8002a38 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002a32:	4ac1      	ldr	r2, [pc, #772]	@ (8002d38 <HAL_ADC_ConfigChannel+0x35c>)
 8002a34:	4293      	cmp	r3, r2
 8002a36:	d108      	bne.n	8002a4a <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681a      	ldr	r2, [r3, #0]
 8002a3c:	683b      	ldr	r3, [r7, #0]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	0019      	movs	r1, r3
 8002a42:	0010      	movs	r0, r2
 8002a44:	f7ff fa6e 	bl	8001f24 <LL_ADC_REG_SetSequencerChAdd>
 8002a48:	e0c9      	b.n	8002bde <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002a4e:	683b      	ldr	r3, [r7, #0]
 8002a50:	685b      	ldr	r3, [r3, #4]
 8002a52:	211f      	movs	r1, #31
 8002a54:	400b      	ands	r3, r1
 8002a56:	210f      	movs	r1, #15
 8002a58:	4099      	lsls	r1, r3
 8002a5a:	000b      	movs	r3, r1
 8002a5c:	43db      	mvns	r3, r3
 8002a5e:	4013      	ands	r3, r2
 8002a60:	0019      	movs	r1, r3
 8002a62:	683b      	ldr	r3, [r7, #0]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	035b      	lsls	r3, r3, #13
 8002a68:	0b5b      	lsrs	r3, r3, #13
 8002a6a:	d105      	bne.n	8002a78 <HAL_ADC_ConfigChannel+0x9c>
 8002a6c:	683b      	ldr	r3, [r7, #0]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	0e9b      	lsrs	r3, r3, #26
 8002a72:	221f      	movs	r2, #31
 8002a74:	4013      	ands	r3, r2
 8002a76:	e098      	b.n	8002baa <HAL_ADC_ConfigChannel+0x1ce>
 8002a78:	683b      	ldr	r3, [r7, #0]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	2201      	movs	r2, #1
 8002a7e:	4013      	ands	r3, r2
 8002a80:	d000      	beq.n	8002a84 <HAL_ADC_ConfigChannel+0xa8>
 8002a82:	e091      	b.n	8002ba8 <HAL_ADC_ConfigChannel+0x1cc>
 8002a84:	683b      	ldr	r3, [r7, #0]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	2202      	movs	r2, #2
 8002a8a:	4013      	ands	r3, r2
 8002a8c:	d000      	beq.n	8002a90 <HAL_ADC_ConfigChannel+0xb4>
 8002a8e:	e089      	b.n	8002ba4 <HAL_ADC_ConfigChannel+0x1c8>
 8002a90:	683b      	ldr	r3, [r7, #0]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	2204      	movs	r2, #4
 8002a96:	4013      	ands	r3, r2
 8002a98:	d000      	beq.n	8002a9c <HAL_ADC_ConfigChannel+0xc0>
 8002a9a:	e081      	b.n	8002ba0 <HAL_ADC_ConfigChannel+0x1c4>
 8002a9c:	683b      	ldr	r3, [r7, #0]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	2208      	movs	r2, #8
 8002aa2:	4013      	ands	r3, r2
 8002aa4:	d000      	beq.n	8002aa8 <HAL_ADC_ConfigChannel+0xcc>
 8002aa6:	e079      	b.n	8002b9c <HAL_ADC_ConfigChannel+0x1c0>
 8002aa8:	683b      	ldr	r3, [r7, #0]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	2210      	movs	r2, #16
 8002aae:	4013      	ands	r3, r2
 8002ab0:	d000      	beq.n	8002ab4 <HAL_ADC_ConfigChannel+0xd8>
 8002ab2:	e071      	b.n	8002b98 <HAL_ADC_ConfigChannel+0x1bc>
 8002ab4:	683b      	ldr	r3, [r7, #0]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	2220      	movs	r2, #32
 8002aba:	4013      	ands	r3, r2
 8002abc:	d000      	beq.n	8002ac0 <HAL_ADC_ConfigChannel+0xe4>
 8002abe:	e069      	b.n	8002b94 <HAL_ADC_ConfigChannel+0x1b8>
 8002ac0:	683b      	ldr	r3, [r7, #0]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	2240      	movs	r2, #64	@ 0x40
 8002ac6:	4013      	ands	r3, r2
 8002ac8:	d000      	beq.n	8002acc <HAL_ADC_ConfigChannel+0xf0>
 8002aca:	e061      	b.n	8002b90 <HAL_ADC_ConfigChannel+0x1b4>
 8002acc:	683b      	ldr	r3, [r7, #0]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	2280      	movs	r2, #128	@ 0x80
 8002ad2:	4013      	ands	r3, r2
 8002ad4:	d000      	beq.n	8002ad8 <HAL_ADC_ConfigChannel+0xfc>
 8002ad6:	e059      	b.n	8002b8c <HAL_ADC_ConfigChannel+0x1b0>
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	681a      	ldr	r2, [r3, #0]
 8002adc:	2380      	movs	r3, #128	@ 0x80
 8002ade:	005b      	lsls	r3, r3, #1
 8002ae0:	4013      	ands	r3, r2
 8002ae2:	d151      	bne.n	8002b88 <HAL_ADC_ConfigChannel+0x1ac>
 8002ae4:	683b      	ldr	r3, [r7, #0]
 8002ae6:	681a      	ldr	r2, [r3, #0]
 8002ae8:	2380      	movs	r3, #128	@ 0x80
 8002aea:	009b      	lsls	r3, r3, #2
 8002aec:	4013      	ands	r3, r2
 8002aee:	d149      	bne.n	8002b84 <HAL_ADC_ConfigChannel+0x1a8>
 8002af0:	683b      	ldr	r3, [r7, #0]
 8002af2:	681a      	ldr	r2, [r3, #0]
 8002af4:	2380      	movs	r3, #128	@ 0x80
 8002af6:	00db      	lsls	r3, r3, #3
 8002af8:	4013      	ands	r3, r2
 8002afa:	d141      	bne.n	8002b80 <HAL_ADC_ConfigChannel+0x1a4>
 8002afc:	683b      	ldr	r3, [r7, #0]
 8002afe:	681a      	ldr	r2, [r3, #0]
 8002b00:	2380      	movs	r3, #128	@ 0x80
 8002b02:	011b      	lsls	r3, r3, #4
 8002b04:	4013      	ands	r3, r2
 8002b06:	d139      	bne.n	8002b7c <HAL_ADC_ConfigChannel+0x1a0>
 8002b08:	683b      	ldr	r3, [r7, #0]
 8002b0a:	681a      	ldr	r2, [r3, #0]
 8002b0c:	2380      	movs	r3, #128	@ 0x80
 8002b0e:	015b      	lsls	r3, r3, #5
 8002b10:	4013      	ands	r3, r2
 8002b12:	d131      	bne.n	8002b78 <HAL_ADC_ConfigChannel+0x19c>
 8002b14:	683b      	ldr	r3, [r7, #0]
 8002b16:	681a      	ldr	r2, [r3, #0]
 8002b18:	2380      	movs	r3, #128	@ 0x80
 8002b1a:	019b      	lsls	r3, r3, #6
 8002b1c:	4013      	ands	r3, r2
 8002b1e:	d129      	bne.n	8002b74 <HAL_ADC_ConfigChannel+0x198>
 8002b20:	683b      	ldr	r3, [r7, #0]
 8002b22:	681a      	ldr	r2, [r3, #0]
 8002b24:	2380      	movs	r3, #128	@ 0x80
 8002b26:	01db      	lsls	r3, r3, #7
 8002b28:	4013      	ands	r3, r2
 8002b2a:	d121      	bne.n	8002b70 <HAL_ADC_ConfigChannel+0x194>
 8002b2c:	683b      	ldr	r3, [r7, #0]
 8002b2e:	681a      	ldr	r2, [r3, #0]
 8002b30:	2380      	movs	r3, #128	@ 0x80
 8002b32:	021b      	lsls	r3, r3, #8
 8002b34:	4013      	ands	r3, r2
 8002b36:	d119      	bne.n	8002b6c <HAL_ADC_ConfigChannel+0x190>
 8002b38:	683b      	ldr	r3, [r7, #0]
 8002b3a:	681a      	ldr	r2, [r3, #0]
 8002b3c:	2380      	movs	r3, #128	@ 0x80
 8002b3e:	025b      	lsls	r3, r3, #9
 8002b40:	4013      	ands	r3, r2
 8002b42:	d111      	bne.n	8002b68 <HAL_ADC_ConfigChannel+0x18c>
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	681a      	ldr	r2, [r3, #0]
 8002b48:	2380      	movs	r3, #128	@ 0x80
 8002b4a:	029b      	lsls	r3, r3, #10
 8002b4c:	4013      	ands	r3, r2
 8002b4e:	d109      	bne.n	8002b64 <HAL_ADC_ConfigChannel+0x188>
 8002b50:	683b      	ldr	r3, [r7, #0]
 8002b52:	681a      	ldr	r2, [r3, #0]
 8002b54:	2380      	movs	r3, #128	@ 0x80
 8002b56:	02db      	lsls	r3, r3, #11
 8002b58:	4013      	ands	r3, r2
 8002b5a:	d001      	beq.n	8002b60 <HAL_ADC_ConfigChannel+0x184>
 8002b5c:	2312      	movs	r3, #18
 8002b5e:	e024      	b.n	8002baa <HAL_ADC_ConfigChannel+0x1ce>
 8002b60:	2300      	movs	r3, #0
 8002b62:	e022      	b.n	8002baa <HAL_ADC_ConfigChannel+0x1ce>
 8002b64:	2311      	movs	r3, #17
 8002b66:	e020      	b.n	8002baa <HAL_ADC_ConfigChannel+0x1ce>
 8002b68:	2310      	movs	r3, #16
 8002b6a:	e01e      	b.n	8002baa <HAL_ADC_ConfigChannel+0x1ce>
 8002b6c:	230f      	movs	r3, #15
 8002b6e:	e01c      	b.n	8002baa <HAL_ADC_ConfigChannel+0x1ce>
 8002b70:	230e      	movs	r3, #14
 8002b72:	e01a      	b.n	8002baa <HAL_ADC_ConfigChannel+0x1ce>
 8002b74:	230d      	movs	r3, #13
 8002b76:	e018      	b.n	8002baa <HAL_ADC_ConfigChannel+0x1ce>
 8002b78:	230c      	movs	r3, #12
 8002b7a:	e016      	b.n	8002baa <HAL_ADC_ConfigChannel+0x1ce>
 8002b7c:	230b      	movs	r3, #11
 8002b7e:	e014      	b.n	8002baa <HAL_ADC_ConfigChannel+0x1ce>
 8002b80:	230a      	movs	r3, #10
 8002b82:	e012      	b.n	8002baa <HAL_ADC_ConfigChannel+0x1ce>
 8002b84:	2309      	movs	r3, #9
 8002b86:	e010      	b.n	8002baa <HAL_ADC_ConfigChannel+0x1ce>
 8002b88:	2308      	movs	r3, #8
 8002b8a:	e00e      	b.n	8002baa <HAL_ADC_ConfigChannel+0x1ce>
 8002b8c:	2307      	movs	r3, #7
 8002b8e:	e00c      	b.n	8002baa <HAL_ADC_ConfigChannel+0x1ce>
 8002b90:	2306      	movs	r3, #6
 8002b92:	e00a      	b.n	8002baa <HAL_ADC_ConfigChannel+0x1ce>
 8002b94:	2305      	movs	r3, #5
 8002b96:	e008      	b.n	8002baa <HAL_ADC_ConfigChannel+0x1ce>
 8002b98:	2304      	movs	r3, #4
 8002b9a:	e006      	b.n	8002baa <HAL_ADC_ConfigChannel+0x1ce>
 8002b9c:	2303      	movs	r3, #3
 8002b9e:	e004      	b.n	8002baa <HAL_ADC_ConfigChannel+0x1ce>
 8002ba0:	2302      	movs	r3, #2
 8002ba2:	e002      	b.n	8002baa <HAL_ADC_ConfigChannel+0x1ce>
 8002ba4:	2301      	movs	r3, #1
 8002ba6:	e000      	b.n	8002baa <HAL_ADC_ConfigChannel+0x1ce>
 8002ba8:	2300      	movs	r3, #0
 8002baa:	683a      	ldr	r2, [r7, #0]
 8002bac:	6852      	ldr	r2, [r2, #4]
 8002bae:	201f      	movs	r0, #31
 8002bb0:	4002      	ands	r2, r0
 8002bb2:	4093      	lsls	r3, r2
 8002bb4:	000a      	movs	r2, r1
 8002bb6:	431a      	orrs	r2, r3
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8002bbc:	683b      	ldr	r3, [r7, #0]
 8002bbe:	685b      	ldr	r3, [r3, #4]
 8002bc0:	089b      	lsrs	r3, r3, #2
 8002bc2:	1c5a      	adds	r2, r3, #1
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	69db      	ldr	r3, [r3, #28]
 8002bc8:	429a      	cmp	r2, r3
 8002bca:	d808      	bhi.n	8002bde <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	6818      	ldr	r0, [r3, #0]
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	6859      	ldr	r1, [r3, #4]
 8002bd4:	683b      	ldr	r3, [r7, #0]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	001a      	movs	r2, r3
 8002bda:	f7ff f983 	bl	8001ee4 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	6818      	ldr	r0, [r3, #0]
 8002be2:	683b      	ldr	r3, [r7, #0]
 8002be4:	6819      	ldr	r1, [r3, #0]
 8002be6:	683b      	ldr	r3, [r7, #0]
 8002be8:	689b      	ldr	r3, [r3, #8]
 8002bea:	001a      	movs	r2, r3
 8002bec:	f7ff f9ca 	bl	8001f84 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002bf0:	683b      	ldr	r3, [r7, #0]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	db00      	blt.n	8002bfa <HAL_ADC_ConfigChannel+0x21e>
 8002bf8:	e0bc      	b.n	8002d74 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002bfa:	4b50      	ldr	r3, [pc, #320]	@ (8002d3c <HAL_ADC_ConfigChannel+0x360>)
 8002bfc:	0018      	movs	r0, r3
 8002bfe:	f7ff f91f 	bl	8001e40 <LL_ADC_GetCommonPathInternalCh>
 8002c02:	0003      	movs	r3, r0
 8002c04:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002c06:	683b      	ldr	r3, [r7, #0]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	4a4d      	ldr	r2, [pc, #308]	@ (8002d40 <HAL_ADC_ConfigChannel+0x364>)
 8002c0c:	4293      	cmp	r3, r2
 8002c0e:	d122      	bne.n	8002c56 <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002c10:	693a      	ldr	r2, [r7, #16]
 8002c12:	2380      	movs	r3, #128	@ 0x80
 8002c14:	041b      	lsls	r3, r3, #16
 8002c16:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002c18:	d11d      	bne.n	8002c56 <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002c1a:	693b      	ldr	r3, [r7, #16]
 8002c1c:	2280      	movs	r2, #128	@ 0x80
 8002c1e:	0412      	lsls	r2, r2, #16
 8002c20:	4313      	orrs	r3, r2
 8002c22:	4a46      	ldr	r2, [pc, #280]	@ (8002d3c <HAL_ADC_ConfigChannel+0x360>)
 8002c24:	0019      	movs	r1, r3
 8002c26:	0010      	movs	r0, r2
 8002c28:	f7ff f8f6 	bl	8001e18 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002c2c:	4b45      	ldr	r3, [pc, #276]	@ (8002d44 <HAL_ADC_ConfigChannel+0x368>)
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	4945      	ldr	r1, [pc, #276]	@ (8002d48 <HAL_ADC_ConfigChannel+0x36c>)
 8002c32:	0018      	movs	r0, r3
 8002c34:	f7fd fa66 	bl	8000104 <__udivsi3>
 8002c38:	0003      	movs	r3, r0
 8002c3a:	1c5a      	adds	r2, r3, #1
 8002c3c:	0013      	movs	r3, r2
 8002c3e:	005b      	lsls	r3, r3, #1
 8002c40:	189b      	adds	r3, r3, r2
 8002c42:	009b      	lsls	r3, r3, #2
 8002c44:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002c46:	e002      	b.n	8002c4e <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	3b01      	subs	r3, #1
 8002c4c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d1f9      	bne.n	8002c48 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002c54:	e08e      	b.n	8002d74 <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002c56:	683b      	ldr	r3, [r7, #0]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	4a3c      	ldr	r2, [pc, #240]	@ (8002d4c <HAL_ADC_ConfigChannel+0x370>)
 8002c5c:	4293      	cmp	r3, r2
 8002c5e:	d10e      	bne.n	8002c7e <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002c60:	693a      	ldr	r2, [r7, #16]
 8002c62:	2380      	movs	r3, #128	@ 0x80
 8002c64:	045b      	lsls	r3, r3, #17
 8002c66:	4013      	ands	r3, r2
 8002c68:	d109      	bne.n	8002c7e <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002c6a:	693b      	ldr	r3, [r7, #16]
 8002c6c:	2280      	movs	r2, #128	@ 0x80
 8002c6e:	0452      	lsls	r2, r2, #17
 8002c70:	4313      	orrs	r3, r2
 8002c72:	4a32      	ldr	r2, [pc, #200]	@ (8002d3c <HAL_ADC_ConfigChannel+0x360>)
 8002c74:	0019      	movs	r1, r3
 8002c76:	0010      	movs	r0, r2
 8002c78:	f7ff f8ce 	bl	8001e18 <LL_ADC_SetCommonPathInternalCh>
 8002c7c:	e07a      	b.n	8002d74 <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8002c7e:	683b      	ldr	r3, [r7, #0]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	4a33      	ldr	r2, [pc, #204]	@ (8002d50 <HAL_ADC_ConfigChannel+0x374>)
 8002c84:	4293      	cmp	r3, r2
 8002c86:	d000      	beq.n	8002c8a <HAL_ADC_ConfigChannel+0x2ae>
 8002c88:	e074      	b.n	8002d74 <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002c8a:	693a      	ldr	r2, [r7, #16]
 8002c8c:	2380      	movs	r3, #128	@ 0x80
 8002c8e:	03db      	lsls	r3, r3, #15
 8002c90:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8002c92:	d000      	beq.n	8002c96 <HAL_ADC_ConfigChannel+0x2ba>
 8002c94:	e06e      	b.n	8002d74 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002c96:	693b      	ldr	r3, [r7, #16]
 8002c98:	2280      	movs	r2, #128	@ 0x80
 8002c9a:	03d2      	lsls	r2, r2, #15
 8002c9c:	4313      	orrs	r3, r2
 8002c9e:	4a27      	ldr	r2, [pc, #156]	@ (8002d3c <HAL_ADC_ConfigChannel+0x360>)
 8002ca0:	0019      	movs	r1, r3
 8002ca2:	0010      	movs	r0, r2
 8002ca4:	f7ff f8b8 	bl	8001e18 <LL_ADC_SetCommonPathInternalCh>
 8002ca8:	e064      	b.n	8002d74 <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	691a      	ldr	r2, [r3, #16]
 8002cae:	2380      	movs	r3, #128	@ 0x80
 8002cb0:	061b      	lsls	r3, r3, #24
 8002cb2:	429a      	cmp	r2, r3
 8002cb4:	d004      	beq.n	8002cc0 <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002cba:	4a1f      	ldr	r2, [pc, #124]	@ (8002d38 <HAL_ADC_ConfigChannel+0x35c>)
 8002cbc:	4293      	cmp	r3, r2
 8002cbe:	d107      	bne.n	8002cd0 <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681a      	ldr	r2, [r3, #0]
 8002cc4:	683b      	ldr	r3, [r7, #0]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	0019      	movs	r1, r3
 8002cca:	0010      	movs	r0, r2
 8002ccc:	f7ff f93b 	bl	8001f46 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002cd0:	683b      	ldr	r3, [r7, #0]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	da4d      	bge.n	8002d74 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002cd8:	4b18      	ldr	r3, [pc, #96]	@ (8002d3c <HAL_ADC_ConfigChannel+0x360>)
 8002cda:	0018      	movs	r0, r3
 8002cdc:	f7ff f8b0 	bl	8001e40 <LL_ADC_GetCommonPathInternalCh>
 8002ce0:	0003      	movs	r3, r0
 8002ce2:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002ce4:	683b      	ldr	r3, [r7, #0]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	4a15      	ldr	r2, [pc, #84]	@ (8002d40 <HAL_ADC_ConfigChannel+0x364>)
 8002cea:	4293      	cmp	r3, r2
 8002cec:	d108      	bne.n	8002d00 <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002cee:	693b      	ldr	r3, [r7, #16]
 8002cf0:	4a18      	ldr	r2, [pc, #96]	@ (8002d54 <HAL_ADC_ConfigChannel+0x378>)
 8002cf2:	4013      	ands	r3, r2
 8002cf4:	4a11      	ldr	r2, [pc, #68]	@ (8002d3c <HAL_ADC_ConfigChannel+0x360>)
 8002cf6:	0019      	movs	r1, r3
 8002cf8:	0010      	movs	r0, r2
 8002cfa:	f7ff f88d 	bl	8001e18 <LL_ADC_SetCommonPathInternalCh>
 8002cfe:	e039      	b.n	8002d74 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8002d00:	683b      	ldr	r3, [r7, #0]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	4a11      	ldr	r2, [pc, #68]	@ (8002d4c <HAL_ADC_ConfigChannel+0x370>)
 8002d06:	4293      	cmp	r3, r2
 8002d08:	d108      	bne.n	8002d1c <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002d0a:	693b      	ldr	r3, [r7, #16]
 8002d0c:	4a12      	ldr	r2, [pc, #72]	@ (8002d58 <HAL_ADC_ConfigChannel+0x37c>)
 8002d0e:	4013      	ands	r3, r2
 8002d10:	4a0a      	ldr	r2, [pc, #40]	@ (8002d3c <HAL_ADC_ConfigChannel+0x360>)
 8002d12:	0019      	movs	r1, r3
 8002d14:	0010      	movs	r0, r2
 8002d16:	f7ff f87f 	bl	8001e18 <LL_ADC_SetCommonPathInternalCh>
 8002d1a:	e02b      	b.n	8002d74 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002d1c:	683b      	ldr	r3, [r7, #0]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	4a0b      	ldr	r2, [pc, #44]	@ (8002d50 <HAL_ADC_ConfigChannel+0x374>)
 8002d22:	4293      	cmp	r3, r2
 8002d24:	d126      	bne.n	8002d74 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002d26:	693b      	ldr	r3, [r7, #16]
 8002d28:	4a0c      	ldr	r2, [pc, #48]	@ (8002d5c <HAL_ADC_ConfigChannel+0x380>)
 8002d2a:	4013      	ands	r3, r2
 8002d2c:	4a03      	ldr	r2, [pc, #12]	@ (8002d3c <HAL_ADC_ConfigChannel+0x360>)
 8002d2e:	0019      	movs	r1, r3
 8002d30:	0010      	movs	r0, r2
 8002d32:	f7ff f871 	bl	8001e18 <LL_ADC_SetCommonPathInternalCh>
 8002d36:	e01d      	b.n	8002d74 <HAL_ADC_ConfigChannel+0x398>
 8002d38:	80000004 	.word	0x80000004
 8002d3c:	40012708 	.word	0x40012708
 8002d40:	b0001000 	.word	0xb0001000
 8002d44:	20000004 	.word	0x20000004
 8002d48:	00030d40 	.word	0x00030d40
 8002d4c:	b8004000 	.word	0xb8004000
 8002d50:	b4002000 	.word	0xb4002000
 8002d54:	ff7fffff 	.word	0xff7fffff
 8002d58:	feffffff 	.word	0xfeffffff
 8002d5c:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d64:	2220      	movs	r2, #32
 8002d66:	431a      	orrs	r2, r3
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002d6c:	2317      	movs	r3, #23
 8002d6e:	18fb      	adds	r3, r7, r3
 8002d70:	2201      	movs	r2, #1
 8002d72:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	2254      	movs	r2, #84	@ 0x54
 8002d78:	2100      	movs	r1, #0
 8002d7a:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8002d7c:	2317      	movs	r3, #23
 8002d7e:	18fb      	adds	r3, r7, r3
 8002d80:	781b      	ldrb	r3, [r3, #0]
}
 8002d82:	0018      	movs	r0, r3
 8002d84:	46bd      	mov	sp, r7
 8002d86:	b006      	add	sp, #24
 8002d88:	bd80      	pop	{r7, pc}
 8002d8a:	46c0      	nop			@ (mov r8, r8)

08002d8c <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc)
{
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	b084      	sub	sp, #16
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	0018      	movs	r0, r3
 8002d9a:	f7ff f9a1 	bl	80020e0 <LL_ADC_REG_IsConversionOngoing>
 8002d9e:	1e03      	subs	r3, r0, #0
 8002da0:	d031      	beq.n	8002e06 <ADC_ConversionStop+0x7a>
  {
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	0018      	movs	r0, r3
 8002da8:	f7ff f965 	bl	8002076 <LL_ADC_IsDisableOngoing>
 8002dac:	1e03      	subs	r3, r0, #0
 8002dae:	d104      	bne.n	8002dba <ADC_ConversionStop+0x2e>
    {
      /* Stop ADC group regular conversion */
      LL_ADC_REG_StopConversion(hadc->Instance);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	0018      	movs	r0, r3
 8002db6:	f7ff f981 	bl	80020bc <LL_ADC_REG_StopConversion>
    }

    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002dba:	f7ff f823 	bl	8001e04 <HAL_GetTick>
 8002dbe:	0003      	movs	r3, r0
 8002dc0:	60fb      	str	r3, [r7, #12]

    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8002dc2:	e01a      	b.n	8002dfa <ADC_ConversionStop+0x6e>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8002dc4:	f7ff f81e 	bl	8001e04 <HAL_GetTick>
 8002dc8:	0002      	movs	r2, r0
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	1ad3      	subs	r3, r2, r3
 8002dce:	2b02      	cmp	r3, #2
 8002dd0:	d913      	bls.n	8002dfa <ADC_ConversionStop+0x6e>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	689b      	ldr	r3, [r3, #8]
 8002dd8:	2204      	movs	r2, #4
 8002dda:	4013      	ands	r3, r2
 8002ddc:	d00d      	beq.n	8002dfa <ADC_ConversionStop+0x6e>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002de2:	2210      	movs	r2, #16
 8002de4:	431a      	orrs	r2, r3
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dee:	2201      	movs	r2, #1
 8002df0:	431a      	orrs	r2, r3
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8002df6:	2301      	movs	r3, #1
 8002df8:	e006      	b.n	8002e08 <ADC_ConversionStop+0x7c>
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	689b      	ldr	r3, [r3, #8]
 8002e00:	2204      	movs	r2, #4
 8002e02:	4013      	ands	r3, r2
 8002e04:	d1de      	bne.n	8002dc4 <ADC_ConversionStop+0x38>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8002e06:	2300      	movs	r3, #0
}
 8002e08:	0018      	movs	r0, r3
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	b004      	add	sp, #16
 8002e0e:	bd80      	pop	{r7, pc}

08002e10 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	b084      	sub	sp, #16
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002e18:	2300      	movs	r3, #0
 8002e1a:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	0018      	movs	r0, r3
 8002e22:	f7ff f917 	bl	8002054 <LL_ADC_IsEnabled>
 8002e26:	1e03      	subs	r3, r0, #0
 8002e28:	d000      	beq.n	8002e2c <ADC_Enable+0x1c>
 8002e2a:	e069      	b.n	8002f00 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	689b      	ldr	r3, [r3, #8]
 8002e32:	4a36      	ldr	r2, [pc, #216]	@ (8002f0c <ADC_Enable+0xfc>)
 8002e34:	4013      	ands	r3, r2
 8002e36:	d00d      	beq.n	8002e54 <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e3c:	2210      	movs	r2, #16
 8002e3e:	431a      	orrs	r2, r3
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e48:	2201      	movs	r2, #1
 8002e4a:	431a      	orrs	r2, r3
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8002e50:	2301      	movs	r3, #1
 8002e52:	e056      	b.n	8002f02 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	0018      	movs	r0, r3
 8002e5a:	f7ff f8d7 	bl	800200c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR)
 8002e5e:	4b2c      	ldr	r3, [pc, #176]	@ (8002f10 <ADC_Enable+0x100>)
 8002e60:	0018      	movs	r0, r3
 8002e62:	f7fe ffed 	bl	8001e40 <LL_ADC_GetCommonPathInternalCh>
 8002e66:	0002      	movs	r2, r0
 8002e68:	2380      	movs	r3, #128	@ 0x80
 8002e6a:	041b      	lsls	r3, r3, #16
 8002e6c:	4013      	ands	r3, r2
 8002e6e:	d00f      	beq.n	8002e90 <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002e70:	4b28      	ldr	r3, [pc, #160]	@ (8002f14 <ADC_Enable+0x104>)
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	4928      	ldr	r1, [pc, #160]	@ (8002f18 <ADC_Enable+0x108>)
 8002e76:	0018      	movs	r0, r3
 8002e78:	f7fd f944 	bl	8000104 <__udivsi3>
 8002e7c:	0003      	movs	r3, r0
 8002e7e:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
 8002e80:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002e82:	e002      	b.n	8002e8a <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8002e84:	68bb      	ldr	r3, [r7, #8]
 8002e86:	3b01      	subs	r3, #1
 8002e88:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002e8a:	68bb      	ldr	r3, [r7, #8]
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d1f9      	bne.n	8002e84 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	7e5b      	ldrb	r3, [r3, #25]
 8002e94:	2b01      	cmp	r3, #1
 8002e96:	d033      	beq.n	8002f00 <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8002e98:	f7fe ffb4 	bl	8001e04 <HAL_GetTick>
 8002e9c:	0003      	movs	r3, r0
 8002e9e:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002ea0:	e027      	b.n	8002ef2 <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	0018      	movs	r0, r3
 8002ea8:	f7ff f8d4 	bl	8002054 <LL_ADC_IsEnabled>
 8002eac:	1e03      	subs	r3, r0, #0
 8002eae:	d104      	bne.n	8002eba <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	0018      	movs	r0, r3
 8002eb6:	f7ff f8a9 	bl	800200c <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002eba:	f7fe ffa3 	bl	8001e04 <HAL_GetTick>
 8002ebe:	0002      	movs	r2, r0
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	1ad3      	subs	r3, r2, r3
 8002ec4:	2b02      	cmp	r3, #2
 8002ec6:	d914      	bls.n	8002ef2 <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	2201      	movs	r2, #1
 8002ed0:	4013      	ands	r3, r2
 8002ed2:	2b01      	cmp	r3, #1
 8002ed4:	d00d      	beq.n	8002ef2 <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002eda:	2210      	movs	r2, #16
 8002edc:	431a      	orrs	r2, r3
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ee6:	2201      	movs	r2, #1
 8002ee8:	431a      	orrs	r2, r3
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	65da      	str	r2, [r3, #92]	@ 0x5c

            return HAL_ERROR;
 8002eee:	2301      	movs	r3, #1
 8002ef0:	e007      	b.n	8002f02 <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	2201      	movs	r2, #1
 8002efa:	4013      	ands	r3, r2
 8002efc:	2b01      	cmp	r3, #1
 8002efe:	d1d0      	bne.n	8002ea2 <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002f00:	2300      	movs	r3, #0
}
 8002f02:	0018      	movs	r0, r3
 8002f04:	46bd      	mov	sp, r7
 8002f06:	b004      	add	sp, #16
 8002f08:	bd80      	pop	{r7, pc}
 8002f0a:	46c0      	nop			@ (mov r8, r8)
 8002f0c:	80000017 	.word	0x80000017
 8002f10:	40012708 	.word	0x40012708
 8002f14:	20000004 	.word	0x20000004
 8002f18:	00030d40 	.word	0x00030d40

08002f1c <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	b084      	sub	sp, #16
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	0018      	movs	r0, r3
 8002f2a:	f7ff f8a4 	bl	8002076 <LL_ADC_IsDisableOngoing>
 8002f2e:	0003      	movs	r3, r0
 8002f30:	60fb      	str	r3, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	0018      	movs	r0, r3
 8002f38:	f7ff f88c 	bl	8002054 <LL_ADC_IsEnabled>
 8002f3c:	1e03      	subs	r3, r0, #0
 8002f3e:	d046      	beq.n	8002fce <ADC_Disable+0xb2>
      && (tmp_adc_is_disable_on_going == 0UL)
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d143      	bne.n	8002fce <ADC_Disable+0xb2>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	689b      	ldr	r3, [r3, #8]
 8002f4c:	2205      	movs	r2, #5
 8002f4e:	4013      	ands	r3, r2
 8002f50:	2b01      	cmp	r3, #1
 8002f52:	d10d      	bne.n	8002f70 <ADC_Disable+0x54>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	0018      	movs	r0, r3
 8002f5a:	f7ff f869 	bl	8002030 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	2203      	movs	r2, #3
 8002f64:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002f66:	f7fe ff4d 	bl	8001e04 <HAL_GetTick>
 8002f6a:	0003      	movs	r3, r0
 8002f6c:	60bb      	str	r3, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002f6e:	e028      	b.n	8002fc2 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f74:	2210      	movs	r2, #16
 8002f76:	431a      	orrs	r2, r3
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f80:	2201      	movs	r2, #1
 8002f82:	431a      	orrs	r2, r3
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 8002f88:	2301      	movs	r3, #1
 8002f8a:	e021      	b.n	8002fd0 <ADC_Disable+0xb4>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002f8c:	f7fe ff3a 	bl	8001e04 <HAL_GetTick>
 8002f90:	0002      	movs	r2, r0
 8002f92:	68bb      	ldr	r3, [r7, #8]
 8002f94:	1ad3      	subs	r3, r2, r3
 8002f96:	2b02      	cmp	r3, #2
 8002f98:	d913      	bls.n	8002fc2 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	689b      	ldr	r3, [r3, #8]
 8002fa0:	2201      	movs	r2, #1
 8002fa2:	4013      	ands	r3, r2
 8002fa4:	d00d      	beq.n	8002fc2 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002faa:	2210      	movs	r2, #16
 8002fac:	431a      	orrs	r2, r3
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fb6:	2201      	movs	r2, #1
 8002fb8:	431a      	orrs	r2, r3
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8002fbe:	2301      	movs	r3, #1
 8002fc0:	e006      	b.n	8002fd0 <ADC_Disable+0xb4>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	689b      	ldr	r3, [r3, #8]
 8002fc8:	2201      	movs	r2, #1
 8002fca:	4013      	ands	r3, r2
 8002fcc:	d1de      	bne.n	8002f8c <ADC_Disable+0x70>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002fce:	2300      	movs	r3, #0
}
 8002fd0:	0018      	movs	r0, r3
 8002fd2:	46bd      	mov	sp, r7
 8002fd4:	b004      	add	sp, #16
 8002fd6:	bd80      	pop	{r7, pc}

08002fd8 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	b082      	sub	sp, #8
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8002fe0:	46c0      	nop			@ (mov r8, r8)
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	b002      	add	sp, #8
 8002fe6:	bd80      	pop	{r7, pc}

08002fe8 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	b082      	sub	sp, #8
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8002ff0:	46c0      	nop			@ (mov r8, r8)
 8002ff2:	46bd      	mov	sp, r7
 8002ff4:	b002      	add	sp, #8
 8002ff6:	bd80      	pop	{r7, pc}

08002ff8 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	b082      	sub	sp, #8
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8003000:	46c0      	nop			@ (mov r8, r8)
 8003002:	46bd      	mov	sp, r7
 8003004:	b002      	add	sp, #8
 8003006:	bd80      	pop	{r7, pc}

08003008 <HAL_ADCEx_ChannelConfigReadyCallback>:
  * @brief  ADC channel configuration ready callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_ChannelConfigReadyCallback(ADC_HandleTypeDef *hadc)
{
 8003008:	b580      	push	{r7, lr}
 800300a:	b082      	sub	sp, #8
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_ChannelConfigReadyCallback must be implemented in the user file.
  */
}
 8003010:	46c0      	nop			@ (mov r8, r8)
 8003012:	46bd      	mov	sp, r7
 8003014:	b002      	add	sp, #8
 8003016:	bd80      	pop	{r7, pc}

08003018 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003018:	b580      	push	{r7, lr}
 800301a:	b082      	sub	sp, #8
 800301c:	af00      	add	r7, sp, #0
 800301e:	0002      	movs	r2, r0
 8003020:	1dfb      	adds	r3, r7, #7
 8003022:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003024:	1dfb      	adds	r3, r7, #7
 8003026:	781b      	ldrb	r3, [r3, #0]
 8003028:	2b7f      	cmp	r3, #127	@ 0x7f
 800302a:	d809      	bhi.n	8003040 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800302c:	1dfb      	adds	r3, r7, #7
 800302e:	781b      	ldrb	r3, [r3, #0]
 8003030:	001a      	movs	r2, r3
 8003032:	231f      	movs	r3, #31
 8003034:	401a      	ands	r2, r3
 8003036:	4b04      	ldr	r3, [pc, #16]	@ (8003048 <__NVIC_EnableIRQ+0x30>)
 8003038:	2101      	movs	r1, #1
 800303a:	4091      	lsls	r1, r2
 800303c:	000a      	movs	r2, r1
 800303e:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8003040:	46c0      	nop			@ (mov r8, r8)
 8003042:	46bd      	mov	sp, r7
 8003044:	b002      	add	sp, #8
 8003046:	bd80      	pop	{r7, pc}
 8003048:	e000e100 	.word	0xe000e100

0800304c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800304c:	b590      	push	{r4, r7, lr}
 800304e:	b083      	sub	sp, #12
 8003050:	af00      	add	r7, sp, #0
 8003052:	0002      	movs	r2, r0
 8003054:	6039      	str	r1, [r7, #0]
 8003056:	1dfb      	adds	r3, r7, #7
 8003058:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800305a:	1dfb      	adds	r3, r7, #7
 800305c:	781b      	ldrb	r3, [r3, #0]
 800305e:	2b7f      	cmp	r3, #127	@ 0x7f
 8003060:	d828      	bhi.n	80030b4 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003062:	4a2f      	ldr	r2, [pc, #188]	@ (8003120 <__NVIC_SetPriority+0xd4>)
 8003064:	1dfb      	adds	r3, r7, #7
 8003066:	781b      	ldrb	r3, [r3, #0]
 8003068:	b25b      	sxtb	r3, r3
 800306a:	089b      	lsrs	r3, r3, #2
 800306c:	33c0      	adds	r3, #192	@ 0xc0
 800306e:	009b      	lsls	r3, r3, #2
 8003070:	589b      	ldr	r3, [r3, r2]
 8003072:	1dfa      	adds	r2, r7, #7
 8003074:	7812      	ldrb	r2, [r2, #0]
 8003076:	0011      	movs	r1, r2
 8003078:	2203      	movs	r2, #3
 800307a:	400a      	ands	r2, r1
 800307c:	00d2      	lsls	r2, r2, #3
 800307e:	21ff      	movs	r1, #255	@ 0xff
 8003080:	4091      	lsls	r1, r2
 8003082:	000a      	movs	r2, r1
 8003084:	43d2      	mvns	r2, r2
 8003086:	401a      	ands	r2, r3
 8003088:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800308a:	683b      	ldr	r3, [r7, #0]
 800308c:	019b      	lsls	r3, r3, #6
 800308e:	22ff      	movs	r2, #255	@ 0xff
 8003090:	401a      	ands	r2, r3
 8003092:	1dfb      	adds	r3, r7, #7
 8003094:	781b      	ldrb	r3, [r3, #0]
 8003096:	0018      	movs	r0, r3
 8003098:	2303      	movs	r3, #3
 800309a:	4003      	ands	r3, r0
 800309c:	00db      	lsls	r3, r3, #3
 800309e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80030a0:	481f      	ldr	r0, [pc, #124]	@ (8003120 <__NVIC_SetPriority+0xd4>)
 80030a2:	1dfb      	adds	r3, r7, #7
 80030a4:	781b      	ldrb	r3, [r3, #0]
 80030a6:	b25b      	sxtb	r3, r3
 80030a8:	089b      	lsrs	r3, r3, #2
 80030aa:	430a      	orrs	r2, r1
 80030ac:	33c0      	adds	r3, #192	@ 0xc0
 80030ae:	009b      	lsls	r3, r3, #2
 80030b0:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80030b2:	e031      	b.n	8003118 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80030b4:	4a1b      	ldr	r2, [pc, #108]	@ (8003124 <__NVIC_SetPriority+0xd8>)
 80030b6:	1dfb      	adds	r3, r7, #7
 80030b8:	781b      	ldrb	r3, [r3, #0]
 80030ba:	0019      	movs	r1, r3
 80030bc:	230f      	movs	r3, #15
 80030be:	400b      	ands	r3, r1
 80030c0:	3b08      	subs	r3, #8
 80030c2:	089b      	lsrs	r3, r3, #2
 80030c4:	3306      	adds	r3, #6
 80030c6:	009b      	lsls	r3, r3, #2
 80030c8:	18d3      	adds	r3, r2, r3
 80030ca:	3304      	adds	r3, #4
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	1dfa      	adds	r2, r7, #7
 80030d0:	7812      	ldrb	r2, [r2, #0]
 80030d2:	0011      	movs	r1, r2
 80030d4:	2203      	movs	r2, #3
 80030d6:	400a      	ands	r2, r1
 80030d8:	00d2      	lsls	r2, r2, #3
 80030da:	21ff      	movs	r1, #255	@ 0xff
 80030dc:	4091      	lsls	r1, r2
 80030de:	000a      	movs	r2, r1
 80030e0:	43d2      	mvns	r2, r2
 80030e2:	401a      	ands	r2, r3
 80030e4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80030e6:	683b      	ldr	r3, [r7, #0]
 80030e8:	019b      	lsls	r3, r3, #6
 80030ea:	22ff      	movs	r2, #255	@ 0xff
 80030ec:	401a      	ands	r2, r3
 80030ee:	1dfb      	adds	r3, r7, #7
 80030f0:	781b      	ldrb	r3, [r3, #0]
 80030f2:	0018      	movs	r0, r3
 80030f4:	2303      	movs	r3, #3
 80030f6:	4003      	ands	r3, r0
 80030f8:	00db      	lsls	r3, r3, #3
 80030fa:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80030fc:	4809      	ldr	r0, [pc, #36]	@ (8003124 <__NVIC_SetPriority+0xd8>)
 80030fe:	1dfb      	adds	r3, r7, #7
 8003100:	781b      	ldrb	r3, [r3, #0]
 8003102:	001c      	movs	r4, r3
 8003104:	230f      	movs	r3, #15
 8003106:	4023      	ands	r3, r4
 8003108:	3b08      	subs	r3, #8
 800310a:	089b      	lsrs	r3, r3, #2
 800310c:	430a      	orrs	r2, r1
 800310e:	3306      	adds	r3, #6
 8003110:	009b      	lsls	r3, r3, #2
 8003112:	18c3      	adds	r3, r0, r3
 8003114:	3304      	adds	r3, #4
 8003116:	601a      	str	r2, [r3, #0]
}
 8003118:	46c0      	nop			@ (mov r8, r8)
 800311a:	46bd      	mov	sp, r7
 800311c:	b003      	add	sp, #12
 800311e:	bd90      	pop	{r4, r7, pc}
 8003120:	e000e100 	.word	0xe000e100
 8003124:	e000ed00 	.word	0xe000ed00

08003128 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	b082      	sub	sp, #8
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	1e5a      	subs	r2, r3, #1
 8003134:	2380      	movs	r3, #128	@ 0x80
 8003136:	045b      	lsls	r3, r3, #17
 8003138:	429a      	cmp	r2, r3
 800313a:	d301      	bcc.n	8003140 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 800313c:	2301      	movs	r3, #1
 800313e:	e010      	b.n	8003162 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003140:	4b0a      	ldr	r3, [pc, #40]	@ (800316c <SysTick_Config+0x44>)
 8003142:	687a      	ldr	r2, [r7, #4]
 8003144:	3a01      	subs	r2, #1
 8003146:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003148:	2301      	movs	r3, #1
 800314a:	425b      	negs	r3, r3
 800314c:	2103      	movs	r1, #3
 800314e:	0018      	movs	r0, r3
 8003150:	f7ff ff7c 	bl	800304c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003154:	4b05      	ldr	r3, [pc, #20]	@ (800316c <SysTick_Config+0x44>)
 8003156:	2200      	movs	r2, #0
 8003158:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800315a:	4b04      	ldr	r3, [pc, #16]	@ (800316c <SysTick_Config+0x44>)
 800315c:	2207      	movs	r2, #7
 800315e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003160:	2300      	movs	r3, #0
}
 8003162:	0018      	movs	r0, r3
 8003164:	46bd      	mov	sp, r7
 8003166:	b002      	add	sp, #8
 8003168:	bd80      	pop	{r7, pc}
 800316a:	46c0      	nop			@ (mov r8, r8)
 800316c:	e000e010 	.word	0xe000e010

08003170 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003170:	b580      	push	{r7, lr}
 8003172:	b084      	sub	sp, #16
 8003174:	af00      	add	r7, sp, #0
 8003176:	60b9      	str	r1, [r7, #8]
 8003178:	607a      	str	r2, [r7, #4]
 800317a:	210f      	movs	r1, #15
 800317c:	187b      	adds	r3, r7, r1
 800317e:	1c02      	adds	r2, r0, #0
 8003180:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8003182:	68ba      	ldr	r2, [r7, #8]
 8003184:	187b      	adds	r3, r7, r1
 8003186:	781b      	ldrb	r3, [r3, #0]
 8003188:	b25b      	sxtb	r3, r3
 800318a:	0011      	movs	r1, r2
 800318c:	0018      	movs	r0, r3
 800318e:	f7ff ff5d 	bl	800304c <__NVIC_SetPriority>
}
 8003192:	46c0      	nop			@ (mov r8, r8)
 8003194:	46bd      	mov	sp, r7
 8003196:	b004      	add	sp, #16
 8003198:	bd80      	pop	{r7, pc}

0800319a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800319a:	b580      	push	{r7, lr}
 800319c:	b082      	sub	sp, #8
 800319e:	af00      	add	r7, sp, #0
 80031a0:	0002      	movs	r2, r0
 80031a2:	1dfb      	adds	r3, r7, #7
 80031a4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80031a6:	1dfb      	adds	r3, r7, #7
 80031a8:	781b      	ldrb	r3, [r3, #0]
 80031aa:	b25b      	sxtb	r3, r3
 80031ac:	0018      	movs	r0, r3
 80031ae:	f7ff ff33 	bl	8003018 <__NVIC_EnableIRQ>
}
 80031b2:	46c0      	nop			@ (mov r8, r8)
 80031b4:	46bd      	mov	sp, r7
 80031b6:	b002      	add	sp, #8
 80031b8:	bd80      	pop	{r7, pc}

080031ba <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80031ba:	b580      	push	{r7, lr}
 80031bc:	b082      	sub	sp, #8
 80031be:	af00      	add	r7, sp, #0
 80031c0:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	0018      	movs	r0, r3
 80031c6:	f7ff ffaf 	bl	8003128 <SysTick_Config>
 80031ca:	0003      	movs	r3, r0
}
 80031cc:	0018      	movs	r0, r3
 80031ce:	46bd      	mov	sp, r7
 80031d0:	b002      	add	sp, #8
 80031d2:	bd80      	pop	{r7, pc}

080031d4 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80031d4:	b580      	push	{r7, lr}
 80031d6:	b082      	sub	sp, #8
 80031d8:	af00      	add	r7, sp, #0
 80031da:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d101      	bne.n	80031e6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80031e2:	2301      	movs	r3, #1
 80031e4:	e077      	b.n	80032d6 <HAL_DMA_Init+0x102>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	4a3d      	ldr	r2, [pc, #244]	@ (80032e0 <HAL_DMA_Init+0x10c>)
 80031ec:	4694      	mov	ip, r2
 80031ee:	4463      	add	r3, ip
 80031f0:	2114      	movs	r1, #20
 80031f2:	0018      	movs	r0, r3
 80031f4:	f7fc ff86 	bl	8000104 <__udivsi3>
 80031f8:	0003      	movs	r3, r0
 80031fa:	009a      	lsls	r2, r3, #2
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	641a      	str	r2, [r3, #64]	@ 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	2225      	movs	r2, #37	@ 0x25
 8003204:	2102      	movs	r1, #2
 8003206:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	681a      	ldr	r2, [r3, #0]
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	4934      	ldr	r1, [pc, #208]	@ (80032e4 <HAL_DMA_Init+0x110>)
 8003214:	400a      	ands	r2, r1
 8003216:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	6819      	ldr	r1, [r3, #0]
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	689a      	ldr	r2, [r3, #8]
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	68db      	ldr	r3, [r3, #12]
 8003226:	431a      	orrs	r2, r3
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	691b      	ldr	r3, [r3, #16]
 800322c:	431a      	orrs	r2, r3
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	695b      	ldr	r3, [r3, #20]
 8003232:	431a      	orrs	r2, r3
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	699b      	ldr	r3, [r3, #24]
 8003238:	431a      	orrs	r2, r3
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	69db      	ldr	r3, [r3, #28]
 800323e:	431a      	orrs	r2, r3
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	6a1b      	ldr	r3, [r3, #32]
 8003244:	431a      	orrs	r2, r3
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	430a      	orrs	r2, r1
 800324c:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	0018      	movs	r0, r3
 8003252:	f000 f849 	bl	80032e8 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	689a      	ldr	r2, [r3, #8]
 800325a:	2380      	movs	r3, #128	@ 0x80
 800325c:	01db      	lsls	r3, r3, #7
 800325e:	429a      	cmp	r2, r3
 8003260:	d102      	bne.n	8003268 <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	2200      	movs	r2, #0
 8003266:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	685a      	ldr	r2, [r3, #4]
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003270:	213f      	movs	r1, #63	@ 0x3f
 8003272:	400a      	ands	r2, r1
 8003274:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800327a:	687a      	ldr	r2, [r7, #4]
 800327c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800327e:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	685b      	ldr	r3, [r3, #4]
 8003284:	2b00      	cmp	r3, #0
 8003286:	d011      	beq.n	80032ac <HAL_DMA_Init+0xd8>
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	685b      	ldr	r3, [r3, #4]
 800328c:	2b04      	cmp	r3, #4
 800328e:	d80d      	bhi.n	80032ac <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	0018      	movs	r0, r3
 8003294:	f000 f854 	bl	8003340 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800329c:	2200      	movs	r2, #0
 800329e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032a4:	687a      	ldr	r2, [r7, #4]
 80032a6:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 80032a8:	605a      	str	r2, [r3, #4]
 80032aa:	e008      	b.n	80032be <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	2200      	movs	r2, #0
 80032b0:	651a      	str	r2, [r3, #80]	@ 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2200      	movs	r2, #0
 80032b6:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	2200      	movs	r2, #0
 80032bc:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	2200      	movs	r2, #0
 80032c2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	2225      	movs	r2, #37	@ 0x25
 80032c8:	2101      	movs	r1, #1
 80032ca:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	2224      	movs	r2, #36	@ 0x24
 80032d0:	2100      	movs	r1, #0
 80032d2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80032d4:	2300      	movs	r3, #0
}
 80032d6:	0018      	movs	r0, r3
 80032d8:	46bd      	mov	sp, r7
 80032da:	b002      	add	sp, #8
 80032dc:	bd80      	pop	{r7, pc}
 80032de:	46c0      	nop			@ (mov r8, r8)
 80032e0:	bffdfff8 	.word	0xbffdfff8
 80032e4:	ffff800f 	.word	0xffff800f

080032e8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b084      	sub	sp, #16
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032f4:	089b      	lsrs	r3, r3, #2
 80032f6:	4a10      	ldr	r2, [pc, #64]	@ (8003338 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 80032f8:	4694      	mov	ip, r2
 80032fa:	4463      	add	r3, ip
 80032fc:	009b      	lsls	r3, r3, #2
 80032fe:	001a      	movs	r2, r3
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	001a      	movs	r2, r3
 800330a:	23ff      	movs	r3, #255	@ 0xff
 800330c:	4013      	ands	r3, r2
 800330e:	3b08      	subs	r3, #8
 8003310:	2114      	movs	r1, #20
 8003312:	0018      	movs	r0, r3
 8003314:	f7fc fef6 	bl	8000104 <__udivsi3>
 8003318:	0003      	movs	r3, r0
 800331a:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	4a07      	ldr	r2, [pc, #28]	@ (800333c <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 8003320:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	221f      	movs	r2, #31
 8003326:	4013      	ands	r3, r2
 8003328:	2201      	movs	r2, #1
 800332a:	409a      	lsls	r2, r3
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	64da      	str	r2, [r3, #76]	@ 0x4c
}
 8003330:	46c0      	nop			@ (mov r8, r8)
 8003332:	46bd      	mov	sp, r7
 8003334:	b004      	add	sp, #16
 8003336:	bd80      	pop	{r7, pc}
 8003338:	10008200 	.word	0x10008200
 800333c:	40020880 	.word	0x40020880

08003340 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003340:	b580      	push	{r7, lr}
 8003342:	b084      	sub	sp, #16
 8003344:	af00      	add	r7, sp, #0
 8003346:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	685b      	ldr	r3, [r3, #4]
 800334c:	223f      	movs	r2, #63	@ 0x3f
 800334e:	4013      	ands	r3, r2
 8003350:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	4a0a      	ldr	r2, [pc, #40]	@ (8003380 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8003356:	4694      	mov	ip, r2
 8003358:	4463      	add	r3, ip
 800335a:	009b      	lsls	r3, r3, #2
 800335c:	001a      	movs	r2, r3
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	651a      	str	r2, [r3, #80]	@ 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	4a07      	ldr	r2, [pc, #28]	@ (8003384 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8003366:	655a      	str	r2, [r3, #84]	@ 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	3b01      	subs	r3, #1
 800336c:	2203      	movs	r2, #3
 800336e:	4013      	ands	r3, r2
 8003370:	2201      	movs	r2, #1
 8003372:	409a      	lsls	r2, r3
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	659a      	str	r2, [r3, #88]	@ 0x58
}
 8003378:	46c0      	nop			@ (mov r8, r8)
 800337a:	46bd      	mov	sp, r7
 800337c:	b004      	add	sp, #16
 800337e:	bd80      	pop	{r7, pc}
 8003380:	1000823f 	.word	0x1000823f
 8003384:	40020940 	.word	0x40020940

08003388 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003388:	b580      	push	{r7, lr}
 800338a:	b086      	sub	sp, #24
 800338c:	af00      	add	r7, sp, #0
 800338e:	6078      	str	r0, [r7, #4]
 8003390:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003392:	2300      	movs	r3, #0
 8003394:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003396:	e147      	b.n	8003628 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003398:	683b      	ldr	r3, [r7, #0]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	2101      	movs	r1, #1
 800339e:	697a      	ldr	r2, [r7, #20]
 80033a0:	4091      	lsls	r1, r2
 80033a2:	000a      	movs	r2, r1
 80033a4:	4013      	ands	r3, r2
 80033a6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d100      	bne.n	80033b0 <HAL_GPIO_Init+0x28>
 80033ae:	e138      	b.n	8003622 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80033b0:	683b      	ldr	r3, [r7, #0]
 80033b2:	685b      	ldr	r3, [r3, #4]
 80033b4:	2203      	movs	r2, #3
 80033b6:	4013      	ands	r3, r2
 80033b8:	2b01      	cmp	r3, #1
 80033ba:	d005      	beq.n	80033c8 <HAL_GPIO_Init+0x40>
 80033bc:	683b      	ldr	r3, [r7, #0]
 80033be:	685b      	ldr	r3, [r3, #4]
 80033c0:	2203      	movs	r2, #3
 80033c2:	4013      	ands	r3, r2
 80033c4:	2b02      	cmp	r3, #2
 80033c6:	d130      	bne.n	800342a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	689b      	ldr	r3, [r3, #8]
 80033cc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80033ce:	697b      	ldr	r3, [r7, #20]
 80033d0:	005b      	lsls	r3, r3, #1
 80033d2:	2203      	movs	r2, #3
 80033d4:	409a      	lsls	r2, r3
 80033d6:	0013      	movs	r3, r2
 80033d8:	43da      	mvns	r2, r3
 80033da:	693b      	ldr	r3, [r7, #16]
 80033dc:	4013      	ands	r3, r2
 80033de:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80033e0:	683b      	ldr	r3, [r7, #0]
 80033e2:	68da      	ldr	r2, [r3, #12]
 80033e4:	697b      	ldr	r3, [r7, #20]
 80033e6:	005b      	lsls	r3, r3, #1
 80033e8:	409a      	lsls	r2, r3
 80033ea:	0013      	movs	r3, r2
 80033ec:	693a      	ldr	r2, [r7, #16]
 80033ee:	4313      	orrs	r3, r2
 80033f0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	693a      	ldr	r2, [r7, #16]
 80033f6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	685b      	ldr	r3, [r3, #4]
 80033fc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80033fe:	2201      	movs	r2, #1
 8003400:	697b      	ldr	r3, [r7, #20]
 8003402:	409a      	lsls	r2, r3
 8003404:	0013      	movs	r3, r2
 8003406:	43da      	mvns	r2, r3
 8003408:	693b      	ldr	r3, [r7, #16]
 800340a:	4013      	ands	r3, r2
 800340c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800340e:	683b      	ldr	r3, [r7, #0]
 8003410:	685b      	ldr	r3, [r3, #4]
 8003412:	091b      	lsrs	r3, r3, #4
 8003414:	2201      	movs	r2, #1
 8003416:	401a      	ands	r2, r3
 8003418:	697b      	ldr	r3, [r7, #20]
 800341a:	409a      	lsls	r2, r3
 800341c:	0013      	movs	r3, r2
 800341e:	693a      	ldr	r2, [r7, #16]
 8003420:	4313      	orrs	r3, r2
 8003422:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	693a      	ldr	r2, [r7, #16]
 8003428:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800342a:	683b      	ldr	r3, [r7, #0]
 800342c:	685b      	ldr	r3, [r3, #4]
 800342e:	2203      	movs	r2, #3
 8003430:	4013      	ands	r3, r2
 8003432:	2b03      	cmp	r3, #3
 8003434:	d017      	beq.n	8003466 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	68db      	ldr	r3, [r3, #12]
 800343a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800343c:	697b      	ldr	r3, [r7, #20]
 800343e:	005b      	lsls	r3, r3, #1
 8003440:	2203      	movs	r2, #3
 8003442:	409a      	lsls	r2, r3
 8003444:	0013      	movs	r3, r2
 8003446:	43da      	mvns	r2, r3
 8003448:	693b      	ldr	r3, [r7, #16]
 800344a:	4013      	ands	r3, r2
 800344c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800344e:	683b      	ldr	r3, [r7, #0]
 8003450:	689a      	ldr	r2, [r3, #8]
 8003452:	697b      	ldr	r3, [r7, #20]
 8003454:	005b      	lsls	r3, r3, #1
 8003456:	409a      	lsls	r2, r3
 8003458:	0013      	movs	r3, r2
 800345a:	693a      	ldr	r2, [r7, #16]
 800345c:	4313      	orrs	r3, r2
 800345e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	693a      	ldr	r2, [r7, #16]
 8003464:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	685b      	ldr	r3, [r3, #4]
 800346a:	2203      	movs	r2, #3
 800346c:	4013      	ands	r3, r2
 800346e:	2b02      	cmp	r3, #2
 8003470:	d123      	bne.n	80034ba <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003472:	697b      	ldr	r3, [r7, #20]
 8003474:	08da      	lsrs	r2, r3, #3
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	3208      	adds	r2, #8
 800347a:	0092      	lsls	r2, r2, #2
 800347c:	58d3      	ldr	r3, [r2, r3]
 800347e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003480:	697b      	ldr	r3, [r7, #20]
 8003482:	2207      	movs	r2, #7
 8003484:	4013      	ands	r3, r2
 8003486:	009b      	lsls	r3, r3, #2
 8003488:	220f      	movs	r2, #15
 800348a:	409a      	lsls	r2, r3
 800348c:	0013      	movs	r3, r2
 800348e:	43da      	mvns	r2, r3
 8003490:	693b      	ldr	r3, [r7, #16]
 8003492:	4013      	ands	r3, r2
 8003494:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003496:	683b      	ldr	r3, [r7, #0]
 8003498:	691a      	ldr	r2, [r3, #16]
 800349a:	697b      	ldr	r3, [r7, #20]
 800349c:	2107      	movs	r1, #7
 800349e:	400b      	ands	r3, r1
 80034a0:	009b      	lsls	r3, r3, #2
 80034a2:	409a      	lsls	r2, r3
 80034a4:	0013      	movs	r3, r2
 80034a6:	693a      	ldr	r2, [r7, #16]
 80034a8:	4313      	orrs	r3, r2
 80034aa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80034ac:	697b      	ldr	r3, [r7, #20]
 80034ae:	08da      	lsrs	r2, r3, #3
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	3208      	adds	r2, #8
 80034b4:	0092      	lsls	r2, r2, #2
 80034b6:	6939      	ldr	r1, [r7, #16]
 80034b8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80034c0:	697b      	ldr	r3, [r7, #20]
 80034c2:	005b      	lsls	r3, r3, #1
 80034c4:	2203      	movs	r2, #3
 80034c6:	409a      	lsls	r2, r3
 80034c8:	0013      	movs	r3, r2
 80034ca:	43da      	mvns	r2, r3
 80034cc:	693b      	ldr	r3, [r7, #16]
 80034ce:	4013      	ands	r3, r2
 80034d0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80034d2:	683b      	ldr	r3, [r7, #0]
 80034d4:	685b      	ldr	r3, [r3, #4]
 80034d6:	2203      	movs	r2, #3
 80034d8:	401a      	ands	r2, r3
 80034da:	697b      	ldr	r3, [r7, #20]
 80034dc:	005b      	lsls	r3, r3, #1
 80034de:	409a      	lsls	r2, r3
 80034e0:	0013      	movs	r3, r2
 80034e2:	693a      	ldr	r2, [r7, #16]
 80034e4:	4313      	orrs	r3, r2
 80034e6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	693a      	ldr	r2, [r7, #16]
 80034ec:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80034ee:	683b      	ldr	r3, [r7, #0]
 80034f0:	685a      	ldr	r2, [r3, #4]
 80034f2:	23c0      	movs	r3, #192	@ 0xc0
 80034f4:	029b      	lsls	r3, r3, #10
 80034f6:	4013      	ands	r3, r2
 80034f8:	d100      	bne.n	80034fc <HAL_GPIO_Init+0x174>
 80034fa:	e092      	b.n	8003622 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80034fc:	4a50      	ldr	r2, [pc, #320]	@ (8003640 <HAL_GPIO_Init+0x2b8>)
 80034fe:	697b      	ldr	r3, [r7, #20]
 8003500:	089b      	lsrs	r3, r3, #2
 8003502:	3318      	adds	r3, #24
 8003504:	009b      	lsls	r3, r3, #2
 8003506:	589b      	ldr	r3, [r3, r2]
 8003508:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800350a:	697b      	ldr	r3, [r7, #20]
 800350c:	2203      	movs	r2, #3
 800350e:	4013      	ands	r3, r2
 8003510:	00db      	lsls	r3, r3, #3
 8003512:	220f      	movs	r2, #15
 8003514:	409a      	lsls	r2, r3
 8003516:	0013      	movs	r3, r2
 8003518:	43da      	mvns	r2, r3
 800351a:	693b      	ldr	r3, [r7, #16]
 800351c:	4013      	ands	r3, r2
 800351e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8003520:	687a      	ldr	r2, [r7, #4]
 8003522:	23a0      	movs	r3, #160	@ 0xa0
 8003524:	05db      	lsls	r3, r3, #23
 8003526:	429a      	cmp	r2, r3
 8003528:	d013      	beq.n	8003552 <HAL_GPIO_Init+0x1ca>
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	4a45      	ldr	r2, [pc, #276]	@ (8003644 <HAL_GPIO_Init+0x2bc>)
 800352e:	4293      	cmp	r3, r2
 8003530:	d00d      	beq.n	800354e <HAL_GPIO_Init+0x1c6>
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	4a44      	ldr	r2, [pc, #272]	@ (8003648 <HAL_GPIO_Init+0x2c0>)
 8003536:	4293      	cmp	r3, r2
 8003538:	d007      	beq.n	800354a <HAL_GPIO_Init+0x1c2>
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	4a43      	ldr	r2, [pc, #268]	@ (800364c <HAL_GPIO_Init+0x2c4>)
 800353e:	4293      	cmp	r3, r2
 8003540:	d101      	bne.n	8003546 <HAL_GPIO_Init+0x1be>
 8003542:	2303      	movs	r3, #3
 8003544:	e006      	b.n	8003554 <HAL_GPIO_Init+0x1cc>
 8003546:	2305      	movs	r3, #5
 8003548:	e004      	b.n	8003554 <HAL_GPIO_Init+0x1cc>
 800354a:	2302      	movs	r3, #2
 800354c:	e002      	b.n	8003554 <HAL_GPIO_Init+0x1cc>
 800354e:	2301      	movs	r3, #1
 8003550:	e000      	b.n	8003554 <HAL_GPIO_Init+0x1cc>
 8003552:	2300      	movs	r3, #0
 8003554:	697a      	ldr	r2, [r7, #20]
 8003556:	2103      	movs	r1, #3
 8003558:	400a      	ands	r2, r1
 800355a:	00d2      	lsls	r2, r2, #3
 800355c:	4093      	lsls	r3, r2
 800355e:	693a      	ldr	r2, [r7, #16]
 8003560:	4313      	orrs	r3, r2
 8003562:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8003564:	4936      	ldr	r1, [pc, #216]	@ (8003640 <HAL_GPIO_Init+0x2b8>)
 8003566:	697b      	ldr	r3, [r7, #20]
 8003568:	089b      	lsrs	r3, r3, #2
 800356a:	3318      	adds	r3, #24
 800356c:	009b      	lsls	r3, r3, #2
 800356e:	693a      	ldr	r2, [r7, #16]
 8003570:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003572:	4b33      	ldr	r3, [pc, #204]	@ (8003640 <HAL_GPIO_Init+0x2b8>)
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	43da      	mvns	r2, r3
 800357c:	693b      	ldr	r3, [r7, #16]
 800357e:	4013      	ands	r3, r2
 8003580:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003582:	683b      	ldr	r3, [r7, #0]
 8003584:	685a      	ldr	r2, [r3, #4]
 8003586:	2380      	movs	r3, #128	@ 0x80
 8003588:	035b      	lsls	r3, r3, #13
 800358a:	4013      	ands	r3, r2
 800358c:	d003      	beq.n	8003596 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 800358e:	693a      	ldr	r2, [r7, #16]
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	4313      	orrs	r3, r2
 8003594:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003596:	4b2a      	ldr	r3, [pc, #168]	@ (8003640 <HAL_GPIO_Init+0x2b8>)
 8003598:	693a      	ldr	r2, [r7, #16]
 800359a:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 800359c:	4b28      	ldr	r3, [pc, #160]	@ (8003640 <HAL_GPIO_Init+0x2b8>)
 800359e:	685b      	ldr	r3, [r3, #4]
 80035a0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	43da      	mvns	r2, r3
 80035a6:	693b      	ldr	r3, [r7, #16]
 80035a8:	4013      	ands	r3, r2
 80035aa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80035ac:	683b      	ldr	r3, [r7, #0]
 80035ae:	685a      	ldr	r2, [r3, #4]
 80035b0:	2380      	movs	r3, #128	@ 0x80
 80035b2:	039b      	lsls	r3, r3, #14
 80035b4:	4013      	ands	r3, r2
 80035b6:	d003      	beq.n	80035c0 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 80035b8:	693a      	ldr	r2, [r7, #16]
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	4313      	orrs	r3, r2
 80035be:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80035c0:	4b1f      	ldr	r3, [pc, #124]	@ (8003640 <HAL_GPIO_Init+0x2b8>)
 80035c2:	693a      	ldr	r2, [r7, #16]
 80035c4:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80035c6:	4a1e      	ldr	r2, [pc, #120]	@ (8003640 <HAL_GPIO_Init+0x2b8>)
 80035c8:	2384      	movs	r3, #132	@ 0x84
 80035ca:	58d3      	ldr	r3, [r2, r3]
 80035cc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	43da      	mvns	r2, r3
 80035d2:	693b      	ldr	r3, [r7, #16]
 80035d4:	4013      	ands	r3, r2
 80035d6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80035d8:	683b      	ldr	r3, [r7, #0]
 80035da:	685a      	ldr	r2, [r3, #4]
 80035dc:	2380      	movs	r3, #128	@ 0x80
 80035de:	029b      	lsls	r3, r3, #10
 80035e0:	4013      	ands	r3, r2
 80035e2:	d003      	beq.n	80035ec <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80035e4:	693a      	ldr	r2, [r7, #16]
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	4313      	orrs	r3, r2
 80035ea:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80035ec:	4914      	ldr	r1, [pc, #80]	@ (8003640 <HAL_GPIO_Init+0x2b8>)
 80035ee:	2284      	movs	r2, #132	@ 0x84
 80035f0:	693b      	ldr	r3, [r7, #16]
 80035f2:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 80035f4:	4a12      	ldr	r2, [pc, #72]	@ (8003640 <HAL_GPIO_Init+0x2b8>)
 80035f6:	2380      	movs	r3, #128	@ 0x80
 80035f8:	58d3      	ldr	r3, [r2, r3]
 80035fa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	43da      	mvns	r2, r3
 8003600:	693b      	ldr	r3, [r7, #16]
 8003602:	4013      	ands	r3, r2
 8003604:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003606:	683b      	ldr	r3, [r7, #0]
 8003608:	685a      	ldr	r2, [r3, #4]
 800360a:	2380      	movs	r3, #128	@ 0x80
 800360c:	025b      	lsls	r3, r3, #9
 800360e:	4013      	ands	r3, r2
 8003610:	d003      	beq.n	800361a <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8003612:	693a      	ldr	r2, [r7, #16]
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	4313      	orrs	r3, r2
 8003618:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800361a:	4909      	ldr	r1, [pc, #36]	@ (8003640 <HAL_GPIO_Init+0x2b8>)
 800361c:	2280      	movs	r2, #128	@ 0x80
 800361e:	693b      	ldr	r3, [r7, #16]
 8003620:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8003622:	697b      	ldr	r3, [r7, #20]
 8003624:	3301      	adds	r3, #1
 8003626:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003628:	683b      	ldr	r3, [r7, #0]
 800362a:	681a      	ldr	r2, [r3, #0]
 800362c:	697b      	ldr	r3, [r7, #20]
 800362e:	40da      	lsrs	r2, r3
 8003630:	1e13      	subs	r3, r2, #0
 8003632:	d000      	beq.n	8003636 <HAL_GPIO_Init+0x2ae>
 8003634:	e6b0      	b.n	8003398 <HAL_GPIO_Init+0x10>
  }
}
 8003636:	46c0      	nop			@ (mov r8, r8)
 8003638:	46c0      	nop			@ (mov r8, r8)
 800363a:	46bd      	mov	sp, r7
 800363c:	b006      	add	sp, #24
 800363e:	bd80      	pop	{r7, pc}
 8003640:	40021800 	.word	0x40021800
 8003644:	50000400 	.word	0x50000400
 8003648:	50000800 	.word	0x50000800
 800364c:	50000c00 	.word	0x50000c00

08003650 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003650:	b580      	push	{r7, lr}
 8003652:	b082      	sub	sp, #8
 8003654:	af00      	add	r7, sp, #0
 8003656:	6078      	str	r0, [r7, #4]
 8003658:	0008      	movs	r0, r1
 800365a:	0011      	movs	r1, r2
 800365c:	1cbb      	adds	r3, r7, #2
 800365e:	1c02      	adds	r2, r0, #0
 8003660:	801a      	strh	r2, [r3, #0]
 8003662:	1c7b      	adds	r3, r7, #1
 8003664:	1c0a      	adds	r2, r1, #0
 8003666:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003668:	1c7b      	adds	r3, r7, #1
 800366a:	781b      	ldrb	r3, [r3, #0]
 800366c:	2b00      	cmp	r3, #0
 800366e:	d004      	beq.n	800367a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003670:	1cbb      	adds	r3, r7, #2
 8003672:	881a      	ldrh	r2, [r3, #0]
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003678:	e003      	b.n	8003682 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800367a:	1cbb      	adds	r3, r7, #2
 800367c:	881a      	ldrh	r2, [r3, #0]
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003682:	46c0      	nop			@ (mov r8, r8)
 8003684:	46bd      	mov	sp, r7
 8003686:	b002      	add	sp, #8
 8003688:	bd80      	pop	{r7, pc}
	...

0800368c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800368c:	b580      	push	{r7, lr}
 800368e:	b084      	sub	sp, #16
 8003690:	af00      	add	r7, sp, #0
 8003692:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8003694:	4b19      	ldr	r3, [pc, #100]	@ (80036fc <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	4a19      	ldr	r2, [pc, #100]	@ (8003700 <HAL_PWREx_ControlVoltageScaling+0x74>)
 800369a:	4013      	ands	r3, r2
 800369c:	0019      	movs	r1, r3
 800369e:	4b17      	ldr	r3, [pc, #92]	@ (80036fc <HAL_PWREx_ControlVoltageScaling+0x70>)
 80036a0:	687a      	ldr	r2, [r7, #4]
 80036a2:	430a      	orrs	r2, r1
 80036a4:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80036a6:	687a      	ldr	r2, [r7, #4]
 80036a8:	2380      	movs	r3, #128	@ 0x80
 80036aa:	009b      	lsls	r3, r3, #2
 80036ac:	429a      	cmp	r2, r3
 80036ae:	d11f      	bne.n	80036f0 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 80036b0:	4b14      	ldr	r3, [pc, #80]	@ (8003704 <HAL_PWREx_ControlVoltageScaling+0x78>)
 80036b2:	681a      	ldr	r2, [r3, #0]
 80036b4:	0013      	movs	r3, r2
 80036b6:	005b      	lsls	r3, r3, #1
 80036b8:	189b      	adds	r3, r3, r2
 80036ba:	005b      	lsls	r3, r3, #1
 80036bc:	4912      	ldr	r1, [pc, #72]	@ (8003708 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 80036be:	0018      	movs	r0, r3
 80036c0:	f7fc fd20 	bl	8000104 <__udivsi3>
 80036c4:	0003      	movs	r3, r0
 80036c6:	3301      	adds	r3, #1
 80036c8:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80036ca:	e008      	b.n	80036de <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d003      	beq.n	80036da <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	3b01      	subs	r3, #1
 80036d6:	60fb      	str	r3, [r7, #12]
 80036d8:	e001      	b.n	80036de <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 80036da:	2303      	movs	r3, #3
 80036dc:	e009      	b.n	80036f2 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80036de:	4b07      	ldr	r3, [pc, #28]	@ (80036fc <HAL_PWREx_ControlVoltageScaling+0x70>)
 80036e0:	695a      	ldr	r2, [r3, #20]
 80036e2:	2380      	movs	r3, #128	@ 0x80
 80036e4:	00db      	lsls	r3, r3, #3
 80036e6:	401a      	ands	r2, r3
 80036e8:	2380      	movs	r3, #128	@ 0x80
 80036ea:	00db      	lsls	r3, r3, #3
 80036ec:	429a      	cmp	r2, r3
 80036ee:	d0ed      	beq.n	80036cc <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 80036f0:	2300      	movs	r3, #0
}
 80036f2:	0018      	movs	r0, r3
 80036f4:	46bd      	mov	sp, r7
 80036f6:	b004      	add	sp, #16
 80036f8:	bd80      	pop	{r7, pc}
 80036fa:	46c0      	nop			@ (mov r8, r8)
 80036fc:	40007000 	.word	0x40007000
 8003700:	fffff9ff 	.word	0xfffff9ff
 8003704:	20000004 	.word	0x20000004
 8003708:	000f4240 	.word	0x000f4240

0800370c <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 800370c:	b580      	push	{r7, lr}
 800370e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8003710:	4b03      	ldr	r3, [pc, #12]	@ (8003720 <LL_RCC_GetAPB1Prescaler+0x14>)
 8003712:	689a      	ldr	r2, [r3, #8]
 8003714:	23e0      	movs	r3, #224	@ 0xe0
 8003716:	01db      	lsls	r3, r3, #7
 8003718:	4013      	ands	r3, r2
}
 800371a:	0018      	movs	r0, r3
 800371c:	46bd      	mov	sp, r7
 800371e:	bd80      	pop	{r7, pc}
 8003720:	40021000 	.word	0x40021000

08003724 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003724:	b580      	push	{r7, lr}
 8003726:	b088      	sub	sp, #32
 8003728:	af00      	add	r7, sp, #0
 800372a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	2b00      	cmp	r3, #0
 8003730:	d101      	bne.n	8003736 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003732:	2301      	movs	r3, #1
 8003734:	e2fe      	b.n	8003d34 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	2201      	movs	r2, #1
 800373c:	4013      	ands	r3, r2
 800373e:	d100      	bne.n	8003742 <HAL_RCC_OscConfig+0x1e>
 8003740:	e07c      	b.n	800383c <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003742:	4bc3      	ldr	r3, [pc, #780]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 8003744:	689b      	ldr	r3, [r3, #8]
 8003746:	2238      	movs	r2, #56	@ 0x38
 8003748:	4013      	ands	r3, r2
 800374a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800374c:	4bc0      	ldr	r3, [pc, #768]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 800374e:	68db      	ldr	r3, [r3, #12]
 8003750:	2203      	movs	r2, #3
 8003752:	4013      	ands	r3, r2
 8003754:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8003756:	69bb      	ldr	r3, [r7, #24]
 8003758:	2b10      	cmp	r3, #16
 800375a:	d102      	bne.n	8003762 <HAL_RCC_OscConfig+0x3e>
 800375c:	697b      	ldr	r3, [r7, #20]
 800375e:	2b03      	cmp	r3, #3
 8003760:	d002      	beq.n	8003768 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8003762:	69bb      	ldr	r3, [r7, #24]
 8003764:	2b08      	cmp	r3, #8
 8003766:	d10b      	bne.n	8003780 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003768:	4bb9      	ldr	r3, [pc, #740]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 800376a:	681a      	ldr	r2, [r3, #0]
 800376c:	2380      	movs	r3, #128	@ 0x80
 800376e:	029b      	lsls	r3, r3, #10
 8003770:	4013      	ands	r3, r2
 8003772:	d062      	beq.n	800383a <HAL_RCC_OscConfig+0x116>
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	685b      	ldr	r3, [r3, #4]
 8003778:	2b00      	cmp	r3, #0
 800377a:	d15e      	bne.n	800383a <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 800377c:	2301      	movs	r3, #1
 800377e:	e2d9      	b.n	8003d34 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	685a      	ldr	r2, [r3, #4]
 8003784:	2380      	movs	r3, #128	@ 0x80
 8003786:	025b      	lsls	r3, r3, #9
 8003788:	429a      	cmp	r2, r3
 800378a:	d107      	bne.n	800379c <HAL_RCC_OscConfig+0x78>
 800378c:	4bb0      	ldr	r3, [pc, #704]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 800378e:	681a      	ldr	r2, [r3, #0]
 8003790:	4baf      	ldr	r3, [pc, #700]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 8003792:	2180      	movs	r1, #128	@ 0x80
 8003794:	0249      	lsls	r1, r1, #9
 8003796:	430a      	orrs	r2, r1
 8003798:	601a      	str	r2, [r3, #0]
 800379a:	e020      	b.n	80037de <HAL_RCC_OscConfig+0xba>
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	685a      	ldr	r2, [r3, #4]
 80037a0:	23a0      	movs	r3, #160	@ 0xa0
 80037a2:	02db      	lsls	r3, r3, #11
 80037a4:	429a      	cmp	r2, r3
 80037a6:	d10e      	bne.n	80037c6 <HAL_RCC_OscConfig+0xa2>
 80037a8:	4ba9      	ldr	r3, [pc, #676]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 80037aa:	681a      	ldr	r2, [r3, #0]
 80037ac:	4ba8      	ldr	r3, [pc, #672]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 80037ae:	2180      	movs	r1, #128	@ 0x80
 80037b0:	02c9      	lsls	r1, r1, #11
 80037b2:	430a      	orrs	r2, r1
 80037b4:	601a      	str	r2, [r3, #0]
 80037b6:	4ba6      	ldr	r3, [pc, #664]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 80037b8:	681a      	ldr	r2, [r3, #0]
 80037ba:	4ba5      	ldr	r3, [pc, #660]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 80037bc:	2180      	movs	r1, #128	@ 0x80
 80037be:	0249      	lsls	r1, r1, #9
 80037c0:	430a      	orrs	r2, r1
 80037c2:	601a      	str	r2, [r3, #0]
 80037c4:	e00b      	b.n	80037de <HAL_RCC_OscConfig+0xba>
 80037c6:	4ba2      	ldr	r3, [pc, #648]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 80037c8:	681a      	ldr	r2, [r3, #0]
 80037ca:	4ba1      	ldr	r3, [pc, #644]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 80037cc:	49a1      	ldr	r1, [pc, #644]	@ (8003a54 <HAL_RCC_OscConfig+0x330>)
 80037ce:	400a      	ands	r2, r1
 80037d0:	601a      	str	r2, [r3, #0]
 80037d2:	4b9f      	ldr	r3, [pc, #636]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 80037d4:	681a      	ldr	r2, [r3, #0]
 80037d6:	4b9e      	ldr	r3, [pc, #632]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 80037d8:	499f      	ldr	r1, [pc, #636]	@ (8003a58 <HAL_RCC_OscConfig+0x334>)
 80037da:	400a      	ands	r2, r1
 80037dc:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	685b      	ldr	r3, [r3, #4]
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d014      	beq.n	8003810 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037e6:	f7fe fb0d 	bl	8001e04 <HAL_GetTick>
 80037ea:	0003      	movs	r3, r0
 80037ec:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80037ee:	e008      	b.n	8003802 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80037f0:	f7fe fb08 	bl	8001e04 <HAL_GetTick>
 80037f4:	0002      	movs	r2, r0
 80037f6:	693b      	ldr	r3, [r7, #16]
 80037f8:	1ad3      	subs	r3, r2, r3
 80037fa:	2b64      	cmp	r3, #100	@ 0x64
 80037fc:	d901      	bls.n	8003802 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 80037fe:	2303      	movs	r3, #3
 8003800:	e298      	b.n	8003d34 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003802:	4b93      	ldr	r3, [pc, #588]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 8003804:	681a      	ldr	r2, [r3, #0]
 8003806:	2380      	movs	r3, #128	@ 0x80
 8003808:	029b      	lsls	r3, r3, #10
 800380a:	4013      	ands	r3, r2
 800380c:	d0f0      	beq.n	80037f0 <HAL_RCC_OscConfig+0xcc>
 800380e:	e015      	b.n	800383c <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003810:	f7fe faf8 	bl	8001e04 <HAL_GetTick>
 8003814:	0003      	movs	r3, r0
 8003816:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003818:	e008      	b.n	800382c <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800381a:	f7fe faf3 	bl	8001e04 <HAL_GetTick>
 800381e:	0002      	movs	r2, r0
 8003820:	693b      	ldr	r3, [r7, #16]
 8003822:	1ad3      	subs	r3, r2, r3
 8003824:	2b64      	cmp	r3, #100	@ 0x64
 8003826:	d901      	bls.n	800382c <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8003828:	2303      	movs	r3, #3
 800382a:	e283      	b.n	8003d34 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800382c:	4b88      	ldr	r3, [pc, #544]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 800382e:	681a      	ldr	r2, [r3, #0]
 8003830:	2380      	movs	r3, #128	@ 0x80
 8003832:	029b      	lsls	r3, r3, #10
 8003834:	4013      	ands	r3, r2
 8003836:	d1f0      	bne.n	800381a <HAL_RCC_OscConfig+0xf6>
 8003838:	e000      	b.n	800383c <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800383a:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	2202      	movs	r2, #2
 8003842:	4013      	ands	r3, r2
 8003844:	d100      	bne.n	8003848 <HAL_RCC_OscConfig+0x124>
 8003846:	e099      	b.n	800397c <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003848:	4b81      	ldr	r3, [pc, #516]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 800384a:	689b      	ldr	r3, [r3, #8]
 800384c:	2238      	movs	r2, #56	@ 0x38
 800384e:	4013      	ands	r3, r2
 8003850:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003852:	4b7f      	ldr	r3, [pc, #508]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 8003854:	68db      	ldr	r3, [r3, #12]
 8003856:	2203      	movs	r2, #3
 8003858:	4013      	ands	r3, r2
 800385a:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 800385c:	69bb      	ldr	r3, [r7, #24]
 800385e:	2b10      	cmp	r3, #16
 8003860:	d102      	bne.n	8003868 <HAL_RCC_OscConfig+0x144>
 8003862:	697b      	ldr	r3, [r7, #20]
 8003864:	2b02      	cmp	r3, #2
 8003866:	d002      	beq.n	800386e <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8003868:	69bb      	ldr	r3, [r7, #24]
 800386a:	2b00      	cmp	r3, #0
 800386c:	d135      	bne.n	80038da <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800386e:	4b78      	ldr	r3, [pc, #480]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 8003870:	681a      	ldr	r2, [r3, #0]
 8003872:	2380      	movs	r3, #128	@ 0x80
 8003874:	00db      	lsls	r3, r3, #3
 8003876:	4013      	ands	r3, r2
 8003878:	d005      	beq.n	8003886 <HAL_RCC_OscConfig+0x162>
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	68db      	ldr	r3, [r3, #12]
 800387e:	2b00      	cmp	r3, #0
 8003880:	d101      	bne.n	8003886 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8003882:	2301      	movs	r3, #1
 8003884:	e256      	b.n	8003d34 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003886:	4b72      	ldr	r3, [pc, #456]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 8003888:	685b      	ldr	r3, [r3, #4]
 800388a:	4a74      	ldr	r2, [pc, #464]	@ (8003a5c <HAL_RCC_OscConfig+0x338>)
 800388c:	4013      	ands	r3, r2
 800388e:	0019      	movs	r1, r3
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	695b      	ldr	r3, [r3, #20]
 8003894:	021a      	lsls	r2, r3, #8
 8003896:	4b6e      	ldr	r3, [pc, #440]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 8003898:	430a      	orrs	r2, r1
 800389a:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800389c:	69bb      	ldr	r3, [r7, #24]
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d112      	bne.n	80038c8 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80038a2:	4b6b      	ldr	r3, [pc, #428]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	4a6e      	ldr	r2, [pc, #440]	@ (8003a60 <HAL_RCC_OscConfig+0x33c>)
 80038a8:	4013      	ands	r3, r2
 80038aa:	0019      	movs	r1, r3
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	691a      	ldr	r2, [r3, #16]
 80038b0:	4b67      	ldr	r3, [pc, #412]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 80038b2:	430a      	orrs	r2, r1
 80038b4:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80038b6:	4b66      	ldr	r3, [pc, #408]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	0adb      	lsrs	r3, r3, #11
 80038bc:	2207      	movs	r2, #7
 80038be:	4013      	ands	r3, r2
 80038c0:	4a68      	ldr	r2, [pc, #416]	@ (8003a64 <HAL_RCC_OscConfig+0x340>)
 80038c2:	40da      	lsrs	r2, r3
 80038c4:	4b68      	ldr	r3, [pc, #416]	@ (8003a68 <HAL_RCC_OscConfig+0x344>)
 80038c6:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80038c8:	4b68      	ldr	r3, [pc, #416]	@ (8003a6c <HAL_RCC_OscConfig+0x348>)
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	0018      	movs	r0, r3
 80038ce:	f7fe fa3d 	bl	8001d4c <HAL_InitTick>
 80038d2:	1e03      	subs	r3, r0, #0
 80038d4:	d051      	beq.n	800397a <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 80038d6:	2301      	movs	r3, #1
 80038d8:	e22c      	b.n	8003d34 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	68db      	ldr	r3, [r3, #12]
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d030      	beq.n	8003944 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80038e2:	4b5b      	ldr	r3, [pc, #364]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	4a5e      	ldr	r2, [pc, #376]	@ (8003a60 <HAL_RCC_OscConfig+0x33c>)
 80038e8:	4013      	ands	r3, r2
 80038ea:	0019      	movs	r1, r3
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	691a      	ldr	r2, [r3, #16]
 80038f0:	4b57      	ldr	r3, [pc, #348]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 80038f2:	430a      	orrs	r2, r1
 80038f4:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 80038f6:	4b56      	ldr	r3, [pc, #344]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 80038f8:	681a      	ldr	r2, [r3, #0]
 80038fa:	4b55      	ldr	r3, [pc, #340]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 80038fc:	2180      	movs	r1, #128	@ 0x80
 80038fe:	0049      	lsls	r1, r1, #1
 8003900:	430a      	orrs	r2, r1
 8003902:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003904:	f7fe fa7e 	bl	8001e04 <HAL_GetTick>
 8003908:	0003      	movs	r3, r0
 800390a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800390c:	e008      	b.n	8003920 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800390e:	f7fe fa79 	bl	8001e04 <HAL_GetTick>
 8003912:	0002      	movs	r2, r0
 8003914:	693b      	ldr	r3, [r7, #16]
 8003916:	1ad3      	subs	r3, r2, r3
 8003918:	2b02      	cmp	r3, #2
 800391a:	d901      	bls.n	8003920 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 800391c:	2303      	movs	r3, #3
 800391e:	e209      	b.n	8003d34 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003920:	4b4b      	ldr	r3, [pc, #300]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 8003922:	681a      	ldr	r2, [r3, #0]
 8003924:	2380      	movs	r3, #128	@ 0x80
 8003926:	00db      	lsls	r3, r3, #3
 8003928:	4013      	ands	r3, r2
 800392a:	d0f0      	beq.n	800390e <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800392c:	4b48      	ldr	r3, [pc, #288]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 800392e:	685b      	ldr	r3, [r3, #4]
 8003930:	4a4a      	ldr	r2, [pc, #296]	@ (8003a5c <HAL_RCC_OscConfig+0x338>)
 8003932:	4013      	ands	r3, r2
 8003934:	0019      	movs	r1, r3
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	695b      	ldr	r3, [r3, #20]
 800393a:	021a      	lsls	r2, r3, #8
 800393c:	4b44      	ldr	r3, [pc, #272]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 800393e:	430a      	orrs	r2, r1
 8003940:	605a      	str	r2, [r3, #4]
 8003942:	e01b      	b.n	800397c <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8003944:	4b42      	ldr	r3, [pc, #264]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 8003946:	681a      	ldr	r2, [r3, #0]
 8003948:	4b41      	ldr	r3, [pc, #260]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 800394a:	4949      	ldr	r1, [pc, #292]	@ (8003a70 <HAL_RCC_OscConfig+0x34c>)
 800394c:	400a      	ands	r2, r1
 800394e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003950:	f7fe fa58 	bl	8001e04 <HAL_GetTick>
 8003954:	0003      	movs	r3, r0
 8003956:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003958:	e008      	b.n	800396c <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800395a:	f7fe fa53 	bl	8001e04 <HAL_GetTick>
 800395e:	0002      	movs	r2, r0
 8003960:	693b      	ldr	r3, [r7, #16]
 8003962:	1ad3      	subs	r3, r2, r3
 8003964:	2b02      	cmp	r3, #2
 8003966:	d901      	bls.n	800396c <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8003968:	2303      	movs	r3, #3
 800396a:	e1e3      	b.n	8003d34 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800396c:	4b38      	ldr	r3, [pc, #224]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 800396e:	681a      	ldr	r2, [r3, #0]
 8003970:	2380      	movs	r3, #128	@ 0x80
 8003972:	00db      	lsls	r3, r3, #3
 8003974:	4013      	ands	r3, r2
 8003976:	d1f0      	bne.n	800395a <HAL_RCC_OscConfig+0x236>
 8003978:	e000      	b.n	800397c <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800397a:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	2208      	movs	r2, #8
 8003982:	4013      	ands	r3, r2
 8003984:	d047      	beq.n	8003a16 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8003986:	4b32      	ldr	r3, [pc, #200]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 8003988:	689b      	ldr	r3, [r3, #8]
 800398a:	2238      	movs	r2, #56	@ 0x38
 800398c:	4013      	ands	r3, r2
 800398e:	2b18      	cmp	r3, #24
 8003990:	d10a      	bne.n	80039a8 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8003992:	4b2f      	ldr	r3, [pc, #188]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 8003994:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003996:	2202      	movs	r2, #2
 8003998:	4013      	ands	r3, r2
 800399a:	d03c      	beq.n	8003a16 <HAL_RCC_OscConfig+0x2f2>
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	699b      	ldr	r3, [r3, #24]
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d138      	bne.n	8003a16 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 80039a4:	2301      	movs	r3, #1
 80039a6:	e1c5      	b.n	8003d34 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	699b      	ldr	r3, [r3, #24]
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d019      	beq.n	80039e4 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80039b0:	4b27      	ldr	r3, [pc, #156]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 80039b2:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80039b4:	4b26      	ldr	r3, [pc, #152]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 80039b6:	2101      	movs	r1, #1
 80039b8:	430a      	orrs	r2, r1
 80039ba:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039bc:	f7fe fa22 	bl	8001e04 <HAL_GetTick>
 80039c0:	0003      	movs	r3, r0
 80039c2:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80039c4:	e008      	b.n	80039d8 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80039c6:	f7fe fa1d 	bl	8001e04 <HAL_GetTick>
 80039ca:	0002      	movs	r2, r0
 80039cc:	693b      	ldr	r3, [r7, #16]
 80039ce:	1ad3      	subs	r3, r2, r3
 80039d0:	2b02      	cmp	r3, #2
 80039d2:	d901      	bls.n	80039d8 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 80039d4:	2303      	movs	r3, #3
 80039d6:	e1ad      	b.n	8003d34 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80039d8:	4b1d      	ldr	r3, [pc, #116]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 80039da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80039dc:	2202      	movs	r2, #2
 80039de:	4013      	ands	r3, r2
 80039e0:	d0f1      	beq.n	80039c6 <HAL_RCC_OscConfig+0x2a2>
 80039e2:	e018      	b.n	8003a16 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80039e4:	4b1a      	ldr	r3, [pc, #104]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 80039e6:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80039e8:	4b19      	ldr	r3, [pc, #100]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 80039ea:	2101      	movs	r1, #1
 80039ec:	438a      	bics	r2, r1
 80039ee:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039f0:	f7fe fa08 	bl	8001e04 <HAL_GetTick>
 80039f4:	0003      	movs	r3, r0
 80039f6:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80039f8:	e008      	b.n	8003a0c <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80039fa:	f7fe fa03 	bl	8001e04 <HAL_GetTick>
 80039fe:	0002      	movs	r2, r0
 8003a00:	693b      	ldr	r3, [r7, #16]
 8003a02:	1ad3      	subs	r3, r2, r3
 8003a04:	2b02      	cmp	r3, #2
 8003a06:	d901      	bls.n	8003a0c <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8003a08:	2303      	movs	r3, #3
 8003a0a:	e193      	b.n	8003d34 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003a0c:	4b10      	ldr	r3, [pc, #64]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 8003a0e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a10:	2202      	movs	r2, #2
 8003a12:	4013      	ands	r3, r2
 8003a14:	d1f1      	bne.n	80039fa <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	2204      	movs	r2, #4
 8003a1c:	4013      	ands	r3, r2
 8003a1e:	d100      	bne.n	8003a22 <HAL_RCC_OscConfig+0x2fe>
 8003a20:	e0c6      	b.n	8003bb0 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003a22:	231f      	movs	r3, #31
 8003a24:	18fb      	adds	r3, r7, r3
 8003a26:	2200      	movs	r2, #0
 8003a28:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8003a2a:	4b09      	ldr	r3, [pc, #36]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 8003a2c:	689b      	ldr	r3, [r3, #8]
 8003a2e:	2238      	movs	r2, #56	@ 0x38
 8003a30:	4013      	ands	r3, r2
 8003a32:	2b20      	cmp	r3, #32
 8003a34:	d11e      	bne.n	8003a74 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8003a36:	4b06      	ldr	r3, [pc, #24]	@ (8003a50 <HAL_RCC_OscConfig+0x32c>)
 8003a38:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a3a:	2202      	movs	r2, #2
 8003a3c:	4013      	ands	r3, r2
 8003a3e:	d100      	bne.n	8003a42 <HAL_RCC_OscConfig+0x31e>
 8003a40:	e0b6      	b.n	8003bb0 <HAL_RCC_OscConfig+0x48c>
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	689b      	ldr	r3, [r3, #8]
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d000      	beq.n	8003a4c <HAL_RCC_OscConfig+0x328>
 8003a4a:	e0b1      	b.n	8003bb0 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8003a4c:	2301      	movs	r3, #1
 8003a4e:	e171      	b.n	8003d34 <HAL_RCC_OscConfig+0x610>
 8003a50:	40021000 	.word	0x40021000
 8003a54:	fffeffff 	.word	0xfffeffff
 8003a58:	fffbffff 	.word	0xfffbffff
 8003a5c:	ffff80ff 	.word	0xffff80ff
 8003a60:	ffffc7ff 	.word	0xffffc7ff
 8003a64:	00f42400 	.word	0x00f42400
 8003a68:	20000004 	.word	0x20000004
 8003a6c:	20000008 	.word	0x20000008
 8003a70:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003a74:	4bb1      	ldr	r3, [pc, #708]	@ (8003d3c <HAL_RCC_OscConfig+0x618>)
 8003a76:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003a78:	2380      	movs	r3, #128	@ 0x80
 8003a7a:	055b      	lsls	r3, r3, #21
 8003a7c:	4013      	ands	r3, r2
 8003a7e:	d101      	bne.n	8003a84 <HAL_RCC_OscConfig+0x360>
 8003a80:	2301      	movs	r3, #1
 8003a82:	e000      	b.n	8003a86 <HAL_RCC_OscConfig+0x362>
 8003a84:	2300      	movs	r3, #0
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d011      	beq.n	8003aae <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8003a8a:	4bac      	ldr	r3, [pc, #688]	@ (8003d3c <HAL_RCC_OscConfig+0x618>)
 8003a8c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003a8e:	4bab      	ldr	r3, [pc, #684]	@ (8003d3c <HAL_RCC_OscConfig+0x618>)
 8003a90:	2180      	movs	r1, #128	@ 0x80
 8003a92:	0549      	lsls	r1, r1, #21
 8003a94:	430a      	orrs	r2, r1
 8003a96:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003a98:	4ba8      	ldr	r3, [pc, #672]	@ (8003d3c <HAL_RCC_OscConfig+0x618>)
 8003a9a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003a9c:	2380      	movs	r3, #128	@ 0x80
 8003a9e:	055b      	lsls	r3, r3, #21
 8003aa0:	4013      	ands	r3, r2
 8003aa2:	60fb      	str	r3, [r7, #12]
 8003aa4:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8003aa6:	231f      	movs	r3, #31
 8003aa8:	18fb      	adds	r3, r7, r3
 8003aaa:	2201      	movs	r2, #1
 8003aac:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003aae:	4ba4      	ldr	r3, [pc, #656]	@ (8003d40 <HAL_RCC_OscConfig+0x61c>)
 8003ab0:	681a      	ldr	r2, [r3, #0]
 8003ab2:	2380      	movs	r3, #128	@ 0x80
 8003ab4:	005b      	lsls	r3, r3, #1
 8003ab6:	4013      	ands	r3, r2
 8003ab8:	d11a      	bne.n	8003af0 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003aba:	4ba1      	ldr	r3, [pc, #644]	@ (8003d40 <HAL_RCC_OscConfig+0x61c>)
 8003abc:	681a      	ldr	r2, [r3, #0]
 8003abe:	4ba0      	ldr	r3, [pc, #640]	@ (8003d40 <HAL_RCC_OscConfig+0x61c>)
 8003ac0:	2180      	movs	r1, #128	@ 0x80
 8003ac2:	0049      	lsls	r1, r1, #1
 8003ac4:	430a      	orrs	r2, r1
 8003ac6:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8003ac8:	f7fe f99c 	bl	8001e04 <HAL_GetTick>
 8003acc:	0003      	movs	r3, r0
 8003ace:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003ad0:	e008      	b.n	8003ae4 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ad2:	f7fe f997 	bl	8001e04 <HAL_GetTick>
 8003ad6:	0002      	movs	r2, r0
 8003ad8:	693b      	ldr	r3, [r7, #16]
 8003ada:	1ad3      	subs	r3, r2, r3
 8003adc:	2b02      	cmp	r3, #2
 8003ade:	d901      	bls.n	8003ae4 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8003ae0:	2303      	movs	r3, #3
 8003ae2:	e127      	b.n	8003d34 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003ae4:	4b96      	ldr	r3, [pc, #600]	@ (8003d40 <HAL_RCC_OscConfig+0x61c>)
 8003ae6:	681a      	ldr	r2, [r3, #0]
 8003ae8:	2380      	movs	r3, #128	@ 0x80
 8003aea:	005b      	lsls	r3, r3, #1
 8003aec:	4013      	ands	r3, r2
 8003aee:	d0f0      	beq.n	8003ad2 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	689b      	ldr	r3, [r3, #8]
 8003af4:	2b01      	cmp	r3, #1
 8003af6:	d106      	bne.n	8003b06 <HAL_RCC_OscConfig+0x3e2>
 8003af8:	4b90      	ldr	r3, [pc, #576]	@ (8003d3c <HAL_RCC_OscConfig+0x618>)
 8003afa:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003afc:	4b8f      	ldr	r3, [pc, #572]	@ (8003d3c <HAL_RCC_OscConfig+0x618>)
 8003afe:	2101      	movs	r1, #1
 8003b00:	430a      	orrs	r2, r1
 8003b02:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003b04:	e01c      	b.n	8003b40 <HAL_RCC_OscConfig+0x41c>
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	689b      	ldr	r3, [r3, #8]
 8003b0a:	2b05      	cmp	r3, #5
 8003b0c:	d10c      	bne.n	8003b28 <HAL_RCC_OscConfig+0x404>
 8003b0e:	4b8b      	ldr	r3, [pc, #556]	@ (8003d3c <HAL_RCC_OscConfig+0x618>)
 8003b10:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003b12:	4b8a      	ldr	r3, [pc, #552]	@ (8003d3c <HAL_RCC_OscConfig+0x618>)
 8003b14:	2104      	movs	r1, #4
 8003b16:	430a      	orrs	r2, r1
 8003b18:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003b1a:	4b88      	ldr	r3, [pc, #544]	@ (8003d3c <HAL_RCC_OscConfig+0x618>)
 8003b1c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003b1e:	4b87      	ldr	r3, [pc, #540]	@ (8003d3c <HAL_RCC_OscConfig+0x618>)
 8003b20:	2101      	movs	r1, #1
 8003b22:	430a      	orrs	r2, r1
 8003b24:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003b26:	e00b      	b.n	8003b40 <HAL_RCC_OscConfig+0x41c>
 8003b28:	4b84      	ldr	r3, [pc, #528]	@ (8003d3c <HAL_RCC_OscConfig+0x618>)
 8003b2a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003b2c:	4b83      	ldr	r3, [pc, #524]	@ (8003d3c <HAL_RCC_OscConfig+0x618>)
 8003b2e:	2101      	movs	r1, #1
 8003b30:	438a      	bics	r2, r1
 8003b32:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003b34:	4b81      	ldr	r3, [pc, #516]	@ (8003d3c <HAL_RCC_OscConfig+0x618>)
 8003b36:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003b38:	4b80      	ldr	r3, [pc, #512]	@ (8003d3c <HAL_RCC_OscConfig+0x618>)
 8003b3a:	2104      	movs	r1, #4
 8003b3c:	438a      	bics	r2, r1
 8003b3e:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	689b      	ldr	r3, [r3, #8]
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d014      	beq.n	8003b72 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b48:	f7fe f95c 	bl	8001e04 <HAL_GetTick>
 8003b4c:	0003      	movs	r3, r0
 8003b4e:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003b50:	e009      	b.n	8003b66 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b52:	f7fe f957 	bl	8001e04 <HAL_GetTick>
 8003b56:	0002      	movs	r2, r0
 8003b58:	693b      	ldr	r3, [r7, #16]
 8003b5a:	1ad3      	subs	r3, r2, r3
 8003b5c:	4a79      	ldr	r2, [pc, #484]	@ (8003d44 <HAL_RCC_OscConfig+0x620>)
 8003b5e:	4293      	cmp	r3, r2
 8003b60:	d901      	bls.n	8003b66 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8003b62:	2303      	movs	r3, #3
 8003b64:	e0e6      	b.n	8003d34 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003b66:	4b75      	ldr	r3, [pc, #468]	@ (8003d3c <HAL_RCC_OscConfig+0x618>)
 8003b68:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b6a:	2202      	movs	r2, #2
 8003b6c:	4013      	ands	r3, r2
 8003b6e:	d0f0      	beq.n	8003b52 <HAL_RCC_OscConfig+0x42e>
 8003b70:	e013      	b.n	8003b9a <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b72:	f7fe f947 	bl	8001e04 <HAL_GetTick>
 8003b76:	0003      	movs	r3, r0
 8003b78:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003b7a:	e009      	b.n	8003b90 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b7c:	f7fe f942 	bl	8001e04 <HAL_GetTick>
 8003b80:	0002      	movs	r2, r0
 8003b82:	693b      	ldr	r3, [r7, #16]
 8003b84:	1ad3      	subs	r3, r2, r3
 8003b86:	4a6f      	ldr	r2, [pc, #444]	@ (8003d44 <HAL_RCC_OscConfig+0x620>)
 8003b88:	4293      	cmp	r3, r2
 8003b8a:	d901      	bls.n	8003b90 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8003b8c:	2303      	movs	r3, #3
 8003b8e:	e0d1      	b.n	8003d34 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003b90:	4b6a      	ldr	r3, [pc, #424]	@ (8003d3c <HAL_RCC_OscConfig+0x618>)
 8003b92:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b94:	2202      	movs	r2, #2
 8003b96:	4013      	ands	r3, r2
 8003b98:	d1f0      	bne.n	8003b7c <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8003b9a:	231f      	movs	r3, #31
 8003b9c:	18fb      	adds	r3, r7, r3
 8003b9e:	781b      	ldrb	r3, [r3, #0]
 8003ba0:	2b01      	cmp	r3, #1
 8003ba2:	d105      	bne.n	8003bb0 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8003ba4:	4b65      	ldr	r3, [pc, #404]	@ (8003d3c <HAL_RCC_OscConfig+0x618>)
 8003ba6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003ba8:	4b64      	ldr	r3, [pc, #400]	@ (8003d3c <HAL_RCC_OscConfig+0x618>)
 8003baa:	4967      	ldr	r1, [pc, #412]	@ (8003d48 <HAL_RCC_OscConfig+0x624>)
 8003bac:	400a      	ands	r2, r1
 8003bae:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	69db      	ldr	r3, [r3, #28]
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d100      	bne.n	8003bba <HAL_RCC_OscConfig+0x496>
 8003bb8:	e0bb      	b.n	8003d32 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003bba:	4b60      	ldr	r3, [pc, #384]	@ (8003d3c <HAL_RCC_OscConfig+0x618>)
 8003bbc:	689b      	ldr	r3, [r3, #8]
 8003bbe:	2238      	movs	r2, #56	@ 0x38
 8003bc0:	4013      	ands	r3, r2
 8003bc2:	2b10      	cmp	r3, #16
 8003bc4:	d100      	bne.n	8003bc8 <HAL_RCC_OscConfig+0x4a4>
 8003bc6:	e07b      	b.n	8003cc0 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	69db      	ldr	r3, [r3, #28]
 8003bcc:	2b02      	cmp	r3, #2
 8003bce:	d156      	bne.n	8003c7e <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003bd0:	4b5a      	ldr	r3, [pc, #360]	@ (8003d3c <HAL_RCC_OscConfig+0x618>)
 8003bd2:	681a      	ldr	r2, [r3, #0]
 8003bd4:	4b59      	ldr	r3, [pc, #356]	@ (8003d3c <HAL_RCC_OscConfig+0x618>)
 8003bd6:	495d      	ldr	r1, [pc, #372]	@ (8003d4c <HAL_RCC_OscConfig+0x628>)
 8003bd8:	400a      	ands	r2, r1
 8003bda:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bdc:	f7fe f912 	bl	8001e04 <HAL_GetTick>
 8003be0:	0003      	movs	r3, r0
 8003be2:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003be4:	e008      	b.n	8003bf8 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003be6:	f7fe f90d 	bl	8001e04 <HAL_GetTick>
 8003bea:	0002      	movs	r2, r0
 8003bec:	693b      	ldr	r3, [r7, #16]
 8003bee:	1ad3      	subs	r3, r2, r3
 8003bf0:	2b02      	cmp	r3, #2
 8003bf2:	d901      	bls.n	8003bf8 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8003bf4:	2303      	movs	r3, #3
 8003bf6:	e09d      	b.n	8003d34 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003bf8:	4b50      	ldr	r3, [pc, #320]	@ (8003d3c <HAL_RCC_OscConfig+0x618>)
 8003bfa:	681a      	ldr	r2, [r3, #0]
 8003bfc:	2380      	movs	r3, #128	@ 0x80
 8003bfe:	049b      	lsls	r3, r3, #18
 8003c00:	4013      	ands	r3, r2
 8003c02:	d1f0      	bne.n	8003be6 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003c04:	4b4d      	ldr	r3, [pc, #308]	@ (8003d3c <HAL_RCC_OscConfig+0x618>)
 8003c06:	68db      	ldr	r3, [r3, #12]
 8003c08:	4a51      	ldr	r2, [pc, #324]	@ (8003d50 <HAL_RCC_OscConfig+0x62c>)
 8003c0a:	4013      	ands	r3, r2
 8003c0c:	0019      	movs	r1, r3
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	6a1a      	ldr	r2, [r3, #32]
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c16:	431a      	orrs	r2, r3
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c1c:	021b      	lsls	r3, r3, #8
 8003c1e:	431a      	orrs	r2, r3
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c24:	431a      	orrs	r2, r3
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c2a:	431a      	orrs	r2, r3
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c30:	431a      	orrs	r2, r3
 8003c32:	4b42      	ldr	r3, [pc, #264]	@ (8003d3c <HAL_RCC_OscConfig+0x618>)
 8003c34:	430a      	orrs	r2, r1
 8003c36:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003c38:	4b40      	ldr	r3, [pc, #256]	@ (8003d3c <HAL_RCC_OscConfig+0x618>)
 8003c3a:	681a      	ldr	r2, [r3, #0]
 8003c3c:	4b3f      	ldr	r3, [pc, #252]	@ (8003d3c <HAL_RCC_OscConfig+0x618>)
 8003c3e:	2180      	movs	r1, #128	@ 0x80
 8003c40:	0449      	lsls	r1, r1, #17
 8003c42:	430a      	orrs	r2, r1
 8003c44:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8003c46:	4b3d      	ldr	r3, [pc, #244]	@ (8003d3c <HAL_RCC_OscConfig+0x618>)
 8003c48:	68da      	ldr	r2, [r3, #12]
 8003c4a:	4b3c      	ldr	r3, [pc, #240]	@ (8003d3c <HAL_RCC_OscConfig+0x618>)
 8003c4c:	2180      	movs	r1, #128	@ 0x80
 8003c4e:	0549      	lsls	r1, r1, #21
 8003c50:	430a      	orrs	r2, r1
 8003c52:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c54:	f7fe f8d6 	bl	8001e04 <HAL_GetTick>
 8003c58:	0003      	movs	r3, r0
 8003c5a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003c5c:	e008      	b.n	8003c70 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c5e:	f7fe f8d1 	bl	8001e04 <HAL_GetTick>
 8003c62:	0002      	movs	r2, r0
 8003c64:	693b      	ldr	r3, [r7, #16]
 8003c66:	1ad3      	subs	r3, r2, r3
 8003c68:	2b02      	cmp	r3, #2
 8003c6a:	d901      	bls.n	8003c70 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8003c6c:	2303      	movs	r3, #3
 8003c6e:	e061      	b.n	8003d34 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003c70:	4b32      	ldr	r3, [pc, #200]	@ (8003d3c <HAL_RCC_OscConfig+0x618>)
 8003c72:	681a      	ldr	r2, [r3, #0]
 8003c74:	2380      	movs	r3, #128	@ 0x80
 8003c76:	049b      	lsls	r3, r3, #18
 8003c78:	4013      	ands	r3, r2
 8003c7a:	d0f0      	beq.n	8003c5e <HAL_RCC_OscConfig+0x53a>
 8003c7c:	e059      	b.n	8003d32 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c7e:	4b2f      	ldr	r3, [pc, #188]	@ (8003d3c <HAL_RCC_OscConfig+0x618>)
 8003c80:	681a      	ldr	r2, [r3, #0]
 8003c82:	4b2e      	ldr	r3, [pc, #184]	@ (8003d3c <HAL_RCC_OscConfig+0x618>)
 8003c84:	4931      	ldr	r1, [pc, #196]	@ (8003d4c <HAL_RCC_OscConfig+0x628>)
 8003c86:	400a      	ands	r2, r1
 8003c88:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c8a:	f7fe f8bb 	bl	8001e04 <HAL_GetTick>
 8003c8e:	0003      	movs	r3, r0
 8003c90:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003c92:	e008      	b.n	8003ca6 <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c94:	f7fe f8b6 	bl	8001e04 <HAL_GetTick>
 8003c98:	0002      	movs	r2, r0
 8003c9a:	693b      	ldr	r3, [r7, #16]
 8003c9c:	1ad3      	subs	r3, r2, r3
 8003c9e:	2b02      	cmp	r3, #2
 8003ca0:	d901      	bls.n	8003ca6 <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8003ca2:	2303      	movs	r3, #3
 8003ca4:	e046      	b.n	8003d34 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003ca6:	4b25      	ldr	r3, [pc, #148]	@ (8003d3c <HAL_RCC_OscConfig+0x618>)
 8003ca8:	681a      	ldr	r2, [r3, #0]
 8003caa:	2380      	movs	r3, #128	@ 0x80
 8003cac:	049b      	lsls	r3, r3, #18
 8003cae:	4013      	ands	r3, r2
 8003cb0:	d1f0      	bne.n	8003c94 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8003cb2:	4b22      	ldr	r3, [pc, #136]	@ (8003d3c <HAL_RCC_OscConfig+0x618>)
 8003cb4:	68da      	ldr	r2, [r3, #12]
 8003cb6:	4b21      	ldr	r3, [pc, #132]	@ (8003d3c <HAL_RCC_OscConfig+0x618>)
 8003cb8:	4926      	ldr	r1, [pc, #152]	@ (8003d54 <HAL_RCC_OscConfig+0x630>)
 8003cba:	400a      	ands	r2, r1
 8003cbc:	60da      	str	r2, [r3, #12]
 8003cbe:	e038      	b.n	8003d32 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	69db      	ldr	r3, [r3, #28]
 8003cc4:	2b01      	cmp	r3, #1
 8003cc6:	d101      	bne.n	8003ccc <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8003cc8:	2301      	movs	r3, #1
 8003cca:	e033      	b.n	8003d34 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8003ccc:	4b1b      	ldr	r3, [pc, #108]	@ (8003d3c <HAL_RCC_OscConfig+0x618>)
 8003cce:	68db      	ldr	r3, [r3, #12]
 8003cd0:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003cd2:	697b      	ldr	r3, [r7, #20]
 8003cd4:	2203      	movs	r2, #3
 8003cd6:	401a      	ands	r2, r3
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	6a1b      	ldr	r3, [r3, #32]
 8003cdc:	429a      	cmp	r2, r3
 8003cde:	d126      	bne.n	8003d2e <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003ce0:	697b      	ldr	r3, [r7, #20]
 8003ce2:	2270      	movs	r2, #112	@ 0x70
 8003ce4:	401a      	ands	r2, r3
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003cea:	429a      	cmp	r2, r3
 8003cec:	d11f      	bne.n	8003d2e <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003cee:	697a      	ldr	r2, [r7, #20]
 8003cf0:	23fe      	movs	r3, #254	@ 0xfe
 8003cf2:	01db      	lsls	r3, r3, #7
 8003cf4:	401a      	ands	r2, r3
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cfa:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003cfc:	429a      	cmp	r2, r3
 8003cfe:	d116      	bne.n	8003d2e <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003d00:	697a      	ldr	r2, [r7, #20]
 8003d02:	23f8      	movs	r3, #248	@ 0xf8
 8003d04:	039b      	lsls	r3, r3, #14
 8003d06:	401a      	ands	r2, r3
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003d0c:	429a      	cmp	r2, r3
 8003d0e:	d10e      	bne.n	8003d2e <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8003d10:	697a      	ldr	r2, [r7, #20]
 8003d12:	23e0      	movs	r3, #224	@ 0xe0
 8003d14:	051b      	lsls	r3, r3, #20
 8003d16:	401a      	ands	r2, r3
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003d1c:	429a      	cmp	r2, r3
 8003d1e:	d106      	bne.n	8003d2e <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8003d20:	697b      	ldr	r3, [r7, #20]
 8003d22:	0f5b      	lsrs	r3, r3, #29
 8003d24:	075a      	lsls	r2, r3, #29
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8003d2a:	429a      	cmp	r2, r3
 8003d2c:	d001      	beq.n	8003d32 <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8003d2e:	2301      	movs	r3, #1
 8003d30:	e000      	b.n	8003d34 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8003d32:	2300      	movs	r3, #0
}
 8003d34:	0018      	movs	r0, r3
 8003d36:	46bd      	mov	sp, r7
 8003d38:	b008      	add	sp, #32
 8003d3a:	bd80      	pop	{r7, pc}
 8003d3c:	40021000 	.word	0x40021000
 8003d40:	40007000 	.word	0x40007000
 8003d44:	00001388 	.word	0x00001388
 8003d48:	efffffff 	.word	0xefffffff
 8003d4c:	feffffff 	.word	0xfeffffff
 8003d50:	11c1808c 	.word	0x11c1808c
 8003d54:	eefefffc 	.word	0xeefefffc

08003d58 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003d58:	b580      	push	{r7, lr}
 8003d5a:	b084      	sub	sp, #16
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	6078      	str	r0, [r7, #4]
 8003d60:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d101      	bne.n	8003d6c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003d68:	2301      	movs	r3, #1
 8003d6a:	e0e9      	b.n	8003f40 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003d6c:	4b76      	ldr	r3, [pc, #472]	@ (8003f48 <HAL_RCC_ClockConfig+0x1f0>)
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	2207      	movs	r2, #7
 8003d72:	4013      	ands	r3, r2
 8003d74:	683a      	ldr	r2, [r7, #0]
 8003d76:	429a      	cmp	r2, r3
 8003d78:	d91e      	bls.n	8003db8 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d7a:	4b73      	ldr	r3, [pc, #460]	@ (8003f48 <HAL_RCC_ClockConfig+0x1f0>)
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	2207      	movs	r2, #7
 8003d80:	4393      	bics	r3, r2
 8003d82:	0019      	movs	r1, r3
 8003d84:	4b70      	ldr	r3, [pc, #448]	@ (8003f48 <HAL_RCC_ClockConfig+0x1f0>)
 8003d86:	683a      	ldr	r2, [r7, #0]
 8003d88:	430a      	orrs	r2, r1
 8003d8a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003d8c:	f7fe f83a 	bl	8001e04 <HAL_GetTick>
 8003d90:	0003      	movs	r3, r0
 8003d92:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003d94:	e009      	b.n	8003daa <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003d96:	f7fe f835 	bl	8001e04 <HAL_GetTick>
 8003d9a:	0002      	movs	r2, r0
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	1ad3      	subs	r3, r2, r3
 8003da0:	4a6a      	ldr	r2, [pc, #424]	@ (8003f4c <HAL_RCC_ClockConfig+0x1f4>)
 8003da2:	4293      	cmp	r3, r2
 8003da4:	d901      	bls.n	8003daa <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8003da6:	2303      	movs	r3, #3
 8003da8:	e0ca      	b.n	8003f40 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003daa:	4b67      	ldr	r3, [pc, #412]	@ (8003f48 <HAL_RCC_ClockConfig+0x1f0>)
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	2207      	movs	r2, #7
 8003db0:	4013      	ands	r3, r2
 8003db2:	683a      	ldr	r2, [r7, #0]
 8003db4:	429a      	cmp	r2, r3
 8003db6:	d1ee      	bne.n	8003d96 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	2202      	movs	r2, #2
 8003dbe:	4013      	ands	r3, r2
 8003dc0:	d015      	beq.n	8003dee <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	2204      	movs	r2, #4
 8003dc8:	4013      	ands	r3, r2
 8003dca:	d006      	beq.n	8003dda <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8003dcc:	4b60      	ldr	r3, [pc, #384]	@ (8003f50 <HAL_RCC_ClockConfig+0x1f8>)
 8003dce:	689a      	ldr	r2, [r3, #8]
 8003dd0:	4b5f      	ldr	r3, [pc, #380]	@ (8003f50 <HAL_RCC_ClockConfig+0x1f8>)
 8003dd2:	21e0      	movs	r1, #224	@ 0xe0
 8003dd4:	01c9      	lsls	r1, r1, #7
 8003dd6:	430a      	orrs	r2, r1
 8003dd8:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003dda:	4b5d      	ldr	r3, [pc, #372]	@ (8003f50 <HAL_RCC_ClockConfig+0x1f8>)
 8003ddc:	689b      	ldr	r3, [r3, #8]
 8003dde:	4a5d      	ldr	r2, [pc, #372]	@ (8003f54 <HAL_RCC_ClockConfig+0x1fc>)
 8003de0:	4013      	ands	r3, r2
 8003de2:	0019      	movs	r1, r3
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	689a      	ldr	r2, [r3, #8]
 8003de8:	4b59      	ldr	r3, [pc, #356]	@ (8003f50 <HAL_RCC_ClockConfig+0x1f8>)
 8003dea:	430a      	orrs	r2, r1
 8003dec:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	2201      	movs	r2, #1
 8003df4:	4013      	ands	r3, r2
 8003df6:	d057      	beq.n	8003ea8 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	685b      	ldr	r3, [r3, #4]
 8003dfc:	2b01      	cmp	r3, #1
 8003dfe:	d107      	bne.n	8003e10 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003e00:	4b53      	ldr	r3, [pc, #332]	@ (8003f50 <HAL_RCC_ClockConfig+0x1f8>)
 8003e02:	681a      	ldr	r2, [r3, #0]
 8003e04:	2380      	movs	r3, #128	@ 0x80
 8003e06:	029b      	lsls	r3, r3, #10
 8003e08:	4013      	ands	r3, r2
 8003e0a:	d12b      	bne.n	8003e64 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003e0c:	2301      	movs	r3, #1
 8003e0e:	e097      	b.n	8003f40 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	685b      	ldr	r3, [r3, #4]
 8003e14:	2b02      	cmp	r3, #2
 8003e16:	d107      	bne.n	8003e28 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003e18:	4b4d      	ldr	r3, [pc, #308]	@ (8003f50 <HAL_RCC_ClockConfig+0x1f8>)
 8003e1a:	681a      	ldr	r2, [r3, #0]
 8003e1c:	2380      	movs	r3, #128	@ 0x80
 8003e1e:	049b      	lsls	r3, r3, #18
 8003e20:	4013      	ands	r3, r2
 8003e22:	d11f      	bne.n	8003e64 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003e24:	2301      	movs	r3, #1
 8003e26:	e08b      	b.n	8003f40 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	685b      	ldr	r3, [r3, #4]
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d107      	bne.n	8003e40 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003e30:	4b47      	ldr	r3, [pc, #284]	@ (8003f50 <HAL_RCC_ClockConfig+0x1f8>)
 8003e32:	681a      	ldr	r2, [r3, #0]
 8003e34:	2380      	movs	r3, #128	@ 0x80
 8003e36:	00db      	lsls	r3, r3, #3
 8003e38:	4013      	ands	r3, r2
 8003e3a:	d113      	bne.n	8003e64 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003e3c:	2301      	movs	r3, #1
 8003e3e:	e07f      	b.n	8003f40 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	685b      	ldr	r3, [r3, #4]
 8003e44:	2b03      	cmp	r3, #3
 8003e46:	d106      	bne.n	8003e56 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003e48:	4b41      	ldr	r3, [pc, #260]	@ (8003f50 <HAL_RCC_ClockConfig+0x1f8>)
 8003e4a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e4c:	2202      	movs	r2, #2
 8003e4e:	4013      	ands	r3, r2
 8003e50:	d108      	bne.n	8003e64 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003e52:	2301      	movs	r3, #1
 8003e54:	e074      	b.n	8003f40 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003e56:	4b3e      	ldr	r3, [pc, #248]	@ (8003f50 <HAL_RCC_ClockConfig+0x1f8>)
 8003e58:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e5a:	2202      	movs	r2, #2
 8003e5c:	4013      	ands	r3, r2
 8003e5e:	d101      	bne.n	8003e64 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003e60:	2301      	movs	r3, #1
 8003e62:	e06d      	b.n	8003f40 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003e64:	4b3a      	ldr	r3, [pc, #232]	@ (8003f50 <HAL_RCC_ClockConfig+0x1f8>)
 8003e66:	689b      	ldr	r3, [r3, #8]
 8003e68:	2207      	movs	r2, #7
 8003e6a:	4393      	bics	r3, r2
 8003e6c:	0019      	movs	r1, r3
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	685a      	ldr	r2, [r3, #4]
 8003e72:	4b37      	ldr	r3, [pc, #220]	@ (8003f50 <HAL_RCC_ClockConfig+0x1f8>)
 8003e74:	430a      	orrs	r2, r1
 8003e76:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003e78:	f7fd ffc4 	bl	8001e04 <HAL_GetTick>
 8003e7c:	0003      	movs	r3, r0
 8003e7e:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e80:	e009      	b.n	8003e96 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e82:	f7fd ffbf 	bl	8001e04 <HAL_GetTick>
 8003e86:	0002      	movs	r2, r0
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	1ad3      	subs	r3, r2, r3
 8003e8c:	4a2f      	ldr	r2, [pc, #188]	@ (8003f4c <HAL_RCC_ClockConfig+0x1f4>)
 8003e8e:	4293      	cmp	r3, r2
 8003e90:	d901      	bls.n	8003e96 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8003e92:	2303      	movs	r3, #3
 8003e94:	e054      	b.n	8003f40 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e96:	4b2e      	ldr	r3, [pc, #184]	@ (8003f50 <HAL_RCC_ClockConfig+0x1f8>)
 8003e98:	689b      	ldr	r3, [r3, #8]
 8003e9a:	2238      	movs	r2, #56	@ 0x38
 8003e9c:	401a      	ands	r2, r3
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	685b      	ldr	r3, [r3, #4]
 8003ea2:	00db      	lsls	r3, r3, #3
 8003ea4:	429a      	cmp	r2, r3
 8003ea6:	d1ec      	bne.n	8003e82 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003ea8:	4b27      	ldr	r3, [pc, #156]	@ (8003f48 <HAL_RCC_ClockConfig+0x1f0>)
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	2207      	movs	r2, #7
 8003eae:	4013      	ands	r3, r2
 8003eb0:	683a      	ldr	r2, [r7, #0]
 8003eb2:	429a      	cmp	r2, r3
 8003eb4:	d21e      	bcs.n	8003ef4 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003eb6:	4b24      	ldr	r3, [pc, #144]	@ (8003f48 <HAL_RCC_ClockConfig+0x1f0>)
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	2207      	movs	r2, #7
 8003ebc:	4393      	bics	r3, r2
 8003ebe:	0019      	movs	r1, r3
 8003ec0:	4b21      	ldr	r3, [pc, #132]	@ (8003f48 <HAL_RCC_ClockConfig+0x1f0>)
 8003ec2:	683a      	ldr	r2, [r7, #0]
 8003ec4:	430a      	orrs	r2, r1
 8003ec6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003ec8:	f7fd ff9c 	bl	8001e04 <HAL_GetTick>
 8003ecc:	0003      	movs	r3, r0
 8003ece:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003ed0:	e009      	b.n	8003ee6 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ed2:	f7fd ff97 	bl	8001e04 <HAL_GetTick>
 8003ed6:	0002      	movs	r2, r0
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	1ad3      	subs	r3, r2, r3
 8003edc:	4a1b      	ldr	r2, [pc, #108]	@ (8003f4c <HAL_RCC_ClockConfig+0x1f4>)
 8003ede:	4293      	cmp	r3, r2
 8003ee0:	d901      	bls.n	8003ee6 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8003ee2:	2303      	movs	r3, #3
 8003ee4:	e02c      	b.n	8003f40 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003ee6:	4b18      	ldr	r3, [pc, #96]	@ (8003f48 <HAL_RCC_ClockConfig+0x1f0>)
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	2207      	movs	r2, #7
 8003eec:	4013      	ands	r3, r2
 8003eee:	683a      	ldr	r2, [r7, #0]
 8003ef0:	429a      	cmp	r2, r3
 8003ef2:	d1ee      	bne.n	8003ed2 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	2204      	movs	r2, #4
 8003efa:	4013      	ands	r3, r2
 8003efc:	d009      	beq.n	8003f12 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8003efe:	4b14      	ldr	r3, [pc, #80]	@ (8003f50 <HAL_RCC_ClockConfig+0x1f8>)
 8003f00:	689b      	ldr	r3, [r3, #8]
 8003f02:	4a15      	ldr	r2, [pc, #84]	@ (8003f58 <HAL_RCC_ClockConfig+0x200>)
 8003f04:	4013      	ands	r3, r2
 8003f06:	0019      	movs	r1, r3
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	68da      	ldr	r2, [r3, #12]
 8003f0c:	4b10      	ldr	r3, [pc, #64]	@ (8003f50 <HAL_RCC_ClockConfig+0x1f8>)
 8003f0e:	430a      	orrs	r2, r1
 8003f10:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8003f12:	f000 f829 	bl	8003f68 <HAL_RCC_GetSysClockFreq>
 8003f16:	0001      	movs	r1, r0
 8003f18:	4b0d      	ldr	r3, [pc, #52]	@ (8003f50 <HAL_RCC_ClockConfig+0x1f8>)
 8003f1a:	689b      	ldr	r3, [r3, #8]
 8003f1c:	0a1b      	lsrs	r3, r3, #8
 8003f1e:	220f      	movs	r2, #15
 8003f20:	401a      	ands	r2, r3
 8003f22:	4b0e      	ldr	r3, [pc, #56]	@ (8003f5c <HAL_RCC_ClockConfig+0x204>)
 8003f24:	0092      	lsls	r2, r2, #2
 8003f26:	58d3      	ldr	r3, [r2, r3]
 8003f28:	221f      	movs	r2, #31
 8003f2a:	4013      	ands	r3, r2
 8003f2c:	000a      	movs	r2, r1
 8003f2e:	40da      	lsrs	r2, r3
 8003f30:	4b0b      	ldr	r3, [pc, #44]	@ (8003f60 <HAL_RCC_ClockConfig+0x208>)
 8003f32:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003f34:	4b0b      	ldr	r3, [pc, #44]	@ (8003f64 <HAL_RCC_ClockConfig+0x20c>)
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	0018      	movs	r0, r3
 8003f3a:	f7fd ff07 	bl	8001d4c <HAL_InitTick>
 8003f3e:	0003      	movs	r3, r0
}
 8003f40:	0018      	movs	r0, r3
 8003f42:	46bd      	mov	sp, r7
 8003f44:	b004      	add	sp, #16
 8003f46:	bd80      	pop	{r7, pc}
 8003f48:	40022000 	.word	0x40022000
 8003f4c:	00001388 	.word	0x00001388
 8003f50:	40021000 	.word	0x40021000
 8003f54:	fffff0ff 	.word	0xfffff0ff
 8003f58:	ffff8fff 	.word	0xffff8fff
 8003f5c:	08006ad0 	.word	0x08006ad0
 8003f60:	20000004 	.word	0x20000004
 8003f64:	20000008 	.word	0x20000008

08003f68 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003f68:	b580      	push	{r7, lr}
 8003f6a:	b086      	sub	sp, #24
 8003f6c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003f6e:	4b3c      	ldr	r3, [pc, #240]	@ (8004060 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003f70:	689b      	ldr	r3, [r3, #8]
 8003f72:	2238      	movs	r2, #56	@ 0x38
 8003f74:	4013      	ands	r3, r2
 8003f76:	d10f      	bne.n	8003f98 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8003f78:	4b39      	ldr	r3, [pc, #228]	@ (8004060 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	0adb      	lsrs	r3, r3, #11
 8003f7e:	2207      	movs	r2, #7
 8003f80:	4013      	ands	r3, r2
 8003f82:	2201      	movs	r2, #1
 8003f84:	409a      	lsls	r2, r3
 8003f86:	0013      	movs	r3, r2
 8003f88:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8003f8a:	6839      	ldr	r1, [r7, #0]
 8003f8c:	4835      	ldr	r0, [pc, #212]	@ (8004064 <HAL_RCC_GetSysClockFreq+0xfc>)
 8003f8e:	f7fc f8b9 	bl	8000104 <__udivsi3>
 8003f92:	0003      	movs	r3, r0
 8003f94:	613b      	str	r3, [r7, #16]
 8003f96:	e05d      	b.n	8004054 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003f98:	4b31      	ldr	r3, [pc, #196]	@ (8004060 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003f9a:	689b      	ldr	r3, [r3, #8]
 8003f9c:	2238      	movs	r2, #56	@ 0x38
 8003f9e:	4013      	ands	r3, r2
 8003fa0:	2b08      	cmp	r3, #8
 8003fa2:	d102      	bne.n	8003faa <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003fa4:	4b30      	ldr	r3, [pc, #192]	@ (8004068 <HAL_RCC_GetSysClockFreq+0x100>)
 8003fa6:	613b      	str	r3, [r7, #16]
 8003fa8:	e054      	b.n	8004054 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003faa:	4b2d      	ldr	r3, [pc, #180]	@ (8004060 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003fac:	689b      	ldr	r3, [r3, #8]
 8003fae:	2238      	movs	r2, #56	@ 0x38
 8003fb0:	4013      	ands	r3, r2
 8003fb2:	2b10      	cmp	r3, #16
 8003fb4:	d138      	bne.n	8004028 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8003fb6:	4b2a      	ldr	r3, [pc, #168]	@ (8004060 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003fb8:	68db      	ldr	r3, [r3, #12]
 8003fba:	2203      	movs	r2, #3
 8003fbc:	4013      	ands	r3, r2
 8003fbe:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003fc0:	4b27      	ldr	r3, [pc, #156]	@ (8004060 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003fc2:	68db      	ldr	r3, [r3, #12]
 8003fc4:	091b      	lsrs	r3, r3, #4
 8003fc6:	2207      	movs	r2, #7
 8003fc8:	4013      	ands	r3, r2
 8003fca:	3301      	adds	r3, #1
 8003fcc:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	2b03      	cmp	r3, #3
 8003fd2:	d10d      	bne.n	8003ff0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003fd4:	68b9      	ldr	r1, [r7, #8]
 8003fd6:	4824      	ldr	r0, [pc, #144]	@ (8004068 <HAL_RCC_GetSysClockFreq+0x100>)
 8003fd8:	f7fc f894 	bl	8000104 <__udivsi3>
 8003fdc:	0003      	movs	r3, r0
 8003fde:	0019      	movs	r1, r3
 8003fe0:	4b1f      	ldr	r3, [pc, #124]	@ (8004060 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003fe2:	68db      	ldr	r3, [r3, #12]
 8003fe4:	0a1b      	lsrs	r3, r3, #8
 8003fe6:	227f      	movs	r2, #127	@ 0x7f
 8003fe8:	4013      	ands	r3, r2
 8003fea:	434b      	muls	r3, r1
 8003fec:	617b      	str	r3, [r7, #20]
        break;
 8003fee:	e00d      	b.n	800400c <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8003ff0:	68b9      	ldr	r1, [r7, #8]
 8003ff2:	481c      	ldr	r0, [pc, #112]	@ (8004064 <HAL_RCC_GetSysClockFreq+0xfc>)
 8003ff4:	f7fc f886 	bl	8000104 <__udivsi3>
 8003ff8:	0003      	movs	r3, r0
 8003ffa:	0019      	movs	r1, r3
 8003ffc:	4b18      	ldr	r3, [pc, #96]	@ (8004060 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003ffe:	68db      	ldr	r3, [r3, #12]
 8004000:	0a1b      	lsrs	r3, r3, #8
 8004002:	227f      	movs	r2, #127	@ 0x7f
 8004004:	4013      	ands	r3, r2
 8004006:	434b      	muls	r3, r1
 8004008:	617b      	str	r3, [r7, #20]
        break;
 800400a:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 800400c:	4b14      	ldr	r3, [pc, #80]	@ (8004060 <HAL_RCC_GetSysClockFreq+0xf8>)
 800400e:	68db      	ldr	r3, [r3, #12]
 8004010:	0f5b      	lsrs	r3, r3, #29
 8004012:	2207      	movs	r2, #7
 8004014:	4013      	ands	r3, r2
 8004016:	3301      	adds	r3, #1
 8004018:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800401a:	6879      	ldr	r1, [r7, #4]
 800401c:	6978      	ldr	r0, [r7, #20]
 800401e:	f7fc f871 	bl	8000104 <__udivsi3>
 8004022:	0003      	movs	r3, r0
 8004024:	613b      	str	r3, [r7, #16]
 8004026:	e015      	b.n	8004054 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8004028:	4b0d      	ldr	r3, [pc, #52]	@ (8004060 <HAL_RCC_GetSysClockFreq+0xf8>)
 800402a:	689b      	ldr	r3, [r3, #8]
 800402c:	2238      	movs	r2, #56	@ 0x38
 800402e:	4013      	ands	r3, r2
 8004030:	2b20      	cmp	r3, #32
 8004032:	d103      	bne.n	800403c <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8004034:	2380      	movs	r3, #128	@ 0x80
 8004036:	021b      	lsls	r3, r3, #8
 8004038:	613b      	str	r3, [r7, #16]
 800403a:	e00b      	b.n	8004054 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800403c:	4b08      	ldr	r3, [pc, #32]	@ (8004060 <HAL_RCC_GetSysClockFreq+0xf8>)
 800403e:	689b      	ldr	r3, [r3, #8]
 8004040:	2238      	movs	r2, #56	@ 0x38
 8004042:	4013      	ands	r3, r2
 8004044:	2b18      	cmp	r3, #24
 8004046:	d103      	bne.n	8004050 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8004048:	23fa      	movs	r3, #250	@ 0xfa
 800404a:	01db      	lsls	r3, r3, #7
 800404c:	613b      	str	r3, [r7, #16]
 800404e:	e001      	b.n	8004054 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8004050:	2300      	movs	r3, #0
 8004052:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004054:	693b      	ldr	r3, [r7, #16]
}
 8004056:	0018      	movs	r0, r3
 8004058:	46bd      	mov	sp, r7
 800405a:	b006      	add	sp, #24
 800405c:	bd80      	pop	{r7, pc}
 800405e:	46c0      	nop			@ (mov r8, r8)
 8004060:	40021000 	.word	0x40021000
 8004064:	00f42400 	.word	0x00f42400
 8004068:	007a1200 	.word	0x007a1200

0800406c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800406c:	b580      	push	{r7, lr}
 800406e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004070:	4b02      	ldr	r3, [pc, #8]	@ (800407c <HAL_RCC_GetHCLKFreq+0x10>)
 8004072:	681b      	ldr	r3, [r3, #0]
}
 8004074:	0018      	movs	r0, r3
 8004076:	46bd      	mov	sp, r7
 8004078:	bd80      	pop	{r7, pc}
 800407a:	46c0      	nop			@ (mov r8, r8)
 800407c:	20000004 	.word	0x20000004

08004080 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004080:	b5b0      	push	{r4, r5, r7, lr}
 8004082:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8004084:	f7ff fff2 	bl	800406c <HAL_RCC_GetHCLKFreq>
 8004088:	0004      	movs	r4, r0
 800408a:	f7ff fb3f 	bl	800370c <LL_RCC_GetAPB1Prescaler>
 800408e:	0003      	movs	r3, r0
 8004090:	0b1a      	lsrs	r2, r3, #12
 8004092:	4b05      	ldr	r3, [pc, #20]	@ (80040a8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004094:	0092      	lsls	r2, r2, #2
 8004096:	58d3      	ldr	r3, [r2, r3]
 8004098:	221f      	movs	r2, #31
 800409a:	4013      	ands	r3, r2
 800409c:	40dc      	lsrs	r4, r3
 800409e:	0023      	movs	r3, r4
}
 80040a0:	0018      	movs	r0, r3
 80040a2:	46bd      	mov	sp, r7
 80040a4:	bdb0      	pop	{r4, r5, r7, pc}
 80040a6:	46c0      	nop			@ (mov r8, r8)
 80040a8:	08006b10 	.word	0x08006b10

080040ac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80040ac:	b580      	push	{r7, lr}
 80040ae:	b082      	sub	sp, #8
 80040b0:	af00      	add	r7, sp, #0
 80040b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d101      	bne.n	80040be <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80040ba:	2301      	movs	r3, #1
 80040bc:	e056      	b.n	800416c <HAL_TIM_Base_Init+0xc0>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	223d      	movs	r2, #61	@ 0x3d
 80040c2:	5c9b      	ldrb	r3, [r3, r2]
 80040c4:	b2db      	uxtb	r3, r3
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d113      	bne.n	80040f2 <HAL_TIM_Base_Init+0x46>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	223c      	movs	r2, #60	@ 0x3c
 80040ce:	2100      	movs	r1, #0
 80040d0:	5499      	strb	r1, [r3, r2]

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	0018      	movs	r0, r3
 80040d6:	f001 fa9d 	bl	8005614 <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d102      	bne.n	80040e8 <HAL_TIM_Base_Init+0x3c>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	4a23      	ldr	r2, [pc, #140]	@ (8004174 <HAL_TIM_Base_Init+0xc8>)
 80040e6:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040ec:	687a      	ldr	r2, [r7, #4]
 80040ee:	0010      	movs	r0, r2
 80040f0:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	223d      	movs	r2, #61	@ 0x3d
 80040f6:	2102      	movs	r1, #2
 80040f8:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681a      	ldr	r2, [r3, #0]
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	3304      	adds	r3, #4
 8004102:	0019      	movs	r1, r3
 8004104:	0010      	movs	r0, r2
 8004106:	f000 ff41 	bl	8004f8c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	2248      	movs	r2, #72	@ 0x48
 800410e:	2101      	movs	r1, #1
 8004110:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	223e      	movs	r2, #62	@ 0x3e
 8004116:	2101      	movs	r1, #1
 8004118:	5499      	strb	r1, [r3, r2]
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	223f      	movs	r2, #63	@ 0x3f
 800411e:	2101      	movs	r1, #1
 8004120:	5499      	strb	r1, [r3, r2]
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	2240      	movs	r2, #64	@ 0x40
 8004126:	2101      	movs	r1, #1
 8004128:	5499      	strb	r1, [r3, r2]
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	2241      	movs	r2, #65	@ 0x41
 800412e:	2101      	movs	r1, #1
 8004130:	5499      	strb	r1, [r3, r2]
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	2242      	movs	r2, #66	@ 0x42
 8004136:	2101      	movs	r1, #1
 8004138:	5499      	strb	r1, [r3, r2]
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	2243      	movs	r2, #67	@ 0x43
 800413e:	2101      	movs	r1, #1
 8004140:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	2244      	movs	r2, #68	@ 0x44
 8004146:	2101      	movs	r1, #1
 8004148:	5499      	strb	r1, [r3, r2]
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	2245      	movs	r2, #69	@ 0x45
 800414e:	2101      	movs	r1, #1
 8004150:	5499      	strb	r1, [r3, r2]
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	2246      	movs	r2, #70	@ 0x46
 8004156:	2101      	movs	r1, #1
 8004158:	5499      	strb	r1, [r3, r2]
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	2247      	movs	r2, #71	@ 0x47
 800415e:	2101      	movs	r1, #1
 8004160:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	223d      	movs	r2, #61	@ 0x3d
 8004166:	2101      	movs	r1, #1
 8004168:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800416a:	2300      	movs	r3, #0
}
 800416c:	0018      	movs	r0, r3
 800416e:	46bd      	mov	sp, r7
 8004170:	b002      	add	sp, #8
 8004172:	bd80      	pop	{r7, pc}
 8004174:	080010ed 	.word	0x080010ed

08004178 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004178:	b580      	push	{r7, lr}
 800417a:	b084      	sub	sp, #16
 800417c:	af00      	add	r7, sp, #0
 800417e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	223d      	movs	r2, #61	@ 0x3d
 8004184:	5c9b      	ldrb	r3, [r3, r2]
 8004186:	b2db      	uxtb	r3, r3
 8004188:	2b01      	cmp	r3, #1
 800418a:	d001      	beq.n	8004190 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800418c:	2301      	movs	r3, #1
 800418e:	e035      	b.n	80041fc <HAL_TIM_Base_Start+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	223d      	movs	r2, #61	@ 0x3d
 8004194:	2102      	movs	r1, #2
 8004196:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	4a19      	ldr	r2, [pc, #100]	@ (8004204 <HAL_TIM_Base_Start+0x8c>)
 800419e:	4293      	cmp	r3, r2
 80041a0:	d00a      	beq.n	80041b8 <HAL_TIM_Base_Start+0x40>
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681a      	ldr	r2, [r3, #0]
 80041a6:	2380      	movs	r3, #128	@ 0x80
 80041a8:	05db      	lsls	r3, r3, #23
 80041aa:	429a      	cmp	r2, r3
 80041ac:	d004      	beq.n	80041b8 <HAL_TIM_Base_Start+0x40>
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	4a15      	ldr	r2, [pc, #84]	@ (8004208 <HAL_TIM_Base_Start+0x90>)
 80041b4:	4293      	cmp	r3, r2
 80041b6:	d116      	bne.n	80041e6 <HAL_TIM_Base_Start+0x6e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	689b      	ldr	r3, [r3, #8]
 80041be:	4a13      	ldr	r2, [pc, #76]	@ (800420c <HAL_TIM_Base_Start+0x94>)
 80041c0:	4013      	ands	r3, r2
 80041c2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	2b06      	cmp	r3, #6
 80041c8:	d016      	beq.n	80041f8 <HAL_TIM_Base_Start+0x80>
 80041ca:	68fa      	ldr	r2, [r7, #12]
 80041cc:	2380      	movs	r3, #128	@ 0x80
 80041ce:	025b      	lsls	r3, r3, #9
 80041d0:	429a      	cmp	r2, r3
 80041d2:	d011      	beq.n	80041f8 <HAL_TIM_Base_Start+0x80>
    {
      __HAL_TIM_ENABLE(htim);
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	681a      	ldr	r2, [r3, #0]
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	2101      	movs	r1, #1
 80041e0:	430a      	orrs	r2, r1
 80041e2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80041e4:	e008      	b.n	80041f8 <HAL_TIM_Base_Start+0x80>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	681a      	ldr	r2, [r3, #0]
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	2101      	movs	r1, #1
 80041f2:	430a      	orrs	r2, r1
 80041f4:	601a      	str	r2, [r3, #0]
 80041f6:	e000      	b.n	80041fa <HAL_TIM_Base_Start+0x82>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80041f8:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 80041fa:	2300      	movs	r3, #0
}
 80041fc:	0018      	movs	r0, r3
 80041fe:	46bd      	mov	sp, r7
 8004200:	b004      	add	sp, #16
 8004202:	bd80      	pop	{r7, pc}
 8004204:	40012c00 	.word	0x40012c00
 8004208:	40000400 	.word	0x40000400
 800420c:	00010007 	.word	0x00010007

08004210 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8004210:	b580      	push	{r7, lr}
 8004212:	b082      	sub	sp, #8
 8004214:	af00      	add	r7, sp, #0
 8004216:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	2b00      	cmp	r3, #0
 800421c:	d101      	bne.n	8004222 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800421e:	2301      	movs	r3, #1
 8004220:	e056      	b.n	80042d0 <HAL_TIM_OC_Init+0xc0>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	223d      	movs	r2, #61	@ 0x3d
 8004226:	5c9b      	ldrb	r3, [r3, r2]
 8004228:	b2db      	uxtb	r3, r3
 800422a:	2b00      	cmp	r3, #0
 800422c:	d113      	bne.n	8004256 <HAL_TIM_OC_Init+0x46>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	223c      	movs	r2, #60	@ 0x3c
 8004232:	2100      	movs	r1, #0
 8004234:	5499      	strb	r1, [r3, r2]

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	0018      	movs	r0, r3
 800423a:	f001 f9eb 	bl	8005614 <TIM_ResetCallback>

    if (htim->OC_MspInitCallback == NULL)
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004242:	2b00      	cmp	r3, #0
 8004244:	d102      	bne.n	800424c <HAL_TIM_OC_Init+0x3c>
    {
      htim->OC_MspInitCallback = HAL_TIM_OC_MspInit;
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	4a23      	ldr	r2, [pc, #140]	@ (80042d8 <HAL_TIM_OC_Init+0xc8>)
 800424a:	65da      	str	r2, [r3, #92]	@ 0x5c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004250:	687a      	ldr	r2, [r7, #4]
 8004252:	0010      	movs	r0, r2
 8004254:	4798      	blx	r3
    HAL_TIM_OC_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	223d      	movs	r2, #61	@ 0x3d
 800425a:	2102      	movs	r1, #2
 800425c:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681a      	ldr	r2, [r3, #0]
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	3304      	adds	r3, #4
 8004266:	0019      	movs	r1, r3
 8004268:	0010      	movs	r0, r2
 800426a:	f000 fe8f 	bl	8004f8c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	2248      	movs	r2, #72	@ 0x48
 8004272:	2101      	movs	r1, #1
 8004274:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	223e      	movs	r2, #62	@ 0x3e
 800427a:	2101      	movs	r1, #1
 800427c:	5499      	strb	r1, [r3, r2]
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	223f      	movs	r2, #63	@ 0x3f
 8004282:	2101      	movs	r1, #1
 8004284:	5499      	strb	r1, [r3, r2]
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	2240      	movs	r2, #64	@ 0x40
 800428a:	2101      	movs	r1, #1
 800428c:	5499      	strb	r1, [r3, r2]
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	2241      	movs	r2, #65	@ 0x41
 8004292:	2101      	movs	r1, #1
 8004294:	5499      	strb	r1, [r3, r2]
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	2242      	movs	r2, #66	@ 0x42
 800429a:	2101      	movs	r1, #1
 800429c:	5499      	strb	r1, [r3, r2]
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	2243      	movs	r2, #67	@ 0x43
 80042a2:	2101      	movs	r1, #1
 80042a4:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	2244      	movs	r2, #68	@ 0x44
 80042aa:	2101      	movs	r1, #1
 80042ac:	5499      	strb	r1, [r3, r2]
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	2245      	movs	r2, #69	@ 0x45
 80042b2:	2101      	movs	r1, #1
 80042b4:	5499      	strb	r1, [r3, r2]
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	2246      	movs	r2, #70	@ 0x46
 80042ba:	2101      	movs	r1, #1
 80042bc:	5499      	strb	r1, [r3, r2]
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	2247      	movs	r2, #71	@ 0x47
 80042c2:	2101      	movs	r1, #1
 80042c4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	223d      	movs	r2, #61	@ 0x3d
 80042ca:	2101      	movs	r1, #1
 80042cc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80042ce:	2300      	movs	r3, #0
}
 80042d0:	0018      	movs	r0, r3
 80042d2:	46bd      	mov	sp, r7
 80042d4:	b002      	add	sp, #8
 80042d6:	bd80      	pop	{r7, pc}
 80042d8:	080042dd 	.word	0x080042dd

080042dc <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 80042dc:	b580      	push	{r7, lr}
 80042de:	b082      	sub	sp, #8
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 80042e4:	46c0      	nop			@ (mov r8, r8)
 80042e6:	46bd      	mov	sp, r7
 80042e8:	b002      	add	sp, #8
 80042ea:	bd80      	pop	{r7, pc}

080042ec <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80042ec:	b580      	push	{r7, lr}
 80042ee:	b084      	sub	sp, #16
 80042f0:	af00      	add	r7, sp, #0
 80042f2:	6078      	str	r0, [r7, #4]
 80042f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80042f6:	230f      	movs	r3, #15
 80042f8:	18fb      	adds	r3, r7, r3
 80042fa:	2200      	movs	r2, #0
 80042fc:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80042fe:	683b      	ldr	r3, [r7, #0]
 8004300:	2b00      	cmp	r3, #0
 8004302:	d108      	bne.n	8004316 <HAL_TIM_OC_Start_IT+0x2a>
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	223e      	movs	r2, #62	@ 0x3e
 8004308:	5c9b      	ldrb	r3, [r3, r2]
 800430a:	b2db      	uxtb	r3, r3
 800430c:	3b01      	subs	r3, #1
 800430e:	1e5a      	subs	r2, r3, #1
 8004310:	4193      	sbcs	r3, r2
 8004312:	b2db      	uxtb	r3, r3
 8004314:	e037      	b.n	8004386 <HAL_TIM_OC_Start_IT+0x9a>
 8004316:	683b      	ldr	r3, [r7, #0]
 8004318:	2b04      	cmp	r3, #4
 800431a:	d108      	bne.n	800432e <HAL_TIM_OC_Start_IT+0x42>
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	223f      	movs	r2, #63	@ 0x3f
 8004320:	5c9b      	ldrb	r3, [r3, r2]
 8004322:	b2db      	uxtb	r3, r3
 8004324:	3b01      	subs	r3, #1
 8004326:	1e5a      	subs	r2, r3, #1
 8004328:	4193      	sbcs	r3, r2
 800432a:	b2db      	uxtb	r3, r3
 800432c:	e02b      	b.n	8004386 <HAL_TIM_OC_Start_IT+0x9a>
 800432e:	683b      	ldr	r3, [r7, #0]
 8004330:	2b08      	cmp	r3, #8
 8004332:	d108      	bne.n	8004346 <HAL_TIM_OC_Start_IT+0x5a>
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	2240      	movs	r2, #64	@ 0x40
 8004338:	5c9b      	ldrb	r3, [r3, r2]
 800433a:	b2db      	uxtb	r3, r3
 800433c:	3b01      	subs	r3, #1
 800433e:	1e5a      	subs	r2, r3, #1
 8004340:	4193      	sbcs	r3, r2
 8004342:	b2db      	uxtb	r3, r3
 8004344:	e01f      	b.n	8004386 <HAL_TIM_OC_Start_IT+0x9a>
 8004346:	683b      	ldr	r3, [r7, #0]
 8004348:	2b0c      	cmp	r3, #12
 800434a:	d108      	bne.n	800435e <HAL_TIM_OC_Start_IT+0x72>
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	2241      	movs	r2, #65	@ 0x41
 8004350:	5c9b      	ldrb	r3, [r3, r2]
 8004352:	b2db      	uxtb	r3, r3
 8004354:	3b01      	subs	r3, #1
 8004356:	1e5a      	subs	r2, r3, #1
 8004358:	4193      	sbcs	r3, r2
 800435a:	b2db      	uxtb	r3, r3
 800435c:	e013      	b.n	8004386 <HAL_TIM_OC_Start_IT+0x9a>
 800435e:	683b      	ldr	r3, [r7, #0]
 8004360:	2b10      	cmp	r3, #16
 8004362:	d108      	bne.n	8004376 <HAL_TIM_OC_Start_IT+0x8a>
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2242      	movs	r2, #66	@ 0x42
 8004368:	5c9b      	ldrb	r3, [r3, r2]
 800436a:	b2db      	uxtb	r3, r3
 800436c:	3b01      	subs	r3, #1
 800436e:	1e5a      	subs	r2, r3, #1
 8004370:	4193      	sbcs	r3, r2
 8004372:	b2db      	uxtb	r3, r3
 8004374:	e007      	b.n	8004386 <HAL_TIM_OC_Start_IT+0x9a>
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	2243      	movs	r2, #67	@ 0x43
 800437a:	5c9b      	ldrb	r3, [r3, r2]
 800437c:	b2db      	uxtb	r3, r3
 800437e:	3b01      	subs	r3, #1
 8004380:	1e5a      	subs	r2, r3, #1
 8004382:	4193      	sbcs	r3, r2
 8004384:	b2db      	uxtb	r3, r3
 8004386:	2b00      	cmp	r3, #0
 8004388:	d001      	beq.n	800438e <HAL_TIM_OC_Start_IT+0xa2>
  {
    return HAL_ERROR;
 800438a:	2301      	movs	r3, #1
 800438c:	e0c4      	b.n	8004518 <HAL_TIM_OC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800438e:	683b      	ldr	r3, [r7, #0]
 8004390:	2b00      	cmp	r3, #0
 8004392:	d104      	bne.n	800439e <HAL_TIM_OC_Start_IT+0xb2>
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	223e      	movs	r2, #62	@ 0x3e
 8004398:	2102      	movs	r1, #2
 800439a:	5499      	strb	r1, [r3, r2]
 800439c:	e023      	b.n	80043e6 <HAL_TIM_OC_Start_IT+0xfa>
 800439e:	683b      	ldr	r3, [r7, #0]
 80043a0:	2b04      	cmp	r3, #4
 80043a2:	d104      	bne.n	80043ae <HAL_TIM_OC_Start_IT+0xc2>
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	223f      	movs	r2, #63	@ 0x3f
 80043a8:	2102      	movs	r1, #2
 80043aa:	5499      	strb	r1, [r3, r2]
 80043ac:	e01b      	b.n	80043e6 <HAL_TIM_OC_Start_IT+0xfa>
 80043ae:	683b      	ldr	r3, [r7, #0]
 80043b0:	2b08      	cmp	r3, #8
 80043b2:	d104      	bne.n	80043be <HAL_TIM_OC_Start_IT+0xd2>
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	2240      	movs	r2, #64	@ 0x40
 80043b8:	2102      	movs	r1, #2
 80043ba:	5499      	strb	r1, [r3, r2]
 80043bc:	e013      	b.n	80043e6 <HAL_TIM_OC_Start_IT+0xfa>
 80043be:	683b      	ldr	r3, [r7, #0]
 80043c0:	2b0c      	cmp	r3, #12
 80043c2:	d104      	bne.n	80043ce <HAL_TIM_OC_Start_IT+0xe2>
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	2241      	movs	r2, #65	@ 0x41
 80043c8:	2102      	movs	r1, #2
 80043ca:	5499      	strb	r1, [r3, r2]
 80043cc:	e00b      	b.n	80043e6 <HAL_TIM_OC_Start_IT+0xfa>
 80043ce:	683b      	ldr	r3, [r7, #0]
 80043d0:	2b10      	cmp	r3, #16
 80043d2:	d104      	bne.n	80043de <HAL_TIM_OC_Start_IT+0xf2>
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2242      	movs	r2, #66	@ 0x42
 80043d8:	2102      	movs	r1, #2
 80043da:	5499      	strb	r1, [r3, r2]
 80043dc:	e003      	b.n	80043e6 <HAL_TIM_OC_Start_IT+0xfa>
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	2243      	movs	r2, #67	@ 0x43
 80043e2:	2102      	movs	r1, #2
 80043e4:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80043e6:	683b      	ldr	r3, [r7, #0]
 80043e8:	2b0c      	cmp	r3, #12
 80043ea:	d02a      	beq.n	8004442 <HAL_TIM_OC_Start_IT+0x156>
 80043ec:	683b      	ldr	r3, [r7, #0]
 80043ee:	2b0c      	cmp	r3, #12
 80043f0:	d830      	bhi.n	8004454 <HAL_TIM_OC_Start_IT+0x168>
 80043f2:	683b      	ldr	r3, [r7, #0]
 80043f4:	2b08      	cmp	r3, #8
 80043f6:	d01b      	beq.n	8004430 <HAL_TIM_OC_Start_IT+0x144>
 80043f8:	683b      	ldr	r3, [r7, #0]
 80043fa:	2b08      	cmp	r3, #8
 80043fc:	d82a      	bhi.n	8004454 <HAL_TIM_OC_Start_IT+0x168>
 80043fe:	683b      	ldr	r3, [r7, #0]
 8004400:	2b00      	cmp	r3, #0
 8004402:	d003      	beq.n	800440c <HAL_TIM_OC_Start_IT+0x120>
 8004404:	683b      	ldr	r3, [r7, #0]
 8004406:	2b04      	cmp	r3, #4
 8004408:	d009      	beq.n	800441e <HAL_TIM_OC_Start_IT+0x132>
 800440a:	e023      	b.n	8004454 <HAL_TIM_OC_Start_IT+0x168>
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	68da      	ldr	r2, [r3, #12]
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	2102      	movs	r1, #2
 8004418:	430a      	orrs	r2, r1
 800441a:	60da      	str	r2, [r3, #12]
      break;
 800441c:	e01f      	b.n	800445e <HAL_TIM_OC_Start_IT+0x172>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	68da      	ldr	r2, [r3, #12]
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	2104      	movs	r1, #4
 800442a:	430a      	orrs	r2, r1
 800442c:	60da      	str	r2, [r3, #12]
      break;
 800442e:	e016      	b.n	800445e <HAL_TIM_OC_Start_IT+0x172>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	68da      	ldr	r2, [r3, #12]
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	2108      	movs	r1, #8
 800443c:	430a      	orrs	r2, r1
 800443e:	60da      	str	r2, [r3, #12]
      break;
 8004440:	e00d      	b.n	800445e <HAL_TIM_OC_Start_IT+0x172>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	68da      	ldr	r2, [r3, #12]
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	2110      	movs	r1, #16
 800444e:	430a      	orrs	r2, r1
 8004450:	60da      	str	r2, [r3, #12]
      break;
 8004452:	e004      	b.n	800445e <HAL_TIM_OC_Start_IT+0x172>
    }

    default:
      status = HAL_ERROR;
 8004454:	230f      	movs	r3, #15
 8004456:	18fb      	adds	r3, r7, r3
 8004458:	2201      	movs	r2, #1
 800445a:	701a      	strb	r2, [r3, #0]
      break;
 800445c:	46c0      	nop			@ (mov r8, r8)
  }

  if (status == HAL_OK)
 800445e:	230f      	movs	r3, #15
 8004460:	18fb      	adds	r3, r7, r3
 8004462:	781b      	ldrb	r3, [r3, #0]
 8004464:	2b00      	cmp	r3, #0
 8004466:	d154      	bne.n	8004512 <HAL_TIM_OC_Start_IT+0x226>
  {
    /* Enable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	6839      	ldr	r1, [r7, #0]
 800446e:	2201      	movs	r2, #1
 8004470:	0018      	movs	r0, r3
 8004472:	f001 f8ab 	bl	80055cc <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	4a29      	ldr	r2, [pc, #164]	@ (8004520 <HAL_TIM_OC_Start_IT+0x234>)
 800447c:	4293      	cmp	r3, r2
 800447e:	d009      	beq.n	8004494 <HAL_TIM_OC_Start_IT+0x1a8>
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	4a27      	ldr	r2, [pc, #156]	@ (8004524 <HAL_TIM_OC_Start_IT+0x238>)
 8004486:	4293      	cmp	r3, r2
 8004488:	d004      	beq.n	8004494 <HAL_TIM_OC_Start_IT+0x1a8>
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	4a26      	ldr	r2, [pc, #152]	@ (8004528 <HAL_TIM_OC_Start_IT+0x23c>)
 8004490:	4293      	cmp	r3, r2
 8004492:	d101      	bne.n	8004498 <HAL_TIM_OC_Start_IT+0x1ac>
 8004494:	2301      	movs	r3, #1
 8004496:	e000      	b.n	800449a <HAL_TIM_OC_Start_IT+0x1ae>
 8004498:	2300      	movs	r3, #0
 800449a:	2b00      	cmp	r3, #0
 800449c:	d008      	beq.n	80044b0 <HAL_TIM_OC_Start_IT+0x1c4>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	2180      	movs	r1, #128	@ 0x80
 80044aa:	0209      	lsls	r1, r1, #8
 80044ac:	430a      	orrs	r2, r1
 80044ae:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	4a1a      	ldr	r2, [pc, #104]	@ (8004520 <HAL_TIM_OC_Start_IT+0x234>)
 80044b6:	4293      	cmp	r3, r2
 80044b8:	d00a      	beq.n	80044d0 <HAL_TIM_OC_Start_IT+0x1e4>
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681a      	ldr	r2, [r3, #0]
 80044be:	2380      	movs	r3, #128	@ 0x80
 80044c0:	05db      	lsls	r3, r3, #23
 80044c2:	429a      	cmp	r2, r3
 80044c4:	d004      	beq.n	80044d0 <HAL_TIM_OC_Start_IT+0x1e4>
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	4a18      	ldr	r2, [pc, #96]	@ (800452c <HAL_TIM_OC_Start_IT+0x240>)
 80044cc:	4293      	cmp	r3, r2
 80044ce:	d116      	bne.n	80044fe <HAL_TIM_OC_Start_IT+0x212>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	689b      	ldr	r3, [r3, #8]
 80044d6:	4a16      	ldr	r2, [pc, #88]	@ (8004530 <HAL_TIM_OC_Start_IT+0x244>)
 80044d8:	4013      	ands	r3, r2
 80044da:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044dc:	68bb      	ldr	r3, [r7, #8]
 80044de:	2b06      	cmp	r3, #6
 80044e0:	d016      	beq.n	8004510 <HAL_TIM_OC_Start_IT+0x224>
 80044e2:	68ba      	ldr	r2, [r7, #8]
 80044e4:	2380      	movs	r3, #128	@ 0x80
 80044e6:	025b      	lsls	r3, r3, #9
 80044e8:	429a      	cmp	r2, r3
 80044ea:	d011      	beq.n	8004510 <HAL_TIM_OC_Start_IT+0x224>
      {
        __HAL_TIM_ENABLE(htim);
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	681a      	ldr	r2, [r3, #0]
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	2101      	movs	r1, #1
 80044f8:	430a      	orrs	r2, r1
 80044fa:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044fc:	e008      	b.n	8004510 <HAL_TIM_OC_Start_IT+0x224>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	681a      	ldr	r2, [r3, #0]
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	2101      	movs	r1, #1
 800450a:	430a      	orrs	r2, r1
 800450c:	601a      	str	r2, [r3, #0]
 800450e:	e000      	b.n	8004512 <HAL_TIM_OC_Start_IT+0x226>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004510:	46c0      	nop			@ (mov r8, r8)
    }
  }

  /* Return function status */
  return status;
 8004512:	230f      	movs	r3, #15
 8004514:	18fb      	adds	r3, r7, r3
 8004516:	781b      	ldrb	r3, [r3, #0]
}
 8004518:	0018      	movs	r0, r3
 800451a:	46bd      	mov	sp, r7
 800451c:	b004      	add	sp, #16
 800451e:	bd80      	pop	{r7, pc}
 8004520:	40012c00 	.word	0x40012c00
 8004524:	40014400 	.word	0x40014400
 8004528:	40014800 	.word	0x40014800
 800452c:	40000400 	.word	0x40000400
 8004530:	00010007 	.word	0x00010007

08004534 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004534:	b580      	push	{r7, lr}
 8004536:	b082      	sub	sp, #8
 8004538:	af00      	add	r7, sp, #0
 800453a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	2b00      	cmp	r3, #0
 8004540:	d101      	bne.n	8004546 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004542:	2301      	movs	r3, #1
 8004544:	e056      	b.n	80045f4 <HAL_TIM_PWM_Init+0xc0>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	223d      	movs	r2, #61	@ 0x3d
 800454a:	5c9b      	ldrb	r3, [r3, r2]
 800454c:	b2db      	uxtb	r3, r3
 800454e:	2b00      	cmp	r3, #0
 8004550:	d113      	bne.n	800457a <HAL_TIM_PWM_Init+0x46>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	223c      	movs	r2, #60	@ 0x3c
 8004556:	2100      	movs	r1, #0
 8004558:	5499      	strb	r1, [r3, r2]

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	0018      	movs	r0, r3
 800455e:	f001 f859 	bl	8005614 <TIM_ResetCallback>

    if (htim->PWM_MspInitCallback == NULL)
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004566:	2b00      	cmp	r3, #0
 8004568:	d102      	bne.n	8004570 <HAL_TIM_PWM_Init+0x3c>
    {
      htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	4a23      	ldr	r2, [pc, #140]	@ (80045fc <HAL_TIM_PWM_Init+0xc8>)
 800456e:	665a      	str	r2, [r3, #100]	@ 0x64
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004574:	687a      	ldr	r2, [r7, #4]
 8004576:	0010      	movs	r0, r2
 8004578:	4798      	blx	r3
    HAL_TIM_PWM_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	223d      	movs	r2, #61	@ 0x3d
 800457e:	2102      	movs	r1, #2
 8004580:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681a      	ldr	r2, [r3, #0]
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	3304      	adds	r3, #4
 800458a:	0019      	movs	r1, r3
 800458c:	0010      	movs	r0, r2
 800458e:	f000 fcfd 	bl	8004f8c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	2248      	movs	r2, #72	@ 0x48
 8004596:	2101      	movs	r1, #1
 8004598:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	223e      	movs	r2, #62	@ 0x3e
 800459e:	2101      	movs	r1, #1
 80045a0:	5499      	strb	r1, [r3, r2]
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	223f      	movs	r2, #63	@ 0x3f
 80045a6:	2101      	movs	r1, #1
 80045a8:	5499      	strb	r1, [r3, r2]
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	2240      	movs	r2, #64	@ 0x40
 80045ae:	2101      	movs	r1, #1
 80045b0:	5499      	strb	r1, [r3, r2]
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	2241      	movs	r2, #65	@ 0x41
 80045b6:	2101      	movs	r1, #1
 80045b8:	5499      	strb	r1, [r3, r2]
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	2242      	movs	r2, #66	@ 0x42
 80045be:	2101      	movs	r1, #1
 80045c0:	5499      	strb	r1, [r3, r2]
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	2243      	movs	r2, #67	@ 0x43
 80045c6:	2101      	movs	r1, #1
 80045c8:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	2244      	movs	r2, #68	@ 0x44
 80045ce:	2101      	movs	r1, #1
 80045d0:	5499      	strb	r1, [r3, r2]
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	2245      	movs	r2, #69	@ 0x45
 80045d6:	2101      	movs	r1, #1
 80045d8:	5499      	strb	r1, [r3, r2]
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	2246      	movs	r2, #70	@ 0x46
 80045de:	2101      	movs	r1, #1
 80045e0:	5499      	strb	r1, [r3, r2]
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	2247      	movs	r2, #71	@ 0x47
 80045e6:	2101      	movs	r1, #1
 80045e8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	223d      	movs	r2, #61	@ 0x3d
 80045ee:	2101      	movs	r1, #1
 80045f0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80045f2:	2300      	movs	r3, #0
}
 80045f4:	0018      	movs	r0, r3
 80045f6:	46bd      	mov	sp, r7
 80045f8:	b002      	add	sp, #8
 80045fa:	bd80      	pop	{r7, pc}
 80045fc:	08004601 	.word	0x08004601

08004600 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004600:	b580      	push	{r7, lr}
 8004602:	b082      	sub	sp, #8
 8004604:	af00      	add	r7, sp, #0
 8004606:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004608:	46c0      	nop			@ (mov r8, r8)
 800460a:	46bd      	mov	sp, r7
 800460c:	b002      	add	sp, #8
 800460e:	bd80      	pop	{r7, pc}

08004610 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004610:	b580      	push	{r7, lr}
 8004612:	b084      	sub	sp, #16
 8004614:	af00      	add	r7, sp, #0
 8004616:	6078      	str	r0, [r7, #4]
 8004618:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800461a:	683b      	ldr	r3, [r7, #0]
 800461c:	2b00      	cmp	r3, #0
 800461e:	d108      	bne.n	8004632 <HAL_TIM_PWM_Start+0x22>
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	223e      	movs	r2, #62	@ 0x3e
 8004624:	5c9b      	ldrb	r3, [r3, r2]
 8004626:	b2db      	uxtb	r3, r3
 8004628:	3b01      	subs	r3, #1
 800462a:	1e5a      	subs	r2, r3, #1
 800462c:	4193      	sbcs	r3, r2
 800462e:	b2db      	uxtb	r3, r3
 8004630:	e037      	b.n	80046a2 <HAL_TIM_PWM_Start+0x92>
 8004632:	683b      	ldr	r3, [r7, #0]
 8004634:	2b04      	cmp	r3, #4
 8004636:	d108      	bne.n	800464a <HAL_TIM_PWM_Start+0x3a>
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	223f      	movs	r2, #63	@ 0x3f
 800463c:	5c9b      	ldrb	r3, [r3, r2]
 800463e:	b2db      	uxtb	r3, r3
 8004640:	3b01      	subs	r3, #1
 8004642:	1e5a      	subs	r2, r3, #1
 8004644:	4193      	sbcs	r3, r2
 8004646:	b2db      	uxtb	r3, r3
 8004648:	e02b      	b.n	80046a2 <HAL_TIM_PWM_Start+0x92>
 800464a:	683b      	ldr	r3, [r7, #0]
 800464c:	2b08      	cmp	r3, #8
 800464e:	d108      	bne.n	8004662 <HAL_TIM_PWM_Start+0x52>
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	2240      	movs	r2, #64	@ 0x40
 8004654:	5c9b      	ldrb	r3, [r3, r2]
 8004656:	b2db      	uxtb	r3, r3
 8004658:	3b01      	subs	r3, #1
 800465a:	1e5a      	subs	r2, r3, #1
 800465c:	4193      	sbcs	r3, r2
 800465e:	b2db      	uxtb	r3, r3
 8004660:	e01f      	b.n	80046a2 <HAL_TIM_PWM_Start+0x92>
 8004662:	683b      	ldr	r3, [r7, #0]
 8004664:	2b0c      	cmp	r3, #12
 8004666:	d108      	bne.n	800467a <HAL_TIM_PWM_Start+0x6a>
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	2241      	movs	r2, #65	@ 0x41
 800466c:	5c9b      	ldrb	r3, [r3, r2]
 800466e:	b2db      	uxtb	r3, r3
 8004670:	3b01      	subs	r3, #1
 8004672:	1e5a      	subs	r2, r3, #1
 8004674:	4193      	sbcs	r3, r2
 8004676:	b2db      	uxtb	r3, r3
 8004678:	e013      	b.n	80046a2 <HAL_TIM_PWM_Start+0x92>
 800467a:	683b      	ldr	r3, [r7, #0]
 800467c:	2b10      	cmp	r3, #16
 800467e:	d108      	bne.n	8004692 <HAL_TIM_PWM_Start+0x82>
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	2242      	movs	r2, #66	@ 0x42
 8004684:	5c9b      	ldrb	r3, [r3, r2]
 8004686:	b2db      	uxtb	r3, r3
 8004688:	3b01      	subs	r3, #1
 800468a:	1e5a      	subs	r2, r3, #1
 800468c:	4193      	sbcs	r3, r2
 800468e:	b2db      	uxtb	r3, r3
 8004690:	e007      	b.n	80046a2 <HAL_TIM_PWM_Start+0x92>
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	2243      	movs	r2, #67	@ 0x43
 8004696:	5c9b      	ldrb	r3, [r3, r2]
 8004698:	b2db      	uxtb	r3, r3
 800469a:	3b01      	subs	r3, #1
 800469c:	1e5a      	subs	r2, r3, #1
 800469e:	4193      	sbcs	r3, r2
 80046a0:	b2db      	uxtb	r3, r3
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d001      	beq.n	80046aa <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 80046a6:	2301      	movs	r3, #1
 80046a8:	e081      	b.n	80047ae <HAL_TIM_PWM_Start+0x19e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80046aa:	683b      	ldr	r3, [r7, #0]
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d104      	bne.n	80046ba <HAL_TIM_PWM_Start+0xaa>
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	223e      	movs	r2, #62	@ 0x3e
 80046b4:	2102      	movs	r1, #2
 80046b6:	5499      	strb	r1, [r3, r2]
 80046b8:	e023      	b.n	8004702 <HAL_TIM_PWM_Start+0xf2>
 80046ba:	683b      	ldr	r3, [r7, #0]
 80046bc:	2b04      	cmp	r3, #4
 80046be:	d104      	bne.n	80046ca <HAL_TIM_PWM_Start+0xba>
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	223f      	movs	r2, #63	@ 0x3f
 80046c4:	2102      	movs	r1, #2
 80046c6:	5499      	strb	r1, [r3, r2]
 80046c8:	e01b      	b.n	8004702 <HAL_TIM_PWM_Start+0xf2>
 80046ca:	683b      	ldr	r3, [r7, #0]
 80046cc:	2b08      	cmp	r3, #8
 80046ce:	d104      	bne.n	80046da <HAL_TIM_PWM_Start+0xca>
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	2240      	movs	r2, #64	@ 0x40
 80046d4:	2102      	movs	r1, #2
 80046d6:	5499      	strb	r1, [r3, r2]
 80046d8:	e013      	b.n	8004702 <HAL_TIM_PWM_Start+0xf2>
 80046da:	683b      	ldr	r3, [r7, #0]
 80046dc:	2b0c      	cmp	r3, #12
 80046de:	d104      	bne.n	80046ea <HAL_TIM_PWM_Start+0xda>
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2241      	movs	r2, #65	@ 0x41
 80046e4:	2102      	movs	r1, #2
 80046e6:	5499      	strb	r1, [r3, r2]
 80046e8:	e00b      	b.n	8004702 <HAL_TIM_PWM_Start+0xf2>
 80046ea:	683b      	ldr	r3, [r7, #0]
 80046ec:	2b10      	cmp	r3, #16
 80046ee:	d104      	bne.n	80046fa <HAL_TIM_PWM_Start+0xea>
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	2242      	movs	r2, #66	@ 0x42
 80046f4:	2102      	movs	r1, #2
 80046f6:	5499      	strb	r1, [r3, r2]
 80046f8:	e003      	b.n	8004702 <HAL_TIM_PWM_Start+0xf2>
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	2243      	movs	r2, #67	@ 0x43
 80046fe:	2102      	movs	r1, #2
 8004700:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	6839      	ldr	r1, [r7, #0]
 8004708:	2201      	movs	r2, #1
 800470a:	0018      	movs	r0, r3
 800470c:	f000 ff5e 	bl	80055cc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	4a28      	ldr	r2, [pc, #160]	@ (80047b8 <HAL_TIM_PWM_Start+0x1a8>)
 8004716:	4293      	cmp	r3, r2
 8004718:	d009      	beq.n	800472e <HAL_TIM_PWM_Start+0x11e>
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	4a27      	ldr	r2, [pc, #156]	@ (80047bc <HAL_TIM_PWM_Start+0x1ac>)
 8004720:	4293      	cmp	r3, r2
 8004722:	d004      	beq.n	800472e <HAL_TIM_PWM_Start+0x11e>
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	4a25      	ldr	r2, [pc, #148]	@ (80047c0 <HAL_TIM_PWM_Start+0x1b0>)
 800472a:	4293      	cmp	r3, r2
 800472c:	d101      	bne.n	8004732 <HAL_TIM_PWM_Start+0x122>
 800472e:	2301      	movs	r3, #1
 8004730:	e000      	b.n	8004734 <HAL_TIM_PWM_Start+0x124>
 8004732:	2300      	movs	r3, #0
 8004734:	2b00      	cmp	r3, #0
 8004736:	d008      	beq.n	800474a <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	2180      	movs	r1, #128	@ 0x80
 8004744:	0209      	lsls	r1, r1, #8
 8004746:	430a      	orrs	r2, r1
 8004748:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	4a1a      	ldr	r2, [pc, #104]	@ (80047b8 <HAL_TIM_PWM_Start+0x1a8>)
 8004750:	4293      	cmp	r3, r2
 8004752:	d00a      	beq.n	800476a <HAL_TIM_PWM_Start+0x15a>
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681a      	ldr	r2, [r3, #0]
 8004758:	2380      	movs	r3, #128	@ 0x80
 800475a:	05db      	lsls	r3, r3, #23
 800475c:	429a      	cmp	r2, r3
 800475e:	d004      	beq.n	800476a <HAL_TIM_PWM_Start+0x15a>
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	4a17      	ldr	r2, [pc, #92]	@ (80047c4 <HAL_TIM_PWM_Start+0x1b4>)
 8004766:	4293      	cmp	r3, r2
 8004768:	d116      	bne.n	8004798 <HAL_TIM_PWM_Start+0x188>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	689b      	ldr	r3, [r3, #8]
 8004770:	4a15      	ldr	r2, [pc, #84]	@ (80047c8 <HAL_TIM_PWM_Start+0x1b8>)
 8004772:	4013      	ands	r3, r2
 8004774:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	2b06      	cmp	r3, #6
 800477a:	d016      	beq.n	80047aa <HAL_TIM_PWM_Start+0x19a>
 800477c:	68fa      	ldr	r2, [r7, #12]
 800477e:	2380      	movs	r3, #128	@ 0x80
 8004780:	025b      	lsls	r3, r3, #9
 8004782:	429a      	cmp	r2, r3
 8004784:	d011      	beq.n	80047aa <HAL_TIM_PWM_Start+0x19a>
    {
      __HAL_TIM_ENABLE(htim);
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	681a      	ldr	r2, [r3, #0]
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	2101      	movs	r1, #1
 8004792:	430a      	orrs	r2, r1
 8004794:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004796:	e008      	b.n	80047aa <HAL_TIM_PWM_Start+0x19a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	681a      	ldr	r2, [r3, #0]
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	2101      	movs	r1, #1
 80047a4:	430a      	orrs	r2, r1
 80047a6:	601a      	str	r2, [r3, #0]
 80047a8:	e000      	b.n	80047ac <HAL_TIM_PWM_Start+0x19c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047aa:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 80047ac:	2300      	movs	r3, #0
}
 80047ae:	0018      	movs	r0, r3
 80047b0:	46bd      	mov	sp, r7
 80047b2:	b004      	add	sp, #16
 80047b4:	bd80      	pop	{r7, pc}
 80047b6:	46c0      	nop			@ (mov r8, r8)
 80047b8:	40012c00 	.word	0x40012c00
 80047bc:	40014400 	.word	0x40014400
 80047c0:	40014800 	.word	0x40014800
 80047c4:	40000400 	.word	0x40000400
 80047c8:	00010007 	.word	0x00010007

080047cc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80047cc:	b580      	push	{r7, lr}
 80047ce:	b084      	sub	sp, #16
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	68db      	ldr	r3, [r3, #12]
 80047da:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	691b      	ldr	r3, [r3, #16]
 80047e2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80047e4:	68bb      	ldr	r3, [r7, #8]
 80047e6:	2202      	movs	r2, #2
 80047e8:	4013      	ands	r3, r2
 80047ea:	d027      	beq.n	800483c <HAL_TIM_IRQHandler+0x70>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	2202      	movs	r2, #2
 80047f0:	4013      	ands	r3, r2
 80047f2:	d023      	beq.n	800483c <HAL_TIM_IRQHandler+0x70>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	2203      	movs	r2, #3
 80047fa:	4252      	negs	r2, r2
 80047fc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	2201      	movs	r2, #1
 8004802:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	699b      	ldr	r3, [r3, #24]
 800480a:	2203      	movs	r2, #3
 800480c:	4013      	ands	r3, r2
 800480e:	d006      	beq.n	800481e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	2294      	movs	r2, #148	@ 0x94
 8004814:	589b      	ldr	r3, [r3, r2]
 8004816:	687a      	ldr	r2, [r7, #4]
 8004818:	0010      	movs	r0, r2
 800481a:	4798      	blx	r3
 800481c:	e00b      	b.n	8004836 <HAL_TIM_IRQHandler+0x6a>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	229c      	movs	r2, #156	@ 0x9c
 8004822:	589b      	ldr	r3, [r3, r2]
 8004824:	687a      	ldr	r2, [r7, #4]
 8004826:	0010      	movs	r0, r2
 8004828:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	22a0      	movs	r2, #160	@ 0xa0
 800482e:	589b      	ldr	r3, [r3, r2]
 8004830:	687a      	ldr	r2, [r7, #4]
 8004832:	0010      	movs	r0, r2
 8004834:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	2200      	movs	r2, #0
 800483a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800483c:	68bb      	ldr	r3, [r7, #8]
 800483e:	2204      	movs	r2, #4
 8004840:	4013      	ands	r3, r2
 8004842:	d028      	beq.n	8004896 <HAL_TIM_IRQHandler+0xca>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	2204      	movs	r2, #4
 8004848:	4013      	ands	r3, r2
 800484a:	d024      	beq.n	8004896 <HAL_TIM_IRQHandler+0xca>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	2205      	movs	r2, #5
 8004852:	4252      	negs	r2, r2
 8004854:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	2202      	movs	r2, #2
 800485a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	699a      	ldr	r2, [r3, #24]
 8004862:	23c0      	movs	r3, #192	@ 0xc0
 8004864:	009b      	lsls	r3, r3, #2
 8004866:	4013      	ands	r3, r2
 8004868:	d006      	beq.n	8004878 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	2294      	movs	r2, #148	@ 0x94
 800486e:	589b      	ldr	r3, [r3, r2]
 8004870:	687a      	ldr	r2, [r7, #4]
 8004872:	0010      	movs	r0, r2
 8004874:	4798      	blx	r3
 8004876:	e00b      	b.n	8004890 <HAL_TIM_IRQHandler+0xc4>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	229c      	movs	r2, #156	@ 0x9c
 800487c:	589b      	ldr	r3, [r3, r2]
 800487e:	687a      	ldr	r2, [r7, #4]
 8004880:	0010      	movs	r0, r2
 8004882:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	22a0      	movs	r2, #160	@ 0xa0
 8004888:	589b      	ldr	r3, [r3, r2]
 800488a:	687a      	ldr	r2, [r7, #4]
 800488c:	0010      	movs	r0, r2
 800488e:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	2200      	movs	r2, #0
 8004894:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004896:	68bb      	ldr	r3, [r7, #8]
 8004898:	2208      	movs	r2, #8
 800489a:	4013      	ands	r3, r2
 800489c:	d027      	beq.n	80048ee <HAL_TIM_IRQHandler+0x122>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	2208      	movs	r2, #8
 80048a2:	4013      	ands	r3, r2
 80048a4:	d023      	beq.n	80048ee <HAL_TIM_IRQHandler+0x122>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	2209      	movs	r2, #9
 80048ac:	4252      	negs	r2, r2
 80048ae:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	2204      	movs	r2, #4
 80048b4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	69db      	ldr	r3, [r3, #28]
 80048bc:	2203      	movs	r2, #3
 80048be:	4013      	ands	r3, r2
 80048c0:	d006      	beq.n	80048d0 <HAL_TIM_IRQHandler+0x104>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	2294      	movs	r2, #148	@ 0x94
 80048c6:	589b      	ldr	r3, [r3, r2]
 80048c8:	687a      	ldr	r2, [r7, #4]
 80048ca:	0010      	movs	r0, r2
 80048cc:	4798      	blx	r3
 80048ce:	e00b      	b.n	80048e8 <HAL_TIM_IRQHandler+0x11c>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	229c      	movs	r2, #156	@ 0x9c
 80048d4:	589b      	ldr	r3, [r3, r2]
 80048d6:	687a      	ldr	r2, [r7, #4]
 80048d8:	0010      	movs	r0, r2
 80048da:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	22a0      	movs	r2, #160	@ 0xa0
 80048e0:	589b      	ldr	r3, [r3, r2]
 80048e2:	687a      	ldr	r2, [r7, #4]
 80048e4:	0010      	movs	r0, r2
 80048e6:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2200      	movs	r2, #0
 80048ec:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80048ee:	68bb      	ldr	r3, [r7, #8]
 80048f0:	2210      	movs	r2, #16
 80048f2:	4013      	ands	r3, r2
 80048f4:	d028      	beq.n	8004948 <HAL_TIM_IRQHandler+0x17c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	2210      	movs	r2, #16
 80048fa:	4013      	ands	r3, r2
 80048fc:	d024      	beq.n	8004948 <HAL_TIM_IRQHandler+0x17c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	2211      	movs	r2, #17
 8004904:	4252      	negs	r2, r2
 8004906:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2208      	movs	r2, #8
 800490c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	69da      	ldr	r2, [r3, #28]
 8004914:	23c0      	movs	r3, #192	@ 0xc0
 8004916:	009b      	lsls	r3, r3, #2
 8004918:	4013      	ands	r3, r2
 800491a:	d006      	beq.n	800492a <HAL_TIM_IRQHandler+0x15e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	2294      	movs	r2, #148	@ 0x94
 8004920:	589b      	ldr	r3, [r3, r2]
 8004922:	687a      	ldr	r2, [r7, #4]
 8004924:	0010      	movs	r0, r2
 8004926:	4798      	blx	r3
 8004928:	e00b      	b.n	8004942 <HAL_TIM_IRQHandler+0x176>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	229c      	movs	r2, #156	@ 0x9c
 800492e:	589b      	ldr	r3, [r3, r2]
 8004930:	687a      	ldr	r2, [r7, #4]
 8004932:	0010      	movs	r0, r2
 8004934:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	22a0      	movs	r2, #160	@ 0xa0
 800493a:	589b      	ldr	r3, [r3, r2]
 800493c:	687a      	ldr	r2, [r7, #4]
 800493e:	0010      	movs	r0, r2
 8004940:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	2200      	movs	r2, #0
 8004946:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004948:	68bb      	ldr	r3, [r7, #8]
 800494a:	2201      	movs	r2, #1
 800494c:	4013      	ands	r3, r2
 800494e:	d00e      	beq.n	800496e <HAL_TIM_IRQHandler+0x1a2>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	2201      	movs	r2, #1
 8004954:	4013      	ands	r3, r2
 8004956:	d00a      	beq.n	800496e <HAL_TIM_IRQHandler+0x1a2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	2202      	movs	r2, #2
 800495e:	4252      	negs	r2, r2
 8004960:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	2284      	movs	r2, #132	@ 0x84
 8004966:	589b      	ldr	r3, [r3, r2]
 8004968:	687a      	ldr	r2, [r7, #4]
 800496a:	0010      	movs	r0, r2
 800496c:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800496e:	68bb      	ldr	r3, [r7, #8]
 8004970:	2280      	movs	r2, #128	@ 0x80
 8004972:	4013      	ands	r3, r2
 8004974:	d104      	bne.n	8004980 <HAL_TIM_IRQHandler+0x1b4>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8004976:	68ba      	ldr	r2, [r7, #8]
 8004978:	2380      	movs	r3, #128	@ 0x80
 800497a:	019b      	lsls	r3, r3, #6
 800497c:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800497e:	d00d      	beq.n	800499c <HAL_TIM_IRQHandler+0x1d0>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	2280      	movs	r2, #128	@ 0x80
 8004984:	4013      	ands	r3, r2
 8004986:	d009      	beq.n	800499c <HAL_TIM_IRQHandler+0x1d0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	4a22      	ldr	r2, [pc, #136]	@ (8004a18 <HAL_TIM_IRQHandler+0x24c>)
 800498e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	22b4      	movs	r2, #180	@ 0xb4
 8004994:	589b      	ldr	r3, [r3, r2]
 8004996:	687a      	ldr	r2, [r7, #4]
 8004998:	0010      	movs	r0, r2
 800499a:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800499c:	68ba      	ldr	r2, [r7, #8]
 800499e:	2380      	movs	r3, #128	@ 0x80
 80049a0:	005b      	lsls	r3, r3, #1
 80049a2:	4013      	ands	r3, r2
 80049a4:	d00d      	beq.n	80049c2 <HAL_TIM_IRQHandler+0x1f6>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	2280      	movs	r2, #128	@ 0x80
 80049aa:	4013      	ands	r3, r2
 80049ac:	d009      	beq.n	80049c2 <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	4a1a      	ldr	r2, [pc, #104]	@ (8004a1c <HAL_TIM_IRQHandler+0x250>)
 80049b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	22b8      	movs	r2, #184	@ 0xb8
 80049ba:	589b      	ldr	r3, [r3, r2]
 80049bc:	687a      	ldr	r2, [r7, #4]
 80049be:	0010      	movs	r0, r2
 80049c0:	4798      	blx	r3
      HAL_TIMEx_Break2Callback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80049c2:	68bb      	ldr	r3, [r7, #8]
 80049c4:	2240      	movs	r2, #64	@ 0x40
 80049c6:	4013      	ands	r3, r2
 80049c8:	d00e      	beq.n	80049e8 <HAL_TIM_IRQHandler+0x21c>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	2240      	movs	r2, #64	@ 0x40
 80049ce:	4013      	ands	r3, r2
 80049d0:	d00a      	beq.n	80049e8 <HAL_TIM_IRQHandler+0x21c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	2241      	movs	r2, #65	@ 0x41
 80049d8:	4252      	negs	r2, r2
 80049da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	228c      	movs	r2, #140	@ 0x8c
 80049e0:	589b      	ldr	r3, [r3, r2]
 80049e2:	687a      	ldr	r2, [r7, #4]
 80049e4:	0010      	movs	r0, r2
 80049e6:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80049e8:	68bb      	ldr	r3, [r7, #8]
 80049ea:	2220      	movs	r2, #32
 80049ec:	4013      	ands	r3, r2
 80049ee:	d00e      	beq.n	8004a0e <HAL_TIM_IRQHandler+0x242>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	2220      	movs	r2, #32
 80049f4:	4013      	ands	r3, r2
 80049f6:	d00a      	beq.n	8004a0e <HAL_TIM_IRQHandler+0x242>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	2221      	movs	r2, #33	@ 0x21
 80049fe:	4252      	negs	r2, r2
 8004a00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	22ac      	movs	r2, #172	@ 0xac
 8004a06:	589b      	ldr	r3, [r3, r2]
 8004a08:	687a      	ldr	r2, [r7, #4]
 8004a0a:	0010      	movs	r0, r2
 8004a0c:	4798      	blx	r3
#else
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004a0e:	46c0      	nop			@ (mov r8, r8)
 8004a10:	46bd      	mov	sp, r7
 8004a12:	b004      	add	sp, #16
 8004a14:	bd80      	pop	{r7, pc}
 8004a16:	46c0      	nop			@ (mov r8, r8)
 8004a18:	ffffdf7f 	.word	0xffffdf7f
 8004a1c:	fffffeff 	.word	0xfffffeff

08004a20 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8004a20:	b580      	push	{r7, lr}
 8004a22:	b086      	sub	sp, #24
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	60f8      	str	r0, [r7, #12]
 8004a28:	60b9      	str	r1, [r7, #8]
 8004a2a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004a2c:	2317      	movs	r3, #23
 8004a2e:	18fb      	adds	r3, r7, r3
 8004a30:	2200      	movs	r2, #0
 8004a32:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	223c      	movs	r2, #60	@ 0x3c
 8004a38:	5c9b      	ldrb	r3, [r3, r2]
 8004a3a:	2b01      	cmp	r3, #1
 8004a3c:	d101      	bne.n	8004a42 <HAL_TIM_OC_ConfigChannel+0x22>
 8004a3e:	2302      	movs	r3, #2
 8004a40:	e048      	b.n	8004ad4 <HAL_TIM_OC_ConfigChannel+0xb4>
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	223c      	movs	r2, #60	@ 0x3c
 8004a46:	2101      	movs	r1, #1
 8004a48:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	2b14      	cmp	r3, #20
 8004a4e:	d835      	bhi.n	8004abc <HAL_TIM_OC_ConfigChannel+0x9c>
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	009a      	lsls	r2, r3, #2
 8004a54:	4b21      	ldr	r3, [pc, #132]	@ (8004adc <HAL_TIM_OC_ConfigChannel+0xbc>)
 8004a56:	18d3      	adds	r3, r2, r3
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	68ba      	ldr	r2, [r7, #8]
 8004a62:	0011      	movs	r1, r2
 8004a64:	0018      	movs	r0, r3
 8004a66:	f000 fb15 	bl	8005094 <TIM_OC1_SetConfig>
      break;
 8004a6a:	e02c      	b.n	8004ac6 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	68ba      	ldr	r2, [r7, #8]
 8004a72:	0011      	movs	r1, r2
 8004a74:	0018      	movs	r0, r3
 8004a76:	f000 fb8d 	bl	8005194 <TIM_OC2_SetConfig>
      break;
 8004a7a:	e024      	b.n	8004ac6 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	68ba      	ldr	r2, [r7, #8]
 8004a82:	0011      	movs	r1, r2
 8004a84:	0018      	movs	r0, r3
 8004a86:	f000 fc03 	bl	8005290 <TIM_OC3_SetConfig>
      break;
 8004a8a:	e01c      	b.n	8004ac6 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	68ba      	ldr	r2, [r7, #8]
 8004a92:	0011      	movs	r1, r2
 8004a94:	0018      	movs	r0, r3
 8004a96:	f000 fc7d 	bl	8005394 <TIM_OC4_SetConfig>
      break;
 8004a9a:	e014      	b.n	8004ac6 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	68ba      	ldr	r2, [r7, #8]
 8004aa2:	0011      	movs	r1, r2
 8004aa4:	0018      	movs	r0, r3
 8004aa6:	f000 fcd9 	bl	800545c <TIM_OC5_SetConfig>
      break;
 8004aaa:	e00c      	b.n	8004ac6 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	68ba      	ldr	r2, [r7, #8]
 8004ab2:	0011      	movs	r1, r2
 8004ab4:	0018      	movs	r0, r3
 8004ab6:	f000 fd2b 	bl	8005510 <TIM_OC6_SetConfig>
      break;
 8004aba:	e004      	b.n	8004ac6 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8004abc:	2317      	movs	r3, #23
 8004abe:	18fb      	adds	r3, r7, r3
 8004ac0:	2201      	movs	r2, #1
 8004ac2:	701a      	strb	r2, [r3, #0]
      break;
 8004ac4:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	223c      	movs	r2, #60	@ 0x3c
 8004aca:	2100      	movs	r1, #0
 8004acc:	5499      	strb	r1, [r3, r2]

  return status;
 8004ace:	2317      	movs	r3, #23
 8004ad0:	18fb      	adds	r3, r7, r3
 8004ad2:	781b      	ldrb	r3, [r3, #0]
}
 8004ad4:	0018      	movs	r0, r3
 8004ad6:	46bd      	mov	sp, r7
 8004ad8:	b006      	add	sp, #24
 8004ada:	bd80      	pop	{r7, pc}
 8004adc:	08006b5c 	.word	0x08006b5c

08004ae0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004ae0:	b580      	push	{r7, lr}
 8004ae2:	b086      	sub	sp, #24
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	60f8      	str	r0, [r7, #12]
 8004ae8:	60b9      	str	r1, [r7, #8]
 8004aea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004aec:	2317      	movs	r3, #23
 8004aee:	18fb      	adds	r3, r7, r3
 8004af0:	2200      	movs	r2, #0
 8004af2:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	223c      	movs	r2, #60	@ 0x3c
 8004af8:	5c9b      	ldrb	r3, [r3, r2]
 8004afa:	2b01      	cmp	r3, #1
 8004afc:	d101      	bne.n	8004b02 <HAL_TIM_PWM_ConfigChannel+0x22>
 8004afe:	2302      	movs	r3, #2
 8004b00:	e0e5      	b.n	8004cce <HAL_TIM_PWM_ConfigChannel+0x1ee>
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	223c      	movs	r2, #60	@ 0x3c
 8004b06:	2101      	movs	r1, #1
 8004b08:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	2b14      	cmp	r3, #20
 8004b0e:	d900      	bls.n	8004b12 <HAL_TIM_PWM_ConfigChannel+0x32>
 8004b10:	e0d1      	b.n	8004cb6 <HAL_TIM_PWM_ConfigChannel+0x1d6>
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	009a      	lsls	r2, r3, #2
 8004b16:	4b70      	ldr	r3, [pc, #448]	@ (8004cd8 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 8004b18:	18d3      	adds	r3, r2, r3
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	68ba      	ldr	r2, [r7, #8]
 8004b24:	0011      	movs	r1, r2
 8004b26:	0018      	movs	r0, r3
 8004b28:	f000 fab4 	bl	8005094 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	699a      	ldr	r2, [r3, #24]
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	2108      	movs	r1, #8
 8004b38:	430a      	orrs	r2, r1
 8004b3a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	699a      	ldr	r2, [r3, #24]
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	2104      	movs	r1, #4
 8004b48:	438a      	bics	r2, r1
 8004b4a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	6999      	ldr	r1, [r3, #24]
 8004b52:	68bb      	ldr	r3, [r7, #8]
 8004b54:	691a      	ldr	r2, [r3, #16]
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	430a      	orrs	r2, r1
 8004b5c:	619a      	str	r2, [r3, #24]
      break;
 8004b5e:	e0af      	b.n	8004cc0 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	68ba      	ldr	r2, [r7, #8]
 8004b66:	0011      	movs	r1, r2
 8004b68:	0018      	movs	r0, r3
 8004b6a:	f000 fb13 	bl	8005194 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	699a      	ldr	r2, [r3, #24]
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	2180      	movs	r1, #128	@ 0x80
 8004b7a:	0109      	lsls	r1, r1, #4
 8004b7c:	430a      	orrs	r2, r1
 8004b7e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	699a      	ldr	r2, [r3, #24]
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	4954      	ldr	r1, [pc, #336]	@ (8004cdc <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8004b8c:	400a      	ands	r2, r1
 8004b8e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	6999      	ldr	r1, [r3, #24]
 8004b96:	68bb      	ldr	r3, [r7, #8]
 8004b98:	691b      	ldr	r3, [r3, #16]
 8004b9a:	021a      	lsls	r2, r3, #8
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	430a      	orrs	r2, r1
 8004ba2:	619a      	str	r2, [r3, #24]
      break;
 8004ba4:	e08c      	b.n	8004cc0 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	68ba      	ldr	r2, [r7, #8]
 8004bac:	0011      	movs	r1, r2
 8004bae:	0018      	movs	r0, r3
 8004bb0:	f000 fb6e 	bl	8005290 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	69da      	ldr	r2, [r3, #28]
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	2108      	movs	r1, #8
 8004bc0:	430a      	orrs	r2, r1
 8004bc2:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	69da      	ldr	r2, [r3, #28]
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	2104      	movs	r1, #4
 8004bd0:	438a      	bics	r2, r1
 8004bd2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	69d9      	ldr	r1, [r3, #28]
 8004bda:	68bb      	ldr	r3, [r7, #8]
 8004bdc:	691a      	ldr	r2, [r3, #16]
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	430a      	orrs	r2, r1
 8004be4:	61da      	str	r2, [r3, #28]
      break;
 8004be6:	e06b      	b.n	8004cc0 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	68ba      	ldr	r2, [r7, #8]
 8004bee:	0011      	movs	r1, r2
 8004bf0:	0018      	movs	r0, r3
 8004bf2:	f000 fbcf 	bl	8005394 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	69da      	ldr	r2, [r3, #28]
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	2180      	movs	r1, #128	@ 0x80
 8004c02:	0109      	lsls	r1, r1, #4
 8004c04:	430a      	orrs	r2, r1
 8004c06:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	69da      	ldr	r2, [r3, #28]
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	4932      	ldr	r1, [pc, #200]	@ (8004cdc <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8004c14:	400a      	ands	r2, r1
 8004c16:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	69d9      	ldr	r1, [r3, #28]
 8004c1e:	68bb      	ldr	r3, [r7, #8]
 8004c20:	691b      	ldr	r3, [r3, #16]
 8004c22:	021a      	lsls	r2, r3, #8
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	430a      	orrs	r2, r1
 8004c2a:	61da      	str	r2, [r3, #28]
      break;
 8004c2c:	e048      	b.n	8004cc0 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	68ba      	ldr	r2, [r7, #8]
 8004c34:	0011      	movs	r1, r2
 8004c36:	0018      	movs	r0, r3
 8004c38:	f000 fc10 	bl	800545c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	2108      	movs	r1, #8
 8004c48:	430a      	orrs	r2, r1
 8004c4a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	2104      	movs	r1, #4
 8004c58:	438a      	bics	r2, r1
 8004c5a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004c62:	68bb      	ldr	r3, [r7, #8]
 8004c64:	691a      	ldr	r2, [r3, #16]
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	430a      	orrs	r2, r1
 8004c6c:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8004c6e:	e027      	b.n	8004cc0 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	68ba      	ldr	r2, [r7, #8]
 8004c76:	0011      	movs	r1, r2
 8004c78:	0018      	movs	r0, r3
 8004c7a:	f000 fc49 	bl	8005510 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	2180      	movs	r1, #128	@ 0x80
 8004c8a:	0109      	lsls	r1, r1, #4
 8004c8c:	430a      	orrs	r2, r1
 8004c8e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	4910      	ldr	r1, [pc, #64]	@ (8004cdc <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8004c9c:	400a      	ands	r2, r1
 8004c9e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004ca6:	68bb      	ldr	r3, [r7, #8]
 8004ca8:	691b      	ldr	r3, [r3, #16]
 8004caa:	021a      	lsls	r2, r3, #8
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	430a      	orrs	r2, r1
 8004cb2:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8004cb4:	e004      	b.n	8004cc0 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 8004cb6:	2317      	movs	r3, #23
 8004cb8:	18fb      	adds	r3, r7, r3
 8004cba:	2201      	movs	r2, #1
 8004cbc:	701a      	strb	r2, [r3, #0]
      break;
 8004cbe:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	223c      	movs	r2, #60	@ 0x3c
 8004cc4:	2100      	movs	r1, #0
 8004cc6:	5499      	strb	r1, [r3, r2]

  return status;
 8004cc8:	2317      	movs	r3, #23
 8004cca:	18fb      	adds	r3, r7, r3
 8004ccc:	781b      	ldrb	r3, [r3, #0]
}
 8004cce:	0018      	movs	r0, r3
 8004cd0:	46bd      	mov	sp, r7
 8004cd2:	b006      	add	sp, #24
 8004cd4:	bd80      	pop	{r7, pc}
 8004cd6:	46c0      	nop			@ (mov r8, r8)
 8004cd8:	08006bb0 	.word	0x08006bb0
 8004cdc:	fffffbff 	.word	0xfffffbff

08004ce0 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004ce0:	b580      	push	{r7, lr}
 8004ce2:	b082      	sub	sp, #8
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004ce8:	46c0      	nop			@ (mov r8, r8)
 8004cea:	46bd      	mov	sp, r7
 8004cec:	b002      	add	sp, #8
 8004cee:	bd80      	pop	{r7, pc}

08004cf0 <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8004cf0:	b580      	push	{r7, lr}
 8004cf2:	b082      	sub	sp, #8
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 8004cf8:	46c0      	nop			@ (mov r8, r8)
 8004cfa:	46bd      	mov	sp, r7
 8004cfc:	b002      	add	sp, #8
 8004cfe:	bd80      	pop	{r7, pc}

08004d00 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004d00:	b580      	push	{r7, lr}
 8004d02:	b082      	sub	sp, #8
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004d08:	46c0      	nop			@ (mov r8, r8)
 8004d0a:	46bd      	mov	sp, r7
 8004d0c:	b002      	add	sp, #8
 8004d0e:	bd80      	pop	{r7, pc}

08004d10 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004d10:	b580      	push	{r7, lr}
 8004d12:	b082      	sub	sp, #8
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004d18:	46c0      	nop			@ (mov r8, r8)
 8004d1a:	46bd      	mov	sp, r7
 8004d1c:	b002      	add	sp, #8
 8004d1e:	bd80      	pop	{r7, pc}

08004d20 <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8004d20:	b580      	push	{r7, lr}
 8004d22:	b082      	sub	sp, #8
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 8004d28:	46c0      	nop			@ (mov r8, r8)
 8004d2a:	46bd      	mov	sp, r7
 8004d2c:	b002      	add	sp, #8
 8004d2e:	bd80      	pop	{r7, pc}

08004d30 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004d30:	b580      	push	{r7, lr}
 8004d32:	b082      	sub	sp, #8
 8004d34:	af00      	add	r7, sp, #0
 8004d36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004d38:	46c0      	nop			@ (mov r8, r8)
 8004d3a:	46bd      	mov	sp, r7
 8004d3c:	b002      	add	sp, #8
 8004d3e:	bd80      	pop	{r7, pc}

08004d40 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8004d40:	b580      	push	{r7, lr}
 8004d42:	b082      	sub	sp, #8
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8004d48:	46c0      	nop			@ (mov r8, r8)
 8004d4a:	46bd      	mov	sp, r7
 8004d4c:	b002      	add	sp, #8
 8004d4e:	bd80      	pop	{r7, pc}

08004d50 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004d50:	b580      	push	{r7, lr}
 8004d52:	b082      	sub	sp, #8
 8004d54:	af00      	add	r7, sp, #0
 8004d56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004d58:	46c0      	nop			@ (mov r8, r8)
 8004d5a:	46bd      	mov	sp, r7
 8004d5c:	b002      	add	sp, #8
 8004d5e:	bd80      	pop	{r7, pc}

08004d60 <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8004d60:	b580      	push	{r7, lr}
 8004d62:	b082      	sub	sp, #8
 8004d64:	af00      	add	r7, sp, #0
 8004d66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 8004d68:	46c0      	nop			@ (mov r8, r8)
 8004d6a:	46bd      	mov	sp, r7
 8004d6c:	b002      	add	sp, #8
 8004d6e:	bd80      	pop	{r7, pc}

08004d70 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8004d70:	b580      	push	{r7, lr}
 8004d72:	b082      	sub	sp, #8
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8004d78:	46c0      	nop			@ (mov r8, r8)
 8004d7a:	46bd      	mov	sp, r7
 8004d7c:	b002      	add	sp, #8
 8004d7e:	bd80      	pop	{r7, pc}

08004d80 <HAL_TIM_RegisterCallback>:
  *          @param pCallback pointer to the callback function
  *          @retval status
  */
HAL_StatusTypeDef HAL_TIM_RegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID,
                                           pTIM_CallbackTypeDef pCallback)
{
 8004d80:	b580      	push	{r7, lr}
 8004d82:	b086      	sub	sp, #24
 8004d84:	af00      	add	r7, sp, #0
 8004d86:	60f8      	str	r0, [r7, #12]
 8004d88:	607a      	str	r2, [r7, #4]
 8004d8a:	230b      	movs	r3, #11
 8004d8c:	18fb      	adds	r3, r7, r3
 8004d8e:	1c0a      	adds	r2, r1, #0
 8004d90:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004d92:	2317      	movs	r3, #23
 8004d94:	18fb      	adds	r3, r7, r3
 8004d96:	2200      	movs	r2, #0
 8004d98:	701a      	strb	r2, [r3, #0]

  if (pCallback == NULL)
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d101      	bne.n	8004da4 <HAL_TIM_RegisterCallback+0x24>
  {
    return HAL_ERROR;
 8004da0:	2301      	movs	r3, #1
 8004da2:	e0ea      	b.n	8004f7a <HAL_TIM_RegisterCallback+0x1fa>
  }

  if (htim->State == HAL_TIM_STATE_READY)
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	223d      	movs	r2, #61	@ 0x3d
 8004da8:	5c9b      	ldrb	r3, [r3, r2]
 8004daa:	b2db      	uxtb	r3, r3
 8004dac:	2b01      	cmp	r3, #1
 8004dae:	d000      	beq.n	8004db2 <HAL_TIM_RegisterCallback+0x32>
 8004db0:	e08e      	b.n	8004ed0 <HAL_TIM_RegisterCallback+0x150>
  {
    switch (CallbackID)
 8004db2:	230b      	movs	r3, #11
 8004db4:	18fb      	adds	r3, r7, r3
 8004db6:	781b      	ldrb	r3, [r3, #0]
 8004db8:	2b1b      	cmp	r3, #27
 8004dba:	d900      	bls.n	8004dbe <HAL_TIM_RegisterCallback+0x3e>
 8004dbc:	e083      	b.n	8004ec6 <HAL_TIM_RegisterCallback+0x146>
 8004dbe:	009a      	lsls	r2, r3, #2
 8004dc0:	4b70      	ldr	r3, [pc, #448]	@ (8004f84 <HAL_TIM_RegisterCallback+0x204>)
 8004dc2:	18d3      	adds	r3, r2, r3
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	469f      	mov	pc, r3
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback                 = pCallback;
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	687a      	ldr	r2, [r7, #4]
 8004dcc:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 8004dce:	e0d1      	b.n	8004f74 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback               = pCallback;
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	687a      	ldr	r2, [r7, #4]
 8004dd4:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 8004dd6:	e0cd      	b.n	8004f74 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback                   = pCallback;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	687a      	ldr	r2, [r7, #4]
 8004ddc:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 8004dde:	e0c9      	b.n	8004f74 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback                 = pCallback;
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	687a      	ldr	r2, [r7, #4]
 8004de4:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 8004de6:	e0c5      	b.n	8004f74 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback                   = pCallback;
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	687a      	ldr	r2, [r7, #4]
 8004dec:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 8004dee:	e0c1      	b.n	8004f74 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback                 = pCallback;
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	687a      	ldr	r2, [r7, #4]
 8004df4:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 8004df6:	e0bd      	b.n	8004f74 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback                  = pCallback;
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	687a      	ldr	r2, [r7, #4]
 8004dfc:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 8004dfe:	e0b9      	b.n	8004f74 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback                = pCallback;
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	687a      	ldr	r2, [r7, #4]
 8004e04:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 8004e06:	e0b5      	b.n	8004f74 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback             = pCallback;
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	687a      	ldr	r2, [r7, #4]
 8004e0c:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 8004e0e:	e0b1      	b.n	8004f74 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback           = pCallback;
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	687a      	ldr	r2, [r7, #4]
 8004e14:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 8004e16:	e0ad      	b.n	8004f74 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback              = pCallback;
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	687a      	ldr	r2, [r7, #4]
 8004e1c:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 8004e1e:	e0a9      	b.n	8004f74 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback            = pCallback;
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	687a      	ldr	r2, [r7, #4]
 8004e24:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 8004e26:	e0a5      	b.n	8004f74 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback           = pCallback;
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	687a      	ldr	r2, [r7, #4]
 8004e2c:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 8004e2e:	e0a1      	b.n	8004f74 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback         = pCallback;
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	2180      	movs	r1, #128	@ 0x80
 8004e34:	687a      	ldr	r2, [r7, #4]
 8004e36:	505a      	str	r2, [r3, r1]
        break;
 8004e38:	e09c      	b.n	8004f74 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_PERIOD_ELAPSED_CB_ID :
        htim->PeriodElapsedCallback                = pCallback;
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	2184      	movs	r1, #132	@ 0x84
 8004e3e:	687a      	ldr	r2, [r7, #4]
 8004e40:	505a      	str	r2, [r3, r1]
        break;
 8004e42:	e097      	b.n	8004f74 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID :
        htim->PeriodElapsedHalfCpltCallback        = pCallback;
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	2188      	movs	r1, #136	@ 0x88
 8004e48:	687a      	ldr	r2, [r7, #4]
 8004e4a:	505a      	str	r2, [r3, r1]
        break;
 8004e4c:	e092      	b.n	8004f74 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_TRIGGER_CB_ID :
        htim->TriggerCallback                      = pCallback;
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	218c      	movs	r1, #140	@ 0x8c
 8004e52:	687a      	ldr	r2, [r7, #4]
 8004e54:	505a      	str	r2, [r3, r1]
        break;
 8004e56:	e08d      	b.n	8004f74 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_TRIGGER_HALF_CB_ID :
        htim->TriggerHalfCpltCallback              = pCallback;
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	2190      	movs	r1, #144	@ 0x90
 8004e5c:	687a      	ldr	r2, [r7, #4]
 8004e5e:	505a      	str	r2, [r3, r1]
        break;
 8004e60:	e088      	b.n	8004f74 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_IC_CAPTURE_CB_ID :
        htim->IC_CaptureCallback                   = pCallback;
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	2194      	movs	r1, #148	@ 0x94
 8004e66:	687a      	ldr	r2, [r7, #4]
 8004e68:	505a      	str	r2, [r3, r1]
        break;
 8004e6a:	e083      	b.n	8004f74 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_IC_CAPTURE_HALF_CB_ID :
        htim->IC_CaptureHalfCpltCallback           = pCallback;
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	2198      	movs	r1, #152	@ 0x98
 8004e70:	687a      	ldr	r2, [r7, #4]
 8004e72:	505a      	str	r2, [r3, r1]
        break;
 8004e74:	e07e      	b.n	8004f74 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_OC_DELAY_ELAPSED_CB_ID :
        htim->OC_DelayElapsedCallback              = pCallback;
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	219c      	movs	r1, #156	@ 0x9c
 8004e7a:	687a      	ldr	r2, [r7, #4]
 8004e7c:	505a      	str	r2, [r3, r1]
        break;
 8004e7e:	e079      	b.n	8004f74 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_PWM_PULSE_FINISHED_CB_ID :
        htim->PWM_PulseFinishedCallback            = pCallback;
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	21a0      	movs	r1, #160	@ 0xa0
 8004e84:	687a      	ldr	r2, [r7, #4]
 8004e86:	505a      	str	r2, [r3, r1]
        break;
 8004e88:	e074      	b.n	8004f74 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID :
        htim->PWM_PulseFinishedHalfCpltCallback    = pCallback;
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	21a4      	movs	r1, #164	@ 0xa4
 8004e8e:	687a      	ldr	r2, [r7, #4]
 8004e90:	505a      	str	r2, [r3, r1]
        break;
 8004e92:	e06f      	b.n	8004f74 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_ERROR_CB_ID :
        htim->ErrorCallback                        = pCallback;
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	21a8      	movs	r1, #168	@ 0xa8
 8004e98:	687a      	ldr	r2, [r7, #4]
 8004e9a:	505a      	str	r2, [r3, r1]
        break;
 8004e9c:	e06a      	b.n	8004f74 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_COMMUTATION_CB_ID :
        htim->CommutationCallback                  = pCallback;
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	21ac      	movs	r1, #172	@ 0xac
 8004ea2:	687a      	ldr	r2, [r7, #4]
 8004ea4:	505a      	str	r2, [r3, r1]
        break;
 8004ea6:	e065      	b.n	8004f74 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_COMMUTATION_HALF_CB_ID :
        htim->CommutationHalfCpltCallback          = pCallback;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	21b0      	movs	r1, #176	@ 0xb0
 8004eac:	687a      	ldr	r2, [r7, #4]
 8004eae:	505a      	str	r2, [r3, r1]
        break;
 8004eb0:	e060      	b.n	8004f74 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_BREAK_CB_ID :
        htim->BreakCallback                        = pCallback;
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	21b4      	movs	r1, #180	@ 0xb4
 8004eb6:	687a      	ldr	r2, [r7, #4]
 8004eb8:	505a      	str	r2, [r3, r1]
        break;
 8004eba:	e05b      	b.n	8004f74 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_BREAK2_CB_ID :
        htim->Break2Callback                       = pCallback;
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	21b8      	movs	r1, #184	@ 0xb8
 8004ec0:	687a      	ldr	r2, [r7, #4]
 8004ec2:	505a      	str	r2, [r3, r1]
        break;
 8004ec4:	e056      	b.n	8004f74 <HAL_TIM_RegisterCallback+0x1f4>

      default :
        /* Return error status */
        status = HAL_ERROR;
 8004ec6:	2317      	movs	r3, #23
 8004ec8:	18fb      	adds	r3, r7, r3
 8004eca:	2201      	movs	r2, #1
 8004ecc:	701a      	strb	r2, [r3, #0]
        break;
 8004ece:	e051      	b.n	8004f74 <HAL_TIM_RegisterCallback+0x1f4>
    }
  }
  else if (htim->State == HAL_TIM_STATE_RESET)
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	223d      	movs	r2, #61	@ 0x3d
 8004ed4:	5c9b      	ldrb	r3, [r3, r2]
 8004ed6:	b2db      	uxtb	r3, r3
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d147      	bne.n	8004f6c <HAL_TIM_RegisterCallback+0x1ec>
  {
    switch (CallbackID)
 8004edc:	230b      	movs	r3, #11
 8004ede:	18fb      	adds	r3, r7, r3
 8004ee0:	781b      	ldrb	r3, [r3, #0]
 8004ee2:	2b0d      	cmp	r3, #13
 8004ee4:	d83d      	bhi.n	8004f62 <HAL_TIM_RegisterCallback+0x1e2>
 8004ee6:	009a      	lsls	r2, r3, #2
 8004ee8:	4b27      	ldr	r3, [pc, #156]	@ (8004f88 <HAL_TIM_RegisterCallback+0x208>)
 8004eea:	18d3      	adds	r3, r2, r3
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	469f      	mov	pc, r3
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback         = pCallback;
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	687a      	ldr	r2, [r7, #4]
 8004ef4:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 8004ef6:	e03d      	b.n	8004f74 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback       = pCallback;
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	687a      	ldr	r2, [r7, #4]
 8004efc:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 8004efe:	e039      	b.n	8004f74 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback           = pCallback;
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	687a      	ldr	r2, [r7, #4]
 8004f04:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 8004f06:	e035      	b.n	8004f74 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback         = pCallback;
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	687a      	ldr	r2, [r7, #4]
 8004f0c:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 8004f0e:	e031      	b.n	8004f74 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback           = pCallback;
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	687a      	ldr	r2, [r7, #4]
 8004f14:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 8004f16:	e02d      	b.n	8004f74 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback         = pCallback;
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	687a      	ldr	r2, [r7, #4]
 8004f1c:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 8004f1e:	e029      	b.n	8004f74 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback          = pCallback;
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	687a      	ldr	r2, [r7, #4]
 8004f24:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 8004f26:	e025      	b.n	8004f74 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback        = pCallback;
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	687a      	ldr	r2, [r7, #4]
 8004f2c:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 8004f2e:	e021      	b.n	8004f74 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback     = pCallback;
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	687a      	ldr	r2, [r7, #4]
 8004f34:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 8004f36:	e01d      	b.n	8004f74 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback   = pCallback;
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	687a      	ldr	r2, [r7, #4]
 8004f3c:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 8004f3e:	e019      	b.n	8004f74 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback      = pCallback;
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	687a      	ldr	r2, [r7, #4]
 8004f44:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 8004f46:	e015      	b.n	8004f74 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback    = pCallback;
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	687a      	ldr	r2, [r7, #4]
 8004f4c:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 8004f4e:	e011      	b.n	8004f74 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback   = pCallback;
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	687a      	ldr	r2, [r7, #4]
 8004f54:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 8004f56:	e00d      	b.n	8004f74 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback = pCallback;
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	2180      	movs	r1, #128	@ 0x80
 8004f5c:	687a      	ldr	r2, [r7, #4]
 8004f5e:	505a      	str	r2, [r3, r1]
        break;
 8004f60:	e008      	b.n	8004f74 <HAL_TIM_RegisterCallback+0x1f4>

      default :
        /* Return error status */
        status = HAL_ERROR;
 8004f62:	2317      	movs	r3, #23
 8004f64:	18fb      	adds	r3, r7, r3
 8004f66:	2201      	movs	r2, #1
 8004f68:	701a      	strb	r2, [r3, #0]
        break;
 8004f6a:	e003      	b.n	8004f74 <HAL_TIM_RegisterCallback+0x1f4>
    }
  }
  else
  {
    /* Return error status */
    status = HAL_ERROR;
 8004f6c:	2317      	movs	r3, #23
 8004f6e:	18fb      	adds	r3, r7, r3
 8004f70:	2201      	movs	r2, #1
 8004f72:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8004f74:	2317      	movs	r3, #23
 8004f76:	18fb      	adds	r3, r7, r3
 8004f78:	781b      	ldrb	r3, [r3, #0]
}
 8004f7a:	0018      	movs	r0, r3
 8004f7c:	46bd      	mov	sp, r7
 8004f7e:	b006      	add	sp, #24
 8004f80:	bd80      	pop	{r7, pc}
 8004f82:	46c0      	nop			@ (mov r8, r8)
 8004f84:	08006c04 	.word	0x08006c04
 8004f88:	08006c74 	.word	0x08006c74

08004f8c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004f8c:	b580      	push	{r7, lr}
 8004f8e:	b084      	sub	sp, #16
 8004f90:	af00      	add	r7, sp, #0
 8004f92:	6078      	str	r0, [r7, #4]
 8004f94:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	4a37      	ldr	r2, [pc, #220]	@ (800507c <TIM_Base_SetConfig+0xf0>)
 8004fa0:	4293      	cmp	r3, r2
 8004fa2:	d008      	beq.n	8004fb6 <TIM_Base_SetConfig+0x2a>
 8004fa4:	687a      	ldr	r2, [r7, #4]
 8004fa6:	2380      	movs	r3, #128	@ 0x80
 8004fa8:	05db      	lsls	r3, r3, #23
 8004faa:	429a      	cmp	r2, r3
 8004fac:	d003      	beq.n	8004fb6 <TIM_Base_SetConfig+0x2a>
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	4a33      	ldr	r2, [pc, #204]	@ (8005080 <TIM_Base_SetConfig+0xf4>)
 8004fb2:	4293      	cmp	r3, r2
 8004fb4:	d108      	bne.n	8004fc8 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	2270      	movs	r2, #112	@ 0x70
 8004fba:	4393      	bics	r3, r2
 8004fbc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004fbe:	683b      	ldr	r3, [r7, #0]
 8004fc0:	685b      	ldr	r3, [r3, #4]
 8004fc2:	68fa      	ldr	r2, [r7, #12]
 8004fc4:	4313      	orrs	r3, r2
 8004fc6:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	4a2c      	ldr	r2, [pc, #176]	@ (800507c <TIM_Base_SetConfig+0xf0>)
 8004fcc:	4293      	cmp	r3, r2
 8004fce:	d014      	beq.n	8004ffa <TIM_Base_SetConfig+0x6e>
 8004fd0:	687a      	ldr	r2, [r7, #4]
 8004fd2:	2380      	movs	r3, #128	@ 0x80
 8004fd4:	05db      	lsls	r3, r3, #23
 8004fd6:	429a      	cmp	r2, r3
 8004fd8:	d00f      	beq.n	8004ffa <TIM_Base_SetConfig+0x6e>
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	4a28      	ldr	r2, [pc, #160]	@ (8005080 <TIM_Base_SetConfig+0xf4>)
 8004fde:	4293      	cmp	r3, r2
 8004fe0:	d00b      	beq.n	8004ffa <TIM_Base_SetConfig+0x6e>
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	4a27      	ldr	r2, [pc, #156]	@ (8005084 <TIM_Base_SetConfig+0xf8>)
 8004fe6:	4293      	cmp	r3, r2
 8004fe8:	d007      	beq.n	8004ffa <TIM_Base_SetConfig+0x6e>
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	4a26      	ldr	r2, [pc, #152]	@ (8005088 <TIM_Base_SetConfig+0xfc>)
 8004fee:	4293      	cmp	r3, r2
 8004ff0:	d003      	beq.n	8004ffa <TIM_Base_SetConfig+0x6e>
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	4a25      	ldr	r2, [pc, #148]	@ (800508c <TIM_Base_SetConfig+0x100>)
 8004ff6:	4293      	cmp	r3, r2
 8004ff8:	d108      	bne.n	800500c <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	4a24      	ldr	r2, [pc, #144]	@ (8005090 <TIM_Base_SetConfig+0x104>)
 8004ffe:	4013      	ands	r3, r2
 8005000:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005002:	683b      	ldr	r3, [r7, #0]
 8005004:	68db      	ldr	r3, [r3, #12]
 8005006:	68fa      	ldr	r2, [r7, #12]
 8005008:	4313      	orrs	r3, r2
 800500a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	2280      	movs	r2, #128	@ 0x80
 8005010:	4393      	bics	r3, r2
 8005012:	001a      	movs	r2, r3
 8005014:	683b      	ldr	r3, [r7, #0]
 8005016:	695b      	ldr	r3, [r3, #20]
 8005018:	4313      	orrs	r3, r2
 800501a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	68fa      	ldr	r2, [r7, #12]
 8005020:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005022:	683b      	ldr	r3, [r7, #0]
 8005024:	689a      	ldr	r2, [r3, #8]
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800502a:	683b      	ldr	r3, [r7, #0]
 800502c:	681a      	ldr	r2, [r3, #0]
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	4a11      	ldr	r2, [pc, #68]	@ (800507c <TIM_Base_SetConfig+0xf0>)
 8005036:	4293      	cmp	r3, r2
 8005038:	d007      	beq.n	800504a <TIM_Base_SetConfig+0xbe>
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	4a12      	ldr	r2, [pc, #72]	@ (8005088 <TIM_Base_SetConfig+0xfc>)
 800503e:	4293      	cmp	r3, r2
 8005040:	d003      	beq.n	800504a <TIM_Base_SetConfig+0xbe>
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	4a11      	ldr	r2, [pc, #68]	@ (800508c <TIM_Base_SetConfig+0x100>)
 8005046:	4293      	cmp	r3, r2
 8005048:	d103      	bne.n	8005052 <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800504a:	683b      	ldr	r3, [r7, #0]
 800504c:	691a      	ldr	r2, [r3, #16]
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	2201      	movs	r2, #1
 8005056:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	691b      	ldr	r3, [r3, #16]
 800505c:	2201      	movs	r2, #1
 800505e:	4013      	ands	r3, r2
 8005060:	2b01      	cmp	r3, #1
 8005062:	d106      	bne.n	8005072 <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	691b      	ldr	r3, [r3, #16]
 8005068:	2201      	movs	r2, #1
 800506a:	4393      	bics	r3, r2
 800506c:	001a      	movs	r2, r3
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	611a      	str	r2, [r3, #16]
  }
}
 8005072:	46c0      	nop			@ (mov r8, r8)
 8005074:	46bd      	mov	sp, r7
 8005076:	b004      	add	sp, #16
 8005078:	bd80      	pop	{r7, pc}
 800507a:	46c0      	nop			@ (mov r8, r8)
 800507c:	40012c00 	.word	0x40012c00
 8005080:	40000400 	.word	0x40000400
 8005084:	40002000 	.word	0x40002000
 8005088:	40014400 	.word	0x40014400
 800508c:	40014800 	.word	0x40014800
 8005090:	fffffcff 	.word	0xfffffcff

08005094 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005094:	b580      	push	{r7, lr}
 8005096:	b086      	sub	sp, #24
 8005098:	af00      	add	r7, sp, #0
 800509a:	6078      	str	r0, [r7, #4]
 800509c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	6a1b      	ldr	r3, [r3, #32]
 80050a2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	6a1b      	ldr	r3, [r3, #32]
 80050a8:	2201      	movs	r2, #1
 80050aa:	4393      	bics	r3, r2
 80050ac:	001a      	movs	r2, r3
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	685b      	ldr	r3, [r3, #4]
 80050b6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	699b      	ldr	r3, [r3, #24]
 80050bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	4a2e      	ldr	r2, [pc, #184]	@ (800517c <TIM_OC1_SetConfig+0xe8>)
 80050c2:	4013      	ands	r3, r2
 80050c4:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	2203      	movs	r2, #3
 80050ca:	4393      	bics	r3, r2
 80050cc:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80050ce:	683b      	ldr	r3, [r7, #0]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	68fa      	ldr	r2, [r7, #12]
 80050d4:	4313      	orrs	r3, r2
 80050d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80050d8:	697b      	ldr	r3, [r7, #20]
 80050da:	2202      	movs	r2, #2
 80050dc:	4393      	bics	r3, r2
 80050de:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80050e0:	683b      	ldr	r3, [r7, #0]
 80050e2:	689b      	ldr	r3, [r3, #8]
 80050e4:	697a      	ldr	r2, [r7, #20]
 80050e6:	4313      	orrs	r3, r2
 80050e8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	4a24      	ldr	r2, [pc, #144]	@ (8005180 <TIM_OC1_SetConfig+0xec>)
 80050ee:	4293      	cmp	r3, r2
 80050f0:	d007      	beq.n	8005102 <TIM_OC1_SetConfig+0x6e>
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	4a23      	ldr	r2, [pc, #140]	@ (8005184 <TIM_OC1_SetConfig+0xf0>)
 80050f6:	4293      	cmp	r3, r2
 80050f8:	d003      	beq.n	8005102 <TIM_OC1_SetConfig+0x6e>
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	4a22      	ldr	r2, [pc, #136]	@ (8005188 <TIM_OC1_SetConfig+0xf4>)
 80050fe:	4293      	cmp	r3, r2
 8005100:	d10c      	bne.n	800511c <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005102:	697b      	ldr	r3, [r7, #20]
 8005104:	2208      	movs	r2, #8
 8005106:	4393      	bics	r3, r2
 8005108:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800510a:	683b      	ldr	r3, [r7, #0]
 800510c:	68db      	ldr	r3, [r3, #12]
 800510e:	697a      	ldr	r2, [r7, #20]
 8005110:	4313      	orrs	r3, r2
 8005112:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005114:	697b      	ldr	r3, [r7, #20]
 8005116:	2204      	movs	r2, #4
 8005118:	4393      	bics	r3, r2
 800511a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	4a18      	ldr	r2, [pc, #96]	@ (8005180 <TIM_OC1_SetConfig+0xec>)
 8005120:	4293      	cmp	r3, r2
 8005122:	d007      	beq.n	8005134 <TIM_OC1_SetConfig+0xa0>
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	4a17      	ldr	r2, [pc, #92]	@ (8005184 <TIM_OC1_SetConfig+0xf0>)
 8005128:	4293      	cmp	r3, r2
 800512a:	d003      	beq.n	8005134 <TIM_OC1_SetConfig+0xa0>
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	4a16      	ldr	r2, [pc, #88]	@ (8005188 <TIM_OC1_SetConfig+0xf4>)
 8005130:	4293      	cmp	r3, r2
 8005132:	d111      	bne.n	8005158 <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005134:	693b      	ldr	r3, [r7, #16]
 8005136:	4a15      	ldr	r2, [pc, #84]	@ (800518c <TIM_OC1_SetConfig+0xf8>)
 8005138:	4013      	ands	r3, r2
 800513a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800513c:	693b      	ldr	r3, [r7, #16]
 800513e:	4a14      	ldr	r2, [pc, #80]	@ (8005190 <TIM_OC1_SetConfig+0xfc>)
 8005140:	4013      	ands	r3, r2
 8005142:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005144:	683b      	ldr	r3, [r7, #0]
 8005146:	695b      	ldr	r3, [r3, #20]
 8005148:	693a      	ldr	r2, [r7, #16]
 800514a:	4313      	orrs	r3, r2
 800514c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800514e:	683b      	ldr	r3, [r7, #0]
 8005150:	699b      	ldr	r3, [r3, #24]
 8005152:	693a      	ldr	r2, [r7, #16]
 8005154:	4313      	orrs	r3, r2
 8005156:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	693a      	ldr	r2, [r7, #16]
 800515c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	68fa      	ldr	r2, [r7, #12]
 8005162:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005164:	683b      	ldr	r3, [r7, #0]
 8005166:	685a      	ldr	r2, [r3, #4]
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	697a      	ldr	r2, [r7, #20]
 8005170:	621a      	str	r2, [r3, #32]
}
 8005172:	46c0      	nop			@ (mov r8, r8)
 8005174:	46bd      	mov	sp, r7
 8005176:	b006      	add	sp, #24
 8005178:	bd80      	pop	{r7, pc}
 800517a:	46c0      	nop			@ (mov r8, r8)
 800517c:	fffeff8f 	.word	0xfffeff8f
 8005180:	40012c00 	.word	0x40012c00
 8005184:	40014400 	.word	0x40014400
 8005188:	40014800 	.word	0x40014800
 800518c:	fffffeff 	.word	0xfffffeff
 8005190:	fffffdff 	.word	0xfffffdff

08005194 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005194:	b580      	push	{r7, lr}
 8005196:	b086      	sub	sp, #24
 8005198:	af00      	add	r7, sp, #0
 800519a:	6078      	str	r0, [r7, #4]
 800519c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	6a1b      	ldr	r3, [r3, #32]
 80051a2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	6a1b      	ldr	r3, [r3, #32]
 80051a8:	2210      	movs	r2, #16
 80051aa:	4393      	bics	r3, r2
 80051ac:	001a      	movs	r2, r3
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	685b      	ldr	r3, [r3, #4]
 80051b6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	699b      	ldr	r3, [r3, #24]
 80051bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	4a2c      	ldr	r2, [pc, #176]	@ (8005274 <TIM_OC2_SetConfig+0xe0>)
 80051c2:	4013      	ands	r3, r2
 80051c4:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	4a2b      	ldr	r2, [pc, #172]	@ (8005278 <TIM_OC2_SetConfig+0xe4>)
 80051ca:	4013      	ands	r3, r2
 80051cc:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80051ce:	683b      	ldr	r3, [r7, #0]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	021b      	lsls	r3, r3, #8
 80051d4:	68fa      	ldr	r2, [r7, #12]
 80051d6:	4313      	orrs	r3, r2
 80051d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80051da:	697b      	ldr	r3, [r7, #20]
 80051dc:	2220      	movs	r2, #32
 80051de:	4393      	bics	r3, r2
 80051e0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80051e2:	683b      	ldr	r3, [r7, #0]
 80051e4:	689b      	ldr	r3, [r3, #8]
 80051e6:	011b      	lsls	r3, r3, #4
 80051e8:	697a      	ldr	r2, [r7, #20]
 80051ea:	4313      	orrs	r3, r2
 80051ec:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	4a22      	ldr	r2, [pc, #136]	@ (800527c <TIM_OC2_SetConfig+0xe8>)
 80051f2:	4293      	cmp	r3, r2
 80051f4:	d10d      	bne.n	8005212 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80051f6:	697b      	ldr	r3, [r7, #20]
 80051f8:	2280      	movs	r2, #128	@ 0x80
 80051fa:	4393      	bics	r3, r2
 80051fc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80051fe:	683b      	ldr	r3, [r7, #0]
 8005200:	68db      	ldr	r3, [r3, #12]
 8005202:	011b      	lsls	r3, r3, #4
 8005204:	697a      	ldr	r2, [r7, #20]
 8005206:	4313      	orrs	r3, r2
 8005208:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800520a:	697b      	ldr	r3, [r7, #20]
 800520c:	2240      	movs	r2, #64	@ 0x40
 800520e:	4393      	bics	r3, r2
 8005210:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	4a19      	ldr	r2, [pc, #100]	@ (800527c <TIM_OC2_SetConfig+0xe8>)
 8005216:	4293      	cmp	r3, r2
 8005218:	d007      	beq.n	800522a <TIM_OC2_SetConfig+0x96>
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	4a18      	ldr	r2, [pc, #96]	@ (8005280 <TIM_OC2_SetConfig+0xec>)
 800521e:	4293      	cmp	r3, r2
 8005220:	d003      	beq.n	800522a <TIM_OC2_SetConfig+0x96>
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	4a17      	ldr	r2, [pc, #92]	@ (8005284 <TIM_OC2_SetConfig+0xf0>)
 8005226:	4293      	cmp	r3, r2
 8005228:	d113      	bne.n	8005252 <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800522a:	693b      	ldr	r3, [r7, #16]
 800522c:	4a16      	ldr	r2, [pc, #88]	@ (8005288 <TIM_OC2_SetConfig+0xf4>)
 800522e:	4013      	ands	r3, r2
 8005230:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005232:	693b      	ldr	r3, [r7, #16]
 8005234:	4a15      	ldr	r2, [pc, #84]	@ (800528c <TIM_OC2_SetConfig+0xf8>)
 8005236:	4013      	ands	r3, r2
 8005238:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800523a:	683b      	ldr	r3, [r7, #0]
 800523c:	695b      	ldr	r3, [r3, #20]
 800523e:	009b      	lsls	r3, r3, #2
 8005240:	693a      	ldr	r2, [r7, #16]
 8005242:	4313      	orrs	r3, r2
 8005244:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005246:	683b      	ldr	r3, [r7, #0]
 8005248:	699b      	ldr	r3, [r3, #24]
 800524a:	009b      	lsls	r3, r3, #2
 800524c:	693a      	ldr	r2, [r7, #16]
 800524e:	4313      	orrs	r3, r2
 8005250:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	693a      	ldr	r2, [r7, #16]
 8005256:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	68fa      	ldr	r2, [r7, #12]
 800525c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800525e:	683b      	ldr	r3, [r7, #0]
 8005260:	685a      	ldr	r2, [r3, #4]
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	697a      	ldr	r2, [r7, #20]
 800526a:	621a      	str	r2, [r3, #32]
}
 800526c:	46c0      	nop			@ (mov r8, r8)
 800526e:	46bd      	mov	sp, r7
 8005270:	b006      	add	sp, #24
 8005272:	bd80      	pop	{r7, pc}
 8005274:	feff8fff 	.word	0xfeff8fff
 8005278:	fffffcff 	.word	0xfffffcff
 800527c:	40012c00 	.word	0x40012c00
 8005280:	40014400 	.word	0x40014400
 8005284:	40014800 	.word	0x40014800
 8005288:	fffffbff 	.word	0xfffffbff
 800528c:	fffff7ff 	.word	0xfffff7ff

08005290 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005290:	b580      	push	{r7, lr}
 8005292:	b086      	sub	sp, #24
 8005294:	af00      	add	r7, sp, #0
 8005296:	6078      	str	r0, [r7, #4]
 8005298:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	6a1b      	ldr	r3, [r3, #32]
 800529e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	6a1b      	ldr	r3, [r3, #32]
 80052a4:	4a31      	ldr	r2, [pc, #196]	@ (800536c <TIM_OC3_SetConfig+0xdc>)
 80052a6:	401a      	ands	r2, r3
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	685b      	ldr	r3, [r3, #4]
 80052b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	69db      	ldr	r3, [r3, #28]
 80052b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	4a2d      	ldr	r2, [pc, #180]	@ (8005370 <TIM_OC3_SetConfig+0xe0>)
 80052bc:	4013      	ands	r3, r2
 80052be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	2203      	movs	r2, #3
 80052c4:	4393      	bics	r3, r2
 80052c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80052c8:	683b      	ldr	r3, [r7, #0]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	68fa      	ldr	r2, [r7, #12]
 80052ce:	4313      	orrs	r3, r2
 80052d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80052d2:	697b      	ldr	r3, [r7, #20]
 80052d4:	4a27      	ldr	r2, [pc, #156]	@ (8005374 <TIM_OC3_SetConfig+0xe4>)
 80052d6:	4013      	ands	r3, r2
 80052d8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80052da:	683b      	ldr	r3, [r7, #0]
 80052dc:	689b      	ldr	r3, [r3, #8]
 80052de:	021b      	lsls	r3, r3, #8
 80052e0:	697a      	ldr	r2, [r7, #20]
 80052e2:	4313      	orrs	r3, r2
 80052e4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	4a23      	ldr	r2, [pc, #140]	@ (8005378 <TIM_OC3_SetConfig+0xe8>)
 80052ea:	4293      	cmp	r3, r2
 80052ec:	d10d      	bne.n	800530a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80052ee:	697b      	ldr	r3, [r7, #20]
 80052f0:	4a22      	ldr	r2, [pc, #136]	@ (800537c <TIM_OC3_SetConfig+0xec>)
 80052f2:	4013      	ands	r3, r2
 80052f4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80052f6:	683b      	ldr	r3, [r7, #0]
 80052f8:	68db      	ldr	r3, [r3, #12]
 80052fa:	021b      	lsls	r3, r3, #8
 80052fc:	697a      	ldr	r2, [r7, #20]
 80052fe:	4313      	orrs	r3, r2
 8005300:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005302:	697b      	ldr	r3, [r7, #20]
 8005304:	4a1e      	ldr	r2, [pc, #120]	@ (8005380 <TIM_OC3_SetConfig+0xf0>)
 8005306:	4013      	ands	r3, r2
 8005308:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	4a1a      	ldr	r2, [pc, #104]	@ (8005378 <TIM_OC3_SetConfig+0xe8>)
 800530e:	4293      	cmp	r3, r2
 8005310:	d007      	beq.n	8005322 <TIM_OC3_SetConfig+0x92>
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	4a1b      	ldr	r2, [pc, #108]	@ (8005384 <TIM_OC3_SetConfig+0xf4>)
 8005316:	4293      	cmp	r3, r2
 8005318:	d003      	beq.n	8005322 <TIM_OC3_SetConfig+0x92>
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	4a1a      	ldr	r2, [pc, #104]	@ (8005388 <TIM_OC3_SetConfig+0xf8>)
 800531e:	4293      	cmp	r3, r2
 8005320:	d113      	bne.n	800534a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005322:	693b      	ldr	r3, [r7, #16]
 8005324:	4a19      	ldr	r2, [pc, #100]	@ (800538c <TIM_OC3_SetConfig+0xfc>)
 8005326:	4013      	ands	r3, r2
 8005328:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800532a:	693b      	ldr	r3, [r7, #16]
 800532c:	4a18      	ldr	r2, [pc, #96]	@ (8005390 <TIM_OC3_SetConfig+0x100>)
 800532e:	4013      	ands	r3, r2
 8005330:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005332:	683b      	ldr	r3, [r7, #0]
 8005334:	695b      	ldr	r3, [r3, #20]
 8005336:	011b      	lsls	r3, r3, #4
 8005338:	693a      	ldr	r2, [r7, #16]
 800533a:	4313      	orrs	r3, r2
 800533c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800533e:	683b      	ldr	r3, [r7, #0]
 8005340:	699b      	ldr	r3, [r3, #24]
 8005342:	011b      	lsls	r3, r3, #4
 8005344:	693a      	ldr	r2, [r7, #16]
 8005346:	4313      	orrs	r3, r2
 8005348:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	693a      	ldr	r2, [r7, #16]
 800534e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	68fa      	ldr	r2, [r7, #12]
 8005354:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005356:	683b      	ldr	r3, [r7, #0]
 8005358:	685a      	ldr	r2, [r3, #4]
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	697a      	ldr	r2, [r7, #20]
 8005362:	621a      	str	r2, [r3, #32]
}
 8005364:	46c0      	nop			@ (mov r8, r8)
 8005366:	46bd      	mov	sp, r7
 8005368:	b006      	add	sp, #24
 800536a:	bd80      	pop	{r7, pc}
 800536c:	fffffeff 	.word	0xfffffeff
 8005370:	fffeff8f 	.word	0xfffeff8f
 8005374:	fffffdff 	.word	0xfffffdff
 8005378:	40012c00 	.word	0x40012c00
 800537c:	fffff7ff 	.word	0xfffff7ff
 8005380:	fffffbff 	.word	0xfffffbff
 8005384:	40014400 	.word	0x40014400
 8005388:	40014800 	.word	0x40014800
 800538c:	ffffefff 	.word	0xffffefff
 8005390:	ffffdfff 	.word	0xffffdfff

08005394 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005394:	b580      	push	{r7, lr}
 8005396:	b086      	sub	sp, #24
 8005398:	af00      	add	r7, sp, #0
 800539a:	6078      	str	r0, [r7, #4]
 800539c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	6a1b      	ldr	r3, [r3, #32]
 80053a2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	6a1b      	ldr	r3, [r3, #32]
 80053a8:	4a24      	ldr	r2, [pc, #144]	@ (800543c <TIM_OC4_SetConfig+0xa8>)
 80053aa:	401a      	ands	r2, r3
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	685b      	ldr	r3, [r3, #4]
 80053b4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	69db      	ldr	r3, [r3, #28]
 80053ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	4a20      	ldr	r2, [pc, #128]	@ (8005440 <TIM_OC4_SetConfig+0xac>)
 80053c0:	4013      	ands	r3, r2
 80053c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	4a1f      	ldr	r2, [pc, #124]	@ (8005444 <TIM_OC4_SetConfig+0xb0>)
 80053c8:	4013      	ands	r3, r2
 80053ca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80053cc:	683b      	ldr	r3, [r7, #0]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	021b      	lsls	r3, r3, #8
 80053d2:	68fa      	ldr	r2, [r7, #12]
 80053d4:	4313      	orrs	r3, r2
 80053d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80053d8:	693b      	ldr	r3, [r7, #16]
 80053da:	4a1b      	ldr	r2, [pc, #108]	@ (8005448 <TIM_OC4_SetConfig+0xb4>)
 80053dc:	4013      	ands	r3, r2
 80053de:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80053e0:	683b      	ldr	r3, [r7, #0]
 80053e2:	689b      	ldr	r3, [r3, #8]
 80053e4:	031b      	lsls	r3, r3, #12
 80053e6:	693a      	ldr	r2, [r7, #16]
 80053e8:	4313      	orrs	r3, r2
 80053ea:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	4a17      	ldr	r2, [pc, #92]	@ (800544c <TIM_OC4_SetConfig+0xb8>)
 80053f0:	4293      	cmp	r3, r2
 80053f2:	d007      	beq.n	8005404 <TIM_OC4_SetConfig+0x70>
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	4a16      	ldr	r2, [pc, #88]	@ (8005450 <TIM_OC4_SetConfig+0xbc>)
 80053f8:	4293      	cmp	r3, r2
 80053fa:	d003      	beq.n	8005404 <TIM_OC4_SetConfig+0x70>
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	4a15      	ldr	r2, [pc, #84]	@ (8005454 <TIM_OC4_SetConfig+0xc0>)
 8005400:	4293      	cmp	r3, r2
 8005402:	d109      	bne.n	8005418 <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005404:	697b      	ldr	r3, [r7, #20]
 8005406:	4a14      	ldr	r2, [pc, #80]	@ (8005458 <TIM_OC4_SetConfig+0xc4>)
 8005408:	4013      	ands	r3, r2
 800540a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800540c:	683b      	ldr	r3, [r7, #0]
 800540e:	695b      	ldr	r3, [r3, #20]
 8005410:	019b      	lsls	r3, r3, #6
 8005412:	697a      	ldr	r2, [r7, #20]
 8005414:	4313      	orrs	r3, r2
 8005416:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	697a      	ldr	r2, [r7, #20]
 800541c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	68fa      	ldr	r2, [r7, #12]
 8005422:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005424:	683b      	ldr	r3, [r7, #0]
 8005426:	685a      	ldr	r2, [r3, #4]
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	693a      	ldr	r2, [r7, #16]
 8005430:	621a      	str	r2, [r3, #32]
}
 8005432:	46c0      	nop			@ (mov r8, r8)
 8005434:	46bd      	mov	sp, r7
 8005436:	b006      	add	sp, #24
 8005438:	bd80      	pop	{r7, pc}
 800543a:	46c0      	nop			@ (mov r8, r8)
 800543c:	ffffefff 	.word	0xffffefff
 8005440:	feff8fff 	.word	0xfeff8fff
 8005444:	fffffcff 	.word	0xfffffcff
 8005448:	ffffdfff 	.word	0xffffdfff
 800544c:	40012c00 	.word	0x40012c00
 8005450:	40014400 	.word	0x40014400
 8005454:	40014800 	.word	0x40014800
 8005458:	ffffbfff 	.word	0xffffbfff

0800545c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800545c:	b580      	push	{r7, lr}
 800545e:	b086      	sub	sp, #24
 8005460:	af00      	add	r7, sp, #0
 8005462:	6078      	str	r0, [r7, #4]
 8005464:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	6a1b      	ldr	r3, [r3, #32]
 800546a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	6a1b      	ldr	r3, [r3, #32]
 8005470:	4a21      	ldr	r2, [pc, #132]	@ (80054f8 <TIM_OC5_SetConfig+0x9c>)
 8005472:	401a      	ands	r2, r3
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	685b      	ldr	r3, [r3, #4]
 800547c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005482:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	4a1d      	ldr	r2, [pc, #116]	@ (80054fc <TIM_OC5_SetConfig+0xa0>)
 8005488:	4013      	ands	r3, r2
 800548a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800548c:	683b      	ldr	r3, [r7, #0]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	68fa      	ldr	r2, [r7, #12]
 8005492:	4313      	orrs	r3, r2
 8005494:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005496:	693b      	ldr	r3, [r7, #16]
 8005498:	4a19      	ldr	r2, [pc, #100]	@ (8005500 <TIM_OC5_SetConfig+0xa4>)
 800549a:	4013      	ands	r3, r2
 800549c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800549e:	683b      	ldr	r3, [r7, #0]
 80054a0:	689b      	ldr	r3, [r3, #8]
 80054a2:	041b      	lsls	r3, r3, #16
 80054a4:	693a      	ldr	r2, [r7, #16]
 80054a6:	4313      	orrs	r3, r2
 80054a8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	4a15      	ldr	r2, [pc, #84]	@ (8005504 <TIM_OC5_SetConfig+0xa8>)
 80054ae:	4293      	cmp	r3, r2
 80054b0:	d007      	beq.n	80054c2 <TIM_OC5_SetConfig+0x66>
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	4a14      	ldr	r2, [pc, #80]	@ (8005508 <TIM_OC5_SetConfig+0xac>)
 80054b6:	4293      	cmp	r3, r2
 80054b8:	d003      	beq.n	80054c2 <TIM_OC5_SetConfig+0x66>
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	4a13      	ldr	r2, [pc, #76]	@ (800550c <TIM_OC5_SetConfig+0xb0>)
 80054be:	4293      	cmp	r3, r2
 80054c0:	d109      	bne.n	80054d6 <TIM_OC5_SetConfig+0x7a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80054c2:	697b      	ldr	r3, [r7, #20]
 80054c4:	4a0c      	ldr	r2, [pc, #48]	@ (80054f8 <TIM_OC5_SetConfig+0x9c>)
 80054c6:	4013      	ands	r3, r2
 80054c8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80054ca:	683b      	ldr	r3, [r7, #0]
 80054cc:	695b      	ldr	r3, [r3, #20]
 80054ce:	021b      	lsls	r3, r3, #8
 80054d0:	697a      	ldr	r2, [r7, #20]
 80054d2:	4313      	orrs	r3, r2
 80054d4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	697a      	ldr	r2, [r7, #20]
 80054da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	68fa      	ldr	r2, [r7, #12]
 80054e0:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80054e2:	683b      	ldr	r3, [r7, #0]
 80054e4:	685a      	ldr	r2, [r3, #4]
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	693a      	ldr	r2, [r7, #16]
 80054ee:	621a      	str	r2, [r3, #32]
}
 80054f0:	46c0      	nop			@ (mov r8, r8)
 80054f2:	46bd      	mov	sp, r7
 80054f4:	b006      	add	sp, #24
 80054f6:	bd80      	pop	{r7, pc}
 80054f8:	fffeffff 	.word	0xfffeffff
 80054fc:	fffeff8f 	.word	0xfffeff8f
 8005500:	fffdffff 	.word	0xfffdffff
 8005504:	40012c00 	.word	0x40012c00
 8005508:	40014400 	.word	0x40014400
 800550c:	40014800 	.word	0x40014800

08005510 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005510:	b580      	push	{r7, lr}
 8005512:	b086      	sub	sp, #24
 8005514:	af00      	add	r7, sp, #0
 8005516:	6078      	str	r0, [r7, #4]
 8005518:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	6a1b      	ldr	r3, [r3, #32]
 800551e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	6a1b      	ldr	r3, [r3, #32]
 8005524:	4a22      	ldr	r2, [pc, #136]	@ (80055b0 <TIM_OC6_SetConfig+0xa0>)
 8005526:	401a      	ands	r2, r3
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	685b      	ldr	r3, [r3, #4]
 8005530:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005536:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	4a1e      	ldr	r2, [pc, #120]	@ (80055b4 <TIM_OC6_SetConfig+0xa4>)
 800553c:	4013      	ands	r3, r2
 800553e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005540:	683b      	ldr	r3, [r7, #0]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	021b      	lsls	r3, r3, #8
 8005546:	68fa      	ldr	r2, [r7, #12]
 8005548:	4313      	orrs	r3, r2
 800554a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800554c:	693b      	ldr	r3, [r7, #16]
 800554e:	4a1a      	ldr	r2, [pc, #104]	@ (80055b8 <TIM_OC6_SetConfig+0xa8>)
 8005550:	4013      	ands	r3, r2
 8005552:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005554:	683b      	ldr	r3, [r7, #0]
 8005556:	689b      	ldr	r3, [r3, #8]
 8005558:	051b      	lsls	r3, r3, #20
 800555a:	693a      	ldr	r2, [r7, #16]
 800555c:	4313      	orrs	r3, r2
 800555e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	4a16      	ldr	r2, [pc, #88]	@ (80055bc <TIM_OC6_SetConfig+0xac>)
 8005564:	4293      	cmp	r3, r2
 8005566:	d007      	beq.n	8005578 <TIM_OC6_SetConfig+0x68>
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	4a15      	ldr	r2, [pc, #84]	@ (80055c0 <TIM_OC6_SetConfig+0xb0>)
 800556c:	4293      	cmp	r3, r2
 800556e:	d003      	beq.n	8005578 <TIM_OC6_SetConfig+0x68>
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	4a14      	ldr	r2, [pc, #80]	@ (80055c4 <TIM_OC6_SetConfig+0xb4>)
 8005574:	4293      	cmp	r3, r2
 8005576:	d109      	bne.n	800558c <TIM_OC6_SetConfig+0x7c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005578:	697b      	ldr	r3, [r7, #20]
 800557a:	4a13      	ldr	r2, [pc, #76]	@ (80055c8 <TIM_OC6_SetConfig+0xb8>)
 800557c:	4013      	ands	r3, r2
 800557e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005580:	683b      	ldr	r3, [r7, #0]
 8005582:	695b      	ldr	r3, [r3, #20]
 8005584:	029b      	lsls	r3, r3, #10
 8005586:	697a      	ldr	r2, [r7, #20]
 8005588:	4313      	orrs	r3, r2
 800558a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	697a      	ldr	r2, [r7, #20]
 8005590:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	68fa      	ldr	r2, [r7, #12]
 8005596:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005598:	683b      	ldr	r3, [r7, #0]
 800559a:	685a      	ldr	r2, [r3, #4]
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	693a      	ldr	r2, [r7, #16]
 80055a4:	621a      	str	r2, [r3, #32]
}
 80055a6:	46c0      	nop			@ (mov r8, r8)
 80055a8:	46bd      	mov	sp, r7
 80055aa:	b006      	add	sp, #24
 80055ac:	bd80      	pop	{r7, pc}
 80055ae:	46c0      	nop			@ (mov r8, r8)
 80055b0:	ffefffff 	.word	0xffefffff
 80055b4:	feff8fff 	.word	0xfeff8fff
 80055b8:	ffdfffff 	.word	0xffdfffff
 80055bc:	40012c00 	.word	0x40012c00
 80055c0:	40014400 	.word	0x40014400
 80055c4:	40014800 	.word	0x40014800
 80055c8:	fffbffff 	.word	0xfffbffff

080055cc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80055cc:	b580      	push	{r7, lr}
 80055ce:	b086      	sub	sp, #24
 80055d0:	af00      	add	r7, sp, #0
 80055d2:	60f8      	str	r0, [r7, #12]
 80055d4:	60b9      	str	r1, [r7, #8]
 80055d6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80055d8:	68bb      	ldr	r3, [r7, #8]
 80055da:	221f      	movs	r2, #31
 80055dc:	4013      	ands	r3, r2
 80055de:	2201      	movs	r2, #1
 80055e0:	409a      	lsls	r2, r3
 80055e2:	0013      	movs	r3, r2
 80055e4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	6a1b      	ldr	r3, [r3, #32]
 80055ea:	697a      	ldr	r2, [r7, #20]
 80055ec:	43d2      	mvns	r2, r2
 80055ee:	401a      	ands	r2, r3
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	6a1a      	ldr	r2, [r3, #32]
 80055f8:	68bb      	ldr	r3, [r7, #8]
 80055fa:	211f      	movs	r1, #31
 80055fc:	400b      	ands	r3, r1
 80055fe:	6879      	ldr	r1, [r7, #4]
 8005600:	4099      	lsls	r1, r3
 8005602:	000b      	movs	r3, r1
 8005604:	431a      	orrs	r2, r3
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	621a      	str	r2, [r3, #32]
}
 800560a:	46c0      	nop			@ (mov r8, r8)
 800560c:	46bd      	mov	sp, r7
 800560e:	b006      	add	sp, #24
 8005610:	bd80      	pop	{r7, pc}
	...

08005614 <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 8005614:	b580      	push	{r7, lr}
 8005616:	b082      	sub	sp, #8
 8005618:	af00      	add	r7, sp, #0
 800561a:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	2184      	movs	r1, #132	@ 0x84
 8005620:	4a1c      	ldr	r2, [pc, #112]	@ (8005694 <TIM_ResetCallback+0x80>)
 8005622:	505a      	str	r2, [r3, r1]
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	2188      	movs	r1, #136	@ 0x88
 8005628:	4a1b      	ldr	r2, [pc, #108]	@ (8005698 <TIM_ResetCallback+0x84>)
 800562a:	505a      	str	r2, [r3, r1]
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	218c      	movs	r1, #140	@ 0x8c
 8005630:	4a1a      	ldr	r2, [pc, #104]	@ (800569c <TIM_ResetCallback+0x88>)
 8005632:	505a      	str	r2, [r3, r1]
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	2190      	movs	r1, #144	@ 0x90
 8005638:	4a19      	ldr	r2, [pc, #100]	@ (80056a0 <TIM_ResetCallback+0x8c>)
 800563a:	505a      	str	r2, [r3, r1]
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	2194      	movs	r1, #148	@ 0x94
 8005640:	4a18      	ldr	r2, [pc, #96]	@ (80056a4 <TIM_ResetCallback+0x90>)
 8005642:	505a      	str	r2, [r3, r1]
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	2198      	movs	r1, #152	@ 0x98
 8005648:	4a17      	ldr	r2, [pc, #92]	@ (80056a8 <TIM_ResetCallback+0x94>)
 800564a:	505a      	str	r2, [r3, r1]
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	219c      	movs	r1, #156	@ 0x9c
 8005650:	4a16      	ldr	r2, [pc, #88]	@ (80056ac <TIM_ResetCallback+0x98>)
 8005652:	505a      	str	r2, [r3, r1]
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	21a0      	movs	r1, #160	@ 0xa0
 8005658:	4a15      	ldr	r2, [pc, #84]	@ (80056b0 <TIM_ResetCallback+0x9c>)
 800565a:	505a      	str	r2, [r3, r1]
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	21a4      	movs	r1, #164	@ 0xa4
 8005660:	4a14      	ldr	r2, [pc, #80]	@ (80056b4 <TIM_ResetCallback+0xa0>)
 8005662:	505a      	str	r2, [r3, r1]
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	21a8      	movs	r1, #168	@ 0xa8
 8005668:	4a13      	ldr	r2, [pc, #76]	@ (80056b8 <TIM_ResetCallback+0xa4>)
 800566a:	505a      	str	r2, [r3, r1]
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	21ac      	movs	r1, #172	@ 0xac
 8005670:	4a12      	ldr	r2, [pc, #72]	@ (80056bc <TIM_ResetCallback+0xa8>)
 8005672:	505a      	str	r2, [r3, r1]
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	21b0      	movs	r1, #176	@ 0xb0
 8005678:	4a11      	ldr	r2, [pc, #68]	@ (80056c0 <TIM_ResetCallback+0xac>)
 800567a:	505a      	str	r2, [r3, r1]
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	21b4      	movs	r1, #180	@ 0xb4
 8005680:	4a10      	ldr	r2, [pc, #64]	@ (80056c4 <TIM_ResetCallback+0xb0>)
 8005682:	505a      	str	r2, [r3, r1]
  htim->Break2Callback                    = HAL_TIMEx_Break2Callback;
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	21b8      	movs	r1, #184	@ 0xb8
 8005688:	4a0f      	ldr	r2, [pc, #60]	@ (80056c8 <TIM_ResetCallback+0xb4>)
 800568a:	505a      	str	r2, [r3, r1]
}
 800568c:	46c0      	nop			@ (mov r8, r8)
 800568e:	46bd      	mov	sp, r7
 8005690:	b002      	add	sp, #8
 8005692:	bd80      	pop	{r7, pc}
 8005694:	08004ce1 	.word	0x08004ce1
 8005698:	08004cf1 	.word	0x08004cf1
 800569c:	08004d51 	.word	0x08004d51
 80056a0:	08004d61 	.word	0x08004d61
 80056a4:	08004d11 	.word	0x08004d11
 80056a8:	08004d21 	.word	0x08004d21
 80056ac:	08004d01 	.word	0x08004d01
 80056b0:	08004d31 	.word	0x08004d31
 80056b4:	08004d41 	.word	0x08004d41
 80056b8:	08004d71 	.word	0x08004d71
 80056bc:	08005805 	.word	0x08005805
 80056c0:	08005815 	.word	0x08005815
 80056c4:	08005825 	.word	0x08005825
 80056c8:	08005835 	.word	0x08005835

080056cc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80056cc:	b580      	push	{r7, lr}
 80056ce:	b084      	sub	sp, #16
 80056d0:	af00      	add	r7, sp, #0
 80056d2:	6078      	str	r0, [r7, #4]
 80056d4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80056d6:	2300      	movs	r3, #0
 80056d8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	223c      	movs	r2, #60	@ 0x3c
 80056de:	5c9b      	ldrb	r3, [r3, r2]
 80056e0:	2b01      	cmp	r3, #1
 80056e2:	d101      	bne.n	80056e8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80056e4:	2302      	movs	r3, #2
 80056e6:	e06f      	b.n	80057c8 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	223c      	movs	r2, #60	@ 0x3c
 80056ec:	2101      	movs	r1, #1
 80056ee:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	22ff      	movs	r2, #255	@ 0xff
 80056f4:	4393      	bics	r3, r2
 80056f6:	001a      	movs	r2, r3
 80056f8:	683b      	ldr	r3, [r7, #0]
 80056fa:	68db      	ldr	r3, [r3, #12]
 80056fc:	4313      	orrs	r3, r2
 80056fe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	4a33      	ldr	r2, [pc, #204]	@ (80057d0 <HAL_TIMEx_ConfigBreakDeadTime+0x104>)
 8005704:	401a      	ands	r2, r3
 8005706:	683b      	ldr	r3, [r7, #0]
 8005708:	689b      	ldr	r3, [r3, #8]
 800570a:	4313      	orrs	r3, r2
 800570c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	4a30      	ldr	r2, [pc, #192]	@ (80057d4 <HAL_TIMEx_ConfigBreakDeadTime+0x108>)
 8005712:	401a      	ands	r2, r3
 8005714:	683b      	ldr	r3, [r7, #0]
 8005716:	685b      	ldr	r3, [r3, #4]
 8005718:	4313      	orrs	r3, r2
 800571a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	4a2e      	ldr	r2, [pc, #184]	@ (80057d8 <HAL_TIMEx_ConfigBreakDeadTime+0x10c>)
 8005720:	401a      	ands	r2, r3
 8005722:	683b      	ldr	r3, [r7, #0]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	4313      	orrs	r3, r2
 8005728:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	4a2b      	ldr	r2, [pc, #172]	@ (80057dc <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 800572e:	401a      	ands	r2, r3
 8005730:	683b      	ldr	r3, [r7, #0]
 8005732:	691b      	ldr	r3, [r3, #16]
 8005734:	4313      	orrs	r3, r2
 8005736:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	4a29      	ldr	r2, [pc, #164]	@ (80057e0 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 800573c:	401a      	ands	r2, r3
 800573e:	683b      	ldr	r3, [r7, #0]
 8005740:	695b      	ldr	r3, [r3, #20]
 8005742:	4313      	orrs	r3, r2
 8005744:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	4a26      	ldr	r2, [pc, #152]	@ (80057e4 <HAL_TIMEx_ConfigBreakDeadTime+0x118>)
 800574a:	401a      	ands	r2, r3
 800574c:	683b      	ldr	r3, [r7, #0]
 800574e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005750:	4313      	orrs	r3, r2
 8005752:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	4a24      	ldr	r2, [pc, #144]	@ (80057e8 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8005758:	401a      	ands	r2, r3
 800575a:	683b      	ldr	r3, [r7, #0]
 800575c:	699b      	ldr	r3, [r3, #24]
 800575e:	041b      	lsls	r3, r3, #16
 8005760:	4313      	orrs	r3, r2
 8005762:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	4a21      	ldr	r2, [pc, #132]	@ (80057ec <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8005768:	401a      	ands	r2, r3
 800576a:	683b      	ldr	r3, [r7, #0]
 800576c:	69db      	ldr	r3, [r3, #28]
 800576e:	4313      	orrs	r3, r2
 8005770:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	4a1e      	ldr	r2, [pc, #120]	@ (80057f0 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8005778:	4293      	cmp	r3, r2
 800577a:	d11c      	bne.n	80057b6 <HAL_TIMEx_ConfigBreakDeadTime+0xea>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	4a1d      	ldr	r2, [pc, #116]	@ (80057f4 <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 8005780:	401a      	ands	r2, r3
 8005782:	683b      	ldr	r3, [r7, #0]
 8005784:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005786:	051b      	lsls	r3, r3, #20
 8005788:	4313      	orrs	r3, r2
 800578a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	4a1a      	ldr	r2, [pc, #104]	@ (80057f8 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 8005790:	401a      	ands	r2, r3
 8005792:	683b      	ldr	r3, [r7, #0]
 8005794:	6a1b      	ldr	r3, [r3, #32]
 8005796:	4313      	orrs	r3, r2
 8005798:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	4a17      	ldr	r2, [pc, #92]	@ (80057fc <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 800579e:	401a      	ands	r2, r3
 80057a0:	683b      	ldr	r3, [r7, #0]
 80057a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057a4:	4313      	orrs	r3, r2
 80057a6:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	4a15      	ldr	r2, [pc, #84]	@ (8005800 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 80057ac:	401a      	ands	r2, r3
 80057ae:	683b      	ldr	r3, [r7, #0]
 80057b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057b2:	4313      	orrs	r3, r2
 80057b4:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	68fa      	ldr	r2, [r7, #12]
 80057bc:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	223c      	movs	r2, #60	@ 0x3c
 80057c2:	2100      	movs	r1, #0
 80057c4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80057c6:	2300      	movs	r3, #0
}
 80057c8:	0018      	movs	r0, r3
 80057ca:	46bd      	mov	sp, r7
 80057cc:	b004      	add	sp, #16
 80057ce:	bd80      	pop	{r7, pc}
 80057d0:	fffffcff 	.word	0xfffffcff
 80057d4:	fffffbff 	.word	0xfffffbff
 80057d8:	fffff7ff 	.word	0xfffff7ff
 80057dc:	ffffefff 	.word	0xffffefff
 80057e0:	ffffdfff 	.word	0xffffdfff
 80057e4:	ffffbfff 	.word	0xffffbfff
 80057e8:	fff0ffff 	.word	0xfff0ffff
 80057ec:	efffffff 	.word	0xefffffff
 80057f0:	40012c00 	.word	0x40012c00
 80057f4:	ff0fffff 	.word	0xff0fffff
 80057f8:	feffffff 	.word	0xfeffffff
 80057fc:	fdffffff 	.word	0xfdffffff
 8005800:	dfffffff 	.word	0xdfffffff

08005804 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005804:	b580      	push	{r7, lr}
 8005806:	b082      	sub	sp, #8
 8005808:	af00      	add	r7, sp, #0
 800580a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800580c:	46c0      	nop			@ (mov r8, r8)
 800580e:	46bd      	mov	sp, r7
 8005810:	b002      	add	sp, #8
 8005812:	bd80      	pop	{r7, pc}

08005814 <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Commutation half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8005814:	b580      	push	{r7, lr}
 8005816:	b082      	sub	sp, #8
 8005818:	af00      	add	r7, sp, #0
 800581a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 800581c:	46c0      	nop			@ (mov r8, r8)
 800581e:	46bd      	mov	sp, r7
 8005820:	b002      	add	sp, #8
 8005822:	bd80      	pop	{r7, pc}

08005824 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005824:	b580      	push	{r7, lr}
 8005826:	b082      	sub	sp, #8
 8005828:	af00      	add	r7, sp, #0
 800582a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800582c:	46c0      	nop			@ (mov r8, r8)
 800582e:	46bd      	mov	sp, r7
 8005830:	b002      	add	sp, #8
 8005832:	bd80      	pop	{r7, pc}

08005834 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005834:	b580      	push	{r7, lr}
 8005836:	b082      	sub	sp, #8
 8005838:	af00      	add	r7, sp, #0
 800583a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800583c:	46c0      	nop			@ (mov r8, r8)
 800583e:	46bd      	mov	sp, r7
 8005840:	b002      	add	sp, #8
 8005842:	bd80      	pop	{r7, pc}

08005844 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005844:	b580      	push	{r7, lr}
 8005846:	b082      	sub	sp, #8
 8005848:	af00      	add	r7, sp, #0
 800584a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	2b00      	cmp	r3, #0
 8005850:	d101      	bne.n	8005856 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005852:	2301      	movs	r3, #1
 8005854:	e046      	b.n	80058e4 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	2288      	movs	r2, #136	@ 0x88
 800585a:	589b      	ldr	r3, [r3, r2]
 800585c:	2b00      	cmp	r3, #0
 800585e:	d107      	bne.n	8005870 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	2284      	movs	r2, #132	@ 0x84
 8005864:	2100      	movs	r1, #0
 8005866:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	0018      	movs	r0, r3
 800586c:	f7fb fcd6 	bl	800121c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	2288      	movs	r2, #136	@ 0x88
 8005874:	2124      	movs	r1, #36	@ 0x24
 8005876:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	681a      	ldr	r2, [r3, #0]
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	2101      	movs	r1, #1
 8005884:	438a      	bics	r2, r1
 8005886:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800588c:	2b00      	cmp	r3, #0
 800588e:	d003      	beq.n	8005898 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	0018      	movs	r0, r3
 8005894:	f000 faa4 	bl	8005de0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	0018      	movs	r0, r3
 800589c:	f000 f828 	bl	80058f0 <UART_SetConfig>
 80058a0:	0003      	movs	r3, r0
 80058a2:	2b01      	cmp	r3, #1
 80058a4:	d101      	bne.n	80058aa <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 80058a6:	2301      	movs	r3, #1
 80058a8:	e01c      	b.n	80058e4 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	685a      	ldr	r2, [r3, #4]
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	490d      	ldr	r1, [pc, #52]	@ (80058ec <HAL_UART_Init+0xa8>)
 80058b6:	400a      	ands	r2, r1
 80058b8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	689a      	ldr	r2, [r3, #8]
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	212a      	movs	r1, #42	@ 0x2a
 80058c6:	438a      	bics	r2, r1
 80058c8:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	681a      	ldr	r2, [r3, #0]
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	2101      	movs	r1, #1
 80058d6:	430a      	orrs	r2, r1
 80058d8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	0018      	movs	r0, r3
 80058de:	f000 fb33 	bl	8005f48 <UART_CheckIdleState>
 80058e2:	0003      	movs	r3, r0
}
 80058e4:	0018      	movs	r0, r3
 80058e6:	46bd      	mov	sp, r7
 80058e8:	b002      	add	sp, #8
 80058ea:	bd80      	pop	{r7, pc}
 80058ec:	ffffb7ff 	.word	0xffffb7ff

080058f0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80058f0:	b5b0      	push	{r4, r5, r7, lr}
 80058f2:	b090      	sub	sp, #64	@ 0x40
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80058f8:	231a      	movs	r3, #26
 80058fa:	2220      	movs	r2, #32
 80058fc:	189b      	adds	r3, r3, r2
 80058fe:	19db      	adds	r3, r3, r7
 8005900:	2200      	movs	r2, #0
 8005902:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005904:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005906:	689a      	ldr	r2, [r3, #8]
 8005908:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800590a:	691b      	ldr	r3, [r3, #16]
 800590c:	431a      	orrs	r2, r3
 800590e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005910:	695b      	ldr	r3, [r3, #20]
 8005912:	431a      	orrs	r2, r3
 8005914:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005916:	69db      	ldr	r3, [r3, #28]
 8005918:	4313      	orrs	r3, r2
 800591a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800591c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	4ac4      	ldr	r2, [pc, #784]	@ (8005c34 <UART_SetConfig+0x344>)
 8005924:	4013      	ands	r3, r2
 8005926:	0019      	movs	r1, r3
 8005928:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800592a:	681a      	ldr	r2, [r3, #0]
 800592c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800592e:	430b      	orrs	r3, r1
 8005930:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005932:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	685b      	ldr	r3, [r3, #4]
 8005938:	4abf      	ldr	r2, [pc, #764]	@ (8005c38 <UART_SetConfig+0x348>)
 800593a:	4013      	ands	r3, r2
 800593c:	0018      	movs	r0, r3
 800593e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005940:	68d9      	ldr	r1, [r3, #12]
 8005942:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005944:	681a      	ldr	r2, [r3, #0]
 8005946:	0003      	movs	r3, r0
 8005948:	430b      	orrs	r3, r1
 800594a:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800594c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800594e:	699b      	ldr	r3, [r3, #24]
 8005950:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005952:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	4ab9      	ldr	r2, [pc, #740]	@ (8005c3c <UART_SetConfig+0x34c>)
 8005958:	4293      	cmp	r3, r2
 800595a:	d004      	beq.n	8005966 <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800595c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800595e:	6a1b      	ldr	r3, [r3, #32]
 8005960:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005962:	4313      	orrs	r3, r2
 8005964:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005966:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	689b      	ldr	r3, [r3, #8]
 800596c:	4ab4      	ldr	r2, [pc, #720]	@ (8005c40 <UART_SetConfig+0x350>)
 800596e:	4013      	ands	r3, r2
 8005970:	0019      	movs	r1, r3
 8005972:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005974:	681a      	ldr	r2, [r3, #0]
 8005976:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005978:	430b      	orrs	r3, r1
 800597a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800597c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005982:	220f      	movs	r2, #15
 8005984:	4393      	bics	r3, r2
 8005986:	0018      	movs	r0, r3
 8005988:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800598a:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800598c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800598e:	681a      	ldr	r2, [r3, #0]
 8005990:	0003      	movs	r3, r0
 8005992:	430b      	orrs	r3, r1
 8005994:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005996:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	4aaa      	ldr	r2, [pc, #680]	@ (8005c44 <UART_SetConfig+0x354>)
 800599c:	4293      	cmp	r3, r2
 800599e:	d131      	bne.n	8005a04 <UART_SetConfig+0x114>
 80059a0:	4ba9      	ldr	r3, [pc, #676]	@ (8005c48 <UART_SetConfig+0x358>)
 80059a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059a4:	2203      	movs	r2, #3
 80059a6:	4013      	ands	r3, r2
 80059a8:	2b03      	cmp	r3, #3
 80059aa:	d01d      	beq.n	80059e8 <UART_SetConfig+0xf8>
 80059ac:	d823      	bhi.n	80059f6 <UART_SetConfig+0x106>
 80059ae:	2b02      	cmp	r3, #2
 80059b0:	d00c      	beq.n	80059cc <UART_SetConfig+0xdc>
 80059b2:	d820      	bhi.n	80059f6 <UART_SetConfig+0x106>
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d002      	beq.n	80059be <UART_SetConfig+0xce>
 80059b8:	2b01      	cmp	r3, #1
 80059ba:	d00e      	beq.n	80059da <UART_SetConfig+0xea>
 80059bc:	e01b      	b.n	80059f6 <UART_SetConfig+0x106>
 80059be:	231b      	movs	r3, #27
 80059c0:	2220      	movs	r2, #32
 80059c2:	189b      	adds	r3, r3, r2
 80059c4:	19db      	adds	r3, r3, r7
 80059c6:	2200      	movs	r2, #0
 80059c8:	701a      	strb	r2, [r3, #0]
 80059ca:	e071      	b.n	8005ab0 <UART_SetConfig+0x1c0>
 80059cc:	231b      	movs	r3, #27
 80059ce:	2220      	movs	r2, #32
 80059d0:	189b      	adds	r3, r3, r2
 80059d2:	19db      	adds	r3, r3, r7
 80059d4:	2202      	movs	r2, #2
 80059d6:	701a      	strb	r2, [r3, #0]
 80059d8:	e06a      	b.n	8005ab0 <UART_SetConfig+0x1c0>
 80059da:	231b      	movs	r3, #27
 80059dc:	2220      	movs	r2, #32
 80059de:	189b      	adds	r3, r3, r2
 80059e0:	19db      	adds	r3, r3, r7
 80059e2:	2204      	movs	r2, #4
 80059e4:	701a      	strb	r2, [r3, #0]
 80059e6:	e063      	b.n	8005ab0 <UART_SetConfig+0x1c0>
 80059e8:	231b      	movs	r3, #27
 80059ea:	2220      	movs	r2, #32
 80059ec:	189b      	adds	r3, r3, r2
 80059ee:	19db      	adds	r3, r3, r7
 80059f0:	2208      	movs	r2, #8
 80059f2:	701a      	strb	r2, [r3, #0]
 80059f4:	e05c      	b.n	8005ab0 <UART_SetConfig+0x1c0>
 80059f6:	231b      	movs	r3, #27
 80059f8:	2220      	movs	r2, #32
 80059fa:	189b      	adds	r3, r3, r2
 80059fc:	19db      	adds	r3, r3, r7
 80059fe:	2210      	movs	r2, #16
 8005a00:	701a      	strb	r2, [r3, #0]
 8005a02:	e055      	b.n	8005ab0 <UART_SetConfig+0x1c0>
 8005a04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	4a90      	ldr	r2, [pc, #576]	@ (8005c4c <UART_SetConfig+0x35c>)
 8005a0a:	4293      	cmp	r3, r2
 8005a0c:	d106      	bne.n	8005a1c <UART_SetConfig+0x12c>
 8005a0e:	231b      	movs	r3, #27
 8005a10:	2220      	movs	r2, #32
 8005a12:	189b      	adds	r3, r3, r2
 8005a14:	19db      	adds	r3, r3, r7
 8005a16:	2200      	movs	r2, #0
 8005a18:	701a      	strb	r2, [r3, #0]
 8005a1a:	e049      	b.n	8005ab0 <UART_SetConfig+0x1c0>
 8005a1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	4a86      	ldr	r2, [pc, #536]	@ (8005c3c <UART_SetConfig+0x34c>)
 8005a22:	4293      	cmp	r3, r2
 8005a24:	d13e      	bne.n	8005aa4 <UART_SetConfig+0x1b4>
 8005a26:	4b88      	ldr	r3, [pc, #544]	@ (8005c48 <UART_SetConfig+0x358>)
 8005a28:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005a2a:	23c0      	movs	r3, #192	@ 0xc0
 8005a2c:	011b      	lsls	r3, r3, #4
 8005a2e:	4013      	ands	r3, r2
 8005a30:	22c0      	movs	r2, #192	@ 0xc0
 8005a32:	0112      	lsls	r2, r2, #4
 8005a34:	4293      	cmp	r3, r2
 8005a36:	d027      	beq.n	8005a88 <UART_SetConfig+0x198>
 8005a38:	22c0      	movs	r2, #192	@ 0xc0
 8005a3a:	0112      	lsls	r2, r2, #4
 8005a3c:	4293      	cmp	r3, r2
 8005a3e:	d82a      	bhi.n	8005a96 <UART_SetConfig+0x1a6>
 8005a40:	2280      	movs	r2, #128	@ 0x80
 8005a42:	0112      	lsls	r2, r2, #4
 8005a44:	4293      	cmp	r3, r2
 8005a46:	d011      	beq.n	8005a6c <UART_SetConfig+0x17c>
 8005a48:	2280      	movs	r2, #128	@ 0x80
 8005a4a:	0112      	lsls	r2, r2, #4
 8005a4c:	4293      	cmp	r3, r2
 8005a4e:	d822      	bhi.n	8005a96 <UART_SetConfig+0x1a6>
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d004      	beq.n	8005a5e <UART_SetConfig+0x16e>
 8005a54:	2280      	movs	r2, #128	@ 0x80
 8005a56:	00d2      	lsls	r2, r2, #3
 8005a58:	4293      	cmp	r3, r2
 8005a5a:	d00e      	beq.n	8005a7a <UART_SetConfig+0x18a>
 8005a5c:	e01b      	b.n	8005a96 <UART_SetConfig+0x1a6>
 8005a5e:	231b      	movs	r3, #27
 8005a60:	2220      	movs	r2, #32
 8005a62:	189b      	adds	r3, r3, r2
 8005a64:	19db      	adds	r3, r3, r7
 8005a66:	2200      	movs	r2, #0
 8005a68:	701a      	strb	r2, [r3, #0]
 8005a6a:	e021      	b.n	8005ab0 <UART_SetConfig+0x1c0>
 8005a6c:	231b      	movs	r3, #27
 8005a6e:	2220      	movs	r2, #32
 8005a70:	189b      	adds	r3, r3, r2
 8005a72:	19db      	adds	r3, r3, r7
 8005a74:	2202      	movs	r2, #2
 8005a76:	701a      	strb	r2, [r3, #0]
 8005a78:	e01a      	b.n	8005ab0 <UART_SetConfig+0x1c0>
 8005a7a:	231b      	movs	r3, #27
 8005a7c:	2220      	movs	r2, #32
 8005a7e:	189b      	adds	r3, r3, r2
 8005a80:	19db      	adds	r3, r3, r7
 8005a82:	2204      	movs	r2, #4
 8005a84:	701a      	strb	r2, [r3, #0]
 8005a86:	e013      	b.n	8005ab0 <UART_SetConfig+0x1c0>
 8005a88:	231b      	movs	r3, #27
 8005a8a:	2220      	movs	r2, #32
 8005a8c:	189b      	adds	r3, r3, r2
 8005a8e:	19db      	adds	r3, r3, r7
 8005a90:	2208      	movs	r2, #8
 8005a92:	701a      	strb	r2, [r3, #0]
 8005a94:	e00c      	b.n	8005ab0 <UART_SetConfig+0x1c0>
 8005a96:	231b      	movs	r3, #27
 8005a98:	2220      	movs	r2, #32
 8005a9a:	189b      	adds	r3, r3, r2
 8005a9c:	19db      	adds	r3, r3, r7
 8005a9e:	2210      	movs	r2, #16
 8005aa0:	701a      	strb	r2, [r3, #0]
 8005aa2:	e005      	b.n	8005ab0 <UART_SetConfig+0x1c0>
 8005aa4:	231b      	movs	r3, #27
 8005aa6:	2220      	movs	r2, #32
 8005aa8:	189b      	adds	r3, r3, r2
 8005aaa:	19db      	adds	r3, r3, r7
 8005aac:	2210      	movs	r2, #16
 8005aae:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005ab0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	4a61      	ldr	r2, [pc, #388]	@ (8005c3c <UART_SetConfig+0x34c>)
 8005ab6:	4293      	cmp	r3, r2
 8005ab8:	d000      	beq.n	8005abc <UART_SetConfig+0x1cc>
 8005aba:	e092      	b.n	8005be2 <UART_SetConfig+0x2f2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005abc:	231b      	movs	r3, #27
 8005abe:	2220      	movs	r2, #32
 8005ac0:	189b      	adds	r3, r3, r2
 8005ac2:	19db      	adds	r3, r3, r7
 8005ac4:	781b      	ldrb	r3, [r3, #0]
 8005ac6:	2b08      	cmp	r3, #8
 8005ac8:	d015      	beq.n	8005af6 <UART_SetConfig+0x206>
 8005aca:	dc18      	bgt.n	8005afe <UART_SetConfig+0x20e>
 8005acc:	2b04      	cmp	r3, #4
 8005ace:	d00d      	beq.n	8005aec <UART_SetConfig+0x1fc>
 8005ad0:	dc15      	bgt.n	8005afe <UART_SetConfig+0x20e>
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d002      	beq.n	8005adc <UART_SetConfig+0x1ec>
 8005ad6:	2b02      	cmp	r3, #2
 8005ad8:	d005      	beq.n	8005ae6 <UART_SetConfig+0x1f6>
 8005ada:	e010      	b.n	8005afe <UART_SetConfig+0x20e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005adc:	f7fe fad0 	bl	8004080 <HAL_RCC_GetPCLK1Freq>
 8005ae0:	0003      	movs	r3, r0
 8005ae2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005ae4:	e014      	b.n	8005b10 <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005ae6:	4b5a      	ldr	r3, [pc, #360]	@ (8005c50 <UART_SetConfig+0x360>)
 8005ae8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005aea:	e011      	b.n	8005b10 <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005aec:	f7fe fa3c 	bl	8003f68 <HAL_RCC_GetSysClockFreq>
 8005af0:	0003      	movs	r3, r0
 8005af2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005af4:	e00c      	b.n	8005b10 <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005af6:	2380      	movs	r3, #128	@ 0x80
 8005af8:	021b      	lsls	r3, r3, #8
 8005afa:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005afc:	e008      	b.n	8005b10 <UART_SetConfig+0x220>
      default:
        pclk = 0U;
 8005afe:	2300      	movs	r3, #0
 8005b00:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8005b02:	231a      	movs	r3, #26
 8005b04:	2220      	movs	r2, #32
 8005b06:	189b      	adds	r3, r3, r2
 8005b08:	19db      	adds	r3, r3, r7
 8005b0a:	2201      	movs	r2, #1
 8005b0c:	701a      	strb	r2, [r3, #0]
        break;
 8005b0e:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005b10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d100      	bne.n	8005b18 <UART_SetConfig+0x228>
 8005b16:	e147      	b.n	8005da8 <UART_SetConfig+0x4b8>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005b18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b1a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005b1c:	4b4d      	ldr	r3, [pc, #308]	@ (8005c54 <UART_SetConfig+0x364>)
 8005b1e:	0052      	lsls	r2, r2, #1
 8005b20:	5ad3      	ldrh	r3, [r2, r3]
 8005b22:	0019      	movs	r1, r3
 8005b24:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8005b26:	f7fa faed 	bl	8000104 <__udivsi3>
 8005b2a:	0003      	movs	r3, r0
 8005b2c:	62bb      	str	r3, [r7, #40]	@ 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005b2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b30:	685a      	ldr	r2, [r3, #4]
 8005b32:	0013      	movs	r3, r2
 8005b34:	005b      	lsls	r3, r3, #1
 8005b36:	189b      	adds	r3, r3, r2
 8005b38:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005b3a:	429a      	cmp	r2, r3
 8005b3c:	d305      	bcc.n	8005b4a <UART_SetConfig+0x25a>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005b3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b40:	685b      	ldr	r3, [r3, #4]
 8005b42:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005b44:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005b46:	429a      	cmp	r2, r3
 8005b48:	d906      	bls.n	8005b58 <UART_SetConfig+0x268>
      {
        ret = HAL_ERROR;
 8005b4a:	231a      	movs	r3, #26
 8005b4c:	2220      	movs	r2, #32
 8005b4e:	189b      	adds	r3, r3, r2
 8005b50:	19db      	adds	r3, r3, r7
 8005b52:	2201      	movs	r2, #1
 8005b54:	701a      	strb	r2, [r3, #0]
 8005b56:	e127      	b.n	8005da8 <UART_SetConfig+0x4b8>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005b58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b5a:	61bb      	str	r3, [r7, #24]
 8005b5c:	2300      	movs	r3, #0
 8005b5e:	61fb      	str	r3, [r7, #28]
 8005b60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b62:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005b64:	4b3b      	ldr	r3, [pc, #236]	@ (8005c54 <UART_SetConfig+0x364>)
 8005b66:	0052      	lsls	r2, r2, #1
 8005b68:	5ad3      	ldrh	r3, [r2, r3]
 8005b6a:	613b      	str	r3, [r7, #16]
 8005b6c:	2300      	movs	r3, #0
 8005b6e:	617b      	str	r3, [r7, #20]
 8005b70:	693a      	ldr	r2, [r7, #16]
 8005b72:	697b      	ldr	r3, [r7, #20]
 8005b74:	69b8      	ldr	r0, [r7, #24]
 8005b76:	69f9      	ldr	r1, [r7, #28]
 8005b78:	f7fa fb50 	bl	800021c <__aeabi_uldivmod>
 8005b7c:	0002      	movs	r2, r0
 8005b7e:	000b      	movs	r3, r1
 8005b80:	0e11      	lsrs	r1, r2, #24
 8005b82:	021d      	lsls	r5, r3, #8
 8005b84:	430d      	orrs	r5, r1
 8005b86:	0214      	lsls	r4, r2, #8
 8005b88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b8a:	685b      	ldr	r3, [r3, #4]
 8005b8c:	085b      	lsrs	r3, r3, #1
 8005b8e:	60bb      	str	r3, [r7, #8]
 8005b90:	2300      	movs	r3, #0
 8005b92:	60fb      	str	r3, [r7, #12]
 8005b94:	68b8      	ldr	r0, [r7, #8]
 8005b96:	68f9      	ldr	r1, [r7, #12]
 8005b98:	1900      	adds	r0, r0, r4
 8005b9a:	4169      	adcs	r1, r5
 8005b9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b9e:	685b      	ldr	r3, [r3, #4]
 8005ba0:	603b      	str	r3, [r7, #0]
 8005ba2:	2300      	movs	r3, #0
 8005ba4:	607b      	str	r3, [r7, #4]
 8005ba6:	683a      	ldr	r2, [r7, #0]
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	f7fa fb37 	bl	800021c <__aeabi_uldivmod>
 8005bae:	0002      	movs	r2, r0
 8005bb0:	000b      	movs	r3, r1
 8005bb2:	0013      	movs	r3, r2
 8005bb4:	633b      	str	r3, [r7, #48]	@ 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005bb6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005bb8:	23c0      	movs	r3, #192	@ 0xc0
 8005bba:	009b      	lsls	r3, r3, #2
 8005bbc:	429a      	cmp	r2, r3
 8005bbe:	d309      	bcc.n	8005bd4 <UART_SetConfig+0x2e4>
 8005bc0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005bc2:	2380      	movs	r3, #128	@ 0x80
 8005bc4:	035b      	lsls	r3, r3, #13
 8005bc6:	429a      	cmp	r2, r3
 8005bc8:	d204      	bcs.n	8005bd4 <UART_SetConfig+0x2e4>
        {
          huart->Instance->BRR = usartdiv;
 8005bca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005bd0:	60da      	str	r2, [r3, #12]
 8005bd2:	e0e9      	b.n	8005da8 <UART_SetConfig+0x4b8>
        }
        else
        {
          ret = HAL_ERROR;
 8005bd4:	231a      	movs	r3, #26
 8005bd6:	2220      	movs	r2, #32
 8005bd8:	189b      	adds	r3, r3, r2
 8005bda:	19db      	adds	r3, r3, r7
 8005bdc:	2201      	movs	r2, #1
 8005bde:	701a      	strb	r2, [r3, #0]
 8005be0:	e0e2      	b.n	8005da8 <UART_SetConfig+0x4b8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005be2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005be4:	69da      	ldr	r2, [r3, #28]
 8005be6:	2380      	movs	r3, #128	@ 0x80
 8005be8:	021b      	lsls	r3, r3, #8
 8005bea:	429a      	cmp	r2, r3
 8005bec:	d000      	beq.n	8005bf0 <UART_SetConfig+0x300>
 8005bee:	e083      	b.n	8005cf8 <UART_SetConfig+0x408>
  {
    switch (clocksource)
 8005bf0:	231b      	movs	r3, #27
 8005bf2:	2220      	movs	r2, #32
 8005bf4:	189b      	adds	r3, r3, r2
 8005bf6:	19db      	adds	r3, r3, r7
 8005bf8:	781b      	ldrb	r3, [r3, #0]
 8005bfa:	2b08      	cmp	r3, #8
 8005bfc:	d015      	beq.n	8005c2a <UART_SetConfig+0x33a>
 8005bfe:	dc2b      	bgt.n	8005c58 <UART_SetConfig+0x368>
 8005c00:	2b04      	cmp	r3, #4
 8005c02:	d00d      	beq.n	8005c20 <UART_SetConfig+0x330>
 8005c04:	dc28      	bgt.n	8005c58 <UART_SetConfig+0x368>
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d002      	beq.n	8005c10 <UART_SetConfig+0x320>
 8005c0a:	2b02      	cmp	r3, #2
 8005c0c:	d005      	beq.n	8005c1a <UART_SetConfig+0x32a>
 8005c0e:	e023      	b.n	8005c58 <UART_SetConfig+0x368>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005c10:	f7fe fa36 	bl	8004080 <HAL_RCC_GetPCLK1Freq>
 8005c14:	0003      	movs	r3, r0
 8005c16:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005c18:	e027      	b.n	8005c6a <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005c1a:	4b0d      	ldr	r3, [pc, #52]	@ (8005c50 <UART_SetConfig+0x360>)
 8005c1c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005c1e:	e024      	b.n	8005c6a <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005c20:	f7fe f9a2 	bl	8003f68 <HAL_RCC_GetSysClockFreq>
 8005c24:	0003      	movs	r3, r0
 8005c26:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005c28:	e01f      	b.n	8005c6a <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005c2a:	2380      	movs	r3, #128	@ 0x80
 8005c2c:	021b      	lsls	r3, r3, #8
 8005c2e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005c30:	e01b      	b.n	8005c6a <UART_SetConfig+0x37a>
 8005c32:	46c0      	nop			@ (mov r8, r8)
 8005c34:	cfff69f3 	.word	0xcfff69f3
 8005c38:	ffffcfff 	.word	0xffffcfff
 8005c3c:	40008000 	.word	0x40008000
 8005c40:	11fff4ff 	.word	0x11fff4ff
 8005c44:	40013800 	.word	0x40013800
 8005c48:	40021000 	.word	0x40021000
 8005c4c:	40004400 	.word	0x40004400
 8005c50:	00f42400 	.word	0x00f42400
 8005c54:	08006cac 	.word	0x08006cac
      default:
        pclk = 0U;
 8005c58:	2300      	movs	r3, #0
 8005c5a:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8005c5c:	231a      	movs	r3, #26
 8005c5e:	2220      	movs	r2, #32
 8005c60:	189b      	adds	r3, r3, r2
 8005c62:	19db      	adds	r3, r3, r7
 8005c64:	2201      	movs	r2, #1
 8005c66:	701a      	strb	r2, [r3, #0]
        break;
 8005c68:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005c6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d100      	bne.n	8005c72 <UART_SetConfig+0x382>
 8005c70:	e09a      	b.n	8005da8 <UART_SetConfig+0x4b8>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005c72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c74:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005c76:	4b58      	ldr	r3, [pc, #352]	@ (8005dd8 <UART_SetConfig+0x4e8>)
 8005c78:	0052      	lsls	r2, r2, #1
 8005c7a:	5ad3      	ldrh	r3, [r2, r3]
 8005c7c:	0019      	movs	r1, r3
 8005c7e:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8005c80:	f7fa fa40 	bl	8000104 <__udivsi3>
 8005c84:	0003      	movs	r3, r0
 8005c86:	005a      	lsls	r2, r3, #1
 8005c88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c8a:	685b      	ldr	r3, [r3, #4]
 8005c8c:	085b      	lsrs	r3, r3, #1
 8005c8e:	18d2      	adds	r2, r2, r3
 8005c90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c92:	685b      	ldr	r3, [r3, #4]
 8005c94:	0019      	movs	r1, r3
 8005c96:	0010      	movs	r0, r2
 8005c98:	f7fa fa34 	bl	8000104 <__udivsi3>
 8005c9c:	0003      	movs	r3, r0
 8005c9e:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005ca0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ca2:	2b0f      	cmp	r3, #15
 8005ca4:	d921      	bls.n	8005cea <UART_SetConfig+0x3fa>
 8005ca6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005ca8:	2380      	movs	r3, #128	@ 0x80
 8005caa:	025b      	lsls	r3, r3, #9
 8005cac:	429a      	cmp	r2, r3
 8005cae:	d21c      	bcs.n	8005cea <UART_SetConfig+0x3fa>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005cb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cb2:	b29a      	uxth	r2, r3
 8005cb4:	200e      	movs	r0, #14
 8005cb6:	2420      	movs	r4, #32
 8005cb8:	1903      	adds	r3, r0, r4
 8005cba:	19db      	adds	r3, r3, r7
 8005cbc:	210f      	movs	r1, #15
 8005cbe:	438a      	bics	r2, r1
 8005cc0:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005cc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cc4:	085b      	lsrs	r3, r3, #1
 8005cc6:	b29b      	uxth	r3, r3
 8005cc8:	2207      	movs	r2, #7
 8005cca:	4013      	ands	r3, r2
 8005ccc:	b299      	uxth	r1, r3
 8005cce:	1903      	adds	r3, r0, r4
 8005cd0:	19db      	adds	r3, r3, r7
 8005cd2:	1902      	adds	r2, r0, r4
 8005cd4:	19d2      	adds	r2, r2, r7
 8005cd6:	8812      	ldrh	r2, [r2, #0]
 8005cd8:	430a      	orrs	r2, r1
 8005cda:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8005cdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	1902      	adds	r2, r0, r4
 8005ce2:	19d2      	adds	r2, r2, r7
 8005ce4:	8812      	ldrh	r2, [r2, #0]
 8005ce6:	60da      	str	r2, [r3, #12]
 8005ce8:	e05e      	b.n	8005da8 <UART_SetConfig+0x4b8>
      }
      else
      {
        ret = HAL_ERROR;
 8005cea:	231a      	movs	r3, #26
 8005cec:	2220      	movs	r2, #32
 8005cee:	189b      	adds	r3, r3, r2
 8005cf0:	19db      	adds	r3, r3, r7
 8005cf2:	2201      	movs	r2, #1
 8005cf4:	701a      	strb	r2, [r3, #0]
 8005cf6:	e057      	b.n	8005da8 <UART_SetConfig+0x4b8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005cf8:	231b      	movs	r3, #27
 8005cfa:	2220      	movs	r2, #32
 8005cfc:	189b      	adds	r3, r3, r2
 8005cfe:	19db      	adds	r3, r3, r7
 8005d00:	781b      	ldrb	r3, [r3, #0]
 8005d02:	2b08      	cmp	r3, #8
 8005d04:	d015      	beq.n	8005d32 <UART_SetConfig+0x442>
 8005d06:	dc18      	bgt.n	8005d3a <UART_SetConfig+0x44a>
 8005d08:	2b04      	cmp	r3, #4
 8005d0a:	d00d      	beq.n	8005d28 <UART_SetConfig+0x438>
 8005d0c:	dc15      	bgt.n	8005d3a <UART_SetConfig+0x44a>
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d002      	beq.n	8005d18 <UART_SetConfig+0x428>
 8005d12:	2b02      	cmp	r3, #2
 8005d14:	d005      	beq.n	8005d22 <UART_SetConfig+0x432>
 8005d16:	e010      	b.n	8005d3a <UART_SetConfig+0x44a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005d18:	f7fe f9b2 	bl	8004080 <HAL_RCC_GetPCLK1Freq>
 8005d1c:	0003      	movs	r3, r0
 8005d1e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005d20:	e014      	b.n	8005d4c <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005d22:	4b2e      	ldr	r3, [pc, #184]	@ (8005ddc <UART_SetConfig+0x4ec>)
 8005d24:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005d26:	e011      	b.n	8005d4c <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005d28:	f7fe f91e 	bl	8003f68 <HAL_RCC_GetSysClockFreq>
 8005d2c:	0003      	movs	r3, r0
 8005d2e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005d30:	e00c      	b.n	8005d4c <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005d32:	2380      	movs	r3, #128	@ 0x80
 8005d34:	021b      	lsls	r3, r3, #8
 8005d36:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005d38:	e008      	b.n	8005d4c <UART_SetConfig+0x45c>
      default:
        pclk = 0U;
 8005d3a:	2300      	movs	r3, #0
 8005d3c:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8005d3e:	231a      	movs	r3, #26
 8005d40:	2220      	movs	r2, #32
 8005d42:	189b      	adds	r3, r3, r2
 8005d44:	19db      	adds	r3, r3, r7
 8005d46:	2201      	movs	r2, #1
 8005d48:	701a      	strb	r2, [r3, #0]
        break;
 8005d4a:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8005d4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d02a      	beq.n	8005da8 <UART_SetConfig+0x4b8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005d52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d54:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005d56:	4b20      	ldr	r3, [pc, #128]	@ (8005dd8 <UART_SetConfig+0x4e8>)
 8005d58:	0052      	lsls	r2, r2, #1
 8005d5a:	5ad3      	ldrh	r3, [r2, r3]
 8005d5c:	0019      	movs	r1, r3
 8005d5e:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8005d60:	f7fa f9d0 	bl	8000104 <__udivsi3>
 8005d64:	0003      	movs	r3, r0
 8005d66:	001a      	movs	r2, r3
 8005d68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d6a:	685b      	ldr	r3, [r3, #4]
 8005d6c:	085b      	lsrs	r3, r3, #1
 8005d6e:	18d2      	adds	r2, r2, r3
 8005d70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d72:	685b      	ldr	r3, [r3, #4]
 8005d74:	0019      	movs	r1, r3
 8005d76:	0010      	movs	r0, r2
 8005d78:	f7fa f9c4 	bl	8000104 <__udivsi3>
 8005d7c:	0003      	movs	r3, r0
 8005d7e:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005d80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d82:	2b0f      	cmp	r3, #15
 8005d84:	d90a      	bls.n	8005d9c <UART_SetConfig+0x4ac>
 8005d86:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005d88:	2380      	movs	r3, #128	@ 0x80
 8005d8a:	025b      	lsls	r3, r3, #9
 8005d8c:	429a      	cmp	r2, r3
 8005d8e:	d205      	bcs.n	8005d9c <UART_SetConfig+0x4ac>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005d90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d92:	b29a      	uxth	r2, r3
 8005d94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	60da      	str	r2, [r3, #12]
 8005d9a:	e005      	b.n	8005da8 <UART_SetConfig+0x4b8>
      }
      else
      {
        ret = HAL_ERROR;
 8005d9c:	231a      	movs	r3, #26
 8005d9e:	2220      	movs	r2, #32
 8005da0:	189b      	adds	r3, r3, r2
 8005da2:	19db      	adds	r3, r3, r7
 8005da4:	2201      	movs	r2, #1
 8005da6:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005da8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005daa:	226a      	movs	r2, #106	@ 0x6a
 8005dac:	2101      	movs	r1, #1
 8005dae:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8005db0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005db2:	2268      	movs	r2, #104	@ 0x68
 8005db4:	2101      	movs	r1, #1
 8005db6:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005db8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dba:	2200      	movs	r2, #0
 8005dbc:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8005dbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dc0:	2200      	movs	r2, #0
 8005dc2:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8005dc4:	231a      	movs	r3, #26
 8005dc6:	2220      	movs	r2, #32
 8005dc8:	189b      	adds	r3, r3, r2
 8005dca:	19db      	adds	r3, r3, r7
 8005dcc:	781b      	ldrb	r3, [r3, #0]
}
 8005dce:	0018      	movs	r0, r3
 8005dd0:	46bd      	mov	sp, r7
 8005dd2:	b010      	add	sp, #64	@ 0x40
 8005dd4:	bdb0      	pop	{r4, r5, r7, pc}
 8005dd6:	46c0      	nop			@ (mov r8, r8)
 8005dd8:	08006cac 	.word	0x08006cac
 8005ddc:	00f42400 	.word	0x00f42400

08005de0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005de0:	b580      	push	{r7, lr}
 8005de2:	b082      	sub	sp, #8
 8005de4:	af00      	add	r7, sp, #0
 8005de6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005dec:	2208      	movs	r2, #8
 8005dee:	4013      	ands	r3, r2
 8005df0:	d00b      	beq.n	8005e0a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	685b      	ldr	r3, [r3, #4]
 8005df8:	4a4a      	ldr	r2, [pc, #296]	@ (8005f24 <UART_AdvFeatureConfig+0x144>)
 8005dfa:	4013      	ands	r3, r2
 8005dfc:	0019      	movs	r1, r3
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	430a      	orrs	r2, r1
 8005e08:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e0e:	2201      	movs	r2, #1
 8005e10:	4013      	ands	r3, r2
 8005e12:	d00b      	beq.n	8005e2c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	685b      	ldr	r3, [r3, #4]
 8005e1a:	4a43      	ldr	r2, [pc, #268]	@ (8005f28 <UART_AdvFeatureConfig+0x148>)
 8005e1c:	4013      	ands	r3, r2
 8005e1e:	0019      	movs	r1, r3
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	430a      	orrs	r2, r1
 8005e2a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e30:	2202      	movs	r2, #2
 8005e32:	4013      	ands	r3, r2
 8005e34:	d00b      	beq.n	8005e4e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	685b      	ldr	r3, [r3, #4]
 8005e3c:	4a3b      	ldr	r2, [pc, #236]	@ (8005f2c <UART_AdvFeatureConfig+0x14c>)
 8005e3e:	4013      	ands	r3, r2
 8005e40:	0019      	movs	r1, r3
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	430a      	orrs	r2, r1
 8005e4c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e52:	2204      	movs	r2, #4
 8005e54:	4013      	ands	r3, r2
 8005e56:	d00b      	beq.n	8005e70 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	685b      	ldr	r3, [r3, #4]
 8005e5e:	4a34      	ldr	r2, [pc, #208]	@ (8005f30 <UART_AdvFeatureConfig+0x150>)
 8005e60:	4013      	ands	r3, r2
 8005e62:	0019      	movs	r1, r3
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	430a      	orrs	r2, r1
 8005e6e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e74:	2210      	movs	r2, #16
 8005e76:	4013      	ands	r3, r2
 8005e78:	d00b      	beq.n	8005e92 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	689b      	ldr	r3, [r3, #8]
 8005e80:	4a2c      	ldr	r2, [pc, #176]	@ (8005f34 <UART_AdvFeatureConfig+0x154>)
 8005e82:	4013      	ands	r3, r2
 8005e84:	0019      	movs	r1, r3
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	430a      	orrs	r2, r1
 8005e90:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e96:	2220      	movs	r2, #32
 8005e98:	4013      	ands	r3, r2
 8005e9a:	d00b      	beq.n	8005eb4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	689b      	ldr	r3, [r3, #8]
 8005ea2:	4a25      	ldr	r2, [pc, #148]	@ (8005f38 <UART_AdvFeatureConfig+0x158>)
 8005ea4:	4013      	ands	r3, r2
 8005ea6:	0019      	movs	r1, r3
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	430a      	orrs	r2, r1
 8005eb2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005eb8:	2240      	movs	r2, #64	@ 0x40
 8005eba:	4013      	ands	r3, r2
 8005ebc:	d01d      	beq.n	8005efa <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	685b      	ldr	r3, [r3, #4]
 8005ec4:	4a1d      	ldr	r2, [pc, #116]	@ (8005f3c <UART_AdvFeatureConfig+0x15c>)
 8005ec6:	4013      	ands	r3, r2
 8005ec8:	0019      	movs	r1, r3
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	430a      	orrs	r2, r1
 8005ed4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005eda:	2380      	movs	r3, #128	@ 0x80
 8005edc:	035b      	lsls	r3, r3, #13
 8005ede:	429a      	cmp	r2, r3
 8005ee0:	d10b      	bne.n	8005efa <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	685b      	ldr	r3, [r3, #4]
 8005ee8:	4a15      	ldr	r2, [pc, #84]	@ (8005f40 <UART_AdvFeatureConfig+0x160>)
 8005eea:	4013      	ands	r3, r2
 8005eec:	0019      	movs	r1, r3
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	430a      	orrs	r2, r1
 8005ef8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005efe:	2280      	movs	r2, #128	@ 0x80
 8005f00:	4013      	ands	r3, r2
 8005f02:	d00b      	beq.n	8005f1c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	685b      	ldr	r3, [r3, #4]
 8005f0a:	4a0e      	ldr	r2, [pc, #56]	@ (8005f44 <UART_AdvFeatureConfig+0x164>)
 8005f0c:	4013      	ands	r3, r2
 8005f0e:	0019      	movs	r1, r3
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	430a      	orrs	r2, r1
 8005f1a:	605a      	str	r2, [r3, #4]
  }
}
 8005f1c:	46c0      	nop			@ (mov r8, r8)
 8005f1e:	46bd      	mov	sp, r7
 8005f20:	b002      	add	sp, #8
 8005f22:	bd80      	pop	{r7, pc}
 8005f24:	ffff7fff 	.word	0xffff7fff
 8005f28:	fffdffff 	.word	0xfffdffff
 8005f2c:	fffeffff 	.word	0xfffeffff
 8005f30:	fffbffff 	.word	0xfffbffff
 8005f34:	ffffefff 	.word	0xffffefff
 8005f38:	ffffdfff 	.word	0xffffdfff
 8005f3c:	ffefffff 	.word	0xffefffff
 8005f40:	ff9fffff 	.word	0xff9fffff
 8005f44:	fff7ffff 	.word	0xfff7ffff

08005f48 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005f48:	b580      	push	{r7, lr}
 8005f4a:	b092      	sub	sp, #72	@ 0x48
 8005f4c:	af02      	add	r7, sp, #8
 8005f4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	2290      	movs	r2, #144	@ 0x90
 8005f54:	2100      	movs	r1, #0
 8005f56:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005f58:	f7fb ff54 	bl	8001e04 <HAL_GetTick>
 8005f5c:	0003      	movs	r3, r0
 8005f5e:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	2208      	movs	r2, #8
 8005f68:	4013      	ands	r3, r2
 8005f6a:	2b08      	cmp	r3, #8
 8005f6c:	d12d      	bne.n	8005fca <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005f6e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005f70:	2280      	movs	r2, #128	@ 0x80
 8005f72:	0391      	lsls	r1, r2, #14
 8005f74:	6878      	ldr	r0, [r7, #4]
 8005f76:	4a47      	ldr	r2, [pc, #284]	@ (8006094 <UART_CheckIdleState+0x14c>)
 8005f78:	9200      	str	r2, [sp, #0]
 8005f7a:	2200      	movs	r2, #0
 8005f7c:	f000 f88e 	bl	800609c <UART_WaitOnFlagUntilTimeout>
 8005f80:	1e03      	subs	r3, r0, #0
 8005f82:	d022      	beq.n	8005fca <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005f84:	f3ef 8310 	mrs	r3, PRIMASK
 8005f88:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8005f8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005f8c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005f8e:	2301      	movs	r3, #1
 8005f90:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f94:	f383 8810 	msr	PRIMASK, r3
}
 8005f98:	46c0      	nop			@ (mov r8, r8)
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	681a      	ldr	r2, [r3, #0]
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	2180      	movs	r1, #128	@ 0x80
 8005fa6:	438a      	bics	r2, r1
 8005fa8:	601a      	str	r2, [r3, #0]
 8005faa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005fac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005fae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005fb0:	f383 8810 	msr	PRIMASK, r3
}
 8005fb4:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	2288      	movs	r2, #136	@ 0x88
 8005fba:	2120      	movs	r1, #32
 8005fbc:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	2284      	movs	r2, #132	@ 0x84
 8005fc2:	2100      	movs	r1, #0
 8005fc4:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005fc6:	2303      	movs	r3, #3
 8005fc8:	e060      	b.n	800608c <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	2204      	movs	r2, #4
 8005fd2:	4013      	ands	r3, r2
 8005fd4:	2b04      	cmp	r3, #4
 8005fd6:	d146      	bne.n	8006066 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005fd8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005fda:	2280      	movs	r2, #128	@ 0x80
 8005fdc:	03d1      	lsls	r1, r2, #15
 8005fde:	6878      	ldr	r0, [r7, #4]
 8005fe0:	4a2c      	ldr	r2, [pc, #176]	@ (8006094 <UART_CheckIdleState+0x14c>)
 8005fe2:	9200      	str	r2, [sp, #0]
 8005fe4:	2200      	movs	r2, #0
 8005fe6:	f000 f859 	bl	800609c <UART_WaitOnFlagUntilTimeout>
 8005fea:	1e03      	subs	r3, r0, #0
 8005fec:	d03b      	beq.n	8006066 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005fee:	f3ef 8310 	mrs	r3, PRIMASK
 8005ff2:	60fb      	str	r3, [r7, #12]
  return(result);
 8005ff4:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005ff6:	637b      	str	r3, [r7, #52]	@ 0x34
 8005ff8:	2301      	movs	r3, #1
 8005ffa:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ffc:	693b      	ldr	r3, [r7, #16]
 8005ffe:	f383 8810 	msr	PRIMASK, r3
}
 8006002:	46c0      	nop			@ (mov r8, r8)
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	681a      	ldr	r2, [r3, #0]
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	4922      	ldr	r1, [pc, #136]	@ (8006098 <UART_CheckIdleState+0x150>)
 8006010:	400a      	ands	r2, r1
 8006012:	601a      	str	r2, [r3, #0]
 8006014:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006016:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006018:	697b      	ldr	r3, [r7, #20]
 800601a:	f383 8810 	msr	PRIMASK, r3
}
 800601e:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006020:	f3ef 8310 	mrs	r3, PRIMASK
 8006024:	61bb      	str	r3, [r7, #24]
  return(result);
 8006026:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006028:	633b      	str	r3, [r7, #48]	@ 0x30
 800602a:	2301      	movs	r3, #1
 800602c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800602e:	69fb      	ldr	r3, [r7, #28]
 8006030:	f383 8810 	msr	PRIMASK, r3
}
 8006034:	46c0      	nop			@ (mov r8, r8)
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	689a      	ldr	r2, [r3, #8]
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	2101      	movs	r1, #1
 8006042:	438a      	bics	r2, r1
 8006044:	609a      	str	r2, [r3, #8]
 8006046:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006048:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800604a:	6a3b      	ldr	r3, [r7, #32]
 800604c:	f383 8810 	msr	PRIMASK, r3
}
 8006050:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	228c      	movs	r2, #140	@ 0x8c
 8006056:	2120      	movs	r1, #32
 8006058:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	2284      	movs	r2, #132	@ 0x84
 800605e:	2100      	movs	r1, #0
 8006060:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006062:	2303      	movs	r3, #3
 8006064:	e012      	b.n	800608c <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	2288      	movs	r2, #136	@ 0x88
 800606a:	2120      	movs	r1, #32
 800606c:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	228c      	movs	r2, #140	@ 0x8c
 8006072:	2120      	movs	r1, #32
 8006074:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	2200      	movs	r2, #0
 800607a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	2200      	movs	r2, #0
 8006080:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	2284      	movs	r2, #132	@ 0x84
 8006086:	2100      	movs	r1, #0
 8006088:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800608a:	2300      	movs	r3, #0
}
 800608c:	0018      	movs	r0, r3
 800608e:	46bd      	mov	sp, r7
 8006090:	b010      	add	sp, #64	@ 0x40
 8006092:	bd80      	pop	{r7, pc}
 8006094:	01ffffff 	.word	0x01ffffff
 8006098:	fffffedf 	.word	0xfffffedf

0800609c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800609c:	b580      	push	{r7, lr}
 800609e:	b084      	sub	sp, #16
 80060a0:	af00      	add	r7, sp, #0
 80060a2:	60f8      	str	r0, [r7, #12]
 80060a4:	60b9      	str	r1, [r7, #8]
 80060a6:	603b      	str	r3, [r7, #0]
 80060a8:	1dfb      	adds	r3, r7, #7
 80060aa:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80060ac:	e051      	b.n	8006152 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80060ae:	69bb      	ldr	r3, [r7, #24]
 80060b0:	3301      	adds	r3, #1
 80060b2:	d04e      	beq.n	8006152 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80060b4:	f7fb fea6 	bl	8001e04 <HAL_GetTick>
 80060b8:	0002      	movs	r2, r0
 80060ba:	683b      	ldr	r3, [r7, #0]
 80060bc:	1ad3      	subs	r3, r2, r3
 80060be:	69ba      	ldr	r2, [r7, #24]
 80060c0:	429a      	cmp	r2, r3
 80060c2:	d302      	bcc.n	80060ca <UART_WaitOnFlagUntilTimeout+0x2e>
 80060c4:	69bb      	ldr	r3, [r7, #24]
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d101      	bne.n	80060ce <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80060ca:	2303      	movs	r3, #3
 80060cc:	e051      	b.n	8006172 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	2204      	movs	r2, #4
 80060d6:	4013      	ands	r3, r2
 80060d8:	d03b      	beq.n	8006152 <UART_WaitOnFlagUntilTimeout+0xb6>
 80060da:	68bb      	ldr	r3, [r7, #8]
 80060dc:	2b80      	cmp	r3, #128	@ 0x80
 80060de:	d038      	beq.n	8006152 <UART_WaitOnFlagUntilTimeout+0xb6>
 80060e0:	68bb      	ldr	r3, [r7, #8]
 80060e2:	2b40      	cmp	r3, #64	@ 0x40
 80060e4:	d035      	beq.n	8006152 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	69db      	ldr	r3, [r3, #28]
 80060ec:	2208      	movs	r2, #8
 80060ee:	4013      	ands	r3, r2
 80060f0:	2b08      	cmp	r3, #8
 80060f2:	d111      	bne.n	8006118 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	2208      	movs	r2, #8
 80060fa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	0018      	movs	r0, r3
 8006100:	f000 f83c 	bl	800617c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	2290      	movs	r2, #144	@ 0x90
 8006108:	2108      	movs	r1, #8
 800610a:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	2284      	movs	r2, #132	@ 0x84
 8006110:	2100      	movs	r1, #0
 8006112:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8006114:	2301      	movs	r3, #1
 8006116:	e02c      	b.n	8006172 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	69da      	ldr	r2, [r3, #28]
 800611e:	2380      	movs	r3, #128	@ 0x80
 8006120:	011b      	lsls	r3, r3, #4
 8006122:	401a      	ands	r2, r3
 8006124:	2380      	movs	r3, #128	@ 0x80
 8006126:	011b      	lsls	r3, r3, #4
 8006128:	429a      	cmp	r2, r3
 800612a:	d112      	bne.n	8006152 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	2280      	movs	r2, #128	@ 0x80
 8006132:	0112      	lsls	r2, r2, #4
 8006134:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	0018      	movs	r0, r3
 800613a:	f000 f81f 	bl	800617c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	2290      	movs	r2, #144	@ 0x90
 8006142:	2120      	movs	r1, #32
 8006144:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	2284      	movs	r2, #132	@ 0x84
 800614a:	2100      	movs	r1, #0
 800614c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800614e:	2303      	movs	r3, #3
 8006150:	e00f      	b.n	8006172 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	69db      	ldr	r3, [r3, #28]
 8006158:	68ba      	ldr	r2, [r7, #8]
 800615a:	4013      	ands	r3, r2
 800615c:	68ba      	ldr	r2, [r7, #8]
 800615e:	1ad3      	subs	r3, r2, r3
 8006160:	425a      	negs	r2, r3
 8006162:	4153      	adcs	r3, r2
 8006164:	b2db      	uxtb	r3, r3
 8006166:	001a      	movs	r2, r3
 8006168:	1dfb      	adds	r3, r7, #7
 800616a:	781b      	ldrb	r3, [r3, #0]
 800616c:	429a      	cmp	r2, r3
 800616e:	d09e      	beq.n	80060ae <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006170:	2300      	movs	r3, #0
}
 8006172:	0018      	movs	r0, r3
 8006174:	46bd      	mov	sp, r7
 8006176:	b004      	add	sp, #16
 8006178:	bd80      	pop	{r7, pc}
	...

0800617c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800617c:	b580      	push	{r7, lr}
 800617e:	b08e      	sub	sp, #56	@ 0x38
 8006180:	af00      	add	r7, sp, #0
 8006182:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006184:	f3ef 8310 	mrs	r3, PRIMASK
 8006188:	617b      	str	r3, [r7, #20]
  return(result);
 800618a:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800618c:	637b      	str	r3, [r7, #52]	@ 0x34
 800618e:	2301      	movs	r3, #1
 8006190:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006192:	69bb      	ldr	r3, [r7, #24]
 8006194:	f383 8810 	msr	PRIMASK, r3
}
 8006198:	46c0      	nop			@ (mov r8, r8)
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	681a      	ldr	r2, [r3, #0]
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	4926      	ldr	r1, [pc, #152]	@ (8006240 <UART_EndRxTransfer+0xc4>)
 80061a6:	400a      	ands	r2, r1
 80061a8:	601a      	str	r2, [r3, #0]
 80061aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80061ac:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80061ae:	69fb      	ldr	r3, [r7, #28]
 80061b0:	f383 8810 	msr	PRIMASK, r3
}
 80061b4:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80061b6:	f3ef 8310 	mrs	r3, PRIMASK
 80061ba:	623b      	str	r3, [r7, #32]
  return(result);
 80061bc:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80061be:	633b      	str	r3, [r7, #48]	@ 0x30
 80061c0:	2301      	movs	r3, #1
 80061c2:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80061c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061c6:	f383 8810 	msr	PRIMASK, r3
}
 80061ca:	46c0      	nop			@ (mov r8, r8)
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	689a      	ldr	r2, [r3, #8]
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	491b      	ldr	r1, [pc, #108]	@ (8006244 <UART_EndRxTransfer+0xc8>)
 80061d8:	400a      	ands	r2, r1
 80061da:	609a      	str	r2, [r3, #8]
 80061dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061de:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80061e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061e2:	f383 8810 	msr	PRIMASK, r3
}
 80061e6:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80061ec:	2b01      	cmp	r3, #1
 80061ee:	d118      	bne.n	8006222 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80061f0:	f3ef 8310 	mrs	r3, PRIMASK
 80061f4:	60bb      	str	r3, [r7, #8]
  return(result);
 80061f6:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80061f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80061fa:	2301      	movs	r3, #1
 80061fc:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	f383 8810 	msr	PRIMASK, r3
}
 8006204:	46c0      	nop			@ (mov r8, r8)
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	681a      	ldr	r2, [r3, #0]
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	2110      	movs	r1, #16
 8006212:	438a      	bics	r2, r1
 8006214:	601a      	str	r2, [r3, #0]
 8006216:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006218:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800621a:	693b      	ldr	r3, [r7, #16]
 800621c:	f383 8810 	msr	PRIMASK, r3
}
 8006220:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	228c      	movs	r2, #140	@ 0x8c
 8006226:	2120      	movs	r1, #32
 8006228:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	2200      	movs	r2, #0
 800622e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	2200      	movs	r2, #0
 8006234:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8006236:	46c0      	nop			@ (mov r8, r8)
 8006238:	46bd      	mov	sp, r7
 800623a:	b00e      	add	sp, #56	@ 0x38
 800623c:	bd80      	pop	{r7, pc}
 800623e:	46c0      	nop			@ (mov r8, r8)
 8006240:	fffffedf 	.word	0xfffffedf
 8006244:	effffffe 	.word	0xeffffffe

08006248 <memset>:
 8006248:	0003      	movs	r3, r0
 800624a:	1882      	adds	r2, r0, r2
 800624c:	4293      	cmp	r3, r2
 800624e:	d100      	bne.n	8006252 <memset+0xa>
 8006250:	4770      	bx	lr
 8006252:	7019      	strb	r1, [r3, #0]
 8006254:	3301      	adds	r3, #1
 8006256:	e7f9      	b.n	800624c <memset+0x4>

08006258 <__libc_init_array>:
 8006258:	b570      	push	{r4, r5, r6, lr}
 800625a:	2600      	movs	r6, #0
 800625c:	4c0c      	ldr	r4, [pc, #48]	@ (8006290 <__libc_init_array+0x38>)
 800625e:	4d0d      	ldr	r5, [pc, #52]	@ (8006294 <__libc_init_array+0x3c>)
 8006260:	1b64      	subs	r4, r4, r5
 8006262:	10a4      	asrs	r4, r4, #2
 8006264:	42a6      	cmp	r6, r4
 8006266:	d109      	bne.n	800627c <__libc_init_array+0x24>
 8006268:	2600      	movs	r6, #0
 800626a:	f000 f819 	bl	80062a0 <_init>
 800626e:	4c0a      	ldr	r4, [pc, #40]	@ (8006298 <__libc_init_array+0x40>)
 8006270:	4d0a      	ldr	r5, [pc, #40]	@ (800629c <__libc_init_array+0x44>)
 8006272:	1b64      	subs	r4, r4, r5
 8006274:	10a4      	asrs	r4, r4, #2
 8006276:	42a6      	cmp	r6, r4
 8006278:	d105      	bne.n	8006286 <__libc_init_array+0x2e>
 800627a:	bd70      	pop	{r4, r5, r6, pc}
 800627c:	00b3      	lsls	r3, r6, #2
 800627e:	58eb      	ldr	r3, [r5, r3]
 8006280:	4798      	blx	r3
 8006282:	3601      	adds	r6, #1
 8006284:	e7ee      	b.n	8006264 <__libc_init_array+0xc>
 8006286:	00b3      	lsls	r3, r6, #2
 8006288:	58eb      	ldr	r3, [r5, r3]
 800628a:	4798      	blx	r3
 800628c:	3601      	adds	r6, #1
 800628e:	e7f2      	b.n	8006276 <__libc_init_array+0x1e>
 8006290:	08006ccc 	.word	0x08006ccc
 8006294:	08006ccc 	.word	0x08006ccc
 8006298:	08006cd0 	.word	0x08006cd0
 800629c:	08006ccc 	.word	0x08006ccc

080062a0 <_init>:
 80062a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80062a2:	46c0      	nop			@ (mov r8, r8)
 80062a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80062a6:	bc08      	pop	{r3}
 80062a8:	469e      	mov	lr, r3
 80062aa:	4770      	bx	lr

080062ac <_fini>:
 80062ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80062ae:	46c0      	nop			@ (mov r8, r8)
 80062b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80062b2:	bc08      	pop	{r3}
 80062b4:	469e      	mov	lr, r3
 80062b6:	4770      	bx	lr
