// Seed: 706034204
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_4 = 1'h0;
  wire id_6;
endmodule
module module_1 (
    input supply0 id_0
    , id_26,
    input uwire id_1,
    input wand id_2,
    output tri id_3,
    output tri id_4,
    input wor id_5,
    input uwire id_6,
    output wor id_7,
    input supply0 id_8,
    input supply0 id_9,
    output supply1 id_10,
    output supply0 id_11,
    output tri0 id_12,
    input tri id_13,
    input supply0 id_14,
    output tri0 id_15,
    input wor id_16,
    input wor id_17,
    output uwire id_18,
    input uwire id_19,
    input tri id_20,
    output supply1 id_21,
    output tri id_22,
    input tri1 id_23,
    output tri id_24
);
  wire id_27;
  module_0(
      id_26, id_27, id_26, id_27, id_27
  );
endmodule
