// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module myproject_axi_decision_function_42 (
        ap_ready,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        ap_return
);


output   ap_ready;
input  [31:0] p_read1;
input  [31:0] p_read2;
input  [31:0] p_read3;
input  [31:0] p_read4;
input  [31:0] p_read5;
input  [31:0] p_read6;
output  [31:0] ap_return;

wire   [0:0] comparison_fu_104_p2;
wire   [0:0] comparison_67_fu_110_p2;
wire   [0:0] comparison_68_fu_116_p2;
wire   [0:0] activation_84_fu_146_p2;
wire   [0:0] comparison_69_fu_122_p2;
wire   [0:0] activation_85_fu_152_p2;
wire   [0:0] comparison_70_fu_128_p2;
wire   [0:0] xor_ln195_fu_158_p2;
wire   [0:0] and_ln193_fu_182_p2;
wire   [0:0] comparison_71_fu_134_p2;
wire   [0:0] activation_86_fu_164_p2;
wire   [0:0] comparison_72_fu_140_p2;
wire   [0:0] and_ln193_66_fu_200_p2;
wire   [0:0] xor_ln195_25_fu_170_p2;
wire   [0:0] activation_fu_176_p2;
wire   [0:0] xor_ln208_fu_212_p2;
wire   [0:0] activation_87_fu_188_p2;
wire   [1:0] zext_ln208_fu_218_p1;
wire   [0:0] or_ln208_fu_222_p2;
wire   [1:0] select_ln208_fu_228_p3;
wire   [1:0] select_ln208_55_fu_236_p3;
wire   [0:0] activation_88_fu_194_p2;
wire   [2:0] zext_ln208_13_fu_244_p1;
wire   [0:0] or_ln208_45_fu_248_p2;
wire   [2:0] select_ln208_56_fu_254_p3;
wire   [0:0] or_ln208_46_fu_262_p2;
wire   [0:0] activation_89_fu_206_p2;
wire   [2:0] select_ln208_57_fu_268_p3;
wire   [0:0] or_ln208_47_fu_276_p2;
wire   [2:0] select_ln208_58_fu_282_p3;
wire   [2:0] agg_result_fu_298_p9;
wire   [31:0] agg_result_fu_298_p10;
wire    ap_ce_reg;

myproject_axi_mux_83_32_1_1_x4 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_x4_U117(
    .din0(32'd91763),
    .din1(32'd23253),
    .din2(32'd4294964740),
    .din3(32'd41709),
    .din4(32'd63039),
    .din5(32'd4294953210),
    .din6(32'd13597),
    .din7(32'd84540),
    .din8(agg_result_fu_298_p9),
    .dout(agg_result_fu_298_p10)
);

assign activation_84_fu_146_p2 = (comparison_fu_104_p2 ^ 1'd1);

assign activation_85_fu_152_p2 = (comparison_fu_104_p2 & comparison_67_fu_110_p2);

assign activation_86_fu_164_p2 = (comparison_68_fu_116_p2 & activation_84_fu_146_p2);

assign activation_87_fu_188_p2 = (comparison_fu_104_p2 & and_ln193_fu_182_p2);

assign activation_88_fu_194_p2 = (comparison_71_fu_134_p2 & activation_86_fu_164_p2);

assign activation_89_fu_206_p2 = (xor_ln195_25_fu_170_p2 & and_ln193_66_fu_200_p2);

assign activation_fu_176_p2 = (comparison_69_fu_122_p2 & activation_85_fu_152_p2);

assign agg_result_fu_298_p9 = ((or_ln208_47_fu_276_p2[0:0] == 1'b1) ? select_ln208_58_fu_282_p3 : 3'd7);

assign and_ln193_66_fu_200_p2 = (comparison_72_fu_140_p2 & activation_84_fu_146_p2);

assign and_ln193_fu_182_p2 = (xor_ln195_fu_158_p2 & comparison_70_fu_128_p2);

assign ap_ready = 1'b1;

assign ap_return = agg_result_fu_298_p10;

assign comparison_67_fu_110_p2 = (($signed(p_read5) < $signed(32'd4294949361)) ? 1'b1 : 1'b0);

assign comparison_68_fu_116_p2 = (($signed(p_read4) < $signed(32'd59027)) ? 1'b1 : 1'b0);

assign comparison_69_fu_122_p2 = (($signed(p_read3) < $signed(32'd44432)) ? 1'b1 : 1'b0);

assign comparison_70_fu_128_p2 = (($signed(p_read1) < $signed(32'd4294950198)) ? 1'b1 : 1'b0);

assign comparison_71_fu_134_p2 = (($signed(p_read6) < $signed(32'd4294863767)) ? 1'b1 : 1'b0);

assign comparison_72_fu_140_p2 = (($signed(p_read2) < $signed(32'd49155)) ? 1'b1 : 1'b0);

assign comparison_fu_104_p2 = (($signed(p_read4) < $signed(32'd4294873071)) ? 1'b1 : 1'b0);

assign or_ln208_45_fu_248_p2 = (comparison_fu_104_p2 | activation_88_fu_194_p2);

assign or_ln208_46_fu_262_p2 = (comparison_fu_104_p2 | activation_86_fu_164_p2);

assign or_ln208_47_fu_276_p2 = (or_ln208_46_fu_262_p2 | activation_89_fu_206_p2);

assign or_ln208_fu_222_p2 = (activation_87_fu_188_p2 | activation_85_fu_152_p2);

assign select_ln208_55_fu_236_p3 = ((or_ln208_fu_222_p2[0:0] == 1'b1) ? select_ln208_fu_228_p3 : 2'd3);

assign select_ln208_56_fu_254_p3 = ((comparison_fu_104_p2[0:0] == 1'b1) ? zext_ln208_13_fu_244_p1 : 3'd4);

assign select_ln208_57_fu_268_p3 = ((or_ln208_45_fu_248_p2[0:0] == 1'b1) ? select_ln208_56_fu_254_p3 : 3'd5);

assign select_ln208_58_fu_282_p3 = ((or_ln208_46_fu_262_p2[0:0] == 1'b1) ? select_ln208_57_fu_268_p3 : 3'd6);

assign select_ln208_fu_228_p3 = ((activation_85_fu_152_p2[0:0] == 1'b1) ? zext_ln208_fu_218_p1 : 2'd2);

assign xor_ln195_25_fu_170_p2 = (comparison_68_fu_116_p2 ^ 1'd1);

assign xor_ln195_fu_158_p2 = (comparison_67_fu_110_p2 ^ 1'd1);

assign xor_ln208_fu_212_p2 = (1'd1 ^ activation_fu_176_p2);

assign zext_ln208_13_fu_244_p1 = select_ln208_55_fu_236_p3;

assign zext_ln208_fu_218_p1 = xor_ln208_fu_212_p2;

endmodule //myproject_axi_decision_function_42
