#--  Synopsys, Inc.
#--  Version M-2017.03L-SP1-1
#--  Project file /home/patrick/dev/fpga-md5/swedishhat/hardware/lattice/fpga_md5_impl0/fpga_md5_impl0_syn.prj
#--  Written on Sun Jan 27 20:59:10 2019


#project files
add_file -verilog "/home/patrick/dev/fpga-md5/swedishhat/hardware/lattice/fpga_md5_impl0/source/cross_domain_buffer.v"
add_file -verilog "/home/patrick/dev/fpga-md5/swedishhat/hardware/lattice/fpga_md5_impl0/source/delay.v"
add_file -verilog "/home/patrick/dev/fpga-md5/swedishhat/hardware/lattice/fpga_md5_impl0/source/fpga-md5.v"
add_file -verilog "/home/patrick/dev/fpga-md5/swedishhat/hardware/lattice/fpga_md5_impl0/source/lcd_line_writer.v"
add_file -verilog "/home/patrick/dev/fpga-md5/swedishhat/hardware/lattice/fpga_md5_impl0/source/liquid_crystal_display.v"
add_file -verilog "/home/patrick/dev/fpga-md5/swedishhat/hardware/lattice/fpga_md5_impl0/source/md5_brute_forcer.v"
add_file -verilog "/home/patrick/dev/fpga-md5/swedishhat/hardware/lattice/fpga_md5_impl0/source/md5_chunk_generator.v"
add_file -verilog "/home/patrick/dev/fpga-md5/swedishhat/hardware/lattice/fpga_md5_impl0/source/md5_core.v"
add_file -verilog "/home/patrick/dev/fpga-md5/swedishhat/hardware/lattice/fpga_md5_impl0/source/md5_printable_chunk_generator.v"
add_file -verilog "/home/patrick/dev/fpga-md5/swedishhat/hardware/lattice/fpga_md5_impl0/source/spi_slave.v"
add_file -verilog "/home/patrick/dev/fpga-md5/swedishhat/hardware/lattice/top.v"



#implementation: "fpga_md5_impl0"
impl -add fpga_md5_impl0 -type fpga

#
#implementation attributes

set_option -vlog_std sysv
set_option -project_relative_includes 1
set_option -include_path {/home/patrick/dev/fpga-md5/swedishhat/hardware/lattice}

#device options
set_option -technology ECP5UM5G
set_option -part LFE5UM5G_85F
set_option -package BG381C
set_option -speed_grade -8
set_option -part_companion ""

#compilation/mapping options
set_option -top_module "fpga_md5"

# hdl_compiler_options
set_option -distributed_compile 0

# mapper_without_write_options
set_option -frequency auto
set_option -srs_instrumentation 1

# mapper_options
set_option -write_verilog 0
set_option -write_vhdl 0

# Lattice XP
set_option -maxfan 100
set_option -disable_io_insertion 0
set_option -retiming 0
set_option -pipe 1
set_option -forcegsr no
set_option -fix_gated_and_generated_clocks 1
set_option -rw_check_on_ram 1
set_option -update_models_cp 0
set_option -syn_edif_array_rename 1
set_option -Write_declared_clocks_only 1

# NFilter
set_option -no_sequential_opt 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1
set_option -multi_file_compilation_unit 1

# Compiler Options
set_option -auto_infer_blackbox 0

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "./fpga_md5_impl0.edi"
impl -active "fpga_md5_impl0"
