===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 37.0843 seconds

  ----User Time----  ----Wall Time----  ----Name----
   10.3745 ( 20.1%)   10.3745 ( 28.0%)  FIR Parser
   26.7033 ( 51.8%)   16.3698 ( 44.1%)  'firrtl.circuit' Pipeline
    0.8909 (  1.7%)    0.8909 (  2.4%)    EmitMetadata
    3.2459 (  6.3%)    1.8312 (  4.9%)    'firrtl.module' Pipeline
    2.8847 (  5.6%)    1.6397 (  4.4%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.3611 (  0.7%)    0.1915 (  0.5%)      LowerCHIRRTL
    0.3095 (  0.6%)    0.3095 (  0.8%)    InferWidths
    1.4555 (  2.8%)    1.4555 (  3.9%)    InferResets
    0.0793 (  0.2%)    0.0793 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.1662 (  0.3%)    0.1662 (  0.4%)    PrefixModules
    0.0789 (  0.2%)    0.0789 (  0.2%)      (A) circt::firrtl::InstanceGraph
    1.7458 (  3.4%)    1.7458 (  4.7%)    LowerFIRRTLTypes
   11.2499 ( 21.8%)    6.2270 ( 16.8%)    'firrtl.module' Pipeline
    3.7243 (  7.2%)    2.0415 (  5.5%)      ExpandWhens
    7.5256 ( 14.6%)    4.1854 ( 11.3%)      Canonicalizer
    0.3547 (  0.7%)    0.3547 (  1.0%)    Inliner
    1.1071 (  2.1%)    1.1071 (  3.0%)    IMConstProp
    0.0510 (  0.1%)    0.0510 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    4.0422 (  7.8%)    2.2753 (  6.1%)    'firrtl.module' Pipeline
    4.0422 (  7.8%)    2.2753 (  6.1%)      Canonicalizer
    2.2319 (  4.3%)    2.2319 (  6.0%)  LowerFIRRTLToHW
    1.4591 (  2.8%)    1.4591 (  3.9%)  HWMemSimImpl
    5.6842 ( 11.0%)    3.0346 (  8.2%)  'hw.module' Pipeline
    0.2142 (  0.4%)    0.1105 (  0.3%)    HWCleanup
    2.3832 (  4.6%)    1.3120 (  3.5%)    CSE
    0.0093 (  0.0%)    0.0052 (  0.0%)      (A) DominanceInfo
    2.9857 (  5.8%)    1.5607 (  4.2%)    Canonicalizer
    0.0188 (  0.0%)    0.0103 (  0.0%)    HWLegalizeModules
    0.3075 (  0.6%)    0.3075 (  0.8%)  HWLegalizeNames
    2.0707 (  4.0%)    1.1376 (  3.1%)  'hw.module' Pipeline
    2.0465 (  4.0%)    1.1257 (  3.0%)    PrettifyVerilog
    2.1323 (  4.1%)    2.1323 (  5.7%)  ExportVerilog emission
    0.0050 (  0.0%)    0.0050 (  0.0%)  Rest
   51.5901 (100.0%)   37.0843 (100.0%)  Total

{
  totalTime: 37.135,
  maxMemory: 1041297408
}
