Classic Timing Analyzer report for DE2Bot
Wed Mar 11 19:19:55 2020
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk0'
  7. Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk1'
  8. Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk2'
  9. Clock Setup: 'altpll1:inst11|altpll:altpll_component|_clk0'
 10. Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk0'
 11. Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk1'
 12. Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk2'
 13. Clock Hold: 'altpll1:inst11|altpll:altpll_component|_clk0'
 14. tsu
 15. tco
 16. th
 17. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------+-----------+-----------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+
; Type                                                        ; Slack     ; Required Time                     ; Actual Time                      ; From                                                                                                                                                  ; To                                                                        ; From Clock                                   ; To Clock                                     ; Failed Paths ;
+-------------------------------------------------------------+-----------+-----------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+
; Worst-case tsu                                              ; N/A       ; None                              ; 11.197 ns                        ; KEY[0]                                                                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                     ; --                                           ; CLOCK_27                                     ; 0            ;
; Worst-case tco                                              ; N/A       ; None                              ; 13.945 ns                        ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2]                                                                                                        ; HEX7[6]                                                                   ; CLOCK_50                                     ; --                                           ; 0            ;
; Worst-case th                                               ; N/A       ; None                              ; 3.577 ns                         ; SW[6]                                                                                                                                                 ; DIG_IN:inst5|B_DI[6]                                                      ; --                                           ; CLOCK_50                                     ; 0            ;
; Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk2'   ; 0.692 ns  ; 100.00 MHz ( period = 10.000 ns ) ; N/A                              ; DIG_IN:inst6|B_DI[0]                                                                                                                                  ; SRAM:inst2|ADDR[0]                                                        ; altpll0:inst|altpll:altpll_component|_clk0   ; altpll0:inst|altpll:altpll_component|_clk2   ; 0            ;
; Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk0'   ; 13.558 ns ; 12.50 MHz ( period = 80.000 ns )  ; N/A                              ; TIMER:inst20|COUNT[8]                                                                                                                                 ; SCOMP:inst8|AC[8]                                                         ; altpll0:inst|altpll:altpll_component|_clk1   ; altpll0:inst|altpll:altpll_component|_clk0   ; 0            ;
; Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk1'   ; 32.356 ns ; 25.00 MHz ( period = 40.000 ns )  ; N/A                              ; SLCD:inst55|data_in[2]                                                                                                                                ; SLCD:inst55|LCD_D[5]                                                      ; altpll0:inst|altpll:altpll_component|_clk0   ; altpll0:inst|altpll:altpll_component|_clk1   ; 0            ;
; Clock Setup: 'altpll1:inst11|altpll:altpll_component|_clk0' ; 63.647 ns ; 14.73 MHz ( period = 67.901 ns )  ; 235.07 MHz ( period = 4.254 ns ) ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk0'    ; -4.146 ns ; 12.50 MHz ( period = 80.000 ns )  ; N/A                              ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[4]                          ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4] ; altpll0:inst|altpll:altpll_component|_clk0   ; altpll0:inst|altpll:altpll_component|_clk0   ; 120          ;
; Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk1'    ; 0.391 ns  ; 25.00 MHz ( period = 40.000 ns )  ; N/A                              ; SLCD:inst55|LCD_D[6]                                                                                                                                  ; SLCD:inst55|LCD_D[6]                                                      ; altpll0:inst|altpll:altpll_component|_clk1   ; altpll0:inst|altpll:altpll_component|_clk1   ; 0            ;
; Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk2'    ; 0.391 ns  ; 100.00 MHz ( period = 10.000 ns ) ; N/A                              ; SRAM:inst2|STATE.IDLE                                                                                                                                 ; SRAM:inst2|STATE.IDLE                                                     ; altpll0:inst|altpll:altpll_component|_clk2   ; altpll0:inst|altpll:altpll_component|_clk2   ; 0            ;
; Clock Hold: 'altpll1:inst11|altpll:altpll_component|_clk0'  ; 0.391 ns  ; 14.73 MHz ( period = 67.901 ns )  ; N/A                              ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0            ;
; Total number of failed paths                                ;           ;                                   ;                                  ;                                                                                                                                                       ;                                                                           ;                                              ;                                              ; 120          ;
+-------------------------------------------------------------+-----------+-----------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Option                                                                                               ; Setting            ; From            ; To                        ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;                 ;                           ;             ;
; Timing Models                                                                                        ; Final              ;                 ;                           ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;                 ;                           ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;                 ;                           ;             ;
; Cut off read during write signal paths                                                               ; On                 ;                 ;                           ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;                 ;                           ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;                 ;                           ;             ;
; Ignore Clock Settings                                                                                ; Off                ;                 ;                           ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;                 ;                           ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;                 ;                           ;             ;
; Enable Clock Latency                                                                                 ; On                 ;                 ;                           ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;                 ;                           ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;                 ;                           ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;                 ;                           ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;                 ;                           ;             ;
; Number of destination nodes to report                                                                ; 10                 ;                 ;                           ;             ;
; Number of paths to report                                                                            ; 200                ;                 ;                           ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;                 ;                           ;             ;
; Use Fast Timing Models                                                                               ; Off                ;                 ;                           ;             ;
; Report IO Paths Separately                                                                           ; Off                ;                 ;                           ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;                 ;                           ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;                 ;                           ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;                 ;                           ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;                 ;                           ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;                 ;                           ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;                 ;                           ;             ;
; Cut Timing Path                                                                                      ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe16|dffe17a ; dcfifo_31m1 ;
; Cut Timing Path                                                                                      ; On                 ; rdptr_g         ; ws_dgrp|dffpipe19|dffe20a ; dcfifo_31m1 ;
; Cut Timing Path                                                                                      ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe16|dffe17a ; dcfifo_qtl1 ;
; Cut Timing Path                                                                                      ; On                 ; rdptr_g         ; ws_dgrp|dffpipe19|dffe20a ; dcfifo_qtl1 ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                            ;
+----------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name                              ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+----------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; altpll0:inst|altpll:altpll_component|_clk0   ;                    ; PLL output ; 12.5 MHz         ; -2.358 ns     ; -2.358 ns    ; CLOCK_50 ; 1                     ; 4                   ; AUTO   ;              ;
; altpll0:inst|altpll:altpll_component|_clk1   ;                    ; PLL output ; 25.0 MHz         ; -2.358 ns     ; -2.358 ns    ; CLOCK_50 ; 1                     ; 2                   ; AUTO   ;              ;
; altpll0:inst|altpll:altpll_component|_clk2   ;                    ; PLL output ; 100.0 MHz        ; -2.358 ns     ; -2.358 ns    ; CLOCK_50 ; 2                     ; 1                   ; AUTO   ;              ;
; altpll1:inst11|altpll:altpll_component|_clk0 ;                    ; PLL output ; 14.73 MHz        ; -2.384 ns     ; -2.384 ns    ; CLOCK_27 ; 6                     ; 11                  ; AUTO   ;              ;
; CLOCK_50                                     ;                    ; User Pin   ; 50.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; CLOCK_27                                     ;                    ; User Pin   ; 27.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+----------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                           ; To                                                                                                                                                   ; From Clock                                 ; To Clock                                   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 13.558 ns                               ; None                                                ; TIMER:inst20|COUNT[8]                                                                          ; SCOMP:inst8|AC[8]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.404 ns                 ; 3.846 ns                ;
; 13.891 ns                               ; None                                                ; TIMER:inst20|COUNT[3]                                                                          ; SCOMP:inst8|AC[3]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.397 ns                 ; 3.506 ns                ;
; 13.927 ns                               ; None                                                ; TIMER:inst20|COUNT[9]                                                                          ; SCOMP:inst8|AC[9]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.415 ns                 ; 3.488 ns                ;
; 13.929 ns                               ; None                                                ; TIMER:inst20|COUNT[11]                                                                         ; SCOMP:inst8|AC[11]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.398 ns                 ; 3.469 ns                ;
; 13.955 ns                               ; None                                                ; TIMER:inst20|COUNT[5]                                                                          ; SCOMP:inst8|AC[5]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.398 ns                 ; 3.443 ns                ;
; 14.059 ns                               ; None                                                ; TIMER:inst20|COUNT[0]                                                                          ; SCOMP:inst8|AC[0]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.415 ns                 ; 3.356 ns                ;
; 14.115 ns                               ; None                                                ; TIMER:inst20|COUNT[13]                                                                         ; SCOMP:inst8|AC[13]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.397 ns                 ; 3.282 ns                ;
; 14.136 ns                               ; None                                                ; TIMER:inst20|COUNT[2]                                                                          ; SCOMP:inst8|AC[2]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.407 ns                 ; 3.271 ns                ;
; 14.196 ns                               ; None                                                ; TIMER:inst20|COUNT[4]                                                                          ; SCOMP:inst8|AC[4]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.397 ns                 ; 3.201 ns                ;
; 14.198 ns                               ; None                                                ; TIMER:inst20|COUNT[6]                                                                          ; SCOMP:inst8|AC[6]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.398 ns                 ; 3.200 ns                ;
; 14.235 ns                               ; None                                                ; TIMER:inst20|COUNT[14]                                                                         ; SCOMP:inst8|AC[14]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.397 ns                 ; 3.162 ns                ;
; 14.435 ns                               ; None                                                ; TIMER:inst20|COUNT[7]                                                                          ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~porta_datain_reg7 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.394 ns                 ; 2.959 ns                ;
; 14.557 ns                               ; None                                                ; TIMER:inst20|COUNT[15]                                                                         ; SCOMP:inst8|AC[15]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.387 ns                 ; 2.830 ns                ;
; 14.681 ns                               ; None                                                ; TIMER:inst20|COUNT[6]                                                                          ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~porta_datain_reg6 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.394 ns                 ; 2.713 ns                ;
; 14.697 ns                               ; None                                                ; TIMER:inst20|COUNT[1]                                                                          ; SCOMP:inst8|AC[1]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.415 ns                 ; 2.718 ns                ;
; 14.721 ns                               ; None                                                ; TIMER:inst20|COUNT[1]                                                                          ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~porta_datain_reg1 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.394 ns                 ; 2.673 ns                ;
; 14.803 ns                               ; None                                                ; TIMER:inst20|COUNT[12]                                                                         ; SCOMP:inst8|AC[12]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.398 ns                 ; 2.595 ns                ;
; 14.825 ns                               ; None                                                ; TIMER:inst20|COUNT[10]                                                                         ; SCOMP:inst8|AC[10]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.398 ns                 ; 2.573 ns                ;
; 14.876 ns                               ; None                                                ; TIMER:inst20|COUNT[2]                                                                          ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~porta_datain_reg2 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.394 ns                 ; 2.518 ns                ;
; 14.912 ns                               ; None                                                ; TIMER:inst20|COUNT[7]                                                                          ; SCOMP:inst8|AC[7]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.387 ns                 ; 2.475 ns                ;
; 14.928 ns                               ; None                                                ; TIMER:inst20|COUNT[3]                                                                          ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~porta_datain_reg3 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.394 ns                 ; 2.466 ns                ;
; 15.031 ns                               ; None                                                ; TIMER:inst20|COUNT[0]                                                                          ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~porta_datain_reg0 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.394 ns                 ; 2.363 ns                ;
; 15.161 ns                               ; None                                                ; TIMER:inst20|COUNT[4]                                                                          ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~porta_datain_reg4 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.394 ns                 ; 2.233 ns                ;
; 15.449 ns                               ; None                                                ; TIMER:inst20|COUNT[5]                                                                          ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~porta_datain_reg5 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.394 ns                 ; 1.945 ns                ;
; 17.527 ns                               ; None                                                ; TIMER:inst20|COUNT[3]                                                                          ; LEDS:inst58|BLED[3]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.237 ns                 ; 4.710 ns                ;
; 17.862 ns                               ; None                                                ; TIMER:inst20|COUNT[7]                                                                          ; LEDS:inst58|BLED[7]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.261 ns                 ; 4.399 ns                ;
; 18.305 ns                               ; None                                                ; TIMER:inst20|COUNT[15]                                                                         ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.437 ns                 ; 4.132 ns                ;
; 18.335 ns                               ; None                                                ; TIMER:inst20|COUNT[5]                                                                          ; LEDS:inst58|BLED[5]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.261 ns                 ; 3.926 ns                ;
; 18.367 ns                               ; None                                                ; TIMER:inst20|COUNT[7]                                                                          ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.767 ns                 ; 4.400 ns                ;
; 18.454 ns                               ; None                                                ; TIMER:inst20|COUNT[3]                                                                          ; LEDS:inst59|BLED[3]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.695 ns                 ; 4.241 ns                ;
; 18.571 ns                               ; None                                                ; TIMER:inst20|COUNT[5]                                                                          ; LEDS:inst59|BLED[5]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.705 ns                 ; 4.134 ns                ;
; 18.736 ns                               ; None                                                ; TIMER:inst20|COUNT[0]                                                                          ; LEDS:inst58|BLED[0]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.249 ns                 ; 3.513 ns                ;
; 18.753 ns                               ; None                                                ; TIMER:inst20|COUNT[7]                                                                          ; LEDS:inst59|BLED[7]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.704 ns                 ; 3.951 ns                ;
; 18.844 ns                               ; None                                                ; TIMER:inst20|COUNT[15]                                                                         ; SLCD:inst55|data_in[15]                                                                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.652 ns                 ; 3.808 ns                ;
; 18.844 ns                               ; None                                                ; TIMER:inst20|COUNT[5]                                                                          ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.767 ns                 ; 3.923 ns                ;
; 18.907 ns                               ; None                                                ; TIMER:inst20|COUNT[11]                                                                         ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.439 ns                 ; 3.532 ns                ;
; 18.924 ns                               ; None                                                ; TIMER:inst20|COUNT[12]                                                                         ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.437 ns                 ; 3.513 ns                ;
; 19.006 ns                               ; None                                                ; TIMER:inst20|COUNT[2]                                                                          ; LEDS:inst58|BLED[2]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.275 ns                 ; 3.269 ns                ;
; 19.011 ns                               ; None                                                ; TIMER:inst20|COUNT[4]                                                                          ; LEDS:inst58|BLED[4]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.261 ns                 ; 3.250 ns                ;
; 19.154 ns                               ; None                                                ; TIMER:inst20|COUNT[11]                                                                         ; SLCD:inst55|data_in[11]                                                                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.652 ns                 ; 3.498 ns                ;
; 19.185 ns                               ; None                                                ; TIMER:inst20|COUNT[9]                                                                          ; LEDS:inst58|BLED[9]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.243 ns                 ; 3.058 ns                ;
; 19.211 ns                               ; None                                                ; TIMER:inst20|COUNT[2]                                                                          ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.426 ns                 ; 3.215 ns                ;
; 19.259 ns                               ; None                                                ; TIMER:inst20|COUNT[6]                                                                          ; LEDS:inst58|BLED[6]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.261 ns                 ; 3.002 ns                ;
; 19.276 ns                               ; None                                                ; TIMER:inst20|COUNT[0]                                                                          ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[0]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.781 ns                 ; 3.505 ns                ;
; 19.322 ns                               ; None                                                ; TIMER:inst20|COUNT[3]                                                                          ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[3]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.781 ns                 ; 3.459 ns                ;
; 19.340 ns                               ; None                                                ; TIMER:inst20|COUNT[1]                                                                          ; LEDS:inst58|BLED[1]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.236 ns                 ; 2.896 ns                ;
; 19.368 ns                               ; None                                                ; TIMER:inst20|COUNT[3]                                                                          ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[3]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.426 ns                 ; 3.058 ns                ;
; 19.374 ns                               ; None                                                ; TIMER:inst20|COUNT[13]                                                                         ; LEDS:inst58|BLED[13]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.219 ns                 ; 2.845 ns                ;
; 19.391 ns                               ; None                                                ; TIMER:inst20|COUNT[5]                                                                          ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.406 ns                 ; 3.015 ns                ;
; 19.395 ns                               ; None                                                ; TIMER:inst20|COUNT[0]                                                                          ; LEDS:inst59|BLED[0]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.694 ns                 ; 3.299 ns                ;
; 19.407 ns                               ; None                                                ; TIMER:inst20|COUNT[14]                                                                         ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.425 ns                 ; 3.018 ns                ;
; 19.419 ns                               ; None                                                ; TIMER:inst20|COUNT[11]                                                                         ; LEDS:inst58|BLED[11]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.243 ns                 ; 2.824 ns                ;
; 19.438 ns                               ; None                                                ; TIMER:inst20|COUNT[2]                                                                          ; SLCD:inst55|data_in[2]                                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.652 ns                 ; 3.214 ns                ;
; 19.465 ns                               ; None                                                ; TIMER:inst20|COUNT[0]                                                                          ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[0]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.426 ns                 ; 2.961 ns                ;
; 19.479 ns                               ; None                                                ; TIMER:inst20|COUNT[15]                                                                         ; LEDS:inst58|BLED[15]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.219 ns                 ; 2.740 ns                ;
; 19.479 ns                               ; None                                                ; TIMER:inst20|COUNT[7]                                                                          ; SLCD:inst55|data_in[7]                                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.652 ns                 ; 3.173 ns                ;
; 19.513 ns                               ; None                                                ; TIMER:inst20|COUNT[2]                                                                          ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[2]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.781 ns                 ; 3.268 ns                ;
; 19.515 ns                               ; None                                                ; TIMER:inst20|COUNT[4]                                                                          ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.767 ns                 ; 3.252 ns                ;
; 19.525 ns                               ; None                                                ; TIMER:inst20|COUNT[12]                                                                         ; SLCD:inst55|data_in[12]                                                                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.652 ns                 ; 3.127 ns                ;
; 19.550 ns                               ; None                                                ; TIMER:inst20|COUNT[0]                                                                          ; SLCD:inst55|data_in[0]                                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.652 ns                 ; 3.102 ns                ;
; 19.559 ns                               ; None                                                ; TIMER:inst20|COUNT[1]                                                                          ; SLCD:inst55|data_in[1]                                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.652 ns                 ; 3.093 ns                ;
; 19.574 ns                               ; None                                                ; TIMER:inst20|COUNT[8]                                                                          ; LEDS:inst58|BLED[8]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.243 ns                 ; 2.669 ns                ;
; 19.629 ns                               ; None                                                ; TIMER:inst20|COUNT[1]                                                                          ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[1]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.781 ns                 ; 3.152 ns                ;
; 19.688 ns                               ; None                                                ; TIMER:inst20|COUNT[9]                                                                          ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.749 ns                 ; 3.061 ns                ;
; 19.689 ns                               ; None                                                ; TIMER:inst20|COUNT[4]                                                                          ; LEDS:inst59|BLED[4]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.705 ns                 ; 3.016 ns                ;
; 19.706 ns                               ; None                                                ; TIMER:inst20|COUNT[3]                                                                          ; SLCD:inst55|data_in[3]                                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.652 ns                 ; 2.946 ns                ;
; 19.708 ns                               ; None                                                ; TIMER:inst20|COUNT[6]                                                                          ; LEDS:inst59|BLED[6]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.704 ns                 ; 2.996 ns                ;
; 19.713 ns                               ; None                                                ; TIMER:inst20|COUNT[14]                                                                         ; LEDS:inst58|BLED[14]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.219 ns                 ; 2.506 ns                ;
; 19.715 ns                               ; None                                                ; TIMER:inst20|COUNT[14]                                                                         ; SLCD:inst55|data_in[14]                                                                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.652 ns                 ; 2.937 ns                ;
; 19.717 ns                               ; None                                                ; TIMER:inst20|COUNT[13]                                                                         ; SLCD:inst55|data_in[13]                                                                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.652 ns                 ; 2.935 ns                ;
; 19.722 ns                               ; None                                                ; TIMER:inst20|COUNT[6]                                                                          ; SLCD:inst55|data_in[6]                                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.652 ns                 ; 2.930 ns                ;
; 19.730 ns                               ; None                                                ; TIMER:inst20|COUNT[1]                                                                          ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[1]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.426 ns                 ; 2.696 ns                ;
; 19.765 ns                               ; None                                                ; TIMER:inst20|COUNT[6]                                                                          ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.767 ns                 ; 3.002 ns                ;
; 19.806 ns                               ; None                                                ; TIMER:inst20|COUNT[4]                                                                          ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.406 ns                 ; 2.600 ns                ;
; 19.846 ns                               ; None                                                ; TIMER:inst20|COUNT[10]                                                                         ; LEDS:inst58|BLED[10]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.243 ns                 ; 2.397 ns                ;
; 19.869 ns                               ; None                                                ; TIMER:inst20|COUNT[13]                                                                         ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.457 ns                 ; 2.588 ns                ;
; 19.883 ns                               ; None                                                ; TIMER:inst20|COUNT[13]                                                                         ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.725 ns                 ; 2.842 ns                ;
; 19.927 ns                               ; None                                                ; TIMER:inst20|COUNT[11]                                                                         ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.749 ns                 ; 2.822 ns                ;
; 19.957 ns                               ; None                                                ; TIMER:inst20|COUNT[7]                                                                          ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.406 ns                 ; 2.449 ns                ;
; 19.969 ns                               ; None                                                ; TIMER:inst20|COUNT[4]                                                                          ; SLCD:inst55|data_in[4]                                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.652 ns                 ; 2.683 ns                ;
; 19.987 ns                               ; None                                                ; TIMER:inst20|COUNT[15]                                                                         ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.725 ns                 ; 2.738 ns                ;
; 20.002 ns                               ; None                                                ; TIMER:inst20|COUNT[9]                                                                          ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.439 ns                 ; 2.437 ns                ;
; 20.015 ns                               ; None                                                ; TIMER:inst20|COUNT[1]                                                                          ; LEDS:inst59|BLED[1]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.715 ns                 ; 2.700 ns                ;
; 20.025 ns                               ; None                                                ; TIMER:inst20|COUNT[2]                                                                          ; LEDS:inst59|BLED[2]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.677 ns                 ; 2.652 ns                ;
; 20.035 ns                               ; None                                                ; TIMER:inst20|COUNT[12]                                                                         ; LEDS:inst58|BLED[12]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.219 ns                 ; 2.184 ns                ;
; 20.036 ns                               ; None                                                ; TIMER:inst20|COUNT[8]                                                                          ; LEDS:inst59|BLED[8]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.715 ns                 ; 2.679 ns                ;
; 20.078 ns                               ; None                                                ; TIMER:inst20|COUNT[8]                                                                          ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.749 ns                 ; 2.671 ns                ;
; 20.121 ns                               ; None                                                ; TIMER:inst20|COUNT[9]                                                                          ; LEDS:inst59|BLED[9]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.719 ns                 ; 2.598 ns                ;
; 20.133 ns                               ; None                                                ; TIMER:inst20|COUNT[5]                                                                          ; SLCD:inst55|data_in[5]                                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.652 ns                 ; 2.519 ns                ;
; 20.186 ns                               ; None                                                ; TIMER:inst20|COUNT[8]                                                                          ; SLCD:inst55|data_in[8]                                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.652 ns                 ; 2.466 ns                ;
; 20.219 ns                               ; None                                                ; TIMER:inst20|COUNT[9]                                                                          ; SLCD:inst55|data_in[9]                                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.652 ns                 ; 2.433 ns                ;
; 20.219 ns                               ; None                                                ; TIMER:inst20|COUNT[14]                                                                         ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.725 ns                 ; 2.506 ns                ;
; 20.350 ns                               ; None                                                ; TIMER:inst20|COUNT[10]                                                                         ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.749 ns                 ; 2.399 ns                ;
; 20.379 ns                               ; None                                                ; TIMER:inst20|COUNT[10]                                                                         ; SLCD:inst55|data_in[10]                                                                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.652 ns                 ; 2.273 ns                ;
; 20.466 ns                               ; None                                                ; TIMER:inst20|COUNT[6]                                                                          ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.406 ns                 ; 1.940 ns                ;
; 20.524 ns                               ; None                                                ; TIMER:inst20|COUNT[8]                                                                          ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.439 ns                 ; 1.915 ns                ;
; 20.542 ns                               ; None                                                ; TIMER:inst20|COUNT[12]                                                                         ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.725 ns                 ; 2.183 ns                ;
; 20.821 ns                               ; None                                                ; TIMER:inst20|COUNT[10]                                                                         ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.439 ns                 ; 1.618 ns                ;
; 28.383 ns                               ; 43.04 MHz ( period = 23.234 ns )                    ; DIG_IN:inst6|B_DI[0]                                                                           ; SCOMP:inst8|AC[0]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 34.380 ns                 ; 5.997 ns                ;
; 28.778 ns                               ; 44.56 MHz ( period = 22.444 ns )                    ; DIG_IN:inst6|B_DI[5]                                                                           ; SCOMP:inst8|AC[5]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 34.341 ns                 ; 5.563 ns                ;
; 28.817 ns                               ; 44.71 MHz ( period = 22.366 ns )                    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[0]                       ; SCOMP:inst8|AC[0]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 34.644 ns                 ; 5.827 ns                ;
; 28.976 ns                               ; 45.36 MHz ( period = 22.048 ns )                    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]                      ; SCOMP:inst8|AC[3]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 34.634 ns                 ; 5.658 ns                ;
; 29.230 ns                               ; 46.43 MHz ( period = 21.540 ns )                    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                      ; SCOMP:inst8|AC[4]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 34.605 ns                 ; 5.375 ns                ;
; 29.391 ns                               ; 47.13 MHz ( period = 21.218 ns )                    ; DIG_IN:inst5|B_DI[6]                                                                           ; SCOMP:inst8|AC[6]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 34.452 ns                 ; 5.061 ns                ;
; 29.405 ns                               ; 47.19 MHz ( period = 21.190 ns )                    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[3]                       ; SCOMP:inst8|AC[3]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 34.626 ns                 ; 5.221 ns                ;
; 29.409 ns                               ; 47.21 MHz ( period = 21.182 ns )                    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[0]                      ; SCOMP:inst8|AC[0]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 34.623 ns                 ; 5.214 ns                ;
; 29.489 ns                               ; 47.57 MHz ( period = 21.022 ns )                    ; DIG_IN:inst5|B_DI[4]                                                                           ; SCOMP:inst8|AC[4]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 34.426 ns                 ; 4.937 ns                ;
; 29.517 ns                               ; 47.70 MHz ( period = 20.966 ns )                    ; DIG_IN:inst5|B_DI[8]                                                                           ; SCOMP:inst8|AC[8]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 34.433 ns                 ; 4.916 ns                ;
; 29.534 ns                               ; 47.77 MHz ( period = 20.932 ns )                    ; DIG_IN:inst5|B_DI[9]                                                                           ; SCOMP:inst8|AC[9]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 34.444 ns                 ; 4.910 ns                ;
; 29.567 ns                               ; 47.92 MHz ( period = 20.866 ns )                    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2]                      ; SCOMP:inst8|AC[2]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 34.644 ns                 ; 5.077 ns                ;
; 29.618 ns                               ; 48.16 MHz ( period = 20.764 ns )                    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[5]                       ; SCOMP:inst8|AC[5]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 34.627 ns                 ; 5.009 ns                ;
; 29.689 ns                               ; 48.49 MHz ( period = 20.622 ns )                    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[2]                       ; SCOMP:inst8|AC[2]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 34.636 ns                 ; 4.947 ns                ;
; 29.755 ns                               ; 48.80 MHz ( period = 20.490 ns )                    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                      ; SCOMP:inst8|AC[5]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 34.635 ns                 ; 4.880 ns                ;
; 29.859 ns                               ; 49.30 MHz ( period = 20.282 ns )                    ; DIG_IN:inst5|B_DI[12]                                                                          ; SCOMP:inst8|AC[12]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 34.427 ns                 ; 4.568 ns                ;
; 29.916 ns                               ; 49.58 MHz ( period = 20.168 ns )                    ; DIG_IN:inst5|B_DI[0]                                                                           ; SCOMP:inst8|AC[0]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 34.444 ns                 ; 4.528 ns                ;
; 29.985 ns                               ; 49.93 MHz ( period = 20.030 ns )                    ; DIG_IN:inst6|B_DI[6]                                                                           ; SCOMP:inst8|AC[6]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 34.362 ns                 ; 4.377 ns                ;
; 30.048 ns                               ; 50.24 MHz ( period = 19.904 ns )                    ; DIG_IN:inst5|B_DI[11]                                                                          ; SCOMP:inst8|AC[11]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 34.427 ns                 ; 4.379 ns                ;
; 30.076 ns                               ; 50.38 MHz ( period = 19.848 ns )                    ; DIG_IN:inst6|B_DI[3]                                                                           ; SCOMP:inst8|AC[3]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 34.362 ns                 ; 4.286 ns                ;
; 30.124 ns                               ; 50.63 MHz ( period = 19.752 ns )                    ; DIG_IN:inst5|B_DI[5]                                                                           ; SCOMP:inst8|AC[5]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 34.427 ns                 ; 4.303 ns                ;
; 30.137 ns                               ; 50.69 MHz ( period = 19.726 ns )                    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[4]                       ; SCOMP:inst8|AC[4]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 34.626 ns                 ; 4.489 ns                ;
; 30.150 ns                               ; 50.76 MHz ( period = 19.700 ns )                    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[9]                      ; SCOMP:inst8|AC[9]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 34.623 ns                 ; 4.473 ns                ;
; 30.161 ns                               ; 50.82 MHz ( period = 19.678 ns )                    ; DIG_IN:inst5|B_DI[10]                                                                          ; SCOMP:inst8|AC[10]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 34.427 ns                 ; 4.266 ns                ;
; 30.203 ns                               ; 51.04 MHz ( period = 19.594 ns )                    ; SCOMP:inst8|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a0~porta_address_reg10  ; SCOMP:inst8|AC[14]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.747 ns                 ; 9.544 ns                ;
; 30.203 ns                               ; 51.04 MHz ( period = 19.594 ns )                    ; SCOMP:inst8|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a0~porta_address_reg9   ; SCOMP:inst8|AC[14]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.747 ns                 ; 9.544 ns                ;
; 30.203 ns                               ; 51.04 MHz ( period = 19.594 ns )                    ; SCOMP:inst8|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a0~porta_address_reg8   ; SCOMP:inst8|AC[14]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.747 ns                 ; 9.544 ns                ;
; 30.203 ns                               ; 51.04 MHz ( period = 19.594 ns )                    ; SCOMP:inst8|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a0~porta_address_reg7   ; SCOMP:inst8|AC[14]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.747 ns                 ; 9.544 ns                ;
; 30.203 ns                               ; 51.04 MHz ( period = 19.594 ns )                    ; SCOMP:inst8|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a0~porta_address_reg6   ; SCOMP:inst8|AC[14]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.747 ns                 ; 9.544 ns                ;
; 30.203 ns                               ; 51.04 MHz ( period = 19.594 ns )                    ; SCOMP:inst8|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a0~porta_address_reg5   ; SCOMP:inst8|AC[14]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.747 ns                 ; 9.544 ns                ;
; 30.203 ns                               ; 51.04 MHz ( period = 19.594 ns )                    ; SCOMP:inst8|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a0~porta_address_reg4   ; SCOMP:inst8|AC[14]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.747 ns                 ; 9.544 ns                ;
; 30.203 ns                               ; 51.04 MHz ( period = 19.594 ns )                    ; SCOMP:inst8|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a0~porta_address_reg3   ; SCOMP:inst8|AC[14]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.747 ns                 ; 9.544 ns                ;
; 30.203 ns                               ; 51.04 MHz ( period = 19.594 ns )                    ; SCOMP:inst8|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a0~porta_address_reg2   ; SCOMP:inst8|AC[14]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.747 ns                 ; 9.544 ns                ;
; 30.203 ns                               ; 51.04 MHz ( period = 19.594 ns )                    ; SCOMP:inst8|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a0~porta_address_reg1   ; SCOMP:inst8|AC[14]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.747 ns                 ; 9.544 ns                ;
; 30.203 ns                               ; 51.04 MHz ( period = 19.594 ns )                    ; SCOMP:inst8|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a0~porta_address_reg0   ; SCOMP:inst8|AC[14]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.747 ns                 ; 9.544 ns                ;
; 30.203 ns                               ; 51.04 MHz ( period = 19.594 ns )                    ; SCOMP:inst8|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a0~porta_we_reg         ; SCOMP:inst8|AC[14]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.747 ns                 ; 9.544 ns                ;
; 30.209 ns                               ; 51.07 MHz ( period = 19.582 ns )                    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[6]                       ; SCOMP:inst8|AC[6]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 34.627 ns                 ; 4.418 ns                ;
; 30.387 ns                               ; 52.01 MHz ( period = 19.226 ns )                    ; SCOMP:inst8|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a10~porta_address_reg10 ; SCOMP:inst8|AC[14]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.742 ns                 ; 9.355 ns                ;
; 30.387 ns                               ; 52.01 MHz ( period = 19.226 ns )                    ; SCOMP:inst8|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a10~porta_address_reg9  ; SCOMP:inst8|AC[14]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.742 ns                 ; 9.355 ns                ;
; 30.387 ns                               ; 52.01 MHz ( period = 19.226 ns )                    ; SCOMP:inst8|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a10~porta_address_reg8  ; SCOMP:inst8|AC[14]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.742 ns                 ; 9.355 ns                ;
; 30.387 ns                               ; 52.01 MHz ( period = 19.226 ns )                    ; SCOMP:inst8|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a10~porta_address_reg7  ; SCOMP:inst8|AC[14]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.742 ns                 ; 9.355 ns                ;
; 30.387 ns                               ; 52.01 MHz ( period = 19.226 ns )                    ; SCOMP:inst8|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a10~porta_address_reg6  ; SCOMP:inst8|AC[14]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.742 ns                 ; 9.355 ns                ;
; 30.387 ns                               ; 52.01 MHz ( period = 19.226 ns )                    ; SCOMP:inst8|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a10~porta_address_reg5  ; SCOMP:inst8|AC[14]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.742 ns                 ; 9.355 ns                ;
; 30.387 ns                               ; 52.01 MHz ( period = 19.226 ns )                    ; SCOMP:inst8|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a10~porta_address_reg4  ; SCOMP:inst8|AC[14]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.742 ns                 ; 9.355 ns                ;
; 30.387 ns                               ; 52.01 MHz ( period = 19.226 ns )                    ; SCOMP:inst8|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a10~porta_address_reg3  ; SCOMP:inst8|AC[14]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.742 ns                 ; 9.355 ns                ;
; 30.387 ns                               ; 52.01 MHz ( period = 19.226 ns )                    ; SCOMP:inst8|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a10~porta_address_reg2  ; SCOMP:inst8|AC[14]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.742 ns                 ; 9.355 ns                ;
; 30.387 ns                               ; 52.01 MHz ( period = 19.226 ns )                    ; SCOMP:inst8|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a10~porta_address_reg1  ; SCOMP:inst8|AC[14]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.742 ns                 ; 9.355 ns                ;
; 30.387 ns                               ; 52.01 MHz ( period = 19.226 ns )                    ; SCOMP:inst8|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a10~porta_address_reg0  ; SCOMP:inst8|AC[14]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.742 ns                 ; 9.355 ns                ;
; 30.387 ns                               ; 52.01 MHz ( period = 19.226 ns )                    ; SCOMP:inst8|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a10~porta_we_reg        ; SCOMP:inst8|AC[14]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.742 ns                 ; 9.355 ns                ;
; 30.432 ns                               ; 52.26 MHz ( period = 19.136 ns )                    ; SCOMP:inst8|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg10  ; SCOMP:inst8|AC[14]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.753 ns                 ; 9.321 ns                ;
; 30.432 ns                               ; 52.26 MHz ( period = 19.136 ns )                    ; SCOMP:inst8|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg9   ; SCOMP:inst8|AC[14]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.753 ns                 ; 9.321 ns                ;
; 30.432 ns                               ; 52.26 MHz ( period = 19.136 ns )                    ; SCOMP:inst8|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg8   ; SCOMP:inst8|AC[14]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.753 ns                 ; 9.321 ns                ;
; 30.432 ns                               ; 52.26 MHz ( period = 19.136 ns )                    ; SCOMP:inst8|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg7   ; SCOMP:inst8|AC[14]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.753 ns                 ; 9.321 ns                ;
; 30.432 ns                               ; 52.26 MHz ( period = 19.136 ns )                    ; SCOMP:inst8|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg6   ; SCOMP:inst8|AC[14]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.753 ns                 ; 9.321 ns                ;
; 30.432 ns                               ; 52.26 MHz ( period = 19.136 ns )                    ; SCOMP:inst8|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg5   ; SCOMP:inst8|AC[14]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.753 ns                 ; 9.321 ns                ;
; 30.432 ns                               ; 52.26 MHz ( period = 19.136 ns )                    ; SCOMP:inst8|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg4   ; SCOMP:inst8|AC[14]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.753 ns                 ; 9.321 ns                ;
; 30.432 ns                               ; 52.26 MHz ( period = 19.136 ns )                    ; SCOMP:inst8|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg3   ; SCOMP:inst8|AC[14]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.753 ns                 ; 9.321 ns                ;
; 30.432 ns                               ; 52.26 MHz ( period = 19.136 ns )                    ; SCOMP:inst8|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg2   ; SCOMP:inst8|AC[14]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.753 ns                 ; 9.321 ns                ;
; 30.432 ns                               ; 52.26 MHz ( period = 19.136 ns )                    ; SCOMP:inst8|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg1   ; SCOMP:inst8|AC[14]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.753 ns                 ; 9.321 ns                ;
; 30.432 ns                               ; 52.26 MHz ( period = 19.136 ns )                    ; SCOMP:inst8|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg0   ; SCOMP:inst8|AC[14]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.753 ns                 ; 9.321 ns                ;
; 30.432 ns                               ; 52.26 MHz ( period = 19.136 ns )                    ; SCOMP:inst8|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_we_reg         ; SCOMP:inst8|AC[14]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.753 ns                 ; 9.321 ns                ;
; 30.464 ns                               ; 52.43 MHz ( period = 19.072 ns )                    ; SCOMP:inst8|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a0~porta_address_reg10  ; SCOMP:inst8|AC[13]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.747 ns                 ; 9.283 ns                ;
; 30.464 ns                               ; 52.43 MHz ( period = 19.072 ns )                    ; SCOMP:inst8|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a0~porta_address_reg9   ; SCOMP:inst8|AC[13]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.747 ns                 ; 9.283 ns                ;
; 30.464 ns                               ; 52.43 MHz ( period = 19.072 ns )                    ; SCOMP:inst8|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a0~porta_address_reg8   ; SCOMP:inst8|AC[13]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.747 ns                 ; 9.283 ns                ;
; 30.464 ns                               ; 52.43 MHz ( period = 19.072 ns )                    ; SCOMP:inst8|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a0~porta_address_reg7   ; SCOMP:inst8|AC[13]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.747 ns                 ; 9.283 ns                ;
; 30.464 ns                               ; 52.43 MHz ( period = 19.072 ns )                    ; SCOMP:inst8|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a0~porta_address_reg6   ; SCOMP:inst8|AC[13]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.747 ns                 ; 9.283 ns                ;
; 30.464 ns                               ; 52.43 MHz ( period = 19.072 ns )                    ; SCOMP:inst8|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a0~porta_address_reg5   ; SCOMP:inst8|AC[13]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.747 ns                 ; 9.283 ns                ;
; 30.464 ns                               ; 52.43 MHz ( period = 19.072 ns )                    ; SCOMP:inst8|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a0~porta_address_reg4   ; SCOMP:inst8|AC[13]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.747 ns                 ; 9.283 ns                ;
; 30.464 ns                               ; 52.43 MHz ( period = 19.072 ns )                    ; SCOMP:inst8|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a0~porta_address_reg3   ; SCOMP:inst8|AC[13]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.747 ns                 ; 9.283 ns                ;
; 30.464 ns                               ; 52.43 MHz ( period = 19.072 ns )                    ; SCOMP:inst8|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a0~porta_address_reg2   ; SCOMP:inst8|AC[13]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.747 ns                 ; 9.283 ns                ;
; 30.464 ns                               ; 52.43 MHz ( period = 19.072 ns )                    ; SCOMP:inst8|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a0~porta_address_reg1   ; SCOMP:inst8|AC[13]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.747 ns                 ; 9.283 ns                ;
; 30.464 ns                               ; 52.43 MHz ( period = 19.072 ns )                    ; SCOMP:inst8|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a0~porta_address_reg0   ; SCOMP:inst8|AC[13]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.747 ns                 ; 9.283 ns                ;
; 30.464 ns                               ; 52.43 MHz ( period = 19.072 ns )                    ; SCOMP:inst8|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a0~porta_we_reg         ; SCOMP:inst8|AC[13]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.747 ns                 ; 9.283 ns                ;
; 30.480 ns                               ; 52.52 MHz ( period = 19.040 ns )                    ; SCOMP:inst8|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a3~porta_address_reg10  ; SCOMP:inst8|AC[14]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.764 ns                 ; 9.284 ns                ;
; 30.480 ns                               ; 52.52 MHz ( period = 19.040 ns )                    ; SCOMP:inst8|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a3~porta_address_reg9   ; SCOMP:inst8|AC[14]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.764 ns                 ; 9.284 ns                ;
; 30.480 ns                               ; 52.52 MHz ( period = 19.040 ns )                    ; SCOMP:inst8|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a3~porta_address_reg8   ; SCOMP:inst8|AC[14]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.764 ns                 ; 9.284 ns                ;
; 30.480 ns                               ; 52.52 MHz ( period = 19.040 ns )                    ; SCOMP:inst8|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a3~porta_address_reg7   ; SCOMP:inst8|AC[14]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.764 ns                 ; 9.284 ns                ;
; 30.480 ns                               ; 52.52 MHz ( period = 19.040 ns )                    ; SCOMP:inst8|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a3~porta_address_reg6   ; SCOMP:inst8|AC[14]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.764 ns                 ; 9.284 ns                ;
; 30.480 ns                               ; 52.52 MHz ( period = 19.040 ns )                    ; SCOMP:inst8|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a3~porta_address_reg5   ; SCOMP:inst8|AC[14]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.764 ns                 ; 9.284 ns                ;
; 30.480 ns                               ; 52.52 MHz ( period = 19.040 ns )                    ; SCOMP:inst8|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a3~porta_address_reg4   ; SCOMP:inst8|AC[14]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.764 ns                 ; 9.284 ns                ;
; 30.480 ns                               ; 52.52 MHz ( period = 19.040 ns )                    ; SCOMP:inst8|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a3~porta_address_reg3   ; SCOMP:inst8|AC[14]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.764 ns                 ; 9.284 ns                ;
; 30.480 ns                               ; 52.52 MHz ( period = 19.040 ns )                    ; SCOMP:inst8|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a3~porta_address_reg2   ; SCOMP:inst8|AC[14]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.764 ns                 ; 9.284 ns                ;
; 30.480 ns                               ; 52.52 MHz ( period = 19.040 ns )                    ; SCOMP:inst8|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a3~porta_address_reg1   ; SCOMP:inst8|AC[14]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.764 ns                 ; 9.284 ns                ;
; 30.480 ns                               ; 52.52 MHz ( period = 19.040 ns )                    ; SCOMP:inst8|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a3~porta_address_reg0   ; SCOMP:inst8|AC[14]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.764 ns                 ; 9.284 ns                ;
; 30.480 ns                               ; 52.52 MHz ( period = 19.040 ns )                    ; SCOMP:inst8|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a3~porta_we_reg         ; SCOMP:inst8|AC[14]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.764 ns                 ; 9.284 ns                ;
; 30.572 ns                               ; 53.03 MHz ( period = 18.856 ns )                    ; DIG_IN:inst6|B_DI[13]                                                                          ; SCOMP:inst8|AC[13]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 34.362 ns                 ; 3.790 ns                ;
; 30.579 ns                               ; 53.07 MHz ( period = 18.842 ns )                    ; DIG_IN:inst6|B_DI[2]                                                                           ; SCOMP:inst8|AC[2]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 34.372 ns                 ; 3.793 ns                ;
; 30.585 ns                               ; 53.11 MHz ( period = 18.830 ns )                    ; DIG_IN:inst5|B_DI[3]                                                                           ; SCOMP:inst8|AC[3]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 34.482 ns                 ; 3.897 ns                ;
; 30.588 ns                               ; 53.12 MHz ( period = 18.824 ns )                    ; DIG_IN:inst5|B_DI[15]                                                                          ; SCOMP:inst8|AC[15]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 34.441 ns                 ; 3.853 ns                ;
; 30.596 ns                               ; 53.17 MHz ( period = 18.808 ns )                    ; SCOMP:inst8|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a0~porta_address_reg10  ; SCOMP:inst8|AC[15]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.737 ns                 ; 9.141 ns                ;
; 30.596 ns                               ; 53.17 MHz ( period = 18.808 ns )                    ; SCOMP:inst8|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a0~porta_address_reg9   ; SCOMP:inst8|AC[15]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.737 ns                 ; 9.141 ns                ;
; 30.596 ns                               ; 53.17 MHz ( period = 18.808 ns )                    ; SCOMP:inst8|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a0~porta_address_reg8   ; SCOMP:inst8|AC[15]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.737 ns                 ; 9.141 ns                ;
; 30.596 ns                               ; 53.17 MHz ( period = 18.808 ns )                    ; SCOMP:inst8|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a0~porta_address_reg7   ; SCOMP:inst8|AC[15]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.737 ns                 ; 9.141 ns                ;
; 30.596 ns                               ; 53.17 MHz ( period = 18.808 ns )                    ; SCOMP:inst8|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a0~porta_address_reg6   ; SCOMP:inst8|AC[15]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.737 ns                 ; 9.141 ns                ;
; 30.596 ns                               ; 53.17 MHz ( period = 18.808 ns )                    ; SCOMP:inst8|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a0~porta_address_reg5   ; SCOMP:inst8|AC[15]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.737 ns                 ; 9.141 ns                ;
; 30.596 ns                               ; 53.17 MHz ( period = 18.808 ns )                    ; SCOMP:inst8|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a0~porta_address_reg4   ; SCOMP:inst8|AC[15]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.737 ns                 ; 9.141 ns                ;
; 30.596 ns                               ; 53.17 MHz ( period = 18.808 ns )                    ; SCOMP:inst8|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a0~porta_address_reg3   ; SCOMP:inst8|AC[15]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.737 ns                 ; 9.141 ns                ;
; 30.596 ns                               ; 53.17 MHz ( period = 18.808 ns )                    ; SCOMP:inst8|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a0~porta_address_reg2   ; SCOMP:inst8|AC[15]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.737 ns                 ; 9.141 ns                ;
; 30.596 ns                               ; 53.17 MHz ( period = 18.808 ns )                    ; SCOMP:inst8|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a0~porta_address_reg1   ; SCOMP:inst8|AC[15]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.737 ns                 ; 9.141 ns                ;
; 30.596 ns                               ; 53.17 MHz ( period = 18.808 ns )                    ; SCOMP:inst8|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a0~porta_address_reg0   ; SCOMP:inst8|AC[15]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.737 ns                 ; 9.141 ns                ;
; 30.596 ns                               ; 53.17 MHz ( period = 18.808 ns )                    ; SCOMP:inst8|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a0~porta_we_reg         ; SCOMP:inst8|AC[15]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.737 ns                 ; 9.141 ns                ;
; 30.607 ns                               ; 53.23 MHz ( period = 18.786 ns )                    ; SCOMP:inst8|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg10  ; SCOMP:inst8|AC[14]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.761 ns                 ; 9.154 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                ;                                                                                                                                                      ;                                            ;                                            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk1'                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                             ; To                                ; From Clock                                 ; To Clock                                   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 32.356 ns                               ; None                                                ; SLCD:inst55|data_in[2]           ; SLCD:inst55|LCD_D[5]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 35.774 ns                 ; 3.418 ns                ;
; 32.369 ns                               ; None                                                ; SLCD:inst55|data_in[1]           ; SLCD:inst55|LCD_D[1]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 35.773 ns                 ; 3.404 ns                ;
; 32.448 ns                               ; None                                                ; SLCD:inst55|data_in[0]           ; SLCD:inst55|LCD_D[1]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 35.773 ns                 ; 3.325 ns                ;
; 32.452 ns                               ; None                                                ; SLCD:inst55|data_in[2]           ; SLCD:inst55|LCD_D[6]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 35.774 ns                 ; 3.322 ns                ;
; 32.515 ns                               ; None                                                ; SLCD:inst55|data_in[6]           ; SLCD:inst55|LCD_D[1]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 35.773 ns                 ; 3.258 ns                ;
; 32.527 ns                               ; None                                                ; SLCD:inst55|data_in[6]           ; SLCD:inst55|LCD_D[5]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 35.774 ns                 ; 3.247 ns                ;
; 32.579 ns                               ; None                                                ; SLCD:inst55|data_in[4]           ; SLCD:inst55|LCD_D[1]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 35.773 ns                 ; 3.194 ns                ;
; 32.586 ns                               ; None                                                ; SLCD:inst55|data_in[2]           ; SLCD:inst55|LCD_D[3]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 35.774 ns                 ; 3.188 ns                ;
; 32.588 ns                               ; None                                                ; SLCD:inst55|data_in[7]           ; SLCD:inst55|LCD_D[5]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 35.774 ns                 ; 3.186 ns                ;
; 32.623 ns                               ; None                                                ; SLCD:inst55|data_in[6]           ; SLCD:inst55|LCD_D[6]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 35.774 ns                 ; 3.151 ns                ;
; 32.674 ns                               ; None                                                ; SLCD:inst55|data_in[3]           ; SLCD:inst55|LCD_D[1]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 35.773 ns                 ; 3.099 ns                ;
; 32.684 ns                               ; None                                                ; SLCD:inst55|data_in[7]           ; SLCD:inst55|LCD_D[6]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 35.774 ns                 ; 3.090 ns                ;
; 32.687 ns                               ; None                                                ; SLCD:inst55|data_in[1]           ; SLCD:inst55|LCD_D[0]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 35.774 ns                 ; 3.087 ns                ;
; 32.709 ns                               ; None                                                ; SLCD:inst55|data_in[2]           ; SLCD:inst55|LCD_D[0]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 35.774 ns                 ; 3.065 ns                ;
; 32.709 ns                               ; None                                                ; SLCD:inst55|data_in[5]           ; SLCD:inst55|LCD_D[1]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 35.773 ns                 ; 3.064 ns                ;
; 32.716 ns                               ; None                                                ; SLCD:inst55|data_in[2]           ; SLCD:inst55|LCD_D[2]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 35.774 ns                 ; 3.058 ns                ;
; 32.721 ns                               ; None                                                ; SLCD:inst55|data_in[5]           ; SLCD:inst55|LCD_D[5]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 35.774 ns                 ; 3.053 ns                ;
; 32.755 ns                               ; None                                                ; SLCD:inst55|data_in[8]           ; SLCD:inst55|LCD_D[2]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 35.774 ns                 ; 3.019 ns                ;
; 32.765 ns                               ; None                                                ; SLCD:inst55|data_in[0]           ; SLCD:inst55|LCD_D[0]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 35.774 ns                 ; 3.009 ns                ;
; 32.778 ns                               ; None                                                ; SLCD:inst55|data_in[10]          ; SLCD:inst55|LCD_D[2]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 35.774 ns                 ; 2.996 ns                ;
; 32.817 ns                               ; None                                                ; SLCD:inst55|data_in[5]           ; SLCD:inst55|LCD_D[6]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 35.774 ns                 ; 2.957 ns                ;
; 32.821 ns                               ; None                                                ; SLCD:inst55|data_in[3]           ; SLCD:inst55|LCD_D[5]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 35.774 ns                 ; 2.953 ns                ;
; 32.824 ns                               ; None                                                ; SLCD:inst55|data_in[1]           ; SLCD:inst55|LCD_D[2]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 35.774 ns                 ; 2.950 ns                ;
; 32.827 ns                               ; None                                                ; SLCD:inst55|data_in[9]           ; SLCD:inst55|LCD_D[3]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 35.774 ns                 ; 2.947 ns                ;
; 32.847 ns                               ; None                                                ; SLCD:inst55|data_in[7]           ; SLCD:inst55|LCD_D[1]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 35.773 ns                 ; 2.926 ns                ;
; 32.854 ns                               ; None                                                ; SLCD:inst55|data_in[8]           ; SLCD:inst55|LCD_D[0]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 35.774 ns                 ; 2.920 ns                ;
; 32.863 ns                               ; None                                                ; SLCD:inst55|data_in[2]           ; SLCD:inst55|LCD_D[1]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 35.773 ns                 ; 2.910 ns                ;
; 32.865 ns                               ; None                                                ; SLCD:inst55|data_in[10]          ; SLCD:inst55|LCD_D[3]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 35.774 ns                 ; 2.909 ns                ;
; 32.880 ns                               ; None                                                ; SLCD:inst55|data_in[10]          ; SLCD:inst55|LCD_D[0]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 35.774 ns                 ; 2.894 ns                ;
; 32.917 ns                               ; None                                                ; SLCD:inst55|data_in[3]           ; SLCD:inst55|LCD_D[6]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 35.774 ns                 ; 2.857 ns                ;
; 32.991 ns                               ; None                                                ; SLCD:inst55|data_in[3]           ; SLCD:inst55|LCD_D[0]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 35.774 ns                 ; 2.783 ns                ;
; 33.004 ns                               ; None                                                ; SLCD:inst55|data_in[1]           ; SLCD:inst55|LCD_D[5]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 35.774 ns                 ; 2.770 ns                ;
; 33.011 ns                               ; None                                                ; SLCD:inst55|data_in[1]           ; SLCD:inst55|LCD_D[3]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 35.774 ns                 ; 2.763 ns                ;
; 33.060 ns                               ; None                                                ; SLCD:inst55|data_in[9]           ; SLCD:inst55|LCD_D[1]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 35.773 ns                 ; 2.713 ns                ;
; 33.061 ns                               ; None                                                ; SLCD:inst55|data_in[9]           ; SLCD:inst55|LCD_D[2]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 35.774 ns                 ; 2.713 ns                ;
; 33.085 ns                               ; None                                                ; SLCD:inst55|data_in[10]          ; SLCD:inst55|LCD_D[1]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 35.773 ns                 ; 2.688 ns                ;
; 33.086 ns                               ; None                                                ; SLCD:inst55|data_in[11]          ; SLCD:inst55|LCD_D[3]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 35.774 ns                 ; 2.688 ns                ;
; 33.100 ns                               ; None                                                ; SLCD:inst55|data_in[1]           ; SLCD:inst55|LCD_D[6]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 35.774 ns                 ; 2.674 ns                ;
; 33.134 ns                               ; None                                                ; SLCD:inst55|data_in[5]           ; SLCD:inst55|LCD_D[0]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 35.774 ns                 ; 2.640 ns                ;
; 33.134 ns                               ; None                                                ; SLCD:inst55|data_in[3]           ; SLCD:inst55|LCD_D[2]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 35.774 ns                 ; 2.640 ns                ;
; 33.153 ns                               ; None                                                ; SLCD:inst55|data_in[12]          ; SLCD:inst55|LCD_D[1]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 35.773 ns                 ; 2.620 ns                ;
; 33.155 ns                               ; None                                                ; SLCD:inst55|data_in[11]          ; SLCD:inst55|LCD_D[0]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 35.774 ns                 ; 2.619 ns                ;
; 33.170 ns                               ; None                                                ; SLCD:inst55|data_in[7]           ; SLCD:inst55|LCD_D[0]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 35.774 ns                 ; 2.604 ns                ;
; 33.182 ns                               ; None                                                ; SLCD:inst55|data_in[15]          ; SLCD:inst55|LCD_D[1]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 35.773 ns                 ; 2.591 ns                ;
; 33.195 ns                               ; None                                                ; SLCD:inst55|data_in[3]           ; SLCD:inst55|LCD_D[3]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 35.774 ns                 ; 2.579 ns                ;
; 33.216 ns                               ; None                                                ; SLCD:inst55|data_in[11]          ; SLCD:inst55|LCD_D[2]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 35.774 ns                 ; 2.558 ns                ;
; 33.276 ns                               ; 148.72 MHz ( period = 6.724 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[2] ; ACC_CLK_GEN:inst60|count_10hz[0]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 6.510 ns                ;
; 33.276 ns                               ; 148.72 MHz ( period = 6.724 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[2] ; ACC_CLK_GEN:inst60|count_10hz[1]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 6.510 ns                ;
; 33.276 ns                               ; 148.72 MHz ( period = 6.724 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[2] ; ACC_CLK_GEN:inst60|count_10hz[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 6.510 ns                ;
; 33.276 ns                               ; 148.72 MHz ( period = 6.724 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[2] ; ACC_CLK_GEN:inst60|count_10hz[2]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 6.510 ns                ;
; 33.276 ns                               ; 148.72 MHz ( period = 6.724 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[2] ; ACC_CLK_GEN:inst60|count_10hz[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 6.510 ns                ;
; 33.276 ns                               ; 148.72 MHz ( period = 6.724 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[2] ; ACC_CLK_GEN:inst60|count_10hz[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 6.510 ns                ;
; 33.276 ns                               ; 148.72 MHz ( period = 6.724 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[2] ; ACC_CLK_GEN:inst60|count_10hz[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 6.510 ns                ;
; 33.276 ns                               ; 148.72 MHz ( period = 6.724 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[2] ; ACC_CLK_GEN:inst60|count_10hz[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 6.510 ns                ;
; 33.276 ns                               ; 148.72 MHz ( period = 6.724 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[2] ; ACC_CLK_GEN:inst60|count_10hz[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 6.510 ns                ;
; 33.276 ns                               ; 148.72 MHz ( period = 6.724 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[2] ; ACC_CLK_GEN:inst60|count_10hz[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 6.510 ns                ;
; 33.312 ns                               ; None                                                ; SLCD:inst55|data_in[0]           ; SLCD:inst55|LCD_D[2]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 35.774 ns                 ; 2.462 ns                ;
; 33.317 ns                               ; None                                                ; SLCD:inst55|data_in[9]           ; SLCD:inst55|LCD_D[0]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 35.774 ns                 ; 2.457 ns                ;
; 33.317 ns                               ; 149.63 MHz ( period = 6.683 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[3] ; ACC_CLK_GEN:inst60|count_10hz[0]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 6.469 ns                ;
; 33.317 ns                               ; 149.63 MHz ( period = 6.683 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[3] ; ACC_CLK_GEN:inst60|count_10hz[1]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 6.469 ns                ;
; 33.317 ns                               ; 149.63 MHz ( period = 6.683 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[3] ; ACC_CLK_GEN:inst60|count_10hz[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 6.469 ns                ;
; 33.317 ns                               ; 149.63 MHz ( period = 6.683 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[3] ; ACC_CLK_GEN:inst60|count_10hz[2]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 6.469 ns                ;
; 33.317 ns                               ; 149.63 MHz ( period = 6.683 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[3] ; ACC_CLK_GEN:inst60|count_10hz[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 6.469 ns                ;
; 33.317 ns                               ; 149.63 MHz ( period = 6.683 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[3] ; ACC_CLK_GEN:inst60|count_10hz[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 6.469 ns                ;
; 33.317 ns                               ; 149.63 MHz ( period = 6.683 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[3] ; ACC_CLK_GEN:inst60|count_10hz[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 6.469 ns                ;
; 33.317 ns                               ; 149.63 MHz ( period = 6.683 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[3] ; ACC_CLK_GEN:inst60|count_10hz[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 6.469 ns                ;
; 33.317 ns                               ; 149.63 MHz ( period = 6.683 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[3] ; ACC_CLK_GEN:inst60|count_10hz[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 6.469 ns                ;
; 33.317 ns                               ; 149.63 MHz ( period = 6.683 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[3] ; ACC_CLK_GEN:inst60|count_10hz[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 6.469 ns                ;
; 33.339 ns                               ; None                                                ; SLCD:inst55|data_in[13]          ; SLCD:inst55|LCD_D[3]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 35.774 ns                 ; 2.435 ns                ;
; 33.344 ns                               ; None                                                ; SLCD:inst55|data_in[15]          ; SLCD:inst55|LCD_D[3]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 35.774 ns                 ; 2.430 ns                ;
; 33.363 ns                               ; None                                                ; SLCD:inst55|data_in[11]          ; SLCD:inst55|LCD_D[1]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 35.773 ns                 ; 2.410 ns                ;
; 33.364 ns                               ; None                                                ; SLCD:inst55|data_in[6]           ; SLCD:inst55|LCD_D[3]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 35.774 ns                 ; 2.410 ns                ;
; 33.393 ns                               ; None                                                ; SLCD:inst55|data_in[7]           ; SLCD:inst55|LCD_D[3]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 35.774 ns                 ; 2.381 ns                ;
; 33.402 ns                               ; None                                                ; SLCD:inst55|data_in[5]           ; SLCD:inst55|LCD_D[2]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 35.774 ns                 ; 2.372 ns                ;
; 33.410 ns                               ; None                                                ; SLCD:inst55|data_in[6]           ; SLCD:inst55|LCD_D[0]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 35.774 ns                 ; 2.364 ns                ;
; 33.448 ns                               ; None                                                ; SLCD:inst55|data_in[4]           ; SLCD:inst55|LCD_D[2]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 35.774 ns                 ; 2.326 ns                ;
; 33.449 ns                               ; None                                                ; SLCD:inst55|data_in[14]          ; SLCD:inst55|LCD_D[1]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 35.773 ns                 ; 2.324 ns                ;
; 33.471 ns                               ; 153.16 MHz ( period = 6.529 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[1] ; ACC_CLK_GEN:inst60|count_10hz[0]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 6.315 ns                ;
; 33.471 ns                               ; 153.16 MHz ( period = 6.529 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[1] ; ACC_CLK_GEN:inst60|count_10hz[1]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 6.315 ns                ;
; 33.471 ns                               ; 153.16 MHz ( period = 6.529 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[1] ; ACC_CLK_GEN:inst60|count_10hz[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 6.315 ns                ;
; 33.471 ns                               ; 153.16 MHz ( period = 6.529 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[1] ; ACC_CLK_GEN:inst60|count_10hz[2]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 6.315 ns                ;
; 33.471 ns                               ; 153.16 MHz ( period = 6.529 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[1] ; ACC_CLK_GEN:inst60|count_10hz[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 6.315 ns                ;
; 33.471 ns                               ; 153.16 MHz ( period = 6.529 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[1] ; ACC_CLK_GEN:inst60|count_10hz[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 6.315 ns                ;
; 33.471 ns                               ; 153.16 MHz ( period = 6.529 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[1] ; ACC_CLK_GEN:inst60|count_10hz[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 6.315 ns                ;
; 33.471 ns                               ; 153.16 MHz ( period = 6.529 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[1] ; ACC_CLK_GEN:inst60|count_10hz[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 6.315 ns                ;
; 33.471 ns                               ; 153.16 MHz ( period = 6.529 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[1] ; ACC_CLK_GEN:inst60|count_10hz[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 6.315 ns                ;
; 33.471 ns                               ; 153.16 MHz ( period = 6.529 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[1] ; ACC_CLK_GEN:inst60|count_10hz[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 6.315 ns                ;
; 33.486 ns                               ; None                                                ; SLCD:inst55|data_in[13]          ; SLCD:inst55|LCD_D[5]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 35.774 ns                 ; 2.288 ns                ;
; 33.515 ns                               ; None                                                ; SLCD:inst55|data_in[14]          ; SLCD:inst55|LCD_D[5]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 35.774 ns                 ; 2.259 ns                ;
; 33.525 ns                               ; None                                                ; SLCD:inst55|data_in[8]           ; SLCD:inst55|LCD_D[1]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 35.773 ns                 ; 2.248 ns                ;
; 33.532 ns                               ; None                                                ; SLCD:inst55|data_in[5]           ; SLCD:inst55|LCD_D[3]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 35.774 ns                 ; 2.242 ns                ;
; 33.537 ns                               ; None                                                ; SLCD:inst55|data_in[13]          ; SLCD:inst55|LCD_D[2]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 35.774 ns                 ; 2.237 ns                ;
; 33.549 ns                               ; None                                                ; SLCD:inst55|data_in[13]          ; SLCD:inst55|LCD_D[0]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 35.774 ns                 ; 2.225 ns                ;
; 33.554 ns                               ; None                                                ; SLCD:inst55|data_in[9]           ; SLCD:inst55|LCD_D[5]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 35.774 ns                 ; 2.220 ns                ;
; 33.581 ns                               ; None                                                ; SLCD:inst55|data_in[10]          ; SLCD:inst55|LCD_D[5]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 35.774 ns                 ; 2.193 ns                ;
; 33.582 ns                               ; None                                                ; SLCD:inst55|data_in[13]          ; SLCD:inst55|LCD_D[6]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 35.774 ns                 ; 2.192 ns                ;
; 33.584 ns                               ; None                                                ; SLCD:inst55|data_in[14]          ; SLCD:inst55|LCD_D[0]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 35.774 ns                 ; 2.190 ns                ;
; 33.586 ns                               ; None                                                ; SLCD:inst55|data_in[15]          ; SLCD:inst55|LCD_D[2]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 35.774 ns                 ; 2.188 ns                ;
; 33.601 ns                               ; None                                                ; SLCD:inst55|data_in[4]           ; SLCD:inst55|LCD_D[0]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 35.774 ns                 ; 2.173 ns                ;
; 33.604 ns                               ; 156.35 MHz ( period = 6.396 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[0] ; ACC_CLK_GEN:inst60|count_10hz[0]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 6.182 ns                ;
; 33.604 ns                               ; 156.35 MHz ( period = 6.396 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[0] ; ACC_CLK_GEN:inst60|count_10hz[1]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 6.182 ns                ;
; 33.604 ns                               ; 156.35 MHz ( period = 6.396 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[0] ; ACC_CLK_GEN:inst60|count_10hz[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 6.182 ns                ;
; 33.604 ns                               ; 156.35 MHz ( period = 6.396 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[0] ; ACC_CLK_GEN:inst60|count_10hz[2]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 6.182 ns                ;
; 33.604 ns                               ; 156.35 MHz ( period = 6.396 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[0] ; ACC_CLK_GEN:inst60|count_10hz[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 6.182 ns                ;
; 33.604 ns                               ; 156.35 MHz ( period = 6.396 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[0] ; ACC_CLK_GEN:inst60|count_10hz[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 6.182 ns                ;
; 33.604 ns                               ; 156.35 MHz ( period = 6.396 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[0] ; ACC_CLK_GEN:inst60|count_10hz[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 6.182 ns                ;
; 33.604 ns                               ; 156.35 MHz ( period = 6.396 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[0] ; ACC_CLK_GEN:inst60|count_10hz[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 6.182 ns                ;
; 33.604 ns                               ; 156.35 MHz ( period = 6.396 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[0] ; ACC_CLK_GEN:inst60|count_10hz[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 6.182 ns                ;
; 33.604 ns                               ; 156.35 MHz ( period = 6.396 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[0] ; ACC_CLK_GEN:inst60|count_10hz[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 6.182 ns                ;
; 33.611 ns                               ; None                                                ; SLCD:inst55|data_in[13]          ; SLCD:inst55|LCD_D[1]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 35.773 ns                 ; 2.162 ns                ;
; 33.611 ns                               ; None                                                ; SLCD:inst55|data_in[14]          ; SLCD:inst55|LCD_D[6]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 35.774 ns                 ; 2.163 ns                ;
; 33.650 ns                               ; None                                                ; SLCD:inst55|data_in[9]           ; SLCD:inst55|LCD_D[6]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 35.774 ns                 ; 2.124 ns                ;
; 33.657 ns                               ; None                                                ; SLCD:inst55|data_in[6]           ; SLCD:inst55|LCD_D[2]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 35.774 ns                 ; 2.117 ns                ;
; 33.664 ns                               ; None                                                ; SLCD:inst55|data_in[15]          ; SLCD:inst55|LCD_D[5]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 35.774 ns                 ; 2.110 ns                ;
; 33.677 ns                               ; None                                                ; SLCD:inst55|data_in[10]          ; SLCD:inst55|LCD_D[6]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 35.774 ns                 ; 2.097 ns                ;
; 33.708 ns                               ; 158.93 MHz ( period = 6.292 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[2] ; ACC_CLK_GEN:inst60|clock_10hz_int ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.789 ns                 ; 6.081 ns                ;
; 33.749 ns                               ; 159.97 MHz ( period = 6.251 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[3] ; ACC_CLK_GEN:inst60|clock_10hz_int ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.789 ns                 ; 6.040 ns                ;
; 33.753 ns                               ; 160.08 MHz ( period = 6.247 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[2] ; ACC_CLK_GEN:inst60|count_10hz[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.788 ns                 ; 6.035 ns                ;
; 33.753 ns                               ; 160.08 MHz ( period = 6.247 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[2] ; ACC_CLK_GEN:inst60|count_10hz[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.788 ns                 ; 6.035 ns                ;
; 33.753 ns                               ; 160.08 MHz ( period = 6.247 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[2] ; ACC_CLK_GEN:inst60|count_10hz[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.788 ns                 ; 6.035 ns                ;
; 33.753 ns                               ; 160.08 MHz ( period = 6.247 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[2] ; ACC_CLK_GEN:inst60|count_10hz[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.788 ns                 ; 6.035 ns                ;
; 33.753 ns                               ; 160.08 MHz ( period = 6.247 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[2] ; ACC_CLK_GEN:inst60|count_10hz[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.788 ns                 ; 6.035 ns                ;
; 33.753 ns                               ; 160.08 MHz ( period = 6.247 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[2] ; ACC_CLK_GEN:inst60|count_10hz[19] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.788 ns                 ; 6.035 ns                ;
; 33.753 ns                               ; 160.08 MHz ( period = 6.247 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[2] ; ACC_CLK_GEN:inst60|count_10hz[18] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.788 ns                 ; 6.035 ns                ;
; 33.753 ns                               ; 160.08 MHz ( period = 6.247 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[2] ; ACC_CLK_GEN:inst60|count_10hz[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.788 ns                 ; 6.035 ns                ;
; 33.753 ns                               ; 160.08 MHz ( period = 6.247 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[2] ; ACC_CLK_GEN:inst60|count_10hz[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.788 ns                 ; 6.035 ns                ;
; 33.753 ns                               ; 160.08 MHz ( period = 6.247 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[2] ; ACC_CLK_GEN:inst60|count_10hz[17] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.788 ns                 ; 6.035 ns                ;
; 33.753 ns                               ; 160.08 MHz ( period = 6.247 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[2] ; ACC_CLK_GEN:inst60|count_10hz[20] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.788 ns                 ; 6.035 ns                ;
; 33.760 ns                               ; None                                                ; SLCD:inst55|data_in[15]          ; SLCD:inst55|LCD_D[6]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 35.774 ns                 ; 2.014 ns                ;
; 33.768 ns                               ; None                                                ; SLCD:inst55|data_in[14]          ; SLCD:inst55|LCD_D[3]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 35.774 ns                 ; 2.006 ns                ;
; 33.794 ns                               ; 161.13 MHz ( period = 6.206 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[3] ; ACC_CLK_GEN:inst60|count_10hz[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.788 ns                 ; 5.994 ns                ;
; 33.794 ns                               ; 161.13 MHz ( period = 6.206 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[3] ; ACC_CLK_GEN:inst60|count_10hz[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.788 ns                 ; 5.994 ns                ;
; 33.794 ns                               ; 161.13 MHz ( period = 6.206 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[3] ; ACC_CLK_GEN:inst60|count_10hz[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.788 ns                 ; 5.994 ns                ;
; 33.794 ns                               ; 161.13 MHz ( period = 6.206 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[3] ; ACC_CLK_GEN:inst60|count_10hz[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.788 ns                 ; 5.994 ns                ;
; 33.794 ns                               ; 161.13 MHz ( period = 6.206 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[3] ; ACC_CLK_GEN:inst60|count_10hz[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.788 ns                 ; 5.994 ns                ;
; 33.794 ns                               ; 161.13 MHz ( period = 6.206 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[3] ; ACC_CLK_GEN:inst60|count_10hz[19] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.788 ns                 ; 5.994 ns                ;
; 33.794 ns                               ; 161.13 MHz ( period = 6.206 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[3] ; ACC_CLK_GEN:inst60|count_10hz[18] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.788 ns                 ; 5.994 ns                ;
; 33.794 ns                               ; 161.13 MHz ( period = 6.206 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[3] ; ACC_CLK_GEN:inst60|count_10hz[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.788 ns                 ; 5.994 ns                ;
; 33.794 ns                               ; 161.13 MHz ( period = 6.206 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[3] ; ACC_CLK_GEN:inst60|count_10hz[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.788 ns                 ; 5.994 ns                ;
; 33.794 ns                               ; 161.13 MHz ( period = 6.206 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[3] ; ACC_CLK_GEN:inst60|count_10hz[17] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.788 ns                 ; 5.994 ns                ;
; 33.794 ns                               ; 161.13 MHz ( period = 6.206 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[3] ; ACC_CLK_GEN:inst60|count_10hz[20] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.788 ns                 ; 5.994 ns                ;
; 33.820 ns                               ; None                                                ; SLCD:inst55|data_in[14]          ; SLCD:inst55|LCD_D[2]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 35.774 ns                 ; 1.954 ns                ;
; 33.846 ns                               ; None                                                ; SLCD:inst55|data_in[7]           ; SLCD:inst55|LCD_D[2]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 35.774 ns                 ; 1.928 ns                ;
; 33.854 ns                               ; None                                                ; SLCD:inst55|data_in[11]          ; SLCD:inst55|LCD_D[5]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 35.774 ns                 ; 1.920 ns                ;
; 33.872 ns                               ; None                                                ; SLCD:inst55|data_in[12]          ; SLCD:inst55|LCD_D[0]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 35.774 ns                 ; 1.902 ns                ;
; 33.903 ns                               ; 164.02 MHz ( period = 6.097 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[1] ; ACC_CLK_GEN:inst60|clock_10hz_int ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.789 ns                 ; 5.886 ns                ;
; 33.948 ns                               ; 165.23 MHz ( period = 6.052 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[1] ; ACC_CLK_GEN:inst60|count_10hz[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.788 ns                 ; 5.840 ns                ;
; 33.948 ns                               ; 165.23 MHz ( period = 6.052 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[1] ; ACC_CLK_GEN:inst60|count_10hz[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.788 ns                 ; 5.840 ns                ;
; 33.948 ns                               ; 165.23 MHz ( period = 6.052 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[1] ; ACC_CLK_GEN:inst60|count_10hz[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.788 ns                 ; 5.840 ns                ;
; 33.948 ns                               ; 165.23 MHz ( period = 6.052 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[1] ; ACC_CLK_GEN:inst60|count_10hz[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.788 ns                 ; 5.840 ns                ;
; 33.948 ns                               ; 165.23 MHz ( period = 6.052 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[1] ; ACC_CLK_GEN:inst60|count_10hz[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.788 ns                 ; 5.840 ns                ;
; 33.948 ns                               ; 165.23 MHz ( period = 6.052 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[1] ; ACC_CLK_GEN:inst60|count_10hz[19] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.788 ns                 ; 5.840 ns                ;
; 33.948 ns                               ; 165.23 MHz ( period = 6.052 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[1] ; ACC_CLK_GEN:inst60|count_10hz[18] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.788 ns                 ; 5.840 ns                ;
; 33.948 ns                               ; 165.23 MHz ( period = 6.052 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[1] ; ACC_CLK_GEN:inst60|count_10hz[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.788 ns                 ; 5.840 ns                ;
; 33.948 ns                               ; 165.23 MHz ( period = 6.052 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[1] ; ACC_CLK_GEN:inst60|count_10hz[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.788 ns                 ; 5.840 ns                ;
; 33.948 ns                               ; 165.23 MHz ( period = 6.052 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[1] ; ACC_CLK_GEN:inst60|count_10hz[17] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.788 ns                 ; 5.840 ns                ;
; 33.948 ns                               ; 165.23 MHz ( period = 6.052 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[1] ; ACC_CLK_GEN:inst60|count_10hz[20] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.788 ns                 ; 5.840 ns                ;
; 33.950 ns                               ; None                                                ; SLCD:inst55|data_in[11]          ; SLCD:inst55|LCD_D[6]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 35.774 ns                 ; 1.824 ns                ;
; 33.984 ns                               ; None                                                ; SLCD:inst55|data_in[12]          ; SLCD:inst55|LCD_D[2]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 35.774 ns                 ; 1.790 ns                ;
; 34.020 ns                               ; None                                                ; SLCD:inst55|data_in[15]          ; SLCD:inst55|LCD_D[0]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 35.774 ns                 ; 1.754 ns                ;
; 34.036 ns                               ; 167.67 MHz ( period = 5.964 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[0] ; ACC_CLK_GEN:inst60|clock_10hz_int ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.789 ns                 ; 5.753 ns                ;
; 34.081 ns                               ; 168.95 MHz ( period = 5.919 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[0] ; ACC_CLK_GEN:inst60|count_10hz[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.788 ns                 ; 5.707 ns                ;
; 34.081 ns                               ; 168.95 MHz ( period = 5.919 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[0] ; ACC_CLK_GEN:inst60|count_10hz[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.788 ns                 ; 5.707 ns                ;
; 34.081 ns                               ; 168.95 MHz ( period = 5.919 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[0] ; ACC_CLK_GEN:inst60|count_10hz[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.788 ns                 ; 5.707 ns                ;
; 34.081 ns                               ; 168.95 MHz ( period = 5.919 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[0] ; ACC_CLK_GEN:inst60|count_10hz[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.788 ns                 ; 5.707 ns                ;
; 34.081 ns                               ; 168.95 MHz ( period = 5.919 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[0] ; ACC_CLK_GEN:inst60|count_10hz[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.788 ns                 ; 5.707 ns                ;
; 34.081 ns                               ; 168.95 MHz ( period = 5.919 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[0] ; ACC_CLK_GEN:inst60|count_10hz[19] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.788 ns                 ; 5.707 ns                ;
; 34.081 ns                               ; 168.95 MHz ( period = 5.919 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[0] ; ACC_CLK_GEN:inst60|count_10hz[18] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.788 ns                 ; 5.707 ns                ;
; 34.081 ns                               ; 168.95 MHz ( period = 5.919 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[0] ; ACC_CLK_GEN:inst60|count_10hz[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.788 ns                 ; 5.707 ns                ;
; 34.081 ns                               ; 168.95 MHz ( period = 5.919 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[0] ; ACC_CLK_GEN:inst60|count_10hz[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.788 ns                 ; 5.707 ns                ;
; 34.081 ns                               ; 168.95 MHz ( period = 5.919 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[0] ; ACC_CLK_GEN:inst60|count_10hz[17] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.788 ns                 ; 5.707 ns                ;
; 34.081 ns                               ; 168.95 MHz ( period = 5.919 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[0] ; ACC_CLK_GEN:inst60|count_10hz[20] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.788 ns                 ; 5.707 ns                ;
; 34.113 ns                               ; 169.87 MHz ( period = 5.887 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[4] ; ACC_CLK_GEN:inst60|count_10hz[0]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 5.673 ns                ;
; 34.113 ns                               ; 169.87 MHz ( period = 5.887 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[4] ; ACC_CLK_GEN:inst60|count_10hz[1]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 5.673 ns                ;
; 34.113 ns                               ; 169.87 MHz ( period = 5.887 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[4] ; ACC_CLK_GEN:inst60|count_10hz[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 5.673 ns                ;
; 34.113 ns                               ; 169.87 MHz ( period = 5.887 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[4] ; ACC_CLK_GEN:inst60|count_10hz[2]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 5.673 ns                ;
; 34.113 ns                               ; 169.87 MHz ( period = 5.887 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[4] ; ACC_CLK_GEN:inst60|count_10hz[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 5.673 ns                ;
; 34.113 ns                               ; 169.87 MHz ( period = 5.887 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[4] ; ACC_CLK_GEN:inst60|count_10hz[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 5.673 ns                ;
; 34.113 ns                               ; 169.87 MHz ( period = 5.887 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[4] ; ACC_CLK_GEN:inst60|count_10hz[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 5.673 ns                ;
; 34.113 ns                               ; 169.87 MHz ( period = 5.887 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[4] ; ACC_CLK_GEN:inst60|count_10hz[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 5.673 ns                ;
; 34.113 ns                               ; 169.87 MHz ( period = 5.887 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[4] ; ACC_CLK_GEN:inst60|count_10hz[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 5.673 ns                ;
; 34.113 ns                               ; 169.87 MHz ( period = 5.887 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[4] ; ACC_CLK_GEN:inst60|count_10hz[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 5.673 ns                ;
; 34.254 ns                               ; 174.03 MHz ( period = 5.746 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[5] ; ACC_CLK_GEN:inst60|count_10hz[0]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 5.532 ns                ;
; 34.254 ns                               ; 174.03 MHz ( period = 5.746 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[5] ; ACC_CLK_GEN:inst60|count_10hz[1]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 5.532 ns                ;
; 34.254 ns                               ; 174.03 MHz ( period = 5.746 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[5] ; ACC_CLK_GEN:inst60|count_10hz[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 5.532 ns                ;
; 34.254 ns                               ; 174.03 MHz ( period = 5.746 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[5] ; ACC_CLK_GEN:inst60|count_10hz[2]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 5.532 ns                ;
; 34.254 ns                               ; 174.03 MHz ( period = 5.746 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[5] ; ACC_CLK_GEN:inst60|count_10hz[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 5.532 ns                ;
; 34.254 ns                               ; 174.03 MHz ( period = 5.746 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[5] ; ACC_CLK_GEN:inst60|count_10hz[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 5.532 ns                ;
; 34.254 ns                               ; 174.03 MHz ( period = 5.746 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[5] ; ACC_CLK_GEN:inst60|count_10hz[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 5.532 ns                ;
; 34.254 ns                               ; 174.03 MHz ( period = 5.746 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[5] ; ACC_CLK_GEN:inst60|count_10hz[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 5.532 ns                ;
; 34.254 ns                               ; 174.03 MHz ( period = 5.746 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[5] ; ACC_CLK_GEN:inst60|count_10hz[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 5.532 ns                ;
; 34.254 ns                               ; 174.03 MHz ( period = 5.746 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[5] ; ACC_CLK_GEN:inst60|count_10hz[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 5.532 ns                ;
; 34.545 ns                               ; 183.32 MHz ( period = 5.455 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[4] ; ACC_CLK_GEN:inst60|clock_10hz_int ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.789 ns                 ; 5.244 ns                ;
; 34.590 ns                               ; 184.84 MHz ( period = 5.410 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[4] ; ACC_CLK_GEN:inst60|count_10hz[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.788 ns                 ; 5.198 ns                ;
; 34.590 ns                               ; 184.84 MHz ( period = 5.410 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[4] ; ACC_CLK_GEN:inst60|count_10hz[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.788 ns                 ; 5.198 ns                ;
; 34.590 ns                               ; 184.84 MHz ( period = 5.410 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[4] ; ACC_CLK_GEN:inst60|count_10hz[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.788 ns                 ; 5.198 ns                ;
; 34.590 ns                               ; 184.84 MHz ( period = 5.410 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[4] ; ACC_CLK_GEN:inst60|count_10hz[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.788 ns                 ; 5.198 ns                ;
; 34.590 ns                               ; 184.84 MHz ( period = 5.410 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[4] ; ACC_CLK_GEN:inst60|count_10hz[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.788 ns                 ; 5.198 ns                ;
; 34.590 ns                               ; 184.84 MHz ( period = 5.410 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[4] ; ACC_CLK_GEN:inst60|count_10hz[19] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.788 ns                 ; 5.198 ns                ;
; 34.590 ns                               ; 184.84 MHz ( period = 5.410 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[4] ; ACC_CLK_GEN:inst60|count_10hz[18] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.788 ns                 ; 5.198 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                  ;                                   ;                                            ;                                            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk2'                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------+---------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                      ; To                  ; From Clock                                 ; To Clock                                   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------+---------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 0.692 ns                                ; None                                                ; DIG_IN:inst6|B_DI[0]                                                      ; SRAM:inst2|ADDR[0]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 4.343 ns                  ; 3.651 ns                ;
; 1.126 ns                                ; None                                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[0]  ; SRAM:inst2|ADDR[0]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 4.607 ns                  ; 3.481 ns                ;
; 1.336 ns                                ; None                                                ; DIG_IN:inst6|B_DI[5]                                                      ; SRAM:inst2|ADDR[5]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 4.321 ns                  ; 2.985 ns                ;
; 1.361 ns                                ; None                                                ; DIG_IN:inst5|B_DI[12]                                                     ; SRAM:inst2|ADDR[12] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 4.401 ns                  ; 3.040 ns                ;
; 1.421 ns                                ; None                                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3] ; SRAM:inst2|ADDR[3]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 4.615 ns                  ; 3.194 ns                ;
; 1.501 ns                                ; None                                                ; DIG_IN:inst5|B_DI[6]                                                      ; SRAM:inst2|ADDR[6]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 4.415 ns                  ; 2.914 ns                ;
; 1.544 ns                                ; None                                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4] ; SRAM:inst2|ADDR[4]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 4.586 ns                  ; 3.042 ns                ;
; 1.635 ns                                ; None                                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2] ; SRAM:inst2|ADDR[2]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 4.598 ns                  ; 2.963 ns                ;
; 1.718 ns                                ; None                                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[0] ; SRAM:inst2|ADDR[0]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 4.586 ns                  ; 2.868 ns                ;
; 1.757 ns                                ; None                                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[2]  ; SRAM:inst2|ADDR[2]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 4.590 ns                  ; 2.833 ns                ;
; 1.803 ns                                ; None                                                ; DIG_IN:inst5|B_DI[4]                                                      ; SRAM:inst2|ADDR[4]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 4.407 ns                  ; 2.604 ns                ;
; 1.811 ns                                ; None                                                ; DIG_IN:inst5|B_DI[9]                                                      ; SRAM:inst2|ADDR[9]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 4.390 ns                  ; 2.579 ns                ;
; 1.850 ns                                ; None                                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[3]  ; SRAM:inst2|ADDR[3]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 4.607 ns                  ; 2.757 ns                ;
; 1.992 ns                                ; None                                                ; DIG_IN:inst5|B_DI[10]                                                     ; SRAM:inst2|ADDR[10] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 4.407 ns                  ; 2.415 ns                ;
; 1.997 ns                                ; None                                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[7] ; SRAM:inst2|ADDR[7]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 4.598 ns                  ; 2.601 ns                ;
; 2.095 ns                                ; None                                                ; DIG_IN:inst6|B_DI[6]                                                      ; SRAM:inst2|ADDR[6]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 4.325 ns                  ; 2.230 ns                ;
; 2.109 ns                                ; None                                                ; DIG_IN:inst5|B_DI[15]                                                     ; SRAM:inst2|ADDR[15] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 4.432 ns                  ; 2.323 ns                ;
; 2.167 ns                                ; None                                                ; SCOMP:inst8|IO_CYCLE                                                      ; SRAM:inst2|ADDR[0]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.760 ns                  ; 7.593 ns                ;
; 2.170 ns                                ; None                                                ; SCOMP:inst8|IR[6]                                                         ; SRAM:inst2|ADDR[0]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.760 ns                  ; 7.590 ns                ;
; 2.176 ns                                ; None                                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[5]  ; SRAM:inst2|ADDR[5]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 4.607 ns                  ; 2.431 ns                ;
; 2.213 ns                                ; None                                                ; DIG_IN:inst5|B_DI[11]                                                     ; SRAM:inst2|ADDR[11] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 4.407 ns                  ; 2.194 ns                ;
; 2.225 ns                                ; None                                                ; DIG_IN:inst5|B_DI[0]                                                      ; SRAM:inst2|ADDR[0]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 4.407 ns                  ; 2.182 ns                ;
; 2.289 ns                                ; None                                                ; DIG_IN:inst5|B_DI[8]                                                      ; SRAM:inst2|ADDR[8]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 4.407 ns                  ; 2.118 ns                ;
; 2.313 ns                                ; None                                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] ; SRAM:inst2|ADDR[5]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 4.615 ns                  ; 2.302 ns                ;
; 2.319 ns                                ; None                                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1] ; SRAM:inst2|ADDR[1]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 4.598 ns                  ; 2.279 ns                ;
; 2.319 ns                                ; None                                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[6]  ; SRAM:inst2|ADDR[6]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 4.590 ns                  ; 2.271 ns                ;
; 2.389 ns                                ; None                                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[7]  ; SRAM:inst2|ADDR[7]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 4.590 ns                  ; 2.201 ns                ;
; 2.427 ns                                ; None                                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[9] ; SRAM:inst2|ADDR[9]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 4.569 ns                  ; 2.142 ns                ;
; 2.451 ns                                ; None                                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[4]  ; SRAM:inst2|ADDR[4]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 4.607 ns                  ; 2.156 ns                ;
; 2.501 ns                                ; None                                                ; DIG_IN:inst6|B_DI[14]                                                     ; SRAM:inst2|ADDR[14] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 4.325 ns                  ; 1.824 ns                ;
; 2.521 ns                                ; None                                                ; DIG_IN:inst6|B_DI[3]                                                      ; SRAM:inst2|ADDR[3]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 4.343 ns                  ; 1.822 ns                ;
; 2.540 ns                                ; None                                                ; DIG_IN:inst6|B_DI[1]                                                      ; SRAM:inst2|ADDR[1]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 4.326 ns                  ; 1.786 ns                ;
; 2.647 ns                                ; None                                                ; DIG_IN:inst6|B_DI[2]                                                      ; SRAM:inst2|ADDR[2]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 4.326 ns                  ; 1.679 ns                ;
; 2.653 ns                                ; None                                                ; SCOMP:inst8|IR[5]                                                         ; SRAM:inst2|ADDR[0]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.760 ns                  ; 7.107 ns                ;
; 2.663 ns                                ; None                                                ; DIG_IN:inst6|B_DI[13]                                                     ; SRAM:inst2|ADDR[13] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 4.326 ns                  ; 1.663 ns                ;
; 2.682 ns                                ; None                                                ; DIG_IN:inst5|B_DI[5]                                                      ; SRAM:inst2|ADDR[5]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 4.407 ns                  ; 1.725 ns                ;
; 2.686 ns                                ; None                                                ; SCOMP:inst8|IO_CYCLE                                                      ; SRAM:inst2|ADDR[5]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.760 ns                  ; 7.074 ns                ;
; 2.689 ns                                ; None                                                ; SCOMP:inst8|IR[6]                                                         ; SRAM:inst2|ADDR[5]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.760 ns                  ; 7.071 ns                ;
; 2.714 ns                                ; None                                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[15] ; SRAM:inst2|ADDR[15] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 4.603 ns                  ; 1.889 ns                ;
; 2.748 ns                                ; None                                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[1]  ; SRAM:inst2|ADDR[1]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 4.590 ns                  ; 1.842 ns                ;
; 2.777 ns                                ; None                                                ; DIG_IN:inst6|B_DI[12]                                                     ; SRAM:inst2|ADDR[12] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 4.337 ns                  ; 1.560 ns                ;
; 2.791 ns                                ; None                                                ; SCOMP:inst8|IR[7]                                                         ; SRAM:inst2|ADDR[0]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.760 ns                  ; 6.969 ns                ;
; 2.838 ns                                ; None                                                ; DIG_IN:inst6|B_DI[7]                                                      ; SRAM:inst2|ADDR[7]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 4.325 ns                  ; 1.487 ns                ;
; 2.961 ns                                ; None                                                ; DIG_IN:inst6|B_DI[9]                                                      ; SRAM:inst2|ADDR[9]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 4.326 ns                  ; 1.365 ns                ;
; 3.007 ns                                ; None                                                ; DIG_IN:inst6|B_DI[15]                                                     ; SRAM:inst2|ADDR[15] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 4.327 ns                  ; 1.320 ns                ;
; 3.030 ns                                ; None                                                ; DIG_IN:inst5|B_DI[3]                                                      ; SRAM:inst2|ADDR[3]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 4.463 ns                  ; 1.433 ns                ;
; 3.142 ns                                ; None                                                ; SCOMP:inst8|IR[4]                                                         ; SRAM:inst2|ADDR[0]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.760 ns                  ; 6.618 ns                ;
; 3.172 ns                                ; None                                                ; SCOMP:inst8|IR[5]                                                         ; SRAM:inst2|ADDR[5]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.760 ns                  ; 6.588 ns                ;
; 3.222 ns                                ; None                                                ; DIG_IN:inst6|B_DI[10]                                                     ; SRAM:inst2|ADDR[10] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 4.327 ns                  ; 1.105 ns                ;
; 3.310 ns                                ; None                                                ; SCOMP:inst8|IR[7]                                                         ; SRAM:inst2|ADDR[5]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.760 ns                  ; 6.450 ns                ;
; 3.369 ns                                ; None                                                ; SCOMP:inst8|IR[3]                                                         ; SRAM:inst2|ADDR[0]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.760 ns                  ; 6.391 ns                ;
; 3.413 ns                                ; None                                                ; SCOMP:inst8|IO_CYCLE                                                      ; SRAM:inst2|ADDR[12] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.754 ns                  ; 6.341 ns                ;
; 3.416 ns                                ; None                                                ; SCOMP:inst8|IR[6]                                                         ; SRAM:inst2|ADDR[12] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.754 ns                  ; 6.338 ns                ;
; 3.436 ns                                ; None                                                ; DIG_IN:inst5|B_DI[2]                                                      ; SRAM:inst2|ADDR[2]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 4.446 ns                  ; 1.010 ns                ;
; 3.448 ns                                ; None                                                ; SCOMP:inst8|IO_CYCLE                                                      ; SRAM:inst2|ADDR[4]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.760 ns                  ; 6.312 ns                ;
; 3.451 ns                                ; None                                                ; SCOMP:inst8|IR[6]                                                         ; SRAM:inst2|ADDR[4]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.760 ns                  ; 6.309 ns                ;
; 3.515 ns                                ; None                                                ; DIG_IN:inst5|B_DI[1]                                                      ; SRAM:inst2|ADDR[1]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 4.446 ns                  ; 0.931 ns                ;
; 3.526 ns                                ; None                                                ; DIG_IN:inst6|B_DI[8]                                                      ; SRAM:inst2|ADDR[8]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 4.327 ns                  ; 0.801 ns                ;
; 3.527 ns                                ; None                                                ; DIG_IN:inst6|B_DI[11]                                                     ; SRAM:inst2|ADDR[11] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 4.327 ns                  ; 0.800 ns                ;
; 3.593 ns                                ; None                                                ; SCOMP:inst8|IO_CYCLE                                                      ; SRAM:inst2|ADDR[10] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.760 ns                  ; 6.167 ns                ;
; 3.594 ns                                ; None                                                ; SCOMP:inst8|IO_CYCLE                                                      ; SRAM:inst2|ADDR[15] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.760 ns                  ; 6.166 ns                ;
; 3.595 ns                                ; None                                                ; SCOMP:inst8|IO_CYCLE                                                      ; SRAM:inst2|ADDR[3]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.760 ns                  ; 6.165 ns                ;
; 3.596 ns                                ; None                                                ; SCOMP:inst8|IR[6]                                                         ; SRAM:inst2|ADDR[10] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.760 ns                  ; 6.164 ns                ;
; 3.597 ns                                ; None                                                ; SCOMP:inst8|IR[6]                                                         ; SRAM:inst2|ADDR[15] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.760 ns                  ; 6.163 ns                ;
; 3.598 ns                                ; None                                                ; SCOMP:inst8|IR[6]                                                         ; SRAM:inst2|ADDR[3]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.760 ns                  ; 6.162 ns                ;
; 3.602 ns                                ; None                                                ; SCOMP:inst8|IO_CYCLE                                                      ; SRAM:inst2|ADDR[11] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.760 ns                  ; 6.158 ns                ;
; 3.604 ns                                ; None                                                ; SCOMP:inst8|IO_CYCLE                                                      ; SRAM:inst2|ADDR[8]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.760 ns                  ; 6.156 ns                ;
; 3.605 ns                                ; None                                                ; SCOMP:inst8|IR[6]                                                         ; SRAM:inst2|ADDR[11] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.760 ns                  ; 6.155 ns                ;
; 3.607 ns                                ; None                                                ; SCOMP:inst8|IR[6]                                                         ; SRAM:inst2|ADDR[8]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.760 ns                  ; 6.153 ns                ;
; 3.638 ns                                ; None                                                ; DIG_IN:inst5|B_DI[7]                                                      ; SRAM:inst2|ADDR[7]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 4.446 ns                  ; 0.808 ns                ;
; 3.638 ns                                ; None                                                ; DIG_IN:inst5|B_DI[14]                                                     ; SRAM:inst2|ADDR[14] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 4.446 ns                  ; 0.808 ns                ;
; 3.641 ns                                ; None                                                ; DIG_IN:inst5|B_DI[13]                                                     ; SRAM:inst2|ADDR[13] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 4.446 ns                  ; 0.805 ns                ;
; 3.661 ns                                ; None                                                ; SCOMP:inst8|IR[4]                                                         ; SRAM:inst2|ADDR[5]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.760 ns                  ; 6.099 ns                ;
; 3.667 ns                                ; None                                                ; SCOMP:inst8|IO_CYCLE                                                      ; SRAM:inst2|ADDR[6]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.743 ns                  ; 6.076 ns                ;
; 3.670 ns                                ; None                                                ; SCOMP:inst8|IR[6]                                                         ; SRAM:inst2|ADDR[6]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.743 ns                  ; 6.073 ns                ;
; 3.674 ns                                ; None                                                ; SCOMP:inst8|IR[3]                                                         ; SRAM:inst2|ADDR[2]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.743 ns                  ; 6.069 ns                ;
; 3.678 ns                                ; None                                                ; SCOMP:inst8|IO_CYCLE                                                      ; SRAM:inst2|ADDR[1]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.743 ns                  ; 6.065 ns                ;
; 3.681 ns                                ; None                                                ; SCOMP:inst8|IR[6]                                                         ; SRAM:inst2|ADDR[1]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.743 ns                  ; 6.062 ns                ;
; 3.682 ns                                ; None                                                ; SCOMP:inst8|IO_WRITE_INT                                                  ; SRAM:inst2|ADDR[0]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.760 ns                  ; 6.078 ns                ;
; 3.696 ns                                ; None                                                ; SCOMP:inst8|IO_CYCLE                                                      ; SRAM:inst2|ADDR[7]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.743 ns                  ; 6.047 ns                ;
; 3.699 ns                                ; None                                                ; SCOMP:inst8|IO_CYCLE                                                      ; SRAM:inst2|ADDR[2]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.743 ns                  ; 6.044 ns                ;
; 3.699 ns                                ; None                                                ; SCOMP:inst8|IR[6]                                                         ; SRAM:inst2|ADDR[7]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.743 ns                  ; 6.044 ns                ;
; 3.700 ns                                ; None                                                ; SCOMP:inst8|IO_CYCLE                                                      ; SRAM:inst2|ADDR[13] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.743 ns                  ; 6.043 ns                ;
; 3.702 ns                                ; None                                                ; SCOMP:inst8|IR[6]                                                         ; SRAM:inst2|ADDR[2]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.743 ns                  ; 6.041 ns                ;
; 3.703 ns                                ; None                                                ; SCOMP:inst8|IR[6]                                                         ; SRAM:inst2|ADDR[13] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.743 ns                  ; 6.040 ns                ;
; 3.705 ns                                ; None                                                ; SCOMP:inst8|IO_CYCLE                                                      ; SRAM:inst2|ADDR[14] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.743 ns                  ; 6.038 ns                ;
; 3.706 ns                                ; None                                                ; SCOMP:inst8|IO_CYCLE                                                      ; SRAM:inst2|ADDR[9]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.743 ns                  ; 6.037 ns                ;
; 3.707 ns                                ; None                                                ; SCOMP:inst8|IR[1]                                                         ; SRAM:inst2|ADDR[12] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.754 ns                  ; 6.047 ns                ;
; 3.708 ns                                ; None                                                ; SCOMP:inst8|IR[6]                                                         ; SRAM:inst2|ADDR[14] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.743 ns                  ; 6.035 ns                ;
; 3.709 ns                                ; None                                                ; SCOMP:inst8|IR[6]                                                         ; SRAM:inst2|ADDR[9]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.743 ns                  ; 6.034 ns                ;
; 3.712 ns                                ; None                                                ; SCOMP:inst8|IR[3]                                                         ; SRAM:inst2|ADDR[12] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.754 ns                  ; 6.042 ns                ;
; 3.736 ns                                ; None                                                ; SCOMP:inst8|IR[2]                                                         ; SRAM:inst2|ADDR[0]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.760 ns                  ; 6.024 ns                ;
; 3.736 ns                                ; None                                                ; SCOMP:inst8|IR[2]                                                         ; SRAM:inst2|ADDR[2]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.743 ns                  ; 6.007 ns                ;
; 3.774 ns                                ; None                                                ; SCOMP:inst8|IR[2]                                                         ; SRAM:inst2|ADDR[12] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.754 ns                  ; 5.980 ns                ;
; 3.799 ns                                ; None                                                ; SCOMP:inst8|IO_WRITE_INT                                                  ; SRAM:inst2|ADDR[12] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.754 ns                  ; 5.955 ns                ;
; 3.883 ns                                ; None                                                ; SCOMP:inst8|IR[1]                                                         ; SRAM:inst2|ADDR[0]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.760 ns                  ; 5.877 ns                ;
; 3.888 ns                                ; None                                                ; SCOMP:inst8|IR[3]                                                         ; SRAM:inst2|ADDR[5]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.760 ns                  ; 5.872 ns                ;
; 3.899 ns                                ; None                                                ; SCOMP:inst8|IR[5]                                                         ; SRAM:inst2|ADDR[12] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.754 ns                  ; 5.855 ns                ;
; 3.927 ns                                ; None                                                ; SCOMP:inst8|IR[0]                                                         ; SRAM:inst2|ADDR[12] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.754 ns                  ; 5.827 ns                ;
; 3.934 ns                                ; None                                                ; SCOMP:inst8|IR[5]                                                         ; SRAM:inst2|ADDR[4]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.760 ns                  ; 5.826 ns                ;
; 3.959 ns                                ; None                                                ; SCOMP:inst8|IR[3]                                                         ; SRAM:inst2|ADDR[3]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.760 ns                  ; 5.801 ns                ;
; 4.021 ns                                ; None                                                ; SCOMP:inst8|IR[2]                                                         ; SRAM:inst2|ADDR[3]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.760 ns                  ; 5.739 ns                ;
; 4.037 ns                                ; None                                                ; SCOMP:inst8|IR[7]                                                         ; SRAM:inst2|ADDR[12] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.754 ns                  ; 5.717 ns                ;
; 4.066 ns                                ; None                                                ; SCOMP:inst8|IR[4]                                                         ; SRAM:inst2|ADDR[12] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.754 ns                  ; 5.688 ns                ;
; 4.072 ns                                ; None                                                ; SCOMP:inst8|IR[7]                                                         ; SRAM:inst2|ADDR[4]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.760 ns                  ; 5.688 ns                ;
; 4.079 ns                                ; None                                                ; SCOMP:inst8|IR[5]                                                         ; SRAM:inst2|ADDR[10] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.760 ns                  ; 5.681 ns                ;
; 4.080 ns                                ; None                                                ; SCOMP:inst8|IR[5]                                                         ; SRAM:inst2|ADDR[15] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.760 ns                  ; 5.680 ns                ;
; 4.081 ns                                ; None                                                ; SCOMP:inst8|IR[5]                                                         ; SRAM:inst2|ADDR[3]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.760 ns                  ; 5.679 ns                ;
; 4.088 ns                                ; None                                                ; SCOMP:inst8|IR[5]                                                         ; SRAM:inst2|ADDR[11] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.760 ns                  ; 5.672 ns                ;
; 4.090 ns                                ; None                                                ; SCOMP:inst8|IR[5]                                                         ; SRAM:inst2|ADDR[8]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.760 ns                  ; 5.670 ns                ;
; 4.115 ns                                ; None                                                ; SCOMP:inst8|IR[0]                                                         ; SRAM:inst2|ADDR[0]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.760 ns                  ; 5.645 ns                ;
; 4.146 ns                                ; None                                                ; SCOMP:inst8|IR[1]                                                         ; SRAM:inst2|ADDR[4]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.760 ns                  ; 5.614 ns                ;
; 4.153 ns                                ; None                                                ; SCOMP:inst8|IR[5]                                                         ; SRAM:inst2|ADDR[6]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.743 ns                  ; 5.590 ns                ;
; 4.164 ns                                ; None                                                ; SCOMP:inst8|IR[5]                                                         ; SRAM:inst2|ADDR[1]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.743 ns                  ; 5.579 ns                ;
; 4.182 ns                                ; None                                                ; SCOMP:inst8|IR[5]                                                         ; SRAM:inst2|ADDR[7]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.743 ns                  ; 5.561 ns                ;
; 4.185 ns                                ; None                                                ; SCOMP:inst8|IR[5]                                                         ; SRAM:inst2|ADDR[2]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.743 ns                  ; 5.558 ns                ;
; 4.186 ns                                ; None                                                ; SCOMP:inst8|IR[5]                                                         ; SRAM:inst2|ADDR[13] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.743 ns                  ; 5.557 ns                ;
; 4.189 ns                                ; None                                                ; SCOMP:inst8|IR[1]                                                         ; SRAM:inst2|ADDR[2]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.743 ns                  ; 5.554 ns                ;
; 4.191 ns                                ; None                                                ; SCOMP:inst8|IR[5]                                                         ; SRAM:inst2|ADDR[14] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.743 ns                  ; 5.552 ns                ;
; 4.192 ns                                ; None                                                ; SCOMP:inst8|IR[5]                                                         ; SRAM:inst2|ADDR[9]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.743 ns                  ; 5.551 ns                ;
; 4.200 ns                                ; None                                                ; SCOMP:inst8|IR[7]                                                         ; SRAM:inst2|ADDR[2]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.743 ns                  ; 5.543 ns                ;
; 4.201 ns                                ; None                                                ; SCOMP:inst8|IO_WRITE_INT                                                  ; SRAM:inst2|ADDR[5]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.760 ns                  ; 5.559 ns                ;
; 4.217 ns                                ; None                                                ; SCOMP:inst8|IR[7]                                                         ; SRAM:inst2|ADDR[10] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.760 ns                  ; 5.543 ns                ;
; 4.218 ns                                ; None                                                ; SCOMP:inst8|IR[7]                                                         ; SRAM:inst2|ADDR[15] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.760 ns                  ; 5.542 ns                ;
; 4.219 ns                                ; None                                                ; SCOMP:inst8|IR[7]                                                         ; SRAM:inst2|ADDR[3]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.760 ns                  ; 5.541 ns                ;
; 4.226 ns                                ; None                                                ; SCOMP:inst8|IR[7]                                                         ; SRAM:inst2|ADDR[11] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.760 ns                  ; 5.534 ns                ;
; 4.228 ns                                ; None                                                ; SCOMP:inst8|IR[7]                                                         ; SRAM:inst2|ADDR[8]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.760 ns                  ; 5.532 ns                ;
; 4.238 ns                                ; None                                                ; SCOMP:inst8|IO_WRITE_INT                                                  ; SRAM:inst2|ADDR[4]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.760 ns                  ; 5.522 ns                ;
; 4.239 ns                                ; None                                                ; SCOMP:inst8|IR[3]                                                         ; SRAM:inst2|ADDR[4]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.760 ns                  ; 5.521 ns                ;
; 4.255 ns                                ; None                                                ; SCOMP:inst8|IR[2]                                                         ; SRAM:inst2|ADDR[5]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.760 ns                  ; 5.505 ns                ;
; 4.273 ns                                ; None                                                ; SCOMP:inst8|IR[1]                                                         ; SRAM:inst2|ADDR[5]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.760 ns                  ; 5.487 ns                ;
; 4.283 ns                                ; None                                                ; SCOMP:inst8|IR[3]                                                         ; SRAM:inst2|ADDR[7]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.743 ns                  ; 5.460 ns                ;
; 4.291 ns                                ; None                                                ; SCOMP:inst8|IR[7]                                                         ; SRAM:inst2|ADDR[6]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.743 ns                  ; 5.452 ns                ;
; 4.301 ns                                ; None                                                ; SCOMP:inst8|IR[2]                                                         ; SRAM:inst2|ADDR[4]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.760 ns                  ; 5.459 ns                ;
; 4.302 ns                                ; None                                                ; SCOMP:inst8|IR[7]                                                         ; SRAM:inst2|ADDR[1]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.743 ns                  ; 5.441 ns                ;
; 4.320 ns                                ; None                                                ; SCOMP:inst8|IR[7]                                                         ; SRAM:inst2|ADDR[7]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.743 ns                  ; 5.423 ns                ;
; 4.324 ns                                ; None                                                ; SCOMP:inst8|IR[7]                                                         ; SRAM:inst2|ADDR[13] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.743 ns                  ; 5.419 ns                ;
; 4.329 ns                                ; None                                                ; SCOMP:inst8|IR[7]                                                         ; SRAM:inst2|ADDR[14] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.743 ns                  ; 5.414 ns                ;
; 4.330 ns                                ; None                                                ; SCOMP:inst8|IR[7]                                                         ; SRAM:inst2|ADDR[9]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.743 ns                  ; 5.413 ns                ;
; 4.339 ns                                ; None                                                ; SCOMP:inst8|IR[1]                                                         ; SRAM:inst2|ADDR[10] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.760 ns                  ; 5.421 ns                ;
; 4.342 ns                                ; None                                                ; SCOMP:inst8|IR[3]                                                         ; SRAM:inst2|ADDR[10] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.760 ns                  ; 5.418 ns                ;
; 4.345 ns                                ; None                                                ; SCOMP:inst8|IR[2]                                                         ; SRAM:inst2|ADDR[7]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.743 ns                  ; 5.398 ns                ;
; 4.348 ns                                ; None                                                ; SCOMP:inst8|IR[4]                                                         ; SRAM:inst2|ADDR[2]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.743 ns                  ; 5.395 ns                ;
; 4.366 ns                                ; None                                                ; SCOMP:inst8|IR[0]                                                         ; SRAM:inst2|ADDR[4]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.760 ns                  ; 5.394 ns                ;
; 4.385 ns                                ; None                                                ; SCOMP:inst8|IR[3]                                                         ; SRAM:inst2|ADDR[15] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.760 ns                  ; 5.375 ns                ;
; 4.393 ns                                ; None                                                ; SCOMP:inst8|IR[3]                                                         ; SRAM:inst2|ADDR[11] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.760 ns                  ; 5.367 ns                ;
; 4.395 ns                                ; None                                                ; SCOMP:inst8|IR[3]                                                         ; SRAM:inst2|ADDR[8]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.760 ns                  ; 5.365 ns                ;
; 4.404 ns                                ; None                                                ; SCOMP:inst8|IR[2]                                                         ; SRAM:inst2|ADDR[10] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.760 ns                  ; 5.356 ns                ;
; 4.406 ns                                ; None                                                ; SCOMP:inst8|IR[1]                                                         ; SRAM:inst2|ADDR[15] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.760 ns                  ; 5.354 ns                ;
; 4.407 ns                                ; None                                                ; SCOMP:inst8|IR[1]                                                         ; SRAM:inst2|ADDR[3]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.760 ns                  ; 5.353 ns                ;
; 4.414 ns                                ; None                                                ; SCOMP:inst8|IR[1]                                                         ; SRAM:inst2|ADDR[11] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.760 ns                  ; 5.346 ns                ;
; 4.416 ns                                ; None                                                ; SCOMP:inst8|IR[1]                                                         ; SRAM:inst2|ADDR[8]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.760 ns                  ; 5.344 ns                ;
; 4.423 ns                                ; None                                                ; SCOMP:inst8|IR[4]                                                         ; SRAM:inst2|ADDR[4]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.760 ns                  ; 5.337 ns                ;
; 4.431 ns                                ; None                                                ; SCOMP:inst8|IO_WRITE_INT                                                  ; SRAM:inst2|ADDR[10] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.760 ns                  ; 5.329 ns                ;
; 4.447 ns                                ; None                                                ; SCOMP:inst8|IR[2]                                                         ; SRAM:inst2|ADDR[15] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.760 ns                  ; 5.313 ns                ;
; 4.455 ns                                ; None                                                ; SCOMP:inst8|IR[2]                                                         ; SRAM:inst2|ADDR[11] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.760 ns                  ; 5.305 ns                ;
; 4.457 ns                                ; None                                                ; SCOMP:inst8|IR[2]                                                         ; SRAM:inst2|ADDR[8]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.760 ns                  ; 5.303 ns                ;
; 4.458 ns                                ; None                                                ; SCOMP:inst8|IR[3]                                                         ; SRAM:inst2|ADDR[6]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.743 ns                  ; 5.285 ns                ;
; 4.469 ns                                ; None                                                ; SCOMP:inst8|IR[3]                                                         ; SRAM:inst2|ADDR[1]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.743 ns                  ; 5.274 ns                ;
; 4.479 ns                                ; None                                                ; SCOMP:inst8|IR[1]                                                         ; SRAM:inst2|ADDR[6]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.743 ns                  ; 5.264 ns                ;
; 4.490 ns                                ; None                                                ; SCOMP:inst8|IR[1]                                                         ; SRAM:inst2|ADDR[1]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.743 ns                  ; 5.253 ns                ;
; 4.491 ns                                ; None                                                ; SCOMP:inst8|IR[3]                                                         ; SRAM:inst2|ADDR[13] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.743 ns                  ; 5.252 ns                ;
; 4.493 ns                                ; None                                                ; SCOMP:inst8|IR[0]                                                         ; SRAM:inst2|ADDR[5]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.760 ns                  ; 5.267 ns                ;
; 4.496 ns                                ; None                                                ; SCOMP:inst8|IR[3]                                                         ; SRAM:inst2|ADDR[14] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.743 ns                  ; 5.247 ns                ;
; 4.497 ns                                ; None                                                ; SCOMP:inst8|IR[3]                                                         ; SRAM:inst2|ADDR[9]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.743 ns                  ; 5.246 ns                ;
; 4.498 ns                                ; None                                                ; SCOMP:inst8|IO_WRITE_INT                                                  ; SRAM:inst2|ADDR[15] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.760 ns                  ; 5.262 ns                ;
; 4.499 ns                                ; None                                                ; SCOMP:inst8|IO_WRITE_INT                                                  ; SRAM:inst2|ADDR[3]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.760 ns                  ; 5.261 ns                ;
; 4.506 ns                                ; None                                                ; SCOMP:inst8|IO_WRITE_INT                                                  ; SRAM:inst2|ADDR[11] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.760 ns                  ; 5.254 ns                ;
; 4.508 ns                                ; None                                                ; SCOMP:inst8|IR[1]                                                         ; SRAM:inst2|ADDR[7]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.743 ns                  ; 5.235 ns                ;
; 4.508 ns                                ; None                                                ; SCOMP:inst8|IO_WRITE_INT                                                  ; SRAM:inst2|ADDR[8]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.760 ns                  ; 5.252 ns                ;
; 4.512 ns                                ; None                                                ; SCOMP:inst8|IR[1]                                                         ; SRAM:inst2|ADDR[13] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.743 ns                  ; 5.231 ns                ;
; 4.517 ns                                ; None                                                ; SCOMP:inst8|IR[1]                                                         ; SRAM:inst2|ADDR[14] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.743 ns                  ; 5.226 ns                ;
; 4.518 ns                                ; None                                                ; SCOMP:inst8|IR[1]                                                         ; SRAM:inst2|ADDR[9]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.743 ns                  ; 5.225 ns                ;
; 4.520 ns                                ; None                                                ; SCOMP:inst8|IR[2]                                                         ; SRAM:inst2|ADDR[6]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.743 ns                  ; 5.223 ns                ;
; 4.531 ns                                ; None                                                ; SCOMP:inst8|IR[2]                                                         ; SRAM:inst2|ADDR[1]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.743 ns                  ; 5.212 ns                ;
; 4.553 ns                                ; None                                                ; SCOMP:inst8|IR[2]                                                         ; SRAM:inst2|ADDR[13] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.743 ns                  ; 5.190 ns                ;
; 4.558 ns                                ; None                                                ; SCOMP:inst8|IR[2]                                                         ; SRAM:inst2|ADDR[14] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.743 ns                  ; 5.185 ns                ;
; 4.559 ns                                ; None                                                ; SCOMP:inst8|IR[2]                                                         ; SRAM:inst2|ADDR[9]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.743 ns                  ; 5.184 ns                ;
; 4.559 ns                                ; None                                                ; SCOMP:inst8|IR[0]                                                         ; SRAM:inst2|ADDR[10] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.760 ns                  ; 5.201 ns                ;
; 4.568 ns                                ; None                                                ; SCOMP:inst8|IR[4]                                                         ; SRAM:inst2|ADDR[10] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.760 ns                  ; 5.192 ns                ;
; 4.569 ns                                ; None                                                ; SCOMP:inst8|IR[4]                                                         ; SRAM:inst2|ADDR[15] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.760 ns                  ; 5.191 ns                ;
; 4.570 ns                                ; None                                                ; SCOMP:inst8|IR[4]                                                         ; SRAM:inst2|ADDR[3]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.760 ns                  ; 5.190 ns                ;
; 4.571 ns                                ; None                                                ; SCOMP:inst8|IO_WRITE_INT                                                  ; SRAM:inst2|ADDR[6]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.743 ns                  ; 5.172 ns                ;
; 4.577 ns                                ; None                                                ; SCOMP:inst8|IR[4]                                                         ; SRAM:inst2|ADDR[11] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.760 ns                  ; 5.183 ns                ;
; 4.579 ns                                ; None                                                ; SCOMP:inst8|IR[4]                                                         ; SRAM:inst2|ADDR[8]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.760 ns                  ; 5.181 ns                ;
; 4.582 ns                                ; None                                                ; SCOMP:inst8|IO_WRITE_INT                                                  ; SRAM:inst2|ADDR[1]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.743 ns                  ; 5.161 ns                ;
; 4.600 ns                                ; None                                                ; SCOMP:inst8|IO_WRITE_INT                                                  ; SRAM:inst2|ADDR[7]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.743 ns                  ; 5.143 ns                ;
; 4.603 ns                                ; None                                                ; SCOMP:inst8|IO_WRITE_INT                                                  ; SRAM:inst2|ADDR[2]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.743 ns                  ; 5.140 ns                ;
; 4.604 ns                                ; None                                                ; SCOMP:inst8|IO_WRITE_INT                                                  ; SRAM:inst2|ADDR[13] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.743 ns                  ; 5.139 ns                ;
; 4.609 ns                                ; None                                                ; SCOMP:inst8|IO_WRITE_INT                                                  ; SRAM:inst2|ADDR[14] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.743 ns                  ; 5.134 ns                ;
; 4.610 ns                                ; None                                                ; SCOMP:inst8|IO_WRITE_INT                                                  ; SRAM:inst2|ADDR[9]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.743 ns                  ; 5.133 ns                ;
; 4.626 ns                                ; None                                                ; SCOMP:inst8|IR[0]                                                         ; SRAM:inst2|ADDR[15] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.760 ns                  ; 5.134 ns                ;
; 4.627 ns                                ; None                                                ; SCOMP:inst8|IR[0]                                                         ; SRAM:inst2|ADDR[3]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.760 ns                  ; 5.133 ns                ;
; 4.634 ns                                ; None                                                ; SCOMP:inst8|IR[0]                                                         ; SRAM:inst2|ADDR[2]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.743 ns                  ; 5.109 ns                ;
; 4.634 ns                                ; None                                                ; SCOMP:inst8|IR[0]                                                         ; SRAM:inst2|ADDR[11] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.760 ns                  ; 5.126 ns                ;
; 4.636 ns                                ; None                                                ; SCOMP:inst8|IR[0]                                                         ; SRAM:inst2|ADDR[8]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.760 ns                  ; 5.124 ns                ;
; 4.642 ns                                ; None                                                ; SCOMP:inst8|IR[4]                                                         ; SRAM:inst2|ADDR[6]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.743 ns                  ; 5.101 ns                ;
; 4.653 ns                                ; None                                                ; SCOMP:inst8|IR[4]                                                         ; SRAM:inst2|ADDR[1]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.743 ns                  ; 5.090 ns                ;
; 4.671 ns                                ; None                                                ; SCOMP:inst8|IR[4]                                                         ; SRAM:inst2|ADDR[7]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.743 ns                  ; 5.072 ns                ;
; 4.675 ns                                ; None                                                ; SCOMP:inst8|IR[4]                                                         ; SRAM:inst2|ADDR[13] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.743 ns                  ; 5.068 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                           ;                     ;                                            ;                                            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------+---------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altpll1:inst11|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                       ; To                                                                                                                                                     ; From Clock                                   ; To Clock                                     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 63.647 ns                               ; 235.07 MHz ( period = 4.254 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.998 ns                ;
; 63.647 ns                               ; 235.07 MHz ( period = 4.254 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.998 ns                ;
; 63.647 ns                               ; 235.07 MHz ( period = 4.254 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg2      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.998 ns                ;
; 63.647 ns                               ; 235.07 MHz ( period = 4.254 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg1      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.998 ns                ;
; 63.647 ns                               ; 235.07 MHz ( period = 4.254 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg0      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.998 ns                ;
; 63.651 ns                               ; 235.29 MHz ( period = 4.250 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.680 ns                 ; 4.029 ns                ;
; 63.651 ns                               ; 235.29 MHz ( period = 4.250 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.680 ns                 ; 4.029 ns                ;
; 63.651 ns                               ; 235.29 MHz ( period = 4.250 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.680 ns                 ; 4.029 ns                ;
; 63.651 ns                               ; 235.29 MHz ( period = 4.250 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.680 ns                 ; 4.029 ns                ;
; 63.651 ns                               ; 235.29 MHz ( period = 4.250 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.680 ns                 ; 4.029 ns                ;
; 63.651 ns                               ; 235.29 MHz ( period = 4.250 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.680 ns                 ; 4.029 ns                ;
; 63.651 ns                               ; 235.29 MHz ( period = 4.250 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.680 ns                 ; 4.029 ns                ;
; 63.651 ns                               ; 235.29 MHz ( period = 4.250 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.680 ns                 ; 4.029 ns                ;
; 63.674 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.971 ns                ;
; 63.674 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.971 ns                ;
; 63.674 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg2      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.971 ns                ;
; 63.674 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg1      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.971 ns                ;
; 63.674 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg0      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.971 ns                ;
; 63.677 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.968 ns                ;
; 63.677 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.968 ns                ;
; 63.677 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg2      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.968 ns                ;
; 63.677 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg1      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.968 ns                ;
; 63.677 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg0      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.968 ns                ;
; 63.680 ns                               ; 236.91 MHz ( period = 4.221 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.680 ns                 ; 4.000 ns                ;
; 63.680 ns                               ; 236.91 MHz ( period = 4.221 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.680 ns                 ; 4.000 ns                ;
; 63.680 ns                               ; 236.91 MHz ( period = 4.221 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.680 ns                 ; 4.000 ns                ;
; 63.680 ns                               ; 236.91 MHz ( period = 4.221 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.680 ns                 ; 4.000 ns                ;
; 63.680 ns                               ; 236.91 MHz ( period = 4.221 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.680 ns                 ; 4.000 ns                ;
; 63.680 ns                               ; 236.91 MHz ( period = 4.221 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.680 ns                 ; 4.000 ns                ;
; 63.680 ns                               ; 236.91 MHz ( period = 4.221 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.680 ns                 ; 4.000 ns                ;
; 63.680 ns                               ; 236.91 MHz ( period = 4.221 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.680 ns                 ; 4.000 ns                ;
; 63.692 ns                               ; 237.59 MHz ( period = 4.209 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.680 ns                 ; 3.988 ns                ;
; 63.692 ns                               ; 237.59 MHz ( period = 4.209 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.680 ns                 ; 3.988 ns                ;
; 63.692 ns                               ; 237.59 MHz ( period = 4.209 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.680 ns                 ; 3.988 ns                ;
; 63.692 ns                               ; 237.59 MHz ( period = 4.209 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.680 ns                 ; 3.988 ns                ;
; 63.692 ns                               ; 237.59 MHz ( period = 4.209 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.680 ns                 ; 3.988 ns                ;
; 63.692 ns                               ; 237.59 MHz ( period = 4.209 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.680 ns                 ; 3.988 ns                ;
; 63.692 ns                               ; 237.59 MHz ( period = 4.209 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.680 ns                 ; 3.988 ns                ;
; 63.692 ns                               ; 237.59 MHz ( period = 4.209 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.680 ns                 ; 3.988 ns                ;
; 63.696 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.949 ns                ;
; 63.696 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.949 ns                ;
; 63.696 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg2      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.949 ns                ;
; 63.696 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg1      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.949 ns                ;
; 63.696 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg0      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.949 ns                ;
; 63.697 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.948 ns                ;
; 63.697 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.948 ns                ;
; 63.697 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg2      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.948 ns                ;
; 63.697 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg1      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.948 ns                ;
; 63.697 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg0      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.948 ns                ;
; 63.711 ns                               ; 238.66 MHz ( period = 4.190 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.680 ns                 ; 3.969 ns                ;
; 63.711 ns                               ; 238.66 MHz ( period = 4.190 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.680 ns                 ; 3.969 ns                ;
; 63.711 ns                               ; 238.66 MHz ( period = 4.190 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.680 ns                 ; 3.969 ns                ;
; 63.711 ns                               ; 238.66 MHz ( period = 4.190 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.680 ns                 ; 3.969 ns                ;
; 63.711 ns                               ; 238.66 MHz ( period = 4.190 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.680 ns                 ; 3.969 ns                ;
; 63.711 ns                               ; 238.66 MHz ( period = 4.190 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.680 ns                 ; 3.969 ns                ;
; 63.711 ns                               ; 238.66 MHz ( period = 4.190 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.680 ns                 ; 3.969 ns                ;
; 63.711 ns                               ; 238.66 MHz ( period = 4.190 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.680 ns                 ; 3.969 ns                ;
; 63.711 ns                               ; 238.66 MHz ( period = 4.190 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.680 ns                 ; 3.969 ns                ;
; 63.711 ns                               ; 238.66 MHz ( period = 4.190 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.680 ns                 ; 3.969 ns                ;
; 63.711 ns                               ; 238.66 MHz ( period = 4.190 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.680 ns                 ; 3.969 ns                ;
; 63.711 ns                               ; 238.66 MHz ( period = 4.190 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.680 ns                 ; 3.969 ns                ;
; 63.711 ns                               ; 238.66 MHz ( period = 4.190 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.680 ns                 ; 3.969 ns                ;
; 63.711 ns                               ; 238.66 MHz ( period = 4.190 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.680 ns                 ; 3.969 ns                ;
; 63.711 ns                               ; 238.66 MHz ( period = 4.190 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.680 ns                 ; 3.969 ns                ;
; 63.711 ns                               ; 238.66 MHz ( period = 4.190 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.680 ns                 ; 3.969 ns                ;
; 63.728 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.917 ns                ;
; 63.728 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.917 ns                ;
; 63.728 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg2      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.917 ns                ;
; 63.728 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg1      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.917 ns                ;
; 63.728 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg0      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.917 ns                ;
; 63.731 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.914 ns                ;
; 63.731 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.914 ns                ;
; 63.731 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg2      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.914 ns                ;
; 63.731 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg1      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.914 ns                ;
; 63.731 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg0      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.914 ns                ;
; 63.748 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.897 ns                ;
; 63.748 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.897 ns                ;
; 63.748 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg2      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.897 ns                ;
; 63.748 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg1      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.897 ns                ;
; 63.748 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg0      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.897 ns                ;
; 63.772 ns                               ; 242.19 MHz ( period = 4.129 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                       ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[5]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 3.916 ns                ;
; 63.772 ns                               ; 242.19 MHz ( period = 4.129 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                       ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[6]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 3.916 ns                ;
; 63.956 ns                               ; 253.49 MHz ( period = 3.945 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.680 ns                 ; 3.724 ns                ;
; 63.956 ns                               ; 253.49 MHz ( period = 3.945 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.680 ns                 ; 3.724 ns                ;
; 63.956 ns                               ; 253.49 MHz ( period = 3.945 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.680 ns                 ; 3.724 ns                ;
; 63.956 ns                               ; 253.49 MHz ( period = 3.945 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.680 ns                 ; 3.724 ns                ;
; 63.956 ns                               ; 253.49 MHz ( period = 3.945 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.680 ns                 ; 3.724 ns                ;
; 63.956 ns                               ; 253.49 MHz ( period = 3.945 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.680 ns                 ; 3.724 ns                ;
; 63.956 ns                               ; 253.49 MHz ( period = 3.945 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.680 ns                 ; 3.724 ns                ;
; 63.956 ns                               ; 253.49 MHz ( period = 3.945 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.680 ns                 ; 3.724 ns                ;
; 64.006 ns                               ; 256.74 MHz ( period = 3.895 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[5]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.681 ns                ;
; 64.006 ns                               ; 256.74 MHz ( period = 3.895 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[6]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.681 ns                ;
; 64.019 ns                               ; 257.60 MHz ( period = 3.882 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.680 ns                 ; 3.661 ns                ;
; 64.019 ns                               ; 257.60 MHz ( period = 3.882 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.680 ns                 ; 3.661 ns                ;
; 64.019 ns                               ; 257.60 MHz ( period = 3.882 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.680 ns                 ; 3.661 ns                ;
; 64.019 ns                               ; 257.60 MHz ( period = 3.882 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.680 ns                 ; 3.661 ns                ;
; 64.019 ns                               ; 257.60 MHz ( period = 3.882 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.680 ns                 ; 3.661 ns                ;
; 64.019 ns                               ; 257.60 MHz ( period = 3.882 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.680 ns                 ; 3.661 ns                ;
; 64.019 ns                               ; 257.60 MHz ( period = 3.882 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.680 ns                 ; 3.661 ns                ;
; 64.019 ns                               ; 257.60 MHz ( period = 3.882 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.680 ns                 ; 3.661 ns                ;
; 64.104 ns                               ; 263.37 MHz ( period = 3.797 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                       ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.684 ns                 ; 3.580 ns                ;
; 64.108 ns                               ; 263.64 MHz ( period = 3.793 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.680 ns                 ; 3.572 ns                ;
; 64.108 ns                               ; 263.64 MHz ( period = 3.793 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.680 ns                 ; 3.572 ns                ;
; 64.108 ns                               ; 263.64 MHz ( period = 3.793 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.680 ns                 ; 3.572 ns                ;
; 64.108 ns                               ; 263.64 MHz ( period = 3.793 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.680 ns                 ; 3.572 ns                ;
; 64.108 ns                               ; 263.64 MHz ( period = 3.793 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.680 ns                 ; 3.572 ns                ;
; 64.108 ns                               ; 263.64 MHz ( period = 3.793 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.680 ns                 ; 3.572 ns                ;
; 64.108 ns                               ; 263.64 MHz ( period = 3.793 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.680 ns                 ; 3.572 ns                ;
; 64.108 ns                               ; 263.64 MHz ( period = 3.793 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.680 ns                 ; 3.572 ns                ;
; 64.133 ns                               ; 265.39 MHz ( period = 3.768 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                       ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.684 ns                 ; 3.551 ns                ;
; 64.134 ns                               ; 265.46 MHz ( period = 3.767 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[5]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 3.554 ns                ;
; 64.134 ns                               ; 265.46 MHz ( period = 3.767 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[6]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 3.554 ns                ;
; 64.145 ns                               ; 266.24 MHz ( period = 3.756 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                       ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.684 ns                 ; 3.539 ns                ;
; 64.164 ns                               ; 267.59 MHz ( period = 3.737 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                       ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.684 ns                 ; 3.520 ns                ;
; 64.164 ns                               ; 267.59 MHz ( period = 3.737 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                       ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.684 ns                 ; 3.520 ns                ;
; 64.315 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|p0addr                                                        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.705 ns                 ; 3.390 ns                ;
; 64.315 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|p0addr                                                        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.705 ns                 ; 3.390 ns                ;
; 64.315 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|p0addr                                                        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg2  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.705 ns                 ; 3.390 ns                ;
; 64.315 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|p0addr                                                        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg1  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.705 ns                 ; 3.390 ns                ;
; 64.315 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|p0addr                                                        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg0  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.705 ns                 ; 3.390 ns                ;
; 64.325 ns                               ; 279.64 MHz ( period = 3.576 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.680 ns                 ; 3.355 ns                ;
; 64.325 ns                               ; 279.64 MHz ( period = 3.576 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.680 ns                 ; 3.355 ns                ;
; 64.325 ns                               ; 279.64 MHz ( period = 3.576 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.680 ns                 ; 3.355 ns                ;
; 64.325 ns                               ; 279.64 MHz ( period = 3.576 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.680 ns                 ; 3.355 ns                ;
; 64.325 ns                               ; 279.64 MHz ( period = 3.576 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.680 ns                 ; 3.355 ns                ;
; 64.325 ns                               ; 279.64 MHz ( period = 3.576 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.680 ns                 ; 3.355 ns                ;
; 64.325 ns                               ; 279.64 MHz ( period = 3.576 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.680 ns                 ; 3.355 ns                ;
; 64.325 ns                               ; 279.64 MHz ( period = 3.576 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.680 ns                 ; 3.355 ns                ;
; 64.329 ns                               ; 279.96 MHz ( period = 3.572 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.675 ns                 ; 3.346 ns                ;
; 64.356 ns                               ; 282.09 MHz ( period = 3.545 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.675 ns                 ; 3.319 ns                ;
; 64.356 ns                               ; 282.09 MHz ( period = 3.545 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.675 ns                 ; 3.319 ns                ;
; 64.356 ns                               ; 282.09 MHz ( period = 3.545 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.675 ns                 ; 3.319 ns                ;
; 64.356 ns                               ; 282.09 MHz ( period = 3.545 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.675 ns                 ; 3.319 ns                ;
; 64.356 ns                               ; 282.09 MHz ( period = 3.545 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.675 ns                 ; 3.319 ns                ;
; 64.356 ns                               ; 282.09 MHz ( period = 3.545 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.675 ns                 ; 3.319 ns                ;
; 64.356 ns                               ; 282.09 MHz ( period = 3.545 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.675 ns                 ; 3.319 ns                ;
; 64.393 ns                               ; 285.06 MHz ( period = 3.508 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.675 ns                 ; 3.282 ns                ;
; 64.396 ns                               ; 285.31 MHz ( period = 3.505 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.675 ns                 ; 3.279 ns                ;
; 64.396 ns                               ; 285.31 MHz ( period = 3.505 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.675 ns                 ; 3.279 ns                ;
; 64.396 ns                               ; 285.31 MHz ( period = 3.505 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.675 ns                 ; 3.279 ns                ;
; 64.396 ns                               ; 285.31 MHz ( period = 3.505 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.675 ns                 ; 3.279 ns                ;
; 64.396 ns                               ; 285.31 MHz ( period = 3.505 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.675 ns                 ; 3.279 ns                ;
; 64.396 ns                               ; 285.31 MHz ( period = 3.505 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.675 ns                 ; 3.279 ns                ;
; 64.396 ns                               ; 285.31 MHz ( period = 3.505 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.675 ns                 ; 3.279 ns                ;
; 64.409 ns                               ; 286.37 MHz ( period = 3.492 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                       ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.684 ns                 ; 3.275 ns                ;
; 64.422 ns                               ; 287.44 MHz ( period = 3.479 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[1] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                              ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.265 ns                ;
; 64.428 ns                               ; 287.94 MHz ( period = 3.473 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.684 ns                 ; 3.256 ns                ;
; 64.457 ns                               ; 290.36 MHz ( period = 3.444 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.684 ns                 ; 3.227 ns                ;
; 64.469 ns                               ; 291.38 MHz ( period = 3.432 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.684 ns                 ; 3.215 ns                ;
; 64.472 ns                               ; 291.63 MHz ( period = 3.429 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                       ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.684 ns                 ; 3.212 ns                ;
; 64.488 ns                               ; 293.00 MHz ( period = 3.413 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.684 ns                 ; 3.196 ns                ;
; 64.488 ns                               ; 293.00 MHz ( period = 3.413 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.684 ns                 ; 3.196 ns                ;
; 64.510 ns                               ; 294.90 MHz ( period = 3.391 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                                       ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.684 ns                 ; 3.174 ns                ;
; 64.539 ns                               ; 297.44 MHz ( period = 3.362 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                                       ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.684 ns                 ; 3.145 ns                ;
; 64.540 ns                               ; 297.53 MHz ( period = 3.361 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                       ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 3.148 ns                ;
; 64.542 ns                               ; 297.71 MHz ( period = 3.359 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                       ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 3.146 ns                ;
; 64.551 ns                               ; 298.51 MHz ( period = 3.350 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                                       ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.684 ns                 ; 3.133 ns                ;
; 64.561 ns                               ; 299.40 MHz ( period = 3.340 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                       ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.684 ns                 ; 3.123 ns                ;
; 64.570 ns                               ; 300.21 MHz ( period = 3.331 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                                       ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.684 ns                 ; 3.114 ns                ;
; 64.570 ns                               ; 300.21 MHz ( period = 3.331 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                                       ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.684 ns                 ; 3.114 ns                ;
; 64.600 ns                               ; 302.94 MHz ( period = 3.301 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                       ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                              ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 3.088 ns                ;
; 64.621 ns                               ; 304.88 MHz ( period = 3.280 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.675 ns                 ; 3.054 ns                ;
; 64.733 ns                               ; 315.66 MHz ( period = 3.168 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.684 ns                 ; 2.951 ns                ;
; 64.759 ns                               ; 318.27 MHz ( period = 3.142 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|p0addr                                                        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[4]                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 2.935 ns                ;
; 64.763 ns                               ; 318.67 MHz ( period = 3.138 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|p0addr                                                        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 2.931 ns                ;
; 64.764 ns                               ; 318.78 MHz ( period = 3.137 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|p0addr                                                        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[5]                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 2.930 ns                ;
; 64.768 ns                               ; 319.18 MHz ( period = 3.133 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|p0addr                                                        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 2.926 ns                ;
; 64.774 ns                               ; 319.80 MHz ( period = 3.127 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.913 ns                ;
; 64.776 ns                               ; 320.00 MHz ( period = 3.125 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.911 ns                ;
; 64.778 ns                               ; 320.20 MHz ( period = 3.123 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                       ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.684 ns                 ; 2.906 ns                ;
; 64.796 ns                               ; 322.06 MHz ( period = 3.105 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.684 ns                 ; 2.888 ns                ;
; 64.809 ns                               ; 323.42 MHz ( period = 3.092 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[3] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                              ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.878 ns                ;
; 64.815 ns                               ; 324.04 MHz ( period = 3.086 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                                       ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.684 ns                 ; 2.869 ns                ;
; 64.823 ns                               ; 324.89 MHz ( period = 3.078 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[1]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[5]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 2.865 ns                ;
; 64.823 ns                               ; 324.89 MHz ( period = 3.078 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[1]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[6]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 2.865 ns                ;
; 64.834 ns                               ; 326.05 MHz ( period = 3.067 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                              ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.853 ns                ;
; 64.841 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_in_ack                                                                                                        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.699 ns                 ; 2.858 ns                ;
; 64.841 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_in_ack                                                                                                        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.699 ns                 ; 2.858 ns                ;
; 64.841 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_in_ack                                                                                                        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg2  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.699 ns                 ; 2.858 ns                ;
; 64.841 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_in_ack                                                                                                        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg1  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.699 ns                 ; 2.858 ns                ;
; 64.841 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_in_ack                                                                                                        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg0  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.699 ns                 ; 2.858 ns                ;
; 64.850 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                         ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.699 ns                 ; 2.849 ns                ;
; 64.850 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                         ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.699 ns                 ; 2.849 ns                ;
; 64.850 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                         ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg2  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.699 ns                 ; 2.849 ns                ;
; 64.850 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                         ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg1  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.699 ns                 ; 2.849 ns                ;
; 64.850 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                         ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg0  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.699 ns                 ; 2.849 ns                ;
; 64.866 ns                               ; 329.49 MHz ( period = 3.035 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[0]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[5]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 2.822 ns                ;
; 64.866 ns                               ; 329.49 MHz ( period = 3.035 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[0]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[6]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 2.822 ns                ;
; 64.878 ns                               ; 330.80 MHz ( period = 3.023 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                                       ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.684 ns                 ; 2.806 ns                ;
; 64.884 ns                               ; 331.46 MHz ( period = 3.017 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a3                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                              ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 2.802 ns                ;
; 64.885 ns                               ; 331.56 MHz ( period = 3.016 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.684 ns                 ; 2.799 ns                ;
; 64.885 ns                               ; 331.56 MHz ( period = 3.016 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[2] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                              ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.802 ns                ;
; 64.888 ns                               ; 331.90 MHz ( period = 3.013 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                       ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                              ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.799 ns                ;
; 64.902 ns                               ; 333.44 MHz ( period = 2.999 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 2.786 ns                ;
; 64.904 ns                               ; 333.67 MHz ( period = 2.997 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 2.784 ns                ;
; 64.909 ns                               ; 334.22 MHz ( period = 2.992 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|parity11                         ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[5]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.778 ns                ;
; 64.909 ns                               ; 334.22 MHz ( period = 2.992 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|parity11                         ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[6]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.778 ns                ;
; 64.920 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                       ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg7 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.667 ns                 ; 2.747 ns                ;
; 64.920 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                       ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg6 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.667 ns                 ; 2.747 ns                ;
; 64.920 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                       ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg5 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.667 ns                 ; 2.747 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                            ;                                                                                                                                                        ;                                              ;                                              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                       ; To                                                                                                                                                         ; From Clock                                 ; To Clock                                   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; -4.146 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[4]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.179 ns                   ; 1.033 ns                 ;
; -3.933 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[4]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.179 ns                   ; 1.246 ns                 ;
; -3.700 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[3]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.179 ns                   ; 1.479 ns                 ;
; -3.674 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[3]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.179 ns                   ; 1.505 ns                 ;
; -3.643 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[2]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.179 ns                   ; 1.536 ns                 ;
; -3.636 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[2]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.179 ns                   ; 1.543 ns                 ;
; -3.633 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[7]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.150 ns                   ; 1.517 ns                 ;
; -3.625 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[0]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.179 ns                   ; 1.554 ns                 ;
; -3.578 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[3]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.150 ns                   ; 1.572 ns                 ;
; -3.555 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[2]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.150 ns                   ; 1.595 ns                 ;
; -3.553 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[3]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.150 ns                   ; 1.597 ns                 ;
; -3.543 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[2]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.150 ns                   ; 1.607 ns                 ;
; -3.539 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[1]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.179 ns                   ; 1.640 ns                 ;
; -3.470 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.179 ns                   ; 1.709 ns                 ;
; -3.447 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[5]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.150 ns                   ; 1.703 ns                 ;
; -3.389 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[0]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.179 ns                   ; 1.790 ns                 ;
; -3.309 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[7]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.151 ns                   ; 1.842 ns                 ;
; -3.296 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.179 ns                   ; 1.883 ns                 ;
; -3.231 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.179 ns                   ; 1.948 ns                 ;
; -3.205 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[2]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.150 ns                   ; 1.945 ns                 ;
; -3.198 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[2]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.150 ns                   ; 1.952 ns                 ;
; -3.174 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[9]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.191 ns                   ; 2.017 ns                 ;
; -3.156 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[15]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.162 ns                   ; 2.006 ns                 ;
; -3.145 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.150 ns                   ; 2.005 ns                 ;
; -3.134 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[1]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.150 ns                   ; 2.016 ns                 ;
; -3.121 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[1]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.150 ns                   ; 2.029 ns                 ;
; -3.101 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[1]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.150 ns                   ; 2.049 ns                 ;
; -3.065 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.150 ns                   ; 2.085 ns                 ;
; -3.032 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.150 ns                   ; 2.118 ns                 ;
; -2.891 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.150 ns                   ; 2.259 ns                 ;
; -2.883 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.150 ns                   ; 2.267 ns                 ;
; -2.858 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.150 ns                   ; 2.292 ns                 ;
; -2.832 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[15]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.163 ns                   ; 2.331 ns                 ;
; -2.826 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.150 ns                   ; 2.324 ns                 ;
; -2.793 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.150 ns                   ; 2.357 ns                 ;
; -2.750 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[4]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.150 ns                   ; 2.400 ns                 ;
; -2.740 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.150 ns                   ; 2.410 ns                 ;
; -2.619 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[3]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.150 ns                   ; 2.531 ns                 ;
; -2.593 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[3]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.150 ns                   ; 2.557 ns                 ;
; -2.562 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[2]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.150 ns                   ; 2.588 ns                 ;
; -2.555 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[2]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.150 ns                   ; 2.595 ns                 ;
; -2.540 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[4]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.150 ns                   ; 2.610 ns                 ;
; -2.501 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.150 ns                   ; 2.649 ns                 ;
; -2.458 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[1]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.150 ns                   ; 2.692 ns                 ;
; -2.450 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[9]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.195 ns                   ; 2.745 ns                 ;
; -2.389 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.150 ns                   ; 2.761 ns                 ;
; -2.215 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.150 ns                   ; 2.935 ns                 ;
; -2.150 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.150 ns                   ; 3.000 ns                 ;
; -1.116 ns                               ; DIG_IN:inst6|B_DI[8]                                                                                                                                       ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0]                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.784 ns                   ; 1.668 ns                 ;
; -0.878 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg5    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.114 ns                   ; 4.236 ns                 ;
; -0.878 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg4    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.114 ns                   ; 4.236 ns                 ;
; -0.878 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg3    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.114 ns                   ; 4.236 ns                 ;
; -0.878 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg2    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.114 ns                   ; 4.236 ns                 ;
; -0.878 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg1    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.114 ns                   ; 4.236 ns                 ;
; -0.878 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg0    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.114 ns                   ; 4.236 ns                 ;
; -0.874 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg5    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.114 ns                   ; 4.240 ns                 ;
; -0.874 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg4    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.114 ns                   ; 4.240 ns                 ;
; -0.874 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg3    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.114 ns                   ; 4.240 ns                 ;
; -0.874 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg2    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.114 ns                   ; 4.240 ns                 ;
; -0.874 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg1    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.114 ns                   ; 4.240 ns                 ;
; -0.874 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg0    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.114 ns                   ; 4.240 ns                 ;
; -0.864 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg5    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.114 ns                   ; 4.250 ns                 ;
; -0.864 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg4    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.114 ns                   ; 4.250 ns                 ;
; -0.864 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg3    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.114 ns                   ; 4.250 ns                 ;
; -0.864 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg2    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.114 ns                   ; 4.250 ns                 ;
; -0.864 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg1    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.114 ns                   ; 4.250 ns                 ;
; -0.864 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg0    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.114 ns                   ; 4.250 ns                 ;
; -0.854 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg5    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.114 ns                   ; 4.260 ns                 ;
; -0.854 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg4    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.114 ns                   ; 4.260 ns                 ;
; -0.854 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg3    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.114 ns                   ; 4.260 ns                 ;
; -0.854 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg2    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.114 ns                   ; 4.260 ns                 ;
; -0.854 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg1    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.114 ns                   ; 4.260 ns                 ;
; -0.854 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg0    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.114 ns                   ; 4.260 ns                 ;
; -0.852 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg5    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.114 ns                   ; 4.262 ns                 ;
; -0.852 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg4    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.114 ns                   ; 4.262 ns                 ;
; -0.852 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg3    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.114 ns                   ; 4.262 ns                 ;
; -0.852 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg2    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.114 ns                   ; 4.262 ns                 ;
; -0.852 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg1    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.114 ns                   ; 4.262 ns                 ;
; -0.852 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg0    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.114 ns                   ; 4.262 ns                 ;
; -0.845 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg5    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[7]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.114 ns                   ; 4.269 ns                 ;
; -0.845 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg4    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[7]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.114 ns                   ; 4.269 ns                 ;
; -0.845 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg3    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[7]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.114 ns                   ; 4.269 ns                 ;
; -0.845 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg2    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[7]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.114 ns                   ; 4.269 ns                 ;
; -0.845 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg1    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[7]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.114 ns                   ; 4.269 ns                 ;
; -0.845 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg0    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[7]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.114 ns                   ; 4.269 ns                 ;
; -0.783 ns                               ; DIG_IN:inst6|B_DI[10]                                                                                                                                      ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2]                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.784 ns                   ; 2.001 ns                 ;
; -0.755 ns                               ; DIG_IN:inst6|B_DI[11]                                                                                                                                      ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3]                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.093 ns                   ; 2.338 ns                 ;
; -0.734 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg5    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[6]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.114 ns                   ; 4.380 ns                 ;
; -0.734 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg4    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[6]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.114 ns                   ; 4.380 ns                 ;
; -0.734 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg3    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[6]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.114 ns                   ; 4.380 ns                 ;
; -0.734 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg2    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[6]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.114 ns                   ; 4.380 ns                 ;
; -0.734 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg1    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[6]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.114 ns                   ; 4.380 ns                 ;
; -0.734 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg0    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[6]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.114 ns                   ; 4.380 ns                 ;
; -0.730 ns                               ; DIG_IN:inst6|B_DI[8]                                                                                                                                       ; SLCD:inst55|data_in[8]                                                                                                                                     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.949 ns                   ; 2.219 ns                 ;
; -0.669 ns                               ; DIG_IN:inst6|B_DI[8]                                                                                                                                       ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0]                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.093 ns                   ; 2.424 ns                 ;
; -0.599 ns                               ; DIG_IN:inst6|B_DI[11]                                                                                                                                      ; LEDS:inst58|BLED[11]                                                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.939 ns                   ; 2.340 ns                 ;
; -0.562 ns                               ; DIG_IN:inst6|B_DI[8]                                                                                                                                       ; LEDS:inst59|BLED[8]                                                                                                                                        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.994 ns                   ; 2.432 ns                 ;
; -0.536 ns                               ; DIG_IN:inst5|B_DI[14]                                                                                                                                      ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2]                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.436 ns                   ; 1.900 ns                 ;
; -0.517 ns                               ; DIG_IN:inst6|B_DI[8]                                                                                                                                       ; LEDS:inst58|BLED[8]                                                                                                                                        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.939 ns                   ; 2.422 ns                 ;
; -0.489 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg5    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[4]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.114 ns                   ; 4.625 ns                 ;
; -0.489 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg4    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[4]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.114 ns                   ; 4.625 ns                 ;
; -0.489 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg3    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[4]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.114 ns                   ; 4.625 ns                 ;
; -0.489 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg2    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[4]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.114 ns                   ; 4.625 ns                 ;
; -0.489 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg1    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[4]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.114 ns                   ; 4.625 ns                 ;
; -0.489 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg0    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[4]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.114 ns                   ; 4.625 ns                 ;
; -0.409 ns                               ; DIG_IN:inst6|B_DI[12]                                                                                                                                      ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0]                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.085 ns                   ; 2.676 ns                 ;
; -0.382 ns                               ; DIG_IN:inst5|B_DI[14]                                                                                                                                      ; LEDS:inst58|BLED[14]                                                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.282 ns                   ; 1.900 ns                 ;
; -0.324 ns                               ; DIG_IN:inst6|B_DI[9]                                                                                                                                       ; SLCD:inst55|data_in[9]                                                                                                                                     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.965 ns                   ; 2.641 ns                 ;
; -0.311 ns                               ; DIG_IN:inst6|B_DI[15]                                                                                                                                      ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3]                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.069 ns                   ; 2.758 ns                 ;
; -0.311 ns                               ; DIG_IN:inst6|B_DI[10]                                                                                                                                      ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2]                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.093 ns                   ; 2.782 ns                 ;
; -0.293 ns                               ; DIG_IN:inst6|B_DI[10]                                                                                                                                      ; SLCD:inst55|data_in[10]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.949 ns                   ; 2.656 ns                 ;
; -0.254 ns                               ; DIG_IN:inst6|B_DI[12]                                                                                                                                      ; LEDS:inst58|BLED[12]                                                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.931 ns                   ; 2.677 ns                 ;
; -0.218 ns                               ; DIG_IN:inst5|B_DI[7]                                                                                                                                       ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3]                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.118 ns                   ; 1.900 ns                 ;
; -0.208 ns                               ; DIG_IN:inst6|B_DI[9]                                                                                                                                       ; LEDS:inst59|BLED[9]                                                                                                                                        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.014 ns                   ; 2.806 ns                 ;
; -0.187 ns                               ; DIG_IN:inst6|B_DI[7]                                                                                                                                       ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3]                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.766 ns                   ; 2.579 ns                 ;
; -0.168 ns                               ; DIG_IN:inst6|B_DI[14]                                                                                                                                      ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2]                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.084 ns                   ; 2.916 ns                 ;
; -0.159 ns                               ; DIG_IN:inst6|B_DI[10]                                                                                                                                      ; LEDS:inst58|BLED[10]                                                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.939 ns                   ; 2.780 ns                 ;
; -0.155 ns                               ; DIG_IN:inst6|B_DI[15]                                                                                                                                      ; LEDS:inst58|BLED[15]                                                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.915 ns                   ; 2.760 ns                 ;
; -0.155 ns                               ; DIG_IN:inst6|B_DI[9]                                                                                                                                       ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1]                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.800 ns                   ; 2.645 ns                 ;
; -0.014 ns                               ; DIG_IN:inst6|B_DI[14]                                                                                                                                      ; LEDS:inst58|BLED[14]                                                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.930 ns                   ; 2.916 ns                 ;
; 0.015 ns                                ; DIG_IN:inst5|B_DI[14]                                                                                                                                      ; SLCD:inst55|data_in[14]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.316 ns                   ; 2.331 ns                 ;
; 0.056 ns                                ; DIG_IN:inst5|B_DI[13]                                                                                                                                      ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1]                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.436 ns                   ; 2.492 ns                 ;
; 0.065 ns                                ; DIG_IN:inst6|B_DI[11]                                                                                                                                      ; SLCD:inst55|data_in[11]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.949 ns                   ; 3.014 ns                 ;
; 0.069 ns                                ; DIG_IN:inst5|B_DI[13]                                                                                                                                      ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1]                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.169 ns                   ; 2.238 ns                 ;
; 0.160 ns                                ; DIG_IN:inst6|B_DI[9]                                                                                                                                       ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1]                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.109 ns                   ; 3.269 ns                 ;
; 0.182 ns                                ; DIG_IN:inst5|B_DI[2]                                                                                                                                       ; LEDS:inst59|BLED[2]                                                                                                                                        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.323 ns                   ; 2.505 ns                 ;
; 0.202 ns                                ; DIG_IN:inst6|B_DI[2]                                                                                                                                       ; LEDS:inst59|BLED[2]                                                                                                                                        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.972 ns                   ; 3.174 ns                 ;
; 0.213 ns                                ; DIG_IN:inst5|B_DI[13]                                                                                                                                      ; LEDS:inst58|BLED[13]                                                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.282 ns                   ; 2.495 ns                 ;
; 0.242 ns                                ; DIG_IN:inst5|B_DI[1]                                                                                                                                       ; LEDS:inst59|BLED[1]                                                                                                                                        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.361 ns                   ; 2.603 ns                 ;
; 0.264 ns                                ; DIG_IN:inst6|B_DI[11]                                                                                                                                      ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3]                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.784 ns                   ; 3.048 ns                 ;
; 0.265 ns                                ; DIG_IN:inst6|B_DI[13]                                                                                                                                      ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1]                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.085 ns                   ; 3.350 ns                 ;
; 0.269 ns                                ; DIG_IN:inst5|B_DI[13]                                                                                                                                      ; SLCD:inst55|data_in[13]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.316 ns                   ; 2.585 ns                 ;
; 0.275 ns                                ; DIG_IN:inst5|B_DI[14]                                                                                                                                      ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2]                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.137 ns                   ; 2.412 ns                 ;
; 0.278 ns                                ; DIG_IN:inst6|B_DI[13]                                                                                                                                      ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1]                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.818 ns                   ; 3.096 ns                 ;
; 0.308 ns                                ; DIG_IN:inst5|B_DI[7]                                                                                                                                       ; SLCD:inst55|data_in[7]                                                                                                                                     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.316 ns                   ; 2.624 ns                 ;
; 0.311 ns                                ; DIG_IN:inst6|B_DI[9]                                                                                                                                       ; LEDS:inst58|BLED[9]                                                                                                                                        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.955 ns                   ; 3.266 ns                 ;
; 0.339 ns                                ; DIG_IN:inst6|B_DI[7]                                                                                                                                       ; SLCD:inst55|data_in[7]                                                                                                                                     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.964 ns                   ; 3.303 ns                 ;
; 0.351 ns                                ; DIG_IN:inst6|B_DI[6]                                                                                                                                       ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2]                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.766 ns                   ; 3.117 ns                 ;
; 0.383 ns                                ; DIG_IN:inst6|B_DI[14]                                                                                                                                      ; SLCD:inst55|data_in[14]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.964 ns                   ; 3.347 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a4                        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a4                        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[4]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[4]                      ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[3]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[3]                      ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a3                        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a3                        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a5                        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a5                        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[5]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[5]                      ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a2                        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a2                        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[2]                      ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[0]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[0]                      ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a0                        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a0                        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a1                        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a1                        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[1]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[1]                      ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[4]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[4]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[3]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[3]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[1]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[1]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[2]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[2]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[6]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[6]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[5]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[5]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[0]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[0]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SCOMP:inst8|MW                                                                                                                                             ; SCOMP:inst8|MW                                                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SCOMP:inst8|IO_WRITE_INT                                                                                                                                   ; SCOMP:inst8|IO_WRITE_INT                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.422 ns                                ; DIG_IN:inst6|B_DI[13]                                                                                                                                      ; LEDS:inst58|BLED[13]                                                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.931 ns                   ; 3.353 ns                 ;
; 0.448 ns                                ; DIG_IN:inst6|B_DI[1]                                                                                                                                       ; LEDS:inst59|BLED[1]                                                                                                                                        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.010 ns                   ; 3.458 ns                 ;
; 0.461 ns                                ; DIG_IN:inst5|B_DI[1]                                                                                                                                       ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[1]                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.138 ns                   ; 2.599 ns                 ;
; 0.478 ns                                ; DIG_IN:inst6|B_DI[13]                                                                                                                                      ; SLCD:inst55|data_in[13]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.965 ns                   ; 3.443 ns                 ;
; 0.500 ns                                ; DIG_IN:inst5|B_DI[1]                                                                                                                                       ; LEDS:inst58|BLED[1]                                                                                                                                        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.299 ns                   ; 2.799 ns                 ;
; 0.518 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_kc8:ws_dgrp|dffpipe_fd9:dffpipe19|dffe20a[0]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_kc8:ws_dgrp|dffpipe_fd9:dffpipe19|dffe21a[0]   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.521 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_kc8:ws_dgrp|dffpipe_fd9:dffpipe19|dffe21a[4]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_gd9:dffpipe16|dffe17a[6] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_gd9:dffpipe16|dffe18a[6] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdptr_g[0]                                                  ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.523 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_gd9:dffpipe16|dffe18a[5] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rs_dgwp_reg[5]                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.524 ns                                ; SCOMP:inst8|PC_STACK[9][2]                                                                                                                                 ; SCOMP:inst8|PC_STACK[8][2]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; SCOMP:inst8|PC_STACK[5][9]                                                                                                                                 ; SCOMP:inst8|PC_STACK[6][9]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; SCOMP:inst8|PC_STACK[5][8]                                                                                                                                 ; SCOMP:inst8|PC_STACK[6][8]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; SCOMP:inst8|PC_STACK[4][0]                                                                                                                                 ; SCOMP:inst8|PC_STACK[5][0]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.526 ns                                ; SCOMP:inst8|STATE.EX_ILOAD                                                                                                                                 ; SCOMP:inst8|STATE.EX_LOAD                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.527 ns                                ; SCOMP:inst8|PC_STACK[5][10]                                                                                                                                ; SCOMP:inst8|PC_STACK[6][10]                                                                                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.528 ns                                ; SCOMP:inst8|PC_STACK[9][4]                                                                                                                                 ; SCOMP:inst8|PC_STACK[8][4]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.529 ns                                ; SCOMP:inst8|PC_STACK[8][0]                                                                                                                                 ; SCOMP:inst8|PC_STACK[9][0]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.529 ns                                ; SCOMP:inst8|PC_STACK[5][9]                                                                                                                                 ; SCOMP:inst8|PC_STACK[4][9]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.529 ns                                ; SCOMP:inst8|PC[7]                                                                                                                                          ; SCOMP:inst8|PC_STACK[0][7]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.530 ns                                ; SCOMP:inst8|PC_STACK[9][10]                                                                                                                                ; SCOMP:inst8|PC_STACK[8][10]                                                                                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.530 ns                                ; SCOMP:inst8|PC_STACK[5][0]                                                                                                                                 ; SCOMP:inst8|PC_STACK[4][0]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.530 ns                                ; SCOMP:inst8|PC[5]                                                                                                                                          ; SCOMP:inst8|PC_STACK[0][5]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.531 ns                                ; SCOMP:inst8|PC_STACK[7][7]                                                                                                                                 ; SCOMP:inst8|PC_STACK[8][7]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; SCOMP:inst8|PC_STACK[6][6]                                                                                                                                 ; SCOMP:inst8|PC_STACK[7][6]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; SCOMP:inst8|PC_STACK[7][7]                                                                                                                                 ; SCOMP:inst8|PC_STACK[6][7]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; SCOMP:inst8|PC_STACK[7][6]                                                                                                                                 ; SCOMP:inst8|PC_STACK[6][6]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; SCOMP:inst8|PC_STACK[3][8]                                                                                                                                 ; SCOMP:inst8|PC_STACK[4][8]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; SCOMP:inst8|PC_STACK[2][1]                                                                                                                                 ; SCOMP:inst8|PC_STACK[1][1]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; SCOMP:inst8|PC_STACK[0][6]                                                                                                                                 ; SCOMP:inst8|PC[6]                                                                                                                                          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_gd9:dffpipe16|dffe18a[6] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rs_dgwp_reg[6]                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.532 ns                                ; SCOMP:inst8|PC_STACK[8][6]                                                                                                                                 ; SCOMP:inst8|PC_STACK[9][6]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.548 ns                 ;
; 0.532 ns                                ; SCOMP:inst8|PC_STACK[9][0]                                                                                                                                 ; SCOMP:inst8|PC_STACK[8][0]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.548 ns                 ;
; 0.532 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|sub_parity10a[0]                  ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|parity9                           ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.548 ns                 ;
; 0.532 ns                                ; SCOMP:inst8|PC_STACK[3][8]                                                                                                                                 ; SCOMP:inst8|PC_STACK[2][8]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.548 ns                 ;
; 0.533 ns                                ; SCOMP:inst8|PC_STACK[5][0]                                                                                                                                 ; SCOMP:inst8|PC_STACK[6][0]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.533 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_gd9:dffpipe16|dffe18a[4] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rs_dgwp_reg[4]                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.534 ns                                ; SCOMP:inst8|PC_STACK[7][6]                                                                                                                                 ; SCOMP:inst8|PC_STACK[8][6]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.534 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a4                        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|sub_parity10a[1]                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.534 ns                                ; SCOMP:inst8|PC_STACK[6][0]                                                                                                                                 ; SCOMP:inst8|PC_STACK[7][0]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                        ;                                                                                                                                                            ;                                            ;                                            ;                            ;                            ;                          ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk1'                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To                                 ; From Clock                                 ; To Clock                                   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; SLCD:inst55|LCD_D[6]                                ; SLCD:inst55|LCD_D[6]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SLCD:inst55|LCD_D[7]                                ; SLCD:inst55|LCD_D[7]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SLCD:inst55|LCD_RS                                  ; SLCD:inst55|LCD_RS                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SLCD:inst55|LCD_E                                   ; SLCD:inst55|LCD_E                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; ACC_CLK_GEN:inst60|clock_10Khz_int                  ; ACC_CLK_GEN:inst60|clock_10Khz_int ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SLCD:inst55|state.RESET                             ; SLCD:inst55|state.RESET            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; ACC_CLK_GEN:inst60|clock_10hz_int                   ; ACC_CLK_GEN:inst60|clock_10hz_int  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; TIMER:inst20|COUNT[0]                               ; TIMER:inst20|COUNT[0]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.521 ns                                ; ACC_CLK_GEN:inst60|clock_10hz_int                   ; ACC_CLK_GEN:inst60|clock_10Hz      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.529 ns                                ; SLCD:inst55|delay[6]                                ; SLCD:inst55|delay[6]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.531 ns                                ; TIMER:inst20|COUNT[15]                              ; TIMER:inst20|COUNT[15]             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.539 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[10]                  ; ACC_CLK_GEN:inst60|count_10Khz[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.542 ns                                ; SLCD:inst55|state.SWRITE_CLOCK                      ; SLCD:inst55|state.SWRITE           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.558 ns                 ;
; 0.548 ns                                ; SLCD:inst55|state.SWRITE_CLOCK                      ; SLCD:inst55|state.CURPOS           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.564 ns                 ;
; 0.552 ns                                ; SLCD:inst55|state.INIT                              ; SLCD:inst55|state.INIT_CLOCK       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.568 ns                 ;
; 0.685 ns                                ; SLCD:inst55|state.SWRITE                            ; SLCD:inst55|state.SWRITE_CLOCK     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.701 ns                 ;
; 0.691 ns                                ; SLCD:inst55|state.CURPOS                            ; SLCD:inst55|state.CURPOS_CLOCK     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.707 ns                 ;
; 0.696 ns                                ; ACC_CLK_GEN:inst60|clock_10Khz_int                  ; ACC_CLK_GEN:inst60|clock_10KHz     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.712 ns                 ;
; 0.793 ns                                ; SLCD:inst55|state.RESET                             ; SLCD:inst55|LCD_E                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.809 ns                 ;
; 0.797 ns                                ; ACC_CLK_GEN:inst60|count_10hz[10]                   ; ACC_CLK_GEN:inst60|count_10hz[10]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.813 ns                 ;
; 0.798 ns                                ; ACC_CLK_GEN:inst60|count_10hz[1]                    ; ACC_CLK_GEN:inst60|count_10hz[1]   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.814 ns                 ;
; 0.801 ns                                ; SLCD:inst55|count[6]                                ; SLCD:inst55|count[6]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.802 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[2]                   ; ACC_CLK_GEN:inst60|count_10Khz[2]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.802 ns                                ; SLCD:inst55|count[4]                                ; SLCD:inst55|count[4]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.802 ns                                ; SLCD:inst55|count[8]                                ; SLCD:inst55|count[8]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.802 ns                                ; SLCD:inst55|count[1]                                ; SLCD:inst55|count[1]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.805 ns                                ; ACC_CLK_GEN:inst60|count_10hz[3]                    ; ACC_CLK_GEN:inst60|count_10hz[3]   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.805 ns                                ; ACC_CLK_GEN:inst60|count_10hz[5]                    ; ACC_CLK_GEN:inst60|count_10hz[5]   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.805 ns                                ; TIMER:inst20|COUNT[1]                               ; TIMER:inst20|COUNT[1]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.806 ns                                ; TIMER:inst20|COUNT[14]                              ; TIMER:inst20|COUNT[14]             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; TIMER:inst20|COUNT[13]                              ; TIMER:inst20|COUNT[13]             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; TIMER:inst20|COUNT[11]                              ; TIMER:inst20|COUNT[11]             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; TIMER:inst20|COUNT[9]                               ; TIMER:inst20|COUNT[9]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; TIMER:inst20|COUNT[2]                               ; TIMER:inst20|COUNT[2]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; TIMER:inst20|COUNT[4]                               ; TIMER:inst20|COUNT[4]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; TIMER:inst20|COUNT[7]                               ; TIMER:inst20|COUNT[7]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.808 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[4]                   ; ACC_CLK_GEN:inst60|count_10Khz[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.824 ns                 ;
; 0.809 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[6]                   ; ACC_CLK_GEN:inst60|count_10Khz[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.809 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[8]                   ; ACC_CLK_GEN:inst60|count_10Khz[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.809 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[9]                   ; ACC_CLK_GEN:inst60|count_10Khz[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.810 ns                                ; SLCD:inst55|delay[2]                                ; SLCD:inst55|delay[2]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.810 ns                                ; ACC_CLK_GEN:inst60|count_10hz[7]                    ; ACC_CLK_GEN:inst60|count_10hz[7]   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.810 ns                                ; ACC_CLK_GEN:inst60|count_10hz[8]                    ; ACC_CLK_GEN:inst60|count_10hz[8]   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.811 ns                                ; SLCD:inst55|state.CURPOS_CLOCK                      ; SLCD:inst55|state.SWRITE           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.827 ns                 ;
; 0.811 ns                                ; ACC_CLK_GEN:inst60|count_10hz[11]                   ; ACC_CLK_GEN:inst60|count_10hz[11]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.827 ns                 ;
; 0.813 ns                                ; SLCD:inst55|delay[0]                                ; SLCD:inst55|delay[0]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.813 ns                                ; ACC_CLK_GEN:inst60|count_10hz[12]                   ; ACC_CLK_GEN:inst60|count_10hz[12]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.814 ns                                ; ACC_CLK_GEN:inst60|count_10hz[9]                    ; ACC_CLK_GEN:inst60|count_10hz[9]   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.814 ns                                ; ACC_CLK_GEN:inst60|count_10hz[14]                   ; ACC_CLK_GEN:inst60|count_10hz[14]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.814 ns                                ; ACC_CLK_GEN:inst60|count_10hz[17]                   ; ACC_CLK_GEN:inst60|count_10hz[17]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.815 ns                                ; SLCD:inst55|delay[4]                                ; SLCD:inst55|delay[4]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.831 ns                 ;
; 0.816 ns                                ; ACC_CLK_GEN:inst60|count_10hz[19]                   ; ACC_CLK_GEN:inst60|count_10hz[19]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.832 ns                 ;
; 0.830 ns                                ; ACC_CLK_GEN:inst60|count_10hz[0]                    ; ACC_CLK_GEN:inst60|count_10hz[0]   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.846 ns                 ;
; 0.838 ns                                ; SLCD:inst55|count[5]                                ; SLCD:inst55|count[5]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; SLCD:inst55|count[7]                                ; SLCD:inst55|count[7]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; SLCD:inst55|count[9]                                ; SLCD:inst55|count[9]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; SLCD:inst55|count[0]                                ; SLCD:inst55|count[0]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; TIMER:inst20|COUNT[12]                              ; TIMER:inst20|COUNT[12]             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; TIMER:inst20|COUNT[10]                              ; TIMER:inst20|COUNT[10]             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; TIMER:inst20|COUNT[8]                               ; TIMER:inst20|COUNT[8]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; TIMER:inst20|COUNT[3]                               ; TIMER:inst20|COUNT[3]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.839 ns                                ; SLCD:inst55|count[3]                                ; SLCD:inst55|count[3]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; TIMER:inst20|COUNT[6]                               ; TIMER:inst20|COUNT[6]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; TIMER:inst20|COUNT[5]                               ; TIMER:inst20|COUNT[5]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.842 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[0]                   ; ACC_CLK_GEN:inst60|count_10Khz[0]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.858 ns                 ;
; 0.842 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[1]                   ; ACC_CLK_GEN:inst60|count_10Khz[1]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.858 ns                 ;
; 0.843 ns                                ; ACC_CLK_GEN:inst60|count_10hz[2]                    ; ACC_CLK_GEN:inst60|count_10hz[2]   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.859 ns                 ;
; 0.844 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[3]                   ; ACC_CLK_GEN:inst60|count_10Khz[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.860 ns                 ;
; 0.845 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[5]                   ; ACC_CLK_GEN:inst60|count_10Khz[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.845 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[7]                   ; ACC_CLK_GEN:inst60|count_10Khz[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.845 ns                                ; ACC_CLK_GEN:inst60|count_10hz[4]                    ; ACC_CLK_GEN:inst60|count_10hz[4]   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.845 ns                                ; ACC_CLK_GEN:inst60|count_10hz[13]                   ; ACC_CLK_GEN:inst60|count_10hz[13]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.846 ns                                ; ACC_CLK_GEN:inst60|count_10hz[6]                    ; ACC_CLK_GEN:inst60|count_10hz[6]   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.846 ns                                ; ACC_CLK_GEN:inst60|count_10hz[15]                   ; ACC_CLK_GEN:inst60|count_10hz[15]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.846 ns                                ; ACC_CLK_GEN:inst60|count_10hz[16]                   ; ACC_CLK_GEN:inst60|count_10hz[16]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.847 ns                                ; SLCD:inst55|count[2]                                ; SLCD:inst55|count[2]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.863 ns                 ;
; 0.848 ns                                ; ACC_CLK_GEN:inst60|count_10hz[18]                   ; ACC_CLK_GEN:inst60|count_10hz[18]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.864 ns                 ;
; 0.853 ns                                ; ACC_CLK_GEN:inst60|count_10hz[20]                   ; ACC_CLK_GEN:inst60|count_10hz[20]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.869 ns                 ;
; 0.858 ns                                ; SLCD:inst55|delay[1]                                ; SLCD:inst55|delay[1]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.874 ns                 ;
; 0.860 ns                                ; SLCD:inst55|delay[3]                                ; SLCD:inst55|delay[3]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.876 ns                 ;
; 0.861 ns                                ; SLCD:inst55|delay[5]                                ; SLCD:inst55|delay[5]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.877 ns                 ;
; 0.925 ns                                ; ACC_CLK_GEN:inst60|count_10hz[20]                   ; ACC_CLK_GEN:inst60|clock_10hz_int  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.017 ns                   ; 0.942 ns                 ;
; 0.935 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[8]                   ; ACC_CLK_GEN:inst60|clock_10Khz_int ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.951 ns                 ;
; 0.965 ns                                ; SLCD:inst55|state.INIT                              ; SLCD:inst55|LCD_E                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.981 ns                 ;
; 1.010 ns                                ; TIMER:inst20|COUNT[0]                               ; TIMER:inst20|COUNT[1]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.026 ns                 ;
; 1.063 ns                                ; SLCD:inst55|state.SWRITE                            ; SLCD:inst55|LCD_E                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.079 ns                 ;
; 1.080 ns                                ; SLCD:inst55|count[0]                                ; SLCD:inst55|LCD_D[0]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.015 ns                   ; 1.095 ns                 ;
; 1.080 ns                                ; SLCD:inst55|count[2]                                ; SLCD:inst55|state.CURPOS           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.013 ns                  ; 1.067 ns                 ;
; 1.081 ns                                ; SLCD:inst55|count[2]                                ; SLCD:inst55|state.SWRITE           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.013 ns                  ; 1.068 ns                 ;
; 1.090 ns                                ; SLCD:inst55|state.SWRITE                            ; SLCD:inst55|LCD_D[5]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.044 ns                   ; 1.134 ns                 ;
; 1.133 ns                                ; SLCD:inst55|state.INIT_CLOCK                        ; SLCD:inst55|delay[6]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.149 ns                 ;
; 1.133 ns                                ; SLCD:inst55|state.INIT_CLOCK                        ; SLCD:inst55|delay[5]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.149 ns                 ;
; 1.133 ns                                ; SLCD:inst55|state.INIT_CLOCK                        ; SLCD:inst55|delay[2]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.149 ns                 ;
; 1.133 ns                                ; SLCD:inst55|state.INIT_CLOCK                        ; SLCD:inst55|delay[1]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.149 ns                 ;
; 1.133 ns                                ; SLCD:inst55|state.INIT_CLOCK                        ; SLCD:inst55|delay[0]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.149 ns                 ;
; 1.133 ns                                ; SLCD:inst55|state.INIT_CLOCK                        ; SLCD:inst55|delay[3]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.149 ns                 ;
; 1.133 ns                                ; SLCD:inst55|state.INIT_CLOCK                        ; SLCD:inst55|delay[4]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.149 ns                 ;
; 1.176 ns                                ; SLCD:inst55|state.RESET                             ; SLCD:inst55|state.INIT             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.192 ns                 ;
; 1.180 ns                                ; ACC_CLK_GEN:inst60|count_10hz[10]                   ; ACC_CLK_GEN:inst60|count_10hz[11]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.196 ns                 ;
; 1.184 ns                                ; SLCD:inst55|count[6]                                ; SLCD:inst55|count[7]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.200 ns                 ;
; 1.185 ns                                ; SLCD:inst55|count[1]                                ; SLCD:inst55|count[2]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.201 ns                 ;
; 1.185 ns                                ; SLCD:inst55|count[8]                                ; SLCD:inst55|count[9]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.201 ns                 ;
; 1.188 ns                                ; ACC_CLK_GEN:inst60|count_10hz[3]                    ; ACC_CLK_GEN:inst60|count_10hz[4]   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.204 ns                 ;
; 1.188 ns                                ; ACC_CLK_GEN:inst60|count_10hz[5]                    ; ACC_CLK_GEN:inst60|count_10hz[6]   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.204 ns                 ;
; 1.188 ns                                ; TIMER:inst20|COUNT[1]                               ; TIMER:inst20|COUNT[2]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.204 ns                 ;
; 1.189 ns                                ; TIMER:inst20|COUNT[13]                              ; TIMER:inst20|COUNT[14]             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; TIMER:inst20|COUNT[14]                              ; TIMER:inst20|COUNT[15]             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; TIMER:inst20|COUNT[11]                              ; TIMER:inst20|COUNT[12]             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; TIMER:inst20|COUNT[9]                               ; TIMER:inst20|COUNT[10]             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; TIMER:inst20|COUNT[4]                               ; TIMER:inst20|COUNT[5]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; TIMER:inst20|COUNT[2]                               ; TIMER:inst20|COUNT[3]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.191 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[4]                   ; ACC_CLK_GEN:inst60|count_10Khz[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.207 ns                 ;
; 1.192 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[6]                   ; ACC_CLK_GEN:inst60|count_10Khz[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.208 ns                 ;
; 1.192 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[9]                   ; ACC_CLK_GEN:inst60|count_10Khz[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.208 ns                 ;
; 1.192 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[8]                   ; ACC_CLK_GEN:inst60|count_10Khz[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.208 ns                 ;
; 1.192 ns                                ; SLCD:inst55|state.CURPOS_CLOCK                      ; SLCD:inst55|count[2]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.045 ns                   ; 1.237 ns                 ;
; 1.192 ns                                ; SLCD:inst55|state.CURPOS_CLOCK                      ; SLCD:inst55|count[3]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.045 ns                   ; 1.237 ns                 ;
; 1.192 ns                                ; SLCD:inst55|state.CURPOS_CLOCK                      ; SLCD:inst55|count[6]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.045 ns                   ; 1.237 ns                 ;
; 1.192 ns                                ; SLCD:inst55|state.CURPOS_CLOCK                      ; SLCD:inst55|count[5]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.045 ns                   ; 1.237 ns                 ;
; 1.192 ns                                ; SLCD:inst55|state.CURPOS_CLOCK                      ; SLCD:inst55|count[4]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.045 ns                   ; 1.237 ns                 ;
; 1.192 ns                                ; SLCD:inst55|state.CURPOS_CLOCK                      ; SLCD:inst55|count[8]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.045 ns                   ; 1.237 ns                 ;
; 1.192 ns                                ; SLCD:inst55|state.CURPOS_CLOCK                      ; SLCD:inst55|count[7]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.045 ns                   ; 1.237 ns                 ;
; 1.192 ns                                ; SLCD:inst55|state.CURPOS_CLOCK                      ; SLCD:inst55|count[9]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.045 ns                   ; 1.237 ns                 ;
; 1.192 ns                                ; SLCD:inst55|state.CURPOS_CLOCK                      ; SLCD:inst55|count[0]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.045 ns                   ; 1.237 ns                 ;
; 1.192 ns                                ; SLCD:inst55|state.CURPOS_CLOCK                      ; SLCD:inst55|count[1]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.045 ns                   ; 1.237 ns                 ;
; 1.193 ns                                ; SLCD:inst55|delay[2]                                ; SLCD:inst55|delay[3]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.209 ns                 ;
; 1.193 ns                                ; ACC_CLK_GEN:inst60|count_10hz[7]                    ; ACC_CLK_GEN:inst60|count_10hz[8]   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.209 ns                 ;
; 1.193 ns                                ; ACC_CLK_GEN:inst60|count_10hz[8]                    ; ACC_CLK_GEN:inst60|count_10hz[9]   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.209 ns                 ;
; 1.194 ns                                ; ACC_CLK_GEN:inst60|count_10hz[11]                   ; ACC_CLK_GEN:inst60|count_10hz[12]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.210 ns                 ;
; 1.196 ns                                ; SLCD:inst55|count[3]                                ; SLCD:inst55|state.RESET            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.013 ns                  ; 1.183 ns                 ;
; 1.196 ns                                ; ACC_CLK_GEN:inst60|count_10hz[12]                   ; ACC_CLK_GEN:inst60|count_10hz[13]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.212 ns                 ;
; 1.197 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[8]                   ; ACC_CLK_GEN:inst60|count_10Khz[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.213 ns                 ;
; 1.197 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[8]                   ; ACC_CLK_GEN:inst60|count_10Khz[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.213 ns                 ;
; 1.197 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[8]                   ; ACC_CLK_GEN:inst60|count_10Khz[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.213 ns                 ;
; 1.197 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[8]                   ; ACC_CLK_GEN:inst60|count_10Khz[0]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.213 ns                 ;
; 1.197 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[8]                   ; ACC_CLK_GEN:inst60|count_10Khz[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.213 ns                 ;
; 1.197 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[8]                   ; ACC_CLK_GEN:inst60|count_10Khz[2]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.213 ns                 ;
; 1.197 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[8]                   ; ACC_CLK_GEN:inst60|count_10Khz[1]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.213 ns                 ;
; 1.197 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[8]                   ; ACC_CLK_GEN:inst60|count_10Khz[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.213 ns                 ;
; 1.197 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[8]                   ; ACC_CLK_GEN:inst60|count_10Khz[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.213 ns                 ;
; 1.197 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[10]                  ; ACC_CLK_GEN:inst60|clock_10Khz_int ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.213 ns                 ;
; 1.197 ns                                ; ACC_CLK_GEN:inst60|count_10hz[14]                   ; ACC_CLK_GEN:inst60|count_10hz[15]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.213 ns                 ;
; 1.198 ns                                ; SLCD:inst55|delay[4]                                ; SLCD:inst55|delay[5]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.214 ns                 ;
; 1.199 ns                                ; ACC_CLK_GEN:inst60|count_10hz[19]                   ; ACC_CLK_GEN:inst60|count_10hz[20]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.215 ns                 ;
; 1.209 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[9]                   ; ACC_CLK_GEN:inst60|clock_10Khz_int ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.225 ns                 ;
; 1.210 ns                                ; SLCD:inst55|state.INIT                              ; SLCD:inst55|LCD_D[5]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.044 ns                   ; 1.254 ns                 ;
; 1.216 ns                                ; ACC_CLK_GEN:inst60|count_10hz[0]                    ; ACC_CLK_GEN:inst60|count_10hz[1]   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.232 ns                 ;
; 1.223 ns                                ; SLCD:inst55|state.INIT                              ; SLCD:inst55|LCD_D[7]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.044 ns                   ; 1.267 ns                 ;
; 1.223 ns                                ; SLCD:inst55|state.INIT                              ; SLCD:inst55|LCD_RS                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.044 ns                   ; 1.267 ns                 ;
; 1.224 ns                                ; SLCD:inst55|count[5]                                ; SLCD:inst55|count[6]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; SLCD:inst55|count[7]                                ; SLCD:inst55|count[8]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; SLCD:inst55|count[0]                                ; SLCD:inst55|count[1]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; TIMER:inst20|COUNT[12]                              ; TIMER:inst20|COUNT[13]             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; TIMER:inst20|COUNT[10]                              ; TIMER:inst20|COUNT[11]             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; TIMER:inst20|COUNT[8]                               ; TIMER:inst20|COUNT[9]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; TIMER:inst20|COUNT[3]                               ; TIMER:inst20|COUNT[4]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.225 ns                                ; SLCD:inst55|count[3]                                ; SLCD:inst55|count[4]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.241 ns                 ;
; 1.225 ns                                ; TIMER:inst20|COUNT[5]                               ; TIMER:inst20|COUNT[6]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.241 ns                 ;
; 1.225 ns                                ; TIMER:inst20|COUNT[6]                               ; TIMER:inst20|COUNT[7]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.241 ns                 ;
; 1.227 ns                                ; SLCD:inst55|state.CURPOS                            ; SLCD:inst55|LCD_D[1]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.043 ns                   ; 1.270 ns                 ;
; 1.228 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[1]                   ; ACC_CLK_GEN:inst60|count_10Khz[2]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.244 ns                 ;
; 1.228 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[0]                   ; ACC_CLK_GEN:inst60|count_10Khz[1]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.244 ns                 ;
; 1.229 ns                                ; ACC_CLK_GEN:inst60|count_10hz[2]                    ; ACC_CLK_GEN:inst60|count_10hz[3]   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.245 ns                 ;
; 1.230 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[3]                   ; ACC_CLK_GEN:inst60|count_10Khz[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.246 ns                 ;
; 1.231 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[5]                   ; ACC_CLK_GEN:inst60|count_10Khz[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.247 ns                 ;
; 1.231 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[7]                   ; ACC_CLK_GEN:inst60|count_10Khz[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.247 ns                 ;
; 1.231 ns                                ; ACC_CLK_GEN:inst60|count_10hz[4]                    ; ACC_CLK_GEN:inst60|count_10hz[5]   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.247 ns                 ;
; 1.231 ns                                ; ACC_CLK_GEN:inst60|count_10hz[13]                   ; ACC_CLK_GEN:inst60|count_10hz[14]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.247 ns                 ;
; 1.232 ns                                ; ACC_CLK_GEN:inst60|count_10hz[6]                    ; ACC_CLK_GEN:inst60|count_10hz[7]   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.248 ns                 ;
; 1.232 ns                                ; ACC_CLK_GEN:inst60|count_10hz[15]                   ; ACC_CLK_GEN:inst60|count_10hz[16]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.248 ns                 ;
; 1.232 ns                                ; ACC_CLK_GEN:inst60|count_10hz[16]                   ; ACC_CLK_GEN:inst60|count_10hz[17]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.248 ns                 ;
; 1.233 ns                                ; SLCD:inst55|count[2]                                ; SLCD:inst55|count[3]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.249 ns                 ;
; 1.234 ns                                ; ACC_CLK_GEN:inst60|count_10hz[18]                   ; ACC_CLK_GEN:inst60|count_10hz[19]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.250 ns                 ;
; 1.244 ns                                ; SLCD:inst55|delay[1]                                ; SLCD:inst55|delay[2]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.260 ns                 ;
; 1.246 ns                                ; SLCD:inst55|delay[3]                                ; SLCD:inst55|delay[4]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.262 ns                 ;
; 1.247 ns                                ; SLCD:inst55|delay[5]                                ; SLCD:inst55|delay[6]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.263 ns                 ;
; 1.251 ns                                ; ACC_CLK_GEN:inst60|count_10hz[10]                   ; ACC_CLK_GEN:inst60|count_10hz[12]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.267 ns                 ;
; 1.255 ns                                ; SLCD:inst55|count[6]                                ; SLCD:inst55|count[8]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.271 ns                 ;
; 1.256 ns                                ; SLCD:inst55|count[1]                                ; SLCD:inst55|count[3]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.272 ns                 ;
; 1.259 ns                                ; ACC_CLK_GEN:inst60|count_10hz[3]                    ; ACC_CLK_GEN:inst60|count_10hz[5]   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.275 ns                 ;
; 1.259 ns                                ; ACC_CLK_GEN:inst60|count_10hz[5]                    ; ACC_CLK_GEN:inst60|count_10hz[7]   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.275 ns                 ;
; 1.259 ns                                ; TIMER:inst20|COUNT[1]                               ; TIMER:inst20|COUNT[3]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.275 ns                 ;
; 1.260 ns                                ; TIMER:inst20|COUNT[13]                              ; TIMER:inst20|COUNT[15]             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.276 ns                 ;
; 1.260 ns                                ; TIMER:inst20|COUNT[11]                              ; TIMER:inst20|COUNT[13]             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.276 ns                 ;
; 1.260 ns                                ; TIMER:inst20|COUNT[9]                               ; TIMER:inst20|COUNT[11]             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.276 ns                 ;
; 1.260 ns                                ; TIMER:inst20|COUNT[4]                               ; TIMER:inst20|COUNT[6]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.276 ns                 ;
; 1.260 ns                                ; TIMER:inst20|COUNT[2]                               ; TIMER:inst20|COUNT[4]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.276 ns                 ;
; 1.262 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[4]                   ; ACC_CLK_GEN:inst60|count_10Khz[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.278 ns                 ;
; 1.263 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[6]                   ; ACC_CLK_GEN:inst60|count_10Khz[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.279 ns                 ;
; 1.264 ns                                ; SLCD:inst55|delay[2]                                ; SLCD:inst55|delay[4]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.280 ns                 ;
; 1.264 ns                                ; ACC_CLK_GEN:inst60|count_10hz[7]                    ; ACC_CLK_GEN:inst60|count_10hz[9]   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.280 ns                 ;
; 1.265 ns                                ; ACC_CLK_GEN:inst60|count_10hz[11]                   ; ACC_CLK_GEN:inst60|count_10hz[13]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.281 ns                 ;
; 1.267 ns                                ; ACC_CLK_GEN:inst60|count_10hz[12]                   ; ACC_CLK_GEN:inst60|count_10hz[14]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.283 ns                 ;
; 1.268 ns                                ; ACC_CLK_GEN:inst60|count_10hz[14]                   ; ACC_CLK_GEN:inst60|count_10hz[16]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.284 ns                 ;
; 1.269 ns                                ; SLCD:inst55|delay[4]                                ; SLCD:inst55|delay[6]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.285 ns                 ;
; 1.272 ns                                ; SLCD:inst55|state.CURPOS                            ; SLCD:inst55|LCD_E                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.288 ns                 ;
; 1.273 ns                                ; ACC_CLK_GEN:inst60|count_10hz[1]                    ; ACC_CLK_GEN:inst60|count_10hz[2]   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.289 ns                 ;
; 1.277 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[2]                   ; ACC_CLK_GEN:inst60|count_10Khz[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.293 ns                 ;
; 1.277 ns                                ; SLCD:inst55|count[4]                                ; SLCD:inst55|count[5]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.293 ns                 ;
; 1.281 ns                                ; TIMER:inst20|COUNT[7]                               ; TIMER:inst20|COUNT[8]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.297 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                    ;                                            ;                                            ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk2'                                                                                                                                                                                                                                              ;
+-----------------------------------------+-----------------------------------------------------+------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To                     ; From Clock                                 ; To Clock                                   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; SRAM:inst2|STATE.IDLE                               ; SRAM:inst2|STATE.IDLE  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.514 ns                                ; SRAM:inst2|STATE.IDLE                               ; SRAM:inst2|STATE.FETCH ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.530 ns                 ;
; 0.516 ns                                ; SRAM:inst2|WE                                       ; SRAM:inst2|STATE.IDLE  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.805 ns                                ; SRAM:inst2|STATE.FETCH                              ; SRAM:inst2|STATE.IDLE  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.942 ns                                ; SRAM:inst2|STATE.FETCH                              ; SRAM:inst2|ADDR[16]    ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.958 ns                 ;
; 0.942 ns                                ; SRAM:inst2|STATE.FETCH                              ; SRAM:inst2|WE          ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.958 ns                 ;
; 0.942 ns                                ; SRAM:inst2|STATE.FETCH                              ; SRAM:inst2|ADDR[17]    ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.958 ns                 ;
; 1.141 ns                                ; SRAM:inst2|STATE.FETCH                              ; SRAM:inst2|ADDR[12]    ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.157 ns                 ;
; 1.327 ns                                ; SCOMP:inst8|IR[1]                                   ; SRAM:inst2|ADDR[0]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.010 ns                  ; 1.317 ns                 ;
; 1.329 ns                                ; SCOMP:inst8|IR[1]                                   ; SRAM:inst2|ADDR[4]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.010 ns                  ; 1.319 ns                 ;
; 1.339 ns                                ; SCOMP:inst8|IR[1]                                   ; SRAM:inst2|ADDR[5]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.010 ns                  ; 1.329 ns                 ;
; 1.424 ns                                ; SRAM:inst2|STATE.FETCH                              ; SRAM:inst2|ADDR[1]     ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.005 ns                   ; 1.429 ns                 ;
; 1.424 ns                                ; SRAM:inst2|STATE.FETCH                              ; SRAM:inst2|ADDR[2]     ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.005 ns                   ; 1.429 ns                 ;
; 1.424 ns                                ; SRAM:inst2|STATE.FETCH                              ; SRAM:inst2|ADDR[6]     ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.005 ns                   ; 1.429 ns                 ;
; 1.424 ns                                ; SRAM:inst2|STATE.FETCH                              ; SRAM:inst2|ADDR[7]     ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.005 ns                   ; 1.429 ns                 ;
; 1.424 ns                                ; SRAM:inst2|STATE.FETCH                              ; SRAM:inst2|ADDR[9]     ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.005 ns                   ; 1.429 ns                 ;
; 1.424 ns                                ; SRAM:inst2|STATE.FETCH                              ; SRAM:inst2|ADDR[13]    ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.005 ns                   ; 1.429 ns                 ;
; 1.424 ns                                ; SRAM:inst2|STATE.FETCH                              ; SRAM:inst2|ADDR[14]    ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.005 ns                   ; 1.429 ns                 ;
; 1.437 ns                                ; SRAM:inst2|STATE.FETCH                              ; SRAM:inst2|ADDR[0]     ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.022 ns                   ; 1.459 ns                 ;
; 1.437 ns                                ; SRAM:inst2|STATE.FETCH                              ; SRAM:inst2|ADDR[3]     ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.022 ns                   ; 1.459 ns                 ;
; 1.437 ns                                ; SRAM:inst2|STATE.FETCH                              ; SRAM:inst2|ADDR[4]     ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.022 ns                   ; 1.459 ns                 ;
; 1.437 ns                                ; SRAM:inst2|STATE.FETCH                              ; SRAM:inst2|ADDR[5]     ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.022 ns                   ; 1.459 ns                 ;
; 1.437 ns                                ; SRAM:inst2|STATE.FETCH                              ; SRAM:inst2|ADDR[8]     ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.022 ns                   ; 1.459 ns                 ;
; 1.437 ns                                ; SRAM:inst2|STATE.FETCH                              ; SRAM:inst2|ADDR[10]    ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.022 ns                   ; 1.459 ns                 ;
; 1.437 ns                                ; SRAM:inst2|STATE.FETCH                              ; SRAM:inst2|ADDR[11]    ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.022 ns                   ; 1.459 ns                 ;
; 1.437 ns                                ; SRAM:inst2|STATE.FETCH                              ; SRAM:inst2|ADDR[15]    ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.022 ns                   ; 1.459 ns                 ;
; 1.521 ns                                ; SCOMP:inst8|IO_WRITE_INT                            ; SRAM:inst2|STATE.FETCH ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.016 ns                  ; 1.505 ns                 ;
; 1.574 ns                                ; SCOMP:inst8|IR[1]                                   ; SRAM:inst2|ADDR[10]    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.010 ns                  ; 1.564 ns                 ;
; 1.575 ns                                ; SCOMP:inst8|IR[1]                                   ; SRAM:inst2|ADDR[15]    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.010 ns                  ; 1.565 ns                 ;
; 1.578 ns                                ; SCOMP:inst8|IR[1]                                   ; SRAM:inst2|ADDR[3]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.010 ns                  ; 1.568 ns                 ;
; 1.582 ns                                ; SCOMP:inst8|IR[1]                                   ; SRAM:inst2|ADDR[11]    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.010 ns                  ; 1.572 ns                 ;
; 1.583 ns                                ; SCOMP:inst8|IR[1]                                   ; SRAM:inst2|ADDR[8]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.010 ns                  ; 1.573 ns                 ;
; 1.684 ns                                ; SCOMP:inst8|IO_WRITE_INT                            ; SRAM:inst2|STATE.IDLE  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.016 ns                  ; 1.668 ns                 ;
; 1.728 ns                                ; SCOMP:inst8|IR[0]                                   ; SRAM:inst2|ADDR[0]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.010 ns                  ; 1.718 ns                 ;
; 1.730 ns                                ; SCOMP:inst8|IR[0]                                   ; SRAM:inst2|ADDR[4]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.010 ns                  ; 1.720 ns                 ;
; 1.740 ns                                ; SCOMP:inst8|IR[0]                                   ; SRAM:inst2|ADDR[5]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.010 ns                  ; 1.730 ns                 ;
; 1.975 ns                                ; SCOMP:inst8|IR[0]                                   ; SRAM:inst2|ADDR[10]    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.010 ns                  ; 1.965 ns                 ;
; 1.976 ns                                ; SCOMP:inst8|IR[0]                                   ; SRAM:inst2|ADDR[15]    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.010 ns                  ; 1.966 ns                 ;
; 1.979 ns                                ; SCOMP:inst8|IR[0]                                   ; SRAM:inst2|ADDR[3]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.010 ns                  ; 1.969 ns                 ;
; 1.983 ns                                ; SCOMP:inst8|IR[0]                                   ; SRAM:inst2|ADDR[11]    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.010 ns                  ; 1.973 ns                 ;
; 1.984 ns                                ; SCOMP:inst8|IR[0]                                   ; SRAM:inst2|ADDR[8]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.010 ns                  ; 1.974 ns                 ;
; 1.998 ns                                ; SCOMP:inst8|IO_WRITE_INT                            ; SRAM:inst2|ADDR[0]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.010 ns                  ; 1.988 ns                 ;
; 2.000 ns                                ; SCOMP:inst8|IO_WRITE_INT                            ; SRAM:inst2|ADDR[4]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.010 ns                  ; 1.990 ns                 ;
; 2.010 ns                                ; SCOMP:inst8|IO_WRITE_INT                            ; SRAM:inst2|ADDR[5]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.010 ns                  ; 2.000 ns                 ;
; 2.052 ns                                ; SCOMP:inst8|IR[2]                                   ; SRAM:inst2|ADDR[0]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.010 ns                  ; 2.042 ns                 ;
; 2.054 ns                                ; SCOMP:inst8|IR[2]                                   ; SRAM:inst2|ADDR[4]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.010 ns                  ; 2.044 ns                 ;
; 2.064 ns                                ; SCOMP:inst8|IR[2]                                   ; SRAM:inst2|ADDR[5]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.010 ns                  ; 2.054 ns                 ;
; 2.083 ns                                ; SCOMP:inst8|AC[7]                                   ; SRAM:inst2|ADDR[7]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.010 ns                  ; 2.073 ns                 ;
; 2.091 ns                                ; SCOMP:inst8|AC[8]                                   ; SRAM:inst2|ADDR[8]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.010 ns                  ; 2.081 ns                 ;
; 2.245 ns                                ; SCOMP:inst8|IO_WRITE_INT                            ; SRAM:inst2|ADDR[10]    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.010 ns                  ; 2.235 ns                 ;
; 2.246 ns                                ; SCOMP:inst8|IO_WRITE_INT                            ; SRAM:inst2|ADDR[15]    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.010 ns                  ; 2.236 ns                 ;
; 2.249 ns                                ; SCOMP:inst8|IO_WRITE_INT                            ; SRAM:inst2|ADDR[3]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.010 ns                  ; 2.239 ns                 ;
; 2.253 ns                                ; SCOMP:inst8|IO_WRITE_INT                            ; SRAM:inst2|ADDR[11]    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.010 ns                  ; 2.243 ns                 ;
; 2.254 ns                                ; SCOMP:inst8|IO_WRITE_INT                            ; SRAM:inst2|ADDR[8]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.010 ns                  ; 2.244 ns                 ;
; 2.277 ns                                ; SCOMP:inst8|IR[1]                                   ; SRAM:inst2|ADDR[7]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.027 ns                  ; 2.250 ns                 ;
; 2.283 ns                                ; SCOMP:inst8|IR[1]                                   ; SRAM:inst2|ADDR[6]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.027 ns                  ; 2.256 ns                 ;
; 2.299 ns                                ; SCOMP:inst8|IR[2]                                   ; SRAM:inst2|ADDR[10]    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.010 ns                  ; 2.289 ns                 ;
; 2.300 ns                                ; SCOMP:inst8|IR[2]                                   ; SRAM:inst2|ADDR[15]    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.010 ns                  ; 2.290 ns                 ;
; 2.303 ns                                ; SCOMP:inst8|IR[2]                                   ; SRAM:inst2|ADDR[3]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.010 ns                  ; 2.293 ns                 ;
; 2.307 ns                                ; SCOMP:inst8|IR[2]                                   ; SRAM:inst2|ADDR[11]    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.010 ns                  ; 2.297 ns                 ;
; 2.308 ns                                ; SCOMP:inst8|IR[2]                                   ; SRAM:inst2|ADDR[8]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.010 ns                  ; 2.298 ns                 ;
; 2.388 ns                                ; SCOMP:inst8|IO_WRITE_INT                            ; SRAM:inst2|ADDR[14]    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.027 ns                  ; 2.361 ns                 ;
; 2.409 ns                                ; SCOMP:inst8|AC[9]                                   ; SRAM:inst2|ADDR[9]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.038 ns                  ; 2.371 ns                 ;
; 2.419 ns                                ; SCOMP:inst8|IR[3]                                   ; SRAM:inst2|ADDR[0]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.010 ns                  ; 2.409 ns                 ;
; 2.421 ns                                ; SCOMP:inst8|IR[3]                                   ; SRAM:inst2|ADDR[4]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.010 ns                  ; 2.411 ns                 ;
; 2.427 ns                                ; SCOMP:inst8|IR[1]                                   ; SRAM:inst2|ADDR[9]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.027 ns                  ; 2.400 ns                 ;
; 2.428 ns                                ; SCOMP:inst8|IR[1]                                   ; SRAM:inst2|ADDR[14]    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.027 ns                  ; 2.401 ns                 ;
; 2.431 ns                                ; SCOMP:inst8|IR[3]                                   ; SRAM:inst2|ADDR[5]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.010 ns                  ; 2.421 ns                 ;
; 2.433 ns                                ; SCOMP:inst8|IR[1]                                   ; SRAM:inst2|ADDR[1]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.027 ns                  ; 2.406 ns                 ;
; 2.433 ns                                ; SCOMP:inst8|IR[1]                                   ; SRAM:inst2|ADDR[13]    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.027 ns                  ; 2.406 ns                 ;
; 2.434 ns                                ; SCOMP:inst8|IR[1]                                   ; SRAM:inst2|ADDR[2]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.027 ns                  ; 2.407 ns                 ;
; 2.463 ns                                ; SCOMP:inst8|IR[1]                                   ; SRAM:inst2|ADDR[12]    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.016 ns                  ; 2.447 ns                 ;
; 2.584 ns                                ; SCOMP:inst8|AC[13]                                  ; SRAM:inst2|ADDR[13]    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.020 ns                  ; 2.564 ns                 ;
; 2.629 ns                                ; SCOMP:inst8|IO_WRITE_INT                            ; SRAM:inst2|ADDR[7]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.027 ns                  ; 2.602 ns                 ;
; 2.646 ns                                ; SCOMP:inst8|IR[4]                                   ; SRAM:inst2|ADDR[0]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.010 ns                  ; 2.636 ns                 ;
; 2.648 ns                                ; SCOMP:inst8|IR[4]                                   ; SRAM:inst2|ADDR[4]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.010 ns                  ; 2.638 ns                 ;
; 2.658 ns                                ; SCOMP:inst8|AC[2]                                   ; SRAM:inst2|ADDR[2]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.030 ns                  ; 2.628 ns                 ;
; 2.658 ns                                ; SCOMP:inst8|IR[4]                                   ; SRAM:inst2|ADDR[5]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.010 ns                  ; 2.648 ns                 ;
; 2.666 ns                                ; SCOMP:inst8|IR[3]                                   ; SRAM:inst2|ADDR[10]    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.010 ns                  ; 2.656 ns                 ;
; 2.667 ns                                ; SCOMP:inst8|IR[3]                                   ; SRAM:inst2|ADDR[15]    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.010 ns                  ; 2.657 ns                 ;
; 2.670 ns                                ; SCOMP:inst8|IR[3]                                   ; SRAM:inst2|ADDR[3]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.010 ns                  ; 2.660 ns                 ;
; 2.674 ns                                ; SCOMP:inst8|IR[3]                                   ; SRAM:inst2|ADDR[11]    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.010 ns                  ; 2.664 ns                 ;
; 2.675 ns                                ; SCOMP:inst8|IR[3]                                   ; SRAM:inst2|ADDR[8]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.010 ns                  ; 2.665 ns                 ;
; 2.678 ns                                ; SCOMP:inst8|IR[0]                                   ; SRAM:inst2|ADDR[7]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.027 ns                  ; 2.651 ns                 ;
; 2.678 ns                                ; SCOMP:inst8|IO_WRITE_INT                            ; SRAM:inst2|ADDR[9]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.027 ns                  ; 2.651 ns                 ;
; 2.684 ns                                ; SCOMP:inst8|IR[0]                                   ; SRAM:inst2|ADDR[6]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.027 ns                  ; 2.657 ns                 ;
; 2.723 ns                                ; SCOMP:inst8|IO_WRITE_INT                            ; SRAM:inst2|ADDR[13]    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.027 ns                  ; 2.696 ns                 ;
; 2.752 ns                                ; SCOMP:inst8|AC[14]                                  ; SRAM:inst2|ADDR[14]    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.020 ns                  ; 2.732 ns                 ;
; 2.792 ns                                ; SCOMP:inst8|IO_WRITE_INT                            ; SRAM:inst2|ADDR[6]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.027 ns                  ; 2.765 ns                 ;
; 2.795 ns                                ; SCOMP:inst8|AC[11]                                  ; SRAM:inst2|ADDR[11]    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.004 ns                  ; 2.791 ns                 ;
; 2.828 ns                                ; SCOMP:inst8|IR[0]                                   ; SRAM:inst2|ADDR[9]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.027 ns                  ; 2.801 ns                 ;
; 2.829 ns                                ; SCOMP:inst8|IR[0]                                   ; SRAM:inst2|ADDR[14]    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.027 ns                  ; 2.802 ns                 ;
; 2.834 ns                                ; SCOMP:inst8|IR[0]                                   ; SRAM:inst2|ADDR[1]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.027 ns                  ; 2.807 ns                 ;
; 2.834 ns                                ; SCOMP:inst8|IR[0]                                   ; SRAM:inst2|ADDR[13]    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.027 ns                  ; 2.807 ns                 ;
; 2.835 ns                                ; SCOMP:inst8|IR[0]                                   ; SRAM:inst2|ADDR[2]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.027 ns                  ; 2.808 ns                 ;
; 2.842 ns                                ; SCOMP:inst8|AC[12]                                  ; SRAM:inst2|ADDR[12]    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.010 ns                  ; 2.832 ns                 ;
; 2.848 ns                                ; SCOMP:inst8|IO_WRITE_INT                            ; SRAM:inst2|ADDR[1]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.027 ns                  ; 2.821 ns                 ;
; 2.864 ns                                ; SCOMP:inst8|IR[0]                                   ; SRAM:inst2|ADDR[12]    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.016 ns                  ; 2.848 ns                 ;
; 2.893 ns                                ; SCOMP:inst8|IR[4]                                   ; SRAM:inst2|ADDR[10]    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.010 ns                  ; 2.883 ns                 ;
; 2.894 ns                                ; SCOMP:inst8|AC[1]                                   ; SRAM:inst2|ADDR[1]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.038 ns                  ; 2.856 ns                 ;
; 2.894 ns                                ; SCOMP:inst8|IR[4]                                   ; SRAM:inst2|ADDR[15]    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.010 ns                  ; 2.884 ns                 ;
; 2.897 ns                                ; SCOMP:inst8|IR[4]                                   ; SRAM:inst2|ADDR[3]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.010 ns                  ; 2.887 ns                 ;
; 2.901 ns                                ; SCOMP:inst8|IR[4]                                   ; SRAM:inst2|ADDR[11]    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.010 ns                  ; 2.891 ns                 ;
; 2.902 ns                                ; SCOMP:inst8|IR[4]                                   ; SRAM:inst2|ADDR[8]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.010 ns                  ; 2.892 ns                 ;
; 2.967 ns                                ; SCOMP:inst8|AC[3]                                   ; SRAM:inst2|ADDR[3]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.003 ns                  ; 2.964 ns                 ;
; 2.969 ns                                ; SCOMP:inst8|AC[10]                                  ; SRAM:inst2|ADDR[10]    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.004 ns                  ; 2.965 ns                 ;
; 2.974 ns                                ; SCOMP:inst8|AC[6]                                   ; SRAM:inst2|ADDR[6]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.021 ns                  ; 2.953 ns                 ;
; 2.989 ns                                ; SCOMP:inst8|IO_WRITE_INT                            ; SRAM:inst2|ADDR[2]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.027 ns                  ; 2.962 ns                 ;
; 2.995 ns                                ; SCOMP:inst8|IR[6]                                   ; SRAM:inst2|ADDR[15]    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.010 ns                  ; 2.985 ns                 ;
; 2.997 ns                                ; SCOMP:inst8|IR[7]                                   ; SRAM:inst2|ADDR[0]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.010 ns                  ; 2.987 ns                 ;
; 2.999 ns                                ; SCOMP:inst8|IR[7]                                   ; SRAM:inst2|ADDR[4]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.010 ns                  ; 2.989 ns                 ;
; 3.002 ns                                ; SCOMP:inst8|IR[2]                                   ; SRAM:inst2|ADDR[7]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.027 ns                  ; 2.975 ns                 ;
; 3.008 ns                                ; SCOMP:inst8|IR[2]                                   ; SRAM:inst2|ADDR[6]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.027 ns                  ; 2.981 ns                 ;
; 3.009 ns                                ; SCOMP:inst8|IR[7]                                   ; SRAM:inst2|ADDR[5]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.010 ns                  ; 2.999 ns                 ;
; 3.107 ns                                ; SCOMP:inst8|IR[6]                                   ; SRAM:inst2|ADDR[9]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.027 ns                  ; 3.080 ns                 ;
; 3.114 ns                                ; TIMER:inst20|COUNT[10]                              ; SRAM:inst2|ADDR[10]    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -2.392 ns                  ; 0.722 ns                 ;
; 3.118 ns                                ; SCOMP:inst8|IR[6]                                   ; SRAM:inst2|ADDR[6]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.027 ns                  ; 3.091 ns                 ;
; 3.134 ns                                ; SCOMP:inst8|IO_WRITE_INT                            ; SRAM:inst2|ADDR[12]    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.016 ns                  ; 3.118 ns                 ;
; 3.135 ns                                ; SCOMP:inst8|IR[5]                                   ; SRAM:inst2|ADDR[0]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.010 ns                  ; 3.125 ns                 ;
; 3.136 ns                                ; SCOMP:inst8|IR[5]                                   ; SRAM:inst2|ADDR[15]    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.010 ns                  ; 3.126 ns                 ;
; 3.137 ns                                ; SCOMP:inst8|IR[5]                                   ; SRAM:inst2|ADDR[4]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.010 ns                  ; 3.127 ns                 ;
; 3.147 ns                                ; SCOMP:inst8|IR[5]                                   ; SRAM:inst2|ADDR[5]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.010 ns                  ; 3.137 ns                 ;
; 3.152 ns                                ; SCOMP:inst8|IR[2]                                   ; SRAM:inst2|ADDR[9]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.027 ns                  ; 3.125 ns                 ;
; 3.153 ns                                ; SCOMP:inst8|IR[2]                                   ; SRAM:inst2|ADDR[14]    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.027 ns                  ; 3.126 ns                 ;
; 3.158 ns                                ; SCOMP:inst8|IR[2]                                   ; SRAM:inst2|ADDR[1]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.027 ns                  ; 3.131 ns                 ;
; 3.158 ns                                ; SCOMP:inst8|IR[2]                                   ; SRAM:inst2|ADDR[13]    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.027 ns                  ; 3.131 ns                 ;
; 3.159 ns                                ; SCOMP:inst8|IR[2]                                   ; SRAM:inst2|ADDR[2]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.027 ns                  ; 3.132 ns                 ;
; 3.188 ns                                ; SCOMP:inst8|IR[2]                                   ; SRAM:inst2|ADDR[12]    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.016 ns                  ; 3.172 ns                 ;
; 3.244 ns                                ; SCOMP:inst8|IR[7]                                   ; SRAM:inst2|ADDR[10]    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.010 ns                  ; 3.234 ns                 ;
; 3.245 ns                                ; SCOMP:inst8|IR[7]                                   ; SRAM:inst2|ADDR[15]    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.010 ns                  ; 3.235 ns                 ;
; 3.248 ns                                ; SCOMP:inst8|IR[7]                                   ; SRAM:inst2|ADDR[3]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.010 ns                  ; 3.238 ns                 ;
; 3.248 ns                                ; SCOMP:inst8|IR[5]                                   ; SRAM:inst2|ADDR[9]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.027 ns                  ; 3.221 ns                 ;
; 3.252 ns                                ; SCOMP:inst8|IR[7]                                   ; SRAM:inst2|ADDR[11]    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.010 ns                  ; 3.242 ns                 ;
; 3.253 ns                                ; SCOMP:inst8|IR[7]                                   ; SRAM:inst2|ADDR[8]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.010 ns                  ; 3.243 ns                 ;
; 3.257 ns                                ; TIMER:inst20|COUNT[5]                               ; SRAM:inst2|ADDR[5]     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -2.392 ns                  ; 0.865 ns                 ;
; 3.259 ns                                ; SCOMP:inst8|IR[5]                                   ; SRAM:inst2|ADDR[6]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.027 ns                  ; 3.232 ns                 ;
; 3.260 ns                                ; TIMER:inst20|COUNT[4]                               ; SRAM:inst2|ADDR[4]     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -2.392 ns                  ; 0.868 ns                 ;
; 3.261 ns                                ; SCOMP:inst8|IR[6]                                   ; SRAM:inst2|ADDR[13]    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.027 ns                  ; 3.234 ns                 ;
; 3.320 ns                                ; SCOMP:inst8|AC[15]                                  ; SRAM:inst2|ADDR[15]    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.007 ns                   ; 3.327 ns                 ;
; 3.369 ns                                ; SCOMP:inst8|IR[3]                                   ; SRAM:inst2|ADDR[7]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.027 ns                  ; 3.342 ns                 ;
; 3.375 ns                                ; SCOMP:inst8|IR[3]                                   ; SRAM:inst2|ADDR[6]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.027 ns                  ; 3.348 ns                 ;
; 3.382 ns                                ; SCOMP:inst8|IR[5]                                   ; SRAM:inst2|ADDR[10]    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.010 ns                  ; 3.372 ns                 ;
; 3.386 ns                                ; SCOMP:inst8|IR[5]                                   ; SRAM:inst2|ADDR[3]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.010 ns                  ; 3.376 ns                 ;
; 3.386 ns                                ; SCOMP:inst8|IR[4]                                   ; SRAM:inst2|ADDR[9]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.027 ns                  ; 3.359 ns                 ;
; 3.390 ns                                ; SCOMP:inst8|IR[5]                                   ; SRAM:inst2|ADDR[11]    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.010 ns                  ; 3.380 ns                 ;
; 3.391 ns                                ; SCOMP:inst8|IR[5]                                   ; SRAM:inst2|ADDR[8]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.010 ns                  ; 3.381 ns                 ;
; 3.395 ns                                ; SCOMP:inst8|IR[4]                                   ; SRAM:inst2|ADDR[6]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.027 ns                  ; 3.368 ns                 ;
; 3.402 ns                                ; TIMER:inst20|COUNT[0]                               ; SRAM:inst2|ADDR[0]     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -2.392 ns                  ; 1.010 ns                 ;
; 3.402 ns                                ; SCOMP:inst8|IR[5]                                   ; SRAM:inst2|ADDR[13]    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.027 ns                  ; 3.375 ns                 ;
; 3.434 ns                                ; TIMER:inst20|COUNT[3]                               ; SRAM:inst2|ADDR[3]     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -2.392 ns                  ; 1.042 ns                 ;
; 3.437 ns                                ; TIMER:inst20|COUNT[1]                               ; SRAM:inst2|ADDR[1]     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -2.409 ns                  ; 1.028 ns                 ;
; 3.440 ns                                ; TIMER:inst20|COUNT[8]                               ; SRAM:inst2|ADDR[8]     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -2.392 ns                  ; 1.048 ns                 ;
; 3.442 ns                                ; SCOMP:inst8|IO_CYCLE                                ; SRAM:inst2|ADDR[15]    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.010 ns                  ; 3.432 ns                 ;
; 3.462 ns                                ; TIMER:inst20|COUNT[6]                               ; SRAM:inst2|ADDR[6]     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -2.409 ns                  ; 1.053 ns                 ;
; 3.465 ns                                ; TIMER:inst20|COUNT[12]                              ; SRAM:inst2|ADDR[12]    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -2.398 ns                  ; 1.067 ns                 ;
; 3.511 ns                                ; SCOMP:inst8|IR[6]                                   ; SRAM:inst2|ADDR[14]    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.027 ns                  ; 3.484 ns                 ;
; 3.519 ns                                ; SCOMP:inst8|IR[3]                                   ; SRAM:inst2|ADDR[9]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.027 ns                  ; 3.492 ns                 ;
; 3.520 ns                                ; SCOMP:inst8|IR[3]                                   ; SRAM:inst2|ADDR[14]    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.027 ns                  ; 3.493 ns                 ;
; 3.525 ns                                ; SCOMP:inst8|IR[3]                                   ; SRAM:inst2|ADDR[1]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.027 ns                  ; 3.498 ns                 ;
; 3.525 ns                                ; SCOMP:inst8|IR[3]                                   ; SRAM:inst2|ADDR[13]    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.027 ns                  ; 3.498 ns                 ;
; 3.526 ns                                ; SCOMP:inst8|IR[3]                                   ; SRAM:inst2|ADDR[2]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.027 ns                  ; 3.499 ns                 ;
; 3.532 ns                                ; SCOMP:inst8|IR[7]                                   ; SRAM:inst2|ADDR[9]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.027 ns                  ; 3.505 ns                 ;
; 3.538 ns                                ; SCOMP:inst8|IR[4]                                   ; SRAM:inst2|ADDR[13]    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.027 ns                  ; 3.511 ns                 ;
; 3.543 ns                                ; SCOMP:inst8|IR[7]                                   ; SRAM:inst2|ADDR[6]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.027 ns                  ; 3.516 ns                 ;
; 3.554 ns                                ; SCOMP:inst8|IO_CYCLE                                ; SRAM:inst2|ADDR[9]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.027 ns                  ; 3.527 ns                 ;
; 3.555 ns                                ; SCOMP:inst8|IR[3]                                   ; SRAM:inst2|ADDR[12]    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.016 ns                  ; 3.539 ns                 ;
; 3.564 ns                                ; TIMER:inst20|COUNT[13]                              ; SRAM:inst2|ADDR[13]    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -2.409 ns                  ; 1.155 ns                 ;
; 3.565 ns                                ; SCOMP:inst8|IO_CYCLE                                ; SRAM:inst2|ADDR[6]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.027 ns                  ; 3.538 ns                 ;
; 3.566 ns                                ; TIMER:inst20|COUNT[2]                               ; SRAM:inst2|ADDR[2]     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -2.409 ns                  ; 1.157 ns                 ;
; 3.566 ns                                ; TIMER:inst20|COUNT[9]                               ; SRAM:inst2|ADDR[9]     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -2.409 ns                  ; 1.157 ns                 ;
; 3.596 ns                                ; SCOMP:inst8|IR[4]                                   ; SRAM:inst2|ADDR[7]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.027 ns                  ; 3.569 ns                 ;
; 3.618 ns                                ; SCOMP:inst8|IR[6]                                   ; SRAM:inst2|ADDR[0]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.010 ns                  ; 3.608 ns                 ;
; 3.620 ns                                ; SCOMP:inst8|IR[6]                                   ; SRAM:inst2|ADDR[4]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.010 ns                  ; 3.610 ns                 ;
; 3.621 ns                                ; SCOMP:inst8|IO_CYCLE                                ; SRAM:inst2|ADDR[0]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.010 ns                  ; 3.611 ns                 ;
; 3.623 ns                                ; SCOMP:inst8|IO_CYCLE                                ; SRAM:inst2|ADDR[4]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.010 ns                  ; 3.613 ns                 ;
; 3.630 ns                                ; SCOMP:inst8|IR[6]                                   ; SRAM:inst2|ADDR[5]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.010 ns                  ; 3.620 ns                 ;
; 3.633 ns                                ; SCOMP:inst8|IO_CYCLE                                ; SRAM:inst2|ADDR[5]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.010 ns                  ; 3.623 ns                 ;
; 3.652 ns                                ; SCOMP:inst8|IR[5]                                   ; SRAM:inst2|ADDR[14]    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.027 ns                  ; 3.625 ns                 ;
; 3.676 ns                                ; TIMER:inst20|COUNT[11]                              ; SRAM:inst2|ADDR[11]    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -2.392 ns                  ; 1.284 ns                 ;
; 3.686 ns                                ; SCOMP:inst8|IR[7]                                   ; SRAM:inst2|ADDR[13]    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.027 ns                  ; 3.659 ns                 ;
; 3.692 ns                                ; TIMER:inst20|COUNT[15]                              ; SRAM:inst2|ADDR[15]    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -2.392 ns                  ; 1.300 ns                 ;
; 3.708 ns                                ; SCOMP:inst8|IO_CYCLE                                ; SRAM:inst2|ADDR[13]    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.027 ns                  ; 3.681 ns                 ;
; 3.747 ns                                ; SCOMP:inst8|IR[4]                                   ; SRAM:inst2|ADDR[14]    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.027 ns                  ; 3.720 ns                 ;
; 3.752 ns                                ; SCOMP:inst8|IR[4]                                   ; SRAM:inst2|ADDR[1]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.027 ns                  ; 3.725 ns                 ;
; 3.753 ns                                ; SCOMP:inst8|IR[4]                                   ; SRAM:inst2|ADDR[2]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.027 ns                  ; 3.726 ns                 ;
; 3.766 ns                                ; TIMER:inst20|COUNT[7]                               ; SRAM:inst2|ADDR[7]     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -2.409 ns                  ; 1.357 ns                 ;
; 3.782 ns                                ; SCOMP:inst8|IR[4]                                   ; SRAM:inst2|ADDR[12]    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.016 ns                  ; 3.766 ns                 ;
; 3.823 ns                                ; TIMER:inst20|COUNT[14]                              ; SRAM:inst2|ADDR[14]    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -2.409 ns                  ; 1.414 ns                 ;
; 3.859 ns                                ; SCOMP:inst8|AC[4]                                   ; SRAM:inst2|ADDR[4]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.003 ns                  ; 3.856 ns                 ;
; 3.865 ns                                ; SCOMP:inst8|IR[6]                                   ; SRAM:inst2|ADDR[10]    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.010 ns                  ; 3.855 ns                 ;
; 3.868 ns                                ; SCOMP:inst8|IO_CYCLE                                ; SRAM:inst2|ADDR[10]    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.010 ns                  ; 3.858 ns                 ;
; 3.869 ns                                ; SCOMP:inst8|IR[6]                                   ; SRAM:inst2|ADDR[3]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.010 ns                  ; 3.859 ns                 ;
; 3.872 ns                                ; SCOMP:inst8|IO_CYCLE                                ; SRAM:inst2|ADDR[3]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.010 ns                  ; 3.862 ns                 ;
; 3.873 ns                                ; SCOMP:inst8|IR[6]                                   ; SRAM:inst2|ADDR[11]    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.010 ns                  ; 3.863 ns                 ;
; 3.874 ns                                ; SCOMP:inst8|IR[6]                                   ; SRAM:inst2|ADDR[8]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.010 ns                  ; 3.864 ns                 ;
; 3.876 ns                                ; SCOMP:inst8|IO_CYCLE                                ; SRAM:inst2|ADDR[11]    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.010 ns                  ; 3.866 ns                 ;
; 3.877 ns                                ; SCOMP:inst8|IO_CYCLE                                ; SRAM:inst2|ADDR[8]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.010 ns                  ; 3.867 ns                 ;
; 3.893 ns                                ; SCOMP:inst8|IR[6]                                   ; SRAM:inst2|ADDR[1]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.027 ns                  ; 3.866 ns                 ;
; 3.936 ns                                ; SCOMP:inst8|IR[7]                                   ; SRAM:inst2|ADDR[14]    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.027 ns                  ; 3.909 ns                 ;
; 3.947 ns                                ; SCOMP:inst8|IR[7]                                   ; SRAM:inst2|ADDR[7]     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.027 ns                  ; 3.920 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                        ;                                            ;                                            ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'altpll1:inst11|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                       ; To                                                                                                                                                         ; From Clock                                   ; To Clock                                     ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                                               ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.wait_for_tick                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.wait_for_tick                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_start_bit                                                                                               ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_start_bit                                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[0]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[0]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[2]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[2]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[1]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[1]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[4]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[4]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[5]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[5]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[0]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_start_bit                                                                                             ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_start_bit                                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[1]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[1]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a0                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a0                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a1                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a1                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a3                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a3                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[1]                                                                                                          ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[1]                                                                                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0]                                                                                                          ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0]                                                                                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                              ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                              ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_bit                                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_bit                                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[5]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[5]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[6]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[6]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[3]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[3]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[4]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[4]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[2]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[2]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[0]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[0]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[1]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[1]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.512 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe17a[3]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[3]   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.528 ns                 ;
; 0.516 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe17a[0]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[0]   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.517 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe20a[6] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[6] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.522 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.524 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a0                     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.526 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.527 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.528 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.528 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.528 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.532 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0]                                                                                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.548 ns                 ;
; 0.532 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.548 ns                 ;
; 0.534 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[0]                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|parity9                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.535 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[1]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.536 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[6]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|delayed_wrptr_g[6]                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.552 ns                 ;
; 0.537 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[5]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdptr_g[5]                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.553 ns                 ;
; 0.540 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[4]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdptr_g[4]                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.556 ns                 ;
; 0.541 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.557 ns                 ;
; 0.542 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[1]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.558 ns                 ;
; 0.544 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[2]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a0                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.560 ns                 ;
; 0.545 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[5]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a1                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.561 ns                 ;
; 0.545 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                              ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                       ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.561 ns                 ;
; 0.545 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[5]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|delayed_wrptr_g[5]                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.561 ns                 ;
; 0.548 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[4]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[6]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.564 ns                 ;
; 0.551 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[4]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[5]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.567 ns                 ;
; 0.552 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[0]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.568 ns                 ;
; 0.553 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a3                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.569 ns                 ;
; 0.553 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.569 ns                 ;
; 0.559 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.575 ns                 ;
; 0.564 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                         ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_in_ack                                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.580 ns                 ;
; 0.564 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.580 ns                 ;
; 0.565 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdptr_g[2]                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.581 ns                 ;
; 0.565 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.581 ns                 ;
; 0.565 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.581 ns                 ;
; 0.568 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[4]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.584 ns                 ;
; 0.573 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[5]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.589 ns                 ;
; 0.574 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.590 ns                 ;
; 0.595 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.611 ns                 ;
; 0.600 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.616 ns                 ;
; 0.605 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.621 ns                 ;
; 0.607 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.623 ns                 ;
; 0.611 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.627 ns                 ;
; 0.611 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.627 ns                 ;
; 0.611 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.627 ns                 ;
; 0.650 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a1                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|parity11                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.666 ns                 ;
; 0.653 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a0                     ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|parity5                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.669 ns                 ;
; 0.655 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.656 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.656 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe17a[4]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[4]   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.661 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe17a[2]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[2]   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.677 ns                 ;
; 0.661 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe20a[2] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[2] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.677 ns                 ;
; 0.664 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[1]                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|parity9                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.680 ns                 ;
; 0.680 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe20a[5] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[5] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.696 ns                 ;
; 0.682 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.698 ns                 ;
; 0.691 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[1]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.707 ns                 ;
; 0.694 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a0                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[0]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.710 ns                 ;
; 0.705 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe20a[3] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[3] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.020 ns                   ; 0.725 ns                 ;
; 0.718 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[2]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[3]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.734 ns                 ;
; 0.720 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.wait_for_tick                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_start_bit                                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.736 ns                 ;
; 0.720 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[1]                                                                                                          ; UART_INTERFACE:inst1|UART:inst2|uart_rx_bit                                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.736 ns                 ;
; 0.728 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|parity5                           ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.744 ns                 ;
; 0.732 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|parity11                         ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[0]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.747 ns                 ;
; 0.733 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|parity11                         ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[1]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.748 ns                 ;
; 0.743 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[2]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[4]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.760 ns                 ;
; 0.784 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[1]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.800 ns                 ;
; 0.794 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a1                     ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|parity5                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.810 ns                 ;
; 0.795 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.798 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.814 ns                 ;
; 0.798 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[1]                                                                                                          ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0]                                                                                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.814 ns                 ;
; 0.800 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.816 ns                 ;
; 0.801 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_start_bit                                                                                               ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.801 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|parity5                           ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.803 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.819 ns                 ;
; 0.804 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[1]                                                                                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.820 ns                 ;
; 0.804 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe20a[4] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[4] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.820 ns                 ;
; 0.809 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[1]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.816 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.832 ns                 ;
; 0.817 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a3                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[0]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.833 ns                 ;
; 0.820 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a3                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.836 ns                 ;
; 0.824 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[0]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[2]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.840 ns                 ;
; 0.825 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[4]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a1                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.841 ns                 ;
; 0.826 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[0]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a0                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.842 ns                 ;
; 0.829 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.845 ns                 ;
; 0.831 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.847 ns                 ;
; 0.831 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                         ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_in_ack                                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.847 ns                 ;
; 0.832 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a0                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a1                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.848 ns                 ;
; 0.832 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0]                                                                                                          ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[1]                                                                                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.848 ns                 ;
; 0.832 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.848 ns                 ;
; 0.833 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                         ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_in_ack                                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.849 ns                 ;
; 0.834 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.850 ns                 ;
; 0.837 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a0                     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.853 ns                 ;
; 0.844 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[6]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a1                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.860 ns                 ;
; 0.852 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.868 ns                 ;
; 0.856 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                              ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.872 ns                 ;
; 0.857 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[1]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.873 ns                 ;
; 0.857 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|parity9                         ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a1                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.873 ns                 ;
; 0.858 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|parity9                         ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a0                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.874 ns                 ;
; 0.859 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[1]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.875 ns                 ;
; 0.859 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[1]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[2]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.875 ns                 ;
; 0.860 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[1]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a0                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.876 ns                 ;
; 0.862 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.878 ns                 ;
; 0.866 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                         ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.wait_for_tick                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.882 ns                 ;
; 0.868 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a1                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[0]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.884 ns                 ;
; 0.876 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[2]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.892 ns                 ;
; 0.879 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_bit                                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                       ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.013 ns                   ; 0.892 ns                 ;
; 0.882 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[1]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.898 ns                 ;
; 0.883 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdptr_g[3]                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.898 ns                 ;
; 0.888 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg2     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.039 ns                   ; 0.927 ns                 ;
; 0.891 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg7     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.039 ns                   ; 0.930 ns                 ;
; 0.892 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg0     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.039 ns                   ; 0.931 ns                 ;
; 0.893 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg6     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.039 ns                   ; 0.932 ns                 ;
; 0.894 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg5     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.039 ns                   ; 0.933 ns                 ;
; 0.898 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg1     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.039 ns                   ; 0.937 ns                 ;
; 0.899 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg4     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.039 ns                   ; 0.938 ns                 ;
; 0.910 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg2      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.066 ns                   ; 0.976 ns                 ;
; 0.910 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg3     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.039 ns                   ; 0.949 ns                 ;
; 0.919 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdptr_g[3]                                                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.935 ns                 ;
; 0.924 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[4] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.940 ns                 ;
; 0.930 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg0      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.066 ns                   ; 0.996 ns                 ;
; 0.934 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[6] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.950 ns                 ;
; 0.937 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.066 ns                   ; 1.003 ns                 ;
; 0.949 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[5]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.965 ns                 ;
; 0.949 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.965 ns                 ;
; 0.950 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.966 ns                 ;
; 0.950 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                              ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.966 ns                 ;
; 0.951 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[5]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.966 ns                 ;
; 0.952 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.968 ns                 ;
; 0.960 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                         ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.976 ns                 ;
; 0.968 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a1                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.984 ns                 ;
; 0.977 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a0                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|parity11                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.994 ns                 ;
; 0.979 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0]                                                                                                          ; UART_INTERFACE:inst1|UART:inst2|uart_rx_bit                                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.995 ns                 ;
; 0.981 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[1] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.997 ns                 ;
; 0.994 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a0                     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.010 ns                 ;
; 1.007 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[3]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|delayed_wrptr_g[3]                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 1.019 ns                 ;
; 1.008 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg1      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.066 ns                   ; 1.074 ns                 ;
; 1.010 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.026 ns                 ;
; 1.012 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_start_bit                                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.028 ns                 ;
; 1.013 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.013 ns                   ; 1.026 ns                 ;
; 1.022 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.038 ns                 ;
; 1.032 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[0]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.048 ns                 ;
; 1.033 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[0]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[1]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.049 ns                 ;
; 1.033 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.049 ns                 ;
; 1.037 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[2]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 1.052 ns                 ;
; 1.055 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_bit                                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.013 ns                   ; 1.068 ns                 ;
; 1.071 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.087 ns                 ;
; 1.072 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                              ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.088 ns                 ;
; 1.079 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe20a[0] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[0] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.095 ns                 ;
; 1.081 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[4]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.097 ns                 ;
; 1.082 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[3]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a0                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.098 ns                 ;
; 1.083 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.099 ns                 ;
; 1.085 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|parity9                         ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.101 ns                 ;
; 1.090 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdptr_g[0]                                                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.106 ns                 ;
; 1.095 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe17a[1]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[1]   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.021 ns                   ; 1.116 ns                 ;
; 1.099 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[5]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 1.114 ns                 ;
; 1.103 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[5]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a1                     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.119 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                        ;                                                                                                                                                            ;                                              ;                                              ;                            ;                            ;                          ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+------------+----------+-------------------------------------------------------------------------+----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From     ; To                                                                      ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+----------+-------------------------------------------------------------------------+----------+
; N/A                                     ; None                                                ; 11.197 ns  ; KEY[0]   ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 11.197 ns  ; KEY[0]   ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 11.197 ns  ; KEY[0]   ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 11.197 ns  ; KEY[0]   ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 11.197 ns  ; KEY[0]   ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 11.197 ns  ; KEY[0]   ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 11.197 ns  ; KEY[0]   ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 11.197 ns  ; KEY[0]   ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 10.744 ns  ; KEY[0]   ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                        ; CLOCK_27 ;
; N/A                                     ; None                                                ; 10.525 ns  ; KEY[0]   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                            ; CLOCK_27 ;
; N/A                                     ; None                                                ; 10.420 ns  ; KEY[0]   ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise ; CLOCK_27 ;
; N/A                                     ; None                                                ; 10.338 ns  ; KEY[0]   ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                        ; CLOCK_27 ;
; N/A                                     ; None                                                ; 9.923 ns   ; KEY[0]   ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data               ; CLOCK_27 ;
; N/A                                     ; None                                                ; 9.916 ns   ; KEY[0]   ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 9.914 ns   ; KEY[0]   ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[1]                        ; CLOCK_27 ;
; N/A                                     ; None                                                ; 9.903 ns   ; KEY[0]   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.wait_for_tick             ; CLOCK_27 ;
; N/A                                     ; None                                                ; 9.896 ns   ; KEY[0]   ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit           ; CLOCK_27 ;
; N/A                                     ; None                                                ; 9.894 ns   ; KEY[0]   ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_start_bit          ; CLOCK_27 ;
; N/A                                     ; None                                                ; 9.687 ns   ; KEY[0]   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data             ; CLOCK_27 ;
; N/A                                     ; None                                                ; 9.686 ns   ; KEY[0]   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[2]                        ; CLOCK_27 ;
; N/A                                     ; None                                                ; 9.681 ns   ; KEY[0]   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[1]                        ; CLOCK_27 ;
; N/A                                     ; None                                                ; 9.655 ns   ; KEY[0]   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit             ; CLOCK_27 ;
; N/A                                     ; None                                                ; 9.234 ns   ; KEY[0]   ; SCOMP:inst8|AC[2]                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.135 ns   ; KEY[0]   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 9.135 ns   ; KEY[0]   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 9.135 ns   ; KEY[0]   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 9.135 ns   ; KEY[0]   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 9.135 ns   ; KEY[0]   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 9.135 ns   ; KEY[0]   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 9.135 ns   ; KEY[0]   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 9.002 ns   ; KEY[0]   ; SCOMP:inst8|AC[0]                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.002 ns   ; KEY[0]   ; SCOMP:inst8|AC[1]                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.873 ns   ; KEY[0]   ; SCOMP:inst8|PC[9]                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.873 ns   ; KEY[0]   ; SCOMP:inst8|PC[10]                                                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.862 ns   ; KEY[0]   ; SCOMP:inst8|IO_WRITE_INT                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.862 ns   ; KEY[0]   ; SCOMP:inst8|IO_CYCLE                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.855 ns   ; KEY[0]   ; SCOMP:inst8|AC[7]                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.855 ns   ; KEY[0]   ; SCOMP:inst8|AC[15]                                                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.836 ns   ; KEY[0]   ; SCOMP:inst8|AC[9]                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.829 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[3][2]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.829 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[4][2]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.829 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[5][2]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.829 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[5][10]                                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.829 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[6][2]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.829 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[6][10]                                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.829 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[7][2]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.829 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[7][10]                                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.829 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[8][2]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.829 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[8][10]                                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.808 ns   ; KEY[0]   ; SCOMP:inst8|PC[5]                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.808 ns   ; KEY[0]   ; SCOMP:inst8|PC[6]                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.806 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[9][0]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.806 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[9][1]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.806 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[9][7]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.806 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[9][8]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.621 ns   ; KEY[0]   ; SCOMP:inst8|MW                                                          ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.605 ns   ; KEY[0]   ; SCOMP:inst8|AC[8]                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.573 ns   ; KEY[0]   ; SCOMP:inst8|IR[0]                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.573 ns   ; KEY[0]   ; SCOMP:inst8|IR[3]                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.573 ns   ; KEY[0]   ; SCOMP:inst8|IR[2]                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.573 ns   ; KEY[0]   ; SCOMP:inst8|IR[4]                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.573 ns   ; KEY[0]   ; SCOMP:inst8|IR[1]                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.573 ns   ; KEY[0]   ; SCOMP:inst8|IR[7]                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.573 ns   ; KEY[0]   ; SCOMP:inst8|IR[6]                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.573 ns   ; KEY[0]   ; SCOMP:inst8|IR[5]                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.570 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[3][1]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.564 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[0][9]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.564 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[0][10]                                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.564 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[1][9]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.564 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[1][10]                                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.564 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[2][9]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.564 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[2][10]                                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.564 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[3][9]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.564 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[3][10]                                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.564 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[4][9]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.564 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[4][10]                                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.564 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[5][9]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.564 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[6][9]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.564 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[7][9]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.564 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[8][9]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.559 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[0][7]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.559 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[0][8]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.559 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[1][7]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.559 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[1][8]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.559 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[2][7]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.559 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[2][8]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.559 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[3][7]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.559 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[3][8]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.559 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[4][0]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.559 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[4][7]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.559 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[4][8]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.559 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[5][0]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.559 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[5][7]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.559 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[5][8]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.559 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[6][0]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.559 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[6][7]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.559 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[6][8]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.559 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[7][0]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.559 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[7][7]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.559 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[7][8]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.559 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[8][0]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.559 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[8][7]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.559 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[8][8]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.556 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[4][4]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.556 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[4][6]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.556 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[5][4]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.556 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[5][6]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.556 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[6][4]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.556 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[6][6]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.556 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[7][4]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.556 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[7][6]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.556 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[8][4]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.556 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[8][6]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.555 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[0][5]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.555 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[0][6]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.555 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[1][5]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.555 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[1][6]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.555 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[2][5]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.555 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[2][6]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.555 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[3][5]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.555 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[3][6]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.555 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[4][5]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.555 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[5][5]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.555 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[6][5]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.555 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[7][5]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.555 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[8][5]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.549 ns   ; KEY[0]   ; SCOMP:inst8|PC[7]                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.549 ns   ; KEY[0]   ; SCOMP:inst8|PC[8]                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.546 ns   ; KEY[0]   ; SCOMP:inst8|IR[9]                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.545 ns   ; KEY[0]   ; SCOMP:inst8|AC[5]                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.545 ns   ; KEY[0]   ; SCOMP:inst8|AC[6]                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.533 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[9][2]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.533 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[9][3]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.533 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[9][5]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.533 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[9][10]                                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.531 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[9][4]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.531 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[9][6]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.531 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[9][9]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.337 ns   ; KEY[0]   ; SCOMP:inst8|IR[8]                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.337 ns   ; KEY[0]   ; SCOMP:inst8|IR[10]                                                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.337 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[0][1]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.337 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[0][2]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.337 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[0][3]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.337 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[0][4]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.337 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[1][1]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.337 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[1][2]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.337 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[1][3]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.337 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[1][4]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.337 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[2][1]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.337 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[2][2]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.337 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[2][3]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.337 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[2][4]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.337 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[3][3]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.337 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[3][4]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.337 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[4][1]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.337 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[4][3]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.337 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[5][1]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.337 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[5][3]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.337 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[6][1]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.337 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[6][3]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.337 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[7][1]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.337 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[7][3]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.337 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[8][1]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.337 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[8][3]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.335 ns   ; KEY[0]   ; SRAM:inst2|ADDR[17]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.330 ns   ; KEY[0]   ; SRAM:inst2|ADDR[16]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.329 ns   ; KEY[0]   ; SRAM:inst2|WE                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.328 ns   ; KEY[0]   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_start_bit            ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.326 ns   ; KEY[0]   ; SCOMP:inst8|PC[1]                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.326 ns   ; KEY[0]   ; SCOMP:inst8|PC[2]                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.319 ns   ; KEY[0]   ; SCOMP:inst8|PC[3]                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.319 ns   ; KEY[0]   ; SCOMP:inst8|PC[4]                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.312 ns   ; KEY[0]   ; SCOMP:inst8|IR[13]                                                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.312 ns   ; KEY[0]   ; SCOMP:inst8|IR[11]                                                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.312 ns   ; KEY[0]   ; SCOMP:inst8|IR[15]                                                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.312 ns   ; KEY[0]   ; SCOMP:inst8|IR[14]                                                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.312 ns   ; KEY[0]   ; SCOMP:inst8|IR[12]                                                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.312 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[0][0]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.312 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[1][0]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.312 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[2][0]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.312 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[3][0]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.311 ns   ; KEY[0]   ; SCOMP:inst8|AC[10]                                                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.311 ns   ; KEY[0]   ; SCOMP:inst8|AC[11]                                                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.311 ns   ; KEY[0]   ; SCOMP:inst8|AC[12]                                                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.311 ns   ; KEY[0]   ; SCOMP:inst8|AC[13]                                                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.311 ns   ; KEY[0]   ; SCOMP:inst8|AC[14]                                                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.307 ns   ; KEY[0]   ; SCOMP:inst8|AC[3]                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.307 ns   ; KEY[0]   ; SCOMP:inst8|AC[4]                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.305 ns   ; KEY[0]   ; SCOMP:inst8|PC[0]                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.033 ns   ; KEY[0]   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                      ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.761 ns   ; KEY[0]   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[0]                        ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.201 ns   ; UART_RXD ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0]                       ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.894 ns   ; UART_RXD ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[1]                       ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.543 ns   ; DI[10]   ; DIG_IN:inst6|B_DI[15]                                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.496 ns   ; KEY[1]   ; DIG_IN:inst6|B_DI[0]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.467 ns   ; DI[7]    ; DIG_IN:inst6|B_DI[12]                                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.463 ns   ; KEY[2]   ; DIG_IN:inst6|B_DI[1]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.256 ns   ; DI[8]    ; DIG_IN:inst6|B_DI[13]                                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.202 ns   ; DI[4]    ; DIG_IN:inst6|B_DI[9]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.171 ns   ; DI[6]    ; DIG_IN:inst6|B_DI[11]                                                   ; CLOCK_50 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;          ;                                                                         ;          ;
+-----------------------------------------+-----------------------------------------------------+------------+----------+-------------------------------------------------------------------------+----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------+----------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                           ; To       ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------+----------+------------+
; N/A                                     ; None                                                ; 13.945 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2] ; HEX7[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.945 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2] ; HEX7[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.916 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1] ; HEX7[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.916 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1] ; HEX7[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.759 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2] ; HEX5[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.743 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3] ; HEX5[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.670 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2] ; HEX7[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.668 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3] ; HEX6[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.661 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2] ; HEX7[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.656 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1] ; HEX6[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.653 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3] ; HEX5[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.650 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2] ; HEX5[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.644 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2] ; HEX7[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.642 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1] ; HEX7[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.637 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2] ; HEX7[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.633 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1] ; HEX7[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.632 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2] ; HEX7[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.615 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1] ; HEX7[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.611 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1] ; HEX7[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.603 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1] ; HEX7[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.585 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0] ; HEX5[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.485 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0] ; HEX6[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.476 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0] ; HEX5[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.472 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1] ; HEX5[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.382 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2] ; HEX6[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.381 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1] ; HEX5[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.340 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2] ; HEX2[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.336 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2] ; HEX3[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.290 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2] ; HEX2[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.238 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2] ; HEX2[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.176 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3] ; HEX6[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.169 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1] ; HEX6[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.155 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3] ; HEX6[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.152 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1] ; HEX6[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.121 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2] ; HEX2[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.101 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3] ; HEX2[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.093 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3] ; HEX3[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.052 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3] ; HEX2[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.001 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0] ; HEX6[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.001 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3] ; HEX2[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.983 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0] ; HEX6[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.979 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2] ; HEX3[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.956 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0] ; HEX2[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.950 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2] ; HEX3[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.947 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0] ; HEX3[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.944 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0] ; HEX7[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.944 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0] ; HEX7[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.936 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3] ; HEX7[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.936 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3] ; HEX7[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.906 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0] ; HEX2[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.896 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2] ; HEX6[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.893 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2] ; HEX5[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.880 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2] ; HEX6[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.866 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3] ; HEX2[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.865 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3] ; HEX5[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.858 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0] ; HEX2[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.827 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1] ; HEX2[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.811 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1] ; HEX3[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.810 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2] ; HEX3[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.789 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3] ; HEX6[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.784 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1] ; HEX6[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.778 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1] ; HEX2[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.753 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0] ; HEX2[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.750 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3] ; HEX3[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.727 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1] ; HEX2[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.719 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3] ; HEX3[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.716 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0] ; HEX5[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.709 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2] ; HEX3[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.700 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2] ; HEX5[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.694 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3] ; HEX5[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.689 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3] ; HEX5[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.688 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2] ; HEX5[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.675 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1] ; HEX6[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.663 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0] ; HEX7[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.663 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3] ; HEX7[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.661 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2] ; HEX5[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.658 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0] ; HEX7[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.657 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3] ; HEX7[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.651 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3] ; HEX6[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.646 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3] ; HEX5[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.643 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0] ; HEX7[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.631 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0] ; HEX7[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.626 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3] ; HEX7[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.625 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2] ; HEX2[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.620 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3] ; HEX7[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.620 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1] ; HEX5[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.619 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0] ; HEX6[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.611 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3] ; HEX7[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.610 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0] ; HEX3[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.610 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1] ; HEX2[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.608 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0] ; HEX7[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.578 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0] ; HEX3[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.570 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3] ; HEX3[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.559 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1] ; HEX6[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.538 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3] ; HEX6[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.523 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0] ; HEX5[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.516 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2] ; HEX6[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.513 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0] ; HEX5[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.509 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0] ; HEX6[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.488 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0] ; HEX5[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.476 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1] ; HEX3[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.468 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3] ; HEX3[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.444 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1] ; HEX3[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.444 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2] ; HEX2[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.440 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2] ; HEX4[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.433 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2] ; HEX2[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.427 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1] ; HEX5[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.427 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0] ; HEX3[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.418 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1] ; HEX5[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.412 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[3] ; HEX4[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.411 ns  ; LEDS:inst59|BLED[1]                            ; LEDG[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.406 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2] ; HEX6[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.402 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3] ; HEX2[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.393 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0] ; HEX6[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.388 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2] ; HEX4[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.378 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[3] ; HEX4[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.371 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1] ; HEX5[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.352 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[3] ; HEX4[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.351 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2] ; HEX4[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.335 ns  ; LEDS:inst58|BLED[1]                            ; LEDR[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.330 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2] ; HEX5[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.328 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3] ; HEX5[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.324 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2] ; HEX3[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.322 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0] ; HEX3[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.293 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1] ; HEX3[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.290 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2] ; HEX6[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.269 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[0] ; HEX4[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.261 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0] ; HEX2[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.244 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3] ; HEX6[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.238 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1] ; HEX6[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.210 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[0] ; HEX4[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.206 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3] ; HEX2[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.191 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3] ; HEX2[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.185 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1] ; HEX3[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.181 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[0] ; HEX4[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.171 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2] ; HEX3[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.168 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[1] ; HEX4[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.152 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0] ; HEX5[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.137 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2] ; HEX4[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.134 ns  ; LEDS:inst59|BLED[2]                            ; LEDG[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.125 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[3] ; HEX4[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.116 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1] ; HEX2[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.106 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[1] ; HEX4[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.097 ns  ; LEDS:inst58|BLED[3]                            ; LEDR[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.083 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2] ; HEX4[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.081 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[1] ; HEX4[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.071 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[3] ; HEX4[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.070 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0] ; HEX6[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.060 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0] ; HEX2[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.057 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3] ; HEX3[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.055 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1] ; HEX5[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.053 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0] ; HEX2[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.966 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2] ; HEX6[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.957 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[0] ; HEX4[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.937 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0] ; HEX3[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.932 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1] ; HEX2[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.927 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3] ; HEX3[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.922 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1] ; HEX2[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.903 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[0] ; HEX4[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.888 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2] ; HEX4[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.887 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[3] ; HEX4[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.848 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[1] ; HEX4[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.841 ns  ; LEDS:inst59|BLED[3]                            ; LEDG[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.803 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1] ; HEX3[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.794 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[1] ; HEX4[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.788 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0] ; HEX3[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.768 ns  ; LEDS:inst59|BLED[0]                            ; LEDG[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.718 ns  ; LEDS:inst58|BLED[2]                            ; LEDR[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.716 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[0] ; HEX4[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.688 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2] ; HEX4[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.682 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[3] ; HEX4[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.667 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3] ; HEX1[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.654 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1] ; HEX3[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.636 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2] ; HEX1[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.634 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3] ; HEX1[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.630 ns  ; LEDS:inst58|BLED[0]                            ; LEDR[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.616 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[1] ; HEX4[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.603 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2] ; HEX1[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.586 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[2] ; HEX0[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.548 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[2] ; HEX0[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.527 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[1] ; HEX0[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.526 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3] ; HEX1[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.524 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[2] ; HEX0[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.523 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3] ; HEX1[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.518 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[1] ; HEX0[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.517 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[0] ; HEX4[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.515 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[1] ; HEX0[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.499 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0] ; HEX1[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.495 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2] ; HEX1[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.490 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2] ; HEX1[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.457 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0] ; HEX1[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.416 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[1] ; HEX4[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.407 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[0] ; HEX0[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.381 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[0] ; HEX0[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.371 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[0] ; HEX0[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.362 ns  ; LEDS:inst58|BLED[15]                           ; LEDR[15] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.359 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1] ; HEX1[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.346 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0] ; HEX1[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.342 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0] ; HEX1[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.334 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[2] ; HEX0[3]  ; CLOCK_50   ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                ;          ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------+----------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+-----------+----------+--------------------------------------------------------------+----------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From     ; To                                                           ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+-----------+----------+--------------------------------------------------------------+----------+
; N/A                                     ; None                                                ; 3.577 ns  ; SW[6]    ; DIG_IN:inst5|B_DI[6]                                         ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.444 ns  ; SW[5]    ; DIG_IN:inst5|B_DI[5]                                         ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.443 ns  ; SW[3]    ; DIG_IN:inst5|B_DI[3]                                         ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.239 ns  ; SW[4]    ; DIG_IN:inst5|B_DI[4]                                         ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.075 ns  ; SW[11]   ; DIG_IN:inst5|B_DI[11]                                        ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.842 ns  ; SW[12]   ; DIG_IN:inst5|B_DI[12]                                        ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.763 ns  ; SW[0]    ; DIG_IN:inst5|B_DI[0]                                         ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.723 ns  ; SW[8]    ; DIG_IN:inst5|B_DI[8]                                         ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.710 ns  ; SW[9]    ; DIG_IN:inst5|B_DI[9]                                         ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.676 ns  ; SW[10]   ; DIG_IN:inst5|B_DI[10]                                        ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.511 ns  ; SW[7]    ; DIG_IN:inst5|B_DI[7]                                         ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.359 ns  ; SW[2]    ; DIG_IN:inst5|B_DI[2]                                         ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.127 ns  ; SW[1]    ; DIG_IN:inst5|B_DI[1]                                         ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.648 ns ; DI[9]    ; DIG_IN:inst6|B_DI[14]                                        ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.700 ns ; DI[1]    ; DIG_IN:inst6|B_DI[6]                                         ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.709 ns ; DI[2]    ; DIG_IN:inst6|B_DI[7]                                         ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.744 ns ; DI[0]    ; DIG_IN:inst6|B_DI[5]                                         ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.793 ns ; DI[3]    ; DIG_IN:inst6|B_DI[8]                                         ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.845 ns ; KEY[3]   ; DIG_IN:inst6|B_DI[2]                                         ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.848 ns ; SW[15]   ; DIG_IN:inst5|B_DI[15]                                        ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.921 ns ; DI[5]    ; DIG_IN:inst6|B_DI[10]                                        ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.962 ns ; SW[13]   ; DIG_IN:inst5|B_DI[13]                                        ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.966 ns ; SW[16]   ; DIG_IN:inst6|B_DI[3]                                         ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.993 ns ; DI[6]    ; DIG_IN:inst6|B_DI[11]                                        ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.003 ns ; SW[14]   ; DIG_IN:inst5|B_DI[14]                                        ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.024 ns ; DI[4]    ; DIG_IN:inst6|B_DI[9]                                         ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.078 ns ; DI[8]    ; DIG_IN:inst6|B_DI[13]                                        ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.285 ns ; KEY[2]   ; DIG_IN:inst6|B_DI[1]                                         ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.289 ns ; DI[7]    ; DIG_IN:inst6|B_DI[12]                                        ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.318 ns ; KEY[1]   ; DIG_IN:inst6|B_DI[0]                                         ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.365 ns ; DI[10]   ; DIG_IN:inst6|B_DI[15]                                        ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.664 ns ; UART_RXD ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[1]            ; CLOCK_27 ;
; N/A                                     ; None                                                ; -6.971 ns ; UART_RXD ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0]            ; CLOCK_27 ;
; N/A                                     ; None                                                ; -7.531 ns ; KEY[0]   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[0]             ; CLOCK_27 ;
; N/A                                     ; None                                                ; -7.803 ns ; KEY[0]   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle           ; CLOCK_27 ;
; N/A                                     ; None                                                ; -8.075 ns ; KEY[0]   ; SCOMP:inst8|PC[0]                                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.077 ns ; KEY[0]   ; SCOMP:inst8|AC[3]                                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.077 ns ; KEY[0]   ; SCOMP:inst8|AC[4]                                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.081 ns ; KEY[0]   ; SCOMP:inst8|AC[10]                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.081 ns ; KEY[0]   ; SCOMP:inst8|AC[11]                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.081 ns ; KEY[0]   ; SCOMP:inst8|AC[12]                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.081 ns ; KEY[0]   ; SCOMP:inst8|AC[13]                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.081 ns ; KEY[0]   ; SCOMP:inst8|AC[14]                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.082 ns ; KEY[0]   ; SCOMP:inst8|IR[13]                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.082 ns ; KEY[0]   ; SCOMP:inst8|IR[11]                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.082 ns ; KEY[0]   ; SCOMP:inst8|IR[15]                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.082 ns ; KEY[0]   ; SCOMP:inst8|IR[14]                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.082 ns ; KEY[0]   ; SCOMP:inst8|IR[12]                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.082 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[0][0]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.082 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[1][0]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.082 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[2][0]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.082 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[3][0]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.089 ns ; KEY[0]   ; SCOMP:inst8|PC[3]                                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.089 ns ; KEY[0]   ; SCOMP:inst8|PC[4]                                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.096 ns ; KEY[0]   ; SCOMP:inst8|PC[1]                                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.096 ns ; KEY[0]   ; SCOMP:inst8|PC[2]                                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.098 ns ; KEY[0]   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_start_bit ; CLOCK_27 ;
; N/A                                     ; None                                                ; -8.099 ns ; KEY[0]   ; SRAM:inst2|WE                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.100 ns ; KEY[0]   ; SRAM:inst2|ADDR[16]                                          ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.105 ns ; KEY[0]   ; SRAM:inst2|ADDR[17]                                          ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.107 ns ; KEY[0]   ; SCOMP:inst8|IR[8]                                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.107 ns ; KEY[0]   ; SCOMP:inst8|IR[10]                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.107 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[0][1]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.107 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[0][2]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.107 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[0][3]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.107 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[0][4]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.107 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[1][1]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.107 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[1][2]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.107 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[1][3]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.107 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[1][4]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.107 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[2][1]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.107 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[2][2]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.107 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[2][3]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.107 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[2][4]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.107 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[3][3]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.107 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[3][4]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.107 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[4][1]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.107 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[4][3]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.107 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[5][1]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.107 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[5][3]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.107 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[6][1]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.107 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[6][3]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.107 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[7][1]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.107 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[7][3]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.107 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[8][1]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.107 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[8][3]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.301 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[9][4]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.301 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[9][6]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.301 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[9][9]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.303 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[9][2]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.303 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[9][3]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.303 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[9][5]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.303 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[9][10]                                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.315 ns ; KEY[0]   ; SCOMP:inst8|AC[5]                                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.315 ns ; KEY[0]   ; SCOMP:inst8|AC[6]                                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.316 ns ; KEY[0]   ; SCOMP:inst8|IR[9]                                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.319 ns ; KEY[0]   ; SCOMP:inst8|PC[7]                                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.319 ns ; KEY[0]   ; SCOMP:inst8|PC[8]                                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.325 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[0][5]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.325 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[0][6]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.325 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[1][5]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.325 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[1][6]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.325 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[2][5]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.325 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[2][6]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.325 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[3][5]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.325 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[3][6]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.325 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[4][5]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.325 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[5][5]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.325 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[6][5]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.325 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[7][5]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.325 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[8][5]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.326 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[4][4]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.326 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[4][6]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.326 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[5][4]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.326 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[5][6]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.326 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[6][4]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.326 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[6][6]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.326 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[7][4]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.326 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[7][6]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.326 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[8][4]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.326 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[8][6]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.329 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[0][7]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.329 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[0][8]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.329 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[1][7]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.329 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[1][8]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.329 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[2][7]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.329 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[2][8]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.329 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[3][7]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.329 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[3][8]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.329 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[4][0]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.329 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[4][7]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.329 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[4][8]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.329 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[5][0]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.329 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[5][7]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.329 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[5][8]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.329 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[6][0]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.329 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[6][7]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.329 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[6][8]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.329 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[7][0]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.329 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[7][7]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.329 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[7][8]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.329 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[8][0]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.329 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[8][7]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.329 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[8][8]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.334 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[0][9]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.334 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[0][10]                                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.334 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[1][9]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.334 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[1][10]                                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.334 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[2][9]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.334 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[2][10]                                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.334 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[3][9]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.334 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[3][10]                                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.334 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[4][9]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.334 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[4][10]                                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.334 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[5][9]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.334 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[6][9]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.334 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[7][9]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.334 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[8][9]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.340 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[3][1]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.343 ns ; KEY[0]   ; SCOMP:inst8|IR[0]                                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.343 ns ; KEY[0]   ; SCOMP:inst8|IR[3]                                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.343 ns ; KEY[0]   ; SCOMP:inst8|IR[2]                                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.343 ns ; KEY[0]   ; SCOMP:inst8|IR[4]                                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.343 ns ; KEY[0]   ; SCOMP:inst8|IR[1]                                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.343 ns ; KEY[0]   ; SCOMP:inst8|IR[7]                                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.343 ns ; KEY[0]   ; SCOMP:inst8|IR[6]                                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.343 ns ; KEY[0]   ; SCOMP:inst8|IR[5]                                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.375 ns ; KEY[0]   ; SCOMP:inst8|AC[8]                                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.391 ns ; KEY[0]   ; SCOMP:inst8|MW                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.576 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[9][0]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.576 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[9][1]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.576 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[9][7]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.576 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[9][8]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.578 ns ; KEY[0]   ; SCOMP:inst8|PC[5]                                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.578 ns ; KEY[0]   ; SCOMP:inst8|PC[6]                                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.599 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[3][2]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.599 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[4][2]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.599 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[5][2]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.599 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[5][10]                                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.599 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[6][2]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.599 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[6][10]                                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.599 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[7][2]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.599 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[7][10]                                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.599 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[8][2]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.599 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[8][10]                                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.606 ns ; KEY[0]   ; SCOMP:inst8|AC[9]                                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.625 ns ; KEY[0]   ; SCOMP:inst8|AC[7]                                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.625 ns ; KEY[0]   ; SCOMP:inst8|AC[15]                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.632 ns ; KEY[0]   ; SCOMP:inst8|IO_WRITE_INT                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.632 ns ; KEY[0]   ; SCOMP:inst8|IO_CYCLE                                         ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.643 ns ; KEY[0]   ; SCOMP:inst8|PC[9]                                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.643 ns ; KEY[0]   ; SCOMP:inst8|PC[10]                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.772 ns ; KEY[0]   ; SCOMP:inst8|AC[0]                                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.772 ns ; KEY[0]   ; SCOMP:inst8|AC[1]                                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.905 ns ; KEY[0]   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]        ; CLOCK_27 ;
; N/A                                     ; None                                                ; -8.905 ns ; KEY[0]   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]        ; CLOCK_27 ;
; N/A                                     ; None                                                ; -8.905 ns ; KEY[0]   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]        ; CLOCK_27 ;
; N/A                                     ; None                                                ; -8.905 ns ; KEY[0]   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]        ; CLOCK_27 ;
; N/A                                     ; None                                                ; -8.905 ns ; KEY[0]   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]        ; CLOCK_27 ;
; N/A                                     ; None                                                ; -8.905 ns ; KEY[0]   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]        ; CLOCK_27 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;          ;                                                              ;          ;
+-----------------------------------------+-----------------------------------------------------+-----------+----------+--------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Mar 11 19:19:54 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE2Bot -c DE2Bot --timing_analysis_only
Warning: Found 29 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "inst70" as buffer
    Info: Detected gated clock "inst71" as buffer
    Info: Detected gated clock "inst68" as buffer
    Info: Detected gated clock "inst73" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal2~6" as buffer
    Info: Detected gated clock "inst71~0" as buffer
    Info: Detected gated clock "inst74" as buffer
    Info: Detected ripple clock "ACC_CLK_GEN:inst60|clock_10KHz" as buffer
    Info: Detected ripple clock "ACC_CLK_GEN:inst60|clock_10Hz" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal2~4" as buffer
    Info: Detected gated clock "inst77~0" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal2~2" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal2~3" as buffer
    Info: Detected gated clock "inst76" as buffer
    Info: Detected gated clock "inst77" as buffer
    Info: Detected gated clock "UART_INTERFACE:inst1|inst6" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[5]" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[6]" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[7]" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IO_CYCLE" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[1]" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[4]" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[2]" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[3]" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal19~0" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IO_WRITE_INT" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[0]" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal19~1" as buffer
    Info: Detected gated clock "UART_INTERFACE:inst1|inst3" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is 13.558 ns for clock "altpll0:inst|altpll:altpll_component|_clk0" between source register "TIMER:inst20|COUNT[8]" and destination register "SCOMP:inst8|AC[8]"
    Info: + Largest register to register requirement is 17.404 ns
        Info: + Setup relationship between source and destination is 20.000 ns
            Info: + Latch edge is 40.000 ns
                Info: Clock period of Destination clock "altpll0:inst|altpll:altpll_component|_clk0" is 80.000 ns with inverted offset of 40.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 20.000 ns
                Info: Clock period of Source clock "altpll0:inst|altpll:altpll_component|_clk1" is 40.000 ns with inverted offset of 20.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -2.382 ns
            Info: + Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk0" to destination register is 0.291 ns
                Info: + Early clock latency of clock "altpll0:inst|altpll:altpll_component|_clk0" is -2.358 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G3; Fanout = 431; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.021 ns) + CELL(0.537 ns) = 0.291 ns; Loc. = LCFF_X30_Y12_N25; Fanout = 9; REG Node = 'SCOMP:inst8|AC[8]'
                Info: Total cell delay = 0.537 ns ( 20.27 % )
                Info: Total interconnect delay = 2.112 ns ( 79.73 % )
            Info: - Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk1" to source register is 2.673 ns
                Info: + Late clock latency of clock "altpll0:inst|altpll:altpll_component|_clk1" is -2.358 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G2; Fanout = 36; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.036 ns) + CELL(0.787 ns) = 0.556 ns; Loc. = LCFF_X64_Y19_N31; Fanout = 1; REG Node = 'ACC_CLK_GEN:inst60|clock_10Hz'
                Info: 4: + IC(0.583 ns) + CELL(0.000 ns) = 1.139 ns; Loc. = CLKCTRL_G6; Fanout = 16; COMB Node = 'ACC_CLK_GEN:inst60|clock_10Hz~clkctrl'
                Info: 5: + IC(0.997 ns) + CELL(0.537 ns) = 2.673 ns; Loc. = LCFF_X34_Y12_N17; Fanout = 3; REG Node = 'TIMER:inst20|COUNT[8]'
                Info: Total cell delay = 1.324 ns ( 26.32 % )
                Info: Total interconnect delay = 3.707 ns ( 73.68 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 3.846 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y12_N17; Fanout = 3; REG Node = 'TIMER:inst20|COUNT[8]'
        Info: 2: + IC(0.526 ns) + CELL(0.438 ns) = 0.964 ns; Loc. = LCCOMB_X33_Y12_N6; Fanout = 7; COMB Node = 'UART_INTERFACE:inst1|lpm_bustri_uart0:inst|lpm_bustri:lpm_bustri_component|dout[8]~3'
        Info: 3: + IC(0.934 ns) + CELL(0.420 ns) = 2.318 ns; Loc. = LCCOMB_X33_Y9_N14; Fanout = 1; COMB Node = 'SCOMP:inst8|Selector19~6'
        Info: 4: + IC(1.006 ns) + CELL(0.438 ns) = 3.762 ns; Loc. = LCCOMB_X30_Y12_N24; Fanout = 1; COMB Node = 'SCOMP:inst8|Selector19~7'
        Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 3.846 ns; Loc. = LCFF_X30_Y12_N25; Fanout = 9; REG Node = 'SCOMP:inst8|AC[8]'
        Info: Total cell delay = 1.380 ns ( 35.88 % )
        Info: Total interconnect delay = 2.466 ns ( 64.12 % )
Info: Slack time is 32.356 ns for clock "altpll0:inst|altpll:altpll_component|_clk1" between source register "SLCD:inst55|data_in[2]" and destination register "SLCD:inst55|LCD_D[5]"
    Info: + Largest register to register requirement is 35.774 ns
        Info: + Setup relationship between source and destination is 40.000 ns
            Info: + Latch edge is 40.000 ns
                Info: Clock period of Destination clock "altpll0:inst|altpll:altpll_component|_clk1" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll0:inst|altpll:altpll_component|_clk0" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -4.012 ns
            Info: + Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk1" to destination register is 2.697 ns
                Info: + Early clock latency of clock "altpll0:inst|altpll:altpll_component|_clk1" is -2.358 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G2; Fanout = 36; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.036 ns) + CELL(0.787 ns) = 0.556 ns; Loc. = LCFF_X64_Y19_N15; Fanout = 1; REG Node = 'ACC_CLK_GEN:inst60|clock_10KHz'
                Info: 4: + IC(0.583 ns) + CELL(0.000 ns) = 1.139 ns; Loc. = CLKCTRL_G5; Fanout = 33; COMB Node = 'ACC_CLK_GEN:inst60|clock_10KHz~clkctrl'
                Info: 5: + IC(1.021 ns) + CELL(0.537 ns) = 2.697 ns; Loc. = LCFF_X29_Y11_N1; Fanout = 3; REG Node = 'SLCD:inst55|LCD_D[5]'
                Info: Total cell delay = 1.324 ns ( 26.19 % )
                Info: Total interconnect delay = 3.731 ns ( 73.81 % )
            Info: - Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk0" to source register is 6.709 ns
                Info: + Late clock latency of clock "altpll0:inst|altpll:altpll_component|_clk0" is -2.358 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G3; Fanout = 431; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.021 ns) + CELL(0.787 ns) = 0.541 ns; Loc. = LCFF_X32_Y12_N7; Fanout = 3; REG Node = 'SCOMP:inst8|IO_CYCLE'
                Info: 4: + IC(0.531 ns) + CELL(0.416 ns) = 1.488 ns; Loc. = LCCOMB_X32_Y12_N4; Fanout = 4; COMB Node = 'IO_DECODER:inst24|Equal2~2'
                Info: 5: + IC(0.951 ns) + CELL(0.150 ns) = 2.589 ns; Loc. = LCCOMB_X31_Y12_N14; Fanout = 4; COMB Node = 'IO_DECODER:inst24|Equal2~6'
                Info: 6: + IC(0.275 ns) + CELL(0.275 ns) = 3.139 ns; Loc. = LCCOMB_X31_Y12_N22; Fanout = 1; COMB Node = 'inst68'
                Info: 7: + IC(2.029 ns) + CELL(0.000 ns) = 5.168 ns; Loc. = CLKCTRL_G8; Fanout = 16; COMB Node = 'inst68~clkctrl'
                Info: 8: + IC(1.004 ns) + CELL(0.537 ns) = 6.709 ns; Loc. = LCFF_X27_Y11_N19; Fanout = 5; REG Node = 'SLCD:inst55|data_in[2]'
                Info: Total cell delay = 2.165 ns ( 23.88 % )
                Info: Total interconnect delay = 6.902 ns ( 76.12 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 3.418 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y11_N19; Fanout = 5; REG Node = 'SLCD:inst55|data_in[2]'
        Info: 2: + IC(0.533 ns) + CELL(0.438 ns) = 0.971 ns; Loc. = LCCOMB_X27_Y11_N12; Fanout = 1; COMB Node = 'SLCD:inst55|Mux0~0'
        Info: 3: + IC(0.678 ns) + CELL(0.413 ns) = 2.062 ns; Loc. = LCCOMB_X28_Y11_N12; Fanout = 1; COMB Node = 'SLCD:inst55|Mux32~0'
        Info: 4: + IC(0.425 ns) + CELL(0.150 ns) = 2.637 ns; Loc. = LCCOMB_X29_Y11_N18; Fanout = 2; COMB Node = 'SLCD:inst55|Mux32~1'
        Info: 5: + IC(0.277 ns) + CELL(0.420 ns) = 3.334 ns; Loc. = LCCOMB_X29_Y11_N0; Fanout = 1; COMB Node = 'SLCD:inst55|Selector21~1'
        Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 3.418 ns; Loc. = LCFF_X29_Y11_N1; Fanout = 3; REG Node = 'SLCD:inst55|LCD_D[5]'
        Info: Total cell delay = 1.505 ns ( 44.03 % )
        Info: Total interconnect delay = 1.913 ns ( 55.97 % )
Info: Slack time is 692 ps for clock "altpll0:inst|altpll:altpll_component|_clk2" between source register "DIG_IN:inst6|B_DI[0]" and destination register "SRAM:inst2|ADDR[0]"
    Info: + Largest register to register requirement is 4.343 ns
        Info: + Setup relationship between source and destination is 10.000 ns
            Info: + Latch edge is 10.000 ns
                Info: Clock period of Destination clock "altpll0:inst|altpll:altpll_component|_clk2" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll0:inst|altpll:altpll_component|_clk0" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -5.443 ns
            Info: + Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk2" to destination register is 0.265 ns
                Info: + Early clock latency of clock "altpll0:inst|altpll:altpll_component|_clk2" is -2.358 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk2'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G1; Fanout = 21; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk2~clkctrl'
                Info: 3: + IC(0.995 ns) + CELL(0.537 ns) = 0.265 ns; Loc. = LCFF_X33_Y12_N23; Fanout = 1; REG Node = 'SRAM:inst2|ADDR[0]'
                Info: Total cell delay = 0.537 ns ( 20.47 % )
                Info: Total interconnect delay = 2.086 ns ( 79.53 % )
            Info: - Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk0" to source register is 5.708 ns
                Info: + Late clock latency of clock "altpll0:inst|altpll:altpll_component|_clk0" is -2.358 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G3; Fanout = 431; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.021 ns) + CELL(0.787 ns) = 0.541 ns; Loc. = LCFF_X32_Y12_N7; Fanout = 3; REG Node = 'SCOMP:inst8|IO_CYCLE'
                Info: 4: + IC(0.531 ns) + CELL(0.416 ns) = 1.488 ns; Loc. = LCCOMB_X32_Y12_N4; Fanout = 4; COMB Node = 'IO_DECODER:inst24|Equal2~2'
                Info: 5: + IC(0.507 ns) + CELL(0.438 ns) = 2.433 ns; Loc. = LCCOMB_X32_Y12_N16; Fanout = 3; COMB Node = 'IO_DECODER:inst24|Equal2~3'
                Info: 6: + IC(0.274 ns) + CELL(0.275 ns) = 2.982 ns; Loc. = LCCOMB_X32_Y12_N22; Fanout = 18; COMB Node = 'inst76'
                Info: 7: + IC(1.207 ns) + CELL(0.000 ns) = 4.189 ns; Loc. = CLKCTRL_G14; Fanout = 15; COMB Node = 'inst76~clkctrl'
                Info: 8: + IC(0.982 ns) + CELL(0.537 ns) = 5.708 ns; Loc. = LCFF_X33_Y10_N17; Fanout = 1; REG Node = 'DIG_IN:inst6|B_DI[0]'
                Info: Total cell delay = 2.453 ns ( 30.41 % )
                Info: Total interconnect delay = 5.613 ns ( 69.59 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 3.651 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y10_N17; Fanout = 1; REG Node = 'DIG_IN:inst6|B_DI[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X33_Y10_N16; Fanout = 1; COMB Node = 'DIG_IN:inst5|lpm_bustri:IO_BUS|dout[0]~0'
        Info: 3: + IC(1.032 ns) + CELL(0.437 ns) = 1.792 ns; Loc. = LCCOMB_X32_Y14_N2; Fanout = 1; COMB Node = 'DIG_IN:inst5|lpm_bustri:IO_BUS|dout[0]~2'
        Info: 4: + IC(1.337 ns) + CELL(0.438 ns) = 3.567 ns; Loc. = LCCOMB_X33_Y12_N22; Fanout = 8; COMB Node = 'DIG_IN:inst5|lpm_bustri:IO_BUS|dout[0]~4'
        Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 3.651 ns; Loc. = LCFF_X33_Y12_N23; Fanout = 1; REG Node = 'SRAM:inst2|ADDR[0]'
        Info: Total cell delay = 1.282 ns ( 35.11 % )
        Info: Total interconnect delay = 2.369 ns ( 64.89 % )
Info: Slack time is 63.647 ns for clock "altpll1:inst11|altpll:altpll_component|_clk0" between source memory "UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4" and destination register "UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]"
    Info: Fmax is 235.07 MHz (period= 4.254 ns)
    Info: + Largest memory to register requirement is 67.645 ns
        Info: + Setup relationship between source and destination is 67.901 ns
            Info: + Latch edge is 67.901 ns
                Info: Clock period of Destination clock "altpll1:inst11|altpll:altpll_component|_clk0" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll1:inst11|altpll:altpll_component|_clk0" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.083 ns
            Info: + Shortest clock path from clock "altpll1:inst11|altpll:altpll_component|_clk0" to destination register is 2.630 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 155; COMB Node = 'altpll1:inst11|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.018 ns) + CELL(0.537 ns) = 2.630 ns; Loc. = LCFF_X27_Y13_N17; Fanout = 1; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]'
                Info: Total cell delay = 0.537 ns ( 20.42 % )
                Info: Total interconnect delay = 2.093 ns ( 79.58 % )
            Info: - Longest clock path from clock "altpll1:inst11|altpll:altpll_component|_clk0" to source memory is 2.713 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 155; COMB Node = 'altpll1:inst11|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.949 ns) + CELL(0.689 ns) = 2.713 ns; Loc. = M4K_X26_Y13; Fanout = 8; MEM Node = 'UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4'
                Info: Total cell delay = 0.689 ns ( 25.40 % )
                Info: Total interconnect delay = 2.024 ns ( 74.60 % )
        Info: - Micro clock to output delay of source is 0.209 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest memory to register delay is 3.998 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y13; Fanout = 8; MEM Node = 'UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4'
        Info: 2: + IC(0.000 ns) + CELL(2.991 ns) = 2.991 ns; Loc. = M4K_X26_Y13; Fanout = 1; MEM Node = 'UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|q_b[4]'
        Info: 3: + IC(0.648 ns) + CELL(0.275 ns) = 3.914 ns; Loc. = LCCOMB_X27_Y13_N16; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1|UART:inst2|Selector2~0'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 3.998 ns; Loc. = LCFF_X27_Y13_N17; Fanout = 1; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]'
        Info: Total cell delay = 3.350 ns ( 83.79 % )
        Info: Total interconnect delay = 0.648 ns ( 16.21 % )
Info: No valid register-to-register data paths exist for clock "CLOCK_50"
Info: No valid register-to-register data paths exist for clock "CLOCK_27"
Info: Minimum slack time is -4.146 ns for clock "altpll0:inst|altpll:altpll_component|_clk0" between source register "UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[4]" and destination register "UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]"
    Info: + Shortest register to register delay is 1.033 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y14_N21; Fanout = 2; REG Node = 'UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[4]'
        Info: 2: + IC(0.511 ns) + CELL(0.438 ns) = 0.949 ns; Loc. = LCCOMB_X32_Y14_N16; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]~14'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.033 ns; Loc. = LCFF_X32_Y14_N17; Fanout = 1; REG Node = 'UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]'
        Info: Total cell delay = 0.522 ns ( 50.53 % )
        Info: Total interconnect delay = 0.511 ns ( 49.47 % )
    Info: - Smallest register to register requirement is 5.179 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "altpll0:inst|altpll:altpll_component|_clk0" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll0:inst|altpll:altpll_component|_clk0" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 5.163 ns
            Info: + Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk0" to destination register is 7.823 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 431; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.021 ns) + CELL(0.787 ns) = 2.899 ns; Loc. = LCFF_X32_Y12_N9; Fanout = 19; REG Node = 'SCOMP:inst8|IR[3]'
                Info: 4: + IC(0.559 ns) + CELL(0.438 ns) = 3.896 ns; Loc. = LCCOMB_X32_Y12_N24; Fanout = 3; COMB Node = 'IO_DECODER:inst24|Equal19~1'
                Info: 5: + IC(0.288 ns) + CELL(0.406 ns) = 4.590 ns; Loc. = LCCOMB_X32_Y12_N12; Fanout = 16; COMB Node = 'UART_INTERFACE:inst1|inst3'
                Info: 6: + IC(1.657 ns) + CELL(0.000 ns) = 6.247 ns; Loc. = CLKCTRL_G12; Fanout = 8; COMB Node = 'UART_INTERFACE:inst1|inst3~clkctrl'
                Info: 7: + IC(1.039 ns) + CELL(0.537 ns) = 7.823 ns; Loc. = LCFF_X32_Y14_N17; Fanout = 1; REG Node = 'UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]'
                Info: Total cell delay = 2.168 ns ( 27.71 % )
                Info: Total interconnect delay = 5.655 ns ( 72.29 % )
            Info: - Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk0" to source register is 2.660 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 431; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.660 ns; Loc. = LCFF_X31_Y14_N21; Fanout = 2; REG Node = 'UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[4]'
                Info: Total cell delay = 0.537 ns ( 20.19 % )
                Info: Total interconnect delay = 2.123 ns ( 79.81 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Warning: Can't achieve minimum setup and hold requirement altpll0:inst|altpll:altpll_component|_clk0 along 120 path(s). See Report window for details.
Info: Minimum slack time is 391 ps for clock "altpll0:inst|altpll:altpll_component|_clk1" between source register "SLCD:inst55|LCD_D[6]" and destination register "SLCD:inst55|LCD_D[6]"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y11_N29; Fanout = 2; REG Node = 'SLCD:inst55|LCD_D[6]'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X28_Y11_N28; Fanout = 1; COMB Node = 'SLCD:inst55|Selector20~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X28_Y11_N29; Fanout = 2; REG Node = 'SLCD:inst55|LCD_D[6]'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "altpll0:inst|altpll:altpll_component|_clk1" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll0:inst|altpll:altpll_component|_clk1" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk1" to destination register is 5.055 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 36; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.036 ns) + CELL(0.787 ns) = 2.914 ns; Loc. = LCFF_X64_Y19_N15; Fanout = 1; REG Node = 'ACC_CLK_GEN:inst60|clock_10KHz'
                Info: 4: + IC(0.583 ns) + CELL(0.000 ns) = 3.497 ns; Loc. = CLKCTRL_G5; Fanout = 33; COMB Node = 'ACC_CLK_GEN:inst60|clock_10KHz~clkctrl'
                Info: 5: + IC(1.021 ns) + CELL(0.537 ns) = 5.055 ns; Loc. = LCFF_X28_Y11_N29; Fanout = 2; REG Node = 'SLCD:inst55|LCD_D[6]'
                Info: Total cell delay = 1.324 ns ( 26.19 % )
                Info: Total interconnect delay = 3.731 ns ( 73.81 % )
            Info: - Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk1" to source register is 5.055 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 36; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.036 ns) + CELL(0.787 ns) = 2.914 ns; Loc. = LCFF_X64_Y19_N15; Fanout = 1; REG Node = 'ACC_CLK_GEN:inst60|clock_10KHz'
                Info: 4: + IC(0.583 ns) + CELL(0.000 ns) = 3.497 ns; Loc. = CLKCTRL_G5; Fanout = 33; COMB Node = 'ACC_CLK_GEN:inst60|clock_10KHz~clkctrl'
                Info: 5: + IC(1.021 ns) + CELL(0.537 ns) = 5.055 ns; Loc. = LCFF_X28_Y11_N29; Fanout = 2; REG Node = 'SLCD:inst55|LCD_D[6]'
                Info: Total cell delay = 1.324 ns ( 26.19 % )
                Info: Total interconnect delay = 3.731 ns ( 73.81 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: Minimum slack time is 391 ps for clock "altpll0:inst|altpll:altpll_component|_clk2" between source register "SRAM:inst2|STATE.IDLE" and destination register "SRAM:inst2|STATE.IDLE"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y9_N7; Fanout = 2; REG Node = 'SRAM:inst2|STATE.IDLE'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X34_Y9_N6; Fanout = 1; COMB Node = 'SRAM:inst2|Selector0~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X34_Y9_N7; Fanout = 2; REG Node = 'SRAM:inst2|STATE.IDLE'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "altpll0:inst|altpll:altpll_component|_clk2" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll0:inst|altpll:altpll_component|_clk2" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk2" to destination register is 2.617 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk2'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G1; Fanout = 21; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk2~clkctrl'
                Info: 3: + IC(0.989 ns) + CELL(0.537 ns) = 2.617 ns; Loc. = LCFF_X34_Y9_N7; Fanout = 2; REG Node = 'SRAM:inst2|STATE.IDLE'
                Info: Total cell delay = 0.537 ns ( 20.52 % )
                Info: Total interconnect delay = 2.080 ns ( 79.48 % )
            Info: - Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk2" to source register is 2.617 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk2'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G1; Fanout = 21; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk2~clkctrl'
                Info: 3: + IC(0.989 ns) + CELL(0.537 ns) = 2.617 ns; Loc. = LCFF_X34_Y9_N7; Fanout = 2; REG Node = 'SRAM:inst2|STATE.IDLE'
                Info: Total cell delay = 0.537 ns ( 20.52 % )
                Info: Total interconnect delay = 2.080 ns ( 79.48 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: Minimum slack time is 391 ps for clock "altpll1:inst11|altpll:altpll_component|_clk0" between source register "UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]" and destination register "UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y13_N23; Fanout = 2; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X27_Y13_N22; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X27_Y13_N23; Fanout = 2; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "altpll1:inst11|altpll:altpll_component|_clk0" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll1:inst11|altpll:altpll_component|_clk0" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "altpll1:inst11|altpll:altpll_component|_clk0" to destination register is 2.630 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 155; COMB Node = 'altpll1:inst11|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.018 ns) + CELL(0.537 ns) = 2.630 ns; Loc. = LCFF_X27_Y13_N23; Fanout = 2; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]'
                Info: Total cell delay = 0.537 ns ( 20.42 % )
                Info: Total interconnect delay = 2.093 ns ( 79.58 % )
            Info: - Shortest clock path from clock "altpll1:inst11|altpll:altpll_component|_clk0" to source register is 2.630 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 155; COMB Node = 'altpll1:inst11|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.018 ns) + CELL(0.537 ns) = 2.630 ns; Loc. = LCFF_X27_Y13_N23; Fanout = 2; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]'
                Info: Total cell delay = 0.537 ns ( 20.42 % )
                Info: Total interconnect delay = 2.093 ns ( 79.58 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: tsu for register "UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]" (data pin = "KEY[0]", clock pin = "CLOCK_27") is 11.197 ns
    Info: + Longest pin to register delay is 11.484 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 7; PIN Node = 'KEY[0]'
        Info: 2: + IC(6.265 ns) + CELL(0.150 ns) = 7.277 ns; Loc. = LCCOMB_X28_Y9_N0; Fanout = 26; COMB Node = 'inst39'
        Info: 3: + IC(1.516 ns) + CELL(0.150 ns) = 8.943 ns; Loc. = LCCOMB_X27_Y16_N22; Fanout = 7; COMB Node = 'UART_INTERFACE:inst1|UART:inst2|uart_rx_sample_tick~2'
        Info: 4: + IC(0.761 ns) + CELL(0.419 ns) = 10.123 ns; Loc. = LCCOMB_X27_Y15_N10; Fanout = 10; COMB Node = 'UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]~0'
        Info: 5: + IC(0.701 ns) + CELL(0.660 ns) = 11.484 ns; Loc. = LCFF_X27_Y14_N25; Fanout = 1; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]'
        Info: Total cell delay = 2.241 ns ( 19.51 % )
        Info: Total interconnect delay = 9.243 ns ( 80.49 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Offset between input clock "CLOCK_27" and output clock "altpll1:inst11|altpll:altpll_component|_clk0" is -2.384 ns
    Info: - Shortest clock path from clock "altpll1:inst11|altpll:altpll_component|_clk0" to destination register is 2.635 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 155; COMB Node = 'altpll1:inst11|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(1.023 ns) + CELL(0.537 ns) = 2.635 ns; Loc. = LCFF_X27_Y14_N25; Fanout = 1; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]'
        Info: Total cell delay = 0.537 ns ( 20.38 % )
        Info: Total interconnect delay = 2.098 ns ( 79.62 % )
Info: tco from clock "CLOCK_50" to destination pin "HEX7[5]" through register "QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2]" is 13.945 ns
    Info: + Offset between input clock "CLOCK_50" and output clock "altpll0:inst|altpll:altpll_component|_clk0" is -2.358 ns
    Info: + Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk0" to source register is 8.888 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 431; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(1.021 ns) + CELL(0.787 ns) = 2.899 ns; Loc. = LCFF_X32_Y12_N7; Fanout = 3; REG Node = 'SCOMP:inst8|IO_CYCLE'
        Info: 4: + IC(0.531 ns) + CELL(0.416 ns) = 3.846 ns; Loc. = LCCOMB_X32_Y12_N4; Fanout = 4; COMB Node = 'IO_DECODER:inst24|Equal2~2'
        Info: 5: + IC(0.951 ns) + CELL(0.150 ns) = 4.947 ns; Loc. = LCCOMB_X31_Y12_N14; Fanout = 4; COMB Node = 'IO_DECODER:inst24|Equal2~6'
        Info: 6: + IC(0.276 ns) + CELL(0.275 ns) = 5.498 ns; Loc. = LCCOMB_X31_Y12_N16; Fanout = 1; COMB Node = 'inst73'
        Info: 7: + IC(1.855 ns) + CELL(0.000 ns) = 7.353 ns; Loc. = CLKCTRL_G9; Fanout = 16; COMB Node = 'inst73~clkctrl'
        Info: 8: + IC(0.998 ns) + CELL(0.537 ns) = 8.888 ns; Loc. = LCFF_X23_Y11_N1; Fanout = 7; REG Node = 'QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2]'
        Info: Total cell delay = 2.165 ns ( 24.36 % )
        Info: Total interconnect delay = 6.723 ns ( 75.64 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 7.165 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y11_N1; Fanout = 7; REG Node = 'QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2]'
        Info: 2: + IC(3.469 ns) + CELL(0.275 ns) = 3.744 ns; Loc. = LCCOMB_X1_Y24_N10; Fanout = 1; COMB Node = 'QUAD_HEX:inst56|HEX_DISP:inst15|Mux1~0'
        Info: 3: + IC(0.741 ns) + CELL(2.680 ns) = 7.165 ns; Loc. = PIN_P9; Fanout = 0; PIN Node = 'HEX7[5]'
        Info: Total cell delay = 2.955 ns ( 41.24 % )
        Info: Total interconnect delay = 4.210 ns ( 58.76 % )
Info: th for register "DIG_IN:inst5|B_DI[6]" (data pin = "SW[6]", clock pin = "CLOCK_50") is 3.577 ns
    Info: + Offset between input clock "CLOCK_50" and output clock "altpll0:inst|altpll:altpll_component|_clk0" is -2.358 ns
    Info: + Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk0" to destination register is 7.977 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 431; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(1.021 ns) + CELL(0.787 ns) = 2.899 ns; Loc. = LCFF_X32_Y12_N7; Fanout = 3; REG Node = 'SCOMP:inst8|IO_CYCLE'
        Info: 4: + IC(0.531 ns) + CELL(0.416 ns) = 3.846 ns; Loc. = LCCOMB_X32_Y12_N4; Fanout = 4; COMB Node = 'IO_DECODER:inst24|Equal2~2'
        Info: 5: + IC(0.502 ns) + CELL(0.437 ns) = 4.785 ns; Loc. = LCCOMB_X32_Y12_N10; Fanout = 18; COMB Node = 'inst77'
        Info: 6: + IC(1.642 ns) + CELL(0.000 ns) = 6.427 ns; Loc. = CLKCTRL_G15; Fanout = 16; COMB Node = 'inst77~clkctrl'
        Info: 7: + IC(1.013 ns) + CELL(0.537 ns) = 7.977 ns; Loc. = LCFF_X33_Y15_N17; Fanout = 1; REG Node = 'DIG_IN:inst5|B_DI[6]'
        Info: Total cell delay = 2.177 ns ( 27.29 % )
        Info: Total interconnect delay = 5.800 ns ( 72.71 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.308 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AC13; Fanout = 1; PIN Node = 'SW[6]'
        Info: 2: + IC(1.086 ns) + CELL(0.149 ns) = 2.224 ns; Loc. = LCCOMB_X33_Y15_N16; Fanout = 1; COMB Node = 'DIG_IN:inst5|B_DI[6]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.308 ns; Loc. = LCFF_X33_Y15_N17; Fanout = 1; REG Node = 'DIG_IN:inst5|B_DI[6]'
        Info: Total cell delay = 1.222 ns ( 52.95 % )
        Info: Total interconnect delay = 1.086 ns ( 47.05 % )
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 203 megabytes
    Info: Processing ended: Wed Mar 11 19:19:55 2020
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


