// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="postage_postage,hls_ip_2021_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu28dr-ffvg1517-2-e,HLS_INPUT_CLOCK=1.818000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=1.307625,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=994,HLS_SYN_LUT=1459,HLS_VERSION=2021_1}" *)

module postage (
// synthesis translate_off
    kernel_block,
// synthesis translate_on
        ap_clk,
        ap_rst_n,
        instream_TDATA,
        instream_TVALID,
        instream_TREADY,
        instream_TKEEP,
        instream_TSTRB,
        instream_TUSER,
        instream_TLAST,
        iniq_TDATA,
        iniq_TVALID,
        iniq_TREADY,
        iniq_TKEEP,
        iniq_TSTRB,
        iniq_TLAST,
        iq_out_0_TDATA,
        iq_out_0_TVALID,
        iq_out_0_TREADY,
        iq_out_0_TKEEP,
        iq_out_0_TSTRB,
        iq_out_0_TUSER,
        iq_out_0_TLAST,
        iq_out_1_TDATA,
        iq_out_1_TVALID,
        iq_out_1_TREADY,
        iq_out_1_TKEEP,
        iq_out_1_TSTRB,
        iq_out_1_TUSER,
        iq_out_1_TLAST,
        iq_out_2_TDATA,
        iq_out_2_TVALID,
        iq_out_2_TREADY,
        iq_out_2_TKEEP,
        iq_out_2_TSTRB,
        iq_out_2_TUSER,
        iq_out_2_TLAST,
        iq_out_3_TDATA,
        iq_out_3_TVALID,
        iq_out_3_TREADY,
        iq_out_3_TKEEP,
        iq_out_3_TSTRB,
        iq_out_3_TUSER,
        iq_out_3_TLAST,
        iq_out_4_TDATA,
        iq_out_4_TVALID,
        iq_out_4_TREADY,
        iq_out_4_TKEEP,
        iq_out_4_TSTRB,
        iq_out_4_TUSER,
        iq_out_4_TLAST,
        iq_out_5_TDATA,
        iq_out_5_TVALID,
        iq_out_5_TREADY,
        iq_out_5_TKEEP,
        iq_out_5_TSTRB,
        iq_out_5_TUSER,
        iq_out_5_TLAST,
        iq_out_6_TDATA,
        iq_out_6_TVALID,
        iq_out_6_TREADY,
        iq_out_6_TKEEP,
        iq_out_6_TSTRB,
        iq_out_6_TUSER,
        iq_out_6_TLAST,
        iq_out_7_TDATA,
        iq_out_7_TVALID,
        iq_out_7_TREADY,
        iq_out_7_TKEEP,
        iq_out_7_TSTRB,
        iq_out_7_TUSER,
        iq_out_7_TLAST,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 7;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

// synthesis translate_off
output kernel_block;
// synthesis translate_on
input   ap_clk;
input   ap_rst_n;
input  [63:0] instream_TDATA;
input   instream_TVALID;
output   instream_TREADY;
input  [7:0] instream_TKEEP;
input  [7:0] instream_TSTRB;
input  [12:0] instream_TUSER;
input  [0:0] instream_TLAST;
input  [127:0] iniq_TDATA;
input   iniq_TVALID;
output   iniq_TREADY;
input  [15:0] iniq_TKEEP;
input  [15:0] iniq_TSTRB;
input  [0:0] iniq_TLAST;
output  [31:0] iq_out_0_TDATA;
output   iq_out_0_TVALID;
input   iq_out_0_TREADY;
output  [3:0] iq_out_0_TKEEP;
output  [3:0] iq_out_0_TSTRB;
output  [2:0] iq_out_0_TUSER;
output  [0:0] iq_out_0_TLAST;
output  [31:0] iq_out_1_TDATA;
output   iq_out_1_TVALID;
input   iq_out_1_TREADY;
output  [3:0] iq_out_1_TKEEP;
output  [3:0] iq_out_1_TSTRB;
output  [2:0] iq_out_1_TUSER;
output  [0:0] iq_out_1_TLAST;
output  [31:0] iq_out_2_TDATA;
output   iq_out_2_TVALID;
input   iq_out_2_TREADY;
output  [3:0] iq_out_2_TKEEP;
output  [3:0] iq_out_2_TSTRB;
output  [2:0] iq_out_2_TUSER;
output  [0:0] iq_out_2_TLAST;
output  [31:0] iq_out_3_TDATA;
output   iq_out_3_TVALID;
input   iq_out_3_TREADY;
output  [3:0] iq_out_3_TKEEP;
output  [3:0] iq_out_3_TSTRB;
output  [2:0] iq_out_3_TUSER;
output  [0:0] iq_out_3_TLAST;
output  [31:0] iq_out_4_TDATA;
output   iq_out_4_TVALID;
input   iq_out_4_TREADY;
output  [3:0] iq_out_4_TKEEP;
output  [3:0] iq_out_4_TSTRB;
output  [2:0] iq_out_4_TUSER;
output  [0:0] iq_out_4_TLAST;
output  [31:0] iq_out_5_TDATA;
output   iq_out_5_TVALID;
input   iq_out_5_TREADY;
output  [3:0] iq_out_5_TKEEP;
output  [3:0] iq_out_5_TSTRB;
output  [2:0] iq_out_5_TUSER;
output  [0:0] iq_out_5_TLAST;
output  [31:0] iq_out_6_TDATA;
output   iq_out_6_TVALID;
input   iq_out_6_TREADY;
output  [3:0] iq_out_6_TKEEP;
output  [3:0] iq_out_6_TSTRB;
output  [2:0] iq_out_6_TUSER;
output  [0:0] iq_out_6_TLAST;
output  [31:0] iq_out_7_TDATA;
output   iq_out_7_TVALID;
input   iq_out_7_TREADY;
output  [3:0] iq_out_7_TKEEP;
output  [3:0] iq_out_7_TSTRB;
output  [2:0] iq_out_7_TUSER;
output  [0:0] iq_out_7_TLAST;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;

reg instream_TREADY;
reg iniq_TREADY;
reg iq_out_0_TVALID;
reg iq_out_1_TVALID;
reg iq_out_2_TVALID;
reg iq_out_3_TVALID;
reg iq_out_4_TVALID;
reg iq_out_5_TVALID;
reg iq_out_6_TVALID;
reg iq_out_7_TVALID;

 reg    ap_rst_n_inv;
wire   [11:0] monitor_0;
wire   [11:0] monitor_1;
wire   [11:0] monitor_2;
wire   [11:0] monitor_3;
wire   [11:0] monitor_4;
wire   [11:0] monitor_5;
wire   [11:0] monitor_6;
wire   [11:0] monitor_7;
reg    instream_TDATA_blk_n;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
reg    iniq_TDATA_blk_n;
reg    iq_out_0_TDATA_blk_n;
reg    ap_enable_reg_pp0_iter1;
reg   [0:0] icmp_ln1049_reg_1566;
reg   [0:0] icmp_ln379_reg_1571;
reg    iq_out_1_TDATA_blk_n;
reg   [0:0] icmp_ln1049_1_reg_1580;
reg   [0:0] icmp_ln379_1_reg_1585;
reg    iq_out_2_TDATA_blk_n;
reg   [0:0] icmp_ln1049_2_reg_1594;
reg   [0:0] icmp_ln379_2_reg_1599;
reg    iq_out_3_TDATA_blk_n;
reg   [0:0] icmp_ln1049_3_reg_1608;
reg   [0:0] icmp_ln379_3_reg_1613;
reg    iq_out_4_TDATA_blk_n;
reg   [0:0] icmp_ln1049_4_reg_1622;
reg   [0:0] icmp_ln379_4_reg_1627;
reg    iq_out_5_TDATA_blk_n;
reg   [0:0] icmp_ln1049_5_reg_1636;
reg   [0:0] icmp_ln379_5_reg_1641;
reg    iq_out_6_TDATA_blk_n;
reg   [0:0] icmp_ln1049_6_reg_1650;
reg   [0:0] icmp_ln379_6_reg_1655;
reg    iq_out_7_TDATA_blk_n;
reg   [0:0] icmp_ln1049_7_reg_1664;
reg   [0:0] icmp_ln379_7_reg_1669;
wire    ap_CS_fsm_state1;
reg   [8:0] gid_V_reg_1430;
reg   [8:0] gid_V_1_reg_1435;
reg   [8:0] gid_V_2_reg_1440;
reg   [8:0] gid_V_3_reg_1445;
reg   [8:0] gid_V_4_reg_1450;
reg   [8:0] gid_V_5_reg_1455;
reg   [8:0] gid_V_6_reg_1460;
reg   [8:0] gid_V_7_reg_1465;
wire   [1:0] lane_V_fu_694_p1;
reg   [1:0] lane_V_reg_1470;
wire   [1:0] lane_V_1_fu_698_p1;
reg   [1:0] lane_V_1_reg_1476;
wire   [1:0] lane_V_2_fu_702_p1;
reg   [1:0] lane_V_2_reg_1482;
wire   [1:0] lane_V_3_fu_706_p1;
reg   [1:0] lane_V_3_reg_1488;
wire   [1:0] lane_V_4_fu_710_p1;
reg   [1:0] lane_V_4_reg_1494;
wire   [1:0] lane_V_5_fu_714_p1;
reg   [1:0] lane_V_5_reg_1500;
wire   [1:0] lane_V_6_fu_718_p1;
reg   [1:0] lane_V_6_reg_1506;
wire   [1:0] lane_V_7_fu_722_p1;
reg   [1:0] lane_V_7_reg_1512;
wire   [31:0] x_0_fu_734_p1;
reg   [31:0] x_0_reg_1518;
reg    ap_block_state2_pp0_stage0_iter0;
reg    ap_predicate_op242_write_state3;
reg    ap_predicate_op246_write_state3;
reg    ap_predicate_op250_write_state3;
reg    ap_predicate_op254_write_state3;
reg    ap_predicate_op258_write_state3;
reg    ap_predicate_op262_write_state3;
reg    ap_predicate_op266_write_state3;
reg    ap_predicate_op270_write_state3;
reg    ap_block_state3_pp0_stage0_iter1;
reg    ap_block_state3_io;
reg    ap_block_pp0_stage0_11001;
reg   [31:0] x_1_reg_1530;
reg   [31:0] x_2_reg_1542;
reg   [31:0] x_3_reg_1554;
wire   [0:0] icmp_ln1049_fu_782_p2;
wire   [0:0] icmp_ln379_fu_790_p2;
wire   [0:0] tmp_last_V_fu_796_p2;
reg   [0:0] tmp_last_V_reg_1575;
wire   [0:0] icmp_ln1049_1_fu_833_p2;
wire   [0:0] icmp_ln379_1_fu_841_p2;
wire   [0:0] tmp_last_V_1_fu_847_p2;
reg   [0:0] tmp_last_V_1_reg_1589;
wire   [0:0] icmp_ln1049_2_fu_884_p2;
wire   [0:0] icmp_ln379_2_fu_892_p2;
wire   [0:0] tmp_last_V_2_fu_898_p2;
reg   [0:0] tmp_last_V_2_reg_1603;
wire   [0:0] icmp_ln1049_3_fu_935_p2;
wire   [0:0] icmp_ln379_3_fu_943_p2;
wire   [0:0] tmp_last_V_3_fu_949_p2;
reg   [0:0] tmp_last_V_3_reg_1617;
wire   [0:0] icmp_ln1049_4_fu_986_p2;
wire   [0:0] icmp_ln379_4_fu_994_p2;
wire   [0:0] tmp_last_V_4_fu_1000_p2;
reg   [0:0] tmp_last_V_4_reg_1631;
wire   [0:0] icmp_ln1049_5_fu_1037_p2;
wire   [0:0] icmp_ln379_5_fu_1045_p2;
wire   [0:0] tmp_last_V_5_fu_1051_p2;
reg   [0:0] tmp_last_V_5_reg_1645;
wire   [0:0] icmp_ln1049_6_fu_1088_p2;
wire   [0:0] icmp_ln379_6_fu_1096_p2;
wire   [0:0] tmp_last_V_6_fu_1102_p2;
reg   [0:0] tmp_last_V_6_reg_1659;
wire   [0:0] icmp_ln1049_7_fu_1139_p2;
wire   [0:0] icmp_ln379_7_fu_1147_p2;
wire   [0:0] tmp_last_V_7_fu_1153_p2;
reg   [0:0] tmp_last_V_7_reg_1673;
reg    ap_block_pp0_stage0_subdone;
wire   [4:0] iqprereg_Array_0_address0;
reg    iqprereg_Array_0_ce0;
reg    iqprereg_Array_0_we0;
wire   [31:0] iqprereg_Array_0_q0;
wire   [4:0] iqprereg_Array_1_address0;
reg    iqprereg_Array_1_ce0;
reg    iqprereg_Array_1_we0;
wire   [31:0] iqprereg_Array_1_q0;
wire   [4:0] iqprereg_Array_2_address0;
reg    iqprereg_Array_2_ce0;
reg    iqprereg_Array_2_we0;
wire   [31:0] iqprereg_Array_2_q0;
wire   [4:0] iqprereg_Array_3_address0;
reg    iqprereg_Array_3_ce0;
reg    iqprereg_Array_3_we0;
wire   [31:0] iqprereg_Array_3_q0;
wire   [4:0] iqprereg_Array_4_address0;
reg    iqprereg_Array_4_ce0;
reg    iqprereg_Array_4_we0;
wire   [31:0] iqprereg_Array_4_q0;
wire   [4:0] iqprereg_Array_5_address0;
reg    iqprereg_Array_5_ce0;
reg    iqprereg_Array_5_we0;
wire   [31:0] iqprereg_Array_5_q0;
wire   [4:0] iqprereg_Array_6_address0;
reg    iqprereg_Array_6_ce0;
reg    iqprereg_Array_6_we0;
wire   [31:0] iqprereg_Array_6_q0;
wire   [4:0] iqprereg_Array_7_address0;
reg    iqprereg_Array_7_ce0;
reg    iqprereg_Array_7_we0;
wire   [31:0] iqprereg_Array_7_q0;
reg   [7:0] empty_fu_236;
wire   [7:0] add_ln407_fu_802_p2;
wire   [7:0] select_ln399_fu_820_p3;
reg   [7:0] empty_22_fu_240;
wire   [7:0] add_ln407_1_fu_853_p2;
wire   [7:0] select_ln399_1_fu_871_p3;
reg   [7:0] empty_23_fu_244;
wire   [7:0] add_ln407_2_fu_904_p2;
wire   [7:0] select_ln399_2_fu_922_p3;
reg   [7:0] empty_24_fu_248;
wire   [7:0] add_ln407_3_fu_955_p2;
wire   [7:0] select_ln399_3_fu_973_p3;
reg   [7:0] empty_25_fu_252;
wire   [7:0] add_ln407_4_fu_1006_p2;
wire   [7:0] select_ln399_4_fu_1024_p3;
reg   [7:0] empty_26_fu_256;
wire   [7:0] add_ln407_5_fu_1057_p2;
wire   [7:0] select_ln399_5_fu_1075_p3;
reg   [7:0] empty_27_fu_260;
wire   [7:0] add_ln407_6_fu_1108_p2;
wire   [7:0] select_ln399_6_fu_1126_p3;
reg   [7:0] empty_28_fu_264;
wire   [7:0] add_ln407_7_fu_1159_p2;
wire   [7:0] select_ln399_7_fu_1177_p3;
reg    ap_block_pp0_stage0_01001;
wire   [31:0] DataIn_assign_fu_1190_p6;
wire   [31:0] DataIn_assign_1_fu_1208_p6;
wire   [31:0] DataIn_assign_2_fu_1226_p6;
wire   [31:0] DataIn_assign_3_fu_1244_p6;
wire   [31:0] DataIn_assign_4_fu_1262_p6;
wire   [31:0] DataIn_assign_5_fu_1280_p6;
wire   [31:0] DataIn_assign_6_fu_1298_p6;
wire   [31:0] DataIn_assign_7_fu_1316_p6;
wire   [8:0] group_V_fu_768_p1;
wire   [3:0] trigger_V_fu_772_p4;
wire   [0:0] p_Result_s_fu_813_p3;
wire   [0:0] p_Result_1_fu_864_p3;
wire   [0:0] p_Result_2_fu_915_p3;
wire   [0:0] p_Result_3_fu_966_p3;
wire   [0:0] p_Result_4_fu_1017_p3;
wire   [0:0] p_Result_5_fu_1068_p3;
wire   [0:0] p_Result_6_fu_1119_p3;
wire   [0:0] p_Result_7_fu_1170_p3;
reg   [1:0] ap_NS_fsm;
wire    ap_ST_fsm_state1_blk;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_896;
reg    ap_condition_903;
reg    ap_condition_910;
reg    ap_condition_917;
reg    ap_condition_924;
reg    ap_condition_931;
reg    ap_condition_938;
reg    ap_condition_889;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

postage_iqprereg_Array_0 #(
    .DataWidth( 32 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
iqprereg_Array_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(iqprereg_Array_0_address0),
    .ce0(iqprereg_Array_0_ce0),
    .we0(iqprereg_Array_0_we0),
    .d0(DataIn_assign_fu_1190_p6),
    .q0(iqprereg_Array_0_q0)
);

postage_iqprereg_Array_0 #(
    .DataWidth( 32 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
iqprereg_Array_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(iqprereg_Array_1_address0),
    .ce0(iqprereg_Array_1_ce0),
    .we0(iqprereg_Array_1_we0),
    .d0(DataIn_assign_1_fu_1208_p6),
    .q0(iqprereg_Array_1_q0)
);

postage_iqprereg_Array_0 #(
    .DataWidth( 32 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
iqprereg_Array_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(iqprereg_Array_2_address0),
    .ce0(iqprereg_Array_2_ce0),
    .we0(iqprereg_Array_2_we0),
    .d0(DataIn_assign_2_fu_1226_p6),
    .q0(iqprereg_Array_2_q0)
);

postage_iqprereg_Array_0 #(
    .DataWidth( 32 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
iqprereg_Array_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(iqprereg_Array_3_address0),
    .ce0(iqprereg_Array_3_ce0),
    .we0(iqprereg_Array_3_we0),
    .d0(DataIn_assign_3_fu_1244_p6),
    .q0(iqprereg_Array_3_q0)
);

postage_iqprereg_Array_0 #(
    .DataWidth( 32 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
iqprereg_Array_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(iqprereg_Array_4_address0),
    .ce0(iqprereg_Array_4_ce0),
    .we0(iqprereg_Array_4_we0),
    .d0(DataIn_assign_4_fu_1262_p6),
    .q0(iqprereg_Array_4_q0)
);

postage_iqprereg_Array_0 #(
    .DataWidth( 32 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
iqprereg_Array_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(iqprereg_Array_5_address0),
    .ce0(iqprereg_Array_5_ce0),
    .we0(iqprereg_Array_5_we0),
    .d0(DataIn_assign_5_fu_1280_p6),
    .q0(iqprereg_Array_5_q0)
);

postage_iqprereg_Array_0 #(
    .DataWidth( 32 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
iqprereg_Array_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(iqprereg_Array_6_address0),
    .ce0(iqprereg_Array_6_ce0),
    .we0(iqprereg_Array_6_we0),
    .d0(DataIn_assign_6_fu_1298_p6),
    .q0(iqprereg_Array_6_q0)
);

postage_iqprereg_Array_0 #(
    .DataWidth( 32 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
iqprereg_Array_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(iqprereg_Array_7_address0),
    .ce0(iqprereg_Array_7_ce0),
    .we0(iqprereg_Array_7_we0),
    .d0(DataIn_assign_7_fu_1316_p6),
    .q0(iqprereg_Array_7_q0)
);

postage_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .monitor_0(monitor_0),
    .monitor_1(monitor_1),
    .monitor_2(monitor_2),
    .monitor_3(monitor_3),
    .monitor_4(monitor_4),
    .monitor_5(monitor_5),
    .monitor_6(monitor_6),
    .monitor_7(monitor_7)
);

postage_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U1(
    .din0(x_0_reg_1518),
    .din1(x_1_reg_1530),
    .din2(x_2_reg_1542),
    .din3(x_3_reg_1554),
    .din4(lane_V_reg_1470),
    .dout(DataIn_assign_fu_1190_p6)
);

postage_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U2(
    .din0(x_0_reg_1518),
    .din1(x_1_reg_1530),
    .din2(x_2_reg_1542),
    .din3(x_3_reg_1554),
    .din4(lane_V_1_reg_1476),
    .dout(DataIn_assign_1_fu_1208_p6)
);

postage_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U3(
    .din0(x_0_reg_1518),
    .din1(x_1_reg_1530),
    .din2(x_2_reg_1542),
    .din3(x_3_reg_1554),
    .din4(lane_V_2_reg_1482),
    .dout(DataIn_assign_2_fu_1226_p6)
);

postage_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U4(
    .din0(x_0_reg_1518),
    .din1(x_1_reg_1530),
    .din2(x_2_reg_1542),
    .din3(x_3_reg_1554),
    .din4(lane_V_3_reg_1488),
    .dout(DataIn_assign_3_fu_1244_p6)
);

postage_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U5(
    .din0(x_0_reg_1518),
    .din1(x_1_reg_1530),
    .din2(x_2_reg_1542),
    .din3(x_3_reg_1554),
    .din4(lane_V_4_reg_1494),
    .dout(DataIn_assign_4_fu_1262_p6)
);

postage_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U6(
    .din0(x_0_reg_1518),
    .din1(x_1_reg_1530),
    .din2(x_2_reg_1542),
    .din3(x_3_reg_1554),
    .din4(lane_V_5_reg_1500),
    .dout(DataIn_assign_5_fu_1280_p6)
);

postage_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U7(
    .din0(x_0_reg_1518),
    .din1(x_1_reg_1530),
    .din2(x_2_reg_1542),
    .din3(x_3_reg_1554),
    .din4(lane_V_6_reg_1506),
    .dout(DataIn_assign_6_fu_1298_p6)
);

postage_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U8(
    .din0(x_0_reg_1518),
    .din1(x_1_reg_1530),
    .din2(x_2_reg_1542),
    .din3(x_3_reg_1554),
    .din4(lane_V_7_reg_1512),
    .dout(DataIn_assign_7_fu_1316_p6)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state1)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((1'b1 == ap_CS_fsm_state1)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_896)) begin
        if ((icmp_ln379_1_fu_841_p2 == 1'd1)) begin
            empty_22_fu_240 <= select_ln399_1_fu_871_p3;
        end else if ((icmp_ln379_1_fu_841_p2 == 1'd0)) begin
            empty_22_fu_240 <= add_ln407_1_fu_853_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_903)) begin
        if ((icmp_ln379_2_fu_892_p2 == 1'd1)) begin
            empty_23_fu_244 <= select_ln399_2_fu_922_p3;
        end else if ((icmp_ln379_2_fu_892_p2 == 1'd0)) begin
            empty_23_fu_244 <= add_ln407_2_fu_904_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_910)) begin
        if ((icmp_ln379_3_fu_943_p2 == 1'd1)) begin
            empty_24_fu_248 <= select_ln399_3_fu_973_p3;
        end else if ((icmp_ln379_3_fu_943_p2 == 1'd0)) begin
            empty_24_fu_248 <= add_ln407_3_fu_955_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_917)) begin
        if ((icmp_ln379_4_fu_994_p2 == 1'd1)) begin
            empty_25_fu_252 <= select_ln399_4_fu_1024_p3;
        end else if ((icmp_ln379_4_fu_994_p2 == 1'd0)) begin
            empty_25_fu_252 <= add_ln407_4_fu_1006_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_924)) begin
        if ((icmp_ln379_5_fu_1045_p2 == 1'd1)) begin
            empty_26_fu_256 <= select_ln399_5_fu_1075_p3;
        end else if ((icmp_ln379_5_fu_1045_p2 == 1'd0)) begin
            empty_26_fu_256 <= add_ln407_5_fu_1057_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_931)) begin
        if ((icmp_ln379_6_fu_1096_p2 == 1'd1)) begin
            empty_27_fu_260 <= select_ln399_6_fu_1126_p3;
        end else if ((icmp_ln379_6_fu_1096_p2 == 1'd0)) begin
            empty_27_fu_260 <= add_ln407_6_fu_1108_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_938)) begin
        if ((icmp_ln379_7_fu_1147_p2 == 1'd1)) begin
            empty_28_fu_264 <= select_ln399_7_fu_1177_p3;
        end else if ((icmp_ln379_7_fu_1147_p2 == 1'd0)) begin
            empty_28_fu_264 <= add_ln407_7_fu_1159_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_889)) begin
        if ((icmp_ln379_fu_790_p2 == 1'd1)) begin
            empty_fu_236 <= select_ln399_fu_820_p3;
        end else if ((icmp_ln379_fu_790_p2 == 1'd0)) begin
            empty_fu_236 <= add_ln407_fu_802_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        gid_V_1_reg_1435 <= {{monitor_1[10:2]}};
        gid_V_2_reg_1440 <= {{monitor_2[10:2]}};
        gid_V_3_reg_1445 <= {{monitor_3[10:2]}};
        gid_V_4_reg_1450 <= {{monitor_4[10:2]}};
        gid_V_5_reg_1455 <= {{monitor_5[10:2]}};
        gid_V_6_reg_1460 <= {{monitor_6[10:2]}};
        gid_V_7_reg_1465 <= {{monitor_7[10:2]}};
        gid_V_reg_1430 <= {{monitor_0[10:2]}};
        lane_V_1_reg_1476 <= lane_V_1_fu_698_p1;
        lane_V_2_reg_1482 <= lane_V_2_fu_702_p1;
        lane_V_3_reg_1488 <= lane_V_3_fu_706_p1;
        lane_V_4_reg_1494 <= lane_V_4_fu_710_p1;
        lane_V_5_reg_1500 <= lane_V_5_fu_714_p1;
        lane_V_6_reg_1506 <= lane_V_6_fu_718_p1;
        lane_V_7_reg_1512 <= lane_V_7_fu_722_p1;
        lane_V_reg_1470 <= lane_V_fu_694_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1049_1_reg_1580 <= icmp_ln1049_1_fu_833_p2;
        icmp_ln1049_2_reg_1594 <= icmp_ln1049_2_fu_884_p2;
        icmp_ln1049_3_reg_1608 <= icmp_ln1049_3_fu_935_p2;
        icmp_ln1049_4_reg_1622 <= icmp_ln1049_4_fu_986_p2;
        icmp_ln1049_5_reg_1636 <= icmp_ln1049_5_fu_1037_p2;
        icmp_ln1049_6_reg_1650 <= icmp_ln1049_6_fu_1088_p2;
        icmp_ln1049_7_reg_1664 <= icmp_ln1049_7_fu_1139_p2;
        icmp_ln1049_reg_1566 <= icmp_ln1049_fu_782_p2;
        x_0_reg_1518 <= x_0_fu_734_p1;
        x_1_reg_1530 <= {{iniq_TDATA[63:32]}};
        x_2_reg_1542 <= {{iniq_TDATA[95:64]}};
        x_3_reg_1554 <= {{iniq_TDATA[127:96]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1049_1_fu_833_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln379_1_reg_1585 <= icmp_ln379_1_fu_841_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1049_2_fu_884_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln379_2_reg_1599 <= icmp_ln379_2_fu_892_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1049_3_fu_935_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln379_3_reg_1613 <= icmp_ln379_3_fu_943_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1049_4_fu_986_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln379_4_reg_1627 <= icmp_ln379_4_fu_994_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1049_5_fu_1037_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln379_5_reg_1641 <= icmp_ln379_5_fu_1045_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1049_6_fu_1088_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln379_6_reg_1655 <= icmp_ln379_6_fu_1096_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1049_7_fu_1139_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln379_7_reg_1669 <= icmp_ln379_7_fu_1147_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1049_fu_782_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln379_reg_1571 <= icmp_ln379_fu_790_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln379_1_fu_841_p2 == 1'd0) & (icmp_ln1049_1_fu_833_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_last_V_1_reg_1589 <= tmp_last_V_1_fu_847_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln379_2_fu_892_p2 == 1'd0) & (icmp_ln1049_2_fu_884_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_last_V_2_reg_1603 <= tmp_last_V_2_fu_898_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln379_3_fu_943_p2 == 1'd0) & (icmp_ln1049_3_fu_935_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_last_V_3_reg_1617 <= tmp_last_V_3_fu_949_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln379_4_fu_994_p2 == 1'd0) & (icmp_ln1049_4_fu_986_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_last_V_4_reg_1631 <= tmp_last_V_4_fu_1000_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln379_5_fu_1045_p2 == 1'd0) & (icmp_ln1049_5_fu_1037_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_last_V_5_reg_1645 <= tmp_last_V_5_fu_1051_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln379_6_fu_1096_p2 == 1'd0) & (icmp_ln1049_6_fu_1088_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_last_V_6_reg_1659 <= tmp_last_V_6_fu_1102_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln379_7_fu_1147_p2 == 1'd0) & (icmp_ln1049_7_fu_1139_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_last_V_7_reg_1673 <= tmp_last_V_7_fu_1153_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln379_fu_790_p2 == 1'd0) & (icmp_ln1049_fu_782_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_last_V_reg_1575 <= tmp_last_V_fu_796_p2;
    end
end

assign ap_ST_fsm_state1_blk = 1'b0;

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        iniq_TDATA_blk_n = iniq_TVALID;
    end else begin
        iniq_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        iniq_TREADY = 1'b1;
    end else begin
        iniq_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        instream_TDATA_blk_n = instream_TVALID;
    end else begin
        instream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        instream_TREADY = 1'b1;
    end else begin
        instream_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln379_reg_1571 == 1'd0) & (icmp_ln1049_reg_1566 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        iq_out_0_TDATA_blk_n = iq_out_0_TREADY;
    end else begin
        iq_out_0_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op242_write_state3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        iq_out_0_TVALID = 1'b1;
    end else begin
        iq_out_0_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln379_1_reg_1585 == 1'd0) & (icmp_ln1049_1_reg_1580 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        iq_out_1_TDATA_blk_n = iq_out_1_TREADY;
    end else begin
        iq_out_1_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op246_write_state3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        iq_out_1_TVALID = 1'b1;
    end else begin
        iq_out_1_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln379_2_reg_1599 == 1'd0) & (icmp_ln1049_2_reg_1594 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        iq_out_2_TDATA_blk_n = iq_out_2_TREADY;
    end else begin
        iq_out_2_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op250_write_state3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        iq_out_2_TVALID = 1'b1;
    end else begin
        iq_out_2_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln379_3_reg_1613 == 1'd0) & (icmp_ln1049_3_reg_1608 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        iq_out_3_TDATA_blk_n = iq_out_3_TREADY;
    end else begin
        iq_out_3_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op254_write_state3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        iq_out_3_TVALID = 1'b1;
    end else begin
        iq_out_3_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln379_4_reg_1627 == 1'd0) & (icmp_ln1049_4_reg_1622 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        iq_out_4_TDATA_blk_n = iq_out_4_TREADY;
    end else begin
        iq_out_4_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op258_write_state3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        iq_out_4_TVALID = 1'b1;
    end else begin
        iq_out_4_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln379_5_reg_1641 == 1'd0) & (icmp_ln1049_5_reg_1636 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        iq_out_5_TDATA_blk_n = iq_out_5_TREADY;
    end else begin
        iq_out_5_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op262_write_state3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        iq_out_5_TVALID = 1'b1;
    end else begin
        iq_out_5_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln379_6_reg_1655 == 1'd0) & (icmp_ln1049_6_reg_1650 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        iq_out_6_TDATA_blk_n = iq_out_6_TREADY;
    end else begin
        iq_out_6_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op266_write_state3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        iq_out_6_TVALID = 1'b1;
    end else begin
        iq_out_6_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln379_7_reg_1669 == 1'd0) & (icmp_ln1049_7_reg_1664 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        iq_out_7_TDATA_blk_n = iq_out_7_TREADY;
    end else begin
        iq_out_7_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op270_write_state3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        iq_out_7_TVALID = 1'b1;
    end else begin
        iq_out_7_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        iqprereg_Array_0_ce0 = icmp_ln1049_reg_1566;
    end else begin
        iqprereg_Array_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        iqprereg_Array_0_we0 = icmp_ln1049_reg_1566;
    end else begin
        iqprereg_Array_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        iqprereg_Array_1_ce0 = icmp_ln1049_1_reg_1580;
    end else begin
        iqprereg_Array_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        iqprereg_Array_1_we0 = icmp_ln1049_1_reg_1580;
    end else begin
        iqprereg_Array_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        iqprereg_Array_2_ce0 = icmp_ln1049_2_reg_1594;
    end else begin
        iqprereg_Array_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        iqprereg_Array_2_we0 = icmp_ln1049_2_reg_1594;
    end else begin
        iqprereg_Array_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        iqprereg_Array_3_ce0 = icmp_ln1049_3_reg_1608;
    end else begin
        iqprereg_Array_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        iqprereg_Array_3_we0 = icmp_ln1049_3_reg_1608;
    end else begin
        iqprereg_Array_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        iqprereg_Array_4_ce0 = icmp_ln1049_4_reg_1622;
    end else begin
        iqprereg_Array_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        iqprereg_Array_4_we0 = icmp_ln1049_4_reg_1622;
    end else begin
        iqprereg_Array_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        iqprereg_Array_5_ce0 = icmp_ln1049_5_reg_1636;
    end else begin
        iqprereg_Array_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        iqprereg_Array_5_we0 = icmp_ln1049_5_reg_1636;
    end else begin
        iqprereg_Array_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        iqprereg_Array_6_ce0 = icmp_ln1049_6_reg_1650;
    end else begin
        iqprereg_Array_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        iqprereg_Array_6_we0 = icmp_ln1049_6_reg_1650;
    end else begin
        iqprereg_Array_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        iqprereg_Array_7_ce0 = icmp_ln1049_7_reg_1664;
    end else begin
        iqprereg_Array_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        iqprereg_Array_7_we0 = icmp_ln1049_7_reg_1664;
    end else begin
        iqprereg_Array_7_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln407_1_fu_853_p2 = ($signed(empty_22_fu_240) + $signed(8'd255));

assign add_ln407_2_fu_904_p2 = ($signed(empty_23_fu_244) + $signed(8'd255));

assign add_ln407_3_fu_955_p2 = ($signed(empty_24_fu_248) + $signed(8'd255));

assign add_ln407_4_fu_1006_p2 = ($signed(empty_25_fu_252) + $signed(8'd255));

assign add_ln407_5_fu_1057_p2 = ($signed(empty_26_fu_256) + $signed(8'd255));

assign add_ln407_6_fu_1108_p2 = ($signed(empty_27_fu_260) + $signed(8'd255));

assign add_ln407_7_fu_1159_p2 = ($signed(empty_28_fu_264) + $signed(8'd255));

assign add_ln407_fu_802_p2 = ($signed(empty_fu_236) + $signed(8'd255));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter0 == 1'b1) & ((iniq_TVALID == 1'b0) | (instream_TVALID == 1'b0))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((iq_out_7_TREADY == 1'b0) & (ap_predicate_op270_write_state3 == 1'b1)) | ((iq_out_6_TREADY == 1'b0) & (ap_predicate_op266_write_state3 == 1'b1)) | ((iq_out_5_TREADY == 1'b0) & (ap_predicate_op262_write_state3 == 1'b1)) | ((iq_out_4_TREADY == 1'b0) & (ap_predicate_op258_write_state3 == 1'b1)) | ((iq_out_3_TREADY == 1'b0) & (ap_predicate_op254_write_state3 == 1'b1)) | ((iq_out_2_TREADY == 1'b0) & (ap_predicate_op250_write_state3 == 1'b1)) | ((iq_out_1_TREADY == 1'b0) & (ap_predicate_op246_write_state3 == 1'b1)) | ((iq_out_0_TREADY == 1'b0) & (ap_predicate_op242_write_state3 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter0 == 1'b1) & ((iniq_TVALID == 1'b0) | (instream_TVALID == 1'b0))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state3_io) | ((iq_out_7_TREADY == 1'b0) & (ap_predicate_op270_write_state3 == 1'b1)) | ((iq_out_6_TREADY == 1'b0) & (ap_predicate_op266_write_state3 == 1'b1)) | ((iq_out_5_TREADY == 1'b0) & (ap_predicate_op262_write_state3 == 1'b1)) | ((iq_out_4_TREADY == 1'b0) & (ap_predicate_op258_write_state3 == 1'b1)) | ((iq_out_3_TREADY == 1'b0) & (ap_predicate_op254_write_state3 == 1'b1)) | ((iq_out_2_TREADY == 1'b0) & (ap_predicate_op250_write_state3 == 1'b1)) | ((iq_out_1_TREADY == 1'b0) & (ap_predicate_op246_write_state3 == 1'b1)) | ((iq_out_0_TREADY == 1'b0) & (ap_predicate_op242_write_state3 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter0 == 1'b1) & ((iniq_TVALID == 1'b0) | (instream_TVALID == 1'b0))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state3_io) | ((iq_out_7_TREADY == 1'b0) & (ap_predicate_op270_write_state3 == 1'b1)) | ((iq_out_6_TREADY == 1'b0) & (ap_predicate_op266_write_state3 == 1'b1)) | ((iq_out_5_TREADY == 1'b0) & (ap_predicate_op262_write_state3 == 1'b1)) | ((iq_out_4_TREADY == 1'b0) & (ap_predicate_op258_write_state3 == 1'b1)) | ((iq_out_3_TREADY == 1'b0) & (ap_predicate_op254_write_state3 == 1'b1)) | ((iq_out_2_TREADY == 1'b0) & (ap_predicate_op250_write_state3 == 1'b1)) | ((iq_out_1_TREADY == 1'b0) & (ap_predicate_op246_write_state3 == 1'b1)) | ((iq_out_0_TREADY == 1'b0) & (ap_predicate_op242_write_state3 == 1'b1)))));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter0 = ((iniq_TVALID == 1'b0) | (instream_TVALID == 1'b0));
end

always @ (*) begin
    ap_block_state3_io = (((iq_out_7_TREADY == 1'b0) & (ap_predicate_op270_write_state3 == 1'b1)) | ((iq_out_6_TREADY == 1'b0) & (ap_predicate_op266_write_state3 == 1'b1)) | ((iq_out_5_TREADY == 1'b0) & (ap_predicate_op262_write_state3 == 1'b1)) | ((iq_out_4_TREADY == 1'b0) & (ap_predicate_op258_write_state3 == 1'b1)) | ((iq_out_3_TREADY == 1'b0) & (ap_predicate_op254_write_state3 == 1'b1)) | ((iq_out_2_TREADY == 1'b0) & (ap_predicate_op250_write_state3 == 1'b1)) | ((iq_out_1_TREADY == 1'b0) & (ap_predicate_op246_write_state3 == 1'b1)) | ((iq_out_0_TREADY == 1'b0) & (ap_predicate_op242_write_state3 == 1'b1)));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = (((iq_out_7_TREADY == 1'b0) & (ap_predicate_op270_write_state3 == 1'b1)) | ((iq_out_6_TREADY == 1'b0) & (ap_predicate_op266_write_state3 == 1'b1)) | ((iq_out_5_TREADY == 1'b0) & (ap_predicate_op262_write_state3 == 1'b1)) | ((iq_out_4_TREADY == 1'b0) & (ap_predicate_op258_write_state3 == 1'b1)) | ((iq_out_3_TREADY == 1'b0) & (ap_predicate_op254_write_state3 == 1'b1)) | ((iq_out_2_TREADY == 1'b0) & (ap_predicate_op250_write_state3 == 1'b1)) | ((iq_out_1_TREADY == 1'b0) & (ap_predicate_op246_write_state3 == 1'b1)) | ((iq_out_0_TREADY == 1'b0) & (ap_predicate_op242_write_state3 == 1'b1)));
end

always @ (*) begin
    ap_condition_889 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln1049_fu_782_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_896 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln1049_1_fu_833_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_903 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln1049_2_fu_884_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_910 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln1049_3_fu_935_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_917 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln1049_4_fu_986_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_924 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln1049_5_fu_1037_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_931 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln1049_6_fu_1088_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_938 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln1049_7_fu_1139_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_predicate_op242_write_state3 = ((icmp_ln379_reg_1571 == 1'd0) & (icmp_ln1049_reg_1566 == 1'd1));
end

always @ (*) begin
    ap_predicate_op246_write_state3 = ((icmp_ln379_1_reg_1585 == 1'd0) & (icmp_ln1049_1_reg_1580 == 1'd1));
end

always @ (*) begin
    ap_predicate_op250_write_state3 = ((icmp_ln379_2_reg_1599 == 1'd0) & (icmp_ln1049_2_reg_1594 == 1'd1));
end

always @ (*) begin
    ap_predicate_op254_write_state3 = ((icmp_ln379_3_reg_1613 == 1'd0) & (icmp_ln1049_3_reg_1608 == 1'd1));
end

always @ (*) begin
    ap_predicate_op258_write_state3 = ((icmp_ln379_4_reg_1627 == 1'd0) & (icmp_ln1049_4_reg_1622 == 1'd1));
end

always @ (*) begin
    ap_predicate_op262_write_state3 = ((icmp_ln379_5_reg_1641 == 1'd0) & (icmp_ln1049_5_reg_1636 == 1'd1));
end

always @ (*) begin
    ap_predicate_op266_write_state3 = ((icmp_ln379_6_reg_1655 == 1'd0) & (icmp_ln1049_6_reg_1650 == 1'd1));
end

always @ (*) begin
    ap_predicate_op270_write_state3 = ((icmp_ln379_7_reg_1669 == 1'd0) & (icmp_ln1049_7_reg_1664 == 1'd1));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign group_V_fu_768_p1 = instream_TUSER[8:0];

assign icmp_ln1049_1_fu_833_p2 = ((gid_V_1_reg_1435 == group_V_fu_768_p1) ? 1'b1 : 1'b0);

assign icmp_ln1049_2_fu_884_p2 = ((gid_V_2_reg_1440 == group_V_fu_768_p1) ? 1'b1 : 1'b0);

assign icmp_ln1049_3_fu_935_p2 = ((gid_V_3_reg_1445 == group_V_fu_768_p1) ? 1'b1 : 1'b0);

assign icmp_ln1049_4_fu_986_p2 = ((gid_V_4_reg_1450 == group_V_fu_768_p1) ? 1'b1 : 1'b0);

assign icmp_ln1049_5_fu_1037_p2 = ((gid_V_5_reg_1455 == group_V_fu_768_p1) ? 1'b1 : 1'b0);

assign icmp_ln1049_6_fu_1088_p2 = ((gid_V_6_reg_1460 == group_V_fu_768_p1) ? 1'b1 : 1'b0);

assign icmp_ln1049_7_fu_1139_p2 = ((gid_V_7_reg_1465 == group_V_fu_768_p1) ? 1'b1 : 1'b0);

assign icmp_ln1049_fu_782_p2 = ((gid_V_reg_1430 == group_V_fu_768_p1) ? 1'b1 : 1'b0);

assign icmp_ln379_1_fu_841_p2 = ((empty_22_fu_240 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln379_2_fu_892_p2 = ((empty_23_fu_244 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln379_3_fu_943_p2 = ((empty_24_fu_248 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln379_4_fu_994_p2 = ((empty_25_fu_252 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln379_5_fu_1045_p2 = ((empty_26_fu_256 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln379_6_fu_1096_p2 = ((empty_27_fu_260 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln379_7_fu_1147_p2 = ((empty_28_fu_264 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln379_fu_790_p2 = ((empty_fu_236 == 8'd0) ? 1'b1 : 1'b0);

assign iq_out_0_TDATA = iqprereg_Array_0_q0;

assign iq_out_0_TKEEP = 4'd0;

assign iq_out_0_TLAST = tmp_last_V_reg_1575;

assign iq_out_0_TSTRB = 4'd0;

assign iq_out_0_TUSER = 3'd0;

assign iq_out_1_TDATA = iqprereg_Array_1_q0;

assign iq_out_1_TKEEP = 4'd0;

assign iq_out_1_TLAST = tmp_last_V_1_reg_1589;

assign iq_out_1_TSTRB = 4'd0;

assign iq_out_1_TUSER = 3'd1;

assign iq_out_2_TDATA = iqprereg_Array_2_q0;

assign iq_out_2_TKEEP = 4'd0;

assign iq_out_2_TLAST = tmp_last_V_2_reg_1603;

assign iq_out_2_TSTRB = 4'd0;

assign iq_out_2_TUSER = 3'd2;

assign iq_out_3_TDATA = iqprereg_Array_3_q0;

assign iq_out_3_TKEEP = 4'd0;

assign iq_out_3_TLAST = tmp_last_V_3_reg_1617;

assign iq_out_3_TSTRB = 4'd0;

assign iq_out_3_TUSER = 3'd3;

assign iq_out_4_TDATA = iqprereg_Array_4_q0;

assign iq_out_4_TKEEP = 4'd0;

assign iq_out_4_TLAST = tmp_last_V_4_reg_1631;

assign iq_out_4_TSTRB = 4'd0;

assign iq_out_4_TUSER = 3'd4;

assign iq_out_5_TDATA = iqprereg_Array_5_q0;

assign iq_out_5_TKEEP = 4'd0;

assign iq_out_5_TLAST = tmp_last_V_5_reg_1645;

assign iq_out_5_TSTRB = 4'd0;

assign iq_out_5_TUSER = 3'd5;

assign iq_out_6_TDATA = iqprereg_Array_6_q0;

assign iq_out_6_TKEEP = 4'd0;

assign iq_out_6_TLAST = tmp_last_V_6_reg_1659;

assign iq_out_6_TSTRB = 4'd0;

assign iq_out_6_TUSER = 3'd6;

assign iq_out_7_TDATA = iqprereg_Array_7_q0;

assign iq_out_7_TKEEP = 4'd0;

assign iq_out_7_TLAST = tmp_last_V_7_reg_1673;

assign iq_out_7_TSTRB = 4'd0;

assign iq_out_7_TUSER = 3'd7;

assign iqprereg_Array_0_address0 = 64'd29;

assign iqprereg_Array_1_address0 = 64'd29;

assign iqprereg_Array_2_address0 = 64'd29;

assign iqprereg_Array_3_address0 = 64'd29;

assign iqprereg_Array_4_address0 = 64'd29;

assign iqprereg_Array_5_address0 = 64'd29;

assign iqprereg_Array_6_address0 = 64'd29;

assign iqprereg_Array_7_address0 = 64'd29;

assign lane_V_1_fu_698_p1 = monitor_1[1:0];

assign lane_V_2_fu_702_p1 = monitor_2[1:0];

assign lane_V_3_fu_706_p1 = monitor_3[1:0];

assign lane_V_4_fu_710_p1 = monitor_4[1:0];

assign lane_V_5_fu_714_p1 = monitor_5[1:0];

assign lane_V_6_fu_718_p1 = monitor_6[1:0];

assign lane_V_7_fu_722_p1 = monitor_7[1:0];

assign lane_V_fu_694_p1 = monitor_0[1:0];

assign p_Result_1_fu_864_p3 = trigger_V_fu_772_p4[lane_V_1_reg_1476];

assign p_Result_2_fu_915_p3 = trigger_V_fu_772_p4[lane_V_2_reg_1482];

assign p_Result_3_fu_966_p3 = trigger_V_fu_772_p4[lane_V_3_reg_1488];

assign p_Result_4_fu_1017_p3 = trigger_V_fu_772_p4[lane_V_4_reg_1494];

assign p_Result_5_fu_1068_p3 = trigger_V_fu_772_p4[lane_V_5_reg_1500];

assign p_Result_6_fu_1119_p3 = trigger_V_fu_772_p4[lane_V_6_reg_1506];

assign p_Result_7_fu_1170_p3 = trigger_V_fu_772_p4[lane_V_7_reg_1512];

assign p_Result_s_fu_813_p3 = trigger_V_fu_772_p4[lane_V_reg_1470];

assign select_ln399_1_fu_871_p3 = ((p_Result_1_fu_864_p3[0:0] == 1'b1) ? 8'd90 : 8'd0);

assign select_ln399_2_fu_922_p3 = ((p_Result_2_fu_915_p3[0:0] == 1'b1) ? 8'd90 : 8'd0);

assign select_ln399_3_fu_973_p3 = ((p_Result_3_fu_966_p3[0:0] == 1'b1) ? 8'd90 : 8'd0);

assign select_ln399_4_fu_1024_p3 = ((p_Result_4_fu_1017_p3[0:0] == 1'b1) ? 8'd90 : 8'd0);

assign select_ln399_5_fu_1075_p3 = ((p_Result_5_fu_1068_p3[0:0] == 1'b1) ? 8'd90 : 8'd0);

assign select_ln399_6_fu_1126_p3 = ((p_Result_6_fu_1119_p3[0:0] == 1'b1) ? 8'd90 : 8'd0);

assign select_ln399_7_fu_1177_p3 = ((p_Result_7_fu_1170_p3[0:0] == 1'b1) ? 8'd90 : 8'd0);

assign select_ln399_fu_820_p3 = ((p_Result_s_fu_813_p3[0:0] == 1'b1) ? 8'd90 : 8'd0);

assign tmp_last_V_1_fu_847_p2 = ((empty_22_fu_240 == 8'd1) ? 1'b1 : 1'b0);

assign tmp_last_V_2_fu_898_p2 = ((empty_23_fu_244 == 8'd1) ? 1'b1 : 1'b0);

assign tmp_last_V_3_fu_949_p2 = ((empty_24_fu_248 == 8'd1) ? 1'b1 : 1'b0);

assign tmp_last_V_4_fu_1000_p2 = ((empty_25_fu_252 == 8'd1) ? 1'b1 : 1'b0);

assign tmp_last_V_5_fu_1051_p2 = ((empty_26_fu_256 == 8'd1) ? 1'b1 : 1'b0);

assign tmp_last_V_6_fu_1102_p2 = ((empty_27_fu_260 == 8'd1) ? 1'b1 : 1'b0);

assign tmp_last_V_7_fu_1153_p2 = ((empty_28_fu_264 == 8'd1) ? 1'b1 : 1'b0);

assign tmp_last_V_fu_796_p2 = ((empty_fu_236 == 8'd1) ? 1'b1 : 1'b0);

assign trigger_V_fu_772_p4 = {{instream_TUSER[12:9]}};

assign x_0_fu_734_p1 = iniq_TDATA[31:0];


// synthesis translate_off
`include "postage_hls_deadlock_kernel_monitor_top.vh"
// synthesis translate_on

endmodule //postage

