// Seed: 116742442
module module_0 (
    input id_0,
    input id_1,
    output id_2,
    output logic id_3,
    output id_4,
    input id_5
);
  assign {id_0, 1, id_5, id_0} = 1'b0;
  assign id_2 = 1;
  logic id_6;
endmodule
