 Logic loading report
 ====================

 Top level Layout cell : ChipMultiplier
 Eddm Logic source : $HOME/VLSI-2/Project/new/Decoder/schem/ChipMultiplier/layout


*** Existing cell $HOME/VLSI-2/Project/new/Decoder/layout/ChipMultiplier
