#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x27e0a50 .scope module, "project_test" "project_test" 2 2;
 .timescale -9 -12;
P_0x27b9fe8 .param/l "WORD_SIZE" 2 6, +C4<010000>;
v0x280ec40_0 .var "bt", 3 0;
v0x280ecc0_0 .var "clk", 0 0;
v0x280ed40_0 .net "dig", 3 0, v0x28010a0_0; 1 drivers
v0x280edc0_0 .var/i "i", 31 0;
v0x280ee40_0 .net "led", 3 0, C4<zzzz>; 0 drivers
v0x280eec0_0 .net "rx", 0 0, C4<z>; 0 drivers
v0x280ef40_0 .net "seg", 7 0, v0x28011f0_0; 1 drivers
v0x280f010_0 .net "tx", 0 0, C4<z>; 0 drivers
S_0x27df920 .scope module, "project1" "project" 2 12, 3 1, S_0x27e0a50;
 .timescale -9 -12;
P_0x274d108 .param/l "PRESC_SIZE" 3 20, +C4<0100101>;
P_0x274d130 .param/l "WORD_SIZE" 3 2, +C4<010000>;
v0x280e210_0 .net *"_s5", 14 0, C4<000000000000000>; 1 drivers
v0x280e290_0 .net "bt", 3 0, v0x280ec40_0; 1 drivers
v0x280e310_0 .net "clk", 0 0, v0x280ecc0_0; 1 drivers
v0x280e390_0 .net "cpu_to_memory", 15 0, L_0x2812a90; 1 drivers
v0x280e410_0 .alias "dig", 3 0, v0x280ed40_0;
v0x280e490_0 .net "in", 3 0, v0x2801600_0; 1 drivers
v0x280e510_0 .net "in1", 15 0, C4<zzzzzzzzzzzzzzzz>; 0 drivers
v0x280e590_0 .alias "led", 3 0, v0x280ee40_0;
v0x280e610_0 .net "memory_addr", 15 0, v0x2803700_0; 1 drivers
v0x280e720_0 .net "memory_to_cpu", 15 0, L_0x2813070; 1 drivers
v0x280e830_0 .net "memory_write", 15 0, L_0x2812e90; 1 drivers
v0x2802290_49 .array/port v0x2802290, 49;
v0x280e8b0_0 .net "out1", 15 0, v0x2802290_49; 1 drivers
v0x2802290_48 .array/port v0x2802290, 48;
v0x280e930_0 .net "out2", 15 0, v0x2802290_48; 1 drivers
v0x280e9b0_0 .net "presc", 36 0, v0x2801950_0; 1 drivers
v0x280eab0_0 .alias "rx", 0 0, v0x280eec0_0;
v0x280eb30_0 .alias "seg", 7 0, v0x280ef40_0;
v0x280ea30_0 .alias "tx", 0 0, v0x280f010_0;
L_0x2812df0 .part v0x2801600_0, 0, 1;
L_0x2812e90 .concat [ 1 15 0 0], v0x280cde0_0, C4<000000000000000>;
L_0x2813230 .part L_0x2812e90, 0, 1;
L_0x2812c10 .part v0x2801950_0, 16, 1;
L_0x2813460 .part v0x2801950_0, 12, 1;
S_0x2802d40 .scope module, "cpu" "CPU" 3 14, 4 1, S_0x27df920;
 .timescale -9 -12;
P_0x2802e38 .param/l "ALU_OP_SIZE" 4 2, +C4<011>;
P_0x2802e60 .param/l "REG_ADDR_SIZE" 4 2, +C4<011>;
P_0x2802e88 .param/l "WORD_SIZE" 4 2, +C4<010000>;
v0x280d3a0_0 .net "ALU_in2_mux", 1 0, v0x280c6d0_0; 1 drivers
v0x280d550_0 .net "ALU_out_write", 0 0, v0x280c7c0_0; 1 drivers
v0x280d620_0 .net "IR_write", 0 0, v0x280c840_0; 1 drivers
v0x280d6f0_0 .net "PC_mux", 1 0, v0x280c8f0_0; 1 drivers
v0x280d770_0 .net "PC_write", 0 0, v0x280c9f0_0; 1 drivers
v0x280d840_0 .alias "clk", 0 0, v0x280e310_0;
v0x280d8c0_0 .net "data_in_mux", 1 0, v0x280cbc0_0; 1 drivers
v0x280d940_0 .net "mem_out_mux", 0 0, v0x280cc40_0; 1 drivers
v0x280da60_0 .alias "memory_addr", 15 0, v0x280e610_0;
v0x280dae0_0 .net "memory_addr_mux", 1 0, v0x280cd10_0; 1 drivers
v0x280db60_0 .alias "memory_in", 15 0, v0x280e720_0;
v0x280dbe0_0 .alias "memory_out", 15 0, v0x280e390_0;
v0x280dc60_0 .net "memory_write", 0 0, v0x280cde0_0; 1 drivers
v0x280dce0_0 .net "opcode", 4 0, L_0x28105c0; 1 drivers
v0x280dde0_0 .net "reg_buff1_write", 0 0, v0x280cf40_0; 1 drivers
v0x280de60_0 .net "reg_buff2_write", 0 0, v0x280d080_0; 1 drivers
v0x280dd60_0 .net "reg_write", 0 0, v0x280d150_0; 1 drivers
v0x280df70_0 .net "reset", 0 0, L_0x2812df0; 1 drivers
v0x280dee0_0 .net "status_reg", 15 0, v0x280a720_0; 1 drivers
v0x280e0e0_0 .net "status_reg_write", 0 0, v0x280d430_0; 1 drivers
S_0x280a910 .scope module, "control_unit" "control_unit" 4 21, 5 1, S_0x2802d40;
 .timescale -9 -12;
P_0x280aa08 .param/l "ALU_OP_SIZE" 6 26, +C4<011>;
P_0x280aa30 .param/l "REG_ADDR_SIZE" 6 26, +C4<011>;
P_0x280aa58 .param/l "WORD_SIZE" 6 26, +C4<010000>;
P_0x280aa80 .param/l "b" 6 16, C4<10000>;
P_0x280aaa8 .param/l "beq" 6 17, C4<10001>;
P_0x280aad0 .param/l "bhe" 6 19, C4<10011>;
P_0x280aaf8 .param/l "bl" 6 23, C4<10111>;
P_0x280ab20 .param/l "bleq" 6 21, C4<10101>;
P_0x280ab48 .param/l "blne" 6 22, C4<10110>;
P_0x280ab70 .param/l "bne" 6 18, C4<10010>;
P_0x280ab98 .param/l "br" 6 7, C4<11011>;
P_0x280abc0 .param/l "bst" 6 20, C4<10100>;
P_0x280abe8 .param/l "cmp" 6 4, C4<11000>;
P_0x280ac10 .param/l "cmpi" 6 10, C4<11100>;
P_0x280ac38 .param/l "decode" 5 17, +C4<01>;
P_0x280ac60 .param/l "execute" 5 17, +C4<010>;
P_0x280ac88 .param/l "fetch" 5 17, +C4<0>;
P_0x280acb0 .param/l "load" 6 11, C4<11101>;
P_0x280acd8 .param/l "load_i" 6 13, C4<11111>;
P_0x280ad00 .param/l "load_r" 6 5, C4<11001>;
P_0x280ad28 .param/l "memory_access" 5 17, +C4<011>;
P_0x280ad50 .param/l "reset_st" 5 17, +C4<0101>;
P_0x280ad78 .param/l "store" 6 12, C4<11110>;
P_0x280ada0 .param/l "store_r" 6 6, C4<11010>;
P_0x280adc8 .param/l "write_back" 5 17, +C4<0100>;
v0x280c6d0_0 .var "ALU_in2_mux", 1 0;
v0x280c7c0_0 .var "ALU_out_write", 0 0;
v0x280c840_0 .var "IR_write", 0 0;
v0x280c8f0_0 .var "PC_mux", 1 0;
v0x280c9f0_0 .var "PC_write", 0 0;
v0x280ca70_0 .alias "clk", 0 0, v0x280e310_0;
v0x280cbc0_0 .var "data_in_mux", 1 0;
v0x280cc40_0 .var "mem_out_mux", 0 0;
v0x280cd10_0 .var "memory_addr_mux", 1 0;
v0x280cde0_0 .var "memory_write", 0 0;
v0x280cec0_0 .alias "opcode", 4 0, v0x280dce0_0;
v0x280cf40_0 .var "reg_buff1_write", 0 0;
v0x280d080_0 .var "reg_buff2_write", 0 0;
v0x280d150_0 .var "reg_write", 0 0;
v0x280d2a0_0 .alias "reset", 0 0, v0x280df70_0;
v0x280d320_0 .var "stage", 2 0;
v0x280d1d0_0 .alias "status_reg", 15 0, v0x280dee0_0;
v0x280d430_0 .var "status_reg_write", 0 0;
E_0x280b380 .event posedge, v0x280d2a0_0, v0x2801a10_0;
E_0x280b3d0 .event edge, v0x280d320_0, v0x2806430_0;
S_0x280c5e0 .scope task, "disable_write_signals" "disable_write_signals" 5 110, 5 110, S_0x280a910;
 .timescale -9 -12;
TD_project_test.project1.cpu.control_unit.disable_write_signals ;
    %set/v v0x280cde0_0, 0, 1;
    %set/v v0x280c840_0, 0, 1;
    %set/v v0x280c9f0_0, 0, 1;
    %set/v v0x280d150_0, 0, 1;
    %set/v v0x280c7c0_0, 0, 1;
    %set/v v0x280d430_0, 0, 1;
    %set/v v0x280d080_0, 0, 1;
    %set/v v0x280cf40_0, 0, 1;
    %end;
S_0x280c4f0 .scope task, "zero_muxes" "zero_muxes" 5 115, 5 115, S_0x280a910;
 .timescale -9 -12;
TD_project_test.project1.cpu.control_unit.zero_muxes ;
    %set/v v0x280cbc0_0, 0, 2;
    %set/v v0x280cd10_0, 0, 2;
    %set/v v0x280c8f0_0, 0, 2;
    %set/v v0x280cc40_0, 0, 1;
    %set/v v0x280c6d0_0, 0, 2;
    %end;
S_0x280c2a0 .scope function, "alu_op" "alu_op" 5 128, 5 128, S_0x280a910;
 .timescale -9 -12;
v0x280c390_0 .var "alu_op", 0 0;
v0x280c450_0 .var "op", 4 0;
TD_project_test.project1.cpu.control_unit.alu_op ;
    %ix/load 1, 4, 0;
    %mov 4, 0, 1;
    %jmp/1 T_2.0, 4;
    %load/x1p 8, v0x280c450_0, 1;
    %jmp T_2.1;
T_2.0 ;
    %mov 8, 2, 1;
T_2.1 ;
; Save base=8 wid=1 in lookaside.
    %inv 8, 1;
    %set/v v0x280c390_0, 8, 1;
    %end;
S_0x280bfb0 .scope function, "cancel_branch" "cancel_branch" 5 138, 5 138, S_0x280a910;
 .timescale -9 -12;
v0x280c0a0_0 .var "cancel_branch", 0 0;
v0x280c160_0 .var "cond", 1 0;
v0x280c200_0 .var "op", 4 0;
TD_project_test.project1.cpu.control_unit.cancel_branch ;
    %load/v 8, v0x280c200_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 17, 6;
    %mov 8, 4, 1;
    %load/v 9, v0x280c160_0, 1; Only need 1 of 2 bits
; Save base=9 wid=1 in lookaside.
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0x280c200_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 18, 6;
    %mov 9, 4, 1;
    %load/v 10, v0x280c160_0, 1; Only need 1 of 2 bits
; Save base=10 wid=1 in lookaside.
    %and 9, 10, 1;
    %or 8, 9, 1;
    %load/v 9, v0x280c200_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 21, 6;
    %mov 9, 4, 1;
    %load/v 10, v0x280c160_0, 1; Only need 1 of 2 bits
; Save base=10 wid=1 in lookaside.
    %inv 10, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %load/v 9, v0x280c200_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 22, 6;
    %mov 9, 4, 1;
    %load/v 10, v0x280c160_0, 1; Only need 1 of 2 bits
; Save base=10 wid=1 in lookaside.
    %and 9, 10, 1;
    %or 8, 9, 1;
    %load/v 9, v0x280c200_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 19, 6;
    %mov 9, 4, 1;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.2, 4;
    %load/x1p 10, v0x280c160_0, 1;
    %jmp T_3.3;
T_3.2 ;
    %mov 10, 2, 1;
T_3.3 ;
; Save base=10 wid=1 in lookaside.
    %inv 10, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %load/v 9, v0x280c200_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 20, 6;
    %mov 9, 4, 1;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.4, 4;
    %load/x1p 10, v0x280c160_0, 1;
    %jmp T_3.5;
T_3.4 ;
    %mov 10, 2, 1;
T_3.5 ;
; Save base=10 wid=1 in lookaside.
    %and 9, 10, 1;
    %or 8, 9, 1;
    %set/v v0x280c0a0_0, 8, 1;
    %end;
S_0x280bd60 .scope function, "cmp_op" "cmp_op" 5 146, 5 146, S_0x280a910;
 .timescale -9 -12;
v0x280be50_0 .var "cmp_op", 0 0;
v0x280bf10_0 .var "op", 4 0;
TD_project_test.project1.cpu.control_unit.cmp_op ;
    %load/v 8, v0x280bf10_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 24, 6;
    %mov 8, 4, 1;
    %load/v 9, v0x280bf10_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 28, 6;
    %or 8, 4, 1;
    %set/v v0x280be50_0, 8, 1;
    %end;
S_0x280bb10 .scope function, "load_op" "load_op" 5 151, 5 151, S_0x280a910;
 .timescale -9 -12;
v0x280bc00_0 .var "load_op", 0 0;
v0x280bcc0_0 .var "op", 4 0;
TD_project_test.project1.cpu.control_unit.load_op ;
    %load/v 8, v0x280bcc0_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 29, 6;
    %mov 8, 4, 1;
    %load/v 9, v0x280bcc0_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 25, 6;
    %or 8, 4, 1;
    %set/v v0x280bc00_0, 8, 1;
    %end;
S_0x280b8c0 .scope function, "store_op" "store_op" 5 156, 5 156, S_0x280a910;
 .timescale -9 -12;
v0x280b9b0_0 .var "op", 4 0;
v0x280ba70_0 .var "store_op", 0 0;
TD_project_test.project1.cpu.control_unit.store_op ;
    %load/v 8, v0x280b9b0_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 30, 6;
    %mov 8, 4, 1;
    %load/v 9, v0x280b9b0_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 26, 6;
    %or 8, 4, 1;
    %set/v v0x280ba70_0, 8, 1;
    %end;
S_0x280b670 .scope function, "type" "type" 5 119, 5 119, S_0x280a910;
 .timescale -9 -12;
v0x280b760_0 .var "op", 4 0;
v0x280b820_0 .var "type", 2 0;
TD_project_test.project1.cpu.control_unit.type ;
    %ix/load 1, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.6, 4;
    %load/x1p 8, v0x280b760_0, 2;
    %jmp T_7.7;
T_7.6 ;
    %mov 8, 2, 2;
T_7.7 ;
; Save base=8 wid=2 in lookaside.
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_7.8, 4;
    %movi 8, 1, 3;
    %set/v v0x280b820_0, 8, 3;
    %jmp T_7.9;
T_7.8 ;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.10, 4;
    %load/x1p 8, v0x280b760_0, 3;
    %jmp T_7.11;
T_7.10 ;
    %mov 8, 2, 3;
T_7.11 ;
; Save base=8 wid=3 in lookaside.
    %cmpi/u 8, 6, 3;
    %mov 8, 4, 1;
    %ix/load 1, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.12, 4;
    %load/x1p 9, v0x280b760_0, 2;
    %jmp T_7.13;
T_7.12 ;
    %mov 9, 2, 2;
T_7.13 ;
; Save base=9 wid=2 in lookaside.
    %cmpi/u 9, 1, 2;
    %or 8, 4, 1;
    %jmp/0xz  T_7.14, 8;
    %movi 8, 2, 3;
    %set/v v0x280b820_0, 8, 3;
    %jmp T_7.15;
T_7.14 ;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.16, 4;
    %load/x1p 8, v0x280b760_0, 3;
    %jmp T_7.17;
T_7.16 ;
    %mov 8, 2, 3;
T_7.17 ;
; Save base=8 wid=3 in lookaside.
    %cmpi/u 8, 7, 3;
    %jmp/0xz  T_7.18, 4;
    %movi 8, 3, 3;
    %set/v v0x280b820_0, 8, 3;
    %jmp T_7.19;
T_7.18 ;
    %ix/load 1, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.20, 4;
    %load/x1p 8, v0x280b760_0, 2;
    %jmp T_7.21;
T_7.20 ;
    %mov 8, 2, 2;
T_7.21 ;
; Save base=8 wid=2 in lookaside.
    %cmpi/u 8, 2, 2;
    %jmp/0xz  T_7.22, 4;
    %movi 8, 4, 3;
    %set/v v0x280b820_0, 8, 3;
    %jmp T_7.23;
T_7.22 ;
    %set/v v0x280b820_0, 0, 3;
T_7.23 ;
T_7.19 ;
T_7.15 ;
T_7.9 ;
    %end;
S_0x280b420 .scope function, "write_reg_file" "write_reg_file" 5 133, 5 133, S_0x280a910;
 .timescale -9 -12;
v0x280b510_0 .var "op", 4 0;
v0x280b5d0_0 .var "write_reg_file", 0 0;
TD_project_test.project1.cpu.control_unit.write_reg_file ;
    %load/v 8, v0x280b510_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 31, 6;
    %mov 8, 4, 1;
    %load/v 9, v0x280b510_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 23, 6;
    %or 8, 4, 1;
    %load/v 9, v0x280b510_0, 5;
    %set/v v0x280c450_0, 9, 5;
    %fork TD_project_test.project1.cpu.control_unit.alu_op, S_0x280c2a0;
    %join;
    %load/v  9, v0x280c390_0, 1;
    %or 8, 9, 1;
    %set/v v0x280b5d0_0, 8, 1;
    %end;
S_0x2802fc0 .scope module, "datapath" "datapath" 4 25, 7 1, S_0x2802d40;
 .timescale -9 -12;
P_0x28030b8 .param/l "ALU_OP_SIZE" 7 7, +C4<011>;
P_0x28030e0 .param/l "REG_ADDR_SIZE" 7 7, +C4<011>;
P_0x2803108 .param/l "WORD_SIZE" 7 7, +C4<010000>;
RS_0x7f94753b3ab8 .resolv tri, L_0x280f310, L_0x280f490, L_0x280f620, L_0x280f880;
v0x2808920_0 .net8 "ALU_flags", 15 0, RS_0x7f94753b3ab8; 4 drivers
v0x28089a0_0 .net "ALU_in2", 15 0, v0x2806f20_0; 1 drivers
v0x2808a20_0 .alias "ALU_in2_mux", 1 0, v0x280d3a0_0;
v0x2808aa0_0 .net "ALU_op", 2 0, L_0x2810df0; 1 drivers
v0x2808ba0_0 .net "ALU_out", 15 0, v0x2807a30_0; 1 drivers
v0x2808c20_0 .var "ALU_out_buff", 15 0;
v0x2808d30_0 .alias "ALU_out_write", 0 0, v0x280d550_0;
v0x2808db0_0 .alias "IR_write", 0 0, v0x280d620_0;
v0x2808e80_0 .var "PC", 15 0;
v0x2808f50_0 .net "PC_in_wire", 15 0, v0x2803d10_0; 1 drivers
v0x2809030_0 .alias "PC_mux", 1 0, v0x280d6f0_0;
v0x28090b0_0 .alias "PC_write", 0 0, v0x280d770_0;
v0x28091a0_0 .net *"_s10", 10 0, C4<00000000000>; 1 drivers
v0x2809220_0 .net *"_s15", 7 0, C4<00000000>; 1 drivers
v0x2809320_0 .net *"_s19", 31 0, L_0x2812530; 1 drivers
v0x28093a0_0 .net *"_s22", 15 0, C4<0000000000000000>; 1 drivers
v0x28092a0_0 .net *"_s23", 31 0, C4<00000000000000000000000000000001>; 1 drivers
v0x28094b0_0 .net *"_s25", 31 0, L_0x2812730; 1 drivers
v0x28095d0_0 .net *"_s32", 4 0, C4<00000>; 1 drivers
v0x2809650_0 .net *"_s39", 7 0, C4<00000000>; 1 drivers
v0x2809530_0 .net *"_s5", 7 0, C4<00000000>; 1 drivers
v0x2809780_0 .alias "clk", 0 0, v0x280e310_0;
v0x28096d0_0 .net "data_in", 15 0, v0x28087b0_0; 1 drivers
v0x28098c0_0 .alias "data_in_mux", 1 0, v0x280d8c0_0;
v0x2809800_0 .net "debug", 0 0, L_0x280f0e0; 1 drivers
v0x2809a10_0 .net "imm1", 10 0, L_0x2810240; 1 drivers
v0x2809940_0 .net "imm2", 7 0, L_0x28102e0; 1 drivers
v0x2809b70_0 .net "imm3", 4 0, L_0x2810410; 1 drivers
v0x2809a90_0 .var "inst_reg", 15 0;
v0x2809ce0_0 .alias "mem_out_mux", 0 0, v0x280d940_0;
v0x2809bf0_0 .alias "memory_addr", 15 0, v0x280e610_0;
v0x2809e60_0 .alias "memory_addr_mux", 1 0, v0x280dae0_0;
v0x2809d60_0 .alias "memory_in", 15 0, v0x280e720_0;
v0x2809ff0_0 .alias "memory_out", 15 0, v0x280e390_0;
v0x2809ee0_0 .alias "opcode", 4 0, v0x280dce0_0;
v0x2809f60_0 .net "reg_addr1", 2 0, L_0x2811ef0; 1 drivers
v0x280a1a0_0 .net "reg_addr2", 2 0, v0x2806710_0; 1 drivers
v0x280a270_0 .net "reg_addr_in", 2 0, L_0x2812440; 1 drivers
v0x280a0c0_0 .net "reg_buff1", 15 0, v0x2807f60_0; 1 drivers
v0x280a4c0_0 .alias "reg_buff1_write", 0 0, v0x280dde0_0;
v0x280a2f0_0 .net "reg_buff2", 15 0, v0x2808020_0; 1 drivers
v0x280a370_0 .alias "reg_buff2_write", 0 0, v0x280de60_0;
v0x280a6a0_0 .alias "reg_write", 0 0, v0x280dd60_0;
v0x280a720_0 .var "status_reg", 15 0;
v0x280a540_0 .alias "status_reg_write", 0 0, v0x280e0e0_0;
L_0x280f0e0 .part v0x2809a90_0, 0, 1;
L_0x280f1d0 .concat [ 8 8 0 0], L_0x28102e0, C4<00000000>;
L_0x280fcb0 .concat [ 5 11 0 0], L_0x2810410, C4<00000000000>;
L_0x280fdf0 .concat [ 8 8 0 0], L_0x28102e0, C4<00000000>;
L_0x2812530 .concat [ 16 16 0 0], v0x2808e80_0, C4<0000000000000000>;
L_0x2812730 .arith/sum 32, L_0x2812530, C4<00000000000000000000000000000001>;
L_0x2812860 .part L_0x2812730, 0, 16;
L_0x2812950 .concat [ 11 5 0 0], L_0x2810240, C4<00000>;
L_0x2812b70 .concat [ 8 8 0 0], L_0x28102e0, C4<00000000>;
L_0x2812a90 .functor MUXZ 16, v0x2808020_0, v0x2807f60_0, v0x280cc40_0, C4<>;
S_0x2808350 .scope module, "reg_file_mux" "mux2" 7 43, 8 1, S_0x2802fc0;
 .timescale -9 -12;
P_0x2807fe8 .param/l "WORD_SIZE" 8 3, +C4<010000>;
v0x28084d0_0 .net "in0", 15 0, v0x2808c20_0; 1 drivers
v0x28085a0_0 .alias "in1", 15 0, v0x280e720_0;
v0x2808650_0 .net "in2", 15 0, L_0x280f1d0; 1 drivers
v0x28086d0_0 .net "in3", 15 0, v0x2808e80_0; 1 drivers
v0x28087b0_0 .var "out", 15 0;
v0x2808860_0 .alias "select", 1 0, v0x280d8c0_0;
E_0x2801fb0/0 .event edge, v0x2808860_0, v0x2803650_0, v0x2802090_0, v0x2808650_0;
E_0x2801fb0/1 .event edge, v0x2803450_0;
E_0x2801fb0 .event/or E_0x2801fb0/0, E_0x2801fb0/1;
S_0x2807ab0 .scope module, "registers" "register_file" 7 44, 9 1, S_0x2802fc0;
 .timescale -9 -12;
P_0x2807958 .param/l "REG_NUM" 9 4, +C4<01000>;
P_0x2807980 .param/l "WORD_SIZE" 9 4, +C4<010000>;
v0x2807c20_0 .alias "addr1", 2 0, v0x2809f60_0;
v0x2807cd0_0 .alias "addr2", 2 0, v0x280a1a0_0;
v0x2807d80_0 .alias "addr_in", 2 0, v0x280a270_0;
v0x2807e30_0 .alias "clk", 0 0, v0x280e310_0;
v0x2807ee0_0 .alias "data_in", 15 0, v0x28096d0_0;
v0x2807f60_0 .var "reg_buff1", 15 0;
v0x2808020_0 .var "reg_buff2", 15 0;
v0x28080a0 .array "reg_file", 0 7, 15 0;
v0x2808170_0 .alias "write", 0 0, v0x280dd60_0;
v0x28081f0_0 .alias "write_buff1", 0 0, v0x280dde0_0;
v0x28082d0_0 .alias "write_buff2", 0 0, v0x280de60_0;
S_0x28070a0 .scope module, "alu" "ALU" 7 48, 10 1, S_0x2802fc0;
 .timescale -9 -12;
P_0x28050f8 .param/l "OP_SIZE" 10 3, +C4<011>;
P_0x2805120 .param/l "WORD_SIZE" 10 3, +C4<010000>;
v0x2807290_0 .net *"_s10", 0 0, L_0x280f750; 1 drivers
v0x2807350_0 .net *"_s14", 16 0, L_0x280f960; 1 drivers
v0x28073f0_0 .net *"_s17", 0 0, C4<0>; 1 drivers
v0x2807490_0 .net *"_s18", 16 0, C4<00000000000000000>; 1 drivers
v0x2807540_0 .net/s *"_s2", 12 0, C4<0000000000000>; 1 drivers
v0x28075e0_0 .net *"_s20", 0 0, L_0x280fad0; 1 drivers
v0x28076c0_0 .net *"_s6", 0 0, L_0x280f530; 1 drivers
v0x2807760_0 .alias "flags", 15 0, v0x2808920_0;
v0x2807800_0 .alias "in_a", 15 0, v0x280a0c0_0;
v0x28078d0_0 .alias "in_b", 15 0, v0x28089a0_0;
v0x28079b0_0 .alias "op", 2 0, v0x2808aa0_0;
v0x2807a30_0 .var "out", 15 0;
E_0x2806ef0 .event edge, v0x2806f20_0, v0x2803510_0, v0x28063b0_0;
L_0x280f310 .part/pv C4<0000000000000>, 3, 13, 16;
L_0x280f490 .part/pv L_0x280f530, 0, 1, 16;
L_0x280f530 .cmp/eq 16, v0x2807f60_0, v0x2806f20_0;
L_0x280f620 .part/pv L_0x280f750, 1, 1, 16;
L_0x280f750 .cmp/ge 16, v0x2807f60_0, v0x2806f20_0;
L_0x280f880 .part/pv L_0x280fad0, 2, 1, 16;
L_0x280f960 .concat [ 16 1 0 0], v0x2807a30_0, C4<0>;
L_0x280fad0 .cmp/eq 17, L_0x280f960, C4<00000000000000000>;
S_0x2806ad0 .scope module, "ALU_mux" "mux2" 7 51, 8 1, S_0x2802fc0;
 .timescale -9 -12;
P_0x2804e38 .param/l "WORD_SIZE" 8 3, +C4<010000>;
v0x2806c70_0 .alias "in0", 15 0, v0x280a2f0_0;
v0x2806d30_0 .net "in1", 15 0, L_0x280fcb0; 1 drivers
v0x2806dd0_0 .net "in2", 15 0, L_0x280fdf0; 1 drivers
v0x2806e70_0 .net "in3", 15 0, C4<0000000000000000>; 1 drivers
v0x2806f20_0 .var "out", 15 0;
v0x2806fc0_0 .alias "select", 1 0, v0x280d3a0_0;
E_0x2804ce0/0 .event edge, v0x2806fc0_0, v0x2806c70_0, v0x2806d30_0, v0x2806dd0_0;
E_0x2804ce0/1 .event edge, v0x2806e70_0;
E_0x2804ce0 .event/or E_0x2804ce0/0, E_0x2804ce0/1;
S_0x2803e70 .scope module, "ir_decode" "ir_decode" 7 57, 11 1, S_0x2802fc0;
 .timescale -9 -12;
P_0x2803f68 .param/l "ALU_OP_SIZE" 6 26, +C4<011>;
P_0x2803f90 .param/l "REG_ADDR_SIZE" 6 26, +C4<011>;
P_0x2803fb8 .param/l "WORD_SIZE" 6 26, +C4<010000>;
P_0x2803fe0 .param/l "b" 6 16, C4<10000>;
P_0x2804008 .param/l "beq" 6 17, C4<10001>;
P_0x2804030 .param/l "bhe" 6 19, C4<10011>;
P_0x2804058 .param/l "bl" 6 23, C4<10111>;
P_0x2804080 .param/l "bleq" 6 21, C4<10101>;
P_0x28040a8 .param/l "blne" 6 22, C4<10110>;
P_0x28040d0 .param/l "bne" 6 18, C4<10010>;
P_0x28040f8 .param/l "br" 6 7, C4<11011>;
P_0x2804120 .param/l "bst" 6 20, C4<10100>;
P_0x2804148 .param/l "cmp" 6 4, C4<11000>;
P_0x2804170 .param/l "cmpi" 6 10, C4<11100>;
P_0x2804198 .param/l "load" 6 11, C4<11101>;
P_0x28041c0 .param/l "load_i" 6 13, C4<11111>;
P_0x28041e8 .param/l "load_r" 6 5, C4<11001>;
P_0x2804210 .param/l "lr" 11 27, C4<111>;
P_0x2804238 .param/l "store" 6 12, C4<11110>;
P_0x2804260 .param/l "store_r" 6 6, C4<11010>;
L_0x2810ba0 .functor OR 1, L_0x2810790, L_0x2810a80, C4<0>, C4<0>;
L_0x280ce60 .functor OR 1, L_0x2811280, L_0x28115c0, C4<0>, C4<0>;
L_0x28109e0 .functor OR 1, L_0x280ce60, L_0x28119c0, C4<0>, C4<0>;
L_0x2811df0 .functor OR 1, L_0x28109e0, L_0x2811920, C4<0>, C4<0>;
v0x2804a60_0 .net *"_s14", 5 0, L_0x28106f0; 1 drivers
v0x2804b20_0 .net *"_s17", 0 0, C4<0>; 1 drivers
v0x2804bc0_0 .net *"_s18", 5 0, C4<011001>; 1 drivers
v0x2804c60_0 .net *"_s20", 0 0, L_0x2810790; 1 drivers
v0x2804d10_0 .net *"_s22", 5 0, L_0x2810900; 1 drivers
v0x2804db0_0 .net *"_s25", 0 0, C4<0>; 1 drivers
v0x2804e90_0 .net *"_s26", 5 0, C4<011010>; 1 drivers
v0x2804f30_0 .net *"_s28", 0 0, L_0x2810a80; 1 drivers
v0x2804fd0_0 .net *"_s30", 0 0, L_0x2810ba0; 1 drivers
v0x2805070_0 .net *"_s32", 2 0, C4<000>; 1 drivers
v0x2805170_0 .net *"_s35", 2 0, L_0x2810ce0; 1 drivers
v0x2805210_0 .net *"_s38", 5 0, L_0x2810f80; 1 drivers
v0x2805320_0 .net *"_s41", 0 0, C4<0>; 1 drivers
v0x28053c0_0 .net *"_s42", 5 0, C4<011011>; 1 drivers
v0x28054e0_0 .net *"_s44", 0 0, L_0x2811280; 1 drivers
v0x2805580_0 .net *"_s46", 5 0, L_0x28113c0; 1 drivers
v0x2805440_0 .net *"_s49", 0 0, C4<0>; 1 drivers
v0x28056d0_0 .net *"_s50", 5 0, C4<011110>; 1 drivers
v0x28057f0_0 .net *"_s52", 0 0, L_0x28115c0; 1 drivers
v0x2805870_0 .net *"_s54", 0 0, L_0x280ce60; 1 drivers
v0x2805750_0 .net *"_s56", 5 0, L_0x28117a0; 1 drivers
v0x28059a0_0 .net *"_s59", 0 0, C4<0>; 1 drivers
v0x28058f0_0 .net *"_s60", 5 0, C4<011000>; 1 drivers
v0x2805ae0_0 .net *"_s62", 0 0, L_0x28119c0; 1 drivers
v0x2805a40_0 .net *"_s64", 0 0, L_0x28109e0; 1 drivers
v0x2805c30_0 .net *"_s66", 5 0, L_0x2811b50; 1 drivers
v0x2805b80_0 .net *"_s69", 0 0, C4<0>; 1 drivers
v0x2805d90_0 .net *"_s70", 5 0, C4<011100>; 1 drivers
v0x2805cd0_0 .net *"_s72", 0 0, L_0x2811920; 1 drivers
v0x2805f00_0 .net *"_s74", 0 0, L_0x2811df0; 1 drivers
v0x2805e10_0 .net *"_s78", 5 0, L_0x28120a0; 1 drivers
v0x2806080_0 .net *"_s81", 0 0, C4<0>; 1 drivers
v0x2805f80_0 .net *"_s82", 5 0, C4<010111>; 1 drivers
v0x2806210_0 .net *"_s84", 0 0, L_0x2811ca0; 1 drivers
v0x2806100_0 .net *"_s86", 2 0, C4<111>; 1 drivers
v0x28063b0_0 .alias "alu_op", 2 0, v0x2808aa0_0;
v0x2806290_0 .alias "imm1", 10 0, v0x2809a10_0;
v0x2806330_0 .alias "imm2", 7 0, v0x2809940_0;
v0x2806570_0 .alias "imm3", 4 0, v0x2809b70_0;
v0x28065f0_0 .net "instruction_reg", 15 0, v0x2809a90_0; 1 drivers
v0x2806430_0 .alias "opcode", 4 0, v0x280dce0_0;
v0x28064d0_0 .net "ra", 2 0, L_0x280ffa0; 1 drivers
v0x28067d0_0 .net "rb", 2 0, L_0x2810040; 1 drivers
v0x2806850_0 .net "rc", 2 0, L_0x2810170; 1 drivers
v0x2806670_0 .alias "reg_addr1", 2 0, v0x2809f60_0;
v0x2806710_0 .var "reg_addr2", 2 0;
v0x2806a50_0 .alias "reg_addr_in", 2 0, v0x280a270_0;
E_0x2803ce0 .event edge, v0x2806430_0, v0x28064d0_0, v0x28067d0_0, v0x2806850_0;
L_0x280ffa0 .part v0x2809a90_0, 0, 3;
L_0x2810040 .part v0x2809a90_0, 3, 3;
L_0x2810170 .part v0x2809a90_0, 6, 3;
L_0x2810240 .part v0x2809a90_0, 0, 11;
L_0x28102e0 .part v0x2809a90_0, 3, 8;
L_0x2810410 .part v0x2809a90_0, 6, 5;
L_0x28105c0 .part v0x2809a90_0, 11, 5;
L_0x28106f0 .concat [ 5 1 0 0], L_0x28105c0, C4<0>;
L_0x2810790 .cmp/eq 6, L_0x28106f0, C4<011001>;
L_0x2810900 .concat [ 5 1 0 0], L_0x28105c0, C4<0>;
L_0x2810a80 .cmp/eq 6, L_0x2810900, C4<011010>;
L_0x2810ce0 .part L_0x28105c0, 0, 3;
L_0x2810df0 .functor MUXZ 3, L_0x2810ce0, C4<000>, L_0x2810ba0, C4<>;
L_0x2810f80 .concat [ 5 1 0 0], L_0x28105c0, C4<0>;
L_0x2811280 .cmp/eq 6, L_0x2810f80, C4<011011>;
L_0x28113c0 .concat [ 5 1 0 0], L_0x28105c0, C4<0>;
L_0x28115c0 .cmp/eq 6, L_0x28113c0, C4<011110>;
L_0x28117a0 .concat [ 5 1 0 0], L_0x28105c0, C4<0>;
L_0x28119c0 .cmp/eq 6, L_0x28117a0, C4<011000>;
L_0x2811b50 .concat [ 5 1 0 0], L_0x28105c0, C4<0>;
L_0x2811920 .cmp/eq 6, L_0x2811b50, C4<011100>;
L_0x2811ef0 .functor MUXZ 3, L_0x2810040, L_0x280ffa0, L_0x2811df0, C4<>;
L_0x28120a0 .concat [ 5 1 0 0], L_0x28105c0, C4<0>;
L_0x2811ca0 .cmp/eq 6, L_0x28120a0, C4<010111>;
L_0x2812440 .functor MUXZ 3, L_0x280ffa0, C4<111>, L_0x2811ca0, C4<>;
S_0x2803870 .scope module, "PC_mux2" "mux2" 7 63, 8 1, S_0x2802fc0;
 .timescale -9 -12;
P_0x2803968 .param/l "WORD_SIZE" 8 3, +C4<010000>;
v0x2803a50_0 .net "in0", 15 0, L_0x2812860; 1 drivers
v0x2803b10_0 .net "in1", 15 0, L_0x2812950; 1 drivers
v0x2803bb0_0 .alias "in2", 15 0, v0x280a0c0_0;
v0x2803c60_0 .net "in3", 15 0, C4<0000000000000000>; 1 drivers
v0x2803d10_0 .var "out", 15 0;
v0x2803d90_0 .alias "select", 1 0, v0x280d6f0_0;
E_0x28036d0/0 .event edge, v0x2803d90_0, v0x2803a50_0, v0x2803b10_0, v0x2803510_0;
E_0x28036d0/1 .event edge, v0x2803c60_0;
E_0x28036d0 .event/or E_0x28036d0/0, E_0x28036d0/1;
S_0x2803260 .scope module, "Memory_mux2" "mux2" 7 67, 8 1, S_0x2802fc0;
 .timescale -9 -12;
P_0x2803358 .param/l "WORD_SIZE" 8 3, +C4<010000>;
v0x2803450_0 .alias "in0", 15 0, v0x28086d0_0;
v0x2803510_0 .alias "in1", 15 0, v0x280a0c0_0;
v0x28035b0_0 .net "in2", 15 0, L_0x2812b70; 1 drivers
v0x2803650_0 .alias "in3", 15 0, v0x28084d0_0;
v0x2803700_0 .var "out", 15 0;
v0x28037b0_0 .alias "select", 1 0, v0x280dae0_0;
E_0x28033f0/0 .event edge, v0x28037b0_0, v0x2803450_0, v0x2803510_0, v0x28035b0_0;
E_0x28033f0/1 .event edge, v0x2803650_0;
E_0x28033f0 .event/or E_0x28033f0/0, E_0x28033f0/1;
S_0x2801b50 .scope module, "mem" "memory" 3 16, 12 1, S_0x27df920;
 .timescale -9 -12;
P_0x2801c48 .param/l "MEMORY_SIZE" 12 3, +C4<0110010>;
P_0x2801c70 .param/l "WORD_SIZE" 12 3, +C4<010000>;
L_0x2813070 .functor BUFZ 16, L_0x2812fd0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x2801dd0_0 .net *"_s0", 15 0, L_0x2812fd0; 1 drivers
v0x2801e90_0 .alias "addr", 15 0, v0x280e610_0;
v0x2801f30_0 .alias "clk", 0 0, v0x280e310_0;
v0x2801fe0_0 .alias "data_in", 15 0, v0x280e390_0;
v0x2802090_0 .alias "data_out", 15 0, v0x280e720_0;
v0x2802110_0 .var/i "i", 31 0;
v0x28021f0_0 .alias "in1", 15 0, v0x280e510_0;
v0x2802290 .array "memory_data", 0 49, 15 0;
v0x2802b40_0 .alias "out1", 15 0, v0x280e8b0_0;
v0x2802bc0_0 .alias "out2", 15 0, v0x280e930_0;
v0x2802ca0_0 .net "write", 0 0, L_0x2813230; 1 drivers
E_0x2801ce0 .event posedge, v0x2801a10_0;
L_0x2812fd0 .array/port v0x2802290, v0x2803700_0;
S_0x2801750 .scope module, "prescaler" "counter" 3 22, 13 1, S_0x27df920;
 .timescale -9 -12;
P_0x2801848 .param/l "SIZE" 13 2, +C4<0100101>;
v0x2801950_0 .var "count", 36 0;
v0x2801a10_0 .alias "in", 0 0, v0x280e310_0;
v0x2801ab0_0 .net "reset", 0 0, C4<0>; 1 drivers
E_0x28018c0 .event posedge, v0x2801ab0_0, v0x2801a10_0;
S_0x28012d0 .scope module, "deb" "debouncer" 3 25, 14 1, S_0x27df920;
 .timescale -9 -12;
v0x2801400_0 .net "clk", 0 0, L_0x2812c10; 1 drivers
v0x28014c0_0 .var "count", 6 0;
v0x2801560_0 .alias "in", 3 0, v0x280e290_0;
v0x2801600_0 .var "out", 3 0;
v0x28016b0_0 .var "prev", 3 0;
E_0x2801120 .event posedge, v0x2801400_0;
S_0x27d4500 .scope module, "sseg" "seven_seg" 3 28, 15 1, S_0x27df920;
 .timescale -9 -12;
v0x278bb70_0 .net "clk", 0 0, L_0x2813460; 1 drivers
v0x2800f60_0 .var "curr_dig", 3 0;
v0x2801000_0 .alias "data", 15 0, v0x280e8b0_0;
v0x28010a0_0 .var "dig", 3 0;
v0x2801150_0 .var "dig_select", 1 0;
v0x28011f0_0 .var "seg", 7 0;
E_0x27e1270 .event posedge, v0x278bb70_0;
    .scope S_0x280a910;
T_9 ;
    %wait E_0x280b3d0;
    %fork TD_project_test.project1.cpu.control_unit.disable_write_signals, S_0x280c5e0;
    %join;
    %fork TD_project_test.project1.cpu.control_unit.zero_muxes, S_0x280c4f0;
    %join;
    %load/v 8, v0x280d320_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_9.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_9.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_9.2, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_9.3, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_9.4, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_9.5, 6;
    %jmp T_9.6;
T_9.0 ;
    %set/v v0x280cd10_0, 0, 2;
    %set/v v0x280c840_0, 1, 1;
    %set/v v0x280c8f0_0, 0, 2;
    %set/v v0x280c9f0_0, 1, 1;
    %jmp T_9.6;
T_9.1 ;
    %load/v 8, v0x280cec0_0, 5;
    %set/v v0x280c450_0, 8, 5;
    %fork TD_project_test.project1.cpu.control_unit.alu_op, S_0x280c2a0;
    %join;
    %load/v  8, v0x280c390_0, 1;
    %load/v 13, v0x280cec0_0, 5;
    %set/v v0x280b760_0, 13, 5;
    %fork TD_project_test.project1.cpu.control_unit.type, S_0x280b670;
    %join;
    %load/v  13, v0x280b820_0, 3;
    %mov 9, 13, 3;
    %mov 12, 0, 1;
    %cmpi/u 9, 2, 4;
    %or 8, 4, 1;
    %load/v 9, v0x280cec0_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 30, 6;
    %or 8, 4, 1;
    %load/v 9, v0x280cec0_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 26, 6;
    %or 8, 4, 1;
    %load/v 9, v0x280cec0_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 25, 6;
    %or 8, 4, 1;
    %load/v 9, v0x280cec0_0, 5;
    %set/v v0x280bf10_0, 9, 5;
    %fork TD_project_test.project1.cpu.control_unit.cmp_op, S_0x280bd60;
    %join;
    %load/v  9, v0x280be50_0, 1;
    %or 8, 9, 1;
    %set/v v0x280cf40_0, 8, 1;
    %load/v 12, v0x280cec0_0, 5;
    %set/v v0x280b760_0, 12, 5;
    %fork TD_project_test.project1.cpu.control_unit.type, S_0x280b670;
    %join;
    %load/v  12, v0x280b820_0, 3;
    %mov 8, 12, 3;
    %mov 11, 0, 1;
    %cmpi/u 8, 1, 4;
    %mov 8, 4, 1;
    %load/v 9, v0x280cec0_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 24, 6;
    %or 8, 4, 1;
    %load/v 9, v0x280cec0_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 26, 6;
    %or 8, 4, 1;
    %load/v 9, v0x280cec0_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 24, 6;
    %or 8, 4, 1;
    %set/v v0x280d080_0, 8, 1;
    %jmp T_9.6;
T_9.2 ;
    %load/v 12, v0x280cec0_0, 5;
    %set/v v0x280b760_0, 12, 5;
    %fork TD_project_test.project1.cpu.control_unit.type, S_0x280b670;
    %join;
    %load/v  12, v0x280b820_0, 3;
    %mov 8, 12, 3;
    %mov 11, 0, 1;
    %cmpi/u 8, 1, 4;
    %mov 8, 4, 1;
    %load/v 9, v0x280cec0_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 24, 6;
    %or 8, 4, 1;
    %jmp/0xz  T_9.7, 8;
    %set/v v0x280c6d0_0, 0, 2;
    %jmp T_9.8;
T_9.7 ;
    %load/v 8, v0x280cec0_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 28, 6;
    %jmp/0xz  T_9.9, 4;
    %movi 8, 2, 2;
    %set/v v0x280c6d0_0, 8, 2;
    %jmp T_9.10;
T_9.9 ;
    %movi 8, 1, 2;
    %set/v v0x280c6d0_0, 8, 2;
T_9.10 ;
T_9.8 ;
    %set/v v0x280c7c0_0, 1, 1;
    %load/v 8, v0x280cec0_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 25, 6;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x280cec0_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 26, 6;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.11, 8;
    %set/v v0x280d430_0, 1, 1;
T_9.11 ;
    %jmp T_9.6;
T_9.3 ;
    %load/v 8, v0x280cec0_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 29, 6;
    %mov 8, 4, 1;
    %load/v 9, v0x280cec0_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 25, 6;
    %or 8, 4, 1;
    %jmp/0xz  T_9.13, 8;
    %load/v 8, v0x280cec0_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 29, 6;
    %jmp/0xz  T_9.15, 4;
    %movi 8, 2, 2;
    %set/v v0x280cd10_0, 8, 2;
    %jmp T_9.16;
T_9.15 ;
    %set/v v0x280cd10_0, 1, 2;
T_9.16 ;
    %movi 8, 1, 2;
    %set/v v0x280cbc0_0, 8, 2;
    %set/v v0x280d150_0, 1, 1;
T_9.13 ;
    %load/v 8, v0x280cec0_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 30, 6;
    %mov 8, 4, 1;
    %load/v 9, v0x280cec0_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 26, 6;
    %or 8, 4, 1;
    %jmp/0xz  T_9.17, 8;
    %load/v 8, v0x280cec0_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 30, 6;
    %jmp/0xz  T_9.19, 4;
    %movi 8, 2, 2;
    %set/v v0x280cd10_0, 8, 2;
    %jmp T_9.20;
T_9.19 ;
    %set/v v0x280cd10_0, 1, 2;
T_9.20 ;
    %load/v 8, v0x280cec0_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 30, 6;
    %mov 8, 4, 1;
    %set/v v0x280cc40_0, 8, 1;
    %set/v v0x280cde0_0, 1, 1;
T_9.17 ;
    %jmp T_9.6;
T_9.4 ;
    %load/v 8, v0x280cec0_0, 5;
    %set/v v0x280b510_0, 8, 5;
    %fork TD_project_test.project1.cpu.control_unit.write_reg_file, S_0x280b420;
    %join;
    %load/v  8, v0x280b5d0_0, 1;
    %jmp/0xz  T_9.21, 8;
    %load/v 8, v0x280cec0_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 31, 6;
    %jmp/0xz  T_9.23, 4;
    %movi 8, 2, 2;
    %set/v v0x280cbc0_0, 8, 2;
    %jmp T_9.24;
T_9.23 ;
    %load/v 8, v0x280cec0_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 23, 6;
    %jmp/0xz  T_9.25, 4;
    %set/v v0x280cbc0_0, 1, 2;
    %jmp T_9.26;
T_9.25 ;
    %load/v 8, v0x280cec0_0, 5;
    %set/v v0x280c450_0, 8, 5;
    %fork TD_project_test.project1.cpu.control_unit.alu_op, S_0x280c2a0;
    %join;
    %load/v  8, v0x280c390_0, 1;
    %jmp/0xz  T_9.27, 8;
    %set/v v0x280cbc0_0, 0, 2;
T_9.27 ;
T_9.26 ;
T_9.24 ;
    %set/v v0x280d150_0, 1, 1;
T_9.21 ;
    %load/v 13, v0x280cec0_0, 5;
    %set/v v0x280b760_0, 13, 5;
    %fork TD_project_test.project1.cpu.control_unit.type, S_0x280b670;
    %join;
    %load/v  13, v0x280b820_0, 3;
    %mov 8, 13, 3;
    %mov 11, 0, 2;
    %cmpi/u 8, 4, 5;
    %mov 8, 4, 1;
    %load/v 9, v0x280cec0_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 27, 6;
    %or 8, 4, 1;
    %jmp/0xz  T_9.29, 8;
    %load/v 8, v0x280cec0_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 27, 6;
    %jmp/0xz  T_9.31, 4;
    %movi 8, 2, 2;
    %set/v v0x280c8f0_0, 8, 2;
    %jmp T_9.32;
T_9.31 ;
    %movi 8, 1, 2;
    %set/v v0x280c8f0_0, 8, 2;
T_9.32 ;
    %set/v v0x280c9f0_0, 1, 1;
T_9.29 ;
    %jmp T_9.6;
T_9.5 ;
    %set/v v0x280c8f0_0, 1, 2;
    %set/v v0x280c9f0_0, 1, 1;
    %jmp T_9.6;
T_9.6 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x280a910;
T_10 ;
    %wait E_0x280b380;
    %load/v 8, v0x280d2a0_0, 1;
    %jmp/0xz  T_10.0, 8;
    %movi 8, 5, 4;
    %ix/load 0, 3, 0;
    %assign/v0 v0x280d320_0, 0, 8;
    %jmp T_10.1;
T_10.0 ;
    %load/v 8, v0x280d320_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_10.2, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_10.3, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_10.4, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_10.5, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_10.6, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_10.7, 6;
    %jmp T_10.8;
T_10.2 ;
    %movi 8, 1, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x280d320_0, 0, 8;
    %jmp T_10.8;
T_10.3 ;
    %load/v 8, v0x280cec0_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 31, 6;
    %mov 8, 4, 1;
    %load/v 9, v0x280cec0_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 27, 6;
    %or 8, 4, 1;
    %load/v 14, v0x280cec0_0, 5;
    %set/v v0x280b760_0, 14, 5;
    %fork TD_project_test.project1.cpu.control_unit.type, S_0x280b670;
    %join;
    %load/v  14, v0x280b820_0, 3;
    %mov 9, 14, 3;
    %mov 12, 0, 2;
    %cmpi/u 9, 4, 5;
    %mov 9, 4, 1;
    %load/v 10, v0x280cec0_0, 5;
    %set/v v0x280c200_0, 10, 5;
    %load/v 10, v0x280d1d0_0, 2; Only need 2 of 16 bits
; Save base=10 wid=2 in lookaside.
    %set/v v0x280c160_0, 10, 2;
    %fork TD_project_test.project1.cpu.control_unit.cancel_branch, S_0x280bfb0;
    %join;
    %load/v  10, v0x280c0a0_0, 1;
    %inv 10, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_10.9, 8;
    %movi 8, 4, 4;
    %ix/load 0, 3, 0;
    %assign/v0 v0x280d320_0, 0, 8;
    %jmp T_10.10;
T_10.9 ;
    %load/v 8, v0x280cec0_0, 5;
    %set/v v0x280c200_0, 8, 5;
    %load/v 8, v0x280d1d0_0, 2; Only need 2 of 16 bits
; Save base=8 wid=2 in lookaside.
    %set/v v0x280c160_0, 8, 2;
    %fork TD_project_test.project1.cpu.control_unit.cancel_branch, S_0x280bfb0;
    %join;
    %load/v  8, v0x280c0a0_0, 1;
    %jmp/0xz  T_10.11, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v0x280d320_0, 0, 0;
    %jmp T_10.12;
T_10.11 ;
    %load/v 8, v0x280cec0_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 29, 6;
    %mov 8, 4, 1;
    %load/v 9, v0x280cec0_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 30, 6;
    %or 8, 4, 1;
    %jmp/0xz  T_10.13, 8;
    %movi 8, 3, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x280d320_0, 0, 8;
    %jmp T_10.14;
T_10.13 ;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x280d320_0, 0, 8;
T_10.14 ;
T_10.12 ;
T_10.10 ;
    %jmp T_10.8;
T_10.4 ;
    %load/v 8, v0x280cec0_0, 5;
    %set/v v0x280bf10_0, 8, 5;
    %fork TD_project_test.project1.cpu.control_unit.cmp_op, S_0x280bd60;
    %join;
    %load/v  8, v0x280be50_0, 1;
    %jmp/0xz  T_10.15, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v0x280d320_0, 0, 0;
    %jmp T_10.16;
T_10.15 ;
    %load/v 8, v0x280cec0_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 25, 6;
    %mov 8, 4, 1;
    %load/v 9, v0x280cec0_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 26, 6;
    %or 8, 4, 1;
    %jmp/0xz  T_10.17, 8;
    %movi 8, 3, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x280d320_0, 0, 8;
    %jmp T_10.18;
T_10.17 ;
    %movi 8, 4, 4;
    %ix/load 0, 3, 0;
    %assign/v0 v0x280d320_0, 0, 8;
T_10.18 ;
T_10.16 ;
    %jmp T_10.8;
T_10.5 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0x280d320_0, 0, 0;
    %jmp T_10.8;
T_10.6 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0x280d320_0, 0, 0;
    %jmp T_10.8;
T_10.7 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0x280d320_0, 0, 0;
    %jmp T_10.8;
T_10.8 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x280a910;
T_11 ;
    %set/v v0x280d320_0, 0, 3;
    %end;
    .thread T_11;
    .scope S_0x2808350;
T_12 ;
    %wait E_0x2801fb0;
    %load/v 8, v0x2808860_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_12.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_12.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_12.2, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_12.3, 6;
    %jmp T_12.4;
T_12.0 ;
    %load/v 8, v0x28084d0_0, 16;
    %set/v v0x28087b0_0, 8, 16;
    %jmp T_12.4;
T_12.1 ;
    %load/v 8, v0x28085a0_0, 16;
    %set/v v0x28087b0_0, 8, 16;
    %jmp T_12.4;
T_12.2 ;
    %load/v 8, v0x2808650_0, 16;
    %set/v v0x28087b0_0, 8, 16;
    %jmp T_12.4;
T_12.3 ;
    %load/v 8, v0x28086d0_0, 16;
    %set/v v0x28087b0_0, 8, 16;
    %jmp T_12.4;
T_12.4 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x2807ab0;
T_13 ;
    %wait E_0x2801ce0;
    %load/v 8, v0x28081f0_0, 1;
    %jmp/0xz  T_13.0, 8;
    %ix/getv 3, v0x2807c20_0;
    %load/av 8, v0x28080a0, 16;
    %set/v v0x2807f60_0, 8, 16;
T_13.0 ;
    %load/v 8, v0x28082d0_0, 1;
    %jmp/0xz  T_13.2, 8;
    %ix/getv 3, v0x2807cd0_0;
    %load/av 8, v0x28080a0, 16;
    %set/v v0x2808020_0, 8, 16;
T_13.2 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x2807ab0;
T_14 ;
    %wait E_0x2801ce0;
    %load/v 8, v0x2808170_0, 1;
    %jmp/0xz  T_14.0, 8;
    %load/v 8, v0x2807ee0_0, 16;
    %ix/getv 3, v0x2807d80_0;
   %jmp/1 t_0, 4;
   %ix/load 1, 0, 0;
   %set/av v0x28080a0, 8, 16;
t_0 ;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x28070a0;
T_15 ;
    %wait E_0x2806ef0;
    %load/v 8, v0x28079b0_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_15.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_15.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_15.2, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_15.3, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_15.4, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_15.5, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_15.6, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_15.7, 6;
    %jmp T_15.8;
T_15.0 ;
    %load/v 8, v0x2807800_0, 16;
    %load/v 24, v0x28078d0_0, 16;
    %add 8, 24, 16;
    %set/v v0x2807a30_0, 8, 16;
    %jmp T_15.8;
T_15.1 ;
    %load/v 8, v0x2807800_0, 16;
    %load/v 24, v0x28078d0_0, 16;
    %sub 8, 24, 16;
    %set/v v0x2807a30_0, 8, 16;
    %jmp T_15.8;
T_15.2 ;
    %load/v 8, v0x2807800_0, 16;
    %inv 8, 16;
    %set/v v0x2807a30_0, 8, 16;
    %jmp T_15.8;
T_15.3 ;
    %load/v 8, v0x2807800_0, 16;
    %load/v 24, v0x28078d0_0, 16;
    %and 8, 24, 16;
    %set/v v0x2807a30_0, 8, 16;
    %jmp T_15.8;
T_15.4 ;
    %load/v 8, v0x2807800_0, 16;
    %load/v 24, v0x28078d0_0, 16;
    %or 8, 24, 16;
    %set/v v0x2807a30_0, 8, 16;
    %jmp T_15.8;
T_15.5 ;
    %load/v 8, v0x2807800_0, 16;
    %load/v 24, v0x28078d0_0, 16;
    %xor 8, 24, 16;
    %set/v v0x2807a30_0, 8, 16;
    %jmp T_15.8;
T_15.6 ;
    %load/v 8, v0x2807800_0, 16;
    %load/v 24, v0x28078d0_0, 16;
    %mul 8, 24, 16;
    %set/v v0x2807a30_0, 8, 16;
    %jmp T_15.8;
T_15.7 ;
    %load/v 8, v0x2807800_0, 16;
    %load/v 24, v0x28078d0_0, 16;
    %ix/get 0, 24, 16;
    %shiftr/i0  8, 16;
    %set/v v0x2807a30_0, 8, 16;
    %jmp T_15.8;
T_15.8 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x2806ad0;
T_16 ;
    %wait E_0x2804ce0;
    %load/v 8, v0x2806fc0_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_16.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_16.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_16.2, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_16.3, 6;
    %jmp T_16.4;
T_16.0 ;
    %load/v 8, v0x2806c70_0, 16;
    %set/v v0x2806f20_0, 8, 16;
    %jmp T_16.4;
T_16.1 ;
    %load/v 8, v0x2806d30_0, 16;
    %set/v v0x2806f20_0, 8, 16;
    %jmp T_16.4;
T_16.2 ;
    %load/v 8, v0x2806dd0_0, 16;
    %set/v v0x2806f20_0, 8, 16;
    %jmp T_16.4;
T_16.3 ;
    %load/v 8, v0x2806e70_0, 16;
    %set/v v0x2806f20_0, 8, 16;
    %jmp T_16.4;
T_16.4 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x2803e70;
T_17 ;
    %wait E_0x2803ce0;
    %load/v 8, v0x2806430_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 26, 6;
    %jmp/0xz  T_17.0, 4;
    %load/v 8, v0x28064d0_0, 3;
    %set/v v0x2806710_0, 8, 3;
    %jmp T_17.1;
T_17.0 ;
    %load/v 8, v0x2806430_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 24, 6;
    %jmp/0xz  T_17.2, 4;
    %load/v 8, v0x28067d0_0, 3;
    %set/v v0x2806710_0, 8, 3;
    %jmp T_17.3;
T_17.2 ;
    %load/v 8, v0x2806850_0, 3;
    %set/v v0x2806710_0, 8, 3;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x2803870;
T_18 ;
    %wait E_0x28036d0;
    %load/v 8, v0x2803d90_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_18.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_18.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_18.2, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_18.3, 6;
    %jmp T_18.4;
T_18.0 ;
    %load/v 8, v0x2803a50_0, 16;
    %set/v v0x2803d10_0, 8, 16;
    %jmp T_18.4;
T_18.1 ;
    %load/v 8, v0x2803b10_0, 16;
    %set/v v0x2803d10_0, 8, 16;
    %jmp T_18.4;
T_18.2 ;
    %load/v 8, v0x2803bb0_0, 16;
    %set/v v0x2803d10_0, 8, 16;
    %jmp T_18.4;
T_18.3 ;
    %load/v 8, v0x2803c60_0, 16;
    %set/v v0x2803d10_0, 8, 16;
    %jmp T_18.4;
T_18.4 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x2803260;
T_19 ;
    %wait E_0x28033f0;
    %load/v 8, v0x28037b0_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_19.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_19.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_19.2, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_19.3, 6;
    %jmp T_19.4;
T_19.0 ;
    %load/v 8, v0x2803450_0, 16;
    %set/v v0x2803700_0, 8, 16;
    %jmp T_19.4;
T_19.1 ;
    %load/v 8, v0x2803510_0, 16;
    %set/v v0x2803700_0, 8, 16;
    %jmp T_19.4;
T_19.2 ;
    %load/v 8, v0x28035b0_0, 16;
    %set/v v0x2803700_0, 8, 16;
    %jmp T_19.4;
T_19.3 ;
    %load/v 8, v0x2803650_0, 16;
    %set/v v0x2803700_0, 8, 16;
    %jmp T_19.4;
T_19.4 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x2802fc0;
T_20 ;
    %wait E_0x2801ce0;
    %load/v 8, v0x2808d30_0, 1;
    %jmp/0xz  T_20.0, 8;
    %load/v 8, v0x2808ba0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x2808c20_0, 0, 8;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x2802fc0;
T_21 ;
    %wait E_0x2801ce0;
    %load/v 8, v0x280a540_0, 1;
    %jmp/0xz  T_21.0, 8;
    %load/v 8, v0x2808920_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x280a720_0, 0, 8;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x2802fc0;
T_22 ;
    %wait E_0x2801ce0;
    %load/v 8, v0x2808db0_0, 1;
    %jmp/0xz  T_22.0, 8;
    %load/v 8, v0x2809d60_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x2809a90_0, 0, 8;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x2802fc0;
T_23 ;
    %wait E_0x2801ce0;
    %load/v 8, v0x28090b0_0, 1;
    %jmp/0xz  T_23.0, 8;
    %load/v 8, v0x2808f50_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x2808e80_0, 0, 8;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x2802fc0;
T_24 ;
    %set/v v0x2808e80_0, 0, 16;
    %end;
    .thread T_24;
    .scope S_0x2801b50;
T_25 ;
    %wait E_0x2801ce0;
    %load/v 8, v0x2802ca0_0, 1;
    %jmp/0xz  T_25.0, 8;
    %load/v 8, v0x2801fe0_0, 16;
    %ix/getv 3, v0x2801e90_0;
    %jmp/1 t_1, 4;
    %ix/load 0, 16, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2802290, 0, 8;
t_1 ;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x2801b50;
T_26 ;
    %set/v v0x2802110_0, 0, 32;
T_26.0 ;
    %load/v 8, v0x2802110_0, 32;
   %cmpi/s 8, 50, 32;
    %jmp/0xz T_26.1, 5;
    %ix/getv/s 3, v0x2802110_0;
   %jmp/1 t_2, 4;
   %ix/load 1, 0, 0;
   %set/av v0x2802290, 0, 16;
t_2 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x2802110_0, 32;
    %set/v v0x2802110_0, 8, 32;
    %jmp T_26.0;
T_26.1 ;
    %vpi_call 12 25 "$readmemb", "instructions.txt", v0x2802290;
    %end;
    .thread T_26;
    .scope S_0x2801750;
T_27 ;
    %wait E_0x28018c0;
    %load/v 8, v0x2801ab0_0, 1;
    %jmp/0xz  T_27.0, 8;
    %set/v v0x2801950_0, 0, 37;
    %jmp T_27.1;
T_27.0 ;
    %load/v 8, v0x2801950_0, 37;
    %mov 45, 0, 1;
    %addi 8, 1, 38;
    %set/v v0x2801950_0, 8, 37;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x2801750;
T_28 ;
    %set/v v0x2801950_0, 0, 37;
    %end;
    .thread T_28;
    .scope S_0x28012d0;
T_29 ;
    %wait E_0x2801120;
    %load/v 8, v0x2801560_0, 4;
    %load/v 12, v0x28016b0_0, 4;
    %cmp/u 8, 12, 4;
    %jmp/0xz  T_29.0, 4;
    %load/v 8, v0x28014c0_0, 7;
    %cmpi/u 8, 15, 7;
    %jmp/0xz  T_29.2, 4;
    %set/v v0x28014c0_0, 0, 7;
    %load/v 8, v0x2801560_0, 4;
    %inv 8, 4;
    %set/v v0x2801600_0, 8, 4;
    %jmp T_29.3;
T_29.2 ;
    %load/v 8, v0x28014c0_0, 7;
    %mov 15, 0, 25;
    %addi 8, 1, 32;
    %set/v v0x28014c0_0, 8, 7;
T_29.3 ;
    %jmp T_29.1;
T_29.0 ;
    %set/v v0x28014c0_0, 0, 7;
T_29.1 ;
    %load/v 8, v0x2801560_0, 4;
    %set/v v0x28016b0_0, 8, 4;
    %jmp T_29;
    .thread T_29;
    .scope S_0x27d4500;
T_30 ;
    %set/v v0x2801150_0, 0, 2;
    %end;
    .thread T_30;
    .scope S_0x27d4500;
T_31 ;
    %wait E_0x27e1270;
    %load/v 8, v0x2801150_0, 2;
    %mov 10, 0, 30;
    %addi 8, 1, 32;
    %set/v v0x2801150_0, 8, 2;
    %jmp T_31;
    .thread T_31;
    .scope S_0x27d4500;
T_32 ;
    %wait E_0x27e1270;
    %load/v 8, v0x2801150_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_32.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_32.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_32.2, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_32.3, 6;
    %jmp T_32.4;
T_32.0 ;
    %movi 8, 14, 4;
    %set/v v0x28010a0_0, 8, 4;
    %jmp T_32.4;
T_32.1 ;
    %movi 8, 13, 4;
    %set/v v0x28010a0_0, 8, 4;
    %jmp T_32.4;
T_32.2 ;
    %movi 8, 11, 4;
    %set/v v0x28010a0_0, 8, 4;
    %jmp T_32.4;
T_32.3 ;
    %movi 8, 7, 4;
    %set/v v0x28010a0_0, 8, 4;
    %jmp T_32.4;
T_32.4 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x27d4500;
T_33 ;
    %wait E_0x27e1270;
    %load/v 8, v0x2801150_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_33.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_33.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_33.2, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_33.3, 6;
    %jmp T_33.4;
T_33.0 ;
    %load/v 8, v0x2801000_0, 4; Only need 4 of 16 bits
; Save base=8 wid=4 in lookaside.
    %set/v v0x2800f60_0, 8, 4;
    %jmp T_33.4;
T_33.1 ;
    %ix/load 1, 4, 0;
    %mov 4, 0, 1;
    %jmp/1 T_33.5, 4;
    %load/x1p 8, v0x2801000_0, 4;
    %jmp T_33.6;
T_33.5 ;
    %mov 8, 2, 4;
T_33.6 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0x2800f60_0, 8, 4;
    %jmp T_33.4;
T_33.2 ;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_33.7, 4;
    %load/x1p 8, v0x2801000_0, 4;
    %jmp T_33.8;
T_33.7 ;
    %mov 8, 2, 4;
T_33.8 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0x2800f60_0, 8, 4;
    %jmp T_33.4;
T_33.3 ;
    %ix/load 1, 12, 0;
    %mov 4, 0, 1;
    %jmp/1 T_33.9, 4;
    %load/x1p 8, v0x2801000_0, 4;
    %jmp T_33.10;
T_33.9 ;
    %mov 8, 2, 4;
T_33.10 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0x2800f60_0, 8, 4;
    %jmp T_33.4;
T_33.4 ;
    %load/v 8, v0x2800f60_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_33.11, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_33.12, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_33.13, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_33.14, 6;
    %cmpi/u 8, 4, 4;
    %jmp/1 T_33.15, 6;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_33.16, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_33.17, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_33.18, 6;
    %cmpi/u 8, 8, 4;
    %jmp/1 T_33.19, 6;
    %cmpi/u 8, 9, 4;
    %jmp/1 T_33.20, 6;
    %cmpi/u 8, 10, 4;
    %jmp/1 T_33.21, 6;
    %cmpi/u 8, 11, 4;
    %jmp/1 T_33.22, 6;
    %cmpi/u 8, 12, 4;
    %jmp/1 T_33.23, 6;
    %cmpi/u 8, 13, 4;
    %jmp/1 T_33.24, 6;
    %cmpi/u 8, 14, 4;
    %jmp/1 T_33.25, 6;
    %cmpi/u 8, 15, 4;
    %jmp/1 T_33.26, 6;
    %jmp T_33.27;
T_33.11 ;
    %movi 8, 192, 8;
    %set/v v0x28011f0_0, 8, 8;
    %jmp T_33.27;
T_33.12 ;
    %movi 8, 249, 8;
    %set/v v0x28011f0_0, 8, 8;
    %jmp T_33.27;
T_33.13 ;
    %movi 8, 164, 8;
    %set/v v0x28011f0_0, 8, 8;
    %jmp T_33.27;
T_33.14 ;
    %movi 8, 176, 8;
    %set/v v0x28011f0_0, 8, 8;
    %jmp T_33.27;
T_33.15 ;
    %movi 8, 153, 8;
    %set/v v0x28011f0_0, 8, 8;
    %jmp T_33.27;
T_33.16 ;
    %movi 8, 146, 8;
    %set/v v0x28011f0_0, 8, 8;
    %jmp T_33.27;
T_33.17 ;
    %movi 8, 130, 8;
    %set/v v0x28011f0_0, 8, 8;
    %jmp T_33.27;
T_33.18 ;
    %movi 8, 248, 8;
    %set/v v0x28011f0_0, 8, 8;
    %jmp T_33.27;
T_33.19 ;
    %movi 8, 128, 8;
    %set/v v0x28011f0_0, 8, 8;
    %jmp T_33.27;
T_33.20 ;
    %movi 8, 144, 8;
    %set/v v0x28011f0_0, 8, 8;
    %jmp T_33.27;
T_33.21 ;
    %movi 8, 136, 8;
    %set/v v0x28011f0_0, 8, 8;
    %jmp T_33.27;
T_33.22 ;
    %movi 8, 131, 8;
    %set/v v0x28011f0_0, 8, 8;
    %jmp T_33.27;
T_33.23 ;
    %movi 8, 198, 8;
    %set/v v0x28011f0_0, 8, 8;
    %jmp T_33.27;
T_33.24 ;
    %movi 8, 161, 8;
    %set/v v0x28011f0_0, 8, 8;
    %jmp T_33.27;
T_33.25 ;
    %movi 8, 134, 8;
    %set/v v0x28011f0_0, 8, 8;
    %jmp T_33.27;
T_33.26 ;
    %movi 8, 142, 8;
    %set/v v0x28011f0_0, 8, 8;
    %jmp T_33.27;
T_33.27 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x27e0a50;
T_34 ;
    %vpi_call 2 15 "$dumpfile", "dump_project.vcd";
    %vpi_call 2 16 "$dumpvars";
    %set/v v0x280edc0_0, 0, 32;
T_34.0 ;
    %load/v 8, v0x280edc0_0, 32;
   %cmpi/s 8, 8, 32;
    %jmp/0xz T_34.1, 5;
    %vpi_call 2 19 "$dumpvars", 1'sb0, &A<v0x28080a0, v0x280edc0_0 >;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x280edc0_0, 32;
    %set/v v0x280edc0_0, 8, 32;
    %jmp T_34.0;
T_34.1 ;
    %set/v v0x280ecc0_0, 0, 1;
    %delay 2000000, 0;
    %vpi_call 2 26 "$finish";
    %end;
    .thread T_34;
    .scope S_0x27e0a50;
T_35 ;
    %delay 20000, 0;
    %load/v 8, v0x280ecc0_0, 1;
    %inv 8, 1;
    %set/v v0x280ecc0_0, 8, 1;
    %jmp T_35;
    .thread T_35;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "project_test.v";
    "..//project.v";
    "..//CPU.v";
    "..//control_unit.v";
    "..//parameters.v";
    "..//datapath.v";
    "..//mux2.v";
    "..//register_file.v";
    "..//ALU.v";
    "..//ir_decode.v";
    "..//memory.v";
    "..//counter.v";
    "..//debouncer.v";
    "..//seven_seg.v";
