
use pg2l_device_timing_ids;

timingspec define_arc of device DDRPHY_CPD
{

timing of (posedge PPLL_SYSCLK => CPD_UP_DNB)
{
  when (CP_CPD_EN == "TRUE"){
    tco_cpd_updnbreg_updnb :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.054,0.066):(0.073,0.089))
        (corner "fast" (0.040,0.048):(0.053,0.065))
      )
    );
  }
};

timing of (posedge CLK_IO_2X => CPD_LOCK)
{
  when (CP_CPD_EN == "TRUE"){
    tco_cpd_lockreg_lock :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.133,0.163):(0.139,0.170))
        (corner "fast" (0.091,0.111):(0.098,0.120))
      )
    );
  }
};

RECOVERY timing of (posedge PPLL_SYSCLK : CPD_RSTN)
{
  when (CP_CPD_EN == "TRUE"){
    trc_cpd_readvalidreg :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (-0.047,-0.019):(-0.047,-0.019))
        (corner "fast" (-0.047,-0.019):(-0.047,-0.019))
      )
    );
  };
};

REMOVAL timing of (posedge PPLL_SYSCLK : CPD_RSTN)
{
  when (CP_CPD_EN == "TRUE"){
    trm_cpd_readvalidreg :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.031,0.059):(0.031,0.059))
        (corner "fast" (0.031,0.059):(0.031,0.059))
      )
    );
  };
};

MIN_PULSE_WIDTH timing of (PPLL_SYSCLK)
{
    tmpw_cpd_ppll_sysclk :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (2.15,2.15):(2.15,2.15))
        (corner "fast" (2.15,2.15):(2.15,2.15))
      )
    );
};

MIN_PULSE_WIDTH timing of (CLK_IO_2X)
{
    tmpw_cpd_clkio2x :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.45,0.45):(0.45,0.45))
        (corner "fast" (0.45,0.45):(0.45,0.45))
      )
    );
};


};

