// Seed: 4238596136
`timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    output id_1,
    input logic id_2,
    input id_3,
    output id_4,
    output reg id_5,
    input id_6
    , id_10,
    output logic id_7,
    input id_8,
    output logic id_9
);
  initial begin
    #1 begin
      id_4 <= 1;
      id_5 <= 1;
    end
  end
endmodule
