// Seed: 247829300
`timescale 1 ps / 1ps `timescale 1ps / 1ps
module module_0 (
    input id_0,
    input logic id_1,
    input id_2,
    input id_3,
    output id_4,
    output id_5
);
  initial begin
    id_5 <= 1;
    id_4 <= 1;
  end
endmodule
