Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado18.2/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5935a4f75ab2456690052884bdde451c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes128_encrypt_top_tb_behav xil_defaultlib.aes128_encrypt_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.expand_key_core_fix
Compiling module xil_defaultlib.expand_key_top
Compiling module xil_defaultlib.add_round_key
Compiling module xil_defaultlib.sub_bytes
Compiling module xil_defaultlib.shift_rows
Compiling module xil_defaultlib.mix_columns
Compiling module xil_defaultlib.encrypt_round
Compiling module xil_defaultlib.encrypt_final_round
Compiling module xil_defaultlib.encrypt_top
Compiling module xil_defaultlib.aes128_encrypt_top
Compiling module xil_defaultlib.aes128_encrypt_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes128_encrypt_top_tb_behav
