// Seed: 2415193889
module module_0;
  int id_1;
  id_3 :
  assert property (@(posedge id_2 or id_2 or posedge -1) id_1) if (-1'b0) id_2 <= 1;
  bit id_4;
  reg id_5 = id_1, id_6 = id_5;
  bit id_7 = 1, id_8;
  tri0 id_9 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16#(
        .id_17(-1),
        .id_18(-1),
        .id_19(1'b0),
        .id_20(1)
    ),
    id_21,
    id_22,
    id_23
);
  input wire id_19;
  input wire id_18;
  inout wire id_17;
  inout wire id_16;
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  genvar id_24;
  xor primCall (
      id_1,
      id_10,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_2,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_3,
      id_5,
      id_6,
      id_7,
      id_8,
      id_9
  );
  module_0 modCall_1 ();
  wire id_25;
endmodule
