/* File autogenerated with svd2groov */
#pragma once

#include <groov/groov.hpp>
#include <stm32/common/access.hpp>
#include <stm32/common/bittypes.hpp>

namespace stm32::regs {

// usart_brr_v1: BRR
// Used by: USART3, UART4, USART6, USART2, UART5, UART7, UART8, UART10, USART1, UART9
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using usart_brr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved0", std::uint16_t, 31, 16, common::access::ro>,
               groov::field<"div_mantissa", std::uint16_t, 15, 4>,
               groov::field<"div_fraction", std::uint8_t, 3, 0>>;

// usart_cr1_v1: CR1
// Used by: USART3, UART4, USART6, USART2, UART5, UART7, UART8, UART10, USART1, UART9
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using usart_cr1_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved1", std::uint16_t, 31, 16, common::access::ro>,
               groov::field<"over8", bool, 15, 15>,
               groov::field<"reserved0", bool, 14, 14, common::access::ro>,
               groov::field<"ue", bool, 13, 13>,
               groov::field<"m", bool, 12, 12>,
               groov::field<"wake", bool, 11, 11>,
               groov::field<"pce", bool, 10, 10>,
               groov::field<"ps", bool, 9, 9>,
               groov::field<"peie", common::bit_enable, 8, 8>,
               groov::field<"txeie", common::bit_enable, 7, 7>,
               groov::field<"tcie", common::bit_enable, 6, 6>,
               groov::field<"rxneie", common::bit_enable, 5, 5>,
               groov::field<"idleie", common::bit_enable, 4, 4>,
               groov::field<"te", bool, 3, 3>,
               groov::field<"re", bool, 2, 2>,
               groov::field<"rwu", bool, 1, 1>,
               groov::field<"sbk", bool, 0, 0>>;

// usart_cr2_v1: CR2
// Used by: USART3, UART4, USART6, USART2, UART5, UART7, UART8, UART10, USART1, UART9
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using usart_cr2_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved2", std::uint32_t, 31, 15, common::access::ro>,
               groov::field<"linen", common::bit_enable, 14, 14>,
               groov::field<"stop", std::uint8_t, 13, 12>,
               groov::field<"clken", common::bit_enable, 11, 11>,
               groov::field<"cpol", bool, 10, 10>,
               groov::field<"cpha", bool, 9, 9>,
               groov::field<"lbcl", bool, 8, 8>,
               groov::field<"reserved1", bool, 7, 7, common::access::ro>,
               groov::field<"lbdie", common::bit_enable, 6, 6>,
               groov::field<"lbdl", bool, 5, 5>,
               groov::field<"reserved0", bool, 4, 4, common::access::ro>,
               groov::field<"add", std::uint8_t, 3, 0>>;

// usart_cr3_v1: CR3
// Used by: USART3, UART4, USART6, USART2, UART5, UART7, UART8, UART10, USART1, UART9
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using usart_cr3_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved0", std::uint32_t, 31, 12, common::access::ro>,
               groov::field<"onebit", bool, 11, 11>,
               groov::field<"ctsie", common::bit_enable, 10, 10>,
               groov::field<"ctse", bool, 9, 9>,
               groov::field<"rtse", bool, 8, 8>,
               groov::field<"dmat", bool, 7, 7>,
               groov::field<"dmar", bool, 6, 6>,
               groov::field<"scen", common::bit_enable, 5, 5>,
               groov::field<"nack", bool, 4, 4>,
               groov::field<"hdsel", bool, 3, 3>,
               groov::field<"irlp", bool, 2, 2>,
               groov::field<"iren", common::bit_enable, 1, 1>,
               groov::field<"eie", common::bit_enable, 0, 0>>;

// usart_dr_v1: DR
// Used by: USART3, UART4, USART6, USART2, UART5, UART7, UART8, UART10, USART1, UART9
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using usart_dr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved0", std::uint32_t, 31, 9, common::access::ro>,
               groov::field<"dr", std::uint16_t, 8, 0>>;

// usart_gtpr_v1: GTPR
// Used by: USART3, UART4, USART6, USART2, UART5, UART7, UART8, UART10, USART1, UART9
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using usart_gtpr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved0", std::uint16_t, 31, 16, common::access::ro>,
               groov::field<"gt", std::uint8_t, 15, 8>,
               groov::field<"psc", std::uint8_t, 7, 0>>;

// usart_sr_v1: SR
// Used by: USART3, UART4, USART6, USART2, UART5, UART7, UART8, UART10, USART1, UART9
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using usart_sr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved0", std::uint32_t, 31, 10, common::access::ro>,
               groov::field<"cts", bool, 9, 9>,
               groov::field<"lbd", bool, 8, 8>,
               groov::field<"txe", bool, 7, 7, common::access::ro>,
               groov::field<"tc", bool, 6, 6>,
               groov::field<"rxne", bool, 5, 5>,
               groov::field<"idle", bool, 4, 4, common::access::ro>,
               groov::field<"ore", bool, 3, 3, common::access::ro>,
               groov::field<"nf", bool, 2, 2, common::access::ro>,
               groov::field<"fe", common::bit_enable, 1, 1, common::access::ro>,
               groov::field<"pe", common::bit_enable, 0, 0, common::access::ro>>;

} // namespace stm32::regs
