TDAT: public boolean needs to be asynchronously scheduled ( ) {  <NL>  / / ebb hack to avoid floating warnings on input to clockdriver <NL>  / / sink _ source _ cells . init sink ( ) ;  <NL>  / / if ( sink _ source _ cells . get sink ( ) instanceof clock driver )  <NL>  / / return false ;  <NL>  / / ebb end hack <NL> return ( ( ! sink _ source _ cells . empty source behavior ( ) ) || get node parent ( ) instanceof test bench ) ;  <NL>  }  COM: <s> the default behavior is that all wires with source cells </s>