Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (lin64) Build 3900603 Fri Jun 16 19:30:25 MDT 2023
| Date         : Mon Apr 29 03:22:56 2024
| Host         : ece428lab running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_control_sets -verbose -file hwpq_test_control_sets_placed.rpt
| Design       : hwpq_test
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              20 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              55 |           20 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              48 |           18 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------+----------------------------+------------------+----------------+--------------+
|  Clock Signal  |                Enable Signal               |      Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------------------------+----------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                            | rst_IBUF                   |                8 |             13 |         1.62 |
|  clk_IBUF_BUFG | HWWRAP/U_QUICKQ/U_QQTOP/NODE2/CTL/FSM/E[0] | rst_IBUF                   |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | CTL/E[0]                                   | rst_IBUF                   |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | HWWRAP/U_QUICKQ/U_QQTOP/NODE1/CTL/FSM/E[0] | rst_IBUF                   |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG |                                            | SSEG/U_ENB/q[0]_i_1__0_n_0 |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG |                                            |                            |               10 |             20 |         2.00 |
|  clk_IBUF_BUFG | HWWRAP/U_QUICKQ/U_QQTOP/NODE2/CTL/FSM/we   |                            |                3 |             24 |         8.00 |
|  clk_IBUF_BUFG | HWWRAP/U_QUICKQ/U_QQTOP/NODE1/CTL/FSM/we   |                            |                3 |             24 |         8.00 |
|  clk_IBUF_BUFG |                                            | PENB/q[0]_i_1_n_0          |                7 |             25 |         3.57 |
+----------------+--------------------------------------------+----------------------------+------------------+----------------+--------------+


