{
  "design": {
    "design_info": {
      "boundary_crc": "0x435D4F236EE3B563",
      "device": "xc7z045ffg900-2",
      "gen_directory": "../../../../v_hdmi_rx_ss_0_ex.gen/sources_1/bd/exdes",
      "name": "exdes",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.2",
      "validated": "true"
    },
    "design_tree": {
      "vid_phy_controller": "",
      "vcc_const": "",
      "tx_video_axis_reg_slice": "",
      "v_hdmi_tx_ss": "",
      "v_hdmi_rx_ss": "",
      "rx_video_axis_reg_slice": "",
      "gnd_const": "",
      "gt_refclk_buf1": "",
      "gt_refclk_buf0": "",
      "v_tpg_ss_0": {
        "v_tpg": "",
        "axi_gpio": ""
      },
      "audio_ss_0": {
        "axi_interconnect": {
          "xbar": "",
          "s00_couplers": {
            "auto_pc": ""
          },
          "m00_couplers": {},
          "m01_couplers": {},
          "m02_couplers": {}
        },
        "clk_wiz": "",
        "hdmi_acr_ctrl": "",
        "aud_pat_gen": ""
      },
      "zynq_ss_0": {
        "axi_interconnect": {
          "xbar": "",
          "s00_couplers": {
            "auto_pc": ""
          },
          "m00_couplers": {
            "auto_pc": ""
          },
          "m01_couplers": {
            "auto_pc": ""
          },
          "m02_couplers": {
            "auto_pc": ""
          },
          "m03_couplers": {
            "auto_pc": ""
          },
          "m04_couplers": {
            "auto_pc": ""
          },
          "m05_couplers": {
            "auto_cc": "",
            "auto_pc": ""
          },
          "m06_couplers": {},
          "m07_couplers": {},
          "m08_couplers": {
            "auto_cc": "",
            "auto_pc": ""
          }
        },
        "xlconcat": "",
        "rst_processor_1_100M": "",
        "rst_processor_1_300M": "",
        "clk_wiz": "",
        "fmch_axi_iic": "",
        "onbrd_axi_iic": "",
        "zynq": ""
      },
      "xlconcat_0": "",
      "Stereovision_0": ""
    },
    "interface_ports": {
      "fmch_iic": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0"
      },
      "TX_DDC_OUT": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0"
      },
      "RX_DDC_OUT": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0"
      },
      "DDR": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        }
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      },
      "iic_main": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0"
      },
      "sys_diff_clock": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "200000000"
          }
        }
      }
    },
    "ports": {
      "TX_HPD_IN": {
        "direction": "I"
      },
      "TX_EN_OUT": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "RX_DET_IN": {
        "direction": "I"
      },
      "RX_HPD_OUT": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "HDMI_TX_CLK_P_OUT": {
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "exdes_vid_phy_controller_0_tx_tmds_clk_p",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default_prop"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default_prop"
          }
        }
      },
      "HDMI_TX_CLK_N_OUT": {
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "exdes_vid_phy_controller_0_tx_tmds_clk_n",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default_prop"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default_prop"
          }
        }
      },
      "HDMI_TX_DAT_P_OUT": {
        "direction": "O",
        "left": "2",
        "right": "0"
      },
      "HDMI_TX_DAT_N_OUT": {
        "direction": "O",
        "left": "2",
        "right": "0"
      },
      "HDMI_RX_DAT_P_IN": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "HDMI_RX_DAT_N_IN": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "TX_REFCLK_P_IN": {
        "direction": "I"
      },
      "TX_REFCLK_N_IN": {
        "direction": "I"
      },
      "HDMI_RX_CLK_P_IN": {
        "direction": "I"
      },
      "HDMI_RX_CLK_N_IN": {
        "direction": "I"
      },
      "RX_REFCLK_P_OUT": {
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "exdes_vid_phy_controller_0_rx_tmds_clk_p",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default_prop"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default_prop"
          }
        }
      },
      "RX_REFCLK_N_OUT": {
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "exdes_vid_phy_controller_0_rx_tmds_clk_n",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default_prop"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default_prop"
          }
        }
      },
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "SI5324_RST_OUT": {
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "const_prop"
          }
        }
      },
      "SI5324_LOL_IN": {
        "direction": "I"
      },
      "ONBRD_SI5324_RST_OUT": {
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "const_prop"
          }
        }
      },
      "RX_I2C_EN_N_OUT": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "DRU_CLK_P_IN": {
        "direction": "I"
      },
      "DRU_CLK_N_IN": {
        "direction": "I"
      },
      "TX_CLKSEL_OUT": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "LED0": {
        "direction": "O"
      },
      "GPIO_DIP_SW0": {
        "direction": "I"
      },
      "GPIO_DIP_SW1": {
        "direction": "I"
      },
      "GPIO_DIP_SW2": {
        "direction": "I"
      },
      "GPIO_DIP_SW3": {
        "direction": "I"
      }
    },
    "components": {
      "vid_phy_controller": {
        "vlnv": "xilinx.com:ip:vid_phy_controller:2.2",
        "xci_name": "exdes_vid_phy_controller_0",
        "xci_path": "ip\\exdes_vid_phy_controller_0\\exdes_vid_phy_controller_0.xci",
        "inst_hier_path": "vid_phy_controller",
        "parameters": {
          "CHANNEL_SITE": {
            "value": "X0Y0"
          },
          "C_INPUT_PIXELS_PER_CLOCK": {
            "value": "4"
          },
          "C_INT_HDMI_VER_CMPTBLE": {
            "value": "3"
          },
          "C_NIDRU": {
            "value": "true"
          },
          "C_NIDRU_REFCLK_SEL": {
            "value": "5"
          },
          "C_RX_PLL_SELECTION": {
            "value": "0"
          },
          "C_RX_REFCLK_SEL": {
            "value": "0"
          },
          "C_Rx_Protocol": {
            "value": "HDMI"
          },
          "C_TX_PLL_SELECTION": {
            "value": "3"
          },
          "C_TX_REFCLK_SEL": {
            "value": "4"
          },
          "C_Tx_Protocol": {
            "value": "HDMI"
          },
          "C_Txrefclk_Rdy_Invert": {
            "value": "true"
          }
        },
        "addressing": {
          "memory_maps": {
            "vid_phy_axi4lite": {
              "address_blocks": {
                "Reg": {
                  "base_address": "0",
                  "range": "64K",
                  "width": "16",
                  "usage": "register"
                }
              }
            }
          }
        },
        "interface_ports": {
          "vid_phy_axi4lite": {
            "mode": "Slave",
            "memory_map_ref": "vid_phy_axi4lite"
          }
        }
      },
      "vcc_const": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "exdes_vcc_const_0",
        "xci_path": "ip\\exdes_vcc_const_0\\exdes_vcc_const_0.xci",
        "inst_hier_path": "vcc_const",
        "parameters": {
          "CONST_VAL": {
            "value": "1"
          }
        }
      },
      "tx_video_axis_reg_slice": {
        "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
        "xci_name": "exdes_tx_video_axis_reg_slice_0",
        "xci_path": "ip\\exdes_tx_video_axis_reg_slice_0\\exdes_tx_video_axis_reg_slice_0.xci",
        "inst_hier_path": "tx_video_axis_reg_slice"
      },
      "v_hdmi_tx_ss": {
        "vlnv": "xilinx.com:ip:v_hdmi_tx_ss:3.1",
        "xci_name": "exdes_v_hdmi_tx_ss_0",
        "xci_path": "ip\\exdes_v_hdmi_tx_ss_0\\exdes_v_hdmi_tx_ss_0.xci",
        "inst_hier_path": "v_hdmi_tx_ss",
        "parameters": {
          "C_ADDR_WIDTH": {
            "value": "10"
          },
          "C_ADD_MARK_DBG": {
            "value": "false"
          },
          "C_HDMI_FAST_SWITCH": {
            "value": "true"
          },
          "C_HDMI_VERSION": {
            "value": "3"
          },
          "C_HPD_INVERT": {
            "value": "false"
          },
          "C_HYSTERESIS_LEVEL": {
            "value": "12"
          },
          "C_INCLUDE_HDCP_1_4": {
            "value": "false"
          },
          "C_INCLUDE_HDCP_2_2": {
            "value": "false"
          },
          "C_INCLUDE_LOW_RESO_VID": {
            "value": "false"
          },
          "C_INCLUDE_YUV420_SUP": {
            "value": "false"
          },
          "C_INPUT_PIXELS_PER_CLOCK": {
            "value": "4"
          },
          "C_MAX_BITS_PER_COMPONENT": {
            "value": "8"
          },
          "C_VALIDATION_ENABLE": {
            "value": "false"
          },
          "C_VID_INTERFACE": {
            "value": "0"
          }
        },
        "interface_ports": {
          "LINK_DATA0_OUT": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "LINK_DATA1_OUT": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "LINK_DATA2_OUT": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "DDC_OUT": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:iic_rtl:1.0"
          },
          "S_AXI_CPU_IN": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "memory_map_ref": "S_AXI_CPU_IN",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "17"
              },
              "DATA_WIDTH": {
                "value": "32"
              },
              "PROTOCOL": {
                "value": "AXI4LITE"
              }
            }
          },
          "AUDIO_IN": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "SB_STATUS_IN": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "VIDEO_IN": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "addressing": {
          "memory_maps": {
            "S_AXI_CPU_IN": {
              "address_blocks": {
                "Reg": {
                  "base_address": "0x00000",
                  "range": "128K",
                  "width": "17",
                  "usage": "register",
                  "bank_blocks": {
                    "reg0;/v_hdmi_tx/S_AXI/reg0;xilinx.com:ip:v_hdmi_tx:3.0;/v_hdmi_tx;S_AXI;NONE;NONE": {
                      "base_address": "0x00000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    },
                    "reg1;/v_tc/ctrl/Reg;xilinx.com:ip:v_tc:6.2;/v_tc;ctrl;NONE;NONE": {
                      "base_address": "0x10000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                }
              }
            }
          }
        },
        "interface_ports": {
          "S_AXI_CPU_IN": {
            "mode": "Slave",
            "memory_map_ref": "S_AXI_CPU_IN"
          }
        }
      },
      "v_hdmi_rx_ss": {
        "vlnv": "xilinx.com:ip:v_hdmi_rx_ss:3.1",
        "xci_name": "exdes_v_hdmi_rx_ss_0",
        "xci_path": "ip\\exdes_v_hdmi_rx_ss_0\\exdes_v_hdmi_rx_ss_0.xci",
        "inst_hier_path": "v_hdmi_rx_ss",
        "parameters": {
          "C_ADDR_WIDTH": {
            "value": "10"
          },
          "C_ADD_MARK_DBG": {
            "value": "false"
          },
          "C_CD_INVERT": {
            "value": "true"
          },
          "C_EDID_RAM_SIZE": {
            "value": "256"
          },
          "C_EXDES_AXILITE_FREQ": {
            "value": "100"
          },
          "C_EXDES_NIDRU": {
            "value": "true"
          },
          "C_EXDES_RX_PLL_SELECTION": {
            "value": "0"
          },
          "C_EXDES_TOPOLOGY": {
            "value": "0"
          },
          "C_EXDES_TX_PLL_SELECTION": {
            "value": "3"
          },
          "C_HDMI_FAST_SWITCH": {
            "value": "true"
          },
          "C_HDMI_VERSION": {
            "value": "3"
          },
          "C_HPD_INVERT": {
            "value": "true"
          },
          "C_INCLUDE_HDCP_1_4": {
            "value": "false"
          },
          "C_INCLUDE_HDCP_2_2": {
            "value": "false"
          },
          "C_INCLUDE_LOW_RESO_VID": {
            "value": "false"
          },
          "C_INCLUDE_YUV420_SUP": {
            "value": "false"
          },
          "C_INPUT_PIXELS_PER_CLOCK": {
            "value": "4"
          },
          "C_MAX_BITS_PER_COMPONENT": {
            "value": "8"
          },
          "C_VALIDATION_ENABLE": {
            "value": "false"
          },
          "C_VID_INTERFACE": {
            "value": "0"
          }
        },
        "interface_ports": {
          "LINK_DATA0_IN": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "LINK_DATA1_IN": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "LINK_DATA2_IN": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S_AXI_CPU_IN": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "memory_map_ref": "S_AXI_CPU_IN",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "16"
              },
              "PROTOCOL": {
                "value": "AXI4LITE"
              }
            }
          },
          "AUDIO_OUT": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "DDC_OUT": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:iic_rtl:1.0"
          },
          "SB_STATUS_IN": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "VIDEO_OUT": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xilinx.com:video:G_B_R_444:1.0} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value rows} size {attribs {resolve_type generated dependency active_rows format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency active_rows_stride format long minimum {} maximum {}} value 24} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cols} size {attribs {resolve_type generated dependency active_cols format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency active_cols_stride format long minimum {} maximum {}} value 24} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_G {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value G} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency video_data_width format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} field_B {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value B} enabled {attribs {resolve_type generated dependency video_comp1_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency video_data_width format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type generated dependency video_comp1_offset format long minimum {} maximum {}} value 8} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} field_R {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value R} enabled {attribs {resolve_type generated dependency video_comp2_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency video_data_width format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type generated dependency video_comp2_offset format long minimum {} maximum {}} value 16} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}}} TDATA_WIDTH 24}"
              }
            }
          }
        },
        "addressing": {
          "memory_maps": {
            "S_AXI_CPU_IN": {
              "address_blocks": {
                "Reg": {
                  "base_address": "0x0000",
                  "range": "64K",
                  "width": "16",
                  "usage": "register",
                  "bank_blocks": {
                    "reg0;/v_hdmi_rx/CPU_IN/reg0;xilinx.com:ip:v_hdmi_rx:3.0;/v_hdmi_rx;CPU_IN;NONE;NONE": {
                      "base_address": "0x0000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                }
              }
            }
          }
        },
        "interface_ports": {
          "S_AXI_CPU_IN": {
            "mode": "Slave",
            "memory_map_ref": "S_AXI_CPU_IN"
          }
        }
      },
      "rx_video_axis_reg_slice": {
        "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
        "xci_name": "exdes_rx_video_axis_reg_slice_0",
        "xci_path": "ip\\exdes_rx_video_axis_reg_slice_0\\exdes_rx_video_axis_reg_slice_0.xci",
        "inst_hier_path": "rx_video_axis_reg_slice"
      },
      "gnd_const": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "exdes_gnd_const_0",
        "xci_path": "ip\\exdes_gnd_const_0\\exdes_gnd_const_0.xci",
        "inst_hier_path": "gnd_const",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "gt_refclk_buf1": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.1",
        "xci_name": "exdes_gt_refclk_buf1_0",
        "xci_path": "ip\\exdes_gt_refclk_buf1_0\\exdes_gt_refclk_buf1_0.xci",
        "inst_hier_path": "gt_refclk_buf1",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "IBUFDSGTE"
          }
        }
      },
      "gt_refclk_buf0": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.1",
        "xci_name": "exdes_gt_refclk_buf0_0",
        "xci_path": "ip\\exdes_gt_refclk_buf0_0\\exdes_gt_refclk_buf0_0.xci",
        "inst_hier_path": "gt_refclk_buf0",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "IBUFDSGTE"
          }
        }
      },
      "v_tpg_ss_0": {
        "interface_ports": {
          "S_AXI_TPG": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_GPIO": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "m_axis_video": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "s_axis_video": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "ap_clk": {
            "type": "clk",
            "direction": "I"
          },
          "m_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "v_tpg": {
            "vlnv": "xilinx.com:ip:v_tpg:8.1",
            "xci_name": "exdes_v_tpg_0",
            "xci_path": "ip\\exdes_v_tpg_0\\exdes_v_tpg_0.xci",
            "inst_hier_path": "v_tpg_ss_0/v_tpg",
            "parameters": {
              "COLOR_SWEEP": {
                "value": "0"
              },
              "DISPLAY_PORT": {
                "value": "0"
              },
              "FOREGROUND": {
                "value": "0"
              },
              "HAS_AXI4S_SLAVE": {
                "value": "1"
              },
              "MAX_DATA_WIDTH": {
                "value": "8"
              },
              "RAMP": {
                "value": "0"
              },
              "SAMPLES_PER_CLOCK": {
                "value": "4"
              },
              "SOLID_COLOR": {
                "value": "0"
              },
              "ZONE_PLATE": {
                "value": "0"
              }
            },
            "addressing": {
              "memory_maps": {
                "s_axi_CTRL": {
                  "address_blocks": {
                    "Reg": {
                      "base_address": "0",
                      "range": "64K",
                      "width": "16",
                      "usage": "register",
                      "offset_base_param": "C_S_AXI_CTRL_BASEADDR",
                      "offset_high_param": "C_S_AXI_CTRL_HIGHADDR"
                    }
                  }
                }
              }
            },
            "interface_ports": {
              "s_axi_CTRL": {
                "mode": "Slave",
                "memory_map_ref": "s_axi_CTRL"
              }
            }
          },
          "axi_gpio": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "exdes_axi_gpio_0",
            "xci_path": "ip\\exdes_axi_gpio_0\\exdes_axi_gpio_0.xci",
            "inst_hier_path": "v_tpg_ss_0/axi_gpio",
            "parameters": {
              "C_ALL_OUTPUTS": {
                "value": "1"
              },
              "C_GPIO_WIDTH": {
                "value": "1"
              }
            }
          }
        },
        "interface_nets": {
          "intf_net_bdry_in_S_AXI_TPG": {
            "interface_ports": [
              "S_AXI_TPG",
              "v_tpg/s_axi_CTRL"
            ]
          },
          "intf_net_v_tpg_m_axis_video": {
            "interface_ports": [
              "m_axis_video",
              "v_tpg/m_axis_video"
            ]
          },
          "intf_net_bdry_in_S_AXI_GPIO": {
            "interface_ports": [
              "S_AXI_GPIO",
              "axi_gpio/S_AXI"
            ]
          },
          "intf_net_bdry_in_s_axis_video": {
            "interface_ports": [
              "s_axis_video",
              "v_tpg/s_axis_video"
            ]
          }
        },
        "nets": {
          "net_bdry_in_ap_clk": {
            "ports": [
              "ap_clk",
              "axi_gpio/s_axi_aclk",
              "v_tpg/ap_clk"
            ]
          },
          "net_bdry_in_m_axi_aresetn": {
            "ports": [
              "m_axi_aresetn",
              "axi_gpio/s_axi_aresetn"
            ]
          },
          "net_axi_gpio_gpio_io_o": {
            "ports": [
              "axi_gpio/gpio_io_o",
              "v_tpg/ap_rst_n"
            ]
          }
        }
      },
      "audio_ss_0": {
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "axis_audio_in": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "axis_audio_out": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I"
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "hdmi_clk": {
            "type": "clk",
            "direction": "I"
          },
          "aud_acr_cts_in": {
            "direction": "I",
            "left": "19",
            "right": "0"
          },
          "aud_acr_n_in": {
            "direction": "I",
            "left": "19",
            "right": "0"
          },
          "aud_acr_valid_in": {
            "direction": "I"
          },
          "aud_acr_cts_out": {
            "direction": "O",
            "left": "19",
            "right": "0"
          },
          "aud_acr_n_out": {
            "direction": "O",
            "left": "19",
            "right": "0"
          },
          "aud_acr_valid_out": {
            "direction": "O"
          },
          "aud_rstn": {
            "type": "rst",
            "direction": "O"
          },
          "audio_clk": {
            "type": "clk",
            "direction": "O"
          }
        },
        "components": {
          "axi_interconnect": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_path": "ip\\exdes_axi_interconnect_0\\exdes_axi_interconnect_0.xci",
            "inst_hier_path": "audio_ss_0/axi_interconnect",
            "xci_name": "exdes_axi_interconnect_0",
            "parameters": {
              "NUM_MI": {
                "value": "3"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "exdes_xbar_0",
                "xci_path": "ip\\exdes_xbar_0\\exdes_xbar_0.xci",
                "inst_hier_path": "audio_ss_0/axi_interconnect/xbar",
                "parameters": {
                  "NUM_MI": {
                    "value": "3"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI",
                      "M01_AXI",
                      "M02_AXI"
                    ]
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "exdes_auto_pc_0",
                    "xci_path": "ip\\exdes_auto_pc_0\\exdes_auto_pc_0.xci",
                    "inst_hier_path": "audio_ss_0/axi_interconnect/s00_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "s00_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m02_couplers_to_m02_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "m00_couplers_to_axi_interconnect": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "m01_couplers_to_axi_interconnect": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "m02_couplers_to_axi_interconnect": {
                "interface_ports": [
                  "M02_AXI",
                  "m02_couplers/M_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "xbar_to_m02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              },
              "axi_interconnect_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              }
            },
            "nets": {
              "axi_interconnect_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/S_ACLK",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/M_ACLK",
                  "m01_couplers/M_ACLK",
                  "m02_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK"
                ]
              },
              "axi_interconnect_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/S_ARESETN",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/M_ARESETN",
                  "m01_couplers/M_ARESETN",
                  "m02_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN"
                ]
              }
            }
          },
          "clk_wiz": {
            "vlnv": "xilinx.com:ip:clk_wiz:6.0",
            "xci_name": "exdes_clk_wiz_0",
            "xci_path": "ip\\exdes_clk_wiz_0\\exdes_clk_wiz_0.xci",
            "inst_hier_path": "audio_ss_0/clk_wiz",
            "parameters": {
              "PRIM_SOURCE": {
                "value": "No_buffer"
              },
              "USE_DYN_RECONFIG": {
                "value": "true"
              }
            },
            "addressing": {
              "memory_maps": {
                "s_axi_lite": {
                  "address_blocks": {
                    "Reg": {
                      "base_address": "0",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                }
              }
            },
            "interface_ports": {
              "s_axi_lite": {
                "mode": "Slave",
                "memory_map_ref": "s_axi_lite"
              }
            }
          },
          "hdmi_acr_ctrl": {
            "vlnv": "xilinx.com:module_ref:hdmi_acr_ctrl:1.0",
            "xci_name": "exdes_hdmi_acr_ctrl_0",
            "xci_path": "ip\\exdes_hdmi_acr_ctrl_0\\exdes_hdmi_acr_ctrl_0.xci",
            "inst_hier_path": "audio_ss_0/hdmi_acr_ctrl",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "hdmi_acr_ctrl",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "axi": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "32",
                    "value_src": "constant"
                  },
                  "PROTOCOL": {
                    "value": "AXI4LITE",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "ip_prop"
                  },
                  "ID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "32",
                    "value_src": "constant"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "exdes_clk_wiz_1_clk_out1",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "axi_awaddr",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "axi_awvalid",
                    "direction": "I"
                  },
                  "AWREADY": {
                    "physical_name": "axi_awready",
                    "direction": "O"
                  },
                  "WDATA": {
                    "physical_name": "axi_wdata",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "axi_wstrb",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "axi_wvalid",
                    "direction": "I"
                  },
                  "WREADY": {
                    "physical_name": "axi_wready",
                    "direction": "O"
                  },
                  "BRESP": {
                    "physical_name": "axi_bresp",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "axi_bvalid",
                    "direction": "O"
                  },
                  "BREADY": {
                    "physical_name": "axi_bready",
                    "direction": "I"
                  },
                  "ARADDR": {
                    "physical_name": "axi_araddr",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "axi_arvalid",
                    "direction": "I"
                  },
                  "ARREADY": {
                    "physical_name": "axi_arready",
                    "direction": "O"
                  },
                  "RDATA": {
                    "physical_name": "axi_rdata",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "axi_rresp",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "axi_rvalid",
                    "direction": "O"
                  },
                  "RREADY": {
                    "physical_name": "axi_rready",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "axi_aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "axi",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "axi_aresetn",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "exdes_clk_wiz_1_clk_out1",
                    "value_src": "default_prop"
                  }
                }
              },
              "axi_aresetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "aud_clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "exdes_clk_wiz_1_clk_out1",
                    "value_src": "ip_prop"
                  }
                }
              },
              "hdmi_clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "297000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "exdes_vid_phy_controller_0_tx_tmds_clk",
                    "value_src": "default_prop"
                  }
                }
              },
              "pll_lock_in": {
                "direction": "I"
              },
              "aud_resetn_out": {
                "direction": "O"
              },
              "aud_acr_valid_in": {
                "direction": "I"
              },
              "aud_acr_cts_in": {
                "direction": "I",
                "left": "19",
                "right": "0"
              },
              "aud_acr_n_in": {
                "direction": "I",
                "left": "19",
                "right": "0"
              },
              "aud_acr_valid_out": {
                "direction": "O"
              },
              "aud_acr_cts_out": {
                "direction": "O",
                "left": "19",
                "right": "0"
              },
              "aud_acr_n_out": {
                "direction": "O",
                "left": "19",
                "right": "0"
              }
            }
          },
          "aud_pat_gen": {
            "vlnv": "xilinx.com:module_ref:aud_pat_gen:1.0",
            "xci_name": "exdes_aud_pat_gen_0_0",
            "xci_path": "ip\\exdes_aud_pat_gen_0_0\\exdes_aud_pat_gen_0_0.xci",
            "inst_hier_path": "audio_ss_0/aud_pat_gen",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "aud_pat_gen",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "axi": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "32",
                    "value_src": "constant"
                  },
                  "PROTOCOL": {
                    "value": "AXI4LITE",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "ip_prop"
                  },
                  "ID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "32",
                    "value_src": "constant"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "exdes_clk_wiz_1_clk_out1",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "axi_awaddr",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "axi_awprot",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "axi_awvalid",
                    "direction": "I"
                  },
                  "AWREADY": {
                    "physical_name": "axi_awready",
                    "direction": "O"
                  },
                  "WDATA": {
                    "physical_name": "axi_wdata",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "axi_wstrb",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "axi_wvalid",
                    "direction": "I"
                  },
                  "WREADY": {
                    "physical_name": "axi_wready",
                    "direction": "O"
                  },
                  "BRESP": {
                    "physical_name": "axi_bresp",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "axi_bvalid",
                    "direction": "O"
                  },
                  "BREADY": {
                    "physical_name": "axi_bready",
                    "direction": "I"
                  },
                  "ARADDR": {
                    "physical_name": "axi_araddr",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "axi_arprot",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "axi_arvalid",
                    "direction": "I"
                  },
                  "ARREADY": {
                    "physical_name": "axi_arready",
                    "direction": "O"
                  },
                  "RDATA": {
                    "physical_name": "axi_rdata",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "axi_rresp",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "axi_rvalid",
                    "direction": "O"
                  },
                  "RREADY": {
                    "physical_name": "axi_rready",
                    "direction": "I"
                  }
                }
              },
              "axis_audio_in": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "3",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "exdes_clk_wiz_1_clk_out1",
                    "value_src": "ip_prop"
                  }
                },
                "port_maps": {
                  "TID": {
                    "physical_name": "axis_aud_pattern_tid_in",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "TDATA": {
                    "physical_name": "axis_aud_pattern_tdata_in",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "axis_aud_pattern_tvalid_in",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "axis_aud_pattern_tready_out",
                    "direction": "O"
                  }
                }
              },
              "axis_audio_out": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "3",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "exdes_clk_wiz_1_clk_out1",
                    "value_src": "ip_prop"
                  }
                },
                "port_maps": {
                  "TID": {
                    "physical_name": "axis_aud_pattern_tid_out",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "TDATA": {
                    "physical_name": "axis_aud_pattern_tdata_out",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "axis_aud_pattern_tvalid_out",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "axis_aud_pattern_tready_in",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "axi_aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "axi",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "axi_aresetn",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "exdes_clk_wiz_1_clk_out1",
                    "value_src": "default_prop"
                  }
                }
              },
              "axi_aresetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "aud_clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "exdes_clk_wiz_1_clk_out1",
                    "value_src": "ip_prop"
                  }
                }
              },
              "axis_clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "axis_resetn",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_BUSIF": {
                    "value": "axis_audio_in:axis_audio_out",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "exdes_clk_wiz_1_clk_out1",
                    "value_src": "ip_prop"
                  }
                }
              },
              "axis_resetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              }
            }
          }
        },
        "interface_nets": {
          "intf_net_bdry_in_S00_AXI": {
            "interface_ports": [
              "S00_AXI",
              "axi_interconnect/S00_AXI"
            ]
          },
          "intf_net_axi_interconnect_M01_AXI": {
            "interface_ports": [
              "axi_interconnect/M01_AXI",
              "hdmi_acr_ctrl/axi"
            ]
          },
          "intf_net_axi_interconnect_M02_AXI": {
            "interface_ports": [
              "axi_interconnect/M02_AXI",
              "clk_wiz/s_axi_lite"
            ]
          },
          "axis_audio_in_1": {
            "interface_ports": [
              "axis_audio_in",
              "aud_pat_gen/axis_audio_in"
            ]
          },
          "aud_pat_gen_0_axis_audio_out": {
            "interface_ports": [
              "axis_audio_out",
              "aud_pat_gen/axis_audio_out"
            ]
          },
          "axi_interconnect_M00_AXI": {
            "interface_ports": [
              "axi_interconnect/M00_AXI",
              "aud_pat_gen/axi"
            ]
          }
        },
        "nets": {
          "net_bdry_in_ACLK": {
            "ports": [
              "ACLK",
              "axi_interconnect/ACLK",
              "hdmi_acr_ctrl/axi_aclk",
              "clk_wiz/s_axi_aclk",
              "clk_wiz/clk_in1",
              "axi_interconnect/S00_ACLK",
              "axi_interconnect/M00_ACLK",
              "axi_interconnect/M01_ACLK",
              "axi_interconnect/M02_ACLK",
              "aud_pat_gen/axi_aclk"
            ]
          },
          "net_bdry_in_aud_acr_cts_in": {
            "ports": [
              "aud_acr_cts_in",
              "hdmi_acr_ctrl/aud_acr_cts_in"
            ]
          },
          "net_bdry_in_aud_acr_n_in": {
            "ports": [
              "aud_acr_n_in",
              "hdmi_acr_ctrl/aud_acr_n_in"
            ]
          },
          "net_bdry_in_hdmi_clk": {
            "ports": [
              "hdmi_clk",
              "hdmi_acr_ctrl/hdmi_clk"
            ]
          },
          "net_bdry_in_aud_acr_valid_in": {
            "ports": [
              "aud_acr_valid_in",
              "hdmi_acr_ctrl/aud_acr_valid_in"
            ]
          },
          "net_bdry_in_ARESETN": {
            "ports": [
              "ARESETN",
              "axi_interconnect/ARESETN",
              "hdmi_acr_ctrl/axi_aresetn",
              "clk_wiz/s_axi_aresetn",
              "axi_interconnect/S00_ARESETN",
              "axi_interconnect/M00_ARESETN",
              "axi_interconnect/M01_ARESETN",
              "axi_interconnect/M02_ARESETN",
              "aud_pat_gen/axi_aresetn"
            ]
          },
          "net_hdmi_acr_ctrl_aud_acr_cts_out": {
            "ports": [
              "hdmi_acr_ctrl/aud_acr_cts_out",
              "aud_acr_cts_out"
            ]
          },
          "net_hdmi_acr_ctrl_aud_acr_n_out": {
            "ports": [
              "hdmi_acr_ctrl/aud_acr_n_out",
              "aud_acr_n_out"
            ]
          },
          "net_hdmi_acr_ctrl_aud_acr_valid_out": {
            "ports": [
              "hdmi_acr_ctrl/aud_acr_valid_out",
              "aud_acr_valid_out"
            ]
          },
          "net_hdmi_acr_ctrl_aud_resetn_out": {
            "ports": [
              "hdmi_acr_ctrl/aud_resetn_out",
              "aud_rstn",
              "aud_pat_gen/axis_resetn"
            ]
          },
          "net_clk_wiz_clk_out1": {
            "ports": [
              "clk_wiz/clk_out1",
              "audio_clk",
              "hdmi_acr_ctrl/aud_clk",
              "aud_pat_gen/axis_clk",
              "aud_pat_gen/aud_clk"
            ]
          },
          "net_clk_wiz_locked": {
            "ports": [
              "clk_wiz/locked",
              "hdmi_acr_ctrl/pll_lock_in"
            ]
          }
        }
      },
      "zynq_ss_0": {
        "interface_ports": {
          "IIC": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:iic_rtl:1.0"
          },
          "IIC1": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:iic_rtl:1.0"
          },
          "DDR": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:ddrx_rtl:1.0"
          },
          "FIXED_IO": {
            "mode": "Master",
            "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M08_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "sys_diff_clock": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          }
        },
        "ports": {
          "ext_reset_in": {
            "type": "rst",
            "direction": "I"
          },
          "hdmi_rx_irq": {
            "direction": "I"
          },
          "hdmi_tx_irq": {
            "direction": "I"
          },
          "vphy_irq": {
            "direction": "I"
          },
          "clk_out2": {
            "type": "clk",
            "direction": "O"
          },
          "dcm_locked": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "peripheral_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "s_axi_aclk": {
            "type": "clk",
            "direction": "O"
          }
        },
        "components": {
          "axi_interconnect": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_path": "ip\\exdes_axi_interconnect_1\\exdes_axi_interconnect_1.xci",
            "inst_hier_path": "zynq_ss_0/axi_interconnect",
            "xci_name": "exdes_axi_interconnect_1",
            "parameters": {
              "NUM_MI": {
                "value": "9"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M04_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M05_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M06_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M07_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M08_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M03_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M03_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M03_ARESETN"
                  }
                }
              },
              "M03_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M04_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M04_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M04_ARESETN"
                  }
                }
              },
              "M04_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M05_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M05_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M05_ARESETN"
                  }
                }
              },
              "M05_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M06_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M06_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M06_ARESETN"
                  }
                }
              },
              "M06_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M07_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M07_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M07_ARESETN"
                  }
                }
              },
              "M07_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M08_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M08_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M08_ARESETN"
                  }
                }
              },
              "M08_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "exdes_xbar_1",
                "xci_path": "ip\\exdes_xbar_1\\exdes_xbar_1.xci",
                "inst_hier_path": "zynq_ss_0/axi_interconnect/xbar",
                "parameters": {
                  "NUM_MI": {
                    "value": "9"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI",
                      "M01_AXI",
                      "M02_AXI",
                      "M03_AXI",
                      "M04_AXI",
                      "M05_AXI",
                      "M06_AXI",
                      "M07_AXI",
                      "M08_AXI"
                    ]
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "exdes_auto_pc_8",
                    "xci_path": "ip\\exdes_auto_pc_8\\exdes_auto_pc_8.xci",
                    "inst_hier_path": "zynq_ss_0/axi_interconnect/s00_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI3"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  },
                  "auto_pc_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "exdes_auto_pc_1",
                    "xci_path": "ip\\exdes_auto_pc_1\\exdes_auto_pc_1.xci",
                    "inst_hier_path": "zynq_ss_0/axi_interconnect/m00_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  },
                  "auto_pc_to_m00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "exdes_auto_pc_2",
                    "xci_path": "ip\\exdes_auto_pc_2\\exdes_auto_pc_2.xci",
                    "inst_hier_path": "zynq_ss_0/axi_interconnect/m01_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_m01_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "m01_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "exdes_auto_pc_3",
                    "xci_path": "ip\\exdes_auto_pc_3\\exdes_auto_pc_3.xci",
                    "inst_hier_path": "zynq_ss_0/axi_interconnect/m02_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m02_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  },
                  "auto_pc_to_m02_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m03_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "exdes_auto_pc_4",
                    "xci_path": "ip\\exdes_auto_pc_4\\exdes_auto_pc_4.xci",
                    "inst_hier_path": "zynq_ss_0/axi_interconnect/m03_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_m03_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "m03_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m04_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "exdes_auto_pc_5",
                    "xci_path": "ip\\exdes_auto_pc_5\\exdes_auto_pc_5.xci",
                    "inst_hier_path": "zynq_ss_0/axi_interconnect/m04_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_m04_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "m04_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m05_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_cc": {
                    "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                    "xci_name": "exdes_auto_cc_0",
                    "xci_path": "ip\\exdes_auto_cc_0\\exdes_auto_cc_0.xci",
                    "inst_hier_path": "zynq_ss_0/axi_interconnect/m05_couplers/auto_cc",
                    "interface_ports": {
                      "S_AXI": {
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "exdes_auto_pc_6",
                    "xci_path": "ip\\exdes_auto_pc_6\\exdes_auto_pc_6.xci",
                    "inst_hier_path": "zynq_ss_0/axi_interconnect/m05_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_cc_to_auto_pc": {
                    "interface_ports": [
                      "auto_cc/M_AXI",
                      "auto_pc/S_AXI"
                    ]
                  },
                  "auto_pc_to_m05_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "m05_couplers_to_auto_cc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_cc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "auto_cc/m_axi_aclk",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_cc/s_axi_aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "auto_cc/m_axi_aresetn",
                      "auto_pc/aresetn"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_cc/s_axi_aresetn"
                    ]
                  }
                }
              },
              "m06_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m06_couplers_to_m06_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m07_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m07_couplers_to_m07_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m08_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_cc": {
                    "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                    "xci_name": "exdes_auto_cc_1",
                    "xci_path": "ip\\exdes_auto_cc_1\\exdes_auto_cc_1.xci",
                    "inst_hier_path": "zynq_ss_0/axi_interconnect/m08_couplers/auto_cc",
                    "interface_ports": {
                      "S_AXI": {
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "exdes_auto_pc_7",
                    "xci_path": "ip\\exdes_auto_pc_7\\exdes_auto_pc_7.xci",
                    "inst_hier_path": "zynq_ss_0/axi_interconnect/m08_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m08_couplers_to_auto_cc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_cc/S_AXI"
                    ]
                  },
                  "auto_cc_to_auto_pc": {
                    "interface_ports": [
                      "auto_cc/M_AXI",
                      "auto_pc/S_AXI"
                    ]
                  },
                  "auto_pc_to_m08_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "auto_cc/m_axi_aclk",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_cc/s_axi_aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "auto_cc/m_axi_aresetn",
                      "auto_pc/aresetn"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_cc/s_axi_aresetn"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "xbar_to_m04_couplers": {
                "interface_ports": [
                  "xbar/M04_AXI",
                  "m04_couplers/S_AXI"
                ]
              },
              "m05_couplers_to_axi_interconnect": {
                "interface_ports": [
                  "M05_AXI",
                  "m05_couplers/M_AXI"
                ]
              },
              "xbar_to_m05_couplers": {
                "interface_ports": [
                  "xbar/M05_AXI",
                  "m05_couplers/S_AXI"
                ]
              },
              "m06_couplers_to_axi_interconnect": {
                "interface_ports": [
                  "M06_AXI",
                  "m06_couplers/M_AXI"
                ]
              },
              "xbar_to_m03_couplers": {
                "interface_ports": [
                  "xbar/M03_AXI",
                  "m03_couplers/S_AXI"
                ]
              },
              "m04_couplers_to_axi_interconnect": {
                "interface_ports": [
                  "M04_AXI",
                  "m04_couplers/M_AXI"
                ]
              },
              "m08_couplers_to_axi_interconnect": {
                "interface_ports": [
                  "M08_AXI",
                  "m08_couplers/M_AXI"
                ]
              },
              "xbar_to_m08_couplers": {
                "interface_ports": [
                  "xbar/M08_AXI",
                  "m08_couplers/S_AXI"
                ]
              },
              "xbar_to_m07_couplers": {
                "interface_ports": [
                  "xbar/M07_AXI",
                  "m07_couplers/S_AXI"
                ]
              },
              "xbar_to_m06_couplers": {
                "interface_ports": [
                  "xbar/M06_AXI",
                  "m06_couplers/S_AXI"
                ]
              },
              "m07_couplers_to_axi_interconnect": {
                "interface_ports": [
                  "M07_AXI",
                  "m07_couplers/M_AXI"
                ]
              },
              "m03_couplers_to_axi_interconnect": {
                "interface_ports": [
                  "M03_AXI",
                  "m03_couplers/M_AXI"
                ]
              },
              "m01_couplers_to_axi_interconnect": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              },
              "m02_couplers_to_axi_interconnect": {
                "interface_ports": [
                  "M02_AXI",
                  "m02_couplers/M_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "xbar_to_m02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              },
              "axi_interconnect_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "m00_couplers_to_axi_interconnect": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              }
            },
            "nets": {
              "axi_interconnect_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK",
                  "m03_couplers/S_ACLK",
                  "m04_couplers/S_ACLK",
                  "m05_couplers/S_ACLK",
                  "m06_couplers/S_ACLK",
                  "m07_couplers/S_ACLK",
                  "m08_couplers/S_ACLK"
                ]
              },
              "axi_interconnect_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN",
                  "m03_couplers/S_ARESETN",
                  "m04_couplers/S_ARESETN",
                  "m05_couplers/S_ARESETN",
                  "m06_couplers/S_ARESETN",
                  "m07_couplers/S_ARESETN",
                  "m08_couplers/S_ARESETN"
                ]
              },
              "S00_ACLK_1": {
                "ports": [
                  "S00_ACLK",
                  "s00_couplers/S_ACLK"
                ]
              },
              "S00_ARESETN_1": {
                "ports": [
                  "S00_ARESETN",
                  "s00_couplers/S_ARESETN"
                ]
              },
              "M00_ACLK_1": {
                "ports": [
                  "M00_ACLK",
                  "m00_couplers/M_ACLK"
                ]
              },
              "M00_ARESETN_1": {
                "ports": [
                  "M00_ARESETN",
                  "m00_couplers/M_ARESETN"
                ]
              },
              "M01_ACLK_1": {
                "ports": [
                  "M01_ACLK",
                  "m01_couplers/M_ACLK"
                ]
              },
              "M01_ARESETN_1": {
                "ports": [
                  "M01_ARESETN",
                  "m01_couplers/M_ARESETN"
                ]
              },
              "M02_ACLK_1": {
                "ports": [
                  "M02_ACLK",
                  "m02_couplers/M_ACLK"
                ]
              },
              "M02_ARESETN_1": {
                "ports": [
                  "M02_ARESETN",
                  "m02_couplers/M_ARESETN"
                ]
              },
              "M03_ACLK_1": {
                "ports": [
                  "M03_ACLK",
                  "m03_couplers/M_ACLK"
                ]
              },
              "M03_ARESETN_1": {
                "ports": [
                  "M03_ARESETN",
                  "m03_couplers/M_ARESETN"
                ]
              },
              "M04_ACLK_1": {
                "ports": [
                  "M04_ACLK",
                  "m04_couplers/M_ACLK"
                ]
              },
              "M04_ARESETN_1": {
                "ports": [
                  "M04_ARESETN",
                  "m04_couplers/M_ARESETN"
                ]
              },
              "M05_ACLK_1": {
                "ports": [
                  "M05_ACLK",
                  "m05_couplers/M_ACLK"
                ]
              },
              "M05_ARESETN_1": {
                "ports": [
                  "M05_ARESETN",
                  "m05_couplers/M_ARESETN"
                ]
              },
              "M06_ACLK_1": {
                "ports": [
                  "M06_ACLK",
                  "m06_couplers/M_ACLK"
                ]
              },
              "M06_ARESETN_1": {
                "ports": [
                  "M06_ARESETN",
                  "m06_couplers/M_ARESETN"
                ]
              },
              "M07_ACLK_1": {
                "ports": [
                  "M07_ACLK",
                  "m07_couplers/M_ACLK"
                ]
              },
              "M07_ARESETN_1": {
                "ports": [
                  "M07_ARESETN",
                  "m07_couplers/M_ARESETN"
                ]
              },
              "M08_ACLK_1": {
                "ports": [
                  "M08_ACLK",
                  "m08_couplers/M_ACLK"
                ]
              },
              "M08_ARESETN_1": {
                "ports": [
                  "M08_ARESETN",
                  "m08_couplers/M_ARESETN"
                ]
              }
            }
          },
          "xlconcat": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "exdes_xlconcat_0",
            "xci_path": "ip\\exdes_xlconcat_0\\exdes_xlconcat_0.xci",
            "inst_hier_path": "zynq_ss_0/xlconcat",
            "parameters": {
              "NUM_PORTS": {
                "value": "3"
              }
            }
          },
          "rst_processor_1_100M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "exdes_rst_processor_1_100M_0",
            "xci_path": "ip\\exdes_rst_processor_1_100M_0\\exdes_rst_processor_1_100M_0.xci",
            "inst_hier_path": "zynq_ss_0/rst_processor_1_100M",
            "parameters": {
              "RESET_BOARD_INTERFACE": {
                "value": "reset"
              },
              "USE_BOARD_FLOW": {
                "value": "true"
              }
            }
          },
          "rst_processor_1_300M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "exdes_rst_processor_1_300M_0",
            "xci_path": "ip\\exdes_rst_processor_1_300M_0\\exdes_rst_processor_1_300M_0.xci",
            "inst_hier_path": "zynq_ss_0/rst_processor_1_300M",
            "parameters": {
              "RESET_BOARD_INTERFACE": {
                "value": "reset"
              },
              "USE_BOARD_FLOW": {
                "value": "true"
              }
            }
          },
          "clk_wiz": {
            "vlnv": "xilinx.com:ip:clk_wiz:6.0",
            "xci_name": "exdes_clk_wiz_1",
            "xci_path": "ip\\exdes_clk_wiz_1\\exdes_clk_wiz_1.xci",
            "inst_hier_path": "zynq_ss_0/clk_wiz",
            "parameters": {
              "CLKOUT1_REQUESTED_OUT_FREQ": {
                "value": "100"
              },
              "CLKOUT2_REQUESTED_OUT_FREQ": {
                "value": "150"
              },
              "CLKOUT2_USED": {
                "value": "true"
              },
              "CLK_IN1_BOARD_INTERFACE": {
                "value": "sys_diff_clock"
              },
              "NUM_OUT_CLKS": {
                "value": "2"
              },
              "PRIM_SOURCE": {
                "value": "Differential_clock_capable_pin"
              },
              "RESET_BOARD_INTERFACE": {
                "value": "reset"
              },
              "USE_BOARD_FLOW": {
                "value": "true"
              }
            }
          },
          "fmch_axi_iic": {
            "vlnv": "xilinx.com:ip:axi_iic:2.0",
            "xci_name": "exdes_fmch_axi_iic_0",
            "xci_path": "ip\\exdes_fmch_axi_iic_0\\exdes_fmch_axi_iic_0.xci",
            "inst_hier_path": "zynq_ss_0/fmch_axi_iic",
            "parameters": {
              "IIC_BOARD_INTERFACE": {
                "value": "Custom"
              },
              "USE_BOARD_FLOW": {
                "value": "true"
              }
            }
          },
          "onbrd_axi_iic": {
            "vlnv": "xilinx.com:ip:axi_iic:2.0",
            "xci_name": "exdes_onbrd_axi_iic_0",
            "xci_path": "ip\\exdes_onbrd_axi_iic_0\\exdes_onbrd_axi_iic_0.xci",
            "inst_hier_path": "zynq_ss_0/onbrd_axi_iic"
          },
          "zynq": {
            "vlnv": "xilinx.com:ip:processing_system7:5.5",
            "xci_name": "exdes_zynq_0",
            "xci_path": "ip\\exdes_zynq_0\\exdes_zynq_0.xci",
            "inst_hier_path": "zynq_ss_0/zynq",
            "parameters": {
              "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
                "value": "666.666687"
              },
              "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
                "value": "10.158730"
              },
              "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
                "value": "25.000000"
              },
              "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
                "value": "50.000000"
              },
              "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
                "value": "200.000000"
              },
              "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
                "value": "200.000000"
              },
              "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
                "value": "50.000000"
              },
              "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
                "value": "200.000000"
              },
              "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
                "value": "50.000000"
              },
              "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_APU_PERIPHERAL_FREQMHZ": {
                "value": "667.000000"
              },
              "PCW_CAN0_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_CLK0_FREQ": {
                "value": "50000000"
              },
              "PCW_CLK1_FREQ": {
                "value": "10000000"
              },
              "PCW_CLK2_FREQ": {
                "value": "10000000"
              },
              "PCW_CLK3_FREQ": {
                "value": "10000000"
              },
              "PCW_DDR_RAM_HIGHADDR": {
                "value": "0x3FFFFFFF"
              },
              "PCW_DUAL_PARALLEL_QSPI_DATA_MODE": {
                "value": "x8"
              },
              "PCW_ENET0_ENET0_IO": {
                "value": "MIO 16 .. 27"
              },
              "PCW_ENET0_GRP_MDIO_ENABLE": {
                "value": "1"
              },
              "PCW_ENET0_GRP_MDIO_IO": {
                "value": "MIO 52 .. 53"
              },
              "PCW_ENET0_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_ENET0_PERIPHERAL_FREQMHZ": {
                "value": "100 Mbps"
              },
              "PCW_ENET0_RESET_ENABLE": {
                "value": "1"
              },
              "PCW_ENET0_RESET_IO": {
                "value": "MIO 47"
              },
              "PCW_ENET_RESET_ENABLE": {
                "value": "1"
              },
              "PCW_ENET_RESET_SELECT": {
                "value": "Share reset pin"
              },
              "PCW_EN_EMIO_TTC0": {
                "value": "1"
              },
              "PCW_EN_ENET0": {
                "value": "1"
              },
              "PCW_EN_GPIO": {
                "value": "1"
              },
              "PCW_EN_I2C0": {
                "value": "1"
              },
              "PCW_EN_QSPI": {
                "value": "1"
              },
              "PCW_EN_SDIO0": {
                "value": "1"
              },
              "PCW_EN_TTC0": {
                "value": "1"
              },
              "PCW_EN_UART1": {
                "value": "1"
              },
              "PCW_EN_USB0": {
                "value": "1"
              },
              "PCW_FPGA_FCLK0_ENABLE": {
                "value": "1"
              },
              "PCW_GPIO_MIO_GPIO_ENABLE": {
                "value": "1"
              },
              "PCW_GPIO_MIO_GPIO_IO": {
                "value": "MIO"
              },
              "PCW_I2C0_GRP_INT_ENABLE": {
                "value": "0"
              },
              "PCW_I2C0_I2C0_IO": {
                "value": "MIO 50 .. 51"
              },
              "PCW_I2C0_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_I2C0_RESET_ENABLE": {
                "value": "1"
              },
              "PCW_I2C0_RESET_IO": {
                "value": "MIO 46"
              },
              "PCW_I2C_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_I2C_RESET_ENABLE": {
                "value": "1"
              },
              "PCW_I2C_RESET_SELECT": {
                "value": "Share reset pin"
              },
              "PCW_IRQ_F2P_INTR": {
                "value": "1"
              },
              "PCW_MIO_0_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_0_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_0_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_10_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_10_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_10_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_11_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_11_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_11_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_12_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_12_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_12_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_13_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_13_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_13_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_14_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_14_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_14_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_15_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_15_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_15_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_16_IOTYPE": {
                "value": "HSTL 1.8V"
              },
              "PCW_MIO_16_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_16_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_17_IOTYPE": {
                "value": "HSTL 1.8V"
              },
              "PCW_MIO_17_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_17_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_18_IOTYPE": {
                "value": "HSTL 1.8V"
              },
              "PCW_MIO_18_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_18_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_19_IOTYPE": {
                "value": "HSTL 1.8V"
              },
              "PCW_MIO_19_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_19_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_1_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_1_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_1_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_20_IOTYPE": {
                "value": "HSTL 1.8V"
              },
              "PCW_MIO_20_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_20_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_21_IOTYPE": {
                "value": "HSTL 1.8V"
              },
              "PCW_MIO_21_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_21_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_22_IOTYPE": {
                "value": "HSTL 1.8V"
              },
              "PCW_MIO_22_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_22_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_23_IOTYPE": {
                "value": "HSTL 1.8V"
              },
              "PCW_MIO_23_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_23_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_24_IOTYPE": {
                "value": "HSTL 1.8V"
              },
              "PCW_MIO_24_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_24_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_25_IOTYPE": {
                "value": "HSTL 1.8V"
              },
              "PCW_MIO_25_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_25_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_26_IOTYPE": {
                "value": "HSTL 1.8V"
              },
              "PCW_MIO_26_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_26_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_27_IOTYPE": {
                "value": "HSTL 1.8V"
              },
              "PCW_MIO_27_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_27_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_28_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_28_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_28_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_29_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_29_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_29_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_2_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_2_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_30_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_30_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_30_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_31_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_31_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_31_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_32_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_32_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_32_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_33_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_33_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_33_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_34_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_34_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_34_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_35_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_35_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_35_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_36_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_36_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_36_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_37_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_37_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_37_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_38_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_38_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_38_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_39_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_39_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_39_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_3_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_3_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_40_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_40_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_40_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_41_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_41_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_41_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_42_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_42_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_42_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_43_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_43_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_43_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_44_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_44_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_44_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_45_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_45_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_45_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_46_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_46_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_46_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_47_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_47_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_47_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_48_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_48_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_48_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_49_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_49_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_49_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_4_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_4_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_50_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_50_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_50_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_51_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_51_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_51_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_52_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_52_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_52_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_53_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_53_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_53_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_5_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_5_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_6_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_6_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_7_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_7_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_8_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_8_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_9_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_9_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_9_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_TREE_PERIPHERALS": {
                "value": "Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#USB Reset#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#SD 0#SD 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#I2C Reset#ENET Reset#UART 1#UART 1#I2C 0#I2C 0#Enet 0#Enet 0"
              },
              "PCW_MIO_TREE_SIGNALS": {
                "value": "qspi1_ss_b#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#reset#qspi_fbclk#qspi1_sclk#qspi1_io[0]#qspi1_io[1]#qspi1_io[2]#qspi1_io[3]#cd#wp#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#reset#reset#tx#rx#scl#sda#mdc#mdio"
              },
              "PCW_PJTAG_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_PRESET_BANK0_VOLTAGE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_PRESET_BANK1_VOLTAGE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_QSPI_GRP_FBCLK_ENABLE": {
                "value": "1"
              },
              "PCW_QSPI_GRP_FBCLK_IO": {
                "value": "MIO 8"
              },
              "PCW_QSPI_GRP_IO1_ENABLE": {
                "value": "1"
              },
              "PCW_QSPI_GRP_IO1_IO": {
                "value": "MIO 0 9 .. 13"
              },
              "PCW_QSPI_GRP_SINGLE_SS_ENABLE": {
                "value": "0"
              },
              "PCW_QSPI_GRP_SS1_ENABLE": {
                "value": "0"
              },
              "PCW_QSPI_INTERNAL_HIGHADDRESS": {
                "value": "0xFDFFFFFF"
              },
              "PCW_QSPI_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_QSPI_PERIPHERAL_FREQMHZ": {
                "value": "200"
              },
              "PCW_QSPI_QSPI_IO": {
                "value": "MIO 1 .. 6"
              },
              "PCW_SD0_GRP_CD_ENABLE": {
                "value": "1"
              },
              "PCW_SD0_GRP_CD_IO": {
                "value": "MIO 14"
              },
              "PCW_SD0_GRP_POW_ENABLE": {
                "value": "0"
              },
              "PCW_SD0_GRP_WP_ENABLE": {
                "value": "1"
              },
              "PCW_SD0_GRP_WP_IO": {
                "value": "MIO 15"
              },
              "PCW_SD0_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_SD0_SD0_IO": {
                "value": "MIO 40 .. 45"
              },
              "PCW_SDIO_PERIPHERAL_FREQMHZ": {
                "value": "50"
              },
              "PCW_SDIO_PERIPHERAL_VALID": {
                "value": "1"
              },
              "PCW_TTC0_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_TTC0_TTC0_IO": {
                "value": "EMIO"
              },
              "PCW_TTC_PERIPHERAL_FREQMHZ": {
                "value": "50"
              },
              "PCW_UART1_GRP_FULL_ENABLE": {
                "value": "0"
              },
              "PCW_UART1_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_UART1_UART1_IO": {
                "value": "MIO 48 .. 49"
              },
              "PCW_UART_PERIPHERAL_FREQMHZ": {
                "value": "50"
              },
              "PCW_UART_PERIPHERAL_VALID": {
                "value": "1"
              },
              "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
                "value": "533.333374"
              },
              "PCW_UIPARAM_DDR_BANK_ADDR_COUNT": {
                "value": "3"
              },
              "PCW_UIPARAM_DDR_BL": {
                "value": "8"
              },
              "PCW_UIPARAM_DDR_BOARD_DELAY0": {
                "value": "0.521"
              },
              "PCW_UIPARAM_DDR_BOARD_DELAY1": {
                "value": "0.636"
              },
              "PCW_UIPARAM_DDR_BOARD_DELAY2": {
                "value": "0.54"
              },
              "PCW_UIPARAM_DDR_BOARD_DELAY3": {
                "value": "0.621"
              },
              "PCW_UIPARAM_DDR_BUS_WIDTH": {
                "value": "32 Bit"
              },
              "PCW_UIPARAM_DDR_CL": {
                "value": "7"
              },
              "PCW_UIPARAM_DDR_COL_ADDR_COUNT": {
                "value": "10"
              },
              "PCW_UIPARAM_DDR_CWL": {
                "value": "6"
              },
              "PCW_UIPARAM_DDR_DEVICE_CAPACITY": {
                "value": "2048 MBits"
              },
              "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": {
                "value": "0.226"
              },
              "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": {
                "value": "0.278"
              },
              "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2": {
                "value": "0.184"
              },
              "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3": {
                "value": "0.309"
              },
              "PCW_UIPARAM_DDR_DRAM_WIDTH": {
                "value": "8 Bits"
              },
              "PCW_UIPARAM_DDR_FREQ_MHZ": {
                "value": "533.333313"
              },
              "PCW_UIPARAM_DDR_MEMORY_TYPE": {
                "value": "DDR 3"
              },
              "PCW_UIPARAM_DDR_PARTNO": {
                "value": "Custom"
              },
              "PCW_UIPARAM_DDR_ROW_ADDR_COUNT": {
                "value": "15"
              },
              "PCW_UIPARAM_DDR_SPEED_BIN": {
                "value": "DDR3_1066F"
              },
              "PCW_UIPARAM_DDR_TRAIN_DATA_EYE": {
                "value": "1"
              },
              "PCW_UIPARAM_DDR_TRAIN_READ_GATE": {
                "value": "1"
              },
              "PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL": {
                "value": "1"
              },
              "PCW_UIPARAM_DDR_T_FAW": {
                "value": "30.0"
              },
              "PCW_UIPARAM_DDR_T_RAS_MIN": {
                "value": "36.0"
              },
              "PCW_UIPARAM_DDR_T_RC": {
                "value": "49.5"
              },
              "PCW_UIPARAM_DDR_T_RCD": {
                "value": "7"
              },
              "PCW_UIPARAM_DDR_T_RP": {
                "value": "7"
              },
              "PCW_UIPARAM_DDR_USE_INTERNAL_VREF": {
                "value": "1"
              },
              "PCW_USB0_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_USB0_RESET_ENABLE": {
                "value": "1"
              },
              "PCW_USB0_RESET_IO": {
                "value": "MIO 7"
              },
              "PCW_USB0_USB0_IO": {
                "value": "MIO 28 .. 39"
              },
              "PCW_USB_RESET_ENABLE": {
                "value": "1"
              },
              "PCW_USB_RESET_SELECT": {
                "value": "Share reset pin"
              },
              "PCW_USE_FABRIC_INTERRUPT": {
                "value": "1"
              },
              "PCW_WDT_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "preset": {
                "value": "ZC706"
              }
            },
            "addressing": {
              "address_spaces": {
                "Data": {
                  "range": "4G",
                  "width": "32",
                  "local_memory_map": {
                    "name": "Data",
                    "description": "Address Space Segments",
                    "address_blocks": {
                      "address_block": {
                        "name": "segment1",
                        "display_name": "segment1",
                        "base_address": "0x00000000",
                        "range": "256K",
                        "width": "18",
                        "usage": "register"
                      },
                      "address_block": {
                        "name": "segment2",
                        "display_name": "segment2",
                        "base_address": "0x00040000",
                        "range": "256K",
                        "width": "19",
                        "usage": "register"
                      },
                      "address_block": {
                        "name": "segment3",
                        "display_name": "segment3",
                        "base_address": "0x00080000",
                        "range": "512K",
                        "width": "20",
                        "usage": "register"
                      },
                      "address_block": {
                        "name": "segment4",
                        "display_name": "segment4",
                        "base_address": "0x00100000",
                        "range": "1023M",
                        "width": "30",
                        "usage": "register"
                      },
                      "address_block": {
                        "name": "M_AXI_GP0",
                        "display_name": "M_AXI_GP0",
                        "base_address": "0x40000000",
                        "range": "1G",
                        "width": "31",
                        "usage": "register"
                      },
                      "address_block": {
                        "name": "M_AXI_GP1",
                        "display_name": "M_AXI_GP1",
                        "base_address": "0x80000000",
                        "range": "1G",
                        "width": "32",
                        "usage": "register"
                      },
                      "address_block": {
                        "name": "IO_Peripheral_Registers",
                        "display_name": "IO Peripheral Registers",
                        "base_address": "0xE0000000",
                        "range": "3M",
                        "width": "32",
                        "usage": "register"
                      },
                      "address_block": {
                        "name": "SMC_Memories",
                        "display_name": "SMC Memories",
                        "base_address": "0xE1000000",
                        "range": "80M",
                        "width": "32",
                        "usage": "register"
                      },
                      "address_block": {
                        "name": "SLCR_Registers",
                        "display_name": "SLCR Registers",
                        "base_address": "0xF8000000",
                        "range": "3K",
                        "width": "32",
                        "usage": "register"
                      },
                      "address_block": {
                        "name": "PS_System_Registers",
                        "display_name": "PS System Registers",
                        "base_address": "0xF8001000",
                        "range": "8252K",
                        "width": "32",
                        "usage": "register"
                      },
                      "address_block": {
                        "name": "CPU_Private_Registers",
                        "display_name": "CPU Private Registers",
                        "base_address": "0xF8900000",
                        "range": "6156K",
                        "width": "32",
                        "usage": "register"
                      },
                      "address_block": {
                        "name": "segment5",
                        "display_name": "segment5",
                        "base_address": "0xFC000000",
                        "range": "32M",
                        "width": "32",
                        "usage": "register"
                      },
                      "address_block": {
                        "name": "segment6",
                        "display_name": "segment6",
                        "base_address": "0xFFFC0000",
                        "range": "256K",
                        "width": "32",
                        "usage": "register"
                      }
                    }
                  }
                }
              }
            },
            "interface_ports": {
              "M_AXI_GP0": {
                "mode": "Master",
                "address_space_ref": "Data",
                "base_address": {
                  "minimum": "0x40000000",
                  "maximum": "0x7FFFFFFF",
                  "width": "32"
                }
              }
            }
          }
        },
        "interface_nets": {
          "intf_net_axi_interconnect_M00_AXI": {
            "interface_ports": [
              "M00_AXI",
              "axi_interconnect/M00_AXI"
            ]
          },
          "intf_net_zynq_DDR": {
            "interface_ports": [
              "DDR",
              "zynq/DDR"
            ]
          },
          "intf_net_axi_interconnect_M06_AXI": {
            "interface_ports": [
              "M06_AXI",
              "axi_interconnect/M06_AXI"
            ]
          },
          "intf_net_fmch_axi_iic_IIC": {
            "interface_ports": [
              "IIC",
              "fmch_axi_iic/IIC"
            ]
          },
          "intf_net_axi_interconnect_M05_AXI": {
            "interface_ports": [
              "M05_AXI",
              "axi_interconnect/M05_AXI"
            ]
          },
          "intf_net_onbrd_axi_iic_IIC": {
            "interface_ports": [
              "IIC1",
              "onbrd_axi_iic/IIC"
            ]
          },
          "intf_net_zynq_M_AXI_GP0": {
            "interface_ports": [
              "zynq/M_AXI_GP0",
              "axi_interconnect/S00_AXI"
            ]
          },
          "intf_net_axi_interconnect_M01_AXI": {
            "interface_ports": [
              "M01_AXI",
              "axi_interconnect/M01_AXI"
            ]
          },
          "intf_net_axi_interconnect_M02_AXI": {
            "interface_ports": [
              "M02_AXI",
              "axi_interconnect/M02_AXI"
            ]
          },
          "intf_net_axi_interconnect_M04_AXI": {
            "interface_ports": [
              "axi_interconnect/M04_AXI",
              "fmch_axi_iic/S_AXI"
            ]
          },
          "intf_net_axi_interconnect_M03_AXI": {
            "interface_ports": [
              "axi_interconnect/M03_AXI",
              "onbrd_axi_iic/S_AXI"
            ]
          },
          "intf_net_axi_interconnect_M08_AXI": {
            "interface_ports": [
              "M08_AXI",
              "axi_interconnect/M08_AXI"
            ]
          },
          "intf_net_zynq_FIXED_IO": {
            "interface_ports": [
              "FIXED_IO",
              "zynq/FIXED_IO"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "sys_diff_clock",
              "clk_wiz/CLK_IN1_D"
            ]
          }
        },
        "nets": {
          "net_bdry_in_vphy_irq": {
            "ports": [
              "vphy_irq",
              "xlconcat/In0"
            ]
          },
          "net_bdry_in_hdmi_rx_irq": {
            "ports": [
              "hdmi_rx_irq",
              "xlconcat/In1"
            ]
          },
          "net_bdry_in_hdmi_tx_irq": {
            "ports": [
              "hdmi_tx_irq",
              "xlconcat/In2"
            ]
          },
          "net_bdry_in_ext_reset_in": {
            "ports": [
              "ext_reset_in",
              "rst_processor_1_100M/ext_reset_in",
              "rst_processor_1_300M/ext_reset_in",
              "clk_wiz/reset"
            ]
          },
          "net_xlconcat_dout": {
            "ports": [
              "xlconcat/dout",
              "zynq/IRQ_F2P"
            ]
          },
          "net_rst_processor_1_100M_peripheral_aresetn": {
            "ports": [
              "rst_processor_1_100M/peripheral_aresetn",
              "fmch_axi_iic/s_axi_aresetn",
              "onbrd_axi_iic/s_axi_aresetn",
              "axi_interconnect/S00_ARESETN",
              "peripheral_aresetn",
              "axi_interconnect/M00_ARESETN",
              "axi_interconnect/M01_ARESETN",
              "axi_interconnect/M02_ARESETN",
              "axi_interconnect/M03_ARESETN",
              "axi_interconnect/M04_ARESETN",
              "axi_interconnect/M06_ARESETN",
              "axi_interconnect/M07_ARESETN"
            ]
          },
          "net_rst_processor_1_100M_interconnect_aresetn": {
            "ports": [
              "rst_processor_1_100M/interconnect_aresetn",
              "axi_interconnect/ARESETN"
            ]
          },
          "net_clk_wiz_clk_out1": {
            "ports": [
              "clk_wiz/clk_out1",
              "rst_processor_1_100M/slowest_sync_clk",
              "zynq/M_AXI_GP0_ACLK",
              "fmch_axi_iic/s_axi_aclk",
              "onbrd_axi_iic/s_axi_aclk",
              "axi_interconnect/ACLK",
              "axi_interconnect/S00_ACLK",
              "s_axi_aclk",
              "axi_interconnect/M00_ACLK",
              "axi_interconnect/M01_ACLK",
              "axi_interconnect/M02_ACLK",
              "axi_interconnect/M03_ACLK",
              "axi_interconnect/M04_ACLK",
              "axi_interconnect/M06_ACLK",
              "axi_interconnect/M07_ACLK"
            ]
          },
          "net_clk_wiz_clk_out2": {
            "ports": [
              "clk_wiz/clk_out2",
              "axi_interconnect/M05_ACLK",
              "axi_interconnect/M08_ACLK",
              "rst_processor_1_300M/slowest_sync_clk",
              "clk_out2"
            ]
          },
          "net_clk_wiz_locked": {
            "ports": [
              "clk_wiz/locked",
              "rst_processor_1_100M/dcm_locked",
              "rst_processor_1_300M/aux_reset_in",
              "rst_processor_1_300M/dcm_locked"
            ]
          },
          "net_rst_processor_1_300M_peripheral_aresetn": {
            "ports": [
              "rst_processor_1_300M/peripheral_aresetn",
              "dcm_locked"
            ]
          },
          "net_rst_processor_1_300M_interconnect_aresetn": {
            "ports": [
              "rst_processor_1_300M/interconnect_aresetn",
              "axi_interconnect/M05_ARESETN",
              "axi_interconnect/M08_ARESETN"
            ]
          },
          "net_zynq_FCLK_RESET0_N": {
            "ports": [
              "zynq/FCLK_RESET0_N",
              "rst_processor_1_100M/aux_reset_in"
            ]
          }
        }
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "exdes_xlconcat_0_0",
        "xci_path": "ip\\exdes_xlconcat_0_0\\exdes_xlconcat_0_0.xci",
        "inst_hier_path": "xlconcat_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "4"
          }
        }
      },
      "Stereovision_0": {
        "vlnv": "xilinx.com:user:Stereovision:1.0",
        "xci_name": "exdes_Stereovision_0_0",
        "xci_path": "ip\\exdes_Stereovision_0_0\\exdes_Stereovision_0_0.xci",
        "inst_hier_path": "Stereovision_0"
      }
    },
    "interface_nets": {
      "rx_video_axis_reg_slice_M_AXIS": {
        "interface_ports": [
          "Stereovision_0/S_AXIS",
          "rx_video_axis_reg_slice/M_AXIS"
        ]
      },
      "intf_net_zynq_ss_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "zynq_ss_0/FIXED_IO"
        ]
      },
      "sys_diff_clock_1": {
        "interface_ports": [
          "sys_diff_clock",
          "zynq_ss_0/sys_diff_clock"
        ]
      },
      "intf_net_v_hdmi_tx_ss_LINK_DATA0_OUT": {
        "interface_ports": [
          "v_hdmi_tx_ss/LINK_DATA0_OUT",
          "vid_phy_controller/vid_phy_tx_axi4s_ch0"
        ]
      },
      "intf_net_vid_phy_controller_vid_phy_rx_axi4s_ch1": {
        "interface_ports": [
          "vid_phy_controller/vid_phy_rx_axi4s_ch1",
          "v_hdmi_rx_ss/LINK_DATA1_IN"
        ]
      },
      "intf_net_v_hdmi_tx_ss_DDC_OUT": {
        "interface_ports": [
          "TX_DDC_OUT",
          "v_hdmi_tx_ss/DDC_OUT"
        ]
      },
      "intf_net_tx_video_axis_reg_slice_M_AXIS": {
        "interface_ports": [
          "tx_video_axis_reg_slice/M_AXIS",
          "v_hdmi_tx_ss/VIDEO_IN"
        ]
      },
      "intf_net_zynq_ss_0_IIC": {
        "interface_ports": [
          "fmch_iic",
          "zynq_ss_0/IIC"
        ]
      },
      "Stereovision_0_M_AXIS": {
        "interface_ports": [
          "Stereovision_0/M_AXIS",
          "tx_video_axis_reg_slice/S_AXIS"
        ]
      },
      "intf_net_v_hdmi_tx_ss_LINK_DATA2_OUT": {
        "interface_ports": [
          "v_hdmi_tx_ss/LINK_DATA2_OUT",
          "vid_phy_controller/vid_phy_tx_axi4s_ch2"
        ]
      },
      "intf_net_vid_phy_controller_vid_phy_rx_axi4s_ch2": {
        "interface_ports": [
          "vid_phy_controller/vid_phy_rx_axi4s_ch2",
          "v_hdmi_rx_ss/LINK_DATA2_IN"
        ]
      },
      "intf_net_v_hdmi_rx_ss_VIDEO_OUT": {
        "interface_ports": [
          "v_hdmi_rx_ss/VIDEO_OUT",
          "rx_video_axis_reg_slice/S_AXIS"
        ]
      },
      "intf_net_zynq_ss_0_M00_AXI": {
        "interface_ports": [
          "zynq_ss_0/M00_AXI",
          "vid_phy_controller/vid_phy_axi4lite"
        ]
      },
      "intf_net_zynq_ss_0_M05_AXI": {
        "interface_ports": [
          "zynq_ss_0/M05_AXI",
          "v_tpg_ss_0/S_AXI_TPG"
        ]
      },
      "intf_net_v_hdmi_tx_ss_LINK_DATA1_OUT": {
        "interface_ports": [
          "v_hdmi_tx_ss/LINK_DATA1_OUT",
          "vid_phy_controller/vid_phy_tx_axi4s_ch1"
        ]
      },
      "intf_net_vid_phy_controller_vid_phy_rx_axi4s_ch0": {
        "interface_ports": [
          "vid_phy_controller/vid_phy_rx_axi4s_ch0",
          "v_hdmi_rx_ss/LINK_DATA0_IN"
        ]
      },
      "intf_net_audio_ss_0_axis_audio_out": {
        "interface_ports": [
          "audio_ss_0/axis_audio_out",
          "v_hdmi_tx_ss/AUDIO_IN"
        ]
      },
      "intf_net_vid_phy_controller_vid_phy_status_sb_rx": {
        "interface_ports": [
          "vid_phy_controller/vid_phy_status_sb_rx",
          "v_hdmi_rx_ss/SB_STATUS_IN"
        ]
      },
      "intf_net_vid_phy_controller_vid_phy_status_sb_tx": {
        "interface_ports": [
          "vid_phy_controller/vid_phy_status_sb_tx",
          "v_hdmi_tx_ss/SB_STATUS_IN"
        ]
      },
      "intf_net_zynq_ss_0_IIC1": {
        "interface_ports": [
          "iic_main",
          "zynq_ss_0/IIC1"
        ]
      },
      "intf_net_zynq_ss_0_DDR": {
        "interface_ports": [
          "DDR",
          "zynq_ss_0/DDR"
        ]
      },
      "intf_net_v_hdmi_rx_ss_AUDIO_OUT": {
        "interface_ports": [
          "v_hdmi_rx_ss/AUDIO_OUT",
          "audio_ss_0/axis_audio_in"
        ]
      },
      "intf_net_v_hdmi_rx_ss_DDC_OUT": {
        "interface_ports": [
          "RX_DDC_OUT",
          "v_hdmi_rx_ss/DDC_OUT"
        ]
      },
      "intf_net_zynq_ss_0_M02_AXI": {
        "interface_ports": [
          "zynq_ss_0/M02_AXI",
          "v_hdmi_tx_ss/S_AXI_CPU_IN"
        ]
      },
      "intf_net_zynq_ss_0_M06_AXI": {
        "interface_ports": [
          "zynq_ss_0/M06_AXI",
          "audio_ss_0/S00_AXI"
        ]
      },
      "intf_net_zynq_ss_0_M08_AXI": {
        "interface_ports": [
          "zynq_ss_0/M08_AXI",
          "v_tpg_ss_0/S_AXI_GPIO"
        ]
      },
      "intf_net_zynq_ss_0_M01_AXI": {
        "interface_ports": [
          "zynq_ss_0/M01_AXI",
          "v_hdmi_rx_ss/S_AXI_CPU_IN"
        ]
      }
    },
    "nets": {
      "net_bdry_in_DRU_CLK_N_IN": {
        "ports": [
          "DRU_CLK_N_IN",
          "gt_refclk_buf1/IBUF_DS_N"
        ]
      },
      "net_bdry_in_reset": {
        "ports": [
          "reset",
          "zynq_ss_0/ext_reset_in"
        ]
      },
      "net_bdry_in_TX_REFCLK_P_IN": {
        "ports": [
          "TX_REFCLK_P_IN",
          "gt_refclk_buf0/IBUF_DS_P"
        ]
      },
      "net_bdry_in_TX_REFCLK_N_IN": {
        "ports": [
          "TX_REFCLK_N_IN",
          "gt_refclk_buf0/IBUF_DS_N"
        ]
      },
      "net_bdry_in_HDMI_RX_CLK_P_IN": {
        "ports": [
          "HDMI_RX_CLK_P_IN",
          "vid_phy_controller/mgtrefclk0_pad_p_in"
        ]
      },
      "net_bdry_in_SI5324_LOL_IN": {
        "ports": [
          "SI5324_LOL_IN",
          "vid_phy_controller/tx_refclk_rdy"
        ]
      },
      "net_bdry_in_HDMI_RX_CLK_N_IN": {
        "ports": [
          "HDMI_RX_CLK_N_IN",
          "vid_phy_controller/mgtrefclk0_pad_n_in"
        ]
      },
      "net_bdry_in_HDMI_RX_DAT_P_IN": {
        "ports": [
          "HDMI_RX_DAT_P_IN",
          "vid_phy_controller/phy_rxp_in"
        ]
      },
      "net_bdry_in_DRU_CLK_P_IN": {
        "ports": [
          "DRU_CLK_P_IN",
          "gt_refclk_buf1/IBUF_DS_P"
        ]
      },
      "net_bdry_in_RX_DET_IN": {
        "ports": [
          "RX_DET_IN",
          "v_hdmi_rx_ss/cable_detect"
        ]
      },
      "net_bdry_in_TX_HPD_IN": {
        "ports": [
          "TX_HPD_IN",
          "v_hdmi_tx_ss/hpd"
        ]
      },
      "net_bdry_in_HDMI_RX_DAT_N_IN": {
        "ports": [
          "HDMI_RX_DAT_N_IN",
          "vid_phy_controller/phy_rxn_in"
        ]
      },
      "net_zynq_ss_0_clk_out2": {
        "ports": [
          "zynq_ss_0/clk_out2",
          "rx_video_axis_reg_slice/aclk",
          "v_tpg_ss_0/ap_clk",
          "tx_video_axis_reg_slice/aclk",
          "v_hdmi_tx_ss/s_axis_video_aclk",
          "v_hdmi_rx_ss/s_axis_video_aclk",
          "Stereovision_0/aclk"
        ]
      },
      "net_zynq_ss_0_s_axi_aclk": {
        "ports": [
          "zynq_ss_0/s_axi_aclk",
          "audio_ss_0/ACLK",
          "v_hdmi_tx_ss/s_axi_cpu_aclk",
          "v_hdmi_rx_ss/s_axi_cpu_aclk",
          "vid_phy_controller/vid_phy_sb_aclk",
          "vid_phy_controller/vid_phy_axi4lite_aclk"
        ]
      },
      "net_zynq_ss_0_peripheral_aresetn": {
        "ports": [
          "zynq_ss_0/peripheral_aresetn",
          "audio_ss_0/ARESETN",
          "v_hdmi_tx_ss/s_axi_cpu_aresetn",
          "v_hdmi_rx_ss/s_axi_cpu_aresetn",
          "vid_phy_controller/vid_phy_sb_aresetn",
          "vid_phy_controller/vid_phy_axi4lite_aresetn",
          "SI5324_RST_OUT",
          "ONBRD_SI5324_RST_OUT"
        ]
      },
      "net_zynq_ss_0_dcm_locked": {
        "ports": [
          "zynq_ss_0/dcm_locked",
          "rx_video_axis_reg_slice/aresetn",
          "v_tpg_ss_0/m_axi_aresetn",
          "tx_video_axis_reg_slice/aresetn",
          "v_hdmi_tx_ss/s_axis_video_aresetn",
          "v_hdmi_rx_ss/s_axis_video_aresetn",
          "Stereovision_0/aresetn"
        ]
      },
      "net_audio_ss_0_aud_acr_n_out": {
        "ports": [
          "audio_ss_0/aud_acr_n_out",
          "v_hdmi_tx_ss/acr_n"
        ]
      },
      "net_audio_ss_0_audio_clk": {
        "ports": [
          "audio_ss_0/audio_clk",
          "v_hdmi_tx_ss/s_axis_audio_aclk",
          "v_hdmi_rx_ss/s_axis_audio_aclk"
        ]
      },
      "net_audio_ss_0_aud_acr_valid_out": {
        "ports": [
          "audio_ss_0/aud_acr_valid_out",
          "v_hdmi_tx_ss/acr_valid"
        ]
      },
      "net_audio_ss_0_aud_rstn": {
        "ports": [
          "audio_ss_0/aud_rstn",
          "v_hdmi_tx_ss/s_axis_audio_aresetn",
          "v_hdmi_rx_ss/s_axis_audio_aresetn"
        ]
      },
      "net_audio_ss_0_aud_acr_cts_out": {
        "ports": [
          "audio_ss_0/aud_acr_cts_out",
          "v_hdmi_tx_ss/acr_cts"
        ]
      },
      "net_v_hdmi_tx_ss_locked": {
        "ports": [
          "v_hdmi_tx_ss/locked",
          "LED0"
        ]
      },
      "net_v_hdmi_tx_ss_irq": {
        "ports": [
          "v_hdmi_tx_ss/irq",
          "zynq_ss_0/hdmi_tx_irq"
        ]
      },
      "net_gt_refclk_buf0_IBUF_OUT": {
        "ports": [
          "gt_refclk_buf0/IBUF_OUT",
          "vid_phy_controller/gtsouthrefclk0_in"
        ]
      },
      "net_gt_refclk_buf1_IBUF_OUT": {
        "ports": [
          "gt_refclk_buf1/IBUF_OUT",
          "vid_phy_controller/gtsouthrefclk1_in"
        ]
      },
      "net_vid_phy_controller_tx_tmds_clk": {
        "ports": [
          "vid_phy_controller/tx_tmds_clk",
          "audio_ss_0/hdmi_clk"
        ]
      },
      "net_vid_phy_controller_rx_tmds_clk_n": {
        "ports": [
          "vid_phy_controller/rx_tmds_clk_n",
          "RX_REFCLK_N_OUT"
        ]
      },
      "net_vid_phy_controller_rx_tmds_clk_p": {
        "ports": [
          "vid_phy_controller/rx_tmds_clk_p",
          "RX_REFCLK_P_OUT"
        ]
      },
      "net_vid_phy_controller_tx_tmds_clk_n": {
        "ports": [
          "vid_phy_controller/tx_tmds_clk_n",
          "HDMI_TX_CLK_N_OUT"
        ]
      },
      "net_vid_phy_controller_tx_tmds_clk_p": {
        "ports": [
          "vid_phy_controller/tx_tmds_clk_p",
          "HDMI_TX_CLK_P_OUT"
        ]
      },
      "net_vid_phy_controller_tx_video_clk": {
        "ports": [
          "vid_phy_controller/tx_video_clk",
          "v_hdmi_tx_ss/video_clk"
        ]
      },
      "net_vid_phy_controller_irq": {
        "ports": [
          "vid_phy_controller/irq",
          "zynq_ss_0/vphy_irq"
        ]
      },
      "net_vid_phy_controller_rx_video_clk": {
        "ports": [
          "vid_phy_controller/rx_video_clk",
          "v_hdmi_rx_ss/video_clk"
        ]
      },
      "net_vid_phy_controller_txoutclk": {
        "ports": [
          "vid_phy_controller/txoutclk",
          "vid_phy_controller/vid_phy_tx_axi4s_aclk",
          "v_hdmi_tx_ss/link_clk"
        ]
      },
      "net_vid_phy_controller_phy_txn_out": {
        "ports": [
          "vid_phy_controller/phy_txn_out",
          "HDMI_TX_DAT_N_OUT"
        ]
      },
      "net_vid_phy_controller_phy_txp_out": {
        "ports": [
          "vid_phy_controller/phy_txp_out",
          "HDMI_TX_DAT_P_OUT"
        ]
      },
      "net_vid_phy_controller_rxoutclk": {
        "ports": [
          "vid_phy_controller/rxoutclk",
          "vid_phy_controller/vid_phy_rx_axi4s_aclk",
          "v_hdmi_rx_ss/link_clk"
        ]
      },
      "net_v_hdmi_rx_ss_fid": {
        "ports": [
          "v_hdmi_rx_ss/fid",
          "v_hdmi_tx_ss/fid"
        ]
      },
      "net_v_hdmi_rx_ss_acr_cts": {
        "ports": [
          "v_hdmi_rx_ss/acr_cts",
          "audio_ss_0/aud_acr_cts_in"
        ]
      },
      "net_v_hdmi_rx_ss_irq": {
        "ports": [
          "v_hdmi_rx_ss/irq",
          "zynq_ss_0/hdmi_rx_irq"
        ]
      },
      "net_v_hdmi_rx_ss_acr_n": {
        "ports": [
          "v_hdmi_rx_ss/acr_n",
          "audio_ss_0/aud_acr_n_in"
        ]
      },
      "net_v_hdmi_rx_ss_acr_valid": {
        "ports": [
          "v_hdmi_rx_ss/acr_valid",
          "audio_ss_0/aud_acr_valid_in"
        ]
      },
      "net_v_hdmi_rx_ss_hpd": {
        "ports": [
          "v_hdmi_rx_ss/hpd",
          "RX_HPD_OUT"
        ]
      },
      "net_gnd_const_dout": {
        "ports": [
          "gnd_const/dout",
          "RX_I2C_EN_N_OUT"
        ]
      },
      "net_vcc_const_dout": {
        "ports": [
          "vcc_const/dout",
          "TX_CLKSEL_OUT",
          "TX_EN_OUT",
          "vid_phy_controller/vid_phy_tx_axi4s_aresetn",
          "vid_phy_controller/vid_phy_rx_axi4s_aresetn"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "Stereovision_0/switch_img"
        ]
      },
      "GPIO_DIP_SW0_1": {
        "ports": [
          "GPIO_DIP_SW0",
          "xlconcat_0/In0"
        ]
      },
      "GPIO_DIP_SW1_1": {
        "ports": [
          "GPIO_DIP_SW1",
          "xlconcat_0/In1"
        ]
      },
      "GPIO_DIP_SW2_1": {
        "ports": [
          "GPIO_DIP_SW2",
          "xlconcat_0/In2"
        ]
      },
      "GPIO_DIP_SW3_1": {
        "ports": [
          "GPIO_DIP_SW3",
          "xlconcat_0/In3"
        ]
      }
    },
    "addressing": {
      "/zynq_ss_0/zynq": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_aud_pat_gen_reg0": {
                "address_block": "/audio_ss_0/aud_pat_gen/axi/reg0",
                "offset": "0x60000000",
                "range": "512M"
              },
              "SEG_axi_gpio_Reg": {
                "address_block": "/v_tpg_ss_0/axi_gpio/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              },
              "SEG_clk_wiz_Reg": {
                "address_block": "/audio_ss_0/clk_wiz/s_axi_lite/Reg",
                "offset": "0x43C10000",
                "range": "64K"
              },
              "SEG_fmch_axi_iic_Reg": {
                "address_block": "/zynq_ss_0/fmch_axi_iic/S_AXI/Reg",
                "offset": "0x41600000",
                "range": "64K"
              },
              "SEG_hdmi_acr_ctrl_reg0": {
                "address_block": "/audio_ss_0/hdmi_acr_ctrl/axi/reg0",
                "offset": "0x50000000",
                "range": "64K"
              },
              "SEG_onbrd_axi_iic_Reg": {
                "address_block": "/zynq_ss_0/onbrd_axi_iic/S_AXI/Reg",
                "offset": "0x41610000",
                "range": "64K"
              },
              "SEG_v_hdmi_rx_ss_Reg": {
                "address_block": "/v_hdmi_rx_ss/S_AXI_CPU_IN/Reg",
                "offset": "0x43C00000",
                "range": "64K"
              },
              "SEG_v_hdmi_tx_ss_Reg": {
                "address_block": "/v_hdmi_tx_ss/S_AXI_CPU_IN/Reg",
                "offset": "0x43C20000",
                "range": "128K"
              },
              "SEG_v_tpg_Reg": {
                "address_block": "/v_tpg_ss_0/v_tpg/s_axi_CTRL/Reg",
                "offset": "0x43C40000",
                "range": "64K"
              },
              "SEG_vid_phy_controller_Reg": {
                "address_block": "/vid_phy_controller/vid_phy_axi4lite/Reg",
                "offset": "0x43C50000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}