<img width="669" alt="image" src="https://user-images.githubusercontent.com/95425222/144967821-30bbcbc8-b20d-43a1-91b4-33da0c148a4d.png">


This is a repository on RTL Design using Verilog with Sky130 Technology workshop conducted by VSD during 1 st December,2021 to 5 th December,2021.
VSD-IAT: VLSI System Design-Intelligent Assessment Technology is a training platform designed by VLSI system Design which is best suited for the design requirements.
