{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711051127614 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711051127614 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 21 20:58:47 2024 " "Processing started: Thu Mar 21 20:58:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711051127614 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1711051127614 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1711051127614 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1711051127754 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1711051127754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2bit_4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2bit_4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2bit_4to1-Behavior " "Found design unit 1: mux_2bit_4to1-Behavior" {  } { { "mux_2bit_4to1.vhd" "" { Text "/home/korinlu/Dev/fpgaacademy/lab1/mux_2bit_4to1.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711051132269 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2bit_4to1 " "Found entity 1: mux_2bit_4to1" {  } { { "mux_2bit_4to1.vhd" "" { Text "/home/korinlu/Dev/fpgaacademy/lab1/mux_2bit_4to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711051132269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711051132269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_1bit_2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_1bit_2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_1bit_2to1-Behavior " "Found design unit 1: mux_1bit_2to1-Behavior" {  } { { "mux_1bit_2to1.vhd" "" { Text "/home/korinlu/Dev/fpgaacademy/lab1/mux_1bit_2to1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711051132269 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_1bit_2to1 " "Found entity 1: mux_1bit_2to1" {  } { { "mux_1bit_2to1.vhd" "" { Text "/home/korinlu/Dev/fpgaacademy/lab1/mux_1bit_2to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711051132269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711051132269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file part1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part1-Behavior " "Found design unit 1: part1-Behavior" {  } { { "part1.vhd" "" { Text "/home/korinlu/Dev/fpgaacademy/lab1/part1.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711051132269 ""} { "Info" "ISGN_ENTITY_NAME" "1 part1 " "Found entity 1: part1" {  } { { "part1.vhd" "" { Text "/home/korinlu/Dev/fpgaacademy/lab1/part1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711051132269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711051132269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file part2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part2-Behavior " "Found design unit 1: part2-Behavior" {  } { { "part2.vhd" "" { Text "/home/korinlu/Dev/fpgaacademy/lab1/part2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711051132270 ""} { "Info" "ISGN_ENTITY_NAME" "1 part2 " "Found entity 1: part2" {  } { { "part2.vhd" "" { Text "/home/korinlu/Dev/fpgaacademy/lab1/part2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711051132270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711051132270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2bit_2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2bit_2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2bit_2to1-Behavior " "Found design unit 1: mux_2bit_2to1-Behavior" {  } { { "mux_2bit_2to1.vhd" "" { Text "/home/korinlu/Dev/fpgaacademy/lab1/mux_2bit_2to1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711051132270 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2bit_2to1 " "Found entity 1: mux_2bit_2to1" {  } { { "mux_2bit_2to1.vhd" "" { Text "/home/korinlu/Dev/fpgaacademy/lab1/mux_2bit_2to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711051132270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711051132270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file part3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part3-Behavior " "Found design unit 1: part3-Behavior" {  } { { "part3.vhd" "" { Text "/home/korinlu/Dev/fpgaacademy/lab1/part3.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711051132270 ""} { "Info" "ISGN_ENTITY_NAME" "1 part3 " "Found entity 1: part3" {  } { { "part3.vhd" "" { Text "/home/korinlu/Dev/fpgaacademy/lab1/part3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711051132270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711051132270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file char_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_7seg-Behavior " "Found design unit 1: char_7seg-Behavior" {  } { { "char_7seg.vhd" "" { Text "/home/korinlu/Dev/fpgaacademy/lab1/char_7seg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711051132270 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_7seg " "Found entity 1: char_7seg" {  } { { "char_7seg.vhd" "" { Text "/home/korinlu/Dev/fpgaacademy/lab1/char_7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711051132270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711051132270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file part4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part4-Behavior " "Found design unit 1: part4-Behavior" {  } { { "part4.vhd" "" { Text "/home/korinlu/Dev/fpgaacademy/lab1/part4.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711051132270 ""} { "Info" "ISGN_ENTITY_NAME" "1 part4 " "Found entity 1: part4" {  } { { "part4.vhd" "" { Text "/home/korinlu/Dev/fpgaacademy/lab1/part4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711051132270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711051132270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file part5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part5-Behavior " "Found design unit 1: part5-Behavior" {  } { { "part5.vhd" "" { Text "/home/korinlu/Dev/fpgaacademy/lab1/part5.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711051132271 ""} { "Info" "ISGN_ENTITY_NAME" "1 part5 " "Found entity 1: part5" {  } { { "part5.vhd" "" { Text "/home/korinlu/Dev/fpgaacademy/lab1/part5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711051132271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711051132271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2bit_6to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2bit_6to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2bit_6to1-Behavior " "Found design unit 1: mux_2bit_6to1-Behavior" {  } { { "mux_2bit_6to1.vhd" "" { Text "/home/korinlu/Dev/fpgaacademy/lab1/mux_2bit_6to1.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711051132271 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2bit_6to1 " "Found entity 1: mux_2bit_6to1" {  } { { "mux_2bit_6to1.vhd" "" { Text "/home/korinlu/Dev/fpgaacademy/lab1/mux_2bit_6to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711051132271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711051132271 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\{ part6.vhd(41) " "VHDL syntax error at part6.vhd(41) near text \{" {  } { { "part6.vhd" "" { Text "/home/korinlu/Dev/fpgaacademy/lab1/part6.vhd" 41 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1711051132271 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"\{\";  expecting \")\", or \",\" part6.vhd(41) " "VHDL syntax error at part6.vhd(41) near text \"\{\";  expecting \")\", or \",\"" {  } { { "part6.vhd" "" { Text "/home/korinlu/Dev/fpgaacademy/lab1/part6.vhd" 41 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1711051132271 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\} part6.vhd(41) " "VHDL syntax error at part6.vhd(41) near text \}" {  } { { "part6.vhd" "" { Text "/home/korinlu/Dev/fpgaacademy/lab1/part6.vhd" 41 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1711051132271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part6.vhd 0 0 " "Found 0 design units, including 0 entities, in source file part6.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711051132271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char_7seg_3bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file char_7seg_3bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_7seg_3bit-Behavior " "Found design unit 1: char_7seg_3bit-Behavior" {  } { { "char_7seg_3bit.vhd" "" { Text "/home/korinlu/Dev/fpgaacademy/lab1/char_7seg_3bit.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711051132271 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_7seg_3bit " "Found entity 1: char_7seg_3bit" {  } { { "char_7seg_3bit.vhd" "" { Text "/home/korinlu/Dev/fpgaacademy/lab1/char_7seg_3bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711051132271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711051132271 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 3 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "778 " "Peak virtual memory: 778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711051132295 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 21 20:58:52 2024 " "Processing ended: Thu Mar 21 20:58:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711051132295 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711051132295 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711051132295 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1711051132295 ""}
