$date
	Sat Oct 22 23:04:04 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#744307
b10101 !
1"
#744310
b10101 &
b10101 %
1$
#744311
0"
#744314
b1000000 &
b1000000 %
#744318
b100000 &
b100000 %
#744322
b10000 &
b10000 %
#744326
b1000 &
b1000 %
#744330
b100 &
b100 %
#744334
b10 &
b10 %
#744338
b1 &
b1 %
1#
#744342
b0 &
0#
b0 %
0$
#1758766
b1100 &
b1100 %
1$
b1100 !
1"
#1758767
0"
#1758770
b110 &
b110 %
#1758774
b11 &
b11 %
#1758778
b1010 &
b1010 %
#1758782
b101 &
b101 %
#1758786
b10000 &
b10000 %
#1758790
b1000 &
b1000 %
#1758794
b100 &
b100 %
#1758798
b10 &
b10 %
#1758802
b1 &
b1 %
1#
#1758806
b0 &
0#
b0 %
0$
#2760811
b1011 !
1"
#2760814
b1011 &
b1011 %
1$
#2760815
0"
#2760818
b100010 &
b100010 %
#2760822
b10001 &
b10001 %
#2760826
b110100 &
b110100 %
#2760830
b11010 &
b11010 %
#2760834
b1101 &
b1101 %
#2760838
b101000 &
b101000 %
#2760842
b10100 &
b10100 %
#2760846
b1010 &
b1010 %
#2760850
b101 &
b101 %
#2760854
b10000 &
b10000 %
#2760858
b1000 &
b1000 %
#2760862
b100 &
b100 %
#2760866
b10 &
b10 %
#2760870
b1 &
1#
b1 %
#2760874
b0 &
b0 %
0#
0$
#4500012
