--- verilog_synth
+++ uhdm_synth
@@ -1,6 +1,7 @@
 /* Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */
-(* top =  1  *)
+(* dynports =  1  *)
 (* src = "dut.sv:2.1-65.10" *)
+(* top =  1  *)
 module simple_fsm(clk, reset, start, done, busy, state);
 (* src = "dut.sv:3.17-3.20" *)
 input clk;
@@ -23,6 +24,7 @@
 wire _0_;
 wire _1_;
 wire _2_;
+(* \reg  = 32'd1 *)
 (* src = "dut.sv:17.11-17.21" *)
 wire [1:0] next_state;
 \$_XOR_  _3_ (
@@ -51,6 +53,7 @@
 .S(_2_),
 .Y(next_state[0])
 );
+(* \"has_async_reset"  = 32'd1 *)
 (* \always_ff  = 32'd1 *)
 (* src = "dut.sv:20.1-25.4" *)
 \$_DFF_PP0_  \state_reg[0]  /* _8_ */ (
@@ -59,6 +62,7 @@
 .Q(state[0]),
 .R(reset)
 );
+(* \"has_async_reset"  = 32'd1 *)
 (* \always_ff  = 32'd1 *)
 (* src = "dut.sv:20.1-25.4" *)
 \$_DFF_PP0_  \state_reg[1]  /* _9_ */ (
