[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of LIS331DLH production of ST MICROELECTRONICS from the text:         \nJuly 2009 Doc ID 15094 Rev 3 1/38\n38LIS331DLH\nMEMS digital output motion sensor\nultra low-power high performance 3-axes “nano” accelerometer\nFeatures\n■Wide supply voltage, 2.16 V to 3.6 V\n■Low voltage compatible IOs, 1.8 V\n■Ultra low-power mode consumption\ndown to 10 µA\n■±2g/±4g/±8g dynamically selectable full-scale\n■I2C/SPI digital output interface\n■16 bit data output\n■2 independent programmable interrupt \ngenerators for free-fall and motion detection\n■Sleep to wake-up function\n■6D orientation detection\n■Embedded self-test\n■10000 g high shock survivability\n■ECOPACK® RoHS and “Green” compliant (see \nSection 8 )\nApplications\n■Motion activated functions \n■Free-fall detection\n■Intelligent power saving for handheld devices\n■Pedometer\n■Display orientation\n■Gaming and virtual reality input devices\n■Impact recognition and logging\n■Vibration monitoring and compensationDescription\nThe LIS331DLH is an ultra low-power high \nperformance three axes linear accelerometer belonging to the “nano” family, with digital I\n2C/SPI \nserial interface standard output. \nThe device features ultra low-power operational \nmodes that allow advanced power saving and smart sleep to wake-up functions.\nThe LIS331DLH has dynamically user selectable \nfull scales of ±2 g/±4g/±8g and it is capable of \nmeasuring accelerations with output data rates from 0.5 Hz to 1 kHz.\nThe self-test capability a llows the user to check \nthe functioning of the sensor in the final application.\nThe device may be configured to generate \ninterrupt signal by inertial wake-up/free-fall events as well as by the position of the device itself.Thresholds and timing of interrupt generators are programmable by the end user on the fly.\nThe LIS331DLH is available in small thin plastic \nland grid array package (LGA) and it is guaranteed to operate over an extended temperature range from -40 °C to +85 °C.LGA 16 (3x3x1 mm)  \nTable 1. Device summary\nOrder codes Temperature range [ °C] Package Packaging\nLIS331DLH -40 to +85 LGA 16 Tray\nLIS331DLHTR -40 to +85 LGA 16 Tape and reel\nwww.st.com\n         Contents LIS331DLH\n2/38  Doc ID 15094 Rev 3Contents\n1 Block diagram and pin description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6\n1.1 Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6\n1.2 Pin description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6\n2 Mechanical and electrical specifications  . . . . . . . . . . . . . . . . . . . . . . . . 8\n2.1 Mechanical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8\n2.2 Electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9\n2.3 Communication interface characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . 10\n2.3.1 SPI - serial peripheral interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10\n2.3.2 I2C - inter IC control interface  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11\n2.4 Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12\n2.5 Terminology  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13\n2.5.1 Sensitivity . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13\n2.5.2 Zero-g level  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13\n2.5.3 Self-test  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 132.5.4 Sleep to wake-up . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13\n3 Functionality  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14\n3.1 Sensing element . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14\n3.2 IC interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14\n3.3 Factory calibration  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14\n4 Application hints . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15\n4.1 Soldering information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15\n5 Digital interfaces . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16\n5.1 I2C serial interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16\n5.1.1 I2C operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17\n5.2 SPI bus interface  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18\n5.2.1 SPI read . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19\n5.2.2 SPI write  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20\n5.2.3 SPI read in 3-wires mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21\nLIS331DLH Contents\nDoc ID 15094 Rev 3 3/38         6 Register mapping  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22\n7 Register description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24\n7.1 WHO_AM_I (0Fh) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24\n7.2 CTRL_REG1 (20h) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24\n7.3 CTRL_REG2 (21h) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 257.4 CTRL_REG3 [Interrupt CTRL register] (22h) . . . . . . . . . . . . . . . . . . . . . . 27\n7.5 CTRL_REG4 (23h) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27\n7.6 CTRL_REG5 (24. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . h) 287.7 HP_FILTER_RESET (25h) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29\n7.8 REFERENCE (26 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . h) 29\n7.9 STATUS_REG (27h) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 297.10 OUT_X_L (28h), OUT_X_H (29)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30\n7.11 OUT_Y_L (2Ah), OUT_Y_H (2Bh) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30\n7.12 OUT_Z_L (2Ch), OUT_Z_H (2Dh) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 307.13 INT1_CFG (30h) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30\n7.14 INT1_SRC (31h) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31\n7.15 INT1_THS (32h) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 327.16 INT1_DURATION (33h)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32\n7.17 INT2_CFG (34h) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32\n7.18 INT2_SRC (35h) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 337.19 INT2_THS (36h) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 347.20 INT2_DURATION (37h)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34\n8 Package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35\n9 Revision history  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36\n         List of tables LIS331DLH\n4/38  Doc ID 15094 Rev 3List of tables\nTable 1. Device summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 1\nTable 2. Pin description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . 6\nTable 3. Mechanical characteristics @ Vdd = 2.5 V, T = 25 °C unless otherwise noted . . . . . . . . . . 7Table 4. Electrical characteristics @ Vdd = 2.5 V, T = 25 °C unless otherwise noted . . . . . . . . . . . . 8Table 5. SPI slave timing values. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9\nTable 6. I2C slave timing values. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10\nTable 7. Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 11\nTable 8. Serial interface pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15\nTable 9. Serial interface pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15\nTable 10. SAD+Read/Write patterns  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16\nTable 11. Transfer when master is writing one byte to slave . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16Table 12. Transfer when master is writing multiple bytes to slave:. . . . . . . . . . . . . . . . . . . . . . . . . . . 17Table 13. Transfer when master is receiving (reading) one byte of data from slave: . . . . . . . . . . . . . 17Table 14. Transfer when Master is receiving (reading) multiple bytes of data from slave . . . . . . . . . 17Table 15. Register address map. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21\nTable 16. WHO_AM_I register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23\nTable 17. CTRL_REG1 register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 23\nTable 18. CTRL_REG1 description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23\nTable 19. Power mode and low-power output data rate configurations . . . . . . . . . . . . . . . . . . . . . . . 24Table 20. Normal-mode output data rate configurations and low-pass cut-off frequencies . . . . . . . . 24Table 21. CTRL_REG2 register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 24\nTable 22. CTRL_REG2 description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24\nTable 23. High-pass filter mode configuration  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25\nTable 24. High-pass filter cut-off frequency configuration  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25Table 25. CTRL_REG3 register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 26\nTable 26. CTRL_REG3 description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26\nTable 27. Data signal on INT 1 and INT 2 pad . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26\nTable 28. CTRL_REG4 register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 26\nTable 29. CTRL_REG4 description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26\nTable 30. CTRL_REG5 register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 27\nTable 31. CTRL_REG5 description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27\nTable 32. Sleep to wake configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27\nTable 33. REFERENCE register. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28\nTable 34. REFERENCE description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 28\nTable 35. STATUS_REG register. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 28\nTable 36. STATUS_REG description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28\nTable 37. INT1_CFG register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 29\nTable 38. INT1_CFG description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 29\nTable 39. Interrupt 1 source configurations  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30\nTable 40. INT1_SRC register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 30\nTable 41. INT1_SRC description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 30\nTable 42. INT1_THS register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31\nTable 43. INT1_THS description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 31\nTable 44. INT1_DURATION register  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 31\nTable 45. INT2_DURATION description. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  31\nTable 46. INT2_CFG register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 31\nTable 47. INT2_CFG description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 31\nTable 48. Interrupt mode configuration. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32\nLIS331DLH List of tables\nDoc ID 15094 Rev 3 5/38         Table 49. INT2_SRC register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 32\nTable 50. INT2_SRC description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 32\nTable 51. INT2_THS register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33\nTable 52. INT2_THS description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 33\nTable 53. INT2_DURATION register  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 33\nTable 54. INT2_DURATION description. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  33\nTable 55. Document revision history  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35\n         List of figures LIS331DLH\n6/38  Doc ID 15094 Rev 3List of figures\nFigure 1. Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . 5\nFigure 2. Pin connection  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . 5\nFigure 3. SPI slave timing diagram (2). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9\nFigure 4. I2C Slave timing diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 10\nFigure 5. LIS331DLH electrical connection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14\nFigure 6. Read and write protocol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18\nFigure 7. SPI read protocol  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18\nFigure 8. Multiple bytes SPI read protocol (2 bytes example) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19Figure 9. SPI write protocol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . 19\nFigure 10. Multiple bytes SPI write protocol (2 bytes example) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20Figure 11. SPI read protocol in 3-wires mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 20\nFigure 12. LGA16: mechanical data and package dimensions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34\nLIS331DLH Block diagram and pin description\nDoc ID 15094 Rev 3 7/38         1 Block diagram and pin description \n1.1 Block diagram\nFigure 1. Block diagram\n1.2 Pin description\nFigure 2. Pin connectionCHARGE\nAMPLIFIERY+\nZ+\nY-Z-aX+\nX-I2C\nSPICS\nSCL/SPCSDA/SDO/SDI\nSDO/SA0\nCONTROL LOGIC\n&\nINTERRUPT GEN.INT 1 \nCLOCKTRIMMING\nCIRCUITSREFERENCE SELF TESTCONTROL LOGICA/D \nCONVERTER\nINT 2 MUX\n(TOP VIEW)\nDIRECTION OF THE \nDETECTABLE \nACCELERATIONS1\n5 913\n(BOTTOM VIEW)Y1XZ\nPin 1 indicator\n         Block diagram and pin description LIS331DLH\n8/38  Doc ID 15094 Rev 3         Table 2. Pin description \nPin# Name Function\n1 Vdd_IO Power supply for I/O pins\n2 NC Not connected3 NC Not connected\n4SCL\nSPCI\n2C serial clock (SCL)\nSPI serial port clock (SPC)\n5 GND 0V supply\n6SDA\nSDI\nSDOI2C serial data (SDA)\nSPI serial data input (SDI)\n3-wire interface serial data output (SDO)\n7SDO\nSA0SPI serial data output (SDO)\nI2C less significant bit of the device address (SA0)\n8C SSPI enable\nI2C/SPI mode selection (1: I2C mode; 0: SPI enabled)\n9 INT 2 Inertial interrupt 2\n10 Reserved Connect to GND\n11 INT 1 Inertial interrupt 1\n12 GND 0 V supply13 GND 0 V supply\n14 Vdd Power supply\n15 Reserved Connect to Vdd16 GND 0 V supply\nLIS331DLH Mechanical and electrical specifications\nDoc ID 15094 Rev 3 9/38         2 Mechanical and electrical specifications\n2.1 Mechanical characteristics\nTable 3. Mechanical characteristics @ Vdd = 2.5 V, T = 25 °C unless otherwise noted (1)\nSymbol Parameter Test conditions Min. Typ.(2)Max. Unit\nFS Measurement range(3)FS bit set to 00 ±2.0\ng FS bit set to 01 ±4.0\nFS bit set to 11 ±8.0\nSo SensitivityFS bit set to 00\n12 bit representation0 . 911 . 1\nmg/digitFS bit set to 01\n12 bit representation1 . 822 . 2\nFS bit set to 11\n12 bit representation3.5 3.9 4.3\nTCSoSensitivity change vs \ntemperatureFS bit set to 00 ±0.01 %/°C\nTyOffTypical zero- g level offset \naccuracy(4),(5) FS bit set to 00 ±20 m g\nTCOffZero- g level change vs \ntemperatureMax delta from 25 °C ±0.1 m g/°C\nAn Acceleration noise density FS bit set to 00 218 µ g/\nVstSelf-test \noutput change(6),(7),(8)FS bit set to 00\nX axis120 300 550 LSb\nFS bit set to 00\nY axis120 300 550 LSb\nFS bit set to 00\nZ axis140 350 750 LSb\nTop Operating temperature range -40 +85 °C\nWh Product weight 20 mgram\n1. The product is factory calibrated at 2.5 V. The operat ional power supply range is from 2.16 V to 3.6 V. \n2. Typical specificat ions are not guaranteed\n3. Verified by wafer level test and measur ement of initial offset and sensitivity\n4. Typical zero- g level offset value after MSL3 preconditioning\n5. Offset can be eliminated by enabl ing the built-in high pass filter\n6. The sign of “Self-test output change” is defined by CTRL_REG4 STsign bit ( Table 28 ), for all axes.\n7.Self-test output changes with the power supply. “Self-test output change” is defined as\nOUTPUT[LSb](CTRL_REG4 ST bit=1)  - OUTPUT[LSb](CTRL_REG4 ST bit=0) . 1LSb=4 g/4096 at 12bit representation, ±2 g Full-scale\n8. Output data reach 99% of final value after 1/ODR+ 1 ms when enabling self-test mode, due to device filteringHz\n         Mechanical and electrical specifications LIS331DLH\n10/38  Doc ID 15094 Rev 32.2 Electrical characteristics\n \nTable 4. Electrical characteristics @ Vdd = 2.5 V, T = 25 °C unless otherwise noted (1) \nSymbol Parameter Test conditions Min. Typ.(2)Max. Unit\nVdd Supply voltage 2.16 2.5 3.6 V\nVdd_IO I/O pins supply voltage(3)1.71 Vdd+0.1 V\nIddCurrent consumption\nin normal mode250 µA\nIddLPCurrent consumption\nin low-power mode10 µA\nIddPdnCurrent consumption in \npower-down mode1µ A\nVIHDigital high level input \nvoltage0.8*Vdd_IO V\nVIL Digital low level input voltage 0.2*Vdd_IO V\nVOH High level output voltage 0.9*Vdd_IO V\nVOL Low level output voltage 0.1*Vdd_IO V\nODROutput data rate\nin normal modeDR bit set to 00 50\nHzDR bit set to 01 100\nDR bit set to 10 400DR bit set to 11 1000\nODR\nLPOutput data rate\nin low-power modePM bit set to 010 0.5\nHzPM bit set to 011 1\nPM bit set to 100 2\nPM bit set to 101 5\nPM bit set to 110 10\nBW System bandwidth(4)ODR/2 Hz\nTon Turn-on time(5)ODR = 100 Hz 1/ODR+1ms s\nTop Operating temperature range -40 +85 °C\n1. The product is factory calibrated at 2.5 V. The oper ational power supply range is from 2.16 V to 3.6 V.\n2. Typical specification are not guaranteed3. It is possible to remove Vdd maintaining Vdd_IO withou t blocking the communication busse s, in this condition the \nmeasurement chain is powered off.\n4. Refer to Table 20  for filter cut-off frequency\n5. Time to obtain valid data after exiting power-down mode\nLIS331DLH Mechanical and electrical specifications\nDoc ID 15094 Rev 3 11/38         2.3 Communication interface characteristics\n2.3.1 SPI - serial peripheral interface\nSubject to general operating conditions for Vdd and Top.\n         \nFigure 3. SPI slave timing diagram (2)\n1. Values are guaranteed at 10 MHz clock fr equency for SPI with both 4 and 3 wires, based on characterization results, not \ntested in production\n2. Measurement points are done at 0.2·Vdd_IO and 0.8·Vdd_IO, for both Input and output port3. When no communication is on-going, data on CS, SPC, SDI and SDO are driven by in ternal pull-up resistorsTable 5. SPI slave timing values\nSymbol ParameterValue (1)\nUnit\nMin Max\ntc(SPC) SPI clock cycle 100 ns\nfc(SPC) SPI clock frequency 10 MHz\ntsu(CS) CS setup time 6\nnsth(CS) CS hold time 8\ntsu(SI) SDI input setup time 5\nth(SI) SDI input hold time 15\ntv(SO) SDO valid output time 50\nth(SO) SDO output hold time 9\ntdis(SO) SDO output disable time 50\nSPC CS \nSDI \nSDO tsu(CS) \ntv(SO) th(SO)th(SI) tsu(SI) th(CS) \ntdis(SO)tc(SPC)\nMSB IN \nMSB OUT LSB OUT LSB IN (3) \n(3) \n(3) \n(3) (3)\n(3)\n(3)\n(3)\n         Mechanical and electrical specifications LIS331DLH\n12/38  Doc ID 15094 Rev 32.3.2 I2C - inter IC control interface\nSubject to general operating conditions for Vdd and top.\nFigure 4. I2C Slave timing diagram (a)Table 6. I2C slave timing values\nSymbol ParameterI2C standard mode (1)I2C fast mode (1)\nUnit\nMin Max Min Max\nf(SCL) SCL clock frequency 0 100 0 400 KHz\ntw(SCLL) SCL clock low time 4.7 1.3\nµs\ntw(SCLH) SCL clock high time 4.0 0.6\ntsu(SDA) SDA setup time 250 100 ns\nth(SDA) SDA data hold time 0.01 3.45 0.01 0.9 µs\ntr(SDA) tr(SCL) SDA and SCL rise time 1000 20 + 0.1Cb (2)300\nns\ntf(SDA) tf(SCL) SDA and SCL fall time 300 20 + 0.1Cb (2)300\nth(ST) START condition hold time 4 0.6\nµstsu(SR)Repeated START condition \nsetup time4.7 0.6\ntsu(SP) STOP condition setup time 4 0.6\ntw(SP:SR)Bus free time between STOP \nand START condition4.7 1.3\n1. Data based on standard I2C protocol requirement, not tested in production\n2. Cb = total capacitance of one bus line, in pF\na. Measurement points are done at 0.2·Vdd_IO and 0.8·Vdd_IO, for both portSDA \nSCL tf(SDA)\ntsu(SP)\ntw(SCLL)tsu(SDA) tr(SDA)tsu(SR)\nth(ST) tw(SCLH)th(SDA)\ntr(SCL) tf(SCL)tw(SP:SR)START REPEATED\nSTART \nSTOPSTAR T\nLIS331DLH Mechanical and electrical specifications\nDoc ID 15094 Rev 3 13/38         2.4 Absolute maximum ratings\nStresses above those listed as “absolute ma ximum ratings” may cause permanent damage \nto the device. This is a stress rating only and functional operation of the device under these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.\n         \nNote: Supply voltage on any pin should never exceed 6.0 V  Table 7. Absolute maximum ratings\nSymbol Ratings Maximum value Unit\nVdd Supply voltage -0.3 to 6 V\nVdd_IO I/O pins Supply voltage -0.3 to 6 V\nVinInput voltage on any control pin \n(CS, SCL/SPC, SDA/SDI/SDO, SDO/SA0) -0.3 to Vdd_IO +0.3 V\nAPOW Acceleration (any axis, powered, Vdd = 2.5 V)3000 g for 0.5 ms\n10000 g for 0.1 ms\nAUNP Acceleration (any axis, unpowered)3000 g for 0.5 ms\n10000 g for 0.1 ms\nTOP Operating temperature range -40 to +85 °C\nTSTG Storage temperature range -40 to +125 °C\nESD Electrostatic discharge protection 4 (HBM) kV\n1.5 (CDM) kV\n200 (MM) V\nThis is a mechanical shock sensitive device, improper handling can cause permanent \ndamages to the part\nThis is an ESD sensitive device, improper handling can cause permanent damages to \nthe part \n\n         Mechanical and electrical specifications LIS331DLH\n14/38  Doc ID 15094 Rev 32.5 Terminology\n2.5.1 Sensitivity\nSensitivity describes the gain of the sensor and can be determined e.g. by applying 1 g \nacceleration to it. As the sensor can measur e DC accelerations this can be done easily by \npointing the axis of interest towards the center of the earth, noting the output value, rotating the sensor by 180 degrees (pointing to the sky) and noting the output value again. By doing so, ±1 g acceleration is applied to the sensor. Subtracting the larger output value from the \nsmaller one, and dividing the result by 2, leads to the actual sensitivity of the sensor. This value changes very little over temperature and also time. The sensitivity tolerance describes the range of Sensitivities of a large population of sensors.\n2.5.2 Zero- g level\nZero- g level offset (TyOff) describes the deviation of an actual output signal from the ideal \noutput signal if no acceleration is present. A sensor in a steady state on a horizontal surface will measure 0 g in X axis and 0 g in Y axis whereas the Z axis will measure 1 g. The output \nis ideally in the middle of the dynamic range of the sensor (content of OUT registers 00h, data expressed as 2’s complement number). A deviation from ideal value in this case is called Zero- g offset. Offset is to some extent a result of stress to MEMS sensor and \ntherefore the offset can slightly change afte r mounting the sensor onto a printed circuit \nboard or exposing it to extensive mechanical stress. Offset changes little over temperature, see “Zero- g level change vs. temperature”. The Zero- g level tolerance (TyOff) describes the \nstandard deviation of the range of Zero- g levels of a population of sensors. \n2.5.3 Self-test\nSelf-test allows to check the sensor functionalit y without moving it. The self-test function is \noff when the self-test bit (ST) of CTRL_REG4 (control register 4) is programmed to ‘0‘. When the self-test bit of CTRL_REG4 is programmed to ‘1‘ an actuation force is applied to the sensor, simulating a defini te input acceleration . In this case the sensor outputs will \nexhibit a change in their DC levels which are related to the selected full scale through the device sensitivity. When self-test is activate d, the device output level is given by the \nalgebraic sum of the signals produced by the ac celeration acting on the sensor and by the \nelectrostatic test-force. If the output signal s change within the amplitude specified inside \nTable 3 , then the sensor is working properly and the parameters of the interface chip are \nwithin the defined specifications.\n2.5.4 Sleep to wake-up\nThe “sleep to wake-up” function, in conjunction with low-power mode, allows to further reduce the system power consumption and develop new smart applications.LIS331DLH may be set in a low-power operating mode, characterized by lower date rates refreshments. In this way the device, even if sleeping, keep on sensing acceleration and generating interrupt requests.When the “sleep to wake-up” function is activated, LIS331DLH is able to automatically wake-up as soon as the interrupt event has been detected, increasing the output data rate and bandwidth.With this feature the system may be efficiently switched from low-power mode to full-performance depending on user-selectable positioning and acceleration events, thus \nensuring power saving and flexibility.\nLIS331DLH Functionality\nDoc ID 15094 Rev 3 15/38         3 Functionality\nThe LIS331DLH is a “nano”, low-power, digital output 3-axis linear accelerometer packaged \nin a LGA package. The complete device includes a sensing element and an IC interface \nable to take the information from the sensing element and to provide a signal to the external world through an I\n2C/SPI serial interface.\n3.1 Sensing element \nA proprietary process is used to create a surface micro-machined accelerometer. The technology allows to carry out suspended s ilicon structures which are attached to the \nsubstrate in a few points called anchors and are free to move in the direction of the sensed acceleration. To be compatible with the traditional packaging techniques a cap is placed on top of the sensing element to avoid blocking the moving parts during the moulding phase of \nthe plastic encapsulation.\nWhen an acceleration is applied to the sensor the proof mass displaces from its nominal \nposition, causing an imbalance in the capacit ive half-bridge. This imbalance is measured \nusing charge integration in response to a voltage pulse applied to the capacitor.\nAt steady state the nominal value of the capacitors are few pF and when an acceleration is \napplied the maximum variation of the capacitive load is in the fF range. \n3.2 IC interface\nThe complete measurement chain is composed by a low-noise capacitive amplifier which \nconverts the capacitive unbalancing of the MEMS sensor into an analog voltage that is finally available to the user by an analog-to-digital converter.\nThe acceleration data may be accessed through an I\n2C/SPI interface thus making the \ndevice particularly suitable for direct interfacing with a microcontroller.\nThe LIS331DLH features a Data-Ready signal (RDY) which indicates when a new set of \nmeasured acceleration data is available thus simplifying data synchronization in the digital system that uses the device.\nThe LIS331DLH may also be configured to generate an inertial Wake-Up and Free-Fall \ninterrupt signal accordingly to a programmed acceleration event along the enabled axes. Both Free-Fall and Wake-Up can be available simultaneously on two different pins.\n3.3 Factory calibration\nThe IC interface is factory calibrated for sensitivity (So) and Zero- g level (TyOff). \nThe trimming values are stored inside the device in a non volatile memory. Any time the \ndevice is turned on, the trimming parameters are downloaded into the registers to be used during the active operation. This allows to use the device without further calibration.\n         Application hints LIS331DLH\n16/38  Doc ID 15094 Rev 34 Application hints\nFigure 5. LIS331DLH electrical connection\nThe device core is supplied through Vdd line while the I/O pads are supplied through \nVdd_IO line. Power supply decoupling capacitors (100 nF ceramic, 10 µF Aluminum) should be placed as near as possible to the pin 14 of the device (common design practice). \nAll the voltage and ground supplies must be present at the same time to have proper \nbehavior of the IC (refer to Figure 5 ). It is possible to re move Vdd maintaining Vdd_IO \nwithout blocking the communication bus, in this condition the measurement chain is powered off.\nThe functionality of the device and the measured acceleration data is selectable and \naccessible through the I\n2C or SPI interfaces.When using the I2C, CS must be tied high.\nThe functions, the threshold and the timing of the two interrupt pins (INT 1 and INT 2) can be \ncompletely programmed by the user through the I2C/SPI interface.\n4.1 Soldering information\nThe LGA package is compliant with the ECOPACK®, RoHS and “Green” standard.\nIt is qualified for soldering heat resist ance according to JEDEC J-STD-020C. \nLeave “pin 1 indicator” unconnected during soldering.Land pattern and soldering recommendations are available at www.st.com\n. CS10µFVdd\n100nF\nGNDVdd_IO\nSDO/SA0SDA/SDI/SDOINT 1SCL/SPC\nDigital signal from/to signal controller.Signal’s levels are defined by proper selection of Vdd_IO1\n5\n813\nTOP VIEW\n6914 16\n9 5INT 2\nLIS331DLH Digital interfaces\nDoc ID 15094 Rev 3 17/38         5 Digital interfaces\nThe registers embedded inside the LIS331DLH may be accessed through both the I2C and \nSPI serial interfaces. The latter may be SW configured to operate either in 3-wire or 4-wire \ninterface mode.\nThe serial interfaces are mapped onto the same pads. To select/exploit the I2C interface, CS \nline must be tied high (i.e. connected to Vdd_IO).\n         \n5.1 I2C serial interface\nThe LIS331DLH I2C is a bus slave. The I2C is employed to write da ta into registers whose \ncontent can also be read back.\nThe relevant I2C terminology is given in the table below.\n         \nThere are two signals associated with the I2C bus: the serial clock line (SCL) and the serial \ndata line (SDA). The latter is a bidirectional line used for sending and receiving the data to/from the interface. Both the lines are connected to Vdd_IO through a pull-up resistor \nembedded inside the LIS331DLH. When the bus is free both the lines are high.\nThe I\n2C interface is compliant wit h fast mode (400 kHz) I2C standards as well as with the \nnormal mode.Table 8. Serial interface pin description\nPin name Pin description\nCSSPI enable\nI2C/SPI mode selection (1: I2C mode; 0: SPI enabled)\nSCL\nSPCI2C serial clock (SCL)\nSPI serial port clock (SPC)\nSDA\nSDI\nSDOI2C serial data (SDA)\nSPI serial data input (SDI)3-wire interface serial data output (SDO)\nSA0\nSDOI\n2C less significant bit of the device address (SA0)\nSPI serial data output (SDO)\nTable 9. Serial interface pin description\nTerm Description\nTransmitter The device which sends data to the bus\nReceiver The device which receives data from the bus\nMasterThe device which initiates a transfer, generates clock signals and terminates a \ntransfer\nSlave The device addressed by the master\n         Digital interfaces LIS331DLH\n18/38  Doc ID 15094 Rev 35.1.1 I2C operation\nThe transaction on the bus is started through a START (ST) signal. A START condition is \ndefined as a HIGH to LOW transition on the data line while the SCL line is held HIGH. After this has been transmitted by the Master, the bus is considered busy. The next byte of data transmitted after the start condition contains the address of the slave in the first 7 bits and the eighth bit tells whether the Master is receiving data from the slave or transmitting data to the slave. When an address is sent, each device  in the system compares the first seven bits \nafter a start condition with its address. If they match, the device considers itself addressed by the Master. \nThe Slave ADdress (SAD) associated to the LIS331DLH is 001100xb. SDO /SA0 pad can be \nused to modify less significant bit of the devi ce address. If SA0 pad is connected to voltage \nsupply, LSb is ‘1’ (address 0011001b) else if SA0 pad is connected to ground, LSb value is ‘0’ (address 0011000b). This solution permits to connect and address two different accelerometers to the same I\n2C lines.\nData transfer with acknowledge is mandatory. The transmitter must release the SDA line \nduring the acknowledge pulse. The receiver must then pull the data line LOW so that it remains stable low during the HIGH period of the acknowledge clock pulse. A receiver which has been addressed is obliged to generate an acknowledge after each byte of data received.\nThe I\n2C embedded inside the LIS331DLH behaves like a slave device and the following \nprotocol must be adhered to. After the start condition (ST) a slave address is sent, once a slave acknowledge (SAK) has been re turned, a 8-bit sub-address (SUB)  is transmitted: the \n7 LSb represent the actual register address while the MSB enables address auto increment. If the MSb of the SUB field is ‘1’, the SUB (register address)  is automatically increased to \nallow multiple data read/write.\nThe slave address is completed with a Read/Write bit. If the bit was ‘1’ (Read), a repeated \nSTART (SR) condition must be issued after the two sub-address bytes; if the bit is ‘0’ (Write) the Master will tran smit to the slave with direction unchanged. Table  explains how the \nSAD+Read/Write bit pattern is composed, listing all the possible configurations.\nTable 10. SAD+Read/Write patterns\nCommand SAD[6:1] SAD[0] = SA0 R/W SAD+R/W\nRead 001100 0 1 00110001 (31h)\nWrite 001100 0 0 00110000 (30h)\nRead 001100 1 1 00110011 (33h)\nWrite 001100 1 0 00110010 (32h)\nTable 11. Transfer when master is writing one byte to slave\nMaster ST SAD + W SUB DATA SP\nSlave SAK SAK SAK\nLIS331DLH Digital interfaces\nDoc ID 15094 Rev 3 19/38         Data are transmitted in byte format (DATA). Each data transfer contains 8 bits. The number \nof bytes transferred per transfer is unlimited. Data is transferred with the Most Significant bit (MSb) first. If a receiver can’t receive another complete byte of data until it has performed some other function, it can hold the clock line, SCL LOW to force the transmitter into a wait state. Data transfer only continues when the receiver is ready for another byte and releases the data line. If a slave receiver doesn’t acknowledge the slave address (i.e. it is not able to receive because it is performing some real time function) the data line must be left HIGH by the slave. The Master can then abort the transfer. A LOW to HIGH transition on the SDA line while the SCL line is HIGH is defined as a STOP condition. Each data transfer must be terminated by the generation of a STOP (SP) condition.\nIn order to read multiple bytes, it is necessary to assert the most significant bit of the sub-\naddress field. In other words, SUB(7) must be equal to 1 while SUB(6-0) represents the address of first register to be read.\nIn the presented communication format MAK is Master acknowledge and NMAK is no \nmaster acknowledge.\n5.2 SPI bus interface\nThe LIS331DLH SPI is a bus slave. The SPI allows to write and read the registers of the device.\nThe Serial Interface interacts with the outside world with 4 wires: CS, SPC, SDI and SDO .Table 12. Transfer when master is writing multiple bytes to slave:\nMaster ST SAD + W SUB DATA DATA SP\nSlave SAK SAK SAK SAK\nTable 13. Transfer when master is receiving (reading) one byte of data from slave:\nMaster ST SAD + W SUB SR SAD + R NMAK SP\nSlave SAK SAK SAK DATA\nTable 14. Transfer when Master is receiving (reading) multiple bytes of data from slave\nMaster ST SAD+W SUB SR SAD+R MAK MAK NMAK SP\nSlave SAK SAK SAK DATA DATA DATA\n         Digital interfaces LIS331DLH\n20/38  Doc ID 15094 Rev 3Figure 6. Read and write protocol\nCS is the serial port enable and it is controlled by the SPI master. It goes low at the start of \nthe transmission and goes back high at the end. SPC is the serial port clock and it is \ncontrolled by the SPI master. It is stopped high when CS is high (no transmission). SDI and \nSDO  are respectively the serial port data input and output. Those lines are driven at the \nfalling edge of SPC and should be captured at the rising edge of SPC.\nBoth the read register and write register commands are completed in 16 clock pulses or in \nmultiple of 8 in case of multiple bytes read/wr ite. Bit duration is the time between two falling \nedges of SPC. The first bit (bit 0) starts at the first falling edge of SPC after the falling edge \nof CS while the last bit (bit 15, bit 23, ...) starts at the last falling edge of SPC just before the \nrising edge of CS.\nbit 0: RW  bit. When 0, the data DI(7:0) is written into the device. When 1, the data DO(7:0) \nfrom the device is read. In latter case, the chip will drive SDO  at the start of bit 8.\nbit 1: MS bit. When 0, the address will remain unch anged in multiple r ead/write commands. \nWhen 1, the address is auto incremented in multiple read/write commands.\nbit 2-7 : address AD(5:0). This is the address field of the indexed register.\nbit 8-15 : data DI(7:0) (write mode). This is the data that is written into the device (MSb first).\nbit 8-15 : data DO(7:0) (read mode). This is the data that is read from the device (MSb first).\nIn multiple read/write comman ds further blocks of 8 clock periods will be added. When MS  \nbit is ‘0’ the address used to read/write data remains the same for every block. When MS  bit \nis ‘1’ the address used to read/write data is increased at every block.\nThe function and the behavior of SDI and SDO remain unchanged.\n5.2.1 SPI read\nFigure 7. SPI read protocolCS\nSPC\nSDI\nSDORW\nAD5 AD4 AD3 AD2 AD1 AD0D I 7D I 6D I 5D I 4D I 3D I 2D I 1D I 0\nD O 7D O 6D O 5D O 4D O 3D O 2D O 1D O 0MS\nCS\nSPC\nSDI\nSDORW\nDO7 DO6 DO5 DO4 DO3 DO2 DO1 DO0AD5 AD4 AD3 AD2 AD1 AD0MS\nLIS331DLH Digital interfaces\nDoc ID 15094 Rev 3 21/38         The SPI Read command is performed with 16 clock pulses. Multiple byte read command is \nperformed adding blocks of 8 clock pulses at the previous one.\nbit 0: READ bit. The value is 1.\nbit 1: MS bit. When 0 do not increment address, when 1 increment address in multiple \nreading.\nbit 2-7 : address AD(5:0). This is the address field of the indexed register. \nbit 8-15 : data DO(7:0) (read mode). This is the da ta that will be read from the device (MSb \nfirst).\nbit 16-...  : data DO(...-8). Further da ta in multiple byte reading.\nFigure 8. Multiple bytes SPI read protocol (2 bytes example)\n5.2.2 SPI write\nFigure 9. SPI write protocol\nThe SPI Write command is performed with 16 cl ock pulses. Multiple by te write command is \nperformed adding blocks of 8 clock pulses at the previous one.\nbit 0: WRITE bit. The value is 0.\nbit 1: MS bit. When 0 do not increment address, when 1 increment address in multiple \nwriting.\nbit 2 -7 : address AD(5:0). This is the address field of the indexed register. \nbit 8-15 : data DI(7:0) (write mode). This is the data that is written inside the device (MSb \nfirst).\nbit 16-... : data DI(...-8). Further data  in multiple byte writing.CS\nSPC\nSDI\nSDORW\nD O 7D O 6D O 5D O 4D O 3D O 2D O 1D O 0AD5 AD4 AD3 AD2 AD1 AD0\nDO15 DO14 DO13 DO12 DO11 DO10 DO9 DO8MS\nCS\nSPC\nSDI\nRW DI7 DI6 DI5 DI4 DI3 DI2 DI1 DI0\nAD5 AD4 AD3 AD2 AD1 AD0 MS\n         Digital interfaces LIS331DLH\n22/38  Doc ID 15094 Rev 3Figure 10. Multiple bytes SPI write protocol (2 bytes example)\n5.2.3 SPI read in 3-wires mode\n3-wires mode is entered by sett ing to ‘1’ bit SIM (SPI serial interface mode selection) in \nCTRL_REG4.\nFigure 11. SPI read protocol in 3-wires mode\nThe SPI read command is performed with 16 clock pulses:\nbit 0: READ bit. The value is 1.\nbit 1: MS bit. When 0 do not increment address, when 1 increment address in multiple \nreading.\nbit 2-7 : address AD(5:0). This is the address field of the indexed register. \nbit 8-15 : data DO(7:0) (read mode). This is the data that is read from the device (MSb first).\nMultiple read command is also  available in 3-wires mode.CS\nSPC\nSDI\nRW\nAD5 AD4 AD3 AD2 AD1 AD0DI7 DI6 DI5 DI4 DI3 DI2 DI1 DI0 DI15 DI14 DI13 DI12 DI11 DI10 DI9 DI8\nMS\nCS\nSPC\nSDI/O\nRW DO7 DO6 DO5 DO4 DO3 DO2 DO1 DO0\nAD5 AD4 AD3 AD2 AD1 AD0 MS\nLIS331DLH Register mapping\nDoc ID 15094 Rev 3 23/38         6 Register mapping\nThe table given below provides a listing of the 8 bit registers embedded in the device and \nthe related addresses:\n         \nRegisters marked as Reserved  must not be changed. The writing to those registers may \ncause permanent damages to the device.Table 15. Register address map\nName TypeRegister address\nDefault Comment\nHex Binary\nReserved (do not modify) 00 - 0E Reserved\nWHO_AM_I r 0F 000 1111 00110010 Dummy register\nReserved (do not modify) 10 - 1F Reserved\nCTRL_REG1 rw 20 010 0000 00000111CTRL_REG2 rw 21 010 0001 00000000\nCTRL_REG3 rw 22 010 0010 00000000\nCTRL_REG4 rw 23 010 0011 00000000\nCTRL_REG5 rw 24 010 0100 00000000\nHP_FILTER_RESET r 25 010  0101 Dummy register\nREFERENCE rw 26 010 0110 00000000\nSTATUS_REG r 27 010 0111 00000000\nOUT_X_L r 28 010 1000 outputOUT_X_H r 29 010 1001 output\nOUT_Y_L r 2A 010 1010 output\nOUT_Y_H r 2B 010 1011 outputOUT_Z_L r 2C 010 1100 output\nOUT_Z_H r 2D 010 1101 output\nReserved (do not modify) 2E - 2F ReservedINT1_CFG rw 30 011 0000 00000000\nINT1_SOURCE r 31 011 0001 00000000\nINT1_THS rw 32 011 0010 00000000INT1_DURATION rw 33 011 0011 00000000\nINT2_CFG rw 34 011 0100 00000000\nINT2_SOURCE r 35 011 0101 00000000INT2_THS rw 36 011 0110 00000000\nINT2_DURATION rw 37 011 0111 00000000\nReserved (do not modify) 38 - 3F Reserved\n         Register mapping LIS331DLH\n24/38  Doc ID 15094 Rev 3The content of the registers that are loaded at boot should not be changed. They contain the \nfactory calibration values. Their content is automatically restored when the device is powered-up.\nLIS331DLH Register description\nDoc ID 15094 Rev 3 25/38         7 Register description\nThe device contains a set of registers which are used to control its behavior and to retrieve \nacceleration data. The registers address, made of 7 bits, is used to identify them and to \nwrite the data through serial interface.\n7.1 WHO_AM_I (0Fh)\nDevice identification register.\nThis register contains the device identifier that for LIS331DLH is set to 32h.\n7.2 CTRL_REG1 (20h)\nPM bits allow to select between power-down and two operating active modes. The device is \nin power-down mode when PD bits are set to “000” (default value after boot). Table 19  \nshows all the possible power mode configurations and respective output data rates. Output data in the low-power modes are computed with low-pass filter cut-off frequency defined by DR1, DR0 bits.\nDR bits, in the normal-mode operation, select the data rate at which acceleration samples \nare produced. In low-power mode they define the output data resolution. Table 20  shows all \nthe possible configuration for DR1 and DR0 bits.Table 16. WHO_AM_I register\n00110010\nTable 17. CTRL_REG1 register\nPM2 PM1 PM0 DR1 DR0 Zen Yen Xen\nTable 18. CTRL_REG1 description\nPM2 - PM0Power mode selection. Default value: 000\n(000: Power-down; Others: refer to Table 19 )\nDR1, DR0Data rate selection. Default value: 00\n(00:50 Hz; Others: refer to Table 20 )\nZenZ axis enable. Default value: 1\n(0: Z axis disabled; 1: Z axis enabled)\nYenY axis enable. Default value: 1\n(0: Y axis disabled; 1: Y axis enabled)\nXenX axis enable. Default value: 1\n(0: X axis disabled; 1: X axis enabled)\n         Register description LIS331DLH\n26/38  Doc ID 15094 Rev 37.3 CTRL_REG2 (21h)Table 19. Power mode and low-power output data rate configurations\nPM2 PM1 PM0 Power mode selectionOutput data rate [Hz]\nODRLP\n0 0 0 Power-down --\n0 0 1 Normal mode ODR\n0 1 0 Low-power 0.50 1 1 Low-power 1\n1 0 0 Low-power 2\n1 0 1 Low-power 51 1 0 Low-power 10\nTable 20. Normal-mode output data rate configurations and low-pass cut-off \nfrequencies\nDR1 DR0Output Data Rate [Hz]\nODRLow-pass filter cut-off \nfrequency [Hz]\n00 5 0 3 7\n01 1 0 0 7 4\n1 0 400 292\n1 1 1000 780\nTable 21. CTRL_REG2 register\nBOOT HPM1 HPM0 FDS HPen2 HPen1 HPCF1 HPCF0\nTable 22. CTRL_REG2 description\nBOOTReboot memory content. Default value: 0\n(0: normal mode; 1: reboot memory content)\nHPM1, HPM0High pass filter mode selection. Default value: 00\n(00: normal mode; Others: refer to Table 23 )\nFDSFiltered data selection. Default value: 0\n(0: internal filter bypassed; 1: data from internal filter sent to output register)\nHPen2High pass filter enabled for interrupt 2 source. Default value: 0\n(0: filter bypassed; 1: filter enabled)\nLIS331DLH Register description\nDoc ID 15094 Rev 3 27/38         BOOT  bit is used to refresh the content of internal registers stored in the flash memory \nblock. At the device power up the content of the flash memory block is transferred to the internal registers related to trimming functions to permit a good behavior of the device itself. If for any reason the content of trimming registers was changed it is sufficient to use this bit to restore correct values. When BOOT bit is set to ‘1’ the content of internal flash is copied inside corresponding internal registers and it is used to calibrate the device. These values are factory trimmed and they are different for every accelerometer. They permit a good behavior of the device and normally they have not to be changed. At the end of the boot process the BOOT bit is set again to ‘0’.\nHPCF[1:0] . These bits are used to configure high-pass filter cut-off frequency f\nt which is \ngiven by:\nThe equation can be simplified to the following approximated equation:\n         HPen1High pass filter enabled for interrupt 1 source. Default value: 0\n(0: filter bypassed; 1: filter enabled)\nHPCF1, \nHPCF0High pass filter cut-off frequency configuration. Default value: 00\n(00: HPc=8; 01: HPc=16; 10: HPc=32; 11: HPc=64)\nTable 23. High-pass filter mode configuration\nHPM1 HPM0 High-pass filter mode\n0 0 Normal mode (reset reading HP_RESET_FILTER)\n0 1 Reference signal for filtering\n1 0 Normal mode (reset reading HP_RESET_FILTER)\nTable 24. High-pass filter cut-off frequency configuration\nHPcoeff2,1ft [Hz]\nData rate = 50 Hzft [Hz]\nData rate = 100 Hzft [Hz]\nData rate = 400 Hzft [Hz]\nData rate = 1000 Hz\n00 1 2 8 20\n01 0.5 1 4 10\n10 0.25 0.5 2 511 0.125 0.25 1 2.5Table 22. CTRL_REG2 description (continued)\nft11\nHPc------------ –⎝⎠⎛⎞fs\n2π------⋅ ln=\nftfs\n6H P c⋅----------------------=\n         Register description LIS331DLH\n28/38  Doc ID 15094 Rev 37.4 CTRL_REG3 [Interrupt  CTRL register] (22h)\n7.5 CTRL_REG4 (23h)Table 25. CTRL_REG3 register\nIHL PP_OD LIR2 I2_CFG1 I2_CFG0 LIR1 I1_CFG1 I1_CFG0\nTable 26. CTRL_REG3 description\nIHLInterrupt active high, low. Default value: 0\n(0: active high; 1:active low)\nPP_ODPush-pull/Open drain selection on interrupt pad. Default value 0.\n(0: push-pull; 1: open drain)\nLIR2Latch interrupt request on INT2_SRC register, with INT2_SRC register cleared by \nreading INT2_SRC itself. Default value: 0.\n(0: interrupt request not latched; 1: interrupt request latched)\nI2_CFG1, \nI2_CFG0Data signal on INT 2 pad control bits. Default value: 00.\n(see table below)\nLIR1Latch interrupt request on INT1_SRC register, with INT1_SRC register cleared by \nreading INT1_SRC register. Default value: 0.\n(0: interrupt request not latched; 1: interrupt request latched)\nI1_CFG1, \nI1_CFG0Data signal on INT 1 pad control bits. Default value: 00.\n(see table below)\nTable 27. Data signal on INT 1 and INT 2 pad\nI1(2)_CFG1 I1(2)_CFG0 INT 1(2) Pad\n0 0 Interrupt 1 (2) source\n0 1 Interrupt 1 source OR interrupt 2 source\n1 0 Data ready\n1 1 Boot running\nTable 28. CTRL_REG4 register\nBDU BLE FS1 FS0 STsign 0 ST SIM\nTable 29. CTRL_REG4 description\nBDUBlock data update. Default value: 0\n(0: continuos update; 1: output register s not updated between MSB and LSB reading)\nBLEBig/little endian data selection. Default value 0.\n(0: data LSB @ lower address; 1: data MSB @ lower address)\nLIS331DLH Register description\nDoc ID 15094 Rev 3 29/38         BDU  bit is used to inhibit output registers update between the reading of upper and lower \nregister parts. In default mode (BDU = ‘0’) the lower and upper register parts are updated continuously. If it is not sure to read faster than output data rate, it is recommended to set BDU bit to ‘1’. In this way, after the reading of the lower (upper) register part, the content of that output registers is not updated until the upper (lower) part is read too.This feature avoids reading LSB and MSB related to different samples.\n7.6 CTRL_REG5 (24h)\nTurnOn  bits are used for turning on the sleep to wake  function.\nSetting TurnOn[1:0] bits to 11 the “sleep to wake” function is enabled. When an interrupt \nevent occurs the device is turned to normal mode increasing the ODR to the value defined in CTRL_REG1. Although the device is in normal mode, CTRL_REG1 content is not automatically changed to “normal mode” configuration.FS1, FS0Full-scale selection. Default value: 00.\n(00: ±2 g; 01: ±4 g; 11: ±8 g)\nSTsignSelf-test sign. Default value: 00.\n(0: self-test plus; 1 self-test minus)\nSTSelf-test enable. Default value: 0.\n(0: self-test disabled; 1: self-test enabled)\nSIMSPI serial interface mode selection. Default value: 0.\n(0: 4-wire interface; 1: 3-wire interface)Table 29. CTRL_REG4 description (continued)\nTable 30. CTRL_REG5 register\n000000 T u r n O n 1 T u r n O n 0\nTable 31. CTRL_REG5 description\nTur nOn1, \nTur nOn0Turn-on mode selection for sleep to wake function. Default value: 00.\nTable 32. Sleep to wake configuration\nTurnOn1 TurnOn0 Sleep to wake status\n0 0 Sleep to wake function is disabled\n11Turned on: The device is in lo w power mode (ODR is defined in \nCTRL_REG1) \n         Register description LIS331DLH\n30/38  Doc ID 15094 Rev 37.7 HP_FILTER_RESET (25h)\nDummy register. Reading at this address zeroes instantaneously the content of the internal \nhigh pass-filter. If the high pass filter is enabled all three axes are instantaneously set to 0 g. \nThis allows to overcome the settling time of the high pass filter.\n7.8 REFERENCE (26h)\nThis register sets the acceleration value taken as a reference for the high-pass filter output.\nWhen filter is turned on (at least one of FDS, HPen2, or HPen1 bit is equal to ‘1’) and HPM \nbits are set to “01”, filter out is generated taking this value as a reference.\n7.9 STATUS_REG (27h)Table 33. REFERENCE register\nRef7 Ref6 Ref5 Ref4 Ref3 Ref2 Ref1 Ref0\nTable 34. REFERENCE description\nRef7 - Ref0 Reference value for high-pass filter. Default value: 00h.\nTable 35. STATUS_REG register\nZYXOR ZOR YOR XOR ZYXDA ZDA YDA XDA\nTable 36. STATUS_REG description\nZYXORX, Y and Z axis data overrun. Default value: 0\n(0: no overrun has occurred; 1: new data has overwritten the pr evious one before it was read)\nZORZ axis data overrun. Default value: 0\n(0: no overrun has occurred; \n1: a new data for the Z-axis has  overwritten the previous one)\nYORY axis data overrun. Default value: 0\n(0: no overrun has occurred; \n1: a new data for the Y-axis has overwritten the previous one)\nXORX axis data overrun. Default value: 0\n(0: no overrun has occurred; 1: a new data for the X-axis has overwritten the previous one)\nZYXDA X, Y and Z axis new data available. Default value: 0\n(0: a new set of data is not yet available; 1: a new set of data is available)\nLIS331DLH Register description\nDoc ID 15094 Rev 3 31/38         7.10 OUT_X_L (28h), OUT_X_H (29)\nX-axis acceleration data. The value is expressed as two’s complement.\n7.11 OUT_Y_L (2Ah), OUT_Y_H (2Bh)\nY -axis acceleration data. The value is expressed as two’s complement.\n7.12 OUT_Z_L (2Ch), OUT_Z_H (2Dh)\nZ-axis acceleration data. The value is expressed as two’s complement.\n7.13 INT1_CFG (30h)ZDA Z axis new data available. Default value: 0\n(0: a new data for the Z-axis is not yet available; 1: a new data for the Z-axis is available)\nYDA Y axis new data available. Default value: 0\n(0: a new data for the Y-axis is not yet available; \n1: a new data for the Y-axis is available)\nXDA X axis new data available. Default value: 0\n(0: a new data for the X-axis is not yet available; \n1: a new data for the X-axis is available)Table 36. STATUS_REG description (continued)\nTable 37. INT1_CFG register\nAOI 6D ZHIE ZLIE YHIE YLIE XHIE XLIE\nTable 38. INT1_CFG description\nAOIAND/OR combination of Interrupt events. Default value: 0.\n(See Table 39 )\n6D6 direction detection function enable. Default value: 0.\n(See Table 39 )\nZHIEEnable interrupt generation on Z high event. Default value: 0\n(0: disable interrupt request;\n1: enable interrupt request on measured accel. value higher than preset threshold)\nZLIEEnable interrupt generation on Z low event. Default value: 0\n(0: disable interrupt request;1: enable interrupt request on measured accel. value lower than preset threshold)\nYHIEEnable interrupt generation on Y high event. Default value: 0\n(0: disable interrupt request;\n1: enable interrupt request on measured accel. value higher than preset threshold)\n         Register description LIS331DLH\n32/38  Doc ID 15094 Rev 3Configuration register for Interrupt 1 source.\n7.14 INT1_SRC (31h)YLIEEnable interrupt generation on Y low event. Default value: 0\n(0: disable interrupt request;\n1: enable interrupt request on measured accel. value lower than preset threshold)\nXHIEEnable interrupt generation on X high event. Default value: 0 \n(0: disable interrupt request;\n1: enable interrupt request on measured accel. value higher than preset threshold)\nXLIEEnable interrupt generation on X low event. Default value: 0 \n(0: disable interrupt request;\n1: enable interrupt request on measured accel. value lower than preset threshold)\nTable 39. Interrupt 1 source configurations\nAOI 6D Interrupt mode\n0 0 OR combination of interrupt events\n0 1 6 direction move ment recognition\n1 0 AND combination of interrupt events\n1 1 6 direction position recognitionTable 38. INT1_CFG description\nTable 40. INT1_SRC register\n0 I A Z HZ LY HY LX HX L\nTable 41. INT1_SRC description\nIAInterrupt active. Default value: 0\n(0: no interrupt has been generated; 1: one or more interrupts have been generated)\nZHZ high. Default value: 0\n(0: no interrupt, 1: Z High event has occurred)\nZLZ low. Default value: 0\n(0: no interrupt; 1: Z Low event has occurred)\nYHY high. Default value: 0\n(0: no interrupt, 1: Y High event has occurred)\nYLY low. Default value: 0\n(0: no interrupt, 1: Y Low event has occurred)\nXHX high. Default value: 0\n(0: no interrupt, 1: X High event has occurred)\nXLX low. Default value: 0\n(0: no interrupt, 1: X Low event has occurred)\nLIS331DLH Register description\nDoc ID 15094 Rev 3 33/38         Interrupt 1 source register. Read only register. \nReading at this address clears INT1_SRC IA bit (and the interrupt signal on INT 1 pin) and \nallows the refreshment of data in the INT1_SRC register if the latched option was chosen.\n7.15 INT1_THS (32h)\n7.16 INT1_DURATION (33h)\nD6 - D0  bits set the minimum duration of the Interrupt 2 event to be recognized. Duration\nsteps and maximum values depend on the ODR chosen. \n7.17 INT2_CFG (34h)Table 42. INT1_THS register\n0 THS6 THS5 THS4 THS3 THS2 THS1 THS0\nTable 43. INT1_THS description\nTHS6 - THS0 Interrupt 1 threshold. Default value: 000 0000\nTable 44. INT1_DURATION register\n0 D 6D 5D 4D 3D 2D 1D 0\nTable 45. INT2_DURATION description\nD6 - D0 Duration value. Default value: 000 0000\nTable 46. INT2_CFG register\nAOI 6D ZHIE ZLIE YHIE YLIE XHIE XLIE\nTable 47. INT2_CFG description\nAOIAND/OR combination of interrupt events. Default value: 0.\n(See table below)\n6D6 direction detection function enable. Default value: 0.\n(See table below)\nZHIEEnable interrupt generation on Z high event. Default value: 0\n(0: disable interrupt request;\n1: enable interrupt request on measured accel. value higher than preset threshold)\nZLIEEnable interrupt generation on Z low event. Default value: 0\n(0: disable interrupt request;\n1: enable interrupt request on measured accel. value lower than preset threshold)\n         Register description LIS331DLH\n34/38  Doc ID 15094 Rev 3Configuration register for Interrupt 2 source.\n7.18 INT2_SRC (35h)YHIEEnable interrupt generation on Y high event. Default value: 0\n(0: disable interrupt request;\n1: enable interrupt request on measured accel. value higher than preset threshold)\nYLIEEnable interrupt generation on Y low event. Default value: 0\n(0: disable interrupt request;\n1: enable interrupt request on measured accel. value lower than preset threshold)\nXHIEEnable interrupt generation on X high event. Default value: 0 \n(0: disable interrupt request;\n1: enable interrupt request on measured accel. value higher than preset threshold)\nXLIEEnable interrupt generation on X low event. Default value: 0 \n(0: disable interrupt request;\n1: enable interrupt request on measured accel. value lower than preset threshold)\nTable 48. Interrupt mode configuration\nAOI 6D Interrupt mode\n0 0 OR combination of interrupt events\n0 1 6 direction move ment recognition\n1 0 AND combination of interrupt events1 1 6 direction position recognitionTable 47. INT2_CFG description (continued)\nTable 49. INT2_SRC register\n0 I A Z HZ LY HY LX HX L\nTable 50. INT2_SRC description\nIAInterrupt active. Default value: 0\n(0: no interrupt has been generated; 1: one or more interrupts have been generated)\nZHZ high. Default value: 0\n(0: no interrupt, 1: Z high event has occurred)\nZLZ low. Default value: 0\n(0: no interrupt; 1: Z low event has occurred)\nYHY high. Default value: 0\n(0: no interrupt, 1: Y high event has occurred)\nYLY low. Default value: 0\n(0: no interrupt, 1: Y low event has occurred)\nLIS331DLH Register description\nDoc ID 15094 Rev 3 35/38         Interrupt 2 source register. Read only register. \nReading at this address clears INT2_SRC IA bit (and the interrupt signal on INT 2 pin) and \nallows the refreshment of data in the INT2_SRC register if the latched option was chosen.\n7.19 INT2_THS (36h)\n7.20 INT2_DURATION (37h)\nD6 - D0  bits set the minimum duration of the Interrupt 2 event to be recognized. Duration \ntime steps and maximum values depend on the ODR chosen. XHX high. Default value: 0\n(0: no interrupt, 1: X high event has occurred)\nXLX Low. Default value: 0\n(0: no interrupt, 1: X low event has occurred)Table 50. INT2_SRC description\nTable 51. INT2_THS register\n0 THS6 THS5 THS4 THS3 THS2 THS1 THS0\nTable 52. INT2_THS description\nTHS6 - THS0 Interrupt 1 threshold. Default value: 000 0000\nTable 53. INT2_DURATION register\n0 D 6D 5D 4D 3D 2D 1D 0\nTable 54. INT2_DURATION description\nD6 - D0 Duration value. Default value: 000 0000\n         Package information LIS331DLH\n36/38  Doc ID 15094 Rev 38 Package information\nIn order to meet environmental requirements, ST offers these devices in different grades of \nECOPACK® packages, depending on their level of environmental compliance. ECOPACK® \nspecifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.\nFigure 12. LGA16: mechanical data and package dimensions\nDimensions\nRef.mm inch\nMin. Typ. Max. Min. Typ. Max.\nA1 1.000 0.0 394\nA2 0.7 850 . 0 309\nA3 0.200 0.007 9\nD1 2. 850 3.000 3.150 0.1122 0.11 81 0.1240\nE1 2. 850 3.000 3.150 0.1122 0.11 81 0.1240\nL1 1.000 1.060 0.0 394 0.0417\nL2 2.000 2.060 0.07 870 . 0 811\nN1 0.500 0.01 97\nN2 1.000 0.0 394\nM 0.040 0.100 0.160 0.0016 0.00 390.006 3\nP1 0. 875 0.0 344\nP2 1.275 0.0502\nT1 0.2 900 . 350 0.410 0.0114 0.01 380.0161\nT2 0.1 90 0.250 0. 310 0.0075 0.00 980.0122\nd 0.150 0.005 9\nk 0.050 0.0020LGA16 ( 3x3x1.0mm)\nLand Grid Array Packa geOutline and\n7983231mechanical data\nLIS331DLH Revision history\nDoc ID 15094 Rev 3 37/38         9 Revision history\n         Table 55. Document revision history\nDate Revision Changes\n16-Oct-2008 1 Initial release\n21-Nov-2008 2 Updated Table 3 on page 9  and Table 4 on page 10\n10-Jul-2009 3Updated: Table 4 on page 10  and Table 6 on page 12\nMinor text changes to improve readability\n         LIS331DLH\n38/38  Doc ID 15094 Rev 3         \n \nPlease Read Carefully:\nInformation in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries (“ST ”) reserve the\nright to make changes, corrections, modifications or improvements, to this document, and the products and services described he rein at any\ntime, without notice.\nAll ST products are sold pursuant to ST’s terms and conditions of sale.Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST as sumes no\nliability whatsoever relating to the choice, selection or use of the ST products and services described herein.\nNo license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. I f any part of this\ndocument refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products\nor services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoev er of such\nthird party products or services or any intellectual property contained therein.\nUNLESS OTHERWISE SET FORTH IN ST’S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED\nWARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED\nWARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTI CULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS\nOF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.\nUNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT\nRECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITA RY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING\nAPPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY,\nDEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVEGRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER’S OWN RISK.\nResale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void\nany warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoev er, any\nliability of ST.\nST and the ST logo are trademarks or registered trademarks of ST in various countries.\nInformation in this document supersedes and replaces all information previously supplied.\nThe ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.\n© 2009 STMicroelectronics - All rights reserved\nSTMicroelectronics group of companies\nAustralia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Ital y - Japan - \nMalaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America\nwww.st.com\n'}]
!==============================================================================!
### Component Summary: LIS331DLH

**Description:**
The LIS331DLH is an ultra low-power, high-performance 3-axis linear accelerometer from STMicroelectronics. It features a digital output interface (I2C/SPI) and is designed for motion sensing applications. The device is part of the "nano" family of MEMS sensors, which are characterized by their small size and low power consumption.

**Key Specifications:**
- **Voltage Ratings:**
  - Supply Voltage (Vdd): 2.16 V to 3.6 V
  - I/O Pins Supply Voltage (Vdd_IO): 1.71 V to Vdd + 0.1 V

- **Current Ratings:**
  - Normal Mode: 250 µA
  - Low-Power Mode: 10 µA
  - Power-Down Mode: 1 µA

- **Power Consumption:**
  - Ultra low-power mode consumption down to 10 µA

- **Operating Temperature Range:**
  - -40 °C to +85 °C

- **Package Type:**
  - LGA 16 (3x3x1 mm)

- **Special Features:**
  - Dynamically selectable full-scale ranges of ±2g, ±4g, and ±8g
  - 16-bit data output
  - Two independent programmable interrupt generators for free-fall and motion detection
  - Sleep to wake-up function
  - 6D orientation detection
  - Embedded self-test capability
  - High shock survivability (up to 10,000 g)
  - ECOPACK® RoHS and “Green” compliant

- **Moisture Sensitive Level (MSL):**
  - MSL3 according to JEDEC J-STD-020E

**Typical Applications:**
The LIS331DLH is suitable for a variety of applications, including:
- Motion-activated functions in consumer electronics
- Free-fall detection for data protection in mobile devices
- Intelligent power saving features in handheld devices
- Pedometer applications for fitness tracking
- Display orientation detection in smartphones and tablets
- Gaming and virtual reality input devices
- Impact recognition and logging for industrial applications
- Vibration monitoring and compensation in machinery

This accelerometer is particularly useful in applications where low power consumption and high performance are critical, making it ideal for battery-operated devices and portable electronics.