Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Feb  2 23:17:59 2023
| Host         : DESKTOP-POC374B running 64-bit major release  (build 9200)
| Command      : report_drc -file fir_filtar_drc_routed.rpt -pb fir_filtar_drc_routed.pb -rpx fir_filtar_drc_routed.rpx
| Design       : fir_filtar
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 20
+--------+----------+--------------------+------------+
| Rule   | Severity | Description        | Violations |
+--------+----------+--------------------+------------+
| DPIP-1 | Warning  | Input pipelining   | 19         |
| ZPS7-1 | Warning  | PS7 block required | 1          |
+--------+----------+--------------------+------------+

2. REPORT DETAILS
-----------------
DPIP-1#1 Warning
Input pipelining  
DSP other_sections[10].fir_section/sum_reg_reg input other_sections[10].fir_section/sum_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP other_sections[11].fir_section/sum_reg_reg input other_sections[11].fir_section/sum_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP other_sections[12].fir_section/sum_reg_reg input other_sections[12].fir_section/sum_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP other_sections[13].fir_section/sum_reg_reg input other_sections[13].fir_section/sum_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP other_sections[14].fir_section/sum_reg_reg input other_sections[14].fir_section/sum_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#6 Warning
Input pipelining  
DSP other_sections[15].fir_section/sum_reg_reg input other_sections[15].fir_section/sum_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#7 Warning
Input pipelining  
DSP other_sections[16].fir_section/sum_reg_reg input other_sections[16].fir_section/sum_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#8 Warning
Input pipelining  
DSP other_sections[17].fir_section/sum_reg_reg input other_sections[17].fir_section/sum_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#9 Warning
Input pipelining  
DSP other_sections[18].fir_section/sum_reg_reg input other_sections[18].fir_section/sum_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#10 Warning
Input pipelining  
DSP other_sections[19].fir_section/sum_reg_reg input other_sections[19].fir_section/sum_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#11 Warning
Input pipelining  
DSP other_sections[1].fir_section/sum_reg_reg input other_sections[1].fir_section/sum_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#12 Warning
Input pipelining  
DSP other_sections[2].fir_section/sum_reg_reg input other_sections[2].fir_section/sum_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#13 Warning
Input pipelining  
DSP other_sections[3].fir_section/sum_reg_reg input other_sections[3].fir_section/sum_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#14 Warning
Input pipelining  
DSP other_sections[4].fir_section/sum_reg_reg input other_sections[4].fir_section/sum_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#15 Warning
Input pipelining  
DSP other_sections[5].fir_section/sum_reg_reg input other_sections[5].fir_section/sum_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#16 Warning
Input pipelining  
DSP other_sections[6].fir_section/sum_reg_reg input other_sections[6].fir_section/sum_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#17 Warning
Input pipelining  
DSP other_sections[7].fir_section/sum_reg_reg input other_sections[7].fir_section/sum_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#18 Warning
Input pipelining  
DSP other_sections[8].fir_section/sum_reg_reg input other_sections[8].fir_section/sum_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#19 Warning
Input pipelining  
DSP other_sections[9].fir_section/sum_reg_reg input other_sections[9].fir_section/sum_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>


