/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.10
Build    : 1.2.14
Hash     : 9ba1b42
Date     : Oct  5 2024
Type     : Engineering
Log Time   : Mon Oct  7 10:11:52 2024 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 61
# Timing Graph Levels: 76

#Path 1
Startpoint: $delete_wire$131707.z[20] (RS_DSP_MULT_REGIN at (23,26) clocked by clk)
Endpoint  : design195_5_10_inst.encoder_instance548.data_out[18].D[0] (dffre at (24,27) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                    0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing:global net)                                                                 0.000     0.894
| (intra 'dsp' routing)                                                                            0.000     0.894
$delete_wire$131707.clk[0] (RS_DSP_MULT_REGIN at (23,26))                                          0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN' Tcq_max)                                                          0.151     1.045
$delete_wire$131707.z[20] (RS_DSP_MULT_REGIN at (23,26)) [clock-to-output]                         0.000     1.045
| (intra 'dsp' routing)                                                                            0.000     1.045
| (OPIN:552646 side: (RIGHT,) (23,26,0))                                                           0.000     1.045
| (CHANY:1250665 L4 length:4 (23,26,0-> (23,23,0))                                                 0.119     1.164
| (CHANX:1090025 L4 length:4 (23,22,0-> (20,22,0))                                                 0.119     1.283
| (CHANY:1244810 L1 length:1 (21,23,0-> (21,23,0))                                                 0.061     1.344
| (IPIN:506464 side: (RIGHT,) (21,23,0))                                                           0.101     1.445
| (intra 'clb' routing)                                                                            0.085     1.530
$abc$128410$new_new_n2837__.in[5] (.names at (21,23))                                              0.000     1.530
| (primitive '.names' combinational delay)                                                         0.173     1.703
$abc$128410$new_new_n2837__.out[0] (.names at (21,23))                                             0.000     1.703
| (intra 'clb' routing)                                                                            0.000     1.703
| (OPIN:506394 side: (TOP,) (21,23,0))                                                             0.000     1.703
| (CHANX:1093965 L4 length:4 (21,23,0-> (18,23,0))                                                 0.119     1.821
| (IPIN:506285 side: (TOP,) (20,23,0))                                                             0.101     1.922
| (intra 'clb' routing)                                                                            0.085     2.007
$abc$128410$new_new_n2846__.in[2] (.names at (20,23))                                              0.000     2.007
| (primitive '.names' combinational delay)                                                         0.136     2.143
$abc$128410$new_new_n2846__.out[0] (.names at (20,23))                                             0.000     2.143
| (intra 'clb' routing)                                                                            0.000     2.143
| (OPIN:506256 side: (RIGHT,) (20,23,0))                                                           0.000     2.143
| (CHANY:1241902 L1 length:1 (20,23,0-> (20,23,0))                                                 0.061     2.204
| (IPIN:506315 side: (RIGHT,) (20,23,0))                                                           0.101     2.304
| (intra 'clb' routing)                                                                            0.085     2.390
$abc$128410$new_new_n2850__.in[1] (.names at (20,23))                                              0.000     2.390
| (primitive '.names' combinational delay)                                                         0.218     2.608
$abc$128410$new_new_n2850__.out[0] (.names at (20,23))                                             0.000     2.608
| (intra 'clb' routing)                                                                            0.000     2.608
| (OPIN:506263 side: (RIGHT,) (20,23,0))                                                           0.000     2.608
| (CHANY:1241932 L4 length:4 (20,23,0-> (20,26,0))                                                 0.119     2.727
| (CHANX:1094132 L1 length:1 (21,23,0-> (21,23,0))                                                 0.061     2.788
| (CHANY:1244819 L1 length:1 (21,23,0-> (21,23,0))                                                 0.061     2.849
| (IPIN:506452 side: (RIGHT,) (21,23,0))                                                           0.101     2.949
| (intra 'clb' routing)                                                                            0.085     3.034
$abc$128410$new_new_n2854__.in[3] (.names at (21,23))                                              0.000     3.034
| (primitive '.names' combinational delay)                                                         0.152     3.186
$abc$128410$new_new_n2854__.out[0] (.names at (21,23))                                             0.000     3.186
| (intra 'clb' routing)                                                                            0.000     3.186
| (OPIN:506415 side: (RIGHT,) (21,23,0))                                                           0.000     3.186
| (CHANY:1244830 L1 length:1 (21,23,0-> (21,23,0))                                                 0.061     3.247
| (CHANX:1094222 L4 length:4 (22,23,0-> (25,23,0))                                                 0.119     3.366
| (IPIN:507104 side: (TOP,) (24,23,0))                                                             0.101     3.467
| (intra 'clb' routing)                                                                            0.085     3.552
$abc$128410$new_new_n3075__.in[1] (.names at (24,23))                                              0.000     3.552
| (primitive '.names' combinational delay)                                                         0.099     3.651
$abc$128410$new_new_n3075__.out[0] (.names at (24,23))                                             0.000     3.651
| (intra 'clb' routing)                                                                            0.085     3.736
$auto_1052.Y[28].in[0] (.names at (24,23))                                                         0.000     3.736
| (primitive '.names' combinational delay)                                                         0.148     3.884
$auto_1052.Y[28].out[0] (.names at (24,23))                                                        0.000     3.884
| (intra 'clb' routing)                                                                            0.000     3.884
| (OPIN:507087 side: (RIGHT,) (24,23,0))                                                           0.000     3.884
| (CHANY:1253553 L1 length:1 (24,23,0-> (24,23,0))                                                 0.061     3.945
| (CHANX:1090113 L4 length:4 (24,22,0-> (21,22,0))                                                 0.119     4.064
| (CHANY:1247730 L1 length:1 (22,23,0-> (22,23,0))                                                 0.061     4.125
| (CHANX:1094197 L1 length:1 (22,23,0-> (22,23,0))                                                 0.061     4.186
| (IPIN:506576 side: (TOP,) (22,23,0))                                                             0.101     4.286
| (intra 'clb' routing)                                                                            0.184     4.471
$auto_1127.C[29].p[0] (adder_carry at (22,23))                                                    -0.000     4.471
| (primitive 'adder_carry' combinational delay)                                                    0.037     4.507
$auto_1127.C[29].sumout[0] (adder_carry at (22,23))                                                0.000     4.507
| (intra 'clb' routing)                                                                            0.000     4.507
| (OPIN:506558 side: (RIGHT,) (22,23,0))                                                           0.000     4.507
| (CHANY:1247727 L1 length:1 (22,23,0-> (22,23,0))                                                 0.061     4.568
| (CHANX:1089987 L4 length:4 (22,22,0-> (19,22,0))                                                 0.119     4.687
| (CHANY:1239002 L1 length:1 (19,23,0-> (19,23,0))                                                 0.061     4.748
| (CHANX:1094098 L4 length:4 (20,23,0-> (23,23,0))                                                 0.119     4.867
| (CHANY:1241927 L1 length:1 (20,23,0-> (20,23,0))                                                 0.061     4.928
| (IPIN:506311 side: (RIGHT,) (20,23,0))                                                           0.101     5.029
| (intra 'clb' routing)                                                                            0.085     5.114
$abc$128410$new_new_n2869__.in[2] (.names at (20,23))                                             -0.000     5.114
| (primitive '.names' combinational delay)                                                         0.218     5.332
$abc$128410$new_new_n2869__.out[0] (.names at (20,23))                                             0.000     5.332
| (intra 'clb' routing)                                                                            0.000     5.332
| (OPIN:506241 side: (TOP,) (20,23,0))                                                             0.000     5.332
| (CHANX:1094104 L4 length:4 (20,23,0-> (23,23,0))                                                 0.119     5.451
| (CHANY:1242008 L4 length:4 (20,24,0-> (20,27,0))                                                 0.119     5.570
| (CHANX:1110388 L1 length:1 (21,27,0-> (21,27,0))                                                 0.061     5.631
| (IPIN:569679 side: (TOP,) (21,27,0))                                                             0.101     5.731
| (intra 'clb' routing)                                                                            0.085     5.816
$abc$128410$new_new_n2870__.in[0] (.names at (21,27))                                              0.000     5.816
| (primitive '.names' combinational delay)                                                         0.172     5.989
$abc$128410$new_new_n2870__.out[0] (.names at (21,27))                                             0.000     5.989
| (intra 'clb' routing)                                                                            0.000     5.989
| (OPIN:569660 side: (RIGHT,) (21,27,0))                                                           0.000     5.989
| (CHANY:1245068 L1 length:1 (21,27,0-> (21,27,0))                                                 0.061     6.050
| (CHANX:1110496 L4 length:4 (22,27,0-> (25,27,0))                                                 0.119     6.169
| (IPIN:569977 side: (TOP,) (24,27,0))                                                             0.101     6.270
| (intra 'clb' routing)                                                                            0.085     6.355
$abc$128410$abc$64559$li291_li291.in[0] (.names at (24,27))                                        0.000     6.355
| (primitive '.names' combinational delay)                                                         0.218     6.573
$abc$128410$abc$64559$li291_li291.out[0] (.names at (24,27))                                       0.000     6.573
| (intra 'clb' routing)                                                                            0.000     6.573
design195_5_10_inst.encoder_instance548.data_out[18].D[0] (dffre at (24,27))                       0.000     6.573
data arrival time                                                                                            6.573

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                    0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing:global net)                                                                 0.000     0.894
| (intra 'clb' routing)                                                                            0.000     0.894
design195_5_10_inst.encoder_instance548.data_out[18].C[0] (dffre at (24,27))                       0.000     0.894
clock uncertainty                                                                                  0.000     0.894
cell setup time                                                                                   -0.032     0.863
data required time                                                                                           0.863
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.863
data arrival time                                                                                           -6.573
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -5.710


#Path 2
Startpoint: $delete_wire$131707.z[20] (RS_DSP_MULT_REGIN at (23,26) clocked by clk)
Endpoint  : design195_5_10_inst.encoder_instance548.data_out[22].D[0] (dffre at (24,27) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                    0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing:global net)                                                                 0.000     0.894
| (intra 'dsp' routing)                                                                            0.000     0.894
$delete_wire$131707.clk[0] (RS_DSP_MULT_REGIN at (23,26))                                          0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN' Tcq_max)                                                          0.151     1.045
$delete_wire$131707.z[20] (RS_DSP_MULT_REGIN at (23,26)) [clock-to-output]                         0.000     1.045
| (intra 'dsp' routing)                                                                            0.000     1.045
| (OPIN:552646 side: (RIGHT,) (23,26,0))                                                           0.000     1.045
| (CHANY:1250665 L4 length:4 (23,26,0-> (23,23,0))                                                 0.119     1.164
| (CHANX:1090025 L4 length:4 (23,22,0-> (20,22,0))                                                 0.119     1.283
| (CHANY:1244810 L1 length:1 (21,23,0-> (21,23,0))                                                 0.061     1.344
| (IPIN:506464 side: (RIGHT,) (21,23,0))                                                           0.101     1.445
| (intra 'clb' routing)                                                                            0.085     1.530
$abc$128410$new_new_n2837__.in[5] (.names at (21,23))                                              0.000     1.530
| (primitive '.names' combinational delay)                                                         0.173     1.703
$abc$128410$new_new_n2837__.out[0] (.names at (21,23))                                             0.000     1.703
| (intra 'clb' routing)                                                                            0.000     1.703
| (OPIN:506394 side: (TOP,) (21,23,0))                                                             0.000     1.703
| (CHANX:1093965 L4 length:4 (21,23,0-> (18,23,0))                                                 0.119     1.821
| (IPIN:506285 side: (TOP,) (20,23,0))                                                             0.101     1.922
| (intra 'clb' routing)                                                                            0.085     2.007
$abc$128410$new_new_n2846__.in[2] (.names at (20,23))                                              0.000     2.007
| (primitive '.names' combinational delay)                                                         0.136     2.143
$abc$128410$new_new_n2846__.out[0] (.names at (20,23))                                             0.000     2.143
| (intra 'clb' routing)                                                                            0.000     2.143
| (OPIN:506256 side: (RIGHT,) (20,23,0))                                                           0.000     2.143
| (CHANY:1241902 L1 length:1 (20,23,0-> (20,23,0))                                                 0.061     2.204
| (IPIN:506315 side: (RIGHT,) (20,23,0))                                                           0.101     2.304
| (intra 'clb' routing)                                                                            0.085     2.390
$abc$128410$new_new_n2850__.in[1] (.names at (20,23))                                              0.000     2.390
| (primitive '.names' combinational delay)                                                         0.218     2.608
$abc$128410$new_new_n2850__.out[0] (.names at (20,23))                                             0.000     2.608
| (intra 'clb' routing)                                                                            0.000     2.608
| (OPIN:506263 side: (RIGHT,) (20,23,0))                                                           0.000     2.608
| (CHANY:1241932 L4 length:4 (20,23,0-> (20,26,0))                                                 0.119     2.727
| (CHANX:1094132 L1 length:1 (21,23,0-> (21,23,0))                                                 0.061     2.788
| (CHANY:1244819 L1 length:1 (21,23,0-> (21,23,0))                                                 0.061     2.849
| (IPIN:506452 side: (RIGHT,) (21,23,0))                                                           0.101     2.949
| (intra 'clb' routing)                                                                            0.085     3.034
$abc$128410$new_new_n2854__.in[3] (.names at (21,23))                                              0.000     3.034
| (primitive '.names' combinational delay)                                                         0.152     3.186
$abc$128410$new_new_n2854__.out[0] (.names at (21,23))                                             0.000     3.186
| (intra 'clb' routing)                                                                            0.000     3.186
| (OPIN:506415 side: (RIGHT,) (21,23,0))                                                           0.000     3.186
| (CHANY:1244830 L1 length:1 (21,23,0-> (21,23,0))                                                 0.061     3.247
| (CHANX:1094222 L4 length:4 (22,23,0-> (25,23,0))                                                 0.119     3.366
| (IPIN:507104 side: (TOP,) (24,23,0))                                                             0.101     3.467
| (intra 'clb' routing)                                                                            0.085     3.552
$abc$128410$new_new_n3075__.in[1] (.names at (24,23))                                              0.000     3.552
| (primitive '.names' combinational delay)                                                         0.099     3.651
$abc$128410$new_new_n3075__.out[0] (.names at (24,23))                                             0.000     3.651
| (intra 'clb' routing)                                                                            0.085     3.736
$auto_1052.Y[28].in[0] (.names at (24,23))                                                         0.000     3.736
| (primitive '.names' combinational delay)                                                         0.148     3.884
$auto_1052.Y[28].out[0] (.names at (24,23))                                                        0.000     3.884
| (intra 'clb' routing)                                                                            0.000     3.884
| (OPIN:507087 side: (RIGHT,) (24,23,0))                                                           0.000     3.884
| (CHANY:1253553 L1 length:1 (24,23,0-> (24,23,0))                                                 0.061     3.945
| (CHANX:1090113 L4 length:4 (24,22,0-> (21,22,0))                                                 0.119     4.064
| (CHANY:1247730 L1 length:1 (22,23,0-> (22,23,0))                                                 0.061     4.125
| (CHANX:1094197 L1 length:1 (22,23,0-> (22,23,0))                                                 0.061     4.186
| (IPIN:506576 side: (TOP,) (22,23,0))                                                             0.101     4.286
| (intra 'clb' routing)                                                                            0.184     4.471
$auto_1127.C[29].p[0] (adder_carry at (22,23))                                                    -0.000     4.471
| (primitive 'adder_carry' combinational delay)                                                    0.037     4.507
$auto_1127.C[29].sumout[0] (adder_carry at (22,23))                                                0.000     4.507
| (intra 'clb' routing)                                                                            0.000     4.507
| (OPIN:506558 side: (RIGHT,) (22,23,0))                                                           0.000     4.507
| (CHANY:1247727 L1 length:1 (22,23,0-> (22,23,0))                                                 0.061     4.568
| (CHANX:1089987 L4 length:4 (22,22,0-> (19,22,0))                                                 0.119     4.687
| (CHANY:1239002 L1 length:1 (19,23,0-> (19,23,0))                                                 0.061     4.748
| (CHANX:1094098 L4 length:4 (20,23,0-> (23,23,0))                                                 0.119     4.867
| (CHANY:1241927 L1 length:1 (20,23,0-> (20,23,0))                                                 0.061     4.928
| (IPIN:506311 side: (RIGHT,) (20,23,0))                                                           0.101     5.029
| (intra 'clb' routing)                                                                            0.085     5.114
$abc$128410$new_new_n2869__.in[2] (.names at (20,23))                                             -0.000     5.114
| (primitive '.names' combinational delay)                                                         0.218     5.332
$abc$128410$new_new_n2869__.out[0] (.names at (20,23))                                             0.000     5.332
| (intra 'clb' routing)                                                                            0.000     5.332
| (OPIN:506241 side: (TOP,) (20,23,0))                                                             0.000     5.332
| (CHANX:1094104 L4 length:4 (20,23,0-> (23,23,0))                                                 0.119     5.451
| (CHANY:1242008 L4 length:4 (20,24,0-> (20,27,0))                                                 0.119     5.570
| (CHANX:1110388 L1 length:1 (21,27,0-> (21,27,0))                                                 0.061     5.631
| (IPIN:569679 side: (TOP,) (21,27,0))                                                             0.101     5.731
| (intra 'clb' routing)                                                                            0.085     5.816
$abc$128410$new_new_n2870__.in[0] (.names at (21,27))                                              0.000     5.816
| (primitive '.names' combinational delay)                                                         0.172     5.989
$abc$128410$new_new_n2870__.out[0] (.names at (21,27))                                             0.000     5.989
| (intra 'clb' routing)                                                                            0.000     5.989
| (OPIN:569660 side: (RIGHT,) (21,27,0))                                                           0.000     5.989
| (CHANY:1245068 L1 length:1 (21,27,0-> (21,27,0))                                                 0.061     6.050
| (CHANX:1110496 L4 length:4 (22,27,0-> (25,27,0))                                                 0.119     6.169
| (IPIN:569977 side: (TOP,) (24,27,0))                                                             0.101     6.270
| (intra 'clb' routing)                                                                            0.085     6.355
$abc$128410$abc$64559$li292_li292.in[0] (.names at (24,27))                                        0.000     6.355
| (primitive '.names' combinational delay)                                                         0.218     6.573
$abc$128410$abc$64559$li292_li292.out[0] (.names at (24,27))                                       0.000     6.573
| (intra 'clb' routing)                                                                            0.000     6.573
design195_5_10_inst.encoder_instance548.data_out[22].D[0] (dffre at (24,27))                       0.000     6.573
data arrival time                                                                                            6.573

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                    0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing:global net)                                                                 0.000     0.894
| (intra 'clb' routing)                                                                            0.000     0.894
design195_5_10_inst.encoder_instance548.data_out[22].C[0] (dffre at (24,27))                       0.000     0.894
clock uncertainty                                                                                  0.000     0.894
cell setup time                                                                                   -0.032     0.863
data required time                                                                                           0.863
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.863
data arrival time                                                                                           -6.573
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -5.710


#Path 3
Startpoint: $delete_wire$131707.z[20] (RS_DSP_MULT_REGIN at (23,26) clocked by clk)
Endpoint  : design195_5_10_inst.encoder_instance548.data_out[3].D[0] (dffre at (22,27) clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (51,44))                                                   0.000     0.000
| (intra 'io' routing)                                                                            0.894     0.894
| (inter-block routing:global net)                                                                0.000     0.894
| (intra 'dsp' routing)                                                                           0.000     0.894
$delete_wire$131707.clk[0] (RS_DSP_MULT_REGIN at (23,26))                                         0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN' Tcq_max)                                                         0.151     1.045
$delete_wire$131707.z[20] (RS_DSP_MULT_REGIN at (23,26)) [clock-to-output]                        0.000     1.045
| (intra 'dsp' routing)                                                                           0.000     1.045
| (OPIN:552646 side: (RIGHT,) (23,26,0))                                                          0.000     1.045
| (CHANY:1250665 L4 length:4 (23,26,0-> (23,23,0))                                                0.119     1.164
| (CHANX:1090025 L4 length:4 (23,22,0-> (20,22,0))                                                0.119     1.283
| (CHANY:1244810 L1 length:1 (21,23,0-> (21,23,0))                                                0.061     1.344
| (IPIN:506464 side: (RIGHT,) (21,23,0))                                                          0.101     1.445
| (intra 'clb' routing)                                                                           0.085     1.530
$abc$128410$new_new_n2837__.in[5] (.names at (21,23))                                             0.000     1.530
| (primitive '.names' combinational delay)                                                        0.173     1.703
$abc$128410$new_new_n2837__.out[0] (.names at (21,23))                                            0.000     1.703
| (intra 'clb' routing)                                                                           0.000     1.703
| (OPIN:506394 side: (TOP,) (21,23,0))                                                            0.000     1.703
| (CHANX:1093965 L4 length:4 (21,23,0-> (18,23,0))                                                0.119     1.821
| (IPIN:506285 side: (TOP,) (20,23,0))                                                            0.101     1.922
| (intra 'clb' routing)                                                                           0.085     2.007
$abc$128410$new_new_n2846__.in[2] (.names at (20,23))                                             0.000     2.007
| (primitive '.names' combinational delay)                                                        0.136     2.143
$abc$128410$new_new_n2846__.out[0] (.names at (20,23))                                            0.000     2.143
| (intra 'clb' routing)                                                                           0.000     2.143
| (OPIN:506256 side: (RIGHT,) (20,23,0))                                                          0.000     2.143
| (CHANY:1241902 L1 length:1 (20,23,0-> (20,23,0))                                                0.061     2.204
| (IPIN:506315 side: (RIGHT,) (20,23,0))                                                          0.101     2.304
| (intra 'clb' routing)                                                                           0.085     2.390
$abc$128410$new_new_n2850__.in[1] (.names at (20,23))                                             0.000     2.390
| (primitive '.names' combinational delay)                                                        0.218     2.608
$abc$128410$new_new_n2850__.out[0] (.names at (20,23))                                            0.000     2.608
| (intra 'clb' routing)                                                                           0.000     2.608
| (OPIN:506263 side: (RIGHT,) (20,23,0))                                                          0.000     2.608
| (CHANY:1241932 L4 length:4 (20,23,0-> (20,26,0))                                                0.119     2.727
| (CHANX:1094132 L1 length:1 (21,23,0-> (21,23,0))                                                0.061     2.788
| (CHANY:1244819 L1 length:1 (21,23,0-> (21,23,0))                                                0.061     2.849
| (IPIN:506452 side: (RIGHT,) (21,23,0))                                                          0.101     2.949
| (intra 'clb' routing)                                                                           0.085     3.034
$abc$128410$new_new_n2854__.in[3] (.names at (21,23))                                             0.000     3.034
| (primitive '.names' combinational delay)                                                        0.152     3.186
$abc$128410$new_new_n2854__.out[0] (.names at (21,23))                                            0.000     3.186
| (intra 'clb' routing)                                                                           0.000     3.186
| (OPIN:506415 side: (RIGHT,) (21,23,0))                                                          0.000     3.186
| (CHANY:1244830 L1 length:1 (21,23,0-> (21,23,0))                                                0.061     3.247
| (CHANX:1094222 L4 length:4 (22,23,0-> (25,23,0))                                                0.119     3.366
| (IPIN:507104 side: (TOP,) (24,23,0))                                                            0.101     3.467
| (intra 'clb' routing)                                                                           0.085     3.552
$abc$128410$new_new_n3075__.in[1] (.names at (24,23))                                             0.000     3.552
| (primitive '.names' combinational delay)                                                        0.099     3.651
$abc$128410$new_new_n3075__.out[0] (.names at (24,23))                                            0.000     3.651
| (intra 'clb' routing)                                                                           0.085     3.736
$auto_1052.Y[28].in[0] (.names at (24,23))                                                        0.000     3.736
| (primitive '.names' combinational delay)                                                        0.148     3.884
$auto_1052.Y[28].out[0] (.names at (24,23))                                                       0.000     3.884
| (intra 'clb' routing)                                                                           0.000     3.884
| (OPIN:507087 side: (RIGHT,) (24,23,0))                                                          0.000     3.884
| (CHANY:1253553 L1 length:1 (24,23,0-> (24,23,0))                                                0.061     3.945
| (CHANX:1090113 L4 length:4 (24,22,0-> (21,22,0))                                                0.119     4.064
| (CHANY:1247730 L1 length:1 (22,23,0-> (22,23,0))                                                0.061     4.125
| (CHANX:1094197 L1 length:1 (22,23,0-> (22,23,0))                                                0.061     4.186
| (IPIN:506576 side: (TOP,) (22,23,0))                                                            0.101     4.286
| (intra 'clb' routing)                                                                           0.184     4.471
$auto_1127.C[29].p[0] (adder_carry at (22,23))                                                   -0.000     4.471
| (primitive 'adder_carry' combinational delay)                                                   0.037     4.507
$auto_1127.C[29].sumout[0] (adder_carry at (22,23))                                               0.000     4.507
| (intra 'clb' routing)                                                                           0.000     4.507
| (OPIN:506558 side: (RIGHT,) (22,23,0))                                                          0.000     4.507
| (CHANY:1247727 L1 length:1 (22,23,0-> (22,23,0))                                                0.061     4.568
| (CHANX:1089987 L4 length:4 (22,22,0-> (19,22,0))                                                0.119     4.687
| (CHANY:1239002 L1 length:1 (19,23,0-> (19,23,0))                                                0.061     4.748
| (CHANX:1094098 L4 length:4 (20,23,0-> (23,23,0))                                                0.119     4.867
| (CHANY:1241927 L1 length:1 (20,23,0-> (20,23,0))                                                0.061     4.928
| (IPIN:506311 side: (RIGHT,) (20,23,0))                                                          0.101     5.029
| (intra 'clb' routing)                                                                           0.085     5.114
$abc$128410$new_new_n2869__.in[2] (.names at (20,23))                                            -0.000     5.114
| (primitive '.names' combinational delay)                                                        0.218     5.332
$abc$128410$new_new_n2869__.out[0] (.names at (20,23))                                            0.000     5.332
| (intra 'clb' routing)                                                                           0.000     5.332
| (OPIN:506241 side: (TOP,) (20,23,0))                                                            0.000     5.332
| (CHANX:1094104 L4 length:4 (20,23,0-> (23,23,0))                                                0.119     5.451
| (CHANY:1242008 L4 length:4 (20,24,0-> (20,27,0))                                                0.119     5.570
| (CHANX:1110388 L1 length:1 (21,27,0-> (21,27,0))                                                0.061     5.631
| (IPIN:569679 side: (TOP,) (21,27,0))                                                            0.101     5.731
| (intra 'clb' routing)                                                                           0.085     5.816
$abc$128410$new_new_n2870__.in[0] (.names at (21,27))                                             0.000     5.816
| (primitive '.names' combinational delay)                                                        0.172     5.989
$abc$128410$new_new_n2870__.out[0] (.names at (21,27))                                            0.000     5.989
| (intra 'clb' routing)                                                                           0.000     5.989
| (OPIN:569660 side: (RIGHT,) (21,27,0))                                                          0.000     5.989
| (CHANY:1245068 L1 length:1 (21,27,0-> (21,27,0))                                                0.061     6.050
| (CHANX:1110496 L4 length:4 (22,27,0-> (25,27,0))                                                0.119     6.169
| (IPIN:569840 side: (TOP,) (22,27,0))                                                            0.101     6.270
| (intra 'clb' routing)                                                                           0.085     6.355
$abc$128410$abc$64559$li286_li286.in[0] (.names at (22,27))                                       0.000     6.355
| (primitive '.names' combinational delay)                                                        0.136     6.490
$abc$128410$abc$64559$li286_li286.out[0] (.names at (22,27))                                      0.000     6.490
| (intra 'clb' routing)                                                                           0.000     6.490
design195_5_10_inst.encoder_instance548.data_out[3].D[0] (dffre at (22,27))                       0.000     6.490
data arrival time                                                                                           6.490

clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (51,44))                                                   0.000     0.000
| (intra 'io' routing)                                                                            0.894     0.894
| (inter-block routing:global net)                                                                0.000     0.894
| (intra 'clb' routing)                                                                           0.000     0.894
design195_5_10_inst.encoder_instance548.data_out[3].C[0] (dffre at (22,27))                       0.000     0.894
clock uncertainty                                                                                 0.000     0.894
cell setup time                                                                                  -0.032     0.863
data required time                                                                                          0.863
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          0.863
data arrival time                                                                                          -6.490
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -5.627


#Path 4
Startpoint: $delete_wire$131707.z[20] (RS_DSP_MULT_REGIN at (23,26) clocked by clk)
Endpoint  : design195_5_10_inst.encoder_instance548.data_out[10].D[0] (dffre at (24,27) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                    0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing:global net)                                                                 0.000     0.894
| (intra 'dsp' routing)                                                                            0.000     0.894
$delete_wire$131707.clk[0] (RS_DSP_MULT_REGIN at (23,26))                                          0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN' Tcq_max)                                                          0.151     1.045
$delete_wire$131707.z[20] (RS_DSP_MULT_REGIN at (23,26)) [clock-to-output]                         0.000     1.045
| (intra 'dsp' routing)                                                                            0.000     1.045
| (OPIN:552646 side: (RIGHT,) (23,26,0))                                                           0.000     1.045
| (CHANY:1250665 L4 length:4 (23,26,0-> (23,23,0))                                                 0.119     1.164
| (CHANX:1090025 L4 length:4 (23,22,0-> (20,22,0))                                                 0.119     1.283
| (CHANY:1244810 L1 length:1 (21,23,0-> (21,23,0))                                                 0.061     1.344
| (IPIN:506464 side: (RIGHT,) (21,23,0))                                                           0.101     1.445
| (intra 'clb' routing)                                                                            0.085     1.530
$abc$128410$new_new_n2837__.in[5] (.names at (21,23))                                              0.000     1.530
| (primitive '.names' combinational delay)                                                         0.173     1.703
$abc$128410$new_new_n2837__.out[0] (.names at (21,23))                                             0.000     1.703
| (intra 'clb' routing)                                                                            0.000     1.703
| (OPIN:506394 side: (TOP,) (21,23,0))                                                             0.000     1.703
| (CHANX:1093965 L4 length:4 (21,23,0-> (18,23,0))                                                 0.119     1.821
| (IPIN:506285 side: (TOP,) (20,23,0))                                                             0.101     1.922
| (intra 'clb' routing)                                                                            0.085     2.007
$abc$128410$new_new_n2846__.in[2] (.names at (20,23))                                              0.000     2.007
| (primitive '.names' combinational delay)                                                         0.136     2.143
$abc$128410$new_new_n2846__.out[0] (.names at (20,23))                                             0.000     2.143
| (intra 'clb' routing)                                                                            0.000     2.143
| (OPIN:506256 side: (RIGHT,) (20,23,0))                                                           0.000     2.143
| (CHANY:1241902 L1 length:1 (20,23,0-> (20,23,0))                                                 0.061     2.204
| (IPIN:506315 side: (RIGHT,) (20,23,0))                                                           0.101     2.304
| (intra 'clb' routing)                                                                            0.085     2.390
$abc$128410$new_new_n2850__.in[1] (.names at (20,23))                                              0.000     2.390
| (primitive '.names' combinational delay)                                                         0.218     2.608
$abc$128410$new_new_n2850__.out[0] (.names at (20,23))                                             0.000     2.608
| (intra 'clb' routing)                                                                            0.000     2.608
| (OPIN:506263 side: (RIGHT,) (20,23,0))                                                           0.000     2.608
| (CHANY:1241932 L4 length:4 (20,23,0-> (20,26,0))                                                 0.119     2.727
| (CHANX:1094132 L1 length:1 (21,23,0-> (21,23,0))                                                 0.061     2.788
| (CHANY:1244819 L1 length:1 (21,23,0-> (21,23,0))                                                 0.061     2.849
| (IPIN:506452 side: (RIGHT,) (21,23,0))                                                           0.101     2.949
| (intra 'clb' routing)                                                                            0.085     3.034
$abc$128410$new_new_n2854__.in[3] (.names at (21,23))                                              0.000     3.034
| (primitive '.names' combinational delay)                                                         0.152     3.186
$abc$128410$new_new_n2854__.out[0] (.names at (21,23))                                             0.000     3.186
| (intra 'clb' routing)                                                                            0.000     3.186
| (OPIN:506415 side: (RIGHT,) (21,23,0))                                                           0.000     3.186
| (CHANY:1244830 L1 length:1 (21,23,0-> (21,23,0))                                                 0.061     3.247
| (CHANX:1094222 L4 length:4 (22,23,0-> (25,23,0))                                                 0.119     3.366
| (IPIN:507104 side: (TOP,) (24,23,0))                                                             0.101     3.467
| (intra 'clb' routing)                                                                            0.085     3.552
$abc$128410$new_new_n3075__.in[1] (.names at (24,23))                                              0.000     3.552
| (primitive '.names' combinational delay)                                                         0.099     3.651
$abc$128410$new_new_n3075__.out[0] (.names at (24,23))                                             0.000     3.651
| (intra 'clb' routing)                                                                            0.085     3.736
$auto_1052.Y[28].in[0] (.names at (24,23))                                                         0.000     3.736
| (primitive '.names' combinational delay)                                                         0.148     3.884
$auto_1052.Y[28].out[0] (.names at (24,23))                                                        0.000     3.884
| (intra 'clb' routing)                                                                            0.000     3.884
| (OPIN:507087 side: (RIGHT,) (24,23,0))                                                           0.000     3.884
| (CHANY:1253553 L1 length:1 (24,23,0-> (24,23,0))                                                 0.061     3.945
| (CHANX:1090113 L4 length:4 (24,22,0-> (21,22,0))                                                 0.119     4.064
| (CHANY:1247730 L1 length:1 (22,23,0-> (22,23,0))                                                 0.061     4.125
| (CHANX:1094197 L1 length:1 (22,23,0-> (22,23,0))                                                 0.061     4.186
| (IPIN:506576 side: (TOP,) (22,23,0))                                                             0.101     4.286
| (intra 'clb' routing)                                                                            0.184     4.471
$auto_1127.C[29].p[0] (adder_carry at (22,23))                                                    -0.000     4.471
| (primitive 'adder_carry' combinational delay)                                                    0.037     4.507
$auto_1127.C[29].sumout[0] (adder_carry at (22,23))                                                0.000     4.507
| (intra 'clb' routing)                                                                            0.000     4.507
| (OPIN:506558 side: (RIGHT,) (22,23,0))                                                           0.000     4.507
| (CHANY:1247727 L1 length:1 (22,23,0-> (22,23,0))                                                 0.061     4.568
| (CHANX:1089987 L4 length:4 (22,22,0-> (19,22,0))                                                 0.119     4.687
| (CHANY:1239002 L1 length:1 (19,23,0-> (19,23,0))                                                 0.061     4.748
| (CHANX:1094098 L4 length:4 (20,23,0-> (23,23,0))                                                 0.119     4.867
| (CHANY:1241927 L1 length:1 (20,23,0-> (20,23,0))                                                 0.061     4.928
| (IPIN:506311 side: (RIGHT,) (20,23,0))                                                           0.101     5.029
| (intra 'clb' routing)                                                                            0.085     5.114
$abc$128410$new_new_n2869__.in[2] (.names at (20,23))                                             -0.000     5.114
| (primitive '.names' combinational delay)                                                         0.218     5.332
$abc$128410$new_new_n2869__.out[0] (.names at (20,23))                                             0.000     5.332
| (intra 'clb' routing)                                                                            0.000     5.332
| (OPIN:506241 side: (TOP,) (20,23,0))                                                             0.000     5.332
| (CHANX:1094104 L4 length:4 (20,23,0-> (23,23,0))                                                 0.119     5.451
| (CHANY:1242008 L4 length:4 (20,24,0-> (20,27,0))                                                 0.119     5.570
| (CHANX:1110388 L1 length:1 (21,27,0-> (21,27,0))                                                 0.061     5.631
| (IPIN:569679 side: (TOP,) (21,27,0))                                                             0.101     5.731
| (intra 'clb' routing)                                                                            0.085     5.816
$abc$128410$new_new_n2870__.in[0] (.names at (21,27))                                              0.000     5.816
| (primitive '.names' combinational delay)                                                         0.172     5.989
$abc$128410$new_new_n2870__.out[0] (.names at (21,27))                                             0.000     5.989
| (intra 'clb' routing)                                                                            0.000     5.989
| (OPIN:569660 side: (RIGHT,) (21,27,0))                                                           0.000     5.989
| (CHANY:1245068 L1 length:1 (21,27,0-> (21,27,0))                                                 0.061     6.050
| (CHANX:1110496 L4 length:4 (22,27,0-> (25,27,0))                                                 0.119     6.169
| (IPIN:569977 side: (TOP,) (24,27,0))                                                             0.101     6.270
| (intra 'clb' routing)                                                                            0.085     6.355
$abc$128410$abc$64559$li287_li287.in[0] (.names at (24,27))                                        0.000     6.355
| (primitive '.names' combinational delay)                                                         0.099     6.454
$abc$128410$abc$64559$li287_li287.out[0] (.names at (24,27))                                       0.000     6.454
| (intra 'clb' routing)                                                                            0.000     6.454
design195_5_10_inst.encoder_instance548.data_out[10].D[0] (dffre at (24,27))                       0.000     6.454
data arrival time                                                                                            6.454

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                    0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing:global net)                                                                 0.000     0.894
| (intra 'clb' routing)                                                                            0.000     0.894
design195_5_10_inst.encoder_instance548.data_out[10].C[0] (dffre at (24,27))                       0.000     0.894
clock uncertainty                                                                                  0.000     0.894
cell setup time                                                                                   -0.032     0.863
data required time                                                                                           0.863
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.863
data arrival time                                                                                           -6.454
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -5.591


#Path 5
Startpoint: $delete_wire$131707.z[20] (RS_DSP_MULT_REGIN at (23,26) clocked by clk)
Endpoint  : design195_5_10_inst.encoder_instance548.data_out[11].D[0] (dffre at (24,27) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                    0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing:global net)                                                                 0.000     0.894
| (intra 'dsp' routing)                                                                            0.000     0.894
$delete_wire$131707.clk[0] (RS_DSP_MULT_REGIN at (23,26))                                          0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN' Tcq_max)                                                          0.151     1.045
$delete_wire$131707.z[20] (RS_DSP_MULT_REGIN at (23,26)) [clock-to-output]                         0.000     1.045
| (intra 'dsp' routing)                                                                            0.000     1.045
| (OPIN:552646 side: (RIGHT,) (23,26,0))                                                           0.000     1.045
| (CHANY:1250665 L4 length:4 (23,26,0-> (23,23,0))                                                 0.119     1.164
| (CHANX:1090025 L4 length:4 (23,22,0-> (20,22,0))                                                 0.119     1.283
| (CHANY:1244810 L1 length:1 (21,23,0-> (21,23,0))                                                 0.061     1.344
| (IPIN:506464 side: (RIGHT,) (21,23,0))                                                           0.101     1.445
| (intra 'clb' routing)                                                                            0.085     1.530
$abc$128410$new_new_n2837__.in[5] (.names at (21,23))                                              0.000     1.530
| (primitive '.names' combinational delay)                                                         0.173     1.703
$abc$128410$new_new_n2837__.out[0] (.names at (21,23))                                             0.000     1.703
| (intra 'clb' routing)                                                                            0.000     1.703
| (OPIN:506394 side: (TOP,) (21,23,0))                                                             0.000     1.703
| (CHANX:1093965 L4 length:4 (21,23,0-> (18,23,0))                                                 0.119     1.821
| (IPIN:506285 side: (TOP,) (20,23,0))                                                             0.101     1.922
| (intra 'clb' routing)                                                                            0.085     2.007
$abc$128410$new_new_n2846__.in[2] (.names at (20,23))                                              0.000     2.007
| (primitive '.names' combinational delay)                                                         0.136     2.143
$abc$128410$new_new_n2846__.out[0] (.names at (20,23))                                             0.000     2.143
| (intra 'clb' routing)                                                                            0.000     2.143
| (OPIN:506256 side: (RIGHT,) (20,23,0))                                                           0.000     2.143
| (CHANY:1241902 L1 length:1 (20,23,0-> (20,23,0))                                                 0.061     2.204
| (IPIN:506315 side: (RIGHT,) (20,23,0))                                                           0.101     2.304
| (intra 'clb' routing)                                                                            0.085     2.390
$abc$128410$new_new_n2850__.in[1] (.names at (20,23))                                              0.000     2.390
| (primitive '.names' combinational delay)                                                         0.218     2.608
$abc$128410$new_new_n2850__.out[0] (.names at (20,23))                                             0.000     2.608
| (intra 'clb' routing)                                                                            0.000     2.608
| (OPIN:506263 side: (RIGHT,) (20,23,0))                                                           0.000     2.608
| (CHANY:1241932 L4 length:4 (20,23,0-> (20,26,0))                                                 0.119     2.727
| (CHANX:1094132 L1 length:1 (21,23,0-> (21,23,0))                                                 0.061     2.788
| (CHANY:1244819 L1 length:1 (21,23,0-> (21,23,0))                                                 0.061     2.849
| (IPIN:506452 side: (RIGHT,) (21,23,0))                                                           0.101     2.949
| (intra 'clb' routing)                                                                            0.085     3.034
$abc$128410$new_new_n2854__.in[3] (.names at (21,23))                                              0.000     3.034
| (primitive '.names' combinational delay)                                                         0.152     3.186
$abc$128410$new_new_n2854__.out[0] (.names at (21,23))                                             0.000     3.186
| (intra 'clb' routing)                                                                            0.000     3.186
| (OPIN:506415 side: (RIGHT,) (21,23,0))                                                           0.000     3.186
| (CHANY:1244830 L1 length:1 (21,23,0-> (21,23,0))                                                 0.061     3.247
| (CHANX:1094222 L4 length:4 (22,23,0-> (25,23,0))                                                 0.119     3.366
| (IPIN:507104 side: (TOP,) (24,23,0))                                                             0.101     3.467
| (intra 'clb' routing)                                                                            0.085     3.552
$abc$128410$new_new_n3075__.in[1] (.names at (24,23))                                              0.000     3.552
| (primitive '.names' combinational delay)                                                         0.099     3.651
$abc$128410$new_new_n3075__.out[0] (.names at (24,23))                                             0.000     3.651
| (intra 'clb' routing)                                                                            0.085     3.736
$auto_1052.Y[28].in[0] (.names at (24,23))                                                         0.000     3.736
| (primitive '.names' combinational delay)                                                         0.148     3.884
$auto_1052.Y[28].out[0] (.names at (24,23))                                                        0.000     3.884
| (intra 'clb' routing)                                                                            0.000     3.884
| (OPIN:507087 side: (RIGHT,) (24,23,0))                                                           0.000     3.884
| (CHANY:1253553 L1 length:1 (24,23,0-> (24,23,0))                                                 0.061     3.945
| (CHANX:1090113 L4 length:4 (24,22,0-> (21,22,0))                                                 0.119     4.064
| (CHANY:1247730 L1 length:1 (22,23,0-> (22,23,0))                                                 0.061     4.125
| (CHANX:1094197 L1 length:1 (22,23,0-> (22,23,0))                                                 0.061     4.186
| (IPIN:506576 side: (TOP,) (22,23,0))                                                             0.101     4.286
| (intra 'clb' routing)                                                                            0.184     4.471
$auto_1127.C[29].p[0] (adder_carry at (22,23))                                                    -0.000     4.471
| (primitive 'adder_carry' combinational delay)                                                    0.037     4.507
$auto_1127.C[29].sumout[0] (adder_carry at (22,23))                                                0.000     4.507
| (intra 'clb' routing)                                                                            0.000     4.507
| (OPIN:506558 side: (RIGHT,) (22,23,0))                                                           0.000     4.507
| (CHANY:1247727 L1 length:1 (22,23,0-> (22,23,0))                                                 0.061     4.568
| (CHANX:1089987 L4 length:4 (22,22,0-> (19,22,0))                                                 0.119     4.687
| (CHANY:1239002 L1 length:1 (19,23,0-> (19,23,0))                                                 0.061     4.748
| (CHANX:1094098 L4 length:4 (20,23,0-> (23,23,0))                                                 0.119     4.867
| (CHANY:1241927 L1 length:1 (20,23,0-> (20,23,0))                                                 0.061     4.928
| (IPIN:506311 side: (RIGHT,) (20,23,0))                                                           0.101     5.029
| (intra 'clb' routing)                                                                            0.085     5.114
$abc$128410$new_new_n2869__.in[2] (.names at (20,23))                                             -0.000     5.114
| (primitive '.names' combinational delay)                                                         0.218     5.332
$abc$128410$new_new_n2869__.out[0] (.names at (20,23))                                             0.000     5.332
| (intra 'clb' routing)                                                                            0.000     5.332
| (OPIN:506241 side: (TOP,) (20,23,0))                                                             0.000     5.332
| (CHANX:1094104 L4 length:4 (20,23,0-> (23,23,0))                                                 0.119     5.451
| (CHANY:1242008 L4 length:4 (20,24,0-> (20,27,0))                                                 0.119     5.570
| (CHANX:1110388 L1 length:1 (21,27,0-> (21,27,0))                                                 0.061     5.631
| (IPIN:569679 side: (TOP,) (21,27,0))                                                             0.101     5.731
| (intra 'clb' routing)                                                                            0.085     5.816
$abc$128410$new_new_n2870__.in[0] (.names at (21,27))                                              0.000     5.816
| (primitive '.names' combinational delay)                                                         0.172     5.989
$abc$128410$new_new_n2870__.out[0] (.names at (21,27))                                             0.000     5.989
| (intra 'clb' routing)                                                                            0.000     5.989
| (OPIN:569660 side: (RIGHT,) (21,27,0))                                                           0.000     5.989
| (CHANY:1245068 L1 length:1 (21,27,0-> (21,27,0))                                                 0.061     6.050
| (CHANX:1110496 L4 length:4 (22,27,0-> (25,27,0))                                                 0.119     6.169
| (IPIN:569977 side: (TOP,) (24,27,0))                                                             0.101     6.270
| (intra 'clb' routing)                                                                            0.085     6.355
$abc$128410$abc$64559$li289_li289.in[0] (.names at (24,27))                                        0.000     6.355
| (primitive '.names' combinational delay)                                                         0.099     6.454
$abc$128410$abc$64559$li289_li289.out[0] (.names at (24,27))                                       0.000     6.454
| (intra 'clb' routing)                                                                            0.000     6.454
design195_5_10_inst.encoder_instance548.data_out[11].D[0] (dffre at (24,27))                       0.000     6.454
data arrival time                                                                                            6.454

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                    0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing:global net)                                                                 0.000     0.894
| (intra 'clb' routing)                                                                            0.000     0.894
design195_5_10_inst.encoder_instance548.data_out[11].C[0] (dffre at (24,27))                       0.000     0.894
clock uncertainty                                                                                  0.000     0.894
cell setup time                                                                                   -0.032     0.863
data required time                                                                                           0.863
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.863
data arrival time                                                                                           -6.454
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -5.591


#Path 6
Startpoint: $delete_wire$131707.z[20] (RS_DSP_MULT_REGIN at (23,26) clocked by clk)
Endpoint  : design195_5_10_inst.encoder_instance548.data_out[2].D[0] (dffre at (21,27) clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (51,44))                                                   0.000     0.000
| (intra 'io' routing)                                                                            0.894     0.894
| (inter-block routing:global net)                                                                0.000     0.894
| (intra 'dsp' routing)                                                                           0.000     0.894
$delete_wire$131707.clk[0] (RS_DSP_MULT_REGIN at (23,26))                                         0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN' Tcq_max)                                                         0.151     1.045
$delete_wire$131707.z[20] (RS_DSP_MULT_REGIN at (23,26)) [clock-to-output]                        0.000     1.045
| (intra 'dsp' routing)                                                                           0.000     1.045
| (OPIN:552646 side: (RIGHT,) (23,26,0))                                                          0.000     1.045
| (CHANY:1250665 L4 length:4 (23,26,0-> (23,23,0))                                                0.119     1.164
| (CHANX:1090025 L4 length:4 (23,22,0-> (20,22,0))                                                0.119     1.283
| (CHANY:1244810 L1 length:1 (21,23,0-> (21,23,0))                                                0.061     1.344
| (IPIN:506464 side: (RIGHT,) (21,23,0))                                                          0.101     1.445
| (intra 'clb' routing)                                                                           0.085     1.530
$abc$128410$new_new_n2837__.in[5] (.names at (21,23))                                             0.000     1.530
| (primitive '.names' combinational delay)                                                        0.173     1.703
$abc$128410$new_new_n2837__.out[0] (.names at (21,23))                                            0.000     1.703
| (intra 'clb' routing)                                                                           0.000     1.703
| (OPIN:506394 side: (TOP,) (21,23,0))                                                            0.000     1.703
| (CHANX:1093965 L4 length:4 (21,23,0-> (18,23,0))                                                0.119     1.821
| (IPIN:506285 side: (TOP,) (20,23,0))                                                            0.101     1.922
| (intra 'clb' routing)                                                                           0.085     2.007
$abc$128410$new_new_n2846__.in[2] (.names at (20,23))                                             0.000     2.007
| (primitive '.names' combinational delay)                                                        0.136     2.143
$abc$128410$new_new_n2846__.out[0] (.names at (20,23))                                            0.000     2.143
| (intra 'clb' routing)                                                                           0.000     2.143
| (OPIN:506256 side: (RIGHT,) (20,23,0))                                                          0.000     2.143
| (CHANY:1241902 L1 length:1 (20,23,0-> (20,23,0))                                                0.061     2.204
| (IPIN:506315 side: (RIGHT,) (20,23,0))                                                          0.101     2.304
| (intra 'clb' routing)                                                                           0.085     2.390
$abc$128410$new_new_n2850__.in[1] (.names at (20,23))                                             0.000     2.390
| (primitive '.names' combinational delay)                                                        0.218     2.608
$abc$128410$new_new_n2850__.out[0] (.names at (20,23))                                            0.000     2.608
| (intra 'clb' routing)                                                                           0.000     2.608
| (OPIN:506263 side: (RIGHT,) (20,23,0))                                                          0.000     2.608
| (CHANY:1241932 L4 length:4 (20,23,0-> (20,26,0))                                                0.119     2.727
| (CHANX:1094132 L1 length:1 (21,23,0-> (21,23,0))                                                0.061     2.788
| (CHANY:1244819 L1 length:1 (21,23,0-> (21,23,0))                                                0.061     2.849
| (IPIN:506452 side: (RIGHT,) (21,23,0))                                                          0.101     2.949
| (intra 'clb' routing)                                                                           0.085     3.034
$abc$128410$new_new_n2854__.in[3] (.names at (21,23))                                             0.000     3.034
| (primitive '.names' combinational delay)                                                        0.152     3.186
$abc$128410$new_new_n2854__.out[0] (.names at (21,23))                                            0.000     3.186
| (intra 'clb' routing)                                                                           0.000     3.186
| (OPIN:506415 side: (RIGHT,) (21,23,0))                                                          0.000     3.186
| (CHANY:1244830 L1 length:1 (21,23,0-> (21,23,0))                                                0.061     3.247
| (CHANX:1094222 L4 length:4 (22,23,0-> (25,23,0))                                                0.119     3.366
| (IPIN:507104 side: (TOP,) (24,23,0))                                                            0.101     3.467
| (intra 'clb' routing)                                                                           0.085     3.552
$abc$128410$new_new_n3075__.in[1] (.names at (24,23))                                             0.000     3.552
| (primitive '.names' combinational delay)                                                        0.099     3.651
$abc$128410$new_new_n3075__.out[0] (.names at (24,23))                                            0.000     3.651
| (intra 'clb' routing)                                                                           0.085     3.736
$auto_1052.Y[28].in[0] (.names at (24,23))                                                        0.000     3.736
| (primitive '.names' combinational delay)                                                        0.148     3.884
$auto_1052.Y[28].out[0] (.names at (24,23))                                                       0.000     3.884
| (intra 'clb' routing)                                                                           0.000     3.884
| (OPIN:507087 side: (RIGHT,) (24,23,0))                                                          0.000     3.884
| (CHANY:1253553 L1 length:1 (24,23,0-> (24,23,0))                                                0.061     3.945
| (CHANX:1090113 L4 length:4 (24,22,0-> (21,22,0))                                                0.119     4.064
| (CHANY:1247730 L1 length:1 (22,23,0-> (22,23,0))                                                0.061     4.125
| (CHANX:1094197 L1 length:1 (22,23,0-> (22,23,0))                                                0.061     4.186
| (IPIN:506576 side: (TOP,) (22,23,0))                                                            0.101     4.286
| (intra 'clb' routing)                                                                           0.184     4.471
$auto_1127.C[29].p[0] (adder_carry at (22,23))                                                   -0.000     4.471
| (primitive 'adder_carry' combinational delay)                                                   0.037     4.507
$auto_1127.C[29].sumout[0] (adder_carry at (22,23))                                               0.000     4.507
| (intra 'clb' routing)                                                                           0.000     4.507
| (OPIN:506558 side: (RIGHT,) (22,23,0))                                                          0.000     4.507
| (CHANY:1247727 L1 length:1 (22,23,0-> (22,23,0))                                                0.061     4.568
| (CHANX:1089987 L4 length:4 (22,22,0-> (19,22,0))                                                0.119     4.687
| (CHANY:1239002 L1 length:1 (19,23,0-> (19,23,0))                                                0.061     4.748
| (CHANX:1094098 L4 length:4 (20,23,0-> (23,23,0))                                                0.119     4.867
| (CHANY:1241927 L1 length:1 (20,23,0-> (20,23,0))                                                0.061     4.928
| (IPIN:506311 side: (RIGHT,) (20,23,0))                                                          0.101     5.029
| (intra 'clb' routing)                                                                           0.085     5.114
$abc$128410$new_new_n2869__.in[2] (.names at (20,23))                                            -0.000     5.114
| (primitive '.names' combinational delay)                                                        0.218     5.332
$abc$128410$new_new_n2869__.out[0] (.names at (20,23))                                            0.000     5.332
| (intra 'clb' routing)                                                                           0.000     5.332
| (OPIN:506241 side: (TOP,) (20,23,0))                                                            0.000     5.332
| (CHANX:1094104 L4 length:4 (20,23,0-> (23,23,0))                                                0.119     5.451
| (CHANY:1242008 L4 length:4 (20,24,0-> (20,27,0))                                                0.119     5.570
| (CHANX:1110388 L1 length:1 (21,27,0-> (21,27,0))                                                0.061     5.631
| (IPIN:569679 side: (TOP,) (21,27,0))                                                            0.101     5.731
| (intra 'clb' routing)                                                                           0.085     5.816
$abc$128410$new_new_n2870__.in[0] (.names at (21,27))                                             0.000     5.816
| (primitive '.names' combinational delay)                                                        0.172     5.989
$abc$128410$new_new_n2870__.out[0] (.names at (21,27))                                            0.000     5.989
| (intra 'clb' routing)                                                                           0.000     5.989
| (OPIN:569660 side: (RIGHT,) (21,27,0))                                                          0.000     5.989
| (CHANY:1245068 L1 length:1 (21,27,0-> (21,27,0))                                                0.061     6.050
| (IPIN:569719 side: (RIGHT,) (21,27,0))                                                          0.101     6.151
| (intra 'clb' routing)                                                                           0.085     6.236
$abc$128410$abc$64559$li285_li285.in[0] (.names at (21,27))                                       0.000     6.236
| (primitive '.names' combinational delay)                                                        0.172     6.408
$abc$128410$abc$64559$li285_li285.out[0] (.names at (21,27))                                      0.000     6.408
| (intra 'clb' routing)                                                                           0.000     6.408
design195_5_10_inst.encoder_instance548.data_out[2].D[0] (dffre at (21,27))                       0.000     6.408
data arrival time                                                                                           6.408

clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (51,44))                                                   0.000     0.000
| (intra 'io' routing)                                                                            0.894     0.894
| (inter-block routing:global net)                                                                0.000     0.894
| (intra 'clb' routing)                                                                           0.000     0.894
design195_5_10_inst.encoder_instance548.data_out[2].C[0] (dffre at (21,27))                       0.000     0.894
clock uncertainty                                                                                 0.000     0.894
cell setup time                                                                                  -0.032     0.863
data required time                                                                                          0.863
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          0.863
data arrival time                                                                                          -6.408
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -5.545


#Path 7
Startpoint: $delete_wire$131707.z[20] (RS_DSP_MULT_REGIN at (23,26) clocked by clk)
Endpoint  : design195_5_10_inst.encoder_instance548.data_out[4].D[0] (dffre at (21,27) clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (51,44))                                                   0.000     0.000
| (intra 'io' routing)                                                                            0.894     0.894
| (inter-block routing:global net)                                                                0.000     0.894
| (intra 'dsp' routing)                                                                           0.000     0.894
$delete_wire$131707.clk[0] (RS_DSP_MULT_REGIN at (23,26))                                         0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN' Tcq_max)                                                         0.151     1.045
$delete_wire$131707.z[20] (RS_DSP_MULT_REGIN at (23,26)) [clock-to-output]                        0.000     1.045
| (intra 'dsp' routing)                                                                           0.000     1.045
| (OPIN:552646 side: (RIGHT,) (23,26,0))                                                          0.000     1.045
| (CHANY:1250665 L4 length:4 (23,26,0-> (23,23,0))                                                0.119     1.164
| (CHANX:1090025 L4 length:4 (23,22,0-> (20,22,0))                                                0.119     1.283
| (CHANY:1244810 L1 length:1 (21,23,0-> (21,23,0))                                                0.061     1.344
| (IPIN:506464 side: (RIGHT,) (21,23,0))                                                          0.101     1.445
| (intra 'clb' routing)                                                                           0.085     1.530
$abc$128410$new_new_n2837__.in[5] (.names at (21,23))                                             0.000     1.530
| (primitive '.names' combinational delay)                                                        0.173     1.703
$abc$128410$new_new_n2837__.out[0] (.names at (21,23))                                            0.000     1.703
| (intra 'clb' routing)                                                                           0.000     1.703
| (OPIN:506394 side: (TOP,) (21,23,0))                                                            0.000     1.703
| (CHANX:1093965 L4 length:4 (21,23,0-> (18,23,0))                                                0.119     1.821
| (IPIN:506285 side: (TOP,) (20,23,0))                                                            0.101     1.922
| (intra 'clb' routing)                                                                           0.085     2.007
$abc$128410$new_new_n2846__.in[2] (.names at (20,23))                                             0.000     2.007
| (primitive '.names' combinational delay)                                                        0.136     2.143
$abc$128410$new_new_n2846__.out[0] (.names at (20,23))                                            0.000     2.143
| (intra 'clb' routing)                                                                           0.000     2.143
| (OPIN:506256 side: (RIGHT,) (20,23,0))                                                          0.000     2.143
| (CHANY:1241902 L1 length:1 (20,23,0-> (20,23,0))                                                0.061     2.204
| (IPIN:506315 side: (RIGHT,) (20,23,0))                                                          0.101     2.304
| (intra 'clb' routing)                                                                           0.085     2.390
$abc$128410$new_new_n2850__.in[1] (.names at (20,23))                                             0.000     2.390
| (primitive '.names' combinational delay)                                                        0.218     2.608
$abc$128410$new_new_n2850__.out[0] (.names at (20,23))                                            0.000     2.608
| (intra 'clb' routing)                                                                           0.000     2.608
| (OPIN:506263 side: (RIGHT,) (20,23,0))                                                          0.000     2.608
| (CHANY:1241932 L4 length:4 (20,23,0-> (20,26,0))                                                0.119     2.727
| (CHANX:1094132 L1 length:1 (21,23,0-> (21,23,0))                                                0.061     2.788
| (CHANY:1244819 L1 length:1 (21,23,0-> (21,23,0))                                                0.061     2.849
| (IPIN:506452 side: (RIGHT,) (21,23,0))                                                          0.101     2.949
| (intra 'clb' routing)                                                                           0.085     3.034
$abc$128410$new_new_n2854__.in[3] (.names at (21,23))                                             0.000     3.034
| (primitive '.names' combinational delay)                                                        0.152     3.186
$abc$128410$new_new_n2854__.out[0] (.names at (21,23))                                            0.000     3.186
| (intra 'clb' routing)                                                                           0.000     3.186
| (OPIN:506415 side: (RIGHT,) (21,23,0))                                                          0.000     3.186
| (CHANY:1244830 L1 length:1 (21,23,0-> (21,23,0))                                                0.061     3.247
| (CHANX:1094222 L4 length:4 (22,23,0-> (25,23,0))                                                0.119     3.366
| (IPIN:507104 side: (TOP,) (24,23,0))                                                            0.101     3.467
| (intra 'clb' routing)                                                                           0.085     3.552
$abc$128410$new_new_n3075__.in[1] (.names at (24,23))                                             0.000     3.552
| (primitive '.names' combinational delay)                                                        0.099     3.651
$abc$128410$new_new_n3075__.out[0] (.names at (24,23))                                            0.000     3.651
| (intra 'clb' routing)                                                                           0.085     3.736
$auto_1052.Y[28].in[0] (.names at (24,23))                                                        0.000     3.736
| (primitive '.names' combinational delay)                                                        0.148     3.884
$auto_1052.Y[28].out[0] (.names at (24,23))                                                       0.000     3.884
| (intra 'clb' routing)                                                                           0.000     3.884
| (OPIN:507087 side: (RIGHT,) (24,23,0))                                                          0.000     3.884
| (CHANY:1253553 L1 length:1 (24,23,0-> (24,23,0))                                                0.061     3.945
| (CHANX:1090113 L4 length:4 (24,22,0-> (21,22,0))                                                0.119     4.064
| (CHANY:1247730 L1 length:1 (22,23,0-> (22,23,0))                                                0.061     4.125
| (CHANX:1094197 L1 length:1 (22,23,0-> (22,23,0))                                                0.061     4.186
| (IPIN:506576 side: (TOP,) (22,23,0))                                                            0.101     4.286
| (intra 'clb' routing)                                                                           0.184     4.471
$auto_1127.C[29].p[0] (adder_carry at (22,23))                                                   -0.000     4.471
| (primitive 'adder_carry' combinational delay)                                                   0.037     4.507
$auto_1127.C[29].sumout[0] (adder_carry at (22,23))                                               0.000     4.507
| (intra 'clb' routing)                                                                           0.000     4.507
| (OPIN:506558 side: (RIGHT,) (22,23,0))                                                          0.000     4.507
| (CHANY:1247727 L1 length:1 (22,23,0-> (22,23,0))                                                0.061     4.568
| (CHANX:1089987 L4 length:4 (22,22,0-> (19,22,0))                                                0.119     4.687
| (CHANY:1239002 L1 length:1 (19,23,0-> (19,23,0))                                                0.061     4.748
| (CHANX:1094098 L4 length:4 (20,23,0-> (23,23,0))                                                0.119     4.867
| (CHANY:1241927 L1 length:1 (20,23,0-> (20,23,0))                                                0.061     4.928
| (IPIN:506311 side: (RIGHT,) (20,23,0))                                                          0.101     5.029
| (intra 'clb' routing)                                                                           0.085     5.114
$abc$128410$new_new_n2869__.in[2] (.names at (20,23))                                            -0.000     5.114
| (primitive '.names' combinational delay)                                                        0.218     5.332
$abc$128410$new_new_n2869__.out[0] (.names at (20,23))                                            0.000     5.332
| (intra 'clb' routing)                                                                           0.000     5.332
| (OPIN:506241 side: (TOP,) (20,23,0))                                                            0.000     5.332
| (CHANX:1094104 L4 length:4 (20,23,0-> (23,23,0))                                                0.119     5.451
| (CHANY:1242008 L4 length:4 (20,24,0-> (20,27,0))                                                0.119     5.570
| (CHANX:1110388 L1 length:1 (21,27,0-> (21,27,0))                                                0.061     5.631
| (IPIN:569679 side: (TOP,) (21,27,0))                                                            0.101     5.731
| (intra 'clb' routing)                                                                           0.085     5.816
$abc$128410$new_new_n2870__.in[0] (.names at (21,27))                                             0.000     5.816
| (primitive '.names' combinational delay)                                                        0.172     5.989
$abc$128410$new_new_n2870__.out[0] (.names at (21,27))                                            0.000     5.989
| (intra 'clb' routing)                                                                           0.000     5.989
| (OPIN:569660 side: (RIGHT,) (21,27,0))                                                          0.000     5.989
| (CHANY:1245068 L1 length:1 (21,27,0-> (21,27,0))                                                0.061     6.050
| (IPIN:569719 side: (RIGHT,) (21,27,0))                                                          0.101     6.151
| (intra 'clb' routing)                                                                           0.085     6.236
$abc$128410$abc$64559$li288_li288.in[0] (.names at (21,27))                                       0.000     6.236
| (primitive '.names' combinational delay)                                                        0.099     6.335
$abc$128410$abc$64559$li288_li288.out[0] (.names at (21,27))                                      0.000     6.335
| (intra 'clb' routing)                                                                           0.000     6.335
design195_5_10_inst.encoder_instance548.data_out[4].D[0] (dffre at (21,27))                       0.000     6.335
data arrival time                                                                                           6.335

clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (51,44))                                                   0.000     0.000
| (intra 'io' routing)                                                                            0.894     0.894
| (inter-block routing:global net)                                                                0.000     0.894
| (intra 'clb' routing)                                                                           0.000     0.894
design195_5_10_inst.encoder_instance548.data_out[4].C[0] (dffre at (21,27))                       0.000     0.894
clock uncertainty                                                                                 0.000     0.894
cell setup time                                                                                  -0.032     0.863
data required time                                                                                          0.863
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          0.863
data arrival time                                                                                          -6.335
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -5.472


#Path 8
Startpoint: $delete_wire$131707.z[20] (RS_DSP_MULT_REGIN at (23,26) clocked by clk)
Endpoint  : design195_5_10_inst.encoder_instance548.data_out[23].D[0] (dffre at (21,27) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                    0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing:global net)                                                                 0.000     0.894
| (intra 'dsp' routing)                                                                            0.000     0.894
$delete_wire$131707.clk[0] (RS_DSP_MULT_REGIN at (23,26))                                          0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN' Tcq_max)                                                          0.151     1.045
$delete_wire$131707.z[20] (RS_DSP_MULT_REGIN at (23,26)) [clock-to-output]                         0.000     1.045
| (intra 'dsp' routing)                                                                            0.000     1.045
| (OPIN:552646 side: (RIGHT,) (23,26,0))                                                           0.000     1.045
| (CHANY:1250665 L4 length:4 (23,26,0-> (23,23,0))                                                 0.119     1.164
| (CHANX:1090025 L4 length:4 (23,22,0-> (20,22,0))                                                 0.119     1.283
| (CHANY:1244810 L1 length:1 (21,23,0-> (21,23,0))                                                 0.061     1.344
| (IPIN:506464 side: (RIGHT,) (21,23,0))                                                           0.101     1.445
| (intra 'clb' routing)                                                                            0.085     1.530
$abc$128410$new_new_n2837__.in[5] (.names at (21,23))                                              0.000     1.530
| (primitive '.names' combinational delay)                                                         0.173     1.703
$abc$128410$new_new_n2837__.out[0] (.names at (21,23))                                             0.000     1.703
| (intra 'clb' routing)                                                                            0.000     1.703
| (OPIN:506394 side: (TOP,) (21,23,0))                                                             0.000     1.703
| (CHANX:1093965 L4 length:4 (21,23,0-> (18,23,0))                                                 0.119     1.821
| (IPIN:506285 side: (TOP,) (20,23,0))                                                             0.101     1.922
| (intra 'clb' routing)                                                                            0.085     2.007
$abc$128410$new_new_n2846__.in[2] (.names at (20,23))                                              0.000     2.007
| (primitive '.names' combinational delay)                                                         0.136     2.143
$abc$128410$new_new_n2846__.out[0] (.names at (20,23))                                             0.000     2.143
| (intra 'clb' routing)                                                                            0.000     2.143
| (OPIN:506256 side: (RIGHT,) (20,23,0))                                                           0.000     2.143
| (CHANY:1241902 L1 length:1 (20,23,0-> (20,23,0))                                                 0.061     2.204
| (IPIN:506315 side: (RIGHT,) (20,23,0))                                                           0.101     2.304
| (intra 'clb' routing)                                                                            0.085     2.390
$abc$128410$new_new_n2850__.in[1] (.names at (20,23))                                              0.000     2.390
| (primitive '.names' combinational delay)                                                         0.218     2.608
$abc$128410$new_new_n2850__.out[0] (.names at (20,23))                                             0.000     2.608
| (intra 'clb' routing)                                                                            0.000     2.608
| (OPIN:506263 side: (RIGHT,) (20,23,0))                                                           0.000     2.608
| (CHANY:1241932 L4 length:4 (20,23,0-> (20,26,0))                                                 0.119     2.727
| (CHANX:1094132 L1 length:1 (21,23,0-> (21,23,0))                                                 0.061     2.788
| (CHANY:1244819 L1 length:1 (21,23,0-> (21,23,0))                                                 0.061     2.849
| (IPIN:506452 side: (RIGHT,) (21,23,0))                                                           0.101     2.949
| (intra 'clb' routing)                                                                            0.085     3.034
$abc$128410$new_new_n2854__.in[3] (.names at (21,23))                                              0.000     3.034
| (primitive '.names' combinational delay)                                                         0.152     3.186
$abc$128410$new_new_n2854__.out[0] (.names at (21,23))                                             0.000     3.186
| (intra 'clb' routing)                                                                            0.000     3.186
| (OPIN:506415 side: (RIGHT,) (21,23,0))                                                           0.000     3.186
| (CHANY:1244830 L1 length:1 (21,23,0-> (21,23,0))                                                 0.061     3.247
| (CHANX:1094222 L4 length:4 (22,23,0-> (25,23,0))                                                 0.119     3.366
| (IPIN:507104 side: (TOP,) (24,23,0))                                                             0.101     3.467
| (intra 'clb' routing)                                                                            0.085     3.552
$abc$128410$new_new_n3075__.in[1] (.names at (24,23))                                              0.000     3.552
| (primitive '.names' combinational delay)                                                         0.099     3.651
$abc$128410$new_new_n3075__.out[0] (.names at (24,23))                                             0.000     3.651
| (intra 'clb' routing)                                                                            0.085     3.736
$auto_1052.Y[28].in[0] (.names at (24,23))                                                         0.000     3.736
| (primitive '.names' combinational delay)                                                         0.148     3.884
$auto_1052.Y[28].out[0] (.names at (24,23))                                                        0.000     3.884
| (intra 'clb' routing)                                                                            0.000     3.884
| (OPIN:507087 side: (RIGHT,) (24,23,0))                                                           0.000     3.884
| (CHANY:1253553 L1 length:1 (24,23,0-> (24,23,0))                                                 0.061     3.945
| (CHANX:1090113 L4 length:4 (24,22,0-> (21,22,0))                                                 0.119     4.064
| (CHANY:1247730 L1 length:1 (22,23,0-> (22,23,0))                                                 0.061     4.125
| (CHANX:1094197 L1 length:1 (22,23,0-> (22,23,0))                                                 0.061     4.186
| (IPIN:506576 side: (TOP,) (22,23,0))                                                             0.101     4.286
| (intra 'clb' routing)                                                                            0.184     4.471
$auto_1127.C[29].p[0] (adder_carry at (22,23))                                                    -0.000     4.471
| (primitive 'adder_carry' combinational delay)                                                    0.037     4.507
$auto_1127.C[29].sumout[0] (adder_carry at (22,23))                                                0.000     4.507
| (intra 'clb' routing)                                                                            0.000     4.507
| (OPIN:506558 side: (RIGHT,) (22,23,0))                                                           0.000     4.507
| (CHANY:1247727 L1 length:1 (22,23,0-> (22,23,0))                                                 0.061     4.568
| (CHANX:1089987 L4 length:4 (22,22,0-> (19,22,0))                                                 0.119     4.687
| (CHANY:1239002 L1 length:1 (19,23,0-> (19,23,0))                                                 0.061     4.748
| (CHANX:1094098 L4 length:4 (20,23,0-> (23,23,0))                                                 0.119     4.867
| (CHANY:1241927 L1 length:1 (20,23,0-> (20,23,0))                                                 0.061     4.928
| (IPIN:506311 side: (RIGHT,) (20,23,0))                                                           0.101     5.029
| (intra 'clb' routing)                                                                            0.085     5.114
$abc$128410$new_new_n2869__.in[2] (.names at (20,23))                                             -0.000     5.114
| (primitive '.names' combinational delay)                                                         0.218     5.332
$abc$128410$new_new_n2869__.out[0] (.names at (20,23))                                             0.000     5.332
| (intra 'clb' routing)                                                                            0.000     5.332
| (OPIN:506241 side: (TOP,) (20,23,0))                                                             0.000     5.332
| (CHANX:1094104 L4 length:4 (20,23,0-> (23,23,0))                                                 0.119     5.451
| (CHANY:1242008 L4 length:4 (20,24,0-> (20,27,0))                                                 0.119     5.570
| (CHANX:1110388 L1 length:1 (21,27,0-> (21,27,0))                                                 0.061     5.631
| (IPIN:569679 side: (TOP,) (21,27,0))                                                             0.101     5.731
| (intra 'clb' routing)                                                                            0.085     5.816
$abc$128410$new_new_n2870__.in[0] (.names at (21,27))                                              0.000     5.816
| (primitive '.names' combinational delay)                                                         0.172     5.989
$abc$128410$new_new_n2870__.out[0] (.names at (21,27))                                             0.000     5.989
| (intra 'clb' routing)                                                                            0.000     5.989
| (OPIN:569660 side: (RIGHT,) (21,27,0))                                                           0.000     5.989
| (CHANY:1245068 L1 length:1 (21,27,0-> (21,27,0))                                                 0.061     6.050
| (IPIN:569719 side: (RIGHT,) (21,27,0))                                                           0.101     6.151
| (intra 'clb' routing)                                                                            0.085     6.236
$abc$128410$abc$64559$li290_li290.in[0] (.names at (21,27))                                        0.000     6.236
| (primitive '.names' combinational delay)                                                         0.099     6.335
$abc$128410$abc$64559$li290_li290.out[0] (.names at (21,27))                                       0.000     6.335
| (intra 'clb' routing)                                                                            0.000     6.335
design195_5_10_inst.encoder_instance548.data_out[23].D[0] (dffre at (21,27))                       0.000     6.335
data arrival time                                                                                            6.335

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                    0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing:global net)                                                                 0.000     0.894
| (intra 'clb' routing)                                                                            0.000     0.894
design195_5_10_inst.encoder_instance548.data_out[23].C[0] (dffre at (21,27))                       0.000     0.894
clock uncertainty                                                                                  0.000     0.894
cell setup time                                                                                   -0.032     0.863
data required time                                                                                           0.863
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.863
data arrival time                                                                                           -6.335
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -5.472


#Path 9
Startpoint: design195_5_10_inst.mod_n_counter_instance109.data_out[8].Q[0] (dffre at (25,32) clocked by clk)
Endpoint  : out:out[8].outpad[0] (.output at (62,3) clocked by clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                                    0.000     0.000
clk.inpad[0] (.input at (51,44))                                                         0.000     0.000
| (intra 'io' routing)                                                                                  0.894     0.894
| (inter-block routing:global net)                                                                      0.000     0.894
| (intra 'clb' routing)                                                                                 0.000     0.894
design195_5_10_inst.mod_n_counter_instance109.data_out[8].C[0] (dffre at (25,32))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                           0.154     1.048
design195_5_10_inst.mod_n_counter_instance109.data_out[8].Q[0] (dffre at (25,32)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                                 0.000     1.048
| (OPIN:644826 side: (TOP,) (25,32,0))                                                                  0.000     1.048
| (CHANX:1130952 L1 length:1 (25,32,0-> (25,32,0))                                                      0.061     1.109
| (CHANY:1256903 L4 length:4 (25,32,0-> (25,29,0))                                                      0.119     1.228
| (CHANX:1122853 L1 length:1 (25,30,0-> (25,30,0))                                                      0.061     1.289
| (CHANY:1253833 L4 length:4 (24,30,0-> (24,27,0))                                                      0.119     1.408
| (IPIN:583633 side: (RIGHT,) (24,28,0))                                                                0.101     1.509
| (intra 'clb' routing)                                                                                 0.085     1.594
$obuf_out[8].in[1] (.names at (24,28))                                                                  0.000     1.594
| (primitive '.names' combinational delay)                                                              0.136     1.729
$obuf_out[8].out[0] (.names at (24,28))                                                                 0.000     1.729
| (intra 'clb' routing)                                                                                 0.000     1.729
| (OPIN:583581 side: (RIGHT,) (24,28,0))                                                                0.000     1.729
| (CHANY:1253882 L1 length:1 (24,28,0-> (24,28,0))                                                      0.061     1.790
| (CHANX:1114653 L1 length:1 (24,28,0-> (24,28,0))                                                      0.061     1.851
| (IPIN:583597 side: (TOP,) (24,28,0))                                                                  0.101     1.952
| (intra 'clb' routing)                                                                                 0.085     2.037
out[8].in[0] (.names at (24,28))                                                      0.000     2.037
| (primitive '.names' combinational delay)                                                              0.148     2.185
out[8].out[0] (.names at (24,28))                                                     0.000     2.185
| (intra 'clb' routing)                                                                                 0.000     2.185
| (OPIN:583567 side: (TOP,) (24,28,0))                                                                  0.000     2.185
| (CHANX:1114678 L4 length:4 (24,28,0-> (27,28,0))                                                      0.119     2.304
| (CHANX:1114870 L4 length:4 (27,28,0-> (30,28,0))                                                      0.119     2.423
| (CHANY:1271189 L4 length:4 (30,28,0-> (30,25,0))                                                      0.119     2.542
| (CHANX:1102928 L4 length:4 (31,25,0-> (34,25,0))                                                      0.119     2.661
| (CHANY:1282639 L4 length:4 (34,25,0-> (34,22,0))                                                      0.119     2.779
| (CHANX:1086928 L4 length:4 (35,21,0-> (38,21,0))                                                      0.119     2.898
| (CHANY:1294031 L4 length:4 (38,21,0-> (38,18,0))                                                      0.119     3.017
| (CHANX:1070928 L4 length:4 (39,17,0-> (42,17,0))                                                      0.119     3.136
| (CHANY:1305423 L4 length:4 (42,17,0-> (42,14,0))                                                      0.119     3.255
| (CHANX:1054928 L4 length:4 (43,13,0-> (46,13,0))                                                      0.119     3.374
| (CHANY:1316815 L4 length:4 (46,13,0-> (46,10,0))                                                      0.119     3.493
| (CHANX:1038928 L4 length:4 (47,9,0-> (50,9,0))                                                        0.119     3.612
| (CHANY:1328207 L4 length:4 (50,9,0-> (50,6,0))                                                        0.119     3.731
| (CHANX:1022928 L4 length:4 (51,5,0-> (54,5,0))                                                        0.119     3.850
| (CHANY:1339599 L4 length:4 (54,5,0-> (54,2,0))                                                        0.119     3.968
| (CHANX:1006928 L4 length:4 (55,1,0-> (58,1,0))                                                        0.119     4.087
| (CHANY:1345410 L1 length:1 (56,2,0-> (56,2,0))                                                        0.061     4.148
| (CHANX:1011114 L4 length:4 (57,2,0-> (60,2,0))                                                        0.119     4.267
| (CHANY:1354194 L1 length:1 (59,3,0-> (59,3,0))                                                        0.061     4.328
| (CHANX:1015386 L4 length:3 (60,3,0-> (62,3,0))                                                        0.119     4.447
| (CHANY:1362773 L4 length:3 (62,3,0-> (62,1,0))                                                        0.119     4.566
| (IPIN:209572 side: (RIGHT,) (62,3,0))                                                                 0.101     4.667
| (intra 'io' routing)                                                                                  0.733     5.399
out:out[8].outpad[0] (.output at (62,3))                                              0.000     5.399
data arrival time                                                                                                 5.399

clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                                    0.000     0.000
clock uncertainty                                                                                       0.000     0.000
output external delay                                                                                   0.000     0.000
data required time                                                                                                0.000
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.000
data arrival time                                                                                                -5.399
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -5.399


#Path 10
Startpoint: design195_5_10_inst.encoder_instance219.data_out[22].Q[0] (dffre at (24,31) clocked by clk)
Endpoint  : out:out[6].outpad[0] (.output at (62,2) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                    0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing:global net)                                                                 0.000     0.894
| (intra 'clb' routing)                                                                            0.000     0.894
design195_5_10_inst.encoder_instance219.data_out[22].C[0] (dffre at (24,31))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                      0.154     1.048
design195_5_10_inst.encoder_instance219.data_out[22].Q[0] (dffre at (24,31)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                            0.306     1.354
$obuf_out[6].in[3] (.names at (24,31))                                                             0.000     1.354
| (primitive '.names' combinational delay)                                                         0.218     1.572
$obuf_out[6].out[0] (.names at (24,31))                                                            0.000     1.572
| (intra 'clb' routing)                                                                            0.000     1.572
| (OPIN:629450 side: (RIGHT,) (24,31,0))                                                           0.000     1.572
| (CHANY:1254076 L1 length:1 (24,31,0-> (24,31,0))                                                 0.061     1.633
| (CHANX:1126847 L1 length:1 (24,31,0-> (24,31,0))                                                 0.061     1.694
| (IPIN:629466 side: (TOP,) (24,31,0))                                                             0.101     1.795
| (intra 'clb' routing)                                                                            0.085     1.880
out[6].in[0] (.names at (24,31))                                                 0.000     1.880
| (primitive '.names' combinational delay)                                                         0.218     2.098
out[6].out[0] (.names at (24,31))                                                0.000     2.098
| (intra 'clb' routing)                                                                            0.000     2.098
| (OPIN:629434 side: (TOP,) (24,31,0))                                                             0.000     2.098
| (CHANX:1126868 L4 length:4 (24,31,0-> (27,31,0))                                                 0.119     2.217
| (CHANY:1262643 L4 length:4 (27,31,0-> (27,28,0))                                                 0.119     2.336
| (CHANX:1110868 L4 length:4 (28,27,0-> (31,27,0))                                                 0.119     2.455
| (CHANY:1274035 L4 length:4 (31,27,0-> (31,24,0))                                                 0.119     2.574
| (CHANX:1094868 L4 length:4 (32,23,0-> (35,23,0))                                                 0.119     2.693
| (CHANY:1285427 L4 length:4 (35,23,0-> (35,20,0))                                                 0.119     2.811
| (CHANX:1078868 L4 length:4 (36,19,0-> (39,19,0))                                                 0.119     2.930
| (CHANY:1296819 L4 length:4 (39,19,0-> (39,16,0))                                                 0.119     3.049
| (CHANX:1062868 L4 length:4 (40,15,0-> (43,15,0))                                                 0.119     3.168
| (CHANX:1063056 L4 length:4 (43,15,0-> (46,15,0))                                                 0.119     3.287
| (CHANY:1316943 L4 length:4 (46,15,0-> (46,12,0))                                                 0.119     3.406
| (CHANX:1047056 L4 length:4 (47,11,0-> (50,11,0))                                                 0.119     3.525
| (CHANY:1328335 L4 length:4 (50,11,0-> (50,8,0))                                                  0.119     3.644
| (CHANX:1031056 L4 length:4 (51,7,0-> (54,7,0))                                                   0.119     3.763
| (CHANY:1339727 L4 length:4 (54,7,0-> (54,4,0))                                                   0.119     3.882
| (CHANX:1015056 L4 length:4 (55,3,0-> (58,3,0))                                                   0.119     4.000
| (CHANY:1348452 L1 length:1 (57,4,0-> (57,4,0))                                                   0.061     4.061
| (CHANX:1019304 L4 length:4 (58,4,0-> (61,4,0))                                                   0.119     4.180
| (CHANY:1360168 L4 length:4 (61,5,0-> (61,8,0))                                                   0.119     4.299
| (CHANX:1023592 L1 length:1 (62,5,0-> (62,5,0))                                                   0.061     4.360
| (CHANY:1362919 L4 length:4 (62,5,0-> (62,2,0))                                                   0.119     4.479
| (IPIN:195979 side: (RIGHT,) (62,2,0))                                                            0.101     4.580
| (intra 'io' routing)                                                                             0.733     5.313
out:out[6].outpad[0] (.output at (62,2))                                        -0.000     5.313
data arrival time                                                                                            5.313

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                               0.000     0.000
clock uncertainty                                                                                  0.000     0.000
output external delay                                                                              0.000     0.000
data required time                                                                                           0.000
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.000
data arrival time                                                                                           -5.313
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -5.313


#Path 11
Startpoint: $delete_wire$131581.z[20] (RS_DSP_MULT_REGIN at (35,32) clocked by clk)
Endpoint  : design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[0].D[0] (dffre at (31,28) clocked by clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                            0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                          0.894     0.894
| (inter-block routing:global net)                                                                                              0.000     0.894
| (intra 'dsp' routing)                                                                                                         0.000     0.894
$delete_wire$131581.clk[0] (RS_DSP_MULT_REGIN at (35,32))                                                                       0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN' Tcq_max)                                                                                       0.151     1.045
$delete_wire$131581.z[20] (RS_DSP_MULT_REGIN at (35,32)) [clock-to-output]                                                      0.000     1.045
| (intra 'dsp' routing)                                                                                                         0.000     1.045
| (OPIN:647150 side: (RIGHT,) (35,32,0))                                                                                        0.000     1.045
| (CHANY:1285993 L4 length:4 (35,32,0-> (35,29,0))                                                                              0.119     1.164
| (CHANY:1286027 L1 length:1 (35,30,0-> (35,30,0))                                                                              0.061     1.225
| (CHANX:1119271 L4 length:4 (35,29,0-> (32,29,0))                                                                              0.119     1.344
| (IPIN:601095 side: (TOP,) (34,29,0))                                                                                          0.101     1.445
| (intra 'clb' routing)                                                                                                         0.085     1.530
$abc$128410$new_new_n3238__.in[0] (.names at (34,29))                                                                           0.000     1.530
| (primitive '.names' combinational delay)                                                                                      0.152     1.682
$abc$128410$new_new_n3238__.out[0] (.names at (34,29))                                                                          0.000     1.682
| (intra 'clb' routing)                                                                                                         0.000     1.682
| (OPIN:601052 side: (TOP,) (34,29,0))                                                                                          0.000     1.682
| (CHANX:1119347 L1 length:1 (34,29,0-> (34,29,0))                                                                              0.061     1.743
| (CHANY:1279995 L4 length:4 (33,29,0-> (33,26,0))                                                                              0.119     1.862
| (CHANX:1115071 L4 length:4 (33,28,0-> (30,28,0))                                                                              0.119     1.981
| (IPIN:584799 side: (TOP,) (33,28,0))                                                                                          0.101     2.081
| (intra 'clb' routing)                                                                                                         0.085     2.166
$abc$128410$new_new_n3243__.in[4] (.names at (33,28))                                                                           0.000     2.166
| (primitive '.names' combinational delay)                                                                                      0.218     2.384
$abc$128410$new_new_n3243__.out[0] (.names at (33,28))                                                                          0.000     2.384
| (intra 'clb' routing)                                                                                                         0.000     2.384
| (OPIN:584790 side: (RIGHT,) (33,28,0))                                                                                        0.000     2.384
| (CHANY:1280108 L4 length:4 (33,28,0-> (33,31,0))                                                                              0.119     2.503
| (CHANX:1119350 L1 length:1 (34,29,0-> (34,29,0))                                                                              0.061     2.564
| (IPIN:601081 side: (TOP,) (34,29,0))                                                                                          0.101     2.665
| (intra 'clb' routing)                                                                                                         0.085     2.750
$abc$128410$new_new_n3254__.in[5] (.names at (34,29))                                                                           0.000     2.750
| (primitive '.names' combinational delay)                                                                                      0.173     2.923
$abc$128410$new_new_n3254__.out[0] (.names at (34,29))                                                                          0.000     2.923
| (intra 'clb' routing)                                                                                                         0.000     2.923
| (OPIN:601055 side: (TOP,) (34,29,0))                                                                                          0.000     2.923
| (CHANX:1119353 L1 length:1 (34,29,0-> (34,29,0))                                                                              0.061     2.984
| (CHANY:1279989 L4 length:4 (33,29,0-> (33,26,0))                                                                              0.119     3.103
| (CHANX:1115308 L4 length:4 (34,28,0-> (37,28,0))                                                                              0.119     3.221
| (IPIN:584954 side: (TOP,) (34,28,0))                                                                                          0.101     3.322
| (intra 'clb' routing)                                                                                                         0.085     3.407
$abc$128410$new_new_n3256__.in[0] (.names at (34,28))                                                                           0.000     3.407
| (primitive '.names' combinational delay)                                                                                      0.103     3.510
$abc$128410$new_new_n3256__.out[0] (.names at (34,28))                                                                          0.000     3.510
| (intra 'clb' routing)                                                                                                         0.000     3.510
| (OPIN:584930 side: (TOP,) (34,28,0))                                                                                          0.000     3.510
| (CHANX:1115135 L4 length:4 (34,28,0-> (31,28,0))                                                                              0.119     3.629
| (CHANY:1280075 L1 length:1 (33,28,0-> (33,28,0))                                                                              0.061     3.690
| (IPIN:584824 side: (RIGHT,) (33,28,0))                                                                                        0.101     3.790
| (intra 'clb' routing)                                                                                                         0.085     3.876
$auto_1085.B[29].in[5] (.names at (33,28))                                                                                      0.000     3.876
| (primitive '.names' combinational delay)                                                                                      0.103     3.978
$auto_1085.B[29].out[0] (.names at (33,28))                                                                                     0.000     3.978
| (intra 'clb' routing)                                                                                                         0.000     3.978
| (OPIN:584779 side: (TOP,) (33,28,0))                                                                                          0.000     3.978
| (CHANX:1115055 L4 length:4 (33,28,0-> (30,28,0))                                                                              0.119     4.097
| (CHANY:1277179 L1 length:1 (32,28,0-> (32,28,0))                                                                              0.061     4.158
| (IPIN:584681 side: (RIGHT,) (32,28,0))                                                                                        0.101     4.259
| (intra 'clb' routing)                                                                                                         0.233     4.492
$auto_1085.C[30].p[0] (adder_carry at (32,28))                                                                                  0.000     4.492
| (primitive 'adder_carry' combinational delay)                                                                                 0.037     4.528
$auto_1085.C[30].sumout[0] (adder_carry at (32,28))                                                                             0.000     4.528
| (intra 'clb' routing)                                                                                                         0.000     4.528
| (OPIN:584635 side: (RIGHT,) (32,28,0))                                                                                        0.000     4.528
| (CHANY:1277204 L4 length:4 (32,28,0-> (32,31,0))                                                                              0.119     4.647
| (CHANX:1114989 L4 length:4 (32,28,0-> (29,28,0))                                                                              0.119     4.766
| (IPIN:584510 side: (TOP,) (31,28,0))                                                                                          0.101     4.867
| (intra 'clb' routing)                                                                                                         0.085     4.952
$abc$128410$new_new_n3747__.in[1] (.names at (31,28))                                                                           0.000     4.952
| (primitive '.names' combinational delay)                                                                                      0.197     5.149
$abc$128410$new_new_n3747__.out[0] (.names at (31,28))                                                                          0.000     5.149
| (intra 'clb' routing)                                                                                                         0.085     5.234
$abc$128410$new_new_n3748__.in[0] (.names at (31,28))                                                                           0.000     5.234
| (primitive '.names' combinational delay)                                                                                      0.136     5.369
$abc$128410$new_new_n3748__.out[0] (.names at (31,28))                                                                          0.000     5.369
| (intra 'clb' routing)                                                                                                         0.085     5.455
$abc$128410$new_new_n3749__.in[0] (.names at (31,28))                                                                           0.000     5.455
| (primitive '.names' combinational delay)                                                                                      0.103     5.557
$abc$128410$new_new_n3749__.out[0] (.names at (31,28))                                                                          0.000     5.557
| (intra 'clb' routing)                                                                                                         0.085     5.642
$abc$128410$new_new_n3753__.in[1] (.names at (31,28))                                                                           0.000     5.642
| (primitive '.names' combinational delay)                                                                                      0.103     5.745
$abc$128410$new_new_n3753__.out[0] (.names at (31,28))                                                                          0.000     5.745
| (intra 'clb' routing)                                                                                                         0.085     5.830
$abc$128410$abc$64559$li717_li717.in[1] (.names at (31,28))                                                                     0.000     5.830
| (primitive '.names' combinational delay)                                                                                      0.152     5.982
$abc$128410$abc$64559$li717_li717.out[0] (.names at (31,28))                                                                    0.000     5.982
| (intra 'clb' routing)                                                                                                         0.000     5.982
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[0].D[0] (dffre at (31,28))                       0.000     5.982
data arrival time                                                                                                                         5.982

clock clk (rise edge)                                                                                            0.000     0.000
clock source latency                                                                                                            0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                          0.894     0.894
| (inter-block routing:global net)                                                                                              0.000     0.894
| (intra 'clb' routing)                                                                                                         0.000     0.894
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[0].C[0] (dffre at (31,28))                       0.000     0.894
clock uncertainty                                                                                                               0.000     0.894
cell setup time                                                                                                                -0.032     0.863
data required time                                                                                                                        0.863
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.863
data arrival time                                                                                                                        -5.982
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -5.119


#Path 12
Startpoint: design195_5_10_inst.mod_n_counter_instance439.data_out[31].Q[0] (dffre at (22,31) clocked by clk)
Endpoint  : out:out[9].outpad[0] (.output at (62,4) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
design195_5_10_inst.mod_n_counter_instance439.data_out[31].C[0] (dffre at (22,31))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                            0.154     1.048
design195_5_10_inst.mod_n_counter_instance439.data_out[31].Q[0] (dffre at (22,31)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                                  0.000     1.048
| (OPIN:629284 side: (TOP,) (22,31,0))                                                                   0.000     1.048
| (CHANX:1126742 L4 length:4 (22,31,0-> (25,31,0))                                                       0.119     1.167
| (CHANY:1256821 L4 length:4 (25,31,0-> (25,28,0))                                                       0.119     1.286
| (CHANX:1122669 L4 length:4 (25,30,0-> (22,30,0))                                                       0.119     1.405
| (IPIN:616010 side: (TOP,) (25,30,0))                                                                   0.101     1.506
| (intra 'clb' routing)                                                                                  0.085     1.591
$obuf_out[9].in[4] (.names at (25,30))                                                                   0.000     1.591
| (primitive '.names' combinational delay)                                                               0.136     1.726
$obuf_out[9].out[0] (.names at (25,30))                                                                  0.000     1.726
| (intra 'clb' routing)                                                                                  0.085     1.812
out[9].in[0] (.names at (25,30))                                                       0.000     1.812
| (primitive '.names' combinational delay)                                                               0.197     2.008
out[9].out[0] (.names at (25,30))                                                      0.000     2.008
| (intra 'clb' routing)                                                                                  0.000     2.008
| (OPIN:615976 side: (TOP,) (25,30,0))                                                                   0.000     2.008
| (CHANX:1122858 L4 length:4 (25,30,0-> (28,30,0))                                                       0.119     2.127
| (CHANY:1265481 L4 length:4 (28,30,0-> (28,27,0))                                                       0.119     2.246
| (CHANX:1106858 L4 length:4 (29,26,0-> (32,26,0))                                                       0.119     2.365
| (CHANY:1276873 L4 length:4 (32,26,0-> (32,23,0))                                                       0.119     2.484
| (CHANX:1090858 L4 length:4 (33,22,0-> (36,22,0))                                                       0.119     2.603
| (CHANY:1288265 L4 length:4 (36,22,0-> (36,19,0))                                                       0.119     2.722
| (CHANX:1074858 L4 length:4 (37,18,0-> (40,18,0))                                                       0.119     2.841
| (CHANY:1299657 L4 length:4 (40,18,0-> (40,15,0))                                                       0.119     2.960
| (CHANX:1058858 L4 length:4 (41,14,0-> (44,14,0))                                                       0.119     3.079
| (CHANY:1311049 L4 length:4 (44,14,0-> (44,11,0))                                                       0.119     3.197
| (CHANX:1042858 L4 length:4 (45,10,0-> (48,10,0))                                                       0.119     3.316
| (CHANY:1322441 L4 length:4 (48,10,0-> (48,7,0))                                                        0.119     3.435
| (CHANX:1026858 L4 length:4 (49,6,0-> (52,6,0))                                                         0.119     3.554
| (CHANY:1331154 L1 length:1 (51,7,0-> (51,7,0))                                                         0.061     3.615
| (CHANX:1031130 L4 length:4 (52,7,0-> (55,7,0))                                                         0.119     3.734
| (CHANY:1342649 L4 length:4 (55,7,0-> (55,4,0))                                                         0.119     3.853
| (CHANX:1019196 L4 length:4 (56,4,0-> (59,4,0))                                                         0.119     3.972
| (CHANY:1354071 L4 length:4 (59,4,0-> (59,1,0))                                                         0.119     4.091
| (CHANX:1015390 L4 length:3 (60,3,0-> (62,3,0))                                                         0.119     4.210
| (CHANY:1362988 L1 length:1 (62,4,0-> (62,4,0))                                                         0.061     4.271
| (IPIN:223198 side: (RIGHT,) (62,4,0))                                                                  0.101     4.371
| (intra 'io' routing)                                                                                   0.733     5.104
out:out[9].outpad[0] (.output at (62,4))                                               0.000     5.104
data arrival time                                                                                                  5.104

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clock uncertainty                                                                                        0.000     0.000
output external delay                                                                                    0.000     0.000
data required time                                                                                                 0.000
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.000
data arrival time                                                                                                 -5.104
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -5.104


#Path 13
Startpoint: design195_5_10_inst.mod_n_counter_instance109.data_out[7].Q[0] (dffre at (24,31) clocked by clk)
Endpoint  : out:out[7].outpad[0] (.output at (62,3) clocked by clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                                    0.000     0.000
clk.inpad[0] (.input at (51,44))                                                         0.000     0.000
| (intra 'io' routing)                                                                                  0.894     0.894
| (inter-block routing:global net)                                                                      0.000     0.894
| (intra 'clb' routing)                                                                                 0.000     0.894
design195_5_10_inst.mod_n_counter_instance109.data_out[7].C[0] (dffre at (24,31))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                           0.154     1.048
design195_5_10_inst.mod_n_counter_instance109.data_out[7].Q[0] (dffre at (24,31)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                                 0.000     1.048
| (OPIN:629447 side: (RIGHT,) (24,31,0))                                                                0.000     1.048
| (CHANY:1253911 L4 length:4 (24,31,0-> (24,28,0))                                                      0.119     1.167
| (CHANX:1118804 L4 length:4 (25,29,0-> (28,29,0))                                                      0.119     1.286
| (IPIN:598993 side: (TOP,) (25,29,0))                                                                  0.101     1.387
| (intra 'clb' routing)                                                                                 0.085     1.472
$obuf_out[7].in[1] (.names at (25,29))                                                                  0.000     1.472
| (primitive '.names' combinational delay)                                                              0.218     1.690
$obuf_out[7].out[0] (.names at (25,29))                                                                 0.000     1.690
| (intra 'clb' routing)                                                                                 0.085     1.775
out[7].in[0] (.names at (25,29))                                                      0.000     1.775
| (primitive '.names' combinational delay)                                                              0.099     1.874
out[7].out[0] (.names at (25,29))                                                     0.000     1.874
| (intra 'clb' routing)                                                                                 0.000     1.874
| (OPIN:598971 side: (RIGHT,) (25,29,0))                                                                0.000     1.874
| (CHANY:1256683 L4 length:4 (25,29,0-> (25,26,0))                                                      0.119     1.993
| (CHANX:1102604 L4 length:4 (26,25,0-> (29,25,0))                                                      0.119     2.112
| (CHANY:1268075 L4 length:4 (29,25,0-> (29,22,0))                                                      0.119     2.231
| (CHANX:1086604 L4 length:4 (30,21,0-> (33,21,0))                                                      0.119     2.350
| (CHANY:1279467 L4 length:4 (33,21,0-> (33,18,0))                                                      0.119     2.469
| (CHANX:1070604 L4 length:4 (34,17,0-> (37,17,0))                                                      0.119     2.588
| (CHANY:1290859 L4 length:4 (37,17,0-> (37,14,0))                                                      0.119     2.707
| (CHANX:1054604 L4 length:4 (38,13,0-> (41,13,0))                                                      0.119     2.826
| (CHANY:1302251 L4 length:4 (41,13,0-> (41,10,0))                                                      0.119     2.944
| (CHANX:1038604 L4 length:4 (42,9,0-> (45,9,0))                                                        0.119     3.063
| (CHANY:1313643 L4 length:4 (45,9,0-> (45,6,0))                                                        0.119     3.182
| (CHANX:1022604 L4 length:4 (46,5,0-> (49,5,0))                                                        0.119     3.301
| (CHANY:1319446 L1 length:1 (47,6,0-> (47,6,0))                                                        0.061     3.362
| (CHANX:1026806 L4 length:4 (48,6,0-> (51,6,0))                                                        0.119     3.481
| (CHANX:1026998 L4 length:4 (51,6,0-> (54,6,0))                                                        0.119     3.600
| (CHANY:1336759 L4 length:4 (53,6,0-> (53,3,0))                                                        0.119     3.719
| (CHANX:1014998 L4 length:4 (54,3,0-> (57,3,0))                                                        0.119     3.838
| (CHANX:1015124 L4 length:4 (56,3,0-> (59,3,0))                                                        0.119     3.957
| (CHANX:1015312 L4 length:4 (59,3,0-> (62,3,0))                                                        0.119     4.076
| (CHANY:1362925 L1 length:1 (62,3,0-> (62,3,0))                                                        0.061     4.137
| (IPIN:209586 side: (RIGHT,) (62,3,0))                                                                 0.101     4.237
| (intra 'io' routing)                                                                                  0.733     4.970
out:out[7].outpad[0] (.output at (62,3))                                              0.000     4.970
data arrival time                                                                                                 4.970

clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                                    0.000     0.000
clock uncertainty                                                                                       0.000     0.000
output external delay                                                                                   0.000     0.000
data required time                                                                                                0.000
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.000
data arrival time                                                                                                -4.970
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -4.970


#Path 14
Startpoint: $auto_86741.Q[0] (dffre at (29,29) clocked by clk)
Endpoint  : out:out[29].outpad[0] (.output at (1,42) clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                                            0.894     0.894
| (inter-block routing:global net)                                                0.000     0.894
| (intra 'clb' routing)                                                           0.000     0.894
$auto_86741.C[0] (dffre at (29,29))                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                     0.154     1.048
$auto_86741.Q[0] (dffre at (29,29)) [clock-to-output]                             0.000     1.048
| (intra 'clb' routing)                                                           0.000     1.048
| (OPIN:600313 side: (RIGHT,) (29,29,0))                                          0.000     1.048
| (CHANY:1268522 L4 length:4 (29,29,0-> (29,32,0))                                0.119     1.167
| (CHANX:1131053 L4 length:4 (29,32,0-> (26,32,0))                                0.119     1.286
| (CHANY:1257057 L1 length:1 (25,32,0-> (25,32,0))                                0.061     1.347
| (CHANX:1126737 L4 length:4 (25,31,0-> (22,31,0))                                0.119     1.466
| (CHANY:1245422 L4 length:4 (21,32,0-> (21,35,0))                                0.119     1.585
| (CHANX:1130778 L1 length:1 (22,32,0-> (22,32,0))                                0.061     1.646
| (IPIN:644183 side: (TOP,) (22,32,0))                                            0.101     1.747
| (intra 'clb' routing)                                                           0.085     1.832
$obuf_out[29].in[4] (.names at (22,32))                                           0.000     1.832
| (primitive '.names' combinational delay)                                        0.099     1.931
$obuf_out[29].out[0] (.names at (22,32))                                          0.000     1.931
| (intra 'clb' routing)                                                           0.000     1.931
| (OPIN:644160 side: (RIGHT,) (22,32,0))                                          0.000     1.931
| (CHANY:1248155 L4 length:4 (22,32,0-> (22,29,0))                                0.119     2.050
| (CHANX:1126814 L4 length:4 (23,31,0-> (26,31,0))                                0.119     2.169
| (CHANY:1257038 L1 length:1 (25,32,0-> (25,32,0))                                0.061     2.230
| (IPIN:644900 side: (RIGHT,) (25,32,0))                                          0.101     2.330
| (intra 'clb' routing)                                                           0.085     2.415
out[29].in[0] (.names at (25,32))                               0.000     2.415
| (primitive '.names' combinational delay)                                        0.099     2.515
out[29].out[0] (.names at (25,32))                              0.000     2.515
| (intra 'clb' routing)                                                           0.000     2.515
| (OPIN:644827 side: (TOP,) (25,32,0))                                            0.000     2.515
| (CHANX:1130811 L4 length:4 (25,32,0-> (22,32,0))                                0.119     2.634
| (CHANY:1245496 L4 length:4 (21,33,0-> (21,36,0))                                0.119     2.752
| (CHANX:1146811 L4 length:4 (21,36,0-> (18,36,0))                                0.119     2.871
| (CHANX:1146627 L4 length:4 (18,36,0-> (15,36,0))                                0.119     2.990
| (CHANY:1225376 L4 length:4 (14,37,0-> (14,40,0))                                0.119     3.109
| (CHANX:1162627 L4 length:4 (14,40,0-> (11,40,0))                                0.119     3.228
| (CHANY:1213867 L1 length:1 (10,40,0-> (10,40,0))                                0.061     3.289
| (CHANX:1158311 L4 length:4 (10,39,0-> (7,39,0))                                 0.119     3.408
| (CHANY:1202276 L4 length:4 (6,40,0-> (6,43,0))                                  0.119     3.527
| (CHANX:1174311 L4 length:4 (6,43,0-> (3,43,0))                                  0.119     3.646
| (CHANY:1193703 L1 length:1 (3,43,0-> (3,43,0))                                  0.061     3.707
| (CHANX:1170005 L4 length:3 (3,42,0-> (1,42,0))                                  0.119     3.826
| (CHANY:1187793 L1 length:1 (1,42,0-> (1,42,0))                                  0.061     3.887
| (IPIN:795124 side: (RIGHT,) (1,42,0))                                           0.101     3.987
| (intra 'io' routing)                                                            0.733     4.720
out:out[29].outpad[0] (.output at (1,42))                      -0.000     4.720
data arrival time                                                                           4.720

clock clk (rise edge)                                              0.000     0.000
clock source latency                                                              0.000     0.000
clock uncertainty                                                                 0.000     0.000
output external delay                                                             0.000     0.000
data required time                                                                          0.000
-------------------------------------------------------------------------------------------------
data required time                                                                          0.000
data arrival time                                                                          -4.720
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -4.720


#Path 15
Startpoint: $delete_wire$131581.z[20] (RS_DSP_MULT_REGIN at (35,32) clocked by clk)
Endpoint  : design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[31].D[0] (dffre at (31,28) clocked by clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                           0.894     0.894
| (inter-block routing:global net)                                                                                               0.000     0.894
| (intra 'dsp' routing)                                                                                                          0.000     0.894
$delete_wire$131581.clk[0] (RS_DSP_MULT_REGIN at (35,32))                                                                        0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN' Tcq_max)                                                                                        0.151     1.045
$delete_wire$131581.z[20] (RS_DSP_MULT_REGIN at (35,32)) [clock-to-output]                                                       0.000     1.045
| (intra 'dsp' routing)                                                                                                          0.000     1.045
| (OPIN:647150 side: (RIGHT,) (35,32,0))                                                                                         0.000     1.045
| (CHANY:1285993 L4 length:4 (35,32,0-> (35,29,0))                                                                               0.119     1.164
| (CHANY:1286027 L1 length:1 (35,30,0-> (35,30,0))                                                                               0.061     1.225
| (CHANX:1119271 L4 length:4 (35,29,0-> (32,29,0))                                                                               0.119     1.344
| (IPIN:601095 side: (TOP,) (34,29,0))                                                                                           0.101     1.445
| (intra 'clb' routing)                                                                                                          0.085     1.530
$abc$128410$new_new_n3238__.in[0] (.names at (34,29))                                                                            0.000     1.530
| (primitive '.names' combinational delay)                                                                                       0.152     1.682
$abc$128410$new_new_n3238__.out[0] (.names at (34,29))                                                                           0.000     1.682
| (intra 'clb' routing)                                                                                                          0.000     1.682
| (OPIN:601052 side: (TOP,) (34,29,0))                                                                                           0.000     1.682
| (CHANX:1119347 L1 length:1 (34,29,0-> (34,29,0))                                                                               0.061     1.743
| (CHANY:1279995 L4 length:4 (33,29,0-> (33,26,0))                                                                               0.119     1.862
| (CHANX:1115071 L4 length:4 (33,28,0-> (30,28,0))                                                                               0.119     1.981
| (IPIN:584799 side: (TOP,) (33,28,0))                                                                                           0.101     2.081
| (intra 'clb' routing)                                                                                                          0.085     2.166
$abc$128410$new_new_n3243__.in[4] (.names at (33,28))                                                                            0.000     2.166
| (primitive '.names' combinational delay)                                                                                       0.218     2.384
$abc$128410$new_new_n3243__.out[0] (.names at (33,28))                                                                           0.000     2.384
| (intra 'clb' routing)                                                                                                          0.000     2.384
| (OPIN:584790 side: (RIGHT,) (33,28,0))                                                                                         0.000     2.384
| (CHANY:1280108 L4 length:4 (33,28,0-> (33,31,0))                                                                               0.119     2.503
| (CHANX:1119350 L1 length:1 (34,29,0-> (34,29,0))                                                                               0.061     2.564
| (IPIN:601081 side: (TOP,) (34,29,0))                                                                                           0.101     2.665
| (intra 'clb' routing)                                                                                                          0.085     2.750
$abc$128410$new_new_n3254__.in[5] (.names at (34,29))                                                                            0.000     2.750
| (primitive '.names' combinational delay)                                                                                       0.173     2.923
$abc$128410$new_new_n3254__.out[0] (.names at (34,29))                                                                           0.000     2.923
| (intra 'clb' routing)                                                                                                          0.000     2.923
| (OPIN:601055 side: (TOP,) (34,29,0))                                                                                           0.000     2.923
| (CHANX:1119353 L1 length:1 (34,29,0-> (34,29,0))                                                                               0.061     2.984
| (CHANY:1279989 L4 length:4 (33,29,0-> (33,26,0))                                                                               0.119     3.103
| (CHANX:1115308 L4 length:4 (34,28,0-> (37,28,0))                                                                               0.119     3.221
| (IPIN:584954 side: (TOP,) (34,28,0))                                                                                           0.101     3.322
| (intra 'clb' routing)                                                                                                          0.085     3.407
$abc$128410$new_new_n3256__.in[0] (.names at (34,28))                                                                            0.000     3.407
| (primitive '.names' combinational delay)                                                                                       0.103     3.510
$abc$128410$new_new_n3256__.out[0] (.names at (34,28))                                                                           0.000     3.510
| (intra 'clb' routing)                                                                                                          0.000     3.510
| (OPIN:584930 side: (TOP,) (34,28,0))                                                                                           0.000     3.510
| (CHANX:1115135 L4 length:4 (34,28,0-> (31,28,0))                                                                               0.119     3.629
| (CHANY:1280075 L1 length:1 (33,28,0-> (33,28,0))                                                                               0.061     3.690
| (IPIN:584824 side: (RIGHT,) (33,28,0))                                                                                         0.101     3.790
| (intra 'clb' routing)                                                                                                          0.085     3.876
$auto_1085.B[29].in[5] (.names at (33,28))                                                                                       0.000     3.876
| (primitive '.names' combinational delay)                                                                                       0.103     3.978
$auto_1085.B[29].out[0] (.names at (33,28))                                                                                      0.000     3.978
| (intra 'clb' routing)                                                                                                          0.000     3.978
| (OPIN:584779 side: (TOP,) (33,28,0))                                                                                           0.000     3.978
| (CHANX:1115055 L4 length:4 (33,28,0-> (30,28,0))                                                                               0.119     4.097
| (CHANY:1277179 L1 length:1 (32,28,0-> (32,28,0))                                                                               0.061     4.158
| (IPIN:584681 side: (RIGHT,) (32,28,0))                                                                                         0.101     4.259
| (intra 'clb' routing)                                                                                                          0.233     4.492
$auto_1085.C[30].p[0] (adder_carry at (32,28))                                                                                   0.000     4.492
| (primitive 'adder_carry' combinational delay)                                                                                  0.028     4.520
$auto_1085.C[30].cout[0] (adder_carry at (32,28))                                                                                0.000     4.520
| (intra 'clb' routing)                                                                                                          0.000     4.520
$abc$128410$abc$55512$auto_1085.co.cin[0] (adder_carry at (32,28))                                                               0.000     4.520
| (primitive 'adder_carry' combinational delay)                                                                                  0.037     4.557
$abc$128410$abc$55512$auto_1085.co.sumout[0] (adder_carry at (32,28))                                                            0.000     4.557
| (intra 'clb' routing)                                                                                                          0.000     4.557
| (OPIN:584638 side: (RIGHT,) (32,28,0))                                                                                         0.000     4.557
| (CHANY:1277210 L4 length:4 (32,28,0-> (32,31,0))                                                                               0.119     4.676
| (CHANX:1115007 L4 length:4 (32,28,0-> (29,28,0))                                                                               0.119     4.795
| (IPIN:584514 side: (TOP,) (31,28,0))                                                                                           0.101     4.895
| (intra 'clb' routing)                                                                                                          0.085     4.981
$abc$128410$new_new_n3744__.in[3] (.names at (31,28))                                                                            0.000     4.981
| (primitive '.names' combinational delay)                                                                                       0.136     5.116
$abc$128410$new_new_n3744__.out[0] (.names at (31,28))                                                                           0.000     5.116
| (intra 'clb' routing)                                                                                                          0.000     5.116
| (OPIN:584487 side: (RIGHT,) (31,28,0))                                                                                         0.000     5.116
| (CHANY:1274298 L4 length:4 (31,28,0-> (31,31,0))                                                                               0.119     5.235
| (IPIN:584533 side: (RIGHT,) (31,28,0))                                                                                         0.101     5.336
| (intra 'clb' routing)                                                                                                          0.085     5.421
$abc$128410$abc$64559$li748_li748.in[1] (.names at (31,28))                                                                      0.000     5.421
| (primitive '.names' combinational delay)                                                                                       0.099     5.520
$abc$128410$abc$64559$li748_li748.out[0] (.names at (31,28))                                                                     0.000     5.520
| (intra 'clb' routing)                                                                                                          0.000     5.520
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[31].D[0] (dffre at (31,28))                       0.000     5.520
data arrival time                                                                                                                          5.520

clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                           0.894     0.894
| (inter-block routing:global net)                                                                                               0.000     0.894
| (intra 'clb' routing)                                                                                                          0.000     0.894
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[31].C[0] (dffre at (31,28))                       0.000     0.894
clock uncertainty                                                                                                                0.000     0.894
cell setup time                                                                                                                 -0.032     0.863
data required time                                                                                                                         0.863
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.863
data arrival time                                                                                                                         -5.520
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.657


#Path 16
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : $delete_wire$131525.a[10] (RS_DSP_MULT_REGIN at (23,17) clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
input external delay                                                            0.000     0.000
rst.inpad[0] (.input at (1,11))                                           0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (OPIN:317675 side: (RIGHT,) (1,11,0))                                         0.000     0.894
| (CHANY:1185822 L1 length:1 (1,11,0-> (1,11,0))                                0.061     0.955
| (CHANX:1044174 L4 length:4 (2,11,0-> (5,11,0))                                0.119     1.074
| (CHANY:1194622 L1 length:1 (4,12,0-> (4,12,0))                                0.061     1.135
| (CHANX:1048430 L4 length:4 (5,12,0-> (8,12,0))                                0.119     1.254
| (CHANY:1206338 L1 length:1 (8,13,0-> (8,13,0))                                0.061     1.315
| (CHANX:1052746 L4 length:4 (9,13,0-> (12,13,0))                               0.119     1.434
| (CHANY:1218054 L1 length:1 (12,14,0-> (12,14,0))                              0.061     1.495
| (CHANX:1057062 L1 length:1 (13,14,0-> (13,14,0))                              0.061     1.556
| (CHANY:1221034 L4 length:4 (13,15,0-> (13,18,0))                              0.119     1.675
| (CHANY:1221202 L1 length:1 (13,18,0-> (13,18,0))                              0.061     1.736
| (CHANX:1073402 L4 length:4 (14,18,0-> (17,18,0))                              0.119     1.855
| (CHANY:1232918 L1 length:1 (17,19,0-> (17,19,0))                              0.061     1.916
| (CHANX:1077718 L4 length:4 (18,19,0-> (21,19,0))                              0.119     2.034
| (CHANY:1241750 L4 length:4 (20,20,0-> (20,23,0))                              0.119     2.153
| (CHANX:1090102 L4 length:4 (21,22,0-> (24,22,0))                              0.119     2.272
| (CHANX:1090228 L4 length:4 (23,22,0-> (26,22,0))                              0.119     2.391
| (CHANY:1253327 L4 length:4 (24,22,0-> (24,19,0))                              0.119     2.510
| (CHANX:1082141 L1 length:1 (24,20,0-> (24,20,0))                              0.061     2.571
| (IPIN:461240 side: (TOP,) (24,20,0))                                          0.101     2.672
| (intra 'clb' routing)                                                         0.085     2.757
$abc$128410$new_new_n3099__.in[0] (.names at (24,20))                           0.000     2.757
| (primitive '.names' combinational delay)                                      0.173     2.929
$abc$128410$new_new_n3099__.out[0] (.names at (24,20))                          0.000     2.929
| (intra 'clb' routing)                                                         0.000     2.929
| (OPIN:461226 side: (RIGHT,) (24,20,0))                                        0.000     2.929
| (CHANY:1253215 L4 length:4 (24,20,0-> (24,17,0))                              0.119     3.048
| (CHANY:1253229 L1 length:1 (24,18,0-> (24,18,0))                              0.061     3.109
| (CHANX:1069797 L4 length:4 (24,17,0-> (21,17,0))                              0.119     3.228
| (IPIN:414702 side: (TOP,) (21,17,0))                                          0.101     3.329
| (intra 'clb' routing)                                                         0.085     3.414
$abc$128410$new_new_n3107__.in[3] (.names at (21,17))                           0.000     3.414
| (primitive '.names' combinational delay)                                      0.025     3.439
$abc$128410$new_new_n3107__.out[0] (.names at (21,17))                          0.000     3.439
| (intra 'clb' routing)                                                         0.085     3.524
$abc$128410$new_new_n3118__.in[0] (.names at (21,17))                           0.000     3.524
| (primitive '.names' combinational delay)                                      0.148     3.672
$abc$128410$new_new_n3118__.out[0] (.names at (21,17))                          0.000     3.672
| (intra 'clb' routing)                                                         0.000     3.672
| (OPIN:414662 side: (TOP,) (21,17,0))                                          0.000     3.672
| (CHANX:1069796 L4 length:4 (21,17,0-> (24,17,0))                              0.119     3.791
| (CHANY:1253027 L4 length:4 (24,17,0-> (24,14,0))                              0.119     3.910
| (IPIN:415402 side: (RIGHT,) (24,17,0))                                        0.101     4.010
| (intra 'clb' routing)                                                         0.085     4.096
$abc$128410$new_new_n3124__.in[4] (.names at (24,17))                          -0.000     4.096
| (primitive '.names' combinational delay)                                      0.172     4.268
$abc$128410$new_new_n3124__.out[0] (.names at (24,17))                          0.000     4.268
| (intra 'clb' routing)                                                         0.000     4.268
| (OPIN:415349 side: (RIGHT,) (24,17,0))                                        0.000     4.268
| (CHANY:1253165 L1 length:1 (24,17,0-> (24,17,0))                              0.061     4.329
| (CHANX:1065934 L1 length:1 (25,16,0-> (25,16,0))                              0.061     4.390
| (CHANY:1256130 L4 length:4 (25,17,0-> (25,20,0))                              0.119     4.509
| (IPIN:415545 side: (RIGHT,) (25,17,0))                                        0.101     4.610
| (intra 'clb' routing)                                                         0.085     4.695
$auto_10936.Y[9].in[3] (.names at (25,17))                                     -0.000     4.695
| (primitive '.names' combinational delay)                                      0.197     4.892
$auto_10936.Y[9].out[0] (.names at (25,17))                                     0.000     4.892
| (intra 'clb' routing)                                                         0.000     4.892
| (OPIN:415501 side: (RIGHT,) (25,17,0))                                        0.000     4.892
| (CHANY:1256110 L4 length:4 (25,17,0-> (25,20,0))                              0.119     5.011
| (CHANX:1082033 L4 length:4 (25,20,0-> (22,20,0))                              0.119     5.129
| (CHANX:1082145 L1 length:1 (24,20,0-> (24,20,0))                              0.061     5.190
| (CHANY:1250285 L4 length:4 (23,20,0-> (23,17,0))                              0.119     5.309
| (CHANX:1078005 L1 length:1 (23,19,0-> (23,19,0))                              0.061     5.370
| (IPIN:415236 side: (TOP,) (23,19,0))                                          0.101     5.471
| (intra 'dsp' routing)                                                         0.000     5.471
$delete_wire$131525.a[10] (RS_DSP_MULT_REGIN at (23,17))                        0.000     5.471
data arrival time                                                                         5.471

clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (inter-block routing:global net)                                              0.000     0.894
| (intra 'dsp' routing)                                                         0.000     0.894
$delete_wire$131525.clk[0] (RS_DSP_MULT_REGIN at (23,17))                       0.000     0.894
clock uncertainty                                                               0.000     0.894
cell setup time                                                                -0.074     0.820
data required time                                                                        0.820
-----------------------------------------------------------------------------------------------
data required time                                                                        0.820
data arrival time                                                                        -5.471
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -4.651


#Path 17
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : $delete_wire$131525.a[13] (RS_DSP_MULT_REGIN at (23,17) clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
input external delay                                                            0.000     0.000
rst.inpad[0] (.input at (1,11))                                           0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (OPIN:317675 side: (RIGHT,) (1,11,0))                                         0.000     0.894
| (CHANY:1185822 L1 length:1 (1,11,0-> (1,11,0))                                0.061     0.955
| (CHANX:1044174 L4 length:4 (2,11,0-> (5,11,0))                                0.119     1.074
| (CHANY:1194622 L1 length:1 (4,12,0-> (4,12,0))                                0.061     1.135
| (CHANX:1048430 L4 length:4 (5,12,0-> (8,12,0))                                0.119     1.254
| (CHANY:1206338 L1 length:1 (8,13,0-> (8,13,0))                                0.061     1.315
| (CHANX:1052746 L4 length:4 (9,13,0-> (12,13,0))                               0.119     1.434
| (CHANY:1218054 L1 length:1 (12,14,0-> (12,14,0))                              0.061     1.495
| (CHANX:1057062 L1 length:1 (13,14,0-> (13,14,0))                              0.061     1.556
| (CHANY:1221034 L4 length:4 (13,15,0-> (13,18,0))                              0.119     1.675
| (CHANY:1221202 L1 length:1 (13,18,0-> (13,18,0))                              0.061     1.736
| (CHANX:1073402 L4 length:4 (14,18,0-> (17,18,0))                              0.119     1.855
| (CHANY:1232918 L1 length:1 (17,19,0-> (17,19,0))                              0.061     1.916
| (CHANX:1077718 L4 length:4 (18,19,0-> (21,19,0))                              0.119     2.034
| (CHANY:1241750 L4 length:4 (20,20,0-> (20,23,0))                              0.119     2.153
| (CHANX:1090102 L4 length:4 (21,22,0-> (24,22,0))                              0.119     2.272
| (CHANX:1090228 L4 length:4 (23,22,0-> (26,22,0))                              0.119     2.391
| (CHANY:1253327 L4 length:4 (24,22,0-> (24,19,0))                              0.119     2.510
| (CHANX:1082141 L1 length:1 (24,20,0-> (24,20,0))                              0.061     2.571
| (IPIN:461240 side: (TOP,) (24,20,0))                                          0.101     2.672
| (intra 'clb' routing)                                                         0.085     2.757
$abc$128410$new_new_n3099__.in[0] (.names at (24,20))                           0.000     2.757
| (primitive '.names' combinational delay)                                      0.173     2.929
$abc$128410$new_new_n3099__.out[0] (.names at (24,20))                          0.000     2.929
| (intra 'clb' routing)                                                         0.000     2.929
| (OPIN:461226 side: (RIGHT,) (24,20,0))                                        0.000     2.929
| (CHANY:1253215 L4 length:4 (24,20,0-> (24,17,0))                              0.119     3.048
| (CHANY:1253229 L1 length:1 (24,18,0-> (24,18,0))                              0.061     3.109
| (CHANX:1069797 L4 length:4 (24,17,0-> (21,17,0))                              0.119     3.228
| (IPIN:414702 side: (TOP,) (21,17,0))                                          0.101     3.329
| (intra 'clb' routing)                                                         0.085     3.414
$abc$128410$new_new_n3107__.in[3] (.names at (21,17))                           0.000     3.414
| (primitive '.names' combinational delay)                                      0.025     3.439
$abc$128410$new_new_n3107__.out[0] (.names at (21,17))                          0.000     3.439
| (intra 'clb' routing)                                                         0.085     3.524
$abc$128410$new_new_n3118__.in[0] (.names at (21,17))                           0.000     3.524
| (primitive '.names' combinational delay)                                      0.148     3.672
$abc$128410$new_new_n3118__.out[0] (.names at (21,17))                          0.000     3.672
| (intra 'clb' routing)                                                         0.000     3.672
| (OPIN:414662 side: (TOP,) (21,17,0))                                          0.000     3.672
| (CHANX:1069796 L4 length:4 (21,17,0-> (24,17,0))                              0.119     3.791
| (CHANY:1253027 L4 length:4 (24,17,0-> (24,14,0))                              0.119     3.910
| (IPIN:415402 side: (RIGHT,) (24,17,0))                                        0.101     4.010
| (intra 'clb' routing)                                                         0.085     4.096
$abc$128410$new_new_n3124__.in[4] (.names at (24,17))                          -0.000     4.096
| (primitive '.names' combinational delay)                                      0.172     4.268
$abc$128410$new_new_n3124__.out[0] (.names at (24,17))                          0.000     4.268
| (intra 'clb' routing)                                                         0.000     4.268
| (OPIN:415349 side: (RIGHT,) (24,17,0))                                        0.000     4.268
| (CHANY:1253165 L1 length:1 (24,17,0-> (24,17,0))                              0.061     4.329
| (CHANX:1065934 L1 length:1 (25,16,0-> (25,16,0))                              0.061     4.390
| (CHANY:1256130 L4 length:4 (25,17,0-> (25,20,0))                              0.119     4.509
| (IPIN:415545 side: (RIGHT,) (25,17,0))                                        0.101     4.610
| (intra 'clb' routing)                                                         0.085     4.695
$auto_10936.Y[9].in[3] (.names at (25,17))                                     -0.000     4.695
| (primitive '.names' combinational delay)                                      0.197     4.892
$auto_10936.Y[9].out[0] (.names at (25,17))                                     0.000     4.892
| (intra 'clb' routing)                                                         0.000     4.892
| (OPIN:415501 side: (RIGHT,) (25,17,0))                                        0.000     4.892
| (CHANY:1256110 L4 length:4 (25,17,0-> (25,20,0))                              0.119     5.011
| (CHANX:1082033 L4 length:4 (25,20,0-> (22,20,0))                              0.119     5.129
| (CHANX:1082145 L1 length:1 (24,20,0-> (24,20,0))                              0.061     5.190
| (CHANY:1250285 L4 length:4 (23,20,0-> (23,17,0))                              0.119     5.309
| (CHANX:1078005 L1 length:1 (23,19,0-> (23,19,0))                              0.061     5.370
| (IPIN:415236 side: (TOP,) (23,19,0))                                          0.101     5.471
| (intra 'dsp' routing)                                                         0.000     5.471
$delete_wire$131525.a[13] (RS_DSP_MULT_REGIN at (23,17))                        0.000     5.471
data arrival time                                                                         5.471

clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (inter-block routing:global net)                                              0.000     0.894
| (intra 'dsp' routing)                                                         0.000     0.894
$delete_wire$131525.clk[0] (RS_DSP_MULT_REGIN at (23,17))                       0.000     0.894
clock uncertainty                                                               0.000     0.894
cell setup time                                                                -0.074     0.820
data required time                                                                        0.820
-----------------------------------------------------------------------------------------------
data required time                                                                        0.820
data arrival time                                                                        -5.471
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -4.651


#Path 18
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : $delete_wire$131525.a[19] (RS_DSP_MULT_REGIN at (23,17) clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
input external delay                                                            0.000     0.000
rst.inpad[0] (.input at (1,11))                                           0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (OPIN:317675 side: (RIGHT,) (1,11,0))                                         0.000     0.894
| (CHANY:1185822 L1 length:1 (1,11,0-> (1,11,0))                                0.061     0.955
| (CHANX:1044174 L4 length:4 (2,11,0-> (5,11,0))                                0.119     1.074
| (CHANY:1194622 L1 length:1 (4,12,0-> (4,12,0))                                0.061     1.135
| (CHANX:1048430 L4 length:4 (5,12,0-> (8,12,0))                                0.119     1.254
| (CHANY:1206338 L1 length:1 (8,13,0-> (8,13,0))                                0.061     1.315
| (CHANX:1052746 L4 length:4 (9,13,0-> (12,13,0))                               0.119     1.434
| (CHANY:1218054 L1 length:1 (12,14,0-> (12,14,0))                              0.061     1.495
| (CHANX:1057062 L1 length:1 (13,14,0-> (13,14,0))                              0.061     1.556
| (CHANY:1221034 L4 length:4 (13,15,0-> (13,18,0))                              0.119     1.675
| (CHANY:1221202 L1 length:1 (13,18,0-> (13,18,0))                              0.061     1.736
| (CHANX:1073402 L4 length:4 (14,18,0-> (17,18,0))                              0.119     1.855
| (CHANY:1232918 L1 length:1 (17,19,0-> (17,19,0))                              0.061     1.916
| (CHANX:1077718 L4 length:4 (18,19,0-> (21,19,0))                              0.119     2.034
| (CHANY:1241750 L4 length:4 (20,20,0-> (20,23,0))                              0.119     2.153
| (CHANX:1090102 L4 length:4 (21,22,0-> (24,22,0))                              0.119     2.272
| (CHANX:1090228 L4 length:4 (23,22,0-> (26,22,0))                              0.119     2.391
| (CHANY:1253327 L4 length:4 (24,22,0-> (24,19,0))                              0.119     2.510
| (CHANX:1082141 L1 length:1 (24,20,0-> (24,20,0))                              0.061     2.571
| (IPIN:461240 side: (TOP,) (24,20,0))                                          0.101     2.672
| (intra 'clb' routing)                                                         0.085     2.757
$abc$128410$new_new_n3099__.in[0] (.names at (24,20))                           0.000     2.757
| (primitive '.names' combinational delay)                                      0.173     2.929
$abc$128410$new_new_n3099__.out[0] (.names at (24,20))                          0.000     2.929
| (intra 'clb' routing)                                                         0.000     2.929
| (OPIN:461226 side: (RIGHT,) (24,20,0))                                        0.000     2.929
| (CHANY:1253215 L4 length:4 (24,20,0-> (24,17,0))                              0.119     3.048
| (CHANY:1253229 L1 length:1 (24,18,0-> (24,18,0))                              0.061     3.109
| (CHANX:1069797 L4 length:4 (24,17,0-> (21,17,0))                              0.119     3.228
| (IPIN:414702 side: (TOP,) (21,17,0))                                          0.101     3.329
| (intra 'clb' routing)                                                         0.085     3.414
$abc$128410$new_new_n3107__.in[3] (.names at (21,17))                           0.000     3.414
| (primitive '.names' combinational delay)                                      0.025     3.439
$abc$128410$new_new_n3107__.out[0] (.names at (21,17))                          0.000     3.439
| (intra 'clb' routing)                                                         0.085     3.524
$abc$128410$new_new_n3118__.in[0] (.names at (21,17))                           0.000     3.524
| (primitive '.names' combinational delay)                                      0.148     3.672
$abc$128410$new_new_n3118__.out[0] (.names at (21,17))                          0.000     3.672
| (intra 'clb' routing)                                                         0.000     3.672
| (OPIN:414662 side: (TOP,) (21,17,0))                                          0.000     3.672
| (CHANX:1069796 L4 length:4 (21,17,0-> (24,17,0))                              0.119     3.791
| (CHANY:1253027 L4 length:4 (24,17,0-> (24,14,0))                              0.119     3.910
| (IPIN:415402 side: (RIGHT,) (24,17,0))                                        0.101     4.010
| (intra 'clb' routing)                                                         0.085     4.096
$abc$128410$new_new_n3124__.in[4] (.names at (24,17))                          -0.000     4.096
| (primitive '.names' combinational delay)                                      0.172     4.268
$abc$128410$new_new_n3124__.out[0] (.names at (24,17))                          0.000     4.268
| (intra 'clb' routing)                                                         0.000     4.268
| (OPIN:415349 side: (RIGHT,) (24,17,0))                                        0.000     4.268
| (CHANY:1253165 L1 length:1 (24,17,0-> (24,17,0))                              0.061     4.329
| (CHANX:1065934 L1 length:1 (25,16,0-> (25,16,0))                              0.061     4.390
| (CHANY:1256130 L4 length:4 (25,17,0-> (25,20,0))                              0.119     4.509
| (IPIN:415545 side: (RIGHT,) (25,17,0))                                        0.101     4.610
| (intra 'clb' routing)                                                         0.085     4.695
$auto_10936.Y[9].in[3] (.names at (25,17))                                     -0.000     4.695
| (primitive '.names' combinational delay)                                      0.197     4.892
$auto_10936.Y[9].out[0] (.names at (25,17))                                     0.000     4.892
| (intra 'clb' routing)                                                         0.000     4.892
| (OPIN:415501 side: (RIGHT,) (25,17,0))                                        0.000     4.892
| (CHANY:1256110 L4 length:4 (25,17,0-> (25,20,0))                              0.119     5.011
| (CHANX:1082033 L4 length:4 (25,20,0-> (22,20,0))                              0.119     5.129
| (CHANX:1082145 L1 length:1 (24,20,0-> (24,20,0))                              0.061     5.190
| (CHANY:1250285 L4 length:4 (23,20,0-> (23,17,0))                              0.119     5.309
| (IPIN:415205 side: (RIGHT,) (23,18,0))                                        0.101     5.410
| (intra 'dsp' routing)                                                         0.000     5.410
$delete_wire$131525.a[19] (RS_DSP_MULT_REGIN at (23,17))                        0.000     5.410
data arrival time                                                                         5.410

clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (inter-block routing:global net)                                              0.000     0.894
| (intra 'dsp' routing)                                                         0.000     0.894
$delete_wire$131525.clk[0] (RS_DSP_MULT_REGIN at (23,17))                       0.000     0.894
clock uncertainty                                                               0.000     0.894
cell setup time                                                                -0.074     0.820
data required time                                                                        0.820
-----------------------------------------------------------------------------------------------
data required time                                                                        0.820
data arrival time                                                                        -5.410
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -4.590


#Path 19
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : $delete_wire$131525.a[12] (RS_DSP_MULT_REGIN at (23,17) clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
input external delay                                                            0.000     0.000
rst.inpad[0] (.input at (1,11))                                           0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (OPIN:317675 side: (RIGHT,) (1,11,0))                                         0.000     0.894
| (CHANY:1185822 L1 length:1 (1,11,0-> (1,11,0))                                0.061     0.955
| (CHANX:1044174 L4 length:4 (2,11,0-> (5,11,0))                                0.119     1.074
| (CHANY:1194622 L1 length:1 (4,12,0-> (4,12,0))                                0.061     1.135
| (CHANX:1048430 L4 length:4 (5,12,0-> (8,12,0))                                0.119     1.254
| (CHANY:1206338 L1 length:1 (8,13,0-> (8,13,0))                                0.061     1.315
| (CHANX:1052746 L4 length:4 (9,13,0-> (12,13,0))                               0.119     1.434
| (CHANY:1218054 L1 length:1 (12,14,0-> (12,14,0))                              0.061     1.495
| (CHANX:1057062 L1 length:1 (13,14,0-> (13,14,0))                              0.061     1.556
| (CHANY:1221034 L4 length:4 (13,15,0-> (13,18,0))                              0.119     1.675
| (CHANY:1221202 L1 length:1 (13,18,0-> (13,18,0))                              0.061     1.736
| (CHANX:1073402 L4 length:4 (14,18,0-> (17,18,0))                              0.119     1.855
| (CHANY:1232918 L1 length:1 (17,19,0-> (17,19,0))                              0.061     1.916
| (CHANX:1077718 L4 length:4 (18,19,0-> (21,19,0))                              0.119     2.034
| (CHANY:1241750 L4 length:4 (20,20,0-> (20,23,0))                              0.119     2.153
| (CHANX:1090102 L4 length:4 (21,22,0-> (24,22,0))                              0.119     2.272
| (CHANX:1090228 L4 length:4 (23,22,0-> (26,22,0))                              0.119     2.391
| (CHANY:1253327 L4 length:4 (24,22,0-> (24,19,0))                              0.119     2.510
| (CHANX:1082141 L1 length:1 (24,20,0-> (24,20,0))                              0.061     2.571
| (IPIN:461240 side: (TOP,) (24,20,0))                                          0.101     2.672
| (intra 'clb' routing)                                                         0.085     2.757
$abc$128410$new_new_n3099__.in[0] (.names at (24,20))                           0.000     2.757
| (primitive '.names' combinational delay)                                      0.173     2.929
$abc$128410$new_new_n3099__.out[0] (.names at (24,20))                          0.000     2.929
| (intra 'clb' routing)                                                         0.000     2.929
| (OPIN:461226 side: (RIGHT,) (24,20,0))                                        0.000     2.929
| (CHANY:1253215 L4 length:4 (24,20,0-> (24,17,0))                              0.119     3.048
| (CHANY:1253229 L1 length:1 (24,18,0-> (24,18,0))                              0.061     3.109
| (CHANX:1069797 L4 length:4 (24,17,0-> (21,17,0))                              0.119     3.228
| (IPIN:414702 side: (TOP,) (21,17,0))                                          0.101     3.329
| (intra 'clb' routing)                                                         0.085     3.414
$abc$128410$new_new_n3107__.in[3] (.names at (21,17))                           0.000     3.414
| (primitive '.names' combinational delay)                                      0.025     3.439
$abc$128410$new_new_n3107__.out[0] (.names at (21,17))                          0.000     3.439
| (intra 'clb' routing)                                                         0.085     3.524
$abc$128410$new_new_n3118__.in[0] (.names at (21,17))                           0.000     3.524
| (primitive '.names' combinational delay)                                      0.148     3.672
$abc$128410$new_new_n3118__.out[0] (.names at (21,17))                          0.000     3.672
| (intra 'clb' routing)                                                         0.000     3.672
| (OPIN:414662 side: (TOP,) (21,17,0))                                          0.000     3.672
| (CHANX:1069796 L4 length:4 (21,17,0-> (24,17,0))                              0.119     3.791
| (CHANY:1253027 L4 length:4 (24,17,0-> (24,14,0))                              0.119     3.910
| (IPIN:415402 side: (RIGHT,) (24,17,0))                                        0.101     4.010
| (intra 'clb' routing)                                                         0.085     4.096
$abc$128410$new_new_n3124__.in[4] (.names at (24,17))                          -0.000     4.096
| (primitive '.names' combinational delay)                                      0.172     4.268
$abc$128410$new_new_n3124__.out[0] (.names at (24,17))                          0.000     4.268
| (intra 'clb' routing)                                                         0.000     4.268
| (OPIN:415349 side: (RIGHT,) (24,17,0))                                        0.000     4.268
| (CHANY:1253165 L1 length:1 (24,17,0-> (24,17,0))                              0.061     4.329
| (CHANX:1065934 L1 length:1 (25,16,0-> (25,16,0))                              0.061     4.390
| (CHANY:1256130 L4 length:4 (25,17,0-> (25,20,0))                              0.119     4.509
| (IPIN:415545 side: (RIGHT,) (25,17,0))                                        0.101     4.610
| (intra 'clb' routing)                                                         0.085     4.695
$auto_10936.Y[9].in[3] (.names at (25,17))                                     -0.000     4.695
| (primitive '.names' combinational delay)                                      0.197     4.892
$auto_10936.Y[9].out[0] (.names at (25,17))                                     0.000     4.892
| (intra 'clb' routing)                                                         0.000     4.892
| (OPIN:415501 side: (RIGHT,) (25,17,0))                                        0.000     4.892
| (CHANY:1256110 L4 length:4 (25,17,0-> (25,20,0))                              0.119     5.011
| (CHANX:1082033 L4 length:4 (25,20,0-> (22,20,0))                              0.119     5.129
| (CHANX:1082145 L1 length:1 (24,20,0-> (24,20,0))                              0.061     5.190
| (CHANY:1250285 L4 length:4 (23,20,0-> (23,17,0))                              0.119     5.309
| (IPIN:415274 side: (RIGHT,) (23,19,0))                                        0.101     5.410
| (intra 'dsp' routing)                                                         0.000     5.410
$delete_wire$131525.a[12] (RS_DSP_MULT_REGIN at (23,17))                        0.000     5.410
data arrival time                                                                         5.410

clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (inter-block routing:global net)                                              0.000     0.894
| (intra 'dsp' routing)                                                         0.000     0.894
$delete_wire$131525.clk[0] (RS_DSP_MULT_REGIN at (23,17))                       0.000     0.894
clock uncertainty                                                               0.000     0.894
cell setup time                                                                -0.074     0.820
data required time                                                                        0.820
-----------------------------------------------------------------------------------------------
data required time                                                                        0.820
data arrival time                                                                        -5.410
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -4.590


#Path 20
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : $delete_wire$131525.a[11] (RS_DSP_MULT_REGIN at (23,17) clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
input external delay                                                            0.000     0.000
rst.inpad[0] (.input at (1,11))                                           0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (OPIN:317675 side: (RIGHT,) (1,11,0))                                         0.000     0.894
| (CHANY:1185822 L1 length:1 (1,11,0-> (1,11,0))                                0.061     0.955
| (CHANX:1044174 L4 length:4 (2,11,0-> (5,11,0))                                0.119     1.074
| (CHANY:1194622 L1 length:1 (4,12,0-> (4,12,0))                                0.061     1.135
| (CHANX:1048430 L4 length:4 (5,12,0-> (8,12,0))                                0.119     1.254
| (CHANY:1206338 L1 length:1 (8,13,0-> (8,13,0))                                0.061     1.315
| (CHANX:1052746 L4 length:4 (9,13,0-> (12,13,0))                               0.119     1.434
| (CHANY:1218054 L1 length:1 (12,14,0-> (12,14,0))                              0.061     1.495
| (CHANX:1057062 L1 length:1 (13,14,0-> (13,14,0))                              0.061     1.556
| (CHANY:1221034 L4 length:4 (13,15,0-> (13,18,0))                              0.119     1.675
| (CHANY:1221202 L1 length:1 (13,18,0-> (13,18,0))                              0.061     1.736
| (CHANX:1073402 L4 length:4 (14,18,0-> (17,18,0))                              0.119     1.855
| (CHANY:1232918 L1 length:1 (17,19,0-> (17,19,0))                              0.061     1.916
| (CHANX:1077718 L4 length:4 (18,19,0-> (21,19,0))                              0.119     2.034
| (CHANY:1241750 L4 length:4 (20,20,0-> (20,23,0))                              0.119     2.153
| (CHANX:1090102 L4 length:4 (21,22,0-> (24,22,0))                              0.119     2.272
| (CHANX:1090228 L4 length:4 (23,22,0-> (26,22,0))                              0.119     2.391
| (CHANY:1253327 L4 length:4 (24,22,0-> (24,19,0))                              0.119     2.510
| (CHANX:1082141 L1 length:1 (24,20,0-> (24,20,0))                              0.061     2.571
| (IPIN:461240 side: (TOP,) (24,20,0))                                          0.101     2.672
| (intra 'clb' routing)                                                         0.085     2.757
$abc$128410$new_new_n3099__.in[0] (.names at (24,20))                           0.000     2.757
| (primitive '.names' combinational delay)                                      0.173     2.929
$abc$128410$new_new_n3099__.out[0] (.names at (24,20))                          0.000     2.929
| (intra 'clb' routing)                                                         0.000     2.929
| (OPIN:461226 side: (RIGHT,) (24,20,0))                                        0.000     2.929
| (CHANY:1253215 L4 length:4 (24,20,0-> (24,17,0))                              0.119     3.048
| (CHANY:1253229 L1 length:1 (24,18,0-> (24,18,0))                              0.061     3.109
| (CHANX:1069797 L4 length:4 (24,17,0-> (21,17,0))                              0.119     3.228
| (IPIN:414702 side: (TOP,) (21,17,0))                                          0.101     3.329
| (intra 'clb' routing)                                                         0.085     3.414
$abc$128410$new_new_n3107__.in[3] (.names at (21,17))                           0.000     3.414
| (primitive '.names' combinational delay)                                      0.025     3.439
$abc$128410$new_new_n3107__.out[0] (.names at (21,17))                          0.000     3.439
| (intra 'clb' routing)                                                         0.085     3.524
$abc$128410$new_new_n3118__.in[0] (.names at (21,17))                           0.000     3.524
| (primitive '.names' combinational delay)                                      0.148     3.672
$abc$128410$new_new_n3118__.out[0] (.names at (21,17))                          0.000     3.672
| (intra 'clb' routing)                                                         0.000     3.672
| (OPIN:414662 side: (TOP,) (21,17,0))                                          0.000     3.672
| (CHANX:1069796 L4 length:4 (21,17,0-> (24,17,0))                              0.119     3.791
| (CHANY:1253027 L4 length:4 (24,17,0-> (24,14,0))                              0.119     3.910
| (IPIN:415402 side: (RIGHT,) (24,17,0))                                        0.101     4.010
| (intra 'clb' routing)                                                         0.085     4.096
$abc$128410$new_new_n3124__.in[4] (.names at (24,17))                          -0.000     4.096
| (primitive '.names' combinational delay)                                      0.172     4.268
$abc$128410$new_new_n3124__.out[0] (.names at (24,17))                          0.000     4.268
| (intra 'clb' routing)                                                         0.000     4.268
| (OPIN:415349 side: (RIGHT,) (24,17,0))                                        0.000     4.268
| (CHANY:1253165 L1 length:1 (24,17,0-> (24,17,0))                              0.061     4.329
| (CHANX:1065934 L1 length:1 (25,16,0-> (25,16,0))                              0.061     4.390
| (CHANY:1256130 L4 length:4 (25,17,0-> (25,20,0))                              0.119     4.509
| (IPIN:415545 side: (RIGHT,) (25,17,0))                                        0.101     4.610
| (intra 'clb' routing)                                                         0.085     4.695
$auto_10936.Y[9].in[3] (.names at (25,17))                                     -0.000     4.695
| (primitive '.names' combinational delay)                                      0.197     4.892
$auto_10936.Y[9].out[0] (.names at (25,17))                                     0.000     4.892
| (intra 'clb' routing)                                                         0.000     4.892
| (OPIN:415501 side: (RIGHT,) (25,17,0))                                        0.000     4.892
| (CHANY:1256110 L4 length:4 (25,17,0-> (25,20,0))                              0.119     5.011
| (CHANX:1082033 L4 length:4 (25,20,0-> (22,20,0))                              0.119     5.129
| (CHANX:1082145 L1 length:1 (24,20,0-> (24,20,0))                              0.061     5.190
| (CHANY:1250285 L4 length:4 (23,20,0-> (23,17,0))                              0.119     5.309
| (IPIN:415274 side: (RIGHT,) (23,19,0))                                        0.101     5.410
| (intra 'dsp' routing)                                                         0.000     5.410
$delete_wire$131525.a[11] (RS_DSP_MULT_REGIN at (23,17))                        0.000     5.410
data arrival time                                                                         5.410

clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (inter-block routing:global net)                                              0.000     0.894
| (intra 'dsp' routing)                                                         0.000     0.894
$delete_wire$131525.clk[0] (RS_DSP_MULT_REGIN at (23,17))                       0.000     0.894
clock uncertainty                                                               0.000     0.894
cell setup time                                                                -0.074     0.820
data required time                                                                        0.820
-----------------------------------------------------------------------------------------------
data required time                                                                        0.820
data arrival time                                                                        -5.410
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -4.590


#Path 21
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : $delete_wire$131525.a[17] (RS_DSP_MULT_REGIN at (23,17) clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
input external delay                                                            0.000     0.000
rst.inpad[0] (.input at (1,11))                                           0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (OPIN:317675 side: (RIGHT,) (1,11,0))                                         0.000     0.894
| (CHANY:1185822 L1 length:1 (1,11,0-> (1,11,0))                                0.061     0.955
| (CHANX:1044174 L4 length:4 (2,11,0-> (5,11,0))                                0.119     1.074
| (CHANY:1194622 L1 length:1 (4,12,0-> (4,12,0))                                0.061     1.135
| (CHANX:1048430 L4 length:4 (5,12,0-> (8,12,0))                                0.119     1.254
| (CHANY:1206338 L1 length:1 (8,13,0-> (8,13,0))                                0.061     1.315
| (CHANX:1052746 L4 length:4 (9,13,0-> (12,13,0))                               0.119     1.434
| (CHANY:1218054 L1 length:1 (12,14,0-> (12,14,0))                              0.061     1.495
| (CHANX:1057062 L1 length:1 (13,14,0-> (13,14,0))                              0.061     1.556
| (CHANY:1221034 L4 length:4 (13,15,0-> (13,18,0))                              0.119     1.675
| (CHANY:1221202 L1 length:1 (13,18,0-> (13,18,0))                              0.061     1.736
| (CHANX:1073402 L4 length:4 (14,18,0-> (17,18,0))                              0.119     1.855
| (CHANY:1232918 L1 length:1 (17,19,0-> (17,19,0))                              0.061     1.916
| (CHANX:1077718 L4 length:4 (18,19,0-> (21,19,0))                              0.119     2.034
| (CHANY:1241750 L4 length:4 (20,20,0-> (20,23,0))                              0.119     2.153
| (CHANX:1090102 L4 length:4 (21,22,0-> (24,22,0))                              0.119     2.272
| (CHANX:1090228 L4 length:4 (23,22,0-> (26,22,0))                              0.119     2.391
| (CHANY:1253327 L4 length:4 (24,22,0-> (24,19,0))                              0.119     2.510
| (CHANX:1082141 L1 length:1 (24,20,0-> (24,20,0))                              0.061     2.571
| (IPIN:461240 side: (TOP,) (24,20,0))                                          0.101     2.672
| (intra 'clb' routing)                                                         0.085     2.757
$abc$128410$new_new_n3099__.in[0] (.names at (24,20))                           0.000     2.757
| (primitive '.names' combinational delay)                                      0.173     2.929
$abc$128410$new_new_n3099__.out[0] (.names at (24,20))                          0.000     2.929
| (intra 'clb' routing)                                                         0.000     2.929
| (OPIN:461226 side: (RIGHT,) (24,20,0))                                        0.000     2.929
| (CHANY:1253215 L4 length:4 (24,20,0-> (24,17,0))                              0.119     3.048
| (CHANY:1253229 L1 length:1 (24,18,0-> (24,18,0))                              0.061     3.109
| (CHANX:1069797 L4 length:4 (24,17,0-> (21,17,0))                              0.119     3.228
| (IPIN:414702 side: (TOP,) (21,17,0))                                          0.101     3.329
| (intra 'clb' routing)                                                         0.085     3.414
$abc$128410$new_new_n3107__.in[3] (.names at (21,17))                           0.000     3.414
| (primitive '.names' combinational delay)                                      0.025     3.439
$abc$128410$new_new_n3107__.out[0] (.names at (21,17))                          0.000     3.439
| (intra 'clb' routing)                                                         0.085     3.524
$abc$128410$new_new_n3118__.in[0] (.names at (21,17))                           0.000     3.524
| (primitive '.names' combinational delay)                                      0.148     3.672
$abc$128410$new_new_n3118__.out[0] (.names at (21,17))                          0.000     3.672
| (intra 'clb' routing)                                                         0.000     3.672
| (OPIN:414662 side: (TOP,) (21,17,0))                                          0.000     3.672
| (CHANX:1069796 L4 length:4 (21,17,0-> (24,17,0))                              0.119     3.791
| (CHANY:1253027 L4 length:4 (24,17,0-> (24,14,0))                              0.119     3.910
| (IPIN:415402 side: (RIGHT,) (24,17,0))                                        0.101     4.010
| (intra 'clb' routing)                                                         0.085     4.096
$abc$128410$new_new_n3124__.in[4] (.names at (24,17))                          -0.000     4.096
| (primitive '.names' combinational delay)                                      0.172     4.268
$abc$128410$new_new_n3124__.out[0] (.names at (24,17))                          0.000     4.268
| (intra 'clb' routing)                                                         0.000     4.268
| (OPIN:415349 side: (RIGHT,) (24,17,0))                                        0.000     4.268
| (CHANY:1253165 L1 length:1 (24,17,0-> (24,17,0))                              0.061     4.329
| (CHANX:1065934 L1 length:1 (25,16,0-> (25,16,0))                              0.061     4.390
| (CHANY:1256130 L4 length:4 (25,17,0-> (25,20,0))                              0.119     4.509
| (IPIN:415545 side: (RIGHT,) (25,17,0))                                        0.101     4.610
| (intra 'clb' routing)                                                         0.085     4.695
$auto_10936.Y[9].in[3] (.names at (25,17))                                     -0.000     4.695
| (primitive '.names' combinational delay)                                      0.197     4.892
$auto_10936.Y[9].out[0] (.names at (25,17))                                     0.000     4.892
| (intra 'clb' routing)                                                         0.000     4.892
| (OPIN:415501 side: (RIGHT,) (25,17,0))                                        0.000     4.892
| (CHANY:1256110 L4 length:4 (25,17,0-> (25,20,0))                              0.119     5.011
| (CHANX:1082033 L4 length:4 (25,20,0-> (22,20,0))                              0.119     5.129
| (CHANX:1082145 L1 length:1 (24,20,0-> (24,20,0))                              0.061     5.190
| (CHANY:1250285 L4 length:4 (23,20,0-> (23,17,0))                              0.119     5.309
| (IPIN:415221 side: (RIGHT,) (23,18,0))                                        0.101     5.410
| (intra 'dsp' routing)                                                         0.000     5.410
$delete_wire$131525.a[17] (RS_DSP_MULT_REGIN at (23,17))                        0.000     5.410
data arrival time                                                                         5.410

clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (inter-block routing:global net)                                              0.000     0.894
| (intra 'dsp' routing)                                                         0.000     0.894
$delete_wire$131525.clk[0] (RS_DSP_MULT_REGIN at (23,17))                       0.000     0.894
clock uncertainty                                                               0.000     0.894
cell setup time                                                                -0.074     0.820
data required time                                                                        0.820
-----------------------------------------------------------------------------------------------
data required time                                                                        0.820
data arrival time                                                                        -5.410
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -4.590


#Path 22
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : $delete_wire$131525.a[9] (RS_DSP_MULT_REGIN at (23,17) clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
input external delay                                                            0.000     0.000
rst.inpad[0] (.input at (1,11))                                           0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (OPIN:317675 side: (RIGHT,) (1,11,0))                                         0.000     0.894
| (CHANY:1185822 L1 length:1 (1,11,0-> (1,11,0))                                0.061     0.955
| (CHANX:1044174 L4 length:4 (2,11,0-> (5,11,0))                                0.119     1.074
| (CHANY:1194622 L1 length:1 (4,12,0-> (4,12,0))                                0.061     1.135
| (CHANX:1048430 L4 length:4 (5,12,0-> (8,12,0))                                0.119     1.254
| (CHANY:1206338 L1 length:1 (8,13,0-> (8,13,0))                                0.061     1.315
| (CHANX:1052746 L4 length:4 (9,13,0-> (12,13,0))                               0.119     1.434
| (CHANY:1218054 L1 length:1 (12,14,0-> (12,14,0))                              0.061     1.495
| (CHANX:1057062 L1 length:1 (13,14,0-> (13,14,0))                              0.061     1.556
| (CHANY:1221034 L4 length:4 (13,15,0-> (13,18,0))                              0.119     1.675
| (CHANY:1221202 L1 length:1 (13,18,0-> (13,18,0))                              0.061     1.736
| (CHANX:1073402 L4 length:4 (14,18,0-> (17,18,0))                              0.119     1.855
| (CHANY:1232918 L1 length:1 (17,19,0-> (17,19,0))                              0.061     1.916
| (CHANX:1077718 L4 length:4 (18,19,0-> (21,19,0))                              0.119     2.034
| (CHANY:1241750 L4 length:4 (20,20,0-> (20,23,0))                              0.119     2.153
| (CHANX:1090102 L4 length:4 (21,22,0-> (24,22,0))                              0.119     2.272
| (CHANX:1090228 L4 length:4 (23,22,0-> (26,22,0))                              0.119     2.391
| (CHANY:1253327 L4 length:4 (24,22,0-> (24,19,0))                              0.119     2.510
| (CHANX:1082141 L1 length:1 (24,20,0-> (24,20,0))                              0.061     2.571
| (IPIN:461240 side: (TOP,) (24,20,0))                                          0.101     2.672
| (intra 'clb' routing)                                                         0.085     2.757
$abc$128410$new_new_n3099__.in[0] (.names at (24,20))                           0.000     2.757
| (primitive '.names' combinational delay)                                      0.173     2.929
$abc$128410$new_new_n3099__.out[0] (.names at (24,20))                          0.000     2.929
| (intra 'clb' routing)                                                         0.000     2.929
| (OPIN:461226 side: (RIGHT,) (24,20,0))                                        0.000     2.929
| (CHANY:1253215 L4 length:4 (24,20,0-> (24,17,0))                              0.119     3.048
| (CHANY:1253229 L1 length:1 (24,18,0-> (24,18,0))                              0.061     3.109
| (CHANX:1069797 L4 length:4 (24,17,0-> (21,17,0))                              0.119     3.228
| (IPIN:414702 side: (TOP,) (21,17,0))                                          0.101     3.329
| (intra 'clb' routing)                                                         0.085     3.414
$abc$128410$new_new_n3107__.in[3] (.names at (21,17))                           0.000     3.414
| (primitive '.names' combinational delay)                                      0.025     3.439
$abc$128410$new_new_n3107__.out[0] (.names at (21,17))                          0.000     3.439
| (intra 'clb' routing)                                                         0.085     3.524
$abc$128410$new_new_n3118__.in[0] (.names at (21,17))                           0.000     3.524
| (primitive '.names' combinational delay)                                      0.148     3.672
$abc$128410$new_new_n3118__.out[0] (.names at (21,17))                          0.000     3.672
| (intra 'clb' routing)                                                         0.000     3.672
| (OPIN:414662 side: (TOP,) (21,17,0))                                          0.000     3.672
| (CHANX:1069796 L4 length:4 (21,17,0-> (24,17,0))                              0.119     3.791
| (CHANY:1253027 L4 length:4 (24,17,0-> (24,14,0))                              0.119     3.910
| (IPIN:415402 side: (RIGHT,) (24,17,0))                                        0.101     4.010
| (intra 'clb' routing)                                                         0.085     4.096
$abc$128410$new_new_n3124__.in[4] (.names at (24,17))                          -0.000     4.096
| (primitive '.names' combinational delay)                                      0.172     4.268
$abc$128410$new_new_n3124__.out[0] (.names at (24,17))                          0.000     4.268
| (intra 'clb' routing)                                                         0.000     4.268
| (OPIN:415349 side: (RIGHT,) (24,17,0))                                        0.000     4.268
| (CHANY:1253165 L1 length:1 (24,17,0-> (24,17,0))                              0.061     4.329
| (CHANX:1065934 L1 length:1 (25,16,0-> (25,16,0))                              0.061     4.390
| (CHANY:1256130 L4 length:4 (25,17,0-> (25,20,0))                              0.119     4.509
| (IPIN:415545 side: (RIGHT,) (25,17,0))                                        0.101     4.610
| (intra 'clb' routing)                                                         0.085     4.695
$auto_10936.Y[9].in[3] (.names at (25,17))                                     -0.000     4.695
| (primitive '.names' combinational delay)                                      0.197     4.892
$auto_10936.Y[9].out[0] (.names at (25,17))                                     0.000     4.892
| (intra 'clb' routing)                                                         0.000     4.892
| (OPIN:415501 side: (RIGHT,) (25,17,0))                                        0.000     4.892
| (CHANY:1256110 L4 length:4 (25,17,0-> (25,20,0))                              0.119     5.011
| (CHANX:1082033 L4 length:4 (25,20,0-> (22,20,0))                              0.119     5.129
| (CHANX:1082145 L1 length:1 (24,20,0-> (24,20,0))                              0.061     5.190
| (CHANY:1250285 L4 length:4 (23,20,0-> (23,17,0))                              0.119     5.309
| (IPIN:415258 side: (RIGHT,) (23,19,0))                                        0.101     5.410
| (intra 'dsp' routing)                                                         0.000     5.410
$delete_wire$131525.a[9] (RS_DSP_MULT_REGIN at (23,17))                         0.000     5.410
data arrival time                                                                         5.410

clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (inter-block routing:global net)                                              0.000     0.894
| (intra 'dsp' routing)                                                         0.000     0.894
$delete_wire$131525.clk[0] (RS_DSP_MULT_REGIN at (23,17))                       0.000     0.894
clock uncertainty                                                               0.000     0.894
cell setup time                                                                -0.074     0.820
data required time                                                                        0.820
-----------------------------------------------------------------------------------------------
data required time                                                                        0.820
data arrival time                                                                        -5.410
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -4.590


#Path 23
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : $delete_wire$131525.a[14] (RS_DSP_MULT_REGIN at (23,17) clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
input external delay                                                            0.000     0.000
rst.inpad[0] (.input at (1,11))                                           0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (OPIN:317675 side: (RIGHT,) (1,11,0))                                         0.000     0.894
| (CHANY:1185822 L1 length:1 (1,11,0-> (1,11,0))                                0.061     0.955
| (CHANX:1044174 L4 length:4 (2,11,0-> (5,11,0))                                0.119     1.074
| (CHANY:1194622 L1 length:1 (4,12,0-> (4,12,0))                                0.061     1.135
| (CHANX:1048430 L4 length:4 (5,12,0-> (8,12,0))                                0.119     1.254
| (CHANY:1206338 L1 length:1 (8,13,0-> (8,13,0))                                0.061     1.315
| (CHANX:1052746 L4 length:4 (9,13,0-> (12,13,0))                               0.119     1.434
| (CHANY:1218054 L1 length:1 (12,14,0-> (12,14,0))                              0.061     1.495
| (CHANX:1057062 L1 length:1 (13,14,0-> (13,14,0))                              0.061     1.556
| (CHANY:1221034 L4 length:4 (13,15,0-> (13,18,0))                              0.119     1.675
| (CHANY:1221202 L1 length:1 (13,18,0-> (13,18,0))                              0.061     1.736
| (CHANX:1073402 L4 length:4 (14,18,0-> (17,18,0))                              0.119     1.855
| (CHANY:1232918 L1 length:1 (17,19,0-> (17,19,0))                              0.061     1.916
| (CHANX:1077718 L4 length:4 (18,19,0-> (21,19,0))                              0.119     2.034
| (CHANY:1241750 L4 length:4 (20,20,0-> (20,23,0))                              0.119     2.153
| (CHANX:1090102 L4 length:4 (21,22,0-> (24,22,0))                              0.119     2.272
| (CHANX:1090228 L4 length:4 (23,22,0-> (26,22,0))                              0.119     2.391
| (CHANY:1253327 L4 length:4 (24,22,0-> (24,19,0))                              0.119     2.510
| (CHANX:1082141 L1 length:1 (24,20,0-> (24,20,0))                              0.061     2.571
| (IPIN:461240 side: (TOP,) (24,20,0))                                          0.101     2.672
| (intra 'clb' routing)                                                         0.085     2.757
$abc$128410$new_new_n3099__.in[0] (.names at (24,20))                           0.000     2.757
| (primitive '.names' combinational delay)                                      0.173     2.929
$abc$128410$new_new_n3099__.out[0] (.names at (24,20))                          0.000     2.929
| (intra 'clb' routing)                                                         0.000     2.929
| (OPIN:461226 side: (RIGHT,) (24,20,0))                                        0.000     2.929
| (CHANY:1253215 L4 length:4 (24,20,0-> (24,17,0))                              0.119     3.048
| (CHANY:1253229 L1 length:1 (24,18,0-> (24,18,0))                              0.061     3.109
| (CHANX:1069797 L4 length:4 (24,17,0-> (21,17,0))                              0.119     3.228
| (IPIN:414702 side: (TOP,) (21,17,0))                                          0.101     3.329
| (intra 'clb' routing)                                                         0.085     3.414
$abc$128410$new_new_n3107__.in[3] (.names at (21,17))                           0.000     3.414
| (primitive '.names' combinational delay)                                      0.025     3.439
$abc$128410$new_new_n3107__.out[0] (.names at (21,17))                          0.000     3.439
| (intra 'clb' routing)                                                         0.085     3.524
$abc$128410$new_new_n3118__.in[0] (.names at (21,17))                           0.000     3.524
| (primitive '.names' combinational delay)                                      0.148     3.672
$abc$128410$new_new_n3118__.out[0] (.names at (21,17))                          0.000     3.672
| (intra 'clb' routing)                                                         0.000     3.672
| (OPIN:414662 side: (TOP,) (21,17,0))                                          0.000     3.672
| (CHANX:1069796 L4 length:4 (21,17,0-> (24,17,0))                              0.119     3.791
| (CHANY:1253027 L4 length:4 (24,17,0-> (24,14,0))                              0.119     3.910
| (IPIN:415402 side: (RIGHT,) (24,17,0))                                        0.101     4.010
| (intra 'clb' routing)                                                         0.085     4.096
$abc$128410$new_new_n3124__.in[4] (.names at (24,17))                          -0.000     4.096
| (primitive '.names' combinational delay)                                      0.172     4.268
$abc$128410$new_new_n3124__.out[0] (.names at (24,17))                          0.000     4.268
| (intra 'clb' routing)                                                         0.000     4.268
| (OPIN:415349 side: (RIGHT,) (24,17,0))                                        0.000     4.268
| (CHANY:1253165 L1 length:1 (24,17,0-> (24,17,0))                              0.061     4.329
| (CHANX:1065934 L1 length:1 (25,16,0-> (25,16,0))                              0.061     4.390
| (CHANY:1256130 L4 length:4 (25,17,0-> (25,20,0))                              0.119     4.509
| (IPIN:415545 side: (RIGHT,) (25,17,0))                                        0.101     4.610
| (intra 'clb' routing)                                                         0.085     4.695
$auto_10936.Y[9].in[3] (.names at (25,17))                                     -0.000     4.695
| (primitive '.names' combinational delay)                                      0.197     4.892
$auto_10936.Y[9].out[0] (.names at (25,17))                                     0.000     4.892
| (intra 'clb' routing)                                                         0.000     4.892
| (OPIN:415501 side: (RIGHT,) (25,17,0))                                        0.000     4.892
| (CHANY:1256110 L4 length:4 (25,17,0-> (25,20,0))                              0.119     5.011
| (CHANX:1082033 L4 length:4 (25,20,0-> (22,20,0))                              0.119     5.129
| (CHANX:1082145 L1 length:1 (24,20,0-> (24,20,0))                              0.061     5.190
| (CHANY:1250285 L4 length:4 (23,20,0-> (23,17,0))                              0.119     5.309
| (IPIN:415258 side: (RIGHT,) (23,19,0))                                        0.101     5.410
| (intra 'dsp' routing)                                                         0.000     5.410
$delete_wire$131525.a[14] (RS_DSP_MULT_REGIN at (23,17))                        0.000     5.410
data arrival time                                                                         5.410

clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (inter-block routing:global net)                                              0.000     0.894
| (intra 'dsp' routing)                                                         0.000     0.894
$delete_wire$131525.clk[0] (RS_DSP_MULT_REGIN at (23,17))                       0.000     0.894
clock uncertainty                                                               0.000     0.894
cell setup time                                                                -0.074     0.820
data required time                                                                        0.820
-----------------------------------------------------------------------------------------------
data required time                                                                        0.820
data arrival time                                                                        -5.410
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -4.590


#Path 24
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : $delete_wire$131525.a[16] (RS_DSP_MULT_REGIN at (23,17) clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
input external delay                                                            0.000     0.000
rst.inpad[0] (.input at (1,11))                                           0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (OPIN:317675 side: (RIGHT,) (1,11,0))                                         0.000     0.894
| (CHANY:1185822 L1 length:1 (1,11,0-> (1,11,0))                                0.061     0.955
| (CHANX:1044174 L4 length:4 (2,11,0-> (5,11,0))                                0.119     1.074
| (CHANY:1194622 L1 length:1 (4,12,0-> (4,12,0))                                0.061     1.135
| (CHANX:1048430 L4 length:4 (5,12,0-> (8,12,0))                                0.119     1.254
| (CHANY:1206338 L1 length:1 (8,13,0-> (8,13,0))                                0.061     1.315
| (CHANX:1052746 L4 length:4 (9,13,0-> (12,13,0))                               0.119     1.434
| (CHANY:1218054 L1 length:1 (12,14,0-> (12,14,0))                              0.061     1.495
| (CHANX:1057062 L1 length:1 (13,14,0-> (13,14,0))                              0.061     1.556
| (CHANY:1221034 L4 length:4 (13,15,0-> (13,18,0))                              0.119     1.675
| (CHANY:1221202 L1 length:1 (13,18,0-> (13,18,0))                              0.061     1.736
| (CHANX:1073402 L4 length:4 (14,18,0-> (17,18,0))                              0.119     1.855
| (CHANY:1232918 L1 length:1 (17,19,0-> (17,19,0))                              0.061     1.916
| (CHANX:1077718 L4 length:4 (18,19,0-> (21,19,0))                              0.119     2.034
| (CHANY:1241750 L4 length:4 (20,20,0-> (20,23,0))                              0.119     2.153
| (CHANX:1090102 L4 length:4 (21,22,0-> (24,22,0))                              0.119     2.272
| (CHANX:1090228 L4 length:4 (23,22,0-> (26,22,0))                              0.119     2.391
| (CHANY:1253327 L4 length:4 (24,22,0-> (24,19,0))                              0.119     2.510
| (CHANX:1082141 L1 length:1 (24,20,0-> (24,20,0))                              0.061     2.571
| (IPIN:461240 side: (TOP,) (24,20,0))                                          0.101     2.672
| (intra 'clb' routing)                                                         0.085     2.757
$abc$128410$new_new_n3099__.in[0] (.names at (24,20))                           0.000     2.757
| (primitive '.names' combinational delay)                                      0.173     2.929
$abc$128410$new_new_n3099__.out[0] (.names at (24,20))                          0.000     2.929
| (intra 'clb' routing)                                                         0.000     2.929
| (OPIN:461226 side: (RIGHT,) (24,20,0))                                        0.000     2.929
| (CHANY:1253215 L4 length:4 (24,20,0-> (24,17,0))                              0.119     3.048
| (CHANY:1253229 L1 length:1 (24,18,0-> (24,18,0))                              0.061     3.109
| (CHANX:1069797 L4 length:4 (24,17,0-> (21,17,0))                              0.119     3.228
| (IPIN:414702 side: (TOP,) (21,17,0))                                          0.101     3.329
| (intra 'clb' routing)                                                         0.085     3.414
$abc$128410$new_new_n3107__.in[3] (.names at (21,17))                           0.000     3.414
| (primitive '.names' combinational delay)                                      0.025     3.439
$abc$128410$new_new_n3107__.out[0] (.names at (21,17))                          0.000     3.439
| (intra 'clb' routing)                                                         0.085     3.524
$abc$128410$new_new_n3118__.in[0] (.names at (21,17))                           0.000     3.524
| (primitive '.names' combinational delay)                                      0.148     3.672
$abc$128410$new_new_n3118__.out[0] (.names at (21,17))                          0.000     3.672
| (intra 'clb' routing)                                                         0.000     3.672
| (OPIN:414662 side: (TOP,) (21,17,0))                                          0.000     3.672
| (CHANX:1069796 L4 length:4 (21,17,0-> (24,17,0))                              0.119     3.791
| (CHANY:1253027 L4 length:4 (24,17,0-> (24,14,0))                              0.119     3.910
| (IPIN:415402 side: (RIGHT,) (24,17,0))                                        0.101     4.010
| (intra 'clb' routing)                                                         0.085     4.096
$abc$128410$new_new_n3124__.in[4] (.names at (24,17))                          -0.000     4.096
| (primitive '.names' combinational delay)                                      0.172     4.268
$abc$128410$new_new_n3124__.out[0] (.names at (24,17))                          0.000     4.268
| (intra 'clb' routing)                                                         0.000     4.268
| (OPIN:415349 side: (RIGHT,) (24,17,0))                                        0.000     4.268
| (CHANY:1253165 L1 length:1 (24,17,0-> (24,17,0))                              0.061     4.329
| (CHANX:1065934 L1 length:1 (25,16,0-> (25,16,0))                              0.061     4.390
| (CHANY:1256130 L4 length:4 (25,17,0-> (25,20,0))                              0.119     4.509
| (IPIN:415545 side: (RIGHT,) (25,17,0))                                        0.101     4.610
| (intra 'clb' routing)                                                         0.085     4.695
$auto_10936.Y[9].in[3] (.names at (25,17))                                     -0.000     4.695
| (primitive '.names' combinational delay)                                      0.197     4.892
$auto_10936.Y[9].out[0] (.names at (25,17))                                     0.000     4.892
| (intra 'clb' routing)                                                         0.000     4.892
| (OPIN:415501 side: (RIGHT,) (25,17,0))                                        0.000     4.892
| (CHANY:1256110 L4 length:4 (25,17,0-> (25,20,0))                              0.119     5.011
| (CHANX:1082033 L4 length:4 (25,20,0-> (22,20,0))                              0.119     5.129
| (CHANX:1082145 L1 length:1 (24,20,0-> (24,20,0))                              0.061     5.190
| (CHANY:1250285 L4 length:4 (23,20,0-> (23,17,0))                              0.119     5.309
| (IPIN:415221 side: (RIGHT,) (23,18,0))                                        0.101     5.410
| (intra 'dsp' routing)                                                         0.000     5.410
$delete_wire$131525.a[16] (RS_DSP_MULT_REGIN at (23,17))                        0.000     5.410
data arrival time                                                                         5.410

clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (inter-block routing:global net)                                              0.000     0.894
| (intra 'dsp' routing)                                                         0.000     0.894
$delete_wire$131525.clk[0] (RS_DSP_MULT_REGIN at (23,17))                       0.000     0.894
clock uncertainty                                                               0.000     0.894
cell setup time                                                                -0.074     0.820
data required time                                                                        0.820
-----------------------------------------------------------------------------------------------
data required time                                                                        0.820
data arrival time                                                                        -5.410
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -4.590


#Path 25
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : $delete_wire$131525.a[18] (RS_DSP_MULT_REGIN at (23,17) clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
input external delay                                                            0.000     0.000
rst.inpad[0] (.input at (1,11))                                           0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (OPIN:317675 side: (RIGHT,) (1,11,0))                                         0.000     0.894
| (CHANY:1185822 L1 length:1 (1,11,0-> (1,11,0))                                0.061     0.955
| (CHANX:1044174 L4 length:4 (2,11,0-> (5,11,0))                                0.119     1.074
| (CHANY:1194622 L1 length:1 (4,12,0-> (4,12,0))                                0.061     1.135
| (CHANX:1048430 L4 length:4 (5,12,0-> (8,12,0))                                0.119     1.254
| (CHANY:1206338 L1 length:1 (8,13,0-> (8,13,0))                                0.061     1.315
| (CHANX:1052746 L4 length:4 (9,13,0-> (12,13,0))                               0.119     1.434
| (CHANY:1218054 L1 length:1 (12,14,0-> (12,14,0))                              0.061     1.495
| (CHANX:1057062 L1 length:1 (13,14,0-> (13,14,0))                              0.061     1.556
| (CHANY:1221034 L4 length:4 (13,15,0-> (13,18,0))                              0.119     1.675
| (CHANY:1221202 L1 length:1 (13,18,0-> (13,18,0))                              0.061     1.736
| (CHANX:1073402 L4 length:4 (14,18,0-> (17,18,0))                              0.119     1.855
| (CHANY:1232918 L1 length:1 (17,19,0-> (17,19,0))                              0.061     1.916
| (CHANX:1077718 L4 length:4 (18,19,0-> (21,19,0))                              0.119     2.034
| (CHANY:1241750 L4 length:4 (20,20,0-> (20,23,0))                              0.119     2.153
| (CHANX:1090102 L4 length:4 (21,22,0-> (24,22,0))                              0.119     2.272
| (CHANX:1090228 L4 length:4 (23,22,0-> (26,22,0))                              0.119     2.391
| (CHANY:1253327 L4 length:4 (24,22,0-> (24,19,0))                              0.119     2.510
| (CHANX:1082141 L1 length:1 (24,20,0-> (24,20,0))                              0.061     2.571
| (IPIN:461240 side: (TOP,) (24,20,0))                                          0.101     2.672
| (intra 'clb' routing)                                                         0.085     2.757
$abc$128410$new_new_n3099__.in[0] (.names at (24,20))                           0.000     2.757
| (primitive '.names' combinational delay)                                      0.173     2.929
$abc$128410$new_new_n3099__.out[0] (.names at (24,20))                          0.000     2.929
| (intra 'clb' routing)                                                         0.000     2.929
| (OPIN:461226 side: (RIGHT,) (24,20,0))                                        0.000     2.929
| (CHANY:1253215 L4 length:4 (24,20,0-> (24,17,0))                              0.119     3.048
| (CHANY:1253229 L1 length:1 (24,18,0-> (24,18,0))                              0.061     3.109
| (CHANX:1069797 L4 length:4 (24,17,0-> (21,17,0))                              0.119     3.228
| (IPIN:414702 side: (TOP,) (21,17,0))                                          0.101     3.329
| (intra 'clb' routing)                                                         0.085     3.414
$abc$128410$new_new_n3107__.in[3] (.names at (21,17))                           0.000     3.414
| (primitive '.names' combinational delay)                                      0.025     3.439
$abc$128410$new_new_n3107__.out[0] (.names at (21,17))                          0.000     3.439
| (intra 'clb' routing)                                                         0.085     3.524
$abc$128410$new_new_n3118__.in[0] (.names at (21,17))                           0.000     3.524
| (primitive '.names' combinational delay)                                      0.148     3.672
$abc$128410$new_new_n3118__.out[0] (.names at (21,17))                          0.000     3.672
| (intra 'clb' routing)                                                         0.000     3.672
| (OPIN:414662 side: (TOP,) (21,17,0))                                          0.000     3.672
| (CHANX:1069796 L4 length:4 (21,17,0-> (24,17,0))                              0.119     3.791
| (CHANY:1253027 L4 length:4 (24,17,0-> (24,14,0))                              0.119     3.910
| (IPIN:415402 side: (RIGHT,) (24,17,0))                                        0.101     4.010
| (intra 'clb' routing)                                                         0.085     4.096
$abc$128410$new_new_n3124__.in[4] (.names at (24,17))                          -0.000     4.096
| (primitive '.names' combinational delay)                                      0.172     4.268
$abc$128410$new_new_n3124__.out[0] (.names at (24,17))                          0.000     4.268
| (intra 'clb' routing)                                                         0.000     4.268
| (OPIN:415349 side: (RIGHT,) (24,17,0))                                        0.000     4.268
| (CHANY:1253165 L1 length:1 (24,17,0-> (24,17,0))                              0.061     4.329
| (CHANX:1065934 L1 length:1 (25,16,0-> (25,16,0))                              0.061     4.390
| (CHANY:1256130 L4 length:4 (25,17,0-> (25,20,0))                              0.119     4.509
| (IPIN:415545 side: (RIGHT,) (25,17,0))                                        0.101     4.610
| (intra 'clb' routing)                                                         0.085     4.695
$auto_10936.Y[9].in[3] (.names at (25,17))                                     -0.000     4.695
| (primitive '.names' combinational delay)                                      0.197     4.892
$auto_10936.Y[9].out[0] (.names at (25,17))                                     0.000     4.892
| (intra 'clb' routing)                                                         0.000     4.892
| (OPIN:415501 side: (RIGHT,) (25,17,0))                                        0.000     4.892
| (CHANY:1256110 L4 length:4 (25,17,0-> (25,20,0))                              0.119     5.011
| (CHANX:1082033 L4 length:4 (25,20,0-> (22,20,0))                              0.119     5.129
| (CHANX:1082145 L1 length:1 (24,20,0-> (24,20,0))                              0.061     5.190
| (CHANY:1250285 L4 length:4 (23,20,0-> (23,17,0))                              0.119     5.309
| (IPIN:415205 side: (RIGHT,) (23,18,0))                                        0.101     5.410
| (intra 'dsp' routing)                                                         0.000     5.410
$delete_wire$131525.a[18] (RS_DSP_MULT_REGIN at (23,17))                        0.000     5.410
data arrival time                                                                         5.410

clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (inter-block routing:global net)                                              0.000     0.894
| (intra 'dsp' routing)                                                         0.000     0.894
$delete_wire$131525.clk[0] (RS_DSP_MULT_REGIN at (23,17))                       0.000     0.894
clock uncertainty                                                               0.000     0.894
cell setup time                                                                -0.074     0.820
data required time                                                                        0.820
-----------------------------------------------------------------------------------------------
data required time                                                                        0.820
data arrival time                                                                        -5.410
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -4.590


#Path 26
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : $delete_wire$131525.a[15] (RS_DSP_MULT_REGIN at (23,17) clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
input external delay                                                            0.000     0.000
rst.inpad[0] (.input at (1,11))                                           0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (OPIN:317675 side: (RIGHT,) (1,11,0))                                         0.000     0.894
| (CHANY:1185822 L1 length:1 (1,11,0-> (1,11,0))                                0.061     0.955
| (CHANX:1044174 L4 length:4 (2,11,0-> (5,11,0))                                0.119     1.074
| (CHANY:1194622 L1 length:1 (4,12,0-> (4,12,0))                                0.061     1.135
| (CHANX:1048430 L4 length:4 (5,12,0-> (8,12,0))                                0.119     1.254
| (CHANY:1206338 L1 length:1 (8,13,0-> (8,13,0))                                0.061     1.315
| (CHANX:1052746 L4 length:4 (9,13,0-> (12,13,0))                               0.119     1.434
| (CHANY:1218054 L1 length:1 (12,14,0-> (12,14,0))                              0.061     1.495
| (CHANX:1057062 L1 length:1 (13,14,0-> (13,14,0))                              0.061     1.556
| (CHANY:1221034 L4 length:4 (13,15,0-> (13,18,0))                              0.119     1.675
| (CHANY:1221202 L1 length:1 (13,18,0-> (13,18,0))                              0.061     1.736
| (CHANX:1073402 L4 length:4 (14,18,0-> (17,18,0))                              0.119     1.855
| (CHANY:1232918 L1 length:1 (17,19,0-> (17,19,0))                              0.061     1.916
| (CHANX:1077718 L4 length:4 (18,19,0-> (21,19,0))                              0.119     2.034
| (CHANY:1241750 L4 length:4 (20,20,0-> (20,23,0))                              0.119     2.153
| (CHANX:1090102 L4 length:4 (21,22,0-> (24,22,0))                              0.119     2.272
| (CHANX:1090228 L4 length:4 (23,22,0-> (26,22,0))                              0.119     2.391
| (CHANY:1253327 L4 length:4 (24,22,0-> (24,19,0))                              0.119     2.510
| (CHANX:1082141 L1 length:1 (24,20,0-> (24,20,0))                              0.061     2.571
| (IPIN:461240 side: (TOP,) (24,20,0))                                          0.101     2.672
| (intra 'clb' routing)                                                         0.085     2.757
$abc$128410$new_new_n3099__.in[0] (.names at (24,20))                           0.000     2.757
| (primitive '.names' combinational delay)                                      0.173     2.929
$abc$128410$new_new_n3099__.out[0] (.names at (24,20))                          0.000     2.929
| (intra 'clb' routing)                                                         0.000     2.929
| (OPIN:461226 side: (RIGHT,) (24,20,0))                                        0.000     2.929
| (CHANY:1253215 L4 length:4 (24,20,0-> (24,17,0))                              0.119     3.048
| (CHANY:1253229 L1 length:1 (24,18,0-> (24,18,0))                              0.061     3.109
| (CHANX:1069797 L4 length:4 (24,17,0-> (21,17,0))                              0.119     3.228
| (IPIN:414702 side: (TOP,) (21,17,0))                                          0.101     3.329
| (intra 'clb' routing)                                                         0.085     3.414
$abc$128410$new_new_n3107__.in[3] (.names at (21,17))                           0.000     3.414
| (primitive '.names' combinational delay)                                      0.025     3.439
$abc$128410$new_new_n3107__.out[0] (.names at (21,17))                          0.000     3.439
| (intra 'clb' routing)                                                         0.085     3.524
$abc$128410$new_new_n3118__.in[0] (.names at (21,17))                           0.000     3.524
| (primitive '.names' combinational delay)                                      0.148     3.672
$abc$128410$new_new_n3118__.out[0] (.names at (21,17))                          0.000     3.672
| (intra 'clb' routing)                                                         0.000     3.672
| (OPIN:414662 side: (TOP,) (21,17,0))                                          0.000     3.672
| (CHANX:1069796 L4 length:4 (21,17,0-> (24,17,0))                              0.119     3.791
| (CHANY:1253027 L4 length:4 (24,17,0-> (24,14,0))                              0.119     3.910
| (IPIN:415402 side: (RIGHT,) (24,17,0))                                        0.101     4.010
| (intra 'clb' routing)                                                         0.085     4.096
$abc$128410$new_new_n3124__.in[4] (.names at (24,17))                          -0.000     4.096
| (primitive '.names' combinational delay)                                      0.172     4.268
$abc$128410$new_new_n3124__.out[0] (.names at (24,17))                          0.000     4.268
| (intra 'clb' routing)                                                         0.000     4.268
| (OPIN:415349 side: (RIGHT,) (24,17,0))                                        0.000     4.268
| (CHANY:1253165 L1 length:1 (24,17,0-> (24,17,0))                              0.061     4.329
| (CHANX:1065934 L1 length:1 (25,16,0-> (25,16,0))                              0.061     4.390
| (CHANY:1256130 L4 length:4 (25,17,0-> (25,20,0))                              0.119     4.509
| (IPIN:415545 side: (RIGHT,) (25,17,0))                                        0.101     4.610
| (intra 'clb' routing)                                                         0.085     4.695
$auto_10936.Y[9].in[3] (.names at (25,17))                                     -0.000     4.695
| (primitive '.names' combinational delay)                                      0.197     4.892
$auto_10936.Y[9].out[0] (.names at (25,17))                                     0.000     4.892
| (intra 'clb' routing)                                                         0.000     4.892
| (OPIN:415501 side: (RIGHT,) (25,17,0))                                        0.000     4.892
| (CHANY:1256110 L4 length:4 (25,17,0-> (25,20,0))                              0.119     5.011
| (CHANX:1082033 L4 length:4 (25,20,0-> (22,20,0))                              0.119     5.129
| (CHANX:1082145 L1 length:1 (24,20,0-> (24,20,0))                              0.061     5.190
| (CHANY:1250285 L4 length:4 (23,20,0-> (23,17,0))                              0.119     5.309
| (IPIN:415258 side: (RIGHT,) (23,19,0))                                        0.101     5.410
| (intra 'dsp' routing)                                                         0.000     5.410
$delete_wire$131525.a[15] (RS_DSP_MULT_REGIN at (23,17))                        0.000     5.410
data arrival time                                                                         5.410

clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (inter-block routing:global net)                                              0.000     0.894
| (intra 'dsp' routing)                                                         0.000     0.894
$delete_wire$131525.clk[0] (RS_DSP_MULT_REGIN at (23,17))                       0.000     0.894
clock uncertainty                                                               0.000     0.894
cell setup time                                                                -0.074     0.820
data required time                                                                        0.820
-----------------------------------------------------------------------------------------------
data required time                                                                        0.820
data arrival time                                                                        -5.410
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -4.590


#Path 27
Startpoint: design195_5_10_inst.mod_n_counter_instance439.data_out[31].Q[0] (dffre at (22,31) clocked by clk)
Endpoint  : out:out[28].outpad[0] (.output at (1,42) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
design195_5_10_inst.mod_n_counter_instance439.data_out[31].C[0] (dffre at (22,31))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                            0.154     1.048
design195_5_10_inst.mod_n_counter_instance439.data_out[31].Q[0] (dffre at (22,31)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                                  0.000     1.048
| (OPIN:629284 side: (TOP,) (22,31,0))                                                                   0.000     1.048
| (CHANX:1126711 L1 length:1 (22,31,0-> (22,31,0))                                                       0.061     1.109
| (CHANY:1245396 L1 length:1 (21,32,0-> (21,32,0))                                                       0.061     1.170
| (CHANX:1130808 L4 length:4 (22,32,0-> (25,32,0))                                                       0.119     1.289
| (IPIN:644174 side: (TOP,) (22,32,0))                                                                   0.101     1.390
| (intra 'clb' routing)                                                                                  0.085     1.475
$obuf_out[28].in[2] (.names at (22,32))                                                                  0.000     1.475
| (primitive '.names' combinational delay)                                                               0.218     1.693
$obuf_out[28].out[0] (.names at (22,32))                                                                 0.000     1.693
| (intra 'clb' routing)                                                                                  0.000     1.693
| (OPIN:644169 side: (RIGHT,) (22,32,0))                                                                 0.000     1.693
| (CHANY:1248317 L1 length:1 (22,32,0-> (22,32,0))                                                       0.061     1.754
| (IPIN:644212 side: (RIGHT,) (22,32,0))                                                                 0.101     1.855
| (intra 'clb' routing)                                                                                  0.085     1.940
out[28].in[0] (.names at (22,32))                                                      0.000     1.940
| (primitive '.names' combinational delay)                                                               0.197     2.137
out[28].out[0] (.names at (22,32))                                                     0.000     2.137
| (intra 'clb' routing)                                                                                  0.000     2.137
| (OPIN:644168 side: (RIGHT,) (22,32,0))                                                                 0.000     2.137
| (CHANY:1248330 L4 length:4 (22,32,0-> (22,35,0))                                                       0.119     2.256
| (CHANX:1142797 L4 length:4 (22,35,0-> (19,35,0))                                                       0.119     2.375
| (CHANY:1236938 L4 length:4 (18,36,0-> (18,39,0))                                                       0.119     2.493
| (CHANX:1158797 L4 length:4 (18,39,0-> (15,39,0))                                                       0.119     2.612
| (CHANY:1225546 L4 length:4 (14,40,0-> (14,43,0))                                                       0.119     2.731
| (CHANX:1174797 L4 length:4 (14,43,0-> (11,43,0))                                                       0.119     2.850
| (CHANY:1216985 L1 length:1 (11,43,0-> (11,43,0))                                                       0.061     2.911
| (CHANX:1170553 L4 length:4 (11,42,0-> (8,42,0))                                                        0.119     3.030
| (CHANY:1205269 L1 length:1 (7,42,0-> (7,42,0))                                                         0.061     3.091
| (CHANX:1166237 L4 length:4 (7,41,0-> (4,41,0))                                                         0.119     3.210
| (CHANY:1193658 L4 length:3 (3,42,0-> (3,44,0))                                                         0.119     3.329
| (CHANX:1170085 L4 length:3 (3,42,0-> (1,42,0))                                                         0.119     3.448
| (CHANY:1187789 L1 length:1 (1,42,0-> (1,42,0))                                                         0.061     3.509
| (IPIN:795138 side: (RIGHT,) (1,42,0))                                                                  0.101     3.609
| (intra 'io' routing)                                                                                   0.733     4.342
out:out[28].outpad[0] (.output at (1,42))                                              0.000     4.342
data arrival time                                                                                                  4.342

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clock uncertainty                                                                                        0.000     0.000
output external delay                                                                                    0.000     0.000
data required time                                                                                                 0.000
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.000
data arrival time                                                                                                 -4.342
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -4.342


#Path 28
Startpoint: design195_5_10_inst.mod_n_counter_instance439.data_out[31].Q[0] (dffre at (22,31) clocked by clk)
Endpoint  : out:out[5].outpad[0] (.output at (3,44) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
design195_5_10_inst.mod_n_counter_instance439.data_out[31].C[0] (dffre at (22,31))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                            0.154     1.048
design195_5_10_inst.mod_n_counter_instance439.data_out[31].Q[0] (dffre at (22,31)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                                  0.000     1.048
| (OPIN:629284 side: (TOP,) (22,31,0))                                                                   0.000     1.048
| (CHANX:1126742 L4 length:4 (22,31,0-> (25,31,0))                                                       0.119     1.167
| (CHANY:1256821 L4 length:4 (25,31,0-> (25,28,0))                                                       0.119     1.286
| (CHANX:1122669 L4 length:4 (25,30,0-> (22,30,0))                                                       0.119     1.405
| (IPIN:616010 side: (TOP,) (25,30,0))                                                                   0.101     1.506
| (intra 'clb' routing)                                                                                  0.085     1.591
$obuf_out[5].in[4] (.names at (25,30))                                                                   0.000     1.591
| (primitive '.names' combinational delay)                                                               0.136     1.726
$obuf_out[5].out[0] (.names at (25,30))                                                                  0.000     1.726
| (intra 'clb' routing)                                                                                  0.085     1.812
out[5].in[0] (.names at (25,30))                                                       0.000     1.812
| (primitive '.names' combinational delay)                                                               0.197     2.008
out[5].out[0] (.names at (25,30))                                                      0.000     2.008
| (intra 'clb' routing)                                                                                  0.000     2.008
| (OPIN:615968 side: (TOP,) (25,30,0))                                                                   0.000     2.008
| (CHANX:1122667 L4 length:4 (25,30,0-> (22,30,0))                                                       0.119     2.127
| (CHANY:1245352 L4 length:4 (21,31,0-> (21,34,0))                                                       0.119     2.246
| (CHANX:1138667 L4 length:4 (21,34,0-> (18,34,0))                                                       0.119     2.365
| (CHANY:1233960 L4 length:4 (17,35,0-> (17,38,0))                                                       0.119     2.484
| (CHANX:1154667 L4 length:4 (17,38,0-> (14,38,0))                                                       0.119     2.603
| (CHANY:1222568 L4 length:4 (13,39,0-> (13,42,0))                                                       0.119     2.722
| (CHANX:1170667 L4 length:4 (13,42,0-> (10,42,0))                                                       0.119     2.841
| (CHANY:1211107 L1 length:1 (9,42,0-> (9,42,0))                                                         0.061     2.902
| (CHANX:1166351 L4 length:4 (9,41,0-> (6,41,0))                                                         0.119     3.021
| (CHANY:1199391 L1 length:1 (5,41,0-> (5,41,0))                                                         0.061     3.082
| (CHANX:1162035 L4 length:4 (5,40,0-> (2,40,0))                                                         0.119     3.200
| (CHANY:1190666 L4 length:4 (2,41,0-> (2,44,0))                                                         0.119     3.319
| (CHANX:1174258 L1 length:1 (3,43,0-> (3,43,0))                                                         0.061     3.380
| (CHANY:1193790 L4 length:1 (3,44,0-> (3,44,0))                                                         0.119     3.499
| (IPIN:828108 side: (RIGHT,) (3,44,0))                                                                  0.101     3.600
| (intra 'io' routing)                                                                                   0.733     4.333
out:out[5].outpad[0] (.output at (3,44))                                              -0.000     4.333
data arrival time                                                                                                  4.333

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clock uncertainty                                                                                        0.000     0.000
output external delay                                                                                    0.000     0.000
data required time                                                                                                 0.000
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.000
data arrival time                                                                                                 -4.333
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -4.333


#Path 29
Startpoint: design195_5_10_inst.register_instance549.data_out[18].Q[0] (dffre at (24,20) clocked by clk)
Endpoint  : out:out[18].outpad[0] (.output at (1,36) clocked by clk)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                                     0.000     0.000
| (intra 'io' routing)                                                                              0.894     0.894
| (inter-block routing:global net)                                                                  0.000     0.894
| (intra 'clb' routing)                                                                             0.000     0.894
design195_5_10_inst.register_instance549.data_out[18].C[0] (dffre at (24,20))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                       0.154     1.048
design195_5_10_inst.register_instance549.data_out[18].Q[0] (dffre at (24,20)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                             0.000     1.048
| (OPIN:461219 side: (RIGHT,) (24,20,0))                                                            0.000     1.048
| (CHANY:1253408 L4 length:4 (24,20,0-> (24,23,0))                                                  0.119     1.167
| (CHANX:1090324 L1 length:1 (25,22,0-> (25,22,0))                                                  0.061     1.228
| (CHANY:1256508 L4 length:4 (25,23,0-> (25,26,0))                                                  0.119     1.347
| (CHANY:1256646 L4 length:4 (25,25,0-> (25,28,0))                                                  0.119     1.466
| (CHANX:1114697 L1 length:1 (25,28,0-> (25,28,0))                                                  0.061     1.527
| (CHANY:1253990 L4 length:4 (24,29,0-> (24,32,0))                                                  0.119     1.646
| (IPIN:644737 side: (RIGHT,) (24,32,0))                                                            0.101     1.747
| (intra 'clb' routing)                                                                             0.085     1.832
$obuf_out[18].in[0] (.names at (24,32))                                                             0.000     1.832
| (primitive '.names' combinational delay)                                                          0.148     1.979
$obuf_out[18].out[0] (.names at (24,32))                                                            0.000     1.979
| (intra 'clb' routing)                                                                             0.085     2.065
out[18].in[0] (.names at (24,32))                                                 0.000     2.065
| (primitive '.names' combinational delay)                                                          0.099     2.164
out[18].out[0] (.names at (24,32))                                                0.000     2.164
| (intra 'clb' routing)                                                                             0.000     2.164
| (OPIN:644687 side: (RIGHT,) (24,32,0))                                                            0.000     2.164
| (CHANY:1254152 L4 length:4 (24,32,0-> (24,35,0))                                                  0.119     2.283
| (CHANX:1142923 L4 length:4 (24,35,0-> (21,35,0))                                                  0.119     2.402
| (CHANY:1242691 L1 length:1 (20,35,0-> (20,35,0))                                                  0.061     2.463
| (CHANX:1138607 L4 length:4 (20,34,0-> (17,34,0))                                                  0.119     2.581
| (CHANY:1230975 L1 length:1 (16,34,0-> (16,34,0))                                                  0.061     2.642
| (CHANX:1134291 L4 length:4 (16,33,0-> (13,33,0))                                                  0.119     2.761
| (CHANY:1219259 L1 length:1 (12,33,0-> (12,33,0))                                                  0.061     2.822
| (CHANX:1129975 L4 length:4 (12,32,0-> (9,32,0))                                                   0.119     2.941
| (CHANY:1207636 L4 length:4 (8,33,0-> (8,36,0))                                                    0.119     3.060
| (CHANX:1145975 L4 length:4 (8,36,0-> (5,36,0))                                                    0.119     3.179
| (CHANY:1196151 L1 length:1 (4,36,0-> (4,36,0))                                                    0.061     3.240
| (CHANX:1141623 L4 length:4 (4,35,0-> (1,35,0))                                                    0.119     3.359
| (CHANY:1187458 L4 length:4 (1,36,0-> (1,39,0))                                                    0.119     3.478
| (IPIN:703388 side: (RIGHT,) (1,36,0))                                                             0.101     3.578
| (intra 'io' routing)                                                                              0.733     4.311
out:out[18].outpad[0] (.output at (1,36))                                        -0.000     4.311
data arrival time                                                                                             4.311

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                                0.000     0.000
clock uncertainty                                                                                   0.000     0.000
output external delay                                                                               0.000     0.000
data required time                                                                                            0.000
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            0.000
data arrival time                                                                                            -4.311
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -4.311


#Path 30
Startpoint: $auto_86741.Q[0] (dffre at (29,29) clocked by clk)
Endpoint  : out:out[27].outpad[0] (.output at (1,41) clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                                            0.894     0.894
| (inter-block routing:global net)                                                0.000     0.894
| (intra 'clb' routing)                                                           0.000     0.894
$auto_86741.C[0] (dffre at (29,29))                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                     0.154     1.048
$auto_86741.Q[0] (dffre at (29,29)) [clock-to-output]                             0.000     1.048
| (intra 'clb' routing)                                                           0.000     1.048
| (OPIN:600313 side: (RIGHT,) (29,29,0))                                          0.000     1.048
| (CHANY:1268538 L4 length:4 (29,29,0-> (29,32,0))                                0.119     1.167
| (CHANX:1118879 L4 length:4 (29,29,0-> (26,29,0))                                0.119     1.286
| (CHANY:1256956 L4 length:4 (25,30,0-> (25,33,0))                                0.119     1.405
| (CHANX:1122693 L4 length:4 (25,30,0-> (22,30,0))                                0.119     1.524
| (IPIN:615860 side: (TOP,) (24,30,0))                                            0.101     1.625
| (intra 'clb' routing)                                                           0.085     1.710
$obuf_out[27].in[4] (.names at (24,30))                                           0.000     1.710
| (primitive '.names' combinational delay)                                        0.136     1.845
$obuf_out[27].out[0] (.names at (24,30))                                          0.000     1.845
| (intra 'clb' routing)                                                           0.085     1.930
out[27].in[0] (.names at (24,30))                               0.000     1.930
| (primitive '.names' combinational delay)                                        0.218     2.149
out[27].out[0] (.names at (24,30))                              0.000     2.149
| (intra 'clb' routing)                                                           0.000     2.149
| (OPIN:615817 side: (TOP,) (24,30,0))                                            0.000     2.149
| (CHANX:1122603 L4 length:4 (24,30,0-> (21,30,0))                                0.119     2.267
| (CHANY:1242440 L4 length:4 (20,31,0-> (20,34,0))                                0.119     2.386
| (CHANX:1138603 L4 length:4 (20,34,0-> (17,34,0))                                0.119     2.505
| (CHANY:1231048 L4 length:4 (16,35,0-> (16,38,0))                                0.119     2.624
| (CHANX:1154603 L4 length:4 (16,38,0-> (13,38,0))                                0.119     2.743
| (CHANY:1219587 L1 length:1 (12,38,0-> (12,38,0))                                0.061     2.804
| (CHANX:1150287 L4 length:4 (12,37,0-> (9,37,0))                                 0.119     2.923
| (CHANY:1207948 L4 length:4 (8,38,0-> (8,41,0))                                  0.119     3.042
| (CHANX:1166287 L4 length:4 (8,41,0-> (5,41,0))                                  0.119     3.161
| (CHANY:1196479 L1 length:1 (4,41,0-> (4,41,0))                                  0.061     3.222
| (CHANX:1161911 L4 length:4 (4,40,0-> (1,40,0))                                  0.119     3.341
| (CHANY:1187754 L4 length:4 (1,41,0-> (1,44,0))                                  0.119     3.459
| (IPIN:776480 side: (RIGHT,) (1,41,0))                                           0.101     3.560
| (intra 'io' routing)                                                            0.733     4.293
out:out[27].outpad[0] (.output at (1,41))                       0.000     4.293
data arrival time                                                                           4.293

clock clk (rise edge)                                              0.000     0.000
clock source latency                                                              0.000     0.000
clock uncertainty                                                                 0.000     0.000
output external delay                                                             0.000     0.000
data required time                                                                          0.000
-------------------------------------------------------------------------------------------------
data required time                                                                          0.000
data arrival time                                                                          -4.293
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -4.293


#Path 31
Startpoint: design195_5_10_inst.mod_n_counter_instance109.data_out[16].Q[0] (dffre at (26,32) clocked by clk)
Endpoint  : out:out[16].outpad[0] (.output at (1,35) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
design195_5_10_inst.mod_n_counter_instance109.data_out[16].C[0] (dffre at (26,32))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                            0.154     1.048
design195_5_10_inst.mod_n_counter_instance109.data_out[16].Q[0] (dffre at (26,32)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                                  0.000     1.048
| (OPIN:644989 side: (RIGHT,) (26,32,0))                                                                 0.000     1.048
| (CHANY:1259801 L4 length:4 (26,32,0-> (26,29,0))                                                       0.119     1.167
| (CHANX:1122747 L4 length:4 (26,30,0-> (23,30,0))                                                       0.119     1.286
| (CHANX:1122625 L4 length:4 (24,30,0-> (21,30,0))                                                       0.119     1.405
| (CHANY:1245332 L1 length:1 (21,31,0-> (21,31,0))                                                       0.061     1.466
| (IPIN:629187 side: (RIGHT,) (21,31,0))                                                                 0.101     1.567
| (intra 'clb' routing)                                                                                  0.085     1.652
$obuf_out[16].in[1] (.names at (21,31))                                                                  0.000     1.652
| (primitive '.names' combinational delay)                                                               0.148     1.800
$obuf_out[16].out[0] (.names at (21,31))                                                                 0.000     1.800
| (intra 'clb' routing)                                                                                  0.000     1.800
| (OPIN:629148 side: (RIGHT,) (21,31,0))                                                                 0.000     1.800
| (CHANY:1245356 L4 length:4 (21,31,0-> (21,34,0))                                                       0.119     1.919
| (CHANX:1126645 L1 length:1 (21,31,0-> (21,31,0))                                                       0.061     1.979
| (IPIN:629175 side: (TOP,) (21,31,0))                                                                   0.101     2.080
| (intra 'clb' routing)                                                                                  0.085     2.165
out[16].in[0] (.names at (21,31))                                                      0.000     2.165
| (primitive '.names' combinational delay)                                                               0.136     2.301
out[16].out[0] (.names at (21,31))                                                     0.000     2.301
| (intra 'clb' routing)                                                                                  0.000     2.301
| (OPIN:629144 side: (RIGHT,) (21,31,0))                                                                 0.000     2.301
| (CHANY:1245364 L4 length:4 (21,31,0-> (21,34,0))                                                       0.119     2.420
| (CHANX:1138679 L4 length:4 (21,34,0-> (18,34,0))                                                       0.119     2.539
| (CHANX:1138487 L4 length:4 (18,34,0-> (15,34,0))                                                       0.119     2.658
| (CHANX:1138295 L4 length:4 (15,34,0-> (12,34,0))                                                       0.119     2.776
| (CHANX:1138103 L4 length:4 (12,34,0-> (9,34,0))                                                        0.119     2.895
| (CHANX:1137911 L4 length:4 (9,34,0-> (6,34,0))                                                         0.119     3.014
| (CHANX:1137719 L4 length:4 (6,34,0-> (3,34,0))                                                         0.119     3.133
| (CHANX:1137535 L4 length:4 (4,34,0-> (1,34,0))                                                         0.119     3.252
| (CHANX:1137501 L4 length:3 (3,34,0-> (1,34,0))                                                         0.119     3.371
| (CHANY:1187350 L1 length:1 (1,35,0-> (1,35,0))                                                         0.061     3.432
| (IPIN:684763 side: (RIGHT,) (1,35,0))                                                                  0.101     3.533
| (intra 'io' routing)                                                                                   0.733     4.265
out:out[16].outpad[0] (.output at (1,35))                                              0.000     4.265
data arrival time                                                                                                  4.265

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clock uncertainty                                                                                        0.000     0.000
output external delay                                                                                    0.000     0.000
data required time                                                                                                 0.000
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.000
data arrival time                                                                                                 -4.265
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -4.265


#Path 32
Startpoint: $delete_wire$131581.z[25] (RS_DSP_MULT_REGIN at (35,32) clocked by clk)
Endpoint  : design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[28].D[0] (dffre at (29,27) clocked by clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                           0.894     0.894
| (inter-block routing:global net)                                                                                               0.000     0.894
| (intra 'dsp' routing)                                                                                                          0.000     0.894
$delete_wire$131581.clk[0] (RS_DSP_MULT_REGIN at (35,32))                                                                        0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN' Tcq_max)                                                                                        0.151     1.045
$delete_wire$131581.z[25] (RS_DSP_MULT_REGIN at (35,32)) [clock-to-output]                                                       0.000     1.045
| (intra 'dsp' routing)                                                                                                          0.000     1.045
| (OPIN:647161 side: (TOP,) (35,33,0))                                                                                           0.000     1.045
| (CHANX:1135499 L4 length:4 (35,33,0-> (32,33,0))                                                                               0.119     1.164
| (CHANX:1135475 L1 length:1 (32,33,0-> (32,33,0))                                                                               0.061     1.225
| (CHANY:1274427 L4 length:4 (31,33,0-> (31,30,0))                                                                               0.119     1.344
| (CHANX:1119159 L1 length:1 (31,29,0-> (31,29,0))                                                                               0.061     1.405
| (CHANY:1271255 L4 length:4 (30,29,0-> (30,26,0))                                                                               0.119     1.524
| (CHANX:1106743 L4 length:4 (30,26,0-> (27,26,0))                                                                               0.119     1.643
| (CHANX:1106613 L4 length:4 (28,26,0-> (25,26,0))                                                                               0.119     1.762
| (CHANY:1259407 L4 length:4 (26,26,0-> (26,23,0))                                                                               0.119     1.881
| (IPIN:524443 side: (RIGHT,) (26,24,0))                                                                                         0.101     1.982
| (intra 'clb' routing)                                                                                                          0.085     2.067
$abc$128410$new_new_n3245__.in[2] (.names at (26,24))                                                                            0.000     2.067
| (primitive '.names' combinational delay)                                                                                       0.197     2.264
$abc$128410$new_new_n3245__.out[0] (.names at (26,24))                                                                           0.000     2.264
| (intra 'clb' routing)                                                                                                          0.000     2.264
| (OPIN:524395 side: (RIGHT,) (26,24,0))                                                                                         0.000     2.264
| (CHANY:1259482 L4 length:4 (26,24,0-> (26,27,0))                                                                               0.119     2.382
| (CHANX:1106754 L4 length:4 (27,26,0-> (30,26,0))                                                                               0.119     2.501
| (CHANY:1271278 L1 length:1 (30,27,0-> (30,27,0))                                                                               0.061     2.562
| (CHANX:1111070 L4 length:4 (31,27,0-> (34,27,0))                                                                               0.119     2.681
| (CHANY:1282994 L1 length:1 (34,28,0-> (34,28,0))                                                                               0.061     2.742
| (IPIN:584979 side: (RIGHT,) (34,28,0))                                                                                         0.101     2.843
| (intra 'clb' routing)                                                                                                          0.085     2.928
$abc$128410$new_new_n3248__.in[0] (.names at (34,28))                                                                            0.000     2.928
| (primitive '.names' combinational delay)                                                                                       0.103     3.031
$abc$128410$new_new_n3248__.out[0] (.names at (34,28))                                                                           0.000     3.031
| (intra 'clb' routing)                                                                                                          0.000     3.031
| (OPIN:584939 side: (RIGHT,) (34,28,0))                                                                                         0.000     3.031
| (CHANY:1283000 L1 length:1 (34,28,0-> (34,28,0))                                                                               0.061     3.092
| (CHANX:1115291 L1 length:1 (34,28,0-> (34,28,0))                                                                               0.061     3.153
| (IPIN:584955 side: (TOP,) (34,28,0))                                                                                           0.101     3.253
| (intra 'clb' routing)                                                                                                          0.085     3.338
$auto_1085.B[26].in[2] (.names at (34,28))                                                                                       0.000     3.338
| (primitive '.names' combinational delay)                                                                                       0.218     3.556
$auto_1085.B[26].out[0] (.names at (34,28))                                                                                      0.000     3.556
| (intra 'clb' routing)                                                                                                          0.000     3.556
| (OPIN:584934 side: (RIGHT,) (34,28,0))                                                                                         0.000     3.556
| (CHANY:1282991 L1 length:1 (34,28,0-> (34,28,0))                                                                               0.061     3.617
| (CHANX:1111075 L4 length:4 (34,27,0-> (31,27,0))                                                                               0.119     3.736
| (CHANY:1277176 L1 length:1 (32,28,0-> (32,28,0))                                                                               0.061     3.797
| (CHANX:1115163 L1 length:1 (32,28,0-> (32,28,0))                                                                               0.061     3.858
| (IPIN:584653 side: (TOP,) (32,28,0))                                                                                           0.101     3.959
| (intra 'clb' routing)                                                                                                          0.303     4.262
$auto_1085.C[27].p[0] (adder_carry at (32,28))                                                                                   0.000     4.262
| (primitive 'adder_carry' combinational delay)                                                                                  0.028     4.291
$auto_1085.C[27].cout[0] (adder_carry at (32,28))                                                                                0.000     4.291
| (intra 'clb' routing)                                                                                                          0.000     4.291
$auto_1085.C[28].cin[0] (adder_carry at (32,28))                                                                                 0.000     4.291
| (primitive 'adder_carry' combinational delay)                                                                                  0.037     4.327
$auto_1085.C[28].sumout[0] (adder_carry at (32,28))                                                                              0.000     4.327
| (intra 'clb' routing)                                                                                                          0.000     4.327
| (OPIN:584629 side: (RIGHT,) (32,28,0))                                                                                         0.000     4.327
| (CHANY:1277017 L4 length:4 (32,28,0-> (32,25,0))                                                                               0.119     4.446
| (CHANX:1106875 L4 length:4 (32,26,0-> (29,26,0))                                                                               0.119     4.565
| (CHANX:1106815 L4 length:4 (31,26,0-> (28,26,0))                                                                               0.119     4.684
| (CHANY:1268364 L1 length:1 (29,27,0-> (29,27,0))                                                                               0.061     4.745
| (IPIN:570609 side: (RIGHT,) (29,27,0))                                                                                         0.101     4.846
| (intra 'clb' routing)                                                                                                          0.085     4.931
$abc$128410$abc$64559$li745_li745.in[0] (.names at (29,27))                                                                      0.000     4.931
| (primitive '.names' combinational delay)                                                                                       0.197     5.128
$abc$128410$abc$64559$li745_li745.out[0] (.names at (29,27))                                                                     0.000     5.128
| (intra 'clb' routing)                                                                                                          0.000     5.128
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[28].D[0] (dffre at (29,27))                       0.000     5.128
data arrival time                                                                                                                          5.128

clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                           0.894     0.894
| (inter-block routing:global net)                                                                                               0.000     0.894
| (intra 'clb' routing)                                                                                                          0.000     0.894
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[28].C[0] (dffre at (29,27))                       0.000     0.894
clock uncertainty                                                                                                                0.000     0.894
cell setup time                                                                                                                 -0.032     0.863
data required time                                                                                                                         0.863
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.863
data arrival time                                                                                                                         -5.128
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.265


#Path 33
Startpoint: design195_5_10_inst.mod_n_counter_instance439.data_out[31].Q[0] (dffre at (22,31) clocked by clk)
Endpoint  : out:out[21].outpad[0] (.output at (1,38) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
design195_5_10_inst.mod_n_counter_instance439.data_out[31].C[0] (dffre at (22,31))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                            0.154     1.048
design195_5_10_inst.mod_n_counter_instance439.data_out[31].Q[0] (dffre at (22,31)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                                  0.000     1.048
| (OPIN:629284 side: (TOP,) (22,31,0))                                                                   0.000     1.048
| (CHANX:1126711 L1 length:1 (22,31,0-> (22,31,0))                                                       0.061     1.109
| (CHANY:1245396 L1 length:1 (21,32,0-> (21,32,0))                                                       0.061     1.170
| (CHANX:1130808 L4 length:4 (22,32,0-> (25,32,0))                                                       0.119     1.289
| (IPIN:644720 side: (TOP,) (24,32,0))                                                                   0.101     1.390
| (intra 'clb' routing)                                                                                  0.085     1.475
$obuf_out[21].in[4] (.names at (24,32))                                                                  0.000     1.475
| (primitive '.names' combinational delay)                                                               0.197     1.672
$obuf_out[21].out[0] (.names at (24,32))                                                                 0.000     1.672
| (intra 'clb' routing)                                                                                  0.000     1.672
| (OPIN:644697 side: (RIGHT,) (24,32,0))                                                                 0.000     1.672
| (CHANY:1254140 L1 length:1 (24,32,0-> (24,32,0))                                                       0.061     1.733
| (IPIN:644740 side: (RIGHT,) (24,32,0))                                                                 0.101     1.834
| (intra 'clb' routing)                                                                                  0.085     1.919
out[21].in[0] (.names at (24,32))                                                      0.000     1.919
| (primitive '.names' combinational delay)                                                               0.197     2.116
out[21].out[0] (.names at (24,32))                                                     0.000     2.116
| (intra 'clb' routing)                                                                                  0.000     2.116
| (OPIN:644693 side: (RIGHT,) (24,32,0))                                                                 0.000     2.116
| (CHANY:1254164 L4 length:4 (24,32,0-> (24,35,0))                                                       0.119     2.234
| (CHANX:1142935 L4 length:4 (24,35,0-> (21,35,0))                                                       0.119     2.353
| (CHANX:1142743 L4 length:4 (21,35,0-> (18,35,0))                                                       0.119     2.472
| (CHANX:1142551 L4 length:4 (18,35,0-> (15,35,0))                                                       0.119     2.591
| (CHANY:1225300 L4 length:4 (14,36,0-> (14,39,0))                                                       0.119     2.710
| (CHANX:1158551 L4 length:4 (14,39,0-> (11,39,0))                                                       0.119     2.829
| (CHANY:1213815 L1 length:1 (10,39,0-> (10,39,0))                                                       0.061     2.890
| (CHANX:1154235 L4 length:4 (10,38,0-> (7,38,0))                                                        0.119     3.009
| (CHANX:1154051 L4 length:4 (7,38,0-> (4,38,0))                                                         0.119     3.128
| (CHANY:1196283 L1 length:1 (4,38,0-> (4,38,0))                                                         0.061     3.189
| (CHANX:1149735 L4 length:4 (4,37,0-> (1,37,0))                                                         0.119     3.308
| (CHANY:1187574 L4 length:4 (1,38,0-> (1,41,0))                                                         0.119     3.427
| (IPIN:730612 side: (RIGHT,) (1,38,0))                                                                  0.101     3.527
| (intra 'io' routing)                                                                                   0.733     4.260
out:out[21].outpad[0] (.output at (1,38))                                              0.000     4.260
data arrival time                                                                                                  4.260

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clock uncertainty                                                                                        0.000     0.000
output external delay                                                                                    0.000     0.000
data required time                                                                                                 0.000
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.000
data arrival time                                                                                                 -4.260
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -4.260


#Path 34
Startpoint: design195_5_10_inst.register_instance549.data_out[2].Q[0] (dffre at (22,28) clocked by clk)
Endpoint  : out:out[2].outpad[0] (.output at (1,43) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                    0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing:global net)                                                                 0.000     0.894
| (intra 'clb' routing)                                                                            0.000     0.894
design195_5_10_inst.register_instance549.data_out[2].C[0] (dffre at (22,28))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                      0.154     1.048
design195_5_10_inst.register_instance549.data_out[2].Q[0] (dffre at (22,28)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                            0.000     1.048
| (OPIN:583431 side: (RIGHT,) (22,28,0))                                                           0.000     1.048
| (CHANY:1248060 L1 length:1 (22,28,0-> (22,28,0))                                                 0.061     1.109
| (CHANX:1114608 L4 length:4 (23,28,0-> (26,28,0))                                                 0.119     1.228
| (IPIN:583596 side: (TOP,) (24,28,0))                                                             0.101     1.329
| (intra 'clb' routing)                                                                            0.085     1.414
$obuf_out[2].in[2] (.names at (24,28))                                                            -0.000     1.414
| (primitive '.names' combinational delay)                                                         0.218     1.632
$obuf_out[2].out[0] (.names at (24,28))                                                            0.000     1.632
| (intra 'clb' routing)                                                                            0.085     1.717
out[2].in[0] (.names at (24,28))                                                 0.000     1.717
| (primitive '.names' combinational delay)                                                         0.148     1.865
out[2].out[0] (.names at (24,28))                                                0.000     1.865
| (intra 'clb' routing)                                                                            0.000     1.865
| (OPIN:583564 side: (TOP,) (24,28,0))                                                             0.000     1.865
| (CHANX:1114481 L4 length:4 (24,28,0-> (21,28,0))                                                 0.119     1.984
| (CHANY:1242318 L4 length:4 (20,29,0-> (20,32,0))                                                 0.119     2.103
| (CHANX:1130481 L4 length:4 (20,32,0-> (17,32,0))                                                 0.119     2.222
| (CHANY:1230926 L4 length:4 (16,33,0-> (16,36,0))                                                 0.119     2.341
| (CHANX:1146481 L4 length:4 (16,36,0-> (13,36,0))                                                 0.119     2.460
| (CHANY:1219534 L4 length:4 (12,37,0-> (12,40,0))                                                 0.119     2.578
| (CHANX:1162481 L4 length:4 (12,40,0-> (9,40,0))                                                  0.119     2.697
| (CHANY:1208061 L1 length:1 (8,40,0-> (8,40,0))                                                   0.061     2.758
| (CHANX:1158165 L4 length:4 (8,39,0-> (5,39,0))                                                   0.119     2.877
| (CHANY:1196434 L4 length:4 (4,40,0-> (4,43,0))                                                   0.119     2.996
| (CHANX:1170007 L4 length:4 (4,42,0-> (1,42,0))                                                   0.119     3.115
| (CHANY:1184980 L4 length:2 (0,43,0-> (0,44,0))                                                   0.119     3.234
| (CHANX:1174060 L4 length:2 (1,43,0-> (2,43,0))                                                   0.119     3.353
| (CHANY:1187853 L1 length:1 (1,43,0-> (1,43,0))                                                   0.061     3.414
| (IPIN:808750 side: (RIGHT,) (1,43,0))                                                            0.101     3.514
| (intra 'io' routing)                                                                             0.733     4.247
out:out[2].outpad[0] (.output at (1,43))                                        -0.000     4.247
data arrival time                                                                                            4.247

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                               0.000     0.000
clock uncertainty                                                                                  0.000     0.000
output external delay                                                                              0.000     0.000
data required time                                                                                           0.000
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.000
data arrival time                                                                                           -4.247
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -4.247


#Path 35
Startpoint: design195_5_10_inst.mod_n_counter_instance439.data_out[31].Q[0] (dffre at (22,31) clocked by clk)
Endpoint  : out:out[11].outpad[0] (.output at (1,32) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
design195_5_10_inst.mod_n_counter_instance439.data_out[31].C[0] (dffre at (22,31))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                            0.154     1.048
design195_5_10_inst.mod_n_counter_instance439.data_out[31].Q[0] (dffre at (22,31)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                                  0.000     1.048
| (OPIN:629284 side: (TOP,) (22,31,0))                                                                   0.000     1.048
| (CHANX:1126742 L4 length:4 (22,31,0-> (25,31,0))                                                       0.119     1.167
| (CHANY:1256821 L4 length:4 (25,31,0-> (25,28,0))                                                       0.119     1.286
| (CHANX:1122669 L4 length:4 (25,30,0-> (22,30,0))                                                       0.119     1.405
| (IPIN:616010 side: (TOP,) (25,30,0))                                                                   0.101     1.506
| (intra 'clb' routing)                                                                                  0.085     1.591
$obuf_out[11].in[4] (.names at (25,30))                                                                  0.000     1.591
| (primitive '.names' combinational delay)                                                               0.197     1.788
$obuf_out[11].out[0] (.names at (25,30))                                                                 0.000     1.788
| (intra 'clb' routing)                                                                                  0.085     1.873
out[11].in[0] (.names at (25,30))                                                      0.000     1.873
| (primitive '.names' combinational delay)                                                               0.099     1.972
out[11].out[0] (.names at (25,30))                                                     0.000     1.972
| (intra 'clb' routing)                                                                                  0.000     1.972
| (OPIN:615986 side: (RIGHT,) (25,30,0))                                                                 0.000     1.972
| (CHANY:1256919 L1 length:1 (25,30,0-> (25,30,0))                                                       0.061     2.033
| (CHANX:1118619 L4 length:4 (25,29,0-> (22,29,0))                                                       0.119     2.152
| (CHANX:1118435 L4 length:4 (22,29,0-> (19,29,0))                                                       0.119     2.271
| (CHANY:1236459 L1 length:1 (18,29,0-> (18,29,0))                                                       0.061     2.332
| (CHANX:1114119 L4 length:4 (18,28,0-> (15,28,0))                                                       0.119     2.451
| (CHANY:1227750 L1 length:1 (15,29,0-> (15,29,0))                                                       0.061     2.512
| (CHANX:1117961 L4 length:4 (15,29,0-> (12,29,0))                                                       0.119     2.631
| (CHANY:1216166 L1 length:1 (11,30,0-> (11,30,0))                                                       0.061     2.692
| (CHANX:1121769 L4 length:4 (11,30,0-> (8,30,0))                                                        0.119     2.810
| (CHANY:1204582 L1 length:1 (7,31,0-> (7,31,0))                                                         0.061     2.871
| (CHANX:1125577 L4 length:4 (7,31,0-> (4,31,0))                                                         0.119     2.990
| (CHANY:1192998 L1 length:1 (3,32,0-> (3,32,0))                                                         0.061     3.051
| (CHANX:1129357 L4 length:3 (3,32,0-> (1,32,0))                                                         0.119     3.170
| (CHANY:1184257 L1 length:1 (0,32,0-> (0,32,0))                                                         0.061     3.231
| (CHANX:1125282 L1 length:1 (1,31,0-> (1,31,0))                                                         0.061     3.292
| (CHANY:1187182 L4 length:4 (1,32,0-> (1,35,0))                                                         0.119     3.411
| (IPIN:638876 side: (RIGHT,) (1,32,0))                                                                  0.101     3.512
| (intra 'io' routing)                                                                                   0.733     4.244
out:out[11].outpad[0] (.output at (1,32))                                             -0.000     4.244
data arrival time                                                                                                  4.244

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clock uncertainty                                                                                        0.000     0.000
output external delay                                                                                    0.000     0.000
data required time                                                                                                 0.000
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.000
data arrival time                                                                                                 -4.244
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -4.244


#Path 36
Startpoint: design195_5_10_inst.encoder_instance219.data_out[31].Q[0] (dffre at (24,29) clocked by clk)
Endpoint  : out:out[26].outpad[0] (.output at (1,41) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                    0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing:global net)                                                                 0.000     0.894
| (intra 'clb' routing)                                                                            0.000     0.894
design195_5_10_inst.encoder_instance219.data_out[31].C[0] (dffre at (24,29))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                      0.154     1.048
design195_5_10_inst.encoder_instance219.data_out[31].Q[0] (dffre at (24,29)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                            0.000     1.048
| (OPIN:598808 side: (TOP,) (24,29,0))                                                             0.000     1.048
| (CHANX:1118555 L4 length:4 (24,29,0-> (21,29,0))                                                 0.119     1.167
| (CHANY:1248224 L4 length:4 (22,30,0-> (22,33,0))                                                 0.119     1.286
| (CHANX:1126707 L1 length:1 (22,31,0-> (22,31,0))                                                 0.061     1.347
| (IPIN:629309 side: (TOP,) (22,31,0))                                                             0.101     1.448
| (intra 'clb' routing)                                                                            0.085     1.533
$obuf_out[26].in[3] (.names at (22,31))                                                            0.000     1.533
| (primitive '.names' combinational delay)                                                         0.218     1.751
$obuf_out[26].out[0] (.names at (22,31))                                                           0.000     1.751
| (intra 'clb' routing)                                                                            0.000     1.751
| (OPIN:629299 side: (RIGHT,) (22,31,0))                                                           0.000     1.751
| (CHANY:1248252 L1 length:1 (22,31,0-> (22,31,0))                                                 0.061     1.812
| (CHANX:1126719 L1 length:1 (22,31,0-> (22,31,0))                                                 0.061     1.873
| (IPIN:629315 side: (TOP,) (22,31,0))                                                             0.101     1.974
| (intra 'clb' routing)                                                                            0.085     2.059
out[26].in[0] (.names at (22,31))                                                0.000     2.059
| (primitive '.names' combinational delay)                                                         0.218     2.277
out[26].out[0] (.names at (22,31))                                               0.000     2.277
| (intra 'clb' routing)                                                                            0.000     2.277
| (OPIN:629283 side: (TOP,) (22,31,0))                                                             0.000     2.277
| (CHANX:1126549 L4 length:4 (22,31,0-> (19,31,0))                                                 0.119     2.396
| (CHANX:1126353 L4 length:4 (19,31,0-> (16,31,0))                                                 0.119     2.515
| (CHANY:1227950 L4 length:4 (15,32,0-> (15,35,0))                                                 0.119     2.634
| (CHANX:1142353 L4 length:4 (15,35,0-> (12,35,0))                                                 0.119     2.752
| (CHANY:1216558 L4 length:4 (11,36,0-> (11,39,0))                                                 0.119     2.871
| (CHANX:1158353 L4 length:4 (11,39,0-> (8,39,0))                                                  0.119     2.990
| (CHANY:1205085 L1 length:1 (7,39,0-> (7,39,0))                                                   0.061     3.051
| (CHANX:1154037 L4 length:4 (7,38,0-> (4,38,0))                                                   0.119     3.170
| (CHANX:1153903 L4 length:4 (5,38,0-> (2,38,0))                                                   0.119     3.289
| (CHANY:1187628 L4 length:4 (1,39,0-> (1,42,0))                                                   0.119     3.408
| (IPIN:776494 side: (RIGHT,) (1,41,0))                                                            0.101     3.509
| (intra 'io' routing)                                                                             0.733     4.241
out:out[26].outpad[0] (.output at (1,41))                                        0.000     4.241
data arrival time                                                                                            4.241

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                               0.000     0.000
clock uncertainty                                                                                  0.000     0.000
output external delay                                                                              0.000     0.000
data required time                                                                                           0.000
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.000
data arrival time                                                                                           -4.241
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -4.241


#Path 37
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : $delete_wire$131525.a[8] (RS_DSP_MULT_REGIN at (23,17) clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
input external delay                                                            0.000     0.000
rst.inpad[0] (.input at (1,11))                                           0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (OPIN:317675 side: (RIGHT,) (1,11,0))                                         0.000     0.894
| (CHANY:1185822 L1 length:1 (1,11,0-> (1,11,0))                                0.061     0.955
| (CHANX:1044174 L4 length:4 (2,11,0-> (5,11,0))                                0.119     1.074
| (CHANY:1194622 L1 length:1 (4,12,0-> (4,12,0))                                0.061     1.135
| (CHANX:1048430 L4 length:4 (5,12,0-> (8,12,0))                                0.119     1.254
| (CHANY:1206338 L1 length:1 (8,13,0-> (8,13,0))                                0.061     1.315
| (CHANX:1052746 L4 length:4 (9,13,0-> (12,13,0))                               0.119     1.434
| (CHANY:1218054 L1 length:1 (12,14,0-> (12,14,0))                              0.061     1.495
| (CHANX:1057062 L1 length:1 (13,14,0-> (13,14,0))                              0.061     1.556
| (CHANY:1221034 L4 length:4 (13,15,0-> (13,18,0))                              0.119     1.675
| (CHANY:1221202 L1 length:1 (13,18,0-> (13,18,0))                              0.061     1.736
| (CHANX:1073402 L4 length:4 (14,18,0-> (17,18,0))                              0.119     1.855
| (CHANY:1232918 L1 length:1 (17,19,0-> (17,19,0))                              0.061     1.916
| (CHANX:1077718 L4 length:4 (18,19,0-> (21,19,0))                              0.119     2.034
| (CHANY:1241750 L4 length:4 (20,20,0-> (20,23,0))                              0.119     2.153
| (CHANX:1090102 L4 length:4 (21,22,0-> (24,22,0))                              0.119     2.272
| (CHANX:1090228 L4 length:4 (23,22,0-> (26,22,0))                              0.119     2.391
| (CHANY:1253327 L4 length:4 (24,22,0-> (24,19,0))                              0.119     2.510
| (CHANX:1082141 L1 length:1 (24,20,0-> (24,20,0))                              0.061     2.571
| (IPIN:461240 side: (TOP,) (24,20,0))                                          0.101     2.672
| (intra 'clb' routing)                                                         0.085     2.757
$abc$128410$new_new_n3099__.in[0] (.names at (24,20))                           0.000     2.757
| (primitive '.names' combinational delay)                                      0.173     2.929
$abc$128410$new_new_n3099__.out[0] (.names at (24,20))                          0.000     2.929
| (intra 'clb' routing)                                                         0.000     2.929
| (OPIN:461226 side: (RIGHT,) (24,20,0))                                        0.000     2.929
| (CHANY:1253215 L4 length:4 (24,20,0-> (24,17,0))                              0.119     3.048
| (CHANY:1253229 L1 length:1 (24,18,0-> (24,18,0))                              0.061     3.109
| (CHANX:1069797 L4 length:4 (24,17,0-> (21,17,0))                              0.119     3.228
| (IPIN:414702 side: (TOP,) (21,17,0))                                          0.101     3.329
| (intra 'clb' routing)                                                         0.085     3.414
$abc$128410$new_new_n3107__.in[3] (.names at (21,17))                           0.000     3.414
| (primitive '.names' combinational delay)                                      0.025     3.439
$abc$128410$new_new_n3107__.out[0] (.names at (21,17))                          0.000     3.439
| (intra 'clb' routing)                                                         0.085     3.524
$abc$128410$new_new_n3118__.in[0] (.names at (21,17))                           0.000     3.524
| (primitive '.names' combinational delay)                                      0.148     3.672
$abc$128410$new_new_n3118__.out[0] (.names at (21,17))                          0.000     3.672
| (intra 'clb' routing)                                                         0.000     3.672
| (OPIN:414662 side: (TOP,) (21,17,0))                                          0.000     3.672
| (CHANX:1069796 L4 length:4 (21,17,0-> (24,17,0))                              0.119     3.791
| (CHANY:1253027 L4 length:4 (24,17,0-> (24,14,0))                              0.119     3.910
| (IPIN:415402 side: (RIGHT,) (24,17,0))                                        0.101     4.010
| (intra 'clb' routing)                                                         0.085     4.096
$abc$128410$new_new_n3124__.in[4] (.names at (24,17))                          -0.000     4.096
| (primitive '.names' combinational delay)                                      0.172     4.268
$abc$128410$new_new_n3124__.out[0] (.names at (24,17))                          0.000     4.268
| (intra 'clb' routing)                                                         0.000     4.268
| (OPIN:415349 side: (RIGHT,) (24,17,0))                                        0.000     4.268
| (CHANY:1253165 L1 length:1 (24,17,0-> (24,17,0))                              0.061     4.329
| (CHANX:1065934 L1 length:1 (25,16,0-> (25,16,0))                              0.061     4.390
| (CHANY:1256130 L4 length:4 (25,17,0-> (25,20,0))                              0.119     4.509
| (IPIN:415545 side: (RIGHT,) (25,17,0))                                        0.101     4.610
| (intra 'clb' routing)                                                         0.085     4.695
$auto_10936.Y[8].in[1] (.names at (25,17))                                     -0.000     4.695
| (primitive '.names' combinational delay)                                      0.025     4.720
$auto_10936.Y[8].out[0] (.names at (25,17))                                     0.000     4.720
| (intra 'clb' routing)                                                         0.000     4.720
| (OPIN:415506 side: (RIGHT,) (25,17,0))                                        0.000     4.720
| (CHANY:1256120 L4 length:4 (25,17,0-> (25,20,0))                              0.119     4.839
| (CHANX:1077981 L4 length:4 (25,19,0-> (22,19,0))                              0.119     4.958
| (IPIN:415232 side: (TOP,) (23,19,0))                                          0.101     5.058
| (intra 'dsp' routing)                                                         0.000     5.058
$delete_wire$131525.a[8] (RS_DSP_MULT_REGIN at (23,17))                         0.000     5.058
data arrival time                                                                         5.058

clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (inter-block routing:global net)                                              0.000     0.894
| (intra 'dsp' routing)                                                         0.000     0.894
$delete_wire$131525.clk[0] (RS_DSP_MULT_REGIN at (23,17))                       0.000     0.894
clock uncertainty                                                               0.000     0.894
cell setup time                                                                -0.074     0.820
data required time                                                                        0.820
-----------------------------------------------------------------------------------------------
data required time                                                                        0.820
data arrival time                                                                        -5.058
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -4.238


#Path 38
Startpoint: $delete_wire$131581.z[20] (RS_DSP_MULT_REGIN at (35,32) clocked by clk)
Endpoint  : design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[30].D[0] (dffre at (29,29) clocked by clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                           0.894     0.894
| (inter-block routing:global net)                                                                                               0.000     0.894
| (intra 'dsp' routing)                                                                                                          0.000     0.894
$delete_wire$131581.clk[0] (RS_DSP_MULT_REGIN at (35,32))                                                                        0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN' Tcq_max)                                                                                        0.151     1.045
$delete_wire$131581.z[20] (RS_DSP_MULT_REGIN at (35,32)) [clock-to-output]                                                       0.000     1.045
| (intra 'dsp' routing)                                                                                                          0.000     1.045
| (OPIN:647150 side: (RIGHT,) (35,32,0))                                                                                         0.000     1.045
| (CHANY:1285993 L4 length:4 (35,32,0-> (35,29,0))                                                                               0.119     1.164
| (CHANY:1286027 L1 length:1 (35,30,0-> (35,30,0))                                                                               0.061     1.225
| (CHANX:1119271 L4 length:4 (35,29,0-> (32,29,0))                                                                               0.119     1.344
| (IPIN:601095 side: (TOP,) (34,29,0))                                                                                           0.101     1.445
| (intra 'clb' routing)                                                                                                          0.085     1.530
$abc$128410$new_new_n3238__.in[0] (.names at (34,29))                                                                            0.000     1.530
| (primitive '.names' combinational delay)                                                                                       0.152     1.682
$abc$128410$new_new_n3238__.out[0] (.names at (34,29))                                                                           0.000     1.682
| (intra 'clb' routing)                                                                                                          0.000     1.682
| (OPIN:601052 side: (TOP,) (34,29,0))                                                                                           0.000     1.682
| (CHANX:1119347 L1 length:1 (34,29,0-> (34,29,0))                                                                               0.061     1.743
| (CHANY:1279995 L4 length:4 (33,29,0-> (33,26,0))                                                                               0.119     1.862
| (CHANX:1115071 L4 length:4 (33,28,0-> (30,28,0))                                                                               0.119     1.981
| (IPIN:584799 side: (TOP,) (33,28,0))                                                                                           0.101     2.081
| (intra 'clb' routing)                                                                                                          0.085     2.166
$abc$128410$new_new_n3243__.in[4] (.names at (33,28))                                                                            0.000     2.166
| (primitive '.names' combinational delay)                                                                                       0.218     2.384
$abc$128410$new_new_n3243__.out[0] (.names at (33,28))                                                                           0.000     2.384
| (intra 'clb' routing)                                                                                                          0.000     2.384
| (OPIN:584790 side: (RIGHT,) (33,28,0))                                                                                         0.000     2.384
| (CHANY:1280108 L4 length:4 (33,28,0-> (33,31,0))                                                                               0.119     2.503
| (CHANX:1119350 L1 length:1 (34,29,0-> (34,29,0))                                                                               0.061     2.564
| (IPIN:601081 side: (TOP,) (34,29,0))                                                                                           0.101     2.665
| (intra 'clb' routing)                                                                                                          0.085     2.750
$abc$128410$new_new_n3254__.in[5] (.names at (34,29))                                                                            0.000     2.750
| (primitive '.names' combinational delay)                                                                                       0.173     2.923
$abc$128410$new_new_n3254__.out[0] (.names at (34,29))                                                                           0.000     2.923
| (intra 'clb' routing)                                                                                                          0.000     2.923
| (OPIN:601055 side: (TOP,) (34,29,0))                                                                                           0.000     2.923
| (CHANX:1119353 L1 length:1 (34,29,0-> (34,29,0))                                                                               0.061     2.984
| (CHANY:1279989 L4 length:4 (33,29,0-> (33,26,0))                                                                               0.119     3.103
| (CHANX:1115308 L4 length:4 (34,28,0-> (37,28,0))                                                                               0.119     3.221
| (IPIN:584954 side: (TOP,) (34,28,0))                                                                                           0.101     3.322
| (intra 'clb' routing)                                                                                                          0.085     3.407
$abc$128410$new_new_n3256__.in[0] (.names at (34,28))                                                                            0.000     3.407
| (primitive '.names' combinational delay)                                                                                       0.103     3.510
$abc$128410$new_new_n3256__.out[0] (.names at (34,28))                                                                           0.000     3.510
| (intra 'clb' routing)                                                                                                          0.000     3.510
| (OPIN:584930 side: (TOP,) (34,28,0))                                                                                           0.000     3.510
| (CHANX:1115135 L4 length:4 (34,28,0-> (31,28,0))                                                                               0.119     3.629
| (CHANY:1280075 L1 length:1 (33,28,0-> (33,28,0))                                                                               0.061     3.690
| (IPIN:584824 side: (RIGHT,) (33,28,0))                                                                                         0.101     3.790
| (intra 'clb' routing)                                                                                                          0.085     3.876
$auto_1085.B[29].in[5] (.names at (33,28))                                                                                       0.000     3.876
| (primitive '.names' combinational delay)                                                                                       0.103     3.978
$auto_1085.B[29].out[0] (.names at (33,28))                                                                                      0.000     3.978
| (intra 'clb' routing)                                                                                                          0.000     3.978
| (OPIN:584779 side: (TOP,) (33,28,0))                                                                                           0.000     3.978
| (CHANX:1115055 L4 length:4 (33,28,0-> (30,28,0))                                                                               0.119     4.097
| (CHANY:1277179 L1 length:1 (32,28,0-> (32,28,0))                                                                               0.061     4.158
| (IPIN:584681 side: (RIGHT,) (32,28,0))                                                                                         0.101     4.259
| (intra 'clb' routing)                                                                                                          0.233     4.492
$auto_1085.C[30].p[0] (adder_carry at (32,28))                                                                                   0.000     4.492
| (primitive 'adder_carry' combinational delay)                                                                                  0.037     4.528
$auto_1085.C[30].sumout[0] (adder_carry at (32,28))                                                                              0.000     4.528
| (intra 'clb' routing)                                                                                                          0.000     4.528
| (OPIN:584635 side: (RIGHT,) (32,28,0))                                                                                         0.000     4.528
| (CHANY:1277204 L4 length:4 (32,28,0-> (32,31,0))                                                                               0.119     4.647
| (CHANX:1119055 L4 length:4 (32,29,0-> (29,29,0))                                                                               0.119     4.766
| (IPIN:600334 side: (TOP,) (29,29,0))                                                                                           0.101     4.867
| (intra 'clb' routing)                                                                                                          0.085     4.952
$abc$128410$abc$64559$li747_li747.in[0] (.names at (29,29))                                                                      0.000     4.952
| (primitive '.names' combinational delay)                                                                                       0.136     5.087
$abc$128410$abc$64559$li747_li747.out[0] (.names at (29,29))                                                                     0.000     5.087
| (intra 'clb' routing)                                                                                                          0.000     5.087
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[30].D[0] (dffre at (29,29))                       0.000     5.087
data arrival time                                                                                                                          5.087

clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                           0.894     0.894
| (inter-block routing:global net)                                                                                               0.000     0.894
| (intra 'clb' routing)                                                                                                          0.000     0.894
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[30].C[0] (dffre at (29,29))                       0.000     0.894
clock uncertainty                                                                                                                0.000     0.894
cell setup time                                                                                                                 -0.032     0.863
data required time                                                                                                                         0.863
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.863
data arrival time                                                                                                                         -5.087
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.225


#Path 39
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : design195_5_10_inst.encoder_instance219.data_out[4].D[0] (dffre at (24,29) clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
input external delay                                                                              0.000     0.000
rst.inpad[0] (.input at (1,11))                                                             0.000     0.000
| (intra 'io' routing)                                                                            0.894     0.894
| (OPIN:317675 side: (RIGHT,) (1,11,0))                                                           0.000     0.894
| (CHANY:1185822 L1 length:1 (1,11,0-> (1,11,0))                                                  0.061     0.955
| (CHANX:1044174 L4 length:4 (2,11,0-> (5,11,0))                                                  0.119     1.074
| (CHANY:1194622 L1 length:1 (4,12,0-> (4,12,0))                                                  0.061     1.135
| (CHANX:1048430 L4 length:4 (5,12,0-> (8,12,0))                                                  0.119     1.254
| (CHANY:1206338 L1 length:1 (8,13,0-> (8,13,0))                                                  0.061     1.315
| (CHANX:1052746 L4 length:4 (9,13,0-> (12,13,0))                                                 0.119     1.434
| (CHANY:1218054 L1 length:1 (12,14,0-> (12,14,0))                                                0.061     1.495
| (CHANX:1057062 L1 length:1 (13,14,0-> (13,14,0))                                                0.061     1.556
| (CHANY:1221034 L4 length:4 (13,15,0-> (13,18,0))                                                0.119     1.675
| (CHANY:1221202 L1 length:1 (13,18,0-> (13,18,0))                                                0.061     1.736
| (CHANX:1073402 L4 length:4 (14,18,0-> (17,18,0))                                                0.119     1.855
| (CHANY:1232918 L1 length:1 (17,19,0-> (17,19,0))                                                0.061     1.916
| (CHANX:1077718 L4 length:4 (18,19,0-> (21,19,0))                                                0.119     2.034
| (CHANY:1241750 L4 length:4 (20,20,0-> (20,23,0))                                                0.119     2.153
| (CHANX:1090102 L4 length:4 (21,22,0-> (24,22,0))                                                0.119     2.272
| (CHANY:1250678 L4 length:4 (23,23,0-> (23,26,0))                                                0.119     2.391
| (CHANX:1102486 L4 length:4 (24,25,0-> (27,25,0))                                                0.119     2.510
| (CHANY:1256692 L4 length:4 (25,26,0-> (25,29,0))                                                0.119     2.629
| (IPIN:583776 side: (RIGHT,) (25,28,0))                                                          0.101     2.730
| (intra 'clb' routing)                                                                           0.085     2.815
$abc$128410$new_new_n2912__.in[5] (.names at (25,28))                                             0.000     2.815
| (primitive '.names' combinational delay)                                                        0.152     2.967
$abc$128410$new_new_n2912__.out[0] (.names at (25,28))                                            0.000     2.967
| (intra 'clb' routing)                                                                           0.085     3.052
$abc$128410$new_new_n2913__.in[0] (.names at (25,28))                                             0.000     3.052
| (primitive '.names' combinational delay)                                                        0.148     3.199
$abc$128410$new_new_n2913__.out[0] (.names at (25,28))                                            0.000     3.199
| (intra 'clb' routing)                                                                           0.000     3.199
| (OPIN:583727 side: (RIGHT,) (25,28,0))                                                          0.000     3.199
| (CHANY:1256625 L4 length:4 (25,28,0-> (25,25,0))                                                0.119     3.318
| (CHANY:1256613 L1 length:1 (25,25,0-> (25,25,0))                                                0.061     3.379
| (CHANX:1098285 L4 length:4 (25,24,0-> (22,24,0))                                                0.119     3.498
| (CHANX:1098327 L1 length:1 (23,24,0-> (23,24,0))                                                0.061     3.559
| (CHANY:1247639 L4 length:4 (22,24,0-> (22,21,0))                                                0.119     3.678
| (CHANX:1082104 L4 length:4 (23,20,0-> (26,20,0))                                                0.119     3.797
| (IPIN:461239 side: (TOP,) (24,20,0))                                                            0.101     3.898
| (intra 'clb' routing)                                                                           0.085     3.983
$abc$128410$abc$64559$li272_li272.in[1] (.names at (24,20))                                       0.000     3.983
| (primitive '.names' combinational delay)                                                        0.103     4.085
$abc$128410$abc$64559$li272_li272.out[0] (.names at (24,20))                                      0.000     4.085
| (intra 'clb' routing)                                                                           0.000     4.085
| (OPIN:461214 side: (TOP,) (24,20,0))                                                            0.000     4.085
| (CHANX:1082142 L1 length:1 (24,20,0-> (24,20,0))                                                0.061     4.146
| (CHANY:1253458 L4 length:4 (24,21,0-> (24,24,0))                                                0.119     4.265
| (CHANX:1098229 L4 length:4 (24,24,0-> (21,24,0))                                                0.119     4.384
| (CHANY:1250796 L4 length:4 (23,25,0-> (23,28,0))                                                0.119     4.503
| (CHANX:1110584 L1 length:1 (24,27,0-> (24,27,0))                                                0.061     4.564
| (CHANY:1253912 L4 length:4 (24,28,0-> (24,31,0))                                                0.119     4.683
| (IPIN:598879 side: (RIGHT,) (24,29,0))                                                          0.101     4.784
| (intra 'clb' routing)                                                                           0.085     4.869
$abc$128410$abc$64559$li270_li270.in[2] (.names at (24,29))                                      -0.000     4.869
| (primitive '.names' combinational delay)                                                        0.218     5.087
$abc$128410$abc$64559$li270_li270.out[0] (.names at (24,29))                                      0.000     5.087
| (intra 'clb' routing)                                                                           0.000     5.087
design195_5_10_inst.encoder_instance219.data_out[4].D[0] (dffre at (24,29))                       0.000     5.087
data arrival time                                                                                           5.087

clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (51,44))                                                   0.000     0.000
| (intra 'io' routing)                                                                            0.894     0.894
| (inter-block routing:global net)                                                                0.000     0.894
| (intra 'clb' routing)                                                                           0.000     0.894
design195_5_10_inst.encoder_instance219.data_out[4].C[0] (dffre at (24,29))                       0.000     0.894
clock uncertainty                                                                                 0.000     0.894
cell setup time                                                                                  -0.032     0.863
data required time                                                                                          0.863
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          0.863
data arrival time                                                                                          -5.087
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -4.224


#Path 40
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : design195_5_10_inst.encoder_instance219.data_out[31].D[0] (dffre at (24,29) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
rst.inpad[0] (.input at (1,11))                                                              0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (OPIN:317675 side: (RIGHT,) (1,11,0))                                                            0.000     0.894
| (CHANY:1185822 L1 length:1 (1,11,0-> (1,11,0))                                                   0.061     0.955
| (CHANX:1044174 L4 length:4 (2,11,0-> (5,11,0))                                                   0.119     1.074
| (CHANY:1194622 L1 length:1 (4,12,0-> (4,12,0))                                                   0.061     1.135
| (CHANX:1048430 L4 length:4 (5,12,0-> (8,12,0))                                                   0.119     1.254
| (CHANY:1206338 L1 length:1 (8,13,0-> (8,13,0))                                                   0.061     1.315
| (CHANX:1052746 L4 length:4 (9,13,0-> (12,13,0))                                                  0.119     1.434
| (CHANY:1218054 L1 length:1 (12,14,0-> (12,14,0))                                                 0.061     1.495
| (CHANX:1057062 L1 length:1 (13,14,0-> (13,14,0))                                                 0.061     1.556
| (CHANY:1221034 L4 length:4 (13,15,0-> (13,18,0))                                                 0.119     1.675
| (CHANY:1221202 L1 length:1 (13,18,0-> (13,18,0))                                                 0.061     1.736
| (CHANX:1073402 L4 length:4 (14,18,0-> (17,18,0))                                                 0.119     1.855
| (CHANY:1232918 L1 length:1 (17,19,0-> (17,19,0))                                                 0.061     1.916
| (CHANX:1077718 L4 length:4 (18,19,0-> (21,19,0))                                                 0.119     2.034
| (CHANY:1241750 L4 length:4 (20,20,0-> (20,23,0))                                                 0.119     2.153
| (CHANX:1090102 L4 length:4 (21,22,0-> (24,22,0))                                                 0.119     2.272
| (CHANY:1250678 L4 length:4 (23,23,0-> (23,26,0))                                                 0.119     2.391
| (CHANX:1102486 L4 length:4 (24,25,0-> (27,25,0))                                                 0.119     2.510
| (CHANY:1256692 L4 length:4 (25,26,0-> (25,29,0))                                                 0.119     2.629
| (IPIN:583776 side: (RIGHT,) (25,28,0))                                                           0.101     2.730
| (intra 'clb' routing)                                                                            0.085     2.815
$abc$128410$new_new_n2912__.in[5] (.names at (25,28))                                              0.000     2.815
| (primitive '.names' combinational delay)                                                         0.152     2.967
$abc$128410$new_new_n2912__.out[0] (.names at (25,28))                                             0.000     2.967
| (intra 'clb' routing)                                                                            0.085     3.052
$abc$128410$new_new_n2913__.in[0] (.names at (25,28))                                              0.000     3.052
| (primitive '.names' combinational delay)                                                         0.148     3.199
$abc$128410$new_new_n2913__.out[0] (.names at (25,28))                                             0.000     3.199
| (intra 'clb' routing)                                                                            0.000     3.199
| (OPIN:583727 side: (RIGHT,) (25,28,0))                                                           0.000     3.199
| (CHANY:1256625 L4 length:4 (25,28,0-> (25,25,0))                                                 0.119     3.318
| (CHANY:1256613 L1 length:1 (25,25,0-> (25,25,0))                                                 0.061     3.379
| (CHANX:1098285 L4 length:4 (25,24,0-> (22,24,0))                                                 0.119     3.498
| (CHANX:1098327 L1 length:1 (23,24,0-> (23,24,0))                                                 0.061     3.559
| (CHANY:1247639 L4 length:4 (22,24,0-> (22,21,0))                                                 0.119     3.678
| (CHANX:1082104 L4 length:4 (23,20,0-> (26,20,0))                                                 0.119     3.797
| (IPIN:461239 side: (TOP,) (24,20,0))                                                             0.101     3.898
| (intra 'clb' routing)                                                                            0.085     3.983
$abc$128410$abc$64559$li272_li272.in[1] (.names at (24,20))                                        0.000     3.983
| (primitive '.names' combinational delay)                                                         0.103     4.085
$abc$128410$abc$64559$li272_li272.out[0] (.names at (24,20))                                       0.000     4.085
| (intra 'clb' routing)                                                                            0.000     4.085
| (OPIN:461214 side: (TOP,) (24,20,0))                                                             0.000     4.085
| (CHANX:1082142 L1 length:1 (24,20,0-> (24,20,0))                                                 0.061     4.146
| (CHANY:1253458 L4 length:4 (24,21,0-> (24,24,0))                                                 0.119     4.265
| (CHANX:1098229 L4 length:4 (24,24,0-> (21,24,0))                                                 0.119     4.384
| (CHANY:1250796 L4 length:4 (23,25,0-> (23,28,0))                                                 0.119     4.503
| (CHANX:1110584 L1 length:1 (24,27,0-> (24,27,0))                                                 0.061     4.564
| (CHANY:1253912 L4 length:4 (24,28,0-> (24,31,0))                                                 0.119     4.683
| (IPIN:598879 side: (RIGHT,) (24,29,0))                                                           0.101     4.784
| (intra 'clb' routing)                                                                            0.085     4.869
$abc$128410$abc$64559$li274_li274.in[1] (.names at (24,29))                                       -0.000     4.869
| (primitive '.names' combinational delay)                                                         0.218     5.087
$abc$128410$abc$64559$li274_li274.out[0] (.names at (24,29))                                       0.000     5.087
| (intra 'clb' routing)                                                                            0.000     5.087
design195_5_10_inst.encoder_instance219.data_out[31].D[0] (dffre at (24,29))                       0.000     5.087
data arrival time                                                                                            5.087

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                    0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing:global net)                                                                 0.000     0.894
| (intra 'clb' routing)                                                                            0.000     0.894
design195_5_10_inst.encoder_instance219.data_out[31].C[0] (dffre at (24,29))                       0.000     0.894
clock uncertainty                                                                                  0.000     0.894
cell setup time                                                                                   -0.032     0.863
data required time                                                                                           0.863
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.863
data arrival time                                                                                           -5.087
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -4.224


#Path 41
Startpoint: design195_5_10_inst.encoder_instance219.data_out[4].Q[0] (dffre at (24,29) clocked by clk)
Endpoint  : out:out[4].outpad[0] (.output at (3,44) clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (51,44))                                                   0.000     0.000
| (intra 'io' routing)                                                                            0.894     0.894
| (inter-block routing:global net)                                                                0.000     0.894
| (intra 'clb' routing)                                                                           0.000     0.894
design195_5_10_inst.encoder_instance219.data_out[4].C[0] (dffre at (24,29))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                     0.154     1.048
design195_5_10_inst.encoder_instance219.data_out[4].Q[0] (dffre at (24,29)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                           0.000     1.048
| (OPIN:598819 side: (RIGHT,) (24,29,0))                                                          0.000     1.048
| (CHANY:1253976 L4 length:4 (24,29,0-> (24,32,0))                                                0.119     1.167
| (CHANX:1118553 L4 length:4 (24,29,0-> (21,29,0))                                                0.119     1.286
| (IPIN:598308 side: (TOP,) (22,29,0))                                                            0.101     1.387
| (intra 'clb' routing)                                                                           0.085     1.472
$obuf_out[4].in[4] (.names at (22,29))                                                            0.000     1.472
| (primitive '.names' combinational delay)                                                        0.218     1.690
$obuf_out[4].out[0] (.names at (22,29))                                                           0.000     1.690
| (intra 'clb' routing)                                                                           0.000     1.690
| (OPIN:598301 side: (RIGHT,) (22,29,0))                                                          0.000     1.690
| (CHANY:1248124 L1 length:1 (22,29,0-> (22,29,0))                                                0.061     1.751
| (IPIN:598344 side: (RIGHT,) (22,29,0))                                                          0.101     1.852
| (intra 'clb' routing)                                                                           0.085     1.937
out[4].in[0] (.names at (22,29))                                                0.000     1.937
| (primitive '.names' combinational delay)                                                        0.197     2.134
out[4].out[0] (.names at (22,29))                                               0.000     2.134
| (intra 'clb' routing)                                                                           0.000     2.134
| (OPIN:598280 side: (TOP,) (22,29,0))                                                            0.000     2.134
| (CHANX:1118411 L4 length:4 (22,29,0-> (19,29,0))                                                0.119     2.253
| (CHANY:1236552 L4 length:4 (18,30,0-> (18,33,0))                                                0.119     2.372
| (CHANX:1134411 L4 length:4 (18,33,0-> (15,33,0))                                                0.119     2.490
| (CHANY:1225160 L4 length:4 (14,34,0-> (14,37,0))                                                0.119     2.609
| (CHANX:1150411 L4 length:4 (14,37,0-> (11,37,0))                                                0.119     2.728
| (CHANY:1213768 L4 length:4 (10,38,0-> (10,41,0))                                                0.119     2.847
| (CHANX:1166411 L4 length:4 (10,41,0-> (7,41,0))                                                 0.119     2.966
| (CHANY:1202307 L1 length:1 (6,41,0-> (6,41,0))                                                  0.061     3.027
| (CHANX:1162095 L4 length:4 (6,40,0-> (3,40,0))                                                  0.119     3.146
| (CHANY:1190668 L4 length:4 (2,41,0-> (2,44,0))                                                  0.119     3.265
| (CHANX:1178318 L1 length:1 (3,44,0-> (3,44,0))                                                  0.061     3.326
| (CHANY:1193741 L1 length:1 (3,44,0-> (3,44,0))                                                  0.061     3.387
| (IPIN:828122 side: (RIGHT,) (3,44,0))                                                           0.101     3.487
| (intra 'io' routing)                                                                            0.733     4.220
out:out[4].outpad[0] (.output at (3,44))                                       -0.000     4.220
data arrival time                                                                                           4.220

clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
clock uncertainty                                                                                 0.000     0.000
output external delay                                                                             0.000     0.000
data required time                                                                                          0.000
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          0.000
data arrival time                                                                                          -4.220
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -4.220


#Path 42
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : design195_5_10_inst.encoder_instance219.data_out[18].D[0] (dffre at (22,29) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
rst.inpad[0] (.input at (1,11))                                                              0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (OPIN:317675 side: (RIGHT,) (1,11,0))                                                            0.000     0.894
| (CHANY:1185822 L1 length:1 (1,11,0-> (1,11,0))                                                   0.061     0.955
| (CHANX:1044174 L4 length:4 (2,11,0-> (5,11,0))                                                   0.119     1.074
| (CHANY:1194622 L1 length:1 (4,12,0-> (4,12,0))                                                   0.061     1.135
| (CHANX:1048430 L4 length:4 (5,12,0-> (8,12,0))                                                   0.119     1.254
| (CHANY:1206338 L1 length:1 (8,13,0-> (8,13,0))                                                   0.061     1.315
| (CHANX:1052746 L4 length:4 (9,13,0-> (12,13,0))                                                  0.119     1.434
| (CHANY:1218054 L1 length:1 (12,14,0-> (12,14,0))                                                 0.061     1.495
| (CHANX:1057062 L1 length:1 (13,14,0-> (13,14,0))                                                 0.061     1.556
| (CHANY:1221034 L4 length:4 (13,15,0-> (13,18,0))                                                 0.119     1.675
| (CHANY:1221202 L1 length:1 (13,18,0-> (13,18,0))                                                 0.061     1.736
| (CHANX:1073402 L4 length:4 (14,18,0-> (17,18,0))                                                 0.119     1.855
| (CHANY:1232918 L1 length:1 (17,19,0-> (17,19,0))                                                 0.061     1.916
| (CHANX:1077718 L4 length:4 (18,19,0-> (21,19,0))                                                 0.119     2.034
| (CHANY:1241750 L4 length:4 (20,20,0-> (20,23,0))                                                 0.119     2.153
| (CHANX:1090102 L4 length:4 (21,22,0-> (24,22,0))                                                 0.119     2.272
| (CHANY:1250678 L4 length:4 (23,23,0-> (23,26,0))                                                 0.119     2.391
| (CHANX:1102486 L4 length:4 (24,25,0-> (27,25,0))                                                 0.119     2.510
| (CHANY:1256692 L4 length:4 (25,26,0-> (25,29,0))                                                 0.119     2.629
| (IPIN:583776 side: (RIGHT,) (25,28,0))                                                           0.101     2.730
| (intra 'clb' routing)                                                                            0.085     2.815
$abc$128410$new_new_n2912__.in[5] (.names at (25,28))                                              0.000     2.815
| (primitive '.names' combinational delay)                                                         0.152     2.967
$abc$128410$new_new_n2912__.out[0] (.names at (25,28))                                             0.000     2.967
| (intra 'clb' routing)                                                                            0.085     3.052
$abc$128410$new_new_n2913__.in[0] (.names at (25,28))                                              0.000     3.052
| (primitive '.names' combinational delay)                                                         0.148     3.199
$abc$128410$new_new_n2913__.out[0] (.names at (25,28))                                             0.000     3.199
| (intra 'clb' routing)                                                                            0.000     3.199
| (OPIN:583727 side: (RIGHT,) (25,28,0))                                                           0.000     3.199
| (CHANY:1256625 L4 length:4 (25,28,0-> (25,25,0))                                                 0.119     3.318
| (CHANY:1256613 L1 length:1 (25,25,0-> (25,25,0))                                                 0.061     3.379
| (CHANX:1098285 L4 length:4 (25,24,0-> (22,24,0))                                                 0.119     3.498
| (CHANX:1098327 L1 length:1 (23,24,0-> (23,24,0))                                                 0.061     3.559
| (CHANY:1247639 L4 length:4 (22,24,0-> (22,21,0))                                                 0.119     3.678
| (CHANX:1082104 L4 length:4 (23,20,0-> (26,20,0))                                                 0.119     3.797
| (IPIN:461239 side: (TOP,) (24,20,0))                                                             0.101     3.898
| (intra 'clb' routing)                                                                            0.085     3.983
$abc$128410$abc$64559$li272_li272.in[1] (.names at (24,20))                                        0.000     3.983
| (primitive '.names' combinational delay)                                                         0.103     4.085
$abc$128410$abc$64559$li272_li272.out[0] (.names at (24,20))                                       0.000     4.085
| (intra 'clb' routing)                                                                            0.000     4.085
| (OPIN:461214 side: (TOP,) (24,20,0))                                                             0.000     4.085
| (CHANX:1082142 L1 length:1 (24,20,0-> (24,20,0))                                                 0.061     4.146
| (CHANY:1253458 L4 length:4 (24,21,0-> (24,24,0))                                                 0.119     4.265
| (CHANX:1098229 L4 length:4 (24,24,0-> (21,24,0))                                                 0.119     4.384
| (CHANY:1250796 L4 length:4 (23,25,0-> (23,28,0))                                                 0.119     4.503
| (CHANX:1114415 L4 length:4 (23,28,0-> (20,28,0))                                                 0.119     4.622
| (CHANY:1248122 L1 length:1 (22,29,0-> (22,29,0))                                                 0.061     4.683
| (CHANX:1118589 L1 length:1 (22,29,0-> (22,29,0))                                                 0.061     4.744
| (IPIN:598316 side: (TOP,) (22,29,0))                                                             0.101     4.845
| (intra 'clb' routing)                                                                            0.233     5.077
design195_5_10_inst.encoder_instance219.data_out[18].D[0] (dffre at (22,29))                      -0.000     5.077
data arrival time                                                                                            5.077

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                    0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing:global net)                                                                 0.000     0.894
| (intra 'clb' routing)                                                                            0.000     0.894
design195_5_10_inst.encoder_instance219.data_out[18].C[0] (dffre at (22,29))                       0.000     0.894
clock uncertainty                                                                                  0.000     0.894
cell setup time                                                                                   -0.032     0.863
data required time                                                                                           0.863
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.863
data arrival time                                                                                           -5.077
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -4.215


#Path 43
Startpoint: design195_5_10_inst.mod_n_counter_instance109.data_out[17].Q[0] (dffre at (26,32) clocked by clk)
Endpoint  : out:out[17].outpad[0] (.output at (1,36) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
design195_5_10_inst.mod_n_counter_instance109.data_out[17].C[0] (dffre at (26,32))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                            0.154     1.048
design195_5_10_inst.mod_n_counter_instance109.data_out[17].Q[0] (dffre at (26,32)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                                  0.000     1.048
| (OPIN:644990 side: (RIGHT,) (26,32,0))                                                                 0.000     1.048
| (CHANY:1259803 L4 length:4 (26,32,0-> (26,29,0))                                                       0.119     1.167
| (CHANX:1126815 L4 length:4 (26,31,0-> (23,31,0))                                                       0.119     1.286
| (CHANY:1251151 L1 length:1 (23,31,0-> (23,31,0))                                                       0.061     1.347
| (CHANX:1122563 L4 length:4 (23,30,0-> (20,30,0))                                                       0.119     1.466
| (CHANY:1245336 L1 length:1 (21,31,0-> (21,31,0))                                                       0.061     1.527
| (CHANX:1126651 L1 length:1 (21,31,0-> (21,31,0))                                                       0.061     1.588
| (IPIN:629162 side: (TOP,) (21,31,0))                                                                   0.101     1.689
| (intra 'clb' routing)                                                                                  0.085     1.774
$obuf_out[17].in[1] (.names at (21,31))                                                                  0.000     1.774
| (primitive '.names' combinational delay)                                                               0.218     1.992
$obuf_out[17].out[0] (.names at (21,31))                                                                 0.000     1.992
| (intra 'clb' routing)                                                                                  0.085     2.077
out[17].in[0] (.names at (21,31))                                                      0.000     2.077
| (primitive '.names' combinational delay)                                                               0.099     2.176
out[17].out[0] (.names at (21,31))                                                     0.000     2.176
| (intra 'clb' routing)                                                                                  0.000     2.176
| (OPIN:629138 side: (RIGHT,) (21,31,0))                                                                 0.000     2.176
| (CHANY:1245368 L4 length:4 (21,31,0-> (21,34,0))                                                       0.119     2.295
| (CHANX:1138683 L4 length:4 (21,34,0-> (18,34,0))                                                       0.119     2.414
| (CHANX:1138499 L4 length:4 (18,34,0-> (15,34,0))                                                       0.119     2.533
| (CHANY:1228059 L1 length:1 (15,34,0-> (15,34,0))                                                       0.061     2.594
| (CHANX:1134231 L4 length:4 (15,33,0-> (12,33,0))                                                       0.119     2.713
| (CHANY:1216436 L4 length:4 (11,34,0-> (11,37,0))                                                       0.119     2.832
| (CHANX:1150231 L4 length:4 (11,37,0-> (8,37,0))                                                        0.119     2.951
| (CHANY:1204951 L1 length:1 (7,37,0-> (7,37,0))                                                         0.061     3.011
| (CHANX:1145915 L4 length:4 (7,36,0-> (4,36,0))                                                         0.119     3.130
| (CHANY:1193235 L1 length:1 (3,36,0-> (3,36,0))                                                         0.061     3.191
| (CHANX:1141637 L4 length:3 (3,35,0-> (1,35,0))                                                         0.119     3.310
| (CHANY:1187404 L1 length:1 (1,36,0-> (1,36,0))                                                         0.061     3.371
| (IPIN:703402 side: (RIGHT,) (1,36,0))                                                                  0.101     3.472
| (intra 'io' routing)                                                                                   0.733     4.205
out:out[17].outpad[0] (.output at (1,36))                                             -0.000     4.205
data arrival time                                                                                                  4.205

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clock uncertainty                                                                                        0.000     0.000
output external delay                                                                                    0.000     0.000
data required time                                                                                                 0.000
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.000
data arrival time                                                                                                 -4.205
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -4.205


#Path 44
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : design195_5_10_inst.encoder_instance219.data_out[22].D[0] (dffre at (24,31) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
rst.inpad[0] (.input at (1,11))                                                              0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (OPIN:317675 side: (RIGHT,) (1,11,0))                                                            0.000     0.894
| (CHANY:1185822 L1 length:1 (1,11,0-> (1,11,0))                                                   0.061     0.955
| (CHANX:1044174 L4 length:4 (2,11,0-> (5,11,0))                                                   0.119     1.074
| (CHANY:1194622 L1 length:1 (4,12,0-> (4,12,0))                                                   0.061     1.135
| (CHANX:1048430 L4 length:4 (5,12,0-> (8,12,0))                                                   0.119     1.254
| (CHANY:1206338 L1 length:1 (8,13,0-> (8,13,0))                                                   0.061     1.315
| (CHANX:1052746 L4 length:4 (9,13,0-> (12,13,0))                                                  0.119     1.434
| (CHANY:1218054 L1 length:1 (12,14,0-> (12,14,0))                                                 0.061     1.495
| (CHANX:1057062 L1 length:1 (13,14,0-> (13,14,0))                                                 0.061     1.556
| (CHANY:1221034 L4 length:4 (13,15,0-> (13,18,0))                                                 0.119     1.675
| (CHANY:1221202 L1 length:1 (13,18,0-> (13,18,0))                                                 0.061     1.736
| (CHANX:1073402 L4 length:4 (14,18,0-> (17,18,0))                                                 0.119     1.855
| (CHANY:1232918 L1 length:1 (17,19,0-> (17,19,0))                                                 0.061     1.916
| (CHANX:1077718 L4 length:4 (18,19,0-> (21,19,0))                                                 0.119     2.034
| (CHANY:1241750 L4 length:4 (20,20,0-> (20,23,0))                                                 0.119     2.153
| (CHANX:1090102 L4 length:4 (21,22,0-> (24,22,0))                                                 0.119     2.272
| (CHANY:1250678 L4 length:4 (23,23,0-> (23,26,0))                                                 0.119     2.391
| (CHANX:1102486 L4 length:4 (24,25,0-> (27,25,0))                                                 0.119     2.510
| (CHANY:1256692 L4 length:4 (25,26,0-> (25,29,0))                                                 0.119     2.629
| (IPIN:583776 side: (RIGHT,) (25,28,0))                                                           0.101     2.730
| (intra 'clb' routing)                                                                            0.085     2.815
$abc$128410$new_new_n2912__.in[5] (.names at (25,28))                                              0.000     2.815
| (primitive '.names' combinational delay)                                                         0.152     2.967
$abc$128410$new_new_n2912__.out[0] (.names at (25,28))                                             0.000     2.967
| (intra 'clb' routing)                                                                            0.085     3.052
$abc$128410$new_new_n2913__.in[0] (.names at (25,28))                                              0.000     3.052
| (primitive '.names' combinational delay)                                                         0.148     3.199
$abc$128410$new_new_n2913__.out[0] (.names at (25,28))                                             0.000     3.199
| (intra 'clb' routing)                                                                            0.000     3.199
| (OPIN:583727 side: (RIGHT,) (25,28,0))                                                           0.000     3.199
| (CHANY:1256625 L4 length:4 (25,28,0-> (25,25,0))                                                 0.119     3.318
| (CHANY:1256613 L1 length:1 (25,25,0-> (25,25,0))                                                 0.061     3.379
| (CHANX:1098285 L4 length:4 (25,24,0-> (22,24,0))                                                 0.119     3.498
| (CHANX:1098327 L1 length:1 (23,24,0-> (23,24,0))                                                 0.061     3.559
| (CHANY:1247639 L4 length:4 (22,24,0-> (22,21,0))                                                 0.119     3.678
| (CHANX:1082104 L4 length:4 (23,20,0-> (26,20,0))                                                 0.119     3.797
| (IPIN:461239 side: (TOP,) (24,20,0))                                                             0.101     3.898
| (intra 'clb' routing)                                                                            0.085     3.983
$abc$128410$abc$64559$li272_li272.in[1] (.names at (24,20))                                        0.000     3.983
| (primitive '.names' combinational delay)                                                         0.103     4.085
$abc$128410$abc$64559$li272_li272.out[0] (.names at (24,20))                                       0.000     4.085
| (intra 'clb' routing)                                                                            0.000     4.085
| (OPIN:461214 side: (TOP,) (24,20,0))                                                             0.000     4.085
| (CHANX:1082142 L1 length:1 (24,20,0-> (24,20,0))                                                 0.061     4.146
| (CHANY:1253458 L4 length:4 (24,21,0-> (24,24,0))                                                 0.119     4.265
| (CHANX:1098229 L4 length:4 (24,24,0-> (21,24,0))                                                 0.119     4.384
| (CHANY:1250796 L4 length:4 (23,25,0-> (23,28,0))                                                 0.119     4.503
| (CHANX:1114656 L1 length:1 (24,28,0-> (24,28,0))                                                 0.061     4.564
| (CHANY:1253968 L4 length:4 (24,29,0-> (24,32,0))                                                 0.119     4.683
| (IPIN:629485 side: (RIGHT,) (24,31,0))                                                           0.101     4.784
| (intra 'clb' routing)                                                                            0.085     4.869
$abc$128410$abc$64559$li273_li273.in[1] (.names at (24,31))                                       -0.000     4.869
| (primitive '.names' combinational delay)                                                         0.148     5.017
$abc$128410$abc$64559$li273_li273.out[0] (.names at (24,31))                                       0.000     5.017
| (intra 'clb' routing)                                                                            0.000     5.017
design195_5_10_inst.encoder_instance219.data_out[22].D[0] (dffre at (24,31))                       0.000     5.017
data arrival time                                                                                            5.017

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                    0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing:global net)                                                                 0.000     0.894
| (intra 'clb' routing)                                                                            0.000     0.894
design195_5_10_inst.encoder_instance219.data_out[22].C[0] (dffre at (24,31))                       0.000     0.894
clock uncertainty                                                                                  0.000     0.894
cell setup time                                                                                   -0.032     0.863
data required time                                                                                           0.863
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.863
data arrival time                                                                                           -5.017
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -4.154


#Path 45
Startpoint: $auto_86741.Q[0] (dffre at (29,29) clocked by clk)
Endpoint  : out:out[25].outpad[0] (.output at (1,40) clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                                            0.894     0.894
| (inter-block routing:global net)                                                0.000     0.894
| (intra 'clb' routing)                                                           0.000     0.894
$auto_86741.C[0] (dffre at (29,29))                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                     0.154     1.048
$auto_86741.Q[0] (dffre at (29,29)) [clock-to-output]                             0.000     1.048
| (intra 'clb' routing)                                                           0.000     1.048
| (OPIN:600313 side: (RIGHT,) (29,29,0))                                          0.000     1.048
| (CHANY:1268522 L4 length:4 (29,29,0-> (29,32,0))                                0.119     1.167
| (CHANX:1131053 L4 length:4 (29,32,0-> (26,32,0))                                0.119     1.286
| (CHANY:1257057 L1 length:1 (25,32,0-> (25,32,0))                                0.061     1.347
| (CHANX:1126737 L4 length:4 (25,31,0-> (22,31,0))                                0.119     1.466
| (IPIN:629323 side: (TOP,) (22,31,0))                                            0.101     1.567
| (intra 'clb' routing)                                                           0.085     1.652
$obuf_out[25].in[4] (.names at (22,31))                                           0.000     1.652
| (primitive '.names' combinational delay)                                        0.135     1.787
$obuf_out[25].out[0] (.names at (22,31))                                          0.000     1.787
| (intra 'clb' routing)                                                           0.085     1.872
out[25].in[0] (.names at (22,31))                               0.000     1.872
| (primitive '.names' combinational delay)                                        0.197     2.069
out[25].out[0] (.names at (22,31))                              0.000     2.069
| (intra 'clb' routing)                                                           0.000     2.069
| (OPIN:629287 side: (TOP,) (22,31,0))                                            0.000     2.069
| (CHANX:1126557 L4 length:4 (22,31,0-> (19,31,0))                                0.119     2.188
| (CHANY:1236698 L4 length:4 (18,32,0-> (18,35,0))                                0.119     2.307
| (CHANX:1142557 L4 length:4 (18,35,0-> (15,35,0))                                0.119     2.426
| (CHANY:1225306 L4 length:4 (14,36,0-> (14,39,0))                                0.119     2.545
| (CHANX:1150433 L4 length:4 (14,37,0-> (11,37,0))                                0.119     2.664
| (CHANY:1213790 L4 length:4 (10,38,0-> (10,41,0))                                0.119     2.783
| (CHANX:1166433 L4 length:4 (10,41,0-> (7,41,0))                                 0.119     2.902
| (CHANY:1205205 L1 length:1 (7,41,0-> (7,41,0))                                  0.061     2.963
| (CHANX:1162173 L4 length:4 (7,40,0-> (4,40,0))                                  0.119     3.082
| (CHANX:1162055 L4 length:4 (5,40,0-> (2,40,0))                                  0.119     3.200
| (CHANY:1187527 L4 length:4 (1,40,0-> (1,37,0))                                  0.119     3.319
| (IPIN:762868 side: (RIGHT,) (1,40,0))                                           0.101     3.420
| (intra 'io' routing)                                                            0.733     4.153
out:out[25].outpad[0] (.output at (1,40))                       0.000     4.153
data arrival time                                                                           4.153

clock clk (rise edge)                                              0.000     0.000
clock source latency                                                              0.000     0.000
clock uncertainty                                                                 0.000     0.000
output external delay                                                             0.000     0.000
data required time                                                                          0.000
-------------------------------------------------------------------------------------------------
data required time                                                                          0.000
data arrival time                                                                          -4.153
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -4.153


#Path 46
Startpoint: $auto_86741.Q[0] (dffre at (29,29) clocked by clk)
Endpoint  : out:out[31].outpad[0] (.output at (2,44) clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                                            0.894     0.894
| (inter-block routing:global net)                                                0.000     0.894
| (intra 'clb' routing)                                                           0.000     0.894
$auto_86741.C[0] (dffre at (29,29))                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                     0.154     1.048
$auto_86741.Q[0] (dffre at (29,29)) [clock-to-output]                             0.000     1.048
| (intra 'clb' routing)                                                           0.000     1.048
| (OPIN:600313 side: (RIGHT,) (29,29,0))                                          0.000     1.048
| (CHANY:1268522 L4 length:4 (29,29,0-> (29,32,0))                                0.119     1.167
| (CHANX:1131053 L4 length:4 (29,32,0-> (26,32,0))                                0.119     1.286
| (CHANY:1257057 L1 length:1 (25,32,0-> (25,32,0))                                0.061     1.347
| (CHANX:1126737 L4 length:4 (25,31,0-> (22,31,0))                                0.119     1.466
| (IPIN:629307 side: (TOP,) (22,31,0))                                            0.101     1.567
| (intra 'clb' routing)                                                           0.085     1.652
$obuf_out[31].in[4] (.names at (22,31))                                           0.000     1.652
| (primitive '.names' combinational delay)                                        0.148     1.800
$obuf_out[31].out[0] (.names at (22,31))                                          0.000     1.800
| (intra 'clb' routing)                                                           0.085     1.885
out[31].in[0] (.names at (22,31))                               0.000     1.885
| (primitive '.names' combinational delay)                                        0.099     1.984
out[31].out[0] (.names at (22,31))                              0.000     1.984
| (intra 'clb' routing)                                                           0.000     1.984
| (OPIN:629296 side: (RIGHT,) (22,31,0))                                          0.000     1.984
| (CHANY:1248247 L1 length:1 (22,31,0-> (22,31,0))                                0.061     2.045
| (CHANX:1122491 L4 length:4 (22,30,0-> (19,30,0))                                0.119     2.164
| (CHANY:1236632 L4 length:4 (18,31,0-> (18,34,0))                                0.119     2.283
| (CHANX:1138491 L4 length:4 (18,34,0-> (15,34,0))                                0.119     2.402
| (CHANY:1225240 L4 length:4 (14,35,0-> (14,38,0))                                0.119     2.521
| (CHANX:1154491 L4 length:4 (14,38,0-> (11,38,0))                                0.119     2.639
| (CHANX:1154307 L4 length:4 (11,38,0-> (8,38,0))                                 0.119     2.758
| (CHANY:1205120 L4 length:4 (7,39,0-> (7,42,0))                                  0.119     2.877
| (CHANX:1170307 L4 length:4 (7,42,0-> (4,42,0))                                  0.119     2.996
| (CHANY:1196539 L1 length:1 (4,42,0-> (4,42,0))                                  0.061     3.057
| (CHANX:1165991 L4 length:4 (4,41,0-> (1,41,0))                                  0.119     3.176
| (CHANY:1190740 L4 length:3 (2,42,0-> (2,44,0))                                  0.119     3.295
| (IPIN:825242 side: (RIGHT,) (2,44,0))                                           0.101     3.396
| (intra 'io' routing)                                                            0.733     4.128
out:out[31].outpad[0] (.output at (2,44))                       0.000     4.128
data arrival time                                                                           4.128

clock clk (rise edge)                                              0.000     0.000
clock source latency                                                              0.000     0.000
clock uncertainty                                                                 0.000     0.000
output external delay                                                             0.000     0.000
data required time                                                                          0.000
-------------------------------------------------------------------------------------------------
data required time                                                                          0.000
data arrival time                                                                          -4.128
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -4.128


#Path 47
Startpoint: $delete_wire$131581.z[25] (RS_DSP_MULT_REGIN at (35,32) clocked by clk)
Endpoint  : design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[29].D[0] (dffre at (30,28) clocked by clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                           0.894     0.894
| (inter-block routing:global net)                                                                                               0.000     0.894
| (intra 'dsp' routing)                                                                                                          0.000     0.894
$delete_wire$131581.clk[0] (RS_DSP_MULT_REGIN at (35,32))                                                                        0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN' Tcq_max)                                                                                        0.151     1.045
$delete_wire$131581.z[25] (RS_DSP_MULT_REGIN at (35,32)) [clock-to-output]                                                       0.000     1.045
| (intra 'dsp' routing)                                                                                                          0.000     1.045
| (OPIN:647161 side: (TOP,) (35,33,0))                                                                                           0.000     1.045
| (CHANX:1135499 L4 length:4 (35,33,0-> (32,33,0))                                                                               0.119     1.164
| (CHANX:1135475 L1 length:1 (32,33,0-> (32,33,0))                                                                               0.061     1.225
| (CHANY:1274427 L4 length:4 (31,33,0-> (31,30,0))                                                                               0.119     1.344
| (CHANX:1119159 L1 length:1 (31,29,0-> (31,29,0))                                                                               0.061     1.405
| (CHANY:1271255 L4 length:4 (30,29,0-> (30,26,0))                                                                               0.119     1.524
| (CHANX:1106743 L4 length:4 (30,26,0-> (27,26,0))                                                                               0.119     1.643
| (CHANX:1106613 L4 length:4 (28,26,0-> (25,26,0))                                                                               0.119     1.762
| (CHANY:1259407 L4 length:4 (26,26,0-> (26,23,0))                                                                               0.119     1.881
| (IPIN:524443 side: (RIGHT,) (26,24,0))                                                                                         0.101     1.982
| (intra 'clb' routing)                                                                                                          0.085     2.067
$abc$128410$new_new_n3245__.in[2] (.names at (26,24))                                                                            0.000     2.067
| (primitive '.names' combinational delay)                                                                                       0.197     2.264
$abc$128410$new_new_n3245__.out[0] (.names at (26,24))                                                                           0.000     2.264
| (intra 'clb' routing)                                                                                                          0.000     2.264
| (OPIN:524395 side: (RIGHT,) (26,24,0))                                                                                         0.000     2.264
| (CHANY:1259482 L4 length:4 (26,24,0-> (26,27,0))                                                                               0.119     2.382
| (CHANX:1106754 L4 length:4 (27,26,0-> (30,26,0))                                                                               0.119     2.501
| (CHANY:1271278 L1 length:1 (30,27,0-> (30,27,0))                                                                               0.061     2.562
| (CHANX:1111070 L4 length:4 (31,27,0-> (34,27,0))                                                                               0.119     2.681
| (CHANY:1282994 L1 length:1 (34,28,0-> (34,28,0))                                                                               0.061     2.742
| (IPIN:584979 side: (RIGHT,) (34,28,0))                                                                                         0.101     2.843
| (intra 'clb' routing)                                                                                                          0.085     2.928
$abc$128410$new_new_n3248__.in[0] (.names at (34,28))                                                                            0.000     2.928
| (primitive '.names' combinational delay)                                                                                       0.103     3.031
$abc$128410$new_new_n3248__.out[0] (.names at (34,28))                                                                           0.000     3.031
| (intra 'clb' routing)                                                                                                          0.000     3.031
| (OPIN:584939 side: (RIGHT,) (34,28,0))                                                                                         0.000     3.031
| (CHANY:1283000 L1 length:1 (34,28,0-> (34,28,0))                                                                               0.061     3.092
| (CHANX:1115291 L1 length:1 (34,28,0-> (34,28,0))                                                                               0.061     3.153
| (IPIN:584955 side: (TOP,) (34,28,0))                                                                                           0.101     3.253
| (intra 'clb' routing)                                                                                                          0.085     3.338
$auto_1085.B[26].in[2] (.names at (34,28))                                                                                       0.000     3.338
| (primitive '.names' combinational delay)                                                                                       0.218     3.556
$auto_1085.B[26].out[0] (.names at (34,28))                                                                                      0.000     3.556
| (intra 'clb' routing)                                                                                                          0.000     3.556
| (OPIN:584934 side: (RIGHT,) (34,28,0))                                                                                         0.000     3.556
| (CHANY:1282991 L1 length:1 (34,28,0-> (34,28,0))                                                                               0.061     3.617
| (CHANX:1111075 L4 length:4 (34,27,0-> (31,27,0))                                                                               0.119     3.736
| (CHANY:1277176 L1 length:1 (32,28,0-> (32,28,0))                                                                               0.061     3.797
| (CHANX:1115163 L1 length:1 (32,28,0-> (32,28,0))                                                                               0.061     3.858
| (IPIN:584653 side: (TOP,) (32,28,0))                                                                                           0.101     3.959
| (intra 'clb' routing)                                                                                                          0.303     4.262
$auto_1085.C[27].p[0] (adder_carry at (32,28))                                                                                   0.000     4.262
| (primitive 'adder_carry' combinational delay)                                                                                  0.028     4.291
$auto_1085.C[27].cout[0] (adder_carry at (32,28))                                                                                0.000     4.291
| (intra 'clb' routing)                                                                                                          0.000     4.291
$auto_1085.C[28].cin[0] (adder_carry at (32,28))                                                                                 0.000     4.291
| (primitive 'adder_carry' combinational delay)                                                                                  0.020     4.310
$auto_1085.C[28].cout[0] (adder_carry at (32,28))                                                                                0.000     4.310
| (intra 'clb' routing)                                                                                                          0.000     4.310
$auto_1085.C[29].cin[0] (adder_carry at (32,28))                                                                                 0.000     4.310
| (primitive 'adder_carry' combinational delay)                                                                                  0.037     4.347
$auto_1085.C[29].sumout[0] (adder_carry at (32,28))                                                                              0.000     4.347
| (intra 'clb' routing)                                                                                                          0.000     4.347
| (OPIN:584632 side: (RIGHT,) (32,28,0))                                                                                         0.000     4.347
| (CHANY:1277167 L1 length:1 (32,28,0-> (32,28,0))                                                                               0.061     4.408
| (CHANX:1110947 L4 length:4 (32,27,0-> (29,27,0))                                                                               0.119     4.527
| (CHANY:1271352 L1 length:1 (30,28,0-> (30,28,0))                                                                               0.061     4.588
| (CHANX:1115035 L1 length:1 (30,28,0-> (30,28,0))                                                                               0.061     4.649
| (IPIN:584351 side: (TOP,) (30,28,0))                                                                                           0.101     4.750
| (intra 'clb' routing)                                                                                                          0.085     4.835
$abc$128410$abc$64559$li746_li746.in[0] (.names at (30,28))                                                                     -0.000     4.835
| (primitive '.names' combinational delay)                                                                                       0.148     4.983
$abc$128410$abc$64559$li746_li746.out[0] (.names at (30,28))                                                                     0.000     4.983
| (intra 'clb' routing)                                                                                                          0.000     4.983
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[29].D[0] (dffre at (30,28))                       0.000     4.983
data arrival time                                                                                                                          4.983

clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                           0.894     0.894
| (inter-block routing:global net)                                                                                               0.000     0.894
| (intra 'clb' routing)                                                                                                          0.000     0.894
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[29].C[0] (dffre at (30,28))                       0.000     0.894
clock uncertainty                                                                                                                0.000     0.894
cell setup time                                                                                                                 -0.032     0.863
data required time                                                                                                                         0.863
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.863
data arrival time                                                                                                                         -4.983
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.120


#Path 48
Startpoint: design195_5_10_inst.encoder_instance219.data_out[31].Q[0] (dffre at (24,29) clocked by clk)
Endpoint  : out:out[14].outpad[0] (.output at (1,34) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                    0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing:global net)                                                                 0.000     0.894
| (intra 'clb' routing)                                                                            0.000     0.894
design195_5_10_inst.encoder_instance219.data_out[31].C[0] (dffre at (24,29))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                      0.154     1.048
design195_5_10_inst.encoder_instance219.data_out[31].Q[0] (dffre at (24,29)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                            0.000     1.048
| (OPIN:598808 side: (TOP,) (24,29,0))                                                             0.000     1.048
| (CHANX:1118746 L4 length:4 (24,29,0-> (27,29,0))                                                 0.119     1.167
| (CHANY:1254046 L4 length:4 (24,30,0-> (24,33,0))                                                 0.119     1.286
| (CHANX:1126892 L1 length:1 (25,31,0-> (25,31,0))                                                 0.061     1.347
| (IPIN:629608 side: (TOP,) (25,31,0))                                                             0.101     1.448
| (intra 'clb' routing)                                                                            0.085     1.533
$obuf_out[14].in[4] (.names at (25,31))                                                            0.000     1.533
| (primitive '.names' combinational delay)                                                         0.218     1.751
$obuf_out[14].out[0] (.names at (25,31))                                                           0.000     1.751
| (intra 'clb' routing)                                                                            0.085     1.836
out[14].in[0] (.names at (25,31))                                                0.000     1.836
| (primitive '.names' combinational delay)                                                         0.099     1.935
out[14].out[0] (.names at (25,31))                                               0.000     1.935
| (intra 'clb' routing)                                                                            0.000     1.935
| (OPIN:629597 side: (RIGHT,) (25,31,0))                                                           0.000     1.935
| (CHANY:1257012 L4 length:4 (25,31,0-> (25,34,0))                                                 0.119     2.054
| (CHANX:1130799 L4 length:4 (25,32,0-> (22,32,0))                                                 0.119     2.173
| (CHANY:1245407 L1 length:1 (21,32,0-> (21,32,0))                                                 0.061     2.234
| (CHANX:1126483 L4 length:4 (21,31,0-> (18,31,0))                                                 0.119     2.353
| (CHANX:1126283 L4 length:4 (18,31,0-> (15,31,0))                                                 0.119     2.472
| (CHANY:1225032 L4 length:4 (14,32,0-> (14,35,0))                                                 0.119     2.591
| (CHANX:1142283 L4 length:4 (14,35,0-> (11,35,0))                                                 0.119     2.710
| (CHANY:1213571 L1 length:1 (10,35,0-> (10,35,0))                                                 0.061     2.771
| (CHANX:1137967 L4 length:4 (10,34,0-> (7,34,0))                                                  0.119     2.890
| (CHANY:1201855 L1 length:1 (6,34,0-> (6,34,0))                                                   0.061     2.951
| (CHANX:1133651 L4 length:4 (6,33,0-> (3,33,0))                                                   0.119     3.069
| (CHANX:1133423 L4 length:4 (4,33,0-> (1,33,0))                                                   0.119     3.188
| (CHANY:1187276 L1 length:1 (1,34,0-> (1,34,0))                                                   0.061     3.249
| (IPIN:671146 side: (RIGHT,) (1,34,0))                                                            0.101     3.350
| (intra 'io' routing)                                                                             0.733     4.083
out:out[14].outpad[0] (.output at (1,34))                                       -0.000     4.083
data arrival time                                                                                            4.083

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                               0.000     0.000
clock uncertainty                                                                                  0.000     0.000
output external delay                                                                              0.000     0.000
data required time                                                                                           0.000
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.000
data arrival time                                                                                           -4.083
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -4.083


#Path 49
Startpoint: design195_5_10_inst.mod_n_counter_instance439.data_out[10].Q[0] (dffre at (22,28) clocked by clk)
Endpoint  : out:out[10].outpad[0] (.output at (1,32) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
design195_5_10_inst.mod_n_counter_instance439.data_out[10].C[0] (dffre at (22,28))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                            0.154     1.048
design195_5_10_inst.mod_n_counter_instance439.data_out[10].Q[0] (dffre at (22,28)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                                  0.000     1.048
| (OPIN:583424 side: (RIGHT,) (22,28,0))                                                                 0.000     1.048
| (CHANY:1248046 L1 length:1 (22,28,0-> (22,28,0))                                                       0.061     1.109
| (CHANX:1114622 L4 length:4 (23,28,0-> (26,28,0))                                                       0.119     1.228
| (CHANY:1256846 L1 length:1 (25,29,0-> (25,29,0))                                                       0.061     1.289
| (CHANX:1118769 L1 length:1 (25,29,0-> (25,29,0))                                                       0.061     1.350
| (IPIN:598989 side: (TOP,) (25,29,0))                                                                   0.101     1.451
| (intra 'clb' routing)                                                                                  0.085     1.536
$obuf_out[10].in[3] (.names at (25,29))                                                                 -0.000     1.536
| (primitive '.names' combinational delay)                                                               0.148     1.684
$obuf_out[10].out[0] (.names at (25,29))                                                                 0.000     1.684
| (intra 'clb' routing)                                                                                  0.085     1.769
out[10].in[0] (.names at (25,29))                                                      0.000     1.769
| (primitive '.names' combinational delay)                                                               0.135     1.904
out[10].out[0] (.names at (25,29))                                                     0.000     1.904
| (intra 'clb' routing)                                                                                  0.000     1.904
| (OPIN:598968 side: (TOP,) (25,29,0))                                                                   0.000     1.904
| (CHANX:1118605 L4 length:4 (25,29,0-> (22,29,0))                                                       0.119     2.023
| (CHANY:1245217 L1 length:1 (21,29,0-> (21,29,0))                                                       0.061     2.084
| (CHANX:1114289 L4 length:4 (21,28,0-> (18,28,0))                                                       0.119     2.203
| (CHANY:1233582 L4 length:4 (17,29,0-> (17,32,0))                                                       0.119     2.322
| (CHANX:1130289 L4 length:4 (17,32,0-> (14,32,0))                                                       0.119     2.441
| (CHANY:1222109 L1 length:1 (13,32,0-> (13,32,0))                                                       0.061     2.502
| (CHANX:1125973 L4 length:4 (13,31,0-> (10,31,0))                                                       0.119     2.621
| (CHANX:1125839 L4 length:4 (11,31,0-> (8,31,0))                                                        0.119     2.740
| (CHANY:1204575 L1 length:1 (7,31,0-> (7,31,0))                                                         0.061     2.801
| (CHANX:1121523 L4 length:4 (7,30,0-> (4,30,0))                                                         0.119     2.920
| (CHANY:1192859 L1 length:1 (3,30,0-> (3,30,0))                                                         0.061     2.981
| (CHANX:1117221 L4 length:3 (3,29,0-> (1,29,0))                                                         0.119     3.099
| (CHANY:1187060 L4 length:4 (1,30,0-> (1,33,0))                                                         0.119     3.218
| (IPIN:638890 side: (RIGHT,) (1,32,0))                                                                  0.101     3.319
| (intra 'io' routing)                                                                                   0.733     4.052
out:out[10].outpad[0] (.output at (1,32))                                              0.000     4.052
data arrival time                                                                                                  4.052

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clock uncertainty                                                                                        0.000     0.000
output external delay                                                                                    0.000     0.000
data required time                                                                                                 0.000
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.000
data arrival time                                                                                                 -4.052
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -4.052


#Path 50
Startpoint: design195_5_10_inst.mod_n_counter_instance439.data_out[31].Q[0] (dffre at (22,31) clocked by clk)
Endpoint  : out:out[22].outpad[0] (.output at (1,39) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
design195_5_10_inst.mod_n_counter_instance439.data_out[31].C[0] (dffre at (22,31))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                            0.154     1.048
design195_5_10_inst.mod_n_counter_instance439.data_out[31].Q[0] (dffre at (22,31)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                                  0.000     1.048
| (OPIN:629284 side: (TOP,) (22,31,0))                                                                   0.000     1.048
| (CHANX:1126711 L1 length:1 (22,31,0-> (22,31,0))                                                       0.061     1.109
| (CHANY:1245396 L1 length:1 (21,32,0-> (21,32,0))                                                       0.061     1.170
| (CHANX:1130808 L4 length:4 (22,32,0-> (25,32,0))                                                       0.119     1.289
| (IPIN:644704 side: (TOP,) (24,32,0))                                                                   0.101     1.390
| (intra 'clb' routing)                                                                                  0.085     1.475
$obuf_out[22].in[4] (.names at (24,32))                                                                  0.000     1.475
| (primitive '.names' combinational delay)                                                               0.148     1.623
$obuf_out[22].out[0] (.names at (24,32))                                                                 0.000     1.623
| (intra 'clb' routing)                                                                                  0.085     1.708
out[22].in[0] (.names at (24,32))                                                      0.000     1.708
| (primitive '.names' combinational delay)                                                               0.197     1.905
out[22].out[0] (.names at (24,32))                                                     0.000     1.905
| (intra 'clb' routing)                                                                                  0.000     1.905
| (OPIN:644676 side: (TOP,) (24,32,0))                                                                   0.000     1.905
| (CHANX:1130747 L4 length:4 (24,32,0-> (21,32,0))                                                       0.119     2.024
| (CHANY:1242584 L4 length:4 (20,33,0-> (20,36,0))                                                       0.119     2.143
| (CHANX:1146747 L4 length:4 (20,36,0-> (17,36,0))                                                       0.119     2.262
| (CHANX:1146563 L4 length:4 (17,36,0-> (14,36,0))                                                       0.119     2.380
| (CHANY:1222464 L4 length:4 (13,37,0-> (13,40,0))                                                       0.119     2.499
| (CHANX:1162563 L4 length:4 (13,40,0-> (10,40,0))                                                       0.119     2.618
| (CHANY:1213883 L1 length:1 (10,40,0-> (10,40,0))                                                       0.061     2.679
| (CHANX:1158295 L4 length:4 (10,39,0-> (7,39,0))                                                        0.119     2.798
| (CHANX:1158103 L4 length:4 (7,39,0-> (4,39,0))                                                         0.119     2.917
| (CHANX:1158035 L4 length:4 (6,39,0-> (3,39,0))                                                         0.119     3.036
| (CHANX:1157807 L4 length:4 (4,39,0-> (1,39,0))                                                         0.119     3.155
| (CHANY:1187597 L1 length:1 (1,39,0-> (1,39,0))                                                         0.061     3.216
| (IPIN:749270 side: (RIGHT,) (1,39,0))                                                                  0.101     3.316
| (intra 'io' routing)                                                                                   0.733     4.049
out:out[22].outpad[0] (.output at (1,39))                                             -0.000     4.049
data arrival time                                                                                                  4.049

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clock uncertainty                                                                                        0.000     0.000
output external delay                                                                                    0.000     0.000
data required time                                                                                                 0.000
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.000
data arrival time                                                                                                 -4.049
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -4.049


#Path 51
Startpoint: design195_5_10_inst.encoder_instance219.data_out[31].Q[0] (dffre at (24,29) clocked by clk)
Endpoint  : out:out[13].outpad[0] (.output at (1,33) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                    0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing:global net)                                                                 0.000     0.894
| (intra 'clb' routing)                                                                            0.000     0.894
design195_5_10_inst.encoder_instance219.data_out[31].C[0] (dffre at (24,29))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                      0.154     1.048
design195_5_10_inst.encoder_instance219.data_out[31].Q[0] (dffre at (24,29)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                            0.000     1.048
| (OPIN:598808 side: (TOP,) (24,29,0))                                                             0.000     1.048
| (CHANX:1118746 L4 length:4 (24,29,0-> (27,29,0))                                                 0.119     1.167
| (CHANY:1256960 L4 length:4 (25,30,0-> (25,33,0))                                                 0.119     1.286
| (IPIN:629635 side: (RIGHT,) (25,31,0))                                                           0.101     1.387
| (intra 'clb' routing)                                                                            0.085     1.472
$obuf_out[13].in[4] (.names at (25,31))                                                            0.000     1.472
| (primitive '.names' combinational delay)                                                         0.197     1.669
$obuf_out[13].out[0] (.names at (25,31))                                                           0.000     1.669
| (intra 'clb' routing)                                                                            0.085     1.754
out[13].in[0] (.names at (25,31))                                                0.000     1.754
| (primitive '.names' combinational delay)                                                         0.197     1.951
out[13].out[0] (.names at (25,31))                                               0.000     1.951
| (intra 'clb' routing)                                                                            0.000     1.951
| (OPIN:629589 side: (TOP,) (25,31,0))                                                             0.000     1.951
| (CHANX:1126733 L4 length:4 (25,31,0-> (22,31,0))                                                 0.119     2.070
| (CHANY:1245345 L1 length:1 (21,31,0-> (21,31,0))                                                 0.061     2.131
| (CHANX:1122417 L4 length:4 (21,30,0-> (18,30,0))                                                 0.119     2.250
| (CHANY:1233629 L1 length:1 (17,30,0-> (17,30,0))                                                 0.061     2.311
| (CHANX:1118101 L4 length:4 (17,29,0-> (14,29,0))                                                 0.119     2.430
| (CHANX:1117905 L4 length:4 (14,29,0-> (11,29,0))                                                 0.119     2.548
| (CHANY:1213262 L4 length:4 (10,30,0-> (10,33,0))                                                 0.119     2.667
| (CHANX:1133905 L4 length:4 (10,33,0-> (7,33,0))                                                  0.119     2.786
| (CHANY:1201789 L1 length:1 (6,33,0-> (6,33,0))                                                   0.061     2.847
| (CHANX:1129589 L4 length:4 (6,32,0-> (3,32,0))                                                   0.119     2.966
| (CHANX:1129517 L4 length:4 (5,32,0-> (2,32,0))                                                   0.119     3.085
| (CHANY:1187242 L4 length:4 (1,33,0-> (1,36,0))                                                   0.119     3.204
| (IPIN:657520 side: (RIGHT,) (1,33,0))                                                            0.101     3.305
| (intra 'io' routing)                                                                             0.733     4.037
out:out[13].outpad[0] (.output at (1,33))                                        0.000     4.037
data arrival time                                                                                            4.037

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                               0.000     0.000
clock uncertainty                                                                                  0.000     0.000
output external delay                                                                              0.000     0.000
data required time                                                                                           0.000
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.000
data arrival time                                                                                           -4.037
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -4.037


#Path 52
Startpoint: design195_5_10_inst.register_instance549.data_out[23].Q[0] (dffre at (25,31) clocked by clk)
Endpoint  : out:out[12].outpad[0] (.output at (1,33) clocked by clk)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                                     0.000     0.000
| (intra 'io' routing)                                                                              0.894     0.894
| (inter-block routing:global net)                                                                  0.000     0.894
| (intra 'clb' routing)                                                                             0.000     0.894
design195_5_10_inst.register_instance549.data_out[23].C[0] (dffre at (25,31))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                       0.154     1.048
design195_5_10_inst.register_instance549.data_out[23].Q[0] (dffre at (25,31)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                             0.000     1.048
| (OPIN:629598 side: (RIGHT,) (25,31,0))                                                            0.000     1.048
| (CHANY:1257014 L4 length:4 (25,31,0-> (25,34,0))                                                  0.119     1.167
| (CHANX:1126739 L4 length:4 (25,31,0-> (22,31,0))                                                  0.119     1.286
| (CHANY:1248075 L4 length:4 (22,31,0-> (22,28,0))                                                  0.119     1.405
| (IPIN:629336 side: (RIGHT,) (22,31,0))                                                            0.101     1.506
| (intra 'clb' routing)                                                                             0.085     1.591
$obuf_out[12].in[2] (.names at (22,31))                                                             0.000     1.591
| (primitive '.names' combinational delay)                                                          0.197     1.788
$obuf_out[12].out[0] (.names at (22,31))                                                            0.000     1.788
| (intra 'clb' routing)                                                                             0.085     1.873
out[12].in[0] (.names at (22,31))                                                 0.000     1.873
| (primitive '.names' combinational delay)                                                          0.136     2.008
out[12].out[0] (.names at (22,31))                                                0.000     2.008
| (intra 'clb' routing)                                                                             0.000     2.008
| (OPIN:629298 side: (RIGHT,) (22,31,0))                                                            0.000     2.008
| (CHANY:1248251 L1 length:1 (22,31,0-> (22,31,0))                                                  0.061     2.069
| (CHANX:1122487 L4 length:4 (22,30,0-> (19,30,0))                                                  0.119     2.188
| (CHANX:1122295 L4 length:4 (19,30,0-> (16,30,0))                                                  0.119     2.307
| (CHANX:1122103 L4 length:4 (16,30,0-> (13,30,0))                                                  0.119     2.426
| (CHANX:1121911 L4 length:4 (13,30,0-> (10,30,0))                                                  0.119     2.545
| (CHANY:1216244 L4 length:4 (11,31,0-> (11,34,0))                                                  0.119     2.664
| (CHANX:1138039 L4 length:4 (11,34,0-> (8,34,0))                                                   0.119     2.783
| (CHANY:1204759 L1 length:1 (7,34,0-> (7,34,0))                                                    0.061     2.844
| (CHANX:1133723 L4 length:4 (7,33,0-> (4,33,0))                                                    0.119     2.963
| (CHANY:1193043 L1 length:1 (3,33,0-> (3,33,0))                                                    0.061     3.024
| (CHANX:1129445 L4 length:3 (3,32,0-> (1,32,0))                                                    0.119     3.142
| (CHANY:1187212 L1 length:1 (1,33,0-> (1,33,0))                                                    0.061     3.203
| (IPIN:657534 side: (RIGHT,) (1,33,0))                                                             0.101     3.304
| (intra 'io' routing)                                                                              0.733     4.037
out:out[12].outpad[0] (.output at (1,33))                                         0.000     4.037
data arrival time                                                                                             4.037

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                                0.000     0.000
clock uncertainty                                                                                   0.000     0.000
output external delay                                                                               0.000     0.000
data required time                                                                                            0.000
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            0.000
data arrival time                                                                                            -4.037
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -4.037


#Path 53
Startpoint: design195_5_10_inst.register_instance549.data_out[23].Q[0] (dffre at (25,31) clocked by clk)
Endpoint  : out:out[23].outpad[0] (.output at (1,39) clocked by clk)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                                0.000     0.000
clk.inpad[0] (.input at (51,44))                                                     0.000     0.000
| (intra 'io' routing)                                                                              0.894     0.894
| (inter-block routing:global net)                                                                  0.000     0.894
| (intra 'clb' routing)                                                                             0.000     0.894
design195_5_10_inst.register_instance549.data_out[23].C[0] (dffre at (25,31))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                       0.154     1.048
design195_5_10_inst.register_instance549.data_out[23].Q[0] (dffre at (25,31)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                             0.000     1.048
| (OPIN:629598 side: (RIGHT,) (25,31,0))                                                            0.000     1.048
| (CHANY:1257014 L4 length:4 (25,31,0-> (25,34,0))                                                  0.119     1.167
| (CHANX:1126739 L4 length:4 (25,31,0-> (22,31,0))                                                  0.119     1.286
| (CHANX:1126601 L4 length:4 (23,31,0-> (20,31,0))                                                  0.119     1.405
| (IPIN:629171 side: (TOP,) (21,31,0))                                                              0.101     1.506
| (intra 'clb' routing)                                                                             0.085     1.591
$obuf_out[23].in[2] (.names at (21,31))                                                             0.000     1.591
| (primitive '.names' combinational delay)                                                          0.197     1.788
$obuf_out[23].out[0] (.names at (21,31))                                                            0.000     1.788
| (intra 'clb' routing)                                                                             0.085     1.873
out[23].in[0] (.names at (21,31))                                                 0.000     1.873
| (primitive '.names' combinational delay)                                                          0.197     2.070
out[23].out[0] (.names at (21,31))                                                0.000     2.070
| (intra 'clb' routing)                                                                             0.000     2.070
| (OPIN:629127 side: (TOP,) (21,31,0))                                                              0.000     2.070
| (CHANX:1126491 L4 length:4 (21,31,0-> (18,31,0))                                                  0.119     2.189
| (CHANX:1126307 L4 length:4 (18,31,0-> (15,31,0))                                                  0.119     2.308
| (CHANY:1225056 L4 length:4 (14,32,0-> (14,35,0))                                                  0.119     2.427
| (CHANX:1142307 L4 length:4 (14,35,0-> (11,35,0))                                                  0.119     2.545
| (CHANY:1213664 L4 length:4 (10,36,0-> (10,39,0))                                                  0.119     2.664
| (CHANX:1158307 L4 length:4 (10,39,0-> (7,39,0))                                                   0.119     2.783
| (CHANY:1205083 L1 length:1 (7,39,0-> (7,39,0))                                                    0.061     2.844
| (CHANX:1154039 L4 length:4 (7,38,0-> (4,38,0))                                                    0.119     2.963
| (CHANX:1153799 L4 length:4 (4,38,0-> (1,38,0))                                                    0.119     3.082
| (CHANY:1187638 L4 length:4 (1,39,0-> (1,42,0))                                                    0.119     3.201
| (IPIN:749256 side: (RIGHT,) (1,39,0))                                                             0.101     3.302
| (intra 'io' routing)                                                                              0.733     4.034
out:out[23].outpad[0] (.output at (1,39))                                         0.000     4.034
data arrival time                                                                                             4.034

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                                0.000     0.000
clock uncertainty                                                                                   0.000     0.000
output external delay                                                                               0.000     0.000
data required time                                                                                            0.000
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            0.000
data arrival time                                                                                            -4.034
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -4.034


#Path 54
Startpoint: design195_5_10_inst.mod_n_counter_instance439.data_out[31].Q[0] (dffre at (22,31) clocked by clk)
Endpoint  : out:out[24].outpad[0] (.output at (1,40) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
design195_5_10_inst.mod_n_counter_instance439.data_out[31].C[0] (dffre at (22,31))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                            0.154     1.048
design195_5_10_inst.mod_n_counter_instance439.data_out[31].Q[0] (dffre at (22,31)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                                  0.000     1.048
| (OPIN:629284 side: (TOP,) (22,31,0))                                                                   0.000     1.048
| (CHANX:1126742 L4 length:4 (22,31,0-> (25,31,0))                                                       0.119     1.167
| (CHANY:1248083 L4 length:4 (22,31,0-> (22,28,0))                                                       0.119     1.286
| (IPIN:615725 side: (RIGHT,) (22,30,0))                                                                 0.101     1.387
| (intra 'clb' routing)                                                                                  0.085     1.472
$obuf_out[24].in[2] (.names at (22,30))                                                                  0.000     1.472
| (primitive '.names' combinational delay)                                                               0.197     1.669
$obuf_out[24].out[0] (.names at (22,30))                                                                 0.000     1.669
| (intra 'clb' routing)                                                                                  0.085     1.754
out[24].in[0] (.names at (22,30))                                                      0.000     1.754
| (primitive '.names' combinational delay)                                                               0.135     1.890
out[24].out[0] (.names at (22,30))                                                     0.000     1.890
| (intra 'clb' routing)                                                                                  0.000     1.890
| (OPIN:615675 side: (TOP,) (22,30,0))                                                                   0.000     1.890
| (CHANX:1122477 L4 length:4 (22,30,0-> (19,30,0))                                                       0.119     2.008
| (CHANY:1236618 L4 length:4 (18,31,0-> (18,34,0))                                                       0.119     2.127
| (CHANX:1138477 L4 length:4 (18,34,0-> (15,34,0))                                                       0.119     2.246
| (CHANY:1225226 L4 length:4 (14,35,0-> (14,38,0))                                                       0.119     2.365
| (CHANX:1154477 L4 length:4 (14,38,0-> (11,38,0))                                                       0.119     2.484
| (CHANY:1216665 L1 length:1 (11,38,0-> (11,38,0))                                                       0.061     2.545
| (CHANX:1150233 L4 length:4 (11,37,0-> (8,37,0))                                                        0.119     2.664
| (CHANY:1205046 L4 length:4 (7,38,0-> (7,41,0))                                                         0.119     2.783
| (CHANX:1162167 L4 length:4 (7,40,0-> (4,40,0))                                                         0.119     2.902
| (CHANX:1162099 L4 length:4 (6,40,0-> (3,40,0))                                                         0.119     3.021
| (CHANX:1161871 L4 length:4 (4,40,0-> (1,40,0))                                                         0.119     3.139
| (CHANY:1187661 L1 length:1 (1,40,0-> (1,40,0))                                                         0.061     3.200
| (IPIN:762882 side: (RIGHT,) (1,40,0))                                                                  0.101     3.301
| (intra 'io' routing)                                                                                   0.733     4.034
out:out[24].outpad[0] (.output at (1,40))                                              0.000     4.034
data arrival time                                                                                                  4.034

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clock uncertainty                                                                                        0.000     0.000
output external delay                                                                                    0.000     0.000
data required time                                                                                                 0.000
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.000
data arrival time                                                                                                 -4.034
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -4.034


#Path 55
Startpoint: design195_5_10_inst.mod_n_counter_instance439.data_out[31].Q[0] (dffre at (22,31) clocked by clk)
Endpoint  : out:out[30].outpad[0] (.output at (1,43) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
design195_5_10_inst.mod_n_counter_instance439.data_out[31].C[0] (dffre at (22,31))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                            0.154     1.048
design195_5_10_inst.mod_n_counter_instance439.data_out[31].Q[0] (dffre at (22,31)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                                  0.000     1.048
| (OPIN:629284 side: (TOP,) (22,31,0))                                                                   0.000     1.048
| (CHANX:1126711 L1 length:1 (22,31,0-> (22,31,0))                                                       0.061     1.109
| (CHANY:1245396 L1 length:1 (21,32,0-> (21,32,0))                                                       0.061     1.170
| (CHANX:1130808 L4 length:4 (22,32,0-> (25,32,0))                                                       0.119     1.289
| (IPIN:644174 side: (TOP,) (22,32,0))                                                                   0.101     1.390
| (intra 'clb' routing)                                                                                  0.085     1.475
$obuf_out[30].in[2] (.names at (22,32))                                                                  0.000     1.475
| (primitive '.names' combinational delay)                                                               0.218     1.693
$obuf_out[30].out[0] (.names at (22,32))                                                                 0.000     1.693
| (intra 'clb' routing)                                                                                  0.085     1.778
out[30].in[0] (.names at (22,32))                                                      0.000     1.778
| (primitive '.names' combinational delay)                                                               0.099     1.877
out[30].out[0] (.names at (22,32))                                                     0.000     1.877
| (intra 'clb' routing)                                                                                  0.000     1.877
| (OPIN:644166 side: (RIGHT,) (22,32,0))                                                                 0.000     1.877
| (CHANY:1248342 L4 length:4 (22,32,0-> (22,35,0))                                                       0.119     1.996
| (CHANX:1142809 L4 length:4 (22,35,0-> (19,35,0))                                                       0.119     2.115
| (CHANX:1142683 L4 length:4 (20,35,0-> (17,35,0))                                                       0.119     2.234
| (CHANY:1231128 L4 length:4 (16,36,0-> (16,39,0))                                                       0.119     2.353
| (CHANX:1158683 L4 length:4 (16,39,0-> (13,39,0))                                                       0.119     2.472
| (CHANY:1219736 L4 length:4 (12,40,0-> (12,43,0))                                                       0.119     2.591
| (CHANX:1162489 L4 length:4 (12,40,0-> (9,40,0))                                                        0.119     2.710
| (CHANX:1162301 L4 length:4 (9,40,0-> (6,40,0))                                                         0.119     2.829
| (CHANY:1199418 L4 length:4 (5,41,0-> (5,44,0))                                                         0.119     2.948
| (CHANX:1170177 L4 length:4 (5,42,0-> (2,42,0))                                                         0.119     3.066
| (CHANY:1187902 L4 length:2 (1,43,0-> (1,44,0))                                                         0.119     3.185
| (IPIN:808736 side: (RIGHT,) (1,43,0))                                                                  0.101     3.286
| (intra 'io' routing)                                                                                   0.733     4.019
out:out[30].outpad[0] (.output at (1,43))                                             -0.000     4.019
data arrival time                                                                                                  4.019

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clock uncertainty                                                                                        0.000     0.000
output external delay                                                                                    0.000     0.000
data required time                                                                                                 0.000
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.000
data arrival time                                                                                                 -4.019
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -4.019


#Path 56
Startpoint: $delete_wire$131581.z[25] (RS_DSP_MULT_REGIN at (35,32) clocked by clk)
Endpoint  : design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[27].D[0] (dffre at (33,28) clocked by clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                           0.894     0.894
| (inter-block routing:global net)                                                                                               0.000     0.894
| (intra 'dsp' routing)                                                                                                          0.000     0.894
$delete_wire$131581.clk[0] (RS_DSP_MULT_REGIN at (35,32))                                                                        0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN' Tcq_max)                                                                                        0.151     1.045
$delete_wire$131581.z[25] (RS_DSP_MULT_REGIN at (35,32)) [clock-to-output]                                                       0.000     1.045
| (intra 'dsp' routing)                                                                                                          0.000     1.045
| (OPIN:647161 side: (TOP,) (35,33,0))                                                                                           0.000     1.045
| (CHANX:1135499 L4 length:4 (35,33,0-> (32,33,0))                                                                               0.119     1.164
| (CHANX:1135475 L1 length:1 (32,33,0-> (32,33,0))                                                                               0.061     1.225
| (CHANY:1274427 L4 length:4 (31,33,0-> (31,30,0))                                                                               0.119     1.344
| (CHANX:1119159 L1 length:1 (31,29,0-> (31,29,0))                                                                               0.061     1.405
| (CHANY:1271255 L4 length:4 (30,29,0-> (30,26,0))                                                                               0.119     1.524
| (CHANX:1106743 L4 length:4 (30,26,0-> (27,26,0))                                                                               0.119     1.643
| (CHANX:1106613 L4 length:4 (28,26,0-> (25,26,0))                                                                               0.119     1.762
| (CHANY:1259407 L4 length:4 (26,26,0-> (26,23,0))                                                                               0.119     1.881
| (IPIN:524443 side: (RIGHT,) (26,24,0))                                                                                         0.101     1.982
| (intra 'clb' routing)                                                                                                          0.085     2.067
$abc$128410$new_new_n3245__.in[2] (.names at (26,24))                                                                            0.000     2.067
| (primitive '.names' combinational delay)                                                                                       0.197     2.264
$abc$128410$new_new_n3245__.out[0] (.names at (26,24))                                                                           0.000     2.264
| (intra 'clb' routing)                                                                                                          0.000     2.264
| (OPIN:524395 side: (RIGHT,) (26,24,0))                                                                                         0.000     2.264
| (CHANY:1259482 L4 length:4 (26,24,0-> (26,27,0))                                                                               0.119     2.382
| (CHANX:1106754 L4 length:4 (27,26,0-> (30,26,0))                                                                               0.119     2.501
| (CHANY:1271278 L1 length:1 (30,27,0-> (30,27,0))                                                                               0.061     2.562
| (CHANX:1111070 L4 length:4 (31,27,0-> (34,27,0))                                                                               0.119     2.681
| (CHANY:1282994 L1 length:1 (34,28,0-> (34,28,0))                                                                               0.061     2.742
| (IPIN:584979 side: (RIGHT,) (34,28,0))                                                                                         0.101     2.843
| (intra 'clb' routing)                                                                                                          0.085     2.928
$abc$128410$new_new_n3248__.in[0] (.names at (34,28))                                                                            0.000     2.928
| (primitive '.names' combinational delay)                                                                                       0.103     3.031
$abc$128410$new_new_n3248__.out[0] (.names at (34,28))                                                                           0.000     3.031
| (intra 'clb' routing)                                                                                                          0.000     3.031
| (OPIN:584939 side: (RIGHT,) (34,28,0))                                                                                         0.000     3.031
| (CHANY:1283000 L1 length:1 (34,28,0-> (34,28,0))                                                                               0.061     3.092
| (CHANX:1115291 L1 length:1 (34,28,0-> (34,28,0))                                                                               0.061     3.153
| (IPIN:584955 side: (TOP,) (34,28,0))                                                                                           0.101     3.253
| (intra 'clb' routing)                                                                                                          0.085     3.338
$auto_1085.B[26].in[2] (.names at (34,28))                                                                                       0.000     3.338
| (primitive '.names' combinational delay)                                                                                       0.218     3.556
$auto_1085.B[26].out[0] (.names at (34,28))                                                                                      0.000     3.556
| (intra 'clb' routing)                                                                                                          0.000     3.556
| (OPIN:584934 side: (RIGHT,) (34,28,0))                                                                                         0.000     3.556
| (CHANY:1282991 L1 length:1 (34,28,0-> (34,28,0))                                                                               0.061     3.617
| (CHANX:1111075 L4 length:4 (34,27,0-> (31,27,0))                                                                               0.119     3.736
| (CHANY:1277176 L1 length:1 (32,28,0-> (32,28,0))                                                                               0.061     3.797
| (CHANX:1115163 L1 length:1 (32,28,0-> (32,28,0))                                                                               0.061     3.858
| (IPIN:584653 side: (TOP,) (32,28,0))                                                                                           0.101     3.959
| (intra 'clb' routing)                                                                                                          0.303     4.262
$auto_1085.C[27].p[0] (adder_carry at (32,28))                                                                                   0.000     4.262
| (primitive 'adder_carry' combinational delay)                                                                                  0.037     4.299
$auto_1085.C[27].sumout[0] (adder_carry at (32,28))                                                                              0.000     4.299
| (intra 'clb' routing)                                                                                                          0.000     4.299
| (OPIN:584626 side: (TOP,) (32,28,0))                                                                                           0.000     4.299
| (CHANX:1115178 L4 length:4 (32,28,0-> (35,28,0))                                                                               0.119     4.418
| (IPIN:584816 side: (TOP,) (33,28,0))                                                                                           0.101     4.518
| (intra 'clb' routing)                                                                                                          0.085     4.603
$abc$128410$abc$64559$li744_li744.in[0] (.names at (33,28))                                                                      0.000     4.603
| (primitive '.names' combinational delay)                                                                                       0.197     4.800
$abc$128410$abc$64559$li744_li744.out[0] (.names at (33,28))                                                                     0.000     4.800
| (intra 'clb' routing)                                                                                                          0.000     4.800
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[27].D[0] (dffre at (33,28))                       0.000     4.800
data arrival time                                                                                                                          4.800

clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                           0.894     0.894
| (inter-block routing:global net)                                                                                               0.000     0.894
| (intra 'clb' routing)                                                                                                          0.000     0.894
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[27].C[0] (dffre at (33,28))                       0.000     0.894
clock uncertainty                                                                                                                0.000     0.894
cell setup time                                                                                                                 -0.032     0.863
data required time                                                                                                                         0.863
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.863
data arrival time                                                                                                                         -4.800
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.938


#Path 57
Startpoint: design195_5_10_inst.register_instance549.data_out[2].Q[0] (dffre at (22,28) clocked by clk)
Endpoint  : out:out[1].outpad[0] (.output at (1,37) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                    0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing:global net)                                                                 0.000     0.894
| (intra 'clb' routing)                                                                            0.000     0.894
design195_5_10_inst.register_instance549.data_out[2].C[0] (dffre at (22,28))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                      0.154     1.048
design195_5_10_inst.register_instance549.data_out[2].Q[0] (dffre at (22,28)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                            0.000     1.048
| (OPIN:583431 side: (RIGHT,) (22,28,0))                                                           0.000     1.048
| (CHANY:1248076 L4 length:4 (22,28,0-> (22,31,0))                                                 0.119     1.167
| (IPIN:583480 side: (RIGHT,) (22,28,0))                                                           0.101     1.268
| (intra 'clb' routing)                                                                            0.085     1.353
$obuf_out[1].in[2] (.names at (22,28))                                                             0.000     1.353
| (primitive '.names' combinational delay)                                                         0.218     1.571
$obuf_out[1].out[0] (.names at (22,28))                                                            0.000     1.571
| (intra 'clb' routing)                                                                            0.085     1.656
out[1].in[0] (.names at (22,28))                                                 0.000     1.656
| (primitive '.names' combinational delay)                                                         0.099     1.755
out[1].out[0] (.names at (22,28))                                                0.000     1.755
| (intra 'clb' routing)                                                                            0.000     1.755
| (OPIN:583430 side: (RIGHT,) (22,28,0))                                                           0.000     1.755
| (CHANY:1248074 L4 length:4 (22,28,0-> (22,31,0))                                                 0.119     1.874
| (CHANX:1126541 L4 length:4 (22,31,0-> (19,31,0))                                                 0.119     1.993
| (CHANY:1236682 L4 length:4 (18,32,0-> (18,35,0))                                                 0.119     2.112
| (CHANX:1142541 L4 length:4 (18,35,0-> (15,35,0))                                                 0.119     2.231
| (CHANY:1228121 L1 length:1 (15,35,0-> (15,35,0))                                                 0.061     2.292
| (CHANX:1138297 L4 length:4 (15,34,0-> (12,34,0))                                                 0.119     2.411
| (CHANY:1216502 L4 length:4 (11,35,0-> (11,38,0))                                                 0.119     2.530
| (CHANX:1154297 L4 length:4 (11,38,0-> (8,38,0))                                                  0.119     2.649
| (CHANY:1205013 L1 length:1 (7,38,0-> (7,38,0))                                                   0.061     2.710
| (CHANX:1149981 L4 length:4 (7,37,0-> (4,37,0))                                                   0.119     2.829
| (CHANX:1149863 L4 length:4 (5,37,0-> (2,37,0))                                                   0.119     2.948
| (CHANY:1187335 L4 length:4 (1,37,0-> (1,34,0))                                                   0.119     3.066
| (IPIN:717000 side: (RIGHT,) (1,37,0))                                                            0.101     3.167
| (intra 'io' routing)                                                                             0.733     3.900
out:out[1].outpad[0] (.output at (1,37))                                        -0.000     3.900
data arrival time                                                                                            3.900

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                               0.000     0.000
clock uncertainty                                                                                  0.000     0.000
output external delay                                                                              0.000     0.000
data required time                                                                                           0.000
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.000
data arrival time                                                                                           -3.900
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -3.900


#Path 58
Startpoint: design195_5_10_inst.mod_n_counter_instance439.data_out[31].Q[0] (dffre at (22,31) clocked by clk)
Endpoint  : out:out[19].outpad[0] (.output at (1,37) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
design195_5_10_inst.mod_n_counter_instance439.data_out[31].C[0] (dffre at (22,31))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                            0.154     1.048
design195_5_10_inst.mod_n_counter_instance439.data_out[31].Q[0] (dffre at (22,31)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                                  0.000     1.048
| (OPIN:629284 side: (TOP,) (22,31,0))                                                                   0.000     1.048
| (CHANX:1126711 L1 length:1 (22,31,0-> (22,31,0))                                                       0.061     1.109
| (CHANY:1245396 L1 length:1 (21,32,0-> (21,32,0))                                                       0.061     1.170
| (CHANX:1130808 L4 length:4 (22,32,0-> (25,32,0))                                                       0.119     1.289
| (IPIN:644704 side: (TOP,) (24,32,0))                                                                   0.101     1.390
| (intra 'clb' routing)                                                                                  0.085     1.475
$obuf_out[19].in[4] (.names at (24,32))                                                                  0.000     1.475
| (primitive '.names' combinational delay)                                                               0.218     1.693
$obuf_out[19].out[0] (.names at (24,32))                                                                 0.000     1.693
| (intra 'clb' routing)                                                                                  0.085     1.778
out[19].in[0] (.names at (24,32))                                                      0.000     1.778
| (primitive '.names' combinational delay)                                                               0.148     1.926
out[19].out[0] (.names at (24,32))                                                     0.000     1.926
| (intra 'clb' routing)                                                                                  0.000     1.926
| (OPIN:644682 side: (TOP,) (24,32,0))                                                                   0.000     1.926
| (CHANX:1130743 L4 length:4 (24,32,0-> (21,32,0))                                                       0.119     2.045
| (CHANX:1130551 L4 length:4 (21,32,0-> (18,32,0))                                                       0.119     2.164
| (CHANX:1130359 L4 length:4 (18,32,0-> (15,32,0))                                                       0.119     2.283
| (CHANX:1130167 L4 length:4 (15,32,0-> (12,32,0))                                                       0.119     2.402
| (CHANY:1216372 L4 length:4 (11,33,0-> (11,36,0))                                                       0.119     2.521
| (CHANX:1142097 L4 length:4 (11,35,0-> (8,35,0))                                                        0.119     2.639
| (CHANY:1204829 L1 length:1 (7,35,0-> (7,35,0))                                                         0.061     2.700
| (CHANX:1137781 L4 length:4 (7,34,0-> (4,34,0))                                                         0.119     2.819
| (CHANX:1137647 L4 length:4 (5,34,0-> (2,34,0))                                                         0.119     2.938
| (CHANY:1187372 L4 length:4 (1,35,0-> (1,38,0))                                                         0.119     3.057
| (IPIN:717014 side: (RIGHT,) (1,37,0))                                                                  0.101     3.158
| (intra 'io' routing)                                                                                   0.733     3.891
out:out[19].outpad[0] (.output at (1,37))                                              0.000     3.891
data arrival time                                                                                                  3.891

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clock uncertainty                                                                                        0.000     0.000
output external delay                                                                                    0.000     0.000
data required time                                                                                                 0.000
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.000
data arrival time                                                                                                 -3.891
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.891


#Path 59
Startpoint: design195_5_10_inst.mod_n_counter_instance439.data_out[31].Q[0] (dffre at (22,31) clocked by clk)
Endpoint  : out:out[20].outpad[0] (.output at (1,38) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
design195_5_10_inst.mod_n_counter_instance439.data_out[31].C[0] (dffre at (22,31))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                            0.154     1.048
design195_5_10_inst.mod_n_counter_instance439.data_out[31].Q[0] (dffre at (22,31)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                                  0.000     1.048
| (OPIN:629284 side: (TOP,) (22,31,0))                                                                   0.000     1.048
| (CHANX:1126742 L4 length:4 (22,31,0-> (25,31,0))                                                       0.119     1.167
| (IPIN:629461 side: (TOP,) (24,31,0))                                                                   0.101     1.268
| (intra 'clb' routing)                                                                                  0.085     1.353
$obuf_out[20].in[4] (.names at (24,31))                                                                  0.000     1.353
| (primitive '.names' combinational delay)                                                               0.099     1.452
$obuf_out[20].out[0] (.names at (24,31))                                                                 0.000     1.452
| (intra 'clb' routing)                                                                                  0.085     1.537
out[20].in[0] (.names at (24,31))                                                      0.000     1.537
| (primitive '.names' combinational delay)                                                               0.197     1.734
out[20].out[0] (.names at (24,31))                                                     0.000     1.734
| (intra 'clb' routing)                                                                                  0.000     1.734
| (OPIN:629438 side: (TOP,) (24,31,0))                                                                   0.000     1.734
| (CHANX:1126685 L4 length:4 (24,31,0-> (21,31,0))                                                       0.119     1.853
| (CHANY:1242522 L4 length:4 (20,32,0-> (20,35,0))                                                       0.119     1.972
| (CHANX:1142685 L4 length:4 (20,35,0-> (17,35,0))                                                       0.119     2.091
| (CHANY:1231130 L4 length:4 (16,36,0-> (16,39,0))                                                       0.119     2.210
| (CHANX:1158685 L4 length:4 (16,39,0-> (13,39,0))                                                       0.119     2.329
| (CHANY:1219633 L1 length:1 (12,39,0-> (12,39,0))                                                       0.061     2.390
| (CHANX:1154369 L4 length:4 (12,38,0-> (9,38,0))                                                        0.119     2.509
| (CHANY:1210837 L1 length:1 (9,38,0-> (9,38,0))                                                         0.061     2.570
| (CHANX:1150109 L4 length:4 (9,37,0-> (6,37,0))                                                         0.119     2.689
| (CHANX:1149991 L4 length:4 (7,37,0-> (4,37,0))                                                         0.119     2.807
| (CHANY:1196294 L1 length:1 (4,38,0-> (4,38,0))                                                         0.061     2.868
| (CHANX:1153743 L4 length:4 (4,38,0-> (1,38,0))                                                         0.119     2.987
| (CHANY:1187533 L1 length:1 (1,38,0-> (1,38,0))                                                         0.061     3.048
| (IPIN:730626 side: (RIGHT,) (1,38,0))                                                                  0.101     3.149
| (intra 'io' routing)                                                                                   0.733     3.882
out:out[20].outpad[0] (.output at (1,38))                                              0.000     3.882
data arrival time                                                                                                  3.882

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clock uncertainty                                                                                        0.000     0.000
output external delay                                                                                    0.000     0.000
data required time                                                                                                 0.000
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.000
data arrival time                                                                                                 -3.882
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.882


#Path 60
Startpoint: design195_5_10_inst.mod_n_counter_instance109.data_out[15].Q[0] (dffre at (25,31) clocked by clk)
Endpoint  : out:out[15].outpad[0] (.output at (1,34) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
design195_5_10_inst.mod_n_counter_instance109.data_out[15].C[0] (dffre at (25,31))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                            0.154     1.048
design195_5_10_inst.mod_n_counter_instance109.data_out[15].Q[0] (dffre at (25,31)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                                  0.000     1.048
| (OPIN:629591 side: (RIGHT,) (25,31,0))                                                                 0.000     1.048
| (CHANY:1257016 L4 length:4 (25,31,0-> (25,34,0))                                                       0.119     1.167
| (CHANX:1126745 L4 length:4 (25,31,0-> (22,31,0))                                                       0.119     1.286
| (CHANX:1126619 L4 length:4 (23,31,0-> (20,31,0))                                                       0.119     1.405
| (IPIN:629159 side: (TOP,) (21,31,0))                                                                   0.101     1.506
| (intra 'clb' routing)                                                                                  0.085     1.591
$obuf_out[15].in[1] (.names at (21,31))                                                                  0.000     1.591
| (primitive '.names' combinational delay)                                                               0.148     1.739
$obuf_out[15].out[0] (.names at (21,31))                                                                 0.000     1.739
| (intra 'clb' routing)                                                                                  0.085     1.824
out[15].in[0] (.names at (21,31))                                                      0.000     1.824
| (primitive '.names' combinational delay)                                                               0.148     1.972
out[15].out[0] (.names at (21,31))                                                     0.000     1.972
| (intra 'clb' routing)                                                                                  0.000     1.972
| (OPIN:629133 side: (TOP,) (21,31,0))                                                                   0.000     1.972
| (CHANX:1126487 L4 length:4 (21,31,0-> (18,31,0))                                                       0.119     2.091
| (CHANX:1126295 L4 length:4 (18,31,0-> (15,31,0))                                                       0.119     2.209
| (CHANY:1225044 L4 length:4 (14,32,0-> (14,35,0))                                                       0.119     2.328
| (CHANX:1142295 L4 length:4 (14,35,0-> (11,35,0))                                                       0.119     2.447
| (CHANY:1213559 L1 length:1 (10,35,0-> (10,35,0))                                                       0.061     2.508
| (CHANX:1137979 L4 length:4 (10,34,0-> (7,34,0))                                                        0.119     2.627
| (CHANX:1137795 L4 length:4 (7,34,0-> (4,34,0))                                                         0.119     2.746
| (CHANY:1196027 L1 length:1 (4,34,0-> (4,34,0))                                                         0.061     2.807
| (CHANX:1133479 L4 length:4 (4,33,0-> (1,33,0))                                                         0.119     2.926
| (CHANY:1187318 L4 length:4 (1,34,0-> (1,37,0))                                                         0.119     3.045
| (IPIN:671132 side: (RIGHT,) (1,34,0))                                                                  0.101     3.145
| (intra 'io' routing)                                                                                   0.733     3.878
out:out[15].outpad[0] (.output at (1,34))                                              0.000     3.878
data arrival time                                                                                                  3.878

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clock uncertainty                                                                                        0.000     0.000
output external delay                                                                                    0.000     0.000
data required time                                                                                                 0.000
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.000
data arrival time                                                                                                 -3.878
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.878


#Path 61
Startpoint: design195_5_10_inst.register_instance549.data_out[3].Q[0] (dffre at (22,27) clocked by clk)
Endpoint  : out:out[3].outpad[0] (.output at (2,44) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                    0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing:global net)                                                                 0.000     0.894
| (intra 'clb' routing)                                                                            0.000     0.894
design195_5_10_inst.register_instance549.data_out[3].C[0] (dffre at (22,27))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                      0.154     1.048
design195_5_10_inst.register_instance549.data_out[3].Q[0] (dffre at (22,27)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                            0.306     1.354
$obuf_out[3].in[0] (.names at (22,27))                                                             0.000     1.354
| (primitive '.names' combinational delay)                                                         0.197     1.551
$obuf_out[3].out[0] (.names at (22,27))                                                            0.000     1.551
| (intra 'clb' routing)                                                                            0.085     1.636
out[3].in[0] (.names at (22,27))                                                 0.000     1.636
| (primitive '.names' combinational delay)                                                         0.099     1.735
out[3].out[0] (.names at (22,27))                                                0.000     1.735
| (intra 'clb' routing)                                                                            0.000     1.735
| (OPIN:569798 side: (TOP,) (22,27,0))                                                             0.000     1.735
| (CHANX:1110299 L4 length:4 (22,27,0-> (19,27,0))                                                 0.119     1.854
| (CHANY:1236440 L4 length:4 (18,28,0-> (18,31,0))                                                 0.119     1.973
| (CHANY:1236636 L4 length:4 (18,31,0-> (18,34,0))                                                 0.119     2.092
| (CHANX:1138495 L4 length:4 (18,34,0-> (15,34,0))                                                 0.119     2.211
| (CHANY:1225244 L4 length:4 (14,35,0-> (14,38,0))                                                 0.119     2.330
| (CHANX:1154495 L4 length:4 (14,38,0-> (11,38,0))                                                 0.119     2.449
| (CHANY:1213852 L4 length:4 (10,39,0-> (10,42,0))                                                 0.119     2.568
| (CHANX:1170495 L4 length:4 (10,42,0-> (7,42,0))                                                  0.119     2.687
| (CHANY:1202460 L4 length:2 (6,43,0-> (6,44,0))                                                   0.119     2.805
| (CHANX:1174309 L4 length:4 (6,43,0-> (3,43,0))                                                   0.119     2.924
| (CHANY:1190882 L4 length:1 (2,44,0-> (2,44,0))                                                   0.119     3.043
| (IPIN:825228 side: (RIGHT,) (2,44,0))                                                            0.101     3.144
| (intra 'io' routing)                                                                             0.733     3.877
out:out[3].outpad[0] (.output at (2,44))                                         0.000     3.877
data arrival time                                                                                            3.877

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                               0.000     0.000
clock uncertainty                                                                                  0.000     0.000
output external delay                                                                              0.000     0.000
data required time                                                                                           0.000
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.000
data arrival time                                                                                           -3.877
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -3.877


#Path 62
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : $delete_wire$131525.b[16] (RS_DSP_MULT_REGIN at (23,17) clocked by clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                               0.000     0.000
input external delay                                                                                               0.000     0.000
rst.inpad[0] (.input at (1,11))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                             0.894     0.894
| (OPIN:317675 side: (RIGHT,) (1,11,0))                                                                            0.000     0.894
| (CHANY:1185822 L1 length:1 (1,11,0-> (1,11,0))                                                                   0.061     0.955
| (CHANX:1044174 L4 length:4 (2,11,0-> (5,11,0))                                                                   0.119     1.074
| (CHANY:1194622 L1 length:1 (4,12,0-> (4,12,0))                                                                   0.061     1.135
| (CHANX:1048430 L4 length:4 (5,12,0-> (8,12,0))                                                                   0.119     1.254
| (CHANY:1206338 L1 length:1 (8,13,0-> (8,13,0))                                                                   0.061     1.315
| (CHANX:1052746 L4 length:4 (9,13,0-> (12,13,0))                                                                  0.119     1.434
| (CHANY:1218054 L1 length:1 (12,14,0-> (12,14,0))                                                                 0.061     1.495
| (CHANX:1057062 L1 length:1 (13,14,0-> (13,14,0))                                                                 0.061     1.556
| (CHANY:1221034 L4 length:4 (13,15,0-> (13,18,0))                                                                 0.119     1.675
| (CHANY:1221202 L1 length:1 (13,18,0-> (13,18,0))                                                                 0.061     1.736
| (CHANX:1073402 L4 length:4 (14,18,0-> (17,18,0))                                                                 0.119     1.855
| (CHANY:1232918 L1 length:1 (17,19,0-> (17,19,0))                                                                 0.061     1.916
| (CHANX:1077718 L4 length:4 (18,19,0-> (21,19,0))                                                                 0.119     2.034
| (CHANY:1244405 L4 length:4 (21,19,0-> (21,16,0))                                                                 0.119     2.153
| (CHANX:1065776 L4 length:4 (22,16,0-> (25,16,0))                                                                 0.119     2.272
| (IPIN:400125 side: (TOP,) (24,16,0))                                                                             0.101     2.373
| (intra 'clb' routing)                                                                                            0.085     2.458
design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[20].in[1] (.names at (24,16))                        0.000     2.458
| (primitive '.names' combinational delay)                                                                         0.148     2.606
design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[20].out[0] (.names at (24,16))                       0.000     2.606
| (intra 'clb' routing)                                                                                            0.000     2.606
| (OPIN:400107 side: (RIGHT,) (24,16,0))                                                                           0.000     2.606
| (CHANY:1253111 L1 length:1 (24,16,0-> (24,16,0))                                                                 0.061     2.667
| (CHANX:1061659 L4 length:4 (24,15,0-> (21,15,0))                                                                 0.119     2.786
| (CHANY:1247328 L4 length:4 (22,16,0-> (22,19,0))                                                                 0.119     2.905
| (CHANX:1073877 L1 length:1 (22,18,0-> (22,18,0))                                                                 0.061     2.966
| (IPIN:432226 side: (TOP,) (22,18,0))                                                                             0.101     3.066
| (intra 'clb' routing)                                                                                            0.303     3.370
$auto_1076.C[5].g[0] (adder_carry at (22,18))                                                                      0.000     3.370
| (primitive 'adder_carry' combinational delay)                                                                    0.038     3.408
$auto_1076.C[5].cout[0] (adder_carry at (22,18))                                                                   0.000     3.408
| (intra 'clb' routing)                                                                                            0.000     3.408
$auto_1076.C[6].cin[0] (adder_carry at (22,18))                                                                    0.000     3.408
| (primitive 'adder_carry' combinational delay)                                                                    0.020     3.428
$auto_1076.C[6].cout[0] (adder_carry at (22,18))                                                                   0.000     3.428
| (intra 'clb' routing)                                                                                            0.000     3.428
$auto_1076.C[7].cin[0] (adder_carry at (22,18))                                                                    0.000     3.428
| (primitive 'adder_carry' combinational delay)                                                                    0.020     3.448
$auto_1076.C[7].cout[0] (adder_carry at (22,18))                                                                   0.000     3.448
| (intra 'clb' routing)                                                                                            0.000     3.448
| (OPIN:432218 side: (BOTTOM,) (22,18,0))                                                                          0.000     3.448
| (IPIN:414861 side: (TOP,) (22,17,0))                                                                             0.000     3.448
| (intra 'clb' routing)                                                                                            0.000     3.448
$auto_1076.C[8].cin[0] (adder_carry at (22,17))                                                                    0.000     3.448
| (primitive 'adder_carry' combinational delay)                                                                    0.020     3.468
$auto_1076.C[8].cout[0] (adder_carry at (22,17))                                                                   0.000     3.468
| (intra 'clb' routing)                                                                                            0.000     3.468
$auto_1076.C[9].cin[0] (adder_carry at (22,17))                                                                    0.000     3.468
| (primitive 'adder_carry' combinational delay)                                                                    0.020     3.488
$auto_1076.C[9].cout[0] (adder_carry at (22,17))                                                                   0.000     3.488
| (intra 'clb' routing)                                                                                            0.000     3.488
$auto_1076.C[10].cin[0] (adder_carry at (22,17))                                                                   0.000     3.488
| (primitive 'adder_carry' combinational delay)                                                                    0.020     3.508
$auto_1076.C[10].cout[0] (adder_carry at (22,17))                                                                  0.000     3.508
| (intra 'clb' routing)                                                                                            0.000     3.508
$auto_1076.C[11].cin[0] (adder_carry at (22,17))                                                                   0.000     3.508
| (primitive 'adder_carry' combinational delay)                                                                    0.020     3.528
$auto_1076.C[11].cout[0] (adder_carry at (22,17))                                                                  0.000     3.528
| (intra 'clb' routing)                                                                                            0.000     3.528
$auto_1076.C[12].cin[0] (adder_carry at (22,17))                                                                   0.000     3.528
| (primitive 'adder_carry' combinational delay)                                                                    0.020     3.547
$auto_1076.C[12].cout[0] (adder_carry at (22,17))                                                                  0.000     3.547
| (intra 'clb' routing)                                                                                            0.000     3.547
$auto_1076.C[13].cin[0] (adder_carry at (22,17))                                                                   0.000     3.547
| (primitive 'adder_carry' combinational delay)                                                                    0.020     3.567
$auto_1076.C[13].cout[0] (adder_carry at (22,17))                                                                  0.000     3.567
| (intra 'clb' routing)                                                                                            0.000     3.567
$auto_1076.C[14].cin[0] (adder_carry at (22,17))                                                                   0.000     3.567
| (primitive 'adder_carry' combinational delay)                                                                    0.020     3.587
$auto_1076.C[14].cout[0] (adder_carry at (22,17))                                                                  0.000     3.587
| (intra 'clb' routing)                                                                                            0.000     3.587
$auto_1076.C[15].cin[0] (adder_carry at (22,17))                                                                   0.000     3.587
| (primitive 'adder_carry' combinational delay)                                                                    0.020     3.607
$auto_1076.C[15].cout[0] (adder_carry at (22,17))                                                                  0.000     3.607
| (intra 'clb' routing)                                                                                            0.000     3.607
| (OPIN:414832 side: (BOTTOM,) (22,17,0))                                                                          0.000     3.607
| (IPIN:399991 side: (TOP,) (22,16,0))                                                                             0.000     3.607
| (intra 'clb' routing)                                                                                            0.000     3.607
$abc$128410$abc$55512$auto_1076.co.cin[0] (adder_carry at (22,16))                                                 0.000     3.607
| (primitive 'adder_carry' combinational delay)                                                                    0.037     3.644
$abc$128410$abc$55512$auto_1076.co.sumout[0] (adder_carry at (22,16))                                              0.000     3.644
| (intra 'clb' routing)                                                                                            0.000     3.644
| (OPIN:399937 side: (TOP,) (22,16,0))                                                                             0.000     3.644
| (CHANX:1065577 L4 length:4 (22,16,0-> (19,16,0))                                                                 0.119     3.763
| (CHANY:1244424 L1 length:1 (21,17,0-> (21,17,0))                                                                 0.061     3.824
| (CHANX:1069739 L1 length:1 (21,17,0-> (21,17,0))                                                                 0.061     3.885
| (IPIN:414684 side: (TOP,) (21,17,0))                                                                             0.101     3.986
| (intra 'clb' routing)                                                                                            0.085     4.071
$auto_1076.Y[16].in[0] (.names at (21,17))                                                                        -0.000     4.071
| (primitive '.names' combinational delay)                                                                         0.148     4.219
$auto_1076.Y[16].out[0] (.names at (21,17))                                                                        0.000     4.219
| (intra 'clb' routing)                                                                                            0.000     4.219
| (OPIN:414656 side: (TOP,) (21,17,0))                                                                             0.000     4.219
| (CHANX:1069768 L4 length:4 (21,17,0-> (24,17,0))                                                                 0.119     4.338
| (CHANY:1247339 L1 length:1 (22,17,0-> (22,17,0))                                                                 0.061     4.399
| (CHANX:1065804 L1 length:1 (23,16,0-> (23,16,0))                                                                 0.061     4.460
| (CHANY:1250308 L4 length:4 (23,17,0-> (23,20,0))                                                                 0.119     4.578
| (IPIN:415220 side: (RIGHT,) (23,18,0))                                                                           0.101     4.679
| (intra 'dsp' routing)                                                                                            0.000     4.679
$delete_wire$131525.b[16] (RS_DSP_MULT_REGIN at (23,17))                                                           0.000     4.679
data arrival time                                                                                                            4.679

clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                    0.000     0.000
| (intra 'io' routing)                                                                                             0.894     0.894
| (inter-block routing:global net)                                                                                 0.000     0.894
| (intra 'dsp' routing)                                                                                            0.000     0.894
$delete_wire$131525.clk[0] (RS_DSP_MULT_REGIN at (23,17))                                                          0.000     0.894
clock uncertainty                                                                                                  0.000     0.894
cell setup time                                                                                                   -0.070     0.825
data required time                                                                                                           0.825
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           0.825
data arrival time                                                                                                           -4.679
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -3.854


#Path 63
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : $delete_wire$131525.b[17] (RS_DSP_MULT_REGIN at (23,17) clocked by clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                               0.000     0.000
input external delay                                                                                               0.000     0.000
rst.inpad[0] (.input at (1,11))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                             0.894     0.894
| (OPIN:317675 side: (RIGHT,) (1,11,0))                                                                            0.000     0.894
| (CHANY:1185822 L1 length:1 (1,11,0-> (1,11,0))                                                                   0.061     0.955
| (CHANX:1044174 L4 length:4 (2,11,0-> (5,11,0))                                                                   0.119     1.074
| (CHANY:1194622 L1 length:1 (4,12,0-> (4,12,0))                                                                   0.061     1.135
| (CHANX:1048430 L4 length:4 (5,12,0-> (8,12,0))                                                                   0.119     1.254
| (CHANY:1206338 L1 length:1 (8,13,0-> (8,13,0))                                                                   0.061     1.315
| (CHANX:1052746 L4 length:4 (9,13,0-> (12,13,0))                                                                  0.119     1.434
| (CHANY:1218054 L1 length:1 (12,14,0-> (12,14,0))                                                                 0.061     1.495
| (CHANX:1057062 L1 length:1 (13,14,0-> (13,14,0))                                                                 0.061     1.556
| (CHANY:1221034 L4 length:4 (13,15,0-> (13,18,0))                                                                 0.119     1.675
| (CHANY:1221202 L1 length:1 (13,18,0-> (13,18,0))                                                                 0.061     1.736
| (CHANX:1073402 L4 length:4 (14,18,0-> (17,18,0))                                                                 0.119     1.855
| (CHANY:1232918 L1 length:1 (17,19,0-> (17,19,0))                                                                 0.061     1.916
| (CHANX:1077718 L4 length:4 (18,19,0-> (21,19,0))                                                                 0.119     2.034
| (CHANY:1244405 L4 length:4 (21,19,0-> (21,16,0))                                                                 0.119     2.153
| (CHANX:1065776 L4 length:4 (22,16,0-> (25,16,0))                                                                 0.119     2.272
| (IPIN:400125 side: (TOP,) (24,16,0))                                                                             0.101     2.373
| (intra 'clb' routing)                                                                                            0.085     2.458
design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[20].in[1] (.names at (24,16))                        0.000     2.458
| (primitive '.names' combinational delay)                                                                         0.148     2.606
design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[20].out[0] (.names at (24,16))                       0.000     2.606
| (intra 'clb' routing)                                                                                            0.000     2.606
| (OPIN:400107 side: (RIGHT,) (24,16,0))                                                                           0.000     2.606
| (CHANY:1253111 L1 length:1 (24,16,0-> (24,16,0))                                                                 0.061     2.667
| (CHANX:1061659 L4 length:4 (24,15,0-> (21,15,0))                                                                 0.119     2.786
| (CHANY:1247328 L4 length:4 (22,16,0-> (22,19,0))                                                                 0.119     2.905
| (CHANX:1073877 L1 length:1 (22,18,0-> (22,18,0))                                                                 0.061     2.966
| (IPIN:432226 side: (TOP,) (22,18,0))                                                                             0.101     3.066
| (intra 'clb' routing)                                                                                            0.303     3.370
$auto_1076.C[5].g[0] (adder_carry at (22,18))                                                                      0.000     3.370
| (primitive 'adder_carry' combinational delay)                                                                    0.038     3.408
$auto_1076.C[5].cout[0] (adder_carry at (22,18))                                                                   0.000     3.408
| (intra 'clb' routing)                                                                                            0.000     3.408
$auto_1076.C[6].cin[0] (adder_carry at (22,18))                                                                    0.000     3.408
| (primitive 'adder_carry' combinational delay)                                                                    0.020     3.428
$auto_1076.C[6].cout[0] (adder_carry at (22,18))                                                                   0.000     3.428
| (intra 'clb' routing)                                                                                            0.000     3.428
$auto_1076.C[7].cin[0] (adder_carry at (22,18))                                                                    0.000     3.428
| (primitive 'adder_carry' combinational delay)                                                                    0.020     3.448
$auto_1076.C[7].cout[0] (adder_carry at (22,18))                                                                   0.000     3.448
| (intra 'clb' routing)                                                                                            0.000     3.448
| (OPIN:432218 side: (BOTTOM,) (22,18,0))                                                                          0.000     3.448
| (IPIN:414861 side: (TOP,) (22,17,0))                                                                             0.000     3.448
| (intra 'clb' routing)                                                                                            0.000     3.448
$auto_1076.C[8].cin[0] (adder_carry at (22,17))                                                                    0.000     3.448
| (primitive 'adder_carry' combinational delay)                                                                    0.020     3.468
$auto_1076.C[8].cout[0] (adder_carry at (22,17))                                                                   0.000     3.468
| (intra 'clb' routing)                                                                                            0.000     3.468
$auto_1076.C[9].cin[0] (adder_carry at (22,17))                                                                    0.000     3.468
| (primitive 'adder_carry' combinational delay)                                                                    0.020     3.488
$auto_1076.C[9].cout[0] (adder_carry at (22,17))                                                                   0.000     3.488
| (intra 'clb' routing)                                                                                            0.000     3.488
$auto_1076.C[10].cin[0] (adder_carry at (22,17))                                                                   0.000     3.488
| (primitive 'adder_carry' combinational delay)                                                                    0.020     3.508
$auto_1076.C[10].cout[0] (adder_carry at (22,17))                                                                  0.000     3.508
| (intra 'clb' routing)                                                                                            0.000     3.508
$auto_1076.C[11].cin[0] (adder_carry at (22,17))                                                                   0.000     3.508
| (primitive 'adder_carry' combinational delay)                                                                    0.020     3.528
$auto_1076.C[11].cout[0] (adder_carry at (22,17))                                                                  0.000     3.528
| (intra 'clb' routing)                                                                                            0.000     3.528
$auto_1076.C[12].cin[0] (adder_carry at (22,17))                                                                   0.000     3.528
| (primitive 'adder_carry' combinational delay)                                                                    0.020     3.547
$auto_1076.C[12].cout[0] (adder_carry at (22,17))                                                                  0.000     3.547
| (intra 'clb' routing)                                                                                            0.000     3.547
$auto_1076.C[13].cin[0] (adder_carry at (22,17))                                                                   0.000     3.547
| (primitive 'adder_carry' combinational delay)                                                                    0.020     3.567
$auto_1076.C[13].cout[0] (adder_carry at (22,17))                                                                  0.000     3.567
| (intra 'clb' routing)                                                                                            0.000     3.567
$auto_1076.C[14].cin[0] (adder_carry at (22,17))                                                                   0.000     3.567
| (primitive 'adder_carry' combinational delay)                                                                    0.020     3.587
$auto_1076.C[14].cout[0] (adder_carry at (22,17))                                                                  0.000     3.587
| (intra 'clb' routing)                                                                                            0.000     3.587
$auto_1076.C[15].cin[0] (adder_carry at (22,17))                                                                   0.000     3.587
| (primitive 'adder_carry' combinational delay)                                                                    0.020     3.607
$auto_1076.C[15].cout[0] (adder_carry at (22,17))                                                                  0.000     3.607
| (intra 'clb' routing)                                                                                            0.000     3.607
| (OPIN:414832 side: (BOTTOM,) (22,17,0))                                                                          0.000     3.607
| (IPIN:399991 side: (TOP,) (22,16,0))                                                                             0.000     3.607
| (intra 'clb' routing)                                                                                            0.000     3.607
$abc$128410$abc$55512$auto_1076.co.cin[0] (adder_carry at (22,16))                                                 0.000     3.607
| (primitive 'adder_carry' combinational delay)                                                                    0.037     3.644
$abc$128410$abc$55512$auto_1076.co.sumout[0] (adder_carry at (22,16))                                              0.000     3.644
| (intra 'clb' routing)                                                                                            0.000     3.644
| (OPIN:399937 side: (TOP,) (22,16,0))                                                                             0.000     3.644
| (CHANX:1065577 L4 length:4 (22,16,0-> (19,16,0))                                                                 0.119     3.763
| (CHANY:1244424 L1 length:1 (21,17,0-> (21,17,0))                                                                 0.061     3.824
| (CHANX:1069739 L1 length:1 (21,17,0-> (21,17,0))                                                                 0.061     3.885
| (IPIN:414684 side: (TOP,) (21,17,0))                                                                             0.101     3.986
| (intra 'clb' routing)                                                                                            0.085     4.071
$auto_1076.Y[16].in[0] (.names at (21,17))                                                                        -0.000     4.071
| (primitive '.names' combinational delay)                                                                         0.148     4.219
$auto_1076.Y[16].out[0] (.names at (21,17))                                                                        0.000     4.219
| (intra 'clb' routing)                                                                                            0.000     4.219
| (OPIN:414656 side: (TOP,) (21,17,0))                                                                             0.000     4.219
| (CHANX:1069768 L4 length:4 (21,17,0-> (24,17,0))                                                                 0.119     4.338
| (CHANY:1247339 L1 length:1 (22,17,0-> (22,17,0))                                                                 0.061     4.399
| (CHANX:1065804 L1 length:1 (23,16,0-> (23,16,0))                                                                 0.061     4.460
| (CHANY:1250308 L4 length:4 (23,17,0-> (23,20,0))                                                                 0.119     4.578
| (IPIN:415220 side: (RIGHT,) (23,18,0))                                                                           0.101     4.679
| (intra 'dsp' routing)                                                                                            0.000     4.679
$delete_wire$131525.b[17] (RS_DSP_MULT_REGIN at (23,17))                                                           0.000     4.679
data arrival time                                                                                                            4.679

clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                    0.000     0.000
| (intra 'io' routing)                                                                                             0.894     0.894
| (inter-block routing:global net)                                                                                 0.000     0.894
| (intra 'dsp' routing)                                                                                            0.000     0.894
$delete_wire$131525.clk[0] (RS_DSP_MULT_REGIN at (23,17))                                                          0.000     0.894
clock uncertainty                                                                                                  0.000     0.894
cell setup time                                                                                                   -0.070     0.825
data required time                                                                                                           0.825
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           0.825
data arrival time                                                                                                           -4.679
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -3.854


#Path 64
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : $delete_wire$131525.b[15] (RS_DSP_MULT_REGIN at (23,17) clocked by clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                               0.000     0.000
input external delay                                                                                               0.000     0.000
rst.inpad[0] (.input at (1,11))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                             0.894     0.894
| (OPIN:317675 side: (RIGHT,) (1,11,0))                                                                            0.000     0.894
| (CHANY:1185822 L1 length:1 (1,11,0-> (1,11,0))                                                                   0.061     0.955
| (CHANX:1044174 L4 length:4 (2,11,0-> (5,11,0))                                                                   0.119     1.074
| (CHANY:1194622 L1 length:1 (4,12,0-> (4,12,0))                                                                   0.061     1.135
| (CHANX:1048430 L4 length:4 (5,12,0-> (8,12,0))                                                                   0.119     1.254
| (CHANY:1206338 L1 length:1 (8,13,0-> (8,13,0))                                                                   0.061     1.315
| (CHANX:1052746 L4 length:4 (9,13,0-> (12,13,0))                                                                  0.119     1.434
| (CHANY:1218054 L1 length:1 (12,14,0-> (12,14,0))                                                                 0.061     1.495
| (CHANX:1057062 L1 length:1 (13,14,0-> (13,14,0))                                                                 0.061     1.556
| (CHANY:1221034 L4 length:4 (13,15,0-> (13,18,0))                                                                 0.119     1.675
| (CHANY:1221202 L1 length:1 (13,18,0-> (13,18,0))                                                                 0.061     1.736
| (CHANX:1073402 L4 length:4 (14,18,0-> (17,18,0))                                                                 0.119     1.855
| (CHANY:1232918 L1 length:1 (17,19,0-> (17,19,0))                                                                 0.061     1.916
| (CHANX:1077718 L4 length:4 (18,19,0-> (21,19,0))                                                                 0.119     2.034
| (CHANY:1244405 L4 length:4 (21,19,0-> (21,16,0))                                                                 0.119     2.153
| (CHANX:1065776 L4 length:4 (22,16,0-> (25,16,0))                                                                 0.119     2.272
| (IPIN:400125 side: (TOP,) (24,16,0))                                                                             0.101     2.373
| (intra 'clb' routing)                                                                                            0.085     2.458
design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[20].in[1] (.names at (24,16))                        0.000     2.458
| (primitive '.names' combinational delay)                                                                         0.148     2.606
design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[20].out[0] (.names at (24,16))                       0.000     2.606
| (intra 'clb' routing)                                                                                            0.000     2.606
| (OPIN:400107 side: (RIGHT,) (24,16,0))                                                                           0.000     2.606
| (CHANY:1253111 L1 length:1 (24,16,0-> (24,16,0))                                                                 0.061     2.667
| (CHANX:1061659 L4 length:4 (24,15,0-> (21,15,0))                                                                 0.119     2.786
| (CHANY:1247328 L4 length:4 (22,16,0-> (22,19,0))                                                                 0.119     2.905
| (CHANX:1073877 L1 length:1 (22,18,0-> (22,18,0))                                                                 0.061     2.966
| (IPIN:432226 side: (TOP,) (22,18,0))                                                                             0.101     3.066
| (intra 'clb' routing)                                                                                            0.303     3.370
$auto_1076.C[5].g[0] (adder_carry at (22,18))                                                                      0.000     3.370
| (primitive 'adder_carry' combinational delay)                                                                    0.038     3.408
$auto_1076.C[5].cout[0] (adder_carry at (22,18))                                                                   0.000     3.408
| (intra 'clb' routing)                                                                                            0.000     3.408
$auto_1076.C[6].cin[0] (adder_carry at (22,18))                                                                    0.000     3.408
| (primitive 'adder_carry' combinational delay)                                                                    0.020     3.428
$auto_1076.C[6].cout[0] (adder_carry at (22,18))                                                                   0.000     3.428
| (intra 'clb' routing)                                                                                            0.000     3.428
$auto_1076.C[7].cin[0] (adder_carry at (22,18))                                                                    0.000     3.428
| (primitive 'adder_carry' combinational delay)                                                                    0.020     3.448
$auto_1076.C[7].cout[0] (adder_carry at (22,18))                                                                   0.000     3.448
| (intra 'clb' routing)                                                                                            0.000     3.448
| (OPIN:432218 side: (BOTTOM,) (22,18,0))                                                                          0.000     3.448
| (IPIN:414861 side: (TOP,) (22,17,0))                                                                             0.000     3.448
| (intra 'clb' routing)                                                                                            0.000     3.448
$auto_1076.C[8].cin[0] (adder_carry at (22,17))                                                                    0.000     3.448
| (primitive 'adder_carry' combinational delay)                                                                    0.020     3.468
$auto_1076.C[8].cout[0] (adder_carry at (22,17))                                                                   0.000     3.468
| (intra 'clb' routing)                                                                                            0.000     3.468
$auto_1076.C[9].cin[0] (adder_carry at (22,17))                                                                    0.000     3.468
| (primitive 'adder_carry' combinational delay)                                                                    0.020     3.488
$auto_1076.C[9].cout[0] (adder_carry at (22,17))                                                                   0.000     3.488
| (intra 'clb' routing)                                                                                            0.000     3.488
$auto_1076.C[10].cin[0] (adder_carry at (22,17))                                                                   0.000     3.488
| (primitive 'adder_carry' combinational delay)                                                                    0.020     3.508
$auto_1076.C[10].cout[0] (adder_carry at (22,17))                                                                  0.000     3.508
| (intra 'clb' routing)                                                                                            0.000     3.508
$auto_1076.C[11].cin[0] (adder_carry at (22,17))                                                                   0.000     3.508
| (primitive 'adder_carry' combinational delay)                                                                    0.020     3.528
$auto_1076.C[11].cout[0] (adder_carry at (22,17))                                                                  0.000     3.528
| (intra 'clb' routing)                                                                                            0.000     3.528
$auto_1076.C[12].cin[0] (adder_carry at (22,17))                                                                   0.000     3.528
| (primitive 'adder_carry' combinational delay)                                                                    0.020     3.547
$auto_1076.C[12].cout[0] (adder_carry at (22,17))                                                                  0.000     3.547
| (intra 'clb' routing)                                                                                            0.000     3.547
$auto_1076.C[13].cin[0] (adder_carry at (22,17))                                                                   0.000     3.547
| (primitive 'adder_carry' combinational delay)                                                                    0.020     3.567
$auto_1076.C[13].cout[0] (adder_carry at (22,17))                                                                  0.000     3.567
| (intra 'clb' routing)                                                                                            0.000     3.567
$auto_1076.C[14].cin[0] (adder_carry at (22,17))                                                                   0.000     3.567
| (primitive 'adder_carry' combinational delay)                                                                    0.020     3.587
$auto_1076.C[14].cout[0] (adder_carry at (22,17))                                                                  0.000     3.587
| (intra 'clb' routing)                                                                                            0.000     3.587
$auto_1076.C[15].cin[0] (adder_carry at (22,17))                                                                   0.000     3.587
| (primitive 'adder_carry' combinational delay)                                                                    0.020     3.607
$auto_1076.C[15].cout[0] (adder_carry at (22,17))                                                                  0.000     3.607
| (intra 'clb' routing)                                                                                            0.000     3.607
| (OPIN:414832 side: (BOTTOM,) (22,17,0))                                                                          0.000     3.607
| (IPIN:399991 side: (TOP,) (22,16,0))                                                                             0.000     3.607
| (intra 'clb' routing)                                                                                            0.000     3.607
$abc$128410$abc$55512$auto_1076.co.cin[0] (adder_carry at (22,16))                                                 0.000     3.607
| (primitive 'adder_carry' combinational delay)                                                                    0.037     3.644
$abc$128410$abc$55512$auto_1076.co.sumout[0] (adder_carry at (22,16))                                              0.000     3.644
| (intra 'clb' routing)                                                                                            0.000     3.644
| (OPIN:399937 side: (TOP,) (22,16,0))                                                                             0.000     3.644
| (CHANX:1065784 L4 length:4 (22,16,0-> (25,16,0))                                                                 0.119     3.763
| (CHANY:1256088 L1 length:1 (25,17,0-> (25,17,0))                                                                 0.061     3.824
| (IPIN:415549 side: (RIGHT,) (25,17,0))                                                                           0.101     3.925
| (intra 'clb' routing)                                                                                            0.085     4.010
$auto_1076.Y[15].in[0] (.names at (25,17))                                                                         0.000     4.010
| (primitive '.names' combinational delay)                                                                         0.197     4.207
$auto_1076.Y[15].out[0] (.names at (25,17))                                                                        0.000     4.207
| (intra 'clb' routing)                                                                                            0.000     4.207
| (OPIN:415486 side: (TOP,) (25,17,0))                                                                             0.000     4.207
| (CHANX:1069849 L4 length:4 (25,17,0-> (22,17,0))                                                                 0.119     4.326
| (CHANY:1247452 L4 length:4 (22,18,0-> (22,21,0))                                                                 0.119     4.445
| (CHANX:1078054 L4 length:4 (23,19,0-> (26,19,0))                                                                 0.119     4.564
| (IPIN:415234 side: (TOP,) (23,19,0))                                                                             0.101     4.664
| (intra 'dsp' routing)                                                                                            0.000     4.664
$delete_wire$131525.b[15] (RS_DSP_MULT_REGIN at (23,17))                                                           0.000     4.664
data arrival time                                                                                                            4.664

clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                    0.000     0.000
| (intra 'io' routing)                                                                                             0.894     0.894
| (inter-block routing:global net)                                                                                 0.000     0.894
| (intra 'dsp' routing)                                                                                            0.000     0.894
$delete_wire$131525.clk[0] (RS_DSP_MULT_REGIN at (23,17))                                                          0.000     0.894
clock uncertainty                                                                                                  0.000     0.894
cell setup time                                                                                                   -0.070     0.825
data required time                                                                                                           0.825
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           0.825
data arrival time                                                                                                           -4.664
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -3.839


#Path 65
Startpoint: design195_5_10_inst.encoder_instance219.data_out[2].Q[0] (dffre at (22,27) clocked by clk)
Endpoint  : out:out[0].outpad[0] (.output at (1,31) clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (51,44))                                                   0.000     0.000
| (intra 'io' routing)                                                                            0.894     0.894
| (inter-block routing:global net)                                                                0.000     0.894
| (intra 'clb' routing)                                                                           0.000     0.894
design195_5_10_inst.encoder_instance219.data_out[2].C[0] (dffre at (22,27))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                     0.154     1.048
design195_5_10_inst.encoder_instance219.data_out[2].Q[0] (dffre at (22,27)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                           0.000     1.048
| (OPIN:569816 side: (RIGHT,) (22,27,0))                                                          0.000     1.048
| (CHANY:1248022 L4 length:4 (22,27,0-> (22,30,0))                                                0.119     1.167
| (CHANX:1114357 L4 length:4 (22,28,0-> (19,28,0))                                                0.119     1.286
| (IPIN:583436 side: (TOP,) (22,28,0))                                                            0.101     1.387
| (intra 'clb' routing)                                                                           0.085     1.472
$obuf_out[0].in[4] (.names at (22,28))                                                            0.000     1.472
| (primitive '.names' combinational delay)                                                        0.218     1.690
$obuf_out[0].out[0] (.names at (22,28))                                                           0.000     1.690
| (intra 'clb' routing)                                                                           0.085     1.775
out[0].in[0] (.names at (22,28))                                                0.000     1.775
| (primitive '.names' combinational delay)                                                        0.148     1.923
out[0].out[0] (.names at (22,28))                                               0.000     1.923
| (intra 'clb' routing)                                                                           0.000     1.923
| (OPIN:583412 side: (TOP,) (22,28,0))                                                            0.000     1.923
| (CHANX:1114351 L4 length:4 (22,28,0-> (19,28,0))                                                0.119     2.042
| (CHANY:1236415 L1 length:1 (18,28,0-> (18,28,0))                                                0.061     2.103
| (CHANX:1110035 L4 length:4 (18,27,0-> (15,27,0))                                                0.119     2.222
| (CHANY:1224784 L4 length:4 (14,28,0-> (14,31,0))                                                0.119     2.341
| (CHANX:1126035 L4 length:4 (14,31,0-> (11,31,0))                                                0.119     2.460
| (CHANY:1213307 L1 length:1 (10,31,0-> (10,31,0))                                                0.061     2.521
| (CHANX:1121719 L4 length:4 (10,30,0-> (7,30,0))                                                 0.119     2.639
| (CHANX:1121527 L4 length:4 (7,30,0-> (4,30,0))                                                  0.119     2.758
| (CHANX:1121287 L4 length:4 (4,30,0-> (1,30,0))                                                  0.119     2.877
| (CHANY:1187126 L4 length:4 (1,31,0-> (1,34,0))                                                  0.119     2.996
| (IPIN:625264 side: (RIGHT,) (1,31,0))                                                           0.101     3.097
| (intra 'io' routing)                                                                            0.733     3.830
out:out[0].outpad[0] (.output at (1,31))                                        0.000     3.830
data arrival time                                                                                           3.830

clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
clock uncertainty                                                                                 0.000     0.000
output external delay                                                                             0.000     0.000
data required time                                                                                          0.000
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          0.000
data arrival time                                                                                          -3.830
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -3.830


#Path 66
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : $delete_wire$131525.a[6] (RS_DSP_MULT_REGIN at (23,17) clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
input external delay                                                            0.000     0.000
rst.inpad[0] (.input at (1,11))                                           0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (OPIN:317675 side: (RIGHT,) (1,11,0))                                         0.000     0.894
| (CHANY:1185822 L1 length:1 (1,11,0-> (1,11,0))                                0.061     0.955
| (CHANX:1044174 L4 length:4 (2,11,0-> (5,11,0))                                0.119     1.074
| (CHANY:1194622 L1 length:1 (4,12,0-> (4,12,0))                                0.061     1.135
| (CHANX:1048430 L4 length:4 (5,12,0-> (8,12,0))                                0.119     1.254
| (CHANY:1206338 L1 length:1 (8,13,0-> (8,13,0))                                0.061     1.315
| (CHANX:1052746 L4 length:4 (9,13,0-> (12,13,0))                               0.119     1.434
| (CHANY:1218054 L1 length:1 (12,14,0-> (12,14,0))                              0.061     1.495
| (CHANX:1057062 L1 length:1 (13,14,0-> (13,14,0))                              0.061     1.556
| (CHANY:1221034 L4 length:4 (13,15,0-> (13,18,0))                              0.119     1.675
| (CHANY:1221202 L1 length:1 (13,18,0-> (13,18,0))                              0.061     1.736
| (CHANX:1073402 L4 length:4 (14,18,0-> (17,18,0))                              0.119     1.855
| (CHANY:1232918 L1 length:1 (17,19,0-> (17,19,0))                              0.061     1.916
| (CHANX:1077718 L4 length:4 (18,19,0-> (21,19,0))                              0.119     2.034
| (CHANY:1241750 L4 length:4 (20,20,0-> (20,23,0))                              0.119     2.153
| (CHANX:1090102 L4 length:4 (21,22,0-> (24,22,0))                              0.119     2.272
| (CHANX:1090228 L4 length:4 (23,22,0-> (26,22,0))                              0.119     2.391
| (CHANY:1253327 L4 length:4 (24,22,0-> (24,19,0))                              0.119     2.510
| (CHANX:1082141 L1 length:1 (24,20,0-> (24,20,0))                              0.061     2.571
| (IPIN:461240 side: (TOP,) (24,20,0))                                          0.101     2.672
| (intra 'clb' routing)                                                         0.085     2.757
$abc$128410$new_new_n3099__.in[0] (.names at (24,20))                           0.000     2.757
| (primitive '.names' combinational delay)                                      0.173     2.929
$abc$128410$new_new_n3099__.out[0] (.names at (24,20))                          0.000     2.929
| (intra 'clb' routing)                                                         0.000     2.929
| (OPIN:461226 side: (RIGHT,) (24,20,0))                                        0.000     2.929
| (CHANY:1253215 L4 length:4 (24,20,0-> (24,17,0))                              0.119     3.048
| (CHANY:1253229 L1 length:1 (24,18,0-> (24,18,0))                              0.061     3.109
| (CHANX:1069797 L4 length:4 (24,17,0-> (21,17,0))                              0.119     3.228
| (IPIN:414702 side: (TOP,) (21,17,0))                                          0.101     3.329
| (intra 'clb' routing)                                                         0.085     3.414
$abc$128410$new_new_n3107__.in[3] (.names at (21,17))                           0.000     3.414
| (primitive '.names' combinational delay)                                      0.025     3.439
$abc$128410$new_new_n3107__.out[0] (.names at (21,17))                          0.000     3.439
| (intra 'clb' routing)                                                         0.085     3.524
$abc$128410$new_new_n3118__.in[0] (.names at (21,17))                           0.000     3.524
| (primitive '.names' combinational delay)                                      0.148     3.672
$abc$128410$new_new_n3118__.out[0] (.names at (21,17))                          0.000     3.672
| (intra 'clb' routing)                                                         0.000     3.672
| (OPIN:414662 side: (TOP,) (21,17,0))                                          0.000     3.672
| (CHANX:1069589 L4 length:4 (21,17,0-> (18,17,0))                              0.119     3.791
| (IPIN:414533 side: (TOP,) (20,17,0))                                          0.101     3.892
| (intra 'clb' routing)                                                         0.085     3.977
$auto_10936.Y[6].in[0] (.names at (20,17))                                      0.000     3.977
| (primitive '.names' combinational delay)                                      0.218     4.195
$auto_10936.Y[6].out[0] (.names at (20,17))                                     0.000     4.195
| (intra 'clb' routing)                                                         0.000     4.195
| (OPIN:414523 side: (RIGHT,) (20,17,0))                                        0.000     4.195
| (CHANY:1241556 L4 length:4 (20,17,0-> (20,20,0))                              0.119     4.314
| (CHANX:1073838 L4 length:4 (21,18,0-> (24,18,0))                              0.119     4.433
| (CHANX:1073948 L1 length:1 (23,18,0-> (23,18,0))                              0.061     4.494
| (IPIN:415186 side: (TOP,) (23,18,0))                                          0.101     4.594
| (intra 'dsp' routing)                                                         0.000     4.594
$delete_wire$131525.a[6] (RS_DSP_MULT_REGIN at (23,17))                         0.000     4.594
data arrival time                                                                         4.594

clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (inter-block routing:global net)                                              0.000     0.894
| (intra 'dsp' routing)                                                         0.000     0.894
$delete_wire$131525.clk[0] (RS_DSP_MULT_REGIN at (23,17))                       0.000     0.894
clock uncertainty                                                               0.000     0.894
cell setup time                                                                -0.074     0.820
data required time                                                                        0.820
-----------------------------------------------------------------------------------------------
data required time                                                                        0.820
data arrival time                                                                        -4.594
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -3.774


#Path 67
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : design195_5_10_inst.decoder_instance433.decoder_inst.data_out[0].D[0] (dffre at (18,19) clocked by clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           0.000     0.000
rst.inpad[0] (.input at (1,11))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (OPIN:317675 side: (RIGHT,) (1,11,0))                                                                        0.000     0.894
| (CHANY:1185822 L1 length:1 (1,11,0-> (1,11,0))                                                               0.061     0.955
| (CHANX:1044174 L4 length:4 (2,11,0-> (5,11,0))                                                               0.119     1.074
| (CHANY:1194622 L1 length:1 (4,12,0-> (4,12,0))                                                               0.061     1.135
| (CHANX:1048430 L4 length:4 (5,12,0-> (8,12,0))                                                               0.119     1.254
| (CHANY:1206338 L1 length:1 (8,13,0-> (8,13,0))                                                               0.061     1.315
| (CHANX:1052746 L4 length:4 (9,13,0-> (12,13,0))                                                              0.119     1.434
| (CHANY:1218054 L1 length:1 (12,14,0-> (12,14,0))                                                             0.061     1.495
| (CHANX:1057062 L1 length:1 (13,14,0-> (13,14,0))                                                             0.061     1.556
| (CHANY:1221034 L4 length:4 (13,15,0-> (13,18,0))                                                             0.119     1.675
| (CHANY:1221202 L1 length:1 (13,18,0-> (13,18,0))                                                             0.061     1.736
| (CHANX:1073402 L4 length:4 (14,18,0-> (17,18,0))                                                             0.119     1.855
| (CHANY:1232918 L1 length:1 (17,19,0-> (17,19,0))                                                             0.061     1.916
| (CHANX:1077718 L4 length:4 (18,19,0-> (21,19,0))                                                             0.119     2.034
| (CHANY:1241750 L4 length:4 (20,20,0-> (20,23,0))                                                             0.119     2.153
| (CHANX:1090102 L4 length:4 (21,22,0-> (24,22,0))                                                             0.119     2.272
| (CHANY:1250678 L4 length:4 (23,23,0-> (23,26,0))                                                             0.119     2.391
| (CHANX:1102486 L4 length:4 (24,25,0-> (27,25,0))                                                             0.119     2.510
| (CHANY:1262490 L1 length:1 (27,26,0-> (27,26,0))                                                             0.061     2.571
| (CHANX:1106802 L4 length:4 (28,26,0-> (31,26,0))                                                             0.119     2.690
| (CHANY:1271306 L4 length:4 (30,27,0-> (30,30,0))                                                             0.119     2.809
| (CHANY:1271342 L1 length:1 (30,28,0-> (30,28,0))                                                             0.061     2.870
| (CHANX:1115134 L4 length:4 (31,28,0-> (34,28,0))                                                             0.119     2.989
| (IPIN:584801 side: (TOP,) (33,28,0))                                                                         0.101     3.089
| (intra 'clb' routing)                                                                                        0.085     3.175
$abc$128410$abc$64559$li133_li133.in[1] (.names at (33,28))                                                   -0.000     3.175
| (primitive '.names' combinational delay)                                                                     0.099     3.274
$abc$128410$abc$64559$li133_li133.out[0] (.names at (33,28))                                                   0.000     3.274
| (intra 'clb' routing)                                                                                        0.000     3.274
| (OPIN:584781 side: (RIGHT,) (33,28,0))                                                                       0.000     3.274
| (CHANY:1279931 L4 length:4 (33,28,0-> (33,25,0))                                                             0.119     3.393
| (CHANX:1098967 L1 length:1 (33,24,0-> (33,24,0))                                                             0.061     3.454
| (CHANY:1276759 L4 length:4 (32,24,0-> (32,21,0))                                                             0.119     3.572
| (CHANX:1090613 L4 length:4 (32,22,0-> (29,22,0))                                                             0.119     3.691
| (CHANX:1090417 L4 length:4 (29,22,0-> (26,22,0))                                                             0.119     3.810
| (CHANY:1256413 L1 length:1 (25,22,0-> (25,22,0))                                                             0.061     3.871
| (CHANX:1086101 L4 length:4 (25,21,0-> (22,21,0))                                                             0.119     3.990
| (CHANX:1085905 L4 length:4 (22,21,0-> (19,21,0))                                                             0.119     4.109
| (CHANX:1085893 L1 length:1 (19,21,0-> (19,21,0))                                                             0.061     4.170
| (CHANY:1235785 L4 length:4 (18,21,0-> (18,18,0))                                                             0.119     4.289
| (IPIN:445258 side: (RIGHT,) (18,19,0))                                                                       0.101     4.390
| (intra 'clb' routing)                                                                                        0.085     4.475
$abc$128410$auto_86794.in[5] (.names at (18,19))                                                               0.000     4.475
| (primitive '.names' combinational delay)                                                                     0.152     4.626
$abc$128410$auto_86794.out[0] (.names at (18,19))                                                              0.000     4.626
| (intra 'clb' routing)                                                                                        0.000     4.626
design195_5_10_inst.decoder_instance433.decoder_inst.data_out[0].D[0] (dffre at (18,19))                       0.000     4.626
data arrival time                                                                                                        4.626

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing:global net)                                                                             0.000     0.894
| (intra 'clb' routing)                                                                                        0.000     0.894
design195_5_10_inst.decoder_instance433.decoder_inst.data_out[0].C[0] (dffre at (18,19))                       0.000     0.894
clock uncertainty                                                                                              0.000     0.894
cell setup time                                                                                               -0.032     0.863
data required time                                                                                                       0.863
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.863
data arrival time                                                                                                       -4.626
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -3.764


#Path 68
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : design195_5_10_inst.decoder_instance433.decoder_inst.data_out[1].D[0] (dffre at (18,20) clocked by clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           0.000     0.000
rst.inpad[0] (.input at (1,11))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (OPIN:317675 side: (RIGHT,) (1,11,0))                                                                        0.000     0.894
| (CHANY:1185822 L1 length:1 (1,11,0-> (1,11,0))                                                               0.061     0.955
| (CHANX:1044174 L4 length:4 (2,11,0-> (5,11,0))                                                               0.119     1.074
| (CHANY:1194622 L1 length:1 (4,12,0-> (4,12,0))                                                               0.061     1.135
| (CHANX:1048430 L4 length:4 (5,12,0-> (8,12,0))                                                               0.119     1.254
| (CHANY:1206338 L1 length:1 (8,13,0-> (8,13,0))                                                               0.061     1.315
| (CHANX:1052746 L4 length:4 (9,13,0-> (12,13,0))                                                              0.119     1.434
| (CHANY:1218054 L1 length:1 (12,14,0-> (12,14,0))                                                             0.061     1.495
| (CHANX:1057062 L1 length:1 (13,14,0-> (13,14,0))                                                             0.061     1.556
| (CHANY:1221034 L4 length:4 (13,15,0-> (13,18,0))                                                             0.119     1.675
| (CHANY:1221202 L1 length:1 (13,18,0-> (13,18,0))                                                             0.061     1.736
| (CHANX:1073402 L4 length:4 (14,18,0-> (17,18,0))                                                             0.119     1.855
| (CHANY:1232918 L1 length:1 (17,19,0-> (17,19,0))                                                             0.061     1.916
| (CHANX:1077718 L4 length:4 (18,19,0-> (21,19,0))                                                             0.119     2.034
| (CHANY:1241750 L4 length:4 (20,20,0-> (20,23,0))                                                             0.119     2.153
| (CHANX:1090102 L4 length:4 (21,22,0-> (24,22,0))                                                             0.119     2.272
| (CHANY:1250678 L4 length:4 (23,23,0-> (23,26,0))                                                             0.119     2.391
| (CHANX:1102486 L4 length:4 (24,25,0-> (27,25,0))                                                             0.119     2.510
| (CHANY:1262490 L1 length:1 (27,26,0-> (27,26,0))                                                             0.061     2.571
| (CHANX:1106802 L4 length:4 (28,26,0-> (31,26,0))                                                             0.119     2.690
| (CHANY:1271306 L4 length:4 (30,27,0-> (30,30,0))                                                             0.119     2.809
| (CHANY:1271342 L1 length:1 (30,28,0-> (30,28,0))                                                             0.061     2.870
| (CHANX:1115134 L4 length:4 (31,28,0-> (34,28,0))                                                             0.119     2.989
| (IPIN:584801 side: (TOP,) (33,28,0))                                                                         0.101     3.089
| (intra 'clb' routing)                                                                                        0.085     3.175
$abc$128410$abc$64559$li133_li133.in[1] (.names at (33,28))                                                   -0.000     3.175
| (primitive '.names' combinational delay)                                                                     0.099     3.274
$abc$128410$abc$64559$li133_li133.out[0] (.names at (33,28))                                                   0.000     3.274
| (intra 'clb' routing)                                                                                        0.000     3.274
| (OPIN:584781 side: (RIGHT,) (33,28,0))                                                                       0.000     3.274
| (CHANY:1279931 L4 length:4 (33,28,0-> (33,25,0))                                                             0.119     3.393
| (CHANX:1098967 L1 length:1 (33,24,0-> (33,24,0))                                                             0.061     3.454
| (CHANY:1276759 L4 length:4 (32,24,0-> (32,21,0))                                                             0.119     3.572
| (CHANX:1090613 L4 length:4 (32,22,0-> (29,22,0))                                                             0.119     3.691
| (CHANX:1090417 L4 length:4 (29,22,0-> (26,22,0))                                                             0.119     3.810
| (CHANY:1256413 L1 length:1 (25,22,0-> (25,22,0))                                                             0.061     3.871
| (CHANX:1086101 L4 length:4 (25,21,0-> (22,21,0))                                                             0.119     3.990
| (CHANX:1085905 L4 length:4 (22,21,0-> (19,21,0))                                                             0.119     4.109
| (CHANX:1085893 L1 length:1 (19,21,0-> (19,21,0))                                                             0.061     4.170
| (CHANY:1235785 L4 length:4 (18,21,0-> (18,18,0))                                                             0.119     4.289
| (IPIN:460127 side: (RIGHT,) (18,20,0))                                                                       0.101     4.390
| (intra 'clb' routing)                                                                                        0.085     4.475
$abc$128410$auto_86796.in[5] (.names at (18,20))                                                               0.000     4.475
| (primitive '.names' combinational delay)                                                                     0.152     4.626
$abc$128410$auto_86796.out[0] (.names at (18,20))                                                              0.000     4.626
| (intra 'clb' routing)                                                                                        0.000     4.626
design195_5_10_inst.decoder_instance433.decoder_inst.data_out[1].D[0] (dffre at (18,20))                       0.000     4.626
data arrival time                                                                                                        4.626

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing:global net)                                                                             0.000     0.894
| (intra 'clb' routing)                                                                                        0.000     0.894
design195_5_10_inst.decoder_instance433.decoder_inst.data_out[1].C[0] (dffre at (18,20))                       0.000     0.894
clock uncertainty                                                                                              0.000     0.894
cell setup time                                                                                               -0.032     0.863
data required time                                                                                                       0.863
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.863
data arrival time                                                                                                       -4.626
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -3.764


#Path 69
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : design195_5_10_inst.decoder_instance433.decoder_inst.data_out[3].D[0] (dffre at (18,19) clocked by clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           0.000     0.000
rst.inpad[0] (.input at (1,11))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (OPIN:317675 side: (RIGHT,) (1,11,0))                                                                        0.000     0.894
| (CHANY:1185822 L1 length:1 (1,11,0-> (1,11,0))                                                               0.061     0.955
| (CHANX:1044174 L4 length:4 (2,11,0-> (5,11,0))                                                               0.119     1.074
| (CHANY:1194622 L1 length:1 (4,12,0-> (4,12,0))                                                               0.061     1.135
| (CHANX:1048430 L4 length:4 (5,12,0-> (8,12,0))                                                               0.119     1.254
| (CHANY:1206338 L1 length:1 (8,13,0-> (8,13,0))                                                               0.061     1.315
| (CHANX:1052746 L4 length:4 (9,13,0-> (12,13,0))                                                              0.119     1.434
| (CHANY:1218054 L1 length:1 (12,14,0-> (12,14,0))                                                             0.061     1.495
| (CHANX:1057062 L1 length:1 (13,14,0-> (13,14,0))                                                             0.061     1.556
| (CHANY:1221034 L4 length:4 (13,15,0-> (13,18,0))                                                             0.119     1.675
| (CHANY:1221202 L1 length:1 (13,18,0-> (13,18,0))                                                             0.061     1.736
| (CHANX:1073402 L4 length:4 (14,18,0-> (17,18,0))                                                             0.119     1.855
| (CHANY:1232918 L1 length:1 (17,19,0-> (17,19,0))                                                             0.061     1.916
| (CHANX:1077718 L4 length:4 (18,19,0-> (21,19,0))                                                             0.119     2.034
| (CHANY:1241750 L4 length:4 (20,20,0-> (20,23,0))                                                             0.119     2.153
| (CHANX:1090102 L4 length:4 (21,22,0-> (24,22,0))                                                             0.119     2.272
| (CHANY:1250678 L4 length:4 (23,23,0-> (23,26,0))                                                             0.119     2.391
| (CHANX:1102486 L4 length:4 (24,25,0-> (27,25,0))                                                             0.119     2.510
| (CHANY:1262490 L1 length:1 (27,26,0-> (27,26,0))                                                             0.061     2.571
| (CHANX:1106802 L4 length:4 (28,26,0-> (31,26,0))                                                             0.119     2.690
| (CHANY:1271306 L4 length:4 (30,27,0-> (30,30,0))                                                             0.119     2.809
| (CHANY:1271342 L1 length:1 (30,28,0-> (30,28,0))                                                             0.061     2.870
| (CHANX:1115134 L4 length:4 (31,28,0-> (34,28,0))                                                             0.119     2.989
| (IPIN:584801 side: (TOP,) (33,28,0))                                                                         0.101     3.089
| (intra 'clb' routing)                                                                                        0.085     3.175
$abc$128410$abc$64559$li133_li133.in[1] (.names at (33,28))                                                   -0.000     3.175
| (primitive '.names' combinational delay)                                                                     0.099     3.274
$abc$128410$abc$64559$li133_li133.out[0] (.names at (33,28))                                                   0.000     3.274
| (intra 'clb' routing)                                                                                        0.000     3.274
| (OPIN:584781 side: (RIGHT,) (33,28,0))                                                                       0.000     3.274
| (CHANY:1279931 L4 length:4 (33,28,0-> (33,25,0))                                                             0.119     3.393
| (CHANX:1098967 L1 length:1 (33,24,0-> (33,24,0))                                                             0.061     3.454
| (CHANY:1276759 L4 length:4 (32,24,0-> (32,21,0))                                                             0.119     3.572
| (CHANX:1090613 L4 length:4 (32,22,0-> (29,22,0))                                                             0.119     3.691
| (CHANX:1090417 L4 length:4 (29,22,0-> (26,22,0))                                                             0.119     3.810
| (CHANY:1256413 L1 length:1 (25,22,0-> (25,22,0))                                                             0.061     3.871
| (CHANX:1086101 L4 length:4 (25,21,0-> (22,21,0))                                                             0.119     3.990
| (CHANX:1085905 L4 length:4 (22,21,0-> (19,21,0))                                                             0.119     4.109
| (CHANX:1085893 L1 length:1 (19,21,0-> (19,21,0))                                                             0.061     4.170
| (CHANY:1235785 L4 length:4 (18,21,0-> (18,18,0))                                                             0.119     4.289
| (IPIN:445258 side: (RIGHT,) (18,19,0))                                                                       0.101     4.390
| (intra 'clb' routing)                                                                                        0.085     4.475
$abc$128410$auto_86800.in[0] (.names at (18,19))                                                               0.000     4.475
| (primitive '.names' combinational delay)                                                                     0.152     4.626
$abc$128410$auto_86800.out[0] (.names at (18,19))                                                              0.000     4.626
| (intra 'clb' routing)                                                                                        0.000     4.626
design195_5_10_inst.decoder_instance433.decoder_inst.data_out[3].D[0] (dffre at (18,19))                       0.000     4.626
data arrival time                                                                                                        4.626

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing:global net)                                                                             0.000     0.894
| (intra 'clb' routing)                                                                                        0.000     0.894
design195_5_10_inst.decoder_instance433.decoder_inst.data_out[3].C[0] (dffre at (18,19))                       0.000     0.894
clock uncertainty                                                                                              0.000     0.894
cell setup time                                                                                               -0.032     0.863
data required time                                                                                                       0.863
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.863
data arrival time                                                                                                       -4.626
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -3.764


#Path 70
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : design195_5_10_inst.decoder_instance433.decoder_inst.data_out[5].D[0] (dffre at (18,19) clocked by clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           0.000     0.000
rst.inpad[0] (.input at (1,11))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (OPIN:317675 side: (RIGHT,) (1,11,0))                                                                        0.000     0.894
| (CHANY:1185822 L1 length:1 (1,11,0-> (1,11,0))                                                               0.061     0.955
| (CHANX:1044174 L4 length:4 (2,11,0-> (5,11,0))                                                               0.119     1.074
| (CHANY:1194622 L1 length:1 (4,12,0-> (4,12,0))                                                               0.061     1.135
| (CHANX:1048430 L4 length:4 (5,12,0-> (8,12,0))                                                               0.119     1.254
| (CHANY:1206338 L1 length:1 (8,13,0-> (8,13,0))                                                               0.061     1.315
| (CHANX:1052746 L4 length:4 (9,13,0-> (12,13,0))                                                              0.119     1.434
| (CHANY:1218054 L1 length:1 (12,14,0-> (12,14,0))                                                             0.061     1.495
| (CHANX:1057062 L1 length:1 (13,14,0-> (13,14,0))                                                             0.061     1.556
| (CHANY:1221034 L4 length:4 (13,15,0-> (13,18,0))                                                             0.119     1.675
| (CHANY:1221202 L1 length:1 (13,18,0-> (13,18,0))                                                             0.061     1.736
| (CHANX:1073402 L4 length:4 (14,18,0-> (17,18,0))                                                             0.119     1.855
| (CHANY:1232918 L1 length:1 (17,19,0-> (17,19,0))                                                             0.061     1.916
| (CHANX:1077718 L4 length:4 (18,19,0-> (21,19,0))                                                             0.119     2.034
| (CHANY:1241750 L4 length:4 (20,20,0-> (20,23,0))                                                             0.119     2.153
| (CHANX:1090102 L4 length:4 (21,22,0-> (24,22,0))                                                             0.119     2.272
| (CHANY:1250678 L4 length:4 (23,23,0-> (23,26,0))                                                             0.119     2.391
| (CHANX:1102486 L4 length:4 (24,25,0-> (27,25,0))                                                             0.119     2.510
| (CHANY:1262490 L1 length:1 (27,26,0-> (27,26,0))                                                             0.061     2.571
| (CHANX:1106802 L4 length:4 (28,26,0-> (31,26,0))                                                             0.119     2.690
| (CHANY:1271306 L4 length:4 (30,27,0-> (30,30,0))                                                             0.119     2.809
| (CHANY:1271342 L1 length:1 (30,28,0-> (30,28,0))                                                             0.061     2.870
| (CHANX:1115134 L4 length:4 (31,28,0-> (34,28,0))                                                             0.119     2.989
| (IPIN:584801 side: (TOP,) (33,28,0))                                                                         0.101     3.089
| (intra 'clb' routing)                                                                                        0.085     3.175
$abc$128410$abc$64559$li133_li133.in[1] (.names at (33,28))                                                   -0.000     3.175
| (primitive '.names' combinational delay)                                                                     0.099     3.274
$abc$128410$abc$64559$li133_li133.out[0] (.names at (33,28))                                                   0.000     3.274
| (intra 'clb' routing)                                                                                        0.000     3.274
| (OPIN:584781 side: (RIGHT,) (33,28,0))                                                                       0.000     3.274
| (CHANY:1279931 L4 length:4 (33,28,0-> (33,25,0))                                                             0.119     3.393
| (CHANX:1098967 L1 length:1 (33,24,0-> (33,24,0))                                                             0.061     3.454
| (CHANY:1276759 L4 length:4 (32,24,0-> (32,21,0))                                                             0.119     3.572
| (CHANX:1090613 L4 length:4 (32,22,0-> (29,22,0))                                                             0.119     3.691
| (CHANX:1090417 L4 length:4 (29,22,0-> (26,22,0))                                                             0.119     3.810
| (CHANY:1256413 L1 length:1 (25,22,0-> (25,22,0))                                                             0.061     3.871
| (CHANX:1086101 L4 length:4 (25,21,0-> (22,21,0))                                                             0.119     3.990
| (CHANX:1085905 L4 length:4 (22,21,0-> (19,21,0))                                                             0.119     4.109
| (CHANX:1085893 L1 length:1 (19,21,0-> (19,21,0))                                                             0.061     4.170
| (CHANY:1235785 L4 length:4 (18,21,0-> (18,18,0))                                                             0.119     4.289
| (IPIN:445258 side: (RIGHT,) (18,19,0))                                                                       0.101     4.390
| (intra 'clb' routing)                                                                                        0.085     4.475
$abc$128410$auto_86804.in[5] (.names at (18,19))                                                               0.000     4.475
| (primitive '.names' combinational delay)                                                                     0.152     4.626
$abc$128410$auto_86804.out[0] (.names at (18,19))                                                              0.000     4.626
| (intra 'clb' routing)                                                                                        0.000     4.626
design195_5_10_inst.decoder_instance433.decoder_inst.data_out[5].D[0] (dffre at (18,19))                       0.000     4.626
data arrival time                                                                                                        4.626

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing:global net)                                                                             0.000     0.894
| (intra 'clb' routing)                                                                                        0.000     0.894
design195_5_10_inst.decoder_instance433.decoder_inst.data_out[5].C[0] (dffre at (18,19))                       0.000     0.894
clock uncertainty                                                                                              0.000     0.894
cell setup time                                                                                               -0.032     0.863
data required time                                                                                                       0.863
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.863
data arrival time                                                                                                       -4.626
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -3.764


#Path 71
Startpoint: $delete_wire$131581.z[22] (RS_DSP_MULT_REGIN at (35,32) clocked by clk)
Endpoint  : design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[25].D[0] (dffre at (33,28) clocked by clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                           0.894     0.894
| (inter-block routing:global net)                                                                                               0.000     0.894
| (intra 'dsp' routing)                                                                                                          0.000     0.894
$delete_wire$131581.clk[0] (RS_DSP_MULT_REGIN at (35,32))                                                                        0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN' Tcq_max)                                                                                        0.151     1.045
$delete_wire$131581.z[22] (RS_DSP_MULT_REGIN at (35,32)) [clock-to-output]                                                       0.000     1.045
| (intra 'dsp' routing)                                                                                                          0.000     1.045
| (OPIN:647152 side: (RIGHT,) (35,32,0))                                                                                         0.000     1.045
| (CHANY:1285997 L4 length:4 (35,32,0-> (35,29,0))                                                                               0.119     1.164
| (CHANX:1115365 L1 length:1 (35,28,0-> (35,28,0))                                                                               0.061     1.225
| (CHANY:1283074 L1 length:1 (34,29,0-> (34,29,0))                                                                               0.061     1.286
| (CHANX:1119365 L1 length:1 (34,29,0-> (34,29,0))                                                                               0.061     1.347
| (IPIN:601088 side: (TOP,) (34,29,0))                                                                                           0.101     1.448
| (intra 'clb' routing)                                                                                                          0.085     1.533
$abc$128410$new_new_n3239__.in[1] (.names at (34,29))                                                                           -0.000     1.533
| (primitive '.names' combinational delay)                                                                                       0.152     1.685
$abc$128410$new_new_n3239__.out[0] (.names at (34,29))                                                                           0.000     1.685
| (intra 'clb' routing)                                                                                                          0.000     1.685
| (OPIN:601049 side: (TOP,) (34,29,0))                                                                                           0.000     1.685
| (CHANX:1119181 L4 length:4 (34,29,0-> (31,29,0))                                                                               0.119     1.804
| (CHANY:1280149 L1 length:1 (33,29,0-> (33,29,0))                                                                               0.061     1.865
| (IPIN:600973 side: (RIGHT,) (33,29,0))                                                                                         0.101     1.965
| (intra 'clb' routing)                                                                                                          0.085     2.050
$abc$128410$new_new_n3240__.in[3] (.names at (33,29))                                                                            0.000     2.050
| (primitive '.names' combinational delay)                                                                                       0.173     2.223
$abc$128410$new_new_n3240__.out[0] (.names at (33,29))                                                                           0.000     2.223
| (intra 'clb' routing)                                                                                                          0.000     2.223
| (OPIN:600919 side: (RIGHT,) (33,29,0))                                                                                         0.000     2.223
| (CHANY:1280174 L4 length:4 (33,29,0-> (33,32,0))                                                                               0.119     2.342
| (CHANX:1119291 L1 length:1 (33,29,0-> (33,29,0))                                                                               0.061     2.403
| (IPIN:600932 side: (TOP,) (33,29,0))                                                                                           0.101     2.504
| (intra 'clb' routing)                                                                                                          0.085     2.589
$abc$128410$new_new_n3242__.in[0] (.names at (33,29))                                                                            0.000     2.589
| (primitive '.names' combinational delay)                                                                                       0.218     2.807
$abc$128410$new_new_n3242__.out[0] (.names at (33,29))                                                                           0.000     2.807
| (intra 'clb' routing)                                                                                                          0.000     2.807
| (OPIN:600905 side: (TOP,) (33,29,0))                                                                                           0.000     2.807
| (CHANX:1119322 L4 length:4 (33,29,0-> (36,29,0))                                                                               0.119     2.926
| (CHANY:1282913 L4 length:4 (34,29,0-> (34,26,0))                                                                               0.119     3.045
| (IPIN:601110 side: (RIGHT,) (34,29,0))                                                                                         0.101     3.145
| (intra 'clb' routing)                                                                                                          0.085     3.230
$auto_1085.B[24].in[1] (.names at (34,29))                                                                                       0.000     3.230
| (primitive '.names' combinational delay)                                                                                       0.197     3.427
$auto_1085.B[24].out[0] (.names at (34,29))                                                                                      0.000     3.427
| (intra 'clb' routing)                                                                                                          0.000     3.427
| (OPIN:601068 side: (RIGHT,) (34,29,0))                                                                                         0.000     3.427
| (CHANY:1283067 L1 length:1 (34,29,0-> (34,29,0))                                                                               0.061     3.488
| (CHANX:1115127 L4 length:4 (34,28,0-> (31,28,0))                                                                               0.119     3.607
| (IPIN:584650 side: (TOP,) (32,28,0))                                                                                           0.101     3.708
| (intra 'clb' routing)                                                                                                          0.303     4.011
$auto_1085.C[25].p[0] (adder_carry at (32,28))                                                                                   0.000     4.011
| (primitive 'adder_carry' combinational delay)                                                                                  0.037     4.048
$auto_1085.C[25].sumout[0] (adder_carry at (32,28))                                                                              0.000     4.048
| (intra 'clb' routing)                                                                                                          0.000     4.048
| (OPIN:584620 side: (TOP,) (32,28,0))                                                                                           0.000     4.048
| (CHANX:1115198 L4 length:4 (32,28,0-> (35,28,0))                                                                               0.119     4.167
| (CHANX:1115210 L1 length:1 (33,28,0-> (33,28,0))                                                                               0.061     4.228
| (IPIN:584812 side: (TOP,) (33,28,0))                                                                                           0.101     4.328
| (intra 'clb' routing)                                                                                                          0.085     4.413
$abc$128410$abc$64559$li742_li742.in[0] (.names at (33,28))                                                                      0.000     4.413
| (primitive '.names' combinational delay)                                                                                       0.197     4.610
$abc$128410$abc$64559$li742_li742.out[0] (.names at (33,28))                                                                     0.000     4.610
| (intra 'clb' routing)                                                                                                          0.000     4.610
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[25].D[0] (dffre at (33,28))                       0.000     4.610
data arrival time                                                                                                                          4.610

clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                           0.894     0.894
| (inter-block routing:global net)                                                                                               0.000     0.894
| (intra 'clb' routing)                                                                                                          0.000     0.894
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[25].C[0] (dffre at (33,28))                       0.000     0.894
clock uncertainty                                                                                                                0.000     0.894
cell setup time                                                                                                                 -0.032     0.863
data required time                                                                                                                         0.863
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.863
data arrival time                                                                                                                         -4.610
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.747


#Path 72
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : design195_5_10_inst.encoder_instance219.data_out[11].D[0] (dffre at (25,30) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
rst.inpad[0] (.input at (1,11))                                                              0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (OPIN:317675 side: (RIGHT,) (1,11,0))                                                            0.000     0.894
| (CHANY:1185822 L1 length:1 (1,11,0-> (1,11,0))                                                   0.061     0.955
| (CHANX:1044174 L4 length:4 (2,11,0-> (5,11,0))                                                   0.119     1.074
| (CHANY:1194622 L1 length:1 (4,12,0-> (4,12,0))                                                   0.061     1.135
| (CHANX:1048430 L4 length:4 (5,12,0-> (8,12,0))                                                   0.119     1.254
| (CHANY:1206338 L1 length:1 (8,13,0-> (8,13,0))                                                   0.061     1.315
| (CHANX:1052746 L4 length:4 (9,13,0-> (12,13,0))                                                  0.119     1.434
| (CHANY:1218054 L1 length:1 (12,14,0-> (12,14,0))                                                 0.061     1.495
| (CHANX:1057062 L1 length:1 (13,14,0-> (13,14,0))                                                 0.061     1.556
| (CHANY:1221034 L4 length:4 (13,15,0-> (13,18,0))                                                 0.119     1.675
| (CHANY:1221202 L1 length:1 (13,18,0-> (13,18,0))                                                 0.061     1.736
| (CHANX:1073402 L4 length:4 (14,18,0-> (17,18,0))                                                 0.119     1.855
| (CHANY:1232918 L1 length:1 (17,19,0-> (17,19,0))                                                 0.061     1.916
| (CHANX:1077718 L4 length:4 (18,19,0-> (21,19,0))                                                 0.119     2.034
| (CHANY:1241750 L4 length:4 (20,20,0-> (20,23,0))                                                 0.119     2.153
| (CHANX:1090102 L4 length:4 (21,22,0-> (24,22,0))                                                 0.119     2.272
| (CHANY:1250678 L4 length:4 (23,23,0-> (23,26,0))                                                 0.119     2.391
| (CHANX:1102486 L4 length:4 (24,25,0-> (27,25,0))                                                 0.119     2.510
| (CHANY:1256692 L4 length:4 (25,26,0-> (25,29,0))                                                 0.119     2.629
| (IPIN:583776 side: (RIGHT,) (25,28,0))                                                           0.101     2.730
| (intra 'clb' routing)                                                                            0.085     2.815
$abc$128410$new_new_n2912__.in[5] (.names at (25,28))                                              0.000     2.815
| (primitive '.names' combinational delay)                                                         0.152     2.967
$abc$128410$new_new_n2912__.out[0] (.names at (25,28))                                             0.000     2.967
| (intra 'clb' routing)                                                                            0.085     3.052
$abc$128410$new_new_n2913__.in[0] (.names at (25,28))                                              0.000     3.052
| (primitive '.names' combinational delay)                                                         0.148     3.199
$abc$128410$new_new_n2913__.out[0] (.names at (25,28))                                             0.000     3.199
| (intra 'clb' routing)                                                                            0.000     3.199
| (OPIN:583727 side: (RIGHT,) (25,28,0))                                                           0.000     3.199
| (CHANY:1256625 L4 length:4 (25,28,0-> (25,25,0))                                                 0.119     3.318
| (CHANY:1256613 L1 length:1 (25,25,0-> (25,25,0))                                                 0.061     3.379
| (CHANX:1098285 L4 length:4 (25,24,0-> (22,24,0))                                                 0.119     3.498
| (CHANY:1244970 L4 length:4 (21,25,0-> (21,28,0))                                                 0.119     3.617
| (CHANX:1110450 L1 length:1 (22,27,0-> (22,27,0))                                                 0.061     3.678
| (IPIN:569845 side: (TOP,) (22,27,0))                                                             0.101     3.779
| (intra 'clb' routing)                                                                            0.085     3.864
$abc$128410$new_new_n2920__.in[1] (.names at (22,27))                                              0.000     3.864
| (primitive '.names' combinational delay)                                                         0.136     3.999
$abc$128410$new_new_n2920__.out[0] (.names at (22,27))                                             0.000     3.999
| (intra 'clb' routing)                                                                            0.000     3.999
| (OPIN:569819 side: (RIGHT,) (22,27,0))                                                           0.000     3.999
| (CHANY:1248028 L4 length:4 (22,27,0-> (22,30,0))                                                 0.119     4.118
| (CHANY:1248168 L1 length:1 (22,30,0-> (22,30,0))                                                 0.061     4.179
| (CHANX:1122756 L4 length:4 (23,30,0-> (26,30,0))                                                 0.119     4.298
| (IPIN:616004 side: (TOP,) (25,30,0))                                                             0.101     4.399
| (intra 'clb' routing)                                                                            0.085     4.484
$abc$128410$abc$64559$li271_li271.in[2] (.names at (25,30))                                        0.000     4.484
| (primitive '.names' combinational delay)                                                         0.099     4.583
$abc$128410$abc$64559$li271_li271.out[0] (.names at (25,30))                                       0.000     4.583
| (intra 'clb' routing)                                                                            0.000     4.583
design195_5_10_inst.encoder_instance219.data_out[11].D[0] (dffre at (25,30))                       0.000     4.583
data arrival time                                                                                            4.583

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                    0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing:global net)                                                                 0.000     0.894
| (intra 'clb' routing)                                                                            0.000     0.894
design195_5_10_inst.encoder_instance219.data_out[11].C[0] (dffre at (25,30))                       0.000     0.894
clock uncertainty                                                                                  0.000     0.894
cell setup time                                                                                   -0.032     0.863
data required time                                                                                           0.863
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.863
data arrival time                                                                                           -4.583
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -3.720


#Path 73
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : design195_5_10_inst.encoder_instance219.data_out[2].D[0] (dffre at (22,27) clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
input external delay                                                                              0.000     0.000
rst.inpad[0] (.input at (1,11))                                                             0.000     0.000
| (intra 'io' routing)                                                                            0.894     0.894
| (OPIN:317675 side: (RIGHT,) (1,11,0))                                                           0.000     0.894
| (CHANY:1185822 L1 length:1 (1,11,0-> (1,11,0))                                                  0.061     0.955
| (CHANX:1044174 L4 length:4 (2,11,0-> (5,11,0))                                                  0.119     1.074
| (CHANY:1194622 L1 length:1 (4,12,0-> (4,12,0))                                                  0.061     1.135
| (CHANX:1048430 L4 length:4 (5,12,0-> (8,12,0))                                                  0.119     1.254
| (CHANY:1206338 L1 length:1 (8,13,0-> (8,13,0))                                                  0.061     1.315
| (CHANX:1052746 L4 length:4 (9,13,0-> (12,13,0))                                                 0.119     1.434
| (CHANY:1218054 L1 length:1 (12,14,0-> (12,14,0))                                                0.061     1.495
| (CHANX:1057062 L1 length:1 (13,14,0-> (13,14,0))                                                0.061     1.556
| (CHANY:1221034 L4 length:4 (13,15,0-> (13,18,0))                                                0.119     1.675
| (CHANY:1221202 L1 length:1 (13,18,0-> (13,18,0))                                                0.061     1.736
| (CHANX:1073402 L4 length:4 (14,18,0-> (17,18,0))                                                0.119     1.855
| (CHANY:1232918 L1 length:1 (17,19,0-> (17,19,0))                                                0.061     1.916
| (CHANX:1077718 L4 length:4 (18,19,0-> (21,19,0))                                                0.119     2.034
| (CHANY:1241750 L4 length:4 (20,20,0-> (20,23,0))                                                0.119     2.153
| (CHANX:1090102 L4 length:4 (21,22,0-> (24,22,0))                                                0.119     2.272
| (CHANY:1250678 L4 length:4 (23,23,0-> (23,26,0))                                                0.119     2.391
| (CHANX:1102486 L4 length:4 (24,25,0-> (27,25,0))                                                0.119     2.510
| (CHANY:1256692 L4 length:4 (25,26,0-> (25,29,0))                                                0.119     2.629
| (IPIN:583776 side: (RIGHT,) (25,28,0))                                                          0.101     2.730
| (intra 'clb' routing)                                                                           0.085     2.815
$abc$128410$new_new_n2912__.in[5] (.names at (25,28))                                             0.000     2.815
| (primitive '.names' combinational delay)                                                        0.152     2.967
$abc$128410$new_new_n2912__.out[0] (.names at (25,28))                                            0.000     2.967
| (intra 'clb' routing)                                                                           0.085     3.052
$abc$128410$new_new_n2913__.in[0] (.names at (25,28))                                             0.000     3.052
| (primitive '.names' combinational delay)                                                        0.148     3.199
$abc$128410$new_new_n2913__.out[0] (.names at (25,28))                                            0.000     3.199
| (intra 'clb' routing)                                                                           0.000     3.199
| (OPIN:583727 side: (RIGHT,) (25,28,0))                                                          0.000     3.199
| (CHANY:1256832 L4 length:4 (25,28,0-> (25,31,0))                                                0.119     3.318
| (CHANX:1122837 L1 length:1 (25,30,0-> (25,30,0))                                                0.061     3.379
| (CHANY:1253849 L4 length:4 (24,30,0-> (24,27,0))                                                0.119     3.498
| (IPIN:598871 side: (RIGHT,) (24,29,0))                                                          0.101     3.599
| (intra 'clb' routing)                                                                           0.085     3.684
$abc$128410$new_new_n2918__.in[1] (.names at (24,29))                                             0.000     3.684
| (primitive '.names' combinational delay)                                                        0.197     3.881
$abc$128410$new_new_n2918__.out[0] (.names at (24,29))                                            0.000     3.881
| (intra 'clb' routing)                                                                           0.000     3.881
| (OPIN:598816 side: (TOP,) (24,29,0))                                                            0.000     3.881
| (CHANX:1118539 L4 length:4 (24,29,0-> (21,29,0))                                                0.119     4.000
| (CHANX:1118639 L1 length:1 (23,29,0-> (23,29,0))                                                0.061     4.061
| (CHANY:1247967 L4 length:4 (22,29,0-> (22,26,0))                                                0.119     4.180
| (CHANY:1247981 L1 length:1 (22,27,0-> (22,27,0))                                                0.061     4.241
| (IPIN:569854 side: (RIGHT,) (22,27,0))                                                          0.101     4.341
| (intra 'clb' routing)                                                                           0.085     4.426
$abc$128410$abc$64559$li267_li267.in[2] (.names at (22,27))                                      -0.000     4.426
| (primitive '.names' combinational delay)                                                        0.148     4.574
$abc$128410$abc$64559$li267_li267.out[0] (.names at (22,27))                                      0.000     4.574
| (intra 'clb' routing)                                                                           0.000     4.574
design195_5_10_inst.encoder_instance219.data_out[2].D[0] (dffre at (22,27))                       0.000     4.574
data arrival time                                                                                           4.574

clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (51,44))                                                   0.000     0.000
| (intra 'io' routing)                                                                            0.894     0.894
| (inter-block routing:global net)                                                                0.000     0.894
| (intra 'clb' routing)                                                                           0.000     0.894
design195_5_10_inst.encoder_instance219.data_out[2].C[0] (dffre at (22,27))                       0.000     0.894
clock uncertainty                                                                                 0.000     0.894
cell setup time                                                                                  -0.032     0.863
data required time                                                                                          0.863
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          0.863
data arrival time                                                                                          -4.574
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -3.711


#Path 74
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : design195_5_10_inst.encoder_instance322.data_out[18].D[0] (dffre at (26,22) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
rst.inpad[0] (.input at (1,11))                                                              0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (OPIN:317675 side: (RIGHT,) (1,11,0))                                                            0.000     0.894
| (CHANY:1185822 L1 length:1 (1,11,0-> (1,11,0))                                                   0.061     0.955
| (CHANX:1044174 L4 length:4 (2,11,0-> (5,11,0))                                                   0.119     1.074
| (CHANY:1194622 L1 length:1 (4,12,0-> (4,12,0))                                                   0.061     1.135
| (CHANX:1048430 L4 length:4 (5,12,0-> (8,12,0))                                                   0.119     1.254
| (CHANY:1206338 L1 length:1 (8,13,0-> (8,13,0))                                                   0.061     1.315
| (CHANX:1052746 L4 length:4 (9,13,0-> (12,13,0))                                                  0.119     1.434
| (CHANY:1218054 L1 length:1 (12,14,0-> (12,14,0))                                                 0.061     1.495
| (CHANX:1057062 L1 length:1 (13,14,0-> (13,14,0))                                                 0.061     1.556
| (CHANY:1221034 L4 length:4 (13,15,0-> (13,18,0))                                                 0.119     1.675
| (CHANY:1221202 L1 length:1 (13,18,0-> (13,18,0))                                                 0.061     1.736
| (CHANX:1073402 L4 length:4 (14,18,0-> (17,18,0))                                                 0.119     1.855
| (CHANY:1232918 L1 length:1 (17,19,0-> (17,19,0))                                                 0.061     1.916
| (CHANX:1077718 L4 length:4 (18,19,0-> (21,19,0))                                                 0.119     2.034
| (CHANY:1241750 L4 length:4 (20,20,0-> (20,23,0))                                                 0.119     2.153
| (CHANX:1090102 L4 length:4 (21,22,0-> (24,22,0))                                                 0.119     2.272
| (IPIN:491553 side: (TOP,) (21,22,0))                                                             0.101     2.373
| (intra 'clb' routing)                                                                            0.085     2.458
$abc$128410$new_new_n2889__.in[5] (.names at (21,22))                                              0.000     2.458
| (primitive '.names' combinational delay)                                                         0.103     2.561
$abc$128410$new_new_n2889__.out[0] (.names at (21,22))                                             0.000     2.561
| (intra 'clb' routing)                                                                            0.000     2.561
| (OPIN:491545 side: (RIGHT,) (21,22,0))                                                           0.000     2.561
| (CHANY:1244766 L1 length:1 (21,22,0-> (21,22,0))                                                 0.061     2.622
| (CHANX:1090081 L1 length:1 (21,22,0-> (21,22,0))                                                 0.061     2.683
| (CHANY:1241677 L4 length:4 (20,22,0-> (20,19,0))                                                 0.119     2.802
| (IPIN:491426 side: (RIGHT,) (20,22,0))                                                           0.101     2.902
| (intra 'clb' routing)                                                                            0.085     2.987
$abc$128410$new_new_n2892__.in[2] (.names at (20,22))                                              0.000     2.987
| (primitive '.names' combinational delay)                                                         0.197     3.184
$abc$128410$new_new_n2892__.out[0] (.names at (20,22))                                             0.000     3.184
| (intra 'clb' routing)                                                                            0.000     3.184
| (OPIN:491389 side: (RIGHT,) (20,22,0))                                                           0.000     3.184
| (CHANY:1241844 L1 length:1 (20,22,0-> (20,22,0))                                                 0.061     3.245
| (CHANX:1090104 L4 length:4 (21,22,0-> (24,22,0))                                                 0.119     3.364
| (IPIN:491709 side: (TOP,) (22,22,0))                                                             0.101     3.465
| (intra 'clb' routing)                                                                            0.085     3.550
$abc$128410$abc$64559$li281_li281.in[0] (.names at (22,22))                                        0.000     3.550
| (primitive '.names' combinational delay)                                                         0.173     3.722
$abc$128410$abc$64559$li281_li281.out[0] (.names at (22,22))                                       0.000     3.722
| (intra 'clb' routing)                                                                            0.000     3.722
| (OPIN:491684 side: (TOP,) (22,22,0))                                                             0.000     3.722
| (CHANX:1090174 L4 length:4 (22,22,0-> (25,22,0))                                                 0.119     3.841
| (CHANY:1253487 L1 length:1 (24,22,0-> (24,22,0))                                                 0.061     3.902
| (CHANX:1086256 L1 length:1 (25,21,0-> (25,21,0))                                                 0.061     3.963
| (CHANY:1256448 L4 length:4 (25,22,0-> (25,25,0))                                                 0.119     4.082
| (CHANX:1090384 L1 length:1 (26,22,0-> (26,22,0))                                                 0.061     4.143
| (IPIN:492157 side: (TOP,) (26,22,0))                                                             0.101     4.244
| (intra 'clb' routing)                                                                            0.303     4.547
design195_5_10_inst.encoder_instance322.data_out[18].D[0] (dffre at (26,22))                       0.000     4.547
data arrival time                                                                                            4.547

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                    0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing:global net)                                                                 0.000     0.894
| (intra 'clb' routing)                                                                            0.000     0.894
design195_5_10_inst.encoder_instance322.data_out[18].C[0] (dffre at (26,22))                       0.000     0.894
clock uncertainty                                                                                  0.000     0.894
cell setup time                                                                                   -0.032     0.863
data required time                                                                                           0.863
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.863
data arrival time                                                                                           -4.547
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -3.684


#Path 75
Startpoint: emu_init_sel_1399.Q[0] (dffre at (24,27) clocked by clk)
Endpoint  : $delete_wire$131701.b[13] (RS_DSP_MULT_REGIN at (23,23) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
emu_init_sel_1399.C[0] (dffre at (24,27))                                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                            0.154     1.048
emu_init_sel_1399.Q[0] (dffre at (24,27)) [clock-to-output]                                              0.000     1.048
| (intra 'clb' routing)                                                                                  0.000     1.048
| (OPIN:569955 side: (TOP,) (24,27,0))                                                                   0.000     1.048
| (CHANX:1110614 L4 length:4 (24,27,0-> (27,27,0))                                                       0.119     1.167
| (CHANX:1110806 L4 length:4 (27,27,0-> (30,27,0))                                                       0.119     1.286
| (CHANY:1268215 L4 length:4 (29,27,0-> (29,24,0))                                                       0.119     1.405
| (CHANY:1268023 L4 length:4 (29,24,0-> (29,21,0))                                                       0.119     1.524
| (CHANX:1086359 L4 length:4 (29,21,0-> (26,21,0))                                                       0.119     1.643
| (IPIN:478855 side: (TOP,) (29,21,0))                                                                   0.101     1.744
| (intra 'clb' routing)                                                                                  0.085     1.829
design195_5_10_inst.large_adder_instance547.data_in[20].in[1] (.names at (29,21))                        0.000     1.829
| (primitive '.names' combinational delay)                                                               0.197     2.026
design195_5_10_inst.large_adder_instance547.data_in[20].out[0] (.names at (29,21))                       0.000     2.026
| (intra 'clb' routing)                                                                                  0.000     2.026
| (OPIN:478831 side: (RIGHT,) (29,21,0))                                                                 0.000     2.026
| (CHANY:1268014 L4 length:4 (29,21,0-> (29,24,0))                                                       0.119     2.144
| (CHANX:1098545 L4 length:4 (29,24,0-> (26,24,0))                                                       0.119     2.263
| (CHANY:1256541 L1 length:1 (25,24,0-> (25,24,0))                                                       0.061     2.324
| (CHANX:1094229 L4 length:4 (25,23,0-> (22,23,0))                                                       0.119     2.443
| (CHANY:1253644 L4 length:4 (24,24,0-> (24,27,0))                                                       0.119     2.562
| (IPIN:552996 side: (RIGHT,) (24,26,0))                                                                 0.101     2.663
| (intra 'clb' routing)                                                                                  0.233     2.896
$auto_1133.C[5].g[0] (adder_carry at (24,26))                                                            0.000     2.896
| (primitive 'adder_carry' combinational delay)                                                          0.038     2.934
$auto_1133.C[5].cout[0] (adder_carry at (24,26))                                                         0.000     2.934
| (intra 'clb' routing)                                                                                  0.000     2.934
$auto_1133.C[6].cin[0] (adder_carry at (24,26))                                                          0.000     2.934
| (primitive 'adder_carry' combinational delay)                                                          0.020     2.954
$auto_1133.C[6].cout[0] (adder_carry at (24,26))                                                         0.000     2.954
| (intra 'clb' routing)                                                                                  0.000     2.954
$auto_1133.C[7].cin[0] (adder_carry at (24,26))                                                          0.000     2.954
| (primitive 'adder_carry' combinational delay)                                                          0.020     2.974
$auto_1133.C[7].cout[0] (adder_carry at (24,26))                                                         0.000     2.974
| (intra 'clb' routing)                                                                                  0.000     2.974
| (OPIN:552964 side: (BOTTOM,) (24,26,0))                                                                0.000     2.974
| (IPIN:537746 side: (TOP,) (24,25,0))                                                                   0.000     2.974
| (intra 'clb' routing)                                                                                  0.000     2.974
$auto_1133.C[8].cin[0] (adder_carry at (24,25))                                                          0.000     2.974
| (primitive 'adder_carry' combinational delay)                                                          0.020     2.994
$auto_1133.C[8].cout[0] (adder_carry at (24,25))                                                         0.000     2.994
| (intra 'clb' routing)                                                                                  0.000     2.994
$auto_1133.C[9].cin[0] (adder_carry at (24,25))                                                          0.000     2.994
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.014
$auto_1133.C[9].cout[0] (adder_carry at (24,25))                                                         0.000     3.014
| (intra 'clb' routing)                                                                                  0.000     3.014
$auto_1133.C[10].cin[0] (adder_carry at (24,25))                                                         0.000     3.014
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.034
$auto_1133.C[10].cout[0] (adder_carry at (24,25))                                                        0.000     3.034
| (intra 'clb' routing)                                                                                  0.000     3.034
$auto_1133.C[11].cin[0] (adder_carry at (24,25))                                                         0.000     3.034
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.054
$auto_1133.C[11].cout[0] (adder_carry at (24,25))                                                        0.000     3.054
| (intra 'clb' routing)                                                                                  0.000     3.054
$auto_1133.C[12].cin[0] (adder_carry at (24,25))                                                         0.000     3.054
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.074
$auto_1133.C[12].cout[0] (adder_carry at (24,25))                                                        0.000     3.074
| (intra 'clb' routing)                                                                                  0.000     3.074
$auto_1133.C[13].cin[0] (adder_carry at (24,25))                                                         0.000     3.074
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.094
$auto_1133.C[13].cout[0] (adder_carry at (24,25))                                                        0.000     3.094
| (intra 'clb' routing)                                                                                  0.000     3.094
$auto_1133.C[14].cin[0] (adder_carry at (24,25))                                                         0.000     3.094
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.114
$auto_1133.C[14].cout[0] (adder_carry at (24,25))                                                        0.000     3.114
| (intra 'clb' routing)                                                                                  0.000     3.114
$auto_1133.C[15].cin[0] (adder_carry at (24,25))                                                         0.000     3.114
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.133
$auto_1133.C[15].cout[0] (adder_carry at (24,25))                                                        0.000     3.133
| (intra 'clb' routing)                                                                                  0.000     3.133
| (OPIN:537717 side: (BOTTOM,) (24,25,0))                                                                0.000     3.133
| (IPIN:524134 side: (TOP,) (24,24,0))                                                                   0.000     3.133
| (intra 'clb' routing)                                                                                  0.000     3.133
$abc$128410$abc$55512$auto_1133.co.cin[0] (adder_carry at (24,24))                                       0.000     3.133
| (primitive 'adder_carry' combinational delay)                                                          0.037     3.170
$abc$128410$abc$55512$auto_1133.co.sumout[0] (adder_carry at (24,24))                                    0.000     3.170
| (intra 'clb' routing)                                                                                  0.000     3.170
| (OPIN:524080 side: (TOP,) (24,24,0))                                                                   0.000     3.170
| (CHANX:1098424 L4 length:4 (24,24,0-> (27,24,0))                                                       0.119     3.289
| (CHANY:1259548 L4 length:4 (26,25,0-> (26,28,0))                                                       0.119     3.408
| (IPIN:570307 side: (RIGHT,) (26,27,0))                                                                 0.101     3.509
| (intra 'clb' routing)                                                                                  0.085     3.594
$auto_1133.Y[16].in[0] (.names at (26,27))                                                               0.000     3.594
| (primitive '.names' combinational delay)                                                               0.197     3.791
$auto_1133.Y[16].out[0] (.names at (26,27))                                                              0.000     3.791
| (intra 'clb' routing)                                                                                  0.000     3.791
| (OPIN:570253 side: (TOP,) (26,27,0))                                                                   0.000     3.791
| (CHANX:1110703 L1 length:1 (26,27,0-> (26,27,0))                                                       0.061     3.852
| (CHANY:1256575 L4 length:4 (25,27,0-> (25,24,0))                                                       0.119     3.971
| (CHANY:1256527 L1 length:1 (25,24,0-> (25,24,0))                                                       0.061     4.032
| (CHANX:1094243 L4 length:4 (25,23,0-> (22,23,0))                                                       0.119     4.151
| (CHANY:1247739 L1 length:1 (22,23,0-> (22,23,0))                                                       0.061     4.212
| (CHANX:1090204 L1 length:1 (23,22,0-> (23,22,0))                                                       0.061     4.273
| (CHANY:1250676 L4 length:4 (23,23,0-> (23,26,0))                                                       0.119     4.392
| (IPIN:507011 side: (RIGHT,) (23,25,0))                                                                 0.101     4.492
| (intra 'dsp' routing)                                                                                  0.000     4.492
$delete_wire$131701.b[13] (RS_DSP_MULT_REGIN at (23,23))                                                -0.000     4.492
data arrival time                                                                                                  4.492

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'dsp' routing)                                                                                  0.000     0.894
$delete_wire$131701.clk[0] (RS_DSP_MULT_REGIN at (23,23))                                                0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.070     0.825
data required time                                                                                                 0.825
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.825
data arrival time                                                                                                 -4.492
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.667


#Path 76
Startpoint: emu_init_sel_1399.Q[0] (dffre at (24,27) clocked by clk)
Endpoint  : $delete_wire$131701.b[12] (RS_DSP_MULT_REGIN at (23,23) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
emu_init_sel_1399.C[0] (dffre at (24,27))                                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                            0.154     1.048
emu_init_sel_1399.Q[0] (dffre at (24,27)) [clock-to-output]                                              0.000     1.048
| (intra 'clb' routing)                                                                                  0.000     1.048
| (OPIN:569955 side: (TOP,) (24,27,0))                                                                   0.000     1.048
| (CHANX:1110614 L4 length:4 (24,27,0-> (27,27,0))                                                       0.119     1.167
| (CHANX:1110806 L4 length:4 (27,27,0-> (30,27,0))                                                       0.119     1.286
| (CHANY:1268215 L4 length:4 (29,27,0-> (29,24,0))                                                       0.119     1.405
| (CHANY:1268023 L4 length:4 (29,24,0-> (29,21,0))                                                       0.119     1.524
| (CHANX:1086359 L4 length:4 (29,21,0-> (26,21,0))                                                       0.119     1.643
| (IPIN:478855 side: (TOP,) (29,21,0))                                                                   0.101     1.744
| (intra 'clb' routing)                                                                                  0.085     1.829
design195_5_10_inst.large_adder_instance547.data_in[20].in[1] (.names at (29,21))                        0.000     1.829
| (primitive '.names' combinational delay)                                                               0.197     2.026
design195_5_10_inst.large_adder_instance547.data_in[20].out[0] (.names at (29,21))                       0.000     2.026
| (intra 'clb' routing)                                                                                  0.000     2.026
| (OPIN:478831 side: (RIGHT,) (29,21,0))                                                                 0.000     2.026
| (CHANY:1268014 L4 length:4 (29,21,0-> (29,24,0))                                                       0.119     2.144
| (CHANX:1098545 L4 length:4 (29,24,0-> (26,24,0))                                                       0.119     2.263
| (CHANY:1256541 L1 length:1 (25,24,0-> (25,24,0))                                                       0.061     2.324
| (CHANX:1094229 L4 length:4 (25,23,0-> (22,23,0))                                                       0.119     2.443
| (CHANY:1253644 L4 length:4 (24,24,0-> (24,27,0))                                                       0.119     2.562
| (IPIN:552996 side: (RIGHT,) (24,26,0))                                                                 0.101     2.663
| (intra 'clb' routing)                                                                                  0.233     2.896
$auto_1133.C[5].g[0] (adder_carry at (24,26))                                                            0.000     2.896
| (primitive 'adder_carry' combinational delay)                                                          0.038     2.934
$auto_1133.C[5].cout[0] (adder_carry at (24,26))                                                         0.000     2.934
| (intra 'clb' routing)                                                                                  0.000     2.934
$auto_1133.C[6].cin[0] (adder_carry at (24,26))                                                          0.000     2.934
| (primitive 'adder_carry' combinational delay)                                                          0.020     2.954
$auto_1133.C[6].cout[0] (adder_carry at (24,26))                                                         0.000     2.954
| (intra 'clb' routing)                                                                                  0.000     2.954
$auto_1133.C[7].cin[0] (adder_carry at (24,26))                                                          0.000     2.954
| (primitive 'adder_carry' combinational delay)                                                          0.020     2.974
$auto_1133.C[7].cout[0] (adder_carry at (24,26))                                                         0.000     2.974
| (intra 'clb' routing)                                                                                  0.000     2.974
| (OPIN:552964 side: (BOTTOM,) (24,26,0))                                                                0.000     2.974
| (IPIN:537746 side: (TOP,) (24,25,0))                                                                   0.000     2.974
| (intra 'clb' routing)                                                                                  0.000     2.974
$auto_1133.C[8].cin[0] (adder_carry at (24,25))                                                          0.000     2.974
| (primitive 'adder_carry' combinational delay)                                                          0.020     2.994
$auto_1133.C[8].cout[0] (adder_carry at (24,25))                                                         0.000     2.994
| (intra 'clb' routing)                                                                                  0.000     2.994
$auto_1133.C[9].cin[0] (adder_carry at (24,25))                                                          0.000     2.994
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.014
$auto_1133.C[9].cout[0] (adder_carry at (24,25))                                                         0.000     3.014
| (intra 'clb' routing)                                                                                  0.000     3.014
$auto_1133.C[10].cin[0] (adder_carry at (24,25))                                                         0.000     3.014
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.034
$auto_1133.C[10].cout[0] (adder_carry at (24,25))                                                        0.000     3.034
| (intra 'clb' routing)                                                                                  0.000     3.034
$auto_1133.C[11].cin[0] (adder_carry at (24,25))                                                         0.000     3.034
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.054
$auto_1133.C[11].cout[0] (adder_carry at (24,25))                                                        0.000     3.054
| (intra 'clb' routing)                                                                                  0.000     3.054
$auto_1133.C[12].cin[0] (adder_carry at (24,25))                                                         0.000     3.054
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.074
$auto_1133.C[12].cout[0] (adder_carry at (24,25))                                                        0.000     3.074
| (intra 'clb' routing)                                                                                  0.000     3.074
$auto_1133.C[13].cin[0] (adder_carry at (24,25))                                                         0.000     3.074
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.094
$auto_1133.C[13].cout[0] (adder_carry at (24,25))                                                        0.000     3.094
| (intra 'clb' routing)                                                                                  0.000     3.094
$auto_1133.C[14].cin[0] (adder_carry at (24,25))                                                         0.000     3.094
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.114
$auto_1133.C[14].cout[0] (adder_carry at (24,25))                                                        0.000     3.114
| (intra 'clb' routing)                                                                                  0.000     3.114
$auto_1133.C[15].cin[0] (adder_carry at (24,25))                                                         0.000     3.114
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.133
$auto_1133.C[15].cout[0] (adder_carry at (24,25))                                                        0.000     3.133
| (intra 'clb' routing)                                                                                  0.000     3.133
| (OPIN:537717 side: (BOTTOM,) (24,25,0))                                                                0.000     3.133
| (IPIN:524134 side: (TOP,) (24,24,0))                                                                   0.000     3.133
| (intra 'clb' routing)                                                                                  0.000     3.133
$abc$128410$abc$55512$auto_1133.co.cin[0] (adder_carry at (24,24))                                       0.000     3.133
| (primitive 'adder_carry' combinational delay)                                                          0.037     3.170
$abc$128410$abc$55512$auto_1133.co.sumout[0] (adder_carry at (24,24))                                    0.000     3.170
| (intra 'clb' routing)                                                                                  0.000     3.170
| (OPIN:524080 side: (TOP,) (24,24,0))                                                                   0.000     3.170
| (CHANX:1098424 L4 length:4 (24,24,0-> (27,24,0))                                                       0.119     3.289
| (CHANY:1259548 L4 length:4 (26,25,0-> (26,28,0))                                                       0.119     3.408
| (IPIN:570307 side: (RIGHT,) (26,27,0))                                                                 0.101     3.509
| (intra 'clb' routing)                                                                                  0.085     3.594
$auto_1133.Y[16].in[0] (.names at (26,27))                                                               0.000     3.594
| (primitive '.names' combinational delay)                                                               0.197     3.791
$auto_1133.Y[16].out[0] (.names at (26,27))                                                              0.000     3.791
| (intra 'clb' routing)                                                                                  0.000     3.791
| (OPIN:570253 side: (TOP,) (26,27,0))                                                                   0.000     3.791
| (CHANX:1110703 L1 length:1 (26,27,0-> (26,27,0))                                                       0.061     3.852
| (CHANY:1256575 L4 length:4 (25,27,0-> (25,24,0))                                                       0.119     3.971
| (CHANY:1256527 L1 length:1 (25,24,0-> (25,24,0))                                                       0.061     4.032
| (CHANX:1094243 L4 length:4 (25,23,0-> (22,23,0))                                                       0.119     4.151
| (CHANY:1247739 L1 length:1 (22,23,0-> (22,23,0))                                                       0.061     4.212
| (CHANX:1090204 L1 length:1 (23,22,0-> (23,22,0))                                                       0.061     4.273
| (CHANY:1250676 L4 length:4 (23,23,0-> (23,26,0))                                                       0.119     4.392
| (IPIN:507011 side: (RIGHT,) (23,25,0))                                                                 0.101     4.492
| (intra 'dsp' routing)                                                                                  0.000     4.492
$delete_wire$131701.b[12] (RS_DSP_MULT_REGIN at (23,23))                                                -0.000     4.492
data arrival time                                                                                                  4.492

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'dsp' routing)                                                                                  0.000     0.894
$delete_wire$131701.clk[0] (RS_DSP_MULT_REGIN at (23,23))                                                0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.070     0.825
data required time                                                                                                 0.825
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.825
data arrival time                                                                                                 -4.492
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.667


#Path 77
Startpoint: emu_init_sel_1399.Q[0] (dffre at (24,27) clocked by clk)
Endpoint  : $delete_wire$131701.b[9] (RS_DSP_MULT_REGIN at (23,23) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
emu_init_sel_1399.C[0] (dffre at (24,27))                                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                            0.154     1.048
emu_init_sel_1399.Q[0] (dffre at (24,27)) [clock-to-output]                                              0.000     1.048
| (intra 'clb' routing)                                                                                  0.000     1.048
| (OPIN:569955 side: (TOP,) (24,27,0))                                                                   0.000     1.048
| (CHANX:1110614 L4 length:4 (24,27,0-> (27,27,0))                                                       0.119     1.167
| (CHANX:1110806 L4 length:4 (27,27,0-> (30,27,0))                                                       0.119     1.286
| (CHANY:1268215 L4 length:4 (29,27,0-> (29,24,0))                                                       0.119     1.405
| (CHANY:1268023 L4 length:4 (29,24,0-> (29,21,0))                                                       0.119     1.524
| (CHANX:1086359 L4 length:4 (29,21,0-> (26,21,0))                                                       0.119     1.643
| (IPIN:478855 side: (TOP,) (29,21,0))                                                                   0.101     1.744
| (intra 'clb' routing)                                                                                  0.085     1.829
design195_5_10_inst.large_adder_instance547.data_in[20].in[1] (.names at (29,21))                        0.000     1.829
| (primitive '.names' combinational delay)                                                               0.197     2.026
design195_5_10_inst.large_adder_instance547.data_in[20].out[0] (.names at (29,21))                       0.000     2.026
| (intra 'clb' routing)                                                                                  0.000     2.026
| (OPIN:478831 side: (RIGHT,) (29,21,0))                                                                 0.000     2.026
| (CHANY:1268014 L4 length:4 (29,21,0-> (29,24,0))                                                       0.119     2.144
| (CHANX:1098545 L4 length:4 (29,24,0-> (26,24,0))                                                       0.119     2.263
| (CHANY:1256541 L1 length:1 (25,24,0-> (25,24,0))                                                       0.061     2.324
| (CHANX:1094229 L4 length:4 (25,23,0-> (22,23,0))                                                       0.119     2.443
| (CHANY:1253644 L4 length:4 (24,24,0-> (24,27,0))                                                       0.119     2.562
| (IPIN:552996 side: (RIGHT,) (24,26,0))                                                                 0.101     2.663
| (intra 'clb' routing)                                                                                  0.233     2.896
$auto_1133.C[5].g[0] (adder_carry at (24,26))                                                            0.000     2.896
| (primitive 'adder_carry' combinational delay)                                                          0.038     2.934
$auto_1133.C[5].cout[0] (adder_carry at (24,26))                                                         0.000     2.934
| (intra 'clb' routing)                                                                                  0.000     2.934
$auto_1133.C[6].cin[0] (adder_carry at (24,26))                                                          0.000     2.934
| (primitive 'adder_carry' combinational delay)                                                          0.020     2.954
$auto_1133.C[6].cout[0] (adder_carry at (24,26))                                                         0.000     2.954
| (intra 'clb' routing)                                                                                  0.000     2.954
$auto_1133.C[7].cin[0] (adder_carry at (24,26))                                                          0.000     2.954
| (primitive 'adder_carry' combinational delay)                                                          0.020     2.974
$auto_1133.C[7].cout[0] (adder_carry at (24,26))                                                         0.000     2.974
| (intra 'clb' routing)                                                                                  0.000     2.974
| (OPIN:552964 side: (BOTTOM,) (24,26,0))                                                                0.000     2.974
| (IPIN:537746 side: (TOP,) (24,25,0))                                                                   0.000     2.974
| (intra 'clb' routing)                                                                                  0.000     2.974
$auto_1133.C[8].cin[0] (adder_carry at (24,25))                                                          0.000     2.974
| (primitive 'adder_carry' combinational delay)                                                          0.020     2.994
$auto_1133.C[8].cout[0] (adder_carry at (24,25))                                                         0.000     2.994
| (intra 'clb' routing)                                                                                  0.000     2.994
$auto_1133.C[9].cin[0] (adder_carry at (24,25))                                                          0.000     2.994
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.014
$auto_1133.C[9].cout[0] (adder_carry at (24,25))                                                         0.000     3.014
| (intra 'clb' routing)                                                                                  0.000     3.014
$auto_1133.C[10].cin[0] (adder_carry at (24,25))                                                         0.000     3.014
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.034
$auto_1133.C[10].cout[0] (adder_carry at (24,25))                                                        0.000     3.034
| (intra 'clb' routing)                                                                                  0.000     3.034
$auto_1133.C[11].cin[0] (adder_carry at (24,25))                                                         0.000     3.034
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.054
$auto_1133.C[11].cout[0] (adder_carry at (24,25))                                                        0.000     3.054
| (intra 'clb' routing)                                                                                  0.000     3.054
$auto_1133.C[12].cin[0] (adder_carry at (24,25))                                                         0.000     3.054
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.074
$auto_1133.C[12].cout[0] (adder_carry at (24,25))                                                        0.000     3.074
| (intra 'clb' routing)                                                                                  0.000     3.074
$auto_1133.C[13].cin[0] (adder_carry at (24,25))                                                         0.000     3.074
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.094
$auto_1133.C[13].cout[0] (adder_carry at (24,25))                                                        0.000     3.094
| (intra 'clb' routing)                                                                                  0.000     3.094
$auto_1133.C[14].cin[0] (adder_carry at (24,25))                                                         0.000     3.094
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.114
$auto_1133.C[14].cout[0] (adder_carry at (24,25))                                                        0.000     3.114
| (intra 'clb' routing)                                                                                  0.000     3.114
$auto_1133.C[15].cin[0] (adder_carry at (24,25))                                                         0.000     3.114
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.133
$auto_1133.C[15].cout[0] (adder_carry at (24,25))                                                        0.000     3.133
| (intra 'clb' routing)                                                                                  0.000     3.133
| (OPIN:537717 side: (BOTTOM,) (24,25,0))                                                                0.000     3.133
| (IPIN:524134 side: (TOP,) (24,24,0))                                                                   0.000     3.133
| (intra 'clb' routing)                                                                                  0.000     3.133
$abc$128410$abc$55512$auto_1133.co.cin[0] (adder_carry at (24,24))                                       0.000     3.133
| (primitive 'adder_carry' combinational delay)                                                          0.037     3.170
$abc$128410$abc$55512$auto_1133.co.sumout[0] (adder_carry at (24,24))                                    0.000     3.170
| (intra 'clb' routing)                                                                                  0.000     3.170
| (OPIN:524080 side: (TOP,) (24,24,0))                                                                   0.000     3.170
| (CHANX:1098424 L4 length:4 (24,24,0-> (27,24,0))                                                       0.119     3.289
| (CHANY:1259548 L4 length:4 (26,25,0-> (26,28,0))                                                       0.119     3.408
| (IPIN:570307 side: (RIGHT,) (26,27,0))                                                                 0.101     3.509
| (intra 'clb' routing)                                                                                  0.085     3.594
$auto_1133.Y[16].in[0] (.names at (26,27))                                                               0.000     3.594
| (primitive '.names' combinational delay)                                                               0.197     3.791
$auto_1133.Y[16].out[0] (.names at (26,27))                                                              0.000     3.791
| (intra 'clb' routing)                                                                                  0.000     3.791
| (OPIN:570253 side: (TOP,) (26,27,0))                                                                   0.000     3.791
| (CHANX:1110703 L1 length:1 (26,27,0-> (26,27,0))                                                       0.061     3.852
| (CHANY:1256575 L4 length:4 (25,27,0-> (25,24,0))                                                       0.119     3.971
| (CHANY:1256527 L1 length:1 (25,24,0-> (25,24,0))                                                       0.061     4.032
| (CHANX:1094243 L4 length:4 (25,23,0-> (22,23,0))                                                       0.119     4.151
| (CHANY:1247739 L1 length:1 (22,23,0-> (22,23,0))                                                       0.061     4.212
| (CHANX:1090204 L1 length:1 (23,22,0-> (23,22,0))                                                       0.061     4.273
| (CHANY:1250676 L4 length:4 (23,23,0-> (23,26,0))                                                       0.119     4.392
| (IPIN:506995 side: (RIGHT,) (23,25,0))                                                                 0.101     4.492
| (intra 'dsp' routing)                                                                                  0.000     4.492
$delete_wire$131701.b[9] (RS_DSP_MULT_REGIN at (23,23))                                                 -0.000     4.492
data arrival time                                                                                                  4.492

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'dsp' routing)                                                                                  0.000     0.894
$delete_wire$131701.clk[0] (RS_DSP_MULT_REGIN at (23,23))                                                0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.070     0.825
data required time                                                                                                 0.825
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.825
data arrival time                                                                                                 -4.492
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.667


#Path 78
Startpoint: emu_init_sel_1399.Q[0] (dffre at (24,27) clocked by clk)
Endpoint  : $delete_wire$131701.b[11] (RS_DSP_MULT_REGIN at (23,23) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
emu_init_sel_1399.C[0] (dffre at (24,27))                                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                            0.154     1.048
emu_init_sel_1399.Q[0] (dffre at (24,27)) [clock-to-output]                                              0.000     1.048
| (intra 'clb' routing)                                                                                  0.000     1.048
| (OPIN:569955 side: (TOP,) (24,27,0))                                                                   0.000     1.048
| (CHANX:1110614 L4 length:4 (24,27,0-> (27,27,0))                                                       0.119     1.167
| (CHANX:1110806 L4 length:4 (27,27,0-> (30,27,0))                                                       0.119     1.286
| (CHANY:1268215 L4 length:4 (29,27,0-> (29,24,0))                                                       0.119     1.405
| (CHANY:1268023 L4 length:4 (29,24,0-> (29,21,0))                                                       0.119     1.524
| (CHANX:1086359 L4 length:4 (29,21,0-> (26,21,0))                                                       0.119     1.643
| (IPIN:478855 side: (TOP,) (29,21,0))                                                                   0.101     1.744
| (intra 'clb' routing)                                                                                  0.085     1.829
design195_5_10_inst.large_adder_instance547.data_in[20].in[1] (.names at (29,21))                        0.000     1.829
| (primitive '.names' combinational delay)                                                               0.197     2.026
design195_5_10_inst.large_adder_instance547.data_in[20].out[0] (.names at (29,21))                       0.000     2.026
| (intra 'clb' routing)                                                                                  0.000     2.026
| (OPIN:478831 side: (RIGHT,) (29,21,0))                                                                 0.000     2.026
| (CHANY:1268014 L4 length:4 (29,21,0-> (29,24,0))                                                       0.119     2.144
| (CHANX:1098545 L4 length:4 (29,24,0-> (26,24,0))                                                       0.119     2.263
| (CHANY:1256541 L1 length:1 (25,24,0-> (25,24,0))                                                       0.061     2.324
| (CHANX:1094229 L4 length:4 (25,23,0-> (22,23,0))                                                       0.119     2.443
| (CHANY:1253644 L4 length:4 (24,24,0-> (24,27,0))                                                       0.119     2.562
| (IPIN:552996 side: (RIGHT,) (24,26,0))                                                                 0.101     2.663
| (intra 'clb' routing)                                                                                  0.233     2.896
$auto_1133.C[5].g[0] (adder_carry at (24,26))                                                            0.000     2.896
| (primitive 'adder_carry' combinational delay)                                                          0.038     2.934
$auto_1133.C[5].cout[0] (adder_carry at (24,26))                                                         0.000     2.934
| (intra 'clb' routing)                                                                                  0.000     2.934
$auto_1133.C[6].cin[0] (adder_carry at (24,26))                                                          0.000     2.934
| (primitive 'adder_carry' combinational delay)                                                          0.020     2.954
$auto_1133.C[6].cout[0] (adder_carry at (24,26))                                                         0.000     2.954
| (intra 'clb' routing)                                                                                  0.000     2.954
$auto_1133.C[7].cin[0] (adder_carry at (24,26))                                                          0.000     2.954
| (primitive 'adder_carry' combinational delay)                                                          0.020     2.974
$auto_1133.C[7].cout[0] (adder_carry at (24,26))                                                         0.000     2.974
| (intra 'clb' routing)                                                                                  0.000     2.974
| (OPIN:552964 side: (BOTTOM,) (24,26,0))                                                                0.000     2.974
| (IPIN:537746 side: (TOP,) (24,25,0))                                                                   0.000     2.974
| (intra 'clb' routing)                                                                                  0.000     2.974
$auto_1133.C[8].cin[0] (adder_carry at (24,25))                                                          0.000     2.974
| (primitive 'adder_carry' combinational delay)                                                          0.020     2.994
$auto_1133.C[8].cout[0] (adder_carry at (24,25))                                                         0.000     2.994
| (intra 'clb' routing)                                                                                  0.000     2.994
$auto_1133.C[9].cin[0] (adder_carry at (24,25))                                                          0.000     2.994
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.014
$auto_1133.C[9].cout[0] (adder_carry at (24,25))                                                         0.000     3.014
| (intra 'clb' routing)                                                                                  0.000     3.014
$auto_1133.C[10].cin[0] (adder_carry at (24,25))                                                         0.000     3.014
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.034
$auto_1133.C[10].cout[0] (adder_carry at (24,25))                                                        0.000     3.034
| (intra 'clb' routing)                                                                                  0.000     3.034
$auto_1133.C[11].cin[0] (adder_carry at (24,25))                                                         0.000     3.034
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.054
$auto_1133.C[11].cout[0] (adder_carry at (24,25))                                                        0.000     3.054
| (intra 'clb' routing)                                                                                  0.000     3.054
$auto_1133.C[12].cin[0] (adder_carry at (24,25))                                                         0.000     3.054
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.074
$auto_1133.C[12].cout[0] (adder_carry at (24,25))                                                        0.000     3.074
| (intra 'clb' routing)                                                                                  0.000     3.074
$auto_1133.C[13].cin[0] (adder_carry at (24,25))                                                         0.000     3.074
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.094
$auto_1133.C[13].cout[0] (adder_carry at (24,25))                                                        0.000     3.094
| (intra 'clb' routing)                                                                                  0.000     3.094
$auto_1133.C[14].cin[0] (adder_carry at (24,25))                                                         0.000     3.094
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.114
$auto_1133.C[14].cout[0] (adder_carry at (24,25))                                                        0.000     3.114
| (intra 'clb' routing)                                                                                  0.000     3.114
$auto_1133.C[15].cin[0] (adder_carry at (24,25))                                                         0.000     3.114
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.133
$auto_1133.C[15].cout[0] (adder_carry at (24,25))                                                        0.000     3.133
| (intra 'clb' routing)                                                                                  0.000     3.133
| (OPIN:537717 side: (BOTTOM,) (24,25,0))                                                                0.000     3.133
| (IPIN:524134 side: (TOP,) (24,24,0))                                                                   0.000     3.133
| (intra 'clb' routing)                                                                                  0.000     3.133
$abc$128410$abc$55512$auto_1133.co.cin[0] (adder_carry at (24,24))                                       0.000     3.133
| (primitive 'adder_carry' combinational delay)                                                          0.037     3.170
$abc$128410$abc$55512$auto_1133.co.sumout[0] (adder_carry at (24,24))                                    0.000     3.170
| (intra 'clb' routing)                                                                                  0.000     3.170
| (OPIN:524080 side: (TOP,) (24,24,0))                                                                   0.000     3.170
| (CHANX:1098424 L4 length:4 (24,24,0-> (27,24,0))                                                       0.119     3.289
| (CHANY:1259548 L4 length:4 (26,25,0-> (26,28,0))                                                       0.119     3.408
| (IPIN:570307 side: (RIGHT,) (26,27,0))                                                                 0.101     3.509
| (intra 'clb' routing)                                                                                  0.085     3.594
$auto_1133.Y[16].in[0] (.names at (26,27))                                                               0.000     3.594
| (primitive '.names' combinational delay)                                                               0.197     3.791
$auto_1133.Y[16].out[0] (.names at (26,27))                                                              0.000     3.791
| (intra 'clb' routing)                                                                                  0.000     3.791
| (OPIN:570253 side: (TOP,) (26,27,0))                                                                   0.000     3.791
| (CHANX:1110703 L1 length:1 (26,27,0-> (26,27,0))                                                       0.061     3.852
| (CHANY:1256575 L4 length:4 (25,27,0-> (25,24,0))                                                       0.119     3.971
| (CHANY:1256527 L1 length:1 (25,24,0-> (25,24,0))                                                       0.061     4.032
| (CHANX:1094243 L4 length:4 (25,23,0-> (22,23,0))                                                       0.119     4.151
| (CHANY:1247739 L1 length:1 (22,23,0-> (22,23,0))                                                       0.061     4.212
| (CHANX:1090204 L1 length:1 (23,22,0-> (23,22,0))                                                       0.061     4.273
| (CHANY:1250676 L4 length:4 (23,23,0-> (23,26,0))                                                       0.119     4.392
| (IPIN:507011 side: (RIGHT,) (23,25,0))                                                                 0.101     4.492
| (intra 'dsp' routing)                                                                                  0.000     4.492
$delete_wire$131701.b[11] (RS_DSP_MULT_REGIN at (23,23))                                                -0.000     4.492
data arrival time                                                                                                  4.492

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'dsp' routing)                                                                                  0.000     0.894
$delete_wire$131701.clk[0] (RS_DSP_MULT_REGIN at (23,23))                                                0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.070     0.825
data required time                                                                                                 0.825
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.825
data arrival time                                                                                                 -4.492
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.667


#Path 79
Startpoint: $delete_wire$131581.z[22] (RS_DSP_MULT_REGIN at (35,32) clocked by clk)
Endpoint  : design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[26].D[0] (dffre at (33,28) clocked by clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                           0.894     0.894
| (inter-block routing:global net)                                                                                               0.000     0.894
| (intra 'dsp' routing)                                                                                                          0.000     0.894
$delete_wire$131581.clk[0] (RS_DSP_MULT_REGIN at (35,32))                                                                        0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN' Tcq_max)                                                                                        0.151     1.045
$delete_wire$131581.z[22] (RS_DSP_MULT_REGIN at (35,32)) [clock-to-output]                                                       0.000     1.045
| (intra 'dsp' routing)                                                                                                          0.000     1.045
| (OPIN:647152 side: (RIGHT,) (35,32,0))                                                                                         0.000     1.045
| (CHANY:1285997 L4 length:4 (35,32,0-> (35,29,0))                                                                               0.119     1.164
| (CHANX:1115365 L1 length:1 (35,28,0-> (35,28,0))                                                                               0.061     1.225
| (CHANY:1283074 L1 length:1 (34,29,0-> (34,29,0))                                                                               0.061     1.286
| (CHANX:1119365 L1 length:1 (34,29,0-> (34,29,0))                                                                               0.061     1.347
| (IPIN:601088 side: (TOP,) (34,29,0))                                                                                           0.101     1.448
| (intra 'clb' routing)                                                                                                          0.085     1.533
$abc$128410$new_new_n3239__.in[1] (.names at (34,29))                                                                           -0.000     1.533
| (primitive '.names' combinational delay)                                                                                       0.152     1.685
$abc$128410$new_new_n3239__.out[0] (.names at (34,29))                                                                           0.000     1.685
| (intra 'clb' routing)                                                                                                          0.000     1.685
| (OPIN:601049 side: (TOP,) (34,29,0))                                                                                           0.000     1.685
| (CHANX:1119181 L4 length:4 (34,29,0-> (31,29,0))                                                                               0.119     1.804
| (CHANY:1280149 L1 length:1 (33,29,0-> (33,29,0))                                                                               0.061     1.865
| (IPIN:600973 side: (RIGHT,) (33,29,0))                                                                                         0.101     1.965
| (intra 'clb' routing)                                                                                                          0.085     2.050
$abc$128410$new_new_n3240__.in[3] (.names at (33,29))                                                                            0.000     2.050
| (primitive '.names' combinational delay)                                                                                       0.173     2.223
$abc$128410$new_new_n3240__.out[0] (.names at (33,29))                                                                           0.000     2.223
| (intra 'clb' routing)                                                                                                          0.000     2.223
| (OPIN:600919 side: (RIGHT,) (33,29,0))                                                                                         0.000     2.223
| (CHANY:1280174 L4 length:4 (33,29,0-> (33,32,0))                                                                               0.119     2.342
| (CHANX:1119291 L1 length:1 (33,29,0-> (33,29,0))                                                                               0.061     2.403
| (IPIN:600932 side: (TOP,) (33,29,0))                                                                                           0.101     2.504
| (intra 'clb' routing)                                                                                                          0.085     2.589
$abc$128410$new_new_n3242__.in[0] (.names at (33,29))                                                                            0.000     2.589
| (primitive '.names' combinational delay)                                                                                       0.218     2.807
$abc$128410$new_new_n3242__.out[0] (.names at (33,29))                                                                           0.000     2.807
| (intra 'clb' routing)                                                                                                          0.000     2.807
| (OPIN:600905 side: (TOP,) (33,29,0))                                                                                           0.000     2.807
| (CHANX:1119322 L4 length:4 (33,29,0-> (36,29,0))                                                                               0.119     2.926
| (CHANY:1282913 L4 length:4 (34,29,0-> (34,26,0))                                                                               0.119     3.045
| (IPIN:601110 side: (RIGHT,) (34,29,0))                                                                                         0.101     3.145
| (intra 'clb' routing)                                                                                                          0.085     3.230
$auto_1085.B[24].in[1] (.names at (34,29))                                                                                       0.000     3.230
| (primitive '.names' combinational delay)                                                                                       0.197     3.427
$auto_1085.B[24].out[0] (.names at (34,29))                                                                                      0.000     3.427
| (intra 'clb' routing)                                                                                                          0.000     3.427
| (OPIN:601068 side: (RIGHT,) (34,29,0))                                                                                         0.000     3.427
| (CHANY:1283067 L1 length:1 (34,29,0-> (34,29,0))                                                                               0.061     3.488
| (CHANX:1115127 L4 length:4 (34,28,0-> (31,28,0))                                                                               0.119     3.607
| (IPIN:584650 side: (TOP,) (32,28,0))                                                                                           0.101     3.708
| (intra 'clb' routing)                                                                                                          0.303     4.011
$auto_1085.C[25].p[0] (adder_carry at (32,28))                                                                                   0.000     4.011
| (primitive 'adder_carry' combinational delay)                                                                                  0.028     4.039
$auto_1085.C[25].cout[0] (adder_carry at (32,28))                                                                                0.000     4.039
| (intra 'clb' routing)                                                                                                          0.000     4.039
$auto_1085.C[26].cin[0] (adder_carry at (32,28))                                                                                 0.000     4.039
| (primitive 'adder_carry' combinational delay)                                                                                  0.037     4.076
$auto_1085.C[26].sumout[0] (adder_carry at (32,28))                                                                              0.000     4.076
| (intra 'clb' routing)                                                                                                          0.000     4.076
| (OPIN:584623 side: (TOP,) (32,28,0))                                                                                           0.000     4.076
| (CHANX:1115188 L4 length:4 (32,28,0-> (35,28,0))                                                                               0.119     4.195
| (IPIN:584796 side: (TOP,) (33,28,0))                                                                                           0.101     4.296
| (intra 'clb' routing)                                                                                                          0.085     4.381
$abc$128410$abc$64559$li743_li743.in[0] (.names at (33,28))                                                                      0.000     4.381
| (primitive '.names' combinational delay)                                                                                       0.148     4.529
$abc$128410$abc$64559$li743_li743.out[0] (.names at (33,28))                                                                     0.000     4.529
| (intra 'clb' routing)                                                                                                          0.000     4.529
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[26].D[0] (dffre at (33,28))                       0.000     4.529
data arrival time                                                                                                                          4.529

clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                           0.894     0.894
| (inter-block routing:global net)                                                                                               0.000     0.894
| (intra 'clb' routing)                                                                                                          0.000     0.894
design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[26].C[0] (dffre at (33,28))                       0.000     0.894
clock uncertainty                                                                                                                0.000     0.894
cell setup time                                                                                                                 -0.032     0.863
data required time                                                                                                                         0.863
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.863
data arrival time                                                                                                                         -4.529
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.666


#Path 80
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : $delete_wire$131525.a[4] (RS_DSP_MULT_REGIN at (23,17) clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
input external delay                                                            0.000     0.000
rst.inpad[0] (.input at (1,11))                                           0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (OPIN:317675 side: (RIGHT,) (1,11,0))                                         0.000     0.894
| (CHANY:1185822 L1 length:1 (1,11,0-> (1,11,0))                                0.061     0.955
| (CHANX:1044174 L4 length:4 (2,11,0-> (5,11,0))                                0.119     1.074
| (CHANY:1194622 L1 length:1 (4,12,0-> (4,12,0))                                0.061     1.135
| (CHANX:1048430 L4 length:4 (5,12,0-> (8,12,0))                                0.119     1.254
| (CHANY:1206338 L1 length:1 (8,13,0-> (8,13,0))                                0.061     1.315
| (CHANX:1052746 L4 length:4 (9,13,0-> (12,13,0))                               0.119     1.434
| (CHANY:1218054 L1 length:1 (12,14,0-> (12,14,0))                              0.061     1.495
| (CHANX:1057062 L1 length:1 (13,14,0-> (13,14,0))                              0.061     1.556
| (CHANY:1221034 L4 length:4 (13,15,0-> (13,18,0))                              0.119     1.675
| (CHANY:1221202 L1 length:1 (13,18,0-> (13,18,0))                              0.061     1.736
| (CHANX:1073402 L4 length:4 (14,18,0-> (17,18,0))                              0.119     1.855
| (CHANY:1232918 L1 length:1 (17,19,0-> (17,19,0))                              0.061     1.916
| (CHANX:1077718 L4 length:4 (18,19,0-> (21,19,0))                              0.119     2.034
| (CHANY:1241750 L4 length:4 (20,20,0-> (20,23,0))                              0.119     2.153
| (CHANX:1090102 L4 length:4 (21,22,0-> (24,22,0))                              0.119     2.272
| (CHANX:1090228 L4 length:4 (23,22,0-> (26,22,0))                              0.119     2.391
| (CHANY:1253327 L4 length:4 (24,22,0-> (24,19,0))                              0.119     2.510
| (CHANX:1082141 L1 length:1 (24,20,0-> (24,20,0))                              0.061     2.571
| (IPIN:461240 side: (TOP,) (24,20,0))                                          0.101     2.672
| (intra 'clb' routing)                                                         0.085     2.757
$abc$128410$new_new_n3099__.in[0] (.names at (24,20))                           0.000     2.757
| (primitive '.names' combinational delay)                                      0.173     2.929
$abc$128410$new_new_n3099__.out[0] (.names at (24,20))                          0.000     2.929
| (intra 'clb' routing)                                                         0.000     2.929
| (OPIN:461226 side: (RIGHT,) (24,20,0))                                        0.000     2.929
| (CHANY:1253215 L4 length:4 (24,20,0-> (24,17,0))                              0.119     3.048
| (CHANY:1253229 L1 length:1 (24,18,0-> (24,18,0))                              0.061     3.109
| (CHANX:1069797 L4 length:4 (24,17,0-> (21,17,0))                              0.119     3.228
| (IPIN:414702 side: (TOP,) (21,17,0))                                          0.101     3.329
| (intra 'clb' routing)                                                         0.085     3.414
$abc$128410$new_new_n3107__.in[3] (.names at (21,17))                           0.000     3.414
| (primitive '.names' combinational delay)                                      0.025     3.439
$abc$128410$new_new_n3107__.out[0] (.names at (21,17))                          0.000     3.439
| (intra 'clb' routing)                                                         0.000     3.439
| (OPIN:414667 side: (TOP,) (21,17,0))                                          0.000     3.439
| (CHANX:1069758 L1 length:1 (21,17,0-> (21,17,0))                              0.061     3.500
| (CHANY:1244530 L4 length:4 (21,18,0-> (21,21,0))                              0.119     3.619
| (CHANX:1082026 L4 length:4 (22,20,0-> (25,20,0))                              0.119     3.738
| (CHANX:1082128 L1 length:1 (24,20,0-> (24,20,0))                              0.061     3.799
| (IPIN:461234 side: (TOP,) (24,20,0))                                          0.101     3.899
| (intra 'clb' routing)                                                         0.085     3.985
$auto_10936.Y[4].in[1] (.names at (24,20))                                     -0.000     3.985
| (primitive '.names' combinational delay)                                      0.099     4.084
$auto_10936.Y[4].out[0] (.names at (24,20))                                     0.000     4.084
| (intra 'clb' routing)                                                         0.000     4.084
| (OPIN:461218 side: (RIGHT,) (24,20,0))                                        0.000     4.084
| (CHANY:1253359 L1 length:1 (24,20,0-> (24,20,0))                              0.061     4.145
| (CHANX:1078128 L1 length:1 (25,19,0-> (25,19,0))                              0.061     4.206
| (CHANY:1256207 L1 length:1 (25,19,0-> (25,19,0))                              0.061     4.267
| (CHANX:1073923 L4 length:4 (25,18,0-> (22,18,0))                              0.119     4.386
| (IPIN:415182 side: (TOP,) (23,18,0))                                          0.101     4.486
| (intra 'dsp' routing)                                                         0.000     4.486
$delete_wire$131525.a[4] (RS_DSP_MULT_REGIN at (23,17))                        -0.000     4.486
data arrival time                                                                         4.486

clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (inter-block routing:global net)                                              0.000     0.894
| (intra 'dsp' routing)                                                         0.000     0.894
$delete_wire$131525.clk[0] (RS_DSP_MULT_REGIN at (23,17))                       0.000     0.894
clock uncertainty                                                               0.000     0.894
cell setup time                                                                -0.074     0.820
data required time                                                                        0.820
-----------------------------------------------------------------------------------------------
data required time                                                                        0.820
data arrival time                                                                        -4.486
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -3.666


#Path 81
Startpoint: $delete_wire$131904.RDATA_A1[11] (RS_TDP36K at (28,26) clocked by clk)
Endpoint  : $delete_wire$131707.a[6] (RS_DSP_MULT_REGIN at (23,26) clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (inter-block routing:global net)                                              0.000     0.894
| (intra 'bram' routing)                                                        0.000     0.894
$delete_wire$131904.CLK_A1[0] (RS_TDP36K at (28,26))                            0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                               0.293     1.187
$delete_wire$131904.RDATA_A1[11] (RS_TDP36K at (28,26)) [clock-to-output]       0.000     1.187
| (intra 'bram' routing)                                                        0.000     1.187
| (OPIN:553870 side: (TOP,) (28,26,0))                                          0.000     1.187
| (CHANX:1106783 L1 length:1 (28,26,0-> (28,26,0))                              0.061     1.248
| (CHANY:1262319 L4 length:4 (27,26,0-> (27,23,0))                              0.119     1.367
| (CHANX:1102651 L1 length:1 (27,25,0-> (27,25,0))                              0.061     1.428
| (IPIN:538181 side: (TOP,) (27,25,0))                                          0.101     1.529
| (intra 'clb' routing)                                                         0.085     1.614
$auto_1130.S[11].in[1] (.names at (27,25))                                      0.000     1.614
| (primitive '.names' combinational delay)                                      0.148     1.761
$auto_1130.S[11].out[0] (.names at (27,25))                                     0.000     1.761
| (intra 'clb' routing)                                                         0.000     1.761
| (OPIN:538166 side: (RIGHT,) (27,25,0))                                        0.000     1.761
| (CHANY:1262442 L4 length:4 (27,25,0-> (27,28,0))                              0.119     1.880
| (CHANX:1106705 L1 length:1 (27,26,0-> (27,26,0))                              0.061     1.941
| (IPIN:553439 side: (TOP,) (27,26,0))                                          0.101     2.042
| (intra 'clb' routing)                                                         0.085     2.127
$abc$128410$new_new_n3187__.in[0] (.names at (27,26))                           0.000     2.127
| (primitive '.names' combinational delay)                                      0.136     2.263
$abc$128410$new_new_n3187__.out[0] (.names at (27,26))                          0.000     2.263
| (intra 'clb' routing)                                                         0.000     2.263
| (OPIN:553407 side: (RIGHT,) (27,26,0))                                        0.000     2.263
| (CHANY:1262479 L1 length:1 (27,26,0-> (27,26,0))                              0.061     2.324
| (CHANX:1102499 L4 length:4 (27,25,0-> (24,25,0))                              0.119     2.443
| (IPIN:537884 side: (TOP,) (25,25,0))                                          0.101     2.543
| (intra 'clb' routing)                                                         0.085     2.628
$abc$128410$new_new_n3189__.in[3] (.names at (25,25))                           0.000     2.628
| (primitive '.names' combinational delay)                                      0.152     2.780
$abc$128410$new_new_n3189__.out[0] (.names at (25,25))                          0.000     2.780
| (intra 'clb' routing)                                                         0.000     2.780
| (OPIN:537866 side: (RIGHT,) (25,25,0))                                        0.000     2.780
| (CHANY:1256638 L4 length:4 (25,25,0-> (25,28,0))                              0.119     2.899
| (CHANX:1110702 L1 length:1 (26,27,0-> (26,27,0))                              0.061     2.960
| (IPIN:570280 side: (TOP,) (26,27,0))                                          0.101     3.061
| (intra 'clb' routing)                                                         0.085     3.146
$abc$128410$new_new_n3198__.in[3] (.names at (26,27))                           0.000     3.146
| (primitive '.names' combinational delay)                                      0.173     3.318
$abc$128410$new_new_n3198__.out[0] (.names at (26,27))                          0.000     3.318
| (intra 'clb' routing)                                                         0.000     3.318
| (OPIN:570273 side: (RIGHT,) (26,27,0))                                        0.000     3.318
| (CHANY:1259471 L4 length:4 (26,27,0-> (26,24,0))                              0.119     3.437
| (CHANX:1106714 L1 length:1 (27,26,0-> (27,26,0))                              0.061     3.498
| (IPIN:553428 side: (TOP,) (27,26,0))                                          0.101     3.599
| (intra 'clb' routing)                                                         0.085     3.684
$auto_10922.Y[6].in[3] (.names at (27,26))                                      0.000     3.684
| (primitive '.names' combinational delay)                                      0.218     3.902
$auto_10922.Y[6].out[0] (.names at (27,26))                                     0.000     3.902
| (intra 'clb' routing)                                                         0.000     3.902
| (OPIN:553398 side: (TOP,) (27,26,0))                                          0.000     3.902
| (CHANX:1106709 L1 length:1 (27,26,0-> (27,26,0))                              0.061     3.963
| (CHANY:1259417 L4 length:4 (26,26,0-> (26,23,0))                              0.119     4.082
| (CHANX:1094301 L4 length:4 (26,23,0-> (23,23,0))                              0.119     4.201
| (CHANY:1247834 L4 length:4 (22,24,0-> (22,27,0))                              0.119     4.320
| (CHANX:1110514 L1 length:1 (23,27,0-> (23,27,0))                              0.061     4.381
| (IPIN:552785 side: (TOP,) (23,27,0))                                          0.101     4.481
| (intra 'dsp' routing)                                                         0.000     4.481
$delete_wire$131707.a[6] (RS_DSP_MULT_REGIN at (23,26))                         0.000     4.481
data arrival time                                                                         4.481

clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (inter-block routing:global net)                                              0.000     0.894
| (intra 'dsp' routing)                                                         0.000     0.894
$delete_wire$131707.clk[0] (RS_DSP_MULT_REGIN at (23,26))                       0.000     0.894
clock uncertainty                                                               0.000     0.894
cell setup time                                                                -0.074     0.820
data required time                                                                        0.820
-----------------------------------------------------------------------------------------------
data required time                                                                        0.820
data arrival time                                                                        -4.481
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -3.661


#Path 82
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : design195_5_10_inst.encoder_instance219.data_out[3].D[0] (dffre at (22,27) clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
input external delay                                                                              0.000     0.000
rst.inpad[0] (.input at (1,11))                                                             0.000     0.000
| (intra 'io' routing)                                                                            0.894     0.894
| (OPIN:317675 side: (RIGHT,) (1,11,0))                                                           0.000     0.894
| (CHANY:1185822 L1 length:1 (1,11,0-> (1,11,0))                                                  0.061     0.955
| (CHANX:1044174 L4 length:4 (2,11,0-> (5,11,0))                                                  0.119     1.074
| (CHANY:1194622 L1 length:1 (4,12,0-> (4,12,0))                                                  0.061     1.135
| (CHANX:1048430 L4 length:4 (5,12,0-> (8,12,0))                                                  0.119     1.254
| (CHANY:1206338 L1 length:1 (8,13,0-> (8,13,0))                                                  0.061     1.315
| (CHANX:1052746 L4 length:4 (9,13,0-> (12,13,0))                                                 0.119     1.434
| (CHANY:1218054 L1 length:1 (12,14,0-> (12,14,0))                                                0.061     1.495
| (CHANX:1057062 L1 length:1 (13,14,0-> (13,14,0))                                                0.061     1.556
| (CHANY:1221034 L4 length:4 (13,15,0-> (13,18,0))                                                0.119     1.675
| (CHANY:1221202 L1 length:1 (13,18,0-> (13,18,0))                                                0.061     1.736
| (CHANX:1073402 L4 length:4 (14,18,0-> (17,18,0))                                                0.119     1.855
| (CHANY:1232918 L1 length:1 (17,19,0-> (17,19,0))                                                0.061     1.916
| (CHANX:1077718 L4 length:4 (18,19,0-> (21,19,0))                                                0.119     2.034
| (CHANY:1241750 L4 length:4 (20,20,0-> (20,23,0))                                                0.119     2.153
| (CHANX:1090102 L4 length:4 (21,22,0-> (24,22,0))                                                0.119     2.272
| (CHANY:1250678 L4 length:4 (23,23,0-> (23,26,0))                                                0.119     2.391
| (CHANX:1102486 L4 length:4 (24,25,0-> (27,25,0))                                                0.119     2.510
| (CHANY:1256692 L4 length:4 (25,26,0-> (25,29,0))                                                0.119     2.629
| (IPIN:583776 side: (RIGHT,) (25,28,0))                                                          0.101     2.730
| (intra 'clb' routing)                                                                           0.085     2.815
$abc$128410$new_new_n2912__.in[5] (.names at (25,28))                                             0.000     2.815
| (primitive '.names' combinational delay)                                                        0.152     2.967
$abc$128410$new_new_n2912__.out[0] (.names at (25,28))                                            0.000     2.967
| (intra 'clb' routing)                                                                           0.085     3.052
$abc$128410$new_new_n2913__.in[0] (.names at (25,28))                                             0.000     3.052
| (primitive '.names' combinational delay)                                                        0.148     3.199
$abc$128410$new_new_n2913__.out[0] (.names at (25,28))                                            0.000     3.199
| (intra 'clb' routing)                                                                           0.000     3.199
| (OPIN:583727 side: (RIGHT,) (25,28,0))                                                          0.000     3.199
| (CHANY:1256625 L4 length:4 (25,28,0-> (25,25,0))                                                0.119     3.318
| (CHANY:1256613 L1 length:1 (25,25,0-> (25,25,0))                                                0.061     3.379
| (CHANX:1098285 L4 length:4 (25,24,0-> (22,24,0))                                                0.119     3.498
| (CHANY:1244970 L4 length:4 (21,25,0-> (21,28,0))                                                0.119     3.617
| (CHANX:1110450 L1 length:1 (22,27,0-> (22,27,0))                                                0.061     3.678
| (IPIN:569845 side: (TOP,) (22,27,0))                                                            0.101     3.779
| (intra 'clb' routing)                                                                           0.085     3.864
$abc$128410$new_new_n2920__.in[1] (.names at (22,27))                                             0.000     3.864
| (primitive '.names' combinational delay)                                                        0.136     3.999
$abc$128410$new_new_n2920__.out[0] (.names at (22,27))                                            0.000     3.999
| (intra 'clb' routing)                                                                           0.000     3.999
| (OPIN:569819 side: (RIGHT,) (22,27,0))                                                          0.000     3.999
| (CHANY:1248028 L4 length:4 (22,27,0-> (22,30,0))                                                0.119     4.118
| (IPIN:569860 side: (RIGHT,) (22,27,0))                                                          0.101     4.219
| (intra 'clb' routing)                                                                           0.085     4.304
$abc$128410$abc$64559$li268_li268.in[2] (.names at (22,27))                                       0.000     4.304
| (primitive '.names' combinational delay)                                                        0.197     4.501
$abc$128410$abc$64559$li268_li268.out[0] (.names at (22,27))                                      0.000     4.501
| (intra 'clb' routing)                                                                           0.000     4.501
design195_5_10_inst.encoder_instance219.data_out[3].D[0] (dffre at (22,27))                       0.000     4.501
data arrival time                                                                                           4.501

clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (51,44))                                                   0.000     0.000
| (intra 'io' routing)                                                                            0.894     0.894
| (inter-block routing:global net)                                                                0.000     0.894
| (intra 'clb' routing)                                                                           0.000     0.894
design195_5_10_inst.encoder_instance219.data_out[3].C[0] (dffre at (22,27))                       0.000     0.894
clock uncertainty                                                                                 0.000     0.894
cell setup time                                                                                  -0.032     0.863
data required time                                                                                          0.863
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          0.863
data arrival time                                                                                          -4.501
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -3.638


#Path 83
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : design195_5_10_inst.decoder_instance433.decoder_inst.data_out[2].D[0] (dffre at (18,20) clocked by clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           0.000     0.000
rst.inpad[0] (.input at (1,11))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (OPIN:317675 side: (RIGHT,) (1,11,0))                                                                        0.000     0.894
| (CHANY:1185822 L1 length:1 (1,11,0-> (1,11,0))                                                               0.061     0.955
| (CHANX:1044174 L4 length:4 (2,11,0-> (5,11,0))                                                               0.119     1.074
| (CHANY:1194622 L1 length:1 (4,12,0-> (4,12,0))                                                               0.061     1.135
| (CHANX:1048430 L4 length:4 (5,12,0-> (8,12,0))                                                               0.119     1.254
| (CHANY:1206338 L1 length:1 (8,13,0-> (8,13,0))                                                               0.061     1.315
| (CHANX:1052746 L4 length:4 (9,13,0-> (12,13,0))                                                              0.119     1.434
| (CHANY:1218054 L1 length:1 (12,14,0-> (12,14,0))                                                             0.061     1.495
| (CHANX:1057062 L1 length:1 (13,14,0-> (13,14,0))                                                             0.061     1.556
| (CHANY:1221034 L4 length:4 (13,15,0-> (13,18,0))                                                             0.119     1.675
| (CHANY:1221202 L1 length:1 (13,18,0-> (13,18,0))                                                             0.061     1.736
| (CHANX:1073402 L4 length:4 (14,18,0-> (17,18,0))                                                             0.119     1.855
| (CHANY:1232918 L1 length:1 (17,19,0-> (17,19,0))                                                             0.061     1.916
| (CHANX:1077718 L4 length:4 (18,19,0-> (21,19,0))                                                             0.119     2.034
| (CHANY:1241750 L4 length:4 (20,20,0-> (20,23,0))                                                             0.119     2.153
| (CHANX:1090102 L4 length:4 (21,22,0-> (24,22,0))                                                             0.119     2.272
| (CHANY:1250678 L4 length:4 (23,23,0-> (23,26,0))                                                             0.119     2.391
| (CHANX:1102486 L4 length:4 (24,25,0-> (27,25,0))                                                             0.119     2.510
| (CHANY:1262490 L1 length:1 (27,26,0-> (27,26,0))                                                             0.061     2.571
| (CHANX:1106802 L4 length:4 (28,26,0-> (31,26,0))                                                             0.119     2.690
| (CHANY:1271306 L4 length:4 (30,27,0-> (30,30,0))                                                             0.119     2.809
| (CHANY:1271342 L1 length:1 (30,28,0-> (30,28,0))                                                             0.061     2.870
| (CHANX:1115134 L4 length:4 (31,28,0-> (34,28,0))                                                             0.119     2.989
| (IPIN:584801 side: (TOP,) (33,28,0))                                                                         0.101     3.089
| (intra 'clb' routing)                                                                                        0.085     3.175
$abc$128410$abc$64559$li133_li133.in[1] (.names at (33,28))                                                   -0.000     3.175
| (primitive '.names' combinational delay)                                                                     0.099     3.274
$abc$128410$abc$64559$li133_li133.out[0] (.names at (33,28))                                                   0.000     3.274
| (intra 'clb' routing)                                                                                        0.000     3.274
| (OPIN:584781 side: (RIGHT,) (33,28,0))                                                                       0.000     3.274
| (CHANY:1279931 L4 length:4 (33,28,0-> (33,25,0))                                                             0.119     3.393
| (CHANX:1098967 L1 length:1 (33,24,0-> (33,24,0))                                                             0.061     3.454
| (CHANY:1276759 L4 length:4 (32,24,0-> (32,21,0))                                                             0.119     3.572
| (CHANX:1090613 L4 length:4 (32,22,0-> (29,22,0))                                                             0.119     3.691
| (CHANX:1090417 L4 length:4 (29,22,0-> (26,22,0))                                                             0.119     3.810
| (CHANY:1256413 L1 length:1 (25,22,0-> (25,22,0))                                                             0.061     3.871
| (CHANX:1086101 L4 length:4 (25,21,0-> (22,21,0))                                                             0.119     3.990
| (CHANX:1085905 L4 length:4 (22,21,0-> (19,21,0))                                                             0.119     4.109
| (CHANX:1085893 L1 length:1 (19,21,0-> (19,21,0))                                                             0.061     4.170
| (CHANY:1235785 L4 length:4 (18,21,0-> (18,18,0))                                                             0.119     4.289
| (IPIN:460127 side: (RIGHT,) (18,20,0))                                                                       0.101     4.390
| (intra 'clb' routing)                                                                                        0.085     4.475
$abc$128410$auto_86798.in[5] (.names at (18,20))                                                               0.000     4.475
| (primitive '.names' combinational delay)                                                                     0.025     4.500
$abc$128410$auto_86798.out[0] (.names at (18,20))                                                              0.000     4.500
| (intra 'clb' routing)                                                                                        0.000     4.500
design195_5_10_inst.decoder_instance433.decoder_inst.data_out[2].D[0] (dffre at (18,20))                       0.000     4.500
data arrival time                                                                                                        4.500

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing:global net)                                                                             0.000     0.894
| (intra 'clb' routing)                                                                                        0.000     0.894
design195_5_10_inst.decoder_instance433.decoder_inst.data_out[2].C[0] (dffre at (18,20))                       0.000     0.894
clock uncertainty                                                                                              0.000     0.894
cell setup time                                                                                               -0.032     0.863
data required time                                                                                                       0.863
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.863
data arrival time                                                                                                       -4.500
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -3.637


#Path 84
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : design195_5_10_inst.decoder_instance433.decoder_inst.data_out[4].D[0] (dffre at (18,19) clocked by clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           0.000     0.000
rst.inpad[0] (.input at (1,11))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (OPIN:317675 side: (RIGHT,) (1,11,0))                                                                        0.000     0.894
| (CHANY:1185822 L1 length:1 (1,11,0-> (1,11,0))                                                               0.061     0.955
| (CHANX:1044174 L4 length:4 (2,11,0-> (5,11,0))                                                               0.119     1.074
| (CHANY:1194622 L1 length:1 (4,12,0-> (4,12,0))                                                               0.061     1.135
| (CHANX:1048430 L4 length:4 (5,12,0-> (8,12,0))                                                               0.119     1.254
| (CHANY:1206338 L1 length:1 (8,13,0-> (8,13,0))                                                               0.061     1.315
| (CHANX:1052746 L4 length:4 (9,13,0-> (12,13,0))                                                              0.119     1.434
| (CHANY:1218054 L1 length:1 (12,14,0-> (12,14,0))                                                             0.061     1.495
| (CHANX:1057062 L1 length:1 (13,14,0-> (13,14,0))                                                             0.061     1.556
| (CHANY:1221034 L4 length:4 (13,15,0-> (13,18,0))                                                             0.119     1.675
| (CHANY:1221202 L1 length:1 (13,18,0-> (13,18,0))                                                             0.061     1.736
| (CHANX:1073402 L4 length:4 (14,18,0-> (17,18,0))                                                             0.119     1.855
| (CHANY:1232918 L1 length:1 (17,19,0-> (17,19,0))                                                             0.061     1.916
| (CHANX:1077718 L4 length:4 (18,19,0-> (21,19,0))                                                             0.119     2.034
| (CHANY:1241750 L4 length:4 (20,20,0-> (20,23,0))                                                             0.119     2.153
| (CHANX:1090102 L4 length:4 (21,22,0-> (24,22,0))                                                             0.119     2.272
| (CHANY:1250678 L4 length:4 (23,23,0-> (23,26,0))                                                             0.119     2.391
| (CHANX:1102486 L4 length:4 (24,25,0-> (27,25,0))                                                             0.119     2.510
| (CHANY:1262490 L1 length:1 (27,26,0-> (27,26,0))                                                             0.061     2.571
| (CHANX:1106802 L4 length:4 (28,26,0-> (31,26,0))                                                             0.119     2.690
| (CHANY:1271306 L4 length:4 (30,27,0-> (30,30,0))                                                             0.119     2.809
| (CHANY:1271342 L1 length:1 (30,28,0-> (30,28,0))                                                             0.061     2.870
| (CHANX:1115134 L4 length:4 (31,28,0-> (34,28,0))                                                             0.119     2.989
| (IPIN:584801 side: (TOP,) (33,28,0))                                                                         0.101     3.089
| (intra 'clb' routing)                                                                                        0.085     3.175
$abc$128410$abc$64559$li133_li133.in[1] (.names at (33,28))                                                   -0.000     3.175
| (primitive '.names' combinational delay)                                                                     0.099     3.274
$abc$128410$abc$64559$li133_li133.out[0] (.names at (33,28))                                                   0.000     3.274
| (intra 'clb' routing)                                                                                        0.000     3.274
| (OPIN:584781 side: (RIGHT,) (33,28,0))                                                                       0.000     3.274
| (CHANY:1279931 L4 length:4 (33,28,0-> (33,25,0))                                                             0.119     3.393
| (CHANX:1098967 L1 length:1 (33,24,0-> (33,24,0))                                                             0.061     3.454
| (CHANY:1276759 L4 length:4 (32,24,0-> (32,21,0))                                                             0.119     3.572
| (CHANX:1090613 L4 length:4 (32,22,0-> (29,22,0))                                                             0.119     3.691
| (CHANX:1090417 L4 length:4 (29,22,0-> (26,22,0))                                                             0.119     3.810
| (CHANY:1256413 L1 length:1 (25,22,0-> (25,22,0))                                                             0.061     3.871
| (CHANX:1086101 L4 length:4 (25,21,0-> (22,21,0))                                                             0.119     3.990
| (CHANX:1085905 L4 length:4 (22,21,0-> (19,21,0))                                                             0.119     4.109
| (CHANX:1085893 L1 length:1 (19,21,0-> (19,21,0))                                                             0.061     4.170
| (CHANY:1235785 L4 length:4 (18,21,0-> (18,18,0))                                                             0.119     4.289
| (IPIN:445258 side: (RIGHT,) (18,19,0))                                                                       0.101     4.390
| (intra 'clb' routing)                                                                                        0.085     4.475
$abc$128410$auto_86802.in[5] (.names at (18,19))                                                               0.000     4.475
| (primitive '.names' combinational delay)                                                                     0.025     4.500
$abc$128410$auto_86802.out[0] (.names at (18,19))                                                              0.000     4.500
| (intra 'clb' routing)                                                                                        0.000     4.500
design195_5_10_inst.decoder_instance433.decoder_inst.data_out[4].D[0] (dffre at (18,19))                       0.000     4.500
data arrival time                                                                                                        4.500

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing:global net)                                                                             0.000     0.894
| (intra 'clb' routing)                                                                                        0.000     0.894
design195_5_10_inst.decoder_instance433.decoder_inst.data_out[4].C[0] (dffre at (18,19))                       0.000     0.894
clock uncertainty                                                                                              0.000     0.894
cell setup time                                                                                               -0.032     0.863
data required time                                                                                                       0.863
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.863
data arrival time                                                                                                       -4.500
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -3.637


#Path 85
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : design195_5_10_inst.decoder_instance433.decoder_inst.data_out[6].D[0] (dffre at (18,20) clocked by clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           0.000     0.000
rst.inpad[0] (.input at (1,11))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (OPIN:317675 side: (RIGHT,) (1,11,0))                                                                        0.000     0.894
| (CHANY:1185822 L1 length:1 (1,11,0-> (1,11,0))                                                               0.061     0.955
| (CHANX:1044174 L4 length:4 (2,11,0-> (5,11,0))                                                               0.119     1.074
| (CHANY:1194622 L1 length:1 (4,12,0-> (4,12,0))                                                               0.061     1.135
| (CHANX:1048430 L4 length:4 (5,12,0-> (8,12,0))                                                               0.119     1.254
| (CHANY:1206338 L1 length:1 (8,13,0-> (8,13,0))                                                               0.061     1.315
| (CHANX:1052746 L4 length:4 (9,13,0-> (12,13,0))                                                              0.119     1.434
| (CHANY:1218054 L1 length:1 (12,14,0-> (12,14,0))                                                             0.061     1.495
| (CHANX:1057062 L1 length:1 (13,14,0-> (13,14,0))                                                             0.061     1.556
| (CHANY:1221034 L4 length:4 (13,15,0-> (13,18,0))                                                             0.119     1.675
| (CHANY:1221202 L1 length:1 (13,18,0-> (13,18,0))                                                             0.061     1.736
| (CHANX:1073402 L4 length:4 (14,18,0-> (17,18,0))                                                             0.119     1.855
| (CHANY:1232918 L1 length:1 (17,19,0-> (17,19,0))                                                             0.061     1.916
| (CHANX:1077718 L4 length:4 (18,19,0-> (21,19,0))                                                             0.119     2.034
| (CHANY:1241750 L4 length:4 (20,20,0-> (20,23,0))                                                             0.119     2.153
| (CHANX:1090102 L4 length:4 (21,22,0-> (24,22,0))                                                             0.119     2.272
| (CHANY:1250678 L4 length:4 (23,23,0-> (23,26,0))                                                             0.119     2.391
| (CHANX:1102486 L4 length:4 (24,25,0-> (27,25,0))                                                             0.119     2.510
| (CHANY:1262490 L1 length:1 (27,26,0-> (27,26,0))                                                             0.061     2.571
| (CHANX:1106802 L4 length:4 (28,26,0-> (31,26,0))                                                             0.119     2.690
| (CHANY:1271306 L4 length:4 (30,27,0-> (30,30,0))                                                             0.119     2.809
| (CHANY:1271342 L1 length:1 (30,28,0-> (30,28,0))                                                             0.061     2.870
| (CHANX:1115134 L4 length:4 (31,28,0-> (34,28,0))                                                             0.119     2.989
| (IPIN:584801 side: (TOP,) (33,28,0))                                                                         0.101     3.089
| (intra 'clb' routing)                                                                                        0.085     3.175
$abc$128410$abc$64559$li133_li133.in[1] (.names at (33,28))                                                   -0.000     3.175
| (primitive '.names' combinational delay)                                                                     0.099     3.274
$abc$128410$abc$64559$li133_li133.out[0] (.names at (33,28))                                                   0.000     3.274
| (intra 'clb' routing)                                                                                        0.000     3.274
| (OPIN:584781 side: (RIGHT,) (33,28,0))                                                                       0.000     3.274
| (CHANY:1279931 L4 length:4 (33,28,0-> (33,25,0))                                                             0.119     3.393
| (CHANX:1098967 L1 length:1 (33,24,0-> (33,24,0))                                                             0.061     3.454
| (CHANY:1276759 L4 length:4 (32,24,0-> (32,21,0))                                                             0.119     3.572
| (CHANX:1090613 L4 length:4 (32,22,0-> (29,22,0))                                                             0.119     3.691
| (CHANX:1090417 L4 length:4 (29,22,0-> (26,22,0))                                                             0.119     3.810
| (CHANY:1256413 L1 length:1 (25,22,0-> (25,22,0))                                                             0.061     3.871
| (CHANX:1086101 L4 length:4 (25,21,0-> (22,21,0))                                                             0.119     3.990
| (CHANX:1085905 L4 length:4 (22,21,0-> (19,21,0))                                                             0.119     4.109
| (CHANX:1085893 L1 length:1 (19,21,0-> (19,21,0))                                                             0.061     4.170
| (CHANY:1235785 L4 length:4 (18,21,0-> (18,18,0))                                                             0.119     4.289
| (IPIN:460127 side: (RIGHT,) (18,20,0))                                                                       0.101     4.390
| (intra 'clb' routing)                                                                                        0.085     4.475
$abc$128410$auto_86806.in[5] (.names at (18,20))                                                               0.000     4.475
| (primitive '.names' combinational delay)                                                                     0.025     4.500
$abc$128410$auto_86806.out[0] (.names at (18,20))                                                              0.000     4.500
| (intra 'clb' routing)                                                                                        0.000     4.500
design195_5_10_inst.decoder_instance433.decoder_inst.data_out[6].D[0] (dffre at (18,20))                       0.000     4.500
data arrival time                                                                                                        4.500

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing:global net)                                                                             0.000     0.894
| (intra 'clb' routing)                                                                                        0.000     0.894
design195_5_10_inst.decoder_instance433.decoder_inst.data_out[6].C[0] (dffre at (18,20))                       0.000     0.894
clock uncertainty                                                                                              0.000     0.894
cell setup time                                                                                               -0.032     0.863
data required time                                                                                                       0.863
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.863
data arrival time                                                                                                       -4.500
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -3.637


#Path 86
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : design195_5_10_inst.decoder_instance433.decoder_inst.data_out[7].D[0] (dffre at (18,20) clocked by clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           0.000     0.000
rst.inpad[0] (.input at (1,11))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (OPIN:317675 side: (RIGHT,) (1,11,0))                                                                        0.000     0.894
| (CHANY:1185822 L1 length:1 (1,11,0-> (1,11,0))                                                               0.061     0.955
| (CHANX:1044174 L4 length:4 (2,11,0-> (5,11,0))                                                               0.119     1.074
| (CHANY:1194622 L1 length:1 (4,12,0-> (4,12,0))                                                               0.061     1.135
| (CHANX:1048430 L4 length:4 (5,12,0-> (8,12,0))                                                               0.119     1.254
| (CHANY:1206338 L1 length:1 (8,13,0-> (8,13,0))                                                               0.061     1.315
| (CHANX:1052746 L4 length:4 (9,13,0-> (12,13,0))                                                              0.119     1.434
| (CHANY:1218054 L1 length:1 (12,14,0-> (12,14,0))                                                             0.061     1.495
| (CHANX:1057062 L1 length:1 (13,14,0-> (13,14,0))                                                             0.061     1.556
| (CHANY:1221034 L4 length:4 (13,15,0-> (13,18,0))                                                             0.119     1.675
| (CHANY:1221202 L1 length:1 (13,18,0-> (13,18,0))                                                             0.061     1.736
| (CHANX:1073402 L4 length:4 (14,18,0-> (17,18,0))                                                             0.119     1.855
| (CHANY:1232918 L1 length:1 (17,19,0-> (17,19,0))                                                             0.061     1.916
| (CHANX:1077718 L4 length:4 (18,19,0-> (21,19,0))                                                             0.119     2.034
| (CHANY:1241750 L4 length:4 (20,20,0-> (20,23,0))                                                             0.119     2.153
| (CHANX:1090102 L4 length:4 (21,22,0-> (24,22,0))                                                             0.119     2.272
| (CHANY:1250678 L4 length:4 (23,23,0-> (23,26,0))                                                             0.119     2.391
| (CHANX:1102486 L4 length:4 (24,25,0-> (27,25,0))                                                             0.119     2.510
| (CHANY:1262490 L1 length:1 (27,26,0-> (27,26,0))                                                             0.061     2.571
| (CHANX:1106802 L4 length:4 (28,26,0-> (31,26,0))                                                             0.119     2.690
| (CHANY:1271306 L4 length:4 (30,27,0-> (30,30,0))                                                             0.119     2.809
| (CHANY:1271342 L1 length:1 (30,28,0-> (30,28,0))                                                             0.061     2.870
| (CHANX:1115134 L4 length:4 (31,28,0-> (34,28,0))                                                             0.119     2.989
| (IPIN:584801 side: (TOP,) (33,28,0))                                                                         0.101     3.089
| (intra 'clb' routing)                                                                                        0.085     3.175
$abc$128410$abc$64559$li133_li133.in[1] (.names at (33,28))                                                   -0.000     3.175
| (primitive '.names' combinational delay)                                                                     0.099     3.274
$abc$128410$abc$64559$li133_li133.out[0] (.names at (33,28))                                                   0.000     3.274
| (intra 'clb' routing)                                                                                        0.000     3.274
| (OPIN:584781 side: (RIGHT,) (33,28,0))                                                                       0.000     3.274
| (CHANY:1279931 L4 length:4 (33,28,0-> (33,25,0))                                                             0.119     3.393
| (CHANX:1098967 L1 length:1 (33,24,0-> (33,24,0))                                                             0.061     3.454
| (CHANY:1276759 L4 length:4 (32,24,0-> (32,21,0))                                                             0.119     3.572
| (CHANX:1090613 L4 length:4 (32,22,0-> (29,22,0))                                                             0.119     3.691
| (CHANX:1090417 L4 length:4 (29,22,0-> (26,22,0))                                                             0.119     3.810
| (CHANY:1256413 L1 length:1 (25,22,0-> (25,22,0))                                                             0.061     3.871
| (CHANX:1086101 L4 length:4 (25,21,0-> (22,21,0))                                                             0.119     3.990
| (CHANX:1085905 L4 length:4 (22,21,0-> (19,21,0))                                                             0.119     4.109
| (CHANX:1085893 L1 length:1 (19,21,0-> (19,21,0))                                                             0.061     4.170
| (CHANY:1235785 L4 length:4 (18,21,0-> (18,18,0))                                                             0.119     4.289
| (IPIN:460127 side: (RIGHT,) (18,20,0))                                                                       0.101     4.390
| (intra 'clb' routing)                                                                                        0.085     4.475
$abc$128410$auto_86808.in[0] (.names at (18,20))                                                               0.000     4.475
| (primitive '.names' combinational delay)                                                                     0.025     4.500
$abc$128410$auto_86808.out[0] (.names at (18,20))                                                              0.000     4.500
| (intra 'clb' routing)                                                                                        0.000     4.500
design195_5_10_inst.decoder_instance433.decoder_inst.data_out[7].D[0] (dffre at (18,20))                       0.000     4.500
data arrival time                                                                                                        4.500

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing:global net)                                                                             0.000     0.894
| (intra 'clb' routing)                                                                                        0.000     0.894
design195_5_10_inst.decoder_instance433.decoder_inst.data_out[7].C[0] (dffre at (18,20))                       0.000     0.894
clock uncertainty                                                                                              0.000     0.894
cell setup time                                                                                               -0.032     0.863
data required time                                                                                                       0.863
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.863
data arrival time                                                                                                       -4.500
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -3.637


#Path 87
Startpoint: $delete_wire$131744.RDATA_A1[1] (RS_TDP36K at (28,32) clocked by clk)
Endpoint  : design195_5_10_inst.mod_n_counter_instance109.data_out[27].D[0] (dffre at (24,30) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                 0.000     0.894
$delete_wire$131744.CLK_A1[0] (RS_TDP36K at (28,32))                                                     0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                        0.293     1.187
$delete_wire$131744.RDATA_A1[1] (RS_TDP36K at (28,32)) [clock-to-output]                                 0.000     1.187
| (intra 'bram' routing)                                                                                 0.000     1.187
| (OPIN:645596 side: (TOP,) (28,32,0))                                                                   0.000     1.187
| (CHANX:1130987 L4 length:4 (28,32,0-> (25,32,0))                                                       0.119     1.306
| (CHANX:1131025 L1 length:1 (26,32,0-> (26,32,0))                                                       0.061     1.367
| (IPIN:645008 side: (TOP,) (26,32,0))                                                                   0.101     1.468
| (intra 'clb' routing)                                                                                  0.085     1.553
$abc$128410$new_new_n3926__.in[3] (.names at (26,32))                                                   -0.000     1.553
| (primitive '.names' combinational delay)                                                               0.173     1.725
$abc$128410$new_new_n3926__.out[0] (.names at (26,32))                                                   0.000     1.725
| (intra 'clb' routing)                                                                                  0.000     1.725
| (OPIN:645000 side: (RIGHT,) (26,32,0))                                                                 0.000     1.725
| (CHANY:1259998 L4 length:4 (26,32,0-> (26,35,0))                                                       0.119     1.844
| (CHANX:1139151 L1 length:1 (26,34,0-> (26,34,0))                                                       0.061     1.905
| (CHANY:1257023 L4 length:4 (25,34,0-> (25,31,0))                                                       0.119     2.024
| (CHANX:1131020 L1 length:1 (26,32,0-> (26,32,0))                                                       0.061     2.085
| (IPIN:645006 side: (TOP,) (26,32,0))                                                                   0.101     2.186
| (intra 'clb' routing)                                                                                  0.085     2.271
$abc$128410$new_new_n3927__.in[0] (.names at (26,32))                                                    0.000     2.271
| (primitive '.names' combinational delay)                                                               0.218     2.489
$abc$128410$new_new_n3927__.out[0] (.names at (26,32))                                                   0.000     2.489
| (intra 'clb' routing)                                                                                  0.085     2.574
$abc$128410$new_new_n3929__.in[1] (.names at (26,32))                                                    0.000     2.574
| (primitive '.names' combinational delay)                                                               0.152     2.726
$abc$128410$new_new_n3929__.out[0] (.names at (26,32))                                                   0.000     2.726
| (intra 'clb' routing)                                                                                  0.000     2.726
| (OPIN:644988 side: (TOP,) (26,32,0))                                                                   0.000     2.726
| (CHANX:1130863 L4 length:4 (26,32,0-> (23,32,0))                                                       0.119     2.845
| (CHANX:1130847 L1 length:1 (23,32,0-> (23,32,0))                                                       0.061     2.906
| (CHANY:1248143 L4 length:4 (22,32,0-> (22,29,0))                                                       0.119     3.024
| (CHANX:1122653 L1 length:1 (22,30,0-> (22,30,0))                                                       0.061     3.085
| (IPIN:615702 side: (TOP,) (22,30,0))                                                                   0.101     3.186
| (intra 'clb' routing)                                                                                  0.085     3.271
$abc$128410$new_new_n3930__.in[0] (.names at (22,30))                                                    0.000     3.271
| (primitive '.names' combinational delay)                                                               0.103     3.374
$abc$128410$new_new_n3930__.out[0] (.names at (22,30))                                                   0.000     3.374
| (intra 'clb' routing)                                                                                  0.000     3.374
| (OPIN:615685 side: (RIGHT,) (22,30,0))                                                                 0.000     3.374
| (CHANY:1248025 L4 length:4 (22,30,0-> (22,27,0))                                                       0.119     3.493
| (IPIN:615736 side: (RIGHT,) (22,30,0))                                                                 0.101     3.593
| (intra 'clb' routing)                                                                                  0.085     3.679
$abc$128410$abc$64559$li601_li601.in[2] (.names at (22,30))                                              0.000     3.679
| (primitive '.names' combinational delay)                                                               0.172     3.851
$abc$128410$abc$64559$li601_li601.out[0] (.names at (22,30))                                             0.000     3.851
| (intra 'clb' routing)                                                                                  0.000     3.851
| (OPIN:615688 side: (RIGHT,) (22,30,0))                                                                 0.000     3.851
| (CHANY:1248190 L1 length:1 (22,30,0-> (22,30,0))                                                       0.061     3.912
| (CHANX:1122734 L4 length:4 (23,30,0-> (26,30,0))                                                       0.119     4.031
| (CHANY:1254013 L1 length:1 (24,30,0-> (24,30,0))                                                       0.061     4.092
| (IPIN:615881 side: (RIGHT,) (24,30,0))                                                                 0.101     4.193
| (intra 'clb' routing)                                                                                  0.085     4.278
$abc$128410$abc$64559$li602_li602.in[3] (.names at (24,30))                                             -0.000     4.278
| (primitive '.names' combinational delay)                                                               0.197     4.475
$abc$128410$abc$64559$li602_li602.out[0] (.names at (24,30))                                             0.000     4.475
| (intra 'clb' routing)                                                                                  0.000     4.475
design195_5_10_inst.mod_n_counter_instance109.data_out[27].D[0] (dffre at (24,30))                       0.000     4.475
data arrival time                                                                                                  4.475

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
design195_5_10_inst.mod_n_counter_instance109.data_out[27].C[0] (dffre at (24,30))                       0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -4.475
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.612


#Path 88
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : $delete_wire$131525.a[5] (RS_DSP_MULT_REGIN at (23,17) clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
input external delay                                                            0.000     0.000
rst.inpad[0] (.input at (1,11))                                           0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (OPIN:317675 side: (RIGHT,) (1,11,0))                                         0.000     0.894
| (CHANY:1185822 L1 length:1 (1,11,0-> (1,11,0))                                0.061     0.955
| (CHANX:1044174 L4 length:4 (2,11,0-> (5,11,0))                                0.119     1.074
| (CHANY:1194622 L1 length:1 (4,12,0-> (4,12,0))                                0.061     1.135
| (CHANX:1048430 L4 length:4 (5,12,0-> (8,12,0))                                0.119     1.254
| (CHANY:1206338 L1 length:1 (8,13,0-> (8,13,0))                                0.061     1.315
| (CHANX:1052746 L4 length:4 (9,13,0-> (12,13,0))                               0.119     1.434
| (CHANY:1218054 L1 length:1 (12,14,0-> (12,14,0))                              0.061     1.495
| (CHANX:1057062 L1 length:1 (13,14,0-> (13,14,0))                              0.061     1.556
| (CHANY:1221034 L4 length:4 (13,15,0-> (13,18,0))                              0.119     1.675
| (CHANY:1221202 L1 length:1 (13,18,0-> (13,18,0))                              0.061     1.736
| (CHANX:1073402 L4 length:4 (14,18,0-> (17,18,0))                              0.119     1.855
| (CHANY:1232918 L1 length:1 (17,19,0-> (17,19,0))                              0.061     1.916
| (CHANX:1077718 L4 length:4 (18,19,0-> (21,19,0))                              0.119     2.034
| (CHANY:1241750 L4 length:4 (20,20,0-> (20,23,0))                              0.119     2.153
| (CHANX:1090102 L4 length:4 (21,22,0-> (24,22,0))                              0.119     2.272
| (CHANX:1090228 L4 length:4 (23,22,0-> (26,22,0))                              0.119     2.391
| (CHANY:1253327 L4 length:4 (24,22,0-> (24,19,0))                              0.119     2.510
| (CHANX:1082141 L1 length:1 (24,20,0-> (24,20,0))                              0.061     2.571
| (IPIN:461240 side: (TOP,) (24,20,0))                                          0.101     2.672
| (intra 'clb' routing)                                                         0.085     2.757
$abc$128410$new_new_n3099__.in[0] (.names at (24,20))                           0.000     2.757
| (primitive '.names' combinational delay)                                      0.173     2.929
$abc$128410$new_new_n3099__.out[0] (.names at (24,20))                          0.000     2.929
| (intra 'clb' routing)                                                         0.000     2.929
| (OPIN:461226 side: (RIGHT,) (24,20,0))                                        0.000     2.929
| (CHANY:1253215 L4 length:4 (24,20,0-> (24,17,0))                              0.119     3.048
| (CHANY:1253229 L1 length:1 (24,18,0-> (24,18,0))                              0.061     3.109
| (CHANX:1069797 L4 length:4 (24,17,0-> (21,17,0))                              0.119     3.228
| (IPIN:414702 side: (TOP,) (21,17,0))                                          0.101     3.329
| (intra 'clb' routing)                                                         0.085     3.414
$abc$128410$new_new_n3107__.in[3] (.names at (21,17))                           0.000     3.414
| (primitive '.names' combinational delay)                                      0.025     3.439
$abc$128410$new_new_n3107__.out[0] (.names at (21,17))                          0.000     3.439
| (intra 'clb' routing)                                                         0.000     3.439
| (OPIN:414667 side: (TOP,) (21,17,0))                                          0.000     3.439
| (CHANX:1069758 L1 length:1 (21,17,0-> (21,17,0))                              0.061     3.500
| (CHANY:1244530 L4 length:4 (21,18,0-> (21,21,0))                              0.119     3.619
| (CHANX:1082026 L4 length:4 (22,20,0-> (25,20,0))                              0.119     3.738
| (CHANX:1082128 L1 length:1 (24,20,0-> (24,20,0))                              0.061     3.799
| (IPIN:461234 side: (TOP,) (24,20,0))                                          0.101     3.899
| (intra 'clb' routing)                                                         0.085     3.985
$auto_10936.Y[5].in[5] (.names at (24,20))                                     -0.000     3.985
| (primitive '.names' combinational delay)                                      0.103     4.087
$auto_10936.Y[5].out[0] (.names at (24,20))                                     0.000     4.087
| (intra 'clb' routing)                                                         0.000     4.087
| (OPIN:461217 side: (RIGHT,) (24,20,0))                                        0.000     4.087
| (CHANY:1253356 L1 length:1 (24,20,0-> (24,20,0))                              0.061     4.148
| (CHANX:1082127 L1 length:1 (24,20,0-> (24,20,0))                              0.061     4.209
| (CHANY:1250303 L4 length:4 (23,20,0-> (23,17,0))                              0.119     4.328
| (IPIN:415209 side: (RIGHT,) (23,18,0))                                        0.101     4.429
| (intra 'dsp' routing)                                                         0.000     4.429
$delete_wire$131525.a[5] (RS_DSP_MULT_REGIN at (23,17))                         0.000     4.429
data arrival time                                                                         4.429

clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (inter-block routing:global net)                                              0.000     0.894
| (intra 'dsp' routing)                                                         0.000     0.894
$delete_wire$131525.clk[0] (RS_DSP_MULT_REGIN at (23,17))                       0.000     0.894
clock uncertainty                                                               0.000     0.894
cell setup time                                                                -0.074     0.820
data required time                                                                        0.820
-----------------------------------------------------------------------------------------------
data required time                                                                        0.820
data arrival time                                                                        -4.429
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -3.609


#Path 89
Startpoint: emu_init_sel_1399.Q[0] (dffre at (24,27) clocked by clk)
Endpoint  : $delete_wire$131701.b[7] (RS_DSP_MULT_REGIN at (23,23) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
emu_init_sel_1399.C[0] (dffre at (24,27))                                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                            0.154     1.048
emu_init_sel_1399.Q[0] (dffre at (24,27)) [clock-to-output]                                              0.000     1.048
| (intra 'clb' routing)                                                                                  0.000     1.048
| (OPIN:569955 side: (TOP,) (24,27,0))                                                                   0.000     1.048
| (CHANX:1110614 L4 length:4 (24,27,0-> (27,27,0))                                                       0.119     1.167
| (CHANX:1110806 L4 length:4 (27,27,0-> (30,27,0))                                                       0.119     1.286
| (CHANY:1268215 L4 length:4 (29,27,0-> (29,24,0))                                                       0.119     1.405
| (CHANY:1268023 L4 length:4 (29,24,0-> (29,21,0))                                                       0.119     1.524
| (CHANX:1086359 L4 length:4 (29,21,0-> (26,21,0))                                                       0.119     1.643
| (IPIN:478855 side: (TOP,) (29,21,0))                                                                   0.101     1.744
| (intra 'clb' routing)                                                                                  0.085     1.829
design195_5_10_inst.large_adder_instance547.data_in[20].in[1] (.names at (29,21))                        0.000     1.829
| (primitive '.names' combinational delay)                                                               0.197     2.026
design195_5_10_inst.large_adder_instance547.data_in[20].out[0] (.names at (29,21))                       0.000     2.026
| (intra 'clb' routing)                                                                                  0.000     2.026
| (OPIN:478831 side: (RIGHT,) (29,21,0))                                                                 0.000     2.026
| (CHANY:1268014 L4 length:4 (29,21,0-> (29,24,0))                                                       0.119     2.144
| (CHANX:1098545 L4 length:4 (29,24,0-> (26,24,0))                                                       0.119     2.263
| (CHANY:1256541 L1 length:1 (25,24,0-> (25,24,0))                                                       0.061     2.324
| (CHANX:1094229 L4 length:4 (25,23,0-> (22,23,0))                                                       0.119     2.443
| (CHANY:1253644 L4 length:4 (24,24,0-> (24,27,0))                                                       0.119     2.562
| (IPIN:552996 side: (RIGHT,) (24,26,0))                                                                 0.101     2.663
| (intra 'clb' routing)                                                                                  0.233     2.896
$auto_1133.C[5].g[0] (adder_carry at (24,26))                                                            0.000     2.896
| (primitive 'adder_carry' combinational delay)                                                          0.038     2.934
$auto_1133.C[5].cout[0] (adder_carry at (24,26))                                                         0.000     2.934
| (intra 'clb' routing)                                                                                  0.000     2.934
$auto_1133.C[6].cin[0] (adder_carry at (24,26))                                                          0.000     2.934
| (primitive 'adder_carry' combinational delay)                                                          0.020     2.954
$auto_1133.C[6].cout[0] (adder_carry at (24,26))                                                         0.000     2.954
| (intra 'clb' routing)                                                                                  0.000     2.954
$auto_1133.C[7].cin[0] (adder_carry at (24,26))                                                          0.000     2.954
| (primitive 'adder_carry' combinational delay)                                                          0.020     2.974
$auto_1133.C[7].cout[0] (adder_carry at (24,26))                                                         0.000     2.974
| (intra 'clb' routing)                                                                                  0.000     2.974
| (OPIN:552964 side: (BOTTOM,) (24,26,0))                                                                0.000     2.974
| (IPIN:537746 side: (TOP,) (24,25,0))                                                                   0.000     2.974
| (intra 'clb' routing)                                                                                  0.000     2.974
$auto_1133.C[8].cin[0] (adder_carry at (24,25))                                                          0.000     2.974
| (primitive 'adder_carry' combinational delay)                                                          0.020     2.994
$auto_1133.C[8].cout[0] (adder_carry at (24,25))                                                         0.000     2.994
| (intra 'clb' routing)                                                                                  0.000     2.994
$auto_1133.C[9].cin[0] (adder_carry at (24,25))                                                          0.000     2.994
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.014
$auto_1133.C[9].cout[0] (adder_carry at (24,25))                                                         0.000     3.014
| (intra 'clb' routing)                                                                                  0.000     3.014
$auto_1133.C[10].cin[0] (adder_carry at (24,25))                                                         0.000     3.014
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.034
$auto_1133.C[10].cout[0] (adder_carry at (24,25))                                                        0.000     3.034
| (intra 'clb' routing)                                                                                  0.000     3.034
$auto_1133.C[11].cin[0] (adder_carry at (24,25))                                                         0.000     3.034
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.054
$auto_1133.C[11].cout[0] (adder_carry at (24,25))                                                        0.000     3.054
| (intra 'clb' routing)                                                                                  0.000     3.054
$auto_1133.C[12].cin[0] (adder_carry at (24,25))                                                         0.000     3.054
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.074
$auto_1133.C[12].cout[0] (adder_carry at (24,25))                                                        0.000     3.074
| (intra 'clb' routing)                                                                                  0.000     3.074
$auto_1133.C[13].cin[0] (adder_carry at (24,25))                                                         0.000     3.074
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.094
$auto_1133.C[13].cout[0] (adder_carry at (24,25))                                                        0.000     3.094
| (intra 'clb' routing)                                                                                  0.000     3.094
$auto_1133.C[14].cin[0] (adder_carry at (24,25))                                                         0.000     3.094
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.114
$auto_1133.C[14].cout[0] (adder_carry at (24,25))                                                        0.000     3.114
| (intra 'clb' routing)                                                                                  0.000     3.114
$auto_1133.C[15].cin[0] (adder_carry at (24,25))                                                         0.000     3.114
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.133
$auto_1133.C[15].cout[0] (adder_carry at (24,25))                                                        0.000     3.133
| (intra 'clb' routing)                                                                                  0.000     3.133
| (OPIN:537717 side: (BOTTOM,) (24,25,0))                                                                0.000     3.133
| (IPIN:524134 side: (TOP,) (24,24,0))                                                                   0.000     3.133
| (intra 'clb' routing)                                                                                  0.000     3.133
$abc$128410$abc$55512$auto_1133.co.cin[0] (adder_carry at (24,24))                                       0.000     3.133
| (primitive 'adder_carry' combinational delay)                                                          0.037     3.170
$abc$128410$abc$55512$auto_1133.co.sumout[0] (adder_carry at (24,24))                                    0.000     3.170
| (intra 'clb' routing)                                                                                  0.000     3.170
| (OPIN:524080 side: (TOP,) (24,24,0))                                                                   0.000     3.170
| (CHANX:1098424 L4 length:4 (24,24,0-> (27,24,0))                                                       0.119     3.289
| (CHANY:1259548 L4 length:4 (26,25,0-> (26,28,0))                                                       0.119     3.408
| (IPIN:570307 side: (RIGHT,) (26,27,0))                                                                 0.101     3.509
| (intra 'clb' routing)                                                                                  0.085     3.594
$auto_1133.Y[16].in[0] (.names at (26,27))                                                               0.000     3.594
| (primitive '.names' combinational delay)                                                               0.197     3.791
$auto_1133.Y[16].out[0] (.names at (26,27))                                                              0.000     3.791
| (intra 'clb' routing)                                                                                  0.000     3.791
| (OPIN:570253 side: (TOP,) (26,27,0))                                                                   0.000     3.791
| (CHANX:1110703 L1 length:1 (26,27,0-> (26,27,0))                                                       0.061     3.852
| (CHANY:1256575 L4 length:4 (25,27,0-> (25,24,0))                                                       0.119     3.971
| (CHANY:1256589 L1 length:1 (25,25,0-> (25,25,0))                                                       0.061     4.032
| (CHANX:1098309 L4 length:4 (25,24,0-> (22,24,0))                                                       0.119     4.151
| (CHANX:1098397 L1 length:1 (24,24,0-> (24,24,0))                                                       0.061     4.212
| (CHANY:1250545 L4 length:4 (23,24,0-> (23,21,0))                                                       0.119     4.331
| (IPIN:506955 side: (RIGHT,) (23,24,0))                                                                 0.101     4.431
| (intra 'dsp' routing)                                                                                  0.000     4.431
$delete_wire$131701.b[7] (RS_DSP_MULT_REGIN at (23,23))                                                 -0.000     4.431
data arrival time                                                                                                  4.431

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'dsp' routing)                                                                                  0.000     0.894
$delete_wire$131701.clk[0] (RS_DSP_MULT_REGIN at (23,23))                                                0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.070     0.825
data required time                                                                                                 0.825
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.825
data arrival time                                                                                                 -4.431
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.606


#Path 90
Startpoint: emu_init_sel_1399.Q[0] (dffre at (24,27) clocked by clk)
Endpoint  : $delete_wire$131701.b[6] (RS_DSP_MULT_REGIN at (23,23) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
emu_init_sel_1399.C[0] (dffre at (24,27))                                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                            0.154     1.048
emu_init_sel_1399.Q[0] (dffre at (24,27)) [clock-to-output]                                              0.000     1.048
| (intra 'clb' routing)                                                                                  0.000     1.048
| (OPIN:569955 side: (TOP,) (24,27,0))                                                                   0.000     1.048
| (CHANX:1110614 L4 length:4 (24,27,0-> (27,27,0))                                                       0.119     1.167
| (CHANX:1110806 L4 length:4 (27,27,0-> (30,27,0))                                                       0.119     1.286
| (CHANY:1268215 L4 length:4 (29,27,0-> (29,24,0))                                                       0.119     1.405
| (CHANY:1268023 L4 length:4 (29,24,0-> (29,21,0))                                                       0.119     1.524
| (CHANX:1086359 L4 length:4 (29,21,0-> (26,21,0))                                                       0.119     1.643
| (IPIN:478855 side: (TOP,) (29,21,0))                                                                   0.101     1.744
| (intra 'clb' routing)                                                                                  0.085     1.829
design195_5_10_inst.large_adder_instance547.data_in[20].in[1] (.names at (29,21))                        0.000     1.829
| (primitive '.names' combinational delay)                                                               0.197     2.026
design195_5_10_inst.large_adder_instance547.data_in[20].out[0] (.names at (29,21))                       0.000     2.026
| (intra 'clb' routing)                                                                                  0.000     2.026
| (OPIN:478831 side: (RIGHT,) (29,21,0))                                                                 0.000     2.026
| (CHANY:1268014 L4 length:4 (29,21,0-> (29,24,0))                                                       0.119     2.144
| (CHANX:1098545 L4 length:4 (29,24,0-> (26,24,0))                                                       0.119     2.263
| (CHANY:1256541 L1 length:1 (25,24,0-> (25,24,0))                                                       0.061     2.324
| (CHANX:1094229 L4 length:4 (25,23,0-> (22,23,0))                                                       0.119     2.443
| (CHANY:1253644 L4 length:4 (24,24,0-> (24,27,0))                                                       0.119     2.562
| (IPIN:552996 side: (RIGHT,) (24,26,0))                                                                 0.101     2.663
| (intra 'clb' routing)                                                                                  0.233     2.896
$auto_1133.C[5].g[0] (adder_carry at (24,26))                                                            0.000     2.896
| (primitive 'adder_carry' combinational delay)                                                          0.038     2.934
$auto_1133.C[5].cout[0] (adder_carry at (24,26))                                                         0.000     2.934
| (intra 'clb' routing)                                                                                  0.000     2.934
$auto_1133.C[6].cin[0] (adder_carry at (24,26))                                                          0.000     2.934
| (primitive 'adder_carry' combinational delay)                                                          0.020     2.954
$auto_1133.C[6].cout[0] (adder_carry at (24,26))                                                         0.000     2.954
| (intra 'clb' routing)                                                                                  0.000     2.954
$auto_1133.C[7].cin[0] (adder_carry at (24,26))                                                          0.000     2.954
| (primitive 'adder_carry' combinational delay)                                                          0.020     2.974
$auto_1133.C[7].cout[0] (adder_carry at (24,26))                                                         0.000     2.974
| (intra 'clb' routing)                                                                                  0.000     2.974
| (OPIN:552964 side: (BOTTOM,) (24,26,0))                                                                0.000     2.974
| (IPIN:537746 side: (TOP,) (24,25,0))                                                                   0.000     2.974
| (intra 'clb' routing)                                                                                  0.000     2.974
$auto_1133.C[8].cin[0] (adder_carry at (24,25))                                                          0.000     2.974
| (primitive 'adder_carry' combinational delay)                                                          0.020     2.994
$auto_1133.C[8].cout[0] (adder_carry at (24,25))                                                         0.000     2.994
| (intra 'clb' routing)                                                                                  0.000     2.994
$auto_1133.C[9].cin[0] (adder_carry at (24,25))                                                          0.000     2.994
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.014
$auto_1133.C[9].cout[0] (adder_carry at (24,25))                                                         0.000     3.014
| (intra 'clb' routing)                                                                                  0.000     3.014
$auto_1133.C[10].cin[0] (adder_carry at (24,25))                                                         0.000     3.014
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.034
$auto_1133.C[10].cout[0] (adder_carry at (24,25))                                                        0.000     3.034
| (intra 'clb' routing)                                                                                  0.000     3.034
$auto_1133.C[11].cin[0] (adder_carry at (24,25))                                                         0.000     3.034
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.054
$auto_1133.C[11].cout[0] (adder_carry at (24,25))                                                        0.000     3.054
| (intra 'clb' routing)                                                                                  0.000     3.054
$auto_1133.C[12].cin[0] (adder_carry at (24,25))                                                         0.000     3.054
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.074
$auto_1133.C[12].cout[0] (adder_carry at (24,25))                                                        0.000     3.074
| (intra 'clb' routing)                                                                                  0.000     3.074
$auto_1133.C[13].cin[0] (adder_carry at (24,25))                                                         0.000     3.074
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.094
$auto_1133.C[13].cout[0] (adder_carry at (24,25))                                                        0.000     3.094
| (intra 'clb' routing)                                                                                  0.000     3.094
$auto_1133.C[14].cin[0] (adder_carry at (24,25))                                                         0.000     3.094
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.114
$auto_1133.C[14].cout[0] (adder_carry at (24,25))                                                        0.000     3.114
| (intra 'clb' routing)                                                                                  0.000     3.114
$auto_1133.C[15].cin[0] (adder_carry at (24,25))                                                         0.000     3.114
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.133
$auto_1133.C[15].cout[0] (adder_carry at (24,25))                                                        0.000     3.133
| (intra 'clb' routing)                                                                                  0.000     3.133
| (OPIN:537717 side: (BOTTOM,) (24,25,0))                                                                0.000     3.133
| (IPIN:524134 side: (TOP,) (24,24,0))                                                                   0.000     3.133
| (intra 'clb' routing)                                                                                  0.000     3.133
$abc$128410$abc$55512$auto_1133.co.cin[0] (adder_carry at (24,24))                                       0.000     3.133
| (primitive 'adder_carry' combinational delay)                                                          0.037     3.170
$abc$128410$abc$55512$auto_1133.co.sumout[0] (adder_carry at (24,24))                                    0.000     3.170
| (intra 'clb' routing)                                                                                  0.000     3.170
| (OPIN:524080 side: (TOP,) (24,24,0))                                                                   0.000     3.170
| (CHANX:1098424 L4 length:4 (24,24,0-> (27,24,0))                                                       0.119     3.289
| (CHANY:1259548 L4 length:4 (26,25,0-> (26,28,0))                                                       0.119     3.408
| (IPIN:570307 side: (RIGHT,) (26,27,0))                                                                 0.101     3.509
| (intra 'clb' routing)                                                                                  0.085     3.594
$auto_1133.Y[16].in[0] (.names at (26,27))                                                               0.000     3.594
| (primitive '.names' combinational delay)                                                               0.197     3.791
$auto_1133.Y[16].out[0] (.names at (26,27))                                                              0.000     3.791
| (intra 'clb' routing)                                                                                  0.000     3.791
| (OPIN:570253 side: (TOP,) (26,27,0))                                                                   0.000     3.791
| (CHANX:1110703 L1 length:1 (26,27,0-> (26,27,0))                                                       0.061     3.852
| (CHANY:1256575 L4 length:4 (25,27,0-> (25,24,0))                                                       0.119     3.971
| (CHANY:1256589 L1 length:1 (25,25,0-> (25,25,0))                                                       0.061     4.032
| (CHANX:1098309 L4 length:4 (25,24,0-> (22,24,0))                                                       0.119     4.151
| (CHANX:1098397 L1 length:1 (24,24,0-> (24,24,0))                                                       0.061     4.212
| (CHANY:1250545 L4 length:4 (23,24,0-> (23,21,0))                                                       0.119     4.331
| (IPIN:506955 side: (RIGHT,) (23,24,0))                                                                 0.101     4.431
| (intra 'dsp' routing)                                                                                  0.000     4.431
$delete_wire$131701.b[6] (RS_DSP_MULT_REGIN at (23,23))                                                 -0.000     4.431
data arrival time                                                                                                  4.431

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'dsp' routing)                                                                                  0.000     0.894
$delete_wire$131701.clk[0] (RS_DSP_MULT_REGIN at (23,23))                                                0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.070     0.825
data required time                                                                                                 0.825
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.825
data arrival time                                                                                                 -4.431
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.606


#Path 91
Startpoint: emu_init_sel_1399.Q[0] (dffre at (24,27) clocked by clk)
Endpoint  : $delete_wire$131677.b[16] (RS_DSP_MULT_REGIN at (23,20) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
emu_init_sel_1399.C[0] (dffre at (24,27))                                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                            0.154     1.048
emu_init_sel_1399.Q[0] (dffre at (24,27)) [clock-to-output]                                              0.000     1.048
| (intra 'clb' routing)                                                                                  0.000     1.048
| (OPIN:569955 side: (TOP,) (24,27,0))                                                                   0.000     1.048
| (CHANX:1110614 L4 length:4 (24,27,0-> (27,27,0))                                                       0.119     1.167
| (CHANX:1110806 L4 length:4 (27,27,0-> (30,27,0))                                                       0.119     1.286
| (CHANY:1268215 L4 length:4 (29,27,0-> (29,24,0))                                                       0.119     1.405
| (CHANY:1268023 L4 length:4 (29,24,0-> (29,21,0))                                                       0.119     1.524
| (CHANX:1086359 L4 length:4 (29,21,0-> (26,21,0))                                                       0.119     1.643
| (IPIN:478855 side: (TOP,) (29,21,0))                                                                   0.101     1.744
| (intra 'clb' routing)                                                                                  0.085     1.829
design195_5_10_inst.large_adder_instance547.data_in[20].in[1] (.names at (29,21))                        0.000     1.829
| (primitive '.names' combinational delay)                                                               0.197     2.026
design195_5_10_inst.large_adder_instance547.data_in[20].out[0] (.names at (29,21))                       0.000     2.026
| (intra 'clb' routing)                                                                                  0.000     2.026
| (OPIN:478831 side: (RIGHT,) (29,21,0))                                                                 0.000     2.026
| (CHANY:1268014 L4 length:4 (29,21,0-> (29,24,0))                                                       0.119     2.144
| (CHANX:1098545 L4 length:4 (29,24,0-> (26,24,0))                                                       0.119     2.263
| (CHANY:1256541 L1 length:1 (25,24,0-> (25,24,0))                                                       0.061     2.324
| (CHANX:1094229 L4 length:4 (25,23,0-> (22,23,0))                                                       0.119     2.443
| (CHANY:1253644 L4 length:4 (24,24,0-> (24,27,0))                                                       0.119     2.562
| (IPIN:552996 side: (RIGHT,) (24,26,0))                                                                 0.101     2.663
| (intra 'clb' routing)                                                                                  0.233     2.896
$auto_1133.C[5].g[0] (adder_carry at (24,26))                                                            0.000     2.896
| (primitive 'adder_carry' combinational delay)                                                          0.038     2.934
$auto_1133.C[5].cout[0] (adder_carry at (24,26))                                                         0.000     2.934
| (intra 'clb' routing)                                                                                  0.000     2.934
$auto_1133.C[6].cin[0] (adder_carry at (24,26))                                                          0.000     2.934
| (primitive 'adder_carry' combinational delay)                                                          0.020     2.954
$auto_1133.C[6].cout[0] (adder_carry at (24,26))                                                         0.000     2.954
| (intra 'clb' routing)                                                                                  0.000     2.954
$auto_1133.C[7].cin[0] (adder_carry at (24,26))                                                          0.000     2.954
| (primitive 'adder_carry' combinational delay)                                                          0.020     2.974
$auto_1133.C[7].cout[0] (adder_carry at (24,26))                                                         0.000     2.974
| (intra 'clb' routing)                                                                                  0.000     2.974
| (OPIN:552964 side: (BOTTOM,) (24,26,0))                                                                0.000     2.974
| (IPIN:537746 side: (TOP,) (24,25,0))                                                                   0.000     2.974
| (intra 'clb' routing)                                                                                  0.000     2.974
$auto_1133.C[8].cin[0] (adder_carry at (24,25))                                                          0.000     2.974
| (primitive 'adder_carry' combinational delay)                                                          0.020     2.994
$auto_1133.C[8].cout[0] (adder_carry at (24,25))                                                         0.000     2.994
| (intra 'clb' routing)                                                                                  0.000     2.994
$auto_1133.C[9].cin[0] (adder_carry at (24,25))                                                          0.000     2.994
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.014
$auto_1133.C[9].cout[0] (adder_carry at (24,25))                                                         0.000     3.014
| (intra 'clb' routing)                                                                                  0.000     3.014
$auto_1133.C[10].cin[0] (adder_carry at (24,25))                                                         0.000     3.014
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.034
$auto_1133.C[10].cout[0] (adder_carry at (24,25))                                                        0.000     3.034
| (intra 'clb' routing)                                                                                  0.000     3.034
$auto_1133.C[11].cin[0] (adder_carry at (24,25))                                                         0.000     3.034
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.054
$auto_1133.C[11].cout[0] (adder_carry at (24,25))                                                        0.000     3.054
| (intra 'clb' routing)                                                                                  0.000     3.054
$auto_1133.C[12].cin[0] (adder_carry at (24,25))                                                         0.000     3.054
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.074
$auto_1133.C[12].cout[0] (adder_carry at (24,25))                                                        0.000     3.074
| (intra 'clb' routing)                                                                                  0.000     3.074
$auto_1133.C[13].cin[0] (adder_carry at (24,25))                                                         0.000     3.074
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.094
$auto_1133.C[13].cout[0] (adder_carry at (24,25))                                                        0.000     3.094
| (intra 'clb' routing)                                                                                  0.000     3.094
$auto_1133.C[14].cin[0] (adder_carry at (24,25))                                                         0.000     3.094
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.114
$auto_1133.C[14].cout[0] (adder_carry at (24,25))                                                        0.000     3.114
| (intra 'clb' routing)                                                                                  0.000     3.114
$auto_1133.C[15].cin[0] (adder_carry at (24,25))                                                         0.000     3.114
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.133
$auto_1133.C[15].cout[0] (adder_carry at (24,25))                                                        0.000     3.133
| (intra 'clb' routing)                                                                                  0.000     3.133
| (OPIN:537717 side: (BOTTOM,) (24,25,0))                                                                0.000     3.133
| (IPIN:524134 side: (TOP,) (24,24,0))                                                                   0.000     3.133
| (intra 'clb' routing)                                                                                  0.000     3.133
$abc$128410$abc$55512$auto_1133.co.cin[0] (adder_carry at (24,24))                                       0.000     3.133
| (primitive 'adder_carry' combinational delay)                                                          0.037     3.170
$abc$128410$abc$55512$auto_1133.co.sumout[0] (adder_carry at (24,24))                                    0.000     3.170
| (intra 'clb' routing)                                                                                  0.000     3.170
| (OPIN:524080 side: (TOP,) (24,24,0))                                                                   0.000     3.170
| (CHANX:1098424 L4 length:4 (24,24,0-> (27,24,0))                                                       0.119     3.289
| (CHANY:1259548 L4 length:4 (26,25,0-> (26,28,0))                                                       0.119     3.408
| (IPIN:570307 side: (RIGHT,) (26,27,0))                                                                 0.101     3.509
| (intra 'clb' routing)                                                                                  0.085     3.594
$auto_1133.Y[16].in[0] (.names at (26,27))                                                               0.000     3.594
| (primitive '.names' combinational delay)                                                               0.197     3.791
$auto_1133.Y[16].out[0] (.names at (26,27))                                                              0.000     3.791
| (intra 'clb' routing)                                                                                  0.000     3.791
| (OPIN:570253 side: (TOP,) (26,27,0))                                                                   0.000     3.791
| (CHANX:1110703 L1 length:1 (26,27,0-> (26,27,0))                                                       0.061     3.852
| (CHANY:1256575 L4 length:4 (25,27,0-> (25,24,0))                                                       0.119     3.971
| (CHANY:1256527 L1 length:1 (25,24,0-> (25,24,0))                                                       0.061     4.032
| (CHANX:1094243 L4 length:4 (25,23,0-> (22,23,0))                                                       0.119     4.151
| (CHANX:1094327 L1 length:1 (24,23,0-> (24,23,0))                                                       0.061     4.212
| (CHANY:1250487 L4 length:4 (23,23,0-> (23,20,0))                                                       0.119     4.331
| (IPIN:461085 side: (RIGHT,) (23,21,0))                                                                 0.101     4.431
| (intra 'dsp' routing)                                                                                  0.000     4.431
$delete_wire$131677.b[16] (RS_DSP_MULT_REGIN at (23,20))                                                -0.000     4.431
data arrival time                                                                                                  4.431

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'dsp' routing)                                                                                  0.000     0.894
$delete_wire$131677.clk[0] (RS_DSP_MULT_REGIN at (23,20))                                                0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.070     0.825
data required time                                                                                                 0.825
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.825
data arrival time                                                                                                 -4.431
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.606


#Path 92
Startpoint: emu_init_sel_1399.Q[0] (dffre at (24,27) clocked by clk)
Endpoint  : $delete_wire$131701.b[4] (RS_DSP_MULT_REGIN at (23,23) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
emu_init_sel_1399.C[0] (dffre at (24,27))                                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                            0.154     1.048
emu_init_sel_1399.Q[0] (dffre at (24,27)) [clock-to-output]                                              0.000     1.048
| (intra 'clb' routing)                                                                                  0.000     1.048
| (OPIN:569955 side: (TOP,) (24,27,0))                                                                   0.000     1.048
| (CHANX:1110614 L4 length:4 (24,27,0-> (27,27,0))                                                       0.119     1.167
| (CHANX:1110806 L4 length:4 (27,27,0-> (30,27,0))                                                       0.119     1.286
| (CHANY:1268215 L4 length:4 (29,27,0-> (29,24,0))                                                       0.119     1.405
| (CHANY:1268023 L4 length:4 (29,24,0-> (29,21,0))                                                       0.119     1.524
| (CHANX:1086359 L4 length:4 (29,21,0-> (26,21,0))                                                       0.119     1.643
| (IPIN:478855 side: (TOP,) (29,21,0))                                                                   0.101     1.744
| (intra 'clb' routing)                                                                                  0.085     1.829
design195_5_10_inst.large_adder_instance547.data_in[20].in[1] (.names at (29,21))                        0.000     1.829
| (primitive '.names' combinational delay)                                                               0.197     2.026
design195_5_10_inst.large_adder_instance547.data_in[20].out[0] (.names at (29,21))                       0.000     2.026
| (intra 'clb' routing)                                                                                  0.000     2.026
| (OPIN:478831 side: (RIGHT,) (29,21,0))                                                                 0.000     2.026
| (CHANY:1268014 L4 length:4 (29,21,0-> (29,24,0))                                                       0.119     2.144
| (CHANX:1098545 L4 length:4 (29,24,0-> (26,24,0))                                                       0.119     2.263
| (CHANY:1256541 L1 length:1 (25,24,0-> (25,24,0))                                                       0.061     2.324
| (CHANX:1094229 L4 length:4 (25,23,0-> (22,23,0))                                                       0.119     2.443
| (CHANY:1253644 L4 length:4 (24,24,0-> (24,27,0))                                                       0.119     2.562
| (IPIN:552996 side: (RIGHT,) (24,26,0))                                                                 0.101     2.663
| (intra 'clb' routing)                                                                                  0.233     2.896
$auto_1133.C[5].g[0] (adder_carry at (24,26))                                                            0.000     2.896
| (primitive 'adder_carry' combinational delay)                                                          0.038     2.934
$auto_1133.C[5].cout[0] (adder_carry at (24,26))                                                         0.000     2.934
| (intra 'clb' routing)                                                                                  0.000     2.934
$auto_1133.C[6].cin[0] (adder_carry at (24,26))                                                          0.000     2.934
| (primitive 'adder_carry' combinational delay)                                                          0.020     2.954
$auto_1133.C[6].cout[0] (adder_carry at (24,26))                                                         0.000     2.954
| (intra 'clb' routing)                                                                                  0.000     2.954
$auto_1133.C[7].cin[0] (adder_carry at (24,26))                                                          0.000     2.954
| (primitive 'adder_carry' combinational delay)                                                          0.020     2.974
$auto_1133.C[7].cout[0] (adder_carry at (24,26))                                                         0.000     2.974
| (intra 'clb' routing)                                                                                  0.000     2.974
| (OPIN:552964 side: (BOTTOM,) (24,26,0))                                                                0.000     2.974
| (IPIN:537746 side: (TOP,) (24,25,0))                                                                   0.000     2.974
| (intra 'clb' routing)                                                                                  0.000     2.974
$auto_1133.C[8].cin[0] (adder_carry at (24,25))                                                          0.000     2.974
| (primitive 'adder_carry' combinational delay)                                                          0.020     2.994
$auto_1133.C[8].cout[0] (adder_carry at (24,25))                                                         0.000     2.994
| (intra 'clb' routing)                                                                                  0.000     2.994
$auto_1133.C[9].cin[0] (adder_carry at (24,25))                                                          0.000     2.994
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.014
$auto_1133.C[9].cout[0] (adder_carry at (24,25))                                                         0.000     3.014
| (intra 'clb' routing)                                                                                  0.000     3.014
$auto_1133.C[10].cin[0] (adder_carry at (24,25))                                                         0.000     3.014
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.034
$auto_1133.C[10].cout[0] (adder_carry at (24,25))                                                        0.000     3.034
| (intra 'clb' routing)                                                                                  0.000     3.034
$auto_1133.C[11].cin[0] (adder_carry at (24,25))                                                         0.000     3.034
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.054
$auto_1133.C[11].cout[0] (adder_carry at (24,25))                                                        0.000     3.054
| (intra 'clb' routing)                                                                                  0.000     3.054
$auto_1133.C[12].cin[0] (adder_carry at (24,25))                                                         0.000     3.054
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.074
$auto_1133.C[12].cout[0] (adder_carry at (24,25))                                                        0.000     3.074
| (intra 'clb' routing)                                                                                  0.000     3.074
$auto_1133.C[13].cin[0] (adder_carry at (24,25))                                                         0.000     3.074
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.094
$auto_1133.C[13].cout[0] (adder_carry at (24,25))                                                        0.000     3.094
| (intra 'clb' routing)                                                                                  0.000     3.094
$auto_1133.C[14].cin[0] (adder_carry at (24,25))                                                         0.000     3.094
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.114
$auto_1133.C[14].cout[0] (adder_carry at (24,25))                                                        0.000     3.114
| (intra 'clb' routing)                                                                                  0.000     3.114
$auto_1133.C[15].cin[0] (adder_carry at (24,25))                                                         0.000     3.114
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.133
$auto_1133.C[15].cout[0] (adder_carry at (24,25))                                                        0.000     3.133
| (intra 'clb' routing)                                                                                  0.000     3.133
| (OPIN:537717 side: (BOTTOM,) (24,25,0))                                                                0.000     3.133
| (IPIN:524134 side: (TOP,) (24,24,0))                                                                   0.000     3.133
| (intra 'clb' routing)                                                                                  0.000     3.133
$abc$128410$abc$55512$auto_1133.co.cin[0] (adder_carry at (24,24))                                       0.000     3.133
| (primitive 'adder_carry' combinational delay)                                                          0.037     3.170
$abc$128410$abc$55512$auto_1133.co.sumout[0] (adder_carry at (24,24))                                    0.000     3.170
| (intra 'clb' routing)                                                                                  0.000     3.170
| (OPIN:524080 side: (TOP,) (24,24,0))                                                                   0.000     3.170
| (CHANX:1098424 L4 length:4 (24,24,0-> (27,24,0))                                                       0.119     3.289
| (CHANY:1259548 L4 length:4 (26,25,0-> (26,28,0))                                                       0.119     3.408
| (IPIN:570307 side: (RIGHT,) (26,27,0))                                                                 0.101     3.509
| (intra 'clb' routing)                                                                                  0.085     3.594
$auto_1133.Y[16].in[0] (.names at (26,27))                                                               0.000     3.594
| (primitive '.names' combinational delay)                                                               0.197     3.791
$auto_1133.Y[16].out[0] (.names at (26,27))                                                              0.000     3.791
| (intra 'clb' routing)                                                                                  0.000     3.791
| (OPIN:570253 side: (TOP,) (26,27,0))                                                                   0.000     3.791
| (CHANX:1110703 L1 length:1 (26,27,0-> (26,27,0))                                                       0.061     3.852
| (CHANY:1256575 L4 length:4 (25,27,0-> (25,24,0))                                                       0.119     3.971
| (CHANY:1256589 L1 length:1 (25,25,0-> (25,25,0))                                                       0.061     4.032
| (CHANX:1098309 L4 length:4 (25,24,0-> (22,24,0))                                                       0.119     4.151
| (CHANX:1098397 L1 length:1 (24,24,0-> (24,24,0))                                                       0.061     4.212
| (CHANY:1250545 L4 length:4 (23,24,0-> (23,21,0))                                                       0.119     4.331
| (IPIN:506947 side: (RIGHT,) (23,24,0))                                                                 0.101     4.431
| (intra 'dsp' routing)                                                                                  0.000     4.431
$delete_wire$131701.b[4] (RS_DSP_MULT_REGIN at (23,23))                                                 -0.000     4.431
data arrival time                                                                                                  4.431

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'dsp' routing)                                                                                  0.000     0.894
$delete_wire$131701.clk[0] (RS_DSP_MULT_REGIN at (23,23))                                                0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.070     0.825
data required time                                                                                                 0.825
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.825
data arrival time                                                                                                 -4.431
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.606


#Path 93
Startpoint: emu_init_sel_1399.Q[0] (dffre at (24,27) clocked by clk)
Endpoint  : $delete_wire$131701.b[5] (RS_DSP_MULT_REGIN at (23,23) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
emu_init_sel_1399.C[0] (dffre at (24,27))                                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                            0.154     1.048
emu_init_sel_1399.Q[0] (dffre at (24,27)) [clock-to-output]                                              0.000     1.048
| (intra 'clb' routing)                                                                                  0.000     1.048
| (OPIN:569955 side: (TOP,) (24,27,0))                                                                   0.000     1.048
| (CHANX:1110614 L4 length:4 (24,27,0-> (27,27,0))                                                       0.119     1.167
| (CHANX:1110806 L4 length:4 (27,27,0-> (30,27,0))                                                       0.119     1.286
| (CHANY:1268215 L4 length:4 (29,27,0-> (29,24,0))                                                       0.119     1.405
| (CHANY:1268023 L4 length:4 (29,24,0-> (29,21,0))                                                       0.119     1.524
| (CHANX:1086359 L4 length:4 (29,21,0-> (26,21,0))                                                       0.119     1.643
| (IPIN:478855 side: (TOP,) (29,21,0))                                                                   0.101     1.744
| (intra 'clb' routing)                                                                                  0.085     1.829
design195_5_10_inst.large_adder_instance547.data_in[20].in[1] (.names at (29,21))                        0.000     1.829
| (primitive '.names' combinational delay)                                                               0.197     2.026
design195_5_10_inst.large_adder_instance547.data_in[20].out[0] (.names at (29,21))                       0.000     2.026
| (intra 'clb' routing)                                                                                  0.000     2.026
| (OPIN:478831 side: (RIGHT,) (29,21,0))                                                                 0.000     2.026
| (CHANY:1268014 L4 length:4 (29,21,0-> (29,24,0))                                                       0.119     2.144
| (CHANX:1098545 L4 length:4 (29,24,0-> (26,24,0))                                                       0.119     2.263
| (CHANY:1256541 L1 length:1 (25,24,0-> (25,24,0))                                                       0.061     2.324
| (CHANX:1094229 L4 length:4 (25,23,0-> (22,23,0))                                                       0.119     2.443
| (CHANY:1253644 L4 length:4 (24,24,0-> (24,27,0))                                                       0.119     2.562
| (IPIN:552996 side: (RIGHT,) (24,26,0))                                                                 0.101     2.663
| (intra 'clb' routing)                                                                                  0.233     2.896
$auto_1133.C[5].g[0] (adder_carry at (24,26))                                                            0.000     2.896
| (primitive 'adder_carry' combinational delay)                                                          0.038     2.934
$auto_1133.C[5].cout[0] (adder_carry at (24,26))                                                         0.000     2.934
| (intra 'clb' routing)                                                                                  0.000     2.934
$auto_1133.C[6].cin[0] (adder_carry at (24,26))                                                          0.000     2.934
| (primitive 'adder_carry' combinational delay)                                                          0.020     2.954
$auto_1133.C[6].cout[0] (adder_carry at (24,26))                                                         0.000     2.954
| (intra 'clb' routing)                                                                                  0.000     2.954
$auto_1133.C[7].cin[0] (adder_carry at (24,26))                                                          0.000     2.954
| (primitive 'adder_carry' combinational delay)                                                          0.020     2.974
$auto_1133.C[7].cout[0] (adder_carry at (24,26))                                                         0.000     2.974
| (intra 'clb' routing)                                                                                  0.000     2.974
| (OPIN:552964 side: (BOTTOM,) (24,26,0))                                                                0.000     2.974
| (IPIN:537746 side: (TOP,) (24,25,0))                                                                   0.000     2.974
| (intra 'clb' routing)                                                                                  0.000     2.974
$auto_1133.C[8].cin[0] (adder_carry at (24,25))                                                          0.000     2.974
| (primitive 'adder_carry' combinational delay)                                                          0.020     2.994
$auto_1133.C[8].cout[0] (adder_carry at (24,25))                                                         0.000     2.994
| (intra 'clb' routing)                                                                                  0.000     2.994
$auto_1133.C[9].cin[0] (adder_carry at (24,25))                                                          0.000     2.994
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.014
$auto_1133.C[9].cout[0] (adder_carry at (24,25))                                                         0.000     3.014
| (intra 'clb' routing)                                                                                  0.000     3.014
$auto_1133.C[10].cin[0] (adder_carry at (24,25))                                                         0.000     3.014
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.034
$auto_1133.C[10].cout[0] (adder_carry at (24,25))                                                        0.000     3.034
| (intra 'clb' routing)                                                                                  0.000     3.034
$auto_1133.C[11].cin[0] (adder_carry at (24,25))                                                         0.000     3.034
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.054
$auto_1133.C[11].cout[0] (adder_carry at (24,25))                                                        0.000     3.054
| (intra 'clb' routing)                                                                                  0.000     3.054
$auto_1133.C[12].cin[0] (adder_carry at (24,25))                                                         0.000     3.054
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.074
$auto_1133.C[12].cout[0] (adder_carry at (24,25))                                                        0.000     3.074
| (intra 'clb' routing)                                                                                  0.000     3.074
$auto_1133.C[13].cin[0] (adder_carry at (24,25))                                                         0.000     3.074
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.094
$auto_1133.C[13].cout[0] (adder_carry at (24,25))                                                        0.000     3.094
| (intra 'clb' routing)                                                                                  0.000     3.094
$auto_1133.C[14].cin[0] (adder_carry at (24,25))                                                         0.000     3.094
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.114
$auto_1133.C[14].cout[0] (adder_carry at (24,25))                                                        0.000     3.114
| (intra 'clb' routing)                                                                                  0.000     3.114
$auto_1133.C[15].cin[0] (adder_carry at (24,25))                                                         0.000     3.114
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.133
$auto_1133.C[15].cout[0] (adder_carry at (24,25))                                                        0.000     3.133
| (intra 'clb' routing)                                                                                  0.000     3.133
| (OPIN:537717 side: (BOTTOM,) (24,25,0))                                                                0.000     3.133
| (IPIN:524134 side: (TOP,) (24,24,0))                                                                   0.000     3.133
| (intra 'clb' routing)                                                                                  0.000     3.133
$abc$128410$abc$55512$auto_1133.co.cin[0] (adder_carry at (24,24))                                       0.000     3.133
| (primitive 'adder_carry' combinational delay)                                                          0.037     3.170
$abc$128410$abc$55512$auto_1133.co.sumout[0] (adder_carry at (24,24))                                    0.000     3.170
| (intra 'clb' routing)                                                                                  0.000     3.170
| (OPIN:524080 side: (TOP,) (24,24,0))                                                                   0.000     3.170
| (CHANX:1098424 L4 length:4 (24,24,0-> (27,24,0))                                                       0.119     3.289
| (CHANY:1259548 L4 length:4 (26,25,0-> (26,28,0))                                                       0.119     3.408
| (IPIN:570307 side: (RIGHT,) (26,27,0))                                                                 0.101     3.509
| (intra 'clb' routing)                                                                                  0.085     3.594
$auto_1133.Y[16].in[0] (.names at (26,27))                                                               0.000     3.594
| (primitive '.names' combinational delay)                                                               0.197     3.791
$auto_1133.Y[16].out[0] (.names at (26,27))                                                              0.000     3.791
| (intra 'clb' routing)                                                                                  0.000     3.791
| (OPIN:570253 side: (TOP,) (26,27,0))                                                                   0.000     3.791
| (CHANX:1110703 L1 length:1 (26,27,0-> (26,27,0))                                                       0.061     3.852
| (CHANY:1256575 L4 length:4 (25,27,0-> (25,24,0))                                                       0.119     3.971
| (CHANY:1256589 L1 length:1 (25,25,0-> (25,25,0))                                                       0.061     4.032
| (CHANX:1098309 L4 length:4 (25,24,0-> (22,24,0))                                                       0.119     4.151
| (CHANX:1098397 L1 length:1 (24,24,0-> (24,24,0))                                                       0.061     4.212
| (CHANY:1250545 L4 length:4 (23,24,0-> (23,21,0))                                                       0.119     4.331
| (IPIN:506947 side: (RIGHT,) (23,24,0))                                                                 0.101     4.431
| (intra 'dsp' routing)                                                                                  0.000     4.431
$delete_wire$131701.b[5] (RS_DSP_MULT_REGIN at (23,23))                                                 -0.000     4.431
data arrival time                                                                                                  4.431

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'dsp' routing)                                                                                  0.000     0.894
$delete_wire$131701.clk[0] (RS_DSP_MULT_REGIN at (23,23))                                                0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.070     0.825
data required time                                                                                                 0.825
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.825
data arrival time                                                                                                 -4.431
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.606


#Path 94
Startpoint: emu_init_sel_1399.Q[0] (dffre at (24,27) clocked by clk)
Endpoint  : $delete_wire$131677.b[17] (RS_DSP_MULT_REGIN at (23,20) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
emu_init_sel_1399.C[0] (dffre at (24,27))                                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                            0.154     1.048
emu_init_sel_1399.Q[0] (dffre at (24,27)) [clock-to-output]                                              0.000     1.048
| (intra 'clb' routing)                                                                                  0.000     1.048
| (OPIN:569955 side: (TOP,) (24,27,0))                                                                   0.000     1.048
| (CHANX:1110614 L4 length:4 (24,27,0-> (27,27,0))                                                       0.119     1.167
| (CHANX:1110806 L4 length:4 (27,27,0-> (30,27,0))                                                       0.119     1.286
| (CHANY:1268215 L4 length:4 (29,27,0-> (29,24,0))                                                       0.119     1.405
| (CHANY:1268023 L4 length:4 (29,24,0-> (29,21,0))                                                       0.119     1.524
| (CHANX:1086359 L4 length:4 (29,21,0-> (26,21,0))                                                       0.119     1.643
| (IPIN:478855 side: (TOP,) (29,21,0))                                                                   0.101     1.744
| (intra 'clb' routing)                                                                                  0.085     1.829
design195_5_10_inst.large_adder_instance547.data_in[20].in[1] (.names at (29,21))                        0.000     1.829
| (primitive '.names' combinational delay)                                                               0.197     2.026
design195_5_10_inst.large_adder_instance547.data_in[20].out[0] (.names at (29,21))                       0.000     2.026
| (intra 'clb' routing)                                                                                  0.000     2.026
| (OPIN:478831 side: (RIGHT,) (29,21,0))                                                                 0.000     2.026
| (CHANY:1268014 L4 length:4 (29,21,0-> (29,24,0))                                                       0.119     2.144
| (CHANX:1098545 L4 length:4 (29,24,0-> (26,24,0))                                                       0.119     2.263
| (CHANY:1256541 L1 length:1 (25,24,0-> (25,24,0))                                                       0.061     2.324
| (CHANX:1094229 L4 length:4 (25,23,0-> (22,23,0))                                                       0.119     2.443
| (CHANY:1253644 L4 length:4 (24,24,0-> (24,27,0))                                                       0.119     2.562
| (IPIN:552996 side: (RIGHT,) (24,26,0))                                                                 0.101     2.663
| (intra 'clb' routing)                                                                                  0.233     2.896
$auto_1133.C[5].g[0] (adder_carry at (24,26))                                                            0.000     2.896
| (primitive 'adder_carry' combinational delay)                                                          0.038     2.934
$auto_1133.C[5].cout[0] (adder_carry at (24,26))                                                         0.000     2.934
| (intra 'clb' routing)                                                                                  0.000     2.934
$auto_1133.C[6].cin[0] (adder_carry at (24,26))                                                          0.000     2.934
| (primitive 'adder_carry' combinational delay)                                                          0.020     2.954
$auto_1133.C[6].cout[0] (adder_carry at (24,26))                                                         0.000     2.954
| (intra 'clb' routing)                                                                                  0.000     2.954
$auto_1133.C[7].cin[0] (adder_carry at (24,26))                                                          0.000     2.954
| (primitive 'adder_carry' combinational delay)                                                          0.020     2.974
$auto_1133.C[7].cout[0] (adder_carry at (24,26))                                                         0.000     2.974
| (intra 'clb' routing)                                                                                  0.000     2.974
| (OPIN:552964 side: (BOTTOM,) (24,26,0))                                                                0.000     2.974
| (IPIN:537746 side: (TOP,) (24,25,0))                                                                   0.000     2.974
| (intra 'clb' routing)                                                                                  0.000     2.974
$auto_1133.C[8].cin[0] (adder_carry at (24,25))                                                          0.000     2.974
| (primitive 'adder_carry' combinational delay)                                                          0.020     2.994
$auto_1133.C[8].cout[0] (adder_carry at (24,25))                                                         0.000     2.994
| (intra 'clb' routing)                                                                                  0.000     2.994
$auto_1133.C[9].cin[0] (adder_carry at (24,25))                                                          0.000     2.994
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.014
$auto_1133.C[9].cout[0] (adder_carry at (24,25))                                                         0.000     3.014
| (intra 'clb' routing)                                                                                  0.000     3.014
$auto_1133.C[10].cin[0] (adder_carry at (24,25))                                                         0.000     3.014
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.034
$auto_1133.C[10].cout[0] (adder_carry at (24,25))                                                        0.000     3.034
| (intra 'clb' routing)                                                                                  0.000     3.034
$auto_1133.C[11].cin[0] (adder_carry at (24,25))                                                         0.000     3.034
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.054
$auto_1133.C[11].cout[0] (adder_carry at (24,25))                                                        0.000     3.054
| (intra 'clb' routing)                                                                                  0.000     3.054
$auto_1133.C[12].cin[0] (adder_carry at (24,25))                                                         0.000     3.054
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.074
$auto_1133.C[12].cout[0] (adder_carry at (24,25))                                                        0.000     3.074
| (intra 'clb' routing)                                                                                  0.000     3.074
$auto_1133.C[13].cin[0] (adder_carry at (24,25))                                                         0.000     3.074
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.094
$auto_1133.C[13].cout[0] (adder_carry at (24,25))                                                        0.000     3.094
| (intra 'clb' routing)                                                                                  0.000     3.094
$auto_1133.C[14].cin[0] (adder_carry at (24,25))                                                         0.000     3.094
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.114
$auto_1133.C[14].cout[0] (adder_carry at (24,25))                                                        0.000     3.114
| (intra 'clb' routing)                                                                                  0.000     3.114
$auto_1133.C[15].cin[0] (adder_carry at (24,25))                                                         0.000     3.114
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.133
$auto_1133.C[15].cout[0] (adder_carry at (24,25))                                                        0.000     3.133
| (intra 'clb' routing)                                                                                  0.000     3.133
| (OPIN:537717 side: (BOTTOM,) (24,25,0))                                                                0.000     3.133
| (IPIN:524134 side: (TOP,) (24,24,0))                                                                   0.000     3.133
| (intra 'clb' routing)                                                                                  0.000     3.133
$abc$128410$abc$55512$auto_1133.co.cin[0] (adder_carry at (24,24))                                       0.000     3.133
| (primitive 'adder_carry' combinational delay)                                                          0.037     3.170
$abc$128410$abc$55512$auto_1133.co.sumout[0] (adder_carry at (24,24))                                    0.000     3.170
| (intra 'clb' routing)                                                                                  0.000     3.170
| (OPIN:524080 side: (TOP,) (24,24,0))                                                                   0.000     3.170
| (CHANX:1098424 L4 length:4 (24,24,0-> (27,24,0))                                                       0.119     3.289
| (CHANY:1259548 L4 length:4 (26,25,0-> (26,28,0))                                                       0.119     3.408
| (IPIN:570307 side: (RIGHT,) (26,27,0))                                                                 0.101     3.509
| (intra 'clb' routing)                                                                                  0.085     3.594
$auto_1133.Y[16].in[0] (.names at (26,27))                                                               0.000     3.594
| (primitive '.names' combinational delay)                                                               0.197     3.791
$auto_1133.Y[16].out[0] (.names at (26,27))                                                              0.000     3.791
| (intra 'clb' routing)                                                                                  0.000     3.791
| (OPIN:570253 side: (TOP,) (26,27,0))                                                                   0.000     3.791
| (CHANX:1110703 L1 length:1 (26,27,0-> (26,27,0))                                                       0.061     3.852
| (CHANY:1256575 L4 length:4 (25,27,0-> (25,24,0))                                                       0.119     3.971
| (CHANY:1256527 L1 length:1 (25,24,0-> (25,24,0))                                                       0.061     4.032
| (CHANX:1094243 L4 length:4 (25,23,0-> (22,23,0))                                                       0.119     4.151
| (CHANX:1094327 L1 length:1 (24,23,0-> (24,23,0))                                                       0.061     4.212
| (CHANY:1250487 L4 length:4 (23,23,0-> (23,20,0))                                                       0.119     4.331
| (IPIN:461085 side: (RIGHT,) (23,21,0))                                                                 0.101     4.431
| (intra 'dsp' routing)                                                                                  0.000     4.431
$delete_wire$131677.b[17] (RS_DSP_MULT_REGIN at (23,20))                                                -0.000     4.431
data arrival time                                                                                                  4.431

clock clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'dsp' routing)                                                                                  0.000     0.894
$delete_wire$131677.clk[0] (RS_DSP_MULT_REGIN at (23,20))                                                0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.070     0.825
data required time                                                                                                 0.825
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.825
data arrival time                                                                                                 -4.431
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.606


#Path 95
Startpoint: rst.inpad[0] (.input at (1,11) clocked by clk)
Endpoint  : design195_5_10_inst.full_adder_instance106.full_adder_inst.a[15].D[0] (dffre at (25,18) clocked by clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           0.000     0.000
rst.inpad[0] (.input at (1,11))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (OPIN:317675 side: (RIGHT,) (1,11,0))                                                                        0.000     0.894
| (CHANY:1185822 L1 length:1 (1,11,0-> (1,11,0))                                                               0.061     0.955
| (CHANX:1044174 L4 length:4 (2,11,0-> (5,11,0))                                                               0.119     1.074
| (CHANY:1194622 L1 length:1 (4,12,0-> (4,12,0))                                                               0.061     1.135
| (CHANX:1048430 L4 length:4 (5,12,0-> (8,12,0))                                                               0.119     1.254
| (CHANY:1206338 L1 length:1 (8,13,0-> (8,13,0))                                                               0.061     1.315
| (CHANX:1052746 L4 length:4 (9,13,0-> (12,13,0))                                                              0.119     1.434
| (CHANY:1218054 L1 length:1 (12,14,0-> (12,14,0))                                                             0.061     1.495
| (CHANX:1057062 L1 length:1 (13,14,0-> (13,14,0))                                                             0.061     1.556
| (CHANY:1221034 L4 length:4 (13,15,0-> (13,18,0))                                                             0.119     1.675
| (CHANY:1221202 L1 length:1 (13,18,0-> (13,18,0))                                                             0.061     1.736
| (CHANX:1073402 L4 length:4 (14,18,0-> (17,18,0))                                                             0.119     1.855
| (CHANY:1232918 L1 length:1 (17,19,0-> (17,19,0))                                                             0.061     1.916
| (CHANX:1077718 L4 length:4 (18,19,0-> (21,19,0))                                                             0.119     2.034
| (CHANY:1241750 L4 length:4 (20,20,0-> (20,23,0))                                                             0.119     2.153
| (CHANX:1090102 L4 length:4 (21,22,0-> (24,22,0))                                                             0.119     2.272
| (CHANY:1253562 L1 length:1 (24,23,0-> (24,23,0))                                                             0.061     2.333
| (CHANX:1094418 L4 length:4 (25,23,0-> (28,23,0))                                                             0.119     2.452
| (CHANY:1265278 L1 length:1 (28,24,0-> (28,24,0))                                                             0.061     2.513
| (CHANX:1098734 L4 length:4 (29,24,0-> (32,24,0))                                                             0.119     2.632
| (CHANX:1098778 L1 length:1 (30,24,0-> (30,24,0))                                                             0.061     2.693
| (CHANY:1271190 L4 length:4 (30,25,0-> (30,28,0))                                                             0.119     2.812
| (CHANY:1271316 L4 length:4 (30,27,0-> (30,30,0))                                                             0.119     2.931
| (CHANX:1123224 L1 length:1 (31,30,0-> (31,30,0))                                                             0.061     2.992
| (IPIN:616757 side: (TOP,) (31,30,0))                                                                         0.101     3.092
| (intra 'clb' routing)                                                                                        0.085     3.178
$abc$128410$abc$64559$li301_li301.in[1] (.names at (31,30))                                                   -0.000     3.178
| (primitive '.names' combinational delay)                                                                     0.099     3.277
$abc$128410$abc$64559$li301_li301.out[0] (.names at (31,30))                                                   0.000     3.277
| (intra 'clb' routing)                                                                                        0.000     3.277
| (OPIN:616725 side: (TOP,) (31,30,0))                                                                         0.000     3.277
| (CHANX:1123215 L1 length:1 (31,30,0-> (31,30,0))                                                             0.061     3.338
| (CHANY:1271327 L4 length:4 (30,30,0-> (30,27,0))                                                             0.119     3.457
| (CHANX:1106899 L1 length:1 (30,26,0-> (30,26,0))                                                             0.061     3.518
| (CHANY:1268155 L4 length:4 (29,26,0-> (29,23,0))                                                             0.119     3.636
| (CHANX:1090583 L1 length:1 (29,22,0-> (29,22,0))                                                             0.061     3.697
| (CHANY:1264983 L4 length:4 (28,22,0-> (28,19,0))                                                             0.119     3.816
| (CHANX:1078167 L4 length:4 (28,19,0-> (25,19,0))                                                             0.119     3.935
| (CHANY:1256055 L4 length:4 (25,19,0-> (25,16,0))                                                             0.119     4.054
| (IPIN:432555 side: (RIGHT,) (25,18,0))                                                                       0.101     4.155
| (intra 'clb' routing)                                                                                        0.282     4.437
design195_5_10_inst.full_adder_instance106.full_adder_inst.a[15].D[0] (dffre at (25,18))                       0.000     4.437
data arrival time                                                                                                        4.437

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                                           0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing:global net)                                                                             0.000     0.894
| (intra 'clb' routing)                                                                                        0.000     0.894
design195_5_10_inst.full_adder_instance106.full_adder_inst.a[15].C[0] (dffre at (25,18))                       0.000     0.894
clock uncertainty                                                                                              0.000     0.894
cell setup time                                                                                               -0.032     0.863
data required time                                                                                                       0.863
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.863
data arrival time                                                                                                       -4.437
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -3.574


#Path 96
Startpoint: $delete_wire$131904.RDATA_A1[11] (RS_TDP36K at (28,26) clocked by clk)
Endpoint  : $delete_wire$131677.a[9] (RS_DSP_MULT_REGIN at (23,20) clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (inter-block routing:global net)                                              0.000     0.894
| (intra 'bram' routing)                                                        0.000     0.894
$delete_wire$131904.CLK_A1[0] (RS_TDP36K at (28,26))                            0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                               0.293     1.187
$delete_wire$131904.RDATA_A1[11] (RS_TDP36K at (28,26)) [clock-to-output]       0.000     1.187
| (intra 'bram' routing)                                                        0.000     1.187
| (OPIN:553870 side: (TOP,) (28,26,0))                                          0.000     1.187
| (CHANX:1106783 L1 length:1 (28,26,0-> (28,26,0))                              0.061     1.248
| (CHANY:1262319 L4 length:4 (27,26,0-> (27,23,0))                              0.119     1.367
| (CHANX:1102651 L1 length:1 (27,25,0-> (27,25,0))                              0.061     1.428
| (IPIN:538181 side: (TOP,) (27,25,0))                                          0.101     1.529
| (intra 'clb' routing)                                                         0.085     1.614
$auto_1130.S[11].in[1] (.names at (27,25))                                      0.000     1.614
| (primitive '.names' combinational delay)                                      0.148     1.761
$auto_1130.S[11].out[0] (.names at (27,25))                                     0.000     1.761
| (intra 'clb' routing)                                                         0.000     1.761
| (OPIN:538166 side: (RIGHT,) (27,25,0))                                        0.000     1.761
| (CHANY:1262442 L4 length:4 (27,25,0-> (27,28,0))                              0.119     1.880
| (CHANX:1106705 L1 length:1 (27,26,0-> (27,26,0))                              0.061     1.941
| (IPIN:553439 side: (TOP,) (27,26,0))                                          0.101     2.042
| (intra 'clb' routing)                                                         0.085     2.127
$abc$128410$new_new_n3187__.in[0] (.names at (27,26))                           0.000     2.127
| (primitive '.names' combinational delay)                                      0.136     2.263
$abc$128410$new_new_n3187__.out[0] (.names at (27,26))                          0.000     2.263
| (intra 'clb' routing)                                                         0.000     2.263
| (OPIN:553407 side: (RIGHT,) (27,26,0))                                        0.000     2.263
| (CHANY:1262479 L1 length:1 (27,26,0-> (27,26,0))                              0.061     2.324
| (CHANX:1102499 L4 length:4 (27,25,0-> (24,25,0))                              0.119     2.443
| (IPIN:537884 side: (TOP,) (25,25,0))                                          0.101     2.543
| (intra 'clb' routing)                                                         0.085     2.628
$abc$128410$new_new_n3189__.in[3] (.names at (25,25))                           0.000     2.628
| (primitive '.names' combinational delay)                                      0.152     2.780
$abc$128410$new_new_n3189__.out[0] (.names at (25,25))                          0.000     2.780
| (intra 'clb' routing)                                                         0.000     2.780
| (OPIN:537866 side: (RIGHT,) (25,25,0))                                        0.000     2.780
| (CHANY:1256638 L4 length:4 (25,25,0-> (25,28,0))                              0.119     2.899
| (CHANX:1110702 L1 length:1 (26,27,0-> (26,27,0))                              0.061     2.960
| (IPIN:570280 side: (TOP,) (26,27,0))                                          0.101     3.061
| (intra 'clb' routing)                                                         0.085     3.146
$abc$128410$new_new_n3198__.in[3] (.names at (26,27))                           0.000     3.146
| (primitive '.names' combinational delay)                                      0.173     3.318
$abc$128410$new_new_n3198__.out[0] (.names at (26,27))                          0.000     3.318
| (intra 'clb' routing)                                                         0.085     3.403
$abc$128410$new_new_n3208__.in[3] (.names at (26,27))                           0.000     3.403
| (primitive '.names' combinational delay)                                      0.025     3.428
$abc$128410$new_new_n3208__.out[0] (.names at (26,27))                          0.000     3.428
| (intra 'clb' routing)                                                         0.085     3.514
$auto_10922.Y[9].in[2] (.names at (26,27))                                      0.000     3.514
| (primitive '.names' combinational delay)                                      0.099     3.613
$auto_10922.Y[9].out[0] (.names at (26,27))                                     0.000     3.613
| (intra 'clb' routing)                                                         0.000     3.613
| (OPIN:570268 side: (RIGHT,) (26,27,0))                                        0.000     3.613
| (CHANY:1259477 L4 length:4 (26,27,0-> (26,24,0))                              0.119     3.732
| (CHANY:1259281 L4 length:4 (26,24,0-> (26,21,0))                              0.119     3.851
| (CHANY:1259269 L1 length:1 (26,21,0-> (26,21,0))                              0.061     3.912
| (CHANX:1082093 L4 length:4 (26,20,0-> (23,20,0))                              0.119     4.030
| (CHANY:1247553 L1 length:1 (22,20,0-> (22,20,0))                              0.061     4.091
| (CHANX:1078018 L1 length:1 (23,19,0-> (23,19,0))                              0.061     4.152
| (CHANY:1250478 L4 length:4 (23,20,0-> (23,23,0))                              0.119     4.271
| (IPIN:461131 side: (RIGHT,) (23,22,0))                                        0.101     4.372
| (intra 'dsp' routing)                                                         0.000     4.372
$delete_wire$131677.a[9] (RS_DSP_MULT_REGIN at (23,20))                         0.000     4.372
data arrival time                                                                         4.372

clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (inter-block routing:global net)                                              0.000     0.894
| (intra 'dsp' routing)                                                         0.000     0.894
$delete_wire$131677.clk[0] (RS_DSP_MULT_REGIN at (23,20))                       0.000     0.894
clock uncertainty                                                               0.000     0.894
cell setup time                                                                -0.074     0.820
data required time                                                                        0.820
-----------------------------------------------------------------------------------------------
data required time                                                                        0.820
data arrival time                                                                        -4.372
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -3.552


#Path 97
Startpoint: $delete_wire$131904.RDATA_A1[11] (RS_TDP36K at (28,26) clocked by clk)
Endpoint  : $delete_wire$131677.a[5] (RS_DSP_MULT_REGIN at (23,20) clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (inter-block routing:global net)                                              0.000     0.894
| (intra 'bram' routing)                                                        0.000     0.894
$delete_wire$131904.CLK_A1[0] (RS_TDP36K at (28,26))                            0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                               0.293     1.187
$delete_wire$131904.RDATA_A1[11] (RS_TDP36K at (28,26)) [clock-to-output]       0.000     1.187
| (intra 'bram' routing)                                                        0.000     1.187
| (OPIN:553870 side: (TOP,) (28,26,0))                                          0.000     1.187
| (CHANX:1106783 L1 length:1 (28,26,0-> (28,26,0))                              0.061     1.248
| (CHANY:1262319 L4 length:4 (27,26,0-> (27,23,0))                              0.119     1.367
| (CHANX:1102651 L1 length:1 (27,25,0-> (27,25,0))                              0.061     1.428
| (IPIN:538181 side: (TOP,) (27,25,0))                                          0.101     1.529
| (intra 'clb' routing)                                                         0.085     1.614
$auto_1130.S[11].in[1] (.names at (27,25))                                      0.000     1.614
| (primitive '.names' combinational delay)                                      0.148     1.761
$auto_1130.S[11].out[0] (.names at (27,25))                                     0.000     1.761
| (intra 'clb' routing)                                                         0.000     1.761
| (OPIN:538166 side: (RIGHT,) (27,25,0))                                        0.000     1.761
| (CHANY:1262442 L4 length:4 (27,25,0-> (27,28,0))                              0.119     1.880
| (CHANX:1106705 L1 length:1 (27,26,0-> (27,26,0))                              0.061     1.941
| (IPIN:553439 side: (TOP,) (27,26,0))                                          0.101     2.042
| (intra 'clb' routing)                                                         0.085     2.127
$abc$128410$new_new_n3187__.in[0] (.names at (27,26))                           0.000     2.127
| (primitive '.names' combinational delay)                                      0.136     2.263
$abc$128410$new_new_n3187__.out[0] (.names at (27,26))                          0.000     2.263
| (intra 'clb' routing)                                                         0.000     2.263
| (OPIN:553407 side: (RIGHT,) (27,26,0))                                        0.000     2.263
| (CHANY:1262479 L1 length:1 (27,26,0-> (27,26,0))                              0.061     2.324
| (CHANX:1102499 L4 length:4 (27,25,0-> (24,25,0))                              0.119     2.443
| (IPIN:537884 side: (TOP,) (25,25,0))                                          0.101     2.543
| (intra 'clb' routing)                                                         0.085     2.628
$abc$128410$new_new_n3189__.in[3] (.names at (25,25))                           0.000     2.628
| (primitive '.names' combinational delay)                                      0.152     2.780
$abc$128410$new_new_n3189__.out[0] (.names at (25,25))                          0.000     2.780
| (intra 'clb' routing)                                                         0.000     2.780
| (OPIN:537866 side: (RIGHT,) (25,25,0))                                        0.000     2.780
| (CHANY:1256638 L4 length:4 (25,25,0-> (25,28,0))                              0.119     2.899
| (CHANX:1110702 L1 length:1 (26,27,0-> (26,27,0))                              0.061     2.960
| (IPIN:570280 side: (TOP,) (26,27,0))                                          0.101     3.061
| (intra 'clb' routing)                                                         0.085     3.146
$abc$128410$new_new_n3198__.in[3] (.names at (26,27))                           0.000     3.146
| (primitive '.names' combinational delay)                                      0.173     3.318
$abc$128410$new_new_n3198__.out[0] (.names at (26,27))                          0.000     3.318
| (intra 'clb' routing)                                                         0.085     3.403
$abc$128410$new_new_n3208__.in[3] (.names at (26,27))                           0.000     3.403
| (primitive '.names' combinational delay)                                      0.025     3.428
$abc$128410$new_new_n3208__.out[0] (.names at (26,27))                          0.000     3.428
| (intra 'clb' routing)                                                         0.085     3.514
$auto_10922.Y[9].in[2] (.names at (26,27))                                      0.000     3.514
| (primitive '.names' combinational delay)                                      0.099     3.613
$auto_10922.Y[9].out[0] (.names at (26,27))                                     0.000     3.613
| (intra 'clb' routing)                                                         0.000     3.613
| (OPIN:570268 side: (RIGHT,) (26,27,0))                                        0.000     3.613
| (CHANY:1259477 L4 length:4 (26,27,0-> (26,24,0))                              0.119     3.732
| (CHANY:1259281 L4 length:4 (26,24,0-> (26,21,0))                              0.119     3.851
| (CHANY:1259269 L1 length:1 (26,21,0-> (26,21,0))                              0.061     3.912
| (CHANX:1082093 L4 length:4 (26,20,0-> (23,20,0))                              0.119     4.030
| (CHANY:1247553 L1 length:1 (22,20,0-> (22,20,0))                              0.061     4.091
| (CHANX:1078018 L1 length:1 (23,19,0-> (23,19,0))                              0.061     4.152
| (CHANY:1250478 L4 length:4 (23,20,0-> (23,23,0))                              0.119     4.271
| (IPIN:461076 side: (RIGHT,) (23,21,0))                                        0.101     4.372
| (intra 'dsp' routing)                                                         0.000     4.372
$delete_wire$131677.a[5] (RS_DSP_MULT_REGIN at (23,20))                         0.000     4.372
data arrival time                                                                         4.372

clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (inter-block routing:global net)                                              0.000     0.894
| (intra 'dsp' routing)                                                         0.000     0.894
$delete_wire$131677.clk[0] (RS_DSP_MULT_REGIN at (23,20))                       0.000     0.894
clock uncertainty                                                               0.000     0.894
cell setup time                                                                -0.074     0.820
data required time                                                                        0.820
-----------------------------------------------------------------------------------------------
data required time                                                                        0.820
data arrival time                                                                        -4.372
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -3.552


#Path 98
Startpoint: $delete_wire$131904.RDATA_A1[11] (RS_TDP36K at (28,26) clocked by clk)
Endpoint  : $delete_wire$131677.a[11] (RS_DSP_MULT_REGIN at (23,20) clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (inter-block routing:global net)                                              0.000     0.894
| (intra 'bram' routing)                                                        0.000     0.894
$delete_wire$131904.CLK_A1[0] (RS_TDP36K at (28,26))                            0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                               0.293     1.187
$delete_wire$131904.RDATA_A1[11] (RS_TDP36K at (28,26)) [clock-to-output]       0.000     1.187
| (intra 'bram' routing)                                                        0.000     1.187
| (OPIN:553870 side: (TOP,) (28,26,0))                                          0.000     1.187
| (CHANX:1106783 L1 length:1 (28,26,0-> (28,26,0))                              0.061     1.248
| (CHANY:1262319 L4 length:4 (27,26,0-> (27,23,0))                              0.119     1.367
| (CHANX:1102651 L1 length:1 (27,25,0-> (27,25,0))                              0.061     1.428
| (IPIN:538181 side: (TOP,) (27,25,0))                                          0.101     1.529
| (intra 'clb' routing)                                                         0.085     1.614
$auto_1130.S[11].in[1] (.names at (27,25))                                      0.000     1.614
| (primitive '.names' combinational delay)                                      0.148     1.761
$auto_1130.S[11].out[0] (.names at (27,25))                                     0.000     1.761
| (intra 'clb' routing)                                                         0.000     1.761
| (OPIN:538166 side: (RIGHT,) (27,25,0))                                        0.000     1.761
| (CHANY:1262442 L4 length:4 (27,25,0-> (27,28,0))                              0.119     1.880
| (CHANX:1106705 L1 length:1 (27,26,0-> (27,26,0))                              0.061     1.941
| (IPIN:553439 side: (TOP,) (27,26,0))                                          0.101     2.042
| (intra 'clb' routing)                                                         0.085     2.127
$abc$128410$new_new_n3187__.in[0] (.names at (27,26))                           0.000     2.127
| (primitive '.names' combinational delay)                                      0.136     2.263
$abc$128410$new_new_n3187__.out[0] (.names at (27,26))                          0.000     2.263
| (intra 'clb' routing)                                                         0.000     2.263
| (OPIN:553407 side: (RIGHT,) (27,26,0))                                        0.000     2.263
| (CHANY:1262479 L1 length:1 (27,26,0-> (27,26,0))                              0.061     2.324
| (CHANX:1102499 L4 length:4 (27,25,0-> (24,25,0))                              0.119     2.443
| (IPIN:537884 side: (TOP,) (25,25,0))                                          0.101     2.543
| (intra 'clb' routing)                                                         0.085     2.628
$abc$128410$new_new_n3189__.in[3] (.names at (25,25))                           0.000     2.628
| (primitive '.names' combinational delay)                                      0.152     2.780
$abc$128410$new_new_n3189__.out[0] (.names at (25,25))                          0.000     2.780
| (intra 'clb' routing)                                                         0.000     2.780
| (OPIN:537866 side: (RIGHT,) (25,25,0))                                        0.000     2.780
| (CHANY:1256638 L4 length:4 (25,25,0-> (25,28,0))                              0.119     2.899
| (CHANX:1110702 L1 length:1 (26,27,0-> (26,27,0))                              0.061     2.960
| (IPIN:570280 side: (TOP,) (26,27,0))                                          0.101     3.061
| (intra 'clb' routing)                                                         0.085     3.146
$abc$128410$new_new_n3198__.in[3] (.names at (26,27))                           0.000     3.146
| (primitive '.names' combinational delay)                                      0.173     3.318
$abc$128410$new_new_n3198__.out[0] (.names at (26,27))                          0.000     3.318
| (intra 'clb' routing)                                                         0.085     3.403
$abc$128410$new_new_n3208__.in[3] (.names at (26,27))                           0.000     3.403
| (primitive '.names' combinational delay)                                      0.025     3.428
$abc$128410$new_new_n3208__.out[0] (.names at (26,27))                          0.000     3.428
| (intra 'clb' routing)                                                         0.085     3.514
$auto_10922.Y[9].in[2] (.names at (26,27))                                      0.000     3.514
| (primitive '.names' combinational delay)                                      0.099     3.613
$auto_10922.Y[9].out[0] (.names at (26,27))                                     0.000     3.613
| (intra 'clb' routing)                                                         0.000     3.613
| (OPIN:570268 side: (RIGHT,) (26,27,0))                                        0.000     3.613
| (CHANY:1259477 L4 length:4 (26,27,0-> (26,24,0))                              0.119     3.732
| (CHANY:1259281 L4 length:4 (26,24,0-> (26,21,0))                              0.119     3.851
| (CHANY:1259269 L1 length:1 (26,21,0-> (26,21,0))                              0.061     3.912
| (CHANX:1082093 L4 length:4 (26,20,0-> (23,20,0))                              0.119     4.030
| (CHANY:1247553 L1 length:1 (22,20,0-> (22,20,0))                              0.061     4.091
| (CHANX:1078018 L1 length:1 (23,19,0-> (23,19,0))                              0.061     4.152
| (CHANY:1250478 L4 length:4 (23,20,0-> (23,23,0))                              0.119     4.271
| (IPIN:461139 side: (RIGHT,) (23,22,0))                                        0.101     4.372
| (intra 'dsp' routing)                                                         0.000     4.372
$delete_wire$131677.a[11] (RS_DSP_MULT_REGIN at (23,20))                        0.000     4.372
data arrival time                                                                         4.372

clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (inter-block routing:global net)                                              0.000     0.894
| (intra 'dsp' routing)                                                         0.000     0.894
$delete_wire$131677.clk[0] (RS_DSP_MULT_REGIN at (23,20))                       0.000     0.894
clock uncertainty                                                               0.000     0.894
cell setup time                                                                -0.074     0.820
data required time                                                                        0.820
-----------------------------------------------------------------------------------------------
data required time                                                                        0.820
data arrival time                                                                        -4.372
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -3.552


#Path 99
Startpoint: $delete_wire$131904.RDATA_A1[11] (RS_TDP36K at (28,26) clocked by clk)
Endpoint  : $delete_wire$131677.a[6] (RS_DSP_MULT_REGIN at (23,20) clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (inter-block routing:global net)                                              0.000     0.894
| (intra 'bram' routing)                                                        0.000     0.894
$delete_wire$131904.CLK_A1[0] (RS_TDP36K at (28,26))                            0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                               0.293     1.187
$delete_wire$131904.RDATA_A1[11] (RS_TDP36K at (28,26)) [clock-to-output]       0.000     1.187
| (intra 'bram' routing)                                                        0.000     1.187
| (OPIN:553870 side: (TOP,) (28,26,0))                                          0.000     1.187
| (CHANX:1106783 L1 length:1 (28,26,0-> (28,26,0))                              0.061     1.248
| (CHANY:1262319 L4 length:4 (27,26,0-> (27,23,0))                              0.119     1.367
| (CHANX:1102651 L1 length:1 (27,25,0-> (27,25,0))                              0.061     1.428
| (IPIN:538181 side: (TOP,) (27,25,0))                                          0.101     1.529
| (intra 'clb' routing)                                                         0.085     1.614
$auto_1130.S[11].in[1] (.names at (27,25))                                      0.000     1.614
| (primitive '.names' combinational delay)                                      0.148     1.761
$auto_1130.S[11].out[0] (.names at (27,25))                                     0.000     1.761
| (intra 'clb' routing)                                                         0.000     1.761
| (OPIN:538166 side: (RIGHT,) (27,25,0))                                        0.000     1.761
| (CHANY:1262442 L4 length:4 (27,25,0-> (27,28,0))                              0.119     1.880
| (CHANX:1106705 L1 length:1 (27,26,0-> (27,26,0))                              0.061     1.941
| (IPIN:553439 side: (TOP,) (27,26,0))                                          0.101     2.042
| (intra 'clb' routing)                                                         0.085     2.127
$abc$128410$new_new_n3187__.in[0] (.names at (27,26))                           0.000     2.127
| (primitive '.names' combinational delay)                                      0.136     2.263
$abc$128410$new_new_n3187__.out[0] (.names at (27,26))                          0.000     2.263
| (intra 'clb' routing)                                                         0.000     2.263
| (OPIN:553407 side: (RIGHT,) (27,26,0))                                        0.000     2.263
| (CHANY:1262479 L1 length:1 (27,26,0-> (27,26,0))                              0.061     2.324
| (CHANX:1102499 L4 length:4 (27,25,0-> (24,25,0))                              0.119     2.443
| (IPIN:537884 side: (TOP,) (25,25,0))                                          0.101     2.543
| (intra 'clb' routing)                                                         0.085     2.628
$abc$128410$new_new_n3189__.in[3] (.names at (25,25))                           0.000     2.628
| (primitive '.names' combinational delay)                                      0.152     2.780
$abc$128410$new_new_n3189__.out[0] (.names at (25,25))                          0.000     2.780
| (intra 'clb' routing)                                                         0.000     2.780
| (OPIN:537866 side: (RIGHT,) (25,25,0))                                        0.000     2.780
| (CHANY:1256638 L4 length:4 (25,25,0-> (25,28,0))                              0.119     2.899
| (CHANX:1110702 L1 length:1 (26,27,0-> (26,27,0))                              0.061     2.960
| (IPIN:570280 side: (TOP,) (26,27,0))                                          0.101     3.061
| (intra 'clb' routing)                                                         0.085     3.146
$abc$128410$new_new_n3198__.in[3] (.names at (26,27))                           0.000     3.146
| (primitive '.names' combinational delay)                                      0.173     3.318
$abc$128410$new_new_n3198__.out[0] (.names at (26,27))                          0.000     3.318
| (intra 'clb' routing)                                                         0.085     3.403
$abc$128410$new_new_n3208__.in[3] (.names at (26,27))                           0.000     3.403
| (primitive '.names' combinational delay)                                      0.025     3.428
$abc$128410$new_new_n3208__.out[0] (.names at (26,27))                          0.000     3.428
| (intra 'clb' routing)                                                         0.085     3.514
$auto_10922.Y[9].in[2] (.names at (26,27))                                      0.000     3.514
| (primitive '.names' combinational delay)                                      0.099     3.613
$auto_10922.Y[9].out[0] (.names at (26,27))                                     0.000     3.613
| (intra 'clb' routing)                                                         0.000     3.613
| (OPIN:570268 side: (RIGHT,) (26,27,0))                                        0.000     3.613
| (CHANY:1259477 L4 length:4 (26,27,0-> (26,24,0))                              0.119     3.732
| (CHANY:1259281 L4 length:4 (26,24,0-> (26,21,0))                              0.119     3.851
| (CHANY:1259269 L1 length:1 (26,21,0-> (26,21,0))                              0.061     3.912
| (CHANX:1082093 L4 length:4 (26,20,0-> (23,20,0))                              0.119     4.030
| (CHANY:1247553 L1 length:1 (22,20,0-> (22,20,0))                              0.061     4.091
| (CHANX:1078018 L1 length:1 (23,19,0-> (23,19,0))                              0.061     4.152
| (CHANY:1250478 L4 length:4 (23,20,0-> (23,23,0))                              0.119     4.271
| (IPIN:461092 side: (RIGHT,) (23,21,0))                                        0.101     4.372
| (intra 'dsp' routing)                                                         0.000     4.372
$delete_wire$131677.a[6] (RS_DSP_MULT_REGIN at (23,20))                         0.000     4.372
data arrival time                                                                         4.372

clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (inter-block routing:global net)                                              0.000     0.894
| (intra 'dsp' routing)                                                         0.000     0.894
$delete_wire$131677.clk[0] (RS_DSP_MULT_REGIN at (23,20))                       0.000     0.894
clock uncertainty                                                               0.000     0.894
cell setup time                                                                -0.074     0.820
data required time                                                                        0.820
-----------------------------------------------------------------------------------------------
data required time                                                                        0.820
data arrival time                                                                        -4.372
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -3.552


#Path 100
Startpoint: $delete_wire$131904.RDATA_A1[11] (RS_TDP36K at (28,26) clocked by clk)
Endpoint  : $delete_wire$131677.a[7] (RS_DSP_MULT_REGIN at (23,20) clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (inter-block routing:global net)                                              0.000     0.894
| (intra 'bram' routing)                                                        0.000     0.894
$delete_wire$131904.CLK_A1[0] (RS_TDP36K at (28,26))                            0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                               0.293     1.187
$delete_wire$131904.RDATA_A1[11] (RS_TDP36K at (28,26)) [clock-to-output]       0.000     1.187
| (intra 'bram' routing)                                                        0.000     1.187
| (OPIN:553870 side: (TOP,) (28,26,0))                                          0.000     1.187
| (CHANX:1106783 L1 length:1 (28,26,0-> (28,26,0))                              0.061     1.248
| (CHANY:1262319 L4 length:4 (27,26,0-> (27,23,0))                              0.119     1.367
| (CHANX:1102651 L1 length:1 (27,25,0-> (27,25,0))                              0.061     1.428
| (IPIN:538181 side: (TOP,) (27,25,0))                                          0.101     1.529
| (intra 'clb' routing)                                                         0.085     1.614
$auto_1130.S[11].in[1] (.names at (27,25))                                      0.000     1.614
| (primitive '.names' combinational delay)                                      0.148     1.761
$auto_1130.S[11].out[0] (.names at (27,25))                                     0.000     1.761
| (intra 'clb' routing)                                                         0.000     1.761
| (OPIN:538166 side: (RIGHT,) (27,25,0))                                        0.000     1.761
| (CHANY:1262442 L4 length:4 (27,25,0-> (27,28,0))                              0.119     1.880
| (CHANX:1106705 L1 length:1 (27,26,0-> (27,26,0))                              0.061     1.941
| (IPIN:553439 side: (TOP,) (27,26,0))                                          0.101     2.042
| (intra 'clb' routing)                                                         0.085     2.127
$abc$128410$new_new_n3187__.in[0] (.names at (27,26))                           0.000     2.127
| (primitive '.names' combinational delay)                                      0.136     2.263
$abc$128410$new_new_n3187__.out[0] (.names at (27,26))                          0.000     2.263
| (intra 'clb' routing)                                                         0.000     2.263
| (OPIN:553407 side: (RIGHT,) (27,26,0))                                        0.000     2.263
| (CHANY:1262479 L1 length:1 (27,26,0-> (27,26,0))                              0.061     2.324
| (CHANX:1102499 L4 length:4 (27,25,0-> (24,25,0))                              0.119     2.443
| (IPIN:537884 side: (TOP,) (25,25,0))                                          0.101     2.543
| (intra 'clb' routing)                                                         0.085     2.628
$abc$128410$new_new_n3189__.in[3] (.names at (25,25))                           0.000     2.628
| (primitive '.names' combinational delay)                                      0.152     2.780
$abc$128410$new_new_n3189__.out[0] (.names at (25,25))                          0.000     2.780
| (intra 'clb' routing)                                                         0.000     2.780
| (OPIN:537866 side: (RIGHT,) (25,25,0))                                        0.000     2.780
| (CHANY:1256638 L4 length:4 (25,25,0-> (25,28,0))                              0.119     2.899
| (CHANX:1110702 L1 length:1 (26,27,0-> (26,27,0))                              0.061     2.960
| (IPIN:570280 side: (TOP,) (26,27,0))                                          0.101     3.061
| (intra 'clb' routing)                                                         0.085     3.146
$abc$128410$new_new_n3198__.in[3] (.names at (26,27))                           0.000     3.146
| (primitive '.names' combinational delay)                                      0.173     3.318
$abc$128410$new_new_n3198__.out[0] (.names at (26,27))                          0.000     3.318
| (intra 'clb' routing)                                                         0.085     3.403
$abc$128410$new_new_n3208__.in[3] (.names at (26,27))                           0.000     3.403
| (primitive '.names' combinational delay)                                      0.025     3.428
$abc$128410$new_new_n3208__.out[0] (.names at (26,27))                          0.000     3.428
| (intra 'clb' routing)                                                         0.085     3.514
$auto_10922.Y[9].in[2] (.names at (26,27))                                      0.000     3.514
| (primitive '.names' combinational delay)                                      0.099     3.613
$auto_10922.Y[9].out[0] (.names at (26,27))                                     0.000     3.613
| (intra 'clb' routing)                                                         0.000     3.613
| (OPIN:570268 side: (RIGHT,) (26,27,0))                                        0.000     3.613
| (CHANY:1259477 L4 length:4 (26,27,0-> (26,24,0))                              0.119     3.732
| (CHANY:1259281 L4 length:4 (26,24,0-> (26,21,0))                              0.119     3.851
| (CHANY:1259269 L1 length:1 (26,21,0-> (26,21,0))                              0.061     3.912
| (CHANX:1082093 L4 length:4 (26,20,0-> (23,20,0))                              0.119     4.030
| (CHANY:1247553 L1 length:1 (22,20,0-> (22,20,0))                              0.061     4.091
| (CHANX:1078018 L1 length:1 (23,19,0-> (23,19,0))                              0.061     4.152
| (CHANY:1250478 L4 length:4 (23,20,0-> (23,23,0))                              0.119     4.271
| (IPIN:461092 side: (RIGHT,) (23,21,0))                                        0.101     4.372
| (intra 'dsp' routing)                                                         0.000     4.372
$delete_wire$131677.a[7] (RS_DSP_MULT_REGIN at (23,20))                         0.000     4.372
data arrival time                                                                         4.372

clock clk (rise edge)                                            0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                                          0.894     0.894
| (inter-block routing:global net)                                              0.000     0.894
| (intra 'dsp' routing)                                                         0.000     0.894
$delete_wire$131677.clk[0] (RS_DSP_MULT_REGIN at (23,20))                       0.000     0.894
clock uncertainty                                                               0.000     0.894
cell setup time                                                                -0.074     0.820
data required time                                                                        0.820
-----------------------------------------------------------------------------------------------
data required time                                                                        0.820
data arrival time                                                                        -4.372
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -3.552


#End of timing report
