OpenROAD v2.0-17941-g7fb347f37 
Features included (+) or not (-): +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 12 thread(s).
detailed_route -output_drc ./reports/sky130hd/shapipe/base/5_route_drc.rpt -output_maze ./results/sky130hd/shapipe/base/maze.log -bottom_routing_layer met1 -top_routing_layer met5 -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.
[WARNING DRT-0120] Large net _00906_ has 257 pins which may impact routing performance. Consider optimization.

Design:                   shapipe
Die area:                 ( 0 0 ) ( 692885 692885 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     23894
Number of terminals:      771
Number of snets:          2
Number of nets:           18403

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 396.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 784095.
[INFO DRT-0033] mcon shape region query size = 502760.
[INFO DRT-0033] met1 shape region query size = 141683.
[INFO DRT-0033] via shape region query size = 31750.
[INFO DRT-0033] met2 shape region query size = 19435.
[INFO DRT-0033] via2 shape region query size = 25400.
[INFO DRT-0033] met3 shape region query size = 19436.
[INFO DRT-0033] via3 shape region query size = 25400.
[INFO DRT-0033] met4 shape region query size = 7650.
[INFO DRT-0033] via4 shape region query size = 1250.
[INFO DRT-0033] met5 shape region query size = 1300.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0076]   Complete 3000 pins.
[INFO DRT-0078]   Complete 3228 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 396 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 11360 groups.
#scanned instances     = 23894
#unique  instances     = 396
#stdCellGenAp          = 14606
#stdCellValidPlanarAp  = 217
#stdCellValidViaAp     = 9563
#stdCellPinNoAp        = 18
#stdCellPinCnt         = 69017
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:15:39, elapsed time = 00:01:21, memory = 436.10 (MB), peak = 450.49 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     188658

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 100 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 100 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 57558.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 44365.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 23879.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 6716.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 1699.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 211.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 493.82 (MB), peak = 493.82 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 83136 vertical wires in 2 frboxes and 51292 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 10898 vertical wires in 2 frboxes and 16600 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:04, memory = 924.72 (MB), peak = 924.72 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 924.72 (MB), peak = 924.72 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:08, memory = 1412.36 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:20, memory = 1724.09 (MB).
    Completing 30% with 2797 violations.
    elapsed time = 00:00:25, memory = 1743.96 (MB).
    Completing 40% with 2797 violations.
    elapsed time = 00:00:37, memory = 1848.29 (MB).
    Completing 50% with 2797 violations.
    elapsed time = 00:00:48, memory = 1904.52 (MB).
    Completing 60% with 5914 violations.
    elapsed time = 00:01:09, memory = 1894.81 (MB).
    Completing 70% with 5914 violations.
    elapsed time = 00:01:19, memory = 1987.95 (MB).
    Completing 80% with 9186 violations.
    elapsed time = 00:01:59, memory = 2027.77 (MB).
    Completing 90% with 9186 violations.
    elapsed time = 00:02:12, memory = 2052.20 (MB).
    Completing 100% with 12240 violations.
    elapsed time = 00:02:25, memory = 1980.07 (MB).
[INFO DRT-0199]   Number of violations = 14740.
Viol/Layer         li1   mcon   met1    via   met2   met3   via3   met4   via4   met5
Cut Spacing          0     36      0      0      0      0      0      0      0      0
Metal Spacing       24      0   2365      0    889    244      0     19      0     26
Min Hole             0      0      8      0      0      0      0      0      0      0
Recheck            104      0   1375      0    760    163      0     62      0     36
Short               15     24   5923     12   2297    322      1      3      1     31
[INFO DRT-0267] cpu time = 00:19:34, elapsed time = 00:02:26, memory = 2221.81 (MB), peak = 2221.81 (MB)
Total wire length = 1027644 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 293401 um.
Total wire length on LAYER met2 = 429515 um.
Total wire length on LAYER met3 = 209249 um.
Total wire length on LAYER met4 = 83684 um.
Total wire length on LAYER met5 = 11793 um.
Total number of vias = 173026.
Up-via summary (total 173026):

-------------------------
 FR_MASTERSLICE         0
            li1     68794
           met1     85280
           met2     15201
           met3      3410
           met4       341
-------------------------
                   173026


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 14740 violations.
    elapsed time = 00:00:10, memory = 2224.67 (MB).
    Completing 20% with 14740 violations.
    elapsed time = 00:00:20, memory = 2329.46 (MB).
    Completing 30% with 13033 violations.
    elapsed time = 00:00:27, memory = 2229.03 (MB).
    Completing 40% with 13033 violations.
    elapsed time = 00:00:43, memory = 2266.12 (MB).
    Completing 50% with 13033 violations.
    elapsed time = 00:00:51, memory = 2235.86 (MB).
    Completing 60% with 11365 violations.
    elapsed time = 00:01:03, memory = 2268.64 (MB).
    Completing 70% with 11365 violations.
    elapsed time = 00:01:12, memory = 2313.44 (MB).
    Completing 80% with 9070 violations.
    elapsed time = 00:01:30, memory = 2253.94 (MB).
    Completing 90% with 9070 violations.
    elapsed time = 00:01:46, memory = 2295.03 (MB).
    Completing 100% with 6862 violations.
    elapsed time = 00:02:00, memory = 2259.88 (MB).
[INFO DRT-0199]   Number of violations = 6862.
Viol/Layer        mcon   met1    via   met2   met3   met4   met5
Cut Spacing         12      0      0      0      0      0      0
Metal Spacing        0   1406      0    459     80      8      1
Short                0   3947      3    906     35      4      1
[INFO DRT-0267] cpu time = 00:20:28, elapsed time = 00:02:01, memory = 2261.92 (MB), peak = 2404.12 (MB)
Total wire length = 1018661 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 291260 um.
Total wire length on LAYER met2 = 424839 um.
Total wire length on LAYER met3 = 208120 um.
Total wire length on LAYER met4 = 83259 um.
Total wire length on LAYER met5 = 11181 um.
Total number of vias = 171029.
Up-via summary (total 171029):

-------------------------
 FR_MASTERSLICE         0
            li1     68835
           met1     83486
           met2     15009
           met3      3405
           met4       294
-------------------------
                   171029


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 6862 violations.
    elapsed time = 00:00:07, memory = 2261.92 (MB).
    Completing 20% with 6862 violations.
    elapsed time = 00:00:16, memory = 2262.04 (MB).
    Completing 30% with 6921 violations.
    elapsed time = 00:00:26, memory = 2266.52 (MB).
    Completing 40% with 6921 violations.
    elapsed time = 00:00:40, memory = 2267.02 (MB).
    Completing 50% with 6921 violations.
    elapsed time = 00:00:52, memory = 2314.54 (MB).
    Completing 60% with 6679 violations.
    elapsed time = 00:01:05, memory = 2275.82 (MB).
    Completing 70% with 6679 violations.
    elapsed time = 00:01:16, memory = 2319.11 (MB).
    Completing 80% with 6537 violations.
    elapsed time = 00:01:38, memory = 2277.03 (MB).
    Completing 90% with 6537 violations.
    elapsed time = 00:01:53, memory = 2333.01 (MB).
    Completing 100% with 6353 violations.
    elapsed time = 00:02:04, memory = 2296.37 (MB).
[INFO DRT-0199]   Number of violations = 6353.
Viol/Layer        mcon   met1    via   met2   met3   met4   met5
Cut Spacing         12      0      0      0      0      0      0
Metal Spacing        0   1355      0    380     80      4      1
Short                0   3707      2    784     23      4      1
[INFO DRT-0267] cpu time = 00:20:19, elapsed time = 00:02:05, memory = 2296.37 (MB), peak = 2404.12 (MB)
Total wire length = 1016106 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 290815 um.
Total wire length on LAYER met2 = 423820 um.
Total wire length on LAYER met3 = 207350 um.
Total wire length on LAYER met4 = 83405 um.
Total wire length on LAYER met5 = 10713 um.
Total number of vias = 170428.
Up-via summary (total 170428):

-------------------------
 FR_MASTERSLICE         0
            li1     68845
           met1     83253
           met2     14712
           met3      3346
           met4       272
-------------------------
                   170428


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 6353 violations.
    elapsed time = 00:00:09, memory = 2298.37 (MB).
    Completing 20% with 6353 violations.
    elapsed time = 00:00:20, memory = 2364.77 (MB).
    Completing 30% with 5175 violations.
    elapsed time = 00:00:22, memory = 2339.50 (MB).
    Completing 40% with 5175 violations.
    elapsed time = 00:00:33, memory = 2445.00 (MB).
    Completing 50% with 5175 violations.
    elapsed time = 00:00:43, memory = 2515.25 (MB).
    Completing 60% with 3903 violations.
    elapsed time = 00:01:06, memory = 2430.57 (MB).
    Completing 70% with 3903 violations.
    elapsed time = 00:01:18, memory = 2514.02 (MB).
    Completing 80% with 2082 violations.
    elapsed time = 00:01:47, memory = 2402.23 (MB).
    Completing 90% with 2082 violations.
    elapsed time = 00:02:05, memory = 2483.09 (MB).
    Completing 100% with 789 violations.
    elapsed time = 00:02:19, memory = 2408.78 (MB).
[INFO DRT-0199]   Number of violations = 789.
Viol/Layer        met1    via   met2   met3   met5
Cut Spacing          0      1      0      0      0
Metal Spacing      265      0    107      8     14
Min Hole             1      0      1      0      0
Short              298      1     78      4     11
[INFO DRT-0267] cpu time = 00:18:38, elapsed time = 00:02:20, memory = 2406.04 (MB), peak = 2612.43 (MB)
Total wire length = 1016227 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 283839 um.
Total wire length on LAYER met2 = 419670 um.
Total wire length on LAYER met3 = 213929 um.
Total wire length on LAYER met4 = 87987 um.
Total wire length on LAYER met5 = 10801 um.
Total number of vias = 173696.
Up-via summary (total 173696):

-------------------------
 FR_MASTERSLICE         0
            li1     68856
           met1     84190
           met2     16556
           met3      3822
           met4       272
-------------------------
                   173696


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 789 violations.
    elapsed time = 00:00:00, memory = 2406.04 (MB).
    Completing 20% with 789 violations.
    elapsed time = 00:00:00, memory = 2406.30 (MB).
    Completing 30% with 697 violations.
    elapsed time = 00:00:06, memory = 2406.43 (MB).
    Completing 40% with 697 violations.
    elapsed time = 00:00:07, memory = 2417.05 (MB).
    Completing 50% with 697 violations.
    elapsed time = 00:00:08, memory = 2417.05 (MB).
    Completing 60% with 511 violations.
    elapsed time = 00:00:19, memory = 2417.05 (MB).
    Completing 70% with 511 violations.
    elapsed time = 00:00:21, memory = 2461.11 (MB).
    Completing 80% with 263 violations.
    elapsed time = 00:00:23, memory = 2417.33 (MB).
    Completing 90% with 263 violations.
    elapsed time = 00:00:24, memory = 2451.56 (MB).
    Completing 100% with 28 violations.
    elapsed time = 00:00:28, memory = 2417.33 (MB).
[INFO DRT-0199]   Number of violations = 28.
Viol/Layer        met1   met2
Metal Spacing        8      7
Short               10      3
[INFO DRT-0267] cpu time = 00:02:13, elapsed time = 00:00:29, memory = 2375.33 (MB), peak = 2612.43 (MB)
Total wire length = 1016039 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 283666 um.
Total wire length on LAYER met2 = 419381 um.
Total wire length on LAYER met3 = 213917 um.
Total wire length on LAYER met4 = 88335 um.
Total wire length on LAYER met5 = 10737 um.
Total number of vias = 173681.
Up-via summary (total 173681):

-------------------------
 FR_MASTERSLICE         0
            li1     68859
           met1     84117
           met2     16582
           met3      3851
           met4       272
-------------------------
                   173681


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 28 violations.
    elapsed time = 00:00:00, memory = 2375.33 (MB).
    Completing 20% with 28 violations.
    elapsed time = 00:00:00, memory = 2375.33 (MB).
    Completing 30% with 26 violations.
    elapsed time = 00:00:00, memory = 2375.33 (MB).
    Completing 40% with 26 violations.
    elapsed time = 00:00:00, memory = 2375.33 (MB).
    Completing 50% with 26 violations.
    elapsed time = 00:00:00, memory = 2375.33 (MB).
    Completing 60% with 18 violations.
    elapsed time = 00:00:02, memory = 2375.33 (MB).
    Completing 70% with 18 violations.
    elapsed time = 00:00:02, memory = 2375.33 (MB).
    Completing 80% with 12 violations.
    elapsed time = 00:00:04, memory = 2375.33 (MB).
    Completing 90% with 12 violations.
    elapsed time = 00:00:04, memory = 2375.33 (MB).
    Completing 100% with 3 violations.
    elapsed time = 00:00:06, memory = 2375.33 (MB).
[INFO DRT-0199]   Number of violations = 3.
Viol/Layer        met1
Metal Spacing        1
Short                2
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:06, memory = 2339.76 (MB), peak = 2612.43 (MB)
Total wire length = 1016021 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 283701 um.
Total wire length on LAYER met2 = 419368 um.
Total wire length on LAYER met3 = 213907 um.
Total wire length on LAYER met4 = 88305 um.
Total wire length on LAYER met5 = 10737 um.
Total number of vias = 173665.
Up-via summary (total 173665):

-------------------------
 FR_MASTERSLICE         0
            li1     68857
           met1     84118
           met2     16573
           met3      3845
           met4       272
-------------------------
                   173665


[INFO DRT-0195] Start 6th stubborn tiles iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:01, memory = 2656.24 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:02, memory = 2698.58 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:06, memory = 2668.38 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:06, memory = 2726.42 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:07, memory = 2767.31 (MB).
    Completing 60% with 3 violations.
    elapsed time = 00:00:09, memory = 2767.62 (MB).
    Completing 70% with 3 violations.
    elapsed time = 00:00:12, memory = 2783.14 (MB).
    Completing 80% with 3 violations.
    elapsed time = 00:00:14, memory = 2700.54 (MB).
    Completing 90% with 3 violations.
    elapsed time = 00:00:45, memory = 2568.38 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:53, memory = 2339.80 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:06:35, elapsed time = 00:00:53, memory = 2339.80 (MB), peak = 2823.13 (MB)
Total wire length = 1016021 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 283698 um.
Total wire length on LAYER met2 = 419371 um.
Total wire length on LAYER met3 = 213907 um.
Total wire length on LAYER met4 = 88305 um.
Total wire length on LAYER met5 = 10737 um.
Total number of vias = 173667.
Up-via summary (total 173667):

-------------------------
 FR_MASTERSLICE         0
            li1     68857
           met1     84120
           met2     16573
           met3      3845
           met4       272
-------------------------
                   173667


[INFO DRT-0198] Complete detail routing.
Total wire length = 1016021 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 283698 um.
Total wire length on LAYER met2 = 419371 um.
Total wire length on LAYER met3 = 213907 um.
Total wire length on LAYER met4 = 88305 um.
Total wire length on LAYER met5 = 10737 um.
Total number of vias = 173667.
Up-via summary (total 173667):

-------------------------
 FR_MASTERSLICE         0
            li1     68857
           met1     84120
           met2     16573
           met3      3845
           met4       272
-------------------------
                   173667


[INFO DRT-0267] cpu time = 01:28:00, elapsed time = 00:10:23, memory = 2339.80 (MB), peak = 2823.13 (MB)

[INFO DRT-0180] Post processing.
[INFO GRT-0012] Found 17 antenna violations.
[INFO GRT-0015] Inserted 24 diodes.
[WARNING DRT-0120] Large net _00906_ has 257 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0076]   Complete 3000 pins.
[INFO DRT-0078]   Complete 3228 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 396 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 11360 groups.
#scanned instances     = 23918
#unique  instances     = 396
#stdCellGenAp          = 14606
#stdCellValidPlanarAp  = 217
#stdCellValidViaAp     = 9563
#stdCellPinNoAp        = 18
#stdCellPinCnt         = 69017
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:17:53, elapsed time = 00:01:34, memory = 2286.46 (MB), peak = 2823.13 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     197161

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 100 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 100 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 57572.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 44364.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 23880.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 6719.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 1692.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 206.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2286.46 (MB), peak = 2823.13 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 83144 vertical wires in 2 frboxes and 51289 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 10956 vertical wires in 2 frboxes and 16514 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:04, memory = 2286.45 (MB), peak = 2823.13 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2286.45 (MB), peak = 2823.13 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:01, memory = 2287.99 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:03, memory = 2371.33 (MB).
    Completing 30% with 88 violations.
    elapsed time = 00:00:04, memory = 2337.14 (MB).
    Completing 40% with 88 violations.
    elapsed time = 00:00:06, memory = 2386.93 (MB).
    Completing 50% with 88 violations.
    elapsed time = 00:00:08, memory = 2429.04 (MB).
    Completing 60% with 185 violations.
    elapsed time = 00:00:10, memory = 2344.68 (MB).
    Completing 70% with 185 violations.
    elapsed time = 00:00:13, memory = 2448.97 (MB).
    Completing 80% with 240 violations.
    elapsed time = 00:00:15, memory = 2367.36 (MB).
    Completing 90% with 240 violations.
    elapsed time = 00:00:17, memory = 2377.97 (MB).
    Completing 100% with 295 violations.
    elapsed time = 00:00:19, memory = 2375.15 (MB).
[INFO DRT-0199]   Number of violations = 341.
Viol/Layer        met1   met2   met3   met4   met5
Metal Spacing       12      8     19      3      0
Recheck              5     12     20      7      2
Short               29     94    111     13      6
[INFO DRT-0267] cpu time = 00:03:45, elapsed time = 00:00:23, memory = 2406.46 (MB), peak = 2823.13 (MB)
Total wire length = 1016129 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 283501 um.
Total wire length on LAYER met2 = 419621 um.
Total wire length on LAYER met3 = 213411 um.
Total wire length on LAYER met4 = 88200 um.
Total wire length on LAYER met5 = 11394 um.
Total number of vias = 173762.
Up-via summary (total 173762):

-------------------------
 FR_MASTERSLICE         0
            li1     68885
           met1     84119
           met2     16618
           met3      3862
           met4       278
-------------------------
                   173762


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 341 violations.
    elapsed time = 00:00:01, memory = 2406.70 (MB).
    Completing 20% with 341 violations.
    elapsed time = 00:00:03, memory = 2475.18 (MB).
    Completing 30% with 260 violations.
    elapsed time = 00:00:04, memory = 2406.89 (MB).
    Completing 40% with 260 violations.
    elapsed time = 00:00:07, memory = 2440.88 (MB).
    Completing 50% with 260 violations.
    elapsed time = 00:00:08, memory = 2439.38 (MB).
    Completing 60% with 210 violations.
    elapsed time = 00:00:10, memory = 2406.95 (MB).
    Completing 70% with 210 violations.
    elapsed time = 00:00:12, memory = 2507.14 (MB).
    Completing 80% with 131 violations.
    elapsed time = 00:00:14, memory = 2406.95 (MB).
    Completing 90% with 131 violations.
    elapsed time = 00:00:17, memory = 2444.68 (MB).
    Completing 100% with 59 violations.
    elapsed time = 00:00:19, memory = 2437.72 (MB).
[INFO DRT-0199]   Number of violations = 59.
Viol/Layer        met1   met2   met3   met4   met5
Metal Spacing        0      6      0      0      1
Short                6      9     31      1      5
[INFO DRT-0267] cpu time = 00:03:41, elapsed time = 00:00:19, memory = 2437.72 (MB), peak = 2823.13 (MB)
Total wire length = 1016055 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 283520 um.
Total wire length on LAYER met2 = 419558 um.
Total wire length on LAYER met3 = 213339 um.
Total wire length on LAYER met4 = 88214 um.
Total wire length on LAYER met5 = 11422 um.
Total number of vias = 173757.
Up-via summary (total 173757):

-------------------------
 FR_MASTERSLICE         0
            li1     68887
           met1     84123
           met2     16609
           met3      3860
           met4       278
-------------------------
                   173757


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 59 violations.
    elapsed time = 00:00:00, memory = 2437.72 (MB).
    Completing 20% with 59 violations.
    elapsed time = 00:00:00, memory = 2437.72 (MB).
    Completing 30% with 55 violations.
    elapsed time = 00:00:01, memory = 2437.72 (MB).
    Completing 40% with 55 violations.
    elapsed time = 00:00:01, memory = 2437.72 (MB).
    Completing 50% with 55 violations.
    elapsed time = 00:00:01, memory = 2437.72 (MB).
    Completing 60% with 60 violations.
    elapsed time = 00:00:01, memory = 2437.72 (MB).
    Completing 70% with 60 violations.
    elapsed time = 00:00:01, memory = 2437.72 (MB).
    Completing 80% with 53 violations.
    elapsed time = 00:00:03, memory = 2437.72 (MB).
    Completing 90% with 53 violations.
    elapsed time = 00:00:03, memory = 2437.72 (MB).
    Completing 100% with 53 violations.
    elapsed time = 00:00:03, memory = 2437.72 (MB).
[INFO DRT-0199]   Number of violations = 53.
Viol/Layer        met1   met2   met3   met4
Metal Spacing        0      9      8      0
Short                1     19     15      1
[INFO DRT-0267] cpu time = 00:00:24, elapsed time = 00:00:03, memory = 2437.72 (MB), peak = 2823.13 (MB)
Total wire length = 1016023 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 283519 um.
Total wire length on LAYER met2 = 419569 um.
Total wire length on LAYER met3 = 213342 um.
Total wire length on LAYER met4 = 88207 um.
Total wire length on LAYER met5 = 11385 um.
Total number of vias = 173758.
Up-via summary (total 173758):

-------------------------
 FR_MASTERSLICE         0
            li1     68886
           met1     84126
           met2     16608
           met3      3860
           met4       278
-------------------------
                   173758


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 53 violations.
    elapsed time = 00:00:00, memory = 2437.72 (MB).
    Completing 20% with 53 violations.
    elapsed time = 00:00:00, memory = 2437.72 (MB).
    Completing 30% with 23 violations.
    elapsed time = 00:00:00, memory = 2437.72 (MB).
    Completing 40% with 23 violations.
    elapsed time = 00:00:00, memory = 2437.72 (MB).
    Completing 50% with 23 violations.
    elapsed time = 00:00:00, memory = 2437.72 (MB).
    Completing 60% with 9 violations.
    elapsed time = 00:00:01, memory = 2437.72 (MB).
    Completing 70% with 9 violations.
    elapsed time = 00:00:01, memory = 2437.72 (MB).
    Completing 80% with 8 violations.
    elapsed time = 00:00:02, memory = 2437.72 (MB).
    Completing 90% with 8 violations.
    elapsed time = 00:00:02, memory = 2437.72 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:03, memory = 2437.72 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:03, memory = 2437.72 (MB), peak = 2823.13 (MB)
Total wire length = 1016009 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 283718 um.
Total wire length on LAYER met2 = 419567 um.
Total wire length on LAYER met3 = 213041 um.
Total wire length on LAYER met4 = 88242 um.
Total wire length on LAYER met5 = 11439 um.
Total number of vias = 173801.
Up-via summary (total 173801):

-------------------------
 FR_MASTERSLICE         0
            li1     68887
           met1     84145
           met2     16624
           met3      3867
           met4       278
-------------------------
                   173801


[INFO DRT-0198] Complete detail routing.
Total wire length = 1016009 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 283718 um.
Total wire length on LAYER met2 = 419567 um.
Total wire length on LAYER met3 = 213041 um.
Total wire length on LAYER met4 = 88242 um.
Total wire length on LAYER met5 = 11439 um.
Total number of vias = 173801.
Up-via summary (total 173801):

-------------------------
 FR_MASTERSLICE         0
            li1     68887
           met1     84145
           met2     16624
           met3      3867
           met4       278
-------------------------
                   173801


[INFO DRT-0267] cpu time = 00:08:05, elapsed time = 00:00:49, memory = 2437.72 (MB), peak = 2823.13 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 1 net violations.
[INFO ANT-0001] Found 1 pin violations.
[INFO GRT-0012] Found 1 antenna violations.
[INFO GRT-0015] Inserted 11 diodes.
[WARNING DRT-0120] Large net _00906_ has 257 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0076]   Complete 3000 pins.
[INFO DRT-0078]   Complete 3228 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 396 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 11360 groups.
#scanned instances     = 23929
#unique  instances     = 396
#stdCellGenAp          = 14606
#stdCellValidPlanarAp  = 217
#stdCellValidViaAp     = 9563
#stdCellPinNoAp        = 18
#stdCellPinCnt         = 69017
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:17:59, elapsed time = 00:01:32, memory = 2437.76 (MB), peak = 2823.13 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     197175

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 100 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 100 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 57576.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 44365.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 23882.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 6721.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 1693.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 206.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2437.76 (MB), peak = 2823.13 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 83151 vertical wires in 2 frboxes and 51292 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 10947 vertical wires in 2 frboxes and 16585 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:04, memory = 2437.75 (MB), peak = 2823.13 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2437.75 (MB), peak = 2823.13 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:04, memory = 2437.75 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:05, memory = 2491.64 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:06, memory = 2457.46 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:09, memory = 2498.66 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:10, memory = 2493.48 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:12, memory = 2406.92 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:15, memory = 2490.14 (MB).
    Completing 80% with 9 violations.
    elapsed time = 00:00:16, memory = 2410.83 (MB).
    Completing 90% with 9 violations.
    elapsed time = 00:00:19, memory = 2475.80 (MB).
    Completing 100% with 9 violations.
    elapsed time = 00:00:21, memory = 2410.77 (MB).
[INFO DRT-0199]   Number of violations = 10.
Viol/Layer        met1   met3   met4   met5
Metal Spacing        0      0      2      0
Recheck              0      0      0      1
Short                3      3      0      1
[INFO DRT-0267] cpu time = 00:03:27, elapsed time = 00:00:21, memory = 2440.28 (MB), peak = 2823.13 (MB)
Total wire length = 1016037 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 283787 um.
Total wire length on LAYER met2 = 419571 um.
Total wire length on LAYER met3 = 213063 um.
Total wire length on LAYER met4 = 88212 um.
Total wire length on LAYER met5 = 11401 um.
Total number of vias = 173820.
Up-via summary (total 173820):

-------------------------
 FR_MASTERSLICE         0
            li1     68898
           met1     84149
           met2     16626
           met3      3869
           met4       278
-------------------------
                   173820


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 10 violations.
    elapsed time = 00:00:01, memory = 2440.28 (MB).
    Completing 20% with 10 violations.
    elapsed time = 00:00:03, memory = 2508.52 (MB).
    Completing 30% with 8 violations.
    elapsed time = 00:00:04, memory = 2440.30 (MB).
    Completing 40% with 8 violations.
    elapsed time = 00:00:06, memory = 2474.30 (MB).
    Completing 50% with 8 violations.
    elapsed time = 00:00:08, memory = 2472.75 (MB).
    Completing 60% with 8 violations.
    elapsed time = 00:00:10, memory = 2440.00 (MB).
    Completing 70% with 8 violations.
    elapsed time = 00:00:12, memory = 2536.75 (MB).
    Completing 80% with 13 violations.
    elapsed time = 00:00:17, memory = 2470.52 (MB).
    Completing 90% with 13 violations.
    elapsed time = 00:00:19, memory = 2470.52 (MB).
    Completing 100% with 13 violations.
    elapsed time = 00:00:21, memory = 2501.98 (MB).
[INFO DRT-0199]   Number of violations = 13.
Viol/Layer        met1   met3   met4
Metal Spacing        0      0      5
Short                3      3      2
[INFO DRT-0267] cpu time = 00:03:35, elapsed time = 00:00:21, memory = 2409.91 (MB), peak = 2823.13 (MB)
Total wire length = 1016030 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 283778 um.
Total wire length on LAYER met2 = 419571 um.
Total wire length on LAYER met3 = 213064 um.
Total wire length on LAYER met4 = 88214 um.
Total wire length on LAYER met5 = 11401 um.
Total number of vias = 173821.
Up-via summary (total 173821):

-------------------------
 FR_MASTERSLICE         0
            li1     68899
           met1     84149
           met2     16626
           met3      3869
           met4       278
-------------------------
                   173821


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 13 violations.
    elapsed time = 00:00:00, memory = 2409.91 (MB).
    Completing 20% with 13 violations.
    elapsed time = 00:00:00, memory = 2409.91 (MB).
    Completing 30% with 8 violations.
    elapsed time = 00:00:00, memory = 2409.91 (MB).
    Completing 40% with 8 violations.
    elapsed time = 00:00:00, memory = 2409.91 (MB).
    Completing 50% with 8 violations.
    elapsed time = 00:00:00, memory = 2409.91 (MB).
    Completing 60% with 8 violations.
    elapsed time = 00:00:00, memory = 2409.91 (MB).
    Completing 70% with 8 violations.
    elapsed time = 00:00:00, memory = 2409.91 (MB).
    Completing 80% with 8 violations.
    elapsed time = 00:00:01, memory = 2409.91 (MB).
    Completing 90% with 8 violations.
    elapsed time = 00:00:01, memory = 2409.91 (MB).
    Completing 100% with 6 violations.
    elapsed time = 00:00:01, memory = 2409.91 (MB).
[INFO DRT-0199]   Number of violations = 6.
Viol/Layer        met1   met4
Metal Spacing        0      2
Short                4      0
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:02, memory = 2439.16 (MB), peak = 2823.13 (MB)
Total wire length = 1016027 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 283777 um.
Total wire length on LAYER met2 = 419571 um.
Total wire length on LAYER met3 = 213061 um.
Total wire length on LAYER met4 = 88215 um.
Total wire length on LAYER met5 = 11401 um.
Total number of vias = 173822.
Up-via summary (total 173822):

-------------------------
 FR_MASTERSLICE         0
            li1     68900
           met1     84149
           met2     16626
           met3      3869
           met4       278
-------------------------
                   173822


[INFO DRT-0195] Start 3rd stubborn tiles iteration.
    Completing 10% with 6 violations.
    elapsed time = 00:00:01, memory = 2439.16 (MB).
    Completing 20% with 6 violations.
    elapsed time = 00:00:02, memory = 2439.16 (MB).
    Completing 30% with 6 violations.
    elapsed time = 00:00:03, memory = 2439.16 (MB).
    Completing 40% with 6 violations.
    elapsed time = 00:00:03, memory = 2439.16 (MB).
    Completing 50% with 6 violations.
    elapsed time = 00:00:04, memory = 2439.16 (MB).
    Completing 60% with 6 violations.
    elapsed time = 00:00:05, memory = 2439.16 (MB).
    Completing 70% with 6 violations.
    elapsed time = 00:00:06, memory = 2586.84 (MB).
    Completing 80% with 6 violations.
    elapsed time = 00:00:06, memory = 2744.30 (MB).
    Completing 90% with 6 violations.
    elapsed time = 00:00:07, memory = 2894.03 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:09, memory = 2798.57 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:01:45, elapsed time = 00:00:09, memory = 2798.57 (MB), peak = 2900.22 (MB)
Total wire length = 1016011 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 283748 um.
Total wire length on LAYER met2 = 419575 um.
Total wire length on LAYER met3 = 213084 um.
Total wire length on LAYER met4 = 88210 um.
Total wire length on LAYER met5 = 11392 um.
Total number of vias = 173823.
Up-via summary (total 173823):

-------------------------
 FR_MASTERSLICE         0
            li1     68902
           met1     84147
           met2     16627
           met3      3869
           met4       278
-------------------------
                   173823


[INFO DRT-0198] Complete detail routing.
Total wire length = 1016011 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 283748 um.
Total wire length on LAYER met2 = 419575 um.
Total wire length on LAYER met3 = 213084 um.
Total wire length on LAYER met4 = 88210 um.
Total wire length on LAYER met5 = 11392 um.
Total number of vias = 173823.
Up-via summary (total 173823):

-------------------------
 FR_MASTERSLICE         0
            li1     68902
           met1     84147
           met2     16627
           met3      3869
           met4       278
-------------------------
                   173823


[INFO DRT-0267] cpu time = 00:08:54, elapsed time = 00:00:54, memory = 2798.57 (MB), peak = 2900.22 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Elapsed time: 17:21.38[h:]min:sec. CPU time: user 9705.15 sys 8.02 (932%). Peak memory: 2969824KB.
