datapath: 
muxpart__2: 
logic__2: 
muxpart__1: 
reg: 
reg__1: 
SevenSegDec: 
logic: 
datapath__1: 
muxpart: 
counter: 
CountSevenSeg: 
