#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Sep 16 15:21:33 2022
# Process ID: 22884
# Current directory: F:/TA/2021 Spring/HWSEC/gcd
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19644 F:\TA\2021 Spring\HWSEC\gcd\gcd.xpr
# Log file: F:/TA/2021 Spring/HWSEC/gcd/vivado.log
# Journal file: F:/TA/2021 Spring/HWSEC/gcd\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {F:/TA/2021 Spring/HWSEC/gcd/gcd.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Siddhartha/Course Work/Hardware Security/gcd' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'gcd.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 823.668 ; gain = 198.820
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/TA/2021 Spring/HWSEC/gcd/gcd.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simul' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/TA/2021 Spring/HWSEC/gcd/gcd.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simul_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/TA/2021 Spring/HWSEC/gcd/gcd.srcs/sources_1/imports/binary_gcd/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/TA/2021 Spring/HWSEC/gcd/gcd.srcs/sources_1/imports/binary_gcd/binar_gcd.srcs/sources_1/new/complementer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complementer
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/TA/2021 Spring/HWSEC/gcd/gcd.srcs/sources_1/imports/binary_gcd/binar_gcd.srcs/sources_1/new/controlPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlPath
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/TA/2021 Spring/HWSEC/gcd/gcd.srcs/sources_1/imports/binary_gcd/binar_gcd.srcs/sources_1/new/gcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/TA/2021 Spring/HWSEC/gcd/gcd.srcs/sources_1/imports/binary_gcd/binar_gcd.srcs/sources_1/new/input_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/TA/2021 Spring/HWSEC/gcd/gcd.srcs/sources_1/imports/binary_gcd/binar_gcd.srcs/sources_1/new/lShift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lShift
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/TA/2021 Spring/HWSEC/gcd/gcd.srcs/sources_1/imports/binary_gcd/binar_gcd.srcs/sources_1/new/rShift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rShift
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/TA/2021 Spring/HWSEC/gcd/gcd.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/TA/2021 Spring/HWSEC/gcd/gcd.srcs/sources_1/substractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module substractor
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/TA/2021 Spring/HWSEC/gcd/gcd.srcs/sources_1/new/up_down_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module up_down_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/TA/2021 Spring/HWSEC/gcd/gcd.srcs/sim_1/new/simul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simul
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/TA/2021 Spring/HWSEC/gcd/gcd.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/TA/2021 Spring/HWSEC/gcd/gcd.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 7c27efd9fd8f4f74be50286a10496d6e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simul_behav xil_defaultlib.simul xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.input_Mux
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.substractor
Compiling module xil_defaultlib.complementer
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.rShift
Compiling module xil_defaultlib.lShift
Compiling module xil_defaultlib.up_down_counter
Compiling module xil_defaultlib.controlPath
Compiling module xil_defaultlib.gcd
Compiling module xil_defaultlib.simul
Compiling module xil_defaultlib.glbl
Built simulation snapshot simul_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source F:/TA/2021 -notrace
couldn't read file "F:/TA/2021": permission denied
INFO: [Common 17-206] Exiting Webtalk at Fri Sep 16 15:28:05 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 877.559 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/TA/2021 Spring/HWSEC/gcd/gcd.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simul_behav -key {Behavioral:sim_1:Functional:simul} -tclbatch {simul.tcl} -view {{F:/TA/2021 Spring/HWSEC/gcd/simul_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config {F:/TA/2021 Spring/HWSEC/gcd/simul_behav.wcfg}
WARNING: Simulation object /simul/g1/cntrlPath/i was not found in the design.
source simul.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simul_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 899.957 ; gain = 22.398
save_wave_config {F:/TA/2021 Spring/HWSEC/gcd/simul_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/TA/2021 Spring/HWSEC/gcd/gcd.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simul' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/TA/2021 Spring/HWSEC/gcd/gcd.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simul_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/TA/2021 Spring/HWSEC/gcd/gcd.srcs/sources_1/imports/binary_gcd/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/TA/2021 Spring/HWSEC/gcd/gcd.srcs/sources_1/imports/binary_gcd/binar_gcd.srcs/sources_1/new/complementer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complementer
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/TA/2021 Spring/HWSEC/gcd/gcd.srcs/sources_1/imports/binary_gcd/binar_gcd.srcs/sources_1/new/controlPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlPath
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/TA/2021 Spring/HWSEC/gcd/gcd.srcs/sources_1/imports/binary_gcd/binar_gcd.srcs/sources_1/new/gcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/TA/2021 Spring/HWSEC/gcd/gcd.srcs/sources_1/imports/binary_gcd/binar_gcd.srcs/sources_1/new/input_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/TA/2021 Spring/HWSEC/gcd/gcd.srcs/sources_1/imports/binary_gcd/binar_gcd.srcs/sources_1/new/lShift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lShift
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/TA/2021 Spring/HWSEC/gcd/gcd.srcs/sources_1/imports/binary_gcd/binar_gcd.srcs/sources_1/new/rShift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rShift
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/TA/2021 Spring/HWSEC/gcd/gcd.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/TA/2021 Spring/HWSEC/gcd/gcd.srcs/sources_1/substractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module substractor
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/TA/2021 Spring/HWSEC/gcd/gcd.srcs/sources_1/new/up_down_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module up_down_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/TA/2021 Spring/HWSEC/gcd/gcd.srcs/sim_1/new/simul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simul
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/TA/2021 Spring/HWSEC/gcd/gcd.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 7c27efd9fd8f4f74be50286a10496d6e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simul_behav xil_defaultlib.simul xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.input_Mux
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.substractor
Compiling module xil_defaultlib.complementer
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.rShift
Compiling module xil_defaultlib.lShift
Compiling module xil_defaultlib.up_down_counter
Compiling module xil_defaultlib.controlPath
Compiling module xil_defaultlib.gcd
Compiling module xil_defaultlib.simul
Compiling module xil_defaultlib.glbl
Built simulation snapshot simul_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/TA/2021 Spring/HWSEC/gcd/gcd.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simul_behav -key {Behavioral:sim_1:Functional:simul} -tclbatch {simul.tcl} -view {{F:/TA/2021 Spring/HWSEC/gcd/simul_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config {F:/TA/2021 Spring/HWSEC/gcd/simul_behav.wcfg}
source simul.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simul_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 909.895 ; gain = 0.000
save_wave_config {F:/TA/2021 Spring/HWSEC/gcd/simul_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/TA/2021 Spring/HWSEC/gcd/gcd.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simul' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/TA/2021 Spring/HWSEC/gcd/gcd.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simul_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/TA/2021 Spring/HWSEC/gcd/gcd.srcs/sources_1/imports/binary_gcd/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/TA/2021 Spring/HWSEC/gcd/gcd.srcs/sources_1/imports/binary_gcd/binar_gcd.srcs/sources_1/new/complementer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complementer
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/TA/2021 Spring/HWSEC/gcd/gcd.srcs/sources_1/imports/binary_gcd/binar_gcd.srcs/sources_1/new/controlPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlPath
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/TA/2021 Spring/HWSEC/gcd/gcd.srcs/sources_1/imports/binary_gcd/binar_gcd.srcs/sources_1/new/gcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/TA/2021 Spring/HWSEC/gcd/gcd.srcs/sources_1/imports/binary_gcd/binar_gcd.srcs/sources_1/new/input_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/TA/2021 Spring/HWSEC/gcd/gcd.srcs/sources_1/imports/binary_gcd/binar_gcd.srcs/sources_1/new/lShift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lShift
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/TA/2021 Spring/HWSEC/gcd/gcd.srcs/sources_1/imports/binary_gcd/binar_gcd.srcs/sources_1/new/rShift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rShift
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/TA/2021 Spring/HWSEC/gcd/gcd.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/TA/2021 Spring/HWSEC/gcd/gcd.srcs/sources_1/substractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module substractor
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/TA/2021 Spring/HWSEC/gcd/gcd.srcs/sources_1/new/up_down_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module up_down_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/TA/2021 Spring/HWSEC/gcd/gcd.srcs/sim_1/new/simul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simul
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/TA/2021 Spring/HWSEC/gcd/gcd.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 7c27efd9fd8f4f74be50286a10496d6e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simul_behav xil_defaultlib.simul xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.input_Mux
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.substractor
Compiling module xil_defaultlib.complementer
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.rShift
Compiling module xil_defaultlib.lShift
Compiling module xil_defaultlib.up_down_counter
Compiling module xil_defaultlib.controlPath
Compiling module xil_defaultlib.gcd
Compiling module xil_defaultlib.simul
Compiling module xil_defaultlib.glbl
Built simulation snapshot simul_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/TA/2021 Spring/HWSEC/gcd/gcd.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simul_behav -key {Behavioral:sim_1:Functional:simul} -tclbatch {simul.tcl} -view {{F:/TA/2021 Spring/HWSEC/gcd/simul_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config {F:/TA/2021 Spring/HWSEC/gcd/simul_behav.wcfg}
source simul.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simul_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1095.012 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/TA/2021 Spring/HWSEC/gcd/gcd.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simul' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/TA/2021 Spring/HWSEC/gcd/gcd.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simul_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/TA/2021 Spring/HWSEC/gcd/gcd.srcs/sources_1/imports/binary_gcd/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/TA/2021 Spring/HWSEC/gcd/gcd.srcs/sources_1/imports/binary_gcd/binar_gcd.srcs/sources_1/new/complementer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complementer
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/TA/2021 Spring/HWSEC/gcd/gcd.srcs/sources_1/imports/binary_gcd/binar_gcd.srcs/sources_1/new/controlPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlPath
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/TA/2021 Spring/HWSEC/gcd/gcd.srcs/sources_1/imports/binary_gcd/binar_gcd.srcs/sources_1/new/gcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/TA/2021 Spring/HWSEC/gcd/gcd.srcs/sources_1/imports/binary_gcd/binar_gcd.srcs/sources_1/new/input_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/TA/2021 Spring/HWSEC/gcd/gcd.srcs/sources_1/imports/binary_gcd/binar_gcd.srcs/sources_1/new/lShift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lShift
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/TA/2021 Spring/HWSEC/gcd/gcd.srcs/sources_1/imports/binary_gcd/binar_gcd.srcs/sources_1/new/rShift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rShift
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/TA/2021 Spring/HWSEC/gcd/gcd.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/TA/2021 Spring/HWSEC/gcd/gcd.srcs/sources_1/substractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module substractor
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/TA/2021 Spring/HWSEC/gcd/gcd.srcs/sources_1/new/up_down_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module up_down_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/TA/2021 Spring/HWSEC/gcd/gcd.srcs/sim_1/new/simul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simul
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/TA/2021 Spring/HWSEC/gcd/gcd.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 7c27efd9fd8f4f74be50286a10496d6e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simul_behav xil_defaultlib.simul xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.input_Mux
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.substractor
Compiling module xil_defaultlib.complementer
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.rShift
Compiling module xil_defaultlib.lShift
Compiling module xil_defaultlib.up_down_counter
Compiling module xil_defaultlib.controlPath
Compiling module xil_defaultlib.gcd
Compiling module xil_defaultlib.simul
Compiling module xil_defaultlib.glbl
Built simulation snapshot simul_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/TA/2021 Spring/HWSEC/gcd/gcd.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simul_behav -key {Behavioral:sim_1:Functional:simul} -tclbatch {simul.tcl} -view {{F:/TA/2021 Spring/HWSEC/gcd/simul_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config {F:/TA/2021 Spring/HWSEC/gcd/simul_behav.wcfg}
source simul.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1095.012 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simul_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1095.012 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1095.012 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Fri Sep 16 15:49:46 2022...
