<p align="center">
  <img src="https://github.com/AnderMendoza/AnderMendoza/raw/main/assets/line-neon.gif" width="100%">
</p>

<h1 align="center">Hi, I'm <a href="https://github.com/JuanCantu1">Juan Cantu</a> ğŸ‘‹</h1>

<p align="center"><b>Computer Engineer | Embedded Systems | FPGA Design | Machine Learning</b></p>

<p align="center">
  ğŸ“« <a href="mailto:Juan.Cantu01@outlook.com">Juan.Cantu01@outlook.com</a> &nbsp;|&nbsp;
  <a href="https://www.linkedin.com/in/juancantu1">LinkedIn</a> &nbsp;|&nbsp;
  <a href="https://github.com/JuanCantu1">GitHub</a>
</p>

---

## ğŸ“Œ Who I Am

I'm a **Computer Engineer**, **Research Assistant**, and current **Masterâ€™s student in Electrical Engineering** at UTRGV. I blend **hardware design** and **machine learning** to solve real-world challenges, thriving at the intersection of embedded systems, FPGAs, and intelligent computation.

From simulating custom RISC pipelines to designing real-time DSP systems for audio enhancement, I focus on building efficient, impactful systems that bridge theory and application.

I believe in **engineering for impact**. Building systems that are fast, intelligent, and meaningful.

---

## ğŸš€ Featured Projects

### ğŸ–¥ï¸ [RISC-V CPU Design](https://github.com/JuanCantu1/CPU-Design) *(In Progress)*
Designed a custom 24-bit RISC CPU with a five-stage pipeline and a cycle-accurate simulator in Python. The project includes a custom ISA, full register and memory tracing, and pipeline execution logs. Now expanding into a full Verilog RISC-V implementation targeting the DE1-SoC board.

<p align="center">
  <img src="https://user-images.githubusercontent.com/84727176/138549829-0a1ef365-6fe0-4a3b-8472-10c10c33a75e.png" width="350">
</p>

---

### ğŸº [FPGA Based DSP for Trumpet Audio Enhancement](https://github.com/JuanCantu1/DSP-System-for-Trumpet-Audio-Enhancement) *(In Progress)*
Building a low-latency, real-time audio enhancement system tailored for trumpet players, powered by the DE1-SoC FPGA. Combines HPS-based pitch detection with FPGA-accelerated DSP (e.g., pitch correction, noise gating, and reverb), targeting <15ms latency for live performance use.

<p align="center">
  <img src="https://github.com/user-attachments/assets/d937eba0-ce8a-4621-98e7-29e170700a44" width="350">
</p>


---

### ğŸ® [Interactive Memory Game on FPGA](https://github.com/JuanCantu1/Interactive-Memory-Game)
A 12-state Moore machine implemented in Verilog and deployed on the Nexys A7-100T FPGA. The system tests button press sequences and provides visual feedback using LEDs, showcasing finite state machine design, modular HDL, and hardware debugging.

<p align="center">
  <img src="https://github.com/JuanCantu1/Interactive-Memory-Game/blob/main/Design/Schematic.png?raw=true" width="350">
</p>

---

### ğŸ’¡ [Network Controlled LED System](https://github.com/JuanCantu1/Network-Controlled-LED-System)
Developed a network-based control interface for DE1-SoC LEDs using TCP/IP. Features a client-server architecture, where commands from a remote device control hardware via HPSâ€“FPGA integration. Demonstrates embedded Linux, socket programming, and real-time interfacing.

<p align="center">
  <img src="https://t4.ftcdn.net/jpg/00/72/18/03/360_F_72180347_NTfdClV3UZL2xTRnMTGogY5z2vHyp722.jpg" width="350">
</p>

---

### âš™ï¸ [VLSI Logic Design Portfolio](https://github.com/JuanCantu1/VLSI-Projects)
A collection of CMOS digital circuits including XOR gates, adders, and an 8-bit ripple-carry adder, designed and simulated using Cadence Virtuoso. Each includes schematic, layout, simulation waveforms, and successful LVS checks â€” showcasing hands-on transistor-level design.

<p align="center">
  <img src="https://github.com/JuanCantu1/VLSI-Projects/blob/main/8BitFullAdder/schematic.PNG?raw=true" width="350">
</p>

---

## ğŸ”§ Core Skills

### ğŸ“ Languages
![C](https://img.shields.io/badge/C-00599C?style=for-the-badge&logo=c&logoColor=white)
![C++](https://img.shields.io/badge/C++-00599C?style=for-the-badge&logo=c%2B%2B&logoColor=white)
![Python](https://img.shields.io/badge/Python-3670A0?style=for-the-badge&logo=python&logoColor=ffdd54)
![Verilog](https://img.shields.io/badge/Verilog-ED8B00?style=for-the-badge&logo=verilog&logoColor=white)
![MATLAB](https://img.shields.io/badge/MATLAB-0076A8?style=for-the-badge&logo=mathworks&logoColor=white)
![Java](https://img.shields.io/badge/Java-ED8B00?style=for-the-badge&logo=openjdk&logoColor=white)

---

### ğŸ”Œ Hardware Design & Embedded Systems
![FPGA](https://img.shields.io/badge/FPGA-8C1CAB?style=for-the-badge&logo=xilinx&logoColor=white)
![SystemVerilog](https://img.shields.io/badge/SystemVerilog-ED8B00?style=for-the-badge&logo=verilog&logoColor=white)
![Arduino](https://img.shields.io/badge/Arduino-00979D?style=for-the-badge&logo=arduino&logoColor=white)
![Raspberry Pi](https://img.shields.io/badge/Raspberry_Pi-C51A4A?style=for-the-badge&logo=raspberry-pi&logoColor=white)

---

### ğŸ§  Machine Learning & Scientific Tools
![PyTorch](https://img.shields.io/badge/PyTorch-EE4C2C?style=for-the-badge&logo=pytorch&logoColor=white)
![TensorFlow](https://img.shields.io/badge/TensorFlow-FF6F00?style=for-the-badge&logo=tensorflow&logoColor=white)
![Keras](https://img.shields.io/badge/Keras-D00000?style=for-the-badge&logo=keras&logoColor=white)
![Scikit-Learn](https://img.shields.io/badge/scikit--learn-F7931E?style=for-the-badge&logo=scikit-learn&logoColor=white)
![OpenCV](https://img.shields.io/badge/OpenCV-5C3EE8?style=for-the-badge&logo=opencv&logoColor=white)
![NumPy](https://img.shields.io/badge/NumPy-013243?style=for-the-badge&logo=numpy&logoColor=white)
![Pandas](https://img.shields.io/badge/Pandas-150458?style=for-the-badge&logo=pandas&logoColor=white)

---

### ğŸ§° Tools for Development & Design
![Vivado](https://img.shields.io/badge/Xilinx%20Vivado-007ACC?style=for-the-badge&logo=xilinx&logoColor=white)
![Quartus](https://img.shields.io/badge/Intel%20Quartus-007ACC?style=for-the-badge&logo=intel&logoColor=white)
![Cadence](https://img.shields.io/badge/Cadence%20Virtuoso-FF5733?style=for-the-badge&logoColor=white)
![Git](https://img.shields.io/badge/Git-F05032?style=for-the-badge&logo=git&logoColor=white)
![Docker](https://img.shields.io/badge/Docker-2496ED?style=for-the-badge&logo=docker&logoColor=white)
![Linux](https://img.shields.io/badge/Linux-FCC624?style=for-the-badge&logo=linux&logoColor=black)

---

## ğŸ“š Experience Highlights

**ğŸ§ª Teaching Assistant @ UTRGV** *(2025)*  
Managed 3 weekly lab sessions on analog & digital circuits, instrumentation, and measurement. Provided hands-on troubleshooting that reduced lab completion times by nearly 50%.

**ğŸ§ª Research Assistant @ UTRGV** *(2025)*  
Developed Federated Incremental Gaussian Process (F-IGP) algorithms with 1K+ update cycles. Simulated 18.5K+ samples across multi-agent networks, achieving a 72% reduction in NLL and 48% drop in MSE.

**ğŸ§¬ Undergraduate Researcher @ UTRGV** *(2024)*  
Led a 4-person team to build a real-time facial recognition system for classroom attentiveness using a custom CNN. Processed 4K+ labeled samples, reaching >90% accuracy, and presented results to 200+ K-12 students.

**ğŸš— NSF REU** *(2023)*  
Collaborated with researchers in a 10-week program focused on autonomous vehicle safety. Supported ML-based decision-making research aimed at reducing conflict zones by 50%.

---

<p align="center">
  <img src="https://komarev.com/ghpvc/?username=JuanCantu1&label=Profile%20Views&color=blue&style=flat" alt="Profile Views">
</p>
