max([
  linear_inlet(all:tray0_mb_al_mb_inlet_remote_temp),
  linear_cpu_margin(all:tray0_mb_al_mb_cpu0_therm_margin) + pid_cpu_margin(all:tray0_mb_al_mb_cpu0_therm_margin),
  linear_cpu_margin(all:tray0_mb_al_mb_cpu1_therm_margin) + pid_cpu_margin(all:tray0_mb_al_mb_cpu1_therm_margin),
  linear_cpu_margin(all:tray1_mb_al_mb_cpu2_therm_margin) + pid_cpu_margin(all:tray1_mb_al_mb_cpu2_therm_margin),
  linear_cpu_margin(all:tray1_mb_al_mb_cpu3_therm_margin) + pid_cpu_margin(all:tray1_mb_al_mb_cpu3_therm_margin),
  linear_dimm(
    max([
      all:tray0_mb_al_mb_cpu0_dimm_a0_c0_temp,
      all:tray0_mb_al_mb_cpu0_dimm_a1_c1_temp,
      all:tray0_mb_al_mb_cpu0_dimm_a2_c2_temp,
      all:tray0_mb_al_mb_cpu0_dimm_a3_c3_temp,
      all:tray0_mb_al_mb_cpu0_dimm_a4_c4_temp,
      all:tray0_mb_al_mb_cpu0_dimm_a5_c5_temp,
      all:tray0_mb_al_mb_cpu1_dimm_b0_d0_temp,
      all:tray0_mb_al_mb_cpu1_dimm_b1_d1_temp,
      all:tray0_mb_al_mb_cpu1_dimm_b2_d2_temp,
      all:tray0_mb_al_mb_cpu1_dimm_b3_d3_temp,
      all:tray0_mb_al_mb_cpu1_dimm_b4_d4_temp,
      all:tray0_mb_al_mb_cpu1_dimm_b5_d5_temp,
      all:tray1_mb_al_mb_cpu2_dimm_a0_c0_temp,
      all:tray1_mb_al_mb_cpu2_dimm_a1_c1_temp,
      all:tray1_mb_al_mb_cpu2_dimm_a2_c2_temp,
      all:tray1_mb_al_mb_cpu2_dimm_a3_c3_temp,
      all:tray1_mb_al_mb_cpu2_dimm_a4_c4_temp,
      all:tray1_mb_al_mb_cpu2_dimm_a5_c5_temp,
      all:tray1_mb_al_mb_cpu3_dimm_b0_d0_temp,
      all:tray1_mb_al_mb_cpu3_dimm_b1_d1_temp,
      all:tray1_mb_al_mb_cpu3_dimm_b2_d2_temp,
      all:tray1_mb_al_mb_cpu3_dimm_b3_d3_temp,
      all:tray1_mb_al_mb_cpu3_dimm_b4_d4_temp,
      all:tray1_mb_al_mb_cpu3_dimm_b5_d5_temp]))+
  pid_dimm (
    max([
      all:tray0_mb_al_mb_cpu0_dimm_a0_c0_temp,
      all:tray0_mb_al_mb_cpu0_dimm_a1_c1_temp,
      all:tray0_mb_al_mb_cpu0_dimm_a2_c2_temp,
      all:tray0_mb_al_mb_cpu0_dimm_a3_c3_temp,
      all:tray0_mb_al_mb_cpu0_dimm_a4_c4_temp,
      all:tray0_mb_al_mb_cpu0_dimm_a5_c5_temp,
      all:tray0_mb_al_mb_cpu1_dimm_b0_d0_temp,
      all:tray0_mb_al_mb_cpu1_dimm_b1_d1_temp,
      all:tray0_mb_al_mb_cpu1_dimm_b2_d2_temp,
      all:tray0_mb_al_mb_cpu1_dimm_b3_d3_temp,
      all:tray0_mb_al_mb_cpu1_dimm_b4_d4_temp,
      all:tray0_mb_al_mb_cpu1_dimm_b5_d5_temp,
      all:tray1_mb_al_mb_cpu2_dimm_a0_c0_temp,
      all:tray1_mb_al_mb_cpu2_dimm_a1_c1_temp,
      all:tray1_mb_al_mb_cpu2_dimm_a2_c2_temp,
      all:tray1_mb_al_mb_cpu2_dimm_a3_c3_temp,
      all:tray1_mb_al_mb_cpu2_dimm_a4_c4_temp,
      all:tray1_mb_al_mb_cpu2_dimm_a5_c5_temp,
      all:tray1_mb_al_mb_cpu3_dimm_b0_d0_temp,
      all:tray1_mb_al_mb_cpu3_dimm_b1_d1_temp,
      all:tray1_mb_al_mb_cpu3_dimm_b2_d2_temp,
      all:tray1_mb_al_mb_cpu3_dimm_b3_d3_temp,
      all:tray1_mb_al_mb_cpu3_dimm_b4_d4_temp,
      all:tray1_mb_al_mb_cpu3_dimm_b5_d5_temp])),
  linear_vr(
    max([
      all:tray0_mb_al_mb_vr_cpu0_vccin_temp,
      all:tray0_mb_al_mb_vr_cpu0_vccsa_temp,
      all:tray0_mb_al_mb_vr_cpu0_vccio_temp,
      all:tray0_mb_al_mb_vr_cpu0_vddq_abc_temp,
      all:tray0_mb_al_mb_vr_cpu0_vddq_def_temp,
      all:tray0_mb_al_mb_vr_cpu1_vccin_temp,
      all:tray0_mb_al_mb_vr_cpu1_vccsa_temp,
      all:tray0_mb_al_mb_vr_cpu1_vccio_temp,
      all:tray0_mb_al_mb_vr_cpu1_vddq_abc_temp,
      all:tray0_mb_al_mb_vr_cpu1_vddq_def_temp,
      all:tray0_mb_al_mb_vr_pch_p1v05_temp,
      all:tray0_mb_al_mb_vr_pch_pvnn_temp])),
  linear_mezz(all:tray0_nic0_al_nic_mezz0_temp) + pid_mezz(all:tray0_nic0_al_nic_mezz0_temp),
  linear_mezz(all:tray0_nic1_al_nic_mezz1_temp) + pid_mezz(all:tray0_nic1_al_nic_mezz1_temp)
])
