TimeQuest Timing Analyzer report for DE2_D5M
Thu Feb 21 15:35:33 2013
Quartus II 64-Bit Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'unew|altpll_component|pll|clk[0]'
 13. Slow Model Setup: 'unew|altpll_component|pll|clk[1]'
 14. Slow Model Hold: 'unew|altpll_component|pll|clk[0]'
 15. Slow Model Hold: 'unew|altpll_component|pll|clk[1]'
 16. Slow Model Recovery: 'unew|altpll_component|pll|clk[0]'
 17. Slow Model Recovery: 'unew|altpll_component|pll|clk[1]'
 18. Slow Model Removal: 'unew|altpll_component|pll|clk[1]'
 19. Slow Model Removal: 'unew|altpll_component|pll|clk[0]'
 20. Slow Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[0]'
 21. Slow Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[1]'
 22. Slow Model Minimum Pulse Width: 'CLOCK_50'
 23. Slow Model Minimum Pulse Width: 'altera_reserved_tck'
 24. Setup Times
 25. Hold Times
 26. Clock to Output Times
 27. Minimum Clock to Output Times
 28. Propagation Delay
 29. Minimum Propagation Delay
 30. Output Enable Times
 31. Minimum Output Enable Times
 32. Output Disable Times
 33. Minimum Output Disable Times
 34. Fast Model Setup Summary
 35. Fast Model Hold Summary
 36. Fast Model Recovery Summary
 37. Fast Model Removal Summary
 38. Fast Model Minimum Pulse Width Summary
 39. Fast Model Setup: 'unew|altpll_component|pll|clk[0]'
 40. Fast Model Setup: 'unew|altpll_component|pll|clk[1]'
 41. Fast Model Hold: 'unew|altpll_component|pll|clk[0]'
 42. Fast Model Hold: 'unew|altpll_component|pll|clk[1]'
 43. Fast Model Recovery: 'unew|altpll_component|pll|clk[0]'
 44. Fast Model Recovery: 'unew|altpll_component|pll|clk[1]'
 45. Fast Model Removal: 'unew|altpll_component|pll|clk[1]'
 46. Fast Model Removal: 'unew|altpll_component|pll|clk[0]'
 47. Fast Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[0]'
 48. Fast Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[1]'
 49. Fast Model Minimum Pulse Width: 'CLOCK_50'
 50. Fast Model Minimum Pulse Width: 'altera_reserved_tck'
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Propagation Delay
 56. Minimum Propagation Delay
 57. Output Enable Times
 58. Minimum Output Enable Times
 59. Output Disable Times
 60. Minimum Output Disable Times
 61. Multicorner Timing Analysis Summary
 62. Setup Times
 63. Hold Times
 64. Clock to Output Times
 65. Minimum Clock to Output Times
 66. Progagation Delay
 67. Minimum Progagation Delay
 68. Setup Transfers
 69. Hold Transfers
 70. Recovery Transfers
 71. Removal Transfers
 72. Report TCCS
 73. Report RSKM
 74. Unconstrained Paths
 75. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                     ;
+--------------------+------------------------------------------------------------------+
; Quartus II Version ; Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version ;
; Revision Name      ; DE2_D5M                                                          ;
; Device Family      ; Cyclone II                                                       ;
; Device Name        ; EP2C35F672C6                                                     ;
; Timing Models      ; Final                                                            ;
; Delay Model        ; Combined                                                         ;
; Rise/Fall Delays   ; Unavailable                                                      ;
+--------------------+------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; DE2_D5M.sdc   ; OK     ; Thu Feb 21 15:35:26 2013 ;
+---------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                  ;
+----------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------+--------------------------------------+
; Clock Name                       ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                             ; Targets                              ;
+----------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------+--------------------------------------+
; altera_reserved_tck              ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                    ; { altera_reserved_tck }              ;
; CLOCK_50                         ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                    ; { CLOCK_50 }                         ;
; unew|altpll_component|pll|clk[0] ; Generated ; 20.000  ; 50.0 MHz  ; -3.000 ; 7.000  ; 50.00      ; 1         ; 1           ; -54.0 ;        ;           ;            ; false    ; CLOCK_50 ; unew|altpll_component|pll|inclk[0] ; { unew|altpll_component|pll|clk[0] } ;
; unew|altpll_component|pll|clk[1] ; Generated ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; unew|altpll_component|pll|inclk[0] ; { unew|altpll_component|pll|clk[1] } ;
+----------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------+--------------------------------------+


+------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                ;
+------------+-----------------+----------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                       ; Note ;
+------------+-----------------+----------------------------------+------+
; 141.06 MHz ; 141.06 MHz      ; unew|altpll_component|pll|clk[1] ;      ;
; 166.81 MHz ; 166.81 MHz      ; unew|altpll_component|pll|clk[0] ;      ;
+------------+-----------------+----------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------+
; Slow Model Setup Summary                                  ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; unew|altpll_component|pll|clk[0] ; 11.366 ; 0.000         ;
; unew|altpll_component|pll|clk[1] ; 12.911 ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow Model Hold Summary                                  ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; unew|altpll_component|pll|clk[0] ; 0.391 ; 0.000         ;
; unew|altpll_component|pll|clk[1] ; 0.391 ; 0.000         ;
+----------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Slow Model Recovery Summary                               ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; unew|altpll_component|pll|clk[0] ; 4.253  ; 0.000         ;
; unew|altpll_component|pll|clk[1] ; 14.764 ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow Model Removal Summary                               ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; unew|altpll_component|pll|clk[1] ; 1.632 ; 0.000         ;
; unew|altpll_component|pll|clk[0] ; 5.496 ; 0.000         ;
+----------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                    ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; unew|altpll_component|pll|clk[0] ; 7.620  ; 0.000         ;
; unew|altpll_component|pll|clk[1] ; 7.873  ; 0.000         ;
; CLOCK_50                         ; 10.000 ; 0.000         ;
; altera_reserved_tck              ; 97.778 ; 0.000         ;
+----------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'unew|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                ; To Node                                                                                                                                  ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 11.366 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u7|mADDR[8]                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.006     ; 5.664      ;
; 11.366 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u7|mADDR[9]                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.006     ; 5.664      ;
; 11.366 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u7|mADDR[11]                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.006     ; 5.664      ;
; 11.366 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u7|mADDR[13]                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.006     ; 5.664      ;
; 11.366 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u7|mADDR[14]                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.006     ; 5.664      ;
; 11.366 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u7|mADDR[17]                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.006     ; 5.664      ;
; 11.366 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u7|mADDR[18]                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.006     ; 5.664      ;
; 11.366 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u7|mADDR[19]                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.006     ; 5.664      ;
; 11.366 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u7|mADDR[22]                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.006     ; 5.664      ;
; 11.366 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u7|mADDR[21]                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.006     ; 5.664      ;
; 11.421 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u7|mADDR[10]                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.002     ; 5.613      ;
; 11.421 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u7|mADDR[12]                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.002     ; 5.613      ;
; 11.421 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u7|mADDR[15]                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.002     ; 5.613      ;
; 11.421 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u7|mADDR[16]                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.002     ; 5.613      ;
; 11.859 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u7|mADDR[20]                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.002     ; 5.175      ;
; 11.984 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u7|mWR                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.004     ; 5.048      ;
; 12.024 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u7|RD_MASK[1]                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.004     ; 5.008      ;
; 12.024 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u7|mRD                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.004     ; 5.008      ;
; 12.028 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u7|RD_MASK[0]                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.004     ; 5.004      ;
; 12.255 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u7|WR_MASK[1]                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.004     ; 4.777      ;
; 12.263 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.004     ; 4.769      ;
; 12.457 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u7|rWR1_ADDR[16]                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.008     ; 4.571      ;
; 12.457 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u7|rWR1_ADDR[15]                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.008     ; 4.571      ;
; 12.457 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u7|rWR1_ADDR[17]                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.008     ; 4.571      ;
; 12.457 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u7|rWR1_ADDR[19]                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.008     ; 4.571      ;
; 12.457 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u7|rWR1_ADDR[21]                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.008     ; 4.571      ;
; 12.457 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u7|rWR1_ADDR[22]                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.008     ; 4.571      ;
; 12.457 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u7|rWR1_ADDR[20]                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.008     ; 4.571      ;
; 12.457 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u7|rWR1_ADDR[13]                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.008     ; 4.571      ;
; 12.457 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u7|rWR1_ADDR[14]                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.008     ; 4.571      ;
; 12.457 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u7|rWR1_ADDR[12]                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.008     ; 4.571      ;
; 12.457 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u7|rWR1_ADDR[10]                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.008     ; 4.571      ;
; 12.457 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u7|rWR1_ADDR[11]                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.008     ; 4.571      ;
; 12.457 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u7|rWR1_ADDR[9]                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.008     ; 4.571      ;
; 12.510 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u7|rWR2_ADDR[8]                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.001     ; 4.525      ;
; 12.510 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u7|rWR2_ADDR[22]                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.001     ; 4.525      ;
; 12.510 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u7|rWR2_ADDR[21]                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.001     ; 4.525      ;
; 12.510 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u7|rWR2_ADDR[19]                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.001     ; 4.525      ;
; 12.510 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u7|rWR2_ADDR[16]                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.001     ; 4.525      ;
; 12.510 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u7|rWR2_ADDR[17]                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.001     ; 4.525      ;
; 12.510 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u7|rWR2_ADDR[15]                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.001     ; 4.525      ;
; 12.510 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u7|rWR2_ADDR[11]                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.001     ; 4.525      ;
; 12.510 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u7|rWR2_ADDR[10]                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.001     ; 4.525      ;
; 12.510 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u7|rWR2_ADDR[9]                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.001     ; 4.525      ;
; 12.538 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u7|rRD2_ADDR[22]                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.002      ; 4.500      ;
; 12.538 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u7|rRD2_ADDR[21]                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.002      ; 4.500      ;
; 12.538 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u7|rRD2_ADDR[19]                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.002      ; 4.500      ;
; 12.538 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u7|rRD2_ADDR[18]                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.002      ; 4.500      ;
; 12.538 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u7|rRD2_ADDR[16]                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.002      ; 4.500      ;
; 12.538 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u7|rRD2_ADDR[17]                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.002      ; 4.500      ;
; 12.538 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u7|rRD2_ADDR[15]                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.002      ; 4.500      ;
; 12.538 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u7|rRD2_ADDR[12]                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.002      ; 4.500      ;
; 12.538 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u7|rRD2_ADDR[13]                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.002      ; 4.500      ;
; 12.558 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u7|rRD2_ADDR[8]                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.005     ; 4.473      ;
; 12.558 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u7|rRD2_ADDR[14]                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.005     ; 4.473      ;
; 12.558 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u7|rRD2_ADDR[10]                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.005     ; 4.473      ;
; 12.558 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u7|rRD2_ADDR[11]                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.005     ; 4.473      ;
; 12.558 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u7|rRD2_ADDR[9]                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.005     ; 4.473      ;
; 12.577 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u7|rRD1_ADDR[8]                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.002      ; 4.461      ;
; 12.577 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u7|rRD1_ADDR[18]                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.002      ; 4.461      ;
; 12.577 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u7|rRD1_ADDR[17]                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.002      ; 4.461      ;
; 12.577 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u7|rRD1_ADDR[22]                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.002      ; 4.461      ;
; 12.577 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u7|rRD1_ADDR[21]                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.002      ; 4.461      ;
; 12.577 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u7|rRD1_ADDR[20]                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.002      ; 4.461      ;
; 12.577 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u7|rRD1_ADDR[19]                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.002      ; 4.461      ;
; 12.577 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u7|rRD1_ADDR[14]                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.002      ; 4.461      ;
; 12.577 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u7|rRD1_ADDR[12]                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.002      ; 4.461      ;
; 12.577 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u7|rRD1_ADDR[13]                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.002      ; 4.461      ;
; 12.577 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u7|rRD1_ADDR[10]                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.002      ; 4.461      ;
; 12.577 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u7|rRD1_ADDR[11]                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.002      ; 4.461      ;
; 12.577 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u7|rRD1_ADDR[9]                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.002      ; 4.461      ;
; 12.612 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u7|rWR2_ADDR[20]                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.001     ; 4.423      ;
; 12.836 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u7|rRD1_ADDR[16]                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.002     ; 4.198      ;
; 12.836 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u7|rRD1_ADDR[15]                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.002     ; 4.198      ;
; 12.916 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u7|rWR1_ADDR[8]                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.004     ; 4.116      ;
; 12.916 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u7|rWR1_ADDR[18]                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.004     ; 4.116      ;
; 12.917 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u7|rWR2_ADDR[18]                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.004     ; 4.115      ;
; 12.917 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u7|rWR2_ADDR[13]                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.004     ; 4.115      ;
; 12.917 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u7|rWR2_ADDR[14]                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.004     ; 4.115      ;
; 12.917 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u7|rWR2_ADDR[12]                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.004     ; 4.115      ;
; 12.947 ; Reset_Delay:u2|oRST_0                                                                                                                    ; Sdram_Control_4Port:u7|rRD2_ADDR[20]                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.002      ; 4.091      ;
; 14.005 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]           ; Sdram_Control_4Port:u7|mWR                                                                                                               ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 20.000       ; 0.018      ; 6.049      ;
; 14.025 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]           ; Sdram_Control_4Port:u7|mWR                                                                                                               ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 20.000       ; 0.016      ; 6.027      ;
; 14.049 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]           ; Sdram_Control_4Port:u7|RD_MASK[0]                                                                                                        ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 20.000       ; 0.018      ; 6.005      ;
; 14.069 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]           ; Sdram_Control_4Port:u7|RD_MASK[0]                                                                                                        ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 20.000       ; 0.016      ; 5.983      ;
; 14.091 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1]           ; Sdram_Control_4Port:u7|mWR                                                                                                               ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 20.000       ; 0.018      ; 5.963      ;
; 14.095 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]           ; Sdram_Control_4Port:u7|mWR                                                                                                               ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 20.000       ; 0.016      ; 5.957      ;
; 14.135 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1]           ; Sdram_Control_4Port:u7|RD_MASK[0]                                                                                                        ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 20.000       ; 0.018      ; 5.919      ;
; 14.139 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]           ; Sdram_Control_4Port:u7|RD_MASK[0]                                                                                                        ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 20.000       ; 0.016      ; 5.913      ;
; 14.143 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2]           ; Sdram_Control_4Port:u7|mWR                                                                                                               ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 20.000       ; 0.018      ; 5.911      ;
; 14.165 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[2]           ; Sdram_Control_4Port:u7|mWR                                                                                                               ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 20.000       ; 0.016      ; 5.887      ;
; 14.179 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 5.857      ;
; 14.179 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 5.857      ;
; 14.187 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2]           ; Sdram_Control_4Port:u7|RD_MASK[0]                                                                                                        ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 20.000       ; 0.018      ; 5.867      ;
; 14.209 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[2]           ; Sdram_Control_4Port:u7|RD_MASK[0]                                                                                                        ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 20.000       ; 0.016      ; 5.843      ;
; 14.256 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]           ; Sdram_Control_4Port:u7|mADDR[8]                                                                                                          ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 20.000       ; 0.016      ; 5.796      ;
; 14.256 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]           ; Sdram_Control_4Port:u7|mADDR[9]                                                                                                          ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 20.000       ; 0.016      ; 5.796      ;
; 14.256 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]           ; Sdram_Control_4Port:u7|mADDR[11]                                                                                                         ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 20.000       ; 0.016      ; 5.796      ;
; 14.256 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]           ; Sdram_Control_4Port:u7|mADDR[13]                                                                                                         ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 20.000       ; 0.016      ; 5.796      ;
; 14.256 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]           ; Sdram_Control_4Port:u7|mADDR[14]                                                                                                         ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 20.000       ; 0.016      ; 5.796      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'unew|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                    ; To Node                                                                                                                                                                        ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 12.911 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a8~porta_we_reg                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[0]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.081     ; 7.044      ;
; 12.911 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a8~porta_address_reg0                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[0]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.081     ; 7.044      ;
; 12.911 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a8~porta_address_reg1                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[0]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.081     ; 7.044      ;
; 12.911 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a8~porta_address_reg2                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[0]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.081     ; 7.044      ;
; 12.911 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a8~porta_address_reg3                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[0]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.081     ; 7.044      ;
; 12.911 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a8~porta_address_reg4                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[0]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.081     ; 7.044      ;
; 12.911 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a8~porta_address_reg5                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[0]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.081     ; 7.044      ;
; 12.911 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a8~porta_address_reg6                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[0]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.081     ; 7.044      ;
; 12.911 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a8~porta_address_reg7                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[0]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.081     ; 7.044      ;
; 12.911 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a8~porta_address_reg8                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[0]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.081     ; 7.044      ;
; 12.911 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a8~porta_address_reg9                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[0]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.081     ; 7.044      ;
; 12.911 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a8~porta_address_reg10                               ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[0]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.081     ; 7.044      ;
; 12.911 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a8~porta_address_reg11                               ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[0]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.081     ; 7.044      ;
; 12.929 ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|cpu_0_instruction_master_requests_sram_16bit_512k_0_avalon_slave_0~0_OTERM15 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[1]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.007     ; 7.100      ;
; 12.994 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[14]                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[1]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.008     ; 7.034      ;
; 12.996 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a2~porta_we_reg                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[2]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.072     ; 6.968      ;
; 12.996 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a2~porta_address_reg0                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[2]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.072     ; 6.968      ;
; 12.996 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a2~porta_address_reg1                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[2]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.072     ; 6.968      ;
; 12.996 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a2~porta_address_reg2                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[2]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.072     ; 6.968      ;
; 12.996 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a2~porta_address_reg3                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[2]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.072     ; 6.968      ;
; 12.996 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a2~porta_address_reg4                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[2]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.072     ; 6.968      ;
; 12.996 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a2~porta_address_reg5                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[2]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.072     ; 6.968      ;
; 12.996 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a2~porta_address_reg6                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[2]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.072     ; 6.968      ;
; 12.996 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a2~porta_address_reg7                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[2]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.072     ; 6.968      ;
; 12.996 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a2~porta_address_reg8                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[2]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.072     ; 6.968      ;
; 12.996 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a2~porta_address_reg9                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[2]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.072     ; 6.968      ;
; 12.996 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a2~porta_address_reg10                               ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[2]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.072     ; 6.968      ;
; 12.996 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a2~porta_address_reg11                               ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[2]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.072     ; 6.968      ;
; 13.000 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|cpu_0_instruction_master_requests_onchip_memory2_0_s1~0_OTERM7                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[1]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.007     ; 7.029      ;
; 13.020 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a22~porta_we_reg                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[6]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.078     ; 6.938      ;
; 13.020 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a22~porta_address_reg0                               ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[6]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.078     ; 6.938      ;
; 13.020 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a22~porta_address_reg1                               ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[6]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.078     ; 6.938      ;
; 13.020 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a22~porta_address_reg2                               ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[6]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.078     ; 6.938      ;
; 13.020 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a22~porta_address_reg3                               ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[6]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.078     ; 6.938      ;
; 13.020 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a22~porta_address_reg4                               ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[6]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.078     ; 6.938      ;
; 13.020 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a22~porta_address_reg5                               ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[6]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.078     ; 6.938      ;
; 13.020 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a22~porta_address_reg6                               ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[6]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.078     ; 6.938      ;
; 13.020 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a22~porta_address_reg7                               ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[6]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.078     ; 6.938      ;
; 13.020 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a22~porta_address_reg8                               ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[6]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.078     ; 6.938      ;
; 13.020 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a22~porta_address_reg9                               ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[6]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.078     ; 6.938      ;
; 13.020 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a22~porta_address_reg10                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[6]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.078     ; 6.938      ;
; 13.020 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a22~porta_address_reg11                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[6]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.078     ; 6.938      ;
; 13.029 ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|cpu_0_instruction_master_requests_sram_16bit_512k_0_avalon_slave_0~0_OTERM15 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[2]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.006     ; 7.001      ;
; 13.041 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_pc[14]                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[1]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.003     ; 6.992      ;
; 13.051 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[24]                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a5~porta_address_reg11 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.075      ; 6.989      ;
; 13.072 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~0_OTERM11                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[1]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.005     ; 6.959      ;
; 13.087 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[24]                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[4]                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.018     ; 6.931      ;
; 13.087 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[24]                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[8]                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.018     ; 6.931      ;
; 13.087 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[13]                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[1]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.008     ; 6.941      ;
; 13.094 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[14]                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[2]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.007     ; 6.935      ;
; 13.100 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|cpu_0_instruction_master_requests_onchip_memory2_0_s1~0_OTERM7                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[2]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.006     ; 6.930      ;
; 13.104 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a16~porta_we_reg                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[0]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.077     ; 6.855      ;
; 13.104 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a16~porta_address_reg0                               ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[0]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.077     ; 6.855      ;
; 13.104 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a16~porta_address_reg1                               ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[0]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.077     ; 6.855      ;
; 13.104 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a16~porta_address_reg2                               ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[0]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.077     ; 6.855      ;
; 13.104 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a16~porta_address_reg3                               ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[0]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.077     ; 6.855      ;
; 13.104 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a16~porta_address_reg4                               ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[0]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.077     ; 6.855      ;
; 13.104 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a16~porta_address_reg5                               ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[0]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.077     ; 6.855      ;
; 13.104 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a16~porta_address_reg6                               ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[0]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.077     ; 6.855      ;
; 13.104 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a16~porta_address_reg7                               ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[0]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.077     ; 6.855      ;
; 13.104 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a16~porta_address_reg8                               ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[0]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.077     ; 6.855      ;
; 13.104 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a16~porta_address_reg9                               ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[0]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.077     ; 6.855      ;
; 13.104 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a16~porta_address_reg10                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[0]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.077     ; 6.855      ;
; 13.104 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a16~porta_address_reg11                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[0]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.077     ; 6.855      ;
; 13.109 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[24]                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[2]                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.007     ; 6.920      ;
; 13.109 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[23]                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[30]                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.006      ; 6.933      ;
; 13.109 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[23]                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[27]                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.006      ; 6.933      ;
; 13.109 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[23]                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[26]                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.006      ; 6.933      ;
; 13.113 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[24]                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a8~porta_address_reg11 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.066      ; 6.918      ;
; 13.118 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[24]                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[1]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.006     ; 6.912      ;
; 13.121 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[23]                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[28]                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.007      ; 6.922      ;
; 13.121 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[23]                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[29]                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.007      ; 6.922      ;
; 13.123 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[23]                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[0]                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.010      ; 6.923      ;
; 13.123 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[23]                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[28]                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.010      ; 6.923      ;
; 13.123 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[23]                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[29]                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.010      ; 6.923      ;
; 13.127 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[24]                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a0~porta_address_reg11 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.052      ; 6.890      ;
; 13.130 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[23]                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[4]                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.018     ; 6.888      ;
; 13.130 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[23]                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[8]                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.018     ; 6.888      ;
; 13.131 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[23]                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[34]                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.012      ; 6.917      ;
; 13.132 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[23]                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[37]                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.005      ; 6.909      ;
; 13.141 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_pc[14]                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[2]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 6.893      ;
; 13.150 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[24]                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[30]                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.006      ; 6.892      ;
; 13.150 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[24]                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[27]                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.006      ; 6.892      ;
; 13.150 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[24]                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[26]                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.006      ; 6.892      ;
; 13.151 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[23]                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[40]                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.008      ; 6.893      ;
; 13.151 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[23]                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[31]                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.008      ; 6.893      ;
; 13.152 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[23]                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[2]                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.007     ; 6.877      ;
; 13.154 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[19]                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[1]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.008     ; 6.874      ;
; 13.162 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[24]                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[28]                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.007      ; 6.881      ;
; 13.162 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[24]                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[29]                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.007      ; 6.881      ;
; 13.164 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a23~porta_we_reg                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[7]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.079     ; 6.793      ;
; 13.164 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[24]                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[0]                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.010      ; 6.882      ;
; 13.164 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[24]                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[28]                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.010      ; 6.882      ;
; 13.164 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[24]                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[29]                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.010      ; 6.882      ;
; 13.164 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a23~porta_address_reg0                               ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[7]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.079     ; 6.793      ;
; 13.164 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a23~porta_address_reg1                               ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[7]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.079     ; 6.793      ;
; 13.164 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a23~porta_address_reg2                               ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[7]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.079     ; 6.793      ;
; 13.164 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a23~porta_address_reg3                               ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[7]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.079     ; 6.793      ;
; 13.164 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a23~porta_address_reg4                               ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[7]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.079     ; 6.793      ;
; 13.164 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a23~porta_address_reg5                               ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[7]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.079     ; 6.793      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'unew|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                      ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.391 ; Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                            ; Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                            ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|oe4                                                                                                                  ; Sdram_Control_4Port:u7|command:command1|oe4                                                                                                                  ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|IN_REQ                                                                                                                                ; Sdram_Control_4Port:u7|IN_REQ                                                                                                                                ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|mWR_DONE                                                                                                                              ; Sdram_Control_4Port:u7|mWR_DONE                                                                                                                              ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|WR_MASK[1]                                                                                                                            ; Sdram_Control_4Port:u7|WR_MASK[1]                                                                                                                            ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|do_writea                                                                                                            ; Sdram_Control_4Port:u7|command:command1|do_writea                                                                                                            ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                         ; Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                         ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|do_reada                                                                                                             ; Sdram_Control_4Port:u7|command:command1|do_reada                                                                                                             ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|do_refresh                                                                                                           ; Sdram_Control_4Port:u7|command:command1|do_refresh                                                                                                           ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Write                                                                                                                                 ; Sdram_Control_4Port:u7|Write                                                                                                                                 ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                 ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                 ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|ST[8]                                                                                                                                 ; Sdram_Control_4Port:u7|ST[8]                                                                                                                                 ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|RD_MASK[0]                                                                                                                            ; Sdram_Control_4Port:u7|RD_MASK[0]                                                                                                                            ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|mWR                                                                                                                                   ; Sdram_Control_4Port:u7|mWR                                                                                                                                   ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                    ; Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                    ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|mRD_DONE                                                                                                                              ; Sdram_Control_4Port:u7|mRD_DONE                                                                                                                              ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                    ; Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                    ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|CMD[0]                                                                                                                                ; Sdram_Control_4Port:u7|CMD[0]                                                                                                                                ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|CMD[1]                                                                                                                                ; Sdram_Control_4Port:u7|CMD[1]                                                                                                                                ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|rp_shift[0]                                                                                                          ; Sdram_Control_4Port:u7|command:command1|rp_shift[0]                                                                                                          ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                              ; Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                              ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                                              ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                                              ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Read                                                                                                                                  ; Sdram_Control_4Port:u7|Read                                                                                                                                  ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                               ; Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                               ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|ex_read                                                                                                              ; Sdram_Control_4Port:u7|command:command1|ex_read                                                                                                              ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|ex_write                                                                                                             ; Sdram_Control_4Port:u7|command:command1|ex_write                                                                                                             ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                         ; Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                         ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|rp_shift[1]                                                                                                          ; Sdram_Control_4Port:u7|command:command1|rp_shift[1]                                                                                                          ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|control_interface:control1|timer[0]                                                                                                   ; Sdram_Control_4Port:u7|control_interface:control1|timer[0]                                                                                                   ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|rp_shift[2]                                                                                                          ; Sdram_Control_4Port:u7|command:command1|rp_shift[2]                                                                                                          ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|OUT_VALID                                                                                                                             ; Sdram_Control_4Port:u7|OUT_VALID                                                                                                                             ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|rp_shift[3]                                                                                                          ; Sdram_Control_4Port:u7|command:command1|rp_shift[3]                                                                                                          ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|rWR1_ADDR[8]                                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[8]                                                                                                                          ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|rWR2_ADDR[8]                                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[8]                                                                                                                          ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|rWR1_ADDR[18]                                                                                                                         ; Sdram_Control_4Port:u7|rWR1_ADDR[18]                                                                                                                         ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|rRD1_ADDR[8]                                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[8]                                                                                                                          ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|rRD2_ADDR[8]                                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[8]                                                                                                                          ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|rWR2_ADDR[20]                                                                                                                         ; Sdram_Control_4Port:u7|rWR2_ADDR[20]                                                                                                                         ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|rRD1_ADDR[18]                                                                                                                         ; Sdram_Control_4Port:u7|rRD1_ADDR[18]                                                                                                                         ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|rRD2_ADDR[20]                                                                                                                         ; Sdram_Control_4Port:u7|rRD2_ADDR[20]                                                                                                                         ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                                ; Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                                ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                                              ; Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                                              ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.515 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9]  ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.781      ;
; 0.516 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3] ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                          ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2]  ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.517 ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[11]                                                                                                  ; Sdram_Control_4Port:u7|command:command1|SA[3]                                                                                                                ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.783      ;
; 0.518 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.784      ;
; 0.519 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6]  ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[9]                                                                                                   ; Sdram_Control_4Port:u7|command:command1|SA[1]                                                                                                                ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[13]                                                                                                  ; Sdram_Control_4Port:u7|command:command1|SA[5]                                                                                                                ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; Sdram_Control_4Port:u7|mADDR[21]                                                                                                                             ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[21]                                                                                                  ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; Sdram_Control_4Port:u7|command:command1|rw_shift[0]                                                                                                          ; Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                                ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.520 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1] ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.521 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[8]                                                                                                   ; Sdram_Control_4Port:u7|command:command1|SA[0]                                                                                                                ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.522 ; Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                               ; Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                    ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.523 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7] ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[16]                                                                                                  ; Sdram_Control_4Port:u7|command:command1|SA[8]                                                                                                                ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.524 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.790      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'unew|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                   ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|t_ena~reg0                                                                                     ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|t_ena~reg0                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Reset_Delay:u2|oRST_2                                                                                                                                                                                                     ; Reset_Delay:u2|oRST_2                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Reset_Delay:u2|Cont[0]                                                                                                                                                                                                    ; Reset_Delay:u2|Cont[0]                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|i_read                                                                                                                                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|i_read                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[3]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[3]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[5]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[5]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[6]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[6]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_pc[0]                                                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_pc[0]                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonWr                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonWr                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonAReg[2]                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonAReg[2]                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|wait_for_one_post_bret_inst                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|wait_for_one_post_bret_inst                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|hbreak_enabled                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|hbreak_enabled                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_pc[14]                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_pc[14]                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_pc[9]                                                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_pc[9]                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_arb_addend[1]                                            ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_arb_addend[1]                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_align_cycle[1]                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_align_cycle[1]                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_aligning_data                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_aligning_data                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_dbs_address[1]                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_dbs_address[1]                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend[1]                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend[1]                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|timeout_occurred                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|timeout_occurred                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|hbreak_pending                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|hbreak_pending                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_slavearbiterlockenable                                                                                                     ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_slavearbiterlockenable                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|last_cycle_cpu_0_data_master_granted_slave_sdram_0_s1                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|last_cycle_cpu_0_data_master_granted_slave_sdram_0_s1                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_arb_addend[0]_OTERM87                                    ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_arb_addend[0]_OTERM87                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_slavearbiterlockenable                                   ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_slavearbiterlockenable                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|last_cycle_cpu_0_data_master_granted_slave_sram_16bit_512k_0_avalon_slave_0               ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|last_cycle_cpu_0_data_master_granted_slave_sram_16bit_512k_0_avalon_slave_0               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_align_cycle[0]                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_align_cycle[0]                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_waiting_for_data                                                                                                                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_waiting_for_data                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_go                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_go                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|pause_irq                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|pause_irq                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_single_step_mode                                                 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_single_step_mode                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_saved_chosen_master_vector[0]                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_saved_chosen_master_vector[0]                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|last_cycle_cpu_0_instruction_master_granted_slave_sram_16bit_512k_0_avalon_slave_0        ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|last_cycle_cpu_0_instruction_master_granted_slave_sram_16bit_512k_0_avalon_slave_0        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_error                                                          ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_error                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|av_waitrequest                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|av_waitrequest                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|probepresent                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|probepresent                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|how_many_ones[0]       ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|how_many_ones[0]       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|how_many_ones[2]       ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|how_many_ones[2]       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|how_many_ones[3]       ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|how_many_ones[3]       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|how_many_ones[1]       ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|how_many_ones[1]       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[21]                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[21]                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[12]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[12]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_ready                                                          ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_ready                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[0]                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[0]                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[1]                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[1]                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_addend[1]                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_addend[1]                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_addend[0]                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_addend[0]                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonRd                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonRd                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_reg_firsttransfer                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_reg_firsttransfer                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_reg_firsttransfer                                        ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_reg_firsttransfer                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[22]                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[22]                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[5]                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[5]                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[0]                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[0]                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Reset_Delay:u2|oRST_0                                                                                                                                                                                                     ; Reset_Delay:u2|oRST_0                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[11]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[11]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[13]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[13]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[14]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[14]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[15]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[15]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|ac                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|ac                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|woverflow                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|woverflow                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|last_cycle_cpu_0_instruction_master_granted_slave_sdram_0_s1                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|last_cycle_cpu_0_instruction_master_granted_slave_sdram_0_s1                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[23]                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[23]                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[6]                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[6]                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[7]                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[7]                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[8]                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[8]                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[9]                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[9]                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[10]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[10]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[21]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[21]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[8]                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[8]                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_rnw                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_rnw                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[11]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[11]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[10]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[10]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[14]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[14]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[15]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[15]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[18]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[18]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[19]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[19]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[20]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[20]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_cs_n                                                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_cs_n                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[17]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[17]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_count[1]                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_count[1]                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_next.000010000                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_next.000010000                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|refresh_request                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|refresh_request                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|rvalid                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|rvalid                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[2]                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[2]                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[2]                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[2]                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[5]                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[5]                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[6]                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[6]                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[7]                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[7]                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[10]                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[10]                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[13]                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[13]                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[14]                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[14]                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[16]                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[16]                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[24]                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[24]                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[3]                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[3]                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'unew|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                                                                                        ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 4.253  ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 7.000        ; -0.016     ; 2.767      ;
; 4.272  ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 7.000        ; 0.003      ; 2.767      ;
; 8.292  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                      ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; -0.004     ; 1.740      ;
; 8.292  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                      ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; -0.004     ; 1.740      ;
; 8.292  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                      ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; -0.004     ; 1.740      ;
; 8.303  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                      ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; -0.003     ; 1.730      ;
; 8.303  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                      ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; -0.003     ; 1.730      ;
; 8.303  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                      ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; -0.003     ; 1.730      ;
; 8.303  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                      ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; -0.003     ; 1.730      ;
; 8.303  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                      ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; -0.003     ; 1.730      ;
; 8.303  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                                        ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; -0.003     ; 1.730      ;
; 8.303  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                      ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; -0.003     ; 1.730      ;
; 8.303  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                      ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; -0.003     ; 1.730      ;
; 8.303  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                           ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; -0.003     ; 1.730      ;
; 8.303  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                     ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; -0.003     ; 1.730      ;
; 8.303  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                     ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; -0.003     ; 1.730      ;
; 8.303  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                     ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; -0.003     ; 1.730      ;
; 8.580  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                      ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.001      ; 1.457      ;
; 8.580  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                      ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.001      ; 1.457      ;
; 8.580  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                      ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.001      ; 1.457      ;
; 8.580  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                      ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.001      ; 1.457      ;
; 8.580  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                           ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.001      ; 1.457      ;
; 8.580  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                     ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.001      ; 1.457      ;
; 8.580  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                     ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.001      ; 1.457      ;
; 8.580  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                     ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.001      ; 1.457      ;
; 8.742  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                      ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.294      ;
; 8.742  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                      ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.294      ;
; 8.742  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                      ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.294      ;
; 8.742  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                      ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.294      ;
; 8.742  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                      ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.294      ;
; 8.742  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                      ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.294      ;
; 8.742  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                                        ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.294      ;
; 13.848 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.005      ; 3.122      ;
; 13.848 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.005      ; 3.122      ;
; 13.848 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.005      ; 3.122      ;
; 13.848 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.005      ; 3.122      ;
; 13.848 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.005      ; 3.122      ;
; 13.848 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.005      ; 3.122      ;
; 13.848 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.005      ; 3.122      ;
; 13.849 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.015      ; 3.131      ;
; 13.849 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.015      ; 3.131      ;
; 13.849 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.015      ; 3.131      ;
; 13.849 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.015      ; 3.131      ;
; 13.849 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.015      ; 3.131      ;
; 13.849 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.015      ; 3.131      ;
; 13.849 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.015      ; 3.131      ;
; 13.849 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.015      ; 3.131      ;
; 13.849 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.015      ; 3.131      ;
; 13.868 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.037      ; 3.134      ;
; 13.868 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.037      ; 3.134      ;
; 13.868 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.037      ; 3.134      ;
; 13.868 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.037      ; 3.134      ;
; 13.868 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.037      ; 3.134      ;
; 13.868 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.037      ; 3.134      ;
; 13.868 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.037      ; 3.134      ;
; 13.868 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.037      ; 3.134      ;
; 13.868 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.037      ; 3.134      ;
; 13.869 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.036      ; 3.132      ;
; 13.869 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.036      ; 3.132      ;
; 13.869 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.036      ; 3.132      ;
; 13.869 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.036      ; 3.132      ;
; 13.869 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.036      ; 3.132      ;
; 13.869 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.036      ; 3.132      ;
; 13.869 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.036      ; 3.132      ;
; 14.252 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.020     ; 2.764      ;
; 14.252 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.020     ; 2.764      ;
; 14.252 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.020     ; 2.764      ;
; 14.252 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.020     ; 2.764      ;
; 14.252 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.020     ; 2.764      ;
; 14.252 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.020     ; 2.764      ;
; 14.252 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.020     ; 2.764      ;
; 14.252 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.020     ; 2.764      ;
; 14.252 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.020     ; 2.764      ;
; 14.252 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.029     ; 2.755      ;
; 14.252 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.020     ; 2.764      ;
; 14.252 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.020     ; 2.764      ;
; 14.252 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.030     ; 2.754      ;
; 14.253 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.022     ; 2.761      ;
; 14.253 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.020     ; 2.763      ;
; 14.253 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.022     ; 2.761      ;
; 14.253 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[8]                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.021     ; 2.762      ;
; 14.253 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[8]                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.020     ; 2.763      ;
; 14.253 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.020     ; 2.763      ;
; 14.253 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.020     ; 2.763      ;
; 14.253 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.020     ; 2.763      ;
; 14.253 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.020     ; 2.763      ;
; 14.253 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.020     ; 2.763      ;
; 14.253 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.019     ; 2.764      ;
; 14.253 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.020     ; 2.763      ;
; 14.253 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.022     ; 2.761      ;
; 14.253 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[7]                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.021     ; 2.762      ;
; 14.253 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[7]                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.020     ; 2.763      ;
; 14.253 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.021     ; 2.762      ;
; 14.253 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.022     ; 2.761      ;
; 14.253 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[6]                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.021     ; 2.762      ;
; 14.253 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[6]                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.021     ; 2.762      ;
; 14.253 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[8]                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.023     ; 2.760      ;
; 14.253 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.019     ; 2.764      ;
; 14.253 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.019     ; 2.764      ;
; 14.253 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.019     ; 2.764      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'unew|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                  ; To Node                                                                        ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 14.764 ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.029     ; 5.243      ;
; 14.794 ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.029     ; 5.213      ;
; 14.911 ; I2C_CCD_Config:u8|combo_cnt[14]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.029     ; 5.096      ;
; 15.056 ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.029     ; 4.951      ;
; 15.056 ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.029     ; 4.951      ;
; 15.056 ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.029     ; 4.951      ;
; 15.056 ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.029     ; 4.951      ;
; 15.056 ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.029     ; 4.951      ;
; 15.056 ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.029     ; 4.951      ;
; 15.056 ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.029     ; 4.951      ;
; 15.056 ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.029     ; 4.951      ;
; 15.056 ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.029     ; 4.951      ;
; 15.056 ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.029     ; 4.951      ;
; 15.056 ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.029     ; 4.951      ;
; 15.056 ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.029     ; 4.951      ;
; 15.056 ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.029     ; 4.951      ;
; 15.056 ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.029     ; 4.951      ;
; 15.056 ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.029     ; 4.951      ;
; 15.056 ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.029     ; 4.951      ;
; 15.060 ; I2C_CCD_Config:u8|combo_cnt[12]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.029     ; 4.947      ;
; 15.086 ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.029     ; 4.921      ;
; 15.086 ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.029     ; 4.921      ;
; 15.086 ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.029     ; 4.921      ;
; 15.086 ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.029     ; 4.921      ;
; 15.086 ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.029     ; 4.921      ;
; 15.086 ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.029     ; 4.921      ;
; 15.086 ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.029     ; 4.921      ;
; 15.086 ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.029     ; 4.921      ;
; 15.086 ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.029     ; 4.921      ;
; 15.086 ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.029     ; 4.921      ;
; 15.086 ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.029     ; 4.921      ;
; 15.086 ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.029     ; 4.921      ;
; 15.086 ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.029     ; 4.921      ;
; 15.086 ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.029     ; 4.921      ;
; 15.086 ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.029     ; 4.921      ;
; 15.086 ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.029     ; 4.921      ;
; 15.194 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[12] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.176     ; 4.554      ;
; 15.194 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[11] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.176     ; 4.554      ;
; 15.194 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[13] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.176     ; 4.554      ;
; 15.194 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[14] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.176     ; 4.554      ;
; 15.194 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[15] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.172     ; 4.558      ;
; 15.194 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[7]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.181     ; 4.549      ;
; 15.194 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[8]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.181     ; 4.549      ;
; 15.194 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[9]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.181     ; 4.549      ;
; 15.194 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[10] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.181     ; 4.549      ;
; 15.195 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[5]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.187     ; 4.542      ;
; 15.195 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[0]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.195     ; 4.534      ;
; 15.195 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[6]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.187     ; 4.542      ;
; 15.195 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[2]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.195     ; 4.534      ;
; 15.195 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[3]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.187     ; 4.542      ;
; 15.195 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[1]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.195     ; 4.534      ;
; 15.195 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[4]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.187     ; 4.542      ;
; 15.203 ; I2C_CCD_Config:u8|combo_cnt[14]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.029     ; 4.804      ;
; 15.203 ; I2C_CCD_Config:u8|combo_cnt[14]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.029     ; 4.804      ;
; 15.203 ; I2C_CCD_Config:u8|combo_cnt[14]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.029     ; 4.804      ;
; 15.203 ; I2C_CCD_Config:u8|combo_cnt[14]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.029     ; 4.804      ;
; 15.203 ; I2C_CCD_Config:u8|combo_cnt[14]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.029     ; 4.804      ;
; 15.203 ; I2C_CCD_Config:u8|combo_cnt[14]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.029     ; 4.804      ;
; 15.203 ; I2C_CCD_Config:u8|combo_cnt[14]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.029     ; 4.804      ;
; 15.203 ; I2C_CCD_Config:u8|combo_cnt[14]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.029     ; 4.804      ;
; 15.203 ; I2C_CCD_Config:u8|combo_cnt[14]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.029     ; 4.804      ;
; 15.203 ; I2C_CCD_Config:u8|combo_cnt[14]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.029     ; 4.804      ;
; 15.203 ; I2C_CCD_Config:u8|combo_cnt[14]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.029     ; 4.804      ;
; 15.203 ; I2C_CCD_Config:u8|combo_cnt[14]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.029     ; 4.804      ;
; 15.203 ; I2C_CCD_Config:u8|combo_cnt[14]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.029     ; 4.804      ;
; 15.203 ; I2C_CCD_Config:u8|combo_cnt[14]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.029     ; 4.804      ;
; 15.203 ; I2C_CCD_Config:u8|combo_cnt[14]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.029     ; 4.804      ;
; 15.203 ; I2C_CCD_Config:u8|combo_cnt[14]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.029     ; 4.804      ;
; 15.208 ; I2C_CCD_Config:u8|combo_cnt[9]                                                                                                                             ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.027     ; 4.801      ;
; 15.253 ; I2C_CCD_Config:u8|combo_cnt[6]                                                                                                                             ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.027     ; 4.756      ;
; 15.289 ; I2C_CCD_Config:u8|combo_cnt[7]                                                                                                                             ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.027     ; 4.720      ;
; 15.352 ; I2C_CCD_Config:u8|combo_cnt[12]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.029     ; 4.655      ;
; 15.352 ; I2C_CCD_Config:u8|combo_cnt[12]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.029     ; 4.655      ;
; 15.352 ; I2C_CCD_Config:u8|combo_cnt[12]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.029     ; 4.655      ;
; 15.352 ; I2C_CCD_Config:u8|combo_cnt[12]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.029     ; 4.655      ;
; 15.352 ; I2C_CCD_Config:u8|combo_cnt[12]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.029     ; 4.655      ;
; 15.352 ; I2C_CCD_Config:u8|combo_cnt[12]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.029     ; 4.655      ;
; 15.352 ; I2C_CCD_Config:u8|combo_cnt[12]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.029     ; 4.655      ;
; 15.352 ; I2C_CCD_Config:u8|combo_cnt[12]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.029     ; 4.655      ;
; 15.352 ; I2C_CCD_Config:u8|combo_cnt[12]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.029     ; 4.655      ;
; 15.352 ; I2C_CCD_Config:u8|combo_cnt[12]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.029     ; 4.655      ;
; 15.352 ; I2C_CCD_Config:u8|combo_cnt[12]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.029     ; 4.655      ;
; 15.352 ; I2C_CCD_Config:u8|combo_cnt[12]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.029     ; 4.655      ;
; 15.352 ; I2C_CCD_Config:u8|combo_cnt[12]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.029     ; 4.655      ;
; 15.352 ; I2C_CCD_Config:u8|combo_cnt[12]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.029     ; 4.655      ;
; 15.352 ; I2C_CCD_Config:u8|combo_cnt[12]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.029     ; 4.655      ;
; 15.352 ; I2C_CCD_Config:u8|combo_cnt[12]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.029     ; 4.655      ;
; 15.399 ; I2C_CCD_Config:u8|combo_cnt[4]                                                                                                                             ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.027     ; 4.610      ;
; 15.406 ; I2C_CCD_Config:u8|combo_cnt[11]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.027     ; 4.603      ;
; 15.500 ; I2C_CCD_Config:u8|combo_cnt[9]                                                                                                                             ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.027     ; 4.509      ;
; 15.500 ; I2C_CCD_Config:u8|combo_cnt[9]                                                                                                                             ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.027     ; 4.509      ;
; 15.500 ; I2C_CCD_Config:u8|combo_cnt[9]                                                                                                                             ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.027     ; 4.509      ;
; 15.500 ; I2C_CCD_Config:u8|combo_cnt[9]                                                                                                                             ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.027     ; 4.509      ;
; 15.500 ; I2C_CCD_Config:u8|combo_cnt[9]                                                                                                                             ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.027     ; 4.509      ;
; 15.500 ; I2C_CCD_Config:u8|combo_cnt[9]                                                                                                                             ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.027     ; 4.509      ;
; 15.500 ; I2C_CCD_Config:u8|combo_cnt[9]                                                                                                                             ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.027     ; 4.509      ;
; 15.500 ; I2C_CCD_Config:u8|combo_cnt[9]                                                                                                                             ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.027     ; 4.509      ;
; 15.500 ; I2C_CCD_Config:u8|combo_cnt[9]                                                                                                                             ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.027     ; 4.509      ;
; 15.500 ; I2C_CCD_Config:u8|combo_cnt[9]                                                                                                                             ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.027     ; 4.509      ;
; 15.500 ; I2C_CCD_Config:u8|combo_cnt[9]                                                                                                                             ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.027     ; 4.509      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'unew|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                      ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 1.632 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.029     ; 1.869      ;
; 1.632 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.029     ; 1.869      ;
; 1.632 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.029     ; 1.869      ;
; 1.632 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.029     ; 1.869      ;
; 1.632 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.029     ; 1.869      ;
; 1.632 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.029     ; 1.869      ;
; 1.632 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.029     ; 1.869      ;
; 1.632 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.029     ; 1.869      ;
; 1.632 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.029     ; 1.869      ;
; 1.632 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.029     ; 1.869      ;
; 1.632 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.029     ; 1.869      ;
; 1.632 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.029     ; 1.869      ;
; 1.632 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.029     ; 1.869      ;
; 1.632 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.029     ; 1.869      ;
; 1.632 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.029     ; 1.869      ;
; 1.632 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.029     ; 1.869      ;
; 1.757 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.029     ; 1.994      ;
; 1.757 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.029     ; 1.994      ;
; 1.757 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.029     ; 1.994      ;
; 1.757 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.029     ; 1.994      ;
; 1.757 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.029     ; 1.994      ;
; 1.757 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.029     ; 1.994      ;
; 1.757 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.029     ; 1.994      ;
; 1.757 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.029     ; 1.994      ;
; 1.757 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.029     ; 1.994      ;
; 1.757 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.029     ; 1.994      ;
; 1.757 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.029     ; 1.994      ;
; 1.757 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.029     ; 1.994      ;
; 1.757 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.029     ; 1.994      ;
; 1.757 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.029     ; 1.994      ;
; 1.757 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.029     ; 1.994      ;
; 1.757 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.029     ; 1.994      ;
; 1.880 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|resetrequest ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.146      ;
; 1.880 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|resetrequest ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_in_d1 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.146      ;
; 1.924 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.029     ; 2.161      ;
; 2.049 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.029     ; 2.286      ;
; 2.495 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|combo_cnt[6]                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.025      ; 2.786      ;
; 2.495 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|combo_cnt[7]                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.025      ; 2.786      ;
; 2.495 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|combo_cnt[4]                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.025      ; 2.786      ;
; 2.495 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|combo_cnt[5]                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.025      ; 2.786      ;
; 2.495 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|combo_cnt[9]                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.025      ; 2.786      ;
; 2.495 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|combo_cnt[11]                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.025      ; 2.786      ;
; 2.495 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|combo_cnt[8]                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.025      ; 2.786      ;
; 2.495 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|combo_cnt[10]                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.025      ; 2.786      ;
; 2.495 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|combo_cnt[1]                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.025      ; 2.786      ;
; 2.495 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|combo_cnt[3]                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.025      ; 2.786      ;
; 2.495 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|combo_cnt[0]                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.025      ; 2.786      ;
; 2.495 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|combo_cnt[2]                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.025      ; 2.786      ;
; 2.496 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.027      ; 2.789      ;
; 2.496 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.027      ; 2.789      ;
; 2.496 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.027      ; 2.789      ;
; 2.496 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|combo_cnt[20]                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.027      ; 2.789      ;
; 2.496 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|combo_cnt[23]                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.027      ; 2.789      ;
; 2.496 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|combo_cnt[22]                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.027      ; 2.789      ;
; 2.496 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|combo_cnt[21]                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.027      ; 2.789      ;
; 2.496 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|combo_cnt[17]                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.027      ; 2.789      ;
; 2.496 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|combo_cnt[16]                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.027      ; 2.789      ;
; 2.496 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|combo_cnt[19]                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.027      ; 2.789      ;
; 2.496 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|combo_cnt[18]                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.027      ; 2.789      ;
; 2.496 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|iexposure_adj_delay[1]                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.027      ; 2.789      ;
; 2.496 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.027      ; 2.789      ;
; 2.496 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.027      ; 2.789      ;
; 2.496 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|combo_cnt[14]                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.027      ; 2.789      ;
; 2.496 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|combo_cnt[12]                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.027      ; 2.789      ;
; 2.496 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|iexposure_adj_delay[0]                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.027      ; 2.789      ;
; 2.496 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[7]                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.021      ; 2.783      ;
; 2.496 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[12]                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.021      ; 2.783      ;
; 2.496 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[13]                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.021      ; 2.783      ;
; 2.496 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[2]                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.021      ; 2.783      ;
; 2.496 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[14]                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.021      ; 2.783      ;
; 2.496 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[3]                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.021      ; 2.783      ;
; 2.496 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[5]                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.021      ; 2.783      ;
; 2.496 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[4]                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.021      ; 2.783      ;
; 2.497 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[8]                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.020      ; 2.783      ;
; 2.497 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[6]                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.020      ; 2.783      ;
; 2.497 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[15]                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.020      ; 2.783      ;
; 2.497 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[10]                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.020      ; 2.783      ;
; 2.497 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[9]                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.020      ; 2.783      ;
; 2.497 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[11]                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.020      ; 2.783      ;
; 2.608 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 2.872      ;
; 2.608 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 2.872      ;
; 2.608 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 2.872      ;
; 2.608 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 2.872      ;
; 2.608 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 2.872      ;
; 2.608 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 2.872      ;
; 2.608 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 2.872      ;
; 2.608 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 2.872      ;
; 2.608 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 2.872      ;
; 2.608 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 2.872      ;
; 2.608 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 2.872      ;
; 2.608 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 2.872      ;
; 2.608 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 2.872      ;
; 2.608 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 2.872      ;
; 2.608 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 2.872      ;
; 2.608 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 2.872      ;
; 2.708 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.029     ; 2.945      ;
; 2.708 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.029     ; 2.945      ;
; 2.708 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.029     ; 2.945      ;
; 2.708 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.029     ; 2.945      ;
; 2.708 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.029     ; 2.945      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'unew|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                      ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 5.496 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[8]                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.026     ; 2.736      ;
; 5.496 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[8]                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.026     ; 2.736      ;
; 5.496 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[7]                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.026     ; 2.736      ;
; 5.496 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[7]                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.026     ; 2.736      ;
; 5.496 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.026     ; 2.736      ;
; 5.496 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.026     ; 2.736      ;
; 5.496 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[6]                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.026     ; 2.736      ;
; 5.496 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.023     ; 2.739      ;
; 5.496 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.026     ; 2.736      ;
; 5.496 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.026     ; 2.736      ;
; 5.496 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[4]                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.023     ; 2.739      ;
; 5.496 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.026     ; 2.736      ;
; 5.496 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.023     ; 2.739      ;
; 5.496 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.023     ; 2.739      ;
; 5.496 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.023     ; 2.739      ;
; 5.496 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.023     ; 2.739      ;
; 5.496 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[2]                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.023     ; 2.739      ;
; 5.496 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.026     ; 2.736      ;
; 5.496 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1]                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.023     ; 2.739      ;
; 5.496 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.019     ; 2.743      ;
; 5.496 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.023     ; 2.739      ;
; 5.496 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.019     ; 2.743      ;
; 5.496 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.018     ; 2.744      ;
; 5.496 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.023     ; 2.739      ;
; 5.496 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.023     ; 2.739      ;
; 5.496 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.023     ; 2.739      ;
; 5.496 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.023     ; 2.739      ;
; 5.496 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.019     ; 2.743      ;
; 5.496 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.019     ; 2.743      ;
; 5.496 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[7]                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.026     ; 2.736      ;
; 5.496 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[6]                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.028     ; 2.734      ;
; 5.496 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.028     ; 2.734      ;
; 5.496 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[0]                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.019     ; 2.743      ;
; 5.496 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[8]                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.028     ; 2.734      ;
; 5.497 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; 0.004      ; 2.767      ;
; 5.497 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; 0.004      ; 2.767      ;
; 5.497 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[6]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; 0.004      ; 2.767      ;
; 5.497 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[6]                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.025     ; 2.738      ;
; 5.497 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[5]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; 0.004      ; 2.767      ;
; 5.497 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.022     ; 2.741      ;
; 5.497 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.022     ; 2.741      ;
; 5.497 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.022     ; 2.741      ;
; 5.497 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[5]                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.025     ; 2.738      ;
; 5.497 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[5]                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.025     ; 2.738      ;
; 5.497 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[4]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; 0.004      ; 2.767      ;
; 5.497 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.022     ; 2.741      ;
; 5.497 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.022     ; 2.741      ;
; 5.497 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[4]                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.025     ; 2.738      ;
; 5.497 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.022     ; 2.741      ;
; 5.497 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[3]                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.025     ; 2.738      ;
; 5.497 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[3]                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.025     ; 2.738      ;
; 5.497 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.022     ; 2.741      ;
; 5.497 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[2]                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.025     ; 2.738      ;
; 5.497 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.021     ; 2.742      ;
; 5.497 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.021     ; 2.742      ;
; 5.497 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[1]                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.025     ; 2.738      ;
; 5.497 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.021     ; 2.742      ;
; 5.497 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.025     ; 2.738      ;
; 5.497 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.021     ; 2.742      ;
; 5.497 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.021     ; 2.742      ;
; 5.497 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.021     ; 2.742      ;
; 5.497 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.021     ; 2.742      ;
; 5.497 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[4]                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.021     ; 2.742      ;
; 5.497 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[1]                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.021     ; 2.742      ;
; 5.497 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[2]                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.021     ; 2.742      ;
; 5.497 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[3]                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.022     ; 2.741      ;
; 5.497 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[5]                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.022     ; 2.741      ;
; 5.498 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; 0.002      ; 2.766      ;
; 5.498 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; 0.002      ; 2.766      ;
; 5.498 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; 0.002      ; 2.766      ;
; 5.498 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; 0.002      ; 2.766      ;
; 5.498 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; 0.000      ; 2.764      ;
; 5.498 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.003     ; 2.761      ;
; 5.498 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; 0.002      ; 2.766      ;
; 5.498 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; 0.002      ; 2.766      ;
; 5.498 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; 0.002      ; 2.766      ;
; 5.498 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; 0.002      ; 2.766      ;
; 5.498 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; 0.001      ; 2.765      ;
; 5.498 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; 0.001      ; 2.765      ;
; 5.498 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; 0.001      ; 2.765      ;
; 5.498 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; 0.001      ; 2.765      ;
; 5.498 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.003     ; 2.761      ;
; 5.498 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; 0.002      ; 2.766      ;
; 5.498 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; 0.002      ; 2.766      ;
; 5.498 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.003     ; 2.761      ;
; 5.498 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; 0.002      ; 2.766      ;
; 5.498 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; 0.002      ; 2.766      ;
; 5.498 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; 0.002      ; 2.766      ;
; 5.498 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.003     ; 2.761      ;
; 5.498 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[8]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.003     ; 2.761      ;
; 5.498 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[8]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.003     ; 2.761      ;
; 5.498 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; 0.001      ; 2.765      ;
; 5.498 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[7]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.003     ; 2.761      ;
; 5.498 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[7]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.003     ; 2.761      ;
; 5.498 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; 0.001      ; 2.765      ;
; 5.498 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; 0.001      ; 2.765      ;
; 5.498 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.003     ; 2.761      ;
; 5.498 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.003     ; 2.761      ;
; 5.498 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.003     ; 2.761      ;
; 5.498 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[6]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.002     ; 2.762      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                           ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                           ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                           ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                           ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                           ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                           ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                           ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                           ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                           ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                           ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                           ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                           ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                           ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                           ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                           ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                           ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                           ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                           ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                           ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                           ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                           ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                           ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                           ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                           ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4   ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                               ;
+-------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg7 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg7 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_bytena_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_bytena_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg7 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg7 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg7  ;
+-------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout                   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; unew|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; unew|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; unew|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; unew|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; unew|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; unew|altpll_component|pll|inclk[0] ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                           ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+-------------------------------------------------------------------------------------------+
; Setup Times                                                                               ;
+--------------+------------+-------+-------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-------+-------+------------+----------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 6.784 ; 6.784 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 6.344 ; 6.344 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 6.313 ; 6.313 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 6.489 ; 6.489 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 6.428 ; 6.428 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 6.276 ; 6.276 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 6.256 ; 6.256 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.843 ; 5.843 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 6.784 ; 6.784 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 6.468 ; 6.468 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 6.563 ; 6.563 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 6.133 ; 6.133 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 6.410 ; 6.410 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 6.173 ; 6.173 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 6.477 ; 6.477 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 6.006 ; 6.006 ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 1.192 ; 1.192 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.162 ; 1.162 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.192 ; 1.192 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.192 ; 1.192 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.164 ; 1.164 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.164 ; 1.164 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.164 ; 1.164 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.164 ; 1.164 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.188 ; 1.188 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.158 ; 1.158 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.188 ; 1.188 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.188 ; 1.188 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.173 ; 1.173 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.173 ; 1.173 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.183 ; 1.183 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.183 ; 1.183 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.149 ; 1.149 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; KEY[*]       ; CLOCK_50   ; 8.527 ; 8.527 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  KEY[1]      ; CLOCK_50   ; 8.527 ; 8.527 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 9.147 ; 9.147 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 8.575 ; 8.575 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 8.192 ; 8.192 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 8.879 ; 8.879 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 8.724 ; 8.724 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 8.816 ; 8.816 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 8.525 ; 8.525 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 9.147 ; 9.147 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 8.282 ; 8.282 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 7.704 ; 7.704 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 8.036 ; 8.036 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 8.201 ; 8.201 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 7.544 ; 7.544 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 8.051 ; 8.051 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 7.673 ; 7.673 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 7.695 ; 7.695 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 7.759 ; 7.759 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SW[*]        ; CLOCK_50   ; 3.899 ; 3.899 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SW[0]       ; CLOCK_50   ; 3.899 ; 3.899 ; Rise       ; unew|altpll_component|pll|clk[1] ;
+--------------+------------+-------+-------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------+
; Hold Times                                                                                  ;
+--------------+------------+--------+--------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+--------------+------------+--------+--------+------------+----------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; -5.613 ; -5.613 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -6.114 ; -6.114 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -6.083 ; -6.083 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -6.259 ; -6.259 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -6.198 ; -6.198 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -6.046 ; -6.046 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -6.026 ; -6.026 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -5.613 ; -5.613 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -6.554 ; -6.554 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -6.238 ; -6.238 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -6.333 ; -6.333 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; -5.903 ; -5.903 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; -6.180 ; -6.180 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; -5.943 ; -5.943 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; -6.247 ; -6.247 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; -5.776 ; -5.776 ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]   ; CLOCK_50   ; -0.985 ; -0.985 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -0.998 ; -0.998 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -1.028 ; -1.028 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -1.028 ; -1.028 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -1.000 ; -1.000 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -1.000 ; -1.000 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -1.000 ; -1.000 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -1.000 ; -1.000 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -1.024 ; -1.024 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -0.994 ; -0.994 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -1.024 ; -1.024 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10] ; CLOCK_50   ; -1.024 ; -1.024 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11] ; CLOCK_50   ; -1.009 ; -1.009 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12] ; CLOCK_50   ; -1.009 ; -1.009 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13] ; CLOCK_50   ; -1.019 ; -1.019 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14] ; CLOCK_50   ; -1.019 ; -1.019 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15] ; CLOCK_50   ; -0.985 ; -0.985 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; KEY[*]       ; CLOCK_50   ; -6.758 ; -6.758 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  KEY[1]      ; CLOCK_50   ; -6.758 ; -6.758 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]   ; CLOCK_50   ; -5.773 ; -5.773 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; -6.168 ; -6.168 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; -6.153 ; -6.153 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; -6.355 ; -6.355 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; -6.354 ; -6.354 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; -6.696 ; -6.696 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; -6.733 ; -6.733 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; -6.110 ; -6.110 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; -5.848 ; -5.848 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; -5.806 ; -5.806 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; -5.974 ; -5.974 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; -6.588 ; -6.588 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; -6.339 ; -6.339 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; -6.004 ; -6.004 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; -5.773 ; -5.773 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; -6.369 ; -6.369 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; -6.175 ; -6.175 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SW[*]        ; CLOCK_50   ; -2.778 ; -2.778 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SW[0]       ; CLOCK_50   ; -2.778 ; -2.778 ; Rise       ; unew|altpll_component|pll|clk[1] ;
+--------------+------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                         ;
+----------------+------------+--------+--------+------------+----------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+----------------+------------+--------+--------+------------+----------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; 3.439  ; 3.439  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.825  ; 2.825  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.922  ; 2.922  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 2.583  ; 2.583  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.805  ; 2.805  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.511  ; 2.511  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.811  ; 2.811  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.468  ; 2.468  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 3.439  ; 3.439  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 3.236  ; 3.236  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.763  ; 2.763  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 3.190  ; 3.190  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_50   ; 2.718  ; 2.718  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_50   ; 2.181  ; 2.181  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 3.608  ; 3.608  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -2.132 ;        ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 2.418  ; 2.418  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 5.431  ; 5.431  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 4.618  ; 4.618  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 4.677  ; 4.677  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 5.273  ; 5.273  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 4.917  ; 4.917  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 5.338  ; 5.338  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 5.082  ; 5.082  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 4.874  ; 4.874  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 5.273  ; 5.273  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 5.129  ; 5.129  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 4.864  ; 4.864  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 5.117  ; 5.117  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 5.304  ; 5.304  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 5.431  ; 5.431  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 5.103  ; 5.103  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 5.150  ; 5.150  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 4.792  ; 4.792  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_50   ; 3.990  ; 3.990  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 3.074  ; 3.074  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_50   ; 3.816  ; 3.816  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 3.119  ; 3.119  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -2.132 ; Fall       ; unew|altpll_component|pll|clk[0] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 7.005  ; 7.005  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 6.913  ; 6.913  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 6.555  ; 6.555  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 6.915  ; 6.915  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 6.932  ; 6.932  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 6.932  ; 6.932  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 6.936  ; 6.936  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 6.846  ; 6.846  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 6.885  ; 6.885  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 7.005  ; 7.005  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 6.854  ; 6.854  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 6.885  ; 6.885  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 6.855  ; 6.855  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_BA_0      ; CLOCK_50   ; 7.553  ; 7.553  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_BA_1      ; CLOCK_50   ; 7.016  ; 7.016  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_CAS_N     ; CLOCK_50   ; 7.557  ; 7.557  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_CS_N      ; CLOCK_50   ; 7.252  ; 7.252  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 6.992  ; 6.992  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 6.118  ; 6.118  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 5.819  ; 5.819  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 5.896  ; 5.896  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 5.978  ; 5.978  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 6.151  ; 6.151  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 6.108  ; 6.108  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 5.900  ; 5.900  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 6.992  ; 6.992  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 5.894  ; 5.894  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 6.319  ; 6.319  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 6.295  ; 6.295  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 6.144  ; 6.144  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 5.915  ; 5.915  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 6.258  ; 6.258  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 6.330  ; 6.330  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 6.972  ; 6.972  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_LDQM      ; CLOCK_50   ; 7.455  ; 7.455  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_RAS_N     ; CLOCK_50   ; 7.189  ; 7.189  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_UDQM      ; CLOCK_50   ; 7.279  ; 7.279  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_WE_N      ; CLOCK_50   ; 7.239  ; 7.239  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; GPIO_1[*]      ; CLOCK_50   ; 7.328  ; 7.328  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  GPIO_1[16]    ; CLOCK_50   ; 7.328  ; 7.328  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  GPIO_1[17]    ; CLOCK_50   ; 6.369  ; 6.369  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  GPIO_1[24]    ; CLOCK_50   ; 7.168  ; 7.168  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 10.841 ; 10.841 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 10.810 ; 10.810 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 10.599 ; 10.599 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 9.928  ; 9.928  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 10.216 ; 10.216 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 9.264  ; 9.264  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 10.350 ; 10.350 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 10.785 ; 10.785 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 10.449 ; 10.449 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 10.148 ; 10.148 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 10.177 ; 10.177 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 10.445 ; 10.445 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 10.201 ; 10.201 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 10.553 ; 10.553 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 10.841 ; 10.841 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 9.761  ; 9.761  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 10.548 ; 10.548 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 10.254 ; 10.254 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 9.616  ; 9.616  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_CE_N      ; CLOCK_50   ; 9.267  ; 9.267  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 8.030  ; 8.030  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 8.030  ; 8.030  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 7.824  ; 7.824  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 7.781  ; 7.781  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 7.667  ; 7.667  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 6.839  ; 6.839  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 7.538  ; 7.538  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 7.031  ; 7.031  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 7.385  ; 7.385  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 7.546  ; 7.546  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 7.226  ; 7.226  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 6.559  ; 6.559  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 8.001  ; 8.001  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 7.419  ; 7.419  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 7.698  ; 7.698  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 7.257  ; 7.257  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 7.135  ; 7.135  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_LB_N      ; CLOCK_50   ; 10.600 ; 10.600 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_OE_N      ; CLOCK_50   ; 9.443  ; 9.443  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_UB_N      ; CLOCK_50   ; 9.485  ; 9.485  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_WE_N      ; CLOCK_50   ; 9.707  ; 9.707  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; VGA_CLK        ; CLOCK_50   ; 4.915  ; 4.915  ; Rise       ; unew|altpll_component|pll|clk[1] ;
+----------------+------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+----------------+------------+--------+--------+------------+----------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+----------------+------------+--------+--------+------------+----------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; 2.468  ; 2.468  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.825  ; 2.825  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.922  ; 2.922  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 2.583  ; 2.583  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.805  ; 2.805  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.511  ; 2.511  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.811  ; 2.811  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.468  ; 2.468  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 3.439  ; 3.439  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 3.236  ; 3.236  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.763  ; 2.763  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 3.190  ; 3.190  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_50   ; 2.718  ; 2.718  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_50   ; 2.181  ; 2.181  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 3.608  ; 3.608  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -2.132 ;        ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 2.418  ; 2.418  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 3.350  ; 3.350  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 3.350  ; 3.350  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 3.594  ; 3.594  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 3.733  ; 3.733  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 3.859  ; 3.859  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 4.062  ; 4.062  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 4.023  ; 4.023  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 3.844  ; 3.844  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 3.952  ; 3.952  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 3.626  ; 3.626  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 3.600  ; 3.600  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 4.077  ; 4.077  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 4.028  ; 4.028  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 4.040  ; 4.040  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 3.842  ; 3.842  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 4.076  ; 4.076  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 3.994  ; 3.994  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_50   ; 3.990  ; 3.990  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 3.074  ; 3.074  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_50   ; 3.816  ; 3.816  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 3.119  ; 3.119  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -2.132 ; Fall       ; unew|altpll_component|pll|clk[0] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 5.480  ; 5.480  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 5.647  ; 5.647  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 5.480  ; 5.480  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 5.960  ; 5.960  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 5.666  ; 5.666  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 5.618  ; 5.618  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 5.673  ; 5.673  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 5.593  ; 5.593  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 5.611  ; 5.611  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 5.927  ; 5.927  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 5.929  ; 5.929  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 5.812  ; 5.812  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 5.957  ; 5.957  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_BA_0      ; CLOCK_50   ; 6.677  ; 6.677  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_BA_1      ; CLOCK_50   ; 6.367  ; 6.367  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_CAS_N     ; CLOCK_50   ; 5.946  ; 5.946  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_CS_N      ; CLOCK_50   ; 6.332  ; 6.332  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 5.182  ; 5.182  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 5.341  ; 5.341  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 5.182  ; 5.182  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 5.676  ; 5.676  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 5.583  ; 5.583  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 5.875  ; 5.875  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 5.347  ; 5.347  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 5.531  ; 5.531  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 5.729  ; 5.729  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 5.645  ; 5.645  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 5.896  ; 5.896  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 5.398  ; 5.398  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 5.376  ; 5.376  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 5.887  ; 5.887  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 5.645  ; 5.645  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 5.746  ; 5.746  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 5.707  ; 5.707  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_LDQM      ; CLOCK_50   ; 6.197  ; 6.197  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_RAS_N     ; CLOCK_50   ; 5.749  ; 5.749  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_UDQM      ; CLOCK_50   ; 6.035  ; 6.035  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_WE_N      ; CLOCK_50   ; 5.797  ; 5.797  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; GPIO_1[*]      ; CLOCK_50   ; 6.369  ; 6.369  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  GPIO_1[16]    ; CLOCK_50   ; 7.328  ; 7.328  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  GPIO_1[17]    ; CLOCK_50   ; 6.369  ; 6.369  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  GPIO_1[24]    ; CLOCK_50   ; 7.168  ; 7.168  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 6.090  ; 6.090  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 7.205  ; 7.205  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 7.460  ; 7.460  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 7.445  ; 7.445  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 7.612  ; 7.612  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 6.797  ; 6.797  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 7.195  ; 7.195  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 6.862  ; 6.862  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 6.933  ; 6.933  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 7.325  ; 7.325  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 7.030  ; 7.030  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 6.801  ; 6.801  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 6.892  ; 6.892  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 7.200  ; 7.200  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 7.308  ; 7.308  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 6.626  ; 6.626  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 6.880  ; 6.880  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 6.751  ; 6.751  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 6.090  ; 6.090  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_CE_N      ; CLOCK_50   ; 6.772  ; 6.772  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 5.632  ; 5.632  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 6.693  ; 6.693  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 6.973  ; 6.973  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 6.397  ; 6.397  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 7.072  ; 7.072  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 6.753  ; 6.753  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 6.399  ; 6.399  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 6.850  ; 6.850  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 6.660  ; 6.660  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 6.382  ; 6.382  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 6.474  ; 6.474  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 5.632  ; 5.632  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 7.101  ; 7.101  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 7.079  ; 7.079  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 6.412  ; 6.412  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 7.148  ; 7.148  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 6.946  ; 6.946  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_LB_N      ; CLOCK_50   ; 5.865  ; 5.865  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_OE_N      ; CLOCK_50   ; 5.843  ; 5.843  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_UB_N      ; CLOCK_50   ; 6.983  ; 6.983  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_WE_N      ; CLOCK_50   ; 5.528  ; 5.528  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; VGA_CLK        ; CLOCK_50   ; 4.915  ; 4.915  ; Rise       ; unew|altpll_component|pll|clk[1] ;
+----------------+------------+--------+--------+------------+----------------------------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; SW[0]      ; LEDR[0]     ; 5.978  ;    ;    ; 5.978  ;
; SW[1]      ; LEDR[1]     ; 5.673  ;    ;    ; 5.673  ;
; SW[2]      ; LEDR[2]     ; 5.135  ;    ;    ; 5.135  ;
; SW[3]      ; LEDR[3]     ; 5.425  ;    ;    ; 5.425  ;
; SW[4]      ; LEDR[4]     ; 5.280  ;    ;    ; 5.280  ;
; SW[5]      ; LEDR[5]     ; 5.702  ;    ;    ; 5.702  ;
; SW[6]      ; LEDR[6]     ; 5.338  ;    ;    ; 5.338  ;
; SW[7]      ; LEDR[7]     ; 6.320  ;    ;    ; 6.320  ;
; SW[8]      ; LEDR[8]     ; 6.104  ;    ;    ; 6.104  ;
; SW[9]      ; LEDR[9]     ; 6.211  ;    ;    ; 6.211  ;
; SW[10]     ; LEDR[10]    ; 5.765  ;    ;    ; 5.765  ;
; SW[11]     ; LEDR[11]    ; 5.694  ;    ;    ; 5.694  ;
; SW[12]     ; LEDR[12]    ; 5.700  ;    ;    ; 5.700  ;
; SW[13]     ; LEDR[13]    ; 9.599  ;    ;    ; 9.599  ;
; SW[14]     ; LEDR[14]    ; 9.415  ;    ;    ; 9.415  ;
; SW[15]     ; LEDR[15]    ; 9.657  ;    ;    ; 9.657  ;
; SW[16]     ; LEDR[16]    ; 10.138 ;    ;    ; 10.138 ;
; SW[17]     ; LEDR[17]    ; 9.593  ;    ;    ; 9.593  ;
; UART_RXD   ; UART_TXD    ; 8.016  ;    ;    ; 8.016  ;
+------------+-------------+--------+----+----+--------+


+------------------------------------------------------+
; Minimum Propagation Delay                            ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; SW[0]      ; LEDR[0]     ; 5.978  ;    ;    ; 5.978  ;
; SW[1]      ; LEDR[1]     ; 5.673  ;    ;    ; 5.673  ;
; SW[2]      ; LEDR[2]     ; 5.135  ;    ;    ; 5.135  ;
; SW[3]      ; LEDR[3]     ; 5.425  ;    ;    ; 5.425  ;
; SW[4]      ; LEDR[4]     ; 5.280  ;    ;    ; 5.280  ;
; SW[5]      ; LEDR[5]     ; 5.702  ;    ;    ; 5.702  ;
; SW[6]      ; LEDR[6]     ; 5.338  ;    ;    ; 5.338  ;
; SW[7]      ; LEDR[7]     ; 6.320  ;    ;    ; 6.320  ;
; SW[8]      ; LEDR[8]     ; 6.104  ;    ;    ; 6.104  ;
; SW[9]      ; LEDR[9]     ; 6.211  ;    ;    ; 6.211  ;
; SW[10]     ; LEDR[10]    ; 5.765  ;    ;    ; 5.765  ;
; SW[11]     ; LEDR[11]    ; 5.694  ;    ;    ; 5.694  ;
; SW[12]     ; LEDR[12]    ; 5.700  ;    ;    ; 5.700  ;
; SW[13]     ; LEDR[13]    ; 9.599  ;    ;    ; 9.599  ;
; SW[14]     ; LEDR[14]    ; 9.415  ;    ;    ; 9.415  ;
; SW[15]     ; LEDR[15]    ; 9.657  ;    ;    ; 9.657  ;
; SW[16]     ; LEDR[16]    ; 10.138 ;    ;    ; 10.138 ;
; SW[17]     ; LEDR[17]    ; 9.593  ;    ;    ; 9.593  ;
; UART_RXD   ; UART_TXD    ; 8.016  ;    ;    ; 8.016  ;
+------------+-------------+--------+----+----+--------+


+------------------------------------------------------------------------------------------+
; Output Enable Times                                                                      ;
+--------------+------------+-------+------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-------+------+------------+----------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.162 ;      ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.162 ;      ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.192 ;      ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.192 ;      ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.474 ;      ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.474 ;      ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.474 ;      ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.474 ;      ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.520 ;      ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.490 ;      ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.520 ;      ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.520 ;      ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.521 ;      ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.521 ;      ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.531 ;      ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.531 ;      ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.507 ;      ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 5.528 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.528 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.558 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 5.558 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 5.840 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 5.840 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.840 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.840 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.886 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 5.856 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 5.886 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 5.886 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 5.887 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 5.887 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 5.897 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 5.897 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 5.873 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 9.145 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 9.713 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 9.723 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 9.499 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 9.479 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 9.451 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 9.451 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 9.451 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 9.145 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 9.195 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 9.195 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 9.456 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 9.456 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 9.446 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 9.446 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 9.670 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 9.659 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
+--------------+------------+-------+------+------------+----------------------------------+


+------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                              ;
+--------------+------------+-------+------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-------+------+------------+----------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.162 ;      ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.162 ;      ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.192 ;      ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.192 ;      ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.474 ;      ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.474 ;      ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.474 ;      ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.474 ;      ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.520 ;      ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.490 ;      ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.520 ;      ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.520 ;      ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.521 ;      ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.521 ;      ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.531 ;      ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.531 ;      ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.507 ;      ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 5.528 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.528 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.558 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 5.558 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 5.840 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 5.840 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.840 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.840 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.886 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 5.856 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 5.886 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 5.886 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 5.887 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 5.887 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 5.897 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 5.897 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 5.873 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 4.966 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 5.534 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 5.544 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 5.320 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 5.300 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 5.272 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 5.272 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 5.272 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 4.966 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 5.016 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 5.016 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 5.277 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 5.277 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 5.267 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 5.267 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 5.491 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 5.480 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
+--------------+------------+-------+------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                              ;
+--------------+------------+-----------+-----------+------------+----------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-----------+-----------+------------+----------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.162     ;           ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.162     ;           ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.192     ;           ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.192     ;           ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.474     ;           ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.474     ;           ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.474     ;           ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.474     ;           ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.520     ;           ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.490     ;           ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.520     ;           ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.520     ;           ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.521     ;           ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.521     ;           ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.531     ;           ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.531     ;           ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.507     ;           ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 5.528     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.528     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.558     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 5.558     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 5.840     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 5.840     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.840     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.840     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.886     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 5.856     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 5.886     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 5.886     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 5.887     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 5.887     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 5.897     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 5.897     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 5.873     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 9.145     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 9.713     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 9.723     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 9.499     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 9.479     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 9.451     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 9.451     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 9.451     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 9.145     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 9.195     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 9.195     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 9.456     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 9.456     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 9.446     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 9.446     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 9.670     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 9.659     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
+--------------+------------+-----------+-----------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                      ;
+--------------+------------+-----------+-----------+------------+----------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-----------+-----------+------------+----------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.162     ;           ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.162     ;           ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.192     ;           ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.192     ;           ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.474     ;           ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.474     ;           ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.474     ;           ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.474     ;           ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.520     ;           ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.490     ;           ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.520     ;           ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.520     ;           ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.521     ;           ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.521     ;           ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.531     ;           ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.531     ;           ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.507     ;           ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 5.528     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.528     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.558     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 5.558     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 5.840     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 5.840     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.840     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.840     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.886     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 5.856     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 5.886     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 5.886     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 5.887     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 5.887     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 5.897     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 5.897     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 5.873     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 4.966     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 5.534     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 5.544     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 5.320     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 5.300     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 5.272     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 5.272     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 5.272     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 4.966     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 5.016     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 5.016     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 5.277     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 5.277     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 5.267     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 5.267     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 5.491     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 5.480     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
+--------------+------------+-----------+-----------+------------+----------------------------------+


+-----------------------------------------------------------+
; Fast Model Setup Summary                                  ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; unew|altpll_component|pll|clk[0] ; 14.271 ; 0.000         ;
; unew|altpll_component|pll|clk[1] ; 16.217 ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast Model Hold Summary                                  ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; unew|altpll_component|pll|clk[0] ; 0.215 ; 0.000         ;
; unew|altpll_component|pll|clk[1] ; 0.215 ; 0.000         ;
+----------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Fast Model Recovery Summary                               ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; unew|altpll_component|pll|clk[0] ; 5.356  ; 0.000         ;
; unew|altpll_component|pll|clk[1] ; 17.272 ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast Model Removal Summary                               ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; unew|altpll_component|pll|clk[1] ; 0.858 ; 0.000         ;
; unew|altpll_component|pll|clk[0] ; 4.504 ; 0.000         ;
+----------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                    ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; unew|altpll_component|pll|clk[0] ; 7.620  ; 0.000         ;
; unew|altpll_component|pll|clk[1] ; 7.873  ; 0.000         ;
; CLOCK_50                         ; 10.000 ; 0.000         ;
; altera_reserved_tck              ; 97.778 ; 0.000         ;
+----------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'unew|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                              ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 14.271 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[8]      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.009     ; 2.752      ;
; 14.271 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[9]      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.009     ; 2.752      ;
; 14.271 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[11]     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.009     ; 2.752      ;
; 14.271 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[13]     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.009     ; 2.752      ;
; 14.271 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[14]     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.009     ; 2.752      ;
; 14.271 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[17]     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.009     ; 2.752      ;
; 14.271 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[18]     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.009     ; 2.752      ;
; 14.271 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[19]     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.009     ; 2.752      ;
; 14.271 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[22]     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.009     ; 2.752      ;
; 14.271 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[21]     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.009     ; 2.752      ;
; 14.300 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[10]     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.005     ; 2.727      ;
; 14.300 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[12]     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.005     ; 2.727      ;
; 14.300 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[15]     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.005     ; 2.727      ;
; 14.300 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[16]     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.005     ; 2.727      ;
; 14.497 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[20]     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.005     ; 2.530      ;
; 14.586 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|RD_MASK[1]    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.007     ; 2.439      ;
; 14.586 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mRD           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.007     ; 2.439      ;
; 14.633 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mWR           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.007     ; 2.392      ;
; 14.661 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|RD_MASK[0]    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.007     ; 2.364      ;
; 14.729 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[16] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.011     ; 2.292      ;
; 14.729 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[15] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.011     ; 2.292      ;
; 14.729 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[17] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.011     ; 2.292      ;
; 14.729 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[19] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.011     ; 2.292      ;
; 14.729 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[21] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.011     ; 2.292      ;
; 14.729 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[22] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.011     ; 2.292      ;
; 14.729 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[20] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.011     ; 2.292      ;
; 14.729 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[13] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.011     ; 2.292      ;
; 14.729 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[14] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.011     ; 2.292      ;
; 14.729 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[12] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.011     ; 2.292      ;
; 14.729 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[10] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.011     ; 2.292      ;
; 14.729 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[11] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.011     ; 2.292      ;
; 14.729 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[9]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.011     ; 2.292      ;
; 14.749 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|WR_MASK[1]    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.007     ; 2.276      ;
; 14.752 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[8]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.005     ; 2.275      ;
; 14.752 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[22] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.005     ; 2.275      ;
; 14.752 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[21] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.005     ; 2.275      ;
; 14.752 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[19] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.005     ; 2.275      ;
; 14.752 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[16] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.005     ; 2.275      ;
; 14.752 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[17] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.005     ; 2.275      ;
; 14.752 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[15] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.005     ; 2.275      ;
; 14.752 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[11] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.005     ; 2.275      ;
; 14.752 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[10] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.005     ; 2.275      ;
; 14.752 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[9]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.005     ; 2.275      ;
; 14.757 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|WR_MASK[0]    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.007     ; 2.268      ;
; 14.770 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[22] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.002      ; 2.264      ;
; 14.770 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[21] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.002      ; 2.264      ;
; 14.770 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[19] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.002      ; 2.264      ;
; 14.770 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[18] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.002      ; 2.264      ;
; 14.770 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[16] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.002      ; 2.264      ;
; 14.770 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[17] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.002      ; 2.264      ;
; 14.770 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[15] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.002      ; 2.264      ;
; 14.770 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[12] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.002      ; 2.264      ;
; 14.770 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[13] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.002      ; 2.264      ;
; 14.776 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[8]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.009     ; 2.247      ;
; 14.776 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[14] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.009     ; 2.247      ;
; 14.776 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[10] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.009     ; 2.247      ;
; 14.776 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[11] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.009     ; 2.247      ;
; 14.776 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[9]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.009     ; 2.247      ;
; 14.790 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[8]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.002     ; 2.240      ;
; 14.790 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[18] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.002     ; 2.240      ;
; 14.790 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[17] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.002     ; 2.240      ;
; 14.790 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[22] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.002     ; 2.240      ;
; 14.790 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[21] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.002     ; 2.240      ;
; 14.790 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[20] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.002     ; 2.240      ;
; 14.790 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[19] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.002     ; 2.240      ;
; 14.790 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[14] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.002     ; 2.240      ;
; 14.790 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[12] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.002     ; 2.240      ;
; 14.790 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[13] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.002     ; 2.240      ;
; 14.790 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[10] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.002     ; 2.240      ;
; 14.790 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[11] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.002     ; 2.240      ;
; 14.790 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[9]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.002     ; 2.240      ;
; 14.892 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[20] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.005     ; 2.135      ;
; 14.896 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[16] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.005     ; 2.131      ;
; 14.896 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[15] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.005     ; 2.131      ;
; 14.930 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[18] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.008     ; 2.094      ;
; 14.930 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[13] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.008     ; 2.094      ;
; 14.930 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[14] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.008     ; 2.094      ;
; 14.930 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[12] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.008     ; 2.094      ;
; 14.931 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[8]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.008     ; 2.093      ;
; 14.931 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[18] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.008     ; 2.093      ;
; 15.037 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[20] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.002      ; 1.997      ;
; 17.299 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0] ; Sdram_Control_4Port:u7|mWR           ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 20.000       ; 0.017      ; 2.750      ;
; 17.300 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0] ; Sdram_Control_4Port:u7|RD_MASK[0]    ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 20.000       ; 0.017      ; 2.749      ;
; 17.302 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0] ; Sdram_Control_4Port:u7|mWR           ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 20.000       ; 0.015      ; 2.745      ;
; 17.303 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0] ; Sdram_Control_4Port:u7|RD_MASK[0]    ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 20.000       ; 0.015      ; 2.744      ;
; 17.313 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0] ; Sdram_Control_4Port:u7|mADDR[8]      ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 20.000       ; 0.015      ; 2.734      ;
; 17.313 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0] ; Sdram_Control_4Port:u7|mADDR[9]      ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 20.000       ; 0.015      ; 2.734      ;
; 17.313 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0] ; Sdram_Control_4Port:u7|mADDR[11]     ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 20.000       ; 0.015      ; 2.734      ;
; 17.313 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0] ; Sdram_Control_4Port:u7|mADDR[13]     ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 20.000       ; 0.015      ; 2.734      ;
; 17.313 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0] ; Sdram_Control_4Port:u7|mADDR[14]     ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 20.000       ; 0.015      ; 2.734      ;
; 17.313 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0] ; Sdram_Control_4Port:u7|mADDR[17]     ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 20.000       ; 0.015      ; 2.734      ;
; 17.313 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0] ; Sdram_Control_4Port:u7|mADDR[18]     ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 20.000       ; 0.015      ; 2.734      ;
; 17.313 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0] ; Sdram_Control_4Port:u7|mADDR[19]     ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 20.000       ; 0.015      ; 2.734      ;
; 17.313 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0] ; Sdram_Control_4Port:u7|mADDR[22]     ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 20.000       ; 0.015      ; 2.734      ;
; 17.313 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0] ; Sdram_Control_4Port:u7|mADDR[21]     ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 20.000       ; 0.015      ; 2.734      ;
; 17.316 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0] ; Sdram_Control_4Port:u7|mADDR[8]      ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 20.000       ; 0.013      ; 2.729      ;
; 17.316 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0] ; Sdram_Control_4Port:u7|mADDR[9]      ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 20.000       ; 0.013      ; 2.729      ;
; 17.316 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0] ; Sdram_Control_4Port:u7|mADDR[11]     ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 20.000       ; 0.013      ; 2.729      ;
; 17.316 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0] ; Sdram_Control_4Port:u7|mADDR[13]     ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 20.000       ; 0.013      ; 2.729      ;
; 17.316 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0] ; Sdram_Control_4Port:u7|mADDR[14]     ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 20.000       ; 0.013      ; 2.729      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'unew|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                       ; To Node                                                                            ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 16.217 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a8~porta_we_reg         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.085     ; 3.730      ;
; 16.217 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a8~porta_address_reg0   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.085     ; 3.730      ;
; 16.217 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a8~porta_address_reg1   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.085     ; 3.730      ;
; 16.217 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a8~porta_address_reg2   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.085     ; 3.730      ;
; 16.217 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a8~porta_address_reg3   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.085     ; 3.730      ;
; 16.217 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a8~porta_address_reg4   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.085     ; 3.730      ;
; 16.217 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a8~porta_address_reg5   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.085     ; 3.730      ;
; 16.217 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a8~porta_address_reg6   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.085     ; 3.730      ;
; 16.217 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a8~porta_address_reg7   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.085     ; 3.730      ;
; 16.217 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a8~porta_address_reg8   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.085     ; 3.730      ;
; 16.217 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a8~porta_address_reg9   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.085     ; 3.730      ;
; 16.217 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a8~porta_address_reg10  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.085     ; 3.730      ;
; 16.217 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a8~porta_address_reg11  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.085     ; 3.730      ;
; 16.241 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a16~porta_we_reg        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.081     ; 3.710      ;
; 16.241 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a16~porta_address_reg0  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.081     ; 3.710      ;
; 16.241 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a16~porta_address_reg1  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.081     ; 3.710      ;
; 16.241 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a16~porta_address_reg2  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.081     ; 3.710      ;
; 16.241 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a16~porta_address_reg3  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.081     ; 3.710      ;
; 16.241 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a16~porta_address_reg4  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.081     ; 3.710      ;
; 16.241 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a16~porta_address_reg5  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.081     ; 3.710      ;
; 16.241 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a16~porta_address_reg6  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.081     ; 3.710      ;
; 16.241 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a16~porta_address_reg7  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.081     ; 3.710      ;
; 16.241 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a16~porta_address_reg8  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.081     ; 3.710      ;
; 16.241 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a16~porta_address_reg9  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.081     ; 3.710      ;
; 16.241 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a16~porta_address_reg10 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.081     ; 3.710      ;
; 16.241 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a16~porta_address_reg11 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.081     ; 3.710      ;
; 16.259 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a2~porta_we_reg         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[2] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.077     ; 3.696      ;
; 16.259 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a22~porta_we_reg        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[6] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.082     ; 3.691      ;
; 16.259 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a2~porta_address_reg0   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[2] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.077     ; 3.696      ;
; 16.259 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a2~porta_address_reg1   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[2] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.077     ; 3.696      ;
; 16.259 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a2~porta_address_reg2   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[2] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.077     ; 3.696      ;
; 16.259 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a2~porta_address_reg3   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[2] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.077     ; 3.696      ;
; 16.259 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a2~porta_address_reg4   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[2] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.077     ; 3.696      ;
; 16.259 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a2~porta_address_reg5   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[2] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.077     ; 3.696      ;
; 16.259 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a2~porta_address_reg6   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[2] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.077     ; 3.696      ;
; 16.259 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a2~porta_address_reg7   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[2] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.077     ; 3.696      ;
; 16.259 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a2~porta_address_reg8   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[2] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.077     ; 3.696      ;
; 16.259 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a2~porta_address_reg9   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[2] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.077     ; 3.696      ;
; 16.259 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a2~porta_address_reg10  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[2] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.077     ; 3.696      ;
; 16.259 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a2~porta_address_reg11  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[2] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.077     ; 3.696      ;
; 16.259 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a22~porta_address_reg0  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[6] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.082     ; 3.691      ;
; 16.259 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a22~porta_address_reg1  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[6] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.082     ; 3.691      ;
; 16.259 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a22~porta_address_reg2  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[6] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.082     ; 3.691      ;
; 16.259 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a22~porta_address_reg3  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[6] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.082     ; 3.691      ;
; 16.259 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a22~porta_address_reg4  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[6] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.082     ; 3.691      ;
; 16.259 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a22~porta_address_reg5  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[6] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.082     ; 3.691      ;
; 16.259 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a22~porta_address_reg6  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[6] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.082     ; 3.691      ;
; 16.259 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a22~porta_address_reg7  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[6] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.082     ; 3.691      ;
; 16.259 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a22~porta_address_reg8  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[6] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.082     ; 3.691      ;
; 16.259 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a22~porta_address_reg9  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[6] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.082     ; 3.691      ;
; 16.259 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a22~porta_address_reg10 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[6] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.082     ; 3.691      ;
; 16.259 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a22~porta_address_reg11 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[6] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.082     ; 3.691      ;
; 16.295 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a25~porta_we_reg        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte3_data[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.085     ; 3.652      ;
; 16.295 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a25~porta_address_reg0  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte3_data[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.085     ; 3.652      ;
; 16.295 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a25~porta_address_reg1  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte3_data[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.085     ; 3.652      ;
; 16.295 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a25~porta_address_reg2  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte3_data[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.085     ; 3.652      ;
; 16.295 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a25~porta_address_reg3  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte3_data[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.085     ; 3.652      ;
; 16.295 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a25~porta_address_reg4  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte3_data[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.085     ; 3.652      ;
; 16.295 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a25~porta_address_reg5  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte3_data[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.085     ; 3.652      ;
; 16.295 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a25~porta_address_reg6  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte3_data[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.085     ; 3.652      ;
; 16.295 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a25~porta_address_reg7  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte3_data[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.085     ; 3.652      ;
; 16.295 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a25~porta_address_reg8  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte3_data[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.085     ; 3.652      ;
; 16.295 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a25~porta_address_reg9  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte3_data[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.085     ; 3.652      ;
; 16.295 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a25~porta_address_reg10 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte3_data[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.085     ; 3.652      ;
; 16.295 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a25~porta_address_reg11 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte3_data[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.085     ; 3.652      ;
; 16.300 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a3~porta_we_reg         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[3] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.077     ; 3.655      ;
; 16.300 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a3~porta_address_reg0   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[3] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.077     ; 3.655      ;
; 16.300 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a3~porta_address_reg1   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[3] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.077     ; 3.655      ;
; 16.300 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a3~porta_address_reg2   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[3] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.077     ; 3.655      ;
; 16.300 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a3~porta_address_reg3   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[3] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.077     ; 3.655      ;
; 16.300 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a3~porta_address_reg4   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[3] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.077     ; 3.655      ;
; 16.300 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a3~porta_address_reg5   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[3] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.077     ; 3.655      ;
; 16.300 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a3~porta_address_reg6   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[3] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.077     ; 3.655      ;
; 16.300 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a3~porta_address_reg7   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[3] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.077     ; 3.655      ;
; 16.300 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a3~porta_address_reg8   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[3] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.077     ; 3.655      ;
; 16.300 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a3~porta_address_reg9   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[3] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.077     ; 3.655      ;
; 16.300 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a3~porta_address_reg10  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[3] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.077     ; 3.655      ;
; 16.300 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a3~porta_address_reg11  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[3] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.077     ; 3.655      ;
; 16.317 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a23~porta_we_reg        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[7] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.084     ; 3.631      ;
; 16.317 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a23~porta_address_reg0  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[7] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.084     ; 3.631      ;
; 16.317 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a23~porta_address_reg1  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[7] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.084     ; 3.631      ;
; 16.317 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a23~porta_address_reg2  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[7] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.084     ; 3.631      ;
; 16.317 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a23~porta_address_reg3  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[7] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.084     ; 3.631      ;
; 16.317 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a23~porta_address_reg4  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[7] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.084     ; 3.631      ;
; 16.317 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a23~porta_address_reg5  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[7] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.084     ; 3.631      ;
; 16.317 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a23~porta_address_reg6  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[7] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.084     ; 3.631      ;
; 16.317 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a23~porta_address_reg7  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[7] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.084     ; 3.631      ;
; 16.317 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a23~porta_address_reg8  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[7] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.084     ; 3.631      ;
; 16.317 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a23~porta_address_reg9  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[7] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.084     ; 3.631      ;
; 16.317 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a23~porta_address_reg10 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[7] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.084     ; 3.631      ;
; 16.317 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a23~porta_address_reg11 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[7] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.084     ; 3.631      ;
; 16.334 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a24~porta_we_reg        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte3_data[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.078     ; 3.620      ;
; 16.334 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a24~porta_address_reg0  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte3_data[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.078     ; 3.620      ;
; 16.334 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a24~porta_address_reg1  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte3_data[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.078     ; 3.620      ;
; 16.334 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a24~porta_address_reg2  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte3_data[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.078     ; 3.620      ;
; 16.334 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a24~porta_address_reg3  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte3_data[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.078     ; 3.620      ;
; 16.334 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a24~porta_address_reg4  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte3_data[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.078     ; 3.620      ;
; 16.334 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a24~porta_address_reg5  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte3_data[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.078     ; 3.620      ;
; 16.334 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a24~porta_address_reg6  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte3_data[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.078     ; 3.620      ;
; 16.334 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a24~porta_address_reg7  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte3_data[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.078     ; 3.620      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'unew|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                      ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.215 ; Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                            ; Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                            ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|oe4                                                                                                                  ; Sdram_Control_4Port:u7|command:command1|oe4                                                                                                                  ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|IN_REQ                                                                                                                                ; Sdram_Control_4Port:u7|IN_REQ                                                                                                                                ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|mWR_DONE                                                                                                                              ; Sdram_Control_4Port:u7|mWR_DONE                                                                                                                              ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|WR_MASK[1]                                                                                                                            ; Sdram_Control_4Port:u7|WR_MASK[1]                                                                                                                            ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|do_writea                                                                                                            ; Sdram_Control_4Port:u7|command:command1|do_writea                                                                                                            ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                         ; Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                         ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|do_reada                                                                                                             ; Sdram_Control_4Port:u7|command:command1|do_reada                                                                                                             ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|do_refresh                                                                                                           ; Sdram_Control_4Port:u7|command:command1|do_refresh                                                                                                           ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Write                                                                                                                                 ; Sdram_Control_4Port:u7|Write                                                                                                                                 ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                 ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                 ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|ST[8]                                                                                                                                 ; Sdram_Control_4Port:u7|ST[8]                                                                                                                                 ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|RD_MASK[0]                                                                                                                            ; Sdram_Control_4Port:u7|RD_MASK[0]                                                                                                                            ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|mWR                                                                                                                                   ; Sdram_Control_4Port:u7|mWR                                                                                                                                   ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                    ; Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                    ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|mRD_DONE                                                                                                                              ; Sdram_Control_4Port:u7|mRD_DONE                                                                                                                              ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                    ; Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                    ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|CMD[0]                                                                                                                                ; Sdram_Control_4Port:u7|CMD[0]                                                                                                                                ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|CMD[1]                                                                                                                                ; Sdram_Control_4Port:u7|CMD[1]                                                                                                                                ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|rp_shift[0]                                                                                                          ; Sdram_Control_4Port:u7|command:command1|rp_shift[0]                                                                                                          ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                              ; Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                              ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                                              ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                                              ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Read                                                                                                                                  ; Sdram_Control_4Port:u7|Read                                                                                                                                  ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                               ; Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                               ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|ex_read                                                                                                              ; Sdram_Control_4Port:u7|command:command1|ex_read                                                                                                              ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|ex_write                                                                                                             ; Sdram_Control_4Port:u7|command:command1|ex_write                                                                                                             ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                         ; Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                         ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|rp_shift[1]                                                                                                          ; Sdram_Control_4Port:u7|command:command1|rp_shift[1]                                                                                                          ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|control_interface:control1|timer[0]                                                                                                   ; Sdram_Control_4Port:u7|control_interface:control1|timer[0]                                                                                                   ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|rp_shift[2]                                                                                                          ; Sdram_Control_4Port:u7|command:command1|rp_shift[2]                                                                                                          ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|OUT_VALID                                                                                                                             ; Sdram_Control_4Port:u7|OUT_VALID                                                                                                                             ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|rp_shift[3]                                                                                                          ; Sdram_Control_4Port:u7|command:command1|rp_shift[3]                                                                                                          ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|rWR1_ADDR[8]                                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[8]                                                                                                                          ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|rWR2_ADDR[8]                                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[8]                                                                                                                          ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|rWR1_ADDR[18]                                                                                                                         ; Sdram_Control_4Port:u7|rWR1_ADDR[18]                                                                                                                         ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|rRD1_ADDR[8]                                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[8]                                                                                                                          ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|rRD2_ADDR[8]                                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[8]                                                                                                                          ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|rWR2_ADDR[20]                                                                                                                         ; Sdram_Control_4Port:u7|rWR2_ADDR[20]                                                                                                                         ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|rRD1_ADDR[18]                                                                                                                         ; Sdram_Control_4Port:u7|rRD1_ADDR[18]                                                                                                                         ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|rRD2_ADDR[20]                                                                                                                         ; Sdram_Control_4Port:u7|rRD2_ADDR[20]                                                                                                                         ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                                ; Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                                ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                                              ; Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                                              ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.236 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9]  ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.388      ;
; 0.237 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                          ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[11]                                                                                                  ; Sdram_Control_4Port:u7|command:command1|SA[3]                                                                                                                ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3] ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2]  ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; Sdram_Control_4Port:u7|command:command1|rw_shift[0]                                                                                                          ; Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                                ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6]  ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[9]                                                                                                   ; Sdram_Control_4Port:u7|command:command1|SA[1]                                                                                                                ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[13]                                                                                                  ; Sdram_Control_4Port:u7|command:command1|SA[5]                                                                                                                ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; Sdram_Control_4Port:u7|mADDR[21]                                                                                                                             ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[21]                                                                                                  ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1] ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[8]                                                                                                   ; Sdram_Control_4Port:u7|command:command1|SA[0]                                                                                                                ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                  ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7] ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[15]                                                                                             ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[15]                                                                                             ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[16]                                                                                                  ; Sdram_Control_4Port:u7|command:command1|SA[8]                                                                                                                ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                               ; Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                    ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'unew|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                   ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|t_ena~reg0                                                                                     ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|t_ena~reg0                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Reset_Delay:u2|oRST_2                                                                                                                                                                                                     ; Reset_Delay:u2|oRST_2                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Reset_Delay:u2|Cont[0]                                                                                                                                                                                                    ; Reset_Delay:u2|Cont[0]                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|i_read                                                                                                                                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|i_read                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[3]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[3]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[5]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[5]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[6]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[6]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_pc[0]                                                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_pc[0]                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonWr                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonWr                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonAReg[2]                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonAReg[2]                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|wait_for_one_post_bret_inst                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|wait_for_one_post_bret_inst                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|hbreak_enabled                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|hbreak_enabled                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_pc[14]                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_pc[14]                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_pc[9]                                                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_pc[9]                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_arb_addend[1]                                            ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_arb_addend[1]                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_align_cycle[1]                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_align_cycle[1]                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_aligning_data                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_aligning_data                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_dbs_address[1]                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_dbs_address[1]                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend[1]                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend[1]                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|timeout_occurred                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|timeout_occurred                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|hbreak_pending                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|hbreak_pending                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_slavearbiterlockenable                                                                                                     ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_slavearbiterlockenable                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|last_cycle_cpu_0_data_master_granted_slave_sdram_0_s1                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|last_cycle_cpu_0_data_master_granted_slave_sdram_0_s1                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_arb_addend[0]_OTERM87                                    ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_arb_addend[0]_OTERM87                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_slavearbiterlockenable                                   ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_slavearbiterlockenable                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|last_cycle_cpu_0_data_master_granted_slave_sram_16bit_512k_0_avalon_slave_0               ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|last_cycle_cpu_0_data_master_granted_slave_sram_16bit_512k_0_avalon_slave_0               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_align_cycle[0]                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_align_cycle[0]                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_waiting_for_data                                                                                                                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_waiting_for_data                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_go                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_go                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|pause_irq                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|pause_irq                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_single_step_mode                                                 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_single_step_mode                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_saved_chosen_master_vector[0]                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_saved_chosen_master_vector[0]                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|last_cycle_cpu_0_instruction_master_granted_slave_sram_16bit_512k_0_avalon_slave_0        ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|last_cycle_cpu_0_instruction_master_granted_slave_sram_16bit_512k_0_avalon_slave_0        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_error                                                          ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_error                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|av_waitrequest                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|av_waitrequest                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|probepresent                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|probepresent                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|how_many_ones[0]       ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|how_many_ones[0]       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|how_many_ones[2]       ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|how_many_ones[2]       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|how_many_ones[3]       ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|how_many_ones[3]       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|how_many_ones[1]       ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|how_many_ones[1]       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[21]                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[21]                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[12]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[12]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_ready                                                          ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_ready                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[0]                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[0]                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[1]                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[1]                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_addend[1]                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_addend[1]                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_addend[0]                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_addend[0]                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonRd                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonRd                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_reg_firsttransfer                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_reg_firsttransfer                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_reg_firsttransfer                                        ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_reg_firsttransfer                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[22]                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[22]                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[5]                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[5]                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[0]                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[0]                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Reset_Delay:u2|oRST_0                                                                                                                                                                                                     ; Reset_Delay:u2|oRST_0                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[11]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[11]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[13]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[13]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[14]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[14]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[15]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[15]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|ac                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|ac                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|woverflow                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|woverflow                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|last_cycle_cpu_0_instruction_master_granted_slave_sdram_0_s1                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|last_cycle_cpu_0_instruction_master_granted_slave_sdram_0_s1                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[23]                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[23]                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[6]                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[6]                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[7]                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[7]                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[8]                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[8]                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[9]                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[9]                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[10]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[10]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[21]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[21]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[8]                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[8]                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_rnw                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_rnw                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[11]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[11]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[10]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[10]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[14]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[14]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[15]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[15]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[18]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[18]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[19]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[19]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[20]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[20]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_cs_n                                                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_cs_n                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[17]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[17]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_count[1]                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_count[1]                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_next.000010000                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_next.000010000                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|refresh_request                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|refresh_request                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|rvalid                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|rvalid                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[2]                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[2]                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[2]                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[2]                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[5]                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[5]                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[6]                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[6]                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[7]                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[7]                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[10]                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[10]                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[13]                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[13]                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[14]                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[14]                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[16]                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[16]                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[24]                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[24]                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[3]                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[3]                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'unew|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                                                                                        ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 5.356  ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 7.000        ; -0.017     ; 1.659      ;
; 5.375  ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 7.000        ; 0.002      ; 1.659      ;
; 9.090  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                      ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; -0.003     ; 0.939      ;
; 9.090  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                      ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; -0.003     ; 0.939      ;
; 9.090  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                      ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; -0.003     ; 0.939      ;
; 9.096  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                      ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; -0.002     ; 0.934      ;
; 9.096  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                      ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; -0.002     ; 0.934      ;
; 9.096  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                      ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; -0.002     ; 0.934      ;
; 9.096  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                      ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; -0.002     ; 0.934      ;
; 9.096  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                      ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; -0.002     ; 0.934      ;
; 9.096  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                                        ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; -0.002     ; 0.934      ;
; 9.096  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                      ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; -0.002     ; 0.934      ;
; 9.096  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                      ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; -0.002     ; 0.934      ;
; 9.096  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                           ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; -0.002     ; 0.934      ;
; 9.096  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                     ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; -0.002     ; 0.934      ;
; 9.096  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                     ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; -0.002     ; 0.934      ;
; 9.096  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                     ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; -0.002     ; 0.934      ;
; 9.219  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                      ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.001      ; 0.814      ;
; 9.219  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                      ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.001      ; 0.814      ;
; 9.219  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                      ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.001      ; 0.814      ;
; 9.219  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                      ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.001      ; 0.814      ;
; 9.219  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                           ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.001      ; 0.814      ;
; 9.219  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                     ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.001      ; 0.814      ;
; 9.219  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                     ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.001      ; 0.814      ;
; 9.219  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                     ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.001      ; 0.814      ;
; 9.300  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                      ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.732      ;
; 9.300  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                      ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.732      ;
; 9.300  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                      ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.732      ;
; 9.300  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                      ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.732      ;
; 9.300  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                      ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.732      ;
; 9.300  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                      ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.732      ;
; 9.300  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                                        ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.732      ;
; 15.073 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.018      ; 1.944      ;
; 15.073 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.018      ; 1.944      ;
; 15.073 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.018      ; 1.944      ;
; 15.073 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.018      ; 1.944      ;
; 15.073 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.018      ; 1.944      ;
; 15.073 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.018      ; 1.944      ;
; 15.073 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.018      ; 1.944      ;
; 15.073 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.027      ; 1.953      ;
; 15.073 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.027      ; 1.953      ;
; 15.073 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.027      ; 1.953      ;
; 15.073 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.027      ; 1.953      ;
; 15.073 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.027      ; 1.953      ;
; 15.073 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.027      ; 1.953      ;
; 15.073 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.027      ; 1.953      ;
; 15.073 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.027      ; 1.953      ;
; 15.073 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.027      ; 1.953      ;
; 15.092 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.048      ; 1.955      ;
; 15.092 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.048      ; 1.955      ;
; 15.092 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.048      ; 1.955      ;
; 15.092 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.048      ; 1.955      ;
; 15.092 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.048      ; 1.955      ;
; 15.092 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.048      ; 1.955      ;
; 15.092 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.048      ; 1.955      ;
; 15.092 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.050      ; 1.957      ;
; 15.092 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.050      ; 1.957      ;
; 15.092 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.050      ; 1.957      ;
; 15.092 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.050      ; 1.957      ;
; 15.092 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.050      ; 1.957      ;
; 15.092 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.050      ; 1.957      ;
; 15.092 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.050      ; 1.957      ;
; 15.092 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.050      ; 1.957      ;
; 15.092 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; 0.050      ; 1.957      ;
; 15.355 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.030     ; 1.647      ;
; 15.355 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.031     ; 1.646      ;
; 15.356 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.024     ; 1.652      ;
; 15.356 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.022     ; 1.654      ;
; 15.356 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.024     ; 1.652      ;
; 15.356 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.020     ; 1.656      ;
; 15.356 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[8]                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.023     ; 1.653      ;
; 15.356 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[8]                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.022     ; 1.654      ;
; 15.356 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.020     ; 1.656      ;
; 15.356 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.020     ; 1.656      ;
; 15.356 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.020     ; 1.656      ;
; 15.356 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.020     ; 1.656      ;
; 15.356 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.020     ; 1.656      ;
; 15.356 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.020     ; 1.656      ;
; 15.356 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.020     ; 1.656      ;
; 15.356 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.020     ; 1.656      ;
; 15.356 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.022     ; 1.654      ;
; 15.356 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.022     ; 1.654      ;
; 15.356 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.022     ; 1.654      ;
; 15.356 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.022     ; 1.654      ;
; 15.356 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.022     ; 1.654      ;
; 15.356 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.021     ; 1.655      ;
; 15.356 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.022     ; 1.654      ;
; 15.356 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.024     ; 1.652      ;
; 15.356 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[7]                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.023     ; 1.653      ;
; 15.356 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[7]                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.022     ; 1.654      ;
; 15.356 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.020     ; 1.656      ;
; 15.356 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.020     ; 1.656      ;
; 15.356 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.023     ; 1.653      ;
; 15.356 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.024     ; 1.652      ;
; 15.356 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[6]                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.023     ; 1.653      ;
; 15.356 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[6]                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.023     ; 1.653      ;
; 15.356 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.021     ; 1.655      ;
; 15.356 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.021     ; 1.655      ;
; 15.356 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.021     ; 1.655      ;
; 15.356 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 17.000       ; -0.021     ; 1.655      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'unew|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                  ; To Node                                                                                 ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 17.272 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[12]          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.158     ; 2.535      ;
; 17.272 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[11]          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.158     ; 2.535      ;
; 17.272 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[13]          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.158     ; 2.535      ;
; 17.272 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[14]          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.158     ; 2.535      ;
; 17.272 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[7]           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.163     ; 2.530      ;
; 17.272 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[8]           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.163     ; 2.530      ;
; 17.272 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[9]           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.163     ; 2.530      ;
; 17.272 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[10]          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.163     ; 2.530      ;
; 17.273 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[5]           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.169     ; 2.523      ;
; 17.273 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[0]           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.176     ; 2.516      ;
; 17.273 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[15]          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.154     ; 2.538      ;
; 17.273 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[6]           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.169     ; 2.523      ;
; 17.273 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[2]           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.176     ; 2.516      ;
; 17.273 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[3]           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.169     ; 2.523      ;
; 17.273 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[1]           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.176     ; 2.516      ;
; 17.273 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[4]           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.169     ; 2.523      ;
; 17.519 ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.024     ; 2.489      ;
; 17.531 ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.024     ; 2.477      ;
; 17.575 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[24]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.010     ; 2.447      ;
; 17.575 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_shift_rot_result[24]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.006     ; 2.451      ;
; 17.575 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|R_ctrl_shift_rot         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.007     ; 2.450      ;
; 17.575 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|R_ctrl_logic             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.004     ; 2.453      ;
; 17.575 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src1[24]               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 2.455      ;
; 17.575 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_new_inst               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.013     ; 2.444      ;
; 17.575 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|R_ctrl_rdctl_inst        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.004     ; 2.453      ;
; 17.575 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|R_ctrl_br_cmp            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.011     ; 2.446      ;
; 17.575 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src2[24]               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.005     ; 2.452      ;
; 17.575 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|R_logic_op[1]            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.008     ; 2.449      ;
; 17.575 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|R_logic_op[0]            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.008     ; 2.449      ;
; 17.575 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_shift_rot_result[25]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.006     ; 2.451      ;
; 17.575 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|R_ctrl_shift_rot_right   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.008     ; 2.449      ;
; 17.575 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_shift_rot_result[23]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.006     ; 2.451      ;
; 17.575 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[12]                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.034     ; 2.423      ;
; 17.575 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|R_ctrl_hi_imm16          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.006     ; 2.451      ;
; 17.575 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_alu_sub                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.005     ; 2.452      ;
; 17.575 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src1[23]               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.003     ; 2.454      ;
; 17.575 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src1[25]               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 2.455      ;
; 17.575 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[28]                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.030     ; 2.427      ;
; 17.575 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_pc[22]                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.009     ; 2.448      ;
; 17.575 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|R_ctrl_retaddr           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.005     ; 2.452      ;
; 17.575 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_valid                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.013     ; 2.444      ;
; 17.575 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|R_ctrl_br                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.011     ; 2.446      ;
; 17.575 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|R_valid                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.019     ; 2.438      ;
; 17.575 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[13]_OTERM31         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.018     ; 2.439      ;
; 17.575 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[15]_OTERM21         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.022     ; 2.435      ;
; 17.575 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[13]_OTERM33         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.017     ; 2.440      ;
; 17.575 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[15]_OTERM19         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.026     ; 2.431      ;
; 17.575 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[21]                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.013     ; 2.444      ;
; 17.575 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|R_src2_use_imm           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.011     ; 2.446      ;
; 17.575 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[14]_OTERM73         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.016     ; 2.441      ;
; 17.575 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[14]_OTERM71         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.016     ; 2.441      ;
; 17.575 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[14]_OTERM67         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.016     ; 2.441      ;
; 17.575 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[14]_OTERM69         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.017     ; 2.440      ;
; 17.575 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|R_ctrl_unsigned_lo_imm16 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.011     ; 2.446      ;
; 17.575 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|R_ctrl_force_src2_zero   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.005     ; 2.452      ;
; 17.575 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[16]                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.019     ; 2.438      ;
; 17.575 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src2[23]               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.004     ; 2.453      ;
; 17.575 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src1[22]               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 2.455      ;
; 17.575 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_shift_rot_result[26]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.006     ; 2.451      ;
; 17.575 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_shift_rot_result[22]   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.006     ; 2.451      ;
; 17.575 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|R_ctrl_jmp_direct        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.006     ; 2.451      ;
; 17.575 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|R_dst_regnum[0]          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.008     ; 2.449      ;
; 17.575 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|R_dst_regnum[1]          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.008     ; 2.449      ;
; 17.575 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|R_dst_regnum[2]          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.008     ; 2.449      ;
; 17.575 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|R_dst_regnum[3]          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.008     ; 2.449      ;
; 17.575 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|R_dst_regnum[4]          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.008     ; 2.449      ;
; 17.575 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[27]                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.030     ; 2.427      ;
; 17.575 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[29]                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.023     ; 2.434      ;
; 17.575 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[30]                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.030     ; 2.427      ;
; 17.575 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[31]                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.028     ; 2.429      ;
; 17.575 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_valid                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.013     ; 2.444      ;
; 17.575 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_pc[21]                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.009     ; 2.448      ;
; 17.575 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[2]_OTERM37          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.018     ; 2.439      ;
; 17.575 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[2]_OTERM41          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.018     ; 2.439      ;
; 17.575 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[2]_OTERM39          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.018     ; 2.439      ;
; 17.575 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[2]_OTERM35          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.013     ; 2.444      ;
; 17.575 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|i_read                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.013     ; 2.444      ;
; 17.575 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[5]_OTERM43          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.018     ; 2.439      ;
; 17.575 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[5]_OTERM45          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.024     ; 2.433      ;
; 17.575 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[22]                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.018     ; 2.439      ;
; 17.575 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[23]                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.018     ; 2.439      ;
; 17.575 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[24]                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.023     ; 2.434      ;
; 17.575 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[25]                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.028     ; 2.429      ;
; 17.575 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[26]                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.016     ; 2.441      ;
; 17.575 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[15]_OTERM25         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.017     ; 2.440      ;
; 17.575 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[15]_OTERM23         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.028     ; 2.429      ;
; 17.575 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[4]_OTERM59          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.018     ; 2.439      ;
; 17.575 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[4]_OTERM61          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.017     ; 2.440      ;
; 17.575 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[3]_OTERM63          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.026     ; 2.431      ;
; 17.575 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[3]_OTERM65          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.022     ; 2.435      ;
; 17.575 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[11]_OTERM27         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.018     ; 2.439      ;
; 17.575 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[11]_OTERM29         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.017     ; 2.440      ;
; 17.575 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src2[22]               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.004     ; 2.453      ;
; 17.575 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src1[21]               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 2.455      ;
; 17.575 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src1[26]               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 2.455      ;
; 17.575 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[0]      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.024     ; 2.433      ;
; 17.575 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|R_ctrl_ld                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.014     ; 2.443      ;
; 17.575 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[1]      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.016     ; 2.441      ;
; 17.575 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[2]      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.015     ; 2.442      ;
; 17.575 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[2]          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.011     ; 2.446      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'unew|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                      ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.858 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 0.986      ;
; 0.858 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 0.986      ;
; 0.858 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 0.986      ;
; 0.858 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 0.986      ;
; 0.858 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 0.986      ;
; 0.858 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 0.986      ;
; 0.858 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 0.986      ;
; 0.858 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 0.986      ;
; 0.858 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 0.986      ;
; 0.858 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 0.986      ;
; 0.858 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 0.986      ;
; 0.858 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 0.986      ;
; 0.858 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 0.986      ;
; 0.858 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 0.986      ;
; 0.858 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 0.986      ;
; 0.858 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 0.986      ;
; 0.905 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 1.033      ;
; 0.905 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 1.033      ;
; 0.905 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 1.033      ;
; 0.905 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 1.033      ;
; 0.905 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 1.033      ;
; 0.905 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 1.033      ;
; 0.905 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 1.033      ;
; 0.905 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 1.033      ;
; 0.905 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 1.033      ;
; 0.905 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 1.033      ;
; 0.905 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 1.033      ;
; 0.905 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 1.033      ;
; 0.905 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 1.033      ;
; 0.905 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 1.033      ;
; 0.905 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 1.033      ;
; 0.905 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 1.033      ;
; 0.943 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|resetrequest ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.094      ;
; 0.943 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|resetrequest ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_in_d1 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.094      ;
; 0.988 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 1.116      ;
; 1.035 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 1.163      ;
; 1.274 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.425      ;
; 1.274 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.425      ;
; 1.274 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.425      ;
; 1.274 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.425      ;
; 1.274 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.425      ;
; 1.274 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.425      ;
; 1.274 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.425      ;
; 1.274 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.425      ;
; 1.274 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.425      ;
; 1.274 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.425      ;
; 1.274 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.425      ;
; 1.274 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.425      ;
; 1.274 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.425      ;
; 1.274 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.425      ;
; 1.274 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.425      ;
; 1.274 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.425      ;
; 1.341 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 1.469      ;
; 1.341 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 1.469      ;
; 1.341 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 1.469      ;
; 1.341 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 1.469      ;
; 1.341 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 1.469      ;
; 1.341 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 1.469      ;
; 1.341 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 1.469      ;
; 1.341 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 1.469      ;
; 1.341 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 1.469      ;
; 1.341 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 1.469      ;
; 1.341 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 1.469      ;
; 1.341 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 1.469      ;
; 1.341 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 1.469      ;
; 1.341 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 1.469      ;
; 1.341 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 1.469      ;
; 1.341 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 1.469      ;
; 1.402 ; I2C_CCD_Config:u8|combo_cnt[18]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 1.530      ;
; 1.402 ; I2C_CCD_Config:u8|combo_cnt[18]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 1.530      ;
; 1.402 ; I2C_CCD_Config:u8|combo_cnt[18]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 1.530      ;
; 1.402 ; I2C_CCD_Config:u8|combo_cnt[18]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 1.530      ;
; 1.402 ; I2C_CCD_Config:u8|combo_cnt[18]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 1.530      ;
; 1.402 ; I2C_CCD_Config:u8|combo_cnt[18]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 1.530      ;
; 1.402 ; I2C_CCD_Config:u8|combo_cnt[18]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 1.530      ;
; 1.402 ; I2C_CCD_Config:u8|combo_cnt[18]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 1.530      ;
; 1.402 ; I2C_CCD_Config:u8|combo_cnt[18]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 1.530      ;
; 1.402 ; I2C_CCD_Config:u8|combo_cnt[18]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 1.530      ;
; 1.402 ; I2C_CCD_Config:u8|combo_cnt[18]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 1.530      ;
; 1.402 ; I2C_CCD_Config:u8|combo_cnt[18]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 1.530      ;
; 1.402 ; I2C_CCD_Config:u8|combo_cnt[18]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 1.530      ;
; 1.402 ; I2C_CCD_Config:u8|combo_cnt[18]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 1.530      ;
; 1.402 ; I2C_CCD_Config:u8|combo_cnt[18]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 1.530      ;
; 1.402 ; I2C_CCD_Config:u8|combo_cnt[18]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 1.530      ;
; 1.404 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.555      ;
; 1.471 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 1.599      ;
; 1.478 ; I2C_CCD_Config:u8|combo_cnt[19]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 1.606      ;
; 1.478 ; I2C_CCD_Config:u8|combo_cnt[19]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 1.606      ;
; 1.478 ; I2C_CCD_Config:u8|combo_cnt[19]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 1.606      ;
; 1.478 ; I2C_CCD_Config:u8|combo_cnt[19]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 1.606      ;
; 1.478 ; I2C_CCD_Config:u8|combo_cnt[19]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 1.606      ;
; 1.478 ; I2C_CCD_Config:u8|combo_cnt[19]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 1.606      ;
; 1.478 ; I2C_CCD_Config:u8|combo_cnt[19]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 1.606      ;
; 1.478 ; I2C_CCD_Config:u8|combo_cnt[19]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 1.606      ;
; 1.478 ; I2C_CCD_Config:u8|combo_cnt[19]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 1.606      ;
; 1.478 ; I2C_CCD_Config:u8|combo_cnt[19]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 1.606      ;
; 1.478 ; I2C_CCD_Config:u8|combo_cnt[19]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 1.606      ;
; 1.478 ; I2C_CCD_Config:u8|combo_cnt[19]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 1.606      ;
; 1.478 ; I2C_CCD_Config:u8|combo_cnt[19]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 1.606      ;
; 1.478 ; I2C_CCD_Config:u8|combo_cnt[19]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 1.606      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'unew|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                      ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 4.504 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.025     ; 1.631      ;
; 4.504 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[4]                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.025     ; 1.631      ;
; 4.504 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.025     ; 1.631      ;
; 4.504 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.025     ; 1.631      ;
; 4.504 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.025     ; 1.631      ;
; 4.504 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.025     ; 1.631      ;
; 4.504 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[2]                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.025     ; 1.631      ;
; 4.504 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.022     ; 1.634      ;
; 4.504 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.022     ; 1.634      ;
; 4.504 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1]                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.025     ; 1.631      ;
; 4.504 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.021     ; 1.635      ;
; 4.504 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.025     ; 1.631      ;
; 4.504 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.021     ; 1.635      ;
; 4.504 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.020     ; 1.636      ;
; 4.504 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.022     ; 1.634      ;
; 4.504 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.025     ; 1.631      ;
; 4.504 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.022     ; 1.634      ;
; 4.504 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.022     ; 1.634      ;
; 4.504 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.025     ; 1.631      ;
; 4.504 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.025     ; 1.631      ;
; 4.504 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.025     ; 1.631      ;
; 4.504 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.022     ; 1.634      ;
; 4.504 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.022     ; 1.634      ;
; 4.504 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.021     ; 1.635      ;
; 4.504 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.021     ; 1.635      ;
; 4.504 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[4]                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.022     ; 1.634      ;
; 4.504 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[1]                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.022     ; 1.634      ;
; 4.504 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[2]                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.022     ; 1.634      ;
; 4.504 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[0]                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.021     ; 1.635      ;
; 4.505 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; 0.001      ; 1.658      ;
; 4.505 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; 0.001      ; 1.658      ;
; 4.505 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; 0.001      ; 1.658      ;
; 4.505 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; 0.001      ; 1.658      ;
; 4.505 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.003     ; 1.654      ;
; 4.505 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.007     ; 1.650      ;
; 4.505 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; 0.001      ; 1.658      ;
; 4.505 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; 0.001      ; 1.658      ;
; 4.505 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; 0.001      ; 1.658      ;
; 4.505 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; 0.001      ; 1.658      ;
; 4.505 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; 0.000      ; 1.657      ;
; 4.505 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; 0.000      ; 1.657      ;
; 4.505 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; 0.000      ; 1.657      ;
; 4.505 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; 0.000      ; 1.657      ;
; 4.505 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.007     ; 1.650      ;
; 4.505 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; 0.001      ; 1.658      ;
; 4.505 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; 0.001      ; 1.658      ;
; 4.505 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.007     ; 1.650      ;
; 4.505 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; 0.001      ; 1.658      ;
; 4.505 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; 0.001      ; 1.658      ;
; 4.505 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; 0.001      ; 1.658      ;
; 4.505 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.007     ; 1.650      ;
; 4.505 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[8]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.007     ; 1.650      ;
; 4.505 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[8]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.007     ; 1.650      ;
; 4.505 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[8]                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.028     ; 1.629      ;
; 4.505 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[8]                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.028     ; 1.629      ;
; 4.505 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; 0.000      ; 1.657      ;
; 4.505 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; 0.004      ; 1.661      ;
; 4.505 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; 0.004      ; 1.661      ;
; 4.505 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[7]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.007     ; 1.650      ;
; 4.505 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[7]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.007     ; 1.650      ;
; 4.505 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[7]                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.028     ; 1.629      ;
; 4.505 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[7]                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.028     ; 1.629      ;
; 4.505 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; 0.000      ; 1.657      ;
; 4.505 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; 0.000      ; 1.657      ;
; 4.505 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.007     ; 1.650      ;
; 4.505 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.007     ; 1.650      ;
; 4.505 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.007     ; 1.650      ;
; 4.505 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[6]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.005     ; 1.652      ;
; 4.505 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[6]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; 0.004      ; 1.661      ;
; 4.505 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.028     ; 1.629      ;
; 4.505 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.028     ; 1.629      ;
; 4.505 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[6]                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.028     ; 1.629      ;
; 4.505 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[6]                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.027     ; 1.630      ;
; 4.505 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[5]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; 0.004      ; 1.661      ;
; 4.505 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[5]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.007     ; 1.650      ;
; 4.505 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.024     ; 1.633      ;
; 4.505 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.028     ; 1.629      ;
; 4.505 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.024     ; 1.633      ;
; 4.505 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.024     ; 1.633      ;
; 4.505 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[5]                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.027     ; 1.630      ;
; 4.505 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[5]                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.027     ; 1.630      ;
; 4.505 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[4]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.007     ; 1.650      ;
; 4.505 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[4]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; 0.004      ; 1.661      ;
; 4.505 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.028     ; 1.629      ;
; 4.505 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.024     ; 1.633      ;
; 4.505 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.024     ; 1.633      ;
; 4.505 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[4]                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.027     ; 1.630      ;
; 4.505 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[3]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.005     ; 1.652      ;
; 4.505 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[3]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.005     ; 1.652      ;
; 4.505 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.028     ; 1.629      ;
; 4.505 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.024     ; 1.633      ;
; 4.505 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[3]                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.027     ; 1.630      ;
; 4.505 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[3]                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.027     ; 1.630      ;
; 4.505 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[2]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.003     ; 1.654      ;
; 4.505 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.005     ; 1.652      ;
; 4.505 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.024     ; 1.633      ;
; 4.505 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[2]                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.027     ; 1.630      ;
; 4.505 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.003     ; 1.654      ;
; 4.505 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.005     ; 1.652      ;
; 4.505 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; -0.028     ; 1.629      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                           ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                           ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                           ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                           ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                           ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                           ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                           ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                           ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                           ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                           ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                           ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                           ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                           ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                           ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                           ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                           ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                           ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                           ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                           ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                           ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                           ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                           ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                           ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                           ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4   ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                               ;
+-------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg7 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg7 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_bytena_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_bytena_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg7 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg7 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg7  ;
+-------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout                   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; unew|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; unew|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; unew|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; unew|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; unew|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; unew|altpll_component|pll|inclk[0] ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                           ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+-------------------------------------------------------------------------------------------+
; Setup Times                                                                               ;
+--------------+------------+-------+-------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-------+-------+------------+----------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 5.111 ; 5.111 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.836 ; 4.836 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.817 ; 4.817 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.928 ; 4.928 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.893 ; 4.893 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.824 ; 4.824 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.788 ; 4.788 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.612 ; 4.612 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.111 ; 5.111 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.907 ; 4.907 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.982 ; 4.982 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.758 ; 4.758 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.897 ; 4.897 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.758 ; 4.758 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.971 ; 4.971 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.661 ; 4.661 ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 0.860 ; 0.860 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 0.830 ; 0.830 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 0.860 ; 0.860 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 0.860 ; 0.860 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 0.833 ; 0.833 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 0.833 ; 0.833 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 0.833 ; 0.833 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 0.833 ; 0.833 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 0.857 ; 0.857 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 0.827 ; 0.827 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 0.857 ; 0.857 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 0.857 ; 0.857 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 0.842 ; 0.842 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 0.842 ; 0.842 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 0.852 ; 0.852 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 0.852 ; 0.852 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 0.818 ; 0.818 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; KEY[*]       ; CLOCK_50   ; 4.867 ; 4.867 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  KEY[1]      ; CLOCK_50   ; 4.867 ; 4.867 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 4.993 ; 4.993 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 4.748 ; 4.748 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 4.537 ; 4.537 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 4.876 ; 4.876 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 4.761 ; 4.761 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 4.774 ; 4.774 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 4.692 ; 4.692 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 4.993 ; 4.993 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 4.543 ; 4.543 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 4.342 ; 4.342 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 4.486 ; 4.486 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 4.551 ; 4.551 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 4.264 ; 4.264 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 4.475 ; 4.475 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 4.292 ; 4.292 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 4.328 ; 4.328 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 4.344 ; 4.344 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SW[*]        ; CLOCK_50   ; 2.079 ; 2.079 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SW[0]       ; CLOCK_50   ; 2.079 ; 2.079 ; Rise       ; unew|altpll_component|pll|clk[1] ;
+--------------+------------+-------+-------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------+
; Hold Times                                                                                  ;
+--------------+------------+--------+--------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+--------------+------------+--------+--------+------------+----------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; -4.492 ; -4.492 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -4.716 ; -4.716 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -4.697 ; -4.697 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -4.808 ; -4.808 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -4.773 ; -4.773 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -4.704 ; -4.704 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -4.668 ; -4.668 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -4.492 ; -4.492 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -4.991 ; -4.991 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -4.787 ; -4.787 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -4.862 ; -4.862 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; -4.638 ; -4.638 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; -4.777 ; -4.777 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; -4.638 ; -4.638 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; -4.851 ; -4.851 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; -4.541 ; -4.541 ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]   ; CLOCK_50   ; -0.732 ; -0.732 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -0.744 ; -0.744 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -0.774 ; -0.774 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -0.774 ; -0.774 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -0.771 ; -0.771 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -0.741 ; -0.741 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -0.771 ; -0.771 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10] ; CLOCK_50   ; -0.771 ; -0.771 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11] ; CLOCK_50   ; -0.756 ; -0.756 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12] ; CLOCK_50   ; -0.756 ; -0.756 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13] ; CLOCK_50   ; -0.766 ; -0.766 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14] ; CLOCK_50   ; -0.766 ; -0.766 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15] ; CLOCK_50   ; -0.732 ; -0.732 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; KEY[*]       ; CLOCK_50   ; -4.007 ; -4.007 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  KEY[1]      ; CLOCK_50   ; -4.007 ; -4.007 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]   ; CLOCK_50   ; -3.462 ; -3.462 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; -3.642 ; -3.642 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; -3.636 ; -3.636 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; -3.775 ; -3.775 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; -3.741 ; -3.741 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; -3.842 ; -3.842 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; -3.900 ; -3.900 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; -3.630 ; -3.630 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; -3.465 ; -3.465 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; -3.490 ; -3.490 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; -3.561 ; -3.561 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; -3.848 ; -3.848 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; -3.733 ; -3.733 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; -3.559 ; -3.559 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; -3.462 ; -3.462 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; -3.732 ; -3.732 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; -3.633 ; -3.633 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SW[*]        ; CLOCK_50   ; -1.558 ; -1.558 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SW[0]       ; CLOCK_50   ; -1.558 ; -1.558 ; Rise       ; unew|altpll_component|pll|clk[1] ;
+--------------+------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                         ;
+----------------+------------+--------+--------+------------+----------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+----------------+------------+--------+--------+------------+----------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; 0.119  ; 0.119  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; -0.168 ; -0.168 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; -0.125 ; -0.125 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; -0.270 ; -0.270 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; -0.166 ; -0.166 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; -0.300 ; -0.300 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; -0.174 ; -0.174 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; -0.126 ; -0.126 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; -0.341 ; -0.341 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 0.119  ; 0.119  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 0.013  ; 0.013  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; -0.182 ; -0.182 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 0.005  ; 0.005  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_50   ; -0.134 ; -0.134 ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_50   ; -0.363 ; -0.363 ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 0.223  ; 0.223  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -2.846 ;        ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; -0.271 ; -0.271 ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 1.023  ; 1.023  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 0.647  ; 0.647  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 0.676  ; 0.676  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 0.939  ; 0.939  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 0.781  ; 0.781  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 0.980  ; 0.980  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 0.868  ; 0.868  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 0.772  ; 0.772  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 0.959  ; 0.959  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 0.886  ; 0.886  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 0.805  ; 0.805  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 0.892  ; 0.892  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 0.955  ; 0.955  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 1.023  ; 1.023  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 0.915  ; 0.915  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 0.911  ; 0.911  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 0.754  ; 0.754  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_50   ; 0.412  ; 0.412  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; -0.028 ; -0.028 ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_50   ; 0.332  ; 0.332  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; -0.004 ; -0.004 ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -2.846 ; Fall       ; unew|altpll_component|pll|clk[0] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 3.424  ; 3.424  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 3.356  ; 3.356  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 3.208  ; 3.208  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 3.365  ; 3.365  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 3.382  ; 3.382  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 3.385  ; 3.385  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 3.375  ; 3.375  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 3.342  ; 3.342  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 3.338  ; 3.338  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 3.424  ; 3.424  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 3.347  ; 3.347  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 3.375  ; 3.375  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 3.345  ; 3.345  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_BA_0      ; CLOCK_50   ; 3.698  ; 3.698  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_BA_1      ; CLOCK_50   ; 3.469  ; 3.469  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_CAS_N     ; CLOCK_50   ; 3.696  ; 3.696  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_CS_N      ; CLOCK_50   ; 3.560  ; 3.560  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 3.395  ; 3.395  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 2.939  ; 2.939  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 2.839  ; 2.839  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 2.867  ; 2.867  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 2.882  ; 2.882  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 2.983  ; 2.983  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 2.961  ; 2.961  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 2.867  ; 2.867  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 3.395  ; 3.395  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 2.861  ; 2.861  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 3.091  ; 3.091  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 3.055  ; 3.055  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 2.996  ; 2.996  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 2.885  ; 2.885  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 3.072  ; 3.072  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 3.075  ; 3.075  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 3.372  ; 3.372  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_LDQM      ; CLOCK_50   ; 3.646  ; 3.646  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_RAS_N     ; CLOCK_50   ; 3.530  ; 3.530  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_UDQM      ; CLOCK_50   ; 3.565  ; 3.565  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_WE_N      ; CLOCK_50   ; 3.553  ; 3.553  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; GPIO_1[*]      ; CLOCK_50   ; 3.558  ; 3.558  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  GPIO_1[16]    ; CLOCK_50   ; 3.558  ; 3.558  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  GPIO_1[17]    ; CLOCK_50   ; 3.205  ; 3.205  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  GPIO_1[24]    ; CLOCK_50   ; 3.457  ; 3.457  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 5.161  ; 5.161  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 5.127  ; 5.127  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 5.072  ; 5.072  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 4.716  ; 4.716  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 4.824  ; 4.824  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 4.422  ; 4.422  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 4.973  ; 4.973  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 5.111  ; 5.111  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 4.966  ; 4.966  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 4.802  ; 4.802  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 4.808  ; 4.808  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 4.938  ; 4.938  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 4.844  ; 4.844  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 5.004  ; 5.004  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 5.161  ; 5.161  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 4.610  ; 4.610  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 5.061  ; 5.061  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 4.874  ; 4.874  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 4.592  ; 4.592  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_CE_N      ; CLOCK_50   ; 4.425  ; 4.425  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 3.956  ; 3.956  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 3.956  ; 3.956  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 3.870  ; 3.870  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 3.797  ; 3.797  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 3.794  ; 3.794  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 3.346  ; 3.346  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 3.678  ; 3.678  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 3.431  ; 3.431  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 3.592  ; 3.592  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 3.691  ; 3.691  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 3.538  ; 3.538  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 3.239  ; 3.239  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 3.921  ; 3.921  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 3.649  ; 3.649  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 3.766  ; 3.766  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 3.561  ; 3.561  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 3.494  ; 3.494  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_LB_N      ; CLOCK_50   ; 5.072  ; 5.072  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_OE_N      ; CLOCK_50   ; 4.519  ; 4.519  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_UB_N      ; CLOCK_50   ; 4.541  ; 4.541  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_WE_N      ; CLOCK_50   ; 4.621  ; 4.621  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; VGA_CLK        ; CLOCK_50   ; 2.473  ; 2.473  ; Rise       ; unew|altpll_component|pll|clk[1] ;
+----------------+------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+----------------+------------+--------+--------+------------+----------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+----------------+------------+--------+--------+------------+----------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; -0.341 ; -0.341 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; -0.168 ; -0.168 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; -0.125 ; -0.125 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; -0.270 ; -0.270 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; -0.166 ; -0.166 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; -0.300 ; -0.300 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; -0.174 ; -0.174 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; -0.126 ; -0.126 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; -0.341 ; -0.341 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 0.119  ; 0.119  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 0.013  ; 0.013  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; -0.182 ; -0.182 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 0.005  ; 0.005  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_50   ; -0.134 ; -0.134 ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_50   ; -0.363 ; -0.363 ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 0.223  ; 0.223  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -2.846 ;        ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; -0.271 ; -0.271 ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 0.083  ; 0.083  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 0.083  ; 0.083  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 0.177  ; 0.177  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 0.253  ; 0.253  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 0.286  ; 0.286  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 0.409  ; 0.409  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 0.370  ; 0.370  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 0.294  ; 0.294  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 0.404  ; 0.404  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 0.227  ; 0.227  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 0.227  ; 0.227  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 0.415  ; 0.415  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 0.382  ; 0.382  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 0.393  ; 0.393  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 0.340  ; 0.340  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 0.425  ; 0.425  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 0.424  ; 0.424  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_50   ; 0.412  ; 0.412  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; -0.028 ; -0.028 ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_50   ; 0.332  ; 0.332  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; -0.004 ; -0.004 ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -2.846 ; Fall       ; unew|altpll_component|pll|clk[0] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 2.673  ; 2.673  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.751  ; 2.751  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.673  ; 2.673  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 2.891  ; 2.891  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.779  ; 2.779  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.764  ; 2.764  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.772  ; 2.772  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.728  ; 2.728  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.732  ; 2.732  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 2.888  ; 2.888  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 2.883  ; 2.883  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.841  ; 2.841  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 2.890  ; 2.890  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_BA_0      ; CLOCK_50   ; 3.275  ; 3.275  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_BA_1      ; CLOCK_50   ; 3.146  ; 3.146  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_CAS_N     ; CLOCK_50   ; 2.903  ; 2.903  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_CS_N      ; CLOCK_50   ; 3.113  ; 3.113  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 2.523  ; 2.523  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 2.589  ; 2.589  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 2.523  ; 2.523  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 2.756  ; 2.756  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 2.709  ; 2.709  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 2.846  ; 2.846  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 2.600  ; 2.600  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 2.698  ; 2.698  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 2.814  ; 2.814  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 2.741  ; 2.741  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 2.647  ; 2.647  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 2.633  ; 2.633  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 2.864  ; 2.864  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 2.792  ; 2.792  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 2.800  ; 2.800  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 2.792  ; 2.792  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_LDQM      ; CLOCK_50   ; 3.024  ; 3.024  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_RAS_N     ; CLOCK_50   ; 2.812  ; 2.812  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_UDQM      ; CLOCK_50   ; 2.954  ; 2.954  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_WE_N      ; CLOCK_50   ; 2.836  ; 2.836  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; GPIO_1[*]      ; CLOCK_50   ; 3.205  ; 3.205  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  GPIO_1[16]    ; CLOCK_50   ; 3.558  ; 3.558  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  GPIO_1[17]    ; CLOCK_50   ; 3.205  ; 3.205  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  GPIO_1[24]    ; CLOCK_50   ; 3.457  ; 3.457  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 3.033  ; 3.033  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 3.556  ; 3.556  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 3.718  ; 3.718  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 3.650  ; 3.650  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 3.733  ; 3.733  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 3.357  ; 3.357  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 3.612  ; 3.612  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 3.413  ; 3.413  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 3.437  ; 3.437  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 3.570  ; 3.570  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 3.464  ; 3.464  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 3.341  ; 3.341  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 3.396  ; 3.396  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 3.533  ; 3.533  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 3.595  ; 3.595  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 3.276  ; 3.276  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 3.464  ; 3.464  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 3.330  ; 3.330  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 3.033  ; 3.033  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_CE_N      ; CLOCK_50   ; 3.360  ; 3.360  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 2.817  ; 2.817  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 3.314  ; 3.314  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 3.447  ; 3.447  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 3.174  ; 3.174  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 3.493  ; 3.493  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 3.315  ; 3.315  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 3.166  ; 3.166  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 3.344  ; 3.344  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 3.261  ; 3.261  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 3.163  ; 3.163  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 3.203  ; 3.203  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 2.817  ; 2.817  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 3.503  ; 3.503  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 3.480  ; 3.480  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 3.184  ; 3.184  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 3.518  ; 3.518  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 3.407  ; 3.407  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_LB_N      ; CLOCK_50   ; 2.989  ; 2.989  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_OE_N      ; CLOCK_50   ; 2.882  ; 2.882  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_UB_N      ; CLOCK_50   ; 3.439  ; 3.439  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_WE_N      ; CLOCK_50   ; 2.745  ; 2.745  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; VGA_CLK        ; CLOCK_50   ; 2.473  ; 2.473  ; Rise       ; unew|altpll_component|pll|clk[1] ;
+----------------+------------+--------+--------+------------+----------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 3.239 ;    ;    ; 3.239 ;
; SW[1]      ; LEDR[1]     ; 3.023 ;    ;    ; 3.023 ;
; SW[2]      ; LEDR[2]     ; 2.794 ;    ;    ; 2.794 ;
; SW[3]      ; LEDR[3]     ; 2.915 ;    ;    ; 2.915 ;
; SW[4]      ; LEDR[4]     ; 2.842 ;    ;    ; 2.842 ;
; SW[5]      ; LEDR[5]     ; 3.060 ;    ;    ; 3.060 ;
; SW[6]      ; LEDR[6]     ; 2.870 ;    ;    ; 2.870 ;
; SW[7]      ; LEDR[7]     ; 3.468 ;    ;    ; 3.468 ;
; SW[8]      ; LEDR[8]     ; 3.313 ;    ;    ; 3.313 ;
; SW[9]      ; LEDR[9]     ; 3.383 ;    ;    ; 3.383 ;
; SW[10]     ; LEDR[10]    ; 3.143 ;    ;    ; 3.143 ;
; SW[11]     ; LEDR[11]    ; 3.102 ;    ;    ; 3.102 ;
; SW[12]     ; LEDR[12]    ; 3.112 ;    ;    ; 3.112 ;
; SW[13]     ; LEDR[13]    ; 5.493 ;    ;    ; 5.493 ;
; SW[14]     ; LEDR[14]    ; 5.455 ;    ;    ; 5.455 ;
; SW[15]     ; LEDR[15]    ; 5.536 ;    ;    ; 5.536 ;
; SW[16]     ; LEDR[16]    ; 5.763 ;    ;    ; 5.763 ;
; SW[17]     ; LEDR[17]    ; 5.505 ;    ;    ; 5.505 ;
; UART_RXD   ; UART_TXD    ; 4.670 ;    ;    ; 4.670 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 3.239 ;    ;    ; 3.239 ;
; SW[1]      ; LEDR[1]     ; 3.023 ;    ;    ; 3.023 ;
; SW[2]      ; LEDR[2]     ; 2.794 ;    ;    ; 2.794 ;
; SW[3]      ; LEDR[3]     ; 2.915 ;    ;    ; 2.915 ;
; SW[4]      ; LEDR[4]     ; 2.842 ;    ;    ; 2.842 ;
; SW[5]      ; LEDR[5]     ; 3.060 ;    ;    ; 3.060 ;
; SW[6]      ; LEDR[6]     ; 2.870 ;    ;    ; 2.870 ;
; SW[7]      ; LEDR[7]     ; 3.468 ;    ;    ; 3.468 ;
; SW[8]      ; LEDR[8]     ; 3.313 ;    ;    ; 3.313 ;
; SW[9]      ; LEDR[9]     ; 3.383 ;    ;    ; 3.383 ;
; SW[10]     ; LEDR[10]    ; 3.143 ;    ;    ; 3.143 ;
; SW[11]     ; LEDR[11]    ; 3.102 ;    ;    ; 3.102 ;
; SW[12]     ; LEDR[12]    ; 3.112 ;    ;    ; 3.112 ;
; SW[13]     ; LEDR[13]    ; 5.493 ;    ;    ; 5.493 ;
; SW[14]     ; LEDR[14]    ; 5.455 ;    ;    ; 5.455 ;
; SW[15]     ; LEDR[15]    ; 5.536 ;    ;    ; 5.536 ;
; SW[16]     ; LEDR[16]    ; 5.763 ;    ;    ; 5.763 ;
; SW[17]     ; LEDR[17]    ; 5.505 ;    ;    ; 5.505 ;
; UART_RXD   ; UART_TXD    ; 4.670 ;    ;    ; 4.670 ;
+------------+-------------+-------+----+----+-------+


+-------------------------------------------------------------------------------------------+
; Output Enable Times                                                                       ;
+--------------+------------+--------+------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall ; Clock Edge ; Clock Reference                  ;
+--------------+------------+--------+------+------------+----------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; -0.052 ;      ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -0.052 ;      ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -0.022 ;      ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -0.022 ;      ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 0.094  ;      ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 0.094  ;      ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 0.094  ;      ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 0.094  ;      ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 0.138  ;      ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 0.108  ;      ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 0.138  ;      ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 0.138  ;      ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 0.139  ;      ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 0.139  ;      ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 0.149  ;      ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 0.149  ;      ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 0.124  ;      ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 2.650  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.650  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.680  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.680  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.796  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.796  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.796  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.796  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.840  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.810  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.840  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.840  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.841  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.841  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.851  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.851  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.826  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 4.330  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 4.620  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 4.630  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 4.528  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 4.508  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 4.478  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 4.478  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 4.478  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 4.330  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 4.380  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 4.380  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 4.498  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 4.498  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 4.488  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 4.488  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 4.583  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 4.576  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
+--------------+------------+--------+------+------------+----------------------------------+


+-------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                               ;
+--------------+------------+--------+------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall ; Clock Edge ; Clock Reference                  ;
+--------------+------------+--------+------+------------+----------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; -0.052 ;      ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -0.052 ;      ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -0.022 ;      ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -0.022 ;      ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 0.094  ;      ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 0.094  ;      ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 0.094  ;      ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 0.094  ;      ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 0.138  ;      ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 0.108  ;      ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 0.138  ;      ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 0.138  ;      ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 0.139  ;      ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 0.139  ;      ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 0.149  ;      ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 0.149  ;      ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 0.124  ;      ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 2.650  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.650  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.680  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.680  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.796  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.796  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.796  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.796  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.840  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.810  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.840  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.840  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.841  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.841  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.851  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.851  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.826  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 2.454  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 2.744  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 2.754  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 2.652  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 2.632  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 2.602  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 2.602  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 2.602  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 2.454  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 2.504  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 2.504  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 2.622  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 2.622  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 2.612  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 2.612  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 2.707  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 2.700  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
+--------------+------------+--------+------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                              ;
+--------------+------------+-----------+-----------+------------+----------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-----------+-----------+------------+----------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; -0.052    ;           ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -0.052    ;           ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -0.022    ;           ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -0.022    ;           ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 0.094     ;           ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 0.094     ;           ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 0.094     ;           ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 0.094     ;           ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 0.138     ;           ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 0.108     ;           ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 0.138     ;           ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 0.138     ;           ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 0.139     ;           ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 0.139     ;           ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 0.149     ;           ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 0.149     ;           ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 0.124     ;           ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 2.650     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.650     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.680     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.680     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.796     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.796     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.796     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.796     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.840     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.810     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.840     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.840     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.841     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.841     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.851     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.851     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.826     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 4.330     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 4.620     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 4.630     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 4.528     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 4.508     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 4.478     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 4.478     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 4.478     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 4.330     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 4.380     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 4.380     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 4.498     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 4.498     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 4.488     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 4.488     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 4.583     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 4.576     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
+--------------+------------+-----------+-----------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                      ;
+--------------+------------+-----------+-----------+------------+----------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-----------+-----------+------------+----------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; -0.052    ;           ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -0.052    ;           ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -0.022    ;           ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -0.022    ;           ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 0.094     ;           ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 0.094     ;           ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 0.094     ;           ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 0.094     ;           ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 0.138     ;           ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 0.108     ;           ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 0.138     ;           ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 0.138     ;           ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 0.139     ;           ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 0.139     ;           ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 0.149     ;           ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 0.149     ;           ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 0.124     ;           ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 2.650     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.650     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.680     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.680     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.796     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.796     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.796     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.796     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.840     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.810     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.840     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.840     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.841     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.841     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.851     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.851     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.826     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 2.454     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 2.744     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 2.754     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 2.652     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 2.632     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 2.602     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 2.602     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 2.602     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 2.454     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 2.504     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 2.504     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 2.622     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 2.622     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 2.612     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 2.612     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 2.707     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 2.700     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
+--------------+------------+-----------+-----------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                           ;
+-----------------------------------+--------+-------+----------+---------+---------------------+
; Clock                             ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                  ; 11.366 ; 0.215 ; 4.253    ; 0.858   ; 7.620               ;
;  CLOCK_50                         ; N/A    ; N/A   ; N/A      ; N/A     ; 10.000              ;
;  altera_reserved_tck              ; N/A    ; N/A   ; N/A      ; N/A     ; 97.778              ;
;  unew|altpll_component|pll|clk[0] ; 11.366 ; 0.215 ; 4.253    ; 4.504   ; 7.620               ;
;  unew|altpll_component|pll|clk[1] ; 12.911 ; 0.215 ; 14.764   ; 0.858   ; 7.873               ;
; Design-wide TNS                   ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                         ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck              ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  unew|altpll_component|pll|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  unew|altpll_component|pll|clk[1] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+-----------------------------------+--------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------+
; Setup Times                                                                               ;
+--------------+------------+-------+-------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-------+-------+------------+----------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 6.784 ; 6.784 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 6.344 ; 6.344 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 6.313 ; 6.313 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 6.489 ; 6.489 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 6.428 ; 6.428 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 6.276 ; 6.276 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 6.256 ; 6.256 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.843 ; 5.843 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 6.784 ; 6.784 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 6.468 ; 6.468 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 6.563 ; 6.563 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 6.133 ; 6.133 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 6.410 ; 6.410 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 6.173 ; 6.173 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 6.477 ; 6.477 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 6.006 ; 6.006 ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 1.192 ; 1.192 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.162 ; 1.162 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.192 ; 1.192 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.192 ; 1.192 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.164 ; 1.164 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.164 ; 1.164 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.164 ; 1.164 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.164 ; 1.164 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.188 ; 1.188 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.158 ; 1.158 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.188 ; 1.188 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.188 ; 1.188 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.173 ; 1.173 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.173 ; 1.173 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.183 ; 1.183 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.183 ; 1.183 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.149 ; 1.149 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; KEY[*]       ; CLOCK_50   ; 8.527 ; 8.527 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  KEY[1]      ; CLOCK_50   ; 8.527 ; 8.527 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 9.147 ; 9.147 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 8.575 ; 8.575 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 8.192 ; 8.192 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 8.879 ; 8.879 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 8.724 ; 8.724 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 8.816 ; 8.816 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 8.525 ; 8.525 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 9.147 ; 9.147 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 8.282 ; 8.282 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 7.704 ; 7.704 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 8.036 ; 8.036 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 8.201 ; 8.201 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 7.544 ; 7.544 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 8.051 ; 8.051 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 7.673 ; 7.673 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 7.695 ; 7.695 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 7.759 ; 7.759 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SW[*]        ; CLOCK_50   ; 3.899 ; 3.899 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SW[0]       ; CLOCK_50   ; 3.899 ; 3.899 ; Rise       ; unew|altpll_component|pll|clk[1] ;
+--------------+------------+-------+-------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------+
; Hold Times                                                                                  ;
+--------------+------------+--------+--------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+--------------+------------+--------+--------+------------+----------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; -4.492 ; -4.492 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -4.716 ; -4.716 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -4.697 ; -4.697 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -4.808 ; -4.808 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -4.773 ; -4.773 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -4.704 ; -4.704 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -4.668 ; -4.668 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -4.492 ; -4.492 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -4.991 ; -4.991 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -4.787 ; -4.787 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -4.862 ; -4.862 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; -4.638 ; -4.638 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; -4.777 ; -4.777 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; -4.638 ; -4.638 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; -4.851 ; -4.851 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; -4.541 ; -4.541 ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]   ; CLOCK_50   ; -0.732 ; -0.732 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -0.744 ; -0.744 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -0.774 ; -0.774 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -0.774 ; -0.774 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -0.771 ; -0.771 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -0.741 ; -0.741 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -0.771 ; -0.771 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10] ; CLOCK_50   ; -0.771 ; -0.771 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11] ; CLOCK_50   ; -0.756 ; -0.756 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12] ; CLOCK_50   ; -0.756 ; -0.756 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13] ; CLOCK_50   ; -0.766 ; -0.766 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14] ; CLOCK_50   ; -0.766 ; -0.766 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15] ; CLOCK_50   ; -0.732 ; -0.732 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; KEY[*]       ; CLOCK_50   ; -4.007 ; -4.007 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  KEY[1]      ; CLOCK_50   ; -4.007 ; -4.007 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]   ; CLOCK_50   ; -3.462 ; -3.462 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; -3.642 ; -3.642 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; -3.636 ; -3.636 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; -3.775 ; -3.775 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; -3.741 ; -3.741 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; -3.842 ; -3.842 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; -3.900 ; -3.900 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; -3.630 ; -3.630 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; -3.465 ; -3.465 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; -3.490 ; -3.490 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; -3.561 ; -3.561 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; -3.848 ; -3.848 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; -3.733 ; -3.733 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; -3.559 ; -3.559 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; -3.462 ; -3.462 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; -3.732 ; -3.732 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; -3.633 ; -3.633 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SW[*]        ; CLOCK_50   ; -1.558 ; -1.558 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SW[0]       ; CLOCK_50   ; -1.558 ; -1.558 ; Rise       ; unew|altpll_component|pll|clk[1] ;
+--------------+------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                         ;
+----------------+------------+--------+--------+------------+----------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+----------------+------------+--------+--------+------------+----------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; 3.439  ; 3.439  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.825  ; 2.825  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.922  ; 2.922  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 2.583  ; 2.583  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.805  ; 2.805  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.511  ; 2.511  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.811  ; 2.811  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.468  ; 2.468  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 3.439  ; 3.439  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 3.236  ; 3.236  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.763  ; 2.763  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 3.190  ; 3.190  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_50   ; 2.718  ; 2.718  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_50   ; 2.181  ; 2.181  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 3.608  ; 3.608  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -2.132 ;        ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 2.418  ; 2.418  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 5.431  ; 5.431  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 4.618  ; 4.618  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 4.677  ; 4.677  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 5.273  ; 5.273  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 4.917  ; 4.917  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 5.338  ; 5.338  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 5.082  ; 5.082  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 4.874  ; 4.874  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 5.273  ; 5.273  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 5.129  ; 5.129  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 4.864  ; 4.864  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 5.117  ; 5.117  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 5.304  ; 5.304  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 5.431  ; 5.431  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 5.103  ; 5.103  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 5.150  ; 5.150  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 4.792  ; 4.792  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_50   ; 3.990  ; 3.990  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 3.074  ; 3.074  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_50   ; 3.816  ; 3.816  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 3.119  ; 3.119  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -2.132 ; Fall       ; unew|altpll_component|pll|clk[0] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 7.005  ; 7.005  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 6.913  ; 6.913  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 6.555  ; 6.555  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 6.915  ; 6.915  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 6.932  ; 6.932  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 6.932  ; 6.932  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 6.936  ; 6.936  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 6.846  ; 6.846  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 6.885  ; 6.885  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 7.005  ; 7.005  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 6.854  ; 6.854  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 6.885  ; 6.885  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 6.855  ; 6.855  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_BA_0      ; CLOCK_50   ; 7.553  ; 7.553  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_BA_1      ; CLOCK_50   ; 7.016  ; 7.016  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_CAS_N     ; CLOCK_50   ; 7.557  ; 7.557  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_CS_N      ; CLOCK_50   ; 7.252  ; 7.252  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 6.992  ; 6.992  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 6.118  ; 6.118  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 5.819  ; 5.819  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 5.896  ; 5.896  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 5.978  ; 5.978  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 6.151  ; 6.151  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 6.108  ; 6.108  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 5.900  ; 5.900  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 6.992  ; 6.992  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 5.894  ; 5.894  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 6.319  ; 6.319  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 6.295  ; 6.295  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 6.144  ; 6.144  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 5.915  ; 5.915  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 6.258  ; 6.258  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 6.330  ; 6.330  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 6.972  ; 6.972  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_LDQM      ; CLOCK_50   ; 7.455  ; 7.455  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_RAS_N     ; CLOCK_50   ; 7.189  ; 7.189  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_UDQM      ; CLOCK_50   ; 7.279  ; 7.279  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_WE_N      ; CLOCK_50   ; 7.239  ; 7.239  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; GPIO_1[*]      ; CLOCK_50   ; 7.328  ; 7.328  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  GPIO_1[16]    ; CLOCK_50   ; 7.328  ; 7.328  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  GPIO_1[17]    ; CLOCK_50   ; 6.369  ; 6.369  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  GPIO_1[24]    ; CLOCK_50   ; 7.168  ; 7.168  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 10.841 ; 10.841 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 10.810 ; 10.810 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 10.599 ; 10.599 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 9.928  ; 9.928  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 10.216 ; 10.216 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 9.264  ; 9.264  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 10.350 ; 10.350 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 10.785 ; 10.785 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 10.449 ; 10.449 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 10.148 ; 10.148 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 10.177 ; 10.177 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 10.445 ; 10.445 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 10.201 ; 10.201 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 10.553 ; 10.553 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 10.841 ; 10.841 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 9.761  ; 9.761  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 10.548 ; 10.548 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 10.254 ; 10.254 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 9.616  ; 9.616  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_CE_N      ; CLOCK_50   ; 9.267  ; 9.267  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 8.030  ; 8.030  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 8.030  ; 8.030  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 7.824  ; 7.824  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 7.781  ; 7.781  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 7.667  ; 7.667  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 6.839  ; 6.839  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 7.538  ; 7.538  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 7.031  ; 7.031  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 7.385  ; 7.385  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 7.546  ; 7.546  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 7.226  ; 7.226  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 6.559  ; 6.559  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 8.001  ; 8.001  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 7.419  ; 7.419  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 7.698  ; 7.698  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 7.257  ; 7.257  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 7.135  ; 7.135  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_LB_N      ; CLOCK_50   ; 10.600 ; 10.600 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_OE_N      ; CLOCK_50   ; 9.443  ; 9.443  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_UB_N      ; CLOCK_50   ; 9.485  ; 9.485  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_WE_N      ; CLOCK_50   ; 9.707  ; 9.707  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; VGA_CLK        ; CLOCK_50   ; 4.915  ; 4.915  ; Rise       ; unew|altpll_component|pll|clk[1] ;
+----------------+------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+----------------+------------+--------+--------+------------+----------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+----------------+------------+--------+--------+------------+----------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; -0.341 ; -0.341 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; -0.168 ; -0.168 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; -0.125 ; -0.125 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; -0.270 ; -0.270 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; -0.166 ; -0.166 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; -0.300 ; -0.300 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; -0.174 ; -0.174 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; -0.126 ; -0.126 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; -0.341 ; -0.341 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 0.119  ; 0.119  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 0.013  ; 0.013  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; -0.182 ; -0.182 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 0.005  ; 0.005  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_50   ; -0.134 ; -0.134 ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_50   ; -0.363 ; -0.363 ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 0.223  ; 0.223  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -2.846 ;        ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; -0.271 ; -0.271 ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 0.083  ; 0.083  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 0.083  ; 0.083  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 0.177  ; 0.177  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 0.253  ; 0.253  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 0.286  ; 0.286  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 0.409  ; 0.409  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 0.370  ; 0.370  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 0.294  ; 0.294  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 0.404  ; 0.404  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 0.227  ; 0.227  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 0.227  ; 0.227  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 0.415  ; 0.415  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 0.382  ; 0.382  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 0.393  ; 0.393  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 0.340  ; 0.340  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 0.425  ; 0.425  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 0.424  ; 0.424  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_50   ; 0.412  ; 0.412  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; -0.028 ; -0.028 ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_50   ; 0.332  ; 0.332  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; -0.004 ; -0.004 ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -2.846 ; Fall       ; unew|altpll_component|pll|clk[0] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 2.673  ; 2.673  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.751  ; 2.751  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.673  ; 2.673  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 2.891  ; 2.891  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.779  ; 2.779  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.764  ; 2.764  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.772  ; 2.772  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.728  ; 2.728  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.732  ; 2.732  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 2.888  ; 2.888  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 2.883  ; 2.883  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.841  ; 2.841  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 2.890  ; 2.890  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_BA_0      ; CLOCK_50   ; 3.275  ; 3.275  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_BA_1      ; CLOCK_50   ; 3.146  ; 3.146  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_CAS_N     ; CLOCK_50   ; 2.903  ; 2.903  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_CS_N      ; CLOCK_50   ; 3.113  ; 3.113  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 2.523  ; 2.523  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 2.589  ; 2.589  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 2.523  ; 2.523  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 2.756  ; 2.756  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 2.709  ; 2.709  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 2.846  ; 2.846  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 2.600  ; 2.600  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 2.698  ; 2.698  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 2.814  ; 2.814  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 2.741  ; 2.741  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 2.647  ; 2.647  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 2.633  ; 2.633  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 2.864  ; 2.864  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 2.792  ; 2.792  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 2.800  ; 2.800  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 2.792  ; 2.792  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_LDQM      ; CLOCK_50   ; 3.024  ; 3.024  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_RAS_N     ; CLOCK_50   ; 2.812  ; 2.812  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_UDQM      ; CLOCK_50   ; 2.954  ; 2.954  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_WE_N      ; CLOCK_50   ; 2.836  ; 2.836  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; GPIO_1[*]      ; CLOCK_50   ; 3.205  ; 3.205  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  GPIO_1[16]    ; CLOCK_50   ; 3.558  ; 3.558  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  GPIO_1[17]    ; CLOCK_50   ; 3.205  ; 3.205  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  GPIO_1[24]    ; CLOCK_50   ; 3.457  ; 3.457  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 3.033  ; 3.033  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 3.556  ; 3.556  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 3.718  ; 3.718  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 3.650  ; 3.650  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 3.733  ; 3.733  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 3.357  ; 3.357  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 3.612  ; 3.612  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 3.413  ; 3.413  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 3.437  ; 3.437  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 3.570  ; 3.570  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 3.464  ; 3.464  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 3.341  ; 3.341  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 3.396  ; 3.396  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 3.533  ; 3.533  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 3.595  ; 3.595  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 3.276  ; 3.276  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 3.464  ; 3.464  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 3.330  ; 3.330  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 3.033  ; 3.033  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_CE_N      ; CLOCK_50   ; 3.360  ; 3.360  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 2.817  ; 2.817  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 3.314  ; 3.314  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 3.447  ; 3.447  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 3.174  ; 3.174  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 3.493  ; 3.493  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 3.315  ; 3.315  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 3.166  ; 3.166  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 3.344  ; 3.344  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 3.261  ; 3.261  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 3.163  ; 3.163  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 3.203  ; 3.203  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 2.817  ; 2.817  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 3.503  ; 3.503  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 3.480  ; 3.480  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 3.184  ; 3.184  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 3.518  ; 3.518  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 3.407  ; 3.407  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_LB_N      ; CLOCK_50   ; 2.989  ; 2.989  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_OE_N      ; CLOCK_50   ; 2.882  ; 2.882  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_UB_N      ; CLOCK_50   ; 3.439  ; 3.439  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_WE_N      ; CLOCK_50   ; 2.745  ; 2.745  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; VGA_CLK        ; CLOCK_50   ; 2.473  ; 2.473  ; Rise       ; unew|altpll_component|pll|clk[1] ;
+----------------+------------+--------+--------+------------+----------------------------------+


+------------------------------------------------------+
; Progagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; SW[0]      ; LEDR[0]     ; 5.978  ;    ;    ; 5.978  ;
; SW[1]      ; LEDR[1]     ; 5.673  ;    ;    ; 5.673  ;
; SW[2]      ; LEDR[2]     ; 5.135  ;    ;    ; 5.135  ;
; SW[3]      ; LEDR[3]     ; 5.425  ;    ;    ; 5.425  ;
; SW[4]      ; LEDR[4]     ; 5.280  ;    ;    ; 5.280  ;
; SW[5]      ; LEDR[5]     ; 5.702  ;    ;    ; 5.702  ;
; SW[6]      ; LEDR[6]     ; 5.338  ;    ;    ; 5.338  ;
; SW[7]      ; LEDR[7]     ; 6.320  ;    ;    ; 6.320  ;
; SW[8]      ; LEDR[8]     ; 6.104  ;    ;    ; 6.104  ;
; SW[9]      ; LEDR[9]     ; 6.211  ;    ;    ; 6.211  ;
; SW[10]     ; LEDR[10]    ; 5.765  ;    ;    ; 5.765  ;
; SW[11]     ; LEDR[11]    ; 5.694  ;    ;    ; 5.694  ;
; SW[12]     ; LEDR[12]    ; 5.700  ;    ;    ; 5.700  ;
; SW[13]     ; LEDR[13]    ; 9.599  ;    ;    ; 9.599  ;
; SW[14]     ; LEDR[14]    ; 9.415  ;    ;    ; 9.415  ;
; SW[15]     ; LEDR[15]    ; 9.657  ;    ;    ; 9.657  ;
; SW[16]     ; LEDR[16]    ; 10.138 ;    ;    ; 10.138 ;
; SW[17]     ; LEDR[17]    ; 9.593  ;    ;    ; 9.593  ;
; UART_RXD   ; UART_TXD    ; 8.016  ;    ;    ; 8.016  ;
+------------+-------------+--------+----+----+--------+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 3.239 ;    ;    ; 3.239 ;
; SW[1]      ; LEDR[1]     ; 3.023 ;    ;    ; 3.023 ;
; SW[2]      ; LEDR[2]     ; 2.794 ;    ;    ; 2.794 ;
; SW[3]      ; LEDR[3]     ; 2.915 ;    ;    ; 2.915 ;
; SW[4]      ; LEDR[4]     ; 2.842 ;    ;    ; 2.842 ;
; SW[5]      ; LEDR[5]     ; 3.060 ;    ;    ; 3.060 ;
; SW[6]      ; LEDR[6]     ; 2.870 ;    ;    ; 2.870 ;
; SW[7]      ; LEDR[7]     ; 3.468 ;    ;    ; 3.468 ;
; SW[8]      ; LEDR[8]     ; 3.313 ;    ;    ; 3.313 ;
; SW[9]      ; LEDR[9]     ; 3.383 ;    ;    ; 3.383 ;
; SW[10]     ; LEDR[10]    ; 3.143 ;    ;    ; 3.143 ;
; SW[11]     ; LEDR[11]    ; 3.102 ;    ;    ; 3.102 ;
; SW[12]     ; LEDR[12]    ; 3.112 ;    ;    ; 3.112 ;
; SW[13]     ; LEDR[13]    ; 5.493 ;    ;    ; 5.493 ;
; SW[14]     ; LEDR[14]    ; 5.455 ;    ;    ; 5.455 ;
; SW[15]     ; LEDR[15]    ; 5.536 ;    ;    ; 5.536 ;
; SW[16]     ; LEDR[16]    ; 5.763 ;    ;    ; 5.763 ;
; SW[17]     ; LEDR[17]    ; 5.505 ;    ;    ; 5.505 ;
; UART_RXD   ; UART_TXD    ; 4.670 ;    ;    ; 4.670 ;
+------------+-------------+-------+----+----+-------+


+-----------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                 ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 13126    ; 0        ; 0        ; 0        ;
; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 141      ; 0        ; 0        ; 0        ;
; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 101571   ; 0        ; 0        ; 0        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                  ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 13126    ; 0        ; 0        ; 0        ;
; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 141      ; 0        ; 0        ; 0        ;
; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 101571   ; 0        ; 0        ; 0        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                              ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0        ; 30       ; 0        ; 0        ;
; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 252      ; 0        ; 2        ; 0        ;
; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 1295     ; 0        ; 0        ; 0        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                               ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0        ; 30       ; 0        ; 0        ;
; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 252      ; 0        ; 2        ; 0        ;
; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 1295     ; 0        ; 0        ; 0        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 3     ; 3    ;
; Unconstrained Input Ports       ; 70    ; 70   ;
; Unconstrained Input Port Paths  ; 210   ; 210  ;
; Unconstrained Output Ports      ; 198   ; 198  ;
; Unconstrained Output Port Paths ; 1570  ; 1570 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version
    Info: Processing started: Thu Feb 21 15:35:11 2013
Info: Command: quartus_sta niosControl3CamOnly -c DE2_D5M
Info: qsta_default_script.tcl version: #1
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Evaluating HDL-embedded SDC commands
    Info: Entity alt_jtag_atlantic
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_write}] -to [get_registers {*|alt_jtag_atlantic:*|read_write1*}] 
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info: Entity altera_std_synchronizer
        Info: set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info: Entity dcfifo_m2o1
        Info: set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a* 
        Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a* 
    Info: Entity sld_hub
        Info: create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info: set_clock_groups -asynchronous -group {altera_reserved_tck}
Info: Reading SDC File: 'DE2_D5M.sdc'
Info: Deriving PLL Clocks
    Info: create_generated_clock -source {unew|altpll_component|pll|inclk[0]} -phase -54.00 -duty_cycle 50.00 -name {unew|altpll_component|pll|clk[0]} {unew|altpll_component|pll|clk[0]}
    Info: create_generated_clock -source {unew|altpll_component|pll|inclk[0]} -duty_cycle 50.00 -name {unew|altpll_component|pll|clk[1]} {unew|altpll_component|pll|clk[1]}
Warning: Node: GPIO_1[0] was determined to be a clock but was found without an associated clock assignment.
Warning: Node: rClk[0] was determined to be a clock but was found without an associated clock assignment.
Warning: Node: I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
Info: Analyzing Slow Model
Info: Worst-case setup slack is 11.366
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    11.366         0.000 unew|altpll_component|pll|clk[0] 
    Info:    12.911         0.000 unew|altpll_component|pll|clk[1] 
Info: Worst-case hold slack is 0.391
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.391         0.000 unew|altpll_component|pll|clk[0] 
    Info:     0.391         0.000 unew|altpll_component|pll|clk[1] 
Info: Worst-case recovery slack is 4.253
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     4.253         0.000 unew|altpll_component|pll|clk[0] 
    Info:    14.764         0.000 unew|altpll_component|pll|clk[1] 
Info: Worst-case removal slack is 1.632
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.632         0.000 unew|altpll_component|pll|clk[1] 
    Info:     5.496         0.000 unew|altpll_component|pll|clk[0] 
Info: Worst-case minimum pulse width slack is 7.620
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     7.620         0.000 unew|altpll_component|pll|clk[0] 
    Info:     7.873         0.000 unew|altpll_component|pll|clk[1] 
    Info:    10.000         0.000 CLOCK_50 
    Info:    97.778         0.000 altera_reserved_tck 
Info: The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Warning: Node: GPIO_1[0] was determined to be a clock but was found without an associated clock assignment.
Warning: Node: rClk[0] was determined to be a clock but was found without an associated clock assignment.
Warning: Node: I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
Info: Worst-case setup slack is 14.271
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    14.271         0.000 unew|altpll_component|pll|clk[0] 
    Info:    16.217         0.000 unew|altpll_component|pll|clk[1] 
Info: Worst-case hold slack is 0.215
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.215         0.000 unew|altpll_component|pll|clk[0] 
    Info:     0.215         0.000 unew|altpll_component|pll|clk[1] 
Info: Worst-case recovery slack is 5.356
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     5.356         0.000 unew|altpll_component|pll|clk[0] 
    Info:    17.272         0.000 unew|altpll_component|pll|clk[1] 
Info: Worst-case removal slack is 0.858
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.858         0.000 unew|altpll_component|pll|clk[1] 
    Info:     4.504         0.000 unew|altpll_component|pll|clk[0] 
Info: Worst-case minimum pulse width slack is 7.620
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     7.620         0.000 unew|altpll_component|pll|clk[0] 
    Info:     7.873         0.000 unew|altpll_component|pll|clk[1] 
    Info:    10.000         0.000 CLOCK_50 
    Info:    97.778         0.000 altera_reserved_tck 
Info: The selected device family is not supported by the report_metastability command.
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 392 megabytes
    Info: Processing ended: Thu Feb 21 15:35:33 2013
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:06


