abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/cla32.blif
Line 11: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 12: Skipping line ".default_output_required 0.00 0.00 ".
Line 13: Skipping line ".default_input_drive 0.10 0.10 ".
Line 14: Skipping line ".default_output_load 2.00 ".
Line 15: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mcla32                         :[0m i/o =   64/   33  lat =    0  nd =   419  edge =    952  area =958.00  delay =38.50  lev = 27
--------------- round 1 ---------------
seed = 2707628699
maxLevel = 4
n503 is replaced by n491 with estimated error 0
error = 0
area = 928
delay = 38.5
#gates = 409
output circuit appNtk/cla32_1_0_928_38.5.blif
time = 8335318 us
--------------- round 2 ---------------
seed = 2775381468
maxLevel = 4
n388 is replaced by n413 with estimated error 0
error = 0
area = 918
delay = 38.5
#gates = 405
output circuit appNtk/cla32_2_0_918_38.5.blif
time = 14472849 us
--------------- round 3 ---------------
seed = 337710670
maxLevel = 4
n478 is replaced by n488 with estimated error 1e-05
error = 1e-05
area = 907
delay = 31.6
#gates = 401
output circuit appNtk/cla32_3_1e-05_907_31.6.blif
time = 20279033 us
--------------- round 4 ---------------
seed = 3270966292
maxLevel = 4
n330 is replaced by n327 with estimated error 2e-05
error = 2e-05
area = 903
delay = 31.6
#gates = 400
output circuit appNtk/cla32_4_2e-05_903_31.6.blif
time = 25532418 us
--------------- round 5 ---------------
seed = 1664254275
maxLevel = 4
n274 is replaced by n291 with estimated error 0
error = 0
area = 896
delay = 31.6
#gates = 397
output circuit appNtk/cla32_5_0_896_31.6.blif
time = 30691272 us
--------------- round 6 ---------------
seed = 4139252423
maxLevel = 4
n276 is replaced by n245 with estimated error 3e-05
error = 3e-05
area = 891
delay = 31.6
#gates = 395
output circuit appNtk/cla32_6_3e-05_891_31.6.blif
time = 36001608 us
--------------- round 7 ---------------
seed = 4254719747
maxLevel = 4
n265 is replaced by n160 with estimated error 7e-05
error = 7e-05
area = 888
delay = 31.6
#gates = 394
output circuit appNtk/cla32_7_7e-05_888_31.6.blif
time = 41405227 us
--------------- round 8 ---------------
seed = 3315255074
maxLevel = 4
n264 is replaced by one with estimated error 2e-05
error = 2e-05
area = 885
delay = 31.6
#gates = 393
output circuit appNtk/cla32_8_2e-05_885_31.6.blif
time = 46890828 us
--------------- round 9 ---------------
seed = 3651768727
maxLevel = 4
n269 is replaced by n243 with estimated error 5e-05
error = 5e-05
area = 880
delay = 31.6
#gates = 391
output circuit appNtk/cla32_9_5e-05_880_31.6.blif
time = 52123150 us
--------------- round 10 ---------------
seed = 3248853001
maxLevel = 4
n141 is replaced by n133 with estimated error 2e-05
error = 2e-05
area = 878
delay = 31.6
#gates = 390
output circuit appNtk/cla32_10_2e-05_878_31.6.blif
time = 57127130 us
--------------- round 11 ---------------
seed = 2029882044
maxLevel = 4
n447 is replaced by n457 with estimated error 4e-05
error = 4e-05
area = 877
delay = 31.6
#gates = 389
output circuit appNtk/cla32_11_4e-05_877_31.6.blif
time = 62278786 us
--------------- round 12 ---------------
seed = 2851545013
maxLevel = 4
n285 is replaced by n283 with estimated error 5e-05
error = 5e-05
area = 876
delay = 31.6
#gates = 388
output circuit appNtk/cla32_12_5e-05_876_31.6.blif
time = 67327391 us
--------------- round 13 ---------------
seed = 1187973577
maxLevel = 4
n284 is replaced by n296 with estimated error 6e-05
error = 6e-05
area = 874
delay = 31.6
#gates = 387
output circuit appNtk/cla32_13_6e-05_874_31.6.blif
time = 72440963 us
--------------- round 14 ---------------
seed = 239029511
maxLevel = 4
n267 is replaced by n214 with estimated error 6e-05
error = 6e-05
area = 869
delay = 31.6
#gates = 385
output circuit appNtk/cla32_14_6e-05_869_31.6.blif
time = 77135165 us
--------------- round 15 ---------------
seed = 3403375734
maxLevel = 4
n463 is replaced by n486 with estimated error 7e-05
error = 7e-05
area = 864
delay = 30.1
#gates = 383
output circuit appNtk/cla32_15_7e-05_864_30.1.blif
time = 82376037 us
--------------- round 16 ---------------
seed = 477383900
maxLevel = 4
n446 is replaced by n484 with estimated error 0.00013
error = 0.00013
area = 861
delay = 30.1
#gates = 382
output circuit appNtk/cla32_16_0.00013_861_30.1.blif
time = 87131723 us
--------------- round 17 ---------------
seed = 1188280668
maxLevel = 4
n418 is replaced by n483 with estimated error 0.00043
error = 0.00043
area = 854
delay = 30.1
#gates = 379
output circuit appNtk/cla32_17_0.00043_854_30.1.blif
time = 91715344 us
--------------- round 18 ---------------
seed = 896367644
maxLevel = 4
n278 is replaced by n271 with estimated error 0.00103
error = 0.00103
area = 850
delay = 30.1
#gates = 377
output circuit appNtk/cla32_18_0.00103_850_30.1.blif
time = 96216552 us
--------------- round 19 ---------------
seed = 1449521757
maxLevel = 4
n222 is replaced by n220 with estimated error 0.00243
error = 0.00243
area = 844
delay = 30.1
#gates = 374
output circuit appNtk/cla32_19_0.00243_844_30.1.blif
time = 100635794 us
--------------- round 20 ---------------
seed = 1184279160
maxLevel = 4
n334 is replaced by n332 with estimated error 0.00413
error = 0.00413
area = 840
delay = 30.1
#gates = 372
output circuit appNtk/cla32_20_0.00413_840_30.1.blif
time = 105250475 us
--------------- round 21 ---------------
seed = 30525390
maxLevel = 4
n384 is replaced by n360 with estimated error 0.004
error = 0.004
area = 837
delay = 30.1
#gates = 371
output circuit appNtk/cla32_21_0.004_837_30.1.blif
time = 109360253 us
--------------- round 22 ---------------
seed = 324729276
maxLevel = 4
n385 is replaced by one with estimated error 0.00409
error = 0.00409
area = 836
delay = 30.1
#gates = 370
output circuit appNtk/cla32_22_0.00409_836_30.1.blif
time = 113528912 us
--------------- round 23 ---------------
seed = 2608852033
maxLevel = 4
n207 is replaced by one with estimated error 0.00626
error = 0.00626
area = 832
delay = 30.1
#gates = 368
output circuit appNtk/cla32_23_0.00626_832_30.1.blif
time = 117814346 us
--------------- round 24 ---------------
seed = 3777598321
maxLevel = 4
n215 is replaced by one with estimated error 0.00643
error = 0.00643
area = 829
delay = 30.1
#gates = 367
output circuit appNtk/cla32_24_0.00643_829_30.1.blif
time = 122120272 us
--------------- round 25 ---------------
seed = 3819461173
maxLevel = 4
n209 is replaced by n149 with estimated error 0.00996
error = 0.00996
area = 826
delay = 30.1
#gates = 365
output circuit appNtk/cla32_25_0.00996_826_30.1.blif
time = 126054763 us
--------------- round 26 ---------------
seed = 2781314743
maxLevel = 4
n210 is replaced by n195 with estimated error 0.01763
error = 0.01763
area = 820
delay = 30.1
#gates = 363
output circuit appNtk/cla32_26_0.01763_820_30.1.blif
time = 130188385 us
--------------- round 27 ---------------
seed = 1840722171
maxLevel = 4
n204 is replaced by n190 with estimated error 0.01779
error = 0.01779
area = 816
delay = 30.1
#gates = 361
output circuit appNtk/cla32_27_0.01779_816_30.1.blif
time = 133916410 us
--------------- round 28 ---------------
seed = 845964493
maxLevel = 4
n392 is replaced by n481 with inverter with estimated error 0.02376
error = 0.02376
area = 812
delay = 30.1
#gates = 359
output circuit appNtk/cla32_28_0.02376_812_30.1.blif
time = 137720426 us
--------------- round 29 ---------------
seed = 2360530078
maxLevel = 4
n393 is replaced by n481 with estimated error 0.02439
error = 0.02439
area = 811
delay = 30.1
#gates = 358
output circuit appNtk/cla32_29_0.02439_811_30.1.blif
time = 141633848 us
--------------- round 30 ---------------
seed = 703535008
maxLevel = 4
n238 is replaced by n216 with estimated error 0.02666
error = 0.02666
area = 809
delay = 30.1
#gates = 357
output circuit appNtk/cla32_30_0.02666_809_30.1.blif
time = 145229323 us
--------------- round 31 ---------------
seed = 1421151027
maxLevel = 4
exceed error bound
