--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

F:\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n 3
-fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx9,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.948ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: glb_clk_src_inst/pll_base_inst/PLL_ADV/CLKOUT1
  Logical resource: glb_clk_src_inst/pll_base_inst/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y0.CLKOUT1
  Clock network: glb_clk_src_inst/clkout1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: glb_clk_src_inst/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: glb_clk_src_inst/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN2
  Clock network: glb_clk_src_inst/clkin1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: glb_clk_src_inst/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: glb_clk_src_inst/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN2
  Clock network: glb_clk_src_inst/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_glb_clk_src_inst_clkout0 = PERIOD TIMEGRP 
"glb_clk_src_inst_clkout0"         TS_sys_clk_pin * 0.2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 872 paths analyzed, 237 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.725ns.
--------------------------------------------------------------------------------

Paths for end point debounce_inst_send_enable/counter_14 (SLICE_X15Y38.D2), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     96.275ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_inst_send_enable/counter_1 (FF)
  Destination:          debounce_inst_send_enable/counter_14 (FF)
  Requirement:          100.000ns
  Data Path Delay:      3.555ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.285 - 0.306)
  Source Clock:         clk_10mhz rising at 0.000ns
  Destination Clock:    clk_10mhz rising at 100.000ns
  Clock Uncertainty:    0.149ns

  Clock Uncertainty:          0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.289ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debounce_inst_send_enable/counter_1 to debounce_inst_send_enable/counter_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y37.CQ      Tcko                  0.525   debounce_inst_send_enable/counter<2>
                                                       debounce_inst_send_enable/counter_1
    SLICE_X14Y35.B1      net (fanout=2)        0.972   debounce_inst_send_enable/counter<1>
    SLICE_X14Y35.COUT    Topcyb                0.448   debounce_inst_send_enable/Mcount_counter_cy<3>
                                                       debounce_inst_send_enable/counter<1>_rt
                                                       debounce_inst_send_enable/Mcount_counter_cy<3>
    SLICE_X14Y36.CIN     net (fanout=1)        0.003   debounce_inst_send_enable/Mcount_counter_cy<3>
    SLICE_X14Y36.COUT    Tbyp                  0.091   debounce_inst_send_enable/Mcount_counter_cy<7>
                                                       debounce_inst_send_enable/Mcount_counter_cy<7>
    SLICE_X14Y37.CIN     net (fanout=1)        0.003   debounce_inst_send_enable/Mcount_counter_cy<7>
    SLICE_X14Y37.COUT    Tbyp                  0.091   debounce_inst_send_enable/Mcount_counter_cy<11>
                                                       debounce_inst_send_enable/Mcount_counter_cy<11>
    SLICE_X14Y38.CIN     net (fanout=1)        0.003   debounce_inst_send_enable/Mcount_counter_cy<11>
    SLICE_X14Y38.CMUX    Tcinc                 0.289   debounce_inst_send_enable/Mcount_counter_cy<15>
                                                       debounce_inst_send_enable/Mcount_counter_cy<15>
    SLICE_X15Y38.D2      net (fanout=1)        0.757   debounce_inst_send_enable/Result<14>
    SLICE_X15Y38.CLK     Tas                   0.373   debounce_inst_send_enable/counter<14>
                                                       debounce_inst_send_enable/counter_14_rstpot
                                                       debounce_inst_send_enable/counter_14
    -------------------------------------------------  ---------------------------
    Total                                      3.555ns (1.817ns logic, 1.738ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     96.553ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_inst_send_enable/counter_2 (FF)
  Destination:          debounce_inst_send_enable/counter_14 (FF)
  Requirement:          100.000ns
  Data Path Delay:      3.277ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.285 - 0.306)
  Source Clock:         clk_10mhz rising at 0.000ns
  Destination Clock:    clk_10mhz rising at 100.000ns
  Clock Uncertainty:    0.149ns

  Clock Uncertainty:          0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.289ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debounce_inst_send_enable/counter_2 to debounce_inst_send_enable/counter_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y37.DQ      Tcko                  0.525   debounce_inst_send_enable/counter<2>
                                                       debounce_inst_send_enable/counter_2
    SLICE_X14Y35.C3      net (fanout=2)        0.817   debounce_inst_send_enable/counter<2>
    SLICE_X14Y35.COUT    Topcyc                0.325   debounce_inst_send_enable/Mcount_counter_cy<3>
                                                       debounce_inst_send_enable/counter<2>_rt
                                                       debounce_inst_send_enable/Mcount_counter_cy<3>
    SLICE_X14Y36.CIN     net (fanout=1)        0.003   debounce_inst_send_enable/Mcount_counter_cy<3>
    SLICE_X14Y36.COUT    Tbyp                  0.091   debounce_inst_send_enable/Mcount_counter_cy<7>
                                                       debounce_inst_send_enable/Mcount_counter_cy<7>
    SLICE_X14Y37.CIN     net (fanout=1)        0.003   debounce_inst_send_enable/Mcount_counter_cy<7>
    SLICE_X14Y37.COUT    Tbyp                  0.091   debounce_inst_send_enable/Mcount_counter_cy<11>
                                                       debounce_inst_send_enable/Mcount_counter_cy<11>
    SLICE_X14Y38.CIN     net (fanout=1)        0.003   debounce_inst_send_enable/Mcount_counter_cy<11>
    SLICE_X14Y38.CMUX    Tcinc                 0.289   debounce_inst_send_enable/Mcount_counter_cy<15>
                                                       debounce_inst_send_enable/Mcount_counter_cy<15>
    SLICE_X15Y38.D2      net (fanout=1)        0.757   debounce_inst_send_enable/Result<14>
    SLICE_X15Y38.CLK     Tas                   0.373   debounce_inst_send_enable/counter<14>
                                                       debounce_inst_send_enable/counter_14_rstpot
                                                       debounce_inst_send_enable/counter_14
    -------------------------------------------------  ---------------------------
    Total                                      3.277ns (1.694ns logic, 1.583ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     96.598ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_inst_send_enable/counter_0 (FF)
  Destination:          debounce_inst_send_enable/counter_14 (FF)
  Requirement:          100.000ns
  Data Path Delay:      3.232ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.285 - 0.306)
  Source Clock:         clk_10mhz rising at 0.000ns
  Destination Clock:    clk_10mhz rising at 100.000ns
  Clock Uncertainty:    0.149ns

  Clock Uncertainty:          0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.289ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debounce_inst_send_enable/counter_0 to debounce_inst_send_enable/counter_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y37.AQ      Tcko                  0.525   debounce_inst_send_enable/counter<2>
                                                       debounce_inst_send_enable/counter_0
    SLICE_X14Y35.A5      net (fanout=2)        0.625   debounce_inst_send_enable/counter<0>
    SLICE_X14Y35.COUT    Topcya                0.472   debounce_inst_send_enable/Mcount_counter_cy<3>
                                                       debounce_inst_send_enable/Mcount_counter_lut<0>_INV_0
                                                       debounce_inst_send_enable/Mcount_counter_cy<3>
    SLICE_X14Y36.CIN     net (fanout=1)        0.003   debounce_inst_send_enable/Mcount_counter_cy<3>
    SLICE_X14Y36.COUT    Tbyp                  0.091   debounce_inst_send_enable/Mcount_counter_cy<7>
                                                       debounce_inst_send_enable/Mcount_counter_cy<7>
    SLICE_X14Y37.CIN     net (fanout=1)        0.003   debounce_inst_send_enable/Mcount_counter_cy<7>
    SLICE_X14Y37.COUT    Tbyp                  0.091   debounce_inst_send_enable/Mcount_counter_cy<11>
                                                       debounce_inst_send_enable/Mcount_counter_cy<11>
    SLICE_X14Y38.CIN     net (fanout=1)        0.003   debounce_inst_send_enable/Mcount_counter_cy<11>
    SLICE_X14Y38.CMUX    Tcinc                 0.289   debounce_inst_send_enable/Mcount_counter_cy<15>
                                                       debounce_inst_send_enable/Mcount_counter_cy<15>
    SLICE_X15Y38.D2      net (fanout=1)        0.757   debounce_inst_send_enable/Result<14>
    SLICE_X15Y38.CLK     Tas                   0.373   debounce_inst_send_enable/counter<14>
                                                       debounce_inst_send_enable/counter_14_rstpot
                                                       debounce_inst_send_enable/counter_14
    -------------------------------------------------  ---------------------------
    Total                                      3.232ns (1.841ns logic, 1.391ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------

Paths for end point debounce_inst_send_enable/counter_10 (SLICE_X15Y37.D2), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     96.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_inst_send_enable/counter_1 (FF)
  Destination:          debounce_inst_send_enable/counter_10 (FF)
  Requirement:          100.000ns
  Data Path Delay:      3.461ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.288 - 0.306)
  Source Clock:         clk_10mhz rising at 0.000ns
  Destination Clock:    clk_10mhz rising at 100.000ns
  Clock Uncertainty:    0.149ns

  Clock Uncertainty:          0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.289ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debounce_inst_send_enable/counter_1 to debounce_inst_send_enable/counter_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y37.CQ      Tcko                  0.525   debounce_inst_send_enable/counter<2>
                                                       debounce_inst_send_enable/counter_1
    SLICE_X14Y35.B1      net (fanout=2)        0.972   debounce_inst_send_enable/counter<1>
    SLICE_X14Y35.COUT    Topcyb                0.448   debounce_inst_send_enable/Mcount_counter_cy<3>
                                                       debounce_inst_send_enable/counter<1>_rt
                                                       debounce_inst_send_enable/Mcount_counter_cy<3>
    SLICE_X14Y36.CIN     net (fanout=1)        0.003   debounce_inst_send_enable/Mcount_counter_cy<3>
    SLICE_X14Y36.COUT    Tbyp                  0.091   debounce_inst_send_enable/Mcount_counter_cy<7>
                                                       debounce_inst_send_enable/Mcount_counter_cy<7>
    SLICE_X14Y37.CIN     net (fanout=1)        0.003   debounce_inst_send_enable/Mcount_counter_cy<7>
    SLICE_X14Y37.CMUX    Tcinc                 0.289   debounce_inst_send_enable/Mcount_counter_cy<11>
                                                       debounce_inst_send_enable/Mcount_counter_cy<11>
    SLICE_X15Y37.D2      net (fanout=1)        0.757   debounce_inst_send_enable/Result<10>
    SLICE_X15Y37.CLK     Tas                   0.373   debounce_inst_send_enable/counter<10>
                                                       debounce_inst_send_enable/counter_10_rstpot
                                                       debounce_inst_send_enable/counter_10
    -------------------------------------------------  ---------------------------
    Total                                      3.461ns (1.726ns logic, 1.735ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     96.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_inst_send_enable/counter_2 (FF)
  Destination:          debounce_inst_send_enable/counter_10 (FF)
  Requirement:          100.000ns
  Data Path Delay:      3.183ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.288 - 0.306)
  Source Clock:         clk_10mhz rising at 0.000ns
  Destination Clock:    clk_10mhz rising at 100.000ns
  Clock Uncertainty:    0.149ns

  Clock Uncertainty:          0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.289ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debounce_inst_send_enable/counter_2 to debounce_inst_send_enable/counter_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y37.DQ      Tcko                  0.525   debounce_inst_send_enable/counter<2>
                                                       debounce_inst_send_enable/counter_2
    SLICE_X14Y35.C3      net (fanout=2)        0.817   debounce_inst_send_enable/counter<2>
    SLICE_X14Y35.COUT    Topcyc                0.325   debounce_inst_send_enable/Mcount_counter_cy<3>
                                                       debounce_inst_send_enable/counter<2>_rt
                                                       debounce_inst_send_enable/Mcount_counter_cy<3>
    SLICE_X14Y36.CIN     net (fanout=1)        0.003   debounce_inst_send_enable/Mcount_counter_cy<3>
    SLICE_X14Y36.COUT    Tbyp                  0.091   debounce_inst_send_enable/Mcount_counter_cy<7>
                                                       debounce_inst_send_enable/Mcount_counter_cy<7>
    SLICE_X14Y37.CIN     net (fanout=1)        0.003   debounce_inst_send_enable/Mcount_counter_cy<7>
    SLICE_X14Y37.CMUX    Tcinc                 0.289   debounce_inst_send_enable/Mcount_counter_cy<11>
                                                       debounce_inst_send_enable/Mcount_counter_cy<11>
    SLICE_X15Y37.D2      net (fanout=1)        0.757   debounce_inst_send_enable/Result<10>
    SLICE_X15Y37.CLK     Tas                   0.373   debounce_inst_send_enable/counter<10>
                                                       debounce_inst_send_enable/counter_10_rstpot
                                                       debounce_inst_send_enable/counter_10
    -------------------------------------------------  ---------------------------
    Total                                      3.183ns (1.603ns logic, 1.580ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     96.695ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_inst_send_enable/counter_0 (FF)
  Destination:          debounce_inst_send_enable/counter_10 (FF)
  Requirement:          100.000ns
  Data Path Delay:      3.138ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.288 - 0.306)
  Source Clock:         clk_10mhz rising at 0.000ns
  Destination Clock:    clk_10mhz rising at 100.000ns
  Clock Uncertainty:    0.149ns

  Clock Uncertainty:          0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.289ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debounce_inst_send_enable/counter_0 to debounce_inst_send_enable/counter_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y37.AQ      Tcko                  0.525   debounce_inst_send_enable/counter<2>
                                                       debounce_inst_send_enable/counter_0
    SLICE_X14Y35.A5      net (fanout=2)        0.625   debounce_inst_send_enable/counter<0>
    SLICE_X14Y35.COUT    Topcya                0.472   debounce_inst_send_enable/Mcount_counter_cy<3>
                                                       debounce_inst_send_enable/Mcount_counter_lut<0>_INV_0
                                                       debounce_inst_send_enable/Mcount_counter_cy<3>
    SLICE_X14Y36.CIN     net (fanout=1)        0.003   debounce_inst_send_enable/Mcount_counter_cy<3>
    SLICE_X14Y36.COUT    Tbyp                  0.091   debounce_inst_send_enable/Mcount_counter_cy<7>
                                                       debounce_inst_send_enable/Mcount_counter_cy<7>
    SLICE_X14Y37.CIN     net (fanout=1)        0.003   debounce_inst_send_enable/Mcount_counter_cy<7>
    SLICE_X14Y37.CMUX    Tcinc                 0.289   debounce_inst_send_enable/Mcount_counter_cy<11>
                                                       debounce_inst_send_enable/Mcount_counter_cy<11>
    SLICE_X15Y37.D2      net (fanout=1)        0.757   debounce_inst_send_enable/Result<10>
    SLICE_X15Y37.CLK     Tas                   0.373   debounce_inst_send_enable/counter<10>
                                                       debounce_inst_send_enable/counter_10_rstpot
                                                       debounce_inst_send_enable/counter_10
    -------------------------------------------------  ---------------------------
    Total                                      3.138ns (1.750ns logic, 1.388ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------

Paths for end point debounce_inst_send_enable/counter_12 (SLICE_X15Y38.B1), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     96.382ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_inst_send_enable/counter_1 (FF)
  Destination:          debounce_inst_send_enable/counter_12 (FF)
  Requirement:          100.000ns
  Data Path Delay:      3.448ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.285 - 0.306)
  Source Clock:         clk_10mhz rising at 0.000ns
  Destination Clock:    clk_10mhz rising at 100.000ns
  Clock Uncertainty:    0.149ns

  Clock Uncertainty:          0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.289ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debounce_inst_send_enable/counter_1 to debounce_inst_send_enable/counter_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y37.CQ      Tcko                  0.525   debounce_inst_send_enable/counter<2>
                                                       debounce_inst_send_enable/counter_1
    SLICE_X14Y35.B1      net (fanout=2)        0.972   debounce_inst_send_enable/counter<1>
    SLICE_X14Y35.COUT    Topcyb                0.448   debounce_inst_send_enable/Mcount_counter_cy<3>
                                                       debounce_inst_send_enable/counter<1>_rt
                                                       debounce_inst_send_enable/Mcount_counter_cy<3>
    SLICE_X14Y36.CIN     net (fanout=1)        0.003   debounce_inst_send_enable/Mcount_counter_cy<3>
    SLICE_X14Y36.COUT    Tbyp                  0.091   debounce_inst_send_enable/Mcount_counter_cy<7>
                                                       debounce_inst_send_enable/Mcount_counter_cy<7>
    SLICE_X14Y37.CIN     net (fanout=1)        0.003   debounce_inst_send_enable/Mcount_counter_cy<7>
    SLICE_X14Y37.COUT    Tbyp                  0.091   debounce_inst_send_enable/Mcount_counter_cy<11>
                                                       debounce_inst_send_enable/Mcount_counter_cy<11>
    SLICE_X14Y38.CIN     net (fanout=1)        0.003   debounce_inst_send_enable/Mcount_counter_cy<11>
    SLICE_X14Y38.AMUX    Tcina                 0.210   debounce_inst_send_enable/Mcount_counter_cy<15>
                                                       debounce_inst_send_enable/Mcount_counter_cy<15>
    SLICE_X15Y38.B1      net (fanout=1)        0.729   debounce_inst_send_enable/Result<12>
    SLICE_X15Y38.CLK     Tas                   0.373   debounce_inst_send_enable/counter<14>
                                                       debounce_inst_send_enable/counter_12_rstpot
                                                       debounce_inst_send_enable/counter_12
    -------------------------------------------------  ---------------------------
    Total                                      3.448ns (1.738ns logic, 1.710ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     96.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_inst_send_enable/counter_2 (FF)
  Destination:          debounce_inst_send_enable/counter_12 (FF)
  Requirement:          100.000ns
  Data Path Delay:      3.170ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.285 - 0.306)
  Source Clock:         clk_10mhz rising at 0.000ns
  Destination Clock:    clk_10mhz rising at 100.000ns
  Clock Uncertainty:    0.149ns

  Clock Uncertainty:          0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.289ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debounce_inst_send_enable/counter_2 to debounce_inst_send_enable/counter_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y37.DQ      Tcko                  0.525   debounce_inst_send_enable/counter<2>
                                                       debounce_inst_send_enable/counter_2
    SLICE_X14Y35.C3      net (fanout=2)        0.817   debounce_inst_send_enable/counter<2>
    SLICE_X14Y35.COUT    Topcyc                0.325   debounce_inst_send_enable/Mcount_counter_cy<3>
                                                       debounce_inst_send_enable/counter<2>_rt
                                                       debounce_inst_send_enable/Mcount_counter_cy<3>
    SLICE_X14Y36.CIN     net (fanout=1)        0.003   debounce_inst_send_enable/Mcount_counter_cy<3>
    SLICE_X14Y36.COUT    Tbyp                  0.091   debounce_inst_send_enable/Mcount_counter_cy<7>
                                                       debounce_inst_send_enable/Mcount_counter_cy<7>
    SLICE_X14Y37.CIN     net (fanout=1)        0.003   debounce_inst_send_enable/Mcount_counter_cy<7>
    SLICE_X14Y37.COUT    Tbyp                  0.091   debounce_inst_send_enable/Mcount_counter_cy<11>
                                                       debounce_inst_send_enable/Mcount_counter_cy<11>
    SLICE_X14Y38.CIN     net (fanout=1)        0.003   debounce_inst_send_enable/Mcount_counter_cy<11>
    SLICE_X14Y38.AMUX    Tcina                 0.210   debounce_inst_send_enable/Mcount_counter_cy<15>
                                                       debounce_inst_send_enable/Mcount_counter_cy<15>
    SLICE_X15Y38.B1      net (fanout=1)        0.729   debounce_inst_send_enable/Result<12>
    SLICE_X15Y38.CLK     Tas                   0.373   debounce_inst_send_enable/counter<14>
                                                       debounce_inst_send_enable/counter_12_rstpot
                                                       debounce_inst_send_enable/counter_12
    -------------------------------------------------  ---------------------------
    Total                                      3.170ns (1.615ns logic, 1.555ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     96.705ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_inst_send_enable/counter_0 (FF)
  Destination:          debounce_inst_send_enable/counter_12 (FF)
  Requirement:          100.000ns
  Data Path Delay:      3.125ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.285 - 0.306)
  Source Clock:         clk_10mhz rising at 0.000ns
  Destination Clock:    clk_10mhz rising at 100.000ns
  Clock Uncertainty:    0.149ns

  Clock Uncertainty:          0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.289ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debounce_inst_send_enable/counter_0 to debounce_inst_send_enable/counter_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y37.AQ      Tcko                  0.525   debounce_inst_send_enable/counter<2>
                                                       debounce_inst_send_enable/counter_0
    SLICE_X14Y35.A5      net (fanout=2)        0.625   debounce_inst_send_enable/counter<0>
    SLICE_X14Y35.COUT    Topcya                0.472   debounce_inst_send_enable/Mcount_counter_cy<3>
                                                       debounce_inst_send_enable/Mcount_counter_lut<0>_INV_0
                                                       debounce_inst_send_enable/Mcount_counter_cy<3>
    SLICE_X14Y36.CIN     net (fanout=1)        0.003   debounce_inst_send_enable/Mcount_counter_cy<3>
    SLICE_X14Y36.COUT    Tbyp                  0.091   debounce_inst_send_enable/Mcount_counter_cy<7>
                                                       debounce_inst_send_enable/Mcount_counter_cy<7>
    SLICE_X14Y37.CIN     net (fanout=1)        0.003   debounce_inst_send_enable/Mcount_counter_cy<7>
    SLICE_X14Y37.COUT    Tbyp                  0.091   debounce_inst_send_enable/Mcount_counter_cy<11>
                                                       debounce_inst_send_enable/Mcount_counter_cy<11>
    SLICE_X14Y38.CIN     net (fanout=1)        0.003   debounce_inst_send_enable/Mcount_counter_cy<11>
    SLICE_X14Y38.AMUX    Tcina                 0.210   debounce_inst_send_enable/Mcount_counter_cy<15>
                                                       debounce_inst_send_enable/Mcount_counter_cy<15>
    SLICE_X15Y38.B1      net (fanout=1)        0.729   debounce_inst_send_enable/Result<12>
    SLICE_X15Y38.CLK     Tas                   0.373   debounce_inst_send_enable/counter<14>
                                                       debounce_inst_send_enable/counter_12_rstpot
                                                       debounce_inst_send_enable/counter_12
    -------------------------------------------------  ---------------------------
    Total                                      3.125ns (1.762ns logic, 1.363ns route)
                                                       (56.4% logic, 43.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_glb_clk_src_inst_clkout0 = PERIOD TIMEGRP "glb_clk_src_inst_clkout0"
        TS_sys_clk_pin * 0.2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point data_gen_inst/PRBS_GENERATE/DATA_OUT_0 (SLICE_X14Y25.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.423ns (requirement - (clock path skew + uncertainty - data path))
  Source:               data_gen_inst/PRBS_GENERATE/DATA_OUT_0 (FF)
  Destination:          data_gen_inst/PRBS_GENERATE/DATA_OUT_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.423ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_10mhz rising at 100.000ns
  Destination Clock:    clk_10mhz rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: data_gen_inst/PRBS_GENERATE/DATA_OUT_0 to data_gen_inst/PRBS_GENERATE/DATA_OUT_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y25.AQ      Tcko                  0.200   data_gen_inst/PRBS_GENERATE/DATA_OUT<1>
                                                       data_gen_inst/PRBS_GENERATE/DATA_OUT_0
    SLICE_X14Y25.A6      net (fanout=3)        0.033   data_gen_inst/PRBS_GENERATE/DATA_OUT<0>
    SLICE_X14Y25.CLK     Tah         (-Th)    -0.190   data_gen_inst/PRBS_GENERATE/DATA_OUT<1>
                                                       data_gen_inst/PRBS_GENERATE/DATA_OUT_0_rstpot
                                                       data_gen_inst/PRBS_GENERATE/DATA_OUT_0
    -------------------------------------------------  ---------------------------
    Total                                      0.423ns (0.390ns logic, 0.033ns route)
                                                       (92.2% logic, 7.8% route)

--------------------------------------------------------------------------------

Paths for end point reset_inst/syn_block_0/data_sync_reg3 (SLICE_X12Y23.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               reset_inst/syn_block_0/data_sync_reg2 (FF)
  Destination:          reset_inst/syn_block_0/data_sync_reg3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_10mhz rising at 100.000ns
  Destination Clock:    clk_10mhz rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: reset_inst/syn_block_0/data_sync_reg2 to reset_inst/syn_block_0/data_sync_reg3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y23.CQ      Tcko                  0.234   reset_inst/syn_block_0/data_sync3
                                                       reset_inst/syn_block_0/data_sync_reg2
    SLICE_X12Y23.DX      net (fanout=1)        0.164   reset_inst/syn_block_0/data_sync2
    SLICE_X12Y23.CLK     Tckdi       (-Th)    -0.041   reset_inst/syn_block_0/data_sync3
                                                       reset_inst/syn_block_0/data_sync_reg3
    -------------------------------------------------  ---------------------------
    Total                                      0.439ns (0.275ns logic, 0.164ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------

Paths for end point data_gen_inst/PRBS_GENERATE/DATA_OUT_6 (SLICE_X13Y25.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.446ns (requirement - (clock path skew + uncertainty - data path))
  Source:               data_gen_inst/PRBS_GENERATE/DATA_OUT_6 (FF)
  Destination:          data_gen_inst/PRBS_GENERATE/DATA_OUT_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.446ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_10mhz rising at 100.000ns
  Destination Clock:    clk_10mhz rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: data_gen_inst/PRBS_GENERATE/DATA_OUT_6 to data_gen_inst/PRBS_GENERATE/DATA_OUT_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y25.AQ      Tcko                  0.198   data_gen_inst/PRBS_GENERATE/DATA_OUT<7>
                                                       data_gen_inst/PRBS_GENERATE/DATA_OUT_6
    SLICE_X13Y25.A6      net (fanout=3)        0.033   data_gen_inst/PRBS_GENERATE/DATA_OUT<6>
    SLICE_X13Y25.CLK     Tah         (-Th)    -0.215   data_gen_inst/PRBS_GENERATE/DATA_OUT<7>
                                                       data_gen_inst/PRBS_GENERATE/DATA_OUT_6_rstpot
                                                       data_gen_inst/PRBS_GENERATE/DATA_OUT_6
    -------------------------------------------------  ---------------------------
    Total                                      0.446ns (0.413ns logic, 0.033ns route)
                                                       (92.6% logic, 7.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_glb_clk_src_inst_clkout0 = PERIOD TIMEGRP "glb_clk_src_inst_clkout0"
        TS_sys_clk_pin * 0.2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 97.334ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: glb_clk_src_inst/clkout1_buf/I0
  Logical resource: glb_clk_src_inst/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: glb_clk_src_inst/clkout0
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: data_gen_inst/state_reg_FSM_FFd2_1/CLK
  Logical resource: data_gen_inst/state_reg_FSM_FFd2_1/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_10mhz
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: data_gen_inst/state_reg_FSM_FFd1/CLK
  Logical resource: data_gen_inst/state_reg_FSM_FFd2/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_10mhz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_glb_clk_src_inst_clkout1 = PERIOD TIMEGRP 
"glb_clk_src_inst_clkout1"         TS_sys_clk_pin * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 105 paths analyzed, 75 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.570ns.
--------------------------------------------------------------------------------

Paths for end point para_to_serial_inst/para_reg_2 (SLICE_X14Y24.C3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.430ns (requirement - (data path - clock path skew + uncertainty))
  Source:               data_gen_inst/state_reg_FSM_FFd2 (FF)
  Destination:          para_to_serial_inst/para_reg_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.623ns (Levels of Logic = 1)
  Clock Path Skew:      -0.678ns (1.311 - 1.989)
  Source Clock:         clk_10mhz rising at 0.000ns
  Destination Clock:    clk_100mhz rising at 10.000ns
  Clock Uncertainty:    0.269ns

  Clock Uncertainty:          0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.289ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: data_gen_inst/state_reg_FSM_FFd2 to para_to_serial_inst/para_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y26.AQ       Tcko                  0.525   data_gen_inst/state_reg_FSM_FFd1
                                                       data_gen_inst/state_reg_FSM_FFd2
    SLICE_X14Y24.C3      net (fanout=34)       1.749   data_gen_inst/state_reg_FSM_FFd2
    SLICE_X14Y24.CLK     Tas                   0.349   para_to_serial_inst/para_reg<3>
                                                       para_to_serial_inst/Mmux_para_reg[8]_para_in[9]_mux_4_OUT31
                                                       para_to_serial_inst/para_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      2.623ns (0.874ns logic, 1.749ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------

Paths for end point para_to_serial_inst/para_reg_4 (SLICE_X14Y26.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.498ns (requirement - (data path - clock path skew + uncertainty))
  Source:               data_gen_inst/PRBS_GENERATE/DATA_OUT_4 (FF)
  Destination:          para_to_serial_inst/para_reg_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.588ns (Levels of Logic = 1)
  Clock Path Skew:      -0.645ns (1.315 - 1.960)
  Source Clock:         clk_10mhz rising at 0.000ns
  Destination Clock:    clk_100mhz rising at 10.000ns
  Clock Uncertainty:    0.269ns

  Clock Uncertainty:          0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.289ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: data_gen_inst/PRBS_GENERATE/DATA_OUT_4 to para_to_serial_inst/para_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y26.AQ      Tcko                  0.525   data_gen_inst/PRBS_GENERATE/DATA_OUT<5>
                                                       data_gen_inst/PRBS_GENERATE/DATA_OUT_4
    SLICE_X14Y26.A6      net (fanout=3)        1.714   data_gen_inst/PRBS_GENERATE/DATA_OUT<4>
    SLICE_X14Y26.CLK     Tas                   0.349   para_to_serial_inst/para_reg<7>
                                                       para_to_serial_inst/Mmux_para_reg[8]_para_in[9]_mux_4_OUT51
                                                       para_to_serial_inst/para_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      2.588ns (0.874ns logic, 1.714ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------

Paths for end point para_to_serial_inst/para_reg_9 (SLICE_X15Y26.B6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.514ns (requirement - (data path - clock path skew + uncertainty))
  Source:               data_gen_inst/PRBS_GENERATE/DATA_OUT_9 (FF)
  Destination:          para_to_serial_inst/para_reg_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.575ns (Levels of Logic = 1)
  Clock Path Skew:      -0.642ns (1.315 - 1.957)
  Source Clock:         clk_10mhz rising at 0.000ns
  Destination Clock:    clk_100mhz rising at 10.000ns
  Clock Uncertainty:    0.269ns

  Clock Uncertainty:          0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.289ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: data_gen_inst/PRBS_GENERATE/DATA_OUT_9 to para_to_serial_inst/para_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y25.CQ      Tcko                  0.430   data_gen_inst/PRBS_GENERATE/DATA_OUT<9>
                                                       data_gen_inst/PRBS_GENERATE/DATA_OUT_9
    SLICE_X15Y26.B6      net (fanout=3)        1.772   data_gen_inst/PRBS_GENERATE/DATA_OUT<9>
    SLICE_X15Y26.CLK     Tas                   0.373   para_to_serial_inst/para_reg<9>
                                                       para_to_serial_inst/Mmux_para_reg[8]_para_in[9]_mux_4_OUT101
                                                       para_to_serial_inst/para_reg_9
    -------------------------------------------------  ---------------------------
    Total                                      2.575ns (0.803ns logic, 1.772ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_glb_clk_src_inst_clkout1 = PERIOD TIMEGRP "glb_clk_src_inst_clkout1"
        TS_sys_clk_pin * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point para_to_serial_inst/para_reg_3 (SLICE_X14Y24.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               data_gen_inst/PRBS_GENERATE/DATA_OUT_3 (FF)
  Destination:          para_to_serial_inst/para_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.614ns (Levels of Logic = 1)
  Clock Path Skew:      0.320ns (0.923 - 0.603)
  Source Clock:         clk_10mhz rising at 0.000ns
  Destination Clock:    clk_100mhz rising at 0.000ns
  Clock Uncertainty:    0.269ns

  Clock Uncertainty:          0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.289ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: data_gen_inst/PRBS_GENERATE/DATA_OUT_3 to para_to_serial_inst/para_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.CQ      Tcko                  0.198   data_gen_inst/PRBS_GENERATE/DATA_OUT<3>
                                                       data_gen_inst/PRBS_GENERATE/DATA_OUT_3
    SLICE_X14Y24.D4      net (fanout=3)        0.226   data_gen_inst/PRBS_GENERATE/DATA_OUT<3>
    SLICE_X14Y24.CLK     Tah         (-Th)    -0.190   para_to_serial_inst/para_reg<3>
                                                       para_to_serial_inst/Mmux_para_reg[8]_para_in[9]_mux_4_OUT41
                                                       para_to_serial_inst/para_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.614ns (0.388ns logic, 0.226ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------

Paths for end point para_to_serial_inst/para_reg_8 (SLICE_X15Y26.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.044ns (requirement - (clock path skew + uncertainty - data path))
  Source:               reset_inst/reset_sync (FF)
  Destination:          para_to_serial_inst/para_reg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.635ns (Levels of Logic = 0)
  Clock Path Skew:      0.322ns (0.927 - 0.605)
  Source Clock:         clk_10mhz rising at 0.000ns
  Destination Clock:    clk_100mhz rising at 0.000ns
  Clock Uncertainty:    0.269ns

  Clock Uncertainty:          0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.289ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: reset_inst/reset_sync to para_to_serial_inst/para_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.DQ      Tcko                  0.198   reset_inst/reset_sync
                                                       reset_inst/reset_sync
    SLICE_X15Y26.SR      net (fanout=13)       0.568   reset_inst/reset_sync
    SLICE_X15Y26.CLK     Tcksr       (-Th)     0.131   para_to_serial_inst/para_reg<9>
                                                       para_to_serial_inst/para_reg_8
    -------------------------------------------------  ---------------------------
    Total                                      0.635ns (0.067ns logic, 0.568ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------

Paths for end point para_to_serial_inst/para_reg_9 (SLICE_X15Y26.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.047ns (requirement - (clock path skew + uncertainty - data path))
  Source:               reset_inst/reset_sync (FF)
  Destination:          para_to_serial_inst/para_reg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.638ns (Levels of Logic = 0)
  Clock Path Skew:      0.322ns (0.927 - 0.605)
  Source Clock:         clk_10mhz rising at 0.000ns
  Destination Clock:    clk_100mhz rising at 0.000ns
  Clock Uncertainty:    0.269ns

  Clock Uncertainty:          0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.289ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: reset_inst/reset_sync to para_to_serial_inst/para_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.DQ      Tcko                  0.198   reset_inst/reset_sync
                                                       reset_inst/reset_sync
    SLICE_X15Y26.SR      net (fanout=13)       0.568   reset_inst/reset_sync
    SLICE_X15Y26.CLK     Tcksr       (-Th)     0.128   para_to_serial_inst/para_reg<9>
                                                       para_to_serial_inst/para_reg_9
    -------------------------------------------------  ---------------------------
    Total                                      0.638ns (0.070ns logic, 0.568ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_glb_clk_src_inst_clkout1 = PERIOD TIMEGRP "glb_clk_src_inst_clkout1"
        TS_sys_clk_pin * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: glb_clk_src_inst/clkout2_buf/I0
  Logical resource: glb_clk_src_inst/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: glb_clk_src_inst/clkout1
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: para_to_serial_inst/counter[3]_PWR_11_o_equal_2_o/CLK
  Logical resource: para_to_serial_inst/counter_2/CK
  Location pin: SLICE_X16Y30.CLK
  Clock network: clk_100mhz
--------------------------------------------------------------------------------
Slack: 9.525ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: para_to_serial_inst/para_reg<3>/CLK
  Logical resource: para_to_serial_inst/para_reg_0/CK
  Location pin: SLICE_X14Y24.CLK
  Clock network: clk_100mhz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      5.000ns|      7.140ns|            0|            0|            0|          977|
| TS_glb_clk_src_inst_clkout0   |    100.000ns|      3.725ns|          N/A|            0|            0|          872|            0|
| TS_glb_clk_src_inst_clkout1   |     10.000ns|      3.570ns|          N/A|            0|            0|          105|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock SYSCLK_IN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SYSCLK_IN      |    3.725|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 977 paths, 0 nets, and 496 connections

Design statistics:
   Minimum period:   5.000ns{1}   (Maximum frequency: 200.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jul 22 14:26:06 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4574 MB



