$date
	Tue Sep  9 02:01:31 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module xip_engine_tb $end
$var wire 2 ! addr_lanes_w [1:0] $end
$var wire 2 " cmd_lanes_w [1:0] $end
$var wire 1 # io0 $end
$var wire 1 $ io1 $end
$var wire 1 % io2 $end
$var wire 1 & io3 $end
$var wire 32 ' len_w [31:0] $end
$var wire 1 ( xip_start $end
$var wire 1 ) xip_cont_w $end
$var wire 1 * wready $end
$var wire 1 + tx_empty_w $end
$var wire 32 , tx_data_w [31:0] $end
$var wire 1 - sclk $end
$var wire 32 . rx_word [31:0] $end
$var wire 5 / rx_level [4:0] $end
$var wire 1 0 rx_full $end
$var wire 1 1 rx_empty $end
$var wire 1 2 rvalid $end
$var wire 2 3 rresp [1:0] $end
$var wire 32 4 rdata [31:0] $end
$var wire 1 5 quad_w $end
$var wire 8 6 opcode_w [7:0] $end
$var wire 1 7 mode_en_w $end
$var wire 8 8 mode_bits_w [7:0] $end
$var wire 1 9 fsm_tx_ren $end
$var wire 1 : fsm_rx_wen $end
$var wire 32 ; fsm_rx_data [31:0] $end
$var wire 1 < fsm_done $end
$var wire 1 = fifo_rx_re_w $end
$var wire 4 > dummy_w [3:0] $end
$var wire 1 ? dir_w $end
$var wire 2 @ data_lanes_w [1:0] $end
$var wire 1 A cs_n $end
$var wire 1 B cs_auto_w $end
$var wire 1 C cpol_w $end
$var wire 1 D cpha_w $end
$var wire 32 E clk_div_w [31:0] $end
$var wire 1 F bvalid $end
$var wire 2 G bresp [1:0] $end
$var wire 1 H awready $end
$var wire 1 I arready $end
$var wire 32 J addr_w [31:0] $end
$var wire 2 K addr_bytes_w [1:0] $end
$var reg 32 L araddr [31:0] $end
$var reg 1 M arvalid $end
$var reg 32 N awaddr [31:0] $end
$var reg 1 O awvalid $end
$var reg 1 P bready $end
$var reg 1 Q clk $end
$var reg 3 R clk_div [2:0] $end
$var reg 1 S cpha $end
$var reg 1 T cpol $end
$var reg 1 U cs_auto $end
$var reg 1 V quad_en $end
$var reg 1 W resetn $end
$var reg 1 X rready $end
$var reg 32 Y wdata [31:0] $end
$var reg 4 Z wstrb [3:0] $end
$var reg 1 [ wvalid $end
$var reg 32 \ x [31:0] $end
$var reg 2 ] xip_addr_bytes [1:0] $end
$var reg 1 ^ xip_cont_read $end
$var reg 2 _ xip_data_lanes [1:0] $end
$var reg 4 ` xip_dummy [3:0] $end
$var reg 1 a xip_en $end
$var reg 8 b xip_mode_bits [7:0] $end
$var reg 1 c xip_mode_en $end
$var reg 8 d xip_read_op [7:0] $end
$var reg 1 e xip_write_en $end
$var reg 8 f xip_write_op [7:0] $end
$scope module dev $end
$var wire 1 # qspi_io0 $end
$var wire 1 $ qspi_io1 $end
$var wire 1 % qspi_io2 $end
$var wire 1 & qspi_io3 $end
$var wire 1 - qspi_sclk $end
$var wire 1 A qspi_cs_n $end
$var wire 4 g io_di [3:0] $end
$var reg 24 h addr_reg [23:0] $end
$var reg 32 i bit_cnt [31:0] $end
$var reg 32 j byte_cnt [31:0] $end
$var reg 8 k cmd_reg [7:0] $end
$var reg 1 l continuous_read $end
$var reg 5 m dummy_cycles [4:0] $end
$var reg 32 n erase_counter [31:0] $end
$var reg 2 o id_idx [1:0] $end
$var reg 24 p id_reg [23:0] $end
$var reg 4 q io_do [3:0] $end
$var reg 4 r io_oe [3:0] $end
$var reg 4 s lanes [3:0] $end
$var reg 8 t mode_bits [7:0] $end
$var reg 32 u nxt_addr_reg [31:0] $end
$var reg 32 v nxt_bit_cnt [31:0] $end
$var reg 8 w nxt_cmd_reg [7:0] $end
$var reg 8 x shift_in [7:0] $end
$var reg 8 y shift_out [7:0] $end
$var reg 4 z state [3:0] $end
$var reg 8 { status_reg [7:0] $end
$var reg 1 | wip $end
$scope begin $unm_blk_215 $end
$var integer 32 } i [31:0] $end
$upscope $end
$scope begin $unm_blk_237 $end
$var integer 32 ~ j [31:0] $end
$upscope $end
$scope begin $unm_blk_246 $end
$var integer 32 !" j [31:0] $end
$upscope $end
$upscope $end
$scope module u_frx $end
$var wire 1 Q clk $end
$var wire 5 "" level_o [4:0] $end
$var wire 32 #" rd_data_o [31:0] $end
$var wire 1 W resetn $end
$var wire 1 : wr_en_i $end
$var wire 32 $" wr_data_i [31:0] $end
$var wire 1 = rd_en_i $end
$var wire 1 0 full_o $end
$var wire 1 1 empty_o $end
$var reg 5 %" count [4:0] $end
$var reg 32 &" rd_data_r [31:0] $end
$var reg 4 '" rd_ptr [3:0] $end
$var reg 4 (" wr_ptr [3:0] $end
$upscope $end
$scope module u_fsm $end
$var wire 2 )" addr_lanes_sel [1:0] $end
$var wire 1 *" bit_tick $end
$var wire 1 Q clk $end
$var wire 2 +" cmd_lanes_sel [1:0] $end
$var wire 2 ," cs_delay [1:0] $end
$var wire 1 < done $end
$var wire 1 # io0 $end
$var wire 1 $ io1 $end
$var wire 1 % io2 $end
$var wire 1 & io3 $end
$var wire 1 -" leading_edge $end
$var wire 32 ." len_bytes [31:0] $end
$var wire 1 W resetn $end
$var wire 1 0 rx_full $end
$var wire 1 /" trailing_edge $end
$var wire 1 9 tx_ren $end
$var wire 1 ) xip_cont_read $end
$var wire 1 + tx_empty $end
$var wire 32 0" tx_data_fifo [31:0] $end
$var wire 1 ( start $end
$var wire 1 1" shift_pulse $end
$var wire 1 - sclk $end
$var wire 1 2" sample_pulse $end
$var wire 1 5 quad_en $end
$var wire 1 7 mode_en $end
$var wire 8 3" mode_bits [7:0] $end
$var wire 4 4" io_di [3:0] $end
$var wire 4 5" dummy_cycles [3:0] $end
$var wire 1 ? dir $end
$var wire 2 6" data_lanes_sel [1:0] $end
$var wire 1 B cs_auto $end
$var wire 1 C cpol $end
$var wire 1 D cpha $end
$var wire 8 7" cmd_opcode [7:0] $end
$var wire 32 8" clk_div [31:0] $end
$var wire 2 9" addr_bytes_sel [1:0] $end
$var wire 6 :" addr_bits [5:0] $end
$var wire 32 ;" addr [31:0] $end
$var reg 3 <" addr_lanes_eff [2:0] $end
$var reg 6 =" bit_cnt [5:0] $end
$var reg 6 >" bit_cnt_n [5:0] $end
$var reg 32 ?" byte_cnt [31:0] $end
$var reg 32 @" byte_cnt_n [31:0] $end
$var reg 3 A" cmd_lanes_eff [2:0] $end
$var reg 8 B" cs_cnt [7:0] $end
$var reg 8 C" cs_cnt_n [7:0] $end
$var reg 1 A cs_n $end
$var reg 1 D" cs_n_n $end
$var reg 3 E" data_lanes_eff [2:0] $end
$var reg 4 F" dummy_cnt [3:0] $end
$var reg 4 G" dummy_cnt_n [3:0] $end
$var reg 4 H" in_bits [3:0] $end
$var reg 4 I" io_oe [3:0] $end
$var reg 4 J" io_oe_n [3:0] $end
$var reg 1 K" is_write_cmd $end
$var reg 1 L" is_write_cmd_n $end
$var reg 3 M" lanes [2:0] $end
$var reg 3 N" lanes_n [2:0] $end
$var reg 4 O" out_bits [3:0] $end
$var reg 1 P" post_hold_write $end
$var reg 1 Q" post_hold_write_n $end
$var reg 1 R" rd_warmup $end
$var reg 4 S" rd_warmup_cnt [3:0] $end
$var reg 4 T" rd_warmup_cnt_n [3:0] $end
$var reg 1 U" rd_warmup_n $end
$var reg 32 V" rx_data_fifo [31:0] $end
$var reg 1 : rx_wen $end
$var reg 1 W" rx_wen_q $end
$var reg 1 X" sclk_armed $end
$var reg 32 Y" sclk_cnt [31:0] $end
$var reg 1 Z" sclk_edge $end
$var reg 1 [" sclk_en $end
$var reg 1 \" sclk_en_n $end
$var reg 1 ]" sclk_q $end
$var reg 1 ^" sclk_q_prev $end
$var reg 32 _" shreg [31:0] $end
$var reg 32 `" shreg_n [31:0] $end
$var reg 4 a" state [3:0] $end
$var reg 4 b" state_n [3:0] $end
$var reg 4 c" state_q [3:0] $end
$scope function lane_decode $end
$var reg 2 d" sel [1:0] $end
$upscope $end
$scope function lane_mask $end
$var reg 3 e" lanes [2:0] $end
$upscope $end
$upscope $end
$scope module u_xip $end
$var wire 2 f" addr_lanes_o [1:0] $end
$var wire 32 g" addr_o [31:0] $end
$var wire 1 h" ar_ready_w $end
$var wire 32 i" araddr_i [31:0] $end
$var wire 1 M arvalid_i $end
$var wire 1 j" aw_ready_w $end
$var wire 32 k" awaddr_i [31:0] $end
$var wire 1 O awvalid_i $end
$var wire 1 P bready_i $end
$var wire 1 l" busy_o $end
$var wire 1 Q clk $end
$var wire 3 m" clk_div_i [2:0] $end
$var wire 32 n" clk_div_o [31:0] $end
$var wire 1 o" cmd_busy_i $end
$var wire 2 p" cmd_lanes_o [1:0] $end
$var wire 1 S cpha_i $end
$var wire 1 T cpol_i $end
$var wire 1 U cs_auto_i $end
$var wire 1 B cs_auto_o $end
$var wire 2 q" data_lanes_o [1:0] $end
$var wire 1 ? dir_o $end
$var wire 1 < done_i $end
$var wire 32 r" fifo_rx_data_i [31:0] $end
$var wire 32 s" len_o [31:0] $end
$var wire 8 t" mode_bits_o [7:0] $end
$var wire 8 u" opcode_o [7:0] $end
$var wire 1 V quad_en_i $end
$var wire 1 5 quad_en_o $end
$var wire 1 W resetn $end
$var wire 1 X rready_i $end
$var wire 1 9 tx_ren_i $end
$var wire 1 v" w_ready_w $end
$var wire 32 w" wdata_i [31:0] $end
$var wire 4 x" wstrb_i [3:0] $end
$var wire 1 [ wvalid_i $end
$var wire 2 y" xip_addr_bytes_i [1:0] $end
$var wire 1 ^ xip_cont_read_i $end
$var wire 1 ) xip_cont_read_o $end
$var wire 2 z" xip_data_lanes_i [1:0] $end
$var wire 4 {" xip_dummy_cycles_i [3:0] $end
$var wire 1 a xip_en_i $end
$var wire 8 |" xip_mode_bits_i [7:0] $end
$var wire 1 c xip_mode_en_i $end
$var wire 8 }" xip_read_op_i [7:0] $end
$var wire 1 e xip_write_en_i $end
$var wire 8 ~" xip_write_op_i [7:0] $end
$var wire 1 7 mode_en_o $end
$var wire 4 !# dummy_cycles_o [3:0] $end
$var wire 1 C cpol_o $end
$var wire 1 D cpha_o $end
$var wire 2 "# addr_bytes_o [1:0] $end
$var reg 2 ## addr_bytes_r [1:0] $end
$var reg 32 $# addr_r [31:0] $end
$var reg 1 I arready_o $end
$var reg 1 H awready_o $end
$var reg 2 %# bresp_o [1:0] $end
$var reg 1 &# busy_r $end
$var reg 1 F bvalid_o $end
$var reg 32 '# clk_div_r [31:0] $end
$var reg 1 D cpha_r $end
$var reg 1 C cpol_r $end
$var reg 1 (# cs_auto_r $end
$var reg 2 )# data_lanes_r [1:0] $end
$var reg 4 *# dummy_cycles_r [3:0] $end
$var reg 1 = fifo_rx_re_o $end
$var reg 1 +# is_write_r $end
$var reg 8 ,# mode_bits_r [7:0] $end
$var reg 1 7 mode_en_r $end
$var reg 8 -# opcode_r [7:0] $end
$var reg 1 .# quad_en_r $end
$var reg 32 /# rdata_o [31:0] $end
$var reg 2 0# rresp_o [1:0] $end
$var reg 1 2 rvalid_o $end
$var reg 1 ( start_o $end
$var reg 3 1# state [2:0] $end
$var reg 32 2# tx_data_o [31:0] $end
$var reg 1 + tx_empty_o $end
$var reg 32 3# wdata_r [31:0] $end
$var reg 1 * wready_o $end
$var reg 1 4# xip_active_o $end
$var reg 1 5# xip_cont_read_r $end
$upscope $end
$scope task axi_read $end
$var reg 32 6# addr [31:0] $end
$var reg 32 7# data [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 7#
bx 6#
x5#
x4#
bx 3#
bx 2#
bx 1#
bx 0#
bx /#
x.#
bx -#
bx ,#
x+#
bx *#
bx )#
x(#
bx '#
x&#
bx %#
bx $#
bx ##
bx "#
bx !#
b10 ~"
b1011 }"
b0 |"
b1000 {"
b0 z"
b1 y"
b0 x"
b0 w"
0v"
bx u"
bx t"
b100 s"
b0 r"
bx q"
b0 p"
0o"
bx n"
b0 m"
xl"
b0 k"
0j"
b0 i"
0h"
bx g"
b0 f"
bx e"
bx d"
b0 c"
b0 b"
b0 a"
b0 `"
b0 _"
0^"
0]"
0\"
0["
0Z"
b0 Y"
0X"
0W"
b0 V"
0U"
b0 T"
b0 S"
0R"
0Q"
0P"
b0 O"
b1 N"
b1 M"
0L"
0K"
b0 J"
b0 I"
b0z H"
b0 G"
b0 F"
bx0x E"
1D"
b0 C"
b0 B"
b1 A"
b0 @"
b0 ?"
b0 >"
b0 ="
b1 <"
bx ;"
bx000 :"
bx 9"
bx 8"
bx 7"
bx 6"
bx 5"
bz 4"
bx 3"
02"
01"
bx 0"
0/"
b100 ."
0-"
b0 ,"
b0 +"
0*"
b0 )"
b0 ("
b0 '"
b0 &"
b0 %"
b0 $"
b0 #"
b0 ""
bx !"
bx ~
b100000000000000000000 }
0|
b0 {
b0 z
b0 y
b0 x
b0z w
b1 v
b0zzzz u
b0 t
b0 s
b0 r
bx q
b110000100010000000010111 p
b0 o
b0 n
b0 m
0l
b0 k
b0 j
b0 i
b0 h
bz g
b10 f
0e
b1011 d
0c
b0 b
0a
b1000 `
b0 _
0^
b1 ]
bx \
0[
b0 Z
b0 Y
0X
0W
0V
1U
0T
0S
b0 R
0Q
1P
0O
b0 N
0M
b0 L
bx K
bx J
xI
xH
bx G
xF
bx E
xD
xC
xB
1A
bx @
x?
bx >
x=
0<
b0 ;
0:
09
bx 8
x7
bx 6
x5
bx 4
bx 3
x2
11
00
b0 /
b0 .
x-
bx ,
x+
x*
x)
x(
b100 '
z&
z%
z$
z#
b0 "
b0 !
$end
#5000
04#
1+
b0 ,
b0 0"
b0 2#
b0 3
b0 0#
b0 G
b0 %#
b0 4
b0 /#
0F
02
0*
0H
0I
0=
0(
0l"
0&#
b0 1#
1Q
#10000
0Q
#15000
1Q
#20000
0Q
#25000
1Q
#30000
0Q
#35000
1Q
#40000
0Q
#45000
1Q
#50000
0Q
#55000
1Q
#60000
0Q
#65000
1Q
#70000
0Q
#75000
x^"
x]"
1h"
1a
1W
1Q
#80000
0Q
#85000
1I
1Q
#90000
0Q
#95000
1Q
#100000
0Q
#105000
1Q
#110000
0Q
#115000
1X
1M
b0 6#
1Q
#120000
0Q
#125000
0h"
1?
0-
b11000 :"
b1 E"
b0 d"
0Q"
0L"
b1011000000000000000000000000 `"
b1 b"
b1 1#
1(
1l"
1&#
0+#
1B
1(#
05
0.#
0D
0C
b0 E
b0 8"
b0 n"
b0 '#
0)
05#
07
b1000 >
b1000 5"
b1000 !#
b1000 *#
b0 @
b0 6"
b0 q"
b0 )#
b1 K
b1 9"
b1 "#
b1 ##
b0 8
b0 3"
b0 t"
b0 ,#
b1011 6
b1011 7"
b1011 u"
b1011 -#
b0 J
b0 ;"
b0 g"
b0 $#
0M
1Q
#130000
0Q
#135000
b10 b"
0D"
0^"
0]"
b1011000000000000000000000000 _"
b1 a"
14#
0I
0(
1Q
#140000
0Q
#145000
b1 J"
b1 e"
1\"
b1 c"
0A
b10 a"
1Q
#150000
0Q
#155000
b0zzz0 u
b0 w
bz0 g
bz0 4"
0#
1["
b1 I"
b10 c"
1Q
#160000
0Q
#165000
1X"
1Q
#170000
0Q
#175000
b0 u
b10 v
b1 s
b1 i
b1 z
b1 >"
b10110000000000000000000000000 `"
1\"
b1 J"
1*"
12"
1-"
1-
1Z"
1]"
1Q
#180000
0Q
#185000
11"
0*"
02"
1/"
0-"
b1 >"
b10110000000000000000000000000 `"
1\"
b1 J"
0-
b1 ="
b10110000000000000000000000000 _"
0]"
1^"
1Z"
1Q
#190000
0Q
#195000
b11 v
b10 i
b10 >"
b101100000000000000000000000000 `"
1\"
b1 J"
01"
1*"
12"
0/"
1-"
1-
1]"
0^"
1Z"
1Q
#200000
0Q
#205000
11"
0*"
02"
1/"
0-"
b10 >"
b101100000000000000000000000000 `"
1\"
b1 J"
0-
b10 ="
b101100000000000000000000000000 _"
0]"
1^"
1Z"
1Q
#210000
0Q
#215000
b100 v
b11 i
b11 >"
b1011000000000000000000000000000 `"
1\"
b1 J"
01"
1*"
12"
0/"
1-"
1-
1]"
0^"
1Z"
1Q
#220000
0Q
#225000
11"
0*"
02"
1/"
0-"
b11 >"
b1011000000000000000000000000000 `"
1\"
b1 J"
0-
b11 ="
b1011000000000000000000000000000 _"
0]"
1^"
1Z"
1Q
#230000
0Q
#235000
b101 v
b100 i
b100 >"
b10110000000000000000000000000000 `"
1\"
b1 J"
01"
1*"
12"
0/"
1-"
1-
1]"
0^"
1Z"
1Q
#240000
0Q
#245000
b1 u
b1 w
bz1 g
bz1 4"
1#
11"
0*"
02"
1/"
0-"
b100 >"
b10110000000000000000000000000000 `"
1\"
b1 J"
b1 O"
0-
b100 ="
b10110000000000000000000000000000 _"
0]"
1^"
1Z"
1Q
#250000
0Q
#255000
b11 u
b110 v
b11 w
b101 i
b1 x
b101 >"
b1100000000000000000000000000000 `"
1\"
b1 J"
01"
1*"
12"
0/"
1-"
1-
1]"
0^"
1Z"
1Q
#260000
0Q
#265000
b10 u
b10 w
bz0 g
bz0 4"
0#
11"
0*"
02"
1/"
0-"
b101 >"
b1100000000000000000000000000000 `"
1\"
b1 J"
b0 O"
0-
b101 ="
b1100000000000000000000000000000 _"
0]"
1^"
1Z"
1Q
#270000
0Q
#275000
b100 u
b111 v
b100 w
b110 i
b10 x
b110 >"
b11000000000000000000000000000000 `"
1\"
b1 J"
01"
1*"
12"
0/"
1-"
1-
1]"
0^"
1Z"
1Q
#280000
0Q
#285000
b101 u
b101 w
bz1 g
bz1 4"
1#
11"
0*"
02"
1/"
0-"
b110 >"
b11000000000000000000000000000000 `"
1\"
b1 J"
b1 O"
0-
b110 ="
b11000000000000000000000000000000 _"
0]"
1^"
1Z"
1Q
#290000
0Q
#295000
b1011 u
b1000 v
b1011 w
b111 i
b101 x
b111 >"
b10000000000000000000000000000000 `"
1\"
b1 J"
01"
1*"
12"
0/"
1-"
1-
1]"
0^"
1Z"
1Q
#300000
0Q
#305000
11"
0*"
02"
1/"
0-"
b10 b"
b111 >"
b10000000000000000000000000000000 `"
1\"
b1 J"
0-
b111 ="
b10000000000000000000000000000000 _"
0]"
1^"
1Z"
1Q
#310000
0Q
#315000
b1 u
b1 v
b1 w
b1000 m
b10 z
b1011 k
b0 i
b0 x
b11 b"
b0 >"
b0 `"
1\"
b1 J"
01"
1*"
12"
0/"
1-"
1-
1]"
0^"
1Z"
1Q
#320000
0Q
#325000
b0 u
b0 w
bz0 g
bz0 4"
0#
11"
0*"
02"
1/"
0-"
b0 O"
b0 >"
1\"
b1 J"
0-
b0 ="
b0 _"
b11 a"
0]"
1^"
1Z"
1Q
#330000
0Q
#335000
b10 v
b1 i
b1 >"
1\"
b1 J"
01"
1*"
12"
0/"
1-"
1-
1]"
0^"
1Z"
b11 c"
1Q
#340000
0Q
#345000
11"
0*"
02"
1/"
0-"
b1 >"
1\"
b1 J"
0-
b1 ="
0]"
1^"
1Z"
1Q
#350000
0Q
#355000
b11 v
b10 i
b10 >"
1\"
b1 J"
01"
1*"
12"
0/"
1-"
1-
1]"
0^"
1Z"
1Q
#360000
0Q
#365000
11"
0*"
02"
1/"
0-"
b10 >"
1\"
b1 J"
0-
b10 ="
0]"
1^"
1Z"
1Q
#370000
0Q
#375000
b100 v
b11 i
b11 >"
1\"
b1 J"
01"
1*"
12"
0/"
1-"
1-
1]"
0^"
1Z"
1Q
#380000
0Q
#385000
11"
0*"
02"
1/"
0-"
b11 >"
1\"
b1 J"
0-
b11 ="
0]"
1^"
1Z"
1Q
#390000
0Q
#395000
b101 v
b100 i
b100 >"
1\"
b1 J"
01"
1*"
12"
0/"
1-"
1-
1]"
0^"
1Z"
1Q
#400000
0Q
#405000
11"
0*"
02"
1/"
0-"
b100 >"
1\"
b1 J"
0-
b100 ="
0]"
1^"
1Z"
1Q
#410000
0Q
#415000
b110 v
b101 i
b101 >"
1\"
b1 J"
01"
1*"
12"
0/"
1-"
1-
1]"
0^"
1Z"
1Q
#420000
0Q
#425000
11"
0*"
02"
1/"
0-"
b101 >"
1\"
b1 J"
0-
b101 ="
0]"
1^"
1Z"
1Q
#430000
0Q
#435000
b111 v
b110 i
b110 >"
1\"
b1 J"
01"
1*"
12"
0/"
1-"
1-
1]"
0^"
1Z"
1Q
#440000
0Q
#445000
11"
0*"
02"
1/"
0-"
b110 >"
1\"
b1 J"
0-
b110 ="
0]"
1^"
1Z"
1Q
#450000
0Q
#455000
b1000 v
b111 i
b111 >"
1\"
b1 J"
01"
1*"
12"
0/"
1-"
1-
1]"
0^"
1Z"
1Q
#460000
0Q
#465000
11"
0*"
02"
1/"
0-"
b111 >"
1\"
b1 J"
0-
b111 ="
0]"
1^"
1Z"
1Q
#470000
0Q
#475000
b1 v
b1 j
b0 i
b1000 >"
1\"
b1 J"
01"
1*"
12"
0/"
1-"
1-
1]"
0^"
1Z"
1Q
#480000
0Q
#485000
11"
0*"
02"
1/"
0-"
b1000 >"
1\"
b1 J"
0-
b1000 ="
0]"
1^"
1Z"
1Q
#490000
0Q
#495000
b10 v
b1 i
b1001 >"
1\"
b1 J"
01"
1*"
12"
0/"
1-"
1-
1]"
0^"
1Z"
1Q
#500000
0Q
#505000
11"
0*"
02"
1/"
0-"
b1001 >"
1\"
b1 J"
0-
b1001 ="
0]"
1^"
1Z"
1Q
#510000
0Q
#515000
b11 v
b10 i
b1010 >"
1\"
b1 J"
01"
1*"
12"
0/"
1-"
1-
1]"
0^"
1Z"
1Q
#520000
0Q
#525000
11"
0*"
02"
1/"
0-"
b1010 >"
1\"
b1 J"
0-
b1010 ="
0]"
1^"
1Z"
1Q
#530000
0Q
#535000
b100 v
b11 i
b1011 >"
1\"
b1 J"
01"
1*"
12"
0/"
1-"
1-
1]"
0^"
1Z"
1Q
#540000
0Q
#545000
11"
0*"
02"
1/"
0-"
b1011 >"
1\"
b1 J"
0-
b1011 ="
0]"
1^"
1Z"
1Q
#550000
0Q
#555000
b101 v
b100 i
b1100 >"
1\"
b1 J"
01"
1*"
12"
0/"
1-"
1-
1]"
0^"
1Z"
1Q
#560000
0Q
#565000
11"
0*"
02"
1/"
0-"
b1100 >"
1\"
b1 J"
0-
b1100 ="
0]"
1^"
1Z"
1Q
#570000
0Q
#575000
b110 v
b101 i
b1101 >"
1\"
b1 J"
01"
1*"
12"
0/"
1-"
1-
1]"
0^"
1Z"
1Q
#580000
0Q
#585000
11"
0*"
02"
1/"
0-"
b1101 >"
1\"
b1 J"
0-
b1101 ="
0]"
1^"
1Z"
1Q
#590000
0Q
#595000
b111 v
b110 i
b1110 >"
1\"
b1 J"
01"
1*"
12"
0/"
1-"
1-
1]"
0^"
1Z"
1Q
#600000
0Q
#605000
11"
0*"
02"
1/"
0-"
b1110 >"
1\"
b1 J"
0-
b1110 ="
0]"
1^"
1Z"
1Q
#610000
0Q
#615000
b1000 v
b111 i
b1111 >"
1\"
b1 J"
01"
1*"
12"
0/"
1-"
1-
1]"
0^"
1Z"
1Q
#620000
0Q
#625000
11"
0*"
02"
1/"
0-"
b1111 >"
1\"
b1 J"
0-
b1111 ="
0]"
1^"
1Z"
1Q
#630000
0Q
#635000
b1 v
b10 j
b0 i
b10000 >"
1\"
b1 J"
01"
1*"
12"
0/"
1-"
1-
1]"
0^"
1Z"
1Q
#640000
0Q
#645000
11"
0*"
02"
1/"
0-"
b10000 >"
1\"
b1 J"
0-
b10000 ="
0]"
1^"
1Z"
1Q
#650000
0Q
#655000
b10 v
b1 i
b10001 >"
1\"
b1 J"
01"
1*"
12"
0/"
1-"
1-
1]"
0^"
1Z"
1Q
#660000
0Q
#665000
11"
0*"
02"
1/"
0-"
b10001 >"
1\"
b1 J"
0-
b10001 ="
0]"
1^"
1Z"
1Q
#670000
0Q
#675000
b11 v
b10 i
b10010 >"
1\"
b1 J"
01"
1*"
12"
0/"
1-"
1-
1]"
0^"
1Z"
1Q
#680000
0Q
#685000
11"
0*"
02"
1/"
0-"
b10010 >"
1\"
b1 J"
0-
b10010 ="
0]"
1^"
1Z"
1Q
#690000
0Q
#695000
b100 v
b11 i
b10011 >"
1\"
b1 J"
01"
1*"
12"
0/"
1-"
1-
1]"
0^"
1Z"
1Q
#700000
0Q
#705000
11"
0*"
02"
1/"
0-"
b10011 >"
1\"
b1 J"
0-
b10011 ="
0]"
1^"
1Z"
1Q
#710000
0Q
#715000
b101 v
b100 i
b10100 >"
1\"
b1 J"
01"
1*"
12"
0/"
1-"
1-
1]"
0^"
1Z"
1Q
#720000
0Q
#725000
11"
0*"
02"
1/"
0-"
b10100 >"
1\"
b1 J"
0-
b10100 ="
0]"
1^"
1Z"
1Q
#730000
0Q
#735000
b110 v
b101 i
b10101 >"
1\"
b1 J"
01"
1*"
12"
0/"
1-"
1-
1]"
0^"
1Z"
1Q
#740000
0Q
#745000
11"
0*"
02"
1/"
0-"
b10101 >"
1\"
b1 J"
0-
b10101 ="
0]"
1^"
1Z"
1Q
#750000
0Q
#755000
b111 v
b110 i
b10110 >"
1\"
b1 J"
01"
1*"
12"
0/"
1-"
1-
1]"
0^"
1Z"
1Q
#760000
0Q
#765000
11"
0*"
02"
1/"
0-"
b10110 >"
1\"
b1 J"
0-
b10110 ="
0]"
1^"
1Z"
1Q
#770000
0Q
#775000
b1000 v
b111 i
b10111 >"
1\"
b1 J"
01"
1*"
12"
0/"
1-"
1-
1]"
0^"
1Z"
1Q
#780000
0Q
#785000
11"
0*"
02"
1/"
0-"
b0 G"
b11 b"
b10111 >"
1\"
b1 J"
0-
b10111 ="
0]"
1^"
1Z"
1Q
#790000
0Q
#795000
b1 v
b100 z
b11 j
b0 i
b1000 G"
b101 b"
b0 >"
1\"
b1 J"
01"
1*"
12"
0/"
1-"
1-
1]"
0^"
1Z"
1Q
#800000
0Q
#805000
11"
0*"
02"
1/"
0-"
b1000 G"
1\"
b0 J"
0-
b1000 F"
b0 ="
b101 a"
0]"
1^"
1Z"
1Q
#810000
0Q
#815000
b10 v
b1 i
b111 G"
1\"
01"
1*"
12"
b0z u
b0z w
0/"
1-"
bz g
bz 4"
z#
1-
1]"
0^"
1Z"
b0 I"
b101 c"
1Q
#820000
0Q
#825000
11"
0*"
02"
1/"
0-"
b111 G"
1\"
0-
b111 F"
0]"
1^"
1Z"
1Q
#830000
0Q
#835000
b11 v
b10 i
b110 G"
1\"
01"
1*"
12"
0/"
1-"
1-
1]"
0^"
1Z"
1Q
#840000
0Q
#845000
11"
0*"
02"
1/"
0-"
b110 G"
1\"
0-
b110 F"
0]"
1^"
1Z"
1Q
#850000
0Q
#855000
b100 v
b11 i
b101 G"
1\"
01"
1*"
12"
0/"
1-"
1-
1]"
0^"
1Z"
1Q
#860000
0Q
#865000
11"
0*"
02"
1/"
0-"
b101 G"
1\"
0-
b101 F"
0]"
1^"
1Z"
1Q
#870000
0Q
#875000
b101 v
b100 i
b100 G"
1\"
01"
1*"
12"
0/"
1-"
1-
1]"
0^"
1Z"
1Q
#880000
0Q
#885000
11"
0*"
02"
1/"
0-"
b100 G"
1\"
0-
b100 F"
0]"
1^"
1Z"
1Q
#890000
0Q
#895000
b110 v
b101 i
b11 G"
1\"
01"
1*"
12"
0/"
1-"
1-
1]"
0^"
1Z"
1Q
#900000
0Q
#905000
11"
0*"
02"
1/"
0-"
b11 G"
1\"
0-
b11 F"
0]"
1^"
1Z"
1Q
#910000
0Q
#915000
b111 v
b110 i
b10 G"
1\"
01"
1*"
12"
0/"
1-"
1-
1]"
0^"
1Z"
1Q
#920000
0Q
#925000
11"
0*"
02"
1/"
0-"
b10 G"
1\"
0-
b10 F"
0]"
1^"
1Z"
1Q
#930000
0Q
#935000
b1000 v
b111 i
b1 G"
1\"
01"
1*"
12"
0/"
1-"
1-
1]"
0^"
1Z"
1Q
#940000
0Q
#945000
11"
0*"
02"
1/"
0-"
0U"
b101 b"
b1 G"
1\"
0-
b1 F"
0]"
1^"
1Z"
1Q
#950000
0Q
#955000
b0x H"
bzxz g
bzxz 4"
x$
b1 v
b11111111 y
b10 r
b101 z
b0 i
1U"
b110 b"
b0 G"
1\"
01"
1*"
12"
0/"
1-"
1-
1]"
0^"
1Z"
1Q
#960000
0Q
#965000
11"
0*"
02"
1/"
0-"
1U"
1\"
0-
1R"
b0 F"
b110 a"
0]"
1^"
1Z"
1Q
#970000
0Q
#975000
b10 v
b1 i
b11111110 y
b1 H"
bz1z g
bz1z 4"
1$
0U"
1\"
01"
1*"
12"
bx1x q
0/"
1-"
1-
1]"
0^"
1Z"
b110 c"
1Q
#980000
0Q
#985000
11"
0*"
02"
1/"
0-"
b0 >"
b0 `"
1\"
0-
0R"
0]"
1^"
1Z"
1Q
#990000
0Q
#995000
b11 v
b10 i
b11111100 y
b1 >"
b1 `"
1\"
01"
1*"
12"
0/"
1-"
1-
1]"
0^"
1Z"
1Q
#1000000
0Q
#1005000
11"
0*"
02"
1/"
0-"
b1 >"
b1 `"
1\"
0-
b1 ="
b1 _"
0]"
1^"
1Z"
1Q
#1010000
0Q
#1015000
b100 v
b11 i
b11111000 y
b10 >"
b11 `"
1\"
01"
1*"
12"
0/"
1-"
1-
1]"
0^"
1Z"
1Q
#1020000
0Q
#1025000
11"
0*"
02"
1/"
0-"
b10 >"
b11 `"
1\"
0-
b10 ="
b11 _"
0]"
1^"
1Z"
1Q
#1030000
0Q
#1035000
b101 v
b100 i
b11110000 y
b11 >"
b111 `"
1\"
01"
1*"
12"
0/"
1-"
1-
1]"
0^"
1Z"
1Q
#1040000
0Q
#1045000
11"
0*"
02"
1/"
0-"
b11 >"
b111 `"
1\"
0-
b11 ="
b111 _"
0]"
1^"
1Z"
1Q
#1050000
0Q
#1055000
b110 v
b101 i
b11100000 y
b100 >"
b1111 `"
1\"
01"
1*"
12"
0/"
1-"
1-
1]"
0^"
1Z"
1Q
#1060000
0Q
#1065000
11"
0*"
02"
1/"
0-"
b100 >"
b1111 `"
1\"
0-
b100 ="
b1111 _"
0]"
1^"
1Z"
1Q
#1070000
0Q
#1075000
b111 v
b110 i
b11000000 y
b101 >"
b11111 `"
1\"
01"
1*"
12"
0/"
1-"
1-
1]"
0^"
1Z"
1Q
#1080000
0Q
#1085000
11"
0*"
02"
1/"
0-"
b101 >"
b11111 `"
1\"
0-
b101 ="
b11111 _"
0]"
1^"
1Z"
1Q
#1090000
0Q
#1095000
b1000 v
b111 i
b10000000 y
b110 >"
b111111 `"
1\"
01"
1*"
12"
0/"
1-"
1-
1]"
0^"
1Z"
1Q
#1100000
0Q
#1105000
11"
0*"
02"
1/"
0-"
b110 >"
b111111 `"
1\"
0-
b110 ="
b111111 _"
0]"
1^"
1Z"
1Q
#1110000
0Q
#1115000
b10000000z u
b1 v
b100 j
b1 h
b0 i
b11111111 y
b111 >"
b1111111 `"
1\"
01"
1*"
12"
0/"
1-"
1-
1]"
0^"
1Z"
1Q
#1120000
0Q
#1125000
11"
0*"
02"
1/"
0-"
b111 >"
b1111111 `"
1\"
0-
b111 ="
b1111111 _"
0]"
1^"
1Z"
1Q
#1130000
0Q
#1135000
b10 v
b1 i
b11111110 y
b1000 >"
b11111111 `"
1\"
01"
1*"
12"
0/"
1-"
1-
1]"
0^"
1Z"
1Q
#1140000
0Q
#1145000
11"
0*"
02"
1/"
0-"
b1000 >"
b11111111 `"
1\"
0-
b1000 ="
b11111111 _"
0]"
1^"
1Z"
1Q
#1150000
0Q
#1155000
b11 v
b10 i
b11111100 y
b1001 >"
b111111111 `"
1\"
01"
1*"
12"
0/"
1-"
1-
1]"
0^"
1Z"
1Q
#1160000
0Q
#1165000
11"
0*"
02"
1/"
0-"
b1001 >"
b111111111 `"
1\"
0-
b1001 ="
b111111111 _"
0]"
1^"
1Z"
1Q
#1170000
0Q
#1175000
b100 v
b11 i
b11111000 y
b1010 >"
b1111111111 `"
1\"
01"
1*"
12"
0/"
1-"
1-
1]"
0^"
1Z"
1Q
#1180000
0Q
#1185000
11"
0*"
02"
1/"
0-"
b1010 >"
b1111111111 `"
1\"
0-
b1010 ="
b1111111111 _"
0]"
1^"
1Z"
1Q
#1190000
0Q
#1195000
b101 v
b100 i
b11110000 y
b1011 >"
b11111111111 `"
1\"
01"
1*"
12"
0/"
1-"
1-
1]"
0^"
1Z"
1Q
#1200000
0Q
#1205000
11"
0*"
02"
1/"
0-"
b1011 >"
b11111111111 `"
1\"
0-
b1011 ="
b11111111111 _"
0]"
1^"
1Z"
1Q
#1210000
0Q
#1215000
b110 v
b101 i
b11100000 y
b1100 >"
b111111111111 `"
1\"
01"
1*"
12"
0/"
1-"
1-
1]"
0^"
1Z"
1Q
#1220000
0Q
#1225000
11"
0*"
02"
1/"
0-"
b1100 >"
b111111111111 `"
1\"
0-
b1100 ="
b111111111111 _"
0]"
1^"
1Z"
1Q
#1230000
0Q
#1235000
b111 v
b110 i
b11000000 y
b1101 >"
b1111111111111 `"
1\"
01"
1*"
12"
0/"
1-"
1-
1]"
0^"
1Z"
1Q
#1240000
0Q
#1245000
11"
0*"
02"
1/"
0-"
b1101 >"
b1111111111111 `"
1\"
0-
b1101 ="
b1111111111111 _"
0]"
1^"
1Z"
1Q
#1250000
0Q
#1255000
b1000 v
b111 i
b10000000 y
b1110 >"
b11111111111111 `"
1\"
01"
1*"
12"
0/"
1-"
1-
1]"
0^"
1Z"
1Q
#1260000
0Q
#1265000
11"
0*"
02"
1/"
0-"
b1110 >"
b11111111111111 `"
1\"
0-
b1110 ="
b11111111111111 _"
0]"
1^"
1Z"
1Q
#1270000
0Q
#1275000
b100000000z u
b1 v
b101 j
b10 h
b0 i
b11111111 y
b1111 >"
b111111111111111 `"
1\"
01"
1*"
12"
0/"
1-"
1-
1]"
0^"
1Z"
1Q
#1280000
0Q
#1285000
11"
0*"
02"
1/"
0-"
b1111 >"
b111111111111111 `"
1\"
0-
b1111 ="
b111111111111111 _"
0]"
1^"
1Z"
1Q
#1290000
0Q
#1295000
b10 v
b1 i
b11111110 y
b10000 >"
b1111111111111111 `"
1\"
01"
1*"
12"
0/"
1-"
1-
1]"
0^"
1Z"
1Q
#1300000
0Q
#1305000
11"
0*"
02"
1/"
0-"
b10000 >"
b1111111111111111 `"
1\"
0-
b10000 ="
b1111111111111111 _"
0]"
1^"
1Z"
1Q
#1310000
0Q
#1315000
b11 v
b10 i
b11111100 y
b10001 >"
b11111111111111111 `"
1\"
01"
1*"
12"
0/"
1-"
1-
1]"
0^"
1Z"
1Q
#1320000
0Q
#1325000
11"
0*"
02"
1/"
0-"
b10001 >"
b11111111111111111 `"
1\"
0-
b10001 ="
b11111111111111111 _"
0]"
1^"
1Z"
1Q
#1330000
0Q
#1335000
b100 v
b11 i
b11111000 y
b10010 >"
b111111111111111111 `"
1\"
01"
1*"
12"
0/"
1-"
1-
1]"
0^"
1Z"
1Q
#1340000
0Q
#1345000
11"
0*"
02"
1/"
0-"
b10010 >"
b111111111111111111 `"
1\"
0-
b10010 ="
b111111111111111111 _"
0]"
1^"
1Z"
1Q
#1350000
0Q
#1355000
b101 v
b100 i
b11110000 y
b10011 >"
b1111111111111111111 `"
1\"
01"
1*"
12"
0/"
1-"
1-
1]"
0^"
1Z"
1Q
#1360000
0Q
#1365000
11"
0*"
02"
1/"
0-"
b10011 >"
b1111111111111111111 `"
1\"
0-
b10011 ="
b1111111111111111111 _"
0]"
1^"
1Z"
1Q
#1370000
0Q
#1375000
b110 v
b101 i
b11100000 y
b10100 >"
b11111111111111111111 `"
1\"
01"
1*"
12"
0/"
1-"
1-
1]"
0^"
1Z"
1Q
#1380000
0Q
#1385000
11"
0*"
02"
1/"
0-"
b10100 >"
b11111111111111111111 `"
1\"
0-
b10100 ="
b11111111111111111111 _"
0]"
1^"
1Z"
1Q
#1390000
0Q
#1395000
b111 v
b110 i
b11000000 y
b10101 >"
b111111111111111111111 `"
1\"
01"
1*"
12"
0/"
1-"
1-
1]"
0^"
1Z"
1Q
#1400000
0Q
#1405000
11"
0*"
02"
1/"
0-"
b10101 >"
b111111111111111111111 `"
1\"
0-
b10101 ="
b111111111111111111111 _"
0]"
1^"
1Z"
1Q
#1410000
0Q
#1415000
b1000 v
b111 i
b10000000 y
b10110 >"
b1111111111111111111111 `"
1\"
01"
1*"
12"
0/"
1-"
1-
1]"
0^"
1Z"
1Q
#1420000
0Q
#1425000
11"
0*"
02"
1/"
0-"
b10110 >"
b1111111111111111111111 `"
1\"
0-
b10110 ="
b1111111111111111111111 _"
0]"
1^"
1Z"
1Q
#1430000
0Q
#1435000
b110000000z u
b1 v
b110 j
b11 h
b0 i
b11111111 y
b10111 >"
b11111111111111111111111 `"
1\"
01"
1*"
12"
0/"
1-"
1-
1]"
0^"
1Z"
1Q
#1440000
0Q
#1445000
11"
0*"
02"
1/"
0-"
b10111 >"
b11111111111111111111111 `"
1\"
0-
b10111 ="
b11111111111111111111111 _"
0]"
1^"
1Z"
1Q
#1450000
0Q
#1455000
b10 v
b1 i
b11111110 y
b11000 >"
b111111111111111111111111 `"
1\"
01"
1*"
12"
0/"
1-"
1-
1]"
0^"
1Z"
1Q
#1460000
0Q
#1465000
11"
0*"
02"
1/"
0-"
b11000 >"
b111111111111111111111111 `"
1\"
0-
b11000 ="
b111111111111111111111111 _"
0]"
1^"
1Z"
1Q
#1470000
0Q
#1475000
b11 v
b10 i
b11111100 y
b11001 >"
b1111111111111111111111111 `"
1\"
01"
1*"
12"
0/"
1-"
1-
1]"
0^"
1Z"
1Q
#1480000
0Q
#1485000
11"
0*"
02"
1/"
0-"
b11001 >"
b1111111111111111111111111 `"
1\"
0-
b11001 ="
b1111111111111111111111111 _"
0]"
1^"
1Z"
1Q
#1490000
0Q
#1495000
b100 v
b11 i
b11111000 y
b11010 >"
b11111111111111111111111111 `"
1\"
01"
1*"
12"
0/"
1-"
1-
1]"
0^"
1Z"
1Q
#1500000
0Q
#1505000
11"
0*"
02"
1/"
0-"
b11010 >"
b11111111111111111111111111 `"
1\"
0-
b11010 ="
b11111111111111111111111111 _"
0]"
1^"
1Z"
1Q
#1510000
0Q
#1515000
b101 v
b100 i
b11110000 y
b11011 >"
b111111111111111111111111111 `"
1\"
01"
1*"
12"
0/"
1-"
1-
1]"
0^"
1Z"
1Q
#1520000
0Q
#1525000
11"
0*"
02"
1/"
0-"
b11011 >"
b111111111111111111111111111 `"
1\"
0-
b11011 ="
b111111111111111111111111111 _"
0]"
1^"
1Z"
1Q
#1530000
0Q
#1535000
b110 v
b101 i
b11100000 y
b11100 >"
b1111111111111111111111111111 `"
1\"
01"
1*"
12"
0/"
1-"
1-
1]"
0^"
1Z"
1Q
#1540000
0Q
#1545000
11"
0*"
02"
1/"
0-"
b11100 >"
b1111111111111111111111111111 `"
1\"
0-
b11100 ="
b1111111111111111111111111111 _"
0]"
1^"
1Z"
1Q
#1550000
0Q
#1555000
b111 v
b110 i
b11000000 y
b11101 >"
b11111111111111111111111111111 `"
1\"
01"
1*"
12"
0/"
1-"
1-
1]"
0^"
1Z"
1Q
#1560000
0Q
#1565000
11"
0*"
02"
1/"
0-"
b11101 >"
b11111111111111111111111111111 `"
1\"
0-
b11101 ="
b11111111111111111111111111111 _"
0]"
1^"
1Z"
1Q
#1570000
0Q
#1575000
b1000 v
b111 i
b10000000 y
b11110 >"
b111111111111111111111111111111 `"
1\"
01"
1*"
12"
0/"
1-"
1-
1]"
0^"
1Z"
1Q
#1580000
0Q
#1585000
11"
0*"
02"
1/"
0-"
b11110 >"
b111111111111111111111111111111 `"
1\"
0-
b11110 ="
b111111111111111111111111111111 _"
0]"
1^"
1Z"
1Q
#1590000
0Q
#1595000
b1000000000z u
b1 v
b111 j
b100 h
b0 i
b11111111 y
b11111 >"
b1111111111111111111111111111111 `"
1\"
01"
1*"
12"
0/"
1-"
1-
1]"
0^"
1Z"
1Q
#1600000
0Q
#1605000
11"
0*"
02"
1/"
0-"
b110 b"
b0 ;
b0 $"
b0 V"
0:
b0 @"
b11111 >"
b1111111111111111111111111111111 `"
1\"
0-
b11111 ="
b1111111111111111111111111111111 _"
0]"
1^"
1Z"
1Q
#1610000
0Q
#1615000
b10 v
b1 i
b11111110 y
b1000 b"
b11111111111111111111111111111111 ;
b11111111111111111111111111111111 $"
b11111111111111111111111111111111 V"
1:
b100 @"
b0 >"
b0 `"
1\"
01"
1*"
12"
0/"
1-"
1-
1]"
0^"
1Z"
1Q
#1620000
0Q
#1625000
11"
0*"
02"
1<
1/"
0-"
b0 b"
1D"
b0 ;
b0 $"
b0 V"
0:
0\"
0-
1W"
b100 ?"
b0 ="
b0 _"
b1000 a"
0]"
1^"
1Z"
01
b1 /
b1 ""
b1 %"
b1 ("
1Q
#1630000
0Q
#1635000
b0z H"
bz g
bz 4"
z$
b0 r
b0 z
01"
1*"
12"
0/"
1-"
0<
1]"
0^"
1Z"
0["
1A
b0 a"
0W"
b1000 c"
b10 1#
1Q
#1640000
0Q
#1645000
0*"
02"
0-"
b0 c"
0X"
0]"
0Z"
b110 1#
1=
1Q
#1650000
0Q
#1655000
11
b0 /
b0 ""
b0 %"
b1 '"
b11111111111111111111111111111111 .
b11111111111111111111111111111111 #"
b11111111111111111111111111111111 r"
b11111111111111111111111111111111 &"
b11 1#
0=
1Q
#1660000
0Q
#1665000
12
1Q
#1670000
0Q
#1675000
1h"
b0 1#
0l"
0&#
1Q
#1676000
0X
b0 \
b0 7#
