library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity ram_contrasenas is
	port(data0,data1,data2,data3,data4: in std_logic_vector(4 downto 0);
	add: in std_logic_vector(5 downto 0);
	modo,reset: in std_logic;
	q: out std_logic_vector(4 downto 0));
end ram_contrasenas;
architecture sol of ram_contrasenas is
signal r0,r1,r2,r3,r4,r5,r6,r7,r8,r9,cualquiera: std_logic_vector(4 downto 0);
signal r10,r11,r12,r13,r14,r15,r16,r17,r18,r19,: std_logic_vector(4 downto 0);
signal r20,r21,r22,r23,r24,r25,r26,r27,r28,r29,: std_logic_vector(4 downto 0);
signal r30,r31,r32,r33,r34,r35,r36,r37,r38,r39,: std_logic_vector(4 downto 0);
signal r40,r41,r42,r43,r44,r45,r46,r47,r48,r49,: std_logic_vector(4 downto 0);
begin
		process(modo,add)
			begin
				if reset='0' then r45<="0000";
						r46<="0001";
						r47<="0010";
						r48<="0011";
						r49<="0100";
				if modo='1' then --escritura
					case add is
						when "0000" => r0<=data0;
						r1<=data1;
						r2<=data2;
						r3<=data3;
						r4<=data4;
						when "0001" =>r5<=data0;
						r6<=data1;
						r7<=data2;
						r8<=data3;
						r9<=data4;
						when "0010" => r10<=data0;
						r11<=data1;
						r12<=data2;
						r13<=data3;
						r14<=data4;
						when "0011" => r15<=data0;
						r16<=data1;
						r17<=data2;
						r18<=data3;
						r19<=data4;
						when "0100" => r20<=data0;
						r21<=data1;
						r22<=data2;
						r23<=data3;
						r24<=data4;
						when "0101" => r25<=data0;
						r26<=data1;
						r27<=data2;
						r28<=data3;
						r29<=data4;
						when "0110" => r30<=data0;
						r31<=data1;
						r32<=data2;
						r33<=data3;
						r34<=data4;
						when "0111" => r35<=data0;
						r36<=data1;
						r37<=data2;
						r38<=data3;
						r39<=data4;
						when "1000" => r40<=data0;
						r41<=data1;
						r42<=data2;
						r43<=data3;
						r44<=data4;
						when "1001" => r45<=data0;
						r46<=data1;
						r47<=data2;
						r48<=data3;
						r49<=data4;
						when others => cualquiera<="000000";
					end case;
				
				else
					case add is--lectura
						when "0000" => data0<=r0;
						data1<=r1;
						data2<=r2;
						data3<=r3;
						data4<=r4;
						when "0001" => data0<=r5;
						data1<=r6;
						data2<=r7;
						data3<=r8;
						data4<=r9;
						when "0010" => data0<=r10;
						data1<=r11;
						data2<=r12;
						data3<=r13;
						data4<=r14;
						when "0011" => data0<=r15;
						data1<=r16;
						data2<=r17;
						data3<=r18;
						data4<=r19;
						when "0100" => data0<=r20;
						data1<=r21;
						data2<=r22;
						data3<=r23;
						data4<=r24;
						when "0101" => data0<=r25;
						data1<=r26;
						data2<=r27;
						data3<=r28;
						data4<=r29;
						when "0110" => data0<=r30;
						data1<=r31;
						data2<=r32;
						data3<=r33;
						data4<=r34;
						when "0111" => data0<=r35;
						data1<=r36;
						data2<=r37;
						data3<=r38;
						data4<=r39;
						when "1000" => data0<=r40;
						data1<=r41;
						data2<=r42;
						data3<=r43;
						data4<=r44;
						when "1001" => data0<=r45;
						data1<=r46;
						data2<=r47;
						data3<=r48;
						data4<=r49;
						when others => cualquiera<="000000";
					end case;
				end if;
	end process;
end sol;