// SPDX-License-Identifier: GPL-2.0
/*
 * Copyright (c) Alphawave IP Inc. All rights reserved.
 */
 
#ifndef __aw_alphacore_csr_defines
#define __aw_alphacore_csr_defines


#ifndef __aw_csr_access_type
#define __aw_csr_access_type
typedef enum aw_csr_access_e {
    AW_CSR_READ_WRITE = 0,  
    AW_CSR_READ_ONLY = 1,  
} aw_csr_access_t;
#endif

 
 
 
 
 
 
 
#define CMN 0x00000000
#define LANE_OFFSET 0x02000000
#define LANE_BROADCAST 0x40000000
#define LANE_MAX 3
 

 
 
#define CMN_OFFSET 0x00000000
#define RX0_OFFSET 0x02000000
#define TX0_OFFSET 0x02001000
#define ETH0_OFFSET 0x02002000
#define DFX0_OFFSET 0x02003000
#define RX1_OFFSET 0x04000000
#define TX1_OFFSET 0x04001000
#define ETH1_OFFSET 0x04002000
#define DFX1_OFFSET 0x04003000
#define RX2_OFFSET 0x06000000
#define TX2_OFFSET 0x06001000
#define ETH2_OFFSET 0x06002000
#define DFX2_OFFSET 0x06003000
#define RX3_OFFSET 0x08000000
#define TX3_OFFSET 0x08001000
#define ETH3_OFFSET 0x08002000
#define DFX3_OFFSET 0x08003000
 

 
 
 
 
 
#define AFE_CMN_ATEST_ADDR 0x00000000
#define AFE_CMN_ATEST_SIZE 32

 
 
 
 
 
#define AFE_CMN_ATEST_BYPASS_ENA_A_OFFSET 0x00000000
#define AFE_CMN_ATEST_BYPASS_ENA_A_BITWIDTH 0x00000001
#define AFE_CMN_ATEST_BYPASS_ENA_A_MASK 0x00000001
#define AFE_CMN_ATEST_BYPASS_ENA_A_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_ATEST_BYPASS_ENA_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define AFE_CMN_ATEST_CAPTURE_ENA_NT_OFFSET 0x00000001
#define AFE_CMN_ATEST_CAPTURE_ENA_NT_BITWIDTH 0x00000001
#define AFE_CMN_ATEST_CAPTURE_ENA_NT_MASK 0x00000002
#define AFE_CMN_ATEST_CAPTURE_ENA_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_ATEST_CAPTURE_ENA_NT_RESET_VALUE 0x00000000

 
 
 
 
 
 
 
 
 
 
 
#define AFE_CMN_ATEST_MEAS_TERM_NT_OFFSET 0x00000002
#define AFE_CMN_ATEST_MEAS_TERM_NT_BITWIDTH 0x00000003
#define AFE_CMN_ATEST_MEAS_TERM_NT_MASK 0x0000001C
#define AFE_CMN_ATEST_MEAS_TERM_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_ATEST_MEAS_TERM_NT_RESET_VALUE 0x00000000

 
 
 
 
 
 
 
 
 
 
#define AFE_CMN_ATEST_DIV_NT_OFFSET 0x00000005
#define AFE_CMN_ATEST_DIV_NT_BITWIDTH 0x00000003
#define AFE_CMN_ATEST_DIV_NT_MASK 0x000000E0
#define AFE_CMN_ATEST_DIV_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_ATEST_DIV_NT_RESET_VALUE 0x00000000

 
 
 
 
 
 
 
 
 
 
 
#define AFE_CMN_ATEST_PMONSEL_A_OFFSET 0x00000008
#define AFE_CMN_ATEST_PMONSEL_A_BITWIDTH 0x00000003
#define AFE_CMN_ATEST_PMONSEL_A_MASK 0x00000700
#define AFE_CMN_ATEST_PMONSEL_A_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_ATEST_PMONSEL_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define AFE_CMN_ATEST_RDREG_ADDR 0x00000004
#define AFE_CMN_ATEST_RDREG_SIZE 32

 
 
 
#define AFE_CMN_ATEST_RDREG_ADC_NT_OFFSET 0x00000000
#define AFE_CMN_ATEST_RDREG_ADC_NT_BITWIDTH 0x0000000C
#define AFE_CMN_ATEST_RDREG_ADC_NT_MASK 0x00000FFF
#define AFE_CMN_ATEST_RDREG_ADC_NT_ACCESS AW_CSR_READ_ONLY
#define AFE_CMN_ATEST_RDREG_ADC_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define AFE_CMN_BSCAN_ADDR 0x00000008
#define AFE_CMN_BSCAN_SIZE 32

 
 
 
 
 
 
#define AFE_CMN_BSCAN_VHYST_NT_OFFSET 0x00000000
#define AFE_CMN_BSCAN_VHYST_NT_BITWIDTH 0x00000002
#define AFE_CMN_BSCAN_VHYST_NT_MASK 0x00000003
#define AFE_CMN_BSCAN_VHYST_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_BSCAN_VHYST_NT_RESET_VALUE 0x00000001

 
 
 
 
 
 
#define AFE_CMN_BSCAN_VBIAS_NT_OFFSET 0x00000002
#define AFE_CMN_BSCAN_VBIAS_NT_BITWIDTH 0x00000003
#define AFE_CMN_BSCAN_VBIAS_NT_MASK 0x0000001C
#define AFE_CMN_BSCAN_VBIAS_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_BSCAN_VBIAS_NT_RESET_VALUE 0x00000001

 
 
 
 
 
#define AFE_CMN_CLKGEN_REG1_ADDR 0x0000000C
#define AFE_CMN_CLKGEN_REG1_SIZE 32

 
 
 
 
 
 
 

#define AFE_CMN_CLKGEN_REG1_VCODIV_NT_OFFSET 0x00000000
#define AFE_CMN_CLKGEN_REG1_VCODIV_NT_BITWIDTH 0x00000007
#define AFE_CMN_CLKGEN_REG1_VCODIV_NT_MASK 0x0000007F
#define AFE_CMN_CLKGEN_REG1_VCODIV_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_CLKGEN_REG1_VCODIV_NT_RESET_VALUE 0x0000000C

 
 
 
 
 
 
 
#define AFE_CMN_CLKGEN_REG1_HSREFDIV_NT_OFFSET 0x00000008
#define AFE_CMN_CLKGEN_REG1_HSREFDIV_NT_BITWIDTH 0x00000003
#define AFE_CMN_CLKGEN_REG1_HSREFDIV_NT_MASK 0x00000700
#define AFE_CMN_CLKGEN_REG1_HSREFDIV_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_CLKGEN_REG1_HSREFDIV_NT_RESET_VALUE 0x00000002

 
 
 
 
 
#define AFE_CMN_CLKGEN_REG1_FBDIVFRAC_OVR_ENA_NT_OFFSET 0x0000000F
#define AFE_CMN_CLKGEN_REG1_FBDIVFRAC_OVR_ENA_NT_BITWIDTH 0x00000001
#define AFE_CMN_CLKGEN_REG1_FBDIVFRAC_OVR_ENA_NT_MASK 0x00008000
#define AFE_CMN_CLKGEN_REG1_FBDIVFRAC_OVR_ENA_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_CLKGEN_REG1_FBDIVFRAC_OVR_ENA_NT_RESET_VALUE 0x00000000

 
 
 
 
#define AFE_CMN_CLKGEN_REG1_DCOREG_SCBYPASS_NT_OFFSET 0x00000010
#define AFE_CMN_CLKGEN_REG1_DCOREG_SCBYPASS_NT_BITWIDTH 0x00000001
#define AFE_CMN_CLKGEN_REG1_DCOREG_SCBYPASS_NT_MASK 0x00010000
#define AFE_CMN_CLKGEN_REG1_DCOREG_SCBYPASS_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_CLKGEN_REG1_DCOREG_SCBYPASS_NT_RESET_VALUE 0x00000000

 
 
 
#define AFE_CMN_CLKGEN_REG1_DCOREG_BLEED_ENA_A_OFFSET 0x00000011
#define AFE_CMN_CLKGEN_REG1_DCOREG_BLEED_ENA_A_BITWIDTH 0x00000001
#define AFE_CMN_CLKGEN_REG1_DCOREG_BLEED_ENA_A_MASK 0x00020000
#define AFE_CMN_CLKGEN_REG1_DCOREG_BLEED_ENA_A_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_CLKGEN_REG1_DCOREG_BLEED_ENA_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define AFE_CMN_CLKGEN_REG1_DCOREG_NT_OFFSET 0x00000012
#define AFE_CMN_CLKGEN_REG1_DCOREG_NT_BITWIDTH 0x00000004
#define AFE_CMN_CLKGEN_REG1_DCOREG_NT_MASK 0x003C0000
#define AFE_CMN_CLKGEN_REG1_DCOREG_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_CLKGEN_REG1_DCOREG_NT_RESET_VALUE 0x0000000E

 
 
 
 
 
#define AFE_CMN_CLKGEN_REG2_ADDR 0x00000010
#define AFE_CMN_CLKGEN_REG2_SIZE 32

 
 
 
 
 
#define AFE_CMN_CLKGEN_REG2_CK_OSC_SEL_NT_OFFSET 0x00000000
#define AFE_CMN_CLKGEN_REG2_CK_OSC_SEL_NT_BITWIDTH 0x00000001
#define AFE_CMN_CLKGEN_REG2_CK_OSC_SEL_NT_MASK 0x00000001
#define AFE_CMN_CLKGEN_REG2_CK_OSC_SEL_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_CLKGEN_REG2_CK_OSC_SEL_NT_RESET_VALUE 0x00000000

 
 
 
 
 
 
 
#define AFE_CMN_CLKGEN_REG2_PCLKDIV_A_OFFSET 0x00000001
#define AFE_CMN_CLKGEN_REG2_PCLKDIV_A_BITWIDTH 0x00000009
#define AFE_CMN_CLKGEN_REG2_PCLKDIV_A_MASK 0x000003FE
#define AFE_CMN_CLKGEN_REG2_PCLKDIV_A_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_CLKGEN_REG2_PCLKDIV_A_RESET_VALUE 0x00000000

 
 
 
#define AFE_CMN_CLKGEN_REG2_PCLKDIV_READY_A_OFFSET 0x0000000A
#define AFE_CMN_CLKGEN_REG2_PCLKDIV_READY_A_BITWIDTH 0x00000001
#define AFE_CMN_CLKGEN_REG2_PCLKDIV_READY_A_MASK 0x00000400
#define AFE_CMN_CLKGEN_REG2_PCLKDIV_READY_A_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_CLKGEN_REG2_PCLKDIV_READY_A_RESET_VALUE 0x00000000

 
 
 
 
 
 
#define AFE_CMN_CLKGEN_REG2_FBDIVINT_OFFSET 0x00000010
#define AFE_CMN_CLKGEN_REG2_FBDIVINT_BITWIDTH 0x00000007
#define AFE_CMN_CLKGEN_REG2_FBDIVINT_MASK 0x007F0000
#define AFE_CMN_CLKGEN_REG2_FBDIVINT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_CLKGEN_REG2_FBDIVINT_RESET_VALUE 0x00000019

 
 
 
 
 
#define AFE_CMN_CLKGEN_REG2_CMN_SRIS_ENA_NT_OFFSET 0x00000017
#define AFE_CMN_CLKGEN_REG2_CMN_SRIS_ENA_NT_BITWIDTH 0x00000001
#define AFE_CMN_CLKGEN_REG2_CMN_SRIS_ENA_NT_MASK 0x00800000
#define AFE_CMN_CLKGEN_REG2_CMN_SRIS_ENA_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_CLKGEN_REG2_CMN_SRIS_ENA_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define AFE_CMN_IDCO_ADAPT_RDREG_ADDR 0x00000014
#define AFE_CMN_IDCO_ADAPT_RDREG_SIZE 32

 
 
 
#define AFE_CMN_IDCO_ADAPT_RDREG_IDCO_OFFSET 0x00000000
#define AFE_CMN_IDCO_ADAPT_RDREG_IDCO_BITWIDTH 0x00000004
#define AFE_CMN_IDCO_ADAPT_RDREG_IDCO_MASK 0x0000000F
#define AFE_CMN_IDCO_ADAPT_RDREG_IDCO_ACCESS AW_CSR_READ_ONLY
#define AFE_CMN_IDCO_ADAPT_RDREG_IDCO_RESET_VALUE 0x00000000

 
 
 
#define AFE_CMN_IDCO_ADAPT_RDREG_IDCO_READY_OFFSET 0x00000004
#define AFE_CMN_IDCO_ADAPT_RDREG_IDCO_READY_BITWIDTH 0x00000001
#define AFE_CMN_IDCO_ADAPT_RDREG_IDCO_READY_MASK 0x00000010
#define AFE_CMN_IDCO_ADAPT_RDREG_IDCO_READY_ACCESS AW_CSR_READ_ONLY
#define AFE_CMN_IDCO_ADAPT_RDREG_IDCO_READY_RESET_VALUE 0x00000000

 
 
 
#define AFE_CMN_IDCO_ADAPT_RDREG_IDCO_SAMPLE_OFFSET 0x00000005
#define AFE_CMN_IDCO_ADAPT_RDREG_IDCO_SAMPLE_BITWIDTH 0x00000001
#define AFE_CMN_IDCO_ADAPT_RDREG_IDCO_SAMPLE_MASK 0x00000020
#define AFE_CMN_IDCO_ADAPT_RDREG_IDCO_SAMPLE_ACCESS AW_CSR_READ_ONLY
#define AFE_CMN_IDCO_ADAPT_RDREG_IDCO_SAMPLE_RESET_VALUE 0x00000000

 
 
 
#define AFE_CMN_IDCO_ADAPT_RDREG_IDCO_ERROR_A_OFFSET 0x00000006
#define AFE_CMN_IDCO_ADAPT_RDREG_IDCO_ERROR_A_BITWIDTH 0x00000001
#define AFE_CMN_IDCO_ADAPT_RDREG_IDCO_ERROR_A_MASK 0x00000040
#define AFE_CMN_IDCO_ADAPT_RDREG_IDCO_ERROR_A_ACCESS AW_CSR_READ_ONLY
#define AFE_CMN_IDCO_ADAPT_RDREG_IDCO_ERROR_A_RESET_VALUE 0x00000000

 
 
 
#define AFE_CMN_IDCO_ADAPT_RDREG_ACK_OFFSET 0x00000007
#define AFE_CMN_IDCO_ADAPT_RDREG_ACK_BITWIDTH 0x00000001
#define AFE_CMN_IDCO_ADAPT_RDREG_ACK_MASK 0x00000080
#define AFE_CMN_IDCO_ADAPT_RDREG_ACK_ACCESS AW_CSR_READ_ONLY
#define AFE_CMN_IDCO_ADAPT_RDREG_ACK_RESET_VALUE 0x00000000

 
 
 
 
 
#define AFE_CMN_IDCO_ADAPT_REG1_ADDR 0x00000018
#define AFE_CMN_IDCO_ADAPT_REG1_SIZE 32

 
 
 
#define AFE_CMN_IDCO_ADAPT_REG1_IDCO_TARGET_NT_OFFSET 0x00000000
#define AFE_CMN_IDCO_ADAPT_REG1_IDCO_TARGET_NT_BITWIDTH 0x00000004
#define AFE_CMN_IDCO_ADAPT_REG1_IDCO_TARGET_NT_MASK 0x0000000F
#define AFE_CMN_IDCO_ADAPT_REG1_IDCO_TARGET_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_IDCO_ADAPT_REG1_IDCO_TARGET_NT_RESET_VALUE 0x00000000

 
 
 
#define AFE_CMN_IDCO_ADAPT_REG1_IDCO_SAMPLE_NT_OFFSET 0x00000004
#define AFE_CMN_IDCO_ADAPT_REG1_IDCO_SAMPLE_NT_BITWIDTH 0x00000001
#define AFE_CMN_IDCO_ADAPT_REG1_IDCO_SAMPLE_NT_MASK 0x00000010
#define AFE_CMN_IDCO_ADAPT_REG1_IDCO_SAMPLE_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_IDCO_ADAPT_REG1_IDCO_SAMPLE_NT_RESET_VALUE 0x00000000

 
 
 
#define AFE_CMN_IDCO_ADAPT_REG1_IDCO_READY_NT_OFFSET 0x00000005
#define AFE_CMN_IDCO_ADAPT_REG1_IDCO_READY_NT_BITWIDTH 0x00000001
#define AFE_CMN_IDCO_ADAPT_REG1_IDCO_READY_NT_MASK 0x00000020
#define AFE_CMN_IDCO_ADAPT_REG1_IDCO_READY_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_IDCO_ADAPT_REG1_IDCO_READY_NT_RESET_VALUE 0x00000001

 
 
 
#define AFE_CMN_IDCO_ADAPT_REG1_IDCO_NT_OFFSET 0x00000006
#define AFE_CMN_IDCO_ADAPT_REG1_IDCO_NT_BITWIDTH 0x00000004
#define AFE_CMN_IDCO_ADAPT_REG1_IDCO_NT_MASK 0x000003C0
#define AFE_CMN_IDCO_ADAPT_REG1_IDCO_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_IDCO_ADAPT_REG1_IDCO_NT_RESET_VALUE 0x0000000C

 
 
 
#define AFE_CMN_IDCO_ADAPT_REG1_BYPASS_ENA_A_OFFSET 0x0000000A
#define AFE_CMN_IDCO_ADAPT_REG1_BYPASS_ENA_A_BITWIDTH 0x00000001
#define AFE_CMN_IDCO_ADAPT_REG1_BYPASS_ENA_A_MASK 0x00000400
#define AFE_CMN_IDCO_ADAPT_REG1_BYPASS_ENA_A_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_IDCO_ADAPT_REG1_BYPASS_ENA_A_RESET_VALUE 0x00000001

 
 
 
 
 
#define AFE_CMN_IDCO_ADAPT_REG2_ADDR 0x0000001C
#define AFE_CMN_IDCO_ADAPT_REG2_SIZE 32

 
 
 
#define AFE_CMN_IDCO_ADAPT_REG2_REQ_A_OFFSET 0x00000000
#define AFE_CMN_IDCO_ADAPT_REG2_REQ_A_BITWIDTH 0x00000001
#define AFE_CMN_IDCO_ADAPT_REG2_REQ_A_MASK 0x00000001
#define AFE_CMN_IDCO_ADAPT_REG2_REQ_A_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_IDCO_ADAPT_REG2_REQ_A_RESET_VALUE 0x00000000

 
 
 
#define AFE_CMN_IDCO_ADAPT_REG2_LOAD_ONLY_NT_OFFSET 0x00000001
#define AFE_CMN_IDCO_ADAPT_REG2_LOAD_ONLY_NT_BITWIDTH 0x00000001
#define AFE_CMN_IDCO_ADAPT_REG2_LOAD_ONLY_NT_MASK 0x00000002
#define AFE_CMN_IDCO_ADAPT_REG2_LOAD_ONLY_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_IDCO_ADAPT_REG2_LOAD_ONLY_NT_RESET_VALUE 0x00000000

 
 
 
#define AFE_CMN_IDCO_ADAPT_REG2_POLARITY_NT_OFFSET 0x00000002
#define AFE_CMN_IDCO_ADAPT_REG2_POLARITY_NT_BITWIDTH 0x00000001
#define AFE_CMN_IDCO_ADAPT_REG2_POLARITY_NT_MASK 0x00000004
#define AFE_CMN_IDCO_ADAPT_REG2_POLARITY_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_IDCO_ADAPT_REG2_POLARITY_NT_RESET_VALUE 0x00000000

 
 
 
#define AFE_CMN_IDCO_ADAPT_REG2_START_VALUE_NT_OFFSET 0x00000003
#define AFE_CMN_IDCO_ADAPT_REG2_START_VALUE_NT_BITWIDTH 0x00000004
#define AFE_CMN_IDCO_ADAPT_REG2_START_VALUE_NT_MASK 0x00000078
#define AFE_CMN_IDCO_ADAPT_REG2_START_VALUE_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_IDCO_ADAPT_REG2_START_VALUE_NT_RESET_VALUE 0x00000000

 
 
 
#define AFE_CMN_IDCO_ADAPT_REG2_INIT_STEP_NT_OFFSET 0x00000007
#define AFE_CMN_IDCO_ADAPT_REG2_INIT_STEP_NT_BITWIDTH 0x00000004
#define AFE_CMN_IDCO_ADAPT_REG2_INIT_STEP_NT_MASK 0x00000780
#define AFE_CMN_IDCO_ADAPT_REG2_INIT_STEP_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_IDCO_ADAPT_REG2_INIT_STEP_NT_RESET_VALUE 0x00000001

 
 
 
#define AFE_CMN_IDCO_ADAPT_REG2_OUT_SIGN_MAG_NT_OFFSET 0x0000000B
#define AFE_CMN_IDCO_ADAPT_REG2_OUT_SIGN_MAG_NT_BITWIDTH 0x00000001
#define AFE_CMN_IDCO_ADAPT_REG2_OUT_SIGN_MAG_NT_MASK 0x00000800
#define AFE_CMN_IDCO_ADAPT_REG2_OUT_SIGN_MAG_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_IDCO_ADAPT_REG2_OUT_SIGN_MAG_NT_RESET_VALUE 0x00000001

 
 
 
#define AFE_CMN_IDCO_ADAPT_REG2_OUT_SIGNED_NT_OFFSET 0x0000000C
#define AFE_CMN_IDCO_ADAPT_REG2_OUT_SIGNED_NT_BITWIDTH 0x00000001
#define AFE_CMN_IDCO_ADAPT_REG2_OUT_SIGNED_NT_MASK 0x00001000
#define AFE_CMN_IDCO_ADAPT_REG2_OUT_SIGNED_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_IDCO_ADAPT_REG2_OUT_SIGNED_NT_RESET_VALUE 0x00000001

 
 
 
#define AFE_CMN_IDCO_ADAPT_REG2_MIN_NT_OFFSET 0x0000000D
#define AFE_CMN_IDCO_ADAPT_REG2_MIN_NT_BITWIDTH 0x00000004
#define AFE_CMN_IDCO_ADAPT_REG2_MIN_NT_MASK 0x0001E000
#define AFE_CMN_IDCO_ADAPT_REG2_MIN_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_IDCO_ADAPT_REG2_MIN_NT_RESET_VALUE 0x00000000

 
 
 
#define AFE_CMN_IDCO_ADAPT_REG2_MAX_NT_OFFSET 0x00000011
#define AFE_CMN_IDCO_ADAPT_REG2_MAX_NT_BITWIDTH 0x00000004
#define AFE_CMN_IDCO_ADAPT_REG2_MAX_NT_MASK 0x001E0000
#define AFE_CMN_IDCO_ADAPT_REG2_MAX_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_IDCO_ADAPT_REG2_MAX_NT_RESET_VALUE 0x0000000F

 
 
 
 
 
#define AFE_CMN_IDCO_ADAPT_REG3_ADDR 0x00000020
#define AFE_CMN_IDCO_ADAPT_REG3_SIZE 32

 
 
 
#define AFE_CMN_IDCO_ADAPT_REG3_MAX_ITER_NT_OFFSET 0x00000000
#define AFE_CMN_IDCO_ADAPT_REG3_MAX_ITER_NT_BITWIDTH 0x00000010
#define AFE_CMN_IDCO_ADAPT_REG3_MAX_ITER_NT_MASK 0x0000FFFF
#define AFE_CMN_IDCO_ADAPT_REG3_MAX_ITER_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_IDCO_ADAPT_REG3_MAX_ITER_NT_RESET_VALUE 0x0000000A

 
 
 
#define AFE_CMN_IDCO_ADAPT_REG3_SETUP_DELAY_NT_OFFSET 0x00000010
#define AFE_CMN_IDCO_ADAPT_REG3_SETUP_DELAY_NT_BITWIDTH 0x00000010
#define AFE_CMN_IDCO_ADAPT_REG3_SETUP_DELAY_NT_MASK 0xFFFF0000
#define AFE_CMN_IDCO_ADAPT_REG3_SETUP_DELAY_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_IDCO_ADAPT_REG3_SETUP_DELAY_NT_RESET_VALUE 0x00000008

 
 
 
 
 
#define AFE_CMN_IDCO_ADAPT_REG4_ADDR 0x00000024
#define AFE_CMN_IDCO_ADAPT_REG4_SIZE 32

 
 
 
#define AFE_CMN_IDCO_ADAPT_REG4_HOLD_DELAY_NT_OFFSET 0x00000000
#define AFE_CMN_IDCO_ADAPT_REG4_HOLD_DELAY_NT_BITWIDTH 0x00000010
#define AFE_CMN_IDCO_ADAPT_REG4_HOLD_DELAY_NT_MASK 0x0000FFFF
#define AFE_CMN_IDCO_ADAPT_REG4_HOLD_DELAY_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_IDCO_ADAPT_REG4_HOLD_DELAY_NT_RESET_VALUE 0x00000008

 
 
 
#define AFE_CMN_IDCO_ADAPT_REG4_UPDATE_DELAY_NT_OFFSET 0x00000010
#define AFE_CMN_IDCO_ADAPT_REG4_UPDATE_DELAY_NT_BITWIDTH 0x00000010
#define AFE_CMN_IDCO_ADAPT_REG4_UPDATE_DELAY_NT_MASK 0xFFFF0000
#define AFE_CMN_IDCO_ADAPT_REG4_UPDATE_DELAY_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_IDCO_ADAPT_REG4_UPDATE_DELAY_NT_RESET_VALUE 0x00000008

 
 
 
 
 
#define AFE_CMN_IDCO_ADAPT_REG5_ADDR 0x00000028
#define AFE_CMN_IDCO_ADAPT_REG5_SIZE 32

 
 
 
#define AFE_CMN_IDCO_ADAPT_REG5_BOUNCE_TARGET_NT_OFFSET 0x00000000
#define AFE_CMN_IDCO_ADAPT_REG5_BOUNCE_TARGET_NT_BITWIDTH 0x00000005
#define AFE_CMN_IDCO_ADAPT_REG5_BOUNCE_TARGET_NT_MASK 0x0000001F
#define AFE_CMN_IDCO_ADAPT_REG5_BOUNCE_TARGET_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_IDCO_ADAPT_REG5_BOUNCE_TARGET_NT_RESET_VALUE 0x00000002

 
 
 
#define AFE_CMN_IDCO_ADAPT_REG5_SAMPLE_DELAY_NT_OFFSET 0x00000005
#define AFE_CMN_IDCO_ADAPT_REG5_SAMPLE_DELAY_NT_BITWIDTH 0x00000006
#define AFE_CMN_IDCO_ADAPT_REG5_SAMPLE_DELAY_NT_MASK 0x000007E0
#define AFE_CMN_IDCO_ADAPT_REG5_SAMPLE_DELAY_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_IDCO_ADAPT_REG5_SAMPLE_DELAY_NT_RESET_VALUE 0x0000000F

 
 
 
#define AFE_CMN_IDCO_ADAPT_REG5_LMS_MU1_NT_OFFSET 0x0000000B
#define AFE_CMN_IDCO_ADAPT_REG5_LMS_MU1_NT_BITWIDTH 0x00000005
#define AFE_CMN_IDCO_ADAPT_REG5_LMS_MU1_NT_MASK 0x0000F800
#define AFE_CMN_IDCO_ADAPT_REG5_LMS_MU1_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_IDCO_ADAPT_REG5_LMS_MU1_NT_RESET_VALUE 0x00000000

 
 
 
#define AFE_CMN_IDCO_ADAPT_REG5_LMS_MU1_DIR_NT_OFFSET 0x00000010
#define AFE_CMN_IDCO_ADAPT_REG5_LMS_MU1_DIR_NT_BITWIDTH 0x00000001
#define AFE_CMN_IDCO_ADAPT_REG5_LMS_MU1_DIR_NT_MASK 0x00010000
#define AFE_CMN_IDCO_ADAPT_REG5_LMS_MU1_DIR_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_IDCO_ADAPT_REG5_LMS_MU1_DIR_NT_RESET_VALUE 0x00000000

 
 
 
#define AFE_CMN_IDCO_ADAPT_REG5_LMS_MU2_NT_OFFSET 0x00000011
#define AFE_CMN_IDCO_ADAPT_REG5_LMS_MU2_NT_BITWIDTH 0x00000005
#define AFE_CMN_IDCO_ADAPT_REG5_LMS_MU2_NT_MASK 0x003E0000
#define AFE_CMN_IDCO_ADAPT_REG5_LMS_MU2_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_IDCO_ADAPT_REG5_LMS_MU2_NT_RESET_VALUE 0x00000000

 
 
 
#define AFE_CMN_IDCO_ADAPT_REG5_LMS_MU2_DIR_NT_OFFSET 0x00000016
#define AFE_CMN_IDCO_ADAPT_REG5_LMS_MU2_DIR_NT_BITWIDTH 0x00000001
#define AFE_CMN_IDCO_ADAPT_REG5_LMS_MU2_DIR_NT_MASK 0x00400000
#define AFE_CMN_IDCO_ADAPT_REG5_LMS_MU2_DIR_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_IDCO_ADAPT_REG5_LMS_MU2_DIR_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define AFE_CMN_LCPLL_FRACDIV_RDREG_ADDR 0x0000002C
#define AFE_CMN_LCPLL_FRACDIV_RDREG_SIZE 32

 
 
 
#define AFE_CMN_LCPLL_FRACDIV_RDREG_FRACN_DSM_OUT_NT_OFFSET 0x00000000
#define AFE_CMN_LCPLL_FRACDIV_RDREG_FRACN_DSM_OUT_NT_BITWIDTH 0x00000010
#define AFE_CMN_LCPLL_FRACDIV_RDREG_FRACN_DSM_OUT_NT_MASK 0x0000FFFF
#define AFE_CMN_LCPLL_FRACDIV_RDREG_FRACN_DSM_OUT_NT_ACCESS AW_CSR_READ_ONLY
#define AFE_CMN_LCPLL_FRACDIV_RDREG_FRACN_DSM_OUT_NT_RESET_VALUE 0x00000000

 
 
 
#define AFE_CMN_LCPLL_FRACDIV_RDREG_FRACN_NT_OFFSET 0x00000010
#define AFE_CMN_LCPLL_FRACDIV_RDREG_FRACN_NT_BITWIDTH 0x00000010
#define AFE_CMN_LCPLL_FRACDIV_RDREG_FRACN_NT_MASK 0xFFFF0000
#define AFE_CMN_LCPLL_FRACDIV_RDREG_FRACN_NT_ACCESS AW_CSR_READ_ONLY
#define AFE_CMN_LCPLL_FRACDIV_RDREG_FRACN_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define AFE_CMN_LCPLL_FRACDIV_REG1_ADDR 0x00000030
#define AFE_CMN_LCPLL_FRACDIV_REG1_SIZE 32

 
 
 
#define AFE_CMN_LCPLL_FRACDIV_REG1_FRACN_VALUE_NT_OFFSET 0x00000000
#define AFE_CMN_LCPLL_FRACDIV_REG1_FRACN_VALUE_NT_BITWIDTH 0x00000020
#define AFE_CMN_LCPLL_FRACDIV_REG1_FRACN_VALUE_NT_MASK 0xFFFFFFFF
#define AFE_CMN_LCPLL_FRACDIV_REG1_FRACN_VALUE_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_LCPLL_FRACDIV_REG1_FRACN_VALUE_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define AFE_CMN_LCPLL_FRACDIV_REG2_ADDR 0x00000034
#define AFE_CMN_LCPLL_FRACDIV_REG2_SIZE 32

 
 
 
#define AFE_CMN_LCPLL_FRACDIV_REG2_FRACN_ENABLE_A_OFFSET 0x00000000
#define AFE_CMN_LCPLL_FRACDIV_REG2_FRACN_ENABLE_A_BITWIDTH 0x00000001
#define AFE_CMN_LCPLL_FRACDIV_REG2_FRACN_ENABLE_A_MASK 0x00000001
#define AFE_CMN_LCPLL_FRACDIV_REG2_FRACN_ENABLE_A_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_LCPLL_FRACDIV_REG2_FRACN_ENABLE_A_RESET_VALUE 0x00000000

 
 
 
#define AFE_CMN_LCPLL_FRACDIV_REG2_DITHER_ENABLE_A_OFFSET 0x00000001
#define AFE_CMN_LCPLL_FRACDIV_REG2_DITHER_ENABLE_A_BITWIDTH 0x00000001
#define AFE_CMN_LCPLL_FRACDIV_REG2_DITHER_ENABLE_A_MASK 0x00000002
#define AFE_CMN_LCPLL_FRACDIV_REG2_DITHER_ENABLE_A_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_LCPLL_FRACDIV_REG2_DITHER_ENABLE_A_RESET_VALUE 0x00000000

 
 
 
#define AFE_CMN_LCPLL_FRACDIV_REG2_VALUE_LOAD_ENABLE_A_OFFSET 0x00000002
#define AFE_CMN_LCPLL_FRACDIV_REG2_VALUE_LOAD_ENABLE_A_BITWIDTH 0x00000001
#define AFE_CMN_LCPLL_FRACDIV_REG2_VALUE_LOAD_ENABLE_A_MASK 0x00000004
#define AFE_CMN_LCPLL_FRACDIV_REG2_VALUE_LOAD_ENABLE_A_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_LCPLL_FRACDIV_REG2_VALUE_LOAD_ENABLE_A_RESET_VALUE 0x00000001

 
 
 
#define AFE_CMN_LCPLL_FRACDIV_REG2_RO_CSR_CAPTURE_A_OFFSET 0x00000003
#define AFE_CMN_LCPLL_FRACDIV_REG2_RO_CSR_CAPTURE_A_BITWIDTH 0x00000001
#define AFE_CMN_LCPLL_FRACDIV_REG2_RO_CSR_CAPTURE_A_MASK 0x00000008
#define AFE_CMN_LCPLL_FRACDIV_REG2_RO_CSR_CAPTURE_A_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_LCPLL_FRACDIV_REG2_RO_CSR_CAPTURE_A_RESET_VALUE 0x00000000

 
 
 
#define AFE_CMN_LCPLL_FRACDIV_REG2_CYCLING_ENABLE_A_OFFSET 0x00000004
#define AFE_CMN_LCPLL_FRACDIV_REG2_CYCLING_ENABLE_A_BITWIDTH 0x00000001
#define AFE_CMN_LCPLL_FRACDIV_REG2_CYCLING_ENABLE_A_MASK 0x00000010
#define AFE_CMN_LCPLL_FRACDIV_REG2_CYCLING_ENABLE_A_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_LCPLL_FRACDIV_REG2_CYCLING_ENABLE_A_RESET_VALUE 0x00000000

 
 
 
#define AFE_CMN_LCPLL_FRACDIV_REG2_CYCLING_MAX_NT_OFFSET 0x00000005
#define AFE_CMN_LCPLL_FRACDIV_REG2_CYCLING_MAX_NT_BITWIDTH 0x00000007
#define AFE_CMN_LCPLL_FRACDIV_REG2_CYCLING_MAX_NT_MASK 0x00000FE0
#define AFE_CMN_LCPLL_FRACDIV_REG2_CYCLING_MAX_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_LCPLL_FRACDIV_REG2_CYCLING_MAX_NT_RESET_VALUE 0x00000000

 
 
 
#define AFE_CMN_LCPLL_FRACDIV_REG2_CYCLING_SEQ_NT_OFFSET 0x0000000C
#define AFE_CMN_LCPLL_FRACDIV_REG2_CYCLING_SEQ_NT_BITWIDTH 0x00000007
#define AFE_CMN_LCPLL_FRACDIV_REG2_CYCLING_SEQ_NT_MASK 0x0007F000
#define AFE_CMN_LCPLL_FRACDIV_REG2_CYCLING_SEQ_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_LCPLL_FRACDIV_REG2_CYCLING_SEQ_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define AFE_CMN_LCPLL_FRACDIV_REG3_ADDR 0x00000038
#define AFE_CMN_LCPLL_FRACDIV_REG3_SIZE 32

 
 
 
#define AFE_CMN_LCPLL_FRACDIV_REG3_BYPASS_FRACN_NT_OFFSET 0x00000000
#define AFE_CMN_LCPLL_FRACDIV_REG3_BYPASS_FRACN_NT_BITWIDTH 0x00000010
#define AFE_CMN_LCPLL_FRACDIV_REG3_BYPASS_FRACN_NT_MASK 0x0000FFFF
#define AFE_CMN_LCPLL_FRACDIV_REG3_BYPASS_FRACN_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_LCPLL_FRACDIV_REG3_BYPASS_FRACN_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define AFE_CMN_LCPLL_FRACDIV_REG3_BYPASS_ENA_A_OFFSET 0x00000010
#define AFE_CMN_LCPLL_FRACDIV_REG3_BYPASS_ENA_A_BITWIDTH 0x00000001
#define AFE_CMN_LCPLL_FRACDIV_REG3_BYPASS_ENA_A_MASK 0x00010000
#define AFE_CMN_LCPLL_FRACDIV_REG3_BYPASS_ENA_A_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_LCPLL_FRACDIV_REG3_BYPASS_ENA_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define AFE_CMN_LCPLL_FRACDIV_REG4_ADDR 0x0000003C
#define AFE_CMN_LCPLL_FRACDIV_REG4_SIZE 32

 
 
 
#define AFE_CMN_LCPLL_FRACDIV_REG4_SSC_MAX_VALUE_NT_OFFSET 0x00000000
#define AFE_CMN_LCPLL_FRACDIV_REG4_SSC_MAX_VALUE_NT_BITWIDTH 0x00000020
#define AFE_CMN_LCPLL_FRACDIV_REG4_SSC_MAX_VALUE_NT_MASK 0xFFFFFFFF
#define AFE_CMN_LCPLL_FRACDIV_REG4_SSC_MAX_VALUE_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_LCPLL_FRACDIV_REG4_SSC_MAX_VALUE_NT_RESET_VALUE 0x7FFFFFFF

 
 
 
 
 
#define AFE_CMN_LCPLL_FRACDIV_REG5_ADDR 0x00000040
#define AFE_CMN_LCPLL_FRACDIV_REG5_SIZE 32

 
 
 
#define AFE_CMN_LCPLL_FRACDIV_REG5_SSC_MIN_VALUE_NT_OFFSET 0x00000000
#define AFE_CMN_LCPLL_FRACDIV_REG5_SSC_MIN_VALUE_NT_BITWIDTH 0x00000020
#define AFE_CMN_LCPLL_FRACDIV_REG5_SSC_MIN_VALUE_NT_MASK 0xFFFFFFFF
#define AFE_CMN_LCPLL_FRACDIV_REG5_SSC_MIN_VALUE_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_LCPLL_FRACDIV_REG5_SSC_MIN_VALUE_NT_RESET_VALUE 0x7F5C2A97

 
 
 
 
 
#define AFE_CMN_LCPLL_FRACDIV_REG6_ADDR 0x00000044
#define AFE_CMN_LCPLL_FRACDIV_REG6_SIZE 32

 
 
 
#define AFE_CMN_LCPLL_FRACDIV_REG6_SSC_STEP_VALUE_NT_OFFSET 0x00000000
#define AFE_CMN_LCPLL_FRACDIV_REG6_SSC_STEP_VALUE_NT_BITWIDTH 0x00000014
#define AFE_CMN_LCPLL_FRACDIV_REG6_SSC_STEP_VALUE_NT_MASK 0x000FFFFF
#define AFE_CMN_LCPLL_FRACDIV_REG6_SSC_STEP_VALUE_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_LCPLL_FRACDIV_REG6_SSC_STEP_VALUE_NT_RESET_VALUE 0x00001BF6

 
 
 
#define AFE_CMN_LCPLL_FRACDIV_REG6_SSC_ENABLE_A_OFFSET 0x00000014
#define AFE_CMN_LCPLL_FRACDIV_REG6_SSC_ENABLE_A_BITWIDTH 0x00000001
#define AFE_CMN_LCPLL_FRACDIV_REG6_SSC_ENABLE_A_MASK 0x00100000
#define AFE_CMN_LCPLL_FRACDIV_REG6_SSC_ENABLE_A_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_LCPLL_FRACDIV_REG6_SSC_ENABLE_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define AFE_CMN_LCPLL_OSC_RDREG1_ADDR 0x00000048
#define AFE_CMN_LCPLL_OSC_RDREG1_SIZE 32

 
 
 
#define AFE_CMN_LCPLL_OSC_RDREG1_CLKGEN_OSC_NT_OFFSET 0x00000000
#define AFE_CMN_LCPLL_OSC_RDREG1_CLKGEN_OSC_NT_BITWIDTH 0x0000000A
#define AFE_CMN_LCPLL_OSC_RDREG1_CLKGEN_OSC_NT_MASK 0x000003FF
#define AFE_CMN_LCPLL_OSC_RDREG1_CLKGEN_OSC_NT_ACCESS AW_CSR_READ_ONLY
#define AFE_CMN_LCPLL_OSC_RDREG1_CLKGEN_OSC_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define AFE_CMN_LCPLL_OSC_RDREG2_ADDR 0x0000004C
#define AFE_CMN_LCPLL_OSC_RDREG2_SIZE 32

 
 
 
#define AFE_CMN_LCPLL_OSC_RDREG2_INTEGRAL_ACCUM_NT_OFFSET 0x00000000
#define AFE_CMN_LCPLL_OSC_RDREG2_INTEGRAL_ACCUM_NT_BITWIDTH 0x00000020
#define AFE_CMN_LCPLL_OSC_RDREG2_INTEGRAL_ACCUM_NT_MASK 0xFFFFFFFF
#define AFE_CMN_LCPLL_OSC_RDREG2_INTEGRAL_ACCUM_NT_ACCESS AW_CSR_READ_ONLY
#define AFE_CMN_LCPLL_OSC_RDREG2_INTEGRAL_ACCUM_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define AFE_CMN_LCPLL_OSC_REG1_ADDR 0x00000050
#define AFE_CMN_LCPLL_OSC_REG1_SIZE 32

 
 
 
#define AFE_CMN_LCPLL_OSC_REG1_OSC_ENABLE_A_OFFSET 0x00000000
#define AFE_CMN_LCPLL_OSC_REG1_OSC_ENABLE_A_BITWIDTH 0x00000001
#define AFE_CMN_LCPLL_OSC_REG1_OSC_ENABLE_A_MASK 0x00000001
#define AFE_CMN_LCPLL_OSC_REG1_OSC_ENABLE_A_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_LCPLL_OSC_REG1_OSC_ENABLE_A_RESET_VALUE 0x00000000

 
 
 
#define AFE_CMN_LCPLL_OSC_REG1_KP_NT_OFFSET 0x00000001
#define AFE_CMN_LCPLL_OSC_REG1_KP_NT_BITWIDTH 0x0000000F
#define AFE_CMN_LCPLL_OSC_REG1_KP_NT_MASK 0x0000FFFE
#define AFE_CMN_LCPLL_OSC_REG1_KP_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_LCPLL_OSC_REG1_KP_NT_RESET_VALUE 0x00000008

 
 
 
#define AFE_CMN_LCPLL_OSC_REG1_GAIN_LOAD_A_OFFSET 0x00000010
#define AFE_CMN_LCPLL_OSC_REG1_GAIN_LOAD_A_BITWIDTH 0x00000001
#define AFE_CMN_LCPLL_OSC_REG1_GAIN_LOAD_A_MASK 0x00010000
#define AFE_CMN_LCPLL_OSC_REG1_GAIN_LOAD_A_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_LCPLL_OSC_REG1_GAIN_LOAD_A_RESET_VALUE 0x00000001

 
 
 
#define AFE_CMN_LCPLL_OSC_REG1_KI_MU_DIR_NT_OFFSET 0x00000011
#define AFE_CMN_LCPLL_OSC_REG1_KI_MU_DIR_NT_BITWIDTH 0x00000001
#define AFE_CMN_LCPLL_OSC_REG1_KI_MU_DIR_NT_MASK 0x00020000
#define AFE_CMN_LCPLL_OSC_REG1_KI_MU_DIR_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_LCPLL_OSC_REG1_KI_MU_DIR_NT_RESET_VALUE 0x00000000

 
 
 
#define AFE_CMN_LCPLL_OSC_REG1_KI_MU_NT_OFFSET 0x00000012
#define AFE_CMN_LCPLL_OSC_REG1_KI_MU_NT_BITWIDTH 0x00000005
#define AFE_CMN_LCPLL_OSC_REG1_KI_MU_NT_MASK 0x007C0000
#define AFE_CMN_LCPLL_OSC_REG1_KI_MU_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_LCPLL_OSC_REG1_KI_MU_NT_RESET_VALUE 0x00000014

 
 
 
 
 
#define AFE_CMN_LCPLL_OSC_REG2_ADDR 0x00000054
#define AFE_CMN_LCPLL_OSC_REG2_SIZE 32

 
 
 
#define AFE_CMN_LCPLL_OSC_REG2_IIR_GAIN_NT_OFFSET 0x00000000
#define AFE_CMN_LCPLL_OSC_REG2_IIR_GAIN_NT_BITWIDTH 0x0000000C
#define AFE_CMN_LCPLL_OSC_REG2_IIR_GAIN_NT_MASK 0x00000FFF
#define AFE_CMN_LCPLL_OSC_REG2_IIR_GAIN_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_LCPLL_OSC_REG2_IIR_GAIN_NT_RESET_VALUE 0x00000400

 
 
 
 
 
#define AFE_CMN_LCPLL_OSC_REG3_ADDR 0x00000058
#define AFE_CMN_LCPLL_OSC_REG3_SIZE 32

 
 
 
#define AFE_CMN_LCPLL_OSC_REG3_INTEGRAL_ACCUM_FROZEN_A_OFFSET 0x00000000
#define AFE_CMN_LCPLL_OSC_REG3_INTEGRAL_ACCUM_FROZEN_A_BITWIDTH 0x00000001
#define AFE_CMN_LCPLL_OSC_REG3_INTEGRAL_ACCUM_FROZEN_A_MASK 0x00000001
#define AFE_CMN_LCPLL_OSC_REG3_INTEGRAL_ACCUM_FROZEN_A_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_LCPLL_OSC_REG3_INTEGRAL_ACCUM_FROZEN_A_RESET_VALUE 0x00000000

 
 
 
#define AFE_CMN_LCPLL_OSC_REG3_TDC_INVERT_NT_OFFSET 0x00000001
#define AFE_CMN_LCPLL_OSC_REG3_TDC_INVERT_NT_BITWIDTH 0x00000001
#define AFE_CMN_LCPLL_OSC_REG3_TDC_INVERT_NT_MASK 0x00000002
#define AFE_CMN_LCPLL_OSC_REG3_TDC_INVERT_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_LCPLL_OSC_REG3_TDC_INVERT_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define AFE_CMN_LCPLL_OSC_REG3_OSC_BYPASS_A_OFFSET 0x00000002
#define AFE_CMN_LCPLL_OSC_REG3_OSC_BYPASS_A_BITWIDTH 0x00000001
#define AFE_CMN_LCPLL_OSC_REG3_OSC_BYPASS_A_MASK 0x00000004
#define AFE_CMN_LCPLL_OSC_REG3_OSC_BYPASS_A_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_LCPLL_OSC_REG3_OSC_BYPASS_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define AFE_CMN_LCPLL_OSC_REG3_DSM_BYPASS_A_OFFSET 0x00000003
#define AFE_CMN_LCPLL_OSC_REG3_DSM_BYPASS_A_BITWIDTH 0x00000001
#define AFE_CMN_LCPLL_OSC_REG3_DSM_BYPASS_A_MASK 0x00000008
#define AFE_CMN_LCPLL_OSC_REG3_DSM_BYPASS_A_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_LCPLL_OSC_REG3_DSM_BYPASS_A_RESET_VALUE 0x00000000

 
 
 
#define AFE_CMN_LCPLL_OSC_REG3_TDC_BYPASS_A_OFFSET 0x00000004
#define AFE_CMN_LCPLL_OSC_REG3_TDC_BYPASS_A_BITWIDTH 0x00000001
#define AFE_CMN_LCPLL_OSC_REG3_TDC_BYPASS_A_MASK 0x00000010
#define AFE_CMN_LCPLL_OSC_REG3_TDC_BYPASS_A_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_LCPLL_OSC_REG3_TDC_BYPASS_A_RESET_VALUE 0x00000000

 
 
 
#define AFE_CMN_LCPLL_OSC_REG3_ACCUM_BYPASS_A_OFFSET 0x00000005
#define AFE_CMN_LCPLL_OSC_REG3_ACCUM_BYPASS_A_BITWIDTH 0x00000001
#define AFE_CMN_LCPLL_OSC_REG3_ACCUM_BYPASS_A_MASK 0x00000020
#define AFE_CMN_LCPLL_OSC_REG3_ACCUM_BYPASS_A_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_LCPLL_OSC_REG3_ACCUM_BYPASS_A_RESET_VALUE 0x00000000

 
 
 
#define AFE_CMN_LCPLL_OSC_REG3_DITHER_ENABLE_A_OFFSET 0x00000006
#define AFE_CMN_LCPLL_OSC_REG3_DITHER_ENABLE_A_BITWIDTH 0x00000001
#define AFE_CMN_LCPLL_OSC_REG3_DITHER_ENABLE_A_MASK 0x00000040
#define AFE_CMN_LCPLL_OSC_REG3_DITHER_ENABLE_A_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_LCPLL_OSC_REG3_DITHER_ENABLE_A_RESET_VALUE 0x00000000

 
 
 
#define AFE_CMN_LCPLL_OSC_REG3_RO_CSR_CAPTURE_A_OFFSET 0x00000007
#define AFE_CMN_LCPLL_OSC_REG3_RO_CSR_CAPTURE_A_BITWIDTH 0x00000001
#define AFE_CMN_LCPLL_OSC_REG3_RO_CSR_CAPTURE_A_MASK 0x00000080
#define AFE_CMN_LCPLL_OSC_REG3_RO_CSR_CAPTURE_A_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_LCPLL_OSC_REG3_RO_CSR_CAPTURE_A_RESET_VALUE 0x00000000

 
 
 
#define AFE_CMN_LCPLL_OSC_REG3_CYCLING_ENABLE_A_OFFSET 0x00000008
#define AFE_CMN_LCPLL_OSC_REG3_CYCLING_ENABLE_A_BITWIDTH 0x00000001
#define AFE_CMN_LCPLL_OSC_REG3_CYCLING_ENABLE_A_MASK 0x00000100
#define AFE_CMN_LCPLL_OSC_REG3_CYCLING_ENABLE_A_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_LCPLL_OSC_REG3_CYCLING_ENABLE_A_RESET_VALUE 0x00000000

 
 
 
#define AFE_CMN_LCPLL_OSC_REG3_CYCLING_MAX_NT_OFFSET 0x00000009
#define AFE_CMN_LCPLL_OSC_REG3_CYCLING_MAX_NT_BITWIDTH 0x00000007
#define AFE_CMN_LCPLL_OSC_REG3_CYCLING_MAX_NT_MASK 0x0000FE00
#define AFE_CMN_LCPLL_OSC_REG3_CYCLING_MAX_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_LCPLL_OSC_REG3_CYCLING_MAX_NT_RESET_VALUE 0x00000000

 
 
 
#define AFE_CMN_LCPLL_OSC_REG3_CYCLING_SEQ_NT_OFFSET 0x00000010
#define AFE_CMN_LCPLL_OSC_REG3_CYCLING_SEQ_NT_BITWIDTH 0x00000007
#define AFE_CMN_LCPLL_OSC_REG3_CYCLING_SEQ_NT_MASK 0x007F0000
#define AFE_CMN_LCPLL_OSC_REG3_CYCLING_SEQ_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_LCPLL_OSC_REG3_CYCLING_SEQ_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define AFE_CMN_LCPLL_OSC_REG4_ADDR 0x0000005C
#define AFE_CMN_LCPLL_OSC_REG4_SIZE 32

 
 
 
#define AFE_CMN_LCPLL_OSC_REG4_ACCUM_BYPASS_VALUE_NT_OFFSET 0x00000000
#define AFE_CMN_LCPLL_OSC_REG4_ACCUM_BYPASS_VALUE_NT_BITWIDTH 0x00000020
#define AFE_CMN_LCPLL_OSC_REG4_ACCUM_BYPASS_VALUE_NT_MASK 0xFFFFFFFF
#define AFE_CMN_LCPLL_OSC_REG4_ACCUM_BYPASS_VALUE_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_LCPLL_OSC_REG4_ACCUM_BYPASS_VALUE_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define AFE_CMN_LCPLL_OSC_REG5_ADDR 0x00000060
#define AFE_CMN_LCPLL_OSC_REG5_SIZE 32

 
 
 
#define AFE_CMN_LCPLL_OSC_REG5_OSC_BYPASS_VALUE_NT_OFFSET 0x00000000
#define AFE_CMN_LCPLL_OSC_REG5_OSC_BYPASS_VALUE_NT_BITWIDTH 0x0000000A
#define AFE_CMN_LCPLL_OSC_REG5_OSC_BYPASS_VALUE_NT_MASK 0x000003FF
#define AFE_CMN_LCPLL_OSC_REG5_OSC_BYPASS_VALUE_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_LCPLL_OSC_REG5_OSC_BYPASS_VALUE_NT_RESET_VALUE 0x00000000

 
 
 
#define AFE_CMN_LCPLL_OSC_REG5_TDC_BYPASS_VALUE_NT_OFFSET 0x0000000A
#define AFE_CMN_LCPLL_OSC_REG5_TDC_BYPASS_VALUE_NT_BITWIDTH 0x00000004
#define AFE_CMN_LCPLL_OSC_REG5_TDC_BYPASS_VALUE_NT_MASK 0x00003C00
#define AFE_CMN_LCPLL_OSC_REG5_TDC_BYPASS_VALUE_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_LCPLL_OSC_REG5_TDC_BYPASS_VALUE_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define AFE_CMN_LCPLL_OSC_REG6_ADDR 0x00000064
#define AFE_CMN_LCPLL_OSC_REG6_SIZE 32

 
 
 
#define AFE_CMN_LCPLL_OSC_REG6_DSM_BYPASS_VALUE_NT_OFFSET 0x00000000
#define AFE_CMN_LCPLL_OSC_REG6_DSM_BYPASS_VALUE_NT_BITWIDTH 0x00000013
#define AFE_CMN_LCPLL_OSC_REG6_DSM_BYPASS_VALUE_NT_MASK 0x0007FFFF
#define AFE_CMN_LCPLL_OSC_REG6_DSM_BYPASS_VALUE_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_LCPLL_OSC_REG6_DSM_BYPASS_VALUE_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define AFE_CMN_LSREF_ADDR 0x00000068
#define AFE_CMN_LSREF_SIZE 32

 
 
 
#define AFE_CMN_LSREF_TERM_CAL_A_OFFSET 0x00000000
#define AFE_CMN_LSREF_TERM_CAL_A_BITWIDTH 0x00000003
#define AFE_CMN_LSREF_TERM_CAL_A_MASK 0x00000007
#define AFE_CMN_LSREF_TERM_CAL_A_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_LSREF_TERM_CAL_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define AFE_CMN_OCTERM_RDREG_ADDR 0x0000006C
#define AFE_CMN_OCTERM_RDREG_SIZE 32

 
 
 
#define AFE_CMN_OCTERM_RDREG_TERMCAL_ERROR_NT_OFFSET 0x00000000
#define AFE_CMN_OCTERM_RDREG_TERMCAL_ERROR_NT_BITWIDTH 0x00000001
#define AFE_CMN_OCTERM_RDREG_TERMCAL_ERROR_NT_MASK 0x00000001
#define AFE_CMN_OCTERM_RDREG_TERMCAL_ERROR_NT_ACCESS AW_CSR_READ_ONLY
#define AFE_CMN_OCTERM_RDREG_TERMCAL_ERROR_NT_RESET_VALUE 0x00000000

 
 
 
#define AFE_CMN_OCTERM_RDREG_ACK_OFFSET 0x00000001
#define AFE_CMN_OCTERM_RDREG_ACK_BITWIDTH 0x00000001
#define AFE_CMN_OCTERM_RDREG_ACK_MASK 0x00000002
#define AFE_CMN_OCTERM_RDREG_ACK_ACCESS AW_CSR_READ_ONLY
#define AFE_CMN_OCTERM_RDREG_ACK_RESET_VALUE 0x00000000

 
 
 
#define AFE_CMN_OCTERM_RDREG_TERMCAL_OFFSET 0x00000010
#define AFE_CMN_OCTERM_RDREG_TERMCAL_BITWIDTH 0x00000004
#define AFE_CMN_OCTERM_RDREG_TERMCAL_MASK 0x000F0000
#define AFE_CMN_OCTERM_RDREG_TERMCAL_ACCESS AW_CSR_READ_ONLY
#define AFE_CMN_OCTERM_RDREG_TERMCAL_RESET_VALUE 0x00000000

 
 
 
 
 
#define AFE_CMN_OCTERM_REG1_ADDR 0x00000070
#define AFE_CMN_OCTERM_REG1_SIZE 32

 
 
 
 
 
#define AFE_CMN_OCTERM_REG1_BYPASS_ENA_A_OFFSET 0x00000000
#define AFE_CMN_OCTERM_REG1_BYPASS_ENA_A_BITWIDTH 0x00000001
#define AFE_CMN_OCTERM_REG1_BYPASS_ENA_A_MASK 0x00000001
#define AFE_CMN_OCTERM_REG1_BYPASS_ENA_A_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_OCTERM_REG1_BYPASS_ENA_A_RESET_VALUE 0x00000001

 
 
 
 
 
#define AFE_CMN_OCTERM_REG1_TERMCAL_CAP_NT_OFFSET 0x00000001
#define AFE_CMN_OCTERM_REG1_TERMCAL_CAP_NT_BITWIDTH 0x00000006
#define AFE_CMN_OCTERM_REG1_TERMCAL_CAP_NT_MASK 0x0000007E
#define AFE_CMN_OCTERM_REG1_TERMCAL_CAP_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_OCTERM_REG1_TERMCAL_CAP_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define AFE_CMN_OCTERM_REG1_TERMCAL_CHOP_NT_OFFSET 0x00000007
#define AFE_CMN_OCTERM_REG1_TERMCAL_CHOP_NT_BITWIDTH 0x00000001
#define AFE_CMN_OCTERM_REG1_TERMCAL_CHOP_NT_MASK 0x00000080
#define AFE_CMN_OCTERM_REG1_TERMCAL_CHOP_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_OCTERM_REG1_TERMCAL_CHOP_NT_RESET_VALUE 0x00000000

 
 
 
#define AFE_CMN_OCTERM_REG1_TERMCAL_NT_OFFSET 0x00000010
#define AFE_CMN_OCTERM_REG1_TERMCAL_NT_BITWIDTH 0x00000004
#define AFE_CMN_OCTERM_REG1_TERMCAL_NT_MASK 0x000F0000
#define AFE_CMN_OCTERM_REG1_TERMCAL_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_OCTERM_REG1_TERMCAL_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define AFE_CMN_OCTERM_REG2_ADDR 0x00000074
#define AFE_CMN_OCTERM_REG2_SIZE 32

 
 
 
#define AFE_CMN_OCTERM_REG2_REQ_A_OFFSET 0x00000000
#define AFE_CMN_OCTERM_REG2_REQ_A_BITWIDTH 0x00000001
#define AFE_CMN_OCTERM_REG2_REQ_A_MASK 0x00000001
#define AFE_CMN_OCTERM_REG2_REQ_A_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_OCTERM_REG2_REQ_A_RESET_VALUE 0x00000000

 
 
 
#define AFE_CMN_OCTERM_REG2_LOAD_ONLY_NT_OFFSET 0x00000001
#define AFE_CMN_OCTERM_REG2_LOAD_ONLY_NT_BITWIDTH 0x00000001
#define AFE_CMN_OCTERM_REG2_LOAD_ONLY_NT_MASK 0x00000002
#define AFE_CMN_OCTERM_REG2_LOAD_ONLY_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_OCTERM_REG2_LOAD_ONLY_NT_RESET_VALUE 0x00000000

 
 
 
#define AFE_CMN_OCTERM_REG2_CHOP_EN_NT_OFFSET 0x00000002
#define AFE_CMN_OCTERM_REG2_CHOP_EN_NT_BITWIDTH 0x00000001
#define AFE_CMN_OCTERM_REG2_CHOP_EN_NT_MASK 0x00000004
#define AFE_CMN_OCTERM_REG2_CHOP_EN_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_OCTERM_REG2_CHOP_EN_NT_RESET_VALUE 0x00000000

 
 
 
#define AFE_CMN_OCTERM_REG2_DERIV_TARGET_NT_OFFSET 0x00000003
#define AFE_CMN_OCTERM_REG2_DERIV_TARGET_NT_BITWIDTH 0x00000005
#define AFE_CMN_OCTERM_REG2_DERIV_TARGET_NT_MASK 0x000000F8
#define AFE_CMN_OCTERM_REG2_DERIV_TARGET_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_OCTERM_REG2_DERIV_TARGET_NT_RESET_VALUE 0x00000000

 
 
 
#define AFE_CMN_OCTERM_REG2_DERIV_GAIN_NT_OFFSET 0x00000008
#define AFE_CMN_OCTERM_REG2_DERIV_GAIN_NT_BITWIDTH 0x00000004
#define AFE_CMN_OCTERM_REG2_DERIV_GAIN_NT_MASK 0x00000F00
#define AFE_CMN_OCTERM_REG2_DERIV_GAIN_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_OCTERM_REG2_DERIV_GAIN_NT_RESET_VALUE 0x00000000

 
 
 
#define AFE_CMN_OCTERM_REG2_NOCHANGE_DECAY_ENA_NT_OFFSET 0x0000000C
#define AFE_CMN_OCTERM_REG2_NOCHANGE_DECAY_ENA_NT_BITWIDTH 0x00000001
#define AFE_CMN_OCTERM_REG2_NOCHANGE_DECAY_ENA_NT_MASK 0x00001000
#define AFE_CMN_OCTERM_REG2_NOCHANGE_DECAY_ENA_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_OCTERM_REG2_NOCHANGE_DECAY_ENA_NT_RESET_VALUE 0x00000000

 
 
 
#define AFE_CMN_OCTERM_REG2_OUT_SIGN_MAG_NT_OFFSET 0x0000000D
#define AFE_CMN_OCTERM_REG2_OUT_SIGN_MAG_NT_BITWIDTH 0x00000001
#define AFE_CMN_OCTERM_REG2_OUT_SIGN_MAG_NT_MASK 0x00002000
#define AFE_CMN_OCTERM_REG2_OUT_SIGN_MAG_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_OCTERM_REG2_OUT_SIGN_MAG_NT_RESET_VALUE 0x00000000

 
 
 
#define AFE_CMN_OCTERM_REG2_OUT_SIGNED_NT_OFFSET 0x0000000E
#define AFE_CMN_OCTERM_REG2_OUT_SIGNED_NT_BITWIDTH 0x00000001
#define AFE_CMN_OCTERM_REG2_OUT_SIGNED_NT_MASK 0x00004000
#define AFE_CMN_OCTERM_REG2_OUT_SIGNED_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_OCTERM_REG2_OUT_SIGNED_NT_RESET_VALUE 0x00000000

 
 
 
#define AFE_CMN_OCTERM_REG2_POLARITY_NT_OFFSET 0x0000000F
#define AFE_CMN_OCTERM_REG2_POLARITY_NT_BITWIDTH 0x00000001
#define AFE_CMN_OCTERM_REG2_POLARITY_NT_MASK 0x00008000
#define AFE_CMN_OCTERM_REG2_POLARITY_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_OCTERM_REG2_POLARITY_NT_RESET_VALUE 0x00000000

 
 
 
#define AFE_CMN_OCTERM_REG2_DERIV_NUM_CROSS_TARGET_NT_OFFSET 0x00000010
#define AFE_CMN_OCTERM_REG2_DERIV_NUM_CROSS_TARGET_NT_BITWIDTH 0x00000005
#define AFE_CMN_OCTERM_REG2_DERIV_NUM_CROSS_TARGET_NT_MASK 0x001F0000
#define AFE_CMN_OCTERM_REG2_DERIV_NUM_CROSS_TARGET_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_OCTERM_REG2_DERIV_NUM_CROSS_TARGET_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define AFE_CMN_OCTERM_REG3_ADDR 0x00000078
#define AFE_CMN_OCTERM_REG3_SIZE 32

 
 
 
#define AFE_CMN_OCTERM_REG3_INIT_STEP_NT_OFFSET 0x00000000
#define AFE_CMN_OCTERM_REG3_INIT_STEP_NT_BITWIDTH 0x00000004
#define AFE_CMN_OCTERM_REG3_INIT_STEP_NT_MASK 0x0000000F
#define AFE_CMN_OCTERM_REG3_INIT_STEP_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_OCTERM_REG3_INIT_STEP_NT_RESET_VALUE 0x00000000

 
 
 
#define AFE_CMN_OCTERM_REG3_MIN_NT_OFFSET 0x00000004
#define AFE_CMN_OCTERM_REG3_MIN_NT_BITWIDTH 0x00000004
#define AFE_CMN_OCTERM_REG3_MIN_NT_MASK 0x000000F0
#define AFE_CMN_OCTERM_REG3_MIN_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_OCTERM_REG3_MIN_NT_RESET_VALUE 0x00000000

 
 
 
#define AFE_CMN_OCTERM_REG3_MAX_NT_OFFSET 0x00000008
#define AFE_CMN_OCTERM_REG3_MAX_NT_BITWIDTH 0x00000004
#define AFE_CMN_OCTERM_REG3_MAX_NT_MASK 0x00000F00
#define AFE_CMN_OCTERM_REG3_MAX_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_OCTERM_REG3_MAX_NT_RESET_VALUE 0x00000000

 
 
 
#define AFE_CMN_OCTERM_REG3_STOP_HI_NT_OFFSET 0x0000000C
#define AFE_CMN_OCTERM_REG3_STOP_HI_NT_BITWIDTH 0x00000002
#define AFE_CMN_OCTERM_REG3_STOP_HI_NT_MASK 0x00003000
#define AFE_CMN_OCTERM_REG3_STOP_HI_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_OCTERM_REG3_STOP_HI_NT_RESET_VALUE 0x00000000

 
 
 
#define AFE_CMN_OCTERM_REG3_START_VALUE_NT_OFFSET 0x00000010
#define AFE_CMN_OCTERM_REG3_START_VALUE_NT_BITWIDTH 0x00000004
#define AFE_CMN_OCTERM_REG3_START_VALUE_NT_MASK 0x000F0000
#define AFE_CMN_OCTERM_REG3_START_VALUE_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_OCTERM_REG3_START_VALUE_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define AFE_CMN_OCTERM_REG4_ADDR 0x0000007C
#define AFE_CMN_OCTERM_REG4_SIZE 32

 
 
 
#define AFE_CMN_OCTERM_REG4_MAX_ITER_NT_OFFSET 0x00000000
#define AFE_CMN_OCTERM_REG4_MAX_ITER_NT_BITWIDTH 0x00000010
#define AFE_CMN_OCTERM_REG4_MAX_ITER_NT_MASK 0x0000FFFF
#define AFE_CMN_OCTERM_REG4_MAX_ITER_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_OCTERM_REG4_MAX_ITER_NT_RESET_VALUE 0x00000000

 
 
 
#define AFE_CMN_OCTERM_REG4_UPDATE_DELAY_NT_OFFSET 0x00000010
#define AFE_CMN_OCTERM_REG4_UPDATE_DELAY_NT_BITWIDTH 0x00000010
#define AFE_CMN_OCTERM_REG4_UPDATE_DELAY_NT_MASK 0xFFFF0000
#define AFE_CMN_OCTERM_REG4_UPDATE_DELAY_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_OCTERM_REG4_UPDATE_DELAY_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define AFE_CMN_OCTERM_REG5_ADDR 0x00000080
#define AFE_CMN_OCTERM_REG5_SIZE 32

 
 
 
#define AFE_CMN_OCTERM_REG5_LMS_MU1_NT_OFFSET 0x00000000
#define AFE_CMN_OCTERM_REG5_LMS_MU1_NT_BITWIDTH 0x00000005
#define AFE_CMN_OCTERM_REG5_LMS_MU1_NT_MASK 0x0000001F
#define AFE_CMN_OCTERM_REG5_LMS_MU1_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_OCTERM_REG5_LMS_MU1_NT_RESET_VALUE 0x00000000

 
 
 
#define AFE_CMN_OCTERM_REG5_LMS_MU1_DIR_NT_OFFSET 0x00000005
#define AFE_CMN_OCTERM_REG5_LMS_MU1_DIR_NT_BITWIDTH 0x00000001
#define AFE_CMN_OCTERM_REG5_LMS_MU1_DIR_NT_MASK 0x00000020
#define AFE_CMN_OCTERM_REG5_LMS_MU1_DIR_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_OCTERM_REG5_LMS_MU1_DIR_NT_RESET_VALUE 0x00000000

 
 
 
#define AFE_CMN_OCTERM_REG5_LMS_MU2_NT_OFFSET 0x00000008
#define AFE_CMN_OCTERM_REG5_LMS_MU2_NT_BITWIDTH 0x00000005
#define AFE_CMN_OCTERM_REG5_LMS_MU2_NT_MASK 0x00001F00
#define AFE_CMN_OCTERM_REG5_LMS_MU2_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_OCTERM_REG5_LMS_MU2_NT_RESET_VALUE 0x00000000

 
 
 
#define AFE_CMN_OCTERM_REG5_LMS_MU2_DIR_NT_OFFSET 0x0000000D
#define AFE_CMN_OCTERM_REG5_LMS_MU2_DIR_NT_BITWIDTH 0x00000001
#define AFE_CMN_OCTERM_REG5_LMS_MU2_DIR_NT_MASK 0x00002000
#define AFE_CMN_OCTERM_REG5_LMS_MU2_DIR_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_OCTERM_REG5_LMS_MU2_DIR_NT_RESET_VALUE 0x00000000

 
 
 
#define AFE_CMN_OCTERM_REG5_BOUNCE_TARGET_NT_OFFSET 0x00000010
#define AFE_CMN_OCTERM_REG5_BOUNCE_TARGET_NT_BITWIDTH 0x00000005
#define AFE_CMN_OCTERM_REG5_BOUNCE_TARGET_NT_MASK 0x001F0000
#define AFE_CMN_OCTERM_REG5_BOUNCE_TARGET_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_OCTERM_REG5_BOUNCE_TARGET_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define AFE_CMN_POWER_CNTRL_ADDR 0x00000084
#define AFE_CMN_POWER_CNTRL_SIZE 32

 
 
 
 
 
#define AFE_CMN_POWER_CNTRL_VREG_BLEED_HSREF_ENA_NT_OFFSET 0x00000000
#define AFE_CMN_POWER_CNTRL_VREG_BLEED_HSREF_ENA_NT_BITWIDTH 0x00000001
#define AFE_CMN_POWER_CNTRL_VREG_BLEED_HSREF_ENA_NT_MASK 0x00000001
#define AFE_CMN_POWER_CNTRL_VREG_BLEED_HSREF_ENA_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_POWER_CNTRL_VREG_BLEED_HSREF_ENA_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define AFE_CMN_POWER_CNTRL_VREG_BLEED_LSREF_ENA_NT_OFFSET 0x00000001
#define AFE_CMN_POWER_CNTRL_VREG_BLEED_LSREF_ENA_NT_BITWIDTH 0x00000001
#define AFE_CMN_POWER_CNTRL_VREG_BLEED_LSREF_ENA_NT_MASK 0x00000002
#define AFE_CMN_POWER_CNTRL_VREG_BLEED_LSREF_ENA_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_POWER_CNTRL_VREG_BLEED_LSREF_ENA_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define AFE_CMN_TERMCAL_ADDR 0x00000088
#define AFE_CMN_TERMCAL_SIZE 32

 
 
 
 
 
 
 
 
 
 
#define AFE_CMN_TERMCAL_DIV_NT_OFFSET 0x00000000
#define AFE_CMN_TERMCAL_DIV_NT_BITWIDTH 0x00000003
#define AFE_CMN_TERMCAL_DIV_NT_MASK 0x00000007
#define AFE_CMN_TERMCAL_DIV_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_TERMCAL_DIV_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define AFE_CMN_VCO_ADAPT_RDREG1_ADDR 0x0000008C
#define AFE_CMN_VCO_ADAPT_RDREG1_SIZE 32

 
 
 
#define AFE_CMN_VCO_ADAPT_RDREG1_FREQ_MEASURE_RESULT_NT_OFFSET 0x00000000
#define AFE_CMN_VCO_ADAPT_RDREG1_FREQ_MEASURE_RESULT_NT_BITWIDTH 0x00000010
#define AFE_CMN_VCO_ADAPT_RDREG1_FREQ_MEASURE_RESULT_NT_MASK 0x0000FFFF
#define AFE_CMN_VCO_ADAPT_RDREG1_FREQ_MEASURE_RESULT_NT_ACCESS AW_CSR_READ_ONLY
#define AFE_CMN_VCO_ADAPT_RDREG1_FREQ_MEASURE_RESULT_NT_RESET_VALUE 0x00000000

 
 
 
#define AFE_CMN_VCO_ADAPT_RDREG1_FREQ_MEASURE_ACK_NT_OFFSET 0x00000010
#define AFE_CMN_VCO_ADAPT_RDREG1_FREQ_MEASURE_ACK_NT_BITWIDTH 0x00000001
#define AFE_CMN_VCO_ADAPT_RDREG1_FREQ_MEASURE_ACK_NT_MASK 0x00010000
#define AFE_CMN_VCO_ADAPT_RDREG1_FREQ_MEASURE_ACK_NT_ACCESS AW_CSR_READ_ONLY
#define AFE_CMN_VCO_ADAPT_RDREG1_FREQ_MEASURE_ACK_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define AFE_CMN_VCO_ADAPT_RDREG2_ADDR 0x00000090
#define AFE_CMN_VCO_ADAPT_RDREG2_SIZE 32

 
 
 
#define AFE_CMN_VCO_ADAPT_RDREG2_REF_COUNTER_NT_OFFSET 0x00000000
#define AFE_CMN_VCO_ADAPT_RDREG2_REF_COUNTER_NT_BITWIDTH 0x00000010
#define AFE_CMN_VCO_ADAPT_RDREG2_REF_COUNTER_NT_MASK 0x0000FFFF
#define AFE_CMN_VCO_ADAPT_RDREG2_REF_COUNTER_NT_ACCESS AW_CSR_READ_ONLY
#define AFE_CMN_VCO_ADAPT_RDREG2_REF_COUNTER_NT_RESET_VALUE 0x00000000

 
 
 
#define AFE_CMN_VCO_ADAPT_RDREG2_VCO_COUNTER_NT_OFFSET 0x00000010
#define AFE_CMN_VCO_ADAPT_RDREG2_VCO_COUNTER_NT_BITWIDTH 0x00000010
#define AFE_CMN_VCO_ADAPT_RDREG2_VCO_COUNTER_NT_MASK 0xFFFF0000
#define AFE_CMN_VCO_ADAPT_RDREG2_VCO_COUNTER_NT_ACCESS AW_CSR_READ_ONLY
#define AFE_CMN_VCO_ADAPT_RDREG2_VCO_COUNTER_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define AFE_CMN_VCO_ADAPT_RDREG3_ADDR 0x00000094
#define AFE_CMN_VCO_ADAPT_RDREG3_SIZE 32

 
 
 
#define AFE_CMN_VCO_ADAPT_RDREG3_CLKGEN_OSC_CAL_OFFSET 0x00000000
#define AFE_CMN_VCO_ADAPT_RDREG3_CLKGEN_OSC_CAL_BITWIDTH 0x00000007
#define AFE_CMN_VCO_ADAPT_RDREG3_CLKGEN_OSC_CAL_MASK 0x0000007F
#define AFE_CMN_VCO_ADAPT_RDREG3_CLKGEN_OSC_CAL_ACCESS AW_CSR_READ_ONLY
#define AFE_CMN_VCO_ADAPT_RDREG3_CLKGEN_OSC_CAL_RESET_VALUE 0x00000000

 
 
 
#define AFE_CMN_VCO_ADAPT_RDREG3_ACK_OFFSET 0x00000007
#define AFE_CMN_VCO_ADAPT_RDREG3_ACK_BITWIDTH 0x00000001
#define AFE_CMN_VCO_ADAPT_RDREG3_ACK_MASK 0x00000080
#define AFE_CMN_VCO_ADAPT_RDREG3_ACK_ACCESS AW_CSR_READ_ONLY
#define AFE_CMN_VCO_ADAPT_RDREG3_ACK_RESET_VALUE 0x00000000

 
 
 
 
 
#define AFE_CMN_VCO_ADAPT_REG1_ADDR 0x00000098
#define AFE_CMN_VCO_ADAPT_REG1_SIZE 32

 
 
 
#define AFE_CMN_VCO_ADAPT_REG1_FREQ_TARGET_NT_OFFSET 0x00000000
#define AFE_CMN_VCO_ADAPT_REG1_FREQ_TARGET_NT_BITWIDTH 0x00000010
#define AFE_CMN_VCO_ADAPT_REG1_FREQ_TARGET_NT_MASK 0x0000FFFF
#define AFE_CMN_VCO_ADAPT_REG1_FREQ_TARGET_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_VCO_ADAPT_REG1_FREQ_TARGET_NT_RESET_VALUE 0x000042AA

 
 
 
#define AFE_CMN_VCO_ADAPT_REG1_FREQ_MEASURE_REQ_A_OFFSET 0x00000010
#define AFE_CMN_VCO_ADAPT_REG1_FREQ_MEASURE_REQ_A_BITWIDTH 0x00000001
#define AFE_CMN_VCO_ADAPT_REG1_FREQ_MEASURE_REQ_A_MASK 0x00010000
#define AFE_CMN_VCO_ADAPT_REG1_FREQ_MEASURE_REQ_A_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_VCO_ADAPT_REG1_FREQ_MEASURE_REQ_A_RESET_VALUE 0x00000000

 
 
 
#define AFE_CMN_VCO_ADAPT_REG1_TIMING_WINDOW_NT_OFFSET 0x00000011
#define AFE_CMN_VCO_ADAPT_REG1_TIMING_WINDOW_NT_BITWIDTH 0x00000004
#define AFE_CMN_VCO_ADAPT_REG1_TIMING_WINDOW_NT_MASK 0x001E0000
#define AFE_CMN_VCO_ADAPT_REG1_TIMING_WINDOW_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_VCO_ADAPT_REG1_TIMING_WINDOW_NT_RESET_VALUE 0x00000009

 
 
 
 
 
#define AFE_CMN_VCO_ADAPT_REG2_ADDR 0x0000009C
#define AFE_CMN_VCO_ADAPT_REG2_SIZE 32

 
 
 
 
 
#define AFE_CMN_VCO_ADAPT_REG2_CLKGEN_OSC_CAL_NT_OFFSET 0x00000000
#define AFE_CMN_VCO_ADAPT_REG2_CLKGEN_OSC_CAL_NT_BITWIDTH 0x00000007
#define AFE_CMN_VCO_ADAPT_REG2_CLKGEN_OSC_CAL_NT_MASK 0x0000007F
#define AFE_CMN_VCO_ADAPT_REG2_CLKGEN_OSC_CAL_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_VCO_ADAPT_REG2_CLKGEN_OSC_CAL_NT_RESET_VALUE 0x00000000

 
 
 
#define AFE_CMN_VCO_ADAPT_REG2_BYPASS_ENA_A_OFFSET 0x00000007
#define AFE_CMN_VCO_ADAPT_REG2_BYPASS_ENA_A_BITWIDTH 0x00000001
#define AFE_CMN_VCO_ADAPT_REG2_BYPASS_ENA_A_MASK 0x00000080
#define AFE_CMN_VCO_ADAPT_REG2_BYPASS_ENA_A_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_VCO_ADAPT_REG2_BYPASS_ENA_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define AFE_CMN_VCO_ADAPT_REG3_ADDR 0x000000A0
#define AFE_CMN_VCO_ADAPT_REG3_SIZE 32

 
 
 
#define AFE_CMN_VCO_ADAPT_REG3_REQ_A_OFFSET 0x00000000
#define AFE_CMN_VCO_ADAPT_REG3_REQ_A_BITWIDTH 0x00000001
#define AFE_CMN_VCO_ADAPT_REG3_REQ_A_MASK 0x00000001
#define AFE_CMN_VCO_ADAPT_REG3_REQ_A_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_VCO_ADAPT_REG3_REQ_A_RESET_VALUE 0x00000000

 
 
 
#define AFE_CMN_VCO_ADAPT_REG3_LOAD_ONLY_NT_OFFSET 0x00000001
#define AFE_CMN_VCO_ADAPT_REG3_LOAD_ONLY_NT_BITWIDTH 0x00000001
#define AFE_CMN_VCO_ADAPT_REG3_LOAD_ONLY_NT_MASK 0x00000002
#define AFE_CMN_VCO_ADAPT_REG3_LOAD_ONLY_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_VCO_ADAPT_REG3_LOAD_ONLY_NT_RESET_VALUE 0x00000000

 
 
 
#define AFE_CMN_VCO_ADAPT_REG3_CHOP_EN_NT_OFFSET 0x00000002
#define AFE_CMN_VCO_ADAPT_REG3_CHOP_EN_NT_BITWIDTH 0x00000001
#define AFE_CMN_VCO_ADAPT_REG3_CHOP_EN_NT_MASK 0x00000004
#define AFE_CMN_VCO_ADAPT_REG3_CHOP_EN_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_VCO_ADAPT_REG3_CHOP_EN_NT_RESET_VALUE 0x00000000

 
 
 
#define AFE_CMN_VCO_ADAPT_REG3_DERIV_TARGET_NT_OFFSET 0x00000003
#define AFE_CMN_VCO_ADAPT_REG3_DERIV_TARGET_NT_BITWIDTH 0x00000005
#define AFE_CMN_VCO_ADAPT_REG3_DERIV_TARGET_NT_MASK 0x000000F8
#define AFE_CMN_VCO_ADAPT_REG3_DERIV_TARGET_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_VCO_ADAPT_REG3_DERIV_TARGET_NT_RESET_VALUE 0x00000000

 
 
 
#define AFE_CMN_VCO_ADAPT_REG3_DERIV_GAIN_NT_OFFSET 0x00000008
#define AFE_CMN_VCO_ADAPT_REG3_DERIV_GAIN_NT_BITWIDTH 0x00000004
#define AFE_CMN_VCO_ADAPT_REG3_DERIV_GAIN_NT_MASK 0x00000F00
#define AFE_CMN_VCO_ADAPT_REG3_DERIV_GAIN_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_VCO_ADAPT_REG3_DERIV_GAIN_NT_RESET_VALUE 0x00000000

 
 
 
#define AFE_CMN_VCO_ADAPT_REG3_NOCHANGE_DECAY_ENA_NT_OFFSET 0x0000000C
#define AFE_CMN_VCO_ADAPT_REG3_NOCHANGE_DECAY_ENA_NT_BITWIDTH 0x00000001
#define AFE_CMN_VCO_ADAPT_REG3_NOCHANGE_DECAY_ENA_NT_MASK 0x00001000
#define AFE_CMN_VCO_ADAPT_REG3_NOCHANGE_DECAY_ENA_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_VCO_ADAPT_REG3_NOCHANGE_DECAY_ENA_NT_RESET_VALUE 0x00000000

 
 
 
#define AFE_CMN_VCO_ADAPT_REG3_OUT_SIGN_MAG_NT_OFFSET 0x0000000D
#define AFE_CMN_VCO_ADAPT_REG3_OUT_SIGN_MAG_NT_BITWIDTH 0x00000001
#define AFE_CMN_VCO_ADAPT_REG3_OUT_SIGN_MAG_NT_MASK 0x00002000
#define AFE_CMN_VCO_ADAPT_REG3_OUT_SIGN_MAG_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_VCO_ADAPT_REG3_OUT_SIGN_MAG_NT_RESET_VALUE 0x00000000

 
 
 
#define AFE_CMN_VCO_ADAPT_REG3_OUT_SIGNED_NT_OFFSET 0x0000000E
#define AFE_CMN_VCO_ADAPT_REG3_OUT_SIGNED_NT_BITWIDTH 0x00000001
#define AFE_CMN_VCO_ADAPT_REG3_OUT_SIGNED_NT_MASK 0x00004000
#define AFE_CMN_VCO_ADAPT_REG3_OUT_SIGNED_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_VCO_ADAPT_REG3_OUT_SIGNED_NT_RESET_VALUE 0x00000000

 
 
 
#define AFE_CMN_VCO_ADAPT_REG3_POLARITY_NT_OFFSET 0x0000000F
#define AFE_CMN_VCO_ADAPT_REG3_POLARITY_NT_BITWIDTH 0x00000001
#define AFE_CMN_VCO_ADAPT_REG3_POLARITY_NT_MASK 0x00008000
#define AFE_CMN_VCO_ADAPT_REG3_POLARITY_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_VCO_ADAPT_REG3_POLARITY_NT_RESET_VALUE 0x00000000

 
 
 
#define AFE_CMN_VCO_ADAPT_REG3_DERIV_NUM_CROSS_TARGET_NT_OFFSET 0x00000010
#define AFE_CMN_VCO_ADAPT_REG3_DERIV_NUM_CROSS_TARGET_NT_BITWIDTH 0x00000005
#define AFE_CMN_VCO_ADAPT_REG3_DERIV_NUM_CROSS_TARGET_NT_MASK 0x001F0000
#define AFE_CMN_VCO_ADAPT_REG3_DERIV_NUM_CROSS_TARGET_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_VCO_ADAPT_REG3_DERIV_NUM_CROSS_TARGET_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define AFE_CMN_VCO_ADAPT_REG4_ADDR 0x000000A4
#define AFE_CMN_VCO_ADAPT_REG4_SIZE 32

 
 
 
#define AFE_CMN_VCO_ADAPT_REG4_START_VALUE_NT_OFFSET 0x00000000
#define AFE_CMN_VCO_ADAPT_REG4_START_VALUE_NT_BITWIDTH 0x00000007
#define AFE_CMN_VCO_ADAPT_REG4_START_VALUE_NT_MASK 0x0000007F
#define AFE_CMN_VCO_ADAPT_REG4_START_VALUE_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_VCO_ADAPT_REG4_START_VALUE_NT_RESET_VALUE 0x00000000

 
 
 
#define AFE_CMN_VCO_ADAPT_REG4_INIT_STEP_NT_OFFSET 0x00000008
#define AFE_CMN_VCO_ADAPT_REG4_INIT_STEP_NT_BITWIDTH 0x00000007
#define AFE_CMN_VCO_ADAPT_REG4_INIT_STEP_NT_MASK 0x00007F00
#define AFE_CMN_VCO_ADAPT_REG4_INIT_STEP_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_VCO_ADAPT_REG4_INIT_STEP_NT_RESET_VALUE 0x00000000

 
 
 
#define AFE_CMN_VCO_ADAPT_REG4_MIN_NT_OFFSET 0x00000010
#define AFE_CMN_VCO_ADAPT_REG4_MIN_NT_BITWIDTH 0x00000007
#define AFE_CMN_VCO_ADAPT_REG4_MIN_NT_MASK 0x007F0000
#define AFE_CMN_VCO_ADAPT_REG4_MIN_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_VCO_ADAPT_REG4_MIN_NT_RESET_VALUE 0x00000000

 
 
 
#define AFE_CMN_VCO_ADAPT_REG4_MAX_NT_OFFSET 0x00000017
#define AFE_CMN_VCO_ADAPT_REG4_MAX_NT_BITWIDTH 0x00000007
#define AFE_CMN_VCO_ADAPT_REG4_MAX_NT_MASK 0x3F800000
#define AFE_CMN_VCO_ADAPT_REG4_MAX_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_VCO_ADAPT_REG4_MAX_NT_RESET_VALUE 0x0000007F

 
 
 
#define AFE_CMN_VCO_ADAPT_REG4_STOP_HI_NT_OFFSET 0x0000001E
#define AFE_CMN_VCO_ADAPT_REG4_STOP_HI_NT_BITWIDTH 0x00000002
#define AFE_CMN_VCO_ADAPT_REG4_STOP_HI_NT_MASK 0xC0000000
#define AFE_CMN_VCO_ADAPT_REG4_STOP_HI_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_VCO_ADAPT_REG4_STOP_HI_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define AFE_CMN_VCO_ADAPT_REG5_ADDR 0x000000A8
#define AFE_CMN_VCO_ADAPT_REG5_SIZE 32

 
 
 
#define AFE_CMN_VCO_ADAPT_REG5_MAX_ITER_NT_OFFSET 0x00000000
#define AFE_CMN_VCO_ADAPT_REG5_MAX_ITER_NT_BITWIDTH 0x00000010
#define AFE_CMN_VCO_ADAPT_REG5_MAX_ITER_NT_MASK 0x0000FFFF
#define AFE_CMN_VCO_ADAPT_REG5_MAX_ITER_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_VCO_ADAPT_REG5_MAX_ITER_NT_RESET_VALUE 0x00000032

 
 
 
#define AFE_CMN_VCO_ADAPT_REG5_UPDATE_DELAY_NT_OFFSET 0x00000010
#define AFE_CMN_VCO_ADAPT_REG5_UPDATE_DELAY_NT_BITWIDTH 0x00000010
#define AFE_CMN_VCO_ADAPT_REG5_UPDATE_DELAY_NT_MASK 0xFFFF0000
#define AFE_CMN_VCO_ADAPT_REG5_UPDATE_DELAY_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_VCO_ADAPT_REG5_UPDATE_DELAY_NT_RESET_VALUE 0x0000000A

 
 
 
 
 
#define AFE_CMN_VCO_ADAPT_REG6_ADDR 0x000000AC
#define AFE_CMN_VCO_ADAPT_REG6_SIZE 32

 
 
 
#define AFE_CMN_VCO_ADAPT_REG6_LMS_MU1_NT_OFFSET 0x00000000
#define AFE_CMN_VCO_ADAPT_REG6_LMS_MU1_NT_BITWIDTH 0x00000005
#define AFE_CMN_VCO_ADAPT_REG6_LMS_MU1_NT_MASK 0x0000001F
#define AFE_CMN_VCO_ADAPT_REG6_LMS_MU1_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_VCO_ADAPT_REG6_LMS_MU1_NT_RESET_VALUE 0x00000006

 
 
 
#define AFE_CMN_VCO_ADAPT_REG6_LMS_MU1_DIR_NT_OFFSET 0x00000005
#define AFE_CMN_VCO_ADAPT_REG6_LMS_MU1_DIR_NT_BITWIDTH 0x00000001
#define AFE_CMN_VCO_ADAPT_REG6_LMS_MU1_DIR_NT_MASK 0x00000020
#define AFE_CMN_VCO_ADAPT_REG6_LMS_MU1_DIR_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_VCO_ADAPT_REG6_LMS_MU1_DIR_NT_RESET_VALUE 0x00000001

 
 
 
#define AFE_CMN_VCO_ADAPT_REG6_LMS_MU2_NT_OFFSET 0x00000008
#define AFE_CMN_VCO_ADAPT_REG6_LMS_MU2_NT_BITWIDTH 0x00000005
#define AFE_CMN_VCO_ADAPT_REG6_LMS_MU2_NT_MASK 0x00001F00
#define AFE_CMN_VCO_ADAPT_REG6_LMS_MU2_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_VCO_ADAPT_REG6_LMS_MU2_NT_RESET_VALUE 0x00000003

 
 
 
#define AFE_CMN_VCO_ADAPT_REG6_LMS_MU2_DIR_NT_OFFSET 0x0000000D
#define AFE_CMN_VCO_ADAPT_REG6_LMS_MU2_DIR_NT_BITWIDTH 0x00000001
#define AFE_CMN_VCO_ADAPT_REG6_LMS_MU2_DIR_NT_MASK 0x00002000
#define AFE_CMN_VCO_ADAPT_REG6_LMS_MU2_DIR_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_VCO_ADAPT_REG6_LMS_MU2_DIR_NT_RESET_VALUE 0x00000001

 
 
 
#define AFE_CMN_VCO_ADAPT_REG6_STEP_NT_OFFSET 0x00000010
#define AFE_CMN_VCO_ADAPT_REG6_STEP_NT_BITWIDTH 0x00000007
#define AFE_CMN_VCO_ADAPT_REG6_STEP_NT_MASK 0x007F0000
#define AFE_CMN_VCO_ADAPT_REG6_STEP_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_VCO_ADAPT_REG6_STEP_NT_RESET_VALUE 0x00000000

 
 
 
#define AFE_CMN_VCO_ADAPT_REG6_BOUNCE_TARGET_NT_OFFSET 0x00000018
#define AFE_CMN_VCO_ADAPT_REG6_BOUNCE_TARGET_NT_BITWIDTH 0x00000005
#define AFE_CMN_VCO_ADAPT_REG6_BOUNCE_TARGET_NT_MASK 0x1F000000
#define AFE_CMN_VCO_ADAPT_REG6_BOUNCE_TARGET_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_VCO_ADAPT_REG6_BOUNCE_TARGET_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define AFE_CMN_VREF_ADDR 0x000000B0
#define AFE_CMN_VREF_SIZE 32

 
 
 
 
 
#define AFE_CMN_VREF_LSREF_SELECT_NT_OFFSET 0x00000000
#define AFE_CMN_VREF_LSREF_SELECT_NT_BITWIDTH 0x00000001
#define AFE_CMN_VREF_LSREF_SELECT_NT_MASK 0x00000001
#define AFE_CMN_VREF_LSREF_SELECT_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_VREF_LSREF_SELECT_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define AFE_CMN_VREF_HSREF_SELECT_NT_OFFSET 0x00000001
#define AFE_CMN_VREF_HSREF_SELECT_NT_BITWIDTH 0x00000001
#define AFE_CMN_VREF_HSREF_SELECT_NT_MASK 0x00000002
#define AFE_CMN_VREF_HSREF_SELECT_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_CMN_VREF_HSREF_SELECT_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define CCG_ADDR 0x000000B4
#define CCG_SIZE 32

 
 
 
#define CCG_PPM_LOCK_DETECT_ENA_A_OFFSET 0x00000000
#define CCG_PPM_LOCK_DETECT_ENA_A_BITWIDTH 0x00000001
#define CCG_PPM_LOCK_DETECT_ENA_A_MASK 0x00000001
#define CCG_PPM_LOCK_DETECT_ENA_A_ACCESS AW_CSR_READ_WRITE
#define CCG_PPM_LOCK_DETECT_ENA_A_RESET_VALUE 0x00000001

 
 
 
#define CCG_VCO_ADAPT_ENA_A_OFFSET 0x00000001
#define CCG_VCO_ADAPT_ENA_A_BITWIDTH 0x00000001
#define CCG_VCO_ADAPT_ENA_A_MASK 0x00000002
#define CCG_VCO_ADAPT_ENA_A_ACCESS AW_CSR_READ_WRITE
#define CCG_VCO_ADAPT_ENA_A_RESET_VALUE 0x00000001

 
 
 
#define CCG_IDCO_ADAPT_ENA_A_OFFSET 0x00000002
#define CCG_IDCO_ADAPT_ENA_A_BITWIDTH 0x00000001
#define CCG_IDCO_ADAPT_ENA_A_MASK 0x00000004
#define CCG_IDCO_ADAPT_ENA_A_ACCESS AW_CSR_READ_WRITE
#define CCG_IDCO_ADAPT_ENA_A_RESET_VALUE 0x00000001

 
 
 
#define CCG_CSR_CLKGATE_ENA_OFFSET 0x00000003
#define CCG_CSR_CLKGATE_ENA_BITWIDTH 0x00000001
#define CCG_CSR_CLKGATE_ENA_MASK 0x00000008
#define CCG_CSR_CLKGATE_ENA_ACCESS AW_CSR_READ_WRITE
#define CCG_CSR_CLKGATE_ENA_RESET_VALUE 0x00000000

 
 
 
#define CCG_LSREFDIV_ENA_A_OFFSET 0x00000004
#define CCG_LSREFDIV_ENA_A_BITWIDTH 0x00000001
#define CCG_LSREFDIV_ENA_A_MASK 0x00000010
#define CCG_LSREFDIV_ENA_A_ACCESS AW_CSR_READ_WRITE
#define CCG_LSREFDIV_ENA_A_RESET_VALUE 0x00000001

 
 
 
#define CCG_LSREF_ENA_A_OFFSET 0x00000005
#define CCG_LSREF_ENA_A_BITWIDTH 0x00000001
#define CCG_LSREF_ENA_A_MASK 0x00000020
#define CCG_LSREF_ENA_A_ACCESS AW_CSR_READ_WRITE
#define CCG_LSREF_ENA_A_RESET_VALUE 0x00000001

 
 
 
 
 
#define CMN_ADDR 0x000000B8
#define CMN_SIZE 32

 
 
 
#define CMN_SPARE_NT_OFFSET 0x00000000
#define CMN_SPARE_NT_BITWIDTH 0x00000004
#define CMN_SPARE_NT_MASK 0x0000000F
#define CMN_SPARE_NT_ACCESS AW_CSR_READ_WRITE
#define CMN_SPARE_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define CMN_ATEST_ADDR 0x000000BC
#define CMN_ATEST_SIZE 32

 
 
 
 
 
#define CMN_ATEST_ADDR_BIN_NT_OFFSET 0x00000000
#define CMN_ATEST_ADDR_BIN_NT_BITWIDTH 0x00000005
#define CMN_ATEST_ADDR_BIN_NT_MASK 0x0000001F
#define CMN_ATEST_ADDR_BIN_NT_ACCESS AW_CSR_READ_WRITE
#define CMN_ATEST_ADDR_BIN_NT_RESET_VALUE 0x00000000

 
 
 
 
 
 
 
#define CMN_ATEST_BIAS_ADJ_NT_OFFSET 0x00000005
#define CMN_ATEST_BIAS_ADJ_NT_BITWIDTH 0x00000002
#define CMN_ATEST_BIAS_ADJ_NT_MASK 0x00000060
#define CMN_ATEST_BIAS_ADJ_NT_ACCESS AW_CSR_READ_WRITE
#define CMN_ATEST_BIAS_ADJ_NT_RESET_VALUE 0x00000001

 
 
 
 
 
#define CMN_BIAS_ADDR 0x000000C0
#define CMN_BIAS_SIZE 32

 
 
 
 
 
 
#define CMN_BIAS_ADJ_NT_OFFSET 0x00000000
#define CMN_BIAS_ADJ_NT_BITWIDTH 0x00000004
#define CMN_BIAS_ADJ_NT_MASK 0x0000000F
#define CMN_BIAS_ADJ_NT_ACCESS AW_CSR_READ_WRITE
#define CMN_BIAS_ADJ_NT_RESET_VALUE 0x00000007

 
 
 
 
#define CMN_BIAS_STARTUP_FORCE_NT_OFFSET 0x00000004
#define CMN_BIAS_STARTUP_FORCE_NT_BITWIDTH 0x00000001
#define CMN_BIAS_STARTUP_FORCE_NT_MASK 0x00000010
#define CMN_BIAS_STARTUP_FORCE_NT_ACCESS AW_CSR_READ_WRITE
#define CMN_BIAS_STARTUP_FORCE_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define CMN_CALSTORE_ADDR 0x000000C4
#define CMN_CALSTORE_SIZE 32

 
 
 
#define CMN_CALSTORE_CLKGEN_OSC_CAL_NT_OFFSET 0x00000000
#define CMN_CALSTORE_CLKGEN_OSC_CAL_NT_BITWIDTH 0x00000007
#define CMN_CALSTORE_CLKGEN_OSC_CAL_NT_MASK 0x0000007F
#define CMN_CALSTORE_CLKGEN_OSC_CAL_NT_ACCESS AW_CSR_READ_WRITE
#define CMN_CALSTORE_CLKGEN_OSC_CAL_NT_RESET_VALUE 0x00000000

 
 
 
#define CMN_CALSTORE_TERMCAL_NT_OFFSET 0x00000007
#define CMN_CALSTORE_TERMCAL_NT_BITWIDTH 0x00000004
#define CMN_CALSTORE_TERMCAL_NT_MASK 0x00000780
#define CMN_CALSTORE_TERMCAL_NT_ACCESS AW_CSR_READ_WRITE
#define CMN_CALSTORE_TERMCAL_NT_RESET_VALUE 0x00000000

 
 
 
#define CMN_CALSTORE_VALID_OFFSET 0x0000000B
#define CMN_CALSTORE_VALID_BITWIDTH 0x00000001
#define CMN_CALSTORE_VALID_MASK 0x00000800
#define CMN_CALSTORE_VALID_ACCESS AW_CSR_READ_WRITE
#define CMN_CALSTORE_VALID_RESET_VALUE 0x00000000

 
 
 
#define CMN_CALSTORE_OSC_CAL_FINE_OFFSET 0x00000016
#define CMN_CALSTORE_OSC_CAL_FINE_BITWIDTH 0x0000000A
#define CMN_CALSTORE_OSC_CAL_FINE_MASK 0xFFC00000
#define CMN_CALSTORE_OSC_CAL_FINE_ACCESS AW_CSR_READ_WRITE
#define CMN_CALSTORE_OSC_CAL_FINE_RESET_VALUE 0x00000000

 
 
 
 
 
#define CMN_CLKGEN_ADDR 0x000000C8
#define CMN_CLKGEN_SIZE 32

 
 
 
 
 
 
 
#define CMN_CLKGEN_BIAS_ADJ_NT_OFFSET 0x00000000
#define CMN_CLKGEN_BIAS_ADJ_NT_BITWIDTH 0x00000002
#define CMN_CLKGEN_BIAS_ADJ_NT_MASK 0x00000003
#define CMN_CLKGEN_BIAS_ADJ_NT_ACCESS AW_CSR_READ_WRITE
#define CMN_CLKGEN_BIAS_ADJ_NT_RESET_VALUE 0x00000001

 
 
 
 
#define CMN_CLKGEN_POSTDIV_NT_OFFSET 0x00000002
#define CMN_CLKGEN_POSTDIV_NT_BITWIDTH 0x00000004
#define CMN_CLKGEN_POSTDIV_NT_MASK 0x0000003C
#define CMN_CLKGEN_POSTDIV_NT_ACCESS AW_CSR_READ_WRITE
#define CMN_CLKGEN_POSTDIV_NT_RESET_VALUE 0x00000000

 
 
 
 
 
 
 
 
 
 
#define CMN_CLKGEN_REFDIV_NT_OFFSET 0x00000008
#define CMN_CLKGEN_REFDIV_NT_BITWIDTH 0x00000003
#define CMN_CLKGEN_REFDIV_NT_MASK 0x00000700
#define CMN_CLKGEN_REFDIV_NT_ACCESS AW_CSR_READ_WRITE
#define CMN_CLKGEN_REFDIV_NT_RESET_VALUE 0x00000000

 
 
 
#define CMN_CLKGEN_BYPASS_NT_OFFSET 0x0000000B
#define CMN_CLKGEN_BYPASS_NT_BITWIDTH 0x00000001
#define CMN_CLKGEN_BYPASS_NT_MASK 0x00000800
#define CMN_CLKGEN_BYPASS_NT_ACCESS AW_CSR_READ_WRITE
#define CMN_CLKGEN_BYPASS_NT_RESET_VALUE 0x00000000

 
 
 
#define CMN_CLKGEN_CLKCDIV_A_OFFSET 0x00000010
#define CMN_CLKGEN_CLKCDIV_A_BITWIDTH 0x0000000A
#define CMN_CLKGEN_CLKCDIV_A_MASK 0x03FF0000
#define CMN_CLKGEN_CLKCDIV_A_ACCESS AW_CSR_READ_WRITE
#define CMN_CLKGEN_CLKCDIV_A_RESET_VALUE 0x00000060

 
 
 
#define CMN_CLKGEN_CLKCDIV_READY_A_OFFSET 0x0000001A
#define CMN_CLKGEN_CLKCDIV_READY_A_BITWIDTH 0x00000001
#define CMN_CLKGEN_CLKCDIV_READY_A_MASK 0x04000000
#define CMN_CLKGEN_CLKCDIV_READY_A_ACCESS AW_CSR_READ_WRITE
#define CMN_CLKGEN_CLKCDIV_READY_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define CMN_CLKGEN_OCC_ADDR 0x000000CC
#define CMN_CLKGEN_OCC_SIZE 32

 
 
 
#define CMN_CLKGEN_OCC_OCC1DIV_NT_OFFSET 0x00000000
#define CMN_CLKGEN_OCC_OCC1DIV_NT_BITWIDTH 0x00000007
#define CMN_CLKGEN_OCC_OCC1DIV_NT_MASK 0x0000007F
#define CMN_CLKGEN_OCC_OCC1DIV_NT_ACCESS AW_CSR_READ_WRITE
#define CMN_CLKGEN_OCC_OCC1DIV_NT_RESET_VALUE 0x00000000

 
 
 
#define CMN_CLKGEN_OCC_OCC2DIV_NT_OFFSET 0x00000008
#define CMN_CLKGEN_OCC_OCC2DIV_NT_BITWIDTH 0x00000007
#define CMN_CLKGEN_OCC_OCC2DIV_NT_MASK 0x00007F00
#define CMN_CLKGEN_OCC_OCC2DIV_NT_ACCESS AW_CSR_READ_WRITE
#define CMN_CLKGEN_OCC_OCC2DIV_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define CMN_CSR_CTRL_ADDR 0x000000D0
#define CMN_CSR_CTRL_SIZE 32

 
 
 
#define CMN_CSR_CTRL_RO_DISABLE_OFFSET 0x00000000
#define CMN_CSR_CTRL_RO_DISABLE_BITWIDTH 0x00000001
#define CMN_CSR_CTRL_RO_DISABLE_MASK 0x00000001
#define CMN_CSR_CTRL_RO_DISABLE_ACCESS AW_CSR_READ_WRITE
#define CMN_CSR_CTRL_RO_DISABLE_RESET_VALUE 0x00000000

 
 
 
 
 
#define CMN_FBCLK_ADDR 0x000000D4
#define CMN_FBCLK_SIZE 32

 
 
 
#define CMN_FBCLK_FBDIV_NT_OFFSET 0x00000000
#define CMN_FBCLK_FBDIV_NT_BITWIDTH 0x0000001B
#define CMN_FBCLK_FBDIV_NT_MASK 0x07FFFFFF
#define CMN_FBCLK_FBDIV_NT_ACCESS AW_CSR_READ_WRITE
#define CMN_FBCLK_FBDIV_NT_RESET_VALUE 0x02300000

 
 
 
 
 
#define CMN_INFO_ADDR 0x000000D8
#define CMN_INFO_SIZE 32

 
 
 
#define CMN_INFO_INFO_OFFSET 0x00000000
#define CMN_INFO_INFO_BITWIDTH 0x00000020
#define CMN_INFO_INFO_MASK 0xFFFFFFFF
#define CMN_INFO_INFO_ACCESS AW_CSR_READ_WRITE
#define CMN_INFO_INFO_RESET_VALUE 0x00000000

 
 
 
 
 
#define CMN_REFCLK_ADDR 0x000000DC
#define CMN_REFCLK_SIZE 32

 
 
 
 
 
 
 
#define CMN_REFCLK_HSREFBUF_BIAS_ADJ_NT_OFFSET 0x00000000
#define CMN_REFCLK_HSREFBUF_BIAS_ADJ_NT_BITWIDTH 0x00000002
#define CMN_REFCLK_HSREFBUF_BIAS_ADJ_NT_MASK 0x00000003
#define CMN_REFCLK_HSREFBUF_BIAS_ADJ_NT_ACCESS AW_CSR_READ_WRITE
#define CMN_REFCLK_HSREFBUF_BIAS_ADJ_NT_RESET_VALUE 0x00000001

 
 
 
 
 
 
 
#define CMN_REFCLK_L2R_HSREF_SELECT_NT_OFFSET 0x00000002
#define CMN_REFCLK_L2R_HSREF_SELECT_NT_BITWIDTH 0x00000002
#define CMN_REFCLK_L2R_HSREF_SELECT_NT_MASK 0x0000000C
#define CMN_REFCLK_L2R_HSREF_SELECT_NT_ACCESS AW_CSR_READ_WRITE
#define CMN_REFCLK_L2R_HSREF_SELECT_NT_RESET_VALUE 0x00000000

 
 
 
 
 
 
 
#define CMN_REFCLK_LSREFBUF_BIAS_ADJ_NT_OFFSET 0x00000004
#define CMN_REFCLK_LSREFBUF_BIAS_ADJ_NT_BITWIDTH 0x00000002
#define CMN_REFCLK_LSREFBUF_BIAS_ADJ_NT_MASK 0x00000030
#define CMN_REFCLK_LSREFBUF_BIAS_ADJ_NT_ACCESS AW_CSR_READ_WRITE
#define CMN_REFCLK_LSREFBUF_BIAS_ADJ_NT_RESET_VALUE 0x00000001

 
 
 
 
 
 
 
#define CMN_REFCLK_LSREFBUF_TERM_MODE_NT_OFFSET 0x00000006
#define CMN_REFCLK_LSREFBUF_TERM_MODE_NT_BITWIDTH 0x00000002
#define CMN_REFCLK_LSREFBUF_TERM_MODE_NT_MASK 0x000000C0
#define CMN_REFCLK_LSREFBUF_TERM_MODE_NT_ACCESS AW_CSR_READ_WRITE
#define CMN_REFCLK_LSREFBUF_TERM_MODE_NT_RESET_VALUE 0x00000001

 
 
 
 
 
 
 
#define CMN_REFCLK_R2L_HSREF_SELECT_NT_OFFSET 0x00000008
#define CMN_REFCLK_R2L_HSREF_SELECT_NT_BITWIDTH 0x00000002
#define CMN_REFCLK_R2L_HSREF_SELECT_NT_MASK 0x00000300
#define CMN_REFCLK_R2L_HSREF_SELECT_NT_ACCESS AW_CSR_READ_WRITE
#define CMN_REFCLK_R2L_HSREF_SELECT_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define CMN_REFCLK_VREF_SELECT_NT_OFFSET 0x0000000A
#define CMN_REFCLK_VREF_SELECT_NT_BITWIDTH 0x00000001
#define CMN_REFCLK_VREF_SELECT_NT_MASK 0x00000400
#define CMN_REFCLK_VREF_SELECT_NT_ACCESS AW_CSR_READ_WRITE
#define CMN_REFCLK_VREF_SELECT_NT_RESET_VALUE 0x00000000

 
 
 
#define CMN_REFCLK_LS_LOOPTIME_SELECT_NT_OFFSET 0x0000000B
#define CMN_REFCLK_LS_LOOPTIME_SELECT_NT_BITWIDTH 0x00000001
#define CMN_REFCLK_LS_LOOPTIME_SELECT_NT_MASK 0x00000800
#define CMN_REFCLK_LS_LOOPTIME_SELECT_NT_ACCESS AW_CSR_READ_WRITE
#define CMN_REFCLK_LS_LOOPTIME_SELECT_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define CMN_VREG_ADDR 0x000000E0
#define CMN_VREG_SIZE 32

 
 
 
 
 
#define CMN_VREG_HSREF_NT_OFFSET 0x00000000
#define CMN_VREG_HSREF_NT_BITWIDTH 0x00000004
#define CMN_VREG_HSREF_NT_MASK 0x0000000F
#define CMN_VREG_HSREF_NT_ACCESS AW_CSR_READ_WRITE
#define CMN_VREG_HSREF_NT_RESET_VALUE 0x00000006

 
 
 
 
#define CMN_VREG_HSREF_SCBYPASS_NT_OFFSET 0x00000004
#define CMN_VREG_HSREF_SCBYPASS_NT_BITWIDTH 0x00000001
#define CMN_VREG_HSREF_SCBYPASS_NT_MASK 0x00000010
#define CMN_VREG_HSREF_SCBYPASS_NT_ACCESS AW_CSR_READ_WRITE
#define CMN_VREG_HSREF_SCBYPASS_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define CMN_VREG_LSREF_NT_OFFSET 0x00000005
#define CMN_VREG_LSREF_NT_BITWIDTH 0x00000004
#define CMN_VREG_LSREF_NT_MASK 0x000001E0
#define CMN_VREG_LSREF_NT_ACCESS AW_CSR_READ_WRITE
#define CMN_VREG_LSREF_NT_RESET_VALUE 0x00000006

 
 
 
 
#define CMN_VREG_LSREF_SCBYPASS_NT_OFFSET 0x00000009
#define CMN_VREG_LSREF_SCBYPASS_NT_BITWIDTH 0x00000001
#define CMN_VREG_LSREF_SCBYPASS_NT_MASK 0x00000200
#define CMN_VREG_LSREF_SCBYPASS_NT_ACCESS AW_CSR_READ_WRITE
#define CMN_VREG_LSREF_SCBYPASS_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define CMNIFFSM_CTRL_ADDR 0x000000E4
#define CMNIFFSM_CTRL_SIZE 32

 
 
 
#define CMNIFFSM_CTRL_CMNIFFSM_INIT_RATE_OFFSET 0x00000000
#define CMNIFFSM_CTRL_CMNIFFSM_INIT_RATE_BITWIDTH 0x00000009
#define CMNIFFSM_CTRL_CMNIFFSM_INIT_RATE_MASK 0x000001FF
#define CMNIFFSM_CTRL_CMNIFFSM_INIT_RATE_ACCESS AW_CSR_READ_WRITE
#define CMNIFFSM_CTRL_CMNIFFSM_INIT_RATE_RESET_VALUE 0x00000040

 
 
 
#define CMNIFFSM_CTRL_CMNIFFSM_GENERAL_REQ_A_OFFSET 0x00000009
#define CMNIFFSM_CTRL_CMNIFFSM_GENERAL_REQ_A_BITWIDTH 0x00000001
#define CMNIFFSM_CTRL_CMNIFFSM_GENERAL_REQ_A_MASK 0x00000200
#define CMNIFFSM_CTRL_CMNIFFSM_GENERAL_REQ_A_ACCESS AW_CSR_READ_WRITE
#define CMNIFFSM_CTRL_CMNIFFSM_GENERAL_REQ_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define CMNIFFSM_STAT_ADDR 0x000000E8
#define CMNIFFSM_STAT_SIZE 32

 
 
 
#define CMNIFFSM_STAT_CMNIFFSM_STATE_OFFSET 0x00000000
#define CMNIFFSM_STAT_CMNIFFSM_STATE_BITWIDTH 0x00000004
#define CMNIFFSM_STAT_CMNIFFSM_STATE_MASK 0x0000000F
#define CMNIFFSM_STAT_CMNIFFSM_STATE_ACCESS AW_CSR_READ_ONLY
#define CMNIFFSM_STAT_CMNIFFSM_STATE_RESET_VALUE 0x00000000

 
 
 
#define CMNIFFSM_STAT_CMNIFFSM_GENERAL_ACK_OFFSET 0x00000004
#define CMNIFFSM_STAT_CMNIFFSM_GENERAL_ACK_BITWIDTH 0x00000001
#define CMNIFFSM_STAT_CMNIFFSM_GENERAL_ACK_MASK 0x00000010
#define CMNIFFSM_STAT_CMNIFFSM_GENERAL_ACK_ACCESS AW_CSR_READ_ONLY
#define CMNIFFSM_STAT_CMNIFFSM_GENERAL_ACK_RESET_VALUE 0x00000000

 
 
 
#define CMNIFFSM_STAT_PCIE_SRIS_NT_OFFSET 0x00000005
#define CMNIFFSM_STAT_PCIE_SRIS_NT_BITWIDTH 0x00000001
#define CMNIFFSM_STAT_PCIE_SRIS_NT_MASK 0x00000020
#define CMNIFFSM_STAT_PCIE_SRIS_NT_ACCESS AW_CSR_READ_ONLY
#define CMNIFFSM_STAT_PCIE_SRIS_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define CMNMFSM_ADDRESS_REG1_ADDR 0x000000EC
#define CMNMFSM_ADDRESS_REG1_SIZE 32

 
 
 
#define CMNMFSM_ADDRESS_REG1_CMNMFSM_CSR_ADDRESS_START_OFFSET 0x00000000
#define CMNMFSM_ADDRESS_REG1_CMNMFSM_CSR_ADDRESS_START_BITWIDTH 0x00000010
#define CMNMFSM_ADDRESS_REG1_CMNMFSM_CSR_ADDRESS_START_MASK 0x0000FFFF
#define CMNMFSM_ADDRESS_REG1_CMNMFSM_CSR_ADDRESS_START_ACCESS AW_CSR_READ_WRITE
#define CMNMFSM_ADDRESS_REG1_CMNMFSM_CSR_ADDRESS_START_RESET_VALUE 0x00000000

 
 
 
#define CMNMFSM_ADDRESS_REG1_CMNMFSM_INSTR_ADDRESS_START_OFFSET 0x00000010
#define CMNMFSM_ADDRESS_REG1_CMNMFSM_INSTR_ADDRESS_START_BITWIDTH 0x00000010
#define CMNMFSM_ADDRESS_REG1_CMNMFSM_INSTR_ADDRESS_START_MASK 0xFFFF0000
#define CMNMFSM_ADDRESS_REG1_CMNMFSM_INSTR_ADDRESS_START_ACCESS AW_CSR_READ_WRITE
#define CMNMFSM_ADDRESS_REG1_CMNMFSM_INSTR_ADDRESS_START_RESET_VALUE 0x00000000

 
 
 
 
 
#define CMNMFSM_ADDRESS_REG2_ADDR 0x000000F0
#define CMNMFSM_ADDRESS_REG2_SIZE 32

 
 
 
#define CMNMFSM_ADDRESS_REG2_CMNMFSM_SRAM_ADDRESS_START_OFFSET 0x00000000
#define CMNMFSM_ADDRESS_REG2_CMNMFSM_SRAM_ADDRESS_START_BITWIDTH 0x00000010
#define CMNMFSM_ADDRESS_REG2_CMNMFSM_SRAM_ADDRESS_START_MASK 0x0000FFFF
#define CMNMFSM_ADDRESS_REG2_CMNMFSM_SRAM_ADDRESS_START_ACCESS AW_CSR_READ_WRITE
#define CMNMFSM_ADDRESS_REG2_CMNMFSM_SRAM_ADDRESS_START_RESET_VALUE 0x00000000

 
 
 
 
 
#define CMNMFSM_LOG_CTRL_ADDR 0x000000F4
#define CMNMFSM_LOG_CTRL_SIZE 32

 
 
 
#define CMNMFSM_LOG_CTRL_EN_OFFSET 0x00000000
#define CMNMFSM_LOG_CTRL_EN_BITWIDTH 0x00000001
#define CMNMFSM_LOG_CTRL_EN_MASK 0x00000001
#define CMNMFSM_LOG_CTRL_EN_ACCESS AW_CSR_READ_WRITE
#define CMNMFSM_LOG_CTRL_EN_RESET_VALUE 0x00000000

 
 
 
 
 
#define CMNMFSM_LOG_RDREG1_ADDR 0x000000F8
#define CMNMFSM_LOG_RDREG1_SIZE 32

 
 
 
#define CMNMFSM_LOG_RDREG1_LOG0_OFFSET 0x00000000
#define CMNMFSM_LOG_RDREG1_LOG0_BITWIDTH 0x00000010
#define CMNMFSM_LOG_RDREG1_LOG0_MASK 0x0000FFFF
#define CMNMFSM_LOG_RDREG1_LOG0_ACCESS AW_CSR_READ_ONLY
#define CMNMFSM_LOG_RDREG1_LOG0_RESET_VALUE 0x00000000

 
 
 
#define CMNMFSM_LOG_RDREG1_LOG1_OFFSET 0x00000010
#define CMNMFSM_LOG_RDREG1_LOG1_BITWIDTH 0x00000010
#define CMNMFSM_LOG_RDREG1_LOG1_MASK 0xFFFF0000
#define CMNMFSM_LOG_RDREG1_LOG1_ACCESS AW_CSR_READ_ONLY
#define CMNMFSM_LOG_RDREG1_LOG1_RESET_VALUE 0x00000000

 
 
 
 
 
#define CMNMFSM_LOG_RDREG2_ADDR 0x000000FC
#define CMNMFSM_LOG_RDREG2_SIZE 32

 
 
 
#define CMNMFSM_LOG_RDREG2_LOG2_OFFSET 0x00000000
#define CMNMFSM_LOG_RDREG2_LOG2_BITWIDTH 0x00000010
#define CMNMFSM_LOG_RDREG2_LOG2_MASK 0x0000FFFF
#define CMNMFSM_LOG_RDREG2_LOG2_ACCESS AW_CSR_READ_ONLY
#define CMNMFSM_LOG_RDREG2_LOG2_RESET_VALUE 0x00000000

 
 
 
#define CMNMFSM_LOG_RDREG2_LOG3_OFFSET 0x00000010
#define CMNMFSM_LOG_RDREG2_LOG3_BITWIDTH 0x00000010
#define CMNMFSM_LOG_RDREG2_LOG3_MASK 0xFFFF0000
#define CMNMFSM_LOG_RDREG2_LOG3_ACCESS AW_CSR_READ_ONLY
#define CMNMFSM_LOG_RDREG2_LOG3_RESET_VALUE 0x00000000

 
 
 
 
 
#define CMNMFSM_LOG_RDREG3_ADDR 0x00000100
#define CMNMFSM_LOG_RDREG3_SIZE 32

 
 
 
#define CMNMFSM_LOG_RDREG3_LOG4_OFFSET 0x00000000
#define CMNMFSM_LOG_RDREG3_LOG4_BITWIDTH 0x00000010
#define CMNMFSM_LOG_RDREG3_LOG4_MASK 0x0000FFFF
#define CMNMFSM_LOG_RDREG3_LOG4_ACCESS AW_CSR_READ_ONLY
#define CMNMFSM_LOG_RDREG3_LOG4_RESET_VALUE 0x00000000

 
 
 
#define CMNMFSM_LOG_RDREG3_LOG5_OFFSET 0x00000010
#define CMNMFSM_LOG_RDREG3_LOG5_BITWIDTH 0x00000010
#define CMNMFSM_LOG_RDREG3_LOG5_MASK 0xFFFF0000
#define CMNMFSM_LOG_RDREG3_LOG5_ACCESS AW_CSR_READ_ONLY
#define CMNMFSM_LOG_RDREG3_LOG5_RESET_VALUE 0x00000000

 
 
 
 
 
#define CMNMFSM_LOG_RDREG4_ADDR 0x00000104
#define CMNMFSM_LOG_RDREG4_SIZE 32

 
 
 
#define CMNMFSM_LOG_RDREG4_LOG6_OFFSET 0x00000000
#define CMNMFSM_LOG_RDREG4_LOG6_BITWIDTH 0x00000010
#define CMNMFSM_LOG_RDREG4_LOG6_MASK 0x0000FFFF
#define CMNMFSM_LOG_RDREG4_LOG6_ACCESS AW_CSR_READ_ONLY
#define CMNMFSM_LOG_RDREG4_LOG6_RESET_VALUE 0x00000000

 
 
 
#define CMNMFSM_LOG_RDREG4_LOG7_OFFSET 0x00000010
#define CMNMFSM_LOG_RDREG4_LOG7_BITWIDTH 0x00000010
#define CMNMFSM_LOG_RDREG4_LOG7_MASK 0xFFFF0000
#define CMNMFSM_LOG_RDREG4_LOG7_ACCESS AW_CSR_READ_ONLY
#define CMNMFSM_LOG_RDREG4_LOG7_RESET_VALUE 0x00000000

 
 
 
 
 
#define CMNMFSM_LOG_RDREG5_ADDR 0x00000108
#define CMNMFSM_LOG_RDREG5_SIZE 32

 
 
 
#define CMNMFSM_LOG_RDREG5_LOG8_OFFSET 0x00000000
#define CMNMFSM_LOG_RDREG5_LOG8_BITWIDTH 0x00000010
#define CMNMFSM_LOG_RDREG5_LOG8_MASK 0x0000FFFF
#define CMNMFSM_LOG_RDREG5_LOG8_ACCESS AW_CSR_READ_ONLY
#define CMNMFSM_LOG_RDREG5_LOG8_RESET_VALUE 0x00000000

 
 
 
#define CMNMFSM_LOG_RDREG5_LOG9_OFFSET 0x00000010
#define CMNMFSM_LOG_RDREG5_LOG9_BITWIDTH 0x00000010
#define CMNMFSM_LOG_RDREG5_LOG9_MASK 0xFFFF0000
#define CMNMFSM_LOG_RDREG5_LOG9_ACCESS AW_CSR_READ_ONLY
#define CMNMFSM_LOG_RDREG5_LOG9_RESET_VALUE 0x00000000

 
 
 
 
 
#define CMNMFSM_OVR_ADDR 0x0000010C
#define CMNMFSM_OVR_SIZE 32

 
 
 
 
 
#define CMNMFSM_OVR_CMNMFSM_OVR_ENA_OFFSET 0x00000000
#define CMNMFSM_OVR_CMNMFSM_OVR_ENA_BITWIDTH 0x00000001
#define CMNMFSM_OVR_CMNMFSM_OVR_ENA_MASK 0x00000001
#define CMNMFSM_OVR_CMNMFSM_OVR_ENA_ACCESS AW_CSR_READ_WRITE
#define CMNMFSM_OVR_CMNMFSM_OVR_ENA_RESET_VALUE 0x00000000

 
 
 
#define CMNMFSM_OVR_CMNMFSM_ACK_OVR_OFFSET 0x00000001
#define CMNMFSM_OVR_CMNMFSM_ACK_OVR_BITWIDTH 0x00000001
#define CMNMFSM_OVR_CMNMFSM_ACK_OVR_MASK 0x00000002
#define CMNMFSM_OVR_CMNMFSM_ACK_OVR_ACCESS AW_CSR_READ_WRITE
#define CMNMFSM_OVR_CMNMFSM_ACK_OVR_RESET_VALUE 0x00000000

 
 
 
#define CMNMFSM_OVR_CMNMFSM_RUNNING_OVR_OFFSET 0x00000002
#define CMNMFSM_OVR_CMNMFSM_RUNNING_OVR_BITWIDTH 0x00000001
#define CMNMFSM_OVR_CMNMFSM_RUNNING_OVR_MASK 0x00000004
#define CMNMFSM_OVR_CMNMFSM_RUNNING_OVR_ACCESS AW_CSR_READ_WRITE
#define CMNMFSM_OVR_CMNMFSM_RUNNING_OVR_RESET_VALUE 0x00000000

 
 
 
#define CMNMFSM_OVR_CMNMFSM_FREEZE_OFFSET 0x00000003
#define CMNMFSM_OVR_CMNMFSM_FREEZE_BITWIDTH 0x00000001
#define CMNMFSM_OVR_CMNMFSM_FREEZE_MASK 0x00000008
#define CMNMFSM_OVR_CMNMFSM_FREEZE_ACCESS AW_CSR_READ_WRITE
#define CMNMFSM_OVR_CMNMFSM_FREEZE_RESET_VALUE 0x00000000

 
 
 
 
 
#define CMNMFSM_PTR_GENERAL_ADDR 0x00000110
#define CMNMFSM_PTR_GENERAL_SIZE 32

 
 
 
#define CMNMFSM_PTR_GENERAL_CMNMFSM_GENERAL_START_OFFSET 0x00000000
#define CMNMFSM_PTR_GENERAL_CMNMFSM_GENERAL_START_BITWIDTH 0x00000010
#define CMNMFSM_PTR_GENERAL_CMNMFSM_GENERAL_START_MASK 0x0000FFFF
#define CMNMFSM_PTR_GENERAL_CMNMFSM_GENERAL_START_ACCESS AW_CSR_READ_WRITE
#define CMNMFSM_PTR_GENERAL_CMNMFSM_GENERAL_START_RESET_VALUE 0x00000000

 
 
 
#define CMNMFSM_PTR_GENERAL_CMNMFSM_LOCKLOSS_START_OFFSET 0x00000010
#define CMNMFSM_PTR_GENERAL_CMNMFSM_LOCKLOSS_START_BITWIDTH 0x00000010
#define CMNMFSM_PTR_GENERAL_CMNMFSM_LOCKLOSS_START_MASK 0xFFFF0000
#define CMNMFSM_PTR_GENERAL_CMNMFSM_LOCKLOSS_START_ACCESS AW_CSR_READ_WRITE
#define CMNMFSM_PTR_GENERAL_CMNMFSM_LOCKLOSS_START_RESET_VALUE 0x00000000

 
 
 
 
 
#define CMNMFSM_PTR_PDN_RATE_ADDR 0x00000114
#define CMNMFSM_PTR_PDN_RATE_SIZE 32

 
 
 
#define CMNMFSM_PTR_PDN_RATE_CMNMFSM_PDN_START_OFFSET 0x00000000
#define CMNMFSM_PTR_PDN_RATE_CMNMFSM_PDN_START_BITWIDTH 0x00000010
#define CMNMFSM_PTR_PDN_RATE_CMNMFSM_PDN_START_MASK 0x0000FFFF
#define CMNMFSM_PTR_PDN_RATE_CMNMFSM_PDN_START_ACCESS AW_CSR_READ_WRITE
#define CMNMFSM_PTR_PDN_RATE_CMNMFSM_PDN_START_RESET_VALUE 0x00000000

 
 
 
#define CMNMFSM_PTR_PDN_RATE_CMNMFSM_PDN_END_OFFSET 0x00000010
#define CMNMFSM_PTR_PDN_RATE_CMNMFSM_PDN_END_BITWIDTH 0x00000010
#define CMNMFSM_PTR_PDN_RATE_CMNMFSM_PDN_END_MASK 0xFFFF0000
#define CMNMFSM_PTR_PDN_RATE_CMNMFSM_PDN_END_ACCESS AW_CSR_READ_WRITE
#define CMNMFSM_PTR_PDN_RATE_CMNMFSM_PDN_END_RESET_VALUE 0x00000000

 
 
 
 
 
#define CMNMFSM_PTR_POWER_REG1_ADDR 0x00000118
#define CMNMFSM_PTR_POWER_REG1_SIZE 32

 
 
 
#define CMNMFSM_PTR_POWER_REG1_CMNMFSM_PUP_P4_START_OFFSET 0x00000000
#define CMNMFSM_PTR_POWER_REG1_CMNMFSM_PUP_P4_START_BITWIDTH 0x00000010
#define CMNMFSM_PTR_POWER_REG1_CMNMFSM_PUP_P4_START_MASK 0x0000FFFF
#define CMNMFSM_PTR_POWER_REG1_CMNMFSM_PUP_P4_START_ACCESS AW_CSR_READ_WRITE
#define CMNMFSM_PTR_POWER_REG1_CMNMFSM_PUP_P4_START_RESET_VALUE 0x00000000

 
 
 
#define CMNMFSM_PTR_POWER_REG1_CMNMFSM_PDN_P0_START_OFFSET 0x00000010
#define CMNMFSM_PTR_POWER_REG1_CMNMFSM_PDN_P0_START_BITWIDTH 0x00000010
#define CMNMFSM_PTR_POWER_REG1_CMNMFSM_PDN_P0_START_MASK 0xFFFF0000
#define CMNMFSM_PTR_POWER_REG1_CMNMFSM_PDN_P0_START_ACCESS AW_CSR_READ_WRITE
#define CMNMFSM_PTR_POWER_REG1_CMNMFSM_PDN_P0_START_RESET_VALUE 0x00000000

 
 
 
 
 
#define CMNMFSM_PTR_POWER_REG2_ADDR 0x0000011C
#define CMNMFSM_PTR_POWER_REG2_SIZE 32

 
 
 
#define CMNMFSM_PTR_POWER_REG2_CMNMFSM_PDN_P4_END_OFFSET 0x00000000
#define CMNMFSM_PTR_POWER_REG2_CMNMFSM_PDN_P4_END_BITWIDTH 0x00000010
#define CMNMFSM_PTR_POWER_REG2_CMNMFSM_PDN_P4_END_MASK 0x0000FFFF
#define CMNMFSM_PTR_POWER_REG2_CMNMFSM_PDN_P4_END_ACCESS AW_CSR_READ_WRITE
#define CMNMFSM_PTR_POWER_REG2_CMNMFSM_PDN_P4_END_RESET_VALUE 0x00000000

 
 
 
 
 
#define CMNMFSM_PTR_PUP_RATE_ADDR 0x00000120
#define CMNMFSM_PTR_PUP_RATE_SIZE 32

 
 
 
#define CMNMFSM_PTR_PUP_RATE_CMNMFSM_PUP_START_OFFSET 0x00000000
#define CMNMFSM_PTR_PUP_RATE_CMNMFSM_PUP_START_BITWIDTH 0x00000010
#define CMNMFSM_PTR_PUP_RATE_CMNMFSM_PUP_START_MASK 0x0000FFFF
#define CMNMFSM_PTR_PUP_RATE_CMNMFSM_PUP_START_ACCESS AW_CSR_READ_WRITE
#define CMNMFSM_PTR_PUP_RATE_CMNMFSM_PUP_START_RESET_VALUE 0x00000000

 
 
 
#define CMNMFSM_PTR_PUP_RATE_CMNMFSM_PUP_END_OFFSET 0x00000010
#define CMNMFSM_PTR_PUP_RATE_CMNMFSM_PUP_END_BITWIDTH 0x00000010
#define CMNMFSM_PTR_PUP_RATE_CMNMFSM_PUP_END_MASK 0xFFFF0000
#define CMNMFSM_PTR_PUP_RATE_CMNMFSM_PUP_END_ACCESS AW_CSR_READ_WRITE
#define CMNMFSM_PTR_PUP_RATE_CMNMFSM_PUP_END_RESET_VALUE 0x00000000

 
 
 
 
 
#define CMNMFSM_PTR_RATE_ADDR 0x00000124
#define CMNMFSM_PTR_RATE_SIZE 32

 
 
 
#define CMNMFSM_PTR_RATE_CMNMFSM_RATE0_START_OFFSET 0x00000000
#define CMNMFSM_PTR_RATE_CMNMFSM_RATE0_START_BITWIDTH 0x00000010
#define CMNMFSM_PTR_RATE_CMNMFSM_RATE0_START_MASK 0x0000FFFF
#define CMNMFSM_PTR_RATE_CMNMFSM_RATE0_START_ACCESS AW_CSR_READ_WRITE
#define CMNMFSM_PTR_RATE_CMNMFSM_RATE0_START_RESET_VALUE 0x00000000

 
 
 
 
 
#define CMNMFSM_PTR_RESET_ADDR 0x00000128
#define CMNMFSM_PTR_RESET_SIZE 32

 
 
 
#define CMNMFSM_PTR_RESET_CMNMFSM_RESET_START_OFFSET 0x00000000
#define CMNMFSM_PTR_RESET_CMNMFSM_RESET_START_BITWIDTH 0x00000010
#define CMNMFSM_PTR_RESET_CMNMFSM_RESET_START_MASK 0x0000FFFF
#define CMNMFSM_PTR_RESET_CMNMFSM_RESET_START_ACCESS AW_CSR_READ_WRITE
#define CMNMFSM_PTR_RESET_CMNMFSM_RESET_START_RESET_VALUE 0x00000000

 
 
 
 
 
#define CMNMFSM_PTR_STATE_REG1_ADDR 0x0000012C
#define CMNMFSM_PTR_STATE_REG1_SIZE 32

 
 
 
#define CMNMFSM_PTR_STATE_REG1_CMNMFSM_STATE0_START_OFFSET 0x00000000
#define CMNMFSM_PTR_STATE_REG1_CMNMFSM_STATE0_START_BITWIDTH 0x00000010
#define CMNMFSM_PTR_STATE_REG1_CMNMFSM_STATE0_START_MASK 0x0000FFFF
#define CMNMFSM_PTR_STATE_REG1_CMNMFSM_STATE0_START_ACCESS AW_CSR_READ_WRITE
#define CMNMFSM_PTR_STATE_REG1_CMNMFSM_STATE0_START_RESET_VALUE 0x00000000

 
 
 
#define CMNMFSM_PTR_STATE_REG1_CMNMFSM_STATE1_START_OFFSET 0x00000010
#define CMNMFSM_PTR_STATE_REG1_CMNMFSM_STATE1_START_BITWIDTH 0x00000010
#define CMNMFSM_PTR_STATE_REG1_CMNMFSM_STATE1_START_MASK 0xFFFF0000
#define CMNMFSM_PTR_STATE_REG1_CMNMFSM_STATE1_START_ACCESS AW_CSR_READ_WRITE
#define CMNMFSM_PTR_STATE_REG1_CMNMFSM_STATE1_START_RESET_VALUE 0x00000000

 
 
 
 
 
#define CMNMFSM_PTR_STATE_REG2_ADDR 0x00000130
#define CMNMFSM_PTR_STATE_REG2_SIZE 32

 
 
 
#define CMNMFSM_PTR_STATE_REG2_CMNMFSM_STATE2_START_OFFSET 0x00000000
#define CMNMFSM_PTR_STATE_REG2_CMNMFSM_STATE2_START_BITWIDTH 0x00000010
#define CMNMFSM_PTR_STATE_REG2_CMNMFSM_STATE2_START_MASK 0x0000FFFF
#define CMNMFSM_PTR_STATE_REG2_CMNMFSM_STATE2_START_ACCESS AW_CSR_READ_WRITE
#define CMNMFSM_PTR_STATE_REG2_CMNMFSM_STATE2_START_RESET_VALUE 0x00000000

 
 
 
#define CMNMFSM_PTR_STATE_REG2_CMNMFSM_STATE3_START_OFFSET 0x00000010
#define CMNMFSM_PTR_STATE_REG2_CMNMFSM_STATE3_START_BITWIDTH 0x00000010
#define CMNMFSM_PTR_STATE_REG2_CMNMFSM_STATE3_START_MASK 0xFFFF0000
#define CMNMFSM_PTR_STATE_REG2_CMNMFSM_STATE3_START_ACCESS AW_CSR_READ_WRITE
#define CMNMFSM_PTR_STATE_REG2_CMNMFSM_STATE3_START_RESET_VALUE 0x00000000

 
 
 
 
 
#define CMNMFSM_SCRATCH_REG1_ADDR 0x00000134
#define CMNMFSM_SCRATCH_REG1_SIZE 32

 
 
 
#define CMNMFSM_SCRATCH_REG1_CMNMFSM_SCRATCH1_OFFSET 0x00000000
#define CMNMFSM_SCRATCH_REG1_CMNMFSM_SCRATCH1_BITWIDTH 0x00000020
#define CMNMFSM_SCRATCH_REG1_CMNMFSM_SCRATCH1_MASK 0xFFFFFFFF
#define CMNMFSM_SCRATCH_REG1_CMNMFSM_SCRATCH1_ACCESS AW_CSR_READ_WRITE
#define CMNMFSM_SCRATCH_REG1_CMNMFSM_SCRATCH1_RESET_VALUE 0x00000000

 
 
 
 
 
#define CMNMFSM_SCRATCH_REG2_ADDR 0x00000138
#define CMNMFSM_SCRATCH_REG2_SIZE 32

 
 
 
#define CMNMFSM_SCRATCH_REG2_CMNMFSM_SCRATCH2_OFFSET 0x00000000
#define CMNMFSM_SCRATCH_REG2_CMNMFSM_SCRATCH2_BITWIDTH 0x00000020
#define CMNMFSM_SCRATCH_REG2_CMNMFSM_SCRATCH2_MASK 0xFFFFFFFF
#define CMNMFSM_SCRATCH_REG2_CMNMFSM_SCRATCH2_ACCESS AW_CSR_READ_WRITE
#define CMNMFSM_SCRATCH_REG2_CMNMFSM_SCRATCH2_RESET_VALUE 0x00000000

 
 
 
 
 
#define CMNMFSM_SCRATCH_REG3_ADDR 0x0000013C
#define CMNMFSM_SCRATCH_REG3_SIZE 32

 
 
 
#define CMNMFSM_SCRATCH_REG3_CMNMFSM_SCRATCH3_OFFSET 0x00000000
#define CMNMFSM_SCRATCH_REG3_CMNMFSM_SCRATCH3_BITWIDTH 0x00000020
#define CMNMFSM_SCRATCH_REG3_CMNMFSM_SCRATCH3_MASK 0xFFFFFFFF
#define CMNMFSM_SCRATCH_REG3_CMNMFSM_SCRATCH3_ACCESS AW_CSR_READ_WRITE
#define CMNMFSM_SCRATCH_REG3_CMNMFSM_SCRATCH3_RESET_VALUE 0x00000000

 
 
 
 
 
#define CMNMFSM_SCRATCH_REG4_ADDR 0x00000140
#define CMNMFSM_SCRATCH_REG4_SIZE 32

 
 
 
#define CMNMFSM_SCRATCH_REG4_CMNMFSM_SCRATCH4_OFFSET 0x00000000
#define CMNMFSM_SCRATCH_REG4_CMNMFSM_SCRATCH4_BITWIDTH 0x00000020
#define CMNMFSM_SCRATCH_REG4_CMNMFSM_SCRATCH4_MASK 0xFFFFFFFF
#define CMNMFSM_SCRATCH_REG4_CMNMFSM_SCRATCH4_ACCESS AW_CSR_READ_WRITE
#define CMNMFSM_SCRATCH_REG4_CMNMFSM_SCRATCH4_RESET_VALUE 0x00000000

 
 
 
 
 
#define CMNMFSM_STAT_ADDR 0x00000144
#define CMNMFSM_STAT_SIZE 32

 
 
 
#define CMNMFSM_STAT_CMNMFSM_RATE_CUR_OFFSET 0x00000000
#define CMNMFSM_STAT_CMNMFSM_RATE_CUR_BITWIDTH 0x00000009
#define CMNMFSM_STAT_CMNMFSM_RATE_CUR_MASK 0x000001FF
#define CMNMFSM_STAT_CMNMFSM_RATE_CUR_ACCESS AW_CSR_READ_ONLY
#define CMNMFSM_STAT_CMNMFSM_RATE_CUR_RESET_VALUE 0x00000000

 
 
 
 
 
#define CMNMFSM_STAT_CMNMFSM_INSTR_NUM_OFFSET 0x00000009
#define CMNMFSM_STAT_CMNMFSM_INSTR_NUM_BITWIDTH 0x00000004
#define CMNMFSM_STAT_CMNMFSM_INSTR_NUM_MASK 0x00001E00
#define CMNMFSM_STAT_CMNMFSM_INSTR_NUM_ACCESS AW_CSR_READ_ONLY
#define CMNMFSM_STAT_CMNMFSM_INSTR_NUM_RESET_VALUE 0x00000000

 
 
 
#define CMNMFSM_STAT_CMNMFSM_POWER_CUR_OFFSET 0x0000000D
#define CMNMFSM_STAT_CMNMFSM_POWER_CUR_BITWIDTH 0x00000003
#define CMNMFSM_STAT_CMNMFSM_POWER_CUR_MASK 0x0000E000
#define CMNMFSM_STAT_CMNMFSM_POWER_CUR_ACCESS AW_CSR_READ_ONLY
#define CMNMFSM_STAT_CMNMFSM_POWER_CUR_RESET_VALUE 0x00000000

 
 
 
#define CMNMFSM_STAT_CMNMFSM_POWER_NEW_OFFSET 0x00000010
#define CMNMFSM_STAT_CMNMFSM_POWER_NEW_BITWIDTH 0x00000003
#define CMNMFSM_STAT_CMNMFSM_POWER_NEW_MASK 0x00070000
#define CMNMFSM_STAT_CMNMFSM_POWER_NEW_ACCESS AW_CSR_READ_ONLY
#define CMNMFSM_STAT_CMNMFSM_POWER_NEW_RESET_VALUE 0x00000000

 
 
 
#define CMNMFSM_STAT_CMNMFSM_RATE_NEW_OFFSET 0x00000013
#define CMNMFSM_STAT_CMNMFSM_RATE_NEW_BITWIDTH 0x00000009
#define CMNMFSM_STAT_CMNMFSM_RATE_NEW_MASK 0x0FF80000
#define CMNMFSM_STAT_CMNMFSM_RATE_NEW_ACCESS AW_CSR_READ_ONLY
#define CMNMFSM_STAT_CMNMFSM_RATE_NEW_RESET_VALUE 0x00000000

 
 
 
#define CMNMFSM_STAT_CMNMFSM_REQ_OFFSET 0x0000001C
#define CMNMFSM_STAT_CMNMFSM_REQ_BITWIDTH 0x00000001
#define CMNMFSM_STAT_CMNMFSM_REQ_MASK 0x10000000
#define CMNMFSM_STAT_CMNMFSM_REQ_ACCESS AW_CSR_READ_ONLY
#define CMNMFSM_STAT_CMNMFSM_REQ_RESET_VALUE 0x00000000

 
 
 
 
 
#define CMNMFSM_STATE_ADDR 0x00000148
#define CMNMFSM_STATE_SIZE 32

 
 
 
#define CMNMFSM_STATE_CMNMFSM_STATE_OFFSET 0x00000000
#define CMNMFSM_STATE_CMNMFSM_STATE_BITWIDTH 0x00000009
#define CMNMFSM_STATE_CMNMFSM_STATE_MASK 0x000001FF
#define CMNMFSM_STATE_CMNMFSM_STATE_ACCESS AW_CSR_READ_ONLY
#define CMNMFSM_STATE_CMNMFSM_STATE_RESET_VALUE 0x00000000

 
 
 
 
 
#define CTL_CMN_TBUS_CLIENT0_ADDR 0x0000014C
#define CTL_CMN_TBUS_CLIENT0_SIZE 32

 
 
 
#define CTL_CMN_TBUS_CLIENT0_BLOCK_ID_A_OFFSET 0x00000000
#define CTL_CMN_TBUS_CLIENT0_BLOCK_ID_A_BITWIDTH 0x00000008
#define CTL_CMN_TBUS_CLIENT0_BLOCK_ID_A_MASK 0x000000FF
#define CTL_CMN_TBUS_CLIENT0_BLOCK_ID_A_ACCESS AW_CSR_READ_WRITE
#define CTL_CMN_TBUS_CLIENT0_BLOCK_ID_A_RESET_VALUE 0x00000000

 
 
 
#define CTL_CMN_TBUS_CLIENT0_SIGNAL_ID_A_OFFSET 0x00000008
#define CTL_CMN_TBUS_CLIENT0_SIGNAL_ID_A_BITWIDTH 0x00000008
#define CTL_CMN_TBUS_CLIENT0_SIGNAL_ID_A_MASK 0x0000FF00
#define CTL_CMN_TBUS_CLIENT0_SIGNAL_ID_A_ACCESS AW_CSR_READ_WRITE
#define CTL_CMN_TBUS_CLIENT0_SIGNAL_ID_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define CTL_CMN_TBUS_CLIENT0_TRIGGER_A_OFFSET 0x00000010
#define CTL_CMN_TBUS_CLIENT0_TRIGGER_A_BITWIDTH 0x00000001
#define CTL_CMN_TBUS_CLIENT0_TRIGGER_A_MASK 0x00010000
#define CTL_CMN_TBUS_CLIENT0_TRIGGER_A_ACCESS AW_CSR_READ_WRITE
#define CTL_CMN_TBUS_CLIENT0_TRIGGER_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define CTL_CMN_TBUS_CLIENT0_CONTINUOUS_SAMPLE_A_OFFSET 0x00000011
#define CTL_CMN_TBUS_CLIENT0_CONTINUOUS_SAMPLE_A_BITWIDTH 0x00000001
#define CTL_CMN_TBUS_CLIENT0_CONTINUOUS_SAMPLE_A_MASK 0x00020000
#define CTL_CMN_TBUS_CLIENT0_CONTINUOUS_SAMPLE_A_ACCESS AW_CSR_READ_WRITE
#define CTL_CMN_TBUS_CLIENT0_CONTINUOUS_SAMPLE_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define CTL_DBE_PLLCHARZ_CMN_ADDR 0x00000150
#define CTL_DBE_PLLCHARZ_CMN_SIZE 32

 
 
 
 
 
 
 
 
 
#define CTL_DBE_PLLCHARZ_CMN_CLKSEL_A_OFFSET 0x00000000
#define CTL_DBE_PLLCHARZ_CMN_CLKSEL_A_BITWIDTH 0x00000004
#define CTL_DBE_PLLCHARZ_CMN_CLKSEL_A_MASK 0x0000000F
#define CTL_DBE_PLLCHARZ_CMN_CLKSEL_A_ACCESS AW_CSR_READ_WRITE
#define CTL_DBE_PLLCHARZ_CMN_CLKSEL_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define DAT_CMN_TBUS_CLIENT0_ADDR 0x00000154
#define DAT_CMN_TBUS_CLIENT0_SIZE 32

 
 
 
#define DAT_CMN_TBUS_CLIENT0_RDDATA_A_OFFSET 0x00000000
#define DAT_CMN_TBUS_CLIENT0_RDDATA_A_BITWIDTH 0x00000020
#define DAT_CMN_TBUS_CLIENT0_RDDATA_A_MASK 0xFFFFFFFF
#define DAT_CMN_TBUS_CLIENT0_RDDATA_A_ACCESS AW_CSR_READ_ONLY
#define DAT_CMN_TBUS_CLIENT0_RDDATA_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define DAT_DBE_SCRATCH_ADDR 0x00000158
#define DAT_DBE_SCRATCH_SIZE 32

 
 
 
#define DAT_DBE_SCRATCH_WDATA_A_OFFSET 0x00000000
#define DAT_DBE_SCRATCH_WDATA_A_BITWIDTH 0x00000020
#define DAT_DBE_SCRATCH_WDATA_A_MASK 0xFFFFFFFF
#define DAT_DBE_SCRATCH_WDATA_A_ACCESS AW_CSR_READ_WRITE
#define DAT_DBE_SCRATCH_WDATA_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define DIG_SOC_CMN_OVRD_ADDR 0x0000015C
#define DIG_SOC_CMN_OVRD_SIZE 32

 
 
 
 
 
#define DIG_SOC_CMN_OVRD_CMN_OVRD_EN_A_OFFSET 0x00000000
#define DIG_SOC_CMN_OVRD_CMN_OVRD_EN_A_BITWIDTH 0x00000001
#define DIG_SOC_CMN_OVRD_CMN_OVRD_EN_A_MASK 0x00000001
#define DIG_SOC_CMN_OVRD_CMN_OVRD_EN_A_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_CMN_OVRD_CMN_OVRD_EN_A_RESET_VALUE 0x00000000

 
 
 
#define DIG_SOC_CMN_OVRD_ICTL_PCLK_STATE_RATE_A_OFFSET 0x00000001
#define DIG_SOC_CMN_OVRD_ICTL_PCLK_STATE_RATE_A_BITWIDTH 0x00000009
#define DIG_SOC_CMN_OVRD_ICTL_PCLK_STATE_RATE_A_MASK 0x000003FE
#define DIG_SOC_CMN_OVRD_ICTL_PCLK_STATE_RATE_A_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_CMN_OVRD_ICTL_PCLK_STATE_RATE_A_RESET_VALUE 0x00000000

 
 
 
#define DIG_SOC_CMN_OVRD_ICTL_PCLK_STATE_POWER_A_OFFSET 0x0000000A
#define DIG_SOC_CMN_OVRD_ICTL_PCLK_STATE_POWER_A_BITWIDTH 0x00000001
#define DIG_SOC_CMN_OVRD_ICTL_PCLK_STATE_POWER_A_MASK 0x00000400
#define DIG_SOC_CMN_OVRD_ICTL_PCLK_STATE_POWER_A_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_CMN_OVRD_ICTL_PCLK_STATE_POWER_A_RESET_VALUE 0x00000000

 
 
 
#define DIG_SOC_CMN_OVRD_ICTL_PCLK_STATE_REQ_A_OFFSET 0x0000000B
#define DIG_SOC_CMN_OVRD_ICTL_PCLK_STATE_REQ_A_BITWIDTH 0x00000001
#define DIG_SOC_CMN_OVRD_ICTL_PCLK_STATE_REQ_A_MASK 0x00000800
#define DIG_SOC_CMN_OVRD_ICTL_PCLK_STATE_REQ_A_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_CMN_OVRD_ICTL_PCLK_STATE_REQ_A_RESET_VALUE 0x00000000

 
 
 
#define DIG_SOC_CMN_OVRD_ICTL_REF_LS_ENA_A_OFFSET 0x0000000C
#define DIG_SOC_CMN_OVRD_ICTL_REF_LS_ENA_A_BITWIDTH 0x00000001
#define DIG_SOC_CMN_OVRD_ICTL_REF_LS_ENA_A_MASK 0x00001000
#define DIG_SOC_CMN_OVRD_ICTL_REF_LS_ENA_A_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_CMN_OVRD_ICTL_REF_LS_ENA_A_RESET_VALUE 0x00000000

 
 
 
#define DIG_SOC_CMN_OVRD_ICTL_BYPASS_CMN_A_OFFSET 0x0000000D
#define DIG_SOC_CMN_OVRD_ICTL_BYPASS_CMN_A_BITWIDTH 0x00000001
#define DIG_SOC_CMN_OVRD_ICTL_BYPASS_CMN_A_MASK 0x00002000
#define DIG_SOC_CMN_OVRD_ICTL_BYPASS_CMN_A_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_CMN_OVRD_ICTL_BYPASS_CMN_A_RESET_VALUE 0x00000000

 
 
 
#define DIG_SOC_CMN_OVRD_CTRL_CLK_A_OFFSET 0x0000000E
#define DIG_SOC_CMN_OVRD_CTRL_CLK_A_BITWIDTH 0x00000001
#define DIG_SOC_CMN_OVRD_CTRL_CLK_A_MASK 0x00004000
#define DIG_SOC_CMN_OVRD_CTRL_CLK_A_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_CMN_OVRD_CTRL_CLK_A_RESET_VALUE 0x00000000

 
 
 
#define DIG_SOC_CMN_OVRD_EXTRA_RESET_B_OFFSET 0x0000000F
#define DIG_SOC_CMN_OVRD_EXTRA_RESET_B_BITWIDTH 0x00000001
#define DIG_SOC_CMN_OVRD_EXTRA_RESET_B_MASK 0x00008000
#define DIG_SOC_CMN_OVRD_EXTRA_RESET_B_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_CMN_OVRD_EXTRA_RESET_B_RESET_VALUE 0x00000001

 
 
 
#define DIG_SOC_CMN_OVRD_REF_SEL_OVRD_EN_A_OFFSET 0x00000010
#define DIG_SOC_CMN_OVRD_REF_SEL_OVRD_EN_A_BITWIDTH 0x00000001
#define DIG_SOC_CMN_OVRD_REF_SEL_OVRD_EN_A_MASK 0x00010000
#define DIG_SOC_CMN_OVRD_REF_SEL_OVRD_EN_A_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_CMN_OVRD_REF_SEL_OVRD_EN_A_RESET_VALUE 0x00000000

 
 
 
#define DIG_SOC_CMN_OVRD_ICTL_L2R0_LSREF_SELECT_NT_OFFSET 0x00000011
#define DIG_SOC_CMN_OVRD_ICTL_L2R0_LSREF_SELECT_NT_BITWIDTH 0x00000002
#define DIG_SOC_CMN_OVRD_ICTL_L2R0_LSREF_SELECT_NT_MASK 0x00060000
#define DIG_SOC_CMN_OVRD_ICTL_L2R0_LSREF_SELECT_NT_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_CMN_OVRD_ICTL_L2R0_LSREF_SELECT_NT_RESET_VALUE 0x00000000

 
 
 
#define DIG_SOC_CMN_OVRD_ICTL_L2R1_LSREF_SELECT_NT_OFFSET 0x00000013
#define DIG_SOC_CMN_OVRD_ICTL_L2R1_LSREF_SELECT_NT_BITWIDTH 0x00000002
#define DIG_SOC_CMN_OVRD_ICTL_L2R1_LSREF_SELECT_NT_MASK 0x00180000
#define DIG_SOC_CMN_OVRD_ICTL_L2R1_LSREF_SELECT_NT_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_CMN_OVRD_ICTL_L2R1_LSREF_SELECT_NT_RESET_VALUE 0x00000000

 
 
 
#define DIG_SOC_CMN_OVRD_ICTL_R2L0_LSREF_SELECT_NT_OFFSET 0x00000015
#define DIG_SOC_CMN_OVRD_ICTL_R2L0_LSREF_SELECT_NT_BITWIDTH 0x00000002
#define DIG_SOC_CMN_OVRD_ICTL_R2L0_LSREF_SELECT_NT_MASK 0x00600000
#define DIG_SOC_CMN_OVRD_ICTL_R2L0_LSREF_SELECT_NT_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_CMN_OVRD_ICTL_R2L0_LSREF_SELECT_NT_RESET_VALUE 0x00000000

 
 
 
#define DIG_SOC_CMN_OVRD_ICTL_R2L1_LSREF_SELECT_NT_OFFSET 0x00000017
#define DIG_SOC_CMN_OVRD_ICTL_R2L1_LSREF_SELECT_NT_BITWIDTH 0x00000002
#define DIG_SOC_CMN_OVRD_ICTL_R2L1_LSREF_SELECT_NT_MASK 0x01800000
#define DIG_SOC_CMN_OVRD_ICTL_R2L1_LSREF_SELECT_NT_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_CMN_OVRD_ICTL_R2L1_LSREF_SELECT_NT_RESET_VALUE 0x00000000

 
 
 
#define DIG_SOC_CMN_OVRD_ICTL_LSREF_SELECT_NT_OFFSET 0x00000019
#define DIG_SOC_CMN_OVRD_ICTL_LSREF_SELECT_NT_BITWIDTH 0x00000003
#define DIG_SOC_CMN_OVRD_ICTL_LSREF_SELECT_NT_MASK 0x0E000000
#define DIG_SOC_CMN_OVRD_ICTL_LSREF_SELECT_NT_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_CMN_OVRD_ICTL_LSREF_SELECT_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define DIG_SOC_CMN_STAT_ADDR 0x00000160
#define DIG_SOC_CMN_STAT_SIZE 32

 
 
 
#define DIG_SOC_CMN_STAT_OCTL_PCLK_STATE_ACK_OFFSET 0x00000000
#define DIG_SOC_CMN_STAT_OCTL_PCLK_STATE_ACK_BITWIDTH 0x00000001
#define DIG_SOC_CMN_STAT_OCTL_PCLK_STATE_ACK_MASK 0x00000001
#define DIG_SOC_CMN_STAT_OCTL_PCLK_STATE_ACK_ACCESS AW_CSR_READ_ONLY
#define DIG_SOC_CMN_STAT_OCTL_PCLK_STATE_ACK_RESET_VALUE 0x00000000

 
 
 
#define DIG_SOC_CMN_STAT_ODAT_BYPASS_CMN_A_OFFSET 0x00000001
#define DIG_SOC_CMN_STAT_ODAT_BYPASS_CMN_A_BITWIDTH 0x00000002
#define DIG_SOC_CMN_STAT_ODAT_BYPASS_CMN_A_MASK 0x00000006
#define DIG_SOC_CMN_STAT_ODAT_BYPASS_CMN_A_ACCESS AW_CSR_READ_ONLY
#define DIG_SOC_CMN_STAT_ODAT_BYPASS_CMN_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define LCPLL_ADDR 0x00000164
#define LCPLL_SIZE 32

 
 
 
#define LCPLL_FREQ_NT_OFFSET 0x00000000
#define LCPLL_FREQ_NT_BITWIDTH 0x00000010
#define LCPLL_FREQ_NT_MASK 0x0000FFFF
#define LCPLL_FREQ_NT_ACCESS AW_CSR_READ_WRITE
#define LCPLL_FREQ_NT_RESET_VALUE 0x0000A000

 
 
 
 
 
#define LCPLL_CHECK_ADDR 0x00000168
#define LCPLL_CHECK_SIZE 32

 
 
 
#define LCPLL_CHECK_START_A_OFFSET 0x00000000
#define LCPLL_CHECK_START_A_BITWIDTH 0x00000001
#define LCPLL_CHECK_START_A_MASK 0x00000001
#define LCPLL_CHECK_START_A_ACCESS AW_CSR_READ_WRITE
#define LCPLL_CHECK_START_A_RESET_VALUE 0x00000000

 
 
 
#define LCPLL_CHECK_LEN_NT_OFFSET 0x00000001
#define LCPLL_CHECK_LEN_NT_BITWIDTH 0x00000005
#define LCPLL_CHECK_LEN_NT_MASK 0x0000003E
#define LCPLL_CHECK_LEN_NT_ACCESS AW_CSR_READ_WRITE
#define LCPLL_CHECK_LEN_NT_RESET_VALUE 0x0000000A

 
 
 
#define LCPLL_CHECK_MIN_NT_OFFSET 0x00000008
#define LCPLL_CHECK_MIN_NT_BITWIDTH 0x00000004
#define LCPLL_CHECK_MIN_NT_MASK 0x00000F00
#define LCPLL_CHECK_MIN_NT_ACCESS AW_CSR_READ_WRITE
#define LCPLL_CHECK_MIN_NT_RESET_VALUE 0x00000005

 
 
 
#define LCPLL_CHECK_MAX_NT_OFFSET 0x0000000C
#define LCPLL_CHECK_MAX_NT_BITWIDTH 0x00000004
#define LCPLL_CHECK_MAX_NT_MASK 0x0000F000
#define LCPLL_CHECK_MAX_NT_ACCESS AW_CSR_READ_WRITE
#define LCPLL_CHECK_MAX_NT_RESET_VALUE 0x0000000A

 
 
 
 
 
#define LCPLL_CHECK_RDREG_ADDR 0x0000016C
#define LCPLL_CHECK_RDREG_SIZE 32

 
 
 
#define LCPLL_CHECK_RDREG_DONE_A_OFFSET 0x00000000
#define LCPLL_CHECK_RDREG_DONE_A_BITWIDTH 0x00000001
#define LCPLL_CHECK_RDREG_DONE_A_MASK 0x00000001
#define LCPLL_CHECK_RDREG_DONE_A_ACCESS AW_CSR_READ_ONLY
#define LCPLL_CHECK_RDREG_DONE_A_RESET_VALUE 0x00000000

 
 
 
#define LCPLL_CHECK_RDREG_STAT_NT_OFFSET 0x00000001
#define LCPLL_CHECK_RDREG_STAT_NT_BITWIDTH 0x00000001
#define LCPLL_CHECK_RDREG_STAT_NT_MASK 0x00000002
#define LCPLL_CHECK_RDREG_STAT_NT_ACCESS AW_CSR_READ_ONLY
#define LCPLL_CHECK_RDREG_STAT_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define PD_AFE_CMN_ADDR 0x00000170
#define PD_AFE_CMN_SIZE 32

 
 
 
 
 
#define PD_AFE_CMN_BYPASS_ENA_A_OFFSET 0x00000000
#define PD_AFE_CMN_BYPASS_ENA_A_BITWIDTH 0x00000001
#define PD_AFE_CMN_BYPASS_ENA_A_MASK 0x00000001
#define PD_AFE_CMN_BYPASS_ENA_A_ACCESS AW_CSR_READ_WRITE
#define PD_AFE_CMN_BYPASS_ENA_A_RESET_VALUE 0x00000000

 
 
 
 
#define PD_AFE_CMN_ATEST_ADC_BA_OFFSET 0x00000001
#define PD_AFE_CMN_ATEST_ADC_BA_BITWIDTH 0x00000001
#define PD_AFE_CMN_ATEST_ADC_BA_MASK 0x00000002
#define PD_AFE_CMN_ATEST_ADC_BA_ACCESS AW_CSR_READ_WRITE
#define PD_AFE_CMN_ATEST_ADC_BA_RESET_VALUE 0x00000000

 
 
 
 
#define PD_AFE_CMN_ATEST_PMON_BA_OFFSET 0x00000002
#define PD_AFE_CMN_ATEST_PMON_BA_BITWIDTH 0x00000001
#define PD_AFE_CMN_ATEST_PMON_BA_MASK 0x00000004
#define PD_AFE_CMN_ATEST_PMON_BA_ACCESS AW_CSR_READ_WRITE
#define PD_AFE_CMN_ATEST_PMON_BA_RESET_VALUE 0x00000000

 
 
 
 
#define PD_AFE_CMN_BIAS_BA_OFFSET 0x00000003
#define PD_AFE_CMN_BIAS_BA_BITWIDTH 0x00000001
#define PD_AFE_CMN_BIAS_BA_MASK 0x00000008
#define PD_AFE_CMN_BIAS_BA_ACCESS AW_CSR_READ_WRITE
#define PD_AFE_CMN_BIAS_BA_RESET_VALUE 0x00000000

 
 
 
 
#define PD_AFE_CMN_CLKGEN_BA_OFFSET 0x00000004
#define PD_AFE_CMN_CLKGEN_BA_BITWIDTH 0x00000001
#define PD_AFE_CMN_CLKGEN_BA_MASK 0x00000010
#define PD_AFE_CMN_CLKGEN_BA_ACCESS AW_CSR_READ_WRITE
#define PD_AFE_CMN_CLKGEN_BA_RESET_VALUE 0x00000000

 
 
 
 
#define PD_AFE_CMN_HSREFBUF_BA_OFFSET 0x00000005
#define PD_AFE_CMN_HSREFBUF_BA_BITWIDTH 0x00000001
#define PD_AFE_CMN_HSREFBUF_BA_MASK 0x00000020
#define PD_AFE_CMN_HSREFBUF_BA_ACCESS AW_CSR_READ_WRITE
#define PD_AFE_CMN_HSREFBUF_BA_RESET_VALUE 0x00000000

 
 
 
 
#define PD_AFE_CMN_LSREFBUF_BA_OFFSET 0x00000006
#define PD_AFE_CMN_LSREFBUF_BA_BITWIDTH 0x00000001
#define PD_AFE_CMN_LSREFBUF_BA_MASK 0x00000040
#define PD_AFE_CMN_LSREFBUF_BA_ACCESS AW_CSR_READ_WRITE
#define PD_AFE_CMN_LSREFBUF_BA_RESET_VALUE 0x00000000

 
 
 
 
#define PD_AFE_CMN_LSREFRX_BA_OFFSET 0x00000007
#define PD_AFE_CMN_LSREFRX_BA_BITWIDTH 0x00000001
#define PD_AFE_CMN_LSREFRX_BA_MASK 0x00000080
#define PD_AFE_CMN_LSREFRX_BA_ACCESS AW_CSR_READ_WRITE
#define PD_AFE_CMN_LSREFRX_BA_RESET_VALUE 0x00000000

 
 
 
 
#define PD_AFE_CMN_REG_HSREF_BA_OFFSET 0x00000008
#define PD_AFE_CMN_REG_HSREF_BA_BITWIDTH 0x00000001
#define PD_AFE_CMN_REG_HSREF_BA_MASK 0x00000100
#define PD_AFE_CMN_REG_HSREF_BA_ACCESS AW_CSR_READ_WRITE
#define PD_AFE_CMN_REG_HSREF_BA_RESET_VALUE 0x00000000

 
 
 
 
#define PD_AFE_CMN_REG_LSREF_BA_OFFSET 0x00000009
#define PD_AFE_CMN_REG_LSREF_BA_BITWIDTH 0x00000001
#define PD_AFE_CMN_REG_LSREF_BA_MASK 0x00000200
#define PD_AFE_CMN_REG_LSREF_BA_ACCESS AW_CSR_READ_WRITE
#define PD_AFE_CMN_REG_LSREF_BA_RESET_VALUE 0x00000000

 
 
 
 
#define PD_AFE_CMN_TERMCAL_BA_OFFSET 0x0000000A
#define PD_AFE_CMN_TERMCAL_BA_BITWIDTH 0x00000001
#define PD_AFE_CMN_TERMCAL_BA_MASK 0x00000400
#define PD_AFE_CMN_TERMCAL_BA_ACCESS AW_CSR_READ_WRITE
#define PD_AFE_CMN_TERMCAL_BA_RESET_VALUE 0x00000000

 
 
 
 
#define PD_AFE_CMN_BSCAN_BA_OFFSET 0x0000000B
#define PD_AFE_CMN_BSCAN_BA_BITWIDTH 0x00000001
#define PD_AFE_CMN_BSCAN_BA_MASK 0x00000800
#define PD_AFE_CMN_BSCAN_BA_ACCESS AW_CSR_READ_WRITE
#define PD_AFE_CMN_BSCAN_BA_RESET_VALUE 0x00000000

 
 
 
 
 
#define PPM_LOCK_DETECT_RDREG_ADDR 0x00000174
#define PPM_LOCK_DETECT_RDREG_SIZE 32

 
 
 
#define PPM_LOCK_DETECT_RDREG_MEAS_RESULT_OFFSET 0x00000000
#define PPM_LOCK_DETECT_RDREG_MEAS_RESULT_BITWIDTH 0x00000010
#define PPM_LOCK_DETECT_RDREG_MEAS_RESULT_MASK 0x0000FFFF
#define PPM_LOCK_DETECT_RDREG_MEAS_RESULT_ACCESS AW_CSR_READ_ONLY
#define PPM_LOCK_DETECT_RDREG_MEAS_RESULT_RESET_VALUE 0x00000000

 
 
 
#define PPM_LOCK_DETECT_RDREG_LOCK_A_OFFSET 0x00000010
#define PPM_LOCK_DETECT_RDREG_LOCK_A_BITWIDTH 0x00000001
#define PPM_LOCK_DETECT_RDREG_LOCK_A_MASK 0x00010000
#define PPM_LOCK_DETECT_RDREG_LOCK_A_ACCESS AW_CSR_READ_ONLY
#define PPM_LOCK_DETECT_RDREG_LOCK_A_RESET_VALUE 0x00000000

 
 
 
#define PPM_LOCK_DETECT_RDREG_MEAS_ACK_A_OFFSET 0x00000011
#define PPM_LOCK_DETECT_RDREG_MEAS_ACK_A_BITWIDTH 0x00000001
#define PPM_LOCK_DETECT_RDREG_MEAS_ACK_A_MASK 0x00020000
#define PPM_LOCK_DETECT_RDREG_MEAS_ACK_A_ACCESS AW_CSR_READ_ONLY
#define PPM_LOCK_DETECT_RDREG_MEAS_ACK_A_RESET_VALUE 0x00000000

 
 
 
#define PPM_LOCK_DETECT_RDREG_LOCKLOSS_STICKY_A_OFFSET 0x00000012
#define PPM_LOCK_DETECT_RDREG_LOCKLOSS_STICKY_A_BITWIDTH 0x00000001
#define PPM_LOCK_DETECT_RDREG_LOCKLOSS_STICKY_A_MASK 0x00040000
#define PPM_LOCK_DETECT_RDREG_LOCKLOSS_STICKY_A_ACCESS AW_CSR_READ_ONLY
#define PPM_LOCK_DETECT_RDREG_LOCKLOSS_STICKY_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define PPM_LOCK_DETECT_REG1_ADDR 0x00000178
#define PPM_LOCK_DETECT_REG1_SIZE 32

 
 
 
#define PPM_LOCK_DETECT_REG1_EN_A_OFFSET 0x00000000
#define PPM_LOCK_DETECT_REG1_EN_A_BITWIDTH 0x00000001
#define PPM_LOCK_DETECT_REG1_EN_A_MASK 0x00000001
#define PPM_LOCK_DETECT_REG1_EN_A_ACCESS AW_CSR_READ_WRITE
#define PPM_LOCK_DETECT_REG1_EN_A_RESET_VALUE 0x00000000

 
 
 
#define PPM_LOCK_DETECT_REG1_FREEZE_A_OFFSET 0x00000001
#define PPM_LOCK_DETECT_REG1_FREEZE_A_BITWIDTH 0x00000001
#define PPM_LOCK_DETECT_REG1_FREEZE_A_MASK 0x00000002
#define PPM_LOCK_DETECT_REG1_FREEZE_A_ACCESS AW_CSR_READ_WRITE
#define PPM_LOCK_DETECT_REG1_FREEZE_A_RESET_VALUE 0x00000000

 
 
 
#define PPM_LOCK_DETECT_REG1_RECOVER_EN_NT_OFFSET 0x00000002
#define PPM_LOCK_DETECT_REG1_RECOVER_EN_NT_BITWIDTH 0x00000001
#define PPM_LOCK_DETECT_REG1_RECOVER_EN_NT_MASK 0x00000004
#define PPM_LOCK_DETECT_REG1_RECOVER_EN_NT_ACCESS AW_CSR_READ_WRITE
#define PPM_LOCK_DETECT_REG1_RECOVER_EN_NT_RESET_VALUE 0x00000000

 
 
 
#define PPM_LOCK_DETECT_REG1_DLPF_RESET_EN_NT_OFFSET 0x00000003
#define PPM_LOCK_DETECT_REG1_DLPF_RESET_EN_NT_BITWIDTH 0x00000001
#define PPM_LOCK_DETECT_REG1_DLPF_RESET_EN_NT_MASK 0x00000008
#define PPM_LOCK_DETECT_REG1_DLPF_RESET_EN_NT_ACCESS AW_CSR_READ_WRITE
#define PPM_LOCK_DETECT_REG1_DLPF_RESET_EN_NT_RESET_VALUE 0x00000000

 
 
 
#define PPM_LOCK_DETECT_REG1_TIMING_WINDOW_NT_OFFSET 0x00000004
#define PPM_LOCK_DETECT_REG1_TIMING_WINDOW_NT_BITWIDTH 0x00000004
#define PPM_LOCK_DETECT_REG1_TIMING_WINDOW_NT_MASK 0x000000F0
#define PPM_LOCK_DETECT_REG1_TIMING_WINDOW_NT_ACCESS AW_CSR_READ_WRITE
#define PPM_LOCK_DETECT_REG1_TIMING_WINDOW_NT_RESET_VALUE 0x00000000

 
 
 
#define PPM_LOCK_DETECT_REG1_LOCKLOSS_CLR_A_OFFSET 0x00000008
#define PPM_LOCK_DETECT_REG1_LOCKLOSS_CLR_A_BITWIDTH 0x00000001
#define PPM_LOCK_DETECT_REG1_LOCKLOSS_CLR_A_MASK 0x00000100
#define PPM_LOCK_DETECT_REG1_LOCKLOSS_CLR_A_ACCESS AW_CSR_READ_WRITE
#define PPM_LOCK_DETECT_REG1_LOCKLOSS_CLR_A_RESET_VALUE 0x00000000

 
 
 
#define PPM_LOCK_DETECT_REG1_MFSM_LOCKLOSS_EN_NT_OFFSET 0x00000009
#define PPM_LOCK_DETECT_REG1_MFSM_LOCKLOSS_EN_NT_BITWIDTH 0x00000001
#define PPM_LOCK_DETECT_REG1_MFSM_LOCKLOSS_EN_NT_MASK 0x00000200
#define PPM_LOCK_DETECT_REG1_MFSM_LOCKLOSS_EN_NT_ACCESS AW_CSR_READ_WRITE
#define PPM_LOCK_DETECT_REG1_MFSM_LOCKLOSS_EN_NT_RESET_VALUE 0x00000000

 
 
 
#define PPM_LOCK_DETECT_REG1_RECOVER_WAIT_FOR_RELOCK_NT_OFFSET 0x0000000A
#define PPM_LOCK_DETECT_REG1_RECOVER_WAIT_FOR_RELOCK_NT_BITWIDTH 0x00000001
#define PPM_LOCK_DETECT_REG1_RECOVER_WAIT_FOR_RELOCK_NT_MASK 0x00000400
#define PPM_LOCK_DETECT_REG1_RECOVER_WAIT_FOR_RELOCK_NT_ACCESS AW_CSR_READ_WRITE
#define PPM_LOCK_DETECT_REG1_RECOVER_WAIT_FOR_RELOCK_NT_RESET_VALUE 0x00000000

 
 
 
#define PPM_LOCK_DETECT_REG1_MEAS_REQ_A_OFFSET 0x0000000B
#define PPM_LOCK_DETECT_REG1_MEAS_REQ_A_BITWIDTH 0x00000001
#define PPM_LOCK_DETECT_REG1_MEAS_REQ_A_MASK 0x00000800
#define PPM_LOCK_DETECT_REG1_MEAS_REQ_A_ACCESS AW_CSR_READ_WRITE
#define PPM_LOCK_DETECT_REG1_MEAS_REQ_A_RESET_VALUE 0x00000000

 
 
 
#define PPM_LOCK_DETECT_REG1_CLK_SEL_NT_OFFSET 0x0000000C
#define PPM_LOCK_DETECT_REG1_CLK_SEL_NT_BITWIDTH 0x00000001
#define PPM_LOCK_DETECT_REG1_CLK_SEL_NT_MASK 0x00001000
#define PPM_LOCK_DETECT_REG1_CLK_SEL_NT_ACCESS AW_CSR_READ_WRITE
#define PPM_LOCK_DETECT_REG1_CLK_SEL_NT_RESET_VALUE 0x00000000

 
 
 
#define PPM_LOCK_DETECT_REG1_FREQ_LOCK_THRESHOLD_NT_OFFSET 0x00000010
#define PPM_LOCK_DETECT_REG1_FREQ_LOCK_THRESHOLD_NT_BITWIDTH 0x00000010
#define PPM_LOCK_DETECT_REG1_FREQ_LOCK_THRESHOLD_NT_MASK 0xFFFF0000
#define PPM_LOCK_DETECT_REG1_FREQ_LOCK_THRESHOLD_NT_ACCESS AW_CSR_READ_WRITE
#define PPM_LOCK_DETECT_REG1_FREQ_LOCK_THRESHOLD_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define PPM_LOCK_DETECT_REG2_ADDR 0x0000017C
#define PPM_LOCK_DETECT_REG2_SIZE 32

 
 
 
#define PPM_LOCK_DETECT_REG2_FREQ_TARGET_NT_OFFSET 0x00000000
#define PPM_LOCK_DETECT_REG2_FREQ_TARGET_NT_BITWIDTH 0x00000010
#define PPM_LOCK_DETECT_REG2_FREQ_TARGET_NT_MASK 0x0000FFFF
#define PPM_LOCK_DETECT_REG2_FREQ_TARGET_NT_ACCESS AW_CSR_READ_WRITE
#define PPM_LOCK_DETECT_REG2_FREQ_TARGET_NT_RESET_VALUE 0x00000000

 
 
 
#define PPM_LOCK_DETECT_REG2_INIT_DELAY_NT_OFFSET 0x00000010
#define PPM_LOCK_DETECT_REG2_INIT_DELAY_NT_BITWIDTH 0x00000010
#define PPM_LOCK_DETECT_REG2_INIT_DELAY_NT_MASK 0xFFFF0000
#define PPM_LOCK_DETECT_REG2_INIT_DELAY_NT_ACCESS AW_CSR_READ_WRITE
#define PPM_LOCK_DETECT_REG2_INIT_DELAY_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define PPM_LOCK_DETECT_REG3_ADDR 0x00000180
#define PPM_LOCK_DETECT_REG3_SIZE 32

 
 
 
#define PPM_LOCK_DETECT_REG3_LOCK_DELAY_NT_OFFSET 0x00000000
#define PPM_LOCK_DETECT_REG3_LOCK_DELAY_NT_BITWIDTH 0x00000010
#define PPM_LOCK_DETECT_REG3_LOCK_DELAY_NT_MASK 0x0000FFFF
#define PPM_LOCK_DETECT_REG3_LOCK_DELAY_NT_ACCESS AW_CSR_READ_WRITE
#define PPM_LOCK_DETECT_REG3_LOCK_DELAY_NT_RESET_VALUE 0x00000000

 
 
 
#define PPM_LOCK_DETECT_REG3_DLPF_RESET_MFSM_DELAY_NT_OFFSET 0x00000010
#define PPM_LOCK_DETECT_REG3_DLPF_RESET_MFSM_DELAY_NT_BITWIDTH 0x00000010
#define PPM_LOCK_DETECT_REG3_DLPF_RESET_MFSM_DELAY_NT_MASK 0xFFFF0000
#define PPM_LOCK_DETECT_REG3_DLPF_RESET_MFSM_DELAY_NT_ACCESS AW_CSR_READ_WRITE
#define PPM_LOCK_DETECT_REG3_DLPF_RESET_MFSM_DELAY_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define PVT_MEASURE_ADDR 0x00000184
#define PVT_MEASURE_SIZE 32

 
 
 
#define PVT_MEASURE_FREQ_TARGET_NT_OFFSET 0x00000000
#define PVT_MEASURE_FREQ_TARGET_NT_BITWIDTH 0x00000010
#define PVT_MEASURE_FREQ_TARGET_NT_MASK 0x0000FFFF
#define PVT_MEASURE_FREQ_TARGET_NT_ACCESS AW_CSR_READ_WRITE
#define PVT_MEASURE_FREQ_TARGET_NT_RESET_VALUE 0x00000000

 
 
 
#define PVT_MEASURE_RECOVER_EN_NT_OFFSET 0x00000010
#define PVT_MEASURE_RECOVER_EN_NT_BITWIDTH 0x00000001
#define PVT_MEASURE_RECOVER_EN_NT_MASK 0x00010000
#define PVT_MEASURE_RECOVER_EN_NT_ACCESS AW_CSR_READ_WRITE
#define PVT_MEASURE_RECOVER_EN_NT_RESET_VALUE 0x00000000

 
 
 
#define PVT_MEASURE_REQ_A_OFFSET 0x00000011
#define PVT_MEASURE_REQ_A_BITWIDTH 0x00000001
#define PVT_MEASURE_REQ_A_MASK 0x00020000
#define PVT_MEASURE_REQ_A_ACCESS AW_CSR_READ_WRITE
#define PVT_MEASURE_REQ_A_RESET_VALUE 0x00000000

 
 
 
#define PVT_MEASURE_TIMING_WINDOW_NT_OFFSET 0x00000012
#define PVT_MEASURE_TIMING_WINDOW_NT_BITWIDTH 0x00000004
#define PVT_MEASURE_TIMING_WINDOW_NT_MASK 0x003C0000
#define PVT_MEASURE_TIMING_WINDOW_NT_ACCESS AW_CSR_READ_WRITE
#define PVT_MEASURE_TIMING_WINDOW_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define PVT_MEASURE_RDREG_ADDR 0x00000188
#define PVT_MEASURE_RDREG_SIZE 32

 
 
 
#define PVT_MEASURE_RDREG_RESULT_OFFSET 0x00000000
#define PVT_MEASURE_RDREG_RESULT_BITWIDTH 0x00000010
#define PVT_MEASURE_RDREG_RESULT_MASK 0x0000FFFF
#define PVT_MEASURE_RDREG_RESULT_ACCESS AW_CSR_READ_ONLY
#define PVT_MEASURE_RDREG_RESULT_RESET_VALUE 0x00000000

 
 
 
#define PVT_MEASURE_RDREG_ACK_A_OFFSET 0x00000010
#define PVT_MEASURE_RDREG_ACK_A_BITWIDTH 0x00000001
#define PVT_MEASURE_RDREG_ACK_A_MASK 0x00010000
#define PVT_MEASURE_RDREG_ACK_A_ACCESS AW_CSR_READ_ONLY
#define PVT_MEASURE_RDREG_ACK_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define REFDET_RDREG_ADDR 0x0000018C
#define REFDET_RDREG_SIZE 32

 
 
 
#define REFDET_RDREG_DONE_A_OFFSET 0x00000000
#define REFDET_RDREG_DONE_A_BITWIDTH 0x00000001
#define REFDET_RDREG_DONE_A_MASK 0x00000001
#define REFDET_RDREG_DONE_A_ACCESS AW_CSR_READ_ONLY
#define REFDET_RDREG_DONE_A_RESET_VALUE 0x00000000

 
 
 
#define REFDET_RDREG_STAT_NT_OFFSET 0x00000001
#define REFDET_RDREG_STAT_NT_BITWIDTH 0x00000001
#define REFDET_RDREG_STAT_NT_MASK 0x00000002
#define REFDET_RDREG_STAT_NT_ACCESS AW_CSR_READ_ONLY
#define REFDET_RDREG_STAT_NT_RESET_VALUE 0x00000000

 
 
 
#define REFDET_RDREG_COUNT_NT_OFFSET 0x00000010
#define REFDET_RDREG_COUNT_NT_BITWIDTH 0x00000010
#define REFDET_RDREG_COUNT_NT_MASK 0xFFFF0000
#define REFDET_RDREG_COUNT_NT_ACCESS AW_CSR_READ_ONLY
#define REFDET_RDREG_COUNT_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define REFDET_REG1_ADDR 0x00000190
#define REFDET_REG1_SIZE 32

 
 
 
#define REFDET_REG1_COUNT_NT_OFFSET 0x00000000
#define REFDET_REG1_COUNT_NT_BITWIDTH 0x00000010
#define REFDET_REG1_COUNT_NT_MASK 0x0000FFFF
#define REFDET_REG1_COUNT_NT_ACCESS AW_CSR_READ_WRITE
#define REFDET_REG1_COUNT_NT_RESET_VALUE 0x00000064

 
 
 
#define REFDET_REG1_START_A_OFFSET 0x00000010
#define REFDET_REG1_START_A_BITWIDTH 0x00000001
#define REFDET_REG1_START_A_MASK 0x00010000
#define REFDET_REG1_START_A_ACCESS AW_CSR_READ_WRITE
#define REFDET_REG1_START_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define REFDET_REG2_ADDR 0x00000194
#define REFDET_REG2_SIZE 32

 
 
 
#define REFDET_REG2_MIN_NT_OFFSET 0x00000000
#define REFDET_REG2_MIN_NT_BITWIDTH 0x00000010
#define REFDET_REG2_MIN_NT_MASK 0x0000FFFF
#define REFDET_REG2_MIN_NT_ACCESS AW_CSR_READ_WRITE
#define REFDET_REG2_MIN_NT_RESET_VALUE 0x00000032

 
 
 
#define REFDET_REG2_MAX_NT_OFFSET 0x00000010
#define REFDET_REG2_MAX_NT_BITWIDTH 0x00000010
#define REFDET_REG2_MAX_NT_MASK 0xFFFF0000
#define REFDET_REG2_MAX_NT_ACCESS AW_CSR_READ_WRITE
#define REFDET_REG2_MAX_NT_RESET_VALUE 0x0000012C

 
 
 
 
 
#define RST_AFE_CMN_ADDR 0x00000198
#define RST_AFE_CMN_SIZE 32

 
 
 
 
 
#define RST_AFE_CMN_ATEST_ADC_BA_OFFSET 0x00000000
#define RST_AFE_CMN_ATEST_ADC_BA_BITWIDTH 0x00000001
#define RST_AFE_CMN_ATEST_ADC_BA_MASK 0x00000001
#define RST_AFE_CMN_ATEST_ADC_BA_ACCESS AW_CSR_READ_WRITE
#define RST_AFE_CMN_ATEST_ADC_BA_RESET_VALUE 0x00000000

 
 
 
 
 
#define RST_AFE_CMN_ATEST_PMON_BA_OFFSET 0x00000001
#define RST_AFE_CMN_ATEST_PMON_BA_BITWIDTH 0x00000001
#define RST_AFE_CMN_ATEST_PMON_BA_MASK 0x00000002
#define RST_AFE_CMN_ATEST_PMON_BA_ACCESS AW_CSR_READ_WRITE
#define RST_AFE_CMN_ATEST_PMON_BA_RESET_VALUE 0x00000000

 
 
 
 
 
#define RST_AFE_CMN_CLKGEN_DCO_BA_OFFSET 0x00000002
#define RST_AFE_CMN_CLKGEN_DCO_BA_BITWIDTH 0x00000001
#define RST_AFE_CMN_CLKGEN_DCO_BA_MASK 0x00000004
#define RST_AFE_CMN_CLKGEN_DCO_BA_ACCESS AW_CSR_READ_WRITE
#define RST_AFE_CMN_CLKGEN_DCO_BA_RESET_VALUE 0x00000000

 
 
 
 
 
#define RST_AFE_CMN_CLKGEN_POSTDIV_BA_OFFSET 0x00000003
#define RST_AFE_CMN_CLKGEN_POSTDIV_BA_BITWIDTH 0x00000001
#define RST_AFE_CMN_CLKGEN_POSTDIV_BA_MASK 0x00000008
#define RST_AFE_CMN_CLKGEN_POSTDIV_BA_ACCESS AW_CSR_READ_WRITE
#define RST_AFE_CMN_CLKGEN_POSTDIV_BA_RESET_VALUE 0x00000000

 
 
 
 
 
#define RST_AFE_CMN_CLKGEN_REFDIV_BA_OFFSET 0x00000004
#define RST_AFE_CMN_CLKGEN_REFDIV_BA_BITWIDTH 0x00000001
#define RST_AFE_CMN_CLKGEN_REFDIV_BA_MASK 0x00000010
#define RST_AFE_CMN_CLKGEN_REFDIV_BA_ACCESS AW_CSR_READ_WRITE
#define RST_AFE_CMN_CLKGEN_REFDIV_BA_RESET_VALUE 0x00000000

 
 
 
 
 
#define RST_AFE_CMN_CLKGEN_BA_OFFSET 0x00000005
#define RST_AFE_CMN_CLKGEN_BA_BITWIDTH 0x00000001
#define RST_AFE_CMN_CLKGEN_BA_MASK 0x00000020
#define RST_AFE_CMN_CLKGEN_BA_ACCESS AW_CSR_READ_WRITE
#define RST_AFE_CMN_CLKGEN_BA_RESET_VALUE 0x00000000

 
 
 
 
 
#define RST_AFE_CMN_CLKGEN_PCLK_BA_OFFSET 0x00000006
#define RST_AFE_CMN_CLKGEN_PCLK_BA_BITWIDTH 0x00000001
#define RST_AFE_CMN_CLKGEN_PCLK_BA_MASK 0x00000040
#define RST_AFE_CMN_CLKGEN_PCLK_BA_ACCESS AW_CSR_READ_WRITE
#define RST_AFE_CMN_CLKGEN_PCLK_BA_RESET_VALUE 0x00000000

 
 
 
 
 
#define RST_AFE_CMN_TERMCAL_DIV_BA_OFFSET 0x00000007
#define RST_AFE_CMN_TERMCAL_DIV_BA_BITWIDTH 0x00000001
#define RST_AFE_CMN_TERMCAL_DIV_BA_MASK 0x00000080
#define RST_AFE_CMN_TERMCAL_DIV_BA_ACCESS AW_CSR_READ_WRITE
#define RST_AFE_CMN_TERMCAL_DIV_BA_RESET_VALUE 0x00000000

 
 
 
#define RST_AFE_CMN_CLKABC_BA_OFFSET 0x00000008
#define RST_AFE_CMN_CLKABC_BA_BITWIDTH 0x00000001
#define RST_AFE_CMN_CLKABC_BA_MASK 0x00000100
#define RST_AFE_CMN_CLKABC_BA_ACCESS AW_CSR_READ_WRITE
#define RST_AFE_CMN_CLKABC_BA_RESET_VALUE 0x00000000

 
 
 
#define RST_AFE_CMN_CLKGEN_OCCDIV_BA_OFFSET 0x00000009
#define RST_AFE_CMN_CLKGEN_OCCDIV_BA_BITWIDTH 0x00000001
#define RST_AFE_CMN_CLKGEN_OCCDIV_BA_MASK 0x00000200
#define RST_AFE_CMN_CLKGEN_OCCDIV_BA_ACCESS AW_CSR_READ_WRITE
#define RST_AFE_CMN_CLKGEN_OCCDIV_BA_RESET_VALUE 0x00000000

 
 
 
 
 
#define RST_DBE_CMN_ADDR 0x0000019C
#define RST_DBE_CMN_SIZE 32

 
 
 
 
 
#define RST_DBE_CMN_PPM_LOCK_DETECT_BA_OFFSET 0x00000000
#define RST_DBE_CMN_PPM_LOCK_DETECT_BA_BITWIDTH 0x00000001
#define RST_DBE_CMN_PPM_LOCK_DETECT_BA_MASK 0x00000001
#define RST_DBE_CMN_PPM_LOCK_DETECT_BA_ACCESS AW_CSR_READ_WRITE
#define RST_DBE_CMN_PPM_LOCK_DETECT_BA_RESET_VALUE 0x00000000

 
 
 
 
 
#define RST_DBE_CMN_VCO_ADAPT_BA_OFFSET 0x00000001
#define RST_DBE_CMN_VCO_ADAPT_BA_BITWIDTH 0x00000001
#define RST_DBE_CMN_VCO_ADAPT_BA_MASK 0x00000002
#define RST_DBE_CMN_VCO_ADAPT_BA_ACCESS AW_CSR_READ_WRITE
#define RST_DBE_CMN_VCO_ADAPT_BA_RESET_VALUE 0x00000000

 
 
 
 
 
#define RST_DBE_CMN_IDCO_ADAPT_BA_OFFSET 0x00000002
#define RST_DBE_CMN_IDCO_ADAPT_BA_BITWIDTH 0x00000001
#define RST_DBE_CMN_IDCO_ADAPT_BA_MASK 0x00000004
#define RST_DBE_CMN_IDCO_ADAPT_BA_ACCESS AW_CSR_READ_WRITE
#define RST_DBE_CMN_IDCO_ADAPT_BA_RESET_VALUE 0x00000000

 
 
 
 
 
#define SEQ_CNTRL_CMN_ADDR 0x000001A0
#define SEQ_CNTRL_CMN_SIZE 32

 
 
 
#define SEQ_CNTRL_CMN_DONE_NT_OFFSET 0x00000000
#define SEQ_CNTRL_CMN_DONE_NT_BITWIDTH 0x00000001
#define SEQ_CNTRL_CMN_DONE_NT_MASK 0x00000001
#define SEQ_CNTRL_CMN_DONE_NT_ACCESS AW_CSR_READ_WRITE
#define SEQ_CNTRL_CMN_DONE_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define SRAM0_CFG_ADDR 0x000001A4
#define SRAM0_CFG_SIZE 32

 
 
 
#define SRAM0_CFG_RD_DATA_PIPELINE_STAGES_A_OFFSET 0x00000000
#define SRAM0_CFG_RD_DATA_PIPELINE_STAGES_A_BITWIDTH 0x00000004
#define SRAM0_CFG_RD_DATA_PIPELINE_STAGES_A_MASK 0x0000000F
#define SRAM0_CFG_RD_DATA_PIPELINE_STAGES_A_ACCESS AW_CSR_READ_WRITE
#define SRAM0_CFG_RD_DATA_PIPELINE_STAGES_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define SWITCHCLK_DBE_CMN_ADDR 0x000001A8
#define SWITCHCLK_DBE_CMN_SIZE 32

 
 
 
 
 
#define SWITCHCLK_DBE_CMN_LSREF_DIV_SEL_NT_OFFSET 0x00000000
#define SWITCHCLK_DBE_CMN_LSREF_DIV_SEL_NT_BITWIDTH 0x00000001
#define SWITCHCLK_DBE_CMN_LSREF_DIV_SEL_NT_MASK 0x00000001
#define SWITCHCLK_DBE_CMN_LSREF_DIV_SEL_NT_ACCESS AW_CSR_READ_WRITE
#define SWITCHCLK_DBE_CMN_LSREF_DIV_SEL_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define SWITCHCLK_DBE_CMN_VCODIV_SEL_NT_OFFSET 0x00000001
#define SWITCHCLK_DBE_CMN_VCODIV_SEL_NT_BITWIDTH 0x00000001
#define SWITCHCLK_DBE_CMN_VCODIV_SEL_NT_MASK 0x00000002
#define SWITCHCLK_DBE_CMN_VCODIV_SEL_NT_ACCESS AW_CSR_READ_WRITE
#define SWITCHCLK_DBE_CMN_VCODIV_SEL_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define SWITCHCLK_DBE_CMN_PCLK_SEL_NT_OFFSET 0x00000002
#define SWITCHCLK_DBE_CMN_PCLK_SEL_NT_BITWIDTH 0x00000001
#define SWITCHCLK_DBE_CMN_PCLK_SEL_NT_MASK 0x00000004
#define SWITCHCLK_DBE_CMN_PCLK_SEL_NT_ACCESS AW_CSR_READ_WRITE
#define SWITCHCLK_DBE_CMN_PCLK_SEL_NT_RESET_VALUE 0x00000000

 
 
 
#define SWITCHCLK_DBE_CMN_PPM_MEAS_DIV_NT_OFFSET 0x00000003
#define SWITCHCLK_DBE_CMN_PPM_MEAS_DIV_NT_BITWIDTH 0x00000002
#define SWITCHCLK_DBE_CMN_PPM_MEAS_DIV_NT_MASK 0x00000018
#define SWITCHCLK_DBE_CMN_PPM_MEAS_DIV_NT_ACCESS AW_CSR_READ_WRITE
#define SWITCHCLK_DBE_CMN_PPM_MEAS_DIV_NT_RESET_VALUE 0x00000000

 
 
 
#define SWITCHCLK_DBE_CMN_VCO_ADAPT_DIV_NT_OFFSET 0x00000005
#define SWITCHCLK_DBE_CMN_VCO_ADAPT_DIV_NT_BITWIDTH 0x00000002
#define SWITCHCLK_DBE_CMN_VCO_ADAPT_DIV_NT_MASK 0x00000060
#define SWITCHCLK_DBE_CMN_VCO_ADAPT_DIV_NT_ACCESS AW_CSR_READ_WRITE
#define SWITCHCLK_DBE_CMN_VCO_ADAPT_DIV_NT_RESET_VALUE 0x00000001

 
 
 
#define SWITCHCLK_DBE_CMN_MASTER_FAST_DIV_NT_OFFSET 0x00000007
#define SWITCHCLK_DBE_CMN_MASTER_FAST_DIV_NT_BITWIDTH 0x00000002
#define SWITCHCLK_DBE_CMN_MASTER_FAST_DIV_NT_MASK 0x00000180
#define SWITCHCLK_DBE_CMN_MASTER_FAST_DIV_NT_ACCESS AW_CSR_READ_WRITE
#define SWITCHCLK_DBE_CMN_MASTER_FAST_DIV_NT_RESET_VALUE 0x00000000

 
 
 
#define SWITCHCLK_DBE_CMN_MASTER_FAST_SEL_NT_OFFSET 0x00000009
#define SWITCHCLK_DBE_CMN_MASTER_FAST_SEL_NT_BITWIDTH 0x00000001
#define SWITCHCLK_DBE_CMN_MASTER_FAST_SEL_NT_MASK 0x00000200
#define SWITCHCLK_DBE_CMN_MASTER_FAST_SEL_NT_ACCESS AW_CSR_READ_WRITE
#define SWITCHCLK_DBE_CMN_MASTER_FAST_SEL_NT_RESET_VALUE 0x00000000

 
 
 
#define SWITCHCLK_DBE_CMN_MASTER_APB_SEL_NT_OFFSET 0x0000000A
#define SWITCHCLK_DBE_CMN_MASTER_APB_SEL_NT_BITWIDTH 0x00000001
#define SWITCHCLK_DBE_CMN_MASTER_APB_SEL_NT_MASK 0x00000400
#define SWITCHCLK_DBE_CMN_MASTER_APB_SEL_NT_ACCESS AW_CSR_READ_WRITE
#define SWITCHCLK_DBE_CMN_MASTER_APB_SEL_NT_RESET_VALUE 0x00000000

 
 
 
#define SWITCHCLK_DBE_CMN_SRAM_FAST_SEL_NT_OFFSET 0x0000000B
#define SWITCHCLK_DBE_CMN_SRAM_FAST_SEL_NT_BITWIDTH 0x00000001
#define SWITCHCLK_DBE_CMN_SRAM_FAST_SEL_NT_MASK 0x00000800
#define SWITCHCLK_DBE_CMN_SRAM_FAST_SEL_NT_ACCESS AW_CSR_READ_WRITE
#define SWITCHCLK_DBE_CMN_SRAM_FAST_SEL_NT_RESET_VALUE 0x00000000

 
 
 
#define SWITCHCLK_DBE_CMN_REFCLK_SEL_NT_OFFSET 0x0000000C
#define SWITCHCLK_DBE_CMN_REFCLK_SEL_NT_BITWIDTH 0x00000001
#define SWITCHCLK_DBE_CMN_REFCLK_SEL_NT_MASK 0x00001000
#define SWITCHCLK_DBE_CMN_REFCLK_SEL_NT_ACCESS AW_CSR_READ_WRITE
#define SWITCHCLK_DBE_CMN_REFCLK_SEL_NT_RESET_VALUE 0x00000000

 
 
 
#define SWITCHCLK_DBE_CMN_REFDET_SEL_NT_OFFSET 0x0000000D
#define SWITCHCLK_DBE_CMN_REFDET_SEL_NT_BITWIDTH 0x00000001
#define SWITCHCLK_DBE_CMN_REFDET_SEL_NT_MASK 0x00002000
#define SWITCHCLK_DBE_CMN_REFDET_SEL_NT_ACCESS AW_CSR_READ_WRITE
#define SWITCHCLK_DBE_CMN_REFDET_SEL_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define AFE_OCTERM_RX_ADDR 0x02000000
#define AFE_OCTERM_RX_SIZE 32

 
 
 
 
 
#define AFE_OCTERM_RX_BYPASS_ENA_A_OFFSET 0x00000000
#define AFE_OCTERM_RX_BYPASS_ENA_A_BITWIDTH 0x00000001
#define AFE_OCTERM_RX_BYPASS_ENA_A_MASK 0x00000001
#define AFE_OCTERM_RX_BYPASS_ENA_A_ACCESS AW_CSR_READ_WRITE
#define AFE_OCTERM_RX_BYPASS_ENA_A_RESET_VALUE 0x00000000

 
 
 
#define AFE_OCTERM_RX_ACC_TERM_CAL_NT_OFFSET 0x00000001
#define AFE_OCTERM_RX_ACC_TERM_CAL_NT_BITWIDTH 0x00000003
#define AFE_OCTERM_RX_ACC_TERM_CAL_NT_MASK 0x0000000E
#define AFE_OCTERM_RX_ACC_TERM_CAL_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_OCTERM_RX_ACC_TERM_CAL_NT_RESET_VALUE 0x00000000

 
 
 
 
 
 
 
 
 
 
 
#define AFE_OCTERM_RX_ACC_TERM_MODE_NT_OFFSET 0x00000004
#define AFE_OCTERM_RX_ACC_TERM_MODE_NT_BITWIDTH 0x00000003
#define AFE_OCTERM_RX_ACC_TERM_MODE_NT_MASK 0x00000070
#define AFE_OCTERM_RX_ACC_TERM_MODE_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_OCTERM_RX_ACC_TERM_MODE_NT_RESET_VALUE 0x00000001

 
 
 
 
 
#define ANLT_MON_ADDR 0x02000004
#define ANLT_MON_SIZE 32

 
 
 
#define ANLT_MON_ZERO_A_OFFSET 0x00000000
#define ANLT_MON_ZERO_A_BITWIDTH 0x00000001
#define ANLT_MON_ZERO_A_MASK 0x00000001
#define ANLT_MON_ZERO_A_ACCESS AW_CSR_READ_WRITE
#define ANLT_MON_ZERO_A_RESET_VALUE 0x00000000

 
 
 
 
 
 
#define ANLT_MON_EN_A_OFFSET 0x00000001
#define ANLT_MON_EN_A_BITWIDTH 0x00000001
#define ANLT_MON_EN_A_MASK 0x00000002
#define ANLT_MON_EN_A_ACCESS AW_CSR_READ_WRITE
#define ANLT_MON_EN_A_RESET_VALUE 0x00000000

 
 
 
 
 
 
 
 
 
#define ANLT_MON_SEL_NT_OFFSET 0x00000002
#define ANLT_MON_SEL_NT_BITWIDTH 0x00000003
#define ANLT_MON_SEL_NT_MASK 0x0000001C
#define ANLT_MON_SEL_NT_ACCESS AW_CSR_READ_WRITE
#define ANLT_MON_SEL_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define ANLT_MON_STOP_ON_FULL_NT_OFFSET 0x00000005
#define ANLT_MON_STOP_ON_FULL_NT_BITWIDTH 0x00000001
#define ANLT_MON_STOP_ON_FULL_NT_MASK 0x00000020
#define ANLT_MON_STOP_ON_FULL_NT_ACCESS AW_CSR_READ_WRITE
#define ANLT_MON_STOP_ON_FULL_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define ANLT_MON_RDREG_ADDR 0x02000008
#define ANLT_MON_RDREG_SIZE 32

 
 
 
 
 
#define ANLT_MON_RDREG_FULL_A_OFFSET 0x00000000
#define ANLT_MON_RDREG_FULL_A_BITWIDTH 0x00000001
#define ANLT_MON_RDREG_FULL_A_MASK 0x00000001
#define ANLT_MON_RDREG_FULL_A_ACCESS AW_CSR_READ_ONLY
#define ANLT_MON_RDREG_FULL_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define COMPUTE_ALU_RDREG1_ADDR 0x0200000C
#define COMPUTE_ALU_RDREG1_SIZE 32

 
 
 
#define COMPUTE_ALU_RDREG1_ACCUM_GTE_REGA_OUT_NT_OFFSET 0x00000000
#define COMPUTE_ALU_RDREG1_ACCUM_GTE_REGA_OUT_NT_BITWIDTH 0x00000001
#define COMPUTE_ALU_RDREG1_ACCUM_GTE_REGA_OUT_NT_MASK 0x00000001
#define COMPUTE_ALU_RDREG1_ACCUM_GTE_REGA_OUT_NT_ACCESS AW_CSR_READ_ONLY
#define COMPUTE_ALU_RDREG1_ACCUM_GTE_REGA_OUT_NT_RESET_VALUE 0x00000000

 
 
 
#define COMPUTE_ALU_RDREG1_ACCUM_GTE_REGB_OUT_NT_OFFSET 0x00000001
#define COMPUTE_ALU_RDREG1_ACCUM_GTE_REGB_OUT_NT_BITWIDTH 0x00000001
#define COMPUTE_ALU_RDREG1_ACCUM_GTE_REGB_OUT_NT_MASK 0x00000002
#define COMPUTE_ALU_RDREG1_ACCUM_GTE_REGB_OUT_NT_ACCESS AW_CSR_READ_ONLY
#define COMPUTE_ALU_RDREG1_ACCUM_GTE_REGB_OUT_NT_RESET_VALUE 0x00000000

 
 
 
#define COMPUTE_ALU_RDREG1_ACCUM_LTE_REGA_OUT_NT_OFFSET 0x00000002
#define COMPUTE_ALU_RDREG1_ACCUM_LTE_REGA_OUT_NT_BITWIDTH 0x00000001
#define COMPUTE_ALU_RDREG1_ACCUM_LTE_REGA_OUT_NT_MASK 0x00000004
#define COMPUTE_ALU_RDREG1_ACCUM_LTE_REGA_OUT_NT_ACCESS AW_CSR_READ_ONLY
#define COMPUTE_ALU_RDREG1_ACCUM_LTE_REGA_OUT_NT_RESET_VALUE 0x00000000

 
 
 
#define COMPUTE_ALU_RDREG1_ACCUM_LTE_REGB_OUT_NT_OFFSET 0x00000003
#define COMPUTE_ALU_RDREG1_ACCUM_LTE_REGB_OUT_NT_BITWIDTH 0x00000001
#define COMPUTE_ALU_RDREG1_ACCUM_LTE_REGB_OUT_NT_MASK 0x00000008
#define COMPUTE_ALU_RDREG1_ACCUM_LTE_REGB_OUT_NT_ACCESS AW_CSR_READ_ONLY
#define COMPUTE_ALU_RDREG1_ACCUM_LTE_REGB_OUT_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define COMPUTE_ALU_RDREG2_ADDR 0x02000010
#define COMPUTE_ALU_RDREG2_SIZE 32

 
 
 
#define COMPUTE_ALU_RDREG2_DIV_OUT_NT_OFFSET 0x00000000
#define COMPUTE_ALU_RDREG2_DIV_OUT_NT_BITWIDTH 0x00000010
#define COMPUTE_ALU_RDREG2_DIV_OUT_NT_MASK 0x0000FFFF
#define COMPUTE_ALU_RDREG2_DIV_OUT_NT_ACCESS AW_CSR_READ_ONLY
#define COMPUTE_ALU_RDREG2_DIV_OUT_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define COMPUTE_ALU_RDREG3_ADDR 0x02000014
#define COMPUTE_ALU_RDREG3_SIZE 32

 
 
 
#define COMPUTE_ALU_RDREG3_MULT_OUT_NT_OFFSET 0x00000000
#define COMPUTE_ALU_RDREG3_MULT_OUT_NT_BITWIDTH 0x00000010
#define COMPUTE_ALU_RDREG3_MULT_OUT_NT_MASK 0x0000FFFF
#define COMPUTE_ALU_RDREG3_MULT_OUT_NT_ACCESS AW_CSR_READ_ONLY
#define COMPUTE_ALU_RDREG3_MULT_OUT_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define COMPUTE_ALU_RDREG4_ADDR 0x02000018
#define COMPUTE_ALU_RDREG4_SIZE 32

 
 
 
#define COMPUTE_ALU_RDREG4_ACCUM_OUT_NT_OFFSET 0x00000000
#define COMPUTE_ALU_RDREG4_ACCUM_OUT_NT_BITWIDTH 0x00000010
#define COMPUTE_ALU_RDREG4_ACCUM_OUT_NT_MASK 0x0000FFFF
#define COMPUTE_ALU_RDREG4_ACCUM_OUT_NT_ACCESS AW_CSR_READ_ONLY
#define COMPUTE_ALU_RDREG4_ACCUM_OUT_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define COMPUTE_ALU_REG1_ADDR 0x0200001C
#define COMPUTE_ALU_REG1_SIZE 32

 
 
 
#define COMPUTE_ALU_REG1_LOAD_EXTERNAL_NUM_A_OFFSET 0x00000000
#define COMPUTE_ALU_REG1_LOAD_EXTERNAL_NUM_A_BITWIDTH 0x00000001
#define COMPUTE_ALU_REG1_LOAD_EXTERNAL_NUM_A_MASK 0x00000001
#define COMPUTE_ALU_REG1_LOAD_EXTERNAL_NUM_A_ACCESS AW_CSR_READ_WRITE
#define COMPUTE_ALU_REG1_LOAD_EXTERNAL_NUM_A_RESET_VALUE 0x00000000

 
 
 
#define COMPUTE_ALU_REG1_LOAD_EXTERNAL_DENOM_A_OFFSET 0x00000001
#define COMPUTE_ALU_REG1_LOAD_EXTERNAL_DENOM_A_BITWIDTH 0x00000001
#define COMPUTE_ALU_REG1_LOAD_EXTERNAL_DENOM_A_MASK 0x00000002
#define COMPUTE_ALU_REG1_LOAD_EXTERNAL_DENOM_A_ACCESS AW_CSR_READ_WRITE
#define COMPUTE_ALU_REG1_LOAD_EXTERNAL_DENOM_A_RESET_VALUE 0x00000000

 
 
 
#define COMPUTE_ALU_REG1_RESET_ACCUM_A_OFFSET 0x00000002
#define COMPUTE_ALU_REG1_RESET_ACCUM_A_BITWIDTH 0x00000001
#define COMPUTE_ALU_REG1_RESET_ACCUM_A_MASK 0x00000004
#define COMPUTE_ALU_REG1_RESET_ACCUM_A_ACCESS AW_CSR_READ_WRITE
#define COMPUTE_ALU_REG1_RESET_ACCUM_A_RESET_VALUE 0x00000000

 
 
 
#define COMPUTE_ALU_REG1_KEEP_LAST_DIV_A_OFFSET 0x00000003
#define COMPUTE_ALU_REG1_KEEP_LAST_DIV_A_BITWIDTH 0x00000001
#define COMPUTE_ALU_REG1_KEEP_LAST_DIV_A_MASK 0x00000008
#define COMPUTE_ALU_REG1_KEEP_LAST_DIV_A_ACCESS AW_CSR_READ_WRITE
#define COMPUTE_ALU_REG1_KEEP_LAST_DIV_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define COMPUTE_ALU_REG2_ADDR 0x02000020
#define COMPUTE_ALU_REG2_SIZE 32

 
 
 
#define COMPUTE_ALU_REG2_EXTERNAL_NUMER_VALUE_NT_OFFSET 0x00000000
#define COMPUTE_ALU_REG2_EXTERNAL_NUMER_VALUE_NT_BITWIDTH 0x00000010
#define COMPUTE_ALU_REG2_EXTERNAL_NUMER_VALUE_NT_MASK 0x0000FFFF
#define COMPUTE_ALU_REG2_EXTERNAL_NUMER_VALUE_NT_ACCESS AW_CSR_READ_WRITE
#define COMPUTE_ALU_REG2_EXTERNAL_NUMER_VALUE_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define COMPUTE_ALU_REG3_ADDR 0x02000024
#define COMPUTE_ALU_REG3_SIZE 32

 
 
 
#define COMPUTE_ALU_REG3_EXTERNAL_DENOM_VALUE_NT_OFFSET 0x00000000
#define COMPUTE_ALU_REG3_EXTERNAL_DENOM_VALUE_NT_BITWIDTH 0x00000010
#define COMPUTE_ALU_REG3_EXTERNAL_DENOM_VALUE_NT_MASK 0x0000FFFF
#define COMPUTE_ALU_REG3_EXTERNAL_DENOM_VALUE_NT_ACCESS AW_CSR_READ_WRITE
#define COMPUTE_ALU_REG3_EXTERNAL_DENOM_VALUE_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define COMPUTE_ALU_REG4_ADDR 0x02000028
#define COMPUTE_ALU_REG4_SIZE 32

 
 
 
#define COMPUTE_ALU_REG4_MULT_COEF_NT_OFFSET 0x00000000
#define COMPUTE_ALU_REG4_MULT_COEF_NT_BITWIDTH 0x0000000A
#define COMPUTE_ALU_REG4_MULT_COEF_NT_MASK 0x000003FF
#define COMPUTE_ALU_REG4_MULT_COEF_NT_ACCESS AW_CSR_READ_WRITE
#define COMPUTE_ALU_REG4_MULT_COEF_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define COMPUTE_ALU_REG5_ADDR 0x0200002C
#define COMPUTE_ALU_REG5_SIZE 32

 
 
 
#define COMPUTE_ALU_REG5_GTE_REGA_TH_NT_OFFSET 0x00000000
#define COMPUTE_ALU_REG5_GTE_REGA_TH_NT_BITWIDTH 0x00000014
#define COMPUTE_ALU_REG5_GTE_REGA_TH_NT_MASK 0x000FFFFF
#define COMPUTE_ALU_REG5_GTE_REGA_TH_NT_ACCESS AW_CSR_READ_WRITE
#define COMPUTE_ALU_REG5_GTE_REGA_TH_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define COMPUTE_ALU_REG6_ADDR 0x02000030
#define COMPUTE_ALU_REG6_SIZE 32

 
 
 
#define COMPUTE_ALU_REG6_GTE_REGB_TH_NT_OFFSET 0x00000000
#define COMPUTE_ALU_REG6_GTE_REGB_TH_NT_BITWIDTH 0x00000014
#define COMPUTE_ALU_REG6_GTE_REGB_TH_NT_MASK 0x000FFFFF
#define COMPUTE_ALU_REG6_GTE_REGB_TH_NT_ACCESS AW_CSR_READ_WRITE
#define COMPUTE_ALU_REG6_GTE_REGB_TH_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define COMPUTE_ALU_REG7_ADDR 0x02000034
#define COMPUTE_ALU_REG7_SIZE 32

 
 
 
#define COMPUTE_ALU_REG7_LTE_REGA_TH_NT_OFFSET 0x00000000
#define COMPUTE_ALU_REG7_LTE_REGA_TH_NT_BITWIDTH 0x00000014
#define COMPUTE_ALU_REG7_LTE_REGA_TH_NT_MASK 0x000FFFFF
#define COMPUTE_ALU_REG7_LTE_REGA_TH_NT_ACCESS AW_CSR_READ_WRITE
#define COMPUTE_ALU_REG7_LTE_REGA_TH_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define COMPUTE_ALU_REG8_ADDR 0x02000038
#define COMPUTE_ALU_REG8_SIZE 32

 
 
 
#define COMPUTE_ALU_REG8_LTE_REGB_TH_NT_OFFSET 0x00000000
#define COMPUTE_ALU_REG8_LTE_REGB_TH_NT_BITWIDTH 0x00000014
#define COMPUTE_ALU_REG8_LTE_REGB_TH_NT_MASK 0x000FFFFF
#define COMPUTE_ALU_REG8_LTE_REGB_TH_NT_ACCESS AW_CSR_READ_WRITE
#define COMPUTE_ALU_REG8_LTE_REGB_TH_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define CTL_DBE_OCLA_ADDR 0x0200003C
#define CTL_DBE_OCLA_SIZE 32

 
 
 
 
 
 
 
 
 
 
 
 
#define CTL_DBE_OCLA_CLKSEL_A_OFFSET 0x00000000
#define CTL_DBE_OCLA_CLKSEL_A_BITWIDTH 0x00000004
#define CTL_DBE_OCLA_CLKSEL_A_MASK 0x0000000F
#define CTL_DBE_OCLA_CLKSEL_A_ACCESS AW_CSR_READ_WRITE
#define CTL_DBE_OCLA_CLKSEL_A_RESET_VALUE 0x00000001

 
 
 
 
 
#define CTL_DBE_OCLA_TRIGGER_ADDR 0x02000040
#define CTL_DBE_OCLA_TRIGGER_SIZE 32

 
 
 
#define CTL_DBE_OCLA_TRIGGER_FIRE_A_OFFSET 0x00000000
#define CTL_DBE_OCLA_TRIGGER_FIRE_A_BITWIDTH 0x00000001
#define CTL_DBE_OCLA_TRIGGER_FIRE_A_MASK 0x00000001
#define CTL_DBE_OCLA_TRIGGER_FIRE_A_ACCESS AW_CSR_READ_WRITE
#define CTL_DBE_OCLA_TRIGGER_FIRE_A_RESET_VALUE 0x00000000

 
 
 
#define CTL_DBE_OCLA_TRIGGER_TYPE_A_OFFSET 0x00000001
#define CTL_DBE_OCLA_TRIGGER_TYPE_A_BITWIDTH 0x00000004
#define CTL_DBE_OCLA_TRIGGER_TYPE_A_MASK 0x0000001E
#define CTL_DBE_OCLA_TRIGGER_TYPE_A_ACCESS AW_CSR_READ_WRITE
#define CTL_DBE_OCLA_TRIGGER_TYPE_A_RESET_VALUE 0x00000000

 
 
 
#define CTL_DBE_OCLA_TRIGGER_BIT_ID_A_OFFSET 0x00000008
#define CTL_DBE_OCLA_TRIGGER_BIT_ID_A_BITWIDTH 0x00000005
#define CTL_DBE_OCLA_TRIGGER_BIT_ID_A_MASK 0x00001F00
#define CTL_DBE_OCLA_TRIGGER_BIT_ID_A_ACCESS AW_CSR_READ_WRITE
#define CTL_DBE_OCLA_TRIGGER_BIT_ID_A_RESET_VALUE 0x00000000

 
 
 
#define CTL_DBE_OCLA_TRIGGER_BLOCK_ID_A_OFFSET 0x00000010
#define CTL_DBE_OCLA_TRIGGER_BLOCK_ID_A_BITWIDTH 0x00000008
#define CTL_DBE_OCLA_TRIGGER_BLOCK_ID_A_MASK 0x00FF0000
#define CTL_DBE_OCLA_TRIGGER_BLOCK_ID_A_ACCESS AW_CSR_READ_WRITE
#define CTL_DBE_OCLA_TRIGGER_BLOCK_ID_A_RESET_VALUE 0x00000000

 
 
 
#define CTL_DBE_OCLA_TRIGGER_SIGNAL_ID_A_OFFSET 0x00000018
#define CTL_DBE_OCLA_TRIGGER_SIGNAL_ID_A_BITWIDTH 0x00000008
#define CTL_DBE_OCLA_TRIGGER_SIGNAL_ID_A_MASK 0xFF000000
#define CTL_DBE_OCLA_TRIGGER_SIGNAL_ID_A_ACCESS AW_CSR_READ_WRITE
#define CTL_DBE_OCLA_TRIGGER_SIGNAL_ID_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define CTL_DBE_TRACE_BUFFER_ADDR 0x02000044
#define CTL_DBE_TRACE_BUFFER_SIZE 32

 
 
 
#define CTL_DBE_TRACE_BUFFER_MODE_A_OFFSET 0x00000000
#define CTL_DBE_TRACE_BUFFER_MODE_A_BITWIDTH 0x00000002
#define CTL_DBE_TRACE_BUFFER_MODE_A_MASK 0x00000003
#define CTL_DBE_TRACE_BUFFER_MODE_A_ACCESS AW_CSR_READ_WRITE
#define CTL_DBE_TRACE_BUFFER_MODE_A_RESET_VALUE 0x00000000

 
 
 
#define CTL_DBE_TRACE_BUFFER_RDADDR_A_OFFSET 0x00000002
#define CTL_DBE_TRACE_BUFFER_RDADDR_A_BITWIDTH 0x0000000D
#define CTL_DBE_TRACE_BUFFER_RDADDR_A_MASK 0x00007FFC
#define CTL_DBE_TRACE_BUFFER_RDADDR_A_ACCESS AW_CSR_READ_WRITE
#define CTL_DBE_TRACE_BUFFER_RDADDR_A_RESET_VALUE 0x00000000

 
 
 
#define CTL_DBE_TRACE_BUFFER_SAMPLES_PER_CYCLE_A_OFFSET 0x00000010
#define CTL_DBE_TRACE_BUFFER_SAMPLES_PER_CYCLE_A_BITWIDTH 0x00000005
#define CTL_DBE_TRACE_BUFFER_SAMPLES_PER_CYCLE_A_MASK 0x001F0000
#define CTL_DBE_TRACE_BUFFER_SAMPLES_PER_CYCLE_A_ACCESS AW_CSR_READ_WRITE
#define CTL_DBE_TRACE_BUFFER_SAMPLES_PER_CYCLE_A_RESET_VALUE 0x00000000

 
 
 
#define CTL_DBE_TRACE_BUFFER_RAW_ADC_SELECT_A_OFFSET 0x00000015
#define CTL_DBE_TRACE_BUFFER_RAW_ADC_SELECT_A_BITWIDTH 0x00000006
#define CTL_DBE_TRACE_BUFFER_RAW_ADC_SELECT_A_MASK 0x07E00000
#define CTL_DBE_TRACE_BUFFER_RAW_ADC_SELECT_A_ACCESS AW_CSR_READ_WRITE
#define CTL_DBE_TRACE_BUFFER_RAW_ADC_SELECT_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define DAT_DBE_TRACE_BUFFER_ADDR 0x02000048
#define DAT_DBE_TRACE_BUFFER_SIZE 32

 
 
 
#define DAT_DBE_TRACE_BUFFER_RDDATA_OFFSET 0x00000000
#define DAT_DBE_TRACE_BUFFER_RDDATA_BITWIDTH 0x00000020
#define DAT_DBE_TRACE_BUFFER_RDDATA_MASK 0xFFFFFFFF
#define DAT_DBE_TRACE_BUFFER_RDDATA_ACCESS AW_CSR_READ_ONLY
#define DAT_DBE_TRACE_BUFFER_RDDATA_RESET_VALUE 0x00000000

 
 
 
 
 
#define DBE_RX_DBG_SAMPLE_AFE_REG0_ADDR 0x0200004C
#define DBE_RX_DBG_SAMPLE_AFE_REG0_SIZE 32

 
 
 
#define DBE_RX_DBG_SAMPLE_AFE_REG0_BLOCK0_NT_OFFSET 0x00000000
#define DBE_RX_DBG_SAMPLE_AFE_REG0_BLOCK0_NT_BITWIDTH 0x00000009
#define DBE_RX_DBG_SAMPLE_AFE_REG0_BLOCK0_NT_MASK 0x000001FF
#define DBE_RX_DBG_SAMPLE_AFE_REG0_BLOCK0_NT_ACCESS AW_CSR_READ_ONLY
#define DBE_RX_DBG_SAMPLE_AFE_REG0_BLOCK0_NT_RESET_VALUE 0x00000000

 
 
 
#define DBE_RX_DBG_SAMPLE_AFE_REG0_BLOCK1_NT_OFFSET 0x00000009
#define DBE_RX_DBG_SAMPLE_AFE_REG0_BLOCK1_NT_BITWIDTH 0x00000009
#define DBE_RX_DBG_SAMPLE_AFE_REG0_BLOCK1_NT_MASK 0x0003FE00
#define DBE_RX_DBG_SAMPLE_AFE_REG0_BLOCK1_NT_ACCESS AW_CSR_READ_ONLY
#define DBE_RX_DBG_SAMPLE_AFE_REG0_BLOCK1_NT_RESET_VALUE 0x00000000

 
 
 
#define DBE_RX_DBG_SAMPLE_AFE_REG0_BLOCK2_NT_OFFSET 0x00000012
#define DBE_RX_DBG_SAMPLE_AFE_REG0_BLOCK2_NT_BITWIDTH 0x00000009
#define DBE_RX_DBG_SAMPLE_AFE_REG0_BLOCK2_NT_MASK 0x07FC0000
#define DBE_RX_DBG_SAMPLE_AFE_REG0_BLOCK2_NT_ACCESS AW_CSR_READ_ONLY
#define DBE_RX_DBG_SAMPLE_AFE_REG0_BLOCK2_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define DBE_RX_DBG_SAMPLE_AFE_REG1_ADDR 0x02000050
#define DBE_RX_DBG_SAMPLE_AFE_REG1_SIZE 32

 
 
 
#define DBE_RX_DBG_SAMPLE_AFE_REG1_BLOCK3_NT_OFFSET 0x00000000
#define DBE_RX_DBG_SAMPLE_AFE_REG1_BLOCK3_NT_BITWIDTH 0x00000009
#define DBE_RX_DBG_SAMPLE_AFE_REG1_BLOCK3_NT_MASK 0x000001FF
#define DBE_RX_DBG_SAMPLE_AFE_REG1_BLOCK3_NT_ACCESS AW_CSR_READ_ONLY
#define DBE_RX_DBG_SAMPLE_AFE_REG1_BLOCK3_NT_RESET_VALUE 0x00000000

 
 
 
#define DBE_RX_DBG_SAMPLE_AFE_REG1_BLOCK4_NT_OFFSET 0x00000009
#define DBE_RX_DBG_SAMPLE_AFE_REG1_BLOCK4_NT_BITWIDTH 0x00000009
#define DBE_RX_DBG_SAMPLE_AFE_REG1_BLOCK4_NT_MASK 0x0003FE00
#define DBE_RX_DBG_SAMPLE_AFE_REG1_BLOCK4_NT_ACCESS AW_CSR_READ_ONLY
#define DBE_RX_DBG_SAMPLE_AFE_REG1_BLOCK4_NT_RESET_VALUE 0x00000000

 
 
 
#define DBE_RX_DBG_SAMPLE_AFE_REG1_BLOCK5_NT_OFFSET 0x00000012
#define DBE_RX_DBG_SAMPLE_AFE_REG1_BLOCK5_NT_BITWIDTH 0x00000009
#define DBE_RX_DBG_SAMPLE_AFE_REG1_BLOCK5_NT_MASK 0x07FC0000
#define DBE_RX_DBG_SAMPLE_AFE_REG1_BLOCK5_NT_ACCESS AW_CSR_READ_ONLY
#define DBE_RX_DBG_SAMPLE_AFE_REG1_BLOCK5_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define DBE_RX_DBG_SAMPLE_AFE_REG10_ADDR 0x02000054
#define DBE_RX_DBG_SAMPLE_AFE_REG10_SIZE 32

 
 
 
#define DBE_RX_DBG_SAMPLE_AFE_REG10_BLOCK30_NT_OFFSET 0x00000000
#define DBE_RX_DBG_SAMPLE_AFE_REG10_BLOCK30_NT_BITWIDTH 0x00000009
#define DBE_RX_DBG_SAMPLE_AFE_REG10_BLOCK30_NT_MASK 0x000001FF
#define DBE_RX_DBG_SAMPLE_AFE_REG10_BLOCK30_NT_ACCESS AW_CSR_READ_ONLY
#define DBE_RX_DBG_SAMPLE_AFE_REG10_BLOCK30_NT_RESET_VALUE 0x00000000

 
 
 
#define DBE_RX_DBG_SAMPLE_AFE_REG10_BLOCK31_NT_OFFSET 0x00000009
#define DBE_RX_DBG_SAMPLE_AFE_REG10_BLOCK31_NT_BITWIDTH 0x00000009
#define DBE_RX_DBG_SAMPLE_AFE_REG10_BLOCK31_NT_MASK 0x0003FE00
#define DBE_RX_DBG_SAMPLE_AFE_REG10_BLOCK31_NT_ACCESS AW_CSR_READ_ONLY
#define DBE_RX_DBG_SAMPLE_AFE_REG10_BLOCK31_NT_RESET_VALUE 0x00000000

 
 
 
#define DBE_RX_DBG_SAMPLE_AFE_REG10_BLOCK32_NT_OFFSET 0x00000012
#define DBE_RX_DBG_SAMPLE_AFE_REG10_BLOCK32_NT_BITWIDTH 0x00000009
#define DBE_RX_DBG_SAMPLE_AFE_REG10_BLOCK32_NT_MASK 0x07FC0000
#define DBE_RX_DBG_SAMPLE_AFE_REG10_BLOCK32_NT_ACCESS AW_CSR_READ_ONLY
#define DBE_RX_DBG_SAMPLE_AFE_REG10_BLOCK32_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define DBE_RX_DBG_SAMPLE_AFE_REG2_ADDR 0x02000058
#define DBE_RX_DBG_SAMPLE_AFE_REG2_SIZE 32

 
 
 
#define DBE_RX_DBG_SAMPLE_AFE_REG2_BLOCK6_NT_OFFSET 0x00000000
#define DBE_RX_DBG_SAMPLE_AFE_REG2_BLOCK6_NT_BITWIDTH 0x00000009
#define DBE_RX_DBG_SAMPLE_AFE_REG2_BLOCK6_NT_MASK 0x000001FF
#define DBE_RX_DBG_SAMPLE_AFE_REG2_BLOCK6_NT_ACCESS AW_CSR_READ_ONLY
#define DBE_RX_DBG_SAMPLE_AFE_REG2_BLOCK6_NT_RESET_VALUE 0x00000000

 
 
 
#define DBE_RX_DBG_SAMPLE_AFE_REG2_BLOCK7_NT_OFFSET 0x00000009
#define DBE_RX_DBG_SAMPLE_AFE_REG2_BLOCK7_NT_BITWIDTH 0x00000009
#define DBE_RX_DBG_SAMPLE_AFE_REG2_BLOCK7_NT_MASK 0x0003FE00
#define DBE_RX_DBG_SAMPLE_AFE_REG2_BLOCK7_NT_ACCESS AW_CSR_READ_ONLY
#define DBE_RX_DBG_SAMPLE_AFE_REG2_BLOCK7_NT_RESET_VALUE 0x00000000

 
 
 
#define DBE_RX_DBG_SAMPLE_AFE_REG2_BLOCK8_NT_OFFSET 0x00000012
#define DBE_RX_DBG_SAMPLE_AFE_REG2_BLOCK8_NT_BITWIDTH 0x00000009
#define DBE_RX_DBG_SAMPLE_AFE_REG2_BLOCK8_NT_MASK 0x07FC0000
#define DBE_RX_DBG_SAMPLE_AFE_REG2_BLOCK8_NT_ACCESS AW_CSR_READ_ONLY
#define DBE_RX_DBG_SAMPLE_AFE_REG2_BLOCK8_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define DBE_RX_DBG_SAMPLE_AFE_REG3_ADDR 0x0200005C
#define DBE_RX_DBG_SAMPLE_AFE_REG3_SIZE 32

 
 
 
#define DBE_RX_DBG_SAMPLE_AFE_REG3_BLOCK9_NT_OFFSET 0x00000000
#define DBE_RX_DBG_SAMPLE_AFE_REG3_BLOCK9_NT_BITWIDTH 0x00000009
#define DBE_RX_DBG_SAMPLE_AFE_REG3_BLOCK9_NT_MASK 0x000001FF
#define DBE_RX_DBG_SAMPLE_AFE_REG3_BLOCK9_NT_ACCESS AW_CSR_READ_ONLY
#define DBE_RX_DBG_SAMPLE_AFE_REG3_BLOCK9_NT_RESET_VALUE 0x00000000

 
 
 
#define DBE_RX_DBG_SAMPLE_AFE_REG3_BLOCK10_NT_OFFSET 0x00000009
#define DBE_RX_DBG_SAMPLE_AFE_REG3_BLOCK10_NT_BITWIDTH 0x00000009
#define DBE_RX_DBG_SAMPLE_AFE_REG3_BLOCK10_NT_MASK 0x0003FE00
#define DBE_RX_DBG_SAMPLE_AFE_REG3_BLOCK10_NT_ACCESS AW_CSR_READ_ONLY
#define DBE_RX_DBG_SAMPLE_AFE_REG3_BLOCK10_NT_RESET_VALUE 0x00000000

 
 
 
#define DBE_RX_DBG_SAMPLE_AFE_REG3_BLOCK11_NT_OFFSET 0x00000012
#define DBE_RX_DBG_SAMPLE_AFE_REG3_BLOCK11_NT_BITWIDTH 0x00000009
#define DBE_RX_DBG_SAMPLE_AFE_REG3_BLOCK11_NT_MASK 0x07FC0000
#define DBE_RX_DBG_SAMPLE_AFE_REG3_BLOCK11_NT_ACCESS AW_CSR_READ_ONLY
#define DBE_RX_DBG_SAMPLE_AFE_REG3_BLOCK11_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define DBE_RX_DBG_SAMPLE_AFE_REG4_ADDR 0x02000060
#define DBE_RX_DBG_SAMPLE_AFE_REG4_SIZE 32

 
 
 
#define DBE_RX_DBG_SAMPLE_AFE_REG4_BLOCK12_NT_OFFSET 0x00000000
#define DBE_RX_DBG_SAMPLE_AFE_REG4_BLOCK12_NT_BITWIDTH 0x00000009
#define DBE_RX_DBG_SAMPLE_AFE_REG4_BLOCK12_NT_MASK 0x000001FF
#define DBE_RX_DBG_SAMPLE_AFE_REG4_BLOCK12_NT_ACCESS AW_CSR_READ_ONLY
#define DBE_RX_DBG_SAMPLE_AFE_REG4_BLOCK12_NT_RESET_VALUE 0x00000000

 
 
 
#define DBE_RX_DBG_SAMPLE_AFE_REG4_BLOCK13_NT_OFFSET 0x00000009
#define DBE_RX_DBG_SAMPLE_AFE_REG4_BLOCK13_NT_BITWIDTH 0x00000009
#define DBE_RX_DBG_SAMPLE_AFE_REG4_BLOCK13_NT_MASK 0x0003FE00
#define DBE_RX_DBG_SAMPLE_AFE_REG4_BLOCK13_NT_ACCESS AW_CSR_READ_ONLY
#define DBE_RX_DBG_SAMPLE_AFE_REG4_BLOCK13_NT_RESET_VALUE 0x00000000

 
 
 
#define DBE_RX_DBG_SAMPLE_AFE_REG4_BLOCK14_NT_OFFSET 0x00000012
#define DBE_RX_DBG_SAMPLE_AFE_REG4_BLOCK14_NT_BITWIDTH 0x00000009
#define DBE_RX_DBG_SAMPLE_AFE_REG4_BLOCK14_NT_MASK 0x07FC0000
#define DBE_RX_DBG_SAMPLE_AFE_REG4_BLOCK14_NT_ACCESS AW_CSR_READ_ONLY
#define DBE_RX_DBG_SAMPLE_AFE_REG4_BLOCK14_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define DBE_RX_DBG_SAMPLE_AFE_REG5_ADDR 0x02000064
#define DBE_RX_DBG_SAMPLE_AFE_REG5_SIZE 32

 
 
 
#define DBE_RX_DBG_SAMPLE_AFE_REG5_BLOCK15_NT_OFFSET 0x00000000
#define DBE_RX_DBG_SAMPLE_AFE_REG5_BLOCK15_NT_BITWIDTH 0x00000009
#define DBE_RX_DBG_SAMPLE_AFE_REG5_BLOCK15_NT_MASK 0x000001FF
#define DBE_RX_DBG_SAMPLE_AFE_REG5_BLOCK15_NT_ACCESS AW_CSR_READ_ONLY
#define DBE_RX_DBG_SAMPLE_AFE_REG5_BLOCK15_NT_RESET_VALUE 0x00000000

 
 
 
#define DBE_RX_DBG_SAMPLE_AFE_REG5_BLOCK16_NT_OFFSET 0x00000009
#define DBE_RX_DBG_SAMPLE_AFE_REG5_BLOCK16_NT_BITWIDTH 0x00000009
#define DBE_RX_DBG_SAMPLE_AFE_REG5_BLOCK16_NT_MASK 0x0003FE00
#define DBE_RX_DBG_SAMPLE_AFE_REG5_BLOCK16_NT_ACCESS AW_CSR_READ_ONLY
#define DBE_RX_DBG_SAMPLE_AFE_REG5_BLOCK16_NT_RESET_VALUE 0x00000000

 
 
 
#define DBE_RX_DBG_SAMPLE_AFE_REG5_BLOCK17_NT_OFFSET 0x00000012
#define DBE_RX_DBG_SAMPLE_AFE_REG5_BLOCK17_NT_BITWIDTH 0x00000009
#define DBE_RX_DBG_SAMPLE_AFE_REG5_BLOCK17_NT_MASK 0x07FC0000
#define DBE_RX_DBG_SAMPLE_AFE_REG5_BLOCK17_NT_ACCESS AW_CSR_READ_ONLY
#define DBE_RX_DBG_SAMPLE_AFE_REG5_BLOCK17_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define DBE_RX_DBG_SAMPLE_AFE_REG6_ADDR 0x02000068
#define DBE_RX_DBG_SAMPLE_AFE_REG6_SIZE 32

 
 
 
#define DBE_RX_DBG_SAMPLE_AFE_REG6_BLOCK18_NT_OFFSET 0x00000000
#define DBE_RX_DBG_SAMPLE_AFE_REG6_BLOCK18_NT_BITWIDTH 0x00000009
#define DBE_RX_DBG_SAMPLE_AFE_REG6_BLOCK18_NT_MASK 0x000001FF
#define DBE_RX_DBG_SAMPLE_AFE_REG6_BLOCK18_NT_ACCESS AW_CSR_READ_ONLY
#define DBE_RX_DBG_SAMPLE_AFE_REG6_BLOCK18_NT_RESET_VALUE 0x00000000

 
 
 
#define DBE_RX_DBG_SAMPLE_AFE_REG6_BLOCK19_NT_OFFSET 0x00000009
#define DBE_RX_DBG_SAMPLE_AFE_REG6_BLOCK19_NT_BITWIDTH 0x00000009
#define DBE_RX_DBG_SAMPLE_AFE_REG6_BLOCK19_NT_MASK 0x0003FE00
#define DBE_RX_DBG_SAMPLE_AFE_REG6_BLOCK19_NT_ACCESS AW_CSR_READ_ONLY
#define DBE_RX_DBG_SAMPLE_AFE_REG6_BLOCK19_NT_RESET_VALUE 0x00000000

 
 
 
#define DBE_RX_DBG_SAMPLE_AFE_REG6_BLOCK20_NT_OFFSET 0x00000012
#define DBE_RX_DBG_SAMPLE_AFE_REG6_BLOCK20_NT_BITWIDTH 0x00000009
#define DBE_RX_DBG_SAMPLE_AFE_REG6_BLOCK20_NT_MASK 0x07FC0000
#define DBE_RX_DBG_SAMPLE_AFE_REG6_BLOCK20_NT_ACCESS AW_CSR_READ_ONLY
#define DBE_RX_DBG_SAMPLE_AFE_REG6_BLOCK20_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define DBE_RX_DBG_SAMPLE_AFE_REG7_ADDR 0x0200006C
#define DBE_RX_DBG_SAMPLE_AFE_REG7_SIZE 32

 
 
 
#define DBE_RX_DBG_SAMPLE_AFE_REG7_BLOCK21_NT_OFFSET 0x00000000
#define DBE_RX_DBG_SAMPLE_AFE_REG7_BLOCK21_NT_BITWIDTH 0x00000009
#define DBE_RX_DBG_SAMPLE_AFE_REG7_BLOCK21_NT_MASK 0x000001FF
#define DBE_RX_DBG_SAMPLE_AFE_REG7_BLOCK21_NT_ACCESS AW_CSR_READ_ONLY
#define DBE_RX_DBG_SAMPLE_AFE_REG7_BLOCK21_NT_RESET_VALUE 0x00000000

 
 
 
#define DBE_RX_DBG_SAMPLE_AFE_REG7_BLOCK22_NT_OFFSET 0x00000009
#define DBE_RX_DBG_SAMPLE_AFE_REG7_BLOCK22_NT_BITWIDTH 0x00000009
#define DBE_RX_DBG_SAMPLE_AFE_REG7_BLOCK22_NT_MASK 0x0003FE00
#define DBE_RX_DBG_SAMPLE_AFE_REG7_BLOCK22_NT_ACCESS AW_CSR_READ_ONLY
#define DBE_RX_DBG_SAMPLE_AFE_REG7_BLOCK22_NT_RESET_VALUE 0x00000000

 
 
 
#define DBE_RX_DBG_SAMPLE_AFE_REG7_BLOCK23_NT_OFFSET 0x00000012
#define DBE_RX_DBG_SAMPLE_AFE_REG7_BLOCK23_NT_BITWIDTH 0x00000009
#define DBE_RX_DBG_SAMPLE_AFE_REG7_BLOCK23_NT_MASK 0x07FC0000
#define DBE_RX_DBG_SAMPLE_AFE_REG7_BLOCK23_NT_ACCESS AW_CSR_READ_ONLY
#define DBE_RX_DBG_SAMPLE_AFE_REG7_BLOCK23_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define DBE_RX_DBG_SAMPLE_AFE_REG8_ADDR 0x02000070
#define DBE_RX_DBG_SAMPLE_AFE_REG8_SIZE 32

 
 
 
#define DBE_RX_DBG_SAMPLE_AFE_REG8_BLOCK24_NT_OFFSET 0x00000000
#define DBE_RX_DBG_SAMPLE_AFE_REG8_BLOCK24_NT_BITWIDTH 0x00000009
#define DBE_RX_DBG_SAMPLE_AFE_REG8_BLOCK24_NT_MASK 0x000001FF
#define DBE_RX_DBG_SAMPLE_AFE_REG8_BLOCK24_NT_ACCESS AW_CSR_READ_ONLY
#define DBE_RX_DBG_SAMPLE_AFE_REG8_BLOCK24_NT_RESET_VALUE 0x00000000

 
 
 
#define DBE_RX_DBG_SAMPLE_AFE_REG8_BLOCK25_NT_OFFSET 0x00000009
#define DBE_RX_DBG_SAMPLE_AFE_REG8_BLOCK25_NT_BITWIDTH 0x00000009
#define DBE_RX_DBG_SAMPLE_AFE_REG8_BLOCK25_NT_MASK 0x0003FE00
#define DBE_RX_DBG_SAMPLE_AFE_REG8_BLOCK25_NT_ACCESS AW_CSR_READ_ONLY
#define DBE_RX_DBG_SAMPLE_AFE_REG8_BLOCK25_NT_RESET_VALUE 0x00000000

 
 
 
#define DBE_RX_DBG_SAMPLE_AFE_REG8_BLOCK26_NT_OFFSET 0x00000012
#define DBE_RX_DBG_SAMPLE_AFE_REG8_BLOCK26_NT_BITWIDTH 0x00000009
#define DBE_RX_DBG_SAMPLE_AFE_REG8_BLOCK26_NT_MASK 0x07FC0000
#define DBE_RX_DBG_SAMPLE_AFE_REG8_BLOCK26_NT_ACCESS AW_CSR_READ_ONLY
#define DBE_RX_DBG_SAMPLE_AFE_REG8_BLOCK26_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define DBE_RX_DBG_SAMPLE_AFE_REG9_ADDR 0x02000074
#define DBE_RX_DBG_SAMPLE_AFE_REG9_SIZE 32

 
 
 
#define DBE_RX_DBG_SAMPLE_AFE_REG9_BLOCK27_NT_OFFSET 0x00000000
#define DBE_RX_DBG_SAMPLE_AFE_REG9_BLOCK27_NT_BITWIDTH 0x00000009
#define DBE_RX_DBG_SAMPLE_AFE_REG9_BLOCK27_NT_MASK 0x000001FF
#define DBE_RX_DBG_SAMPLE_AFE_REG9_BLOCK27_NT_ACCESS AW_CSR_READ_ONLY
#define DBE_RX_DBG_SAMPLE_AFE_REG9_BLOCK27_NT_RESET_VALUE 0x00000000

 
 
 
#define DBE_RX_DBG_SAMPLE_AFE_REG9_BLOCK28_NT_OFFSET 0x00000009
#define DBE_RX_DBG_SAMPLE_AFE_REG9_BLOCK28_NT_BITWIDTH 0x00000009
#define DBE_RX_DBG_SAMPLE_AFE_REG9_BLOCK28_NT_MASK 0x0003FE00
#define DBE_RX_DBG_SAMPLE_AFE_REG9_BLOCK28_NT_ACCESS AW_CSR_READ_ONLY
#define DBE_RX_DBG_SAMPLE_AFE_REG9_BLOCK28_NT_RESET_VALUE 0x00000000

 
 
 
#define DBE_RX_DBG_SAMPLE_AFE_REG9_BLOCK29_NT_OFFSET 0x00000012
#define DBE_RX_DBG_SAMPLE_AFE_REG9_BLOCK29_NT_BITWIDTH 0x00000009
#define DBE_RX_DBG_SAMPLE_AFE_REG9_BLOCK29_NT_MASK 0x07FC0000
#define DBE_RX_DBG_SAMPLE_AFE_REG9_BLOCK29_NT_ACCESS AW_CSR_READ_ONLY
#define DBE_RX_DBG_SAMPLE_AFE_REG9_BLOCK29_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define DBE_RX_DBG_SAMPLE_FFE_REG0_ADDR 0x02000078
#define DBE_RX_DBG_SAMPLE_FFE_REG0_SIZE 32

 
 
 
#define DBE_RX_DBG_SAMPLE_FFE_REG0_BLOCK0_NT_OFFSET 0x00000000
#define DBE_RX_DBG_SAMPLE_FFE_REG0_BLOCK0_NT_BITWIDTH 0x00000009
#define DBE_RX_DBG_SAMPLE_FFE_REG0_BLOCK0_NT_MASK 0x000001FF
#define DBE_RX_DBG_SAMPLE_FFE_REG0_BLOCK0_NT_ACCESS AW_CSR_READ_ONLY
#define DBE_RX_DBG_SAMPLE_FFE_REG0_BLOCK0_NT_RESET_VALUE 0x00000000

 
 
 
#define DBE_RX_DBG_SAMPLE_FFE_REG0_BLOCK1_NT_OFFSET 0x00000009
#define DBE_RX_DBG_SAMPLE_FFE_REG0_BLOCK1_NT_BITWIDTH 0x00000009
#define DBE_RX_DBG_SAMPLE_FFE_REG0_BLOCK1_NT_MASK 0x0003FE00
#define DBE_RX_DBG_SAMPLE_FFE_REG0_BLOCK1_NT_ACCESS AW_CSR_READ_ONLY
#define DBE_RX_DBG_SAMPLE_FFE_REG0_BLOCK1_NT_RESET_VALUE 0x00000000

 
 
 
#define DBE_RX_DBG_SAMPLE_FFE_REG0_BLOCK2_NT_OFFSET 0x00000012
#define DBE_RX_DBG_SAMPLE_FFE_REG0_BLOCK2_NT_BITWIDTH 0x00000009
#define DBE_RX_DBG_SAMPLE_FFE_REG0_BLOCK2_NT_MASK 0x07FC0000
#define DBE_RX_DBG_SAMPLE_FFE_REG0_BLOCK2_NT_ACCESS AW_CSR_READ_ONLY
#define DBE_RX_DBG_SAMPLE_FFE_REG0_BLOCK2_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define DBE_RX_DBG_SAMPLE_FFE_REG1_ADDR 0x0200007C
#define DBE_RX_DBG_SAMPLE_FFE_REG1_SIZE 32

 
 
 
#define DBE_RX_DBG_SAMPLE_FFE_REG1_BLOCK3_NT_OFFSET 0x00000000
#define DBE_RX_DBG_SAMPLE_FFE_REG1_BLOCK3_NT_BITWIDTH 0x00000009
#define DBE_RX_DBG_SAMPLE_FFE_REG1_BLOCK3_NT_MASK 0x000001FF
#define DBE_RX_DBG_SAMPLE_FFE_REG1_BLOCK3_NT_ACCESS AW_CSR_READ_ONLY
#define DBE_RX_DBG_SAMPLE_FFE_REG1_BLOCK3_NT_RESET_VALUE 0x00000000

 
 
 
#define DBE_RX_DBG_SAMPLE_FFE_REG1_BLOCK4_NT_OFFSET 0x00000009
#define DBE_RX_DBG_SAMPLE_FFE_REG1_BLOCK4_NT_BITWIDTH 0x00000009
#define DBE_RX_DBG_SAMPLE_FFE_REG1_BLOCK4_NT_MASK 0x0003FE00
#define DBE_RX_DBG_SAMPLE_FFE_REG1_BLOCK4_NT_ACCESS AW_CSR_READ_ONLY
#define DBE_RX_DBG_SAMPLE_FFE_REG1_BLOCK4_NT_RESET_VALUE 0x00000000

 
 
 
#define DBE_RX_DBG_SAMPLE_FFE_REG1_BLOCK5_NT_OFFSET 0x00000012
#define DBE_RX_DBG_SAMPLE_FFE_REG1_BLOCK5_NT_BITWIDTH 0x00000009
#define DBE_RX_DBG_SAMPLE_FFE_REG1_BLOCK5_NT_MASK 0x07FC0000
#define DBE_RX_DBG_SAMPLE_FFE_REG1_BLOCK5_NT_ACCESS AW_CSR_READ_ONLY
#define DBE_RX_DBG_SAMPLE_FFE_REG1_BLOCK5_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define DBE_RX_DBG_SAMPLE_FFE_REG2_ADDR 0x02000080
#define DBE_RX_DBG_SAMPLE_FFE_REG2_SIZE 32

 
 
 
#define DBE_RX_DBG_SAMPLE_FFE_REG2_BLOCK6_NT_OFFSET 0x00000000
#define DBE_RX_DBG_SAMPLE_FFE_REG2_BLOCK6_NT_BITWIDTH 0x00000009
#define DBE_RX_DBG_SAMPLE_FFE_REG2_BLOCK6_NT_MASK 0x000001FF
#define DBE_RX_DBG_SAMPLE_FFE_REG2_BLOCK6_NT_ACCESS AW_CSR_READ_ONLY
#define DBE_RX_DBG_SAMPLE_FFE_REG2_BLOCK6_NT_RESET_VALUE 0x00000000

 
 
 
#define DBE_RX_DBG_SAMPLE_FFE_REG2_BLOCK7_NT_OFFSET 0x00000009
#define DBE_RX_DBG_SAMPLE_FFE_REG2_BLOCK7_NT_BITWIDTH 0x00000009
#define DBE_RX_DBG_SAMPLE_FFE_REG2_BLOCK7_NT_MASK 0x0003FE00
#define DBE_RX_DBG_SAMPLE_FFE_REG2_BLOCK7_NT_ACCESS AW_CSR_READ_ONLY
#define DBE_RX_DBG_SAMPLE_FFE_REG2_BLOCK7_NT_RESET_VALUE 0x00000000

 
 
 
#define DBE_RX_DBG_SAMPLE_FFE_REG2_BLOCK8_NT_OFFSET 0x00000012
#define DBE_RX_DBG_SAMPLE_FFE_REG2_BLOCK8_NT_BITWIDTH 0x00000009
#define DBE_RX_DBG_SAMPLE_FFE_REG2_BLOCK8_NT_MASK 0x07FC0000
#define DBE_RX_DBG_SAMPLE_FFE_REG2_BLOCK8_NT_ACCESS AW_CSR_READ_ONLY
#define DBE_RX_DBG_SAMPLE_FFE_REG2_BLOCK8_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define DBE_RX_DBG_SAMPLE_FFE_REG3_ADDR 0x02000084
#define DBE_RX_DBG_SAMPLE_FFE_REG3_SIZE 32

 
 
 
#define DBE_RX_DBG_SAMPLE_FFE_REG3_BLOCK9_NT_OFFSET 0x00000000
#define DBE_RX_DBG_SAMPLE_FFE_REG3_BLOCK9_NT_BITWIDTH 0x00000009
#define DBE_RX_DBG_SAMPLE_FFE_REG3_BLOCK9_NT_MASK 0x000001FF
#define DBE_RX_DBG_SAMPLE_FFE_REG3_BLOCK9_NT_ACCESS AW_CSR_READ_ONLY
#define DBE_RX_DBG_SAMPLE_FFE_REG3_BLOCK9_NT_RESET_VALUE 0x00000000

 
 
 
#define DBE_RX_DBG_SAMPLE_FFE_REG3_BLOCK10_NT_OFFSET 0x00000009
#define DBE_RX_DBG_SAMPLE_FFE_REG3_BLOCK10_NT_BITWIDTH 0x00000009
#define DBE_RX_DBG_SAMPLE_FFE_REG3_BLOCK10_NT_MASK 0x0003FE00
#define DBE_RX_DBG_SAMPLE_FFE_REG3_BLOCK10_NT_ACCESS AW_CSR_READ_ONLY
#define DBE_RX_DBG_SAMPLE_FFE_REG3_BLOCK10_NT_RESET_VALUE 0x00000000

 
 
 
#define DBE_RX_DBG_SAMPLE_FFE_REG3_BLOCK11_NT_OFFSET 0x00000012
#define DBE_RX_DBG_SAMPLE_FFE_REG3_BLOCK11_NT_BITWIDTH 0x00000009
#define DBE_RX_DBG_SAMPLE_FFE_REG3_BLOCK11_NT_MASK 0x07FC0000
#define DBE_RX_DBG_SAMPLE_FFE_REG3_BLOCK11_NT_ACCESS AW_CSR_READ_ONLY
#define DBE_RX_DBG_SAMPLE_FFE_REG3_BLOCK11_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define DBE_RX_DBG_SAMPLE_FFE_REG4_ADDR 0x02000088
#define DBE_RX_DBG_SAMPLE_FFE_REG4_SIZE 32

 
 
 
#define DBE_RX_DBG_SAMPLE_FFE_REG4_BLOCK12_NT_OFFSET 0x00000000
#define DBE_RX_DBG_SAMPLE_FFE_REG4_BLOCK12_NT_BITWIDTH 0x00000009
#define DBE_RX_DBG_SAMPLE_FFE_REG4_BLOCK12_NT_MASK 0x000001FF
#define DBE_RX_DBG_SAMPLE_FFE_REG4_BLOCK12_NT_ACCESS AW_CSR_READ_ONLY
#define DBE_RX_DBG_SAMPLE_FFE_REG4_BLOCK12_NT_RESET_VALUE 0x00000000

 
 
 
#define DBE_RX_DBG_SAMPLE_FFE_REG4_BLOCK13_NT_OFFSET 0x00000009
#define DBE_RX_DBG_SAMPLE_FFE_REG4_BLOCK13_NT_BITWIDTH 0x00000009
#define DBE_RX_DBG_SAMPLE_FFE_REG4_BLOCK13_NT_MASK 0x0003FE00
#define DBE_RX_DBG_SAMPLE_FFE_REG4_BLOCK13_NT_ACCESS AW_CSR_READ_ONLY
#define DBE_RX_DBG_SAMPLE_FFE_REG4_BLOCK13_NT_RESET_VALUE 0x00000000

 
 
 
#define DBE_RX_DBG_SAMPLE_FFE_REG4_BLOCK14_NT_OFFSET 0x00000012
#define DBE_RX_DBG_SAMPLE_FFE_REG4_BLOCK14_NT_BITWIDTH 0x00000009
#define DBE_RX_DBG_SAMPLE_FFE_REG4_BLOCK14_NT_MASK 0x07FC0000
#define DBE_RX_DBG_SAMPLE_FFE_REG4_BLOCK14_NT_ACCESS AW_CSR_READ_ONLY
#define DBE_RX_DBG_SAMPLE_FFE_REG4_BLOCK14_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define DBE_RX_DBG_SAMPLE_FFE_REG5_ADDR 0x0200008C
#define DBE_RX_DBG_SAMPLE_FFE_REG5_SIZE 32

 
 
 
#define DBE_RX_DBG_SAMPLE_FFE_REG5_BLOCK15_NT_OFFSET 0x00000000
#define DBE_RX_DBG_SAMPLE_FFE_REG5_BLOCK15_NT_BITWIDTH 0x00000009
#define DBE_RX_DBG_SAMPLE_FFE_REG5_BLOCK15_NT_MASK 0x000001FF
#define DBE_RX_DBG_SAMPLE_FFE_REG5_BLOCK15_NT_ACCESS AW_CSR_READ_ONLY
#define DBE_RX_DBG_SAMPLE_FFE_REG5_BLOCK15_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG0_ADDR 0x02000090
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG0_SIZE 32

 
 
 
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG0_BLOCK0_NT_OFFSET 0x00000000
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG0_BLOCK0_NT_BITWIDTH 0x00000009
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG0_BLOCK0_NT_MASK 0x000001FF
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG0_BLOCK0_NT_ACCESS AW_CSR_READ_ONLY
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG0_BLOCK0_NT_RESET_VALUE 0x00000000

 
 
 
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG0_BLOCK1_NT_OFFSET 0x00000009
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG0_BLOCK1_NT_BITWIDTH 0x00000009
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG0_BLOCK1_NT_MASK 0x0003FE00
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG0_BLOCK1_NT_ACCESS AW_CSR_READ_ONLY
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG0_BLOCK1_NT_RESET_VALUE 0x00000000

 
 
 
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG0_BLOCK2_NT_OFFSET 0x00000012
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG0_BLOCK2_NT_BITWIDTH 0x00000009
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG0_BLOCK2_NT_MASK 0x07FC0000
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG0_BLOCK2_NT_ACCESS AW_CSR_READ_ONLY
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG0_BLOCK2_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG1_ADDR 0x02000094
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG1_SIZE 32

 
 
 
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG1_BLOCK3_NT_OFFSET 0x00000000
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG1_BLOCK3_NT_BITWIDTH 0x00000009
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG1_BLOCK3_NT_MASK 0x000001FF
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG1_BLOCK3_NT_ACCESS AW_CSR_READ_ONLY
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG1_BLOCK3_NT_RESET_VALUE 0x00000000

 
 
 
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG1_BLOCK4_NT_OFFSET 0x00000009
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG1_BLOCK4_NT_BITWIDTH 0x00000009
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG1_BLOCK4_NT_MASK 0x0003FE00
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG1_BLOCK4_NT_ACCESS AW_CSR_READ_ONLY
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG1_BLOCK4_NT_RESET_VALUE 0x00000000

 
 
 
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG1_BLOCK5_NT_OFFSET 0x00000012
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG1_BLOCK5_NT_BITWIDTH 0x00000009
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG1_BLOCK5_NT_MASK 0x07FC0000
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG1_BLOCK5_NT_ACCESS AW_CSR_READ_ONLY
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG1_BLOCK5_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG2_ADDR 0x02000098
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG2_SIZE 32

 
 
 
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG2_BLOCK6_NT_OFFSET 0x00000000
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG2_BLOCK6_NT_BITWIDTH 0x00000009
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG2_BLOCK6_NT_MASK 0x000001FF
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG2_BLOCK6_NT_ACCESS AW_CSR_READ_ONLY
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG2_BLOCK6_NT_RESET_VALUE 0x00000000

 
 
 
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG2_BLOCK7_NT_OFFSET 0x00000009
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG2_BLOCK7_NT_BITWIDTH 0x00000009
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG2_BLOCK7_NT_MASK 0x0003FE00
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG2_BLOCK7_NT_ACCESS AW_CSR_READ_ONLY
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG2_BLOCK7_NT_RESET_VALUE 0x00000000

 
 
 
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG2_BLOCK8_NT_OFFSET 0x00000012
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG2_BLOCK8_NT_BITWIDTH 0x00000009
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG2_BLOCK8_NT_MASK 0x07FC0000
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG2_BLOCK8_NT_ACCESS AW_CSR_READ_ONLY
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG2_BLOCK8_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG3_ADDR 0x0200009C
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG3_SIZE 32

 
 
 
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG3_BLOCK9_NT_OFFSET 0x00000000
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG3_BLOCK9_NT_BITWIDTH 0x00000009
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG3_BLOCK9_NT_MASK 0x000001FF
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG3_BLOCK9_NT_ACCESS AW_CSR_READ_ONLY
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG3_BLOCK9_NT_RESET_VALUE 0x00000000

 
 
 
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG3_BLOCK10_NT_OFFSET 0x00000009
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG3_BLOCK10_NT_BITWIDTH 0x00000009
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG3_BLOCK10_NT_MASK 0x0003FE00
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG3_BLOCK10_NT_ACCESS AW_CSR_READ_ONLY
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG3_BLOCK10_NT_RESET_VALUE 0x00000000

 
 
 
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG3_BLOCK11_NT_OFFSET 0x00000012
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG3_BLOCK11_NT_BITWIDTH 0x00000009
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG3_BLOCK11_NT_MASK 0x07FC0000
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG3_BLOCK11_NT_ACCESS AW_CSR_READ_ONLY
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG3_BLOCK11_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG4_ADDR 0x020000A0
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG4_SIZE 32

 
 
 
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG4_BLOCK12_NT_OFFSET 0x00000000
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG4_BLOCK12_NT_BITWIDTH 0x00000009
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG4_BLOCK12_NT_MASK 0x000001FF
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG4_BLOCK12_NT_ACCESS AW_CSR_READ_ONLY
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG4_BLOCK12_NT_RESET_VALUE 0x00000000

 
 
 
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG4_BLOCK13_NT_OFFSET 0x00000009
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG4_BLOCK13_NT_BITWIDTH 0x00000009
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG4_BLOCK13_NT_MASK 0x0003FE00
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG4_BLOCK13_NT_ACCESS AW_CSR_READ_ONLY
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG4_BLOCK13_NT_RESET_VALUE 0x00000000

 
 
 
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG4_BLOCK14_NT_OFFSET 0x00000012
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG4_BLOCK14_NT_BITWIDTH 0x00000009
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG4_BLOCK14_NT_MASK 0x07FC0000
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG4_BLOCK14_NT_ACCESS AW_CSR_READ_ONLY
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG4_BLOCK14_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG5_ADDR 0x020000A4
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG5_SIZE 32

 
 
 
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG5_BLOCK15_NT_OFFSET 0x00000000
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG5_BLOCK15_NT_BITWIDTH 0x00000009
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG5_BLOCK15_NT_MASK 0x000001FF
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG5_BLOCK15_NT_ACCESS AW_CSR_READ_ONLY
#define DBE_RX_DBG_SAMPLE_QZD_ERR_REG5_BLOCK15_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define DBE_RX_DBG_SAMPLE_QZD_RGN_REG0_ADDR 0x020000A8
#define DBE_RX_DBG_SAMPLE_QZD_RGN_REG0_SIZE 32

 
 
 
#define DBE_RX_DBG_SAMPLE_QZD_RGN_REG0_BLOCK0_NT_OFFSET 0x00000000
#define DBE_RX_DBG_SAMPLE_QZD_RGN_REG0_BLOCK0_NT_BITWIDTH 0x00000002
#define DBE_RX_DBG_SAMPLE_QZD_RGN_REG0_BLOCK0_NT_MASK 0x00000003
#define DBE_RX_DBG_SAMPLE_QZD_RGN_REG0_BLOCK0_NT_ACCESS AW_CSR_READ_ONLY
#define DBE_RX_DBG_SAMPLE_QZD_RGN_REG0_BLOCK0_NT_RESET_VALUE 0x00000000

 
 
 
#define DBE_RX_DBG_SAMPLE_QZD_RGN_REG0_BLOCK1_NT_OFFSET 0x00000002
#define DBE_RX_DBG_SAMPLE_QZD_RGN_REG0_BLOCK1_NT_BITWIDTH 0x00000002
#define DBE_RX_DBG_SAMPLE_QZD_RGN_REG0_BLOCK1_NT_MASK 0x0000000C
#define DBE_RX_DBG_SAMPLE_QZD_RGN_REG0_BLOCK1_NT_ACCESS AW_CSR_READ_ONLY
#define DBE_RX_DBG_SAMPLE_QZD_RGN_REG0_BLOCK1_NT_RESET_VALUE 0x00000000

 
 
 
#define DBE_RX_DBG_SAMPLE_QZD_RGN_REG0_BLOCK2_NT_OFFSET 0x00000004
#define DBE_RX_DBG_SAMPLE_QZD_RGN_REG0_BLOCK2_NT_BITWIDTH 0x00000002
#define DBE_RX_DBG_SAMPLE_QZD_RGN_REG0_BLOCK2_NT_MASK 0x00000030
#define DBE_RX_DBG_SAMPLE_QZD_RGN_REG0_BLOCK2_NT_ACCESS AW_CSR_READ_ONLY
#define DBE_RX_DBG_SAMPLE_QZD_RGN_REG0_BLOCK2_NT_RESET_VALUE 0x00000000

 
 
 
#define DBE_RX_DBG_SAMPLE_QZD_RGN_REG0_BLOCK3_NT_OFFSET 0x00000006
#define DBE_RX_DBG_SAMPLE_QZD_RGN_REG0_BLOCK3_NT_BITWIDTH 0x00000002
#define DBE_RX_DBG_SAMPLE_QZD_RGN_REG0_BLOCK3_NT_MASK 0x000000C0
#define DBE_RX_DBG_SAMPLE_QZD_RGN_REG0_BLOCK3_NT_ACCESS AW_CSR_READ_ONLY
#define DBE_RX_DBG_SAMPLE_QZD_RGN_REG0_BLOCK3_NT_RESET_VALUE 0x00000000

 
 
 
#define DBE_RX_DBG_SAMPLE_QZD_RGN_REG0_BLOCK4_NT_OFFSET 0x00000008
#define DBE_RX_DBG_SAMPLE_QZD_RGN_REG0_BLOCK4_NT_BITWIDTH 0x00000002
#define DBE_RX_DBG_SAMPLE_QZD_RGN_REG0_BLOCK4_NT_MASK 0x00000300
#define DBE_RX_DBG_SAMPLE_QZD_RGN_REG0_BLOCK4_NT_ACCESS AW_CSR_READ_ONLY
#define DBE_RX_DBG_SAMPLE_QZD_RGN_REG0_BLOCK4_NT_RESET_VALUE 0x00000000

 
 
 
#define DBE_RX_DBG_SAMPLE_QZD_RGN_REG0_BLOCK5_NT_OFFSET 0x0000000A
#define DBE_RX_DBG_SAMPLE_QZD_RGN_REG0_BLOCK5_NT_BITWIDTH 0x00000002
#define DBE_RX_DBG_SAMPLE_QZD_RGN_REG0_BLOCK5_NT_MASK 0x00000C00
#define DBE_RX_DBG_SAMPLE_QZD_RGN_REG0_BLOCK5_NT_ACCESS AW_CSR_READ_ONLY
#define DBE_RX_DBG_SAMPLE_QZD_RGN_REG0_BLOCK5_NT_RESET_VALUE 0x00000000

 
 
 
#define DBE_RX_DBG_SAMPLE_QZD_RGN_REG0_BLOCK6_NT_OFFSET 0x0000000C
#define DBE_RX_DBG_SAMPLE_QZD_RGN_REG0_BLOCK6_NT_BITWIDTH 0x00000002
#define DBE_RX_DBG_SAMPLE_QZD_RGN_REG0_BLOCK6_NT_MASK 0x00003000
#define DBE_RX_DBG_SAMPLE_QZD_RGN_REG0_BLOCK6_NT_ACCESS AW_CSR_READ_ONLY
#define DBE_RX_DBG_SAMPLE_QZD_RGN_REG0_BLOCK6_NT_RESET_VALUE 0x00000000

 
 
 
#define DBE_RX_DBG_SAMPLE_QZD_RGN_REG0_BLOCK7_NT_OFFSET 0x0000000E
#define DBE_RX_DBG_SAMPLE_QZD_RGN_REG0_BLOCK7_NT_BITWIDTH 0x00000002
#define DBE_RX_DBG_SAMPLE_QZD_RGN_REG0_BLOCK7_NT_MASK 0x0000C000
#define DBE_RX_DBG_SAMPLE_QZD_RGN_REG0_BLOCK7_NT_ACCESS AW_CSR_READ_ONLY
#define DBE_RX_DBG_SAMPLE_QZD_RGN_REG0_BLOCK7_NT_RESET_VALUE 0x00000000

 
 
 
#define DBE_RX_DBG_SAMPLE_QZD_RGN_REG0_BLOCK8_NT_OFFSET 0x00000010
#define DBE_RX_DBG_SAMPLE_QZD_RGN_REG0_BLOCK8_NT_BITWIDTH 0x00000002
#define DBE_RX_DBG_SAMPLE_QZD_RGN_REG0_BLOCK8_NT_MASK 0x00030000
#define DBE_RX_DBG_SAMPLE_QZD_RGN_REG0_BLOCK8_NT_ACCESS AW_CSR_READ_ONLY
#define DBE_RX_DBG_SAMPLE_QZD_RGN_REG0_BLOCK8_NT_RESET_VALUE 0x00000000

 
 
 
#define DBE_RX_DBG_SAMPLE_QZD_RGN_REG0_BLOCK9_NT_OFFSET 0x00000012
#define DBE_RX_DBG_SAMPLE_QZD_RGN_REG0_BLOCK9_NT_BITWIDTH 0x00000002
#define DBE_RX_DBG_SAMPLE_QZD_RGN_REG0_BLOCK9_NT_MASK 0x000C0000
#define DBE_RX_DBG_SAMPLE_QZD_RGN_REG0_BLOCK9_NT_ACCESS AW_CSR_READ_ONLY
#define DBE_RX_DBG_SAMPLE_QZD_RGN_REG0_BLOCK9_NT_RESET_VALUE 0x00000000

 
 
 
#define DBE_RX_DBG_SAMPLE_QZD_RGN_REG0_BLOCK10_NT_OFFSET 0x00000014
#define DBE_RX_DBG_SAMPLE_QZD_RGN_REG0_BLOCK10_NT_BITWIDTH 0x00000002
#define DBE_RX_DBG_SAMPLE_QZD_RGN_REG0_BLOCK10_NT_MASK 0x00300000
#define DBE_RX_DBG_SAMPLE_QZD_RGN_REG0_BLOCK10_NT_ACCESS AW_CSR_READ_ONLY
#define DBE_RX_DBG_SAMPLE_QZD_RGN_REG0_BLOCK10_NT_RESET_VALUE 0x00000000

 
 
 
#define DBE_RX_DBG_SAMPLE_QZD_RGN_REG0_BLOCK11_NT_OFFSET 0x00000016
#define DBE_RX_DBG_SAMPLE_QZD_RGN_REG0_BLOCK11_NT_BITWIDTH 0x00000002
#define DBE_RX_DBG_SAMPLE_QZD_RGN_REG0_BLOCK11_NT_MASK 0x00C00000
#define DBE_RX_DBG_SAMPLE_QZD_RGN_REG0_BLOCK11_NT_ACCESS AW_CSR_READ_ONLY
#define DBE_RX_DBG_SAMPLE_QZD_RGN_REG0_BLOCK11_NT_RESET_VALUE 0x00000000

 
 
 
#define DBE_RX_DBG_SAMPLE_QZD_RGN_REG0_BLOCK12_NT_OFFSET 0x00000018
#define DBE_RX_DBG_SAMPLE_QZD_RGN_REG0_BLOCK12_NT_BITWIDTH 0x00000002
#define DBE_RX_DBG_SAMPLE_QZD_RGN_REG0_BLOCK12_NT_MASK 0x03000000
#define DBE_RX_DBG_SAMPLE_QZD_RGN_REG0_BLOCK12_NT_ACCESS AW_CSR_READ_ONLY
#define DBE_RX_DBG_SAMPLE_QZD_RGN_REG0_BLOCK12_NT_RESET_VALUE 0x00000000

 
 
 
#define DBE_RX_DBG_SAMPLE_QZD_RGN_REG0_BLOCK13_NT_OFFSET 0x0000001A
#define DBE_RX_DBG_SAMPLE_QZD_RGN_REG0_BLOCK13_NT_BITWIDTH 0x00000002
#define DBE_RX_DBG_SAMPLE_QZD_RGN_REG0_BLOCK13_NT_MASK 0x0C000000
#define DBE_RX_DBG_SAMPLE_QZD_RGN_REG0_BLOCK13_NT_ACCESS AW_CSR_READ_ONLY
#define DBE_RX_DBG_SAMPLE_QZD_RGN_REG0_BLOCK13_NT_RESET_VALUE 0x00000000

 
 
 
#define DBE_RX_DBG_SAMPLE_QZD_RGN_REG0_BLOCK14_NT_OFFSET 0x0000001C
#define DBE_RX_DBG_SAMPLE_QZD_RGN_REG0_BLOCK14_NT_BITWIDTH 0x00000002
#define DBE_RX_DBG_SAMPLE_QZD_RGN_REG0_BLOCK14_NT_MASK 0x30000000
#define DBE_RX_DBG_SAMPLE_QZD_RGN_REG0_BLOCK14_NT_ACCESS AW_CSR_READ_ONLY
#define DBE_RX_DBG_SAMPLE_QZD_RGN_REG0_BLOCK14_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define DBE_RX_DBG_SAMPLE_QZD_RGN_REG1_ADDR 0x020000AC
#define DBE_RX_DBG_SAMPLE_QZD_RGN_REG1_SIZE 32

 
 
 
#define DBE_RX_DBG_SAMPLE_QZD_RGN_REG1_BLOCK15_NT_OFFSET 0x00000000
#define DBE_RX_DBG_SAMPLE_QZD_RGN_REG1_BLOCK15_NT_BITWIDTH 0x00000002
#define DBE_RX_DBG_SAMPLE_QZD_RGN_REG1_BLOCK15_NT_MASK 0x00000003
#define DBE_RX_DBG_SAMPLE_QZD_RGN_REG1_BLOCK15_NT_ACCESS AW_CSR_READ_ONLY
#define DBE_RX_DBG_SAMPLE_QZD_RGN_REG1_BLOCK15_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define DIG_RX_LA_SAMPLER_CTL_ADDR 0x020000B0
#define DIG_RX_LA_SAMPLER_CTL_SIZE 32

 
 
 
#define DIG_RX_LA_SAMPLER_CTL_ICTL_RX_DBG_TRIGGER_A_OFFSET 0x00000000
#define DIG_RX_LA_SAMPLER_CTL_ICTL_RX_DBG_TRIGGER_A_BITWIDTH 0x00000001
#define DIG_RX_LA_SAMPLER_CTL_ICTL_RX_DBG_TRIGGER_A_MASK 0x00000001
#define DIG_RX_LA_SAMPLER_CTL_ICTL_RX_DBG_TRIGGER_A_ACCESS AW_CSR_READ_WRITE
#define DIG_RX_LA_SAMPLER_CTL_ICTL_RX_DBG_TRIGGER_A_RESET_VALUE 0x00000000

 
 
 
#define DIG_RX_LA_SAMPLER_CTL_ICTL_RX_DBG_DS_SAMPLE_DELAY_A_OFFSET 0x00000001
#define DIG_RX_LA_SAMPLER_CTL_ICTL_RX_DBG_DS_SAMPLE_DELAY_A_BITWIDTH 0x00000004
#define DIG_RX_LA_SAMPLER_CTL_ICTL_RX_DBG_DS_SAMPLE_DELAY_A_MASK 0x0000001E
#define DIG_RX_LA_SAMPLER_CTL_ICTL_RX_DBG_DS_SAMPLE_DELAY_A_ACCESS AW_CSR_READ_WRITE
#define DIG_RX_LA_SAMPLER_CTL_ICTL_RX_DBG_DS_SAMPLE_DELAY_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define FAST_SIM_ADDR 0x020000B4
#define FAST_SIM_SIZE 32

 
 
 
#define FAST_SIM_MODE_NT_OFFSET 0x00000000
#define FAST_SIM_MODE_NT_BITWIDTH 0x00000001
#define FAST_SIM_MODE_NT_MASK 0x00000001
#define FAST_SIM_MODE_NT_ACCESS AW_CSR_READ_WRITE
#define FAST_SIM_MODE_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define LT_RXFRAME_REG1_ADDR 0x020000B8
#define LT_RXFRAME_REG1_SIZE 32

 
 
 
#define LT_RXFRAME_REG1_CTRL_OFFSET 0x00000000
#define LT_RXFRAME_REG1_CTRL_BITWIDTH 0x00000010
#define LT_RXFRAME_REG1_CTRL_MASK 0x0000FFFF
#define LT_RXFRAME_REG1_CTRL_ACCESS AW_CSR_READ_ONLY
#define LT_RXFRAME_REG1_CTRL_RESET_VALUE 0x00000000

 
 
 
#define LT_RXFRAME_REG1_STAT_OFFSET 0x00000010
#define LT_RXFRAME_REG1_STAT_BITWIDTH 0x00000010
#define LT_RXFRAME_REG1_STAT_MASK 0xFFFF0000
#define LT_RXFRAME_REG1_STAT_ACCESS AW_CSR_READ_ONLY
#define LT_RXFRAME_REG1_STAT_RESET_VALUE 0x00000000

 
 
 
 
 
#define PD_AFE_RX_ADDR 0x020000BC
#define PD_AFE_RX_SIZE 32

 
 
 
 
#define PD_AFE_RX_BIAS_BA_OFFSET 0x00000000
#define PD_AFE_RX_BIAS_BA_BITWIDTH 0x00000001
#define PD_AFE_RX_BIAS_BA_MASK 0x00000001
#define PD_AFE_RX_BIAS_BA_ACCESS AW_CSR_READ_WRITE
#define PD_AFE_RX_BIAS_BA_RESET_VALUE 0x00000001

 
 
 
 
#define PD_AFE_RX_BSCAN_NT_OFFSET 0x00000001
#define PD_AFE_RX_BSCAN_NT_BITWIDTH 0x00000001
#define PD_AFE_RX_BSCAN_NT_MASK 0x00000002
#define PD_AFE_RX_BSCAN_NT_ACCESS AW_CSR_READ_WRITE
#define PD_AFE_RX_BSCAN_NT_RESET_VALUE 0x00000000

 
 
 
 
#define PD_AFE_RX_CTLE_VGA_BA_OFFSET 0x00000002
#define PD_AFE_RX_CTLE_VGA_BA_BITWIDTH 0x00000001
#define PD_AFE_RX_CTLE_VGA_BA_MASK 0x00000004
#define PD_AFE_RX_CTLE_VGA_BA_ACCESS AW_CSR_READ_WRITE
#define PD_AFE_RX_CTLE_VGA_BA_RESET_VALUE 0x00000000

 
 
 
 
#define PD_AFE_RX_DS_DIRECT_SYNTH_BA_OFFSET 0x00000003
#define PD_AFE_RX_DS_DIRECT_SYNTH_BA_BITWIDTH 0x00000001
#define PD_AFE_RX_DS_DIRECT_SYNTH_BA_MASK 0x00000008
#define PD_AFE_RX_DS_DIRECT_SYNTH_BA_ACCESS AW_CSR_READ_WRITE
#define PD_AFE_RX_DS_DIRECT_SYNTH_BA_RESET_VALUE 0x00000000

 
 
 
 
#define PD_AFE_RX_REG_BITCK_BA_OFFSET 0x00000004
#define PD_AFE_RX_REG_BITCK_BA_BITWIDTH 0x00000001
#define PD_AFE_RX_REG_BITCK_BA_MASK 0x00000010
#define PD_AFE_RX_REG_BITCK_BA_ACCESS AW_CSR_READ_WRITE
#define PD_AFE_RX_REG_BITCK_BA_RESET_VALUE 0x00000000

 
 
 
 
#define PD_AFE_RX_REG_HSREF_BA_OFFSET 0x00000005
#define PD_AFE_RX_REG_HSREF_BA_BITWIDTH 0x00000001
#define PD_AFE_RX_REG_HSREF_BA_MASK 0x00000020
#define PD_AFE_RX_REG_HSREF_BA_ACCESS AW_CSR_READ_WRITE
#define PD_AFE_RX_REG_HSREF_BA_RESET_VALUE 0x00000000

 
 
 
 
#define PD_AFE_RX_SIGDET_BA_OFFSET 0x00000006
#define PD_AFE_RX_SIGDET_BA_BITWIDTH 0x00000001
#define PD_AFE_RX_SIGDET_BA_MASK 0x00000040
#define PD_AFE_RX_SIGDET_BA_ACCESS AW_CSR_READ_WRITE
#define PD_AFE_RX_SIGDET_BA_RESET_VALUE 0x00000000

 
 
 
 
 
#define PD_AFE_RX_TIADC_DCDIQ_BA_OFFSET 0x00000007
#define PD_AFE_RX_TIADC_DCDIQ_BA_BITWIDTH 0x00000001
#define PD_AFE_RX_TIADC_DCDIQ_BA_MASK 0x00000080
#define PD_AFE_RX_TIADC_DCDIQ_BA_ACCESS AW_CSR_READ_WRITE
#define PD_AFE_RX_TIADC_DCDIQ_BA_RESET_VALUE 0x00000000

 
 
 
#define PD_AFE_RX_TIADC_BA_OFFSET 0x00000008
#define PD_AFE_RX_TIADC_BA_BITWIDTH 0x00000001
#define PD_AFE_RX_TIADC_BA_MASK 0x00000100
#define PD_AFE_RX_TIADC_BA_ACCESS AW_CSR_READ_WRITE
#define PD_AFE_RX_TIADC_BA_RESET_VALUE 0x00000000

 
 
 
#define PD_AFE_RX_TIADC_OVR_ENA_A_OFFSET 0x00000009
#define PD_AFE_RX_TIADC_OVR_ENA_A_BITWIDTH 0x00000001
#define PD_AFE_RX_TIADC_OVR_ENA_A_MASK 0x00000200
#define PD_AFE_RX_TIADC_OVR_ENA_A_ACCESS AW_CSR_READ_WRITE
#define PD_AFE_RX_TIADC_OVR_ENA_A_RESET_VALUE 0x00000000

 
 
 
 
#define PD_AFE_RX_TIADC_EIGHTH_BA_OFFSET 0x0000000A
#define PD_AFE_RX_TIADC_EIGHTH_BA_BITWIDTH 0x00000001
#define PD_AFE_RX_TIADC_EIGHTH_BA_MASK 0x00000400
#define PD_AFE_RX_TIADC_EIGHTH_BA_ACCESS AW_CSR_READ_WRITE
#define PD_AFE_RX_TIADC_EIGHTH_BA_RESET_VALUE 0x00000000

 
 
 
 
#define PD_AFE_RX_TIADC_HALF_BA_OFFSET 0x0000000B
#define PD_AFE_RX_TIADC_HALF_BA_BITWIDTH 0x00000001
#define PD_AFE_RX_TIADC_HALF_BA_MASK 0x00000800
#define PD_AFE_RX_TIADC_HALF_BA_ACCESS AW_CSR_READ_WRITE
#define PD_AFE_RX_TIADC_HALF_BA_RESET_VALUE 0x00000000

 
 
 
 
#define PD_AFE_RX_TIADC_QUARTER_BA_OFFSET 0x0000000C
#define PD_AFE_RX_TIADC_QUARTER_BA_BITWIDTH 0x00000001
#define PD_AFE_RX_TIADC_QUARTER_BA_MASK 0x00001000
#define PD_AFE_RX_TIADC_QUARTER_BA_ACCESS AW_CSR_READ_WRITE
#define PD_AFE_RX_TIADC_QUARTER_BA_RESET_VALUE 0x00000000

 
 
 
 
#define PD_AFE_RX_TIADC_REMAINDER_BA_OFFSET 0x0000000D
#define PD_AFE_RX_TIADC_REMAINDER_BA_BITWIDTH 0x00000001
#define PD_AFE_RX_TIADC_REMAINDER_BA_MASK 0x00002000
#define PD_AFE_RX_TIADC_REMAINDER_BA_ACCESS AW_CSR_READ_WRITE
#define PD_AFE_RX_TIADC_REMAINDER_BA_RESET_VALUE 0x00000000

 
 
 
 
#define PD_AFE_RX_TIADC_SIXTEENTH_BA_OFFSET 0x0000000E
#define PD_AFE_RX_TIADC_SIXTEENTH_BA_BITWIDTH 0x00000001
#define PD_AFE_RX_TIADC_SIXTEENTH_BA_MASK 0x00004000
#define PD_AFE_RX_TIADC_SIXTEENTH_BA_ACCESS AW_CSR_READ_WRITE
#define PD_AFE_RX_TIADC_SIXTEENTH_BA_RESET_VALUE 0x00000000

 
 
 
 
 
#define PD_AFE_RX_HSREFMUX_BA_OFFSET 0x0000000F
#define PD_AFE_RX_HSREFMUX_BA_BITWIDTH 0x00000001
#define PD_AFE_RX_HSREFMUX_BA_MASK 0x00008000
#define PD_AFE_RX_HSREFMUX_BA_ACCESS AW_CSR_READ_WRITE
#define PD_AFE_RX_HSREFMUX_BA_RESET_VALUE 0x00000000

 
 
 
 
 
#define POWER_CNTRL_RX_ADDR 0x020000C0
#define POWER_CNTRL_RX_SIZE 32

 
 
 
 
 
#define POWER_CNTRL_RX_VREG_BLEED_BITCK_ENA_NT_OFFSET 0x00000000
#define POWER_CNTRL_RX_VREG_BLEED_BITCK_ENA_NT_BITWIDTH 0x00000001
#define POWER_CNTRL_RX_VREG_BLEED_BITCK_ENA_NT_MASK 0x00000001
#define POWER_CNTRL_RX_VREG_BLEED_BITCK_ENA_NT_ACCESS AW_CSR_READ_WRITE
#define POWER_CNTRL_RX_VREG_BLEED_BITCK_ENA_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define POWER_CNTRL_RX_VREG_BLEED_HSREF_ENA_NT_OFFSET 0x00000001
#define POWER_CNTRL_RX_VREG_BLEED_HSREF_ENA_NT_BITWIDTH 0x00000001
#define POWER_CNTRL_RX_VREG_BLEED_HSREF_ENA_NT_MASK 0x00000002
#define POWER_CNTRL_RX_VREG_BLEED_HSREF_ENA_NT_ACCESS AW_CSR_READ_WRITE
#define POWER_CNTRL_RX_VREG_BLEED_HSREF_ENA_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define POWER_CNTRL_RX_DS_DCOREG_BLEED_ENA_NT_OFFSET 0x00000002
#define POWER_CNTRL_RX_DS_DCOREG_BLEED_ENA_NT_BITWIDTH 0x00000001
#define POWER_CNTRL_RX_DS_DCOREG_BLEED_ENA_NT_MASK 0x00000004
#define POWER_CNTRL_RX_DS_DCOREG_BLEED_ENA_NT_ACCESS AW_CSR_READ_WRITE
#define POWER_CNTRL_RX_DS_DCOREG_BLEED_ENA_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RATE_CNTRL_RX_ADDR 0x020000C4
#define RATE_CNTRL_RX_SIZE 32

 
 
 
 
 
 
#define RATE_CNTRL_RX_POSTDIV_NT_OFFSET 0x00000000
#define RATE_CNTRL_RX_POSTDIV_NT_BITWIDTH 0x00000002
#define RATE_CNTRL_RX_POSTDIV_NT_MASK 0x00000003
#define RATE_CNTRL_RX_POSTDIV_NT_ACCESS AW_CSR_READ_WRITE
#define RATE_CNTRL_RX_POSTDIV_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RST_AFE_RX_ADDR 0x020000C8
#define RST_AFE_RX_SIZE 32

 
 
 
 
 
#define RST_AFE_RX_DS_DCO_BA_OFFSET 0x00000000
#define RST_AFE_RX_DS_DCO_BA_BITWIDTH 0x00000001
#define RST_AFE_RX_DS_DCO_BA_MASK 0x00000001
#define RST_AFE_RX_DS_DCO_BA_ACCESS AW_CSR_READ_WRITE
#define RST_AFE_RX_DS_DCO_BA_RESET_VALUE 0x00000000

 
 
 
 
 
#define RST_AFE_RX_DS_DIRECT_SYNTH_BA_OFFSET 0x00000001
#define RST_AFE_RX_DS_DIRECT_SYNTH_BA_BITWIDTH 0x00000001
#define RST_AFE_RX_DS_DIRECT_SYNTH_BA_MASK 0x00000002
#define RST_AFE_RX_DS_DIRECT_SYNTH_BA_ACCESS AW_CSR_READ_WRITE
#define RST_AFE_RX_DS_DIRECT_SYNTH_BA_RESET_VALUE 0x00000000

 
 
 
 
 
#define RST_AFE_RX_POSTDIV_BA_OFFSET 0x00000002
#define RST_AFE_RX_POSTDIV_BA_BITWIDTH 0x00000001
#define RST_AFE_RX_POSTDIV_BA_MASK 0x00000004
#define RST_AFE_RX_POSTDIV_BA_ACCESS AW_CSR_READ_WRITE
#define RST_AFE_RX_POSTDIV_BA_RESET_VALUE 0x00000000

 
 
 
 
 
#define RST_AFE_RX_TIADC_BA_OFFSET 0x00000003
#define RST_AFE_RX_TIADC_BA_BITWIDTH 0x00000001
#define RST_AFE_RX_TIADC_BA_MASK 0x00000008
#define RST_AFE_RX_TIADC_BA_ACCESS AW_CSR_READ_WRITE
#define RST_AFE_RX_TIADC_BA_RESET_VALUE 0x00000000

 
 
 
 
 
#define RST_AFE_RX_TIADC_CLOCK_GEN_BA_OFFSET 0x00000004
#define RST_AFE_RX_TIADC_CLOCK_GEN_BA_BITWIDTH 0x00000001
#define RST_AFE_RX_TIADC_CLOCK_GEN_BA_MASK 0x00000010
#define RST_AFE_RX_TIADC_CLOCK_GEN_BA_ACCESS AW_CSR_READ_WRITE
#define RST_AFE_RX_TIADC_CLOCK_GEN_BA_RESET_VALUE 0x00000000

 
 
 
 
 
#define RST_AFE_RX_SYNTH_DIV_BA_OFFSET 0x00000005
#define RST_AFE_RX_SYNTH_DIV_BA_BITWIDTH 0x00000001
#define RST_AFE_RX_SYNTH_DIV_BA_MASK 0x00000020
#define RST_AFE_RX_SYNTH_DIV_BA_ACCESS AW_CSR_READ_WRITE
#define RST_AFE_RX_SYNTH_DIV_BA_RESET_VALUE 0x00000000

 
 
 
 
 
#define RST_AFE_RX_RXREF_DIV_BA_OFFSET 0x00000006
#define RST_AFE_RX_RXREF_DIV_BA_BITWIDTH 0x00000001
#define RST_AFE_RX_RXREF_DIV_BA_MASK 0x00000040
#define RST_AFE_RX_RXREF_DIV_BA_ACCESS AW_CSR_READ_WRITE
#define RST_AFE_RX_RXREF_DIV_BA_RESET_VALUE 0x00000000

 
 
 
 
 
#define RST_AFE_RX_REF_HS_LOOPTIME_BA_OFFSET 0x00000007
#define RST_AFE_RX_REF_HS_LOOPTIME_BA_BITWIDTH 0x00000001
#define RST_AFE_RX_REF_HS_LOOPTIME_BA_MASK 0x00000080
#define RST_AFE_RX_REF_HS_LOOPTIME_BA_ACCESS AW_CSR_READ_WRITE
#define RST_AFE_RX_REF_HS_LOOPTIME_BA_RESET_VALUE 0x00000000

 
 
 
 
 
#define RST_AFE_RX_REF_LS_LOOPTIME_BA_OFFSET 0x00000008
#define RST_AFE_RX_REF_LS_LOOPTIME_BA_BITWIDTH 0x00000001
#define RST_AFE_RX_REF_LS_LOOPTIME_BA_MASK 0x00000100
#define RST_AFE_RX_REF_LS_LOOPTIME_BA_ACCESS AW_CSR_READ_WRITE
#define RST_AFE_RX_REF_LS_LOOPTIME_BA_RESET_VALUE 0x00000000

 
 
 
 
 
#define RST_DBE_RX_ADDR 0x020000CC
#define RST_DBE_RX_SIZE 32

 
 
 
 
 
#define RST_DBE_RX_SYNC_BA_OFFSET 0x00000000
#define RST_DBE_RX_SYNC_BA_BITWIDTH 0x00000001
#define RST_DBE_RX_SYNC_BA_MASK 0x00000001
#define RST_DBE_RX_SYNC_BA_ACCESS AW_CSR_READ_WRITE
#define RST_DBE_RX_SYNC_BA_RESET_VALUE 0x00000000

 
 
 
 
 
#define RST_DBE_RX_DFX_BA_OFFSET 0x00000001
#define RST_DBE_RX_DFX_BA_BITWIDTH 0x00000001
#define RST_DBE_RX_DFX_BA_MASK 0x00000002
#define RST_DBE_RX_DFX_BA_ACCESS AW_CSR_READ_WRITE
#define RST_DBE_RX_DFX_BA_RESET_VALUE 0x00000000

 
 
 
 
 
#define RST_DBE_RX_EQFFE_BA_OFFSET 0x00000002
#define RST_DBE_RX_EQFFE_BA_BITWIDTH 0x00000001
#define RST_DBE_RX_EQFFE_BA_MASK 0x00000004
#define RST_DBE_RX_EQFFE_BA_ACCESS AW_CSR_READ_WRITE
#define RST_DBE_RX_EQFFE_BA_RESET_VALUE 0x00000000

 
 
 
 
 
#define RST_DBE_RX_EQDFE_BA_OFFSET 0x00000003
#define RST_DBE_RX_EQDFE_BA_BITWIDTH 0x00000001
#define RST_DBE_RX_EQDFE_BA_MASK 0x00000008
#define RST_DBE_RX_EQDFE_BA_ACCESS AW_CSR_READ_WRITE
#define RST_DBE_RX_EQDFE_BA_RESET_VALUE 0x00000000

 
 
 
 
 
#define RST_DBE_RX_DEMAPPER_BA_OFFSET 0x00000004
#define RST_DBE_RX_DEMAPPER_BA_BITWIDTH 0x00000001
#define RST_DBE_RX_DEMAPPER_BA_MASK 0x00000010
#define RST_DBE_RX_DEMAPPER_BA_ACCESS AW_CSR_READ_WRITE
#define RST_DBE_RX_DEMAPPER_BA_RESET_VALUE 0x00000000

 
 
 
 
 
#define RST_DBE_RX_GB_FIFO_BA_OFFSET 0x00000005
#define RST_DBE_RX_GB_FIFO_BA_BITWIDTH 0x00000001
#define RST_DBE_RX_GB_FIFO_BA_MASK 0x00000020
#define RST_DBE_RX_GB_FIFO_BA_ACCESS AW_CSR_READ_WRITE
#define RST_DBE_RX_GB_FIFO_BA_RESET_VALUE 0x00000000

 
 
 
 
 
#define RST_DBE_RX_DATA_OUT_BA_OFFSET 0x00000006
#define RST_DBE_RX_DATA_OUT_BA_BITWIDTH 0x00000001
#define RST_DBE_RX_DATA_OUT_BA_MASK 0x00000040
#define RST_DBE_RX_DATA_OUT_BA_ACCESS AW_CSR_READ_WRITE
#define RST_DBE_RX_DATA_OUT_BA_RESET_VALUE 0x00000000

 
 
 
 
 
#define RST_DBE_RX_DATABIST_BA_OFFSET 0x00000007
#define RST_DBE_RX_DATABIST_BA_BITWIDTH 0x00000001
#define RST_DBE_RX_DATABIST_BA_MASK 0x00000080
#define RST_DBE_RX_DATABIST_BA_ACCESS AW_CSR_READ_WRITE
#define RST_DBE_RX_DATABIST_BA_RESET_VALUE 0x00000000

 
 
 
 
 
#define RST_DBE_RX_DATABLOCK_BA_OFFSET 0x00000008
#define RST_DBE_RX_DATABLOCK_BA_BITWIDTH 0x00000001
#define RST_DBE_RX_DATABLOCK_BA_MASK 0x00000100
#define RST_DBE_RX_DATABLOCK_BA_ACCESS AW_CSR_READ_WRITE
#define RST_DBE_RX_DATABLOCK_BA_RESET_VALUE 0x00000000

 
 
 
 
 
#define RST_DBE_RX_SSCM_DLPF_BA_OFFSET 0x00000009
#define RST_DBE_RX_SSCM_DLPF_BA_BITWIDTH 0x00000001
#define RST_DBE_RX_SSCM_DLPF_BA_MASK 0x00000200
#define RST_DBE_RX_SSCM_DLPF_BA_ACCESS AW_CSR_READ_WRITE
#define RST_DBE_RX_SSCM_DLPF_BA_RESET_VALUE 0x00000000

 
 
 
 
 
#define RST_DBE_RX_SSCM_FRACDIV_BA_OFFSET 0x0000000A
#define RST_DBE_RX_SSCM_FRACDIV_BA_BITWIDTH 0x00000001
#define RST_DBE_RX_SSCM_FRACDIV_BA_MASK 0x00000400
#define RST_DBE_RX_SSCM_FRACDIV_BA_ACCESS AW_CSR_READ_WRITE
#define RST_DBE_RX_SSCM_FRACDIV_BA_RESET_VALUE 0x00000000

 
 
 
 
 
#define RST_DBE_RX_DPLL_DLPF_BA_OFFSET 0x0000000B
#define RST_DBE_RX_DPLL_DLPF_BA_BITWIDTH 0x00000001
#define RST_DBE_RX_DPLL_DLPF_BA_MASK 0x00000800
#define RST_DBE_RX_DPLL_DLPF_BA_ACCESS AW_CSR_READ_WRITE
#define RST_DBE_RX_DPLL_DLPF_BA_RESET_VALUE 0x00000000

 
 
 
 
 
#define RST_DBE_RX_DPLL_TED_BA_OFFSET 0x0000000C
#define RST_DBE_RX_DPLL_TED_BA_BITWIDTH 0x00000001
#define RST_DBE_RX_DPLL_TED_BA_MASK 0x00001000
#define RST_DBE_RX_DPLL_TED_BA_ACCESS AW_CSR_READ_WRITE
#define RST_DBE_RX_DPLL_TED_BA_RESET_VALUE 0x00000000

 
 
 
 
 
#define RST_DBE_RX_AGC_ADAPT_BA_OFFSET 0x0000000D
#define RST_DBE_RX_AGC_ADAPT_BA_BITWIDTH 0x00000001
#define RST_DBE_RX_AGC_ADAPT_BA_MASK 0x00002000
#define RST_DBE_RX_AGC_ADAPT_BA_ACCESS AW_CSR_READ_WRITE
#define RST_DBE_RX_AGC_ADAPT_BA_RESET_VALUE 0x00000000

 
 
 
 
 
#define RST_DBE_RX_CTLE_ADAPT_BA_OFFSET 0x0000000E
#define RST_DBE_RX_CTLE_ADAPT_BA_BITWIDTH 0x00000001
#define RST_DBE_RX_CTLE_ADAPT_BA_MASK 0x00004000
#define RST_DBE_RX_CTLE_ADAPT_BA_ACCESS AW_CSR_READ_WRITE
#define RST_DBE_RX_CTLE_ADAPT_BA_RESET_VALUE 0x00000000

 
 
 
 
 
#define RST_DBE_RX_FFE_ADAPT_BA_OFFSET 0x0000000F
#define RST_DBE_RX_FFE_ADAPT_BA_BITWIDTH 0x00000001
#define RST_DBE_RX_FFE_ADAPT_BA_MASK 0x00008000
#define RST_DBE_RX_FFE_ADAPT_BA_ACCESS AW_CSR_READ_WRITE
#define RST_DBE_RX_FFE_ADAPT_BA_RESET_VALUE 0x00000000

 
 
 
 
 
#define RST_DBE_RX_DFE_ADAPT_BA_OFFSET 0x00000010
#define RST_DBE_RX_DFE_ADAPT_BA_BITWIDTH 0x00000001
#define RST_DBE_RX_DFE_ADAPT_BA_MASK 0x00010000
#define RST_DBE_RX_DFE_ADAPT_BA_ACCESS AW_CSR_READ_WRITE
#define RST_DBE_RX_DFE_ADAPT_BA_RESET_VALUE 0x00000000

 
 
 
 
 
#define RST_DBE_RX_PHASE_ADAPT_BA_OFFSET 0x00000011
#define RST_DBE_RX_PHASE_ADAPT_BA_BITWIDTH 0x00000001
#define RST_DBE_RX_PHASE_ADAPT_BA_MASK 0x00020000
#define RST_DBE_RX_PHASE_ADAPT_BA_ACCESS AW_CSR_READ_WRITE
#define RST_DBE_RX_PHASE_ADAPT_BA_RESET_VALUE 0x00000000

 
 
 
 
 
#define RST_DBE_RX_VGA_OFFSET_ADAPT_BA_OFFSET 0x00000012
#define RST_DBE_RX_VGA_OFFSET_ADAPT_BA_BITWIDTH 0x00000001
#define RST_DBE_RX_VGA_OFFSET_ADAPT_BA_MASK 0x00040000
#define RST_DBE_RX_VGA_OFFSET_ADAPT_BA_ACCESS AW_CSR_READ_WRITE
#define RST_DBE_RX_VGA_OFFSET_ADAPT_BA_RESET_VALUE 0x00000000

 
 
 
 
 
#define RST_DBE_RX_DC_OFFSET_ADAPT_BA_OFFSET 0x00000013
#define RST_DBE_RX_DC_OFFSET_ADAPT_BA_BITWIDTH 0x00000001
#define RST_DBE_RX_DC_OFFSET_ADAPT_BA_MASK 0x00080000
#define RST_DBE_RX_DC_OFFSET_ADAPT_BA_ACCESS AW_CSR_READ_WRITE
#define RST_DBE_RX_DC_OFFSET_ADAPT_BA_RESET_VALUE 0x00000000

 
 
 
 
 
#define RST_DBE_RX_SLICER_ADAPT_BA_OFFSET 0x00000014
#define RST_DBE_RX_SLICER_ADAPT_BA_BITWIDTH 0x00000001
#define RST_DBE_RX_SLICER_ADAPT_BA_MASK 0x00100000
#define RST_DBE_RX_SLICER_ADAPT_BA_ACCESS AW_CSR_READ_WRITE
#define RST_DBE_RX_SLICER_ADAPT_BA_RESET_VALUE 0x00000000

 
 
 
 
 
#define RST_DBE_RX_TARGET_ADAPT_BA_OFFSET 0x00000015
#define RST_DBE_RX_TARGET_ADAPT_BA_BITWIDTH 0x00000001
#define RST_DBE_RX_TARGET_ADAPT_BA_MASK 0x00200000
#define RST_DBE_RX_TARGET_ADAPT_BA_ACCESS AW_CSR_READ_WRITE
#define RST_DBE_RX_TARGET_ADAPT_BA_RESET_VALUE 0x00000000

 
 
 
 
 
#define RST_DBE_RX_VCO_ADAPT_BA_OFFSET 0x00000016
#define RST_DBE_RX_VCO_ADAPT_BA_BITWIDTH 0x00000001
#define RST_DBE_RX_VCO_ADAPT_BA_MASK 0x00400000
#define RST_DBE_RX_VCO_ADAPT_BA_ACCESS AW_CSR_READ_WRITE
#define RST_DBE_RX_VCO_ADAPT_BA_RESET_VALUE 0x00000000

 
 
 
 
 
#define RST_DBE_RX_PPM_LOCK_DETECT_BA_OFFSET 0x00000017
#define RST_DBE_RX_PPM_LOCK_DETECT_BA_BITWIDTH 0x00000001
#define RST_DBE_RX_PPM_LOCK_DETECT_BA_MASK 0x00800000
#define RST_DBE_RX_PPM_LOCK_DETECT_BA_ACCESS AW_CSR_READ_WRITE
#define RST_DBE_RX_PPM_LOCK_DETECT_BA_RESET_VALUE 0x00000000

 
 
 
 
 
#define RST_DBE_RX_REFDCD_ADAPT_BA_OFFSET 0x00000018
#define RST_DBE_RX_REFDCD_ADAPT_BA_BITWIDTH 0x00000001
#define RST_DBE_RX_REFDCD_ADAPT_BA_MASK 0x01000000
#define RST_DBE_RX_REFDCD_ADAPT_BA_ACCESS AW_CSR_READ_WRITE
#define RST_DBE_RX_REFDCD_ADAPT_BA_RESET_VALUE 0x00000000

 
 
 
 
 
#define RST_DBE_RX_DIGREF_OUT_BA_OFFSET 0x00000019
#define RST_DBE_RX_DIGREF_OUT_BA_BITWIDTH 0x00000001
#define RST_DBE_RX_DIGREF_OUT_BA_MASK 0x02000000
#define RST_DBE_RX_DIGREF_OUT_BA_ACCESS AW_CSR_READ_WRITE
#define RST_DBE_RX_DIGREF_OUT_BA_RESET_VALUE 0x00000000

 
 
 
 
 
#define RST_DBE_RX_SNR_BA_OFFSET 0x0000001A
#define RST_DBE_RX_SNR_BA_BITWIDTH 0x00000001
#define RST_DBE_RX_SNR_BA_MASK 0x04000000
#define RST_DBE_RX_SNR_BA_ACCESS AW_CSR_READ_WRITE
#define RST_DBE_RX_SNR_BA_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_ADDR 0x020000D0
#define RX_SIZE 32

 
 
 
#define RX_SPARE_NT_OFFSET 0x00000000
#define RX_SPARE_NT_BITWIDTH 0x00000004
#define RX_SPARE_NT_MASK 0x0000000F
#define RX_SPARE_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SPARE_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_ACC_ADDR 0x020000D4
#define RX_ACC_SIZE 32

 
 
 
 
 
 
#define RX_ACC_RCM_VAL_NT_OFFSET 0x00000000
#define RX_ACC_RCM_VAL_NT_BITWIDTH 0x00000002
#define RX_ACC_RCM_VAL_NT_MASK 0x00000003
#define RX_ACC_RCM_VAL_NT_ACCESS AW_CSR_READ_WRITE
#define RX_ACC_RCM_VAL_NT_RESET_VALUE 0x00000000

 
 
 
 
#define RX_ACC_BOOST_NT_OFFSET 0x00000002
#define RX_ACC_BOOST_NT_BITWIDTH 0x00000002
#define RX_ACC_BOOST_NT_MASK 0x0000000C
#define RX_ACC_BOOST_NT_ACCESS AW_CSR_READ_WRITE
#define RX_ACC_BOOST_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_ACC_TERM_VAL_NT_OFFSET 0x00000004
#define RX_ACC_TERM_VAL_NT_BITWIDTH 0x00000001
#define RX_ACC_TERM_VAL_NT_MASK 0x00000010
#define RX_ACC_TERM_VAL_NT_ACCESS AW_CSR_READ_WRITE
#define RX_ACC_TERM_VAL_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_ADAPT_VGA_OFFSET_BACKGROUND_ADDR 0x020000D8
#define RX_ADAPT_VGA_OFFSET_BACKGROUND_SIZE 32

 
 
 
#define RX_ADAPT_VGA_OFFSET_BACKGROUND_MU_A_OFFSET 0x00000000
#define RX_ADAPT_VGA_OFFSET_BACKGROUND_MU_A_BITWIDTH 0x00000005
#define RX_ADAPT_VGA_OFFSET_BACKGROUND_MU_A_MASK 0x0000001F
#define RX_ADAPT_VGA_OFFSET_BACKGROUND_MU_A_ACCESS AW_CSR_READ_WRITE
#define RX_ADAPT_VGA_OFFSET_BACKGROUND_MU_A_RESET_VALUE 0x00000000

 
 
 
#define RX_ADAPT_VGA_OFFSET_BACKGROUND_WATCHDOG_A_OFFSET 0x00000008
#define RX_ADAPT_VGA_OFFSET_BACKGROUND_WATCHDOG_A_BITWIDTH 0x00000005
#define RX_ADAPT_VGA_OFFSET_BACKGROUND_WATCHDOG_A_MASK 0x00001F00
#define RX_ADAPT_VGA_OFFSET_BACKGROUND_WATCHDOG_A_ACCESS AW_CSR_READ_WRITE
#define RX_ADAPT_VGA_OFFSET_BACKGROUND_WATCHDOG_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_ADAPT_VGA_OFFSET_BYPASS_ADDR 0x020000DC
#define RX_ADAPT_VGA_OFFSET_BYPASS_SIZE 32

 
 
 
#define RX_ADAPT_VGA_OFFSET_BYPASS_ENABLE_A_OFFSET 0x00000000
#define RX_ADAPT_VGA_OFFSET_BYPASS_ENABLE_A_BITWIDTH 0x00000001
#define RX_ADAPT_VGA_OFFSET_BYPASS_ENABLE_A_MASK 0x00000001
#define RX_ADAPT_VGA_OFFSET_BYPASS_ENABLE_A_ACCESS AW_CSR_READ_WRITE
#define RX_ADAPT_VGA_OFFSET_BYPASS_ENABLE_A_RESET_VALUE 0x00000000

 
 
 
 
 
 
#define RX_ADAPT_VGA_OFFSET_BYPASS_SETTING_A_OFFSET 0x00000001
#define RX_ADAPT_VGA_OFFSET_BYPASS_SETTING_A_BITWIDTH 0x00000004
#define RX_ADAPT_VGA_OFFSET_BYPASS_SETTING_A_MASK 0x0000001E
#define RX_ADAPT_VGA_OFFSET_BYPASS_SETTING_A_ACCESS AW_CSR_READ_WRITE
#define RX_ADAPT_VGA_OFFSET_BYPASS_SETTING_A_RESET_VALUE 0x00000007

 
 
 
 
 
#define RX_ADAPT_VGA_OFFSET_CFG_ADDR 0x020000E0
#define RX_ADAPT_VGA_OFFSET_CFG_SIZE 32

 
 
 
#define RX_ADAPT_VGA_OFFSET_CFG_SETTLING_NUM_SAMPLES_A_OFFSET 0x00000000
#define RX_ADAPT_VGA_OFFSET_CFG_SETTLING_NUM_SAMPLES_A_BITWIDTH 0x00000010
#define RX_ADAPT_VGA_OFFSET_CFG_SETTLING_NUM_SAMPLES_A_MASK 0x0000FFFF
#define RX_ADAPT_VGA_OFFSET_CFG_SETTLING_NUM_SAMPLES_A_ACCESS AW_CSR_READ_WRITE
#define RX_ADAPT_VGA_OFFSET_CFG_SETTLING_NUM_SAMPLES_A_RESET_VALUE 0x00000004

 
 
 
#define RX_ADAPT_VGA_OFFSET_CFG_SETTING_INIT_A_OFFSET 0x00000010
#define RX_ADAPT_VGA_OFFSET_CFG_SETTING_INIT_A_BITWIDTH 0x00000004
#define RX_ADAPT_VGA_OFFSET_CFG_SETTING_INIT_A_MASK 0x000F0000
#define RX_ADAPT_VGA_OFFSET_CFG_SETTING_INIT_A_ACCESS AW_CSR_READ_WRITE
#define RX_ADAPT_VGA_OFFSET_CFG_SETTING_INIT_A_RESET_VALUE 0x00000009

 
 
 
 
 
#define RX_ADAPT_VGA_OFFSET_CTLE_ADDR 0x020000E4
#define RX_ADAPT_VGA_OFFSET_CTLE_SIZE 32

 
 
 
 
 
#define RX_ADAPT_VGA_OFFSET_CTLE_ISOLATE_A_OFFSET 0x00000000
#define RX_ADAPT_VGA_OFFSET_CTLE_ISOLATE_A_BITWIDTH 0x00000001
#define RX_ADAPT_VGA_OFFSET_CTLE_ISOLATE_A_MASK 0x00000001
#define RX_ADAPT_VGA_OFFSET_CTLE_ISOLATE_A_ACCESS AW_CSR_READ_WRITE
#define RX_ADAPT_VGA_OFFSET_CTLE_ISOLATE_A_RESET_VALUE 0x00000000

 
 
 
 
#define RX_ADAPT_VGA_OFFSET_CTLE_OFFSET_ENA_NT_OFFSET 0x00000001
#define RX_ADAPT_VGA_OFFSET_CTLE_OFFSET_ENA_NT_BITWIDTH 0x00000001
#define RX_ADAPT_VGA_OFFSET_CTLE_OFFSET_ENA_NT_MASK 0x00000002
#define RX_ADAPT_VGA_OFFSET_CTLE_OFFSET_ENA_NT_ACCESS AW_CSR_READ_WRITE
#define RX_ADAPT_VGA_OFFSET_CTLE_OFFSET_ENA_NT_RESET_VALUE 0x00000001

 
 
 
 
 
#define RX_ADAPT_VGA_OFFSET_CTRL_ADDR 0x020000E8
#define RX_ADAPT_VGA_OFFSET_CTRL_SIZE 32

 
 
 
#define RX_ADAPT_VGA_OFFSET_CTRL_START_A_OFFSET 0x00000000
#define RX_ADAPT_VGA_OFFSET_CTRL_START_A_BITWIDTH 0x00000001
#define RX_ADAPT_VGA_OFFSET_CTRL_START_A_MASK 0x00000001
#define RX_ADAPT_VGA_OFFSET_CTRL_START_A_ACCESS AW_CSR_READ_WRITE
#define RX_ADAPT_VGA_OFFSET_CTRL_START_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_ADAPT_VGA_OFFSET_LMS_ADDR 0x020000EC
#define RX_ADAPT_VGA_OFFSET_LMS_SIZE 32

 
 
 
#define RX_ADAPT_VGA_OFFSET_LMS_INVERT_ENA_A_OFFSET 0x00000000
#define RX_ADAPT_VGA_OFFSET_LMS_INVERT_ENA_A_BITWIDTH 0x00000001
#define RX_ADAPT_VGA_OFFSET_LMS_INVERT_ENA_A_MASK 0x00000001
#define RX_ADAPT_VGA_OFFSET_LMS_INVERT_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_ADAPT_VGA_OFFSET_LMS_INVERT_ENA_A_RESET_VALUE 0x00000000

 
 
 
 
#define RX_ADAPT_VGA_OFFSET_LMS_MIN_SETTING_A_OFFSET 0x00000001
#define RX_ADAPT_VGA_OFFSET_LMS_MIN_SETTING_A_BITWIDTH 0x00000004
#define RX_ADAPT_VGA_OFFSET_LMS_MIN_SETTING_A_MASK 0x0000001E
#define RX_ADAPT_VGA_OFFSET_LMS_MIN_SETTING_A_ACCESS AW_CSR_READ_WRITE
#define RX_ADAPT_VGA_OFFSET_LMS_MIN_SETTING_A_RESET_VALUE 0x00000000

 
 
 
 
#define RX_ADAPT_VGA_OFFSET_LMS_MAX_SETTING_A_OFFSET 0x00000005
#define RX_ADAPT_VGA_OFFSET_LMS_MAX_SETTING_A_BITWIDTH 0x00000004
#define RX_ADAPT_VGA_OFFSET_LMS_MAX_SETTING_A_MASK 0x000001E0
#define RX_ADAPT_VGA_OFFSET_LMS_MAX_SETTING_A_ACCESS AW_CSR_READ_WRITE
#define RX_ADAPT_VGA_OFFSET_LMS_MAX_SETTING_A_RESET_VALUE 0x0000000F

 
 
 
 
 
#define RX_ADAPT_VGA_OFFSET_MEASURE_ADDR 0x020000F0
#define RX_ADAPT_VGA_OFFSET_MEASURE_SIZE 32

 
 
 
 
 
#define RX_ADAPT_VGA_OFFSET_MEASURE_HOLD_ENA_A_OFFSET 0x00000000
#define RX_ADAPT_VGA_OFFSET_MEASURE_HOLD_ENA_A_BITWIDTH 0x00000001
#define RX_ADAPT_VGA_OFFSET_MEASURE_HOLD_ENA_A_MASK 0x00000001
#define RX_ADAPT_VGA_OFFSET_MEASURE_HOLD_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_ADAPT_VGA_OFFSET_MEASURE_HOLD_ENA_A_RESET_VALUE 0x00000000

 
 
 
 
#define RX_ADAPT_VGA_OFFSET_MEASURE_CONTINUE_A_OFFSET 0x00000001
#define RX_ADAPT_VGA_OFFSET_MEASURE_CONTINUE_A_BITWIDTH 0x00000001
#define RX_ADAPT_VGA_OFFSET_MEASURE_CONTINUE_A_MASK 0x00000002
#define RX_ADAPT_VGA_OFFSET_MEASURE_CONTINUE_A_ACCESS AW_CSR_READ_WRITE
#define RX_ADAPT_VGA_OFFSET_MEASURE_CONTINUE_A_RESET_VALUE 0x00000000

 
 
 
#define RX_ADAPT_VGA_OFFSET_MEASURE_NUM_SAMPLES_A_OFFSET 0x00000002
#define RX_ADAPT_VGA_OFFSET_MEASURE_NUM_SAMPLES_A_BITWIDTH 0x00000008
#define RX_ADAPT_VGA_OFFSET_MEASURE_NUM_SAMPLES_A_MASK 0x000003FC
#define RX_ADAPT_VGA_OFFSET_MEASURE_NUM_SAMPLES_A_ACCESS AW_CSR_READ_WRITE
#define RX_ADAPT_VGA_OFFSET_MEASURE_NUM_SAMPLES_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_ADAPT_VGA_OFFSET_SETUP_ADDR 0x020000F4
#define RX_ADAPT_VGA_OFFSET_SETUP_SIZE 32

 
 
 
#define RX_ADAPT_VGA_OFFSET_SETUP_MU_A_OFFSET 0x00000000
#define RX_ADAPT_VGA_OFFSET_SETUP_MU_A_BITWIDTH 0x00000005
#define RX_ADAPT_VGA_OFFSET_SETUP_MU_A_MASK 0x0000001F
#define RX_ADAPT_VGA_OFFSET_SETUP_MU_A_ACCESS AW_CSR_READ_WRITE
#define RX_ADAPT_VGA_OFFSET_SETUP_MU_A_RESET_VALUE 0x00000000

 
 
 
 
#define RX_ADAPT_VGA_OFFSET_SETUP_WATCHDOG_A_OFFSET 0x00000008
#define RX_ADAPT_VGA_OFFSET_SETUP_WATCHDOG_A_BITWIDTH 0x00000005
#define RX_ADAPT_VGA_OFFSET_SETUP_WATCHDOG_A_MASK 0x00001F00
#define RX_ADAPT_VGA_OFFSET_SETUP_WATCHDOG_A_ACCESS AW_CSR_READ_WRITE
#define RX_ADAPT_VGA_OFFSET_SETUP_WATCHDOG_A_RESET_VALUE 0x00000000

 
 
 
 
 
 
#define RX_ADAPT_VGA_OFFSET_SETUP_MIN_STOP_HI_A_OFFSET 0x0000000D
#define RX_ADAPT_VGA_OFFSET_SETUP_MIN_STOP_HI_A_BITWIDTH 0x00000002
#define RX_ADAPT_VGA_OFFSET_SETUP_MIN_STOP_HI_A_MASK 0x00006000
#define RX_ADAPT_VGA_OFFSET_SETUP_MIN_STOP_HI_A_ACCESS AW_CSR_READ_WRITE
#define RX_ADAPT_VGA_OFFSET_SETUP_MIN_STOP_HI_A_RESET_VALUE 0x00000000

 
 
 
 
#define RX_ADAPT_VGA_OFFSET_SETUP_MIN_NUM_CROSS_TARGET_A_OFFSET 0x00000010
#define RX_ADAPT_VGA_OFFSET_SETUP_MIN_NUM_CROSS_TARGET_A_BITWIDTH 0x00000004
#define RX_ADAPT_VGA_OFFSET_SETUP_MIN_NUM_CROSS_TARGET_A_MASK 0x000F0000
#define RX_ADAPT_VGA_OFFSET_SETUP_MIN_NUM_CROSS_TARGET_A_ACCESS AW_CSR_READ_WRITE
#define RX_ADAPT_VGA_OFFSET_SETUP_MIN_NUM_CROSS_TARGET_A_RESET_VALUE 0x00000000

 
 
 
 
#define RX_ADAPT_VGA_OFFSET_SETUP_MIN_GAIN_A_OFFSET 0x00000014
#define RX_ADAPT_VGA_OFFSET_SETUP_MIN_GAIN_A_BITWIDTH 0x00000004
#define RX_ADAPT_VGA_OFFSET_SETUP_MIN_GAIN_A_MASK 0x00F00000
#define RX_ADAPT_VGA_OFFSET_SETUP_MIN_GAIN_A_ACCESS AW_CSR_READ_WRITE
#define RX_ADAPT_VGA_OFFSET_SETUP_MIN_GAIN_A_RESET_VALUE 0x00000000

 
 
 
 
#define RX_ADAPT_VGA_OFFSET_SETUP_MIN_TARGET_A_OFFSET 0x00000018
#define RX_ADAPT_VGA_OFFSET_SETUP_MIN_TARGET_A_BITWIDTH 0x00000005
#define RX_ADAPT_VGA_OFFSET_SETUP_MIN_TARGET_A_MASK 0x1F000000
#define RX_ADAPT_VGA_OFFSET_SETUP_MIN_TARGET_A_ACCESS AW_CSR_READ_WRITE
#define RX_ADAPT_VGA_OFFSET_SETUP_MIN_TARGET_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_ADAPT_VGA_OFFSET_STATUS_ADDR 0x020000F8
#define RX_ADAPT_VGA_OFFSET_STATUS_SIZE 32

 
 
 
#define RX_ADAPT_VGA_OFFSET_STATUS_LOCK_A_OFFSET 0x00000000
#define RX_ADAPT_VGA_OFFSET_STATUS_LOCK_A_BITWIDTH 0x00000001
#define RX_ADAPT_VGA_OFFSET_STATUS_LOCK_A_MASK 0x00000001
#define RX_ADAPT_VGA_OFFSET_STATUS_LOCK_A_ACCESS AW_CSR_READ_ONLY
#define RX_ADAPT_VGA_OFFSET_STATUS_LOCK_A_RESET_VALUE 0x00000000

 
 
 
#define RX_ADAPT_VGA_OFFSET_STATUS_DERIV_LOCK_A_OFFSET 0x00000001
#define RX_ADAPT_VGA_OFFSET_STATUS_DERIV_LOCK_A_BITWIDTH 0x00000001
#define RX_ADAPT_VGA_OFFSET_STATUS_DERIV_LOCK_A_MASK 0x00000002
#define RX_ADAPT_VGA_OFFSET_STATUS_DERIV_LOCK_A_ACCESS AW_CSR_READ_ONLY
#define RX_ADAPT_VGA_OFFSET_STATUS_DERIV_LOCK_A_RESET_VALUE 0x00000000

 
 
 
#define RX_ADAPT_VGA_OFFSET_STATUS_WATCHDOG_TIMEOUT_A_OFFSET 0x00000002
#define RX_ADAPT_VGA_OFFSET_STATUS_WATCHDOG_TIMEOUT_A_BITWIDTH 0x00000001
#define RX_ADAPT_VGA_OFFSET_STATUS_WATCHDOG_TIMEOUT_A_MASK 0x00000004
#define RX_ADAPT_VGA_OFFSET_STATUS_WATCHDOG_TIMEOUT_A_ACCESS AW_CSR_READ_ONLY
#define RX_ADAPT_VGA_OFFSET_STATUS_WATCHDOG_TIMEOUT_A_RESET_VALUE 0x00000000

 
 
 
#define RX_ADAPT_VGA_OFFSET_STATUS_LMS_ERROR_A_OFFSET 0x00000003
#define RX_ADAPT_VGA_OFFSET_STATUS_LMS_ERROR_A_BITWIDTH 0x00000008
#define RX_ADAPT_VGA_OFFSET_STATUS_LMS_ERROR_A_MASK 0x000007F8
#define RX_ADAPT_VGA_OFFSET_STATUS_LMS_ERROR_A_ACCESS AW_CSR_READ_ONLY
#define RX_ADAPT_VGA_OFFSET_STATUS_LMS_ERROR_A_RESET_VALUE 0x00000000

 
 
 
#define RX_ADAPT_VGA_OFFSET_STATUS_VGA_OFFSET_A_OFFSET 0x0000000B
#define RX_ADAPT_VGA_OFFSET_STATUS_VGA_OFFSET_A_BITWIDTH 0x00000004
#define RX_ADAPT_VGA_OFFSET_STATUS_VGA_OFFSET_A_MASK 0x00007800
#define RX_ADAPT_VGA_OFFSET_STATUS_VGA_OFFSET_A_ACCESS AW_CSR_READ_ONLY
#define RX_ADAPT_VGA_OFFSET_STATUS_VGA_OFFSET_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_AGC_ADAPT_BACKGROUND_ADDR 0x020000FC
#define RX_AGC_ADAPT_BACKGROUND_SIZE 32

 
 
 
#define RX_AGC_ADAPT_BACKGROUND_MU_POS_A_OFFSET 0x00000000
#define RX_AGC_ADAPT_BACKGROUND_MU_POS_A_BITWIDTH 0x00000005
#define RX_AGC_ADAPT_BACKGROUND_MU_POS_A_MASK 0x0000001F
#define RX_AGC_ADAPT_BACKGROUND_MU_POS_A_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_BACKGROUND_MU_POS_A_RESET_VALUE 0x00000000

 
 
 
#define RX_AGC_ADAPT_BACKGROUND_MU_NEG_A_OFFSET 0x00000008
#define RX_AGC_ADAPT_BACKGROUND_MU_NEG_A_BITWIDTH 0x00000005
#define RX_AGC_ADAPT_BACKGROUND_MU_NEG_A_MASK 0x00001F00
#define RX_AGC_ADAPT_BACKGROUND_MU_NEG_A_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_BACKGROUND_MU_NEG_A_RESET_VALUE 0x00000000

 
 
 
#define RX_AGC_ADAPT_BACKGROUND_WATCHDOG_A_OFFSET 0x00000010
#define RX_AGC_ADAPT_BACKGROUND_WATCHDOG_A_BITWIDTH 0x00000005
#define RX_AGC_ADAPT_BACKGROUND_WATCHDOG_A_MASK 0x001F0000
#define RX_AGC_ADAPT_BACKGROUND_WATCHDOG_A_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_BACKGROUND_WATCHDOG_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_AGC_ADAPT_BYPASS_ADDR 0x02000100
#define RX_AGC_ADAPT_BYPASS_SIZE 32

 
 
 
#define RX_AGC_ADAPT_BYPASS_ENABLE_A_OFFSET 0x00000000
#define RX_AGC_ADAPT_BYPASS_ENABLE_A_BITWIDTH 0x00000001
#define RX_AGC_ADAPT_BYPASS_ENABLE_A_MASK 0x00000001
#define RX_AGC_ADAPT_BYPASS_ENABLE_A_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_BYPASS_ENABLE_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_AGC_ADAPT_BYPASS_COARSE_A_OFFSET 0x00000001
#define RX_AGC_ADAPT_BYPASS_COARSE_A_BITWIDTH 0x00000005
#define RX_AGC_ADAPT_BYPASS_COARSE_A_MASK 0x0000003E
#define RX_AGC_ADAPT_BYPASS_COARSE_A_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_BYPASS_COARSE_A_RESET_VALUE 0x00000010

 
 
 
 
#define RX_AGC_ADAPT_BYPASS_FINE_A_OFFSET 0x00000006
#define RX_AGC_ADAPT_BYPASS_FINE_A_BITWIDTH 0x00000006
#define RX_AGC_ADAPT_BYPASS_FINE_A_MASK 0x00000FC0
#define RX_AGC_ADAPT_BYPASS_FINE_A_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_BYPASS_FINE_A_RESET_VALUE 0x00000020

 
 
 
#define RX_AGC_ADAPT_BYPASS_CAP_A_OFFSET 0x0000000C
#define RX_AGC_ADAPT_BYPASS_CAP_A_BITWIDTH 0x00000005
#define RX_AGC_ADAPT_BYPASS_CAP_A_MASK 0x0001F000
#define RX_AGC_ADAPT_BYPASS_CAP_A_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_BYPASS_CAP_A_RESET_VALUE 0x00000000

 
 
 
#define RX_AGC_ADAPT_BYPASS_CAP_ENABLE_A_OFFSET 0x00000011
#define RX_AGC_ADAPT_BYPASS_CAP_ENABLE_A_BITWIDTH 0x00000001
#define RX_AGC_ADAPT_BYPASS_CAP_ENABLE_A_MASK 0x00020000
#define RX_AGC_ADAPT_BYPASS_CAP_ENABLE_A_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_BYPASS_CAP_ENABLE_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_AGC_ADAPT_COARSE_ADDR 0x02000104
#define RX_AGC_ADAPT_COARSE_SIZE 32

 
 
 
#define RX_AGC_ADAPT_COARSE_SETTING_INIT_A_OFFSET 0x00000000
#define RX_AGC_ADAPT_COARSE_SETTING_INIT_A_BITWIDTH 0x00000005
#define RX_AGC_ADAPT_COARSE_SETTING_INIT_A_MASK 0x0000001F
#define RX_AGC_ADAPT_COARSE_SETTING_INIT_A_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_COARSE_SETTING_INIT_A_RESET_VALUE 0x00000010

 
 
 
 
 
#define RX_AGC_ADAPT_CTRL_ADDR 0x02000108
#define RX_AGC_ADAPT_CTRL_SIZE 32

 
 
 
#define RX_AGC_ADAPT_CTRL_START_A_OFFSET 0x00000000
#define RX_AGC_ADAPT_CTRL_START_A_BITWIDTH 0x00000001
#define RX_AGC_ADAPT_CTRL_START_A_MASK 0x00000001
#define RX_AGC_ADAPT_CTRL_START_A_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_CTRL_START_A_RESET_VALUE 0x00000000

 
 
 
#define RX_AGC_ADAPT_CTRL_BACKGROUND_ENA_A_OFFSET 0x00000001
#define RX_AGC_ADAPT_CTRL_BACKGROUND_ENA_A_BITWIDTH 0x00000001
#define RX_AGC_ADAPT_CTRL_BACKGROUND_ENA_A_MASK 0x00000002
#define RX_AGC_ADAPT_CTRL_BACKGROUND_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_CTRL_BACKGROUND_ENA_A_RESET_VALUE 0x00000000

 
 
 
#define RX_AGC_ADAPT_CTRL_FOREGROUND_ENA_A_OFFSET 0x00000002
#define RX_AGC_ADAPT_CTRL_FOREGROUND_ENA_A_BITWIDTH 0x00000001
#define RX_AGC_ADAPT_CTRL_FOREGROUND_ENA_A_MASK 0x00000004
#define RX_AGC_ADAPT_CTRL_FOREGROUND_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_CTRL_FOREGROUND_ENA_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_AGC_ADAPT_FINE_ADDR 0x0200010C
#define RX_AGC_ADAPT_FINE_SIZE 32

 
 
 
#define RX_AGC_ADAPT_FINE_SETTING_INIT_A_OFFSET 0x00000000
#define RX_AGC_ADAPT_FINE_SETTING_INIT_A_BITWIDTH 0x00000006
#define RX_AGC_ADAPT_FINE_SETTING_INIT_A_MASK 0x0000003F
#define RX_AGC_ADAPT_FINE_SETTING_INIT_A_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_FINE_SETTING_INIT_A_RESET_VALUE 0x00000020

 
 
 
 
 
#define RX_AGC_ADAPT_LMS_ADDR 0x02000110
#define RX_AGC_ADAPT_LMS_SIZE 32

 
 
 
#define RX_AGC_ADAPT_LMS_INVERT_ENA_A_OFFSET 0x00000000
#define RX_AGC_ADAPT_LMS_INVERT_ENA_A_BITWIDTH 0x00000001
#define RX_AGC_ADAPT_LMS_INVERT_ENA_A_MASK 0x00000001
#define RX_AGC_ADAPT_LMS_INVERT_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_LMS_INVERT_ENA_A_RESET_VALUE 0x00000000

 
 
 
 
#define RX_AGC_ADAPT_LMS_MIN_COARSE_A_OFFSET 0x00000001
#define RX_AGC_ADAPT_LMS_MIN_COARSE_A_BITWIDTH 0x00000005
#define RX_AGC_ADAPT_LMS_MIN_COARSE_A_MASK 0x0000003E
#define RX_AGC_ADAPT_LMS_MIN_COARSE_A_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_LMS_MIN_COARSE_A_RESET_VALUE 0x00000000

 
 
 
 
#define RX_AGC_ADAPT_LMS_MAX_COARSE_A_OFFSET 0x00000006
#define RX_AGC_ADAPT_LMS_MAX_COARSE_A_BITWIDTH 0x00000005
#define RX_AGC_ADAPT_LMS_MAX_COARSE_A_MASK 0x000007C0
#define RX_AGC_ADAPT_LMS_MAX_COARSE_A_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_LMS_MAX_COARSE_A_RESET_VALUE 0x0000001F

 
 
 
 
#define RX_AGC_ADAPT_LMS_MIN_FINE_A_OFFSET 0x0000000B
#define RX_AGC_ADAPT_LMS_MIN_FINE_A_BITWIDTH 0x00000006
#define RX_AGC_ADAPT_LMS_MIN_FINE_A_MASK 0x0001F800
#define RX_AGC_ADAPT_LMS_MIN_FINE_A_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_LMS_MIN_FINE_A_RESET_VALUE 0x00000000

 
 
 
 
#define RX_AGC_ADAPT_LMS_MAX_FINE_A_OFFSET 0x00000011
#define RX_AGC_ADAPT_LMS_MAX_FINE_A_BITWIDTH 0x00000006
#define RX_AGC_ADAPT_LMS_MAX_FINE_A_MASK 0x007E0000
#define RX_AGC_ADAPT_LMS_MAX_FINE_A_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_LMS_MAX_FINE_A_RESET_VALUE 0x0000003F

 
 
 
 
 
#define RX_AGC_ADAPT_MEASURE_ADDR 0x02000114
#define RX_AGC_ADAPT_MEASURE_SIZE 32

 
 
 
 
#define RX_AGC_ADAPT_MEASURE_HOLD_ENA_A_OFFSET 0x00000000
#define RX_AGC_ADAPT_MEASURE_HOLD_ENA_A_BITWIDTH 0x00000001
#define RX_AGC_ADAPT_MEASURE_HOLD_ENA_A_MASK 0x00000001
#define RX_AGC_ADAPT_MEASURE_HOLD_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_MEASURE_HOLD_ENA_A_RESET_VALUE 0x00000000

 
 
 
 
#define RX_AGC_ADAPT_MEASURE_CONTINUE_A_OFFSET 0x00000001
#define RX_AGC_ADAPT_MEASURE_CONTINUE_A_BITWIDTH 0x00000001
#define RX_AGC_ADAPT_MEASURE_CONTINUE_A_MASK 0x00000002
#define RX_AGC_ADAPT_MEASURE_CONTINUE_A_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_MEASURE_CONTINUE_A_RESET_VALUE 0x00000000

 
 
 
#define RX_AGC_ADAPT_MEASURE_NUM_SAMPLES_A_OFFSET 0x00000002
#define RX_AGC_ADAPT_MEASURE_NUM_SAMPLES_A_BITWIDTH 0x00000008
#define RX_AGC_ADAPT_MEASURE_NUM_SAMPLES_A_MASK 0x000003FC
#define RX_AGC_ADAPT_MEASURE_NUM_SAMPLES_A_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_MEASURE_NUM_SAMPLES_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_AGC_ADAPT_REG1_ADDR 0x02000118
#define RX_AGC_ADAPT_REG1_SIZE 32

 
 
 
#define RX_AGC_ADAPT_REG1_VGA_COARSE1_LUT0_NT_OFFSET 0x00000000
#define RX_AGC_ADAPT_REG1_VGA_COARSE1_LUT0_NT_BITWIDTH 0x00000004
#define RX_AGC_ADAPT_REG1_VGA_COARSE1_LUT0_NT_MASK 0x0000000F
#define RX_AGC_ADAPT_REG1_VGA_COARSE1_LUT0_NT_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_REG1_VGA_COARSE1_LUT0_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_AGC_ADAPT_REG1_VGA_COARSE1_LUT1_NT_OFFSET 0x00000004
#define RX_AGC_ADAPT_REG1_VGA_COARSE1_LUT1_NT_BITWIDTH 0x00000004
#define RX_AGC_ADAPT_REG1_VGA_COARSE1_LUT1_NT_MASK 0x000000F0
#define RX_AGC_ADAPT_REG1_VGA_COARSE1_LUT1_NT_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_REG1_VGA_COARSE1_LUT1_NT_RESET_VALUE 0x00000001

 
 
 
#define RX_AGC_ADAPT_REG1_VGA_COARSE1_LUT2_NT_OFFSET 0x00000008
#define RX_AGC_ADAPT_REG1_VGA_COARSE1_LUT2_NT_BITWIDTH 0x00000004
#define RX_AGC_ADAPT_REG1_VGA_COARSE1_LUT2_NT_MASK 0x00000F00
#define RX_AGC_ADAPT_REG1_VGA_COARSE1_LUT2_NT_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_REG1_VGA_COARSE1_LUT2_NT_RESET_VALUE 0x00000002

 
 
 
#define RX_AGC_ADAPT_REG1_VGA_COARSE1_LUT3_NT_OFFSET 0x0000000C
#define RX_AGC_ADAPT_REG1_VGA_COARSE1_LUT3_NT_BITWIDTH 0x00000004
#define RX_AGC_ADAPT_REG1_VGA_COARSE1_LUT3_NT_MASK 0x0000F000
#define RX_AGC_ADAPT_REG1_VGA_COARSE1_LUT3_NT_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_REG1_VGA_COARSE1_LUT3_NT_RESET_VALUE 0x00000002

 
 
 
#define RX_AGC_ADAPT_REG1_VGA_COARSE1_LUT4_NT_OFFSET 0x00000010
#define RX_AGC_ADAPT_REG1_VGA_COARSE1_LUT4_NT_BITWIDTH 0x00000004
#define RX_AGC_ADAPT_REG1_VGA_COARSE1_LUT4_NT_MASK 0x000F0000
#define RX_AGC_ADAPT_REG1_VGA_COARSE1_LUT4_NT_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_REG1_VGA_COARSE1_LUT4_NT_RESET_VALUE 0x00000002

 
 
 
#define RX_AGC_ADAPT_REG1_VGA_COARSE1_LUT5_NT_OFFSET 0x00000014
#define RX_AGC_ADAPT_REG1_VGA_COARSE1_LUT5_NT_BITWIDTH 0x00000004
#define RX_AGC_ADAPT_REG1_VGA_COARSE1_LUT5_NT_MASK 0x00F00000
#define RX_AGC_ADAPT_REG1_VGA_COARSE1_LUT5_NT_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_REG1_VGA_COARSE1_LUT5_NT_RESET_VALUE 0x00000003

 
 
 
 
 
#define RX_AGC_ADAPT_REG10_ADDR 0x0200011C
#define RX_AGC_ADAPT_REG10_SIZE 32

 
 
 
#define RX_AGC_ADAPT_REG10_VGA_COARSE2_LUT26_NT_OFFSET 0x00000000
#define RX_AGC_ADAPT_REG10_VGA_COARSE2_LUT26_NT_BITWIDTH 0x00000004
#define RX_AGC_ADAPT_REG10_VGA_COARSE2_LUT26_NT_MASK 0x0000000F
#define RX_AGC_ADAPT_REG10_VGA_COARSE2_LUT26_NT_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_REG10_VGA_COARSE2_LUT26_NT_RESET_VALUE 0x0000000C

 
 
 
#define RX_AGC_ADAPT_REG10_VGA_COARSE2_LUT27_NT_OFFSET 0x00000004
#define RX_AGC_ADAPT_REG10_VGA_COARSE2_LUT27_NT_BITWIDTH 0x00000004
#define RX_AGC_ADAPT_REG10_VGA_COARSE2_LUT27_NT_MASK 0x000000F0
#define RX_AGC_ADAPT_REG10_VGA_COARSE2_LUT27_NT_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_REG10_VGA_COARSE2_LUT27_NT_RESET_VALUE 0x0000000D

 
 
 
#define RX_AGC_ADAPT_REG10_VGA_COARSE2_LUT28_NT_OFFSET 0x00000008
#define RX_AGC_ADAPT_REG10_VGA_COARSE2_LUT28_NT_BITWIDTH 0x00000004
#define RX_AGC_ADAPT_REG10_VGA_COARSE2_LUT28_NT_MASK 0x00000F00
#define RX_AGC_ADAPT_REG10_VGA_COARSE2_LUT28_NT_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_REG10_VGA_COARSE2_LUT28_NT_RESET_VALUE 0x0000000E

 
 
 
#define RX_AGC_ADAPT_REG10_VGA_COARSE2_LUT29_NT_OFFSET 0x0000000C
#define RX_AGC_ADAPT_REG10_VGA_COARSE2_LUT29_NT_BITWIDTH 0x00000004
#define RX_AGC_ADAPT_REG10_VGA_COARSE2_LUT29_NT_MASK 0x0000F000
#define RX_AGC_ADAPT_REG10_VGA_COARSE2_LUT29_NT_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_REG10_VGA_COARSE2_LUT29_NT_RESET_VALUE 0x0000000E

 
 
 
#define RX_AGC_ADAPT_REG10_VGA_COARSE2_LUT30_NT_OFFSET 0x00000010
#define RX_AGC_ADAPT_REG10_VGA_COARSE2_LUT30_NT_BITWIDTH 0x00000004
#define RX_AGC_ADAPT_REG10_VGA_COARSE2_LUT30_NT_MASK 0x000F0000
#define RX_AGC_ADAPT_REG10_VGA_COARSE2_LUT30_NT_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_REG10_VGA_COARSE2_LUT30_NT_RESET_VALUE 0x0000000E

 
 
 
#define RX_AGC_ADAPT_REG10_VGA_COARSE2_LUT31_NT_OFFSET 0x00000014
#define RX_AGC_ADAPT_REG10_VGA_COARSE2_LUT31_NT_BITWIDTH 0x00000004
#define RX_AGC_ADAPT_REG10_VGA_COARSE2_LUT31_NT_MASK 0x00F00000
#define RX_AGC_ADAPT_REG10_VGA_COARSE2_LUT31_NT_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_REG10_VGA_COARSE2_LUT31_NT_RESET_VALUE 0x0000000E

 
 
 
 
 
#define RX_AGC_ADAPT_REG2_ADDR 0x02000120
#define RX_AGC_ADAPT_REG2_SIZE 32

 
 
 
#define RX_AGC_ADAPT_REG2_VGA_COARSE1_LUT6_NT_OFFSET 0x00000000
#define RX_AGC_ADAPT_REG2_VGA_COARSE1_LUT6_NT_BITWIDTH 0x00000004
#define RX_AGC_ADAPT_REG2_VGA_COARSE1_LUT6_NT_MASK 0x0000000F
#define RX_AGC_ADAPT_REG2_VGA_COARSE1_LUT6_NT_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_REG2_VGA_COARSE1_LUT6_NT_RESET_VALUE 0x00000004

 
 
 
#define RX_AGC_ADAPT_REG2_VGA_COARSE1_LUT7_NT_OFFSET 0x00000004
#define RX_AGC_ADAPT_REG2_VGA_COARSE1_LUT7_NT_BITWIDTH 0x00000004
#define RX_AGC_ADAPT_REG2_VGA_COARSE1_LUT7_NT_MASK 0x000000F0
#define RX_AGC_ADAPT_REG2_VGA_COARSE1_LUT7_NT_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_REG2_VGA_COARSE1_LUT7_NT_RESET_VALUE 0x00000004

 
 
 
#define RX_AGC_ADAPT_REG2_VGA_COARSE1_LUT8_NT_OFFSET 0x00000008
#define RX_AGC_ADAPT_REG2_VGA_COARSE1_LUT8_NT_BITWIDTH 0x00000004
#define RX_AGC_ADAPT_REG2_VGA_COARSE1_LUT8_NT_MASK 0x00000F00
#define RX_AGC_ADAPT_REG2_VGA_COARSE1_LUT8_NT_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_REG2_VGA_COARSE1_LUT8_NT_RESET_VALUE 0x00000004

 
 
 
#define RX_AGC_ADAPT_REG2_VGA_COARSE1_LUT9_NT_OFFSET 0x0000000C
#define RX_AGC_ADAPT_REG2_VGA_COARSE1_LUT9_NT_BITWIDTH 0x00000004
#define RX_AGC_ADAPT_REG2_VGA_COARSE1_LUT9_NT_MASK 0x0000F000
#define RX_AGC_ADAPT_REG2_VGA_COARSE1_LUT9_NT_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_REG2_VGA_COARSE1_LUT9_NT_RESET_VALUE 0x00000005

 
 
 
#define RX_AGC_ADAPT_REG2_VGA_COARSE1_LUT10_NT_OFFSET 0x00000010
#define RX_AGC_ADAPT_REG2_VGA_COARSE1_LUT10_NT_BITWIDTH 0x00000004
#define RX_AGC_ADAPT_REG2_VGA_COARSE1_LUT10_NT_MASK 0x000F0000
#define RX_AGC_ADAPT_REG2_VGA_COARSE1_LUT10_NT_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_REG2_VGA_COARSE1_LUT10_NT_RESET_VALUE 0x00000006

 
 
 
#define RX_AGC_ADAPT_REG2_VGA_COARSE1_LUT11_NT_OFFSET 0x00000014
#define RX_AGC_ADAPT_REG2_VGA_COARSE1_LUT11_NT_BITWIDTH 0x00000004
#define RX_AGC_ADAPT_REG2_VGA_COARSE1_LUT11_NT_MASK 0x00F00000
#define RX_AGC_ADAPT_REG2_VGA_COARSE1_LUT11_NT_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_REG2_VGA_COARSE1_LUT11_NT_RESET_VALUE 0x00000006

 
 
 
#define RX_AGC_ADAPT_REG2_VGA_COARSE1_LUT12_NT_OFFSET 0x00000018
#define RX_AGC_ADAPT_REG2_VGA_COARSE1_LUT12_NT_BITWIDTH 0x00000004
#define RX_AGC_ADAPT_REG2_VGA_COARSE1_LUT12_NT_MASK 0x0F000000
#define RX_AGC_ADAPT_REG2_VGA_COARSE1_LUT12_NT_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_REG2_VGA_COARSE1_LUT12_NT_RESET_VALUE 0x00000006

 
 
 
 
 
#define RX_AGC_ADAPT_REG3_ADDR 0x02000124
#define RX_AGC_ADAPT_REG3_SIZE 32

 
 
 
#define RX_AGC_ADAPT_REG3_VGA_COARSE1_LUT13_NT_OFFSET 0x00000000
#define RX_AGC_ADAPT_REG3_VGA_COARSE1_LUT13_NT_BITWIDTH 0x00000004
#define RX_AGC_ADAPT_REG3_VGA_COARSE1_LUT13_NT_MASK 0x0000000F
#define RX_AGC_ADAPT_REG3_VGA_COARSE1_LUT13_NT_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_REG3_VGA_COARSE1_LUT13_NT_RESET_VALUE 0x00000007

 
 
 
#define RX_AGC_ADAPT_REG3_VGA_COARSE1_LUT14_NT_OFFSET 0x00000004
#define RX_AGC_ADAPT_REG3_VGA_COARSE1_LUT14_NT_BITWIDTH 0x00000004
#define RX_AGC_ADAPT_REG3_VGA_COARSE1_LUT14_NT_MASK 0x000000F0
#define RX_AGC_ADAPT_REG3_VGA_COARSE1_LUT14_NT_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_REG3_VGA_COARSE1_LUT14_NT_RESET_VALUE 0x00000008

 
 
 
#define RX_AGC_ADAPT_REG3_VGA_COARSE1_LUT15_NT_OFFSET 0x00000008
#define RX_AGC_ADAPT_REG3_VGA_COARSE1_LUT15_NT_BITWIDTH 0x00000004
#define RX_AGC_ADAPT_REG3_VGA_COARSE1_LUT15_NT_MASK 0x00000F00
#define RX_AGC_ADAPT_REG3_VGA_COARSE1_LUT15_NT_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_REG3_VGA_COARSE1_LUT15_NT_RESET_VALUE 0x00000008

 
 
 
#define RX_AGC_ADAPT_REG3_VGA_COARSE1_LUT16_NT_OFFSET 0x0000000C
#define RX_AGC_ADAPT_REG3_VGA_COARSE1_LUT16_NT_BITWIDTH 0x00000004
#define RX_AGC_ADAPT_REG3_VGA_COARSE1_LUT16_NT_MASK 0x0000F000
#define RX_AGC_ADAPT_REG3_VGA_COARSE1_LUT16_NT_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_REG3_VGA_COARSE1_LUT16_NT_RESET_VALUE 0x00000008

 
 
 
#define RX_AGC_ADAPT_REG3_VGA_COARSE1_LUT17_NT_OFFSET 0x00000010
#define RX_AGC_ADAPT_REG3_VGA_COARSE1_LUT17_NT_BITWIDTH 0x00000004
#define RX_AGC_ADAPT_REG3_VGA_COARSE1_LUT17_NT_MASK 0x000F0000
#define RX_AGC_ADAPT_REG3_VGA_COARSE1_LUT17_NT_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_REG3_VGA_COARSE1_LUT17_NT_RESET_VALUE 0x00000009

 
 
 
#define RX_AGC_ADAPT_REG3_VGA_COARSE1_LUT18_NT_OFFSET 0x00000014
#define RX_AGC_ADAPT_REG3_VGA_COARSE1_LUT18_NT_BITWIDTH 0x00000004
#define RX_AGC_ADAPT_REG3_VGA_COARSE1_LUT18_NT_MASK 0x00F00000
#define RX_AGC_ADAPT_REG3_VGA_COARSE1_LUT18_NT_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_REG3_VGA_COARSE1_LUT18_NT_RESET_VALUE 0x0000000A

 
 
 
 
 
#define RX_AGC_ADAPT_REG4_ADDR 0x02000128
#define RX_AGC_ADAPT_REG4_SIZE 32

 
 
 
#define RX_AGC_ADAPT_REG4_VGA_COARSE1_LUT19_NT_OFFSET 0x00000000
#define RX_AGC_ADAPT_REG4_VGA_COARSE1_LUT19_NT_BITWIDTH 0x00000004
#define RX_AGC_ADAPT_REG4_VGA_COARSE1_LUT19_NT_MASK 0x0000000F
#define RX_AGC_ADAPT_REG4_VGA_COARSE1_LUT19_NT_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_REG4_VGA_COARSE1_LUT19_NT_RESET_VALUE 0x0000000A

 
 
 
#define RX_AGC_ADAPT_REG4_VGA_COARSE1_LUT20_NT_OFFSET 0x00000004
#define RX_AGC_ADAPT_REG4_VGA_COARSE1_LUT20_NT_BITWIDTH 0x00000004
#define RX_AGC_ADAPT_REG4_VGA_COARSE1_LUT20_NT_MASK 0x000000F0
#define RX_AGC_ADAPT_REG4_VGA_COARSE1_LUT20_NT_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_REG4_VGA_COARSE1_LUT20_NT_RESET_VALUE 0x0000000A

 
 
 
#define RX_AGC_ADAPT_REG4_VGA_COARSE1_LUT21_NT_OFFSET 0x00000008
#define RX_AGC_ADAPT_REG4_VGA_COARSE1_LUT21_NT_BITWIDTH 0x00000004
#define RX_AGC_ADAPT_REG4_VGA_COARSE1_LUT21_NT_MASK 0x00000F00
#define RX_AGC_ADAPT_REG4_VGA_COARSE1_LUT21_NT_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_REG4_VGA_COARSE1_LUT21_NT_RESET_VALUE 0x0000000B

 
 
 
#define RX_AGC_ADAPT_REG4_VGA_COARSE1_LUT22_NT_OFFSET 0x0000000C
#define RX_AGC_ADAPT_REG4_VGA_COARSE1_LUT22_NT_BITWIDTH 0x00000004
#define RX_AGC_ADAPT_REG4_VGA_COARSE1_LUT22_NT_MASK 0x0000F000
#define RX_AGC_ADAPT_REG4_VGA_COARSE1_LUT22_NT_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_REG4_VGA_COARSE1_LUT22_NT_RESET_VALUE 0x0000000C

 
 
 
#define RX_AGC_ADAPT_REG4_VGA_COARSE1_LUT23_NT_OFFSET 0x00000010
#define RX_AGC_ADAPT_REG4_VGA_COARSE1_LUT23_NT_BITWIDTH 0x00000004
#define RX_AGC_ADAPT_REG4_VGA_COARSE1_LUT23_NT_MASK 0x000F0000
#define RX_AGC_ADAPT_REG4_VGA_COARSE1_LUT23_NT_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_REG4_VGA_COARSE1_LUT23_NT_RESET_VALUE 0x0000000C

 
 
 
#define RX_AGC_ADAPT_REG4_VGA_COARSE1_LUT24_NT_OFFSET 0x00000014
#define RX_AGC_ADAPT_REG4_VGA_COARSE1_LUT24_NT_BITWIDTH 0x00000004
#define RX_AGC_ADAPT_REG4_VGA_COARSE1_LUT24_NT_MASK 0x00F00000
#define RX_AGC_ADAPT_REG4_VGA_COARSE1_LUT24_NT_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_REG4_VGA_COARSE1_LUT24_NT_RESET_VALUE 0x0000000C

 
 
 
#define RX_AGC_ADAPT_REG4_VGA_COARSE1_LUT25_NT_OFFSET 0x00000018
#define RX_AGC_ADAPT_REG4_VGA_COARSE1_LUT25_NT_BITWIDTH 0x00000004
#define RX_AGC_ADAPT_REG4_VGA_COARSE1_LUT25_NT_MASK 0x0F000000
#define RX_AGC_ADAPT_REG4_VGA_COARSE1_LUT25_NT_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_REG4_VGA_COARSE1_LUT25_NT_RESET_VALUE 0x0000000D

 
 
 
 
 
#define RX_AGC_ADAPT_REG5_ADDR 0x0200012C
#define RX_AGC_ADAPT_REG5_SIZE 32

 
 
 
#define RX_AGC_ADAPT_REG5_VGA_COARSE1_LUT26_NT_OFFSET 0x00000000
#define RX_AGC_ADAPT_REG5_VGA_COARSE1_LUT26_NT_BITWIDTH 0x00000004
#define RX_AGC_ADAPT_REG5_VGA_COARSE1_LUT26_NT_MASK 0x0000000F
#define RX_AGC_ADAPT_REG5_VGA_COARSE1_LUT26_NT_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_REG5_VGA_COARSE1_LUT26_NT_RESET_VALUE 0x0000000E

 
 
 
#define RX_AGC_ADAPT_REG5_VGA_COARSE1_LUT27_NT_OFFSET 0x00000004
#define RX_AGC_ADAPT_REG5_VGA_COARSE1_LUT27_NT_BITWIDTH 0x00000004
#define RX_AGC_ADAPT_REG5_VGA_COARSE1_LUT27_NT_MASK 0x000000F0
#define RX_AGC_ADAPT_REG5_VGA_COARSE1_LUT27_NT_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_REG5_VGA_COARSE1_LUT27_NT_RESET_VALUE 0x0000000E

 
 
 
#define RX_AGC_ADAPT_REG5_VGA_COARSE1_LUT28_NT_OFFSET 0x00000008
#define RX_AGC_ADAPT_REG5_VGA_COARSE1_LUT28_NT_BITWIDTH 0x00000004
#define RX_AGC_ADAPT_REG5_VGA_COARSE1_LUT28_NT_MASK 0x00000F00
#define RX_AGC_ADAPT_REG5_VGA_COARSE1_LUT28_NT_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_REG5_VGA_COARSE1_LUT28_NT_RESET_VALUE 0x0000000E

 
 
 
#define RX_AGC_ADAPT_REG5_VGA_COARSE1_LUT29_NT_OFFSET 0x0000000C
#define RX_AGC_ADAPT_REG5_VGA_COARSE1_LUT29_NT_BITWIDTH 0x00000004
#define RX_AGC_ADAPT_REG5_VGA_COARSE1_LUT29_NT_MASK 0x0000F000
#define RX_AGC_ADAPT_REG5_VGA_COARSE1_LUT29_NT_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_REG5_VGA_COARSE1_LUT29_NT_RESET_VALUE 0x0000000E

 
 
 
#define RX_AGC_ADAPT_REG5_VGA_COARSE1_LUT30_NT_OFFSET 0x00000010
#define RX_AGC_ADAPT_REG5_VGA_COARSE1_LUT30_NT_BITWIDTH 0x00000004
#define RX_AGC_ADAPT_REG5_VGA_COARSE1_LUT30_NT_MASK 0x000F0000
#define RX_AGC_ADAPT_REG5_VGA_COARSE1_LUT30_NT_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_REG5_VGA_COARSE1_LUT30_NT_RESET_VALUE 0x0000000E

 
 
 
#define RX_AGC_ADAPT_REG5_VGA_COARSE1_LUT31_NT_OFFSET 0x00000014
#define RX_AGC_ADAPT_REG5_VGA_COARSE1_LUT31_NT_BITWIDTH 0x00000004
#define RX_AGC_ADAPT_REG5_VGA_COARSE1_LUT31_NT_MASK 0x00F00000
#define RX_AGC_ADAPT_REG5_VGA_COARSE1_LUT31_NT_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_REG5_VGA_COARSE1_LUT31_NT_RESET_VALUE 0x0000000E

 
 
 
 
 
#define RX_AGC_ADAPT_REG6_ADDR 0x02000130
#define RX_AGC_ADAPT_REG6_SIZE 32

 
 
 
#define RX_AGC_ADAPT_REG6_VGA_COARSE2_LUT0_NT_OFFSET 0x00000000
#define RX_AGC_ADAPT_REG6_VGA_COARSE2_LUT0_NT_BITWIDTH 0x00000004
#define RX_AGC_ADAPT_REG6_VGA_COARSE2_LUT0_NT_MASK 0x0000000F
#define RX_AGC_ADAPT_REG6_VGA_COARSE2_LUT0_NT_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_REG6_VGA_COARSE2_LUT0_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_AGC_ADAPT_REG6_VGA_COARSE2_LUT1_NT_OFFSET 0x00000004
#define RX_AGC_ADAPT_REG6_VGA_COARSE2_LUT1_NT_BITWIDTH 0x00000004
#define RX_AGC_ADAPT_REG6_VGA_COARSE2_LUT1_NT_MASK 0x000000F0
#define RX_AGC_ADAPT_REG6_VGA_COARSE2_LUT1_NT_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_REG6_VGA_COARSE2_LUT1_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_AGC_ADAPT_REG6_VGA_COARSE2_LUT2_NT_OFFSET 0x00000008
#define RX_AGC_ADAPT_REG6_VGA_COARSE2_LUT2_NT_BITWIDTH 0x00000004
#define RX_AGC_ADAPT_REG6_VGA_COARSE2_LUT2_NT_MASK 0x00000F00
#define RX_AGC_ADAPT_REG6_VGA_COARSE2_LUT2_NT_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_REG6_VGA_COARSE2_LUT2_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_AGC_ADAPT_REG6_VGA_COARSE2_LUT3_NT_OFFSET 0x0000000C
#define RX_AGC_ADAPT_REG6_VGA_COARSE2_LUT3_NT_BITWIDTH 0x00000004
#define RX_AGC_ADAPT_REG6_VGA_COARSE2_LUT3_NT_MASK 0x0000F000
#define RX_AGC_ADAPT_REG6_VGA_COARSE2_LUT3_NT_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_REG6_VGA_COARSE2_LUT3_NT_RESET_VALUE 0x00000001

 
 
 
#define RX_AGC_ADAPT_REG6_VGA_COARSE2_LUT4_NT_OFFSET 0x00000010
#define RX_AGC_ADAPT_REG6_VGA_COARSE2_LUT4_NT_BITWIDTH 0x00000004
#define RX_AGC_ADAPT_REG6_VGA_COARSE2_LUT4_NT_MASK 0x000F0000
#define RX_AGC_ADAPT_REG6_VGA_COARSE2_LUT4_NT_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_REG6_VGA_COARSE2_LUT4_NT_RESET_VALUE 0x00000002

 
 
 
#define RX_AGC_ADAPT_REG6_VGA_COARSE2_LUT5_NT_OFFSET 0x00000014
#define RX_AGC_ADAPT_REG6_VGA_COARSE2_LUT5_NT_BITWIDTH 0x00000004
#define RX_AGC_ADAPT_REG6_VGA_COARSE2_LUT5_NT_MASK 0x00F00000
#define RX_AGC_ADAPT_REG6_VGA_COARSE2_LUT5_NT_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_REG6_VGA_COARSE2_LUT5_NT_RESET_VALUE 0x00000002

 
 
 
 
 
#define RX_AGC_ADAPT_REG7_ADDR 0x02000134
#define RX_AGC_ADAPT_REG7_SIZE 32

 
 
 
#define RX_AGC_ADAPT_REG7_VGA_COARSE2_LUT6_NT_OFFSET 0x00000000
#define RX_AGC_ADAPT_REG7_VGA_COARSE2_LUT6_NT_BITWIDTH 0x00000004
#define RX_AGC_ADAPT_REG7_VGA_COARSE2_LUT6_NT_MASK 0x0000000F
#define RX_AGC_ADAPT_REG7_VGA_COARSE2_LUT6_NT_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_REG7_VGA_COARSE2_LUT6_NT_RESET_VALUE 0x00000002

 
 
 
#define RX_AGC_ADAPT_REG7_VGA_COARSE2_LUT7_NT_OFFSET 0x00000004
#define RX_AGC_ADAPT_REG7_VGA_COARSE2_LUT7_NT_BITWIDTH 0x00000004
#define RX_AGC_ADAPT_REG7_VGA_COARSE2_LUT7_NT_MASK 0x000000F0
#define RX_AGC_ADAPT_REG7_VGA_COARSE2_LUT7_NT_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_REG7_VGA_COARSE2_LUT7_NT_RESET_VALUE 0x00000003

 
 
 
#define RX_AGC_ADAPT_REG7_VGA_COARSE2_LUT8_NT_OFFSET 0x00000008
#define RX_AGC_ADAPT_REG7_VGA_COARSE2_LUT8_NT_BITWIDTH 0x00000004
#define RX_AGC_ADAPT_REG7_VGA_COARSE2_LUT8_NT_MASK 0x00000F00
#define RX_AGC_ADAPT_REG7_VGA_COARSE2_LUT8_NT_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_REG7_VGA_COARSE2_LUT8_NT_RESET_VALUE 0x00000004

 
 
 
#define RX_AGC_ADAPT_REG7_VGA_COARSE2_LUT9_NT_OFFSET 0x0000000C
#define RX_AGC_ADAPT_REG7_VGA_COARSE2_LUT9_NT_BITWIDTH 0x00000004
#define RX_AGC_ADAPT_REG7_VGA_COARSE2_LUT9_NT_MASK 0x0000F000
#define RX_AGC_ADAPT_REG7_VGA_COARSE2_LUT9_NT_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_REG7_VGA_COARSE2_LUT9_NT_RESET_VALUE 0x00000004

 
 
 
#define RX_AGC_ADAPT_REG7_VGA_COARSE2_LUT10_NT_OFFSET 0x00000010
#define RX_AGC_ADAPT_REG7_VGA_COARSE2_LUT10_NT_BITWIDTH 0x00000004
#define RX_AGC_ADAPT_REG7_VGA_COARSE2_LUT10_NT_MASK 0x000F0000
#define RX_AGC_ADAPT_REG7_VGA_COARSE2_LUT10_NT_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_REG7_VGA_COARSE2_LUT10_NT_RESET_VALUE 0x00000004

 
 
 
#define RX_AGC_ADAPT_REG7_VGA_COARSE2_LUT11_NT_OFFSET 0x00000014
#define RX_AGC_ADAPT_REG7_VGA_COARSE2_LUT11_NT_BITWIDTH 0x00000004
#define RX_AGC_ADAPT_REG7_VGA_COARSE2_LUT11_NT_MASK 0x00F00000
#define RX_AGC_ADAPT_REG7_VGA_COARSE2_LUT11_NT_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_REG7_VGA_COARSE2_LUT11_NT_RESET_VALUE 0x00000005

 
 
 
#define RX_AGC_ADAPT_REG7_VGA_COARSE2_LUT12_NT_OFFSET 0x00000018
#define RX_AGC_ADAPT_REG7_VGA_COARSE2_LUT12_NT_BITWIDTH 0x00000004
#define RX_AGC_ADAPT_REG7_VGA_COARSE2_LUT12_NT_MASK 0x0F000000
#define RX_AGC_ADAPT_REG7_VGA_COARSE2_LUT12_NT_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_REG7_VGA_COARSE2_LUT12_NT_RESET_VALUE 0x00000006

 
 
 
 
 
#define RX_AGC_ADAPT_REG8_ADDR 0x02000138
#define RX_AGC_ADAPT_REG8_SIZE 32

 
 
 
#define RX_AGC_ADAPT_REG8_VGA_COARSE2_LUT13_NT_OFFSET 0x00000000
#define RX_AGC_ADAPT_REG8_VGA_COARSE2_LUT13_NT_BITWIDTH 0x00000004
#define RX_AGC_ADAPT_REG8_VGA_COARSE2_LUT13_NT_MASK 0x0000000F
#define RX_AGC_ADAPT_REG8_VGA_COARSE2_LUT13_NT_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_REG8_VGA_COARSE2_LUT13_NT_RESET_VALUE 0x00000006

 
 
 
#define RX_AGC_ADAPT_REG8_VGA_COARSE2_LUT14_NT_OFFSET 0x00000004
#define RX_AGC_ADAPT_REG8_VGA_COARSE2_LUT14_NT_BITWIDTH 0x00000004
#define RX_AGC_ADAPT_REG8_VGA_COARSE2_LUT14_NT_MASK 0x000000F0
#define RX_AGC_ADAPT_REG8_VGA_COARSE2_LUT14_NT_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_REG8_VGA_COARSE2_LUT14_NT_RESET_VALUE 0x00000006

 
 
 
#define RX_AGC_ADAPT_REG8_VGA_COARSE2_LUT15_NT_OFFSET 0x00000008
#define RX_AGC_ADAPT_REG8_VGA_COARSE2_LUT15_NT_BITWIDTH 0x00000004
#define RX_AGC_ADAPT_REG8_VGA_COARSE2_LUT15_NT_MASK 0x00000F00
#define RX_AGC_ADAPT_REG8_VGA_COARSE2_LUT15_NT_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_REG8_VGA_COARSE2_LUT15_NT_RESET_VALUE 0x00000007

 
 
 
#define RX_AGC_ADAPT_REG8_VGA_COARSE2_LUT16_NT_OFFSET 0x0000000C
#define RX_AGC_ADAPT_REG8_VGA_COARSE2_LUT16_NT_BITWIDTH 0x00000004
#define RX_AGC_ADAPT_REG8_VGA_COARSE2_LUT16_NT_MASK 0x0000F000
#define RX_AGC_ADAPT_REG8_VGA_COARSE2_LUT16_NT_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_REG8_VGA_COARSE2_LUT16_NT_RESET_VALUE 0x00000008

 
 
 
#define RX_AGC_ADAPT_REG8_VGA_COARSE2_LUT17_NT_OFFSET 0x00000010
#define RX_AGC_ADAPT_REG8_VGA_COARSE2_LUT17_NT_BITWIDTH 0x00000004
#define RX_AGC_ADAPT_REG8_VGA_COARSE2_LUT17_NT_MASK 0x000F0000
#define RX_AGC_ADAPT_REG8_VGA_COARSE2_LUT17_NT_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_REG8_VGA_COARSE2_LUT17_NT_RESET_VALUE 0x00000008

 
 
 
#define RX_AGC_ADAPT_REG8_VGA_COARSE2_LUT18_NT_OFFSET 0x00000014
#define RX_AGC_ADAPT_REG8_VGA_COARSE2_LUT18_NT_BITWIDTH 0x00000004
#define RX_AGC_ADAPT_REG8_VGA_COARSE2_LUT18_NT_MASK 0x00F00000
#define RX_AGC_ADAPT_REG8_VGA_COARSE2_LUT18_NT_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_REG8_VGA_COARSE2_LUT18_NT_RESET_VALUE 0x00000008

 
 
 
 
 
#define RX_AGC_ADAPT_REG9_ADDR 0x0200013C
#define RX_AGC_ADAPT_REG9_SIZE 32

 
 
 
#define RX_AGC_ADAPT_REG9_VGA_COARSE2_LUT19_NT_OFFSET 0x00000000
#define RX_AGC_ADAPT_REG9_VGA_COARSE2_LUT19_NT_BITWIDTH 0x00000004
#define RX_AGC_ADAPT_REG9_VGA_COARSE2_LUT19_NT_MASK 0x0000000F
#define RX_AGC_ADAPT_REG9_VGA_COARSE2_LUT19_NT_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_REG9_VGA_COARSE2_LUT19_NT_RESET_VALUE 0x00000009

 
 
 
#define RX_AGC_ADAPT_REG9_VGA_COARSE2_LUT20_NT_OFFSET 0x00000004
#define RX_AGC_ADAPT_REG9_VGA_COARSE2_LUT20_NT_BITWIDTH 0x00000004
#define RX_AGC_ADAPT_REG9_VGA_COARSE2_LUT20_NT_MASK 0x000000F0
#define RX_AGC_ADAPT_REG9_VGA_COARSE2_LUT20_NT_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_REG9_VGA_COARSE2_LUT20_NT_RESET_VALUE 0x0000000A

 
 
 
#define RX_AGC_ADAPT_REG9_VGA_COARSE2_LUT21_NT_OFFSET 0x00000008
#define RX_AGC_ADAPT_REG9_VGA_COARSE2_LUT21_NT_BITWIDTH 0x00000004
#define RX_AGC_ADAPT_REG9_VGA_COARSE2_LUT21_NT_MASK 0x00000F00
#define RX_AGC_ADAPT_REG9_VGA_COARSE2_LUT21_NT_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_REG9_VGA_COARSE2_LUT21_NT_RESET_VALUE 0x0000000A

 
 
 
#define RX_AGC_ADAPT_REG9_VGA_COARSE2_LUT22_NT_OFFSET 0x0000000C
#define RX_AGC_ADAPT_REG9_VGA_COARSE2_LUT22_NT_BITWIDTH 0x00000004
#define RX_AGC_ADAPT_REG9_VGA_COARSE2_LUT22_NT_MASK 0x0000F000
#define RX_AGC_ADAPT_REG9_VGA_COARSE2_LUT22_NT_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_REG9_VGA_COARSE2_LUT22_NT_RESET_VALUE 0x0000000A

 
 
 
#define RX_AGC_ADAPT_REG9_VGA_COARSE2_LUT23_NT_OFFSET 0x00000010
#define RX_AGC_ADAPT_REG9_VGA_COARSE2_LUT23_NT_BITWIDTH 0x00000004
#define RX_AGC_ADAPT_REG9_VGA_COARSE2_LUT23_NT_MASK 0x000F0000
#define RX_AGC_ADAPT_REG9_VGA_COARSE2_LUT23_NT_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_REG9_VGA_COARSE2_LUT23_NT_RESET_VALUE 0x0000000B

 
 
 
#define RX_AGC_ADAPT_REG9_VGA_COARSE2_LUT24_NT_OFFSET 0x00000014
#define RX_AGC_ADAPT_REG9_VGA_COARSE2_LUT24_NT_BITWIDTH 0x00000004
#define RX_AGC_ADAPT_REG9_VGA_COARSE2_LUT24_NT_MASK 0x00F00000
#define RX_AGC_ADAPT_REG9_VGA_COARSE2_LUT24_NT_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_REG9_VGA_COARSE2_LUT24_NT_RESET_VALUE 0x0000000C

 
 
 
#define RX_AGC_ADAPT_REG9_VGA_COARSE2_LUT25_NT_OFFSET 0x00000018
#define RX_AGC_ADAPT_REG9_VGA_COARSE2_LUT25_NT_BITWIDTH 0x00000004
#define RX_AGC_ADAPT_REG9_VGA_COARSE2_LUT25_NT_MASK 0x0F000000
#define RX_AGC_ADAPT_REG9_VGA_COARSE2_LUT25_NT_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_REG9_VGA_COARSE2_LUT25_NT_RESET_VALUE 0x0000000C

 
 
 
 
 
#define RX_AGC_ADAPT_SETUP_0_ADDR 0x02000140
#define RX_AGC_ADAPT_SETUP_0_SIZE 32

 
 
 
 
#define RX_AGC_ADAPT_SETUP_0_WATCHDOG_A_OFFSET 0x00000000
#define RX_AGC_ADAPT_SETUP_0_WATCHDOG_A_BITWIDTH 0x00000005
#define RX_AGC_ADAPT_SETUP_0_WATCHDOG_A_MASK 0x0000001F
#define RX_AGC_ADAPT_SETUP_0_WATCHDOG_A_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_SETUP_0_WATCHDOG_A_RESET_VALUE 0x00000000

 
 
 
 
 
 
#define RX_AGC_ADAPT_SETUP_0_MIN_STOP_HI_A_OFFSET 0x00000005
#define RX_AGC_ADAPT_SETUP_0_MIN_STOP_HI_A_BITWIDTH 0x00000002
#define RX_AGC_ADAPT_SETUP_0_MIN_STOP_HI_A_MASK 0x00000060
#define RX_AGC_ADAPT_SETUP_0_MIN_STOP_HI_A_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_SETUP_0_MIN_STOP_HI_A_RESET_VALUE 0x00000000

 
 
 
 
#define RX_AGC_ADAPT_SETUP_0_MIN_NUM_CROSS_TARGET_A_OFFSET 0x00000007
#define RX_AGC_ADAPT_SETUP_0_MIN_NUM_CROSS_TARGET_A_BITWIDTH 0x00000004
#define RX_AGC_ADAPT_SETUP_0_MIN_NUM_CROSS_TARGET_A_MASK 0x00000780
#define RX_AGC_ADAPT_SETUP_0_MIN_NUM_CROSS_TARGET_A_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_SETUP_0_MIN_NUM_CROSS_TARGET_A_RESET_VALUE 0x00000000

 
 
 
 
#define RX_AGC_ADAPT_SETUP_0_MIN_GAIN_A_OFFSET 0x0000000B
#define RX_AGC_ADAPT_SETUP_0_MIN_GAIN_A_BITWIDTH 0x00000004
#define RX_AGC_ADAPT_SETUP_0_MIN_GAIN_A_MASK 0x00007800
#define RX_AGC_ADAPT_SETUP_0_MIN_GAIN_A_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_SETUP_0_MIN_GAIN_A_RESET_VALUE 0x00000000

 
 
 
 
#define RX_AGC_ADAPT_SETUP_0_MIN_TARGET_A_OFFSET 0x0000000F
#define RX_AGC_ADAPT_SETUP_0_MIN_TARGET_A_BITWIDTH 0x00000005
#define RX_AGC_ADAPT_SETUP_0_MIN_TARGET_A_MASK 0x000F8000
#define RX_AGC_ADAPT_SETUP_0_MIN_TARGET_A_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_SETUP_0_MIN_TARGET_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_AGC_ADAPT_SETUP_1_ADDR 0x02000144
#define RX_AGC_ADAPT_SETUP_1_SIZE 32

 
 
 
 
 
 
 
#define RX_AGC_ADAPT_SETUP_1_MU_POS_A_OFFSET 0x00000000
#define RX_AGC_ADAPT_SETUP_1_MU_POS_A_BITWIDTH 0x00000005
#define RX_AGC_ADAPT_SETUP_1_MU_POS_A_MASK 0x0000001F
#define RX_AGC_ADAPT_SETUP_1_MU_POS_A_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_SETUP_1_MU_POS_A_RESET_VALUE 0x00000000

 
 
 
#define RX_AGC_ADAPT_SETUP_1_MU_NEG_A_OFFSET 0x00000008
#define RX_AGC_ADAPT_SETUP_1_MU_NEG_A_BITWIDTH 0x00000005
#define RX_AGC_ADAPT_SETUP_1_MU_NEG_A_MASK 0x00001F00
#define RX_AGC_ADAPT_SETUP_1_MU_NEG_A_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_SETUP_1_MU_NEG_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_AGC_ADAPT_SETUP_1_TARGET_CODE_A_OFFSET 0x00000010
#define RX_AGC_ADAPT_SETUP_1_TARGET_CODE_A_BITWIDTH 0x00000008
#define RX_AGC_ADAPT_SETUP_1_TARGET_CODE_A_MASK 0x00FF0000
#define RX_AGC_ADAPT_SETUP_1_TARGET_CODE_A_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_SETUP_1_TARGET_CODE_A_RESET_VALUE 0x0000006C

 
 
 
 
 
#define RX_AGC_ADAPT_SETUP_1_CLIP_THRESHOLD_RATE_A_OFFSET 0x00000018
#define RX_AGC_ADAPT_SETUP_1_CLIP_THRESHOLD_RATE_A_BITWIDTH 0x00000008
#define RX_AGC_ADAPT_SETUP_1_CLIP_THRESHOLD_RATE_A_MASK 0xFF000000
#define RX_AGC_ADAPT_SETUP_1_CLIP_THRESHOLD_RATE_A_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_SETUP_1_CLIP_THRESHOLD_RATE_A_RESET_VALUE 0x0000000A

 
 
 
 
 
#define RX_AGC_ADAPT_SETUP_2_ADDR 0x02000148
#define RX_AGC_ADAPT_SETUP_2_SIZE 32

 
 
 
#define RX_AGC_ADAPT_SETUP_2_SETTLING_NUM_SAMPLES_A_OFFSET 0x00000000
#define RX_AGC_ADAPT_SETUP_2_SETTLING_NUM_SAMPLES_A_BITWIDTH 0x00000010
#define RX_AGC_ADAPT_SETUP_2_SETTLING_NUM_SAMPLES_A_MASK 0x0000FFFF
#define RX_AGC_ADAPT_SETUP_2_SETTLING_NUM_SAMPLES_A_ACCESS AW_CSR_READ_WRITE
#define RX_AGC_ADAPT_SETUP_2_SETTLING_NUM_SAMPLES_A_RESET_VALUE 0x00000002

 
 
 
 
 
#define RX_AGC_ADAPT_STATUS_ADDR 0x0200014C
#define RX_AGC_ADAPT_STATUS_SIZE 32

 
 
 
#define RX_AGC_ADAPT_STATUS_LOCK_A_OFFSET 0x00000000
#define RX_AGC_ADAPT_STATUS_LOCK_A_BITWIDTH 0x00000001
#define RX_AGC_ADAPT_STATUS_LOCK_A_MASK 0x00000001
#define RX_AGC_ADAPT_STATUS_LOCK_A_ACCESS AW_CSR_READ_ONLY
#define RX_AGC_ADAPT_STATUS_LOCK_A_RESET_VALUE 0x00000000

 
 
 
#define RX_AGC_ADAPT_STATUS_DERIV_LOCK_A_OFFSET 0x00000001
#define RX_AGC_ADAPT_STATUS_DERIV_LOCK_A_BITWIDTH 0x00000001
#define RX_AGC_ADAPT_STATUS_DERIV_LOCK_A_MASK 0x00000002
#define RX_AGC_ADAPT_STATUS_DERIV_LOCK_A_ACCESS AW_CSR_READ_ONLY
#define RX_AGC_ADAPT_STATUS_DERIV_LOCK_A_RESET_VALUE 0x00000000

 
 
 
#define RX_AGC_ADAPT_STATUS_WATCHDOG_TIMEOUT_A_OFFSET 0x00000002
#define RX_AGC_ADAPT_STATUS_WATCHDOG_TIMEOUT_A_BITWIDTH 0x00000001
#define RX_AGC_ADAPT_STATUS_WATCHDOG_TIMEOUT_A_MASK 0x00000004
#define RX_AGC_ADAPT_STATUS_WATCHDOG_TIMEOUT_A_ACCESS AW_CSR_READ_ONLY
#define RX_AGC_ADAPT_STATUS_WATCHDOG_TIMEOUT_A_RESET_VALUE 0x00000000

 
 
 
#define RX_AGC_ADAPT_STATUS_LMS_ERROR_A_OFFSET 0x00000003
#define RX_AGC_ADAPT_STATUS_LMS_ERROR_A_BITWIDTH 0x0000000E
#define RX_AGC_ADAPT_STATUS_LMS_ERROR_A_MASK 0x0001FFF8
#define RX_AGC_ADAPT_STATUS_LMS_ERROR_A_ACCESS AW_CSR_READ_ONLY
#define RX_AGC_ADAPT_STATUS_LMS_ERROR_A_RESET_VALUE 0x00000000

 
 
 
#define RX_AGC_ADAPT_STATUS_VGA_FINE_A_OFFSET 0x00000011
#define RX_AGC_ADAPT_STATUS_VGA_FINE_A_BITWIDTH 0x00000006
#define RX_AGC_ADAPT_STATUS_VGA_FINE_A_MASK 0x007E0000
#define RX_AGC_ADAPT_STATUS_VGA_FINE_A_ACCESS AW_CSR_READ_ONLY
#define RX_AGC_ADAPT_STATUS_VGA_FINE_A_RESET_VALUE 0x00000000

 
 
 
#define RX_AGC_ADAPT_STATUS_VGA_COARSE_A_OFFSET 0x00000017
#define RX_AGC_ADAPT_STATUS_VGA_COARSE_A_BITWIDTH 0x00000005
#define RX_AGC_ADAPT_STATUS_VGA_COARSE_A_MASK 0x0F800000
#define RX_AGC_ADAPT_STATUS_VGA_COARSE_A_ACCESS AW_CSR_READ_ONLY
#define RX_AGC_ADAPT_STATUS_VGA_COARSE_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_ATEST_ADDR 0x02000150
#define RX_ATEST_SIZE 32

 
 
 
 
 
#define RX_ATEST_A_ADDR_BIN_NT_OFFSET 0x00000000
#define RX_ATEST_A_ADDR_BIN_NT_BITWIDTH 0x00000005
#define RX_ATEST_A_ADDR_BIN_NT_MASK 0x0000001F
#define RX_ATEST_A_ADDR_BIN_NT_ACCESS AW_CSR_READ_WRITE
#define RX_ATEST_A_ADDR_BIN_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_ATEST_B_ADDR_BIN_NT_OFFSET 0x00000005
#define RX_ATEST_B_ADDR_BIN_NT_BITWIDTH 0x00000005
#define RX_ATEST_B_ADDR_BIN_NT_MASK 0x000003E0
#define RX_ATEST_B_ADDR_BIN_NT_ACCESS AW_CSR_READ_WRITE
#define RX_ATEST_B_ADDR_BIN_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_BK_PHASE_ADAPT_REG1_ADDR 0x02000154
#define RX_BK_PHASE_ADAPT_REG1_SIZE 32

 
 
 
#define RX_BK_PHASE_ADAPT_REG1_EN_A_OFFSET 0x00000000
#define RX_BK_PHASE_ADAPT_REG1_EN_A_BITWIDTH 0x00000001
#define RX_BK_PHASE_ADAPT_REG1_EN_A_MASK 0x00000001
#define RX_BK_PHASE_ADAPT_REG1_EN_A_ACCESS AW_CSR_READ_WRITE
#define RX_BK_PHASE_ADAPT_REG1_EN_A_RESET_VALUE 0x00000000

 
 
 
#define RX_BK_PHASE_ADAPT_REG1_CTRL_NT_OFFSET 0x00000001
#define RX_BK_PHASE_ADAPT_REG1_CTRL_NT_BITWIDTH 0x00000003
#define RX_BK_PHASE_ADAPT_REG1_CTRL_NT_MASK 0x0000000E
#define RX_BK_PHASE_ADAPT_REG1_CTRL_NT_ACCESS AW_CSR_READ_WRITE
#define RX_BK_PHASE_ADAPT_REG1_CTRL_NT_RESET_VALUE 0x00000007

 
 
 
#define RX_BK_PHASE_ADAPT_REG1_LMS_MU_NT_OFFSET 0x00000008
#define RX_BK_PHASE_ADAPT_REG1_LMS_MU_NT_BITWIDTH 0x00000005
#define RX_BK_PHASE_ADAPT_REG1_LMS_MU_NT_MASK 0x00001F00
#define RX_BK_PHASE_ADAPT_REG1_LMS_MU_NT_ACCESS AW_CSR_READ_WRITE
#define RX_BK_PHASE_ADAPT_REG1_LMS_MU_NT_RESET_VALUE 0x00000001

 
 
 
#define RX_BK_PHASE_ADAPT_REG1_LMS_MU_DIR_NT_OFFSET 0x0000000D
#define RX_BK_PHASE_ADAPT_REG1_LMS_MU_DIR_NT_BITWIDTH 0x00000001
#define RX_BK_PHASE_ADAPT_REG1_LMS_MU_DIR_NT_MASK 0x00002000
#define RX_BK_PHASE_ADAPT_REG1_LMS_MU_DIR_NT_ACCESS AW_CSR_READ_WRITE
#define RX_BK_PHASE_ADAPT_REG1_LMS_MU_DIR_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_BK_PHASE_ADAPT_REG1_MAX_ITER_NT_OFFSET 0x00000010
#define RX_BK_PHASE_ADAPT_REG1_MAX_ITER_NT_BITWIDTH 0x00000010
#define RX_BK_PHASE_ADAPT_REG1_MAX_ITER_NT_MASK 0xFFFF0000
#define RX_BK_PHASE_ADAPT_REG1_MAX_ITER_NT_ACCESS AW_CSR_READ_WRITE
#define RX_BK_PHASE_ADAPT_REG1_MAX_ITER_NT_RESET_VALUE 0x00000032

 
 
 
 
 
#define RX_BK_PHASE_ADAPT_REG2_ADDR 0x02000158
#define RX_BK_PHASE_ADAPT_REG2_SIZE 32

 
 
 
#define RX_BK_PHASE_ADAPT_REG2_TIMER_NT_OFFSET 0x00000000
#define RX_BK_PHASE_ADAPT_REG2_TIMER_NT_BITWIDTH 0x00000016
#define RX_BK_PHASE_ADAPT_REG2_TIMER_NT_MASK 0x003FFFFF
#define RX_BK_PHASE_ADAPT_REG2_TIMER_NT_ACCESS AW_CSR_READ_WRITE
#define RX_BK_PHASE_ADAPT_REG2_TIMER_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_BK_PHASE_ADAPT_REG2_RANGE_NT_OFFSET 0x00000016
#define RX_BK_PHASE_ADAPT_REG2_RANGE_NT_BITWIDTH 0x00000003
#define RX_BK_PHASE_ADAPT_REG2_RANGE_NT_MASK 0x01C00000
#define RX_BK_PHASE_ADAPT_REG2_RANGE_NT_ACCESS AW_CSR_READ_WRITE
#define RX_BK_PHASE_ADAPT_REG2_RANGE_NT_RESET_VALUE 0x00000002

 
 
 
 
 
#define RX_BK_REFDCD_ADAPT_REG1_ADDR 0x0200015C
#define RX_BK_REFDCD_ADAPT_REG1_SIZE 32

 
 
 
#define RX_BK_REFDCD_ADAPT_REG1_EN_A_OFFSET 0x00000000
#define RX_BK_REFDCD_ADAPT_REG1_EN_A_BITWIDTH 0x00000001
#define RX_BK_REFDCD_ADAPT_REG1_EN_A_MASK 0x00000001
#define RX_BK_REFDCD_ADAPT_REG1_EN_A_ACCESS AW_CSR_READ_WRITE
#define RX_BK_REFDCD_ADAPT_REG1_EN_A_RESET_VALUE 0x00000000

 
 
 
#define RX_BK_REFDCD_ADAPT_REG1_LMS_MU_NT_OFFSET 0x00000008
#define RX_BK_REFDCD_ADAPT_REG1_LMS_MU_NT_BITWIDTH 0x00000005
#define RX_BK_REFDCD_ADAPT_REG1_LMS_MU_NT_MASK 0x00001F00
#define RX_BK_REFDCD_ADAPT_REG1_LMS_MU_NT_ACCESS AW_CSR_READ_WRITE
#define RX_BK_REFDCD_ADAPT_REG1_LMS_MU_NT_RESET_VALUE 0x00000001

 
 
 
#define RX_BK_REFDCD_ADAPT_REG1_LMS_MU_DIR_NT_OFFSET 0x0000000D
#define RX_BK_REFDCD_ADAPT_REG1_LMS_MU_DIR_NT_BITWIDTH 0x00000001
#define RX_BK_REFDCD_ADAPT_REG1_LMS_MU_DIR_NT_MASK 0x00002000
#define RX_BK_REFDCD_ADAPT_REG1_LMS_MU_DIR_NT_ACCESS AW_CSR_READ_WRITE
#define RX_BK_REFDCD_ADAPT_REG1_LMS_MU_DIR_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_BK_REFDCD_ADAPT_REG1_MAX_ITER_NT_OFFSET 0x00000010
#define RX_BK_REFDCD_ADAPT_REG1_MAX_ITER_NT_BITWIDTH 0x00000010
#define RX_BK_REFDCD_ADAPT_REG1_MAX_ITER_NT_MASK 0xFFFF0000
#define RX_BK_REFDCD_ADAPT_REG1_MAX_ITER_NT_ACCESS AW_CSR_READ_WRITE
#define RX_BK_REFDCD_ADAPT_REG1_MAX_ITER_NT_RESET_VALUE 0x00000032

 
 
 
 
 
#define RX_BK_REFDCD_ADAPT_REG2_ADDR 0x02000160
#define RX_BK_REFDCD_ADAPT_REG2_SIZE 32

 
 
 
#define RX_BK_REFDCD_ADAPT_REG2_TIMER_NT_OFFSET 0x00000000
#define RX_BK_REFDCD_ADAPT_REG2_TIMER_NT_BITWIDTH 0x00000016
#define RX_BK_REFDCD_ADAPT_REG2_TIMER_NT_MASK 0x003FFFFF
#define RX_BK_REFDCD_ADAPT_REG2_TIMER_NT_ACCESS AW_CSR_READ_WRITE
#define RX_BK_REFDCD_ADAPT_REG2_TIMER_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_BK_REFDCD_ADAPT_REG2_RANGE_NT_OFFSET 0x00000016
#define RX_BK_REFDCD_ADAPT_REG2_RANGE_NT_BITWIDTH 0x00000003
#define RX_BK_REFDCD_ADAPT_REG2_RANGE_NT_MASK 0x01C00000
#define RX_BK_REFDCD_ADAPT_REG2_RANGE_NT_ACCESS AW_CSR_READ_WRITE
#define RX_BK_REFDCD_ADAPT_REG2_RANGE_NT_RESET_VALUE 0x00000002

 
 
 
 
 
#define RX_BSCAN_ADDR 0x02000164
#define RX_BSCAN_SIZE 32

 
 
 
 
 
 
 
#define RX_BSCAN_BIAS_ADJ_NT_OFFSET 0x00000000
#define RX_BSCAN_BIAS_ADJ_NT_BITWIDTH 0x00000002
#define RX_BSCAN_BIAS_ADJ_NT_MASK 0x00000003
#define RX_BSCAN_BIAS_ADJ_NT_ACCESS AW_CSR_READ_WRITE
#define RX_BSCAN_BIAS_ADJ_NT_RESET_VALUE 0x00000001

 
 
 
 
 
#define RX_BSCAN_VBIAS_NT_OFFSET 0x00000002
#define RX_BSCAN_VBIAS_NT_BITWIDTH 0x00000003
#define RX_BSCAN_VBIAS_NT_MASK 0x0000001C
#define RX_BSCAN_VBIAS_NT_ACCESS AW_CSR_READ_WRITE
#define RX_BSCAN_VBIAS_NT_RESET_VALUE 0x00000001

 
 
 
 
 
#define RX_BSCAN_VHYST_NT_OFFSET 0x00000005
#define RX_BSCAN_VHYST_NT_BITWIDTH 0x00000002
#define RX_BSCAN_VHYST_NT_MASK 0x00000060
#define RX_BSCAN_VHYST_NT_ACCESS AW_CSR_READ_WRITE
#define RX_BSCAN_VHYST_NT_RESET_VALUE 0x00000001

 
 
 
 
 
#define RX_CCG_ADDR 0x02000168
#define RX_CCG_SIZE 32

 
 
 
#define RX_CCG_AGC_ADAPT_ENA_A_OFFSET 0x00000000
#define RX_CCG_AGC_ADAPT_ENA_A_BITWIDTH 0x00000001
#define RX_CCG_AGC_ADAPT_ENA_A_MASK 0x00000001
#define RX_CCG_AGC_ADAPT_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_CCG_AGC_ADAPT_ENA_A_RESET_VALUE 0x00000001

 
 
 
#define RX_CCG_CTLE_ADAPT_ENA_A_OFFSET 0x00000001
#define RX_CCG_CTLE_ADAPT_ENA_A_BITWIDTH 0x00000001
#define RX_CCG_CTLE_ADAPT_ENA_A_MASK 0x00000002
#define RX_CCG_CTLE_ADAPT_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_CCG_CTLE_ADAPT_ENA_A_RESET_VALUE 0x00000001

 
 
 
#define RX_CCG_DATA_OUT_ENA_A_OFFSET 0x00000002
#define RX_CCG_DATA_OUT_ENA_A_BITWIDTH 0x00000001
#define RX_CCG_DATA_OUT_ENA_A_MASK 0x00000004
#define RX_CCG_DATA_OUT_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_CCG_DATA_OUT_ENA_A_RESET_VALUE 0x00000001

 
 
 
#define RX_CCG_DATABIST_ENA_A_OFFSET 0x00000003
#define RX_CCG_DATABIST_ENA_A_BITWIDTH 0x00000001
#define RX_CCG_DATABIST_ENA_A_MASK 0x00000008
#define RX_CCG_DATABIST_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_CCG_DATABIST_ENA_A_RESET_VALUE 0x00000001

 
 
 
#define RX_CCG_DATABLOCK_ENA_A_OFFSET 0x00000004
#define RX_CCG_DATABLOCK_ENA_A_BITWIDTH 0x00000001
#define RX_CCG_DATABLOCK_ENA_A_MASK 0x00000010
#define RX_CCG_DATABLOCK_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_CCG_DATABLOCK_ENA_A_RESET_VALUE 0x00000001

 
 
 
#define RX_CCG_DC_OFFSET_ADAPT_ENA_A_OFFSET 0x00000005
#define RX_CCG_DC_OFFSET_ADAPT_ENA_A_BITWIDTH 0x00000001
#define RX_CCG_DC_OFFSET_ADAPT_ENA_A_MASK 0x00000020
#define RX_CCG_DC_OFFSET_ADAPT_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_CCG_DC_OFFSET_ADAPT_ENA_A_RESET_VALUE 0x00000001

 
 
 
#define RX_CCG_DEMAPPER_ENA_A_OFFSET 0x00000006
#define RX_CCG_DEMAPPER_ENA_A_BITWIDTH 0x00000001
#define RX_CCG_DEMAPPER_ENA_A_MASK 0x00000040
#define RX_CCG_DEMAPPER_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_CCG_DEMAPPER_ENA_A_RESET_VALUE 0x00000001

 
 
 
#define RX_CCG_DFE_ADAPT_ENA_A_OFFSET 0x00000007
#define RX_CCG_DFE_ADAPT_ENA_A_BITWIDTH 0x00000001
#define RX_CCG_DFE_ADAPT_ENA_A_MASK 0x00000080
#define RX_CCG_DFE_ADAPT_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_CCG_DFE_ADAPT_ENA_A_RESET_VALUE 0x00000001

 
 
 
#define RX_CCG_DFX_ENA_A_OFFSET 0x00000008
#define RX_CCG_DFX_ENA_A_BITWIDTH 0x00000001
#define RX_CCG_DFX_ENA_A_MASK 0x00000100
#define RX_CCG_DFX_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_CCG_DFX_ENA_A_RESET_VALUE 0x00000000

 
 
 
#define RX_CCG_DPLL_DLPF_ENA_A_OFFSET 0x00000009
#define RX_CCG_DPLL_DLPF_ENA_A_BITWIDTH 0x00000001
#define RX_CCG_DPLL_DLPF_ENA_A_MASK 0x00000200
#define RX_CCG_DPLL_DLPF_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_CCG_DPLL_DLPF_ENA_A_RESET_VALUE 0x00000001

 
 
 
#define RX_CCG_DPLL_TED_ENA_A_OFFSET 0x0000000A
#define RX_CCG_DPLL_TED_ENA_A_BITWIDTH 0x00000001
#define RX_CCG_DPLL_TED_ENA_A_MASK 0x00000400
#define RX_CCG_DPLL_TED_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_CCG_DPLL_TED_ENA_A_RESET_VALUE 0x00000001

 
 
 
#define RX_CCG_ENA_A_OFFSET 0x0000000B
#define RX_CCG_ENA_A_BITWIDTH 0x00000001
#define RX_CCG_ENA_A_MASK 0x00000800
#define RX_CCG_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_CCG_ENA_A_RESET_VALUE 0x00000001

 
 
 
#define RX_CCG_EQDFE_ENA_A_OFFSET 0x0000000C
#define RX_CCG_EQDFE_ENA_A_BITWIDTH 0x00000001
#define RX_CCG_EQDFE_ENA_A_MASK 0x00001000
#define RX_CCG_EQDFE_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_CCG_EQDFE_ENA_A_RESET_VALUE 0x00000001

 
 
 
#define RX_CCG_EQFFE_ENA_A_OFFSET 0x0000000D
#define RX_CCG_EQFFE_ENA_A_BITWIDTH 0x00000001
#define RX_CCG_EQFFE_ENA_A_MASK 0x00002000
#define RX_CCG_EQFFE_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_CCG_EQFFE_ENA_A_RESET_VALUE 0x00000001

 
 
 
#define RX_CCG_FFE_ADAPT_ENA_A_OFFSET 0x0000000E
#define RX_CCG_FFE_ADAPT_ENA_A_BITWIDTH 0x00000001
#define RX_CCG_FFE_ADAPT_ENA_A_MASK 0x00004000
#define RX_CCG_FFE_ADAPT_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_CCG_FFE_ADAPT_ENA_A_RESET_VALUE 0x00000001

 
 
 
#define RX_CCG_GB_FIFO_ENA_A_OFFSET 0x0000000F
#define RX_CCG_GB_FIFO_ENA_A_BITWIDTH 0x00000001
#define RX_CCG_GB_FIFO_ENA_A_MASK 0x00008000
#define RX_CCG_GB_FIFO_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_CCG_GB_FIFO_ENA_A_RESET_VALUE 0x00000001

 
 
 
#define RX_CCG_PHASE_ADAPT_ENA_A_OFFSET 0x00000010
#define RX_CCG_PHASE_ADAPT_ENA_A_BITWIDTH 0x00000001
#define RX_CCG_PHASE_ADAPT_ENA_A_MASK 0x00010000
#define RX_CCG_PHASE_ADAPT_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_CCG_PHASE_ADAPT_ENA_A_RESET_VALUE 0x00000001

 
 
 
#define RX_CCG_PPM_LOCK_DETECT_ENA_A_OFFSET 0x00000011
#define RX_CCG_PPM_LOCK_DETECT_ENA_A_BITWIDTH 0x00000001
#define RX_CCG_PPM_LOCK_DETECT_ENA_A_MASK 0x00020000
#define RX_CCG_PPM_LOCK_DETECT_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_CCG_PPM_LOCK_DETECT_ENA_A_RESET_VALUE 0x00000001

 
 
 
#define RX_CCG_SLICER_ADAPT_ENA_A_OFFSET 0x00000012
#define RX_CCG_SLICER_ADAPT_ENA_A_BITWIDTH 0x00000001
#define RX_CCG_SLICER_ADAPT_ENA_A_MASK 0x00040000
#define RX_CCG_SLICER_ADAPT_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_CCG_SLICER_ADAPT_ENA_A_RESET_VALUE 0x00000001

 
 
 
#define RX_CCG_SSCM_DLPF_ENA_A_OFFSET 0x00000013
#define RX_CCG_SSCM_DLPF_ENA_A_BITWIDTH 0x00000001
#define RX_CCG_SSCM_DLPF_ENA_A_MASK 0x00080000
#define RX_CCG_SSCM_DLPF_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_CCG_SSCM_DLPF_ENA_A_RESET_VALUE 0x00000001

 
 
 
#define RX_CCG_SSCM_FRACDIV_ENA_A_OFFSET 0x00000014
#define RX_CCG_SSCM_FRACDIV_ENA_A_BITWIDTH 0x00000001
#define RX_CCG_SSCM_FRACDIV_ENA_A_MASK 0x00100000
#define RX_CCG_SSCM_FRACDIV_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_CCG_SSCM_FRACDIV_ENA_A_RESET_VALUE 0x00000001

 
 
 
#define RX_CCG_TARGET_ADAPT_ENA_A_OFFSET 0x00000015
#define RX_CCG_TARGET_ADAPT_ENA_A_BITWIDTH 0x00000001
#define RX_CCG_TARGET_ADAPT_ENA_A_MASK 0x00200000
#define RX_CCG_TARGET_ADAPT_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_CCG_TARGET_ADAPT_ENA_A_RESET_VALUE 0x00000001

 
 
 
#define RX_CCG_VCO_ADAPT_ENA_A_OFFSET 0x00000016
#define RX_CCG_VCO_ADAPT_ENA_A_BITWIDTH 0x00000001
#define RX_CCG_VCO_ADAPT_ENA_A_MASK 0x00400000
#define RX_CCG_VCO_ADAPT_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_CCG_VCO_ADAPT_ENA_A_RESET_VALUE 0x00000001

 
 
 
#define RX_CCG_VGA_OFFSET_ADAPT_ENA_A_OFFSET 0x00000017
#define RX_CCG_VGA_OFFSET_ADAPT_ENA_A_BITWIDTH 0x00000001
#define RX_CCG_VGA_OFFSET_ADAPT_ENA_A_MASK 0x00800000
#define RX_CCG_VGA_OFFSET_ADAPT_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_CCG_VGA_OFFSET_ADAPT_ENA_A_RESET_VALUE 0x00000001

 
 
 
#define RX_CCG_REFDCD_ADAPT_ENA_A_OFFSET 0x00000018
#define RX_CCG_REFDCD_ADAPT_ENA_A_BITWIDTH 0x00000001
#define RX_CCG_REFDCD_ADAPT_ENA_A_MASK 0x01000000
#define RX_CCG_REFDCD_ADAPT_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_CCG_REFDCD_ADAPT_ENA_A_RESET_VALUE 0x00000001

 
 
 
#define RX_CCG_DIGREF_OUT_ENA_A_OFFSET 0x00000019
#define RX_CCG_DIGREF_OUT_ENA_A_BITWIDTH 0x00000001
#define RX_CCG_DIGREF_OUT_ENA_A_MASK 0x02000000
#define RX_CCG_DIGREF_OUT_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_CCG_DIGREF_OUT_ENA_A_RESET_VALUE 0x00000001

 
 
 
#define RX_CCG_SNR_ENA_A_OFFSET 0x0000001A
#define RX_CCG_SNR_ENA_A_BITWIDTH 0x00000001
#define RX_CCG_SNR_ENA_A_MASK 0x04000000
#define RX_CCG_SNR_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_CCG_SNR_ENA_A_RESET_VALUE 0x00000001

 
 
 
 
 
#define RX_CDR_LOCKPOINT_UPD_ADDR 0x0200016C
#define RX_CDR_LOCKPOINT_UPD_SIZE 32

 
 
 
#define RX_CDR_LOCKPOINT_UPD_CHNG_A_OFFSET 0x00000012
#define RX_CDR_LOCKPOINT_UPD_CHNG_A_BITWIDTH 0x00000001
#define RX_CDR_LOCKPOINT_UPD_CHNG_A_MASK 0x00040000
#define RX_CDR_LOCKPOINT_UPD_CHNG_A_ACCESS AW_CSR_READ_WRITE
#define RX_CDR_LOCKPOINT_UPD_CHNG_A_RESET_VALUE 0x00000000

 
 
 
#define RX_CDR_LOCKPOINT_UPD_SIGN_NT_OFFSET 0x00000014
#define RX_CDR_LOCKPOINT_UPD_SIGN_NT_BITWIDTH 0x00000002
#define RX_CDR_LOCKPOINT_UPD_SIGN_NT_MASK 0x00300000
#define RX_CDR_LOCKPOINT_UPD_SIGN_NT_ACCESS AW_CSR_READ_WRITE
#define RX_CDR_LOCKPOINT_UPD_SIGN_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_CMN_INFO_RDREG_ADDR 0x02000170
#define RX_CMN_INFO_RDREG_SIZE 32

 
 
 
#define RX_CMN_INFO_RDREG_INFO_OFFSET 0x00000000
#define RX_CMN_INFO_RDREG_INFO_BITWIDTH 0x00000020
#define RX_CMN_INFO_RDREG_INFO_MASK 0xFFFFFFFF
#define RX_CMN_INFO_RDREG_INFO_ACCESS AW_CSR_READ_ONLY
#define RX_CMN_INFO_RDREG_INFO_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_CNTRL_REG1_ADDR 0x02000174
#define RX_CNTRL_REG1_SIZE 32

 
 
 
#define RX_CNTRL_REG1_RX_WIDTH_NT_OFFSET 0x00000000
#define RX_CNTRL_REG1_RX_WIDTH_NT_BITWIDTH 0x00000004
#define RX_CNTRL_REG1_RX_WIDTH_NT_MASK 0x0000000F
#define RX_CNTRL_REG1_RX_WIDTH_NT_ACCESS AW_CSR_READ_WRITE
#define RX_CNTRL_REG1_RX_WIDTH_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_CNTRL_REG1_RX_WIDTH_OVR_ENA_NT_OFFSET 0x00000004
#define RX_CNTRL_REG1_RX_WIDTH_OVR_ENA_NT_BITWIDTH 0x00000001
#define RX_CNTRL_REG1_RX_WIDTH_OVR_ENA_NT_MASK 0x00000010
#define RX_CNTRL_REG1_RX_WIDTH_OVR_ENA_NT_ACCESS AW_CSR_READ_WRITE
#define RX_CNTRL_REG1_RX_WIDTH_OVR_ENA_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_CNTRL_REG1_RX_FIFO_DELAY_OVR_ENA_NT_OFFSET 0x00000005
#define RX_CNTRL_REG1_RX_FIFO_DELAY_OVR_ENA_NT_BITWIDTH 0x00000001
#define RX_CNTRL_REG1_RX_FIFO_DELAY_OVR_ENA_NT_MASK 0x00000020
#define RX_CNTRL_REG1_RX_FIFO_DELAY_OVR_ENA_NT_ACCESS AW_CSR_READ_WRITE
#define RX_CNTRL_REG1_RX_FIFO_DELAY_OVR_ENA_NT_RESET_VALUE 0x00000000

 
 
 
 
 
 
 
 
 
 
 
#define RX_CNTRL_REG1_RX_MM_DISABLE_OVR_ENA_A_OFFSET 0x00000006
#define RX_CNTRL_REG1_RX_MM_DISABLE_OVR_ENA_A_BITWIDTH 0x00000001
#define RX_CNTRL_REG1_RX_MM_DISABLE_OVR_ENA_A_MASK 0x00000040
#define RX_CNTRL_REG1_RX_MM_DISABLE_OVR_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_CNTRL_REG1_RX_MM_DISABLE_OVR_ENA_A_RESET_VALUE 0x00000000

 
 
 
 
#define RX_CNTRL_REG1_RX_MM_FREQDET_DISABLE_OVR_ENA_NT_OFFSET 0x00000007
#define RX_CNTRL_REG1_RX_MM_FREQDET_DISABLE_OVR_ENA_NT_BITWIDTH 0x00000001
#define RX_CNTRL_REG1_RX_MM_FREQDET_DISABLE_OVR_ENA_NT_MASK 0x00000080
#define RX_CNTRL_REG1_RX_MM_FREQDET_DISABLE_OVR_ENA_NT_ACCESS AW_CSR_READ_WRITE
#define RX_CNTRL_REG1_RX_MM_FREQDET_DISABLE_OVR_ENA_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_CNTRL_REG2_ADDR 0x02000178
#define RX_CNTRL_REG2_SIZE 32

 
 
 
#define RX_CNTRL_REG2_RX_GRAY_ENA_NT_OFFSET 0x00000000
#define RX_CNTRL_REG2_RX_GRAY_ENA_NT_BITWIDTH 0x00000001
#define RX_CNTRL_REG2_RX_GRAY_ENA_NT_MASK 0x00000001
#define RX_CNTRL_REG2_RX_GRAY_ENA_NT_ACCESS AW_CSR_READ_WRITE
#define RX_CNTRL_REG2_RX_GRAY_ENA_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_CNTRL_REG2_RX_GRAY_ENA_OVR_NT_OFFSET 0x00000001
#define RX_CNTRL_REG2_RX_GRAY_ENA_OVR_NT_BITWIDTH 0x00000001
#define RX_CNTRL_REG2_RX_GRAY_ENA_OVR_NT_MASK 0x00000002
#define RX_CNTRL_REG2_RX_GRAY_ENA_OVR_NT_ACCESS AW_CSR_READ_WRITE
#define RX_CNTRL_REG2_RX_GRAY_ENA_OVR_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_CNTRL_REG2_RX_GRAYFLIP_NT_OFFSET 0x00000002
#define RX_CNTRL_REG2_RX_GRAYFLIP_NT_BITWIDTH 0x00000001
#define RX_CNTRL_REG2_RX_GRAYFLIP_NT_MASK 0x00000004
#define RX_CNTRL_REG2_RX_GRAYFLIP_NT_ACCESS AW_CSR_READ_WRITE
#define RX_CNTRL_REG2_RX_GRAYFLIP_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_CSR_CTRL_ADDR 0x0200017C
#define RX_CSR_CTRL_SIZE 32

 
 
 
#define RX_CSR_CTRL_RO_DISABLE_OFFSET 0x00000000
#define RX_CSR_CTRL_RO_DISABLE_BITWIDTH 0x00000001
#define RX_CSR_CTRL_RO_DISABLE_MASK 0x00000001
#define RX_CSR_CTRL_RO_DISABLE_ACCESS AW_CSR_READ_WRITE
#define RX_CSR_CTRL_RO_DISABLE_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_CTLE_ADDR 0x02000180
#define RX_CTLE_SIZE 32

 
 
 
 
 
#define RX_CTLE_RATE_NT_OFFSET 0x00000000
#define RX_CTLE_RATE_NT_BITWIDTH 0x00000001
#define RX_CTLE_RATE_NT_MASK 0x00000001
#define RX_CTLE_RATE_NT_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_RATE_NT_RESET_VALUE 0x00000000

 
 
 
 
 
 
 
#define RX_CTLE_VGA_BIAS_ADJ_NT_OFFSET 0x00000001
#define RX_CTLE_VGA_BIAS_ADJ_NT_BITWIDTH 0x00000002
#define RX_CTLE_VGA_BIAS_ADJ_NT_MASK 0x00000006
#define RX_CTLE_VGA_BIAS_ADJ_NT_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_VGA_BIAS_ADJ_NT_RESET_VALUE 0x00000001

 
 
 
#define RX_CTLE_SCALE_NT_OFFSET 0x00000003
#define RX_CTLE_SCALE_NT_BITWIDTH 0x00000006
#define RX_CTLE_SCALE_NT_MASK 0x000001F8
#define RX_CTLE_SCALE_NT_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_SCALE_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_CTLE_ADAPT_BYPASS_ADDR 0x02000184
#define RX_CTLE_ADAPT_BYPASS_SIZE 32

 
 
 
#define RX_CTLE_ADAPT_BYPASS_ENABLE_A_OFFSET 0x00000000
#define RX_CTLE_ADAPT_BYPASS_ENABLE_A_BITWIDTH 0x00000001
#define RX_CTLE_ADAPT_BYPASS_ENABLE_A_MASK 0x00000001
#define RX_CTLE_ADAPT_BYPASS_ENABLE_A_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_ADAPT_BYPASS_ENABLE_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_CTLE_ADAPT_BYPASS_SETTING_A_OFFSET 0x00000001
#define RX_CTLE_ADAPT_BYPASS_SETTING_A_BITWIDTH 0x00000004
#define RX_CTLE_ADAPT_BYPASS_SETTING_A_MASK 0x0000001E
#define RX_CTLE_ADAPT_BYPASS_SETTING_A_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_ADAPT_BYPASS_SETTING_A_RESET_VALUE 0x0000000E

 
 
 
 
 
#define RX_CTLE_ADAPT_CFG_ADDR 0x02000188
#define RX_CTLE_ADAPT_CFG_SIZE 32

 
 
 
#define RX_CTLE_ADAPT_CFG_SETTLING_NUM_SAMPLES_A_OFFSET 0x00000000
#define RX_CTLE_ADAPT_CFG_SETTLING_NUM_SAMPLES_A_BITWIDTH 0x00000010
#define RX_CTLE_ADAPT_CFG_SETTLING_NUM_SAMPLES_A_MASK 0x0000FFFF
#define RX_CTLE_ADAPT_CFG_SETTLING_NUM_SAMPLES_A_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_ADAPT_CFG_SETTLING_NUM_SAMPLES_A_RESET_VALUE 0x00000000

 
 
 
#define RX_CTLE_ADAPT_CFG_SETTING_INIT_A_OFFSET 0x00000010
#define RX_CTLE_ADAPT_CFG_SETTING_INIT_A_BITWIDTH 0x00000004
#define RX_CTLE_ADAPT_CFG_SETTING_INIT_A_MASK 0x000F0000
#define RX_CTLE_ADAPT_CFG_SETTING_INIT_A_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_ADAPT_CFG_SETTING_INIT_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_CTLE_ADAPT_CTRL_ADDR 0x0200018C
#define RX_CTLE_ADAPT_CTRL_SIZE 32

 
 
 
#define RX_CTLE_ADAPT_CTRL_START_A_OFFSET 0x00000000
#define RX_CTLE_ADAPT_CTRL_START_A_BITWIDTH 0x00000001
#define RX_CTLE_ADAPT_CTRL_START_A_MASK 0x00000001
#define RX_CTLE_ADAPT_CTRL_START_A_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_ADAPT_CTRL_START_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_CTLE_ADAPT_ERROR_CALC_RDREG_ADDR 0x02000190
#define RX_CTLE_ADAPT_ERROR_CALC_RDREG_SIZE 32

 
 
 
#define RX_CTLE_ADAPT_ERROR_CALC_RDREG_ERRORTERM_NT_OFFSET 0x00000000
#define RX_CTLE_ADAPT_ERROR_CALC_RDREG_ERRORTERM_NT_BITWIDTH 0x0000000C
#define RX_CTLE_ADAPT_ERROR_CALC_RDREG_ERRORTERM_NT_MASK 0x00000FFF
#define RX_CTLE_ADAPT_ERROR_CALC_RDREG_ERRORTERM_NT_ACCESS AW_CSR_READ_ONLY
#define RX_CTLE_ADAPT_ERROR_CALC_RDREG_ERRORTERM_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_CTLE_ADAPT_ERROR_CALC_RDREG_ANLT_FOM_NT_OFFSET 0x0000000C
#define RX_CTLE_ADAPT_ERROR_CALC_RDREG_ANLT_FOM_NT_BITWIDTH 0x0000000C
#define RX_CTLE_ADAPT_ERROR_CALC_RDREG_ANLT_FOM_NT_MASK 0x00FFF000
#define RX_CTLE_ADAPT_ERROR_CALC_RDREG_ANLT_FOM_NT_ACCESS AW_CSR_READ_ONLY
#define RX_CTLE_ADAPT_ERROR_CALC_RDREG_ANLT_FOM_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_CTLE_ADAPT_ERROR_CALC_REG1_ADDR 0x02000194
#define RX_CTLE_ADAPT_ERROR_CALC_REG1_SIZE 32

 
 
 
#define RX_CTLE_ADAPT_ERROR_CALC_REG1_SETUP_WATCHDOG_A_OFFSET 0x00000000
#define RX_CTLE_ADAPT_ERROR_CALC_REG1_SETUP_WATCHDOG_A_BITWIDTH 0x00000008
#define RX_CTLE_ADAPT_ERROR_CALC_REG1_SETUP_WATCHDOG_A_MASK 0x000000FF
#define RX_CTLE_ADAPT_ERROR_CALC_REG1_SETUP_WATCHDOG_A_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_ADAPT_ERROR_CALC_REG1_SETUP_WATCHDOG_A_RESET_VALUE 0x00000000

 
 
 
#define RX_CTLE_ADAPT_ERROR_CALC_REG1_CTRL_ENA_A_OFFSET 0x00000008
#define RX_CTLE_ADAPT_ERROR_CALC_REG1_CTRL_ENA_A_BITWIDTH 0x00000001
#define RX_CTLE_ADAPT_ERROR_CALC_REG1_CTRL_ENA_A_MASK 0x00000100
#define RX_CTLE_ADAPT_ERROR_CALC_REG1_CTRL_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_ADAPT_ERROR_CALC_REG1_CTRL_ENA_A_RESET_VALUE 0x00000000

 
 
 
#define RX_CTLE_ADAPT_ERROR_CALC_REG1_CTRL_START_A_OFFSET 0x00000009
#define RX_CTLE_ADAPT_ERROR_CALC_REG1_CTRL_START_A_BITWIDTH 0x00000001
#define RX_CTLE_ADAPT_ERROR_CALC_REG1_CTRL_START_A_MASK 0x00000200
#define RX_CTLE_ADAPT_ERROR_CALC_REG1_CTRL_START_A_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_ADAPT_ERROR_CALC_REG1_CTRL_START_A_RESET_VALUE 0x00000000

 
 
 
#define RX_CTLE_ADAPT_ERROR_CALC_REG1_BYPASS_ENABLE_A_OFFSET 0x0000000A
#define RX_CTLE_ADAPT_ERROR_CALC_REG1_BYPASS_ENABLE_A_BITWIDTH 0x00000001
#define RX_CTLE_ADAPT_ERROR_CALC_REG1_BYPASS_ENABLE_A_MASK 0x00000400
#define RX_CTLE_ADAPT_ERROR_CALC_REG1_BYPASS_ENABLE_A_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_ADAPT_ERROR_CALC_REG1_BYPASS_ENABLE_A_RESET_VALUE 0x00000000

 
 
 
#define RX_CTLE_ADAPT_ERROR_CALC_REG1_TXFIR_FOM_INVERT_A_OFFSET 0x0000000B
#define RX_CTLE_ADAPT_ERROR_CALC_REG1_TXFIR_FOM_INVERT_A_BITWIDTH 0x00000001
#define RX_CTLE_ADAPT_ERROR_CALC_REG1_TXFIR_FOM_INVERT_A_MASK 0x00000800
#define RX_CTLE_ADAPT_ERROR_CALC_REG1_TXFIR_FOM_INVERT_A_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_ADAPT_ERROR_CALC_REG1_TXFIR_FOM_INVERT_A_RESET_VALUE 0x00000000

 
 
 
#define RX_CTLE_ADAPT_ERROR_CALC_REG1_INVERT_POST_TAP1_A_OFFSET 0x0000000C
#define RX_CTLE_ADAPT_ERROR_CALC_REG1_INVERT_POST_TAP1_A_BITWIDTH 0x00000001
#define RX_CTLE_ADAPT_ERROR_CALC_REG1_INVERT_POST_TAP1_A_MASK 0x00001000
#define RX_CTLE_ADAPT_ERROR_CALC_REG1_INVERT_POST_TAP1_A_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_ADAPT_ERROR_CALC_REG1_INVERT_POST_TAP1_A_RESET_VALUE 0x00000000

 
 
 
#define RX_CTLE_ADAPT_ERROR_CALC_REG1_INVERT_POST_TAP2_A_OFFSET 0x0000000D
#define RX_CTLE_ADAPT_ERROR_CALC_REG1_INVERT_POST_TAP2_A_BITWIDTH 0x00000001
#define RX_CTLE_ADAPT_ERROR_CALC_REG1_INVERT_POST_TAP2_A_MASK 0x00002000
#define RX_CTLE_ADAPT_ERROR_CALC_REG1_INVERT_POST_TAP2_A_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_ADAPT_ERROR_CALC_REG1_INVERT_POST_TAP2_A_RESET_VALUE 0x00000000

 
 
 
#define RX_CTLE_ADAPT_ERROR_CALC_REG1_INVERT_POST_TAP3_A_OFFSET 0x0000000E
#define RX_CTLE_ADAPT_ERROR_CALC_REG1_INVERT_POST_TAP3_A_BITWIDTH 0x00000001
#define RX_CTLE_ADAPT_ERROR_CALC_REG1_INVERT_POST_TAP3_A_MASK 0x00004000
#define RX_CTLE_ADAPT_ERROR_CALC_REG1_INVERT_POST_TAP3_A_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_ADAPT_ERROR_CALC_REG1_INVERT_POST_TAP3_A_RESET_VALUE 0x00000000

 
 
 
#define RX_CTLE_ADAPT_ERROR_CALC_REG1_INVERT_MAIN_TAP_A_OFFSET 0x0000000F
#define RX_CTLE_ADAPT_ERROR_CALC_REG1_INVERT_MAIN_TAP_A_BITWIDTH 0x00000001
#define RX_CTLE_ADAPT_ERROR_CALC_REG1_INVERT_MAIN_TAP_A_MASK 0x00008000
#define RX_CTLE_ADAPT_ERROR_CALC_REG1_INVERT_MAIN_TAP_A_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_ADAPT_ERROR_CALC_REG1_INVERT_MAIN_TAP_A_RESET_VALUE 0x00000000

 
 
 
#define RX_CTLE_ADAPT_ERROR_CALC_REG1_BRANCH_SEL_NT_OFFSET 0x00000010
#define RX_CTLE_ADAPT_ERROR_CALC_REG1_BRANCH_SEL_NT_BITWIDTH 0x00000006
#define RX_CTLE_ADAPT_ERROR_CALC_REG1_BRANCH_SEL_NT_MASK 0x003F0000
#define RX_CTLE_ADAPT_ERROR_CALC_REG1_BRANCH_SEL_NT_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_ADAPT_ERROR_CALC_REG1_BRANCH_SEL_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_CTLE_ADAPT_ERROR_CALC_REG1_INVERT_PRE_TAP1_A_OFFSET 0x00000016
#define RX_CTLE_ADAPT_ERROR_CALC_REG1_INVERT_PRE_TAP1_A_BITWIDTH 0x00000001
#define RX_CTLE_ADAPT_ERROR_CALC_REG1_INVERT_PRE_TAP1_A_MASK 0x00400000
#define RX_CTLE_ADAPT_ERROR_CALC_REG1_INVERT_PRE_TAP1_A_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_ADAPT_ERROR_CALC_REG1_INVERT_PRE_TAP1_A_RESET_VALUE 0x00000000

 
 
 
#define RX_CTLE_ADAPT_ERROR_CALC_REG1_INVERT_PRE_TAP2_A_OFFSET 0x00000017
#define RX_CTLE_ADAPT_ERROR_CALC_REG1_INVERT_PRE_TAP2_A_BITWIDTH 0x00000001
#define RX_CTLE_ADAPT_ERROR_CALC_REG1_INVERT_PRE_TAP2_A_MASK 0x00800000
#define RX_CTLE_ADAPT_ERROR_CALC_REG1_INVERT_PRE_TAP2_A_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_ADAPT_ERROR_CALC_REG1_INVERT_PRE_TAP2_A_RESET_VALUE 0x00000000

 
 
 
#define RX_CTLE_ADAPT_ERROR_CALC_REG1_INVERT_PRE_TAP3_A_OFFSET 0x00000018
#define RX_CTLE_ADAPT_ERROR_CALC_REG1_INVERT_PRE_TAP3_A_BITWIDTH 0x00000001
#define RX_CTLE_ADAPT_ERROR_CALC_REG1_INVERT_PRE_TAP3_A_MASK 0x01000000
#define RX_CTLE_ADAPT_ERROR_CALC_REG1_INVERT_PRE_TAP3_A_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_ADAPT_ERROR_CALC_REG1_INVERT_PRE_TAP3_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_CTLE_ADAPT_ERROR_CALC_REG10_ADDR 0x02000198
#define RX_CTLE_ADAPT_ERROR_CALC_REG10_SIZE 32

 
 
 
#define RX_CTLE_ADAPT_ERROR_CALC_REG10_REFERENCE_MASK_NT_OFFSET 0x00000000
#define RX_CTLE_ADAPT_ERROR_CALC_REG10_REFERENCE_MASK_NT_BITWIDTH 0x00000012
#define RX_CTLE_ADAPT_ERROR_CALC_REG10_REFERENCE_MASK_NT_MASK 0x0003FFFF
#define RX_CTLE_ADAPT_ERROR_CALC_REG10_REFERENCE_MASK_NT_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_ADAPT_ERROR_CALC_REG10_REFERENCE_MASK_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_CTLE_ADAPT_ERROR_CALC_REG2_ADDR 0x0200019C
#define RX_CTLE_ADAPT_ERROR_CALC_REG2_SIZE 32

 
 
 
#define RX_CTLE_ADAPT_ERROR_CALC_REG2_ERRORTERM_BYPASS_NT_OFFSET 0x00000000
#define RX_CTLE_ADAPT_ERROR_CALC_REG2_ERRORTERM_BYPASS_NT_BITWIDTH 0x0000000C
#define RX_CTLE_ADAPT_ERROR_CALC_REG2_ERRORTERM_BYPASS_NT_MASK 0x00000FFF
#define RX_CTLE_ADAPT_ERROR_CALC_REG2_ERRORTERM_BYPASS_NT_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_ADAPT_ERROR_CALC_REG2_ERRORTERM_BYPASS_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_CTLE_ADAPT_ERROR_CALC_REG2_ANLT_FOM_BYPASS_NT_OFFSET 0x0000000C
#define RX_CTLE_ADAPT_ERROR_CALC_REG2_ANLT_FOM_BYPASS_NT_BITWIDTH 0x0000000C
#define RX_CTLE_ADAPT_ERROR_CALC_REG2_ANLT_FOM_BYPASS_NT_MASK 0x00FFF000
#define RX_CTLE_ADAPT_ERROR_CALC_REG2_ANLT_FOM_BYPASS_NT_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_ADAPT_ERROR_CALC_REG2_ANLT_FOM_BYPASS_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_CTLE_ADAPT_ERROR_CALC_REG3_ADDR 0x020001A0
#define RX_CTLE_ADAPT_ERROR_CALC_REG3_SIZE 32

 
 
 
#define RX_CTLE_ADAPT_ERROR_CALC_REG3_ANLT_POST_TAP1_BYPASS_NT_OFFSET 0x00000000
#define RX_CTLE_ADAPT_ERROR_CALC_REG3_ANLT_POST_TAP1_BYPASS_NT_BITWIDTH 0x00000002
#define RX_CTLE_ADAPT_ERROR_CALC_REG3_ANLT_POST_TAP1_BYPASS_NT_MASK 0x00000003
#define RX_CTLE_ADAPT_ERROR_CALC_REG3_ANLT_POST_TAP1_BYPASS_NT_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_ADAPT_ERROR_CALC_REG3_ANLT_POST_TAP1_BYPASS_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_CTLE_ADAPT_ERROR_CALC_REG3_ANLT_POST_TAP2_BYPASS_NT_OFFSET 0x00000002
#define RX_CTLE_ADAPT_ERROR_CALC_REG3_ANLT_POST_TAP2_BYPASS_NT_BITWIDTH 0x00000002
#define RX_CTLE_ADAPT_ERROR_CALC_REG3_ANLT_POST_TAP2_BYPASS_NT_MASK 0x0000000C
#define RX_CTLE_ADAPT_ERROR_CALC_REG3_ANLT_POST_TAP2_BYPASS_NT_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_ADAPT_ERROR_CALC_REG3_ANLT_POST_TAP2_BYPASS_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_CTLE_ADAPT_ERROR_CALC_REG3_ANLT_POST_TAP3_BYPASS_NT_OFFSET 0x00000004
#define RX_CTLE_ADAPT_ERROR_CALC_REG3_ANLT_POST_TAP3_BYPASS_NT_BITWIDTH 0x00000002
#define RX_CTLE_ADAPT_ERROR_CALC_REG3_ANLT_POST_TAP3_BYPASS_NT_MASK 0x00000030
#define RX_CTLE_ADAPT_ERROR_CALC_REG3_ANLT_POST_TAP3_BYPASS_NT_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_ADAPT_ERROR_CALC_REG3_ANLT_POST_TAP3_BYPASS_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_CTLE_ADAPT_ERROR_CALC_REG3_ANLT_MAIN_TAP_BYPASS_NT_OFFSET 0x00000006
#define RX_CTLE_ADAPT_ERROR_CALC_REG3_ANLT_MAIN_TAP_BYPASS_NT_BITWIDTH 0x00000002
#define RX_CTLE_ADAPT_ERROR_CALC_REG3_ANLT_MAIN_TAP_BYPASS_NT_MASK 0x000000C0
#define RX_CTLE_ADAPT_ERROR_CALC_REG3_ANLT_MAIN_TAP_BYPASS_NT_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_ADAPT_ERROR_CALC_REG3_ANLT_MAIN_TAP_BYPASS_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_CTLE_ADAPT_ERROR_CALC_REG3_ANLT_PRE_TAP1_BYPASS_NT_OFFSET 0x00000008
#define RX_CTLE_ADAPT_ERROR_CALC_REG3_ANLT_PRE_TAP1_BYPASS_NT_BITWIDTH 0x00000002
#define RX_CTLE_ADAPT_ERROR_CALC_REG3_ANLT_PRE_TAP1_BYPASS_NT_MASK 0x00000300
#define RX_CTLE_ADAPT_ERROR_CALC_REG3_ANLT_PRE_TAP1_BYPASS_NT_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_ADAPT_ERROR_CALC_REG3_ANLT_PRE_TAP1_BYPASS_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_CTLE_ADAPT_ERROR_CALC_REG3_ANLT_PRE_TAP2_BYPASS_NT_OFFSET 0x0000000A
#define RX_CTLE_ADAPT_ERROR_CALC_REG3_ANLT_PRE_TAP2_BYPASS_NT_BITWIDTH 0x00000002
#define RX_CTLE_ADAPT_ERROR_CALC_REG3_ANLT_PRE_TAP2_BYPASS_NT_MASK 0x00000C00
#define RX_CTLE_ADAPT_ERROR_CALC_REG3_ANLT_PRE_TAP2_BYPASS_NT_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_ADAPT_ERROR_CALC_REG3_ANLT_PRE_TAP2_BYPASS_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_CTLE_ADAPT_ERROR_CALC_REG3_ANLT_PRE_TAP3_BYPASS_NT_OFFSET 0x0000000C
#define RX_CTLE_ADAPT_ERROR_CALC_REG3_ANLT_PRE_TAP3_BYPASS_NT_BITWIDTH 0x00000002
#define RX_CTLE_ADAPT_ERROR_CALC_REG3_ANLT_PRE_TAP3_BYPASS_NT_MASK 0x00003000
#define RX_CTLE_ADAPT_ERROR_CALC_REG3_ANLT_PRE_TAP3_BYPASS_NT_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_ADAPT_ERROR_CALC_REG3_ANLT_PRE_TAP3_BYPASS_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_CTLE_ADAPT_ERROR_CALC_REG4_ADDR 0x020001A4
#define RX_CTLE_ADAPT_ERROR_CALC_REG4_SIZE 32

 
 
 
#define RX_CTLE_ADAPT_ERROR_CALC_REG4_DEADZONE_POS_PRE_TAP3_NT_OFFSET 0x00000000
#define RX_CTLE_ADAPT_ERROR_CALC_REG4_DEADZONE_POS_PRE_TAP3_NT_BITWIDTH 0x00000008
#define RX_CTLE_ADAPT_ERROR_CALC_REG4_DEADZONE_POS_PRE_TAP3_NT_MASK 0x000000FF
#define RX_CTLE_ADAPT_ERROR_CALC_REG4_DEADZONE_POS_PRE_TAP3_NT_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_ADAPT_ERROR_CALC_REG4_DEADZONE_POS_PRE_TAP3_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_CTLE_ADAPT_ERROR_CALC_REG4_DEADZONE_POS_PRE_TAP2_NT_OFFSET 0x00000008
#define RX_CTLE_ADAPT_ERROR_CALC_REG4_DEADZONE_POS_PRE_TAP2_NT_BITWIDTH 0x00000008
#define RX_CTLE_ADAPT_ERROR_CALC_REG4_DEADZONE_POS_PRE_TAP2_NT_MASK 0x0000FF00
#define RX_CTLE_ADAPT_ERROR_CALC_REG4_DEADZONE_POS_PRE_TAP2_NT_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_ADAPT_ERROR_CALC_REG4_DEADZONE_POS_PRE_TAP2_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_CTLE_ADAPT_ERROR_CALC_REG4_DEADZONE_POS_PRE_TAP1_NT_OFFSET 0x00000010
#define RX_CTLE_ADAPT_ERROR_CALC_REG4_DEADZONE_POS_PRE_TAP1_NT_BITWIDTH 0x00000008
#define RX_CTLE_ADAPT_ERROR_CALC_REG4_DEADZONE_POS_PRE_TAP1_NT_MASK 0x00FF0000
#define RX_CTLE_ADAPT_ERROR_CALC_REG4_DEADZONE_POS_PRE_TAP1_NT_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_ADAPT_ERROR_CALC_REG4_DEADZONE_POS_PRE_TAP1_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_CTLE_ADAPT_ERROR_CALC_REG5_ADDR 0x020001A8
#define RX_CTLE_ADAPT_ERROR_CALC_REG5_SIZE 32

 
 
 
#define RX_CTLE_ADAPT_ERROR_CALC_REG5_DEADZONE_POS_POST_TAP1_NT_OFFSET 0x00000000
#define RX_CTLE_ADAPT_ERROR_CALC_REG5_DEADZONE_POS_POST_TAP1_NT_BITWIDTH 0x00000008
#define RX_CTLE_ADAPT_ERROR_CALC_REG5_DEADZONE_POS_POST_TAP1_NT_MASK 0x000000FF
#define RX_CTLE_ADAPT_ERROR_CALC_REG5_DEADZONE_POS_POST_TAP1_NT_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_ADAPT_ERROR_CALC_REG5_DEADZONE_POS_POST_TAP1_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_CTLE_ADAPT_ERROR_CALC_REG5_DEADZONE_POS_POST_TAP2_NT_OFFSET 0x00000008
#define RX_CTLE_ADAPT_ERROR_CALC_REG5_DEADZONE_POS_POST_TAP2_NT_BITWIDTH 0x00000008
#define RX_CTLE_ADAPT_ERROR_CALC_REG5_DEADZONE_POS_POST_TAP2_NT_MASK 0x0000FF00
#define RX_CTLE_ADAPT_ERROR_CALC_REG5_DEADZONE_POS_POST_TAP2_NT_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_ADAPT_ERROR_CALC_REG5_DEADZONE_POS_POST_TAP2_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_CTLE_ADAPT_ERROR_CALC_REG5_DEADZONE_POS_POST_TAP3_NT_OFFSET 0x00000010
#define RX_CTLE_ADAPT_ERROR_CALC_REG5_DEADZONE_POS_POST_TAP3_NT_BITWIDTH 0x00000008
#define RX_CTLE_ADAPT_ERROR_CALC_REG5_DEADZONE_POS_POST_TAP3_NT_MASK 0x00FF0000
#define RX_CTLE_ADAPT_ERROR_CALC_REG5_DEADZONE_POS_POST_TAP3_NT_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_ADAPT_ERROR_CALC_REG5_DEADZONE_POS_POST_TAP3_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_CTLE_ADAPT_ERROR_CALC_REG6_ADDR 0x020001AC
#define RX_CTLE_ADAPT_ERROR_CALC_REG6_SIZE 32

 
 
 
#define RX_CTLE_ADAPT_ERROR_CALC_REG6_DEADZONE_NEG_PRE_TAP3_NT_OFFSET 0x00000000
#define RX_CTLE_ADAPT_ERROR_CALC_REG6_DEADZONE_NEG_PRE_TAP3_NT_BITWIDTH 0x00000008
#define RX_CTLE_ADAPT_ERROR_CALC_REG6_DEADZONE_NEG_PRE_TAP3_NT_MASK 0x000000FF
#define RX_CTLE_ADAPT_ERROR_CALC_REG6_DEADZONE_NEG_PRE_TAP3_NT_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_ADAPT_ERROR_CALC_REG6_DEADZONE_NEG_PRE_TAP3_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_CTLE_ADAPT_ERROR_CALC_REG6_DEADZONE_NEG_PRE_TAP2_NT_OFFSET 0x00000008
#define RX_CTLE_ADAPT_ERROR_CALC_REG6_DEADZONE_NEG_PRE_TAP2_NT_BITWIDTH 0x00000008
#define RX_CTLE_ADAPT_ERROR_CALC_REG6_DEADZONE_NEG_PRE_TAP2_NT_MASK 0x0000FF00
#define RX_CTLE_ADAPT_ERROR_CALC_REG6_DEADZONE_NEG_PRE_TAP2_NT_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_ADAPT_ERROR_CALC_REG6_DEADZONE_NEG_PRE_TAP2_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_CTLE_ADAPT_ERROR_CALC_REG6_DEADZONE_NEG_PRE_TAP1_NT_OFFSET 0x00000010
#define RX_CTLE_ADAPT_ERROR_CALC_REG6_DEADZONE_NEG_PRE_TAP1_NT_BITWIDTH 0x00000008
#define RX_CTLE_ADAPT_ERROR_CALC_REG6_DEADZONE_NEG_PRE_TAP1_NT_MASK 0x00FF0000
#define RX_CTLE_ADAPT_ERROR_CALC_REG6_DEADZONE_NEG_PRE_TAP1_NT_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_ADAPT_ERROR_CALC_REG6_DEADZONE_NEG_PRE_TAP1_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_CTLE_ADAPT_ERROR_CALC_REG7_ADDR 0x020001B0
#define RX_CTLE_ADAPT_ERROR_CALC_REG7_SIZE 32

 
 
 
#define RX_CTLE_ADAPT_ERROR_CALC_REG7_DEADZONE_NEG_POST_TAP1_NT_OFFSET 0x00000000
#define RX_CTLE_ADAPT_ERROR_CALC_REG7_DEADZONE_NEG_POST_TAP1_NT_BITWIDTH 0x00000008
#define RX_CTLE_ADAPT_ERROR_CALC_REG7_DEADZONE_NEG_POST_TAP1_NT_MASK 0x000000FF
#define RX_CTLE_ADAPT_ERROR_CALC_REG7_DEADZONE_NEG_POST_TAP1_NT_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_ADAPT_ERROR_CALC_REG7_DEADZONE_NEG_POST_TAP1_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_CTLE_ADAPT_ERROR_CALC_REG7_DEADZONE_NEG_POST_TAP2_NT_OFFSET 0x00000008
#define RX_CTLE_ADAPT_ERROR_CALC_REG7_DEADZONE_NEG_POST_TAP2_NT_BITWIDTH 0x00000008
#define RX_CTLE_ADAPT_ERROR_CALC_REG7_DEADZONE_NEG_POST_TAP2_NT_MASK 0x0000FF00
#define RX_CTLE_ADAPT_ERROR_CALC_REG7_DEADZONE_NEG_POST_TAP2_NT_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_ADAPT_ERROR_CALC_REG7_DEADZONE_NEG_POST_TAP2_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_CTLE_ADAPT_ERROR_CALC_REG7_DEADZONE_NEG_POST_TAP3_NT_OFFSET 0x00000010
#define RX_CTLE_ADAPT_ERROR_CALC_REG7_DEADZONE_NEG_POST_TAP3_NT_BITWIDTH 0x00000008
#define RX_CTLE_ADAPT_ERROR_CALC_REG7_DEADZONE_NEG_POST_TAP3_NT_MASK 0x00FF0000
#define RX_CTLE_ADAPT_ERROR_CALC_REG7_DEADZONE_NEG_POST_TAP3_NT_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_ADAPT_ERROR_CALC_REG7_DEADZONE_NEG_POST_TAP3_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_CTLE_ADAPT_ERROR_CALC_REG8_ADDR 0x020001B4
#define RX_CTLE_ADAPT_ERROR_CALC_REG8_SIZE 32

 
 
 
#define RX_CTLE_ADAPT_ERROR_CALC_REG8_DEADZONE_POS_ERRORTERM_NT_OFFSET 0x00000000
#define RX_CTLE_ADAPT_ERROR_CALC_REG8_DEADZONE_POS_ERRORTERM_NT_BITWIDTH 0x00000008
#define RX_CTLE_ADAPT_ERROR_CALC_REG8_DEADZONE_POS_ERRORTERM_NT_MASK 0x000000FF
#define RX_CTLE_ADAPT_ERROR_CALC_REG8_DEADZONE_POS_ERRORTERM_NT_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_ADAPT_ERROR_CALC_REG8_DEADZONE_POS_ERRORTERM_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_CTLE_ADAPT_ERROR_CALC_REG8_DEADZONE_NEG_ERRORTERM_NT_OFFSET 0x00000008
#define RX_CTLE_ADAPT_ERROR_CALC_REG8_DEADZONE_NEG_ERRORTERM_NT_BITWIDTH 0x00000008
#define RX_CTLE_ADAPT_ERROR_CALC_REG8_DEADZONE_NEG_ERRORTERM_NT_MASK 0x0000FF00
#define RX_CTLE_ADAPT_ERROR_CALC_REG8_DEADZONE_NEG_ERRORTERM_NT_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_ADAPT_ERROR_CALC_REG8_DEADZONE_NEG_ERRORTERM_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_CTLE_ADAPT_ERROR_CALC_REG9_ADDR 0x020001B8
#define RX_CTLE_ADAPT_ERROR_CALC_REG9_SIZE 32

 
 
 
#define RX_CTLE_ADAPT_ERROR_CALC_REG9_ERRORTERM_MASK_NT_OFFSET 0x00000000
#define RX_CTLE_ADAPT_ERROR_CALC_REG9_ERRORTERM_MASK_NT_BITWIDTH 0x00000012
#define RX_CTLE_ADAPT_ERROR_CALC_REG9_ERRORTERM_MASK_NT_MASK 0x0003FFFF
#define RX_CTLE_ADAPT_ERROR_CALC_REG9_ERRORTERM_MASK_NT_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_ADAPT_ERROR_CALC_REG9_ERRORTERM_MASK_NT_RESET_VALUE 0x00000000

 
 
 
 
#define RX_CTLE_ADAPT_ERROR_CALC_REG9_ERRORTERM_MODE_NT_OFFSET 0x00000012
#define RX_CTLE_ADAPT_ERROR_CALC_REG9_ERRORTERM_MODE_NT_BITWIDTH 0x00000001
#define RX_CTLE_ADAPT_ERROR_CALC_REG9_ERRORTERM_MODE_NT_MASK 0x00040000
#define RX_CTLE_ADAPT_ERROR_CALC_REG9_ERRORTERM_MODE_NT_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_ADAPT_ERROR_CALC_REG9_ERRORTERM_MODE_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_CTLE_ADAPT_ERROR_CALC_STATUS_ADDR 0x020001BC
#define RX_CTLE_ADAPT_ERROR_CALC_STATUS_SIZE 32

 
 
 
#define RX_CTLE_ADAPT_ERROR_CALC_STATUS_ANLT_POST_TAP3_NT_OFFSET 0x00000000
#define RX_CTLE_ADAPT_ERROR_CALC_STATUS_ANLT_POST_TAP3_NT_BITWIDTH 0x00000002
#define RX_CTLE_ADAPT_ERROR_CALC_STATUS_ANLT_POST_TAP3_NT_MASK 0x00000003
#define RX_CTLE_ADAPT_ERROR_CALC_STATUS_ANLT_POST_TAP3_NT_ACCESS AW_CSR_READ_ONLY
#define RX_CTLE_ADAPT_ERROR_CALC_STATUS_ANLT_POST_TAP3_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_CTLE_ADAPT_ERROR_CALC_STATUS_ANLT_POST_TAP2_NT_OFFSET 0x00000002
#define RX_CTLE_ADAPT_ERROR_CALC_STATUS_ANLT_POST_TAP2_NT_BITWIDTH 0x00000002
#define RX_CTLE_ADAPT_ERROR_CALC_STATUS_ANLT_POST_TAP2_NT_MASK 0x0000000C
#define RX_CTLE_ADAPT_ERROR_CALC_STATUS_ANLT_POST_TAP2_NT_ACCESS AW_CSR_READ_ONLY
#define RX_CTLE_ADAPT_ERROR_CALC_STATUS_ANLT_POST_TAP2_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_CTLE_ADAPT_ERROR_CALC_STATUS_ANLT_POST_TAP1_NT_OFFSET 0x00000004
#define RX_CTLE_ADAPT_ERROR_CALC_STATUS_ANLT_POST_TAP1_NT_BITWIDTH 0x00000002
#define RX_CTLE_ADAPT_ERROR_CALC_STATUS_ANLT_POST_TAP1_NT_MASK 0x00000030
#define RX_CTLE_ADAPT_ERROR_CALC_STATUS_ANLT_POST_TAP1_NT_ACCESS AW_CSR_READ_ONLY
#define RX_CTLE_ADAPT_ERROR_CALC_STATUS_ANLT_POST_TAP1_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_CTLE_ADAPT_ERROR_CALC_STATUS_ANLT_MAIN_TAP_NT_OFFSET 0x00000006
#define RX_CTLE_ADAPT_ERROR_CALC_STATUS_ANLT_MAIN_TAP_NT_BITWIDTH 0x00000002
#define RX_CTLE_ADAPT_ERROR_CALC_STATUS_ANLT_MAIN_TAP_NT_MASK 0x000000C0
#define RX_CTLE_ADAPT_ERROR_CALC_STATUS_ANLT_MAIN_TAP_NT_ACCESS AW_CSR_READ_ONLY
#define RX_CTLE_ADAPT_ERROR_CALC_STATUS_ANLT_MAIN_TAP_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_CTLE_ADAPT_ERROR_CALC_STATUS_ANLT_PRE_TAP1_NT_OFFSET 0x00000008
#define RX_CTLE_ADAPT_ERROR_CALC_STATUS_ANLT_PRE_TAP1_NT_BITWIDTH 0x00000002
#define RX_CTLE_ADAPT_ERROR_CALC_STATUS_ANLT_PRE_TAP1_NT_MASK 0x00000300
#define RX_CTLE_ADAPT_ERROR_CALC_STATUS_ANLT_PRE_TAP1_NT_ACCESS AW_CSR_READ_ONLY
#define RX_CTLE_ADAPT_ERROR_CALC_STATUS_ANLT_PRE_TAP1_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_CTLE_ADAPT_ERROR_CALC_STATUS_ANLT_PRE_TAP2_NT_OFFSET 0x0000000A
#define RX_CTLE_ADAPT_ERROR_CALC_STATUS_ANLT_PRE_TAP2_NT_BITWIDTH 0x00000002
#define RX_CTLE_ADAPT_ERROR_CALC_STATUS_ANLT_PRE_TAP2_NT_MASK 0x00000C00
#define RX_CTLE_ADAPT_ERROR_CALC_STATUS_ANLT_PRE_TAP2_NT_ACCESS AW_CSR_READ_ONLY
#define RX_CTLE_ADAPT_ERROR_CALC_STATUS_ANLT_PRE_TAP2_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_CTLE_ADAPT_ERROR_CALC_STATUS_ANLT_PRE_TAP3_NT_OFFSET 0x0000000C
#define RX_CTLE_ADAPT_ERROR_CALC_STATUS_ANLT_PRE_TAP3_NT_BITWIDTH 0x00000002
#define RX_CTLE_ADAPT_ERROR_CALC_STATUS_ANLT_PRE_TAP3_NT_MASK 0x00003000
#define RX_CTLE_ADAPT_ERROR_CALC_STATUS_ANLT_PRE_TAP3_NT_ACCESS AW_CSR_READ_ONLY
#define RX_CTLE_ADAPT_ERROR_CALC_STATUS_ANLT_PRE_TAP3_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_CTLE_ADAPT_ERROR_CALC_STATUS_LOCK_A_OFFSET 0x0000000E
#define RX_CTLE_ADAPT_ERROR_CALC_STATUS_LOCK_A_BITWIDTH 0x00000001
#define RX_CTLE_ADAPT_ERROR_CALC_STATUS_LOCK_A_MASK 0x00004000
#define RX_CTLE_ADAPT_ERROR_CALC_STATUS_LOCK_A_ACCESS AW_CSR_READ_ONLY
#define RX_CTLE_ADAPT_ERROR_CALC_STATUS_LOCK_A_RESET_VALUE 0x00000000

 
 
 
#define RX_CTLE_ADAPT_ERROR_CALC_STATUS_WATCHDOG_TIMEOUT_A_OFFSET 0x0000000F
#define RX_CTLE_ADAPT_ERROR_CALC_STATUS_WATCHDOG_TIMEOUT_A_BITWIDTH 0x00000001
#define RX_CTLE_ADAPT_ERROR_CALC_STATUS_WATCHDOG_TIMEOUT_A_MASK 0x00008000
#define RX_CTLE_ADAPT_ERROR_CALC_STATUS_WATCHDOG_TIMEOUT_A_ACCESS AW_CSR_READ_ONLY
#define RX_CTLE_ADAPT_ERROR_CALC_STATUS_WATCHDOG_TIMEOUT_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_CTLE_ADAPT_LMS_ADDR 0x020001C0
#define RX_CTLE_ADAPT_LMS_SIZE 32

 
 
 
#define RX_CTLE_ADAPT_LMS_INVERT_ENA_A_OFFSET 0x00000000
#define RX_CTLE_ADAPT_LMS_INVERT_ENA_A_BITWIDTH 0x00000001
#define RX_CTLE_ADAPT_LMS_INVERT_ENA_A_MASK 0x00000001
#define RX_CTLE_ADAPT_LMS_INVERT_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_ADAPT_LMS_INVERT_ENA_A_RESET_VALUE 0x00000000

 
 
 
 
#define RX_CTLE_ADAPT_LMS_MIN_SETTING_A_OFFSET 0x00000001
#define RX_CTLE_ADAPT_LMS_MIN_SETTING_A_BITWIDTH 0x00000004
#define RX_CTLE_ADAPT_LMS_MIN_SETTING_A_MASK 0x0000001E
#define RX_CTLE_ADAPT_LMS_MIN_SETTING_A_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_ADAPT_LMS_MIN_SETTING_A_RESET_VALUE 0x00000000

 
 
 
 
#define RX_CTLE_ADAPT_LMS_MAX_SETTING_A_OFFSET 0x00000005
#define RX_CTLE_ADAPT_LMS_MAX_SETTING_A_BITWIDTH 0x00000004
#define RX_CTLE_ADAPT_LMS_MAX_SETTING_A_MASK 0x000001E0
#define RX_CTLE_ADAPT_LMS_MAX_SETTING_A_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_ADAPT_LMS_MAX_SETTING_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_CTLE_ADAPT_MEASURE_ADDR 0x020001C4
#define RX_CTLE_ADAPT_MEASURE_SIZE 32

 
 
 
 
#define RX_CTLE_ADAPT_MEASURE_HOLD_ENA_A_OFFSET 0x00000010
#define RX_CTLE_ADAPT_MEASURE_HOLD_ENA_A_BITWIDTH 0x00000001
#define RX_CTLE_ADAPT_MEASURE_HOLD_ENA_A_MASK 0x00010000
#define RX_CTLE_ADAPT_MEASURE_HOLD_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_ADAPT_MEASURE_HOLD_ENA_A_RESET_VALUE 0x00000000

 
 
 
 
#define RX_CTLE_ADAPT_MEASURE_CONTINUE_A_OFFSET 0x00000011
#define RX_CTLE_ADAPT_MEASURE_CONTINUE_A_BITWIDTH 0x00000001
#define RX_CTLE_ADAPT_MEASURE_CONTINUE_A_MASK 0x00020000
#define RX_CTLE_ADAPT_MEASURE_CONTINUE_A_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_ADAPT_MEASURE_CONTINUE_A_RESET_VALUE 0x00000000

 
 
 
#define RX_CTLE_ADAPT_MEASURE_NUM_SAMPLES_A_OFFSET 0x00000018
#define RX_CTLE_ADAPT_MEASURE_NUM_SAMPLES_A_BITWIDTH 0x00000008
#define RX_CTLE_ADAPT_MEASURE_NUM_SAMPLES_A_MASK 0xFF000000
#define RX_CTLE_ADAPT_MEASURE_NUM_SAMPLES_A_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_ADAPT_MEASURE_NUM_SAMPLES_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_CTLE_ADAPT_REG1_ADDR 0x020001C8
#define RX_CTLE_ADAPT_REG1_SIZE 32

 
 
 
#define RX_CTLE_ADAPT_REG1_BOOST1_LUT0_NT_OFFSET 0x00000000
#define RX_CTLE_ADAPT_REG1_BOOST1_LUT0_NT_BITWIDTH 0x00000003
#define RX_CTLE_ADAPT_REG1_BOOST1_LUT0_NT_MASK 0x00000007
#define RX_CTLE_ADAPT_REG1_BOOST1_LUT0_NT_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_ADAPT_REG1_BOOST1_LUT0_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_CTLE_ADAPT_REG1_BOOST1_LUT1_NT_OFFSET 0x00000003
#define RX_CTLE_ADAPT_REG1_BOOST1_LUT1_NT_BITWIDTH 0x00000003
#define RX_CTLE_ADAPT_REG1_BOOST1_LUT1_NT_MASK 0x00000038
#define RX_CTLE_ADAPT_REG1_BOOST1_LUT1_NT_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_ADAPT_REG1_BOOST1_LUT1_NT_RESET_VALUE 0x00000001

 
 
 
#define RX_CTLE_ADAPT_REG1_BOOST1_LUT2_NT_OFFSET 0x00000006
#define RX_CTLE_ADAPT_REG1_BOOST1_LUT2_NT_BITWIDTH 0x00000003
#define RX_CTLE_ADAPT_REG1_BOOST1_LUT2_NT_MASK 0x000001C0
#define RX_CTLE_ADAPT_REG1_BOOST1_LUT2_NT_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_ADAPT_REG1_BOOST1_LUT2_NT_RESET_VALUE 0x00000001

 
 
 
#define RX_CTLE_ADAPT_REG1_BOOST1_LUT3_NT_OFFSET 0x00000009
#define RX_CTLE_ADAPT_REG1_BOOST1_LUT3_NT_BITWIDTH 0x00000003
#define RX_CTLE_ADAPT_REG1_BOOST1_LUT3_NT_MASK 0x00000E00
#define RX_CTLE_ADAPT_REG1_BOOST1_LUT3_NT_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_ADAPT_REG1_BOOST1_LUT3_NT_RESET_VALUE 0x00000002

 
 
 
#define RX_CTLE_ADAPT_REG1_BOOST1_LUT4_NT_OFFSET 0x0000000C
#define RX_CTLE_ADAPT_REG1_BOOST1_LUT4_NT_BITWIDTH 0x00000003
#define RX_CTLE_ADAPT_REG1_BOOST1_LUT4_NT_MASK 0x00007000
#define RX_CTLE_ADAPT_REG1_BOOST1_LUT4_NT_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_ADAPT_REG1_BOOST1_LUT4_NT_RESET_VALUE 0x00000002

 
 
 
#define RX_CTLE_ADAPT_REG1_BOOST1_LUT5_NT_OFFSET 0x0000000F
#define RX_CTLE_ADAPT_REG1_BOOST1_LUT5_NT_BITWIDTH 0x00000003
#define RX_CTLE_ADAPT_REG1_BOOST1_LUT5_NT_MASK 0x00038000
#define RX_CTLE_ADAPT_REG1_BOOST1_LUT5_NT_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_ADAPT_REG1_BOOST1_LUT5_NT_RESET_VALUE 0x00000004

 
 
 
#define RX_CTLE_ADAPT_REG1_BOOST1_LUT6_NT_OFFSET 0x00000012
#define RX_CTLE_ADAPT_REG1_BOOST1_LUT6_NT_BITWIDTH 0x00000003
#define RX_CTLE_ADAPT_REG1_BOOST1_LUT6_NT_MASK 0x001C0000
#define RX_CTLE_ADAPT_REG1_BOOST1_LUT6_NT_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_ADAPT_REG1_BOOST1_LUT6_NT_RESET_VALUE 0x00000004

 
 
 
#define RX_CTLE_ADAPT_REG1_BOOST1_LUT7_NT_OFFSET 0x00000015
#define RX_CTLE_ADAPT_REG1_BOOST1_LUT7_NT_BITWIDTH 0x00000003
#define RX_CTLE_ADAPT_REG1_BOOST1_LUT7_NT_MASK 0x00E00000
#define RX_CTLE_ADAPT_REG1_BOOST1_LUT7_NT_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_ADAPT_REG1_BOOST1_LUT7_NT_RESET_VALUE 0x00000005

 
 
 
#define RX_CTLE_ADAPT_REG1_BOOST1_LUT8_NT_OFFSET 0x00000018
#define RX_CTLE_ADAPT_REG1_BOOST1_LUT8_NT_BITWIDTH 0x00000003
#define RX_CTLE_ADAPT_REG1_BOOST1_LUT8_NT_MASK 0x07000000
#define RX_CTLE_ADAPT_REG1_BOOST1_LUT8_NT_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_ADAPT_REG1_BOOST1_LUT8_NT_RESET_VALUE 0x00000005

 
 
 
#define RX_CTLE_ADAPT_REG1_BOOST1_LUT9_NT_OFFSET 0x0000001B
#define RX_CTLE_ADAPT_REG1_BOOST1_LUT9_NT_BITWIDTH 0x00000003
#define RX_CTLE_ADAPT_REG1_BOOST1_LUT9_NT_MASK 0x38000000
#define RX_CTLE_ADAPT_REG1_BOOST1_LUT9_NT_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_ADAPT_REG1_BOOST1_LUT9_NT_RESET_VALUE 0x00000006

 
 
 
 
 
#define RX_CTLE_ADAPT_REG2_ADDR 0x020001CC
#define RX_CTLE_ADAPT_REG2_SIZE 32

 
 
 
#define RX_CTLE_ADAPT_REG2_BOOST1_LUT10_NT_OFFSET 0x00000000
#define RX_CTLE_ADAPT_REG2_BOOST1_LUT10_NT_BITWIDTH 0x00000003
#define RX_CTLE_ADAPT_REG2_BOOST1_LUT10_NT_MASK 0x00000007
#define RX_CTLE_ADAPT_REG2_BOOST1_LUT10_NT_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_ADAPT_REG2_BOOST1_LUT10_NT_RESET_VALUE 0x00000006

 
 
 
#define RX_CTLE_ADAPT_REG2_BOOST1_LUT11_NT_OFFSET 0x00000003
#define RX_CTLE_ADAPT_REG2_BOOST1_LUT11_NT_BITWIDTH 0x00000003
#define RX_CTLE_ADAPT_REG2_BOOST1_LUT11_NT_MASK 0x00000038
#define RX_CTLE_ADAPT_REG2_BOOST1_LUT11_NT_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_ADAPT_REG2_BOOST1_LUT11_NT_RESET_VALUE 0x00000007

 
 
 
#define RX_CTLE_ADAPT_REG2_BOOST1_LUT12_NT_OFFSET 0x00000006
#define RX_CTLE_ADAPT_REG2_BOOST1_LUT12_NT_BITWIDTH 0x00000003
#define RX_CTLE_ADAPT_REG2_BOOST1_LUT12_NT_MASK 0x000001C0
#define RX_CTLE_ADAPT_REG2_BOOST1_LUT12_NT_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_ADAPT_REG2_BOOST1_LUT12_NT_RESET_VALUE 0x00000007

 
 
 
#define RX_CTLE_ADAPT_REG2_BOOST1_LUT13_NT_OFFSET 0x00000009
#define RX_CTLE_ADAPT_REG2_BOOST1_LUT13_NT_BITWIDTH 0x00000003
#define RX_CTLE_ADAPT_REG2_BOOST1_LUT13_NT_MASK 0x00000E00
#define RX_CTLE_ADAPT_REG2_BOOST1_LUT13_NT_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_ADAPT_REG2_BOOST1_LUT13_NT_RESET_VALUE 0x00000007

 
 
 
#define RX_CTLE_ADAPT_REG2_BOOST1_LUT14_NT_OFFSET 0x0000000C
#define RX_CTLE_ADAPT_REG2_BOOST1_LUT14_NT_BITWIDTH 0x00000003
#define RX_CTLE_ADAPT_REG2_BOOST1_LUT14_NT_MASK 0x00007000
#define RX_CTLE_ADAPT_REG2_BOOST1_LUT14_NT_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_ADAPT_REG2_BOOST1_LUT14_NT_RESET_VALUE 0x00000007

 
 
 
#define RX_CTLE_ADAPT_REG2_BOOST1_LUT15_NT_OFFSET 0x0000000F
#define RX_CTLE_ADAPT_REG2_BOOST1_LUT15_NT_BITWIDTH 0x00000003
#define RX_CTLE_ADAPT_REG2_BOOST1_LUT15_NT_MASK 0x00038000
#define RX_CTLE_ADAPT_REG2_BOOST1_LUT15_NT_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_ADAPT_REG2_BOOST1_LUT15_NT_RESET_VALUE 0x00000007

 
 
 
#define RX_CTLE_ADAPT_REG2_BOOST2_LUT0_NT_OFFSET 0x00000012
#define RX_CTLE_ADAPT_REG2_BOOST2_LUT0_NT_BITWIDTH 0x00000003
#define RX_CTLE_ADAPT_REG2_BOOST2_LUT0_NT_MASK 0x001C0000
#define RX_CTLE_ADAPT_REG2_BOOST2_LUT0_NT_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_ADAPT_REG2_BOOST2_LUT0_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_CTLE_ADAPT_REG2_BOOST2_LUT1_NT_OFFSET 0x00000015
#define RX_CTLE_ADAPT_REG2_BOOST2_LUT1_NT_BITWIDTH 0x00000003
#define RX_CTLE_ADAPT_REG2_BOOST2_LUT1_NT_MASK 0x00E00000
#define RX_CTLE_ADAPT_REG2_BOOST2_LUT1_NT_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_ADAPT_REG2_BOOST2_LUT1_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_CTLE_ADAPT_REG2_BOOST2_LUT2_NT_OFFSET 0x00000018
#define RX_CTLE_ADAPT_REG2_BOOST2_LUT2_NT_BITWIDTH 0x00000003
#define RX_CTLE_ADAPT_REG2_BOOST2_LUT2_NT_MASK 0x07000000
#define RX_CTLE_ADAPT_REG2_BOOST2_LUT2_NT_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_ADAPT_REG2_BOOST2_LUT2_NT_RESET_VALUE 0x00000001

 
 
 
#define RX_CTLE_ADAPT_REG2_BOOST2_LUT3_NT_OFFSET 0x0000001B
#define RX_CTLE_ADAPT_REG2_BOOST2_LUT3_NT_BITWIDTH 0x00000003
#define RX_CTLE_ADAPT_REG2_BOOST2_LUT3_NT_MASK 0x38000000
#define RX_CTLE_ADAPT_REG2_BOOST2_LUT3_NT_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_ADAPT_REG2_BOOST2_LUT3_NT_RESET_VALUE 0x00000001

 
 
 
 
 
#define RX_CTLE_ADAPT_REG3_ADDR 0x020001D0
#define RX_CTLE_ADAPT_REG3_SIZE 32

 
 
 
#define RX_CTLE_ADAPT_REG3_BOOST2_LUT4_NT_OFFSET 0x00000000
#define RX_CTLE_ADAPT_REG3_BOOST2_LUT4_NT_BITWIDTH 0x00000003
#define RX_CTLE_ADAPT_REG3_BOOST2_LUT4_NT_MASK 0x00000007
#define RX_CTLE_ADAPT_REG3_BOOST2_LUT4_NT_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_ADAPT_REG3_BOOST2_LUT4_NT_RESET_VALUE 0x00000002

 
 
 
#define RX_CTLE_ADAPT_REG3_BOOST2_LUT5_NT_OFFSET 0x00000003
#define RX_CTLE_ADAPT_REG3_BOOST2_LUT5_NT_BITWIDTH 0x00000003
#define RX_CTLE_ADAPT_REG3_BOOST2_LUT5_NT_MASK 0x00000038
#define RX_CTLE_ADAPT_REG3_BOOST2_LUT5_NT_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_ADAPT_REG3_BOOST2_LUT5_NT_RESET_VALUE 0x00000002

 
 
 
#define RX_CTLE_ADAPT_REG3_BOOST2_LUT6_NT_OFFSET 0x00000006
#define RX_CTLE_ADAPT_REG3_BOOST2_LUT6_NT_BITWIDTH 0x00000003
#define RX_CTLE_ADAPT_REG3_BOOST2_LUT6_NT_MASK 0x000001C0
#define RX_CTLE_ADAPT_REG3_BOOST2_LUT6_NT_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_ADAPT_REG3_BOOST2_LUT6_NT_RESET_VALUE 0x00000004

 
 
 
#define RX_CTLE_ADAPT_REG3_BOOST2_LUT7_NT_OFFSET 0x00000009
#define RX_CTLE_ADAPT_REG3_BOOST2_LUT7_NT_BITWIDTH 0x00000003
#define RX_CTLE_ADAPT_REG3_BOOST2_LUT7_NT_MASK 0x00000E00
#define RX_CTLE_ADAPT_REG3_BOOST2_LUT7_NT_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_ADAPT_REG3_BOOST2_LUT7_NT_RESET_VALUE 0x00000004

 
 
 
#define RX_CTLE_ADAPT_REG3_BOOST2_LUT8_NT_OFFSET 0x0000000C
#define RX_CTLE_ADAPT_REG3_BOOST2_LUT8_NT_BITWIDTH 0x00000003
#define RX_CTLE_ADAPT_REG3_BOOST2_LUT8_NT_MASK 0x00007000
#define RX_CTLE_ADAPT_REG3_BOOST2_LUT8_NT_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_ADAPT_REG3_BOOST2_LUT8_NT_RESET_VALUE 0x00000005

 
 
 
#define RX_CTLE_ADAPT_REG3_BOOST2_LUT9_NT_OFFSET 0x0000000F
#define RX_CTLE_ADAPT_REG3_BOOST2_LUT9_NT_BITWIDTH 0x00000003
#define RX_CTLE_ADAPT_REG3_BOOST2_LUT9_NT_MASK 0x00038000
#define RX_CTLE_ADAPT_REG3_BOOST2_LUT9_NT_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_ADAPT_REG3_BOOST2_LUT9_NT_RESET_VALUE 0x00000005

 
 
 
#define RX_CTLE_ADAPT_REG3_BOOST2_LUT10_NT_OFFSET 0x00000012
#define RX_CTLE_ADAPT_REG3_BOOST2_LUT10_NT_BITWIDTH 0x00000003
#define RX_CTLE_ADAPT_REG3_BOOST2_LUT10_NT_MASK 0x001C0000
#define RX_CTLE_ADAPT_REG3_BOOST2_LUT10_NT_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_ADAPT_REG3_BOOST2_LUT10_NT_RESET_VALUE 0x00000006

 
 
 
#define RX_CTLE_ADAPT_REG3_BOOST2_LUT11_NT_OFFSET 0x00000015
#define RX_CTLE_ADAPT_REG3_BOOST2_LUT11_NT_BITWIDTH 0x00000003
#define RX_CTLE_ADAPT_REG3_BOOST2_LUT11_NT_MASK 0x00E00000
#define RX_CTLE_ADAPT_REG3_BOOST2_LUT11_NT_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_ADAPT_REG3_BOOST2_LUT11_NT_RESET_VALUE 0x00000006

 
 
 
#define RX_CTLE_ADAPT_REG3_BOOST2_LUT12_NT_OFFSET 0x00000018
#define RX_CTLE_ADAPT_REG3_BOOST2_LUT12_NT_BITWIDTH 0x00000003
#define RX_CTLE_ADAPT_REG3_BOOST2_LUT12_NT_MASK 0x07000000
#define RX_CTLE_ADAPT_REG3_BOOST2_LUT12_NT_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_ADAPT_REG3_BOOST2_LUT12_NT_RESET_VALUE 0x00000007

 
 
 
#define RX_CTLE_ADAPT_REG3_BOOST2_LUT13_NT_OFFSET 0x0000001B
#define RX_CTLE_ADAPT_REG3_BOOST2_LUT13_NT_BITWIDTH 0x00000003
#define RX_CTLE_ADAPT_REG3_BOOST2_LUT13_NT_MASK 0x38000000
#define RX_CTLE_ADAPT_REG3_BOOST2_LUT13_NT_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_ADAPT_REG3_BOOST2_LUT13_NT_RESET_VALUE 0x00000007

 
 
 
 
 
#define RX_CTLE_ADAPT_REG4_ADDR 0x020001D4
#define RX_CTLE_ADAPT_REG4_SIZE 32

 
 
 
#define RX_CTLE_ADAPT_REG4_BOOST2_LUT14_NT_OFFSET 0x00000000
#define RX_CTLE_ADAPT_REG4_BOOST2_LUT14_NT_BITWIDTH 0x00000003
#define RX_CTLE_ADAPT_REG4_BOOST2_LUT14_NT_MASK 0x00000007
#define RX_CTLE_ADAPT_REG4_BOOST2_LUT14_NT_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_ADAPT_REG4_BOOST2_LUT14_NT_RESET_VALUE 0x00000007

 
 
 
#define RX_CTLE_ADAPT_REG4_BOOST2_LUT15_NT_OFFSET 0x00000003
#define RX_CTLE_ADAPT_REG4_BOOST2_LUT15_NT_BITWIDTH 0x00000003
#define RX_CTLE_ADAPT_REG4_BOOST2_LUT15_NT_MASK 0x00000038
#define RX_CTLE_ADAPT_REG4_BOOST2_LUT15_NT_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_ADAPT_REG4_BOOST2_LUT15_NT_RESET_VALUE 0x00000007

 
 
 
 
 
#define RX_CTLE_ADAPT_SETUP_ADDR 0x020001D8
#define RX_CTLE_ADAPT_SETUP_SIZE 32

 
 
 
#define RX_CTLE_ADAPT_SETUP_MU_A_OFFSET 0x00000000
#define RX_CTLE_ADAPT_SETUP_MU_A_BITWIDTH 0x00000005
#define RX_CTLE_ADAPT_SETUP_MU_A_MASK 0x0000001F
#define RX_CTLE_ADAPT_SETUP_MU_A_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_ADAPT_SETUP_MU_A_RESET_VALUE 0x00000000

 
 
 
#define RX_CTLE_ADAPT_SETUP_WATCHDOG_A_OFFSET 0x00000008
#define RX_CTLE_ADAPT_SETUP_WATCHDOG_A_BITWIDTH 0x00000008
#define RX_CTLE_ADAPT_SETUP_WATCHDOG_A_MASK 0x0000FF00
#define RX_CTLE_ADAPT_SETUP_WATCHDOG_A_ACCESS AW_CSR_READ_WRITE
#define RX_CTLE_ADAPT_SETUP_WATCHDOG_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_CTLE_ADAPT_STATUS_ADDR 0x020001DC
#define RX_CTLE_ADAPT_STATUS_SIZE 32

 
 
 
#define RX_CTLE_ADAPT_STATUS_LOCK_A_OFFSET 0x00000000
#define RX_CTLE_ADAPT_STATUS_LOCK_A_BITWIDTH 0x00000001
#define RX_CTLE_ADAPT_STATUS_LOCK_A_MASK 0x00000001
#define RX_CTLE_ADAPT_STATUS_LOCK_A_ACCESS AW_CSR_READ_ONLY
#define RX_CTLE_ADAPT_STATUS_LOCK_A_RESET_VALUE 0x00000000

 
 
 
#define RX_CTLE_ADAPT_STATUS_DERIV_LOCK_A_OFFSET 0x00000001
#define RX_CTLE_ADAPT_STATUS_DERIV_LOCK_A_BITWIDTH 0x00000001
#define RX_CTLE_ADAPT_STATUS_DERIV_LOCK_A_MASK 0x00000002
#define RX_CTLE_ADAPT_STATUS_DERIV_LOCK_A_ACCESS AW_CSR_READ_ONLY
#define RX_CTLE_ADAPT_STATUS_DERIV_LOCK_A_RESET_VALUE 0x00000000

 
 
 
#define RX_CTLE_ADAPT_STATUS_WATCHDOG_TIMEOUT_A_OFFSET 0x00000002
#define RX_CTLE_ADAPT_STATUS_WATCHDOG_TIMEOUT_A_BITWIDTH 0x00000001
#define RX_CTLE_ADAPT_STATUS_WATCHDOG_TIMEOUT_A_MASK 0x00000004
#define RX_CTLE_ADAPT_STATUS_WATCHDOG_TIMEOUT_A_ACCESS AW_CSR_READ_ONLY
#define RX_CTLE_ADAPT_STATUS_WATCHDOG_TIMEOUT_A_RESET_VALUE 0x00000000

 
 
 
#define RX_CTLE_ADAPT_STATUS_CTLE_BOOST_A_OFFSET 0x00000003
#define RX_CTLE_ADAPT_STATUS_CTLE_BOOST_A_BITWIDTH 0x00000004
#define RX_CTLE_ADAPT_STATUS_CTLE_BOOST_A_MASK 0x00000078
#define RX_CTLE_ADAPT_STATUS_CTLE_BOOST_A_ACCESS AW_CSR_READ_ONLY
#define RX_CTLE_ADAPT_STATUS_CTLE_BOOST_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DATABIST_TOP_RDREG1_ADDR 0x020001E0
#define RX_DATABIST_TOP_RDREG1_SIZE 32

 
 
 
 
 
 
 
 
#define RX_DATABIST_TOP_RDREG1_STATE_NT_OFFSET 0x00000000
#define RX_DATABIST_TOP_RDREG1_STATE_NT_BITWIDTH 0x00000003
#define RX_DATABIST_TOP_RDREG1_STATE_NT_MASK 0x00000007
#define RX_DATABIST_TOP_RDREG1_STATE_NT_ACCESS AW_CSR_READ_ONLY
#define RX_DATABIST_TOP_RDREG1_STATE_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_DATABIST_TOP_RDREG1_LOCKED_NT_OFFSET 0x00000003
#define RX_DATABIST_TOP_RDREG1_LOCKED_NT_BITWIDTH 0x00000001
#define RX_DATABIST_TOP_RDREG1_LOCKED_NT_MASK 0x00000008
#define RX_DATABIST_TOP_RDREG1_LOCKED_NT_ACCESS AW_CSR_READ_ONLY
#define RX_DATABIST_TOP_RDREG1_LOCKED_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_DATABIST_TOP_RDREG1_ERROR_CNT_DONE_NT_OFFSET 0x00000004
#define RX_DATABIST_TOP_RDREG1_ERROR_CNT_DONE_NT_BITWIDTH 0x00000001
#define RX_DATABIST_TOP_RDREG1_ERROR_CNT_DONE_NT_MASK 0x00000010
#define RX_DATABIST_TOP_RDREG1_ERROR_CNT_DONE_NT_ACCESS AW_CSR_READ_ONLY
#define RX_DATABIST_TOP_RDREG1_ERROR_CNT_DONE_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_DATABIST_TOP_RDREG1_ERROR_CNT_OVERFLOW_NT_OFFSET 0x00000005
#define RX_DATABIST_TOP_RDREG1_ERROR_CNT_OVERFLOW_NT_BITWIDTH 0x00000001
#define RX_DATABIST_TOP_RDREG1_ERROR_CNT_OVERFLOW_NT_MASK 0x00000020
#define RX_DATABIST_TOP_RDREG1_ERROR_CNT_OVERFLOW_NT_ACCESS AW_CSR_READ_ONLY
#define RX_DATABIST_TOP_RDREG1_ERROR_CNT_OVERFLOW_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DATABIST_TOP_RDREG10_ADDR 0x020001E4
#define RX_DATABIST_TOP_RDREG10_SIZE 32

 
 
 
#define RX_DATABIST_TOP_RDREG10_REC_DATA2_NT_OFFSET 0x00000000
#define RX_DATABIST_TOP_RDREG10_REC_DATA2_NT_BITWIDTH 0x00000020
#define RX_DATABIST_TOP_RDREG10_REC_DATA2_NT_MASK 0xFFFFFFFF
#define RX_DATABIST_TOP_RDREG10_REC_DATA2_NT_ACCESS AW_CSR_READ_ONLY
#define RX_DATABIST_TOP_RDREG10_REC_DATA2_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DATABIST_TOP_RDREG11_ADDR 0x020001E8
#define RX_DATABIST_TOP_RDREG11_SIZE 32

 
 
 
#define RX_DATABIST_TOP_RDREG11_REC_DATA3_NT_OFFSET 0x00000000
#define RX_DATABIST_TOP_RDREG11_REC_DATA3_NT_BITWIDTH 0x00000020
#define RX_DATABIST_TOP_RDREG11_REC_DATA3_NT_MASK 0xFFFFFFFF
#define RX_DATABIST_TOP_RDREG11_REC_DATA3_NT_ACCESS AW_CSR_READ_ONLY
#define RX_DATABIST_TOP_RDREG11_REC_DATA3_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DATABIST_TOP_RDREG12_ADDR 0x020001EC
#define RX_DATABIST_TOP_RDREG12_SIZE 32

 
 
 
#define RX_DATABIST_TOP_RDREG12_BURST_ERR_FOUND_CNT_NT_OFFSET 0x00000000
#define RX_DATABIST_TOP_RDREG12_BURST_ERR_FOUND_CNT_NT_BITWIDTH 0x00000020
#define RX_DATABIST_TOP_RDREG12_BURST_ERR_FOUND_CNT_NT_MASK 0xFFFFFFFF
#define RX_DATABIST_TOP_RDREG12_BURST_ERR_FOUND_CNT_NT_ACCESS AW_CSR_READ_ONLY
#define RX_DATABIST_TOP_RDREG12_BURST_ERR_FOUND_CNT_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DATABIST_TOP_RDREG13_ADDR 0x020001F0
#define RX_DATABIST_TOP_RDREG13_SIZE 32

 
 
 
#define RX_DATABIST_TOP_RDREG13_PREFEC_HIST0_NT_OFFSET 0x00000000
#define RX_DATABIST_TOP_RDREG13_PREFEC_HIST0_NT_BITWIDTH 0x00000020
#define RX_DATABIST_TOP_RDREG13_PREFEC_HIST0_NT_MASK 0xFFFFFFFF
#define RX_DATABIST_TOP_RDREG13_PREFEC_HIST0_NT_ACCESS AW_CSR_READ_ONLY
#define RX_DATABIST_TOP_RDREG13_PREFEC_HIST0_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DATABIST_TOP_RDREG14_ADDR 0x020001F4
#define RX_DATABIST_TOP_RDREG14_SIZE 32

 
 
 
#define RX_DATABIST_TOP_RDREG14_PREFEC_HIST1_NT_OFFSET 0x00000000
#define RX_DATABIST_TOP_RDREG14_PREFEC_HIST1_NT_BITWIDTH 0x00000020
#define RX_DATABIST_TOP_RDREG14_PREFEC_HIST1_NT_MASK 0xFFFFFFFF
#define RX_DATABIST_TOP_RDREG14_PREFEC_HIST1_NT_ACCESS AW_CSR_READ_ONLY
#define RX_DATABIST_TOP_RDREG14_PREFEC_HIST1_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DATABIST_TOP_RDREG15_ADDR 0x020001F8
#define RX_DATABIST_TOP_RDREG15_SIZE 32

 
 
 
#define RX_DATABIST_TOP_RDREG15_PREFEC_HIST2_NT_OFFSET 0x00000000
#define RX_DATABIST_TOP_RDREG15_PREFEC_HIST2_NT_BITWIDTH 0x00000020
#define RX_DATABIST_TOP_RDREG15_PREFEC_HIST2_NT_MASK 0xFFFFFFFF
#define RX_DATABIST_TOP_RDREG15_PREFEC_HIST2_NT_ACCESS AW_CSR_READ_ONLY
#define RX_DATABIST_TOP_RDREG15_PREFEC_HIST2_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DATABIST_TOP_RDREG16_ADDR 0x020001FC
#define RX_DATABIST_TOP_RDREG16_SIZE 32

 
 
 
#define RX_DATABIST_TOP_RDREG16_PREFEC_HIST3_NT_OFFSET 0x00000000
#define RX_DATABIST_TOP_RDREG16_PREFEC_HIST3_NT_BITWIDTH 0x00000020
#define RX_DATABIST_TOP_RDREG16_PREFEC_HIST3_NT_MASK 0xFFFFFFFF
#define RX_DATABIST_TOP_RDREG16_PREFEC_HIST3_NT_ACCESS AW_CSR_READ_ONLY
#define RX_DATABIST_TOP_RDREG16_PREFEC_HIST3_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DATABIST_TOP_RDREG17_ADDR 0x02000200
#define RX_DATABIST_TOP_RDREG17_SIZE 32

 
 
 
#define RX_DATABIST_TOP_RDREG17_PREFEC_HIST4_NT_OFFSET 0x00000000
#define RX_DATABIST_TOP_RDREG17_PREFEC_HIST4_NT_BITWIDTH 0x00000020
#define RX_DATABIST_TOP_RDREG17_PREFEC_HIST4_NT_MASK 0xFFFFFFFF
#define RX_DATABIST_TOP_RDREG17_PREFEC_HIST4_NT_ACCESS AW_CSR_READ_ONLY
#define RX_DATABIST_TOP_RDREG17_PREFEC_HIST4_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DATABIST_TOP_RDREG18_ADDR 0x02000204
#define RX_DATABIST_TOP_RDREG18_SIZE 32

 
 
 
#define RX_DATABIST_TOP_RDREG18_PREFEC_HIST5_NT_OFFSET 0x00000000
#define RX_DATABIST_TOP_RDREG18_PREFEC_HIST5_NT_BITWIDTH 0x00000020
#define RX_DATABIST_TOP_RDREG18_PREFEC_HIST5_NT_MASK 0xFFFFFFFF
#define RX_DATABIST_TOP_RDREG18_PREFEC_HIST5_NT_ACCESS AW_CSR_READ_ONLY
#define RX_DATABIST_TOP_RDREG18_PREFEC_HIST5_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DATABIST_TOP_RDREG19_ADDR 0x02000208
#define RX_DATABIST_TOP_RDREG19_SIZE 32

 
 
 
#define RX_DATABIST_TOP_RDREG19_PREFEC_HIST6_NT_OFFSET 0x00000000
#define RX_DATABIST_TOP_RDREG19_PREFEC_HIST6_NT_BITWIDTH 0x00000020
#define RX_DATABIST_TOP_RDREG19_PREFEC_HIST6_NT_MASK 0xFFFFFFFF
#define RX_DATABIST_TOP_RDREG19_PREFEC_HIST6_NT_ACCESS AW_CSR_READ_ONLY
#define RX_DATABIST_TOP_RDREG19_PREFEC_HIST6_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DATABIST_TOP_RDREG2_ADDR 0x0200020C
#define RX_DATABIST_TOP_RDREG2_SIZE 32

 
 
 
#define RX_DATABIST_TOP_RDREG2_ERROR_CNT_NT_OFFSET 0x00000000
#define RX_DATABIST_TOP_RDREG2_ERROR_CNT_NT_BITWIDTH 0x00000020
#define RX_DATABIST_TOP_RDREG2_ERROR_CNT_NT_MASK 0xFFFFFFFF
#define RX_DATABIST_TOP_RDREG2_ERROR_CNT_NT_ACCESS AW_CSR_READ_ONLY
#define RX_DATABIST_TOP_RDREG2_ERROR_CNT_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DATABIST_TOP_RDREG20_ADDR 0x02000210
#define RX_DATABIST_TOP_RDREG20_SIZE 32

 
 
 
#define RX_DATABIST_TOP_RDREG20_PREFEC_HIST7_NT_OFFSET 0x00000000
#define RX_DATABIST_TOP_RDREG20_PREFEC_HIST7_NT_BITWIDTH 0x00000020
#define RX_DATABIST_TOP_RDREG20_PREFEC_HIST7_NT_MASK 0xFFFFFFFF
#define RX_DATABIST_TOP_RDREG20_PREFEC_HIST7_NT_ACCESS AW_CSR_READ_ONLY
#define RX_DATABIST_TOP_RDREG20_PREFEC_HIST7_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DATABIST_TOP_RDREG21_ADDR 0x02000214
#define RX_DATABIST_TOP_RDREG21_SIZE 32

 
 
 
#define RX_DATABIST_TOP_RDREG21_PREFEC_HIST8_NT_OFFSET 0x00000000
#define RX_DATABIST_TOP_RDREG21_PREFEC_HIST8_NT_BITWIDTH 0x00000020
#define RX_DATABIST_TOP_RDREG21_PREFEC_HIST8_NT_MASK 0xFFFFFFFF
#define RX_DATABIST_TOP_RDREG21_PREFEC_HIST8_NT_ACCESS AW_CSR_READ_ONLY
#define RX_DATABIST_TOP_RDREG21_PREFEC_HIST8_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DATABIST_TOP_RDREG22_ADDR 0x02000218
#define RX_DATABIST_TOP_RDREG22_SIZE 32

 
 
 
#define RX_DATABIST_TOP_RDREG22_PREFEC_HIST9_NT_OFFSET 0x00000000
#define RX_DATABIST_TOP_RDREG22_PREFEC_HIST9_NT_BITWIDTH 0x00000020
#define RX_DATABIST_TOP_RDREG22_PREFEC_HIST9_NT_MASK 0xFFFFFFFF
#define RX_DATABIST_TOP_RDREG22_PREFEC_HIST9_NT_ACCESS AW_CSR_READ_ONLY
#define RX_DATABIST_TOP_RDREG22_PREFEC_HIST9_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DATABIST_TOP_RDREG23_ADDR 0x0200021C
#define RX_DATABIST_TOP_RDREG23_SIZE 32

 
 
 
#define RX_DATABIST_TOP_RDREG23_PREFEC_HIST10_NT_OFFSET 0x00000000
#define RX_DATABIST_TOP_RDREG23_PREFEC_HIST10_NT_BITWIDTH 0x00000020
#define RX_DATABIST_TOP_RDREG23_PREFEC_HIST10_NT_MASK 0xFFFFFFFF
#define RX_DATABIST_TOP_RDREG23_PREFEC_HIST10_NT_ACCESS AW_CSR_READ_ONLY
#define RX_DATABIST_TOP_RDREG23_PREFEC_HIST10_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DATABIST_TOP_RDREG24_ADDR 0x02000220
#define RX_DATABIST_TOP_RDREG24_SIZE 32

 
 
 
#define RX_DATABIST_TOP_RDREG24_PREFEC_HIST11_NT_OFFSET 0x00000000
#define RX_DATABIST_TOP_RDREG24_PREFEC_HIST11_NT_BITWIDTH 0x00000020
#define RX_DATABIST_TOP_RDREG24_PREFEC_HIST11_NT_MASK 0xFFFFFFFF
#define RX_DATABIST_TOP_RDREG24_PREFEC_HIST11_NT_ACCESS AW_CSR_READ_ONLY
#define RX_DATABIST_TOP_RDREG24_PREFEC_HIST11_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DATABIST_TOP_RDREG25_ADDR 0x02000224
#define RX_DATABIST_TOP_RDREG25_SIZE 32

 
 
 
#define RX_DATABIST_TOP_RDREG25_PREFEC_HIST12_NT_OFFSET 0x00000000
#define RX_DATABIST_TOP_RDREG25_PREFEC_HIST12_NT_BITWIDTH 0x00000020
#define RX_DATABIST_TOP_RDREG25_PREFEC_HIST12_NT_MASK 0xFFFFFFFF
#define RX_DATABIST_TOP_RDREG25_PREFEC_HIST12_NT_ACCESS AW_CSR_READ_ONLY
#define RX_DATABIST_TOP_RDREG25_PREFEC_HIST12_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DATABIST_TOP_RDREG26_ADDR 0x02000228
#define RX_DATABIST_TOP_RDREG26_SIZE 32

 
 
 
#define RX_DATABIST_TOP_RDREG26_PREFEC_HIST13_NT_OFFSET 0x00000000
#define RX_DATABIST_TOP_RDREG26_PREFEC_HIST13_NT_BITWIDTH 0x00000020
#define RX_DATABIST_TOP_RDREG26_PREFEC_HIST13_NT_MASK 0xFFFFFFFF
#define RX_DATABIST_TOP_RDREG26_PREFEC_HIST13_NT_ACCESS AW_CSR_READ_ONLY
#define RX_DATABIST_TOP_RDREG26_PREFEC_HIST13_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DATABIST_TOP_RDREG27_ADDR 0x0200022C
#define RX_DATABIST_TOP_RDREG27_SIZE 32

 
 
 
#define RX_DATABIST_TOP_RDREG27_PREFEC_HIST14_NT_OFFSET 0x00000000
#define RX_DATABIST_TOP_RDREG27_PREFEC_HIST14_NT_BITWIDTH 0x00000020
#define RX_DATABIST_TOP_RDREG27_PREFEC_HIST14_NT_MASK 0xFFFFFFFF
#define RX_DATABIST_TOP_RDREG27_PREFEC_HIST14_NT_ACCESS AW_CSR_READ_ONLY
#define RX_DATABIST_TOP_RDREG27_PREFEC_HIST14_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DATABIST_TOP_RDREG28_ADDR 0x02000230
#define RX_DATABIST_TOP_RDREG28_SIZE 32

 
 
 
#define RX_DATABIST_TOP_RDREG28_PREFEC_HIST15_NT_OFFSET 0x00000000
#define RX_DATABIST_TOP_RDREG28_PREFEC_HIST15_NT_BITWIDTH 0x00000020
#define RX_DATABIST_TOP_RDREG28_PREFEC_HIST15_NT_MASK 0xFFFFFFFF
#define RX_DATABIST_TOP_RDREG28_PREFEC_HIST15_NT_ACCESS AW_CSR_READ_ONLY
#define RX_DATABIST_TOP_RDREG28_PREFEC_HIST15_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DATABIST_TOP_RDREG29_ADDR 0x02000234
#define RX_DATABIST_TOP_RDREG29_SIZE 32

 
 
 
#define RX_DATABIST_TOP_RDREG29_PREFEC_HIST16_NT_OFFSET 0x00000000
#define RX_DATABIST_TOP_RDREG29_PREFEC_HIST16_NT_BITWIDTH 0x00000020
#define RX_DATABIST_TOP_RDREG29_PREFEC_HIST16_NT_MASK 0xFFFFFFFF
#define RX_DATABIST_TOP_RDREG29_PREFEC_HIST16_NT_ACCESS AW_CSR_READ_ONLY
#define RX_DATABIST_TOP_RDREG29_PREFEC_HIST16_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DATABIST_TOP_RDREG3_ADDR 0x02000238
#define RX_DATABIST_TOP_RDREG3_SIZE 32

 
 
 
#define RX_DATABIST_TOP_RDREG3_ERROR_CNT_55T32_NT_OFFSET 0x00000000
#define RX_DATABIST_TOP_RDREG3_ERROR_CNT_55T32_NT_BITWIDTH 0x00000018
#define RX_DATABIST_TOP_RDREG3_ERROR_CNT_55T32_NT_MASK 0x00FFFFFF
#define RX_DATABIST_TOP_RDREG3_ERROR_CNT_55T32_NT_ACCESS AW_CSR_READ_ONLY
#define RX_DATABIST_TOP_RDREG3_ERROR_CNT_55T32_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DATABIST_TOP_RDREG30_ADDR 0x0200023C
#define RX_DATABIST_TOP_RDREG30_SIZE 32

 
 
 
#define RX_DATABIST_TOP_RDREG30_PREFEC_HIST17_NT_OFFSET 0x00000000
#define RX_DATABIST_TOP_RDREG30_PREFEC_HIST17_NT_BITWIDTH 0x00000020
#define RX_DATABIST_TOP_RDREG30_PREFEC_HIST17_NT_MASK 0xFFFFFFFF
#define RX_DATABIST_TOP_RDREG30_PREFEC_HIST17_NT_ACCESS AW_CSR_READ_ONLY
#define RX_DATABIST_TOP_RDREG30_PREFEC_HIST17_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DATABIST_TOP_RDREG31_ADDR 0x02000240
#define RX_DATABIST_TOP_RDREG31_SIZE 32

 
 
 
#define RX_DATABIST_TOP_RDREG31_PREFEC_HIST18_NT_OFFSET 0x00000000
#define RX_DATABIST_TOP_RDREG31_PREFEC_HIST18_NT_BITWIDTH 0x00000020
#define RX_DATABIST_TOP_RDREG31_PREFEC_HIST18_NT_MASK 0xFFFFFFFF
#define RX_DATABIST_TOP_RDREG31_PREFEC_HIST18_NT_ACCESS AW_CSR_READ_ONLY
#define RX_DATABIST_TOP_RDREG31_PREFEC_HIST18_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DATABIST_TOP_RDREG32_ADDR 0x02000244
#define RX_DATABIST_TOP_RDREG32_SIZE 32

 
 
 
#define RX_DATABIST_TOP_RDREG32_PREFEC_HIST19_NT_OFFSET 0x00000000
#define RX_DATABIST_TOP_RDREG32_PREFEC_HIST19_NT_BITWIDTH 0x00000020
#define RX_DATABIST_TOP_RDREG32_PREFEC_HIST19_NT_MASK 0xFFFFFFFF
#define RX_DATABIST_TOP_RDREG32_PREFEC_HIST19_NT_ACCESS AW_CSR_READ_ONLY
#define RX_DATABIST_TOP_RDREG32_PREFEC_HIST19_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DATABIST_TOP_RDREG33_ADDR 0x02000248
#define RX_DATABIST_TOP_RDREG33_SIZE 32

 
 
 
#define RX_DATABIST_TOP_RDREG33_PREFEC_HIST20_NT_OFFSET 0x00000000
#define RX_DATABIST_TOP_RDREG33_PREFEC_HIST20_NT_BITWIDTH 0x00000020
#define RX_DATABIST_TOP_RDREG33_PREFEC_HIST20_NT_MASK 0xFFFFFFFF
#define RX_DATABIST_TOP_RDREG33_PREFEC_HIST20_NT_ACCESS AW_CSR_READ_ONLY
#define RX_DATABIST_TOP_RDREG33_PREFEC_HIST20_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DATABIST_TOP_RDREG34_ADDR 0x0200024C
#define RX_DATABIST_TOP_RDREG34_SIZE 32

 
 
 
#define RX_DATABIST_TOP_RDREG34_PREFEC_HIST21_NT_OFFSET 0x00000000
#define RX_DATABIST_TOP_RDREG34_PREFEC_HIST21_NT_BITWIDTH 0x00000020
#define RX_DATABIST_TOP_RDREG34_PREFEC_HIST21_NT_MASK 0xFFFFFFFF
#define RX_DATABIST_TOP_RDREG34_PREFEC_HIST21_NT_ACCESS AW_CSR_READ_ONLY
#define RX_DATABIST_TOP_RDREG34_PREFEC_HIST21_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DATABIST_TOP_RDREG35_ADDR 0x02000250
#define RX_DATABIST_TOP_RDREG35_SIZE 32

 
 
 
#define RX_DATABIST_TOP_RDREG35_PREFEC_HIST22_NT_OFFSET 0x00000000
#define RX_DATABIST_TOP_RDREG35_PREFEC_HIST22_NT_BITWIDTH 0x00000020
#define RX_DATABIST_TOP_RDREG35_PREFEC_HIST22_NT_MASK 0xFFFFFFFF
#define RX_DATABIST_TOP_RDREG35_PREFEC_HIST22_NT_ACCESS AW_CSR_READ_ONLY
#define RX_DATABIST_TOP_RDREG35_PREFEC_HIST22_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DATABIST_TOP_RDREG36_ADDR 0x02000254
#define RX_DATABIST_TOP_RDREG36_SIZE 32

 
 
 
#define RX_DATABIST_TOP_RDREG36_PREFEC_HIST23_NT_OFFSET 0x00000000
#define RX_DATABIST_TOP_RDREG36_PREFEC_HIST23_NT_BITWIDTH 0x00000020
#define RX_DATABIST_TOP_RDREG36_PREFEC_HIST23_NT_MASK 0xFFFFFFFF
#define RX_DATABIST_TOP_RDREG36_PREFEC_HIST23_NT_ACCESS AW_CSR_READ_ONLY
#define RX_DATABIST_TOP_RDREG36_PREFEC_HIST23_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DATABIST_TOP_RDREG37_ADDR 0x02000258
#define RX_DATABIST_TOP_RDREG37_SIZE 32

 
 
 
#define RX_DATABIST_TOP_RDREG37_PREFEC_HIST24_NT_OFFSET 0x00000000
#define RX_DATABIST_TOP_RDREG37_PREFEC_HIST24_NT_BITWIDTH 0x00000020
#define RX_DATABIST_TOP_RDREG37_PREFEC_HIST24_NT_MASK 0xFFFFFFFF
#define RX_DATABIST_TOP_RDREG37_PREFEC_HIST24_NT_ACCESS AW_CSR_READ_ONLY
#define RX_DATABIST_TOP_RDREG37_PREFEC_HIST24_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DATABIST_TOP_RDREG38_ADDR 0x0200025C
#define RX_DATABIST_TOP_RDREG38_SIZE 32

 
 
 
#define RX_DATABIST_TOP_RDREG38_PREFEC_HIST25_NT_OFFSET 0x00000000
#define RX_DATABIST_TOP_RDREG38_PREFEC_HIST25_NT_BITWIDTH 0x00000020
#define RX_DATABIST_TOP_RDREG38_PREFEC_HIST25_NT_MASK 0xFFFFFFFF
#define RX_DATABIST_TOP_RDREG38_PREFEC_HIST25_NT_ACCESS AW_CSR_READ_ONLY
#define RX_DATABIST_TOP_RDREG38_PREFEC_HIST25_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DATABIST_TOP_RDREG39_ADDR 0x02000260
#define RX_DATABIST_TOP_RDREG39_SIZE 32

 
 
 
#define RX_DATABIST_TOP_RDREG39_PREFEC_HIST26_NT_OFFSET 0x00000000
#define RX_DATABIST_TOP_RDREG39_PREFEC_HIST26_NT_BITWIDTH 0x00000020
#define RX_DATABIST_TOP_RDREG39_PREFEC_HIST26_NT_MASK 0xFFFFFFFF
#define RX_DATABIST_TOP_RDREG39_PREFEC_HIST26_NT_ACCESS AW_CSR_READ_ONLY
#define RX_DATABIST_TOP_RDREG39_PREFEC_HIST26_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DATABIST_TOP_RDREG4_ADDR 0x02000264
#define RX_DATABIST_TOP_RDREG4_SIZE 32

 
 
 
#define RX_DATABIST_TOP_RDREG4_EXPECT_DATA0_NT_OFFSET 0x00000000
#define RX_DATABIST_TOP_RDREG4_EXPECT_DATA0_NT_BITWIDTH 0x00000020
#define RX_DATABIST_TOP_RDREG4_EXPECT_DATA0_NT_MASK 0xFFFFFFFF
#define RX_DATABIST_TOP_RDREG4_EXPECT_DATA0_NT_ACCESS AW_CSR_READ_ONLY
#define RX_DATABIST_TOP_RDREG4_EXPECT_DATA0_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DATABIST_TOP_RDREG40_ADDR 0x02000268
#define RX_DATABIST_TOP_RDREG40_SIZE 32

 
 
 
#define RX_DATABIST_TOP_RDREG40_PREFEC_HIST27_NT_OFFSET 0x00000000
#define RX_DATABIST_TOP_RDREG40_PREFEC_HIST27_NT_BITWIDTH 0x00000020
#define RX_DATABIST_TOP_RDREG40_PREFEC_HIST27_NT_MASK 0xFFFFFFFF
#define RX_DATABIST_TOP_RDREG40_PREFEC_HIST27_NT_ACCESS AW_CSR_READ_ONLY
#define RX_DATABIST_TOP_RDREG40_PREFEC_HIST27_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DATABIST_TOP_RDREG41_ADDR 0x0200026C
#define RX_DATABIST_TOP_RDREG41_SIZE 32

 
 
 
#define RX_DATABIST_TOP_RDREG41_PREFEC_HIST28_NT_OFFSET 0x00000000
#define RX_DATABIST_TOP_RDREG41_PREFEC_HIST28_NT_BITWIDTH 0x00000020
#define RX_DATABIST_TOP_RDREG41_PREFEC_HIST28_NT_MASK 0xFFFFFFFF
#define RX_DATABIST_TOP_RDREG41_PREFEC_HIST28_NT_ACCESS AW_CSR_READ_ONLY
#define RX_DATABIST_TOP_RDREG41_PREFEC_HIST28_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DATABIST_TOP_RDREG42_ADDR 0x02000270
#define RX_DATABIST_TOP_RDREG42_SIZE 32

 
 
 
#define RX_DATABIST_TOP_RDREG42_PREFEC_HIST29_NT_OFFSET 0x00000000
#define RX_DATABIST_TOP_RDREG42_PREFEC_HIST29_NT_BITWIDTH 0x00000020
#define RX_DATABIST_TOP_RDREG42_PREFEC_HIST29_NT_MASK 0xFFFFFFFF
#define RX_DATABIST_TOP_RDREG42_PREFEC_HIST29_NT_ACCESS AW_CSR_READ_ONLY
#define RX_DATABIST_TOP_RDREG42_PREFEC_HIST29_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DATABIST_TOP_RDREG43_ADDR 0x02000274
#define RX_DATABIST_TOP_RDREG43_SIZE 32

 
 
 
#define RX_DATABIST_TOP_RDREG43_PREFEC_HIST30_NT_OFFSET 0x00000000
#define RX_DATABIST_TOP_RDREG43_PREFEC_HIST30_NT_BITWIDTH 0x00000020
#define RX_DATABIST_TOP_RDREG43_PREFEC_HIST30_NT_MASK 0xFFFFFFFF
#define RX_DATABIST_TOP_RDREG43_PREFEC_HIST30_NT_ACCESS AW_CSR_READ_ONLY
#define RX_DATABIST_TOP_RDREG43_PREFEC_HIST30_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DATABIST_TOP_RDREG44_ADDR 0x02000278
#define RX_DATABIST_TOP_RDREG44_SIZE 32

 
 
 
#define RX_DATABIST_TOP_RDREG44_PREFEC_HIST31_NT_OFFSET 0x00000000
#define RX_DATABIST_TOP_RDREG44_PREFEC_HIST31_NT_BITWIDTH 0x00000020
#define RX_DATABIST_TOP_RDREG44_PREFEC_HIST31_NT_MASK 0xFFFFFFFF
#define RX_DATABIST_TOP_RDREG44_PREFEC_HIST31_NT_ACCESS AW_CSR_READ_ONLY
#define RX_DATABIST_TOP_RDREG44_PREFEC_HIST31_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DATABIST_TOP_RDREG45_ADDR 0x0200027C
#define RX_DATABIST_TOP_RDREG45_SIZE 32

 
 
 
#define RX_DATABIST_TOP_RDREG45_PREFEC_TOTAL_CW_CNT_NT_OFFSET 0x00000000
#define RX_DATABIST_TOP_RDREG45_PREFEC_TOTAL_CW_CNT_NT_BITWIDTH 0x00000020
#define RX_DATABIST_TOP_RDREG45_PREFEC_TOTAL_CW_CNT_NT_MASK 0xFFFFFFFF
#define RX_DATABIST_TOP_RDREG45_PREFEC_TOTAL_CW_CNT_NT_ACCESS AW_CSR_READ_ONLY
#define RX_DATABIST_TOP_RDREG45_PREFEC_TOTAL_CW_CNT_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DATABIST_TOP_RDREG46_ADDR 0x02000280
#define RX_DATABIST_TOP_RDREG46_SIZE 32

 
 
 
#define RX_DATABIST_TOP_RDREG46_PREFEC_DONE_NT_OFFSET 0x00000000
#define RX_DATABIST_TOP_RDREG46_PREFEC_DONE_NT_BITWIDTH 0x00000001
#define RX_DATABIST_TOP_RDREG46_PREFEC_DONE_NT_MASK 0x00000001
#define RX_DATABIST_TOP_RDREG46_PREFEC_DONE_NT_ACCESS AW_CSR_READ_ONLY
#define RX_DATABIST_TOP_RDREG46_PREFEC_DONE_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_DATABIST_TOP_RDREG46_PREFEC_OVERFLOW_NT_OFFSET 0x00000001
#define RX_DATABIST_TOP_RDREG46_PREFEC_OVERFLOW_NT_BITWIDTH 0x00000001
#define RX_DATABIST_TOP_RDREG46_PREFEC_OVERFLOW_NT_MASK 0x00000002
#define RX_DATABIST_TOP_RDREG46_PREFEC_OVERFLOW_NT_ACCESS AW_CSR_READ_ONLY
#define RX_DATABIST_TOP_RDREG46_PREFEC_OVERFLOW_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DATABIST_TOP_RDREG5_ADDR 0x02000284
#define RX_DATABIST_TOP_RDREG5_SIZE 32

 
 
 
#define RX_DATABIST_TOP_RDREG5_EXPECT_DATA1_NT_OFFSET 0x00000000
#define RX_DATABIST_TOP_RDREG5_EXPECT_DATA1_NT_BITWIDTH 0x00000020
#define RX_DATABIST_TOP_RDREG5_EXPECT_DATA1_NT_MASK 0xFFFFFFFF
#define RX_DATABIST_TOP_RDREG5_EXPECT_DATA1_NT_ACCESS AW_CSR_READ_ONLY
#define RX_DATABIST_TOP_RDREG5_EXPECT_DATA1_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DATABIST_TOP_RDREG6_ADDR 0x02000288
#define RX_DATABIST_TOP_RDREG6_SIZE 32

 
 
 
#define RX_DATABIST_TOP_RDREG6_EXPECT_DATA2_NT_OFFSET 0x00000000
#define RX_DATABIST_TOP_RDREG6_EXPECT_DATA2_NT_BITWIDTH 0x00000020
#define RX_DATABIST_TOP_RDREG6_EXPECT_DATA2_NT_MASK 0xFFFFFFFF
#define RX_DATABIST_TOP_RDREG6_EXPECT_DATA2_NT_ACCESS AW_CSR_READ_ONLY
#define RX_DATABIST_TOP_RDREG6_EXPECT_DATA2_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DATABIST_TOP_RDREG7_ADDR 0x0200028C
#define RX_DATABIST_TOP_RDREG7_SIZE 32

 
 
 
#define RX_DATABIST_TOP_RDREG7_EXPECT_DATA3_NT_OFFSET 0x00000000
#define RX_DATABIST_TOP_RDREG7_EXPECT_DATA3_NT_BITWIDTH 0x00000020
#define RX_DATABIST_TOP_RDREG7_EXPECT_DATA3_NT_MASK 0xFFFFFFFF
#define RX_DATABIST_TOP_RDREG7_EXPECT_DATA3_NT_ACCESS AW_CSR_READ_ONLY
#define RX_DATABIST_TOP_RDREG7_EXPECT_DATA3_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DATABIST_TOP_RDREG8_ADDR 0x02000290
#define RX_DATABIST_TOP_RDREG8_SIZE 32

 
 
 
#define RX_DATABIST_TOP_RDREG8_REC_DATA0_NT_OFFSET 0x00000000
#define RX_DATABIST_TOP_RDREG8_REC_DATA0_NT_BITWIDTH 0x00000020
#define RX_DATABIST_TOP_RDREG8_REC_DATA0_NT_MASK 0xFFFFFFFF
#define RX_DATABIST_TOP_RDREG8_REC_DATA0_NT_ACCESS AW_CSR_READ_ONLY
#define RX_DATABIST_TOP_RDREG8_REC_DATA0_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DATABIST_TOP_RDREG9_ADDR 0x02000294
#define RX_DATABIST_TOP_RDREG9_SIZE 32

 
 
 
#define RX_DATABIST_TOP_RDREG9_REC_DATA1_NT_OFFSET 0x00000000
#define RX_DATABIST_TOP_RDREG9_REC_DATA1_NT_BITWIDTH 0x00000020
#define RX_DATABIST_TOP_RDREG9_REC_DATA1_NT_MASK 0xFFFFFFFF
#define RX_DATABIST_TOP_RDREG9_REC_DATA1_NT_ACCESS AW_CSR_READ_ONLY
#define RX_DATABIST_TOP_RDREG9_REC_DATA1_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DATABIST_TOP_REG1_ADDR 0x02000298
#define RX_DATABIST_TOP_REG1_SIZE 32

 
 
 
#define RX_DATABIST_TOP_REG1_LOCK_THRESHOLD_NT_OFFSET 0x00000000
#define RX_DATABIST_TOP_REG1_LOCK_THRESHOLD_NT_BITWIDTH 0x00000004
#define RX_DATABIST_TOP_REG1_LOCK_THRESHOLD_NT_MASK 0x0000000F
#define RX_DATABIST_TOP_REG1_LOCK_THRESHOLD_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DATABIST_TOP_REG1_LOCK_THRESHOLD_NT_RESET_VALUE 0x00000001

 
 
 
#define RX_DATABIST_TOP_REG1_BIST_ENABLE_A_OFFSET 0x00000004
#define RX_DATABIST_TOP_REG1_BIST_ENABLE_A_BITWIDTH 0x00000001
#define RX_DATABIST_TOP_REG1_BIST_ENABLE_A_MASK 0x00000010
#define RX_DATABIST_TOP_REG1_BIST_ENABLE_A_ACCESS AW_CSR_READ_WRITE
#define RX_DATABIST_TOP_REG1_BIST_ENABLE_A_RESET_VALUE 0x00000000

 
 
 
#define RX_DATABIST_TOP_REG1_ERROR_CNT_CLR_A_OFFSET 0x00000005
#define RX_DATABIST_TOP_REG1_ERROR_CNT_CLR_A_BITWIDTH 0x00000001
#define RX_DATABIST_TOP_REG1_ERROR_CNT_CLR_A_MASK 0x00000020
#define RX_DATABIST_TOP_REG1_ERROR_CNT_CLR_A_ACCESS AW_CSR_READ_WRITE
#define RX_DATABIST_TOP_REG1_ERROR_CNT_CLR_A_RESET_VALUE 0x00000000

 
 
 
#define RX_DATABIST_TOP_REG1_TX_ERROR_INJECT_ENABLE_A_OFFSET 0x00000006
#define RX_DATABIST_TOP_REG1_TX_ERROR_INJECT_ENABLE_A_BITWIDTH 0x00000001
#define RX_DATABIST_TOP_REG1_TX_ERROR_INJECT_ENABLE_A_MASK 0x00000040
#define RX_DATABIST_TOP_REG1_TX_ERROR_INJECT_ENABLE_A_ACCESS AW_CSR_READ_WRITE
#define RX_DATABIST_TOP_REG1_TX_ERROR_INJECT_ENABLE_A_RESET_VALUE 0x00000000

 
 
 
#define RX_DATABIST_TOP_REG1_WALL_CLOCK_ENABLE_A_OFFSET 0x00000007
#define RX_DATABIST_TOP_REG1_WALL_CLOCK_ENABLE_A_BITWIDTH 0x00000001
#define RX_DATABIST_TOP_REG1_WALL_CLOCK_ENABLE_A_MASK 0x00000080
#define RX_DATABIST_TOP_REG1_WALL_CLOCK_ENABLE_A_ACCESS AW_CSR_READ_WRITE
#define RX_DATABIST_TOP_REG1_WALL_CLOCK_ENABLE_A_RESET_VALUE 0x00000000

 
 
 
#define RX_DATABIST_TOP_REG1_BIST_MODE_NT_OFFSET 0x00000008
#define RX_DATABIST_TOP_REG1_BIST_MODE_NT_BITWIDTH 0x00000001
#define RX_DATABIST_TOP_REG1_BIST_MODE_NT_MASK 0x00000100
#define RX_DATABIST_TOP_REG1_BIST_MODE_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DATABIST_TOP_REG1_BIST_MODE_NT_RESET_VALUE 0x00000000

 
 
 
 
 
 
 
 
 
 
#define RX_DATABIST_TOP_REG1_BURST_MODE_NT_OFFSET 0x00000009
#define RX_DATABIST_TOP_REG1_BURST_MODE_NT_BITWIDTH 0x00000003
#define RX_DATABIST_TOP_REG1_BURST_MODE_NT_MASK 0x00000E00
#define RX_DATABIST_TOP_REG1_BURST_MODE_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DATABIST_TOP_REG1_BURST_MODE_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_DATABIST_TOP_REG1_SWAP_MSB_LSB_A_OFFSET 0x0000000C
#define RX_DATABIST_TOP_REG1_SWAP_MSB_LSB_A_BITWIDTH 0x00000001
#define RX_DATABIST_TOP_REG1_SWAP_MSB_LSB_A_MASK 0x00001000
#define RX_DATABIST_TOP_REG1_SWAP_MSB_LSB_A_ACCESS AW_CSR_READ_WRITE
#define RX_DATABIST_TOP_REG1_SWAP_MSB_LSB_A_RESET_VALUE 0x00000000

 
 
 
#define RX_DATABIST_TOP_REG1_BURST_ERR_SYMBOL_MODE_NT_OFFSET 0x0000000D
#define RX_DATABIST_TOP_REG1_BURST_ERR_SYMBOL_MODE_NT_BITWIDTH 0x00000001
#define RX_DATABIST_TOP_REG1_BURST_ERR_SYMBOL_MODE_NT_MASK 0x00002000
#define RX_DATABIST_TOP_REG1_BURST_ERR_SYMBOL_MODE_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DATABIST_TOP_REG1_BURST_ERR_SYMBOL_MODE_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_DATABIST_TOP_REG1_INVERT_PRBS_IP_NT_OFFSET 0x0000000E
#define RX_DATABIST_TOP_REG1_INVERT_PRBS_IP_NT_BITWIDTH 0x00000001
#define RX_DATABIST_TOP_REG1_INVERT_PRBS_IP_NT_MASK 0x00004000
#define RX_DATABIST_TOP_REG1_INVERT_PRBS_IP_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DATABIST_TOP_REG1_INVERT_PRBS_IP_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DATABIST_TOP_REG10_ADDR 0x0200029C
#define RX_DATABIST_TOP_REG10_SIZE 32

 
 
 
 
 
 
 
#define RX_DATABIST_TOP_REG10_PREFEC_ENABLE_A_OFFSET 0x00000000
#define RX_DATABIST_TOP_REG10_PREFEC_ENABLE_A_BITWIDTH 0x00000001
#define RX_DATABIST_TOP_REG10_PREFEC_ENABLE_A_MASK 0x00000001
#define RX_DATABIST_TOP_REG10_PREFEC_ENABLE_A_ACCESS AW_CSR_READ_WRITE
#define RX_DATABIST_TOP_REG10_PREFEC_ENABLE_A_RESET_VALUE 0x00000000

 
 
 
#define RX_DATABIST_TOP_REG10_PREFEC_CLR_A_OFFSET 0x00000001
#define RX_DATABIST_TOP_REG10_PREFEC_CLR_A_BITWIDTH 0x00000001
#define RX_DATABIST_TOP_REG10_PREFEC_CLR_A_MASK 0x00000002
#define RX_DATABIST_TOP_REG10_PREFEC_CLR_A_ACCESS AW_CSR_READ_WRITE
#define RX_DATABIST_TOP_REG10_PREFEC_CLR_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DATABIST_TOP_REG10_PREFEC_MODE_A_OFFSET 0x00000002
#define RX_DATABIST_TOP_REG10_PREFEC_MODE_A_BITWIDTH 0x00000001
#define RX_DATABIST_TOP_REG10_PREFEC_MODE_A_MASK 0x00000004
#define RX_DATABIST_TOP_REG10_PREFEC_MODE_A_ACCESS AW_CSR_READ_WRITE
#define RX_DATABIST_TOP_REG10_PREFEC_MODE_A_RESET_VALUE 0x00000000

 
 
 
#define RX_DATABIST_TOP_REG10_PREFEC_SYMBOL_SIZE_NT_OFFSET 0x00000003
#define RX_DATABIST_TOP_REG10_PREFEC_SYMBOL_SIZE_NT_BITWIDTH 0x00000005
#define RX_DATABIST_TOP_REG10_PREFEC_SYMBOL_SIZE_NT_MASK 0x000000F8
#define RX_DATABIST_TOP_REG10_PREFEC_SYMBOL_SIZE_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DATABIST_TOP_REG10_PREFEC_SYMBOL_SIZE_NT_RESET_VALUE 0x00000000

 
 
 
 
 
 
#define RX_DATABIST_TOP_REG10_PREFEC_SEARCHBUF_SYMBOLS_NT_OFFSET 0x00000008
#define RX_DATABIST_TOP_REG10_PREFEC_SEARCHBUF_SYMBOLS_NT_BITWIDTH 0x00000006
#define RX_DATABIST_TOP_REG10_PREFEC_SEARCHBUF_SYMBOLS_NT_MASK 0x00003F00
#define RX_DATABIST_TOP_REG10_PREFEC_SEARCHBUF_SYMBOLS_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DATABIST_TOP_REG10_PREFEC_SEARCHBUF_SYMBOLS_NT_RESET_VALUE 0x00000000

 
 
 
 
#define RX_DATABIST_TOP_REG10_PREFEC_UNCORR_SYMERR_NT_OFFSET 0x00000010
#define RX_DATABIST_TOP_REG10_PREFEC_UNCORR_SYMERR_NT_BITWIDTH 0x00000006
#define RX_DATABIST_TOP_REG10_PREFEC_UNCORR_SYMERR_NT_MASK 0x003F0000
#define RX_DATABIST_TOP_REG10_PREFEC_UNCORR_SYMERR_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DATABIST_TOP_REG10_PREFEC_UNCORR_SYMERR_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DATABIST_TOP_REG11_ADDR 0x020002A0
#define RX_DATABIST_TOP_REG11_SIZE 32

 
 
 
#define RX_DATABIST_TOP_REG11_PREFEC_SYMBOLS_PER_CW_NT_OFFSET 0x00000000
#define RX_DATABIST_TOP_REG11_PREFEC_SYMBOLS_PER_CW_NT_BITWIDTH 0x00000010
#define RX_DATABIST_TOP_REG11_PREFEC_SYMBOLS_PER_CW_NT_MASK 0x0000FFFF
#define RX_DATABIST_TOP_REG11_PREFEC_SYMBOLS_PER_CW_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DATABIST_TOP_REG11_PREFEC_SYMBOLS_PER_CW_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DATABIST_TOP_REG12_ADDR 0x020002A4
#define RX_DATABIST_TOP_REG12_SIZE 32

 
 
 
 
 
#define RX_DATABIST_TOP_REG12_PREFEC_SKIP_BITS_NT_OFFSET 0x00000000
#define RX_DATABIST_TOP_REG12_PREFEC_SKIP_BITS_NT_BITWIDTH 0x00000010
#define RX_DATABIST_TOP_REG12_PREFEC_SKIP_BITS_NT_MASK 0x0000FFFF
#define RX_DATABIST_TOP_REG12_PREFEC_SKIP_BITS_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DATABIST_TOP_REG12_PREFEC_SKIP_BITS_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DATABIST_TOP_REG13_ADDR 0x020002A8
#define RX_DATABIST_TOP_REG13_SIZE 32

 
 
 
#define RX_DATABIST_TOP_REG13_PREFEC_TIMER_NUM_CW_NT_OFFSET 0x00000000
#define RX_DATABIST_TOP_REG13_PREFEC_TIMER_NUM_CW_NT_BITWIDTH 0x00000020
#define RX_DATABIST_TOP_REG13_PREFEC_TIMER_NUM_CW_NT_MASK 0xFFFFFFFF
#define RX_DATABIST_TOP_REG13_PREFEC_TIMER_NUM_CW_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DATABIST_TOP_REG13_PREFEC_TIMER_NUM_CW_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DATABIST_TOP_REG14_ADDR 0x020002AC
#define RX_DATABIST_TOP_REG14_SIZE 32

 
 
 
#define RX_DATABIST_TOP_REG14_BURST_ERROR_BITS_THRESHOLD_NT_OFFSET 0x00000000
#define RX_DATABIST_TOP_REG14_BURST_ERROR_BITS_THRESHOLD_NT_BITWIDTH 0x00000008
#define RX_DATABIST_TOP_REG14_BURST_ERROR_BITS_THRESHOLD_NT_MASK 0x000000FF
#define RX_DATABIST_TOP_REG14_BURST_ERROR_BITS_THRESHOLD_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DATABIST_TOP_REG14_BURST_ERROR_BITS_THRESHOLD_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DATABIST_TOP_REG15_ADDR 0x020002B0
#define RX_DATABIST_TOP_REG15_SIZE 32

 
 
 
#define RX_DATABIST_TOP_REG15_ENABLE_BITS_31_0_NT_OFFSET 0x00000000
#define RX_DATABIST_TOP_REG15_ENABLE_BITS_31_0_NT_BITWIDTH 0x00000020
#define RX_DATABIST_TOP_REG15_ENABLE_BITS_31_0_NT_MASK 0xFFFFFFFF
#define RX_DATABIST_TOP_REG15_ENABLE_BITS_31_0_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DATABIST_TOP_REG15_ENABLE_BITS_31_0_NT_RESET_VALUE 0xFFFFFFFF

 
 
 
 
 
#define RX_DATABIST_TOP_REG16_ADDR 0x020002B4
#define RX_DATABIST_TOP_REG16_SIZE 32

 
 
 
#define RX_DATABIST_TOP_REG16_ENABLE_BITS_63_32_NT_OFFSET 0x00000000
#define RX_DATABIST_TOP_REG16_ENABLE_BITS_63_32_NT_BITWIDTH 0x00000020
#define RX_DATABIST_TOP_REG16_ENABLE_BITS_63_32_NT_MASK 0xFFFFFFFF
#define RX_DATABIST_TOP_REG16_ENABLE_BITS_63_32_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DATABIST_TOP_REG16_ENABLE_BITS_63_32_NT_RESET_VALUE 0xFFFFFFFF

 
 
 
 
 
#define RX_DATABIST_TOP_REG17_ADDR 0x020002B8
#define RX_DATABIST_TOP_REG17_SIZE 32

 
 
 
#define RX_DATABIST_TOP_REG17_ENABLE_BITS_95_64_NT_OFFSET 0x00000000
#define RX_DATABIST_TOP_REG17_ENABLE_BITS_95_64_NT_BITWIDTH 0x00000020
#define RX_DATABIST_TOP_REG17_ENABLE_BITS_95_64_NT_MASK 0xFFFFFFFF
#define RX_DATABIST_TOP_REG17_ENABLE_BITS_95_64_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DATABIST_TOP_REG17_ENABLE_BITS_95_64_NT_RESET_VALUE 0xFFFFFFFF

 
 
 
 
 
#define RX_DATABIST_TOP_REG18_ADDR 0x020002BC
#define RX_DATABIST_TOP_REG18_SIZE 32

 
 
 
#define RX_DATABIST_TOP_REG18_ENABLE_BITS_127_96_NT_OFFSET 0x00000000
#define RX_DATABIST_TOP_REG18_ENABLE_BITS_127_96_NT_BITWIDTH 0x00000020
#define RX_DATABIST_TOP_REG18_ENABLE_BITS_127_96_NT_MASK 0xFFFFFFFF
#define RX_DATABIST_TOP_REG18_ENABLE_BITS_127_96_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DATABIST_TOP_REG18_ENABLE_BITS_127_96_NT_RESET_VALUE 0xFFFFFFFF

 
 
 
 
 
#define RX_DATABIST_TOP_REG2_ADDR 0x020002C0
#define RX_DATABIST_TOP_REG2_SIZE 32

 
 
 
#define RX_DATABIST_TOP_REG2_TIMER_THRESHOLD_NT_OFFSET 0x00000000
#define RX_DATABIST_TOP_REG2_TIMER_THRESHOLD_NT_BITWIDTH 0x0000001B
#define RX_DATABIST_TOP_REG2_TIMER_THRESHOLD_NT_MASK 0x07FFFFFF
#define RX_DATABIST_TOP_REG2_TIMER_THRESHOLD_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DATABIST_TOP_REG2_TIMER_THRESHOLD_NT_RESET_VALUE 0x00002710

 
 
 
#define RX_DATABIST_TOP_REG2_REVERSE_QPRBS13_LSB_MSB_NT_OFFSET 0x0000001B
#define RX_DATABIST_TOP_REG2_REVERSE_QPRBS13_LSB_MSB_NT_BITWIDTH 0x00000001
#define RX_DATABIST_TOP_REG2_REVERSE_QPRBS13_LSB_MSB_NT_MASK 0x08000000
#define RX_DATABIST_TOP_REG2_REVERSE_QPRBS13_LSB_MSB_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DATABIST_TOP_REG2_REVERSE_QPRBS13_LSB_MSB_NT_RESET_VALUE 0x00000000

 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
#define RX_DATABIST_TOP_REG2_PATTERN_SEL_NT_OFFSET 0x0000001C
#define RX_DATABIST_TOP_REG2_PATTERN_SEL_NT_BITWIDTH 0x00000004
#define RX_DATABIST_TOP_REG2_PATTERN_SEL_NT_MASK 0xF0000000
#define RX_DATABIST_TOP_REG2_PATTERN_SEL_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DATABIST_TOP_REG2_PATTERN_SEL_NT_RESET_VALUE 0x00000004

 
 
 
 
 
#define RX_DATABIST_TOP_REG3_ADDR 0x020002C4
#define RX_DATABIST_TOP_REG3_SIZE 32

 
 
 
 
 
 
 
 
 
 
 
#define RX_DATABIST_TOP_REG3_DATA_WIDTH_NT_OFFSET 0x00000000
#define RX_DATABIST_TOP_REG3_DATA_WIDTH_NT_BITWIDTH 0x00000004
#define RX_DATABIST_TOP_REG3_DATA_WIDTH_NT_MASK 0x0000000F
#define RX_DATABIST_TOP_REG3_DATA_WIDTH_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DATABIST_TOP_REG3_DATA_WIDTH_NT_RESET_VALUE 0x00000003

 
 
 
#define RX_DATABIST_TOP_REG3_PAM4_MODE_A_OFFSET 0x00000004
#define RX_DATABIST_TOP_REG3_PAM4_MODE_A_BITWIDTH 0x00000001
#define RX_DATABIST_TOP_REG3_PAM4_MODE_A_MASK 0x00000010
#define RX_DATABIST_TOP_REG3_PAM4_MODE_A_ACCESS AW_CSR_READ_WRITE
#define RX_DATABIST_TOP_REG3_PAM4_MODE_A_RESET_VALUE 0x00000000

 
 
 
#define RX_DATABIST_TOP_REG3_UDP_SHIFT_NUM_NT_OFFSET 0x00000005
#define RX_DATABIST_TOP_REG3_UDP_SHIFT_NUM_NT_BITWIDTH 0x00000006
#define RX_DATABIST_TOP_REG3_UDP_SHIFT_NUM_NT_MASK 0x000007E0
#define RX_DATABIST_TOP_REG3_UDP_SHIFT_NUM_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DATABIST_TOP_REG3_UDP_SHIFT_NUM_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_DATABIST_TOP_REG3_PATTERN_LENGTH_NT_OFFSET 0x0000000B
#define RX_DATABIST_TOP_REG3_PATTERN_LENGTH_NT_BITWIDTH 0x00000007
#define RX_DATABIST_TOP_REG3_PATTERN_LENGTH_NT_MASK 0x0003F800
#define RX_DATABIST_TOP_REG3_PATTERN_LENGTH_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DATABIST_TOP_REG3_PATTERN_LENGTH_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DATABIST_TOP_REG4_ADDR 0x020002C8
#define RX_DATABIST_TOP_REG4_SIZE 32

 
 
 
#define RX_DATABIST_TOP_REG4_UDP_PATTERN_31_0_NT_OFFSET 0x00000000
#define RX_DATABIST_TOP_REG4_UDP_PATTERN_31_0_NT_BITWIDTH 0x00000020
#define RX_DATABIST_TOP_REG4_UDP_PATTERN_31_0_NT_MASK 0xFFFFFFFF
#define RX_DATABIST_TOP_REG4_UDP_PATTERN_31_0_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DATABIST_TOP_REG4_UDP_PATTERN_31_0_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DATABIST_TOP_REG5_ADDR 0x020002CC
#define RX_DATABIST_TOP_REG5_SIZE 32

 
 
 
#define RX_DATABIST_TOP_REG5_UDP_PATTERN_63_32_NT_OFFSET 0x00000000
#define RX_DATABIST_TOP_REG5_UDP_PATTERN_63_32_NT_BITWIDTH 0x00000020
#define RX_DATABIST_TOP_REG5_UDP_PATTERN_63_32_NT_MASK 0xFFFFFFFF
#define RX_DATABIST_TOP_REG5_UDP_PATTERN_63_32_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DATABIST_TOP_REG5_UDP_PATTERN_63_32_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DATABIST_TOP_REG6_ADDR 0x020002D0
#define RX_DATABIST_TOP_REG6_SIZE 32

 
 
 
#define RX_DATABIST_TOP_REG6_UDP_PATTERN_95_64_NT_OFFSET 0x00000000
#define RX_DATABIST_TOP_REG6_UDP_PATTERN_95_64_NT_BITWIDTH 0x00000020
#define RX_DATABIST_TOP_REG6_UDP_PATTERN_95_64_NT_MASK 0xFFFFFFFF
#define RX_DATABIST_TOP_REG6_UDP_PATTERN_95_64_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DATABIST_TOP_REG6_UDP_PATTERN_95_64_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DATABIST_TOP_REG7_ADDR 0x020002D4
#define RX_DATABIST_TOP_REG7_SIZE 32

 
 
 
#define RX_DATABIST_TOP_REG7_UDP_PATTERN_127_96_NT_OFFSET 0x00000000
#define RX_DATABIST_TOP_REG7_UDP_PATTERN_127_96_NT_BITWIDTH 0x00000020
#define RX_DATABIST_TOP_REG7_UDP_PATTERN_127_96_NT_MASK 0xFFFFFFFF
#define RX_DATABIST_TOP_REG7_UDP_PATTERN_127_96_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DATABIST_TOP_REG7_UDP_PATTERN_127_96_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DATABIST_TOP_REG8_ADDR 0x020002D8
#define RX_DATABIST_TOP_REG8_SIZE 32

 
 
 
#define RX_DATABIST_TOP_REG8_UDP_PATTERN_159_128_NT_OFFSET 0x00000000
#define RX_DATABIST_TOP_REG8_UDP_PATTERN_159_128_NT_BITWIDTH 0x00000020
#define RX_DATABIST_TOP_REG8_UDP_PATTERN_159_128_NT_MASK 0xFFFFFFFF
#define RX_DATABIST_TOP_REG8_UDP_PATTERN_159_128_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DATABIST_TOP_REG8_UDP_PATTERN_159_128_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DATABIST_TOP_REG9_ADDR 0x020002DC
#define RX_DATABIST_TOP_REG9_SIZE 32

 
 
 
#define RX_DATABIST_TOP_REG9_UDP_PATTERN_191_160_NT_OFFSET 0x00000000
#define RX_DATABIST_TOP_REG9_UDP_PATTERN_191_160_NT_BITWIDTH 0x00000020
#define RX_DATABIST_TOP_REG9_UDP_PATTERN_191_160_NT_MASK 0xFFFFFFFF
#define RX_DATABIST_TOP_REG9_UDP_PATTERN_191_160_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DATABIST_TOP_REG9_UDP_PATTERN_191_160_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DATABLOCK_OFFSET_BACKGROUND_ADDR 0x020002E0
#define RX_DATABLOCK_OFFSET_BACKGROUND_SIZE 32

 
 
 
#define RX_DATABLOCK_OFFSET_BACKGROUND_LMS_MU_NT_OFFSET 0x00000000
#define RX_DATABLOCK_OFFSET_BACKGROUND_LMS_MU_NT_BITWIDTH 0x00000005
#define RX_DATABLOCK_OFFSET_BACKGROUND_LMS_MU_NT_MASK 0x0000001F
#define RX_DATABLOCK_OFFSET_BACKGROUND_LMS_MU_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DATABLOCK_OFFSET_BACKGROUND_LMS_MU_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_DATABLOCK_OFFSET_BACKGROUND_WATCHDOG_CFG_NT_OFFSET 0x00000008
#define RX_DATABLOCK_OFFSET_BACKGROUND_WATCHDOG_CFG_NT_BITWIDTH 0x00000005
#define RX_DATABLOCK_OFFSET_BACKGROUND_WATCHDOG_CFG_NT_MASK 0x00001F00
#define RX_DATABLOCK_OFFSET_BACKGROUND_WATCHDOG_CFG_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DATABLOCK_OFFSET_BACKGROUND_WATCHDOG_CFG_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DATABLOCK_OFFSET_RDREG9_ADDR 0x020002E4
#define RX_DATABLOCK_OFFSET_RDREG9_SIZE 32

 
 
 
#define RX_DATABLOCK_OFFSET_RDREG9_OFFSET_NT_OFFSET 0x00000000
#define RX_DATABLOCK_OFFSET_RDREG9_OFFSET_NT_BITWIDTH 0x00000007
#define RX_DATABLOCK_OFFSET_RDREG9_OFFSET_NT_MASK 0x0000007F
#define RX_DATABLOCK_OFFSET_RDREG9_OFFSET_NT_ACCESS AW_CSR_READ_ONLY
#define RX_DATABLOCK_OFFSET_RDREG9_OFFSET_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DATABLOCK_OFFSET_REG1_ADDR 0x020002E8
#define RX_DATABLOCK_OFFSET_REG1_SIZE 32

 
 
 
#define RX_DATABLOCK_OFFSET_REG1_BRANCH_SEL_A_OFFSET 0x00000000
#define RX_DATABLOCK_OFFSET_REG1_BRANCH_SEL_A_BITWIDTH 0x00000008
#define RX_DATABLOCK_OFFSET_REG1_BRANCH_SEL_A_MASK 0x000000FF
#define RX_DATABLOCK_OFFSET_REG1_BRANCH_SEL_A_ACCESS AW_CSR_READ_WRITE
#define RX_DATABLOCK_OFFSET_REG1_BRANCH_SEL_A_RESET_VALUE 0x00000000

 
 
 
#define RX_DATABLOCK_OFFSET_REG1_AUTOLOAD_ENA_A_OFFSET 0x00000008
#define RX_DATABLOCK_OFFSET_REG1_AUTOLOAD_ENA_A_BITWIDTH 0x00000001
#define RX_DATABLOCK_OFFSET_REG1_AUTOLOAD_ENA_A_MASK 0x00000100
#define RX_DATABLOCK_OFFSET_REG1_AUTOLOAD_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_DATABLOCK_OFFSET_REG1_AUTOLOAD_ENA_A_RESET_VALUE 0x00000000

 
 
 
#define RX_DATABLOCK_OFFSET_REG1_BROADCAST_ALL_BRANCHES_ENA_A_OFFSET 0x00000009
#define RX_DATABLOCK_OFFSET_REG1_BROADCAST_ALL_BRANCHES_ENA_A_BITWIDTH 0x00000001
#define RX_DATABLOCK_OFFSET_REG1_BROADCAST_ALL_BRANCHES_ENA_A_MASK 0x00000200
#define RX_DATABLOCK_OFFSET_REG1_BROADCAST_ALL_BRANCHES_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_DATABLOCK_OFFSET_REG1_BROADCAST_ALL_BRANCHES_ENA_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DATABLOCK_OFFSET_REG1_BROADCAST_BRANCHES_0_7_ENA_A_OFFSET 0x0000000A
#define RX_DATABLOCK_OFFSET_REG1_BROADCAST_BRANCHES_0_7_ENA_A_BITWIDTH 0x00000001
#define RX_DATABLOCK_OFFSET_REG1_BROADCAST_BRANCHES_0_7_ENA_A_MASK 0x00000400
#define RX_DATABLOCK_OFFSET_REG1_BROADCAST_BRANCHES_0_7_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_DATABLOCK_OFFSET_REG1_BROADCAST_BRANCHES_0_7_ENA_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DATABLOCK_OFFSET_REG1_BROADCAST_BRANCHES_8_15_ENA_A_OFFSET 0x0000000B
#define RX_DATABLOCK_OFFSET_REG1_BROADCAST_BRANCHES_8_15_ENA_A_BITWIDTH 0x00000001
#define RX_DATABLOCK_OFFSET_REG1_BROADCAST_BRANCHES_8_15_ENA_A_MASK 0x00000800
#define RX_DATABLOCK_OFFSET_REG1_BROADCAST_BRANCHES_8_15_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_DATABLOCK_OFFSET_REG1_BROADCAST_BRANCHES_8_15_ENA_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DATABLOCK_OFFSET_REG1_BROADCAST_BRANCHES_16_23_ENA_A_OFFSET 0x0000000C
#define RX_DATABLOCK_OFFSET_REG1_BROADCAST_BRANCHES_16_23_ENA_A_BITWIDTH 0x00000001
#define RX_DATABLOCK_OFFSET_REG1_BROADCAST_BRANCHES_16_23_ENA_A_MASK 0x00001000
#define RX_DATABLOCK_OFFSET_REG1_BROADCAST_BRANCHES_16_23_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_DATABLOCK_OFFSET_REG1_BROADCAST_BRANCHES_16_23_ENA_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DATABLOCK_OFFSET_REG1_BROADCAST_BRANCHES_24_31_ENA_A_OFFSET 0x0000000D
#define RX_DATABLOCK_OFFSET_REG1_BROADCAST_BRANCHES_24_31_ENA_A_BITWIDTH 0x00000001
#define RX_DATABLOCK_OFFSET_REG1_BROADCAST_BRANCHES_24_31_ENA_A_MASK 0x00002000
#define RX_DATABLOCK_OFFSET_REG1_BROADCAST_BRANCHES_24_31_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_DATABLOCK_OFFSET_REG1_BROADCAST_BRANCHES_24_31_ENA_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DATABLOCK_OFFSET_REG1_BROADCAST_BRANCHES_32_39_ENA_A_OFFSET 0x0000000E
#define RX_DATABLOCK_OFFSET_REG1_BROADCAST_BRANCHES_32_39_ENA_A_BITWIDTH 0x00000001
#define RX_DATABLOCK_OFFSET_REG1_BROADCAST_BRANCHES_32_39_ENA_A_MASK 0x00004000
#define RX_DATABLOCK_OFFSET_REG1_BROADCAST_BRANCHES_32_39_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_DATABLOCK_OFFSET_REG1_BROADCAST_BRANCHES_32_39_ENA_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DATABLOCK_OFFSET_REG1_BROADCAST_BRANCHES_40_47_ENA_A_OFFSET 0x0000000F
#define RX_DATABLOCK_OFFSET_REG1_BROADCAST_BRANCHES_40_47_ENA_A_BITWIDTH 0x00000001
#define RX_DATABLOCK_OFFSET_REG1_BROADCAST_BRANCHES_40_47_ENA_A_MASK 0x00008000
#define RX_DATABLOCK_OFFSET_REG1_BROADCAST_BRANCHES_40_47_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_DATABLOCK_OFFSET_REG1_BROADCAST_BRANCHES_40_47_ENA_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DATABLOCK_OFFSET_REG1_BROADCAST_BRANCHES_48_55_ENA_A_OFFSET 0x00000010
#define RX_DATABLOCK_OFFSET_REG1_BROADCAST_BRANCHES_48_55_ENA_A_BITWIDTH 0x00000001
#define RX_DATABLOCK_OFFSET_REG1_BROADCAST_BRANCHES_48_55_ENA_A_MASK 0x00010000
#define RX_DATABLOCK_OFFSET_REG1_BROADCAST_BRANCHES_48_55_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_DATABLOCK_OFFSET_REG1_BROADCAST_BRANCHES_48_55_ENA_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DATABLOCK_OFFSET_REG1_BROADCAST_BRANCHES_56_63_ENA_A_OFFSET 0x00000011
#define RX_DATABLOCK_OFFSET_REG1_BROADCAST_BRANCHES_56_63_ENA_A_BITWIDTH 0x00000001
#define RX_DATABLOCK_OFFSET_REG1_BROADCAST_BRANCHES_56_63_ENA_A_MASK 0x00020000
#define RX_DATABLOCK_OFFSET_REG1_BROADCAST_BRANCHES_56_63_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_DATABLOCK_OFFSET_REG1_BROADCAST_BRANCHES_56_63_ENA_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DATABLOCK_OFFSET_REG2_ADDR 0x020002EC
#define RX_DATABLOCK_OFFSET_REG2_SIZE 32

 
 
 
#define RX_DATABLOCK_OFFSET_REG2_OVRD_NT_OFFSET 0x00000000
#define RX_DATABLOCK_OFFSET_REG2_OVRD_NT_BITWIDTH 0x00000007
#define RX_DATABLOCK_OFFSET_REG2_OVRD_NT_MASK 0x0000007F
#define RX_DATABLOCK_OFFSET_REG2_OVRD_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DATABLOCK_OFFSET_REG2_OVRD_NT_RESET_VALUE 0x00000000

 
 
 
 
#define RX_DATABLOCK_OFFSET_REG2_BRANCH_INC_OVRD_A_OFFSET 0x00000007
#define RX_DATABLOCK_OFFSET_REG2_BRANCH_INC_OVRD_A_BITWIDTH 0x00000001
#define RX_DATABLOCK_OFFSET_REG2_BRANCH_INC_OVRD_A_MASK 0x00000080
#define RX_DATABLOCK_OFFSET_REG2_BRANCH_INC_OVRD_A_ACCESS AW_CSR_READ_WRITE
#define RX_DATABLOCK_OFFSET_REG2_BRANCH_INC_OVRD_A_RESET_VALUE 0x00000000

 
 
 
#define RX_DATABLOCK_OFFSET_REG2_BRANCH_INC_OVRD_VALUE_NT_OFFSET 0x00000008
#define RX_DATABLOCK_OFFSET_REG2_BRANCH_INC_OVRD_VALUE_NT_BITWIDTH 0x00000005
#define RX_DATABLOCK_OFFSET_REG2_BRANCH_INC_OVRD_VALUE_NT_MASK 0x00001F00
#define RX_DATABLOCK_OFFSET_REG2_BRANCH_INC_OVRD_VALUE_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DATABLOCK_OFFSET_REG2_BRANCH_INC_OVRD_VALUE_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DATABLOCK_OFFSET_REG3_ADDR 0x020002F0
#define RX_DATABLOCK_OFFSET_REG3_SIZE 32

 
 
 
#define RX_DATABLOCK_OFFSET_REG3_INIT_NT_OFFSET 0x00000000
#define RX_DATABLOCK_OFFSET_REG3_INIT_NT_BITWIDTH 0x00000007
#define RX_DATABLOCK_OFFSET_REG3_INIT_NT_MASK 0x0000007F
#define RX_DATABLOCK_OFFSET_REG3_INIT_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DATABLOCK_OFFSET_REG3_INIT_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DATABLOCK_OFFSET_REG4_ADDR 0x020002F4
#define RX_DATABLOCK_OFFSET_REG4_SIZE 32

 
 
 
#define RX_DATABLOCK_OFFSET_REG4_BRANCH_DISABLE1_NT_OFFSET 0x00000000
#define RX_DATABLOCK_OFFSET_REG4_BRANCH_DISABLE1_NT_BITWIDTH 0x00000020
#define RX_DATABLOCK_OFFSET_REG4_BRANCH_DISABLE1_NT_MASK 0xFFFFFFFF
#define RX_DATABLOCK_OFFSET_REG4_BRANCH_DISABLE1_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DATABLOCK_OFFSET_REG4_BRANCH_DISABLE1_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DATABLOCK_OFFSET_REG5_ADDR 0x020002F8
#define RX_DATABLOCK_OFFSET_REG5_SIZE 32

 
 
 
#define RX_DATABLOCK_OFFSET_REG5_BRANCH_DISABLE2_NT_OFFSET 0x00000000
#define RX_DATABLOCK_OFFSET_REG5_BRANCH_DISABLE2_NT_BITWIDTH 0x00000020
#define RX_DATABLOCK_OFFSET_REG5_BRANCH_DISABLE2_NT_MASK 0xFFFFFFFF
#define RX_DATABLOCK_OFFSET_REG5_BRANCH_DISABLE2_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DATABLOCK_OFFSET_REG5_BRANCH_DISABLE2_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DATABLOCK_OFFSET_REG6_ADDR 0x020002FC
#define RX_DATABLOCK_OFFSET_REG6_SIZE 32

 
 
 
#define RX_DATABLOCK_OFFSET_REG6_LMS_MU_NT_OFFSET 0x00000000
#define RX_DATABLOCK_OFFSET_REG6_LMS_MU_NT_BITWIDTH 0x00000005
#define RX_DATABLOCK_OFFSET_REG6_LMS_MU_NT_MASK 0x0000001F
#define RX_DATABLOCK_OFFSET_REG6_LMS_MU_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DATABLOCK_OFFSET_REG6_LMS_MU_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_DATABLOCK_OFFSET_REG6_LMS_MU_DIR_NT_OFFSET 0x00000005
#define RX_DATABLOCK_OFFSET_REG6_LMS_MU_DIR_NT_BITWIDTH 0x00000001
#define RX_DATABLOCK_OFFSET_REG6_LMS_MU_DIR_NT_MASK 0x00000020
#define RX_DATABLOCK_OFFSET_REG6_LMS_MU_DIR_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DATABLOCK_OFFSET_REG6_LMS_MU_DIR_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_DATABLOCK_OFFSET_REG6_LMS_INVERT_A_OFFSET 0x00000006
#define RX_DATABLOCK_OFFSET_REG6_LMS_INVERT_A_BITWIDTH 0x00000001
#define RX_DATABLOCK_OFFSET_REG6_LMS_INVERT_A_MASK 0x00000040
#define RX_DATABLOCK_OFFSET_REG6_LMS_INVERT_A_ACCESS AW_CSR_READ_WRITE
#define RX_DATABLOCK_OFFSET_REG6_LMS_INVERT_A_RESET_VALUE 0x00000000

 
 
 
#define RX_DATABLOCK_OFFSET_REG6_INIT_ENA_A_OFFSET 0x00000007
#define RX_DATABLOCK_OFFSET_REG6_INIT_ENA_A_BITWIDTH 0x00000001
#define RX_DATABLOCK_OFFSET_REG6_INIT_ENA_A_MASK 0x00000080
#define RX_DATABLOCK_OFFSET_REG6_INIT_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_DATABLOCK_OFFSET_REG6_INIT_ENA_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DATABLOCK_OFFSET_REG6_WATCHDOG_CFG_NT_OFFSET 0x00000008
#define RX_DATABLOCK_OFFSET_REG6_WATCHDOG_CFG_NT_BITWIDTH 0x00000005
#define RX_DATABLOCK_OFFSET_REG6_WATCHDOG_CFG_NT_MASK 0x00001F00
#define RX_DATABLOCK_OFFSET_REG6_WATCHDOG_CFG_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DATABLOCK_OFFSET_REG6_WATCHDOG_CFG_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_DATABLOCK_OFFSET_REG6_BYPASS_ENA_A_OFFSET 0x0000000D
#define RX_DATABLOCK_OFFSET_REG6_BYPASS_ENA_A_BITWIDTH 0x00000001
#define RX_DATABLOCK_OFFSET_REG6_BYPASS_ENA_A_MASK 0x00002000
#define RX_DATABLOCK_OFFSET_REG6_BYPASS_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_DATABLOCK_OFFSET_REG6_BYPASS_ENA_A_RESET_VALUE 0x00000000

 
 
 
#define RX_DATABLOCK_OFFSET_REG6_UNBONDED_NBONDED_A_OFFSET 0x0000000E
#define RX_DATABLOCK_OFFSET_REG6_UNBONDED_NBONDED_A_BITWIDTH 0x00000001
#define RX_DATABLOCK_OFFSET_REG6_UNBONDED_NBONDED_A_MASK 0x00004000
#define RX_DATABLOCK_OFFSET_REG6_UNBONDED_NBONDED_A_ACCESS AW_CSR_READ_WRITE
#define RX_DATABLOCK_OFFSET_REG6_UNBONDED_NBONDED_A_RESET_VALUE 0x00000001

 
 
 
#define RX_DATABLOCK_OFFSET_REG6_MEASURE_HOLD_ENA_A_OFFSET 0x0000000F
#define RX_DATABLOCK_OFFSET_REG6_MEASURE_HOLD_ENA_A_BITWIDTH 0x00000001
#define RX_DATABLOCK_OFFSET_REG6_MEASURE_HOLD_ENA_A_MASK 0x00008000
#define RX_DATABLOCK_OFFSET_REG6_MEASURE_HOLD_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_DATABLOCK_OFFSET_REG6_MEASURE_HOLD_ENA_A_RESET_VALUE 0x00000000

 
 
 
#define RX_DATABLOCK_OFFSET_REG6_START_BRANCH_NT_OFFSET 0x00000010
#define RX_DATABLOCK_OFFSET_REG6_START_BRANCH_NT_BITWIDTH 0x00000006
#define RX_DATABLOCK_OFFSET_REG6_START_BRANCH_NT_MASK 0x003F0000
#define RX_DATABLOCK_OFFSET_REG6_START_BRANCH_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DATABLOCK_OFFSET_REG6_START_BRANCH_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_DATABLOCK_OFFSET_REG6_ADAPT_ENA_A_OFFSET 0x00000016
#define RX_DATABLOCK_OFFSET_REG6_ADAPT_ENA_A_BITWIDTH 0x00000001
#define RX_DATABLOCK_OFFSET_REG6_ADAPT_ENA_A_MASK 0x00400000
#define RX_DATABLOCK_OFFSET_REG6_ADAPT_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_DATABLOCK_OFFSET_REG6_ADAPT_ENA_A_RESET_VALUE 0x00000000

 
 
 
#define RX_DATABLOCK_OFFSET_REG6_ADAPT_START_A_OFFSET 0x00000017
#define RX_DATABLOCK_OFFSET_REG6_ADAPT_START_A_BITWIDTH 0x00000001
#define RX_DATABLOCK_OFFSET_REG6_ADAPT_START_A_MASK 0x00800000
#define RX_DATABLOCK_OFFSET_REG6_ADAPT_START_A_ACCESS AW_CSR_READ_WRITE
#define RX_DATABLOCK_OFFSET_REG6_ADAPT_START_A_RESET_VALUE 0x00000000

 
 
 
#define RX_DATABLOCK_OFFSET_REG6_UNBONDED_STOP_BRANCH_NT_OFFSET 0x00000018
#define RX_DATABLOCK_OFFSET_REG6_UNBONDED_STOP_BRANCH_NT_BITWIDTH 0x00000006
#define RX_DATABLOCK_OFFSET_REG6_UNBONDED_STOP_BRANCH_NT_MASK 0x3F000000
#define RX_DATABLOCK_OFFSET_REG6_UNBONDED_STOP_BRANCH_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DATABLOCK_OFFSET_REG6_UNBONDED_STOP_BRANCH_NT_RESET_VALUE 0x0000003F

 
 
 
 
 
#define RX_DATABLOCK_OFFSET_REG7_ADDR 0x02000300
#define RX_DATABLOCK_OFFSET_REG7_SIZE 32

 
 
 
#define RX_DATABLOCK_OFFSET_REG7_MODE_NT_OFFSET 0x00000000
#define RX_DATABLOCK_OFFSET_REG7_MODE_NT_BITWIDTH 0x00000001
#define RX_DATABLOCK_OFFSET_REG7_MODE_NT_MASK 0x00000001
#define RX_DATABLOCK_OFFSET_REG7_MODE_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DATABLOCK_OFFSET_REG7_MODE_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DATABLOCK_OFFSET_REG8_ADDR 0x02000304
#define RX_DATABLOCK_OFFSET_REG8_SIZE 32

 
 
 
#define RX_DATABLOCK_OFFSET_REG8_DBG_BRANCH_SEL_NT_OFFSET 0x00000000
#define RX_DATABLOCK_OFFSET_REG8_DBG_BRANCH_SEL_NT_BITWIDTH 0x00000006
#define RX_DATABLOCK_OFFSET_REG8_DBG_BRANCH_SEL_NT_MASK 0x0000003F
#define RX_DATABLOCK_OFFSET_REG8_DBG_BRANCH_SEL_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DATABLOCK_OFFSET_REG8_DBG_BRANCH_SEL_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DATABLOCK_OFFSET_STATUS_ADDR 0x02000308
#define RX_DATABLOCK_OFFSET_STATUS_SIZE 32

 
 
 
#define RX_DATABLOCK_OFFSET_STATUS_LOCK_A_OFFSET 0x00000000
#define RX_DATABLOCK_OFFSET_STATUS_LOCK_A_BITWIDTH 0x00000001
#define RX_DATABLOCK_OFFSET_STATUS_LOCK_A_MASK 0x00000001
#define RX_DATABLOCK_OFFSET_STATUS_LOCK_A_ACCESS AW_CSR_READ_ONLY
#define RX_DATABLOCK_OFFSET_STATUS_LOCK_A_RESET_VALUE 0x00000000

 
 
 
#define RX_DATABLOCK_OFFSET_STATUS_DERIV_LOCK_A_OFFSET 0x00000001
#define RX_DATABLOCK_OFFSET_STATUS_DERIV_LOCK_A_BITWIDTH 0x00000001
#define RX_DATABLOCK_OFFSET_STATUS_DERIV_LOCK_A_MASK 0x00000002
#define RX_DATABLOCK_OFFSET_STATUS_DERIV_LOCK_A_ACCESS AW_CSR_READ_ONLY
#define RX_DATABLOCK_OFFSET_STATUS_DERIV_LOCK_A_RESET_VALUE 0x00000000

 
 
 
#define RX_DATABLOCK_OFFSET_STATUS_WATCHDOG_TIMEOUT_A_OFFSET 0x00000002
#define RX_DATABLOCK_OFFSET_STATUS_WATCHDOG_TIMEOUT_A_BITWIDTH 0x00000001
#define RX_DATABLOCK_OFFSET_STATUS_WATCHDOG_TIMEOUT_A_MASK 0x00000004
#define RX_DATABLOCK_OFFSET_STATUS_WATCHDOG_TIMEOUT_A_ACCESS AW_CSR_READ_ONLY
#define RX_DATABLOCK_OFFSET_STATUS_WATCHDOG_TIMEOUT_A_RESET_VALUE 0x00000000

 
 
 
#define RX_DATABLOCK_OFFSET_STATUS_ADAPT_STATE_A_OFFSET 0x00000003
#define RX_DATABLOCK_OFFSET_STATUS_ADAPT_STATE_A_BITWIDTH 0x00000004
#define RX_DATABLOCK_OFFSET_STATUS_ADAPT_STATE_A_MASK 0x00000078
#define RX_DATABLOCK_OFFSET_STATUS_ADAPT_STATE_A_ACCESS AW_CSR_READ_ONLY
#define RX_DATABLOCK_OFFSET_STATUS_ADAPT_STATE_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DATABLOCK_REG1_ADDR 0x0200030C
#define RX_DATABLOCK_REG1_SIZE 32

 
 
 
#define RX_DATABLOCK_REG1_SIGNAL_ORDER_R_NT_OFFSET 0x00000000
#define RX_DATABLOCK_REG1_SIGNAL_ORDER_R_NT_BITWIDTH 0x00000004
#define RX_DATABLOCK_REG1_SIGNAL_ORDER_R_NT_MASK 0x0000000F
#define RX_DATABLOCK_REG1_SIGNAL_ORDER_R_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DATABLOCK_REG1_SIGNAL_ORDER_R_NT_RESET_VALUE 0x00000002

 
 
 
#define RX_DATABLOCK_REG1_SIGNAL_ORDER_L_NT_OFFSET 0x00000004
#define RX_DATABLOCK_REG1_SIGNAL_ORDER_L_NT_BITWIDTH 0x00000004
#define RX_DATABLOCK_REG1_SIGNAL_ORDER_L_NT_MASK 0x000000F0
#define RX_DATABLOCK_REG1_SIGNAL_ORDER_L_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DATABLOCK_REG1_SIGNAL_ORDER_L_NT_RESET_VALUE 0x00000002

 
 
 
#define RX_DATABLOCK_REG1_BYPASS_VAL_NT_OFFSET 0x00000008
#define RX_DATABLOCK_REG1_BYPASS_VAL_NT_BITWIDTH 0x00000009
#define RX_DATABLOCK_REG1_BYPASS_VAL_NT_MASK 0x0001FF00
#define RX_DATABLOCK_REG1_BYPASS_VAL_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DATABLOCK_REG1_BYPASS_VAL_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_DATABLOCK_REG1_BYPASS_ENA_A_OFFSET 0x00000011
#define RX_DATABLOCK_REG1_BYPASS_ENA_A_BITWIDTH 0x00000001
#define RX_DATABLOCK_REG1_BYPASS_ENA_A_MASK 0x00020000
#define RX_DATABLOCK_REG1_BYPASS_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_DATABLOCK_REG1_BYPASS_ENA_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DATABLOCK_REG2_ADDR 0x02000310
#define RX_DATABLOCK_REG2_SIZE 32

 
 
 
#define RX_DATABLOCK_REG2_POS3_VAL_NT_OFFSET 0x00000000
#define RX_DATABLOCK_REG2_POS3_VAL_NT_BITWIDTH 0x00000009
#define RX_DATABLOCK_REG2_POS3_VAL_NT_MASK 0x000001FF
#define RX_DATABLOCK_REG2_POS3_VAL_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DATABLOCK_REG2_POS3_VAL_NT_RESET_VALUE 0x0000000A

 
 
 
#define RX_DATABLOCK_REG2_NEG3_VAL_NT_OFFSET 0x00000009
#define RX_DATABLOCK_REG2_NEG3_VAL_NT_BITWIDTH 0x00000009
#define RX_DATABLOCK_REG2_NEG3_VAL_NT_MASK 0x0003FE00
#define RX_DATABLOCK_REG2_NEG3_VAL_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DATABLOCK_REG2_NEG3_VAL_NT_RESET_VALUE 0x000001F6

 
 
 
 
 
#define RX_DATABLOCK_REG3_ADDR 0x02000314
#define RX_DATABLOCK_REG3_SIZE 32

 
 
 
#define RX_DATABLOCK_REG3_MASK_NT_OFFSET 0x00000000
#define RX_DATABLOCK_REG3_MASK_NT_BITWIDTH 0x00000009
#define RX_DATABLOCK_REG3_MASK_NT_MASK 0x000001FF
#define RX_DATABLOCK_REG3_MASK_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DATABLOCK_REG3_MASK_NT_RESET_VALUE 0x000001FF

 
 
 
 
 
#define RX_DATABLOCK_ROAMING_ADDR 0x02000318
#define RX_DATABLOCK_ROAMING_SIZE 32

 
 
 
#define RX_DATABLOCK_ROAMING_WINDOW_CHANGE_A_OFFSET 0x00000000
#define RX_DATABLOCK_ROAMING_WINDOW_CHANGE_A_BITWIDTH 0x00000001
#define RX_DATABLOCK_ROAMING_WINDOW_CHANGE_A_MASK 0x00000001
#define RX_DATABLOCK_ROAMING_WINDOW_CHANGE_A_ACCESS AW_CSR_READ_WRITE
#define RX_DATABLOCK_ROAMING_WINDOW_CHANGE_A_RESET_VALUE 0x00000000

 
 
 
#define RX_DATABLOCK_ROAMING_WINDOW_SELECT_1_NT_OFFSET 0x00000001
#define RX_DATABLOCK_ROAMING_WINDOW_SELECT_1_NT_BITWIDTH 0x00000006
#define RX_DATABLOCK_ROAMING_WINDOW_SELECT_1_NT_MASK 0x0000007E
#define RX_DATABLOCK_ROAMING_WINDOW_SELECT_1_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DATABLOCK_ROAMING_WINDOW_SELECT_1_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_DATABLOCK_ROAMING_WINDOW_SELECT_2_NT_OFFSET 0x00000007
#define RX_DATABLOCK_ROAMING_WINDOW_SELECT_2_NT_BITWIDTH 0x00000006
#define RX_DATABLOCK_ROAMING_WINDOW_SELECT_2_NT_MASK 0x00001F80
#define RX_DATABLOCK_ROAMING_WINDOW_SELECT_2_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DATABLOCK_ROAMING_WINDOW_SELECT_2_NT_RESET_VALUE 0x00000003

 
 
 
#define RX_DATABLOCK_ROAMING_MODE_NT_OFFSET 0x0000000D
#define RX_DATABLOCK_ROAMING_MODE_NT_BITWIDTH 0x00000002
#define RX_DATABLOCK_ROAMING_MODE_NT_MASK 0x00006000
#define RX_DATABLOCK_ROAMING_MODE_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DATABLOCK_ROAMING_MODE_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DEMAPPER_ADDR 0x0200031C
#define RX_DEMAPPER_SIZE 32

 
 
 
 
#define RX_DEMAPPER_SIGNAL_TYPE_NT_OFFSET 0x00000000
#define RX_DEMAPPER_SIGNAL_TYPE_NT_BITWIDTH 0x00000002
#define RX_DEMAPPER_SIGNAL_TYPE_NT_MASK 0x00000003
#define RX_DEMAPPER_SIGNAL_TYPE_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DEMAPPER_SIGNAL_TYPE_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_DEMAPPER_EL3_VAL_NT_OFFSET 0x00000002
#define RX_DEMAPPER_EL3_VAL_NT_BITWIDTH 0x00000002
#define RX_DEMAPPER_EL3_VAL_NT_MASK 0x0000000C
#define RX_DEMAPPER_EL3_VAL_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DEMAPPER_EL3_VAL_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_DEMAPPER_EL1_VAL_NT_OFFSET 0x00000004
#define RX_DEMAPPER_EL1_VAL_NT_BITWIDTH 0x00000002
#define RX_DEMAPPER_EL1_VAL_NT_MASK 0x00000030
#define RX_DEMAPPER_EL1_VAL_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DEMAPPER_EL1_VAL_NT_RESET_VALUE 0x00000001

 
 
 
#define RX_DEMAPPER_EH3_VAL_NT_OFFSET 0x00000006
#define RX_DEMAPPER_EH3_VAL_NT_BITWIDTH 0x00000002
#define RX_DEMAPPER_EH3_VAL_NT_MASK 0x000000C0
#define RX_DEMAPPER_EH3_VAL_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DEMAPPER_EH3_VAL_NT_RESET_VALUE 0x00000003

 
 
 
#define RX_DEMAPPER_EH1_VAL_NT_OFFSET 0x00000008
#define RX_DEMAPPER_EH1_VAL_NT_BITWIDTH 0x00000002
#define RX_DEMAPPER_EH1_VAL_NT_MASK 0x00000300
#define RX_DEMAPPER_EH1_VAL_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DEMAPPER_EH1_VAL_NT_RESET_VALUE 0x00000002

 
 
 
#define RX_DEMAPPER_PLUSD_ENABLE_A_OFFSET 0x0000000A
#define RX_DEMAPPER_PLUSD_ENABLE_A_BITWIDTH 0x00000001
#define RX_DEMAPPER_PLUSD_ENABLE_A_MASK 0x00000400
#define RX_DEMAPPER_PLUSD_ENABLE_A_ACCESS AW_CSR_READ_WRITE
#define RX_DEMAPPER_PLUSD_ENABLE_A_RESET_VALUE 0x00000000

 
 
 
#define RX_DEMAPPER_DATA_WIDTH_NT_OFFSET 0x0000000B
#define RX_DEMAPPER_DATA_WIDTH_NT_BITWIDTH 0x00000004
#define RX_DEMAPPER_DATA_WIDTH_NT_MASK 0x00007800
#define RX_DEMAPPER_DATA_WIDTH_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DEMAPPER_DATA_WIDTH_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_DEMAPPER_INVERT_ENABLE_A_OFFSET 0x0000000F
#define RX_DEMAPPER_INVERT_ENABLE_A_BITWIDTH 0x00000001
#define RX_DEMAPPER_INVERT_ENABLE_A_MASK 0x00008000
#define RX_DEMAPPER_INVERT_ENABLE_A_ACCESS AW_CSR_READ_WRITE
#define RX_DEMAPPER_INVERT_ENABLE_A_RESET_VALUE 0x00000000

 
 
 
#define RX_DEMAPPER_ENABLE_EH1_EL1_SLICER_A_OFFSET 0x00000010
#define RX_DEMAPPER_ENABLE_EH1_EL1_SLICER_A_BITWIDTH 0x00000001
#define RX_DEMAPPER_ENABLE_EH1_EL1_SLICER_A_MASK 0x00010000
#define RX_DEMAPPER_ENABLE_EH1_EL1_SLICER_A_ACCESS AW_CSR_READ_WRITE
#define RX_DEMAPPER_ENABLE_EH1_EL1_SLICER_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DFE_ADAPT_BACKGROUND_ADDR 0x02000320
#define RX_DFE_ADAPT_BACKGROUND_SIZE 32

 
 
 
#define RX_DFE_ADAPT_BACKGROUND_LMS_MU_NT_OFFSET 0x00000000
#define RX_DFE_ADAPT_BACKGROUND_LMS_MU_NT_BITWIDTH 0x00000005
#define RX_DFE_ADAPT_BACKGROUND_LMS_MU_NT_MASK 0x0000001F
#define RX_DFE_ADAPT_BACKGROUND_LMS_MU_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DFE_ADAPT_BACKGROUND_LMS_MU_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_DFE_ADAPT_BACKGROUND_WATCHDOG_CFG_NT_OFFSET 0x00000008
#define RX_DFE_ADAPT_BACKGROUND_WATCHDOG_CFG_NT_BITWIDTH 0x00000005
#define RX_DFE_ADAPT_BACKGROUND_WATCHDOG_CFG_NT_MASK 0x00001F00
#define RX_DFE_ADAPT_BACKGROUND_WATCHDOG_CFG_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DFE_ADAPT_BACKGROUND_WATCHDOG_CFG_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DFE_ADAPT_RDREG9_ADDR 0x02000324
#define RX_DFE_ADAPT_RDREG9_SIZE 32

 
 
 
#define RX_DFE_ADAPT_RDREG9_COEF_NT_OFFSET 0x00000000
#define RX_DFE_ADAPT_RDREG9_COEF_NT_BITWIDTH 0x00000008
#define RX_DFE_ADAPT_RDREG9_COEF_NT_MASK 0x000000FF
#define RX_DFE_ADAPT_RDREG9_COEF_NT_ACCESS AW_CSR_READ_ONLY
#define RX_DFE_ADAPT_RDREG9_COEF_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DFE_ADAPT_REG1_ADDR 0x02000328
#define RX_DFE_ADAPT_REG1_SIZE 32

 
 
 
#define RX_DFE_ADAPT_REG1_BRANCH_SEL_A_OFFSET 0x00000000
#define RX_DFE_ADAPT_REG1_BRANCH_SEL_A_BITWIDTH 0x00000008
#define RX_DFE_ADAPT_REG1_BRANCH_SEL_A_MASK 0x000000FF
#define RX_DFE_ADAPT_REG1_BRANCH_SEL_A_ACCESS AW_CSR_READ_WRITE
#define RX_DFE_ADAPT_REG1_BRANCH_SEL_A_RESET_VALUE 0x00000000

 
 
 
#define RX_DFE_ADAPT_REG1_AUTOLOAD_ENA_A_OFFSET 0x00000008
#define RX_DFE_ADAPT_REG1_AUTOLOAD_ENA_A_BITWIDTH 0x00000001
#define RX_DFE_ADAPT_REG1_AUTOLOAD_ENA_A_MASK 0x00000100
#define RX_DFE_ADAPT_REG1_AUTOLOAD_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_DFE_ADAPT_REG1_AUTOLOAD_ENA_A_RESET_VALUE 0x00000000

 
 
 
#define RX_DFE_ADAPT_REG1_BROADCAST_ALL_BRANCHES_ENA_A_OFFSET 0x00000009
#define RX_DFE_ADAPT_REG1_BROADCAST_ALL_BRANCHES_ENA_A_BITWIDTH 0x00000001
#define RX_DFE_ADAPT_REG1_BROADCAST_ALL_BRANCHES_ENA_A_MASK 0x00000200
#define RX_DFE_ADAPT_REG1_BROADCAST_ALL_BRANCHES_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_DFE_ADAPT_REG1_BROADCAST_ALL_BRANCHES_ENA_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DFE_ADAPT_REG1_BROADCAST_BRANCHES_0_7_ENA_A_OFFSET 0x0000000A
#define RX_DFE_ADAPT_REG1_BROADCAST_BRANCHES_0_7_ENA_A_BITWIDTH 0x00000001
#define RX_DFE_ADAPT_REG1_BROADCAST_BRANCHES_0_7_ENA_A_MASK 0x00000400
#define RX_DFE_ADAPT_REG1_BROADCAST_BRANCHES_0_7_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_DFE_ADAPT_REG1_BROADCAST_BRANCHES_0_7_ENA_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DFE_ADAPT_REG1_BROADCAST_BRANCHES_8_15_ENA_A_OFFSET 0x0000000B
#define RX_DFE_ADAPT_REG1_BROADCAST_BRANCHES_8_15_ENA_A_BITWIDTH 0x00000001
#define RX_DFE_ADAPT_REG1_BROADCAST_BRANCHES_8_15_ENA_A_MASK 0x00000800
#define RX_DFE_ADAPT_REG1_BROADCAST_BRANCHES_8_15_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_DFE_ADAPT_REG1_BROADCAST_BRANCHES_8_15_ENA_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DFE_ADAPT_REG1_BROADCAST_BRANCHES_16_23_ENA_A_OFFSET 0x0000000C
#define RX_DFE_ADAPT_REG1_BROADCAST_BRANCHES_16_23_ENA_A_BITWIDTH 0x00000001
#define RX_DFE_ADAPT_REG1_BROADCAST_BRANCHES_16_23_ENA_A_MASK 0x00001000
#define RX_DFE_ADAPT_REG1_BROADCAST_BRANCHES_16_23_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_DFE_ADAPT_REG1_BROADCAST_BRANCHES_16_23_ENA_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DFE_ADAPT_REG1_BROADCAST_BRANCHES_24_31_ENA_A_OFFSET 0x0000000D
#define RX_DFE_ADAPT_REG1_BROADCAST_BRANCHES_24_31_ENA_A_BITWIDTH 0x00000001
#define RX_DFE_ADAPT_REG1_BROADCAST_BRANCHES_24_31_ENA_A_MASK 0x00002000
#define RX_DFE_ADAPT_REG1_BROADCAST_BRANCHES_24_31_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_DFE_ADAPT_REG1_BROADCAST_BRANCHES_24_31_ENA_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DFE_ADAPT_REG1_BROADCAST_BRANCHES_32_39_ENA_A_OFFSET 0x0000000E
#define RX_DFE_ADAPT_REG1_BROADCAST_BRANCHES_32_39_ENA_A_BITWIDTH 0x00000001
#define RX_DFE_ADAPT_REG1_BROADCAST_BRANCHES_32_39_ENA_A_MASK 0x00004000
#define RX_DFE_ADAPT_REG1_BROADCAST_BRANCHES_32_39_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_DFE_ADAPT_REG1_BROADCAST_BRANCHES_32_39_ENA_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DFE_ADAPT_REG1_BROADCAST_BRANCHES_40_47_ENA_A_OFFSET 0x0000000F
#define RX_DFE_ADAPT_REG1_BROADCAST_BRANCHES_40_47_ENA_A_BITWIDTH 0x00000001
#define RX_DFE_ADAPT_REG1_BROADCAST_BRANCHES_40_47_ENA_A_MASK 0x00008000
#define RX_DFE_ADAPT_REG1_BROADCAST_BRANCHES_40_47_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_DFE_ADAPT_REG1_BROADCAST_BRANCHES_40_47_ENA_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DFE_ADAPT_REG1_BROADCAST_BRANCHES_48_55_ENA_A_OFFSET 0x00000010
#define RX_DFE_ADAPT_REG1_BROADCAST_BRANCHES_48_55_ENA_A_BITWIDTH 0x00000001
#define RX_DFE_ADAPT_REG1_BROADCAST_BRANCHES_48_55_ENA_A_MASK 0x00010000
#define RX_DFE_ADAPT_REG1_BROADCAST_BRANCHES_48_55_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_DFE_ADAPT_REG1_BROADCAST_BRANCHES_48_55_ENA_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DFE_ADAPT_REG1_BROADCAST_BRANCHES_56_63_ENA_A_OFFSET 0x00000011
#define RX_DFE_ADAPT_REG1_BROADCAST_BRANCHES_56_63_ENA_A_BITWIDTH 0x00000001
#define RX_DFE_ADAPT_REG1_BROADCAST_BRANCHES_56_63_ENA_A_MASK 0x00020000
#define RX_DFE_ADAPT_REG1_BROADCAST_BRANCHES_56_63_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_DFE_ADAPT_REG1_BROADCAST_BRANCHES_56_63_ENA_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DFE_ADAPT_REG10_ADDR 0x0200032C
#define RX_DFE_ADAPT_REG10_SIZE 32

 
 
 
#define RX_DFE_ADAPT_REG10_DFE_EXTERNAL_TGT_EL3_NT_OFFSET 0x00000000
#define RX_DFE_ADAPT_REG10_DFE_EXTERNAL_TGT_EL3_NT_BITWIDTH 0x00000008
#define RX_DFE_ADAPT_REG10_DFE_EXTERNAL_TGT_EL3_NT_MASK 0x000000FF
#define RX_DFE_ADAPT_REG10_DFE_EXTERNAL_TGT_EL3_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DFE_ADAPT_REG10_DFE_EXTERNAL_TGT_EL3_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_DFE_ADAPT_REG10_DFE_EXTERNAL_TGT_EL1_NT_OFFSET 0x00000008
#define RX_DFE_ADAPT_REG10_DFE_EXTERNAL_TGT_EL1_NT_BITWIDTH 0x00000008
#define RX_DFE_ADAPT_REG10_DFE_EXTERNAL_TGT_EL1_NT_MASK 0x0000FF00
#define RX_DFE_ADAPT_REG10_DFE_EXTERNAL_TGT_EL1_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DFE_ADAPT_REG10_DFE_EXTERNAL_TGT_EL1_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_DFE_ADAPT_REG10_DFE_EXTERNAL_TGT_EH1_NT_OFFSET 0x00000010
#define RX_DFE_ADAPT_REG10_DFE_EXTERNAL_TGT_EH1_NT_BITWIDTH 0x00000008
#define RX_DFE_ADAPT_REG10_DFE_EXTERNAL_TGT_EH1_NT_MASK 0x00FF0000
#define RX_DFE_ADAPT_REG10_DFE_EXTERNAL_TGT_EH1_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DFE_ADAPT_REG10_DFE_EXTERNAL_TGT_EH1_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_DFE_ADAPT_REG10_DFE_EXTERNAL_TGT_EH3_NT_OFFSET 0x00000018
#define RX_DFE_ADAPT_REG10_DFE_EXTERNAL_TGT_EH3_NT_BITWIDTH 0x00000008
#define RX_DFE_ADAPT_REG10_DFE_EXTERNAL_TGT_EH3_NT_MASK 0xFF000000
#define RX_DFE_ADAPT_REG10_DFE_EXTERNAL_TGT_EH3_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DFE_ADAPT_REG10_DFE_EXTERNAL_TGT_EH3_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DFE_ADAPT_REG2_ADDR 0x02000330
#define RX_DFE_ADAPT_REG2_SIZE 32

 
 
 
#define RX_DFE_ADAPT_REG2_OVRD_NT_OFFSET 0x00000000
#define RX_DFE_ADAPT_REG2_OVRD_NT_BITWIDTH 0x00000008
#define RX_DFE_ADAPT_REG2_OVRD_NT_MASK 0x000000FF
#define RX_DFE_ADAPT_REG2_OVRD_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DFE_ADAPT_REG2_OVRD_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DFE_ADAPT_REG3_ADDR 0x02000334
#define RX_DFE_ADAPT_REG3_SIZE 32

 
 
 
#define RX_DFE_ADAPT_REG3_INIT_NT_OFFSET 0x00000000
#define RX_DFE_ADAPT_REG3_INIT_NT_BITWIDTH 0x00000008
#define RX_DFE_ADAPT_REG3_INIT_NT_MASK 0x000000FF
#define RX_DFE_ADAPT_REG3_INIT_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DFE_ADAPT_REG3_INIT_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_DFE_ADAPT_REG3_MIN_NT_OFFSET 0x00000008
#define RX_DFE_ADAPT_REG3_MIN_NT_BITWIDTH 0x00000008
#define RX_DFE_ADAPT_REG3_MIN_NT_MASK 0x0000FF00
#define RX_DFE_ADAPT_REG3_MIN_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DFE_ADAPT_REG3_MIN_NT_RESET_VALUE 0x000000D3

 
 
 
#define RX_DFE_ADAPT_REG3_MAX_NT_OFFSET 0x00000010
#define RX_DFE_ADAPT_REG3_MAX_NT_BITWIDTH 0x00000008
#define RX_DFE_ADAPT_REG3_MAX_NT_MASK 0x00FF0000
#define RX_DFE_ADAPT_REG3_MAX_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DFE_ADAPT_REG3_MAX_NT_RESET_VALUE 0x0000002C

 
 
 
#define RX_DFE_ADAPT_REG3_DEADZONE_NT_OFFSET 0x00000018
#define RX_DFE_ADAPT_REG3_DEADZONE_NT_BITWIDTH 0x00000004
#define RX_DFE_ADAPT_REG3_DEADZONE_NT_MASK 0x0F000000
#define RX_DFE_ADAPT_REG3_DEADZONE_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DFE_ADAPT_REG3_DEADZONE_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DFE_ADAPT_REG4_ADDR 0x02000338
#define RX_DFE_ADAPT_REG4_SIZE 32

 
 
 
#define RX_DFE_ADAPT_REG4_BRANCH_DISABLE1_NT_OFFSET 0x00000000
#define RX_DFE_ADAPT_REG4_BRANCH_DISABLE1_NT_BITWIDTH 0x00000020
#define RX_DFE_ADAPT_REG4_BRANCH_DISABLE1_NT_MASK 0xFFFFFFFF
#define RX_DFE_ADAPT_REG4_BRANCH_DISABLE1_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DFE_ADAPT_REG4_BRANCH_DISABLE1_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DFE_ADAPT_REG5_ADDR 0x0200033C
#define RX_DFE_ADAPT_REG5_SIZE 32

 
 
 
#define RX_DFE_ADAPT_REG5_BRANCH_DISABLE2_NT_OFFSET 0x00000000
#define RX_DFE_ADAPT_REG5_BRANCH_DISABLE2_NT_BITWIDTH 0x00000020
#define RX_DFE_ADAPT_REG5_BRANCH_DISABLE2_NT_MASK 0xFFFFFFFF
#define RX_DFE_ADAPT_REG5_BRANCH_DISABLE2_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DFE_ADAPT_REG5_BRANCH_DISABLE2_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DFE_ADAPT_REG6_ADDR 0x02000340
#define RX_DFE_ADAPT_REG6_SIZE 32

 
 
 
#define RX_DFE_ADAPT_REG6_LMS_MU_NT_OFFSET 0x00000000
#define RX_DFE_ADAPT_REG6_LMS_MU_NT_BITWIDTH 0x00000005
#define RX_DFE_ADAPT_REG6_LMS_MU_NT_MASK 0x0000001F
#define RX_DFE_ADAPT_REG6_LMS_MU_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DFE_ADAPT_REG6_LMS_MU_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_DFE_ADAPT_REG6_LMS_MU_DIR_NT_OFFSET 0x00000005
#define RX_DFE_ADAPT_REG6_LMS_MU_DIR_NT_BITWIDTH 0x00000001
#define RX_DFE_ADAPT_REG6_LMS_MU_DIR_NT_MASK 0x00000020
#define RX_DFE_ADAPT_REG6_LMS_MU_DIR_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DFE_ADAPT_REG6_LMS_MU_DIR_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_DFE_ADAPT_REG6_LMS_INVERT_A_OFFSET 0x00000006
#define RX_DFE_ADAPT_REG6_LMS_INVERT_A_BITWIDTH 0x00000001
#define RX_DFE_ADAPT_REG6_LMS_INVERT_A_MASK 0x00000040
#define RX_DFE_ADAPT_REG6_LMS_INVERT_A_ACCESS AW_CSR_READ_WRITE
#define RX_DFE_ADAPT_REG6_LMS_INVERT_A_RESET_VALUE 0x00000000

 
 
 
#define RX_DFE_ADAPT_REG6_MEASURE_HOLD_ENA_A_OFFSET 0x00000007
#define RX_DFE_ADAPT_REG6_MEASURE_HOLD_ENA_A_BITWIDTH 0x00000001
#define RX_DFE_ADAPT_REG6_MEASURE_HOLD_ENA_A_MASK 0x00000080
#define RX_DFE_ADAPT_REG6_MEASURE_HOLD_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_DFE_ADAPT_REG6_MEASURE_HOLD_ENA_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DFE_ADAPT_REG6_WATCHDOG_CFG_NT_OFFSET 0x00000008
#define RX_DFE_ADAPT_REG6_WATCHDOG_CFG_NT_BITWIDTH 0x00000005
#define RX_DFE_ADAPT_REG6_WATCHDOG_CFG_NT_MASK 0x00001F00
#define RX_DFE_ADAPT_REG6_WATCHDOG_CFG_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DFE_ADAPT_REG6_WATCHDOG_CFG_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_DFE_ADAPT_REG6_UNBONDED_NBONDED_A_OFFSET 0x0000000D
#define RX_DFE_ADAPT_REG6_UNBONDED_NBONDED_A_BITWIDTH 0x00000001
#define RX_DFE_ADAPT_REG6_UNBONDED_NBONDED_A_MASK 0x00002000
#define RX_DFE_ADAPT_REG6_UNBONDED_NBONDED_A_ACCESS AW_CSR_READ_WRITE
#define RX_DFE_ADAPT_REG6_UNBONDED_NBONDED_A_RESET_VALUE 0x00000000

 
 
 
#define RX_DFE_ADAPT_REG6_INIT_ENA_A_OFFSET 0x0000000E
#define RX_DFE_ADAPT_REG6_INIT_ENA_A_BITWIDTH 0x00000001
#define RX_DFE_ADAPT_REG6_INIT_ENA_A_MASK 0x00004000
#define RX_DFE_ADAPT_REG6_INIT_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_DFE_ADAPT_REG6_INIT_ENA_A_RESET_VALUE 0x00000000

 
 
 
#define RX_DFE_ADAPT_REG6_BYPASS_ENA_A_OFFSET 0x0000000F
#define RX_DFE_ADAPT_REG6_BYPASS_ENA_A_BITWIDTH 0x00000001
#define RX_DFE_ADAPT_REG6_BYPASS_ENA_A_MASK 0x00008000
#define RX_DFE_ADAPT_REG6_BYPASS_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_DFE_ADAPT_REG6_BYPASS_ENA_A_RESET_VALUE 0x00000000

 
 
 
#define RX_DFE_ADAPT_REG6_START_BRANCH_NT_OFFSET 0x00000010
#define RX_DFE_ADAPT_REG6_START_BRANCH_NT_BITWIDTH 0x00000006
#define RX_DFE_ADAPT_REG6_START_BRANCH_NT_MASK 0x003F0000
#define RX_DFE_ADAPT_REG6_START_BRANCH_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DFE_ADAPT_REG6_START_BRANCH_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_DFE_ADAPT_REG6_ADAPT_ENA_A_OFFSET 0x00000016
#define RX_DFE_ADAPT_REG6_ADAPT_ENA_A_BITWIDTH 0x00000001
#define RX_DFE_ADAPT_REG6_ADAPT_ENA_A_MASK 0x00400000
#define RX_DFE_ADAPT_REG6_ADAPT_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_DFE_ADAPT_REG6_ADAPT_ENA_A_RESET_VALUE 0x00000000

 
 
 
#define RX_DFE_ADAPT_REG6_ADAPT_START_A_OFFSET 0x00000017
#define RX_DFE_ADAPT_REG6_ADAPT_START_A_BITWIDTH 0x00000001
#define RX_DFE_ADAPT_REG6_ADAPT_START_A_MASK 0x00800000
#define RX_DFE_ADAPT_REG6_ADAPT_START_A_ACCESS AW_CSR_READ_WRITE
#define RX_DFE_ADAPT_REG6_ADAPT_START_A_RESET_VALUE 0x00000000

 
 
 
#define RX_DFE_ADAPT_REG6_UNBONDED_STOP_BRANCH_NT_OFFSET 0x00000018
#define RX_DFE_ADAPT_REG6_UNBONDED_STOP_BRANCH_NT_BITWIDTH 0x00000006
#define RX_DFE_ADAPT_REG6_UNBONDED_STOP_BRANCH_NT_MASK 0x3F000000
#define RX_DFE_ADAPT_REG6_UNBONDED_STOP_BRANCH_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DFE_ADAPT_REG6_UNBONDED_STOP_BRANCH_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_DFE_ADAPT_REG6_FFE_DFE_ADAPT_START_A_OFFSET 0x0000001E
#define RX_DFE_ADAPT_REG6_FFE_DFE_ADAPT_START_A_BITWIDTH 0x00000001
#define RX_DFE_ADAPT_REG6_FFE_DFE_ADAPT_START_A_MASK 0x40000000
#define RX_DFE_ADAPT_REG6_FFE_DFE_ADAPT_START_A_ACCESS AW_CSR_READ_WRITE
#define RX_DFE_ADAPT_REG6_FFE_DFE_ADAPT_START_A_RESET_VALUE 0x00000000

 
 
 
#define RX_DFE_ADAPT_REG6_TGT_SEL_MODE_NT_OFFSET 0x0000001F
#define RX_DFE_ADAPT_REG6_TGT_SEL_MODE_NT_BITWIDTH 0x00000001
#define RX_DFE_ADAPT_REG6_TGT_SEL_MODE_NT_MASK 0x80000000
#define RX_DFE_ADAPT_REG6_TGT_SEL_MODE_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DFE_ADAPT_REG6_TGT_SEL_MODE_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DFE_ADAPT_REG7_ADDR 0x02000344
#define RX_DFE_ADAPT_REG7_SIZE 32

 
 
 
#define RX_DFE_ADAPT_REG7_TGT_EL3_NT_OFFSET 0x00000000
#define RX_DFE_ADAPT_REG7_TGT_EL3_NT_BITWIDTH 0x00000008
#define RX_DFE_ADAPT_REG7_TGT_EL3_NT_MASK 0x000000FF
#define RX_DFE_ADAPT_REG7_TGT_EL3_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DFE_ADAPT_REG7_TGT_EL3_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_DFE_ADAPT_REG7_TGT_EL1_NT_OFFSET 0x00000008
#define RX_DFE_ADAPT_REG7_TGT_EL1_NT_BITWIDTH 0x00000008
#define RX_DFE_ADAPT_REG7_TGT_EL1_NT_MASK 0x0000FF00
#define RX_DFE_ADAPT_REG7_TGT_EL1_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DFE_ADAPT_REG7_TGT_EL1_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_DFE_ADAPT_REG7_TGT_EH1_NT_OFFSET 0x00000010
#define RX_DFE_ADAPT_REG7_TGT_EH1_NT_BITWIDTH 0x00000008
#define RX_DFE_ADAPT_REG7_TGT_EH1_NT_MASK 0x00FF0000
#define RX_DFE_ADAPT_REG7_TGT_EH1_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DFE_ADAPT_REG7_TGT_EH1_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_DFE_ADAPT_REG7_TGT_EH3_NT_OFFSET 0x00000018
#define RX_DFE_ADAPT_REG7_TGT_EH3_NT_BITWIDTH 0x00000008
#define RX_DFE_ADAPT_REG7_TGT_EH3_NT_MASK 0xFF000000
#define RX_DFE_ADAPT_REG7_TGT_EH3_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DFE_ADAPT_REG7_TGT_EH3_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DFE_ADAPT_REG8_ADDR 0x02000348
#define RX_DFE_ADAPT_REG8_SIZE 32

 
 
 
#define RX_DFE_ADAPT_REG8_DBG_BRANCH_SEL_NT_OFFSET 0x00000000
#define RX_DFE_ADAPT_REG8_DBG_BRANCH_SEL_NT_BITWIDTH 0x00000006
#define RX_DFE_ADAPT_REG8_DBG_BRANCH_SEL_NT_MASK 0x0000003F
#define RX_DFE_ADAPT_REG8_DBG_BRANCH_SEL_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DFE_ADAPT_REG8_DBG_BRANCH_SEL_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DFE_ADAPT_REG9_ADDR 0x0200034C
#define RX_DFE_ADAPT_REG9_SIZE 32

 
 
 
#define RX_DFE_ADAPT_REG9_DFE_NRZ_TAP1_EXTERNAL_NT_OFFSET 0x00000000
#define RX_DFE_ADAPT_REG9_DFE_NRZ_TAP1_EXTERNAL_NT_BITWIDTH 0x00000008
#define RX_DFE_ADAPT_REG9_DFE_NRZ_TAP1_EXTERNAL_NT_MASK 0x000000FF
#define RX_DFE_ADAPT_REG9_DFE_NRZ_TAP1_EXTERNAL_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DFE_ADAPT_REG9_DFE_NRZ_TAP1_EXTERNAL_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_DFE_ADAPT_REG9_DFE_NRZ_2TAP_ENA_NT_OFFSET 0x00000008
#define RX_DFE_ADAPT_REG9_DFE_NRZ_2TAP_ENA_NT_BITWIDTH 0x00000001
#define RX_DFE_ADAPT_REG9_DFE_NRZ_2TAP_ENA_NT_MASK 0x00000100
#define RX_DFE_ADAPT_REG9_DFE_NRZ_2TAP_ENA_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DFE_ADAPT_REG9_DFE_NRZ_2TAP_ENA_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DFE_ADAPT_STATUS_ADDR 0x02000350
#define RX_DFE_ADAPT_STATUS_SIZE 32

 
 
 
#define RX_DFE_ADAPT_STATUS_LOCK_A_OFFSET 0x00000000
#define RX_DFE_ADAPT_STATUS_LOCK_A_BITWIDTH 0x00000001
#define RX_DFE_ADAPT_STATUS_LOCK_A_MASK 0x00000001
#define RX_DFE_ADAPT_STATUS_LOCK_A_ACCESS AW_CSR_READ_ONLY
#define RX_DFE_ADAPT_STATUS_LOCK_A_RESET_VALUE 0x00000000

 
 
 
#define RX_DFE_ADAPT_STATUS_DERIV_LOCK_A_OFFSET 0x00000001
#define RX_DFE_ADAPT_STATUS_DERIV_LOCK_A_BITWIDTH 0x00000001
#define RX_DFE_ADAPT_STATUS_DERIV_LOCK_A_MASK 0x00000002
#define RX_DFE_ADAPT_STATUS_DERIV_LOCK_A_ACCESS AW_CSR_READ_ONLY
#define RX_DFE_ADAPT_STATUS_DERIV_LOCK_A_RESET_VALUE 0x00000000

 
 
 
#define RX_DFE_ADAPT_STATUS_WATCHDOG_TIMEOUT_A_OFFSET 0x00000002
#define RX_DFE_ADAPT_STATUS_WATCHDOG_TIMEOUT_A_BITWIDTH 0x00000001
#define RX_DFE_ADAPT_STATUS_WATCHDOG_TIMEOUT_A_MASK 0x00000004
#define RX_DFE_ADAPT_STATUS_WATCHDOG_TIMEOUT_A_ACCESS AW_CSR_READ_ONLY
#define RX_DFE_ADAPT_STATUS_WATCHDOG_TIMEOUT_A_RESET_VALUE 0x00000000

 
 
 
#define RX_DFE_ADAPT_STATUS_ADAPT_STATE_A_OFFSET 0x00000003
#define RX_DFE_ADAPT_STATUS_ADAPT_STATE_A_BITWIDTH 0x00000004
#define RX_DFE_ADAPT_STATUS_ADAPT_STATE_A_MASK 0x00000078
#define RX_DFE_ADAPT_STATUS_ADAPT_STATE_A_ACCESS AW_CSR_READ_ONLY
#define RX_DFE_ADAPT_STATUS_ADAPT_STATE_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DS_ADDR 0x02000354
#define RX_DS_SIZE 32

 
 
 
 
 
 
 
#define RX_DS_DCO_BIAS_ADJ_NT_OFFSET 0x00000000
#define RX_DS_DCO_BIAS_ADJ_NT_BITWIDTH 0x00000002
#define RX_DS_DCO_BIAS_ADJ_NT_MASK 0x00000003
#define RX_DS_DCO_BIAS_ADJ_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DS_DCO_BIAS_ADJ_NT_RESET_VALUE 0x00000001

 
 
 
 
 
#define RX_DS_INT_BW_NT_OFFSET 0x00000002
#define RX_DS_INT_BW_NT_BITWIDTH 0x00000002
#define RX_DS_INT_BW_NT_MASK 0x0000000C
#define RX_DS_INT_BW_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DS_INT_BW_NT_RESET_VALUE 0x00000002

 
 
 
 
 
#define RX_DS_INT_GAIN_NT_OFFSET 0x00000004
#define RX_DS_INT_GAIN_NT_BITWIDTH 0x00000002
#define RX_DS_INT_GAIN_NT_MASK 0x00000030
#define RX_DS_INT_GAIN_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DS_INT_GAIN_NT_RESET_VALUE 0x00000001

 
 
 
#define RX_DS_BBDET_DE_ENA_NT_OFFSET 0x00000006
#define RX_DS_BBDET_DE_ENA_NT_BITWIDTH 0x00000001
#define RX_DS_BBDET_DE_ENA_NT_MASK 0x00000040
#define RX_DS_BBDET_DE_ENA_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DS_BBDET_DE_ENA_NT_RESET_VALUE 0x00000000

 
 
 
 
 
 
 
#define RX_DS_SYNTH_DIV_A_OFFSET 0x00000007
#define RX_DS_SYNTH_DIV_A_BITWIDTH 0x00000009
#define RX_DS_SYNTH_DIV_A_MASK 0x0000FF80
#define RX_DS_SYNTH_DIV_A_ACCESS AW_CSR_READ_WRITE
#define RX_DS_SYNTH_DIV_A_RESET_VALUE 0x00000000

 
 
 
 
#define RX_DS_DCOREG_SCBYPASS_NT_OFFSET 0x00000010
#define RX_DS_DCOREG_SCBYPASS_NT_BITWIDTH 0x00000001
#define RX_DS_DCOREG_SCBYPASS_NT_MASK 0x00010000
#define RX_DS_DCOREG_SCBYPASS_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DS_DCOREG_SCBYPASS_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DS_DCOREG_NT_OFFSET 0x00000011
#define RX_DS_DCOREG_NT_BITWIDTH 0x00000004
#define RX_DS_DCOREG_NT_MASK 0x001E0000
#define RX_DS_DCOREG_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DS_DCOREG_NT_RESET_VALUE 0x0000000E

 
 
 
 
 
#define RX_DS_PI_BYPASS_NT_OFFSET 0x00000015
#define RX_DS_PI_BYPASS_NT_BITWIDTH 0x00000001
#define RX_DS_PI_BYPASS_NT_MASK 0x00200000
#define RX_DS_PI_BYPASS_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DS_PI_BYPASS_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DS_FRACN_OVR_ENA_NT_OFFSET 0x00000016
#define RX_DS_FRACN_OVR_ENA_NT_BITWIDTH 0x00000001
#define RX_DS_FRACN_OVR_ENA_NT_MASK 0x00400000
#define RX_DS_FRACN_OVR_ENA_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DS_FRACN_OVR_ENA_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_DS_PROP_GAIN_NT_OFFSET 0x00000017
#define RX_DS_PROP_GAIN_NT_BITWIDTH 0x00000001
#define RX_DS_PROP_GAIN_NT_MASK 0x00800000
#define RX_DS_PROP_GAIN_NT_ACCESS AW_CSR_READ_WRITE
#define RX_DS_PROP_GAIN_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_EQDFE_ADDR 0x02000358
#define RX_EQDFE_SIZE 32

 
 
 
#define RX_EQDFE_DFE_ENABLE_NT_OFFSET 0x00000000
#define RX_EQDFE_DFE_ENABLE_NT_BITWIDTH 0x00000001
#define RX_EQDFE_DFE_ENABLE_NT_MASK 0x00000001
#define RX_EQDFE_DFE_ENABLE_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQDFE_DFE_ENABLE_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_EQDFE_QZD_ERR_DISABLE_A_OFFSET 0x00000001
#define RX_EQDFE_QZD_ERR_DISABLE_A_BITWIDTH 0x00000001
#define RX_EQDFE_QZD_ERR_DISABLE_A_MASK 0x00000002
#define RX_EQDFE_QZD_ERR_DISABLE_A_ACCESS AW_CSR_READ_WRITE
#define RX_EQDFE_QZD_ERR_DISABLE_A_RESET_VALUE 0x00000000

 
 
 
#define RX_EQDFE_SRCDATA_TGT_THR_ADAPT_ENA_A_OFFSET 0x00000002
#define RX_EQDFE_SRCDATA_TGT_THR_ADAPT_ENA_A_BITWIDTH 0x00000001
#define RX_EQDFE_SRCDATA_TGT_THR_ADAPT_ENA_A_MASK 0x00000004
#define RX_EQDFE_SRCDATA_TGT_THR_ADAPT_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_EQDFE_SRCDATA_TGT_THR_ADAPT_ENA_A_RESET_VALUE 0x00000001

 
 
 
 
 
 
 
#define RX_EQDFE_SRCDATA_GRP_DISABLE_NT_OFFSET 0x00000003
#define RX_EQDFE_SRCDATA_GRP_DISABLE_NT_BITWIDTH 0x00000004
#define RX_EQDFE_SRCDATA_GRP_DISABLE_NT_MASK 0x00000078
#define RX_EQDFE_SRCDATA_GRP_DISABLE_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQDFE_SRCDATA_GRP_DISABLE_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_EQDFE_REG1_ADDR 0x0200035C
#define RX_EQDFE_REG1_SIZE 32

 
 
 
#define RX_EQDFE_REG1_BRANCH_DISABLE1_NT_OFFSET 0x00000000
#define RX_EQDFE_REG1_BRANCH_DISABLE1_NT_BITWIDTH 0x00000020
#define RX_EQDFE_REG1_BRANCH_DISABLE1_NT_MASK 0xFFFFFFFF
#define RX_EQDFE_REG1_BRANCH_DISABLE1_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQDFE_REG1_BRANCH_DISABLE1_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_EQDFE_REG2_ADDR 0x02000360
#define RX_EQDFE_REG2_SIZE 32

 
 
 
#define RX_EQDFE_REG2_BRANCH_DISABLE2_NT_OFFSET 0x00000000
#define RX_EQDFE_REG2_BRANCH_DISABLE2_NT_BITWIDTH 0x00000020
#define RX_EQDFE_REG2_BRANCH_DISABLE2_NT_MASK 0xFFFFFFFF
#define RX_EQDFE_REG2_BRANCH_DISABLE2_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQDFE_REG2_BRANCH_DISABLE2_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_EQFFE_CKGATE_REG0_ADDR 0x02000364
#define RX_EQFFE_CKGATE_REG0_SIZE 32

 
 
 
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH0_NT_OFFSET 0x00000000
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH0_NT_BITWIDTH 0x00000001
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH0_NT_MASK 0x00000001
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH0_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH0_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH1_NT_OFFSET 0x00000001
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH1_NT_BITWIDTH 0x00000001
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH1_NT_MASK 0x00000002
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH1_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH1_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH2_NT_OFFSET 0x00000002
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH2_NT_BITWIDTH 0x00000001
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH2_NT_MASK 0x00000004
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH2_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH2_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH3_NT_OFFSET 0x00000003
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH3_NT_BITWIDTH 0x00000001
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH3_NT_MASK 0x00000008
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH3_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH3_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH4_NT_OFFSET 0x00000004
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH4_NT_BITWIDTH 0x00000001
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH4_NT_MASK 0x00000010
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH4_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH4_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH5_NT_OFFSET 0x00000005
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH5_NT_BITWIDTH 0x00000001
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH5_NT_MASK 0x00000020
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH5_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH5_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH6_NT_OFFSET 0x00000006
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH6_NT_BITWIDTH 0x00000001
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH6_NT_MASK 0x00000040
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH6_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH6_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH7_NT_OFFSET 0x00000007
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH7_NT_BITWIDTH 0x00000001
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH7_NT_MASK 0x00000080
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH7_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH7_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH8_NT_OFFSET 0x00000008
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH8_NT_BITWIDTH 0x00000001
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH8_NT_MASK 0x00000100
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH8_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH8_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH9_NT_OFFSET 0x00000009
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH9_NT_BITWIDTH 0x00000001
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH9_NT_MASK 0x00000200
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH9_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH9_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH10_NT_OFFSET 0x0000000A
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH10_NT_BITWIDTH 0x00000001
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH10_NT_MASK 0x00000400
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH10_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH10_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH11_NT_OFFSET 0x0000000B
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH11_NT_BITWIDTH 0x00000001
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH11_NT_MASK 0x00000800
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH11_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH11_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH12_NT_OFFSET 0x0000000C
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH12_NT_BITWIDTH 0x00000001
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH12_NT_MASK 0x00001000
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH12_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH12_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH13_NT_OFFSET 0x0000000D
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH13_NT_BITWIDTH 0x00000001
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH13_NT_MASK 0x00002000
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH13_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH13_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH14_NT_OFFSET 0x0000000E
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH14_NT_BITWIDTH 0x00000001
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH14_NT_MASK 0x00004000
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH14_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH14_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH15_NT_OFFSET 0x0000000F
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH15_NT_BITWIDTH 0x00000001
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH15_NT_MASK 0x00008000
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH15_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH15_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH16_NT_OFFSET 0x00000010
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH16_NT_BITWIDTH 0x00000001
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH16_NT_MASK 0x00010000
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH16_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH16_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH17_NT_OFFSET 0x00000011
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH17_NT_BITWIDTH 0x00000001
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH17_NT_MASK 0x00020000
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH17_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH17_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH18_NT_OFFSET 0x00000012
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH18_NT_BITWIDTH 0x00000001
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH18_NT_MASK 0x00040000
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH18_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH18_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH19_NT_OFFSET 0x00000013
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH19_NT_BITWIDTH 0x00000001
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH19_NT_MASK 0x00080000
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH19_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH19_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH20_NT_OFFSET 0x00000014
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH20_NT_BITWIDTH 0x00000001
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH20_NT_MASK 0x00100000
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH20_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH20_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH21_NT_OFFSET 0x00000015
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH21_NT_BITWIDTH 0x00000001
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH21_NT_MASK 0x00200000
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH21_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH21_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH22_NT_OFFSET 0x00000016
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH22_NT_BITWIDTH 0x00000001
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH22_NT_MASK 0x00400000
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH22_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH22_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH23_NT_OFFSET 0x00000017
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH23_NT_BITWIDTH 0x00000001
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH23_NT_MASK 0x00800000
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH23_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH23_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH24_NT_OFFSET 0x00000018
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH24_NT_BITWIDTH 0x00000001
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH24_NT_MASK 0x01000000
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH24_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH24_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH25_NT_OFFSET 0x00000019
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH25_NT_BITWIDTH 0x00000001
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH25_NT_MASK 0x02000000
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH25_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH25_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH26_NT_OFFSET 0x0000001A
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH26_NT_BITWIDTH 0x00000001
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH26_NT_MASK 0x04000000
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH26_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH26_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH27_NT_OFFSET 0x0000001B
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH27_NT_BITWIDTH 0x00000001
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH27_NT_MASK 0x08000000
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH27_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH27_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH28_NT_OFFSET 0x0000001C
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH28_NT_BITWIDTH 0x00000001
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH28_NT_MASK 0x10000000
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH28_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH28_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH29_NT_OFFSET 0x0000001D
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH29_NT_BITWIDTH 0x00000001
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH29_NT_MASK 0x20000000
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH29_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH29_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH30_NT_OFFSET 0x0000001E
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH30_NT_BITWIDTH 0x00000001
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH30_NT_MASK 0x40000000
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH30_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQFFE_CKGATE_REG0_OVRD_BRANCH30_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_EQFFE_CKGATE_REG1_ADDR 0x02000368
#define RX_EQFFE_CKGATE_REG1_SIZE 32

 
 
 
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH31_NT_OFFSET 0x00000000
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH31_NT_BITWIDTH 0x00000001
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH31_NT_MASK 0x00000001
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH31_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH31_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH32_NT_OFFSET 0x00000001
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH32_NT_BITWIDTH 0x00000001
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH32_NT_MASK 0x00000002
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH32_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH32_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH33_NT_OFFSET 0x00000002
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH33_NT_BITWIDTH 0x00000001
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH33_NT_MASK 0x00000004
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH33_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH33_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH34_NT_OFFSET 0x00000003
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH34_NT_BITWIDTH 0x00000001
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH34_NT_MASK 0x00000008
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH34_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH34_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH35_NT_OFFSET 0x00000004
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH35_NT_BITWIDTH 0x00000001
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH35_NT_MASK 0x00000010
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH35_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH35_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH36_NT_OFFSET 0x00000005
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH36_NT_BITWIDTH 0x00000001
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH36_NT_MASK 0x00000020
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH36_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH36_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH37_NT_OFFSET 0x00000006
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH37_NT_BITWIDTH 0x00000001
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH37_NT_MASK 0x00000040
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH37_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH37_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH38_NT_OFFSET 0x00000007
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH38_NT_BITWIDTH 0x00000001
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH38_NT_MASK 0x00000080
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH38_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH38_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH39_NT_OFFSET 0x00000008
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH39_NT_BITWIDTH 0x00000001
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH39_NT_MASK 0x00000100
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH39_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH39_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH40_NT_OFFSET 0x00000009
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH40_NT_BITWIDTH 0x00000001
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH40_NT_MASK 0x00000200
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH40_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH40_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH41_NT_OFFSET 0x0000000A
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH41_NT_BITWIDTH 0x00000001
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH41_NT_MASK 0x00000400
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH41_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH41_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH42_NT_OFFSET 0x0000000B
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH42_NT_BITWIDTH 0x00000001
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH42_NT_MASK 0x00000800
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH42_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH42_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH43_NT_OFFSET 0x0000000C
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH43_NT_BITWIDTH 0x00000001
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH43_NT_MASK 0x00001000
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH43_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH43_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH44_NT_OFFSET 0x0000000D
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH44_NT_BITWIDTH 0x00000001
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH44_NT_MASK 0x00002000
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH44_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH44_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH45_NT_OFFSET 0x0000000E
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH45_NT_BITWIDTH 0x00000001
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH45_NT_MASK 0x00004000
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH45_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH45_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH46_NT_OFFSET 0x0000000F
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH46_NT_BITWIDTH 0x00000001
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH46_NT_MASK 0x00008000
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH46_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH46_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH47_NT_OFFSET 0x00000010
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH47_NT_BITWIDTH 0x00000001
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH47_NT_MASK 0x00010000
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH47_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH47_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH48_NT_OFFSET 0x00000011
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH48_NT_BITWIDTH 0x00000001
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH48_NT_MASK 0x00020000
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH48_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH48_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH49_NT_OFFSET 0x00000012
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH49_NT_BITWIDTH 0x00000001
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH49_NT_MASK 0x00040000
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH49_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH49_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH50_NT_OFFSET 0x00000013
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH50_NT_BITWIDTH 0x00000001
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH50_NT_MASK 0x00080000
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH50_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH50_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH51_NT_OFFSET 0x00000014
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH51_NT_BITWIDTH 0x00000001
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH51_NT_MASK 0x00100000
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH51_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH51_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH52_NT_OFFSET 0x00000015
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH52_NT_BITWIDTH 0x00000001
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH52_NT_MASK 0x00200000
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH52_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH52_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH53_NT_OFFSET 0x00000016
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH53_NT_BITWIDTH 0x00000001
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH53_NT_MASK 0x00400000
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH53_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH53_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH54_NT_OFFSET 0x00000017
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH54_NT_BITWIDTH 0x00000001
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH54_NT_MASK 0x00800000
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH54_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH54_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH55_NT_OFFSET 0x00000018
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH55_NT_BITWIDTH 0x00000001
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH55_NT_MASK 0x01000000
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH55_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH55_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH56_NT_OFFSET 0x00000019
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH56_NT_BITWIDTH 0x00000001
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH56_NT_MASK 0x02000000
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH56_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH56_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH57_NT_OFFSET 0x0000001A
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH57_NT_BITWIDTH 0x00000001
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH57_NT_MASK 0x04000000
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH57_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH57_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH58_NT_OFFSET 0x0000001B
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH58_NT_BITWIDTH 0x00000001
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH58_NT_MASK 0x08000000
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH58_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH58_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH59_NT_OFFSET 0x0000001C
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH59_NT_BITWIDTH 0x00000001
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH59_NT_MASK 0x10000000
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH59_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH59_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH60_NT_OFFSET 0x0000001D
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH60_NT_BITWIDTH 0x00000001
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH60_NT_MASK 0x20000000
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH60_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH60_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH61_NT_OFFSET 0x0000001E
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH61_NT_BITWIDTH 0x00000001
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH61_NT_MASK 0x40000000
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH61_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQFFE_CKGATE_REG1_OVRD_BRANCH61_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_EQFFE_CKGATE_REG2_ADDR 0x0200036C
#define RX_EQFFE_CKGATE_REG2_SIZE 32

 
 
 
#define RX_EQFFE_CKGATE_REG2_OVRD_BRANCH62_NT_OFFSET 0x00000000
#define RX_EQFFE_CKGATE_REG2_OVRD_BRANCH62_NT_BITWIDTH 0x00000001
#define RX_EQFFE_CKGATE_REG2_OVRD_BRANCH62_NT_MASK 0x00000001
#define RX_EQFFE_CKGATE_REG2_OVRD_BRANCH62_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQFFE_CKGATE_REG2_OVRD_BRANCH62_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_EQFFE_CKGATE_REG2_OVRD_BRANCH63_NT_OFFSET 0x00000001
#define RX_EQFFE_CKGATE_REG2_OVRD_BRANCH63_NT_BITWIDTH 0x00000001
#define RX_EQFFE_CKGATE_REG2_OVRD_BRANCH63_NT_MASK 0x00000002
#define RX_EQFFE_CKGATE_REG2_OVRD_BRANCH63_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQFFE_CKGATE_REG2_OVRD_BRANCH63_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_EQFFE_CLK_ADDR 0x02000370
#define RX_EQFFE_CLK_SIZE 32

 
 
 
#define RX_EQFFE_CLK_DISABLE_TAP0_NT_OFFSET 0x00000000
#define RX_EQFFE_CLK_DISABLE_TAP0_NT_BITWIDTH 0x00000001
#define RX_EQFFE_CLK_DISABLE_TAP0_NT_MASK 0x00000001
#define RX_EQFFE_CLK_DISABLE_TAP0_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQFFE_CLK_DISABLE_TAP0_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_EQFFE_CLK_DISABLE_TAP1_NT_OFFSET 0x00000001
#define RX_EQFFE_CLK_DISABLE_TAP1_NT_BITWIDTH 0x00000001
#define RX_EQFFE_CLK_DISABLE_TAP1_NT_MASK 0x00000002
#define RX_EQFFE_CLK_DISABLE_TAP1_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQFFE_CLK_DISABLE_TAP1_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_EQFFE_CLK_DISABLE_TAP2_NT_OFFSET 0x00000002
#define RX_EQFFE_CLK_DISABLE_TAP2_NT_BITWIDTH 0x00000001
#define RX_EQFFE_CLK_DISABLE_TAP2_NT_MASK 0x00000004
#define RX_EQFFE_CLK_DISABLE_TAP2_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQFFE_CLK_DISABLE_TAP2_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_EQFFE_CLK_DISABLE_TAP3_NT_OFFSET 0x00000003
#define RX_EQFFE_CLK_DISABLE_TAP3_NT_BITWIDTH 0x00000001
#define RX_EQFFE_CLK_DISABLE_TAP3_NT_MASK 0x00000008
#define RX_EQFFE_CLK_DISABLE_TAP3_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQFFE_CLK_DISABLE_TAP3_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_EQFFE_CLK_DISABLE_TAP4_NT_OFFSET 0x00000004
#define RX_EQFFE_CLK_DISABLE_TAP4_NT_BITWIDTH 0x00000001
#define RX_EQFFE_CLK_DISABLE_TAP4_NT_MASK 0x00000010
#define RX_EQFFE_CLK_DISABLE_TAP4_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQFFE_CLK_DISABLE_TAP4_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_EQFFE_CLK_DISABLE_TAP5_NT_OFFSET 0x00000005
#define RX_EQFFE_CLK_DISABLE_TAP5_NT_BITWIDTH 0x00000001
#define RX_EQFFE_CLK_DISABLE_TAP5_NT_MASK 0x00000020
#define RX_EQFFE_CLK_DISABLE_TAP5_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQFFE_CLK_DISABLE_TAP5_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_EQFFE_CLK_DISABLE_TAP6_NT_OFFSET 0x00000006
#define RX_EQFFE_CLK_DISABLE_TAP6_NT_BITWIDTH 0x00000001
#define RX_EQFFE_CLK_DISABLE_TAP6_NT_MASK 0x00000040
#define RX_EQFFE_CLK_DISABLE_TAP6_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQFFE_CLK_DISABLE_TAP6_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_EQFFE_CLK_DISABLE_TAP7_NT_OFFSET 0x00000007
#define RX_EQFFE_CLK_DISABLE_TAP7_NT_BITWIDTH 0x00000001
#define RX_EQFFE_CLK_DISABLE_TAP7_NT_MASK 0x00000080
#define RX_EQFFE_CLK_DISABLE_TAP7_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQFFE_CLK_DISABLE_TAP7_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_EQFFE_CLK_DISABLE_TAP8_NT_OFFSET 0x00000008
#define RX_EQFFE_CLK_DISABLE_TAP8_NT_BITWIDTH 0x00000001
#define RX_EQFFE_CLK_DISABLE_TAP8_NT_MASK 0x00000100
#define RX_EQFFE_CLK_DISABLE_TAP8_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQFFE_CLK_DISABLE_TAP8_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_EQFFE_CLK_DISABLE_TAP9_NT_OFFSET 0x00000009
#define RX_EQFFE_CLK_DISABLE_TAP9_NT_BITWIDTH 0x00000001
#define RX_EQFFE_CLK_DISABLE_TAP9_NT_MASK 0x00000200
#define RX_EQFFE_CLK_DISABLE_TAP9_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQFFE_CLK_DISABLE_TAP9_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_EQFFE_CLK_DISABLE_TAP10_NT_OFFSET 0x0000000A
#define RX_EQFFE_CLK_DISABLE_TAP10_NT_BITWIDTH 0x00000001
#define RX_EQFFE_CLK_DISABLE_TAP10_NT_MASK 0x00000400
#define RX_EQFFE_CLK_DISABLE_TAP10_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQFFE_CLK_DISABLE_TAP10_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_EQFFE_CLK_DISABLE_TAP11_NT_OFFSET 0x0000000B
#define RX_EQFFE_CLK_DISABLE_TAP11_NT_BITWIDTH 0x00000001
#define RX_EQFFE_CLK_DISABLE_TAP11_NT_MASK 0x00000800
#define RX_EQFFE_CLK_DISABLE_TAP11_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQFFE_CLK_DISABLE_TAP11_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_EQFFE_CLK_DISABLE_TAP12_NT_OFFSET 0x0000000C
#define RX_EQFFE_CLK_DISABLE_TAP12_NT_BITWIDTH 0x00000001
#define RX_EQFFE_CLK_DISABLE_TAP12_NT_MASK 0x00001000
#define RX_EQFFE_CLK_DISABLE_TAP12_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQFFE_CLK_DISABLE_TAP12_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_EQFFE_CLK_DISABLE_TAP13_NT_OFFSET 0x0000000D
#define RX_EQFFE_CLK_DISABLE_TAP13_NT_BITWIDTH 0x00000001
#define RX_EQFFE_CLK_DISABLE_TAP13_NT_MASK 0x00002000
#define RX_EQFFE_CLK_DISABLE_TAP13_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQFFE_CLK_DISABLE_TAP13_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_EQFFE_CLK_DISABLE_TAP14_NT_OFFSET 0x0000000E
#define RX_EQFFE_CLK_DISABLE_TAP14_NT_BITWIDTH 0x00000001
#define RX_EQFFE_CLK_DISABLE_TAP14_NT_MASK 0x00004000
#define RX_EQFFE_CLK_DISABLE_TAP14_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQFFE_CLK_DISABLE_TAP14_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_EQFFE_CLK_DISABLE_TAP15_NT_OFFSET 0x0000000F
#define RX_EQFFE_CLK_DISABLE_TAP15_NT_BITWIDTH 0x00000001
#define RX_EQFFE_CLK_DISABLE_TAP15_NT_MASK 0x00008000
#define RX_EQFFE_CLK_DISABLE_TAP15_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQFFE_CLK_DISABLE_TAP15_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_EQFFE_CLK_DISABLE_TAP16_NT_OFFSET 0x00000010
#define RX_EQFFE_CLK_DISABLE_TAP16_NT_BITWIDTH 0x00000001
#define RX_EQFFE_CLK_DISABLE_TAP16_NT_MASK 0x00010000
#define RX_EQFFE_CLK_DISABLE_TAP16_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQFFE_CLK_DISABLE_TAP16_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_EQFFE_CLK_DISABLE_TAP17_NT_OFFSET 0x00000011
#define RX_EQFFE_CLK_DISABLE_TAP17_NT_BITWIDTH 0x00000001
#define RX_EQFFE_CLK_DISABLE_TAP17_NT_MASK 0x00020000
#define RX_EQFFE_CLK_DISABLE_TAP17_NT_ACCESS AW_CSR_READ_WRITE
#define RX_EQFFE_CLK_DISABLE_TAP17_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_FFE_ADAPT_BACKGROUND_ADDR 0x02000374
#define RX_FFE_ADAPT_BACKGROUND_SIZE 32

 
 
 
#define RX_FFE_ADAPT_BACKGROUND_LMS_MU_NT_OFFSET 0x00000000
#define RX_FFE_ADAPT_BACKGROUND_LMS_MU_NT_BITWIDTH 0x00000005
#define RX_FFE_ADAPT_BACKGROUND_LMS_MU_NT_MASK 0x0000001F
#define RX_FFE_ADAPT_BACKGROUND_LMS_MU_NT_ACCESS AW_CSR_READ_WRITE
#define RX_FFE_ADAPT_BACKGROUND_LMS_MU_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_FFE_ADAPT_BACKGROUND_WATCHDOG_CFG_NT_OFFSET 0x00000008
#define RX_FFE_ADAPT_BACKGROUND_WATCHDOG_CFG_NT_BITWIDTH 0x00000005
#define RX_FFE_ADAPT_BACKGROUND_WATCHDOG_CFG_NT_MASK 0x00001F00
#define RX_FFE_ADAPT_BACKGROUND_WATCHDOG_CFG_NT_ACCESS AW_CSR_READ_WRITE
#define RX_FFE_ADAPT_BACKGROUND_WATCHDOG_CFG_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_FFE_ADAPT_CMA_ADDR 0x02000378
#define RX_FFE_ADAPT_CMA_SIZE 32

 
 
 
#define RX_FFE_ADAPT_CMA_LMS_MU_NT_OFFSET 0x00000000
#define RX_FFE_ADAPT_CMA_LMS_MU_NT_BITWIDTH 0x00000005
#define RX_FFE_ADAPT_CMA_LMS_MU_NT_MASK 0x0000001F
#define RX_FFE_ADAPT_CMA_LMS_MU_NT_ACCESS AW_CSR_READ_WRITE
#define RX_FFE_ADAPT_CMA_LMS_MU_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_FFE_ADAPT_CMA_WATCHDOG_CFG_NT_OFFSET 0x00000008
#define RX_FFE_ADAPT_CMA_WATCHDOG_CFG_NT_BITWIDTH 0x00000005
#define RX_FFE_ADAPT_CMA_WATCHDOG_CFG_NT_MASK 0x00001F00
#define RX_FFE_ADAPT_CMA_WATCHDOG_CFG_NT_ACCESS AW_CSR_READ_WRITE
#define RX_FFE_ADAPT_CMA_WATCHDOG_CFG_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_FFE_ADAPT_COEF_RDREG0_ADDR 0x0200037C
#define RX_FFE_ADAPT_COEF_RDREG0_SIZE 32

 
 
 
#define RX_FFE_ADAPT_COEF_RDREG0_TAP0_NT_OFFSET 0x00000000
#define RX_FFE_ADAPT_COEF_RDREG0_TAP0_NT_BITWIDTH 0x00000005
#define RX_FFE_ADAPT_COEF_RDREG0_TAP0_NT_MASK 0x0000001F
#define RX_FFE_ADAPT_COEF_RDREG0_TAP0_NT_ACCESS AW_CSR_READ_ONLY
#define RX_FFE_ADAPT_COEF_RDREG0_TAP0_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_FFE_ADAPT_COEF_RDREG0_TAP1_NT_OFFSET 0x00000005
#define RX_FFE_ADAPT_COEF_RDREG0_TAP1_NT_BITWIDTH 0x00000005
#define RX_FFE_ADAPT_COEF_RDREG0_TAP1_NT_MASK 0x000003E0
#define RX_FFE_ADAPT_COEF_RDREG0_TAP1_NT_ACCESS AW_CSR_READ_ONLY
#define RX_FFE_ADAPT_COEF_RDREG0_TAP1_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_FFE_ADAPT_COEF_RDREG0_TAP2_NT_OFFSET 0x0000000A
#define RX_FFE_ADAPT_COEF_RDREG0_TAP2_NT_BITWIDTH 0x00000005
#define RX_FFE_ADAPT_COEF_RDREG0_TAP2_NT_MASK 0x00007C00
#define RX_FFE_ADAPT_COEF_RDREG0_TAP2_NT_ACCESS AW_CSR_READ_ONLY
#define RX_FFE_ADAPT_COEF_RDREG0_TAP2_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_FFE_ADAPT_COEF_RDREG0_TAP3_NT_OFFSET 0x0000000F
#define RX_FFE_ADAPT_COEF_RDREG0_TAP3_NT_BITWIDTH 0x00000005
#define RX_FFE_ADAPT_COEF_RDREG0_TAP3_NT_MASK 0x000F8000
#define RX_FFE_ADAPT_COEF_RDREG0_TAP3_NT_ACCESS AW_CSR_READ_ONLY
#define RX_FFE_ADAPT_COEF_RDREG0_TAP3_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_FFE_ADAPT_COEF_RDREG0_TAP4_NT_OFFSET 0x00000014
#define RX_FFE_ADAPT_COEF_RDREG0_TAP4_NT_BITWIDTH 0x00000005
#define RX_FFE_ADAPT_COEF_RDREG0_TAP4_NT_MASK 0x01F00000
#define RX_FFE_ADAPT_COEF_RDREG0_TAP4_NT_ACCESS AW_CSR_READ_ONLY
#define RX_FFE_ADAPT_COEF_RDREG0_TAP4_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_FFE_ADAPT_COEF_RDREG0_TAP5_NT_OFFSET 0x00000019
#define RX_FFE_ADAPT_COEF_RDREG0_TAP5_NT_BITWIDTH 0x00000005
#define RX_FFE_ADAPT_COEF_RDREG0_TAP5_NT_MASK 0x3E000000
#define RX_FFE_ADAPT_COEF_RDREG0_TAP5_NT_ACCESS AW_CSR_READ_ONLY
#define RX_FFE_ADAPT_COEF_RDREG0_TAP5_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_FFE_ADAPT_COEF_RDREG1_ADDR 0x02000380
#define RX_FFE_ADAPT_COEF_RDREG1_SIZE 32

 
 
 
#define RX_FFE_ADAPT_COEF_RDREG1_TAP6_NT_OFFSET 0x00000000
#define RX_FFE_ADAPT_COEF_RDREG1_TAP6_NT_BITWIDTH 0x00000006
#define RX_FFE_ADAPT_COEF_RDREG1_TAP6_NT_MASK 0x0000003F
#define RX_FFE_ADAPT_COEF_RDREG1_TAP6_NT_ACCESS AW_CSR_READ_ONLY
#define RX_FFE_ADAPT_COEF_RDREG1_TAP6_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_FFE_ADAPT_COEF_RDREG1_TAP7_NT_OFFSET 0x00000006
#define RX_FFE_ADAPT_COEF_RDREG1_TAP7_NT_BITWIDTH 0x00000006
#define RX_FFE_ADAPT_COEF_RDREG1_TAP7_NT_MASK 0x00000FC0
#define RX_FFE_ADAPT_COEF_RDREG1_TAP7_NT_ACCESS AW_CSR_READ_ONLY
#define RX_FFE_ADAPT_COEF_RDREG1_TAP7_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_FFE_ADAPT_COEF_RDREG1_TAP8_NT_OFFSET 0x0000000C
#define RX_FFE_ADAPT_COEF_RDREG1_TAP8_NT_BITWIDTH 0x00000007
#define RX_FFE_ADAPT_COEF_RDREG1_TAP8_NT_MASK 0x0007F000
#define RX_FFE_ADAPT_COEF_RDREG1_TAP8_NT_ACCESS AW_CSR_READ_ONLY
#define RX_FFE_ADAPT_COEF_RDREG1_TAP8_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_FFE_ADAPT_COEF_RDREG1_TAP9_NT_OFFSET 0x00000013
#define RX_FFE_ADAPT_COEF_RDREG1_TAP9_NT_BITWIDTH 0x00000008
#define RX_FFE_ADAPT_COEF_RDREG1_TAP9_NT_MASK 0x07F80000
#define RX_FFE_ADAPT_COEF_RDREG1_TAP9_NT_ACCESS AW_CSR_READ_ONLY
#define RX_FFE_ADAPT_COEF_RDREG1_TAP9_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_FFE_ADAPT_COEF_RDREG2_ADDR 0x02000384
#define RX_FFE_ADAPT_COEF_RDREG2_SIZE 32

 
 
 
#define RX_FFE_ADAPT_COEF_RDREG2_TAP10_NT_OFFSET 0x00000000
#define RX_FFE_ADAPT_COEF_RDREG2_TAP10_NT_BITWIDTH 0x00000008
#define RX_FFE_ADAPT_COEF_RDREG2_TAP10_NT_MASK 0x000000FF
#define RX_FFE_ADAPT_COEF_RDREG2_TAP10_NT_ACCESS AW_CSR_READ_ONLY
#define RX_FFE_ADAPT_COEF_RDREG2_TAP10_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_FFE_ADAPT_COEF_RDREG2_TAP11_NT_OFFSET 0x00000008
#define RX_FFE_ADAPT_COEF_RDREG2_TAP11_NT_BITWIDTH 0x00000008
#define RX_FFE_ADAPT_COEF_RDREG2_TAP11_NT_MASK 0x0000FF00
#define RX_FFE_ADAPT_COEF_RDREG2_TAP11_NT_ACCESS AW_CSR_READ_ONLY
#define RX_FFE_ADAPT_COEF_RDREG2_TAP11_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_FFE_ADAPT_COEF_RDREG2_TAP12_NT_OFFSET 0x00000010
#define RX_FFE_ADAPT_COEF_RDREG2_TAP12_NT_BITWIDTH 0x00000009
#define RX_FFE_ADAPT_COEF_RDREG2_TAP12_NT_MASK 0x01FF0000
#define RX_FFE_ADAPT_COEF_RDREG2_TAP12_NT_ACCESS AW_CSR_READ_ONLY
#define RX_FFE_ADAPT_COEF_RDREG2_TAP12_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_FFE_ADAPT_COEF_RDREG3_ADDR 0x02000388
#define RX_FFE_ADAPT_COEF_RDREG3_SIZE 32

 
 
 
#define RX_FFE_ADAPT_COEF_RDREG3_TAP13_NT_OFFSET 0x00000000
#define RX_FFE_ADAPT_COEF_RDREG3_TAP13_NT_BITWIDTH 0x0000000A
#define RX_FFE_ADAPT_COEF_RDREG3_TAP13_NT_MASK 0x000003FF
#define RX_FFE_ADAPT_COEF_RDREG3_TAP13_NT_ACCESS AW_CSR_READ_ONLY
#define RX_FFE_ADAPT_COEF_RDREG3_TAP13_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_FFE_ADAPT_COEF_RDREG3_TAP14_NT_OFFSET 0x0000000A
#define RX_FFE_ADAPT_COEF_RDREG3_TAP14_NT_BITWIDTH 0x00000009
#define RX_FFE_ADAPT_COEF_RDREG3_TAP14_NT_MASK 0x0007FC00
#define RX_FFE_ADAPT_COEF_RDREG3_TAP14_NT_ACCESS AW_CSR_READ_ONLY
#define RX_FFE_ADAPT_COEF_RDREG3_TAP14_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_FFE_ADAPT_COEF_RDREG3_TAP15_NT_OFFSET 0x00000013
#define RX_FFE_ADAPT_COEF_RDREG3_TAP15_NT_BITWIDTH 0x00000008
#define RX_FFE_ADAPT_COEF_RDREG3_TAP15_NT_MASK 0x07F80000
#define RX_FFE_ADAPT_COEF_RDREG3_TAP15_NT_ACCESS AW_CSR_READ_ONLY
#define RX_FFE_ADAPT_COEF_RDREG3_TAP15_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_FFE_ADAPT_COEF_RDREG4_ADDR 0x0200038C
#define RX_FFE_ADAPT_COEF_RDREG4_SIZE 32

 
 
 
#define RX_FFE_ADAPT_COEF_RDREG4_TAP16_NT_OFFSET 0x00000000
#define RX_FFE_ADAPT_COEF_RDREG4_TAP16_NT_BITWIDTH 0x00000007
#define RX_FFE_ADAPT_COEF_RDREG4_TAP16_NT_MASK 0x0000007F
#define RX_FFE_ADAPT_COEF_RDREG4_TAP16_NT_ACCESS AW_CSR_READ_ONLY
#define RX_FFE_ADAPT_COEF_RDREG4_TAP16_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_FFE_ADAPT_COEF_RDREG4_TAP17_NT_OFFSET 0x00000007
#define RX_FFE_ADAPT_COEF_RDREG4_TAP17_NT_BITWIDTH 0x00000006
#define RX_FFE_ADAPT_COEF_RDREG4_TAP17_NT_MASK 0x00001F80
#define RX_FFE_ADAPT_COEF_RDREG4_TAP17_NT_ACCESS AW_CSR_READ_ONLY
#define RX_FFE_ADAPT_COEF_RDREG4_TAP17_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_FFE_ADAPT_DDLMS_ADDR 0x02000390
#define RX_FFE_ADAPT_DDLMS_SIZE 32

 
 
 
#define RX_FFE_ADAPT_DDLMS_LMS_MU_NT_OFFSET 0x00000000
#define RX_FFE_ADAPT_DDLMS_LMS_MU_NT_BITWIDTH 0x00000005
#define RX_FFE_ADAPT_DDLMS_LMS_MU_NT_MASK 0x0000001F
#define RX_FFE_ADAPT_DDLMS_LMS_MU_NT_ACCESS AW_CSR_READ_WRITE
#define RX_FFE_ADAPT_DDLMS_LMS_MU_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_FFE_ADAPT_DDLMS_WATCHDOG_CFG_NT_OFFSET 0x00000008
#define RX_FFE_ADAPT_DDLMS_WATCHDOG_CFG_NT_BITWIDTH 0x00000005
#define RX_FFE_ADAPT_DDLMS_WATCHDOG_CFG_NT_MASK 0x00001F00
#define RX_FFE_ADAPT_DDLMS_WATCHDOG_CFG_NT_ACCESS AW_CSR_READ_WRITE
#define RX_FFE_ADAPT_DDLMS_WATCHDOG_CFG_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_FFE_ADAPT_REG1_ADDR 0x02000394
#define RX_FFE_ADAPT_REG1_SIZE 32

 
 
 
#define RX_FFE_ADAPT_REG1_BRANCH_SEL_A_OFFSET 0x00000000
#define RX_FFE_ADAPT_REG1_BRANCH_SEL_A_BITWIDTH 0x00000008
#define RX_FFE_ADAPT_REG1_BRANCH_SEL_A_MASK 0x000000FF
#define RX_FFE_ADAPT_REG1_BRANCH_SEL_A_ACCESS AW_CSR_READ_WRITE
#define RX_FFE_ADAPT_REG1_BRANCH_SEL_A_RESET_VALUE 0x00000000

 
 
 
#define RX_FFE_ADAPT_REG1_AUTOLOAD_ENA_A_OFFSET 0x00000008
#define RX_FFE_ADAPT_REG1_AUTOLOAD_ENA_A_BITWIDTH 0x00000001
#define RX_FFE_ADAPT_REG1_AUTOLOAD_ENA_A_MASK 0x00000100
#define RX_FFE_ADAPT_REG1_AUTOLOAD_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_FFE_ADAPT_REG1_AUTOLOAD_ENA_A_RESET_VALUE 0x00000000

 
 
 
#define RX_FFE_ADAPT_REG1_BROADCAST_ALL_BRANCHES_ENA_A_OFFSET 0x00000009
#define RX_FFE_ADAPT_REG1_BROADCAST_ALL_BRANCHES_ENA_A_BITWIDTH 0x00000001
#define RX_FFE_ADAPT_REG1_BROADCAST_ALL_BRANCHES_ENA_A_MASK 0x00000200
#define RX_FFE_ADAPT_REG1_BROADCAST_ALL_BRANCHES_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_FFE_ADAPT_REG1_BROADCAST_ALL_BRANCHES_ENA_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_FFE_ADAPT_REG1_BROADCAST_BRANCHES_0_7_ENA_A_OFFSET 0x0000000A
#define RX_FFE_ADAPT_REG1_BROADCAST_BRANCHES_0_7_ENA_A_BITWIDTH 0x00000001
#define RX_FFE_ADAPT_REG1_BROADCAST_BRANCHES_0_7_ENA_A_MASK 0x00000400
#define RX_FFE_ADAPT_REG1_BROADCAST_BRANCHES_0_7_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_FFE_ADAPT_REG1_BROADCAST_BRANCHES_0_7_ENA_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_FFE_ADAPT_REG1_BROADCAST_BRANCHES_8_15_ENA_A_OFFSET 0x0000000B
#define RX_FFE_ADAPT_REG1_BROADCAST_BRANCHES_8_15_ENA_A_BITWIDTH 0x00000001
#define RX_FFE_ADAPT_REG1_BROADCAST_BRANCHES_8_15_ENA_A_MASK 0x00000800
#define RX_FFE_ADAPT_REG1_BROADCAST_BRANCHES_8_15_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_FFE_ADAPT_REG1_BROADCAST_BRANCHES_8_15_ENA_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_FFE_ADAPT_REG1_BROADCAST_BRANCHES_16_23_ENA_A_OFFSET 0x0000000C
#define RX_FFE_ADAPT_REG1_BROADCAST_BRANCHES_16_23_ENA_A_BITWIDTH 0x00000001
#define RX_FFE_ADAPT_REG1_BROADCAST_BRANCHES_16_23_ENA_A_MASK 0x00001000
#define RX_FFE_ADAPT_REG1_BROADCAST_BRANCHES_16_23_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_FFE_ADAPT_REG1_BROADCAST_BRANCHES_16_23_ENA_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_FFE_ADAPT_REG1_BROADCAST_BRANCHES_24_31_ENA_A_OFFSET 0x0000000D
#define RX_FFE_ADAPT_REG1_BROADCAST_BRANCHES_24_31_ENA_A_BITWIDTH 0x00000001
#define RX_FFE_ADAPT_REG1_BROADCAST_BRANCHES_24_31_ENA_A_MASK 0x00002000
#define RX_FFE_ADAPT_REG1_BROADCAST_BRANCHES_24_31_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_FFE_ADAPT_REG1_BROADCAST_BRANCHES_24_31_ENA_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_FFE_ADAPT_REG1_BROADCAST_BRANCHES_32_39_ENA_A_OFFSET 0x0000000E
#define RX_FFE_ADAPT_REG1_BROADCAST_BRANCHES_32_39_ENA_A_BITWIDTH 0x00000001
#define RX_FFE_ADAPT_REG1_BROADCAST_BRANCHES_32_39_ENA_A_MASK 0x00004000
#define RX_FFE_ADAPT_REG1_BROADCAST_BRANCHES_32_39_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_FFE_ADAPT_REG1_BROADCAST_BRANCHES_32_39_ENA_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_FFE_ADAPT_REG1_BROADCAST_BRANCHES_40_47_ENA_A_OFFSET 0x0000000F
#define RX_FFE_ADAPT_REG1_BROADCAST_BRANCHES_40_47_ENA_A_BITWIDTH 0x00000001
#define RX_FFE_ADAPT_REG1_BROADCAST_BRANCHES_40_47_ENA_A_MASK 0x00008000
#define RX_FFE_ADAPT_REG1_BROADCAST_BRANCHES_40_47_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_FFE_ADAPT_REG1_BROADCAST_BRANCHES_40_47_ENA_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_FFE_ADAPT_REG1_BROADCAST_BRANCHES_48_55_ENA_A_OFFSET 0x00000010
#define RX_FFE_ADAPT_REG1_BROADCAST_BRANCHES_48_55_ENA_A_BITWIDTH 0x00000001
#define RX_FFE_ADAPT_REG1_BROADCAST_BRANCHES_48_55_ENA_A_MASK 0x00010000
#define RX_FFE_ADAPT_REG1_BROADCAST_BRANCHES_48_55_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_FFE_ADAPT_REG1_BROADCAST_BRANCHES_48_55_ENA_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_FFE_ADAPT_REG1_BROADCAST_BRANCHES_56_63_ENA_A_OFFSET 0x00000011
#define RX_FFE_ADAPT_REG1_BROADCAST_BRANCHES_56_63_ENA_A_BITWIDTH 0x00000001
#define RX_FFE_ADAPT_REG1_BROADCAST_BRANCHES_56_63_ENA_A_MASK 0x00020000
#define RX_FFE_ADAPT_REG1_BROADCAST_BRANCHES_56_63_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_FFE_ADAPT_REG1_BROADCAST_BRANCHES_56_63_ENA_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_FFE_ADAPT_REG10_ADDR 0x02000398
#define RX_FFE_ADAPT_REG10_SIZE 32

 
 
 
#define RX_FFE_ADAPT_REG10_COEF_INIT_TAP6_NT_OFFSET 0x00000000
#define RX_FFE_ADAPT_REG10_COEF_INIT_TAP6_NT_BITWIDTH 0x00000006
#define RX_FFE_ADAPT_REG10_COEF_INIT_TAP6_NT_MASK 0x0000003F
#define RX_FFE_ADAPT_REG10_COEF_INIT_TAP6_NT_ACCESS AW_CSR_READ_WRITE
#define RX_FFE_ADAPT_REG10_COEF_INIT_TAP6_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_FFE_ADAPT_REG10_COEF_INIT_TAP7_NT_OFFSET 0x00000006
#define RX_FFE_ADAPT_REG10_COEF_INIT_TAP7_NT_BITWIDTH 0x00000006
#define RX_FFE_ADAPT_REG10_COEF_INIT_TAP7_NT_MASK 0x00000FC0
#define RX_FFE_ADAPT_REG10_COEF_INIT_TAP7_NT_ACCESS AW_CSR_READ_WRITE
#define RX_FFE_ADAPT_REG10_COEF_INIT_TAP7_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_FFE_ADAPT_REG10_COEF_INIT_TAP8_NT_OFFSET 0x0000000C
#define RX_FFE_ADAPT_REG10_COEF_INIT_TAP8_NT_BITWIDTH 0x00000007
#define RX_FFE_ADAPT_REG10_COEF_INIT_TAP8_NT_MASK 0x0007F000
#define RX_FFE_ADAPT_REG10_COEF_INIT_TAP8_NT_ACCESS AW_CSR_READ_WRITE
#define RX_FFE_ADAPT_REG10_COEF_INIT_TAP8_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_FFE_ADAPT_REG10_COEF_INIT_TAP9_NT_OFFSET 0x00000013
#define RX_FFE_ADAPT_REG10_COEF_INIT_TAP9_NT_BITWIDTH 0x00000008
#define RX_FFE_ADAPT_REG10_COEF_INIT_TAP9_NT_MASK 0x07F80000
#define RX_FFE_ADAPT_REG10_COEF_INIT_TAP9_NT_ACCESS AW_CSR_READ_WRITE
#define RX_FFE_ADAPT_REG10_COEF_INIT_TAP9_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_FFE_ADAPT_REG11_ADDR 0x0200039C
#define RX_FFE_ADAPT_REG11_SIZE 32

 
 
 
#define RX_FFE_ADAPT_REG11_COEF_INIT_TAP10_NT_OFFSET 0x00000000
#define RX_FFE_ADAPT_REG11_COEF_INIT_TAP10_NT_BITWIDTH 0x00000008
#define RX_FFE_ADAPT_REG11_COEF_INIT_TAP10_NT_MASK 0x000000FF
#define RX_FFE_ADAPT_REG11_COEF_INIT_TAP10_NT_ACCESS AW_CSR_READ_WRITE
#define RX_FFE_ADAPT_REG11_COEF_INIT_TAP10_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_FFE_ADAPT_REG11_COEF_INIT_TAP11_NT_OFFSET 0x00000008
#define RX_FFE_ADAPT_REG11_COEF_INIT_TAP11_NT_BITWIDTH 0x00000008
#define RX_FFE_ADAPT_REG11_COEF_INIT_TAP11_NT_MASK 0x0000FF00
#define RX_FFE_ADAPT_REG11_COEF_INIT_TAP11_NT_ACCESS AW_CSR_READ_WRITE
#define RX_FFE_ADAPT_REG11_COEF_INIT_TAP11_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_FFE_ADAPT_REG11_COEF_INIT_TAP12_NT_OFFSET 0x00000010
#define RX_FFE_ADAPT_REG11_COEF_INIT_TAP12_NT_BITWIDTH 0x00000009
#define RX_FFE_ADAPT_REG11_COEF_INIT_TAP12_NT_MASK 0x01FF0000
#define RX_FFE_ADAPT_REG11_COEF_INIT_TAP12_NT_ACCESS AW_CSR_READ_WRITE
#define RX_FFE_ADAPT_REG11_COEF_INIT_TAP12_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_FFE_ADAPT_REG12_ADDR 0x020003A0
#define RX_FFE_ADAPT_REG12_SIZE 32

 
 
 
#define RX_FFE_ADAPT_REG12_COEF_INIT_TAP13_NT_OFFSET 0x00000000
#define RX_FFE_ADAPT_REG12_COEF_INIT_TAP13_NT_BITWIDTH 0x0000000A
#define RX_FFE_ADAPT_REG12_COEF_INIT_TAP13_NT_MASK 0x000003FF
#define RX_FFE_ADAPT_REG12_COEF_INIT_TAP13_NT_ACCESS AW_CSR_READ_WRITE
#define RX_FFE_ADAPT_REG12_COEF_INIT_TAP13_NT_RESET_VALUE 0x00000080

 
 
 
#define RX_FFE_ADAPT_REG12_COEF_INIT_TAP14_NT_OFFSET 0x0000000A
#define RX_FFE_ADAPT_REG12_COEF_INIT_TAP14_NT_BITWIDTH 0x00000009
#define RX_FFE_ADAPT_REG12_COEF_INIT_TAP14_NT_MASK 0x0007FC00
#define RX_FFE_ADAPT_REG12_COEF_INIT_TAP14_NT_ACCESS AW_CSR_READ_WRITE
#define RX_FFE_ADAPT_REG12_COEF_INIT_TAP14_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_FFE_ADAPT_REG12_COEF_INIT_TAP15_NT_OFFSET 0x00000013
#define RX_FFE_ADAPT_REG12_COEF_INIT_TAP15_NT_BITWIDTH 0x00000008
#define RX_FFE_ADAPT_REG12_COEF_INIT_TAP15_NT_MASK 0x07F80000
#define RX_FFE_ADAPT_REG12_COEF_INIT_TAP15_NT_ACCESS AW_CSR_READ_WRITE
#define RX_FFE_ADAPT_REG12_COEF_INIT_TAP15_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_FFE_ADAPT_REG13_ADDR 0x020003A4
#define RX_FFE_ADAPT_REG13_SIZE 32

 
 
 
#define RX_FFE_ADAPT_REG13_COEF_INIT_TAP16_NT_OFFSET 0x00000000
#define RX_FFE_ADAPT_REG13_COEF_INIT_TAP16_NT_BITWIDTH 0x00000007
#define RX_FFE_ADAPT_REG13_COEF_INIT_TAP16_NT_MASK 0x0000007F
#define RX_FFE_ADAPT_REG13_COEF_INIT_TAP16_NT_ACCESS AW_CSR_READ_WRITE
#define RX_FFE_ADAPT_REG13_COEF_INIT_TAP16_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_FFE_ADAPT_REG13_COEF_INIT_TAP17_NT_OFFSET 0x00000007
#define RX_FFE_ADAPT_REG13_COEF_INIT_TAP17_NT_BITWIDTH 0x00000006
#define RX_FFE_ADAPT_REG13_COEF_INIT_TAP17_NT_MASK 0x00001F80
#define RX_FFE_ADAPT_REG13_COEF_INIT_TAP17_NT_ACCESS AW_CSR_READ_WRITE
#define RX_FFE_ADAPT_REG13_COEF_INIT_TAP17_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_FFE_ADAPT_REG16_ADDR 0x020003A8
#define RX_FFE_ADAPT_REG16_SIZE 32

 
 
 
#define RX_FFE_ADAPT_REG16_TARGET_CMA_NT_OFFSET 0x00000000
#define RX_FFE_ADAPT_REG16_TARGET_CMA_NT_BITWIDTH 0x00000009
#define RX_FFE_ADAPT_REG16_TARGET_CMA_NT_MASK 0x000001FF
#define RX_FFE_ADAPT_REG16_TARGET_CMA_NT_ACCESS AW_CSR_READ_WRITE
#define RX_FFE_ADAPT_REG16_TARGET_CMA_NT_RESET_VALUE 0x0000004C

 
 
 
#define RX_FFE_ADAPT_REG16_ZERO_COEF_A_OFFSET 0x00000009
#define RX_FFE_ADAPT_REG16_ZERO_COEF_A_BITWIDTH 0x00000001
#define RX_FFE_ADAPT_REG16_ZERO_COEF_A_MASK 0x00000200
#define RX_FFE_ADAPT_REG16_ZERO_COEF_A_ACCESS AW_CSR_READ_WRITE
#define RX_FFE_ADAPT_REG16_ZERO_COEF_A_RESET_VALUE 0x00000000

 
 
 
#define RX_FFE_ADAPT_REG16_ONE_MAIN_COEF_A_OFFSET 0x0000000A
#define RX_FFE_ADAPT_REG16_ONE_MAIN_COEF_A_BITWIDTH 0x00000001
#define RX_FFE_ADAPT_REG16_ONE_MAIN_COEF_A_MASK 0x00000400
#define RX_FFE_ADAPT_REG16_ONE_MAIN_COEF_A_ACCESS AW_CSR_READ_WRITE
#define RX_FFE_ADAPT_REG16_ONE_MAIN_COEF_A_RESET_VALUE 0x00000000

 
 
 
#define RX_FFE_ADAPT_REG16_TAP_DISABLE_NT_OFFSET 0x0000000B
#define RX_FFE_ADAPT_REG16_TAP_DISABLE_NT_BITWIDTH 0x00000012
#define RX_FFE_ADAPT_REG16_TAP_DISABLE_NT_MASK 0x1FFFF800
#define RX_FFE_ADAPT_REG16_TAP_DISABLE_NT_ACCESS AW_CSR_READ_WRITE
#define RX_FFE_ADAPT_REG16_TAP_DISABLE_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_FFE_ADAPT_REG17_ADDR 0x020003AC
#define RX_FFE_ADAPT_REG17_SIZE 32

 
 
 
#define RX_FFE_ADAPT_REG17_BRANCH_DISABLE1_NT_OFFSET 0x00000000
#define RX_FFE_ADAPT_REG17_BRANCH_DISABLE1_NT_BITWIDTH 0x00000020
#define RX_FFE_ADAPT_REG17_BRANCH_DISABLE1_NT_MASK 0xFFFFFFFF
#define RX_FFE_ADAPT_REG17_BRANCH_DISABLE1_NT_ACCESS AW_CSR_READ_WRITE
#define RX_FFE_ADAPT_REG17_BRANCH_DISABLE1_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_FFE_ADAPT_REG18_ADDR 0x020003B0
#define RX_FFE_ADAPT_REG18_SIZE 32

 
 
 
#define RX_FFE_ADAPT_REG18_BRANCH_DISABLE2_NT_OFFSET 0x00000000
#define RX_FFE_ADAPT_REG18_BRANCH_DISABLE2_NT_BITWIDTH 0x00000020
#define RX_FFE_ADAPT_REG18_BRANCH_DISABLE2_NT_MASK 0xFFFFFFFF
#define RX_FFE_ADAPT_REG18_BRANCH_DISABLE2_NT_ACCESS AW_CSR_READ_WRITE
#define RX_FFE_ADAPT_REG18_BRANCH_DISABLE2_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_FFE_ADAPT_REG19_ADDR 0x020003B4
#define RX_FFE_ADAPT_REG19_SIZE 32

 
 
 
#define RX_FFE_ADAPT_REG19_LMS_MU_NT_OFFSET 0x00000000
#define RX_FFE_ADAPT_REG19_LMS_MU_NT_BITWIDTH 0x00000005
#define RX_FFE_ADAPT_REG19_LMS_MU_NT_MASK 0x0000001F
#define RX_FFE_ADAPT_REG19_LMS_MU_NT_ACCESS AW_CSR_READ_WRITE
#define RX_FFE_ADAPT_REG19_LMS_MU_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_FFE_ADAPT_REG19_LMS_MU_DIR_NT_OFFSET 0x00000005
#define RX_FFE_ADAPT_REG19_LMS_MU_DIR_NT_BITWIDTH 0x00000001
#define RX_FFE_ADAPT_REG19_LMS_MU_DIR_NT_MASK 0x00000020
#define RX_FFE_ADAPT_REG19_LMS_MU_DIR_NT_ACCESS AW_CSR_READ_WRITE
#define RX_FFE_ADAPT_REG19_LMS_MU_DIR_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_FFE_ADAPT_REG19_LMS_INVERT_A_OFFSET 0x00000006
#define RX_FFE_ADAPT_REG19_LMS_INVERT_A_BITWIDTH 0x00000001
#define RX_FFE_ADAPT_REG19_LMS_INVERT_A_MASK 0x00000040
#define RX_FFE_ADAPT_REG19_LMS_INVERT_A_ACCESS AW_CSR_READ_WRITE
#define RX_FFE_ADAPT_REG19_LMS_INVERT_A_RESET_VALUE 0x00000000

 
 
 
#define RX_FFE_ADAPT_REG19_INIT_ENA_A_OFFSET 0x00000007
#define RX_FFE_ADAPT_REG19_INIT_ENA_A_BITWIDTH 0x00000001
#define RX_FFE_ADAPT_REG19_INIT_ENA_A_MASK 0x00000080
#define RX_FFE_ADAPT_REG19_INIT_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_FFE_ADAPT_REG19_INIT_ENA_A_RESET_VALUE 0x00000000

 
 
 
#define RX_FFE_ADAPT_REG19_WATCHDOG_CFG_NT_OFFSET 0x00000008
#define RX_FFE_ADAPT_REG19_WATCHDOG_CFG_NT_BITWIDTH 0x00000005
#define RX_FFE_ADAPT_REG19_WATCHDOG_CFG_NT_MASK 0x00001F00
#define RX_FFE_ADAPT_REG19_WATCHDOG_CFG_NT_ACCESS AW_CSR_READ_WRITE
#define RX_FFE_ADAPT_REG19_WATCHDOG_CFG_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_FFE_ADAPT_REG19_DDLMS_NCMA_A_OFFSET 0x0000000D
#define RX_FFE_ADAPT_REG19_DDLMS_NCMA_A_BITWIDTH 0x00000001
#define RX_FFE_ADAPT_REG19_DDLMS_NCMA_A_MASK 0x00002000
#define RX_FFE_ADAPT_REG19_DDLMS_NCMA_A_ACCESS AW_CSR_READ_WRITE
#define RX_FFE_ADAPT_REG19_DDLMS_NCMA_A_RESET_VALUE 0x00000000

 
 
 
 
 
 
#define RX_FFE_ADAPT_REG19_SLAVE_MODE_A_OFFSET 0x0000000E
#define RX_FFE_ADAPT_REG19_SLAVE_MODE_A_BITWIDTH 0x00000002
#define RX_FFE_ADAPT_REG19_SLAVE_MODE_A_MASK 0x0000C000
#define RX_FFE_ADAPT_REG19_SLAVE_MODE_A_ACCESS AW_CSR_READ_WRITE
#define RX_FFE_ADAPT_REG19_SLAVE_MODE_A_RESET_VALUE 0x00000000

 
 
 
#define RX_FFE_ADAPT_REG19_BYPASS_ENA_A_OFFSET 0x00000010
#define RX_FFE_ADAPT_REG19_BYPASS_ENA_A_BITWIDTH 0x00000001
#define RX_FFE_ADAPT_REG19_BYPASS_ENA_A_MASK 0x00010000
#define RX_FFE_ADAPT_REG19_BYPASS_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_FFE_ADAPT_REG19_BYPASS_ENA_A_RESET_VALUE 0x00000000

 
 
 
#define RX_FFE_ADAPT_REG19_START_BRANCH_NT_OFFSET 0x00000011
#define RX_FFE_ADAPT_REG19_START_BRANCH_NT_BITWIDTH 0x00000006
#define RX_FFE_ADAPT_REG19_START_BRANCH_NT_MASK 0x007E0000
#define RX_FFE_ADAPT_REG19_START_BRANCH_NT_ACCESS AW_CSR_READ_WRITE
#define RX_FFE_ADAPT_REG19_START_BRANCH_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_FFE_ADAPT_REG19_ADAPT_ENA_A_OFFSET 0x00000017
#define RX_FFE_ADAPT_REG19_ADAPT_ENA_A_BITWIDTH 0x00000001
#define RX_FFE_ADAPT_REG19_ADAPT_ENA_A_MASK 0x00800000
#define RX_FFE_ADAPT_REG19_ADAPT_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_FFE_ADAPT_REG19_ADAPT_ENA_A_RESET_VALUE 0x00000000

 
 
 
#define RX_FFE_ADAPT_REG19_ADAPT_START_A_OFFSET 0x00000018
#define RX_FFE_ADAPT_REG19_ADAPT_START_A_BITWIDTH 0x00000001
#define RX_FFE_ADAPT_REG19_ADAPT_START_A_MASK 0x01000000
#define RX_FFE_ADAPT_REG19_ADAPT_START_A_ACCESS AW_CSR_READ_WRITE
#define RX_FFE_ADAPT_REG19_ADAPT_START_A_RESET_VALUE 0x00000000

 
 
 
#define RX_FFE_ADAPT_REG19_UNBONDED_STOP_BRANCH_NT_OFFSET 0x00000019
#define RX_FFE_ADAPT_REG19_UNBONDED_STOP_BRANCH_NT_BITWIDTH 0x00000006
#define RX_FFE_ADAPT_REG19_UNBONDED_STOP_BRANCH_NT_MASK 0x7E000000
#define RX_FFE_ADAPT_REG19_UNBONDED_STOP_BRANCH_NT_ACCESS AW_CSR_READ_WRITE
#define RX_FFE_ADAPT_REG19_UNBONDED_STOP_BRANCH_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_FFE_ADAPT_REG19_UNBONDED_NBONDED_A_OFFSET 0x0000001F
#define RX_FFE_ADAPT_REG19_UNBONDED_NBONDED_A_BITWIDTH 0x00000001
#define RX_FFE_ADAPT_REG19_UNBONDED_NBONDED_A_MASK 0x80000000
#define RX_FFE_ADAPT_REG19_UNBONDED_NBONDED_A_ACCESS AW_CSR_READ_WRITE
#define RX_FFE_ADAPT_REG19_UNBONDED_NBONDED_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_FFE_ADAPT_REG2_ADDR 0x020003B8
#define RX_FFE_ADAPT_REG2_SIZE 32

 
 
 
#define RX_FFE_ADAPT_REG2_COEF_OVRD_TAP0_NT_OFFSET 0x00000000
#define RX_FFE_ADAPT_REG2_COEF_OVRD_TAP0_NT_BITWIDTH 0x00000005
#define RX_FFE_ADAPT_REG2_COEF_OVRD_TAP0_NT_MASK 0x0000001F
#define RX_FFE_ADAPT_REG2_COEF_OVRD_TAP0_NT_ACCESS AW_CSR_READ_WRITE
#define RX_FFE_ADAPT_REG2_COEF_OVRD_TAP0_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_FFE_ADAPT_REG2_COEF_OVRD_TAP1_NT_OFFSET 0x00000005
#define RX_FFE_ADAPT_REG2_COEF_OVRD_TAP1_NT_BITWIDTH 0x00000005
#define RX_FFE_ADAPT_REG2_COEF_OVRD_TAP1_NT_MASK 0x000003E0
#define RX_FFE_ADAPT_REG2_COEF_OVRD_TAP1_NT_ACCESS AW_CSR_READ_WRITE
#define RX_FFE_ADAPT_REG2_COEF_OVRD_TAP1_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_FFE_ADAPT_REG2_COEF_OVRD_TAP2_NT_OFFSET 0x0000000A
#define RX_FFE_ADAPT_REG2_COEF_OVRD_TAP2_NT_BITWIDTH 0x00000005
#define RX_FFE_ADAPT_REG2_COEF_OVRD_TAP2_NT_MASK 0x00007C00
#define RX_FFE_ADAPT_REG2_COEF_OVRD_TAP2_NT_ACCESS AW_CSR_READ_WRITE
#define RX_FFE_ADAPT_REG2_COEF_OVRD_TAP2_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_FFE_ADAPT_REG2_COEF_OVRD_TAP3_NT_OFFSET 0x0000000F
#define RX_FFE_ADAPT_REG2_COEF_OVRD_TAP3_NT_BITWIDTH 0x00000005
#define RX_FFE_ADAPT_REG2_COEF_OVRD_TAP3_NT_MASK 0x000F8000
#define RX_FFE_ADAPT_REG2_COEF_OVRD_TAP3_NT_ACCESS AW_CSR_READ_WRITE
#define RX_FFE_ADAPT_REG2_COEF_OVRD_TAP3_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_FFE_ADAPT_REG2_COEF_OVRD_TAP4_NT_OFFSET 0x00000014
#define RX_FFE_ADAPT_REG2_COEF_OVRD_TAP4_NT_BITWIDTH 0x00000005
#define RX_FFE_ADAPT_REG2_COEF_OVRD_TAP4_NT_MASK 0x01F00000
#define RX_FFE_ADAPT_REG2_COEF_OVRD_TAP4_NT_ACCESS AW_CSR_READ_WRITE
#define RX_FFE_ADAPT_REG2_COEF_OVRD_TAP4_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_FFE_ADAPT_REG2_COEF_OVRD_TAP5_NT_OFFSET 0x00000019
#define RX_FFE_ADAPT_REG2_COEF_OVRD_TAP5_NT_BITWIDTH 0x00000005
#define RX_FFE_ADAPT_REG2_COEF_OVRD_TAP5_NT_MASK 0x3E000000
#define RX_FFE_ADAPT_REG2_COEF_OVRD_TAP5_NT_ACCESS AW_CSR_READ_WRITE
#define RX_FFE_ADAPT_REG2_COEF_OVRD_TAP5_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_FFE_ADAPT_REG20_ADDR 0x020003BC
#define RX_FFE_ADAPT_REG20_SIZE 32

 
 
 
#define RX_FFE_ADAPT_REG20_DBG_BRANCH_SEL_NT_OFFSET 0x00000000
#define RX_FFE_ADAPT_REG20_DBG_BRANCH_SEL_NT_BITWIDTH 0x00000006
#define RX_FFE_ADAPT_REG20_DBG_BRANCH_SEL_NT_MASK 0x0000003F
#define RX_FFE_ADAPT_REG20_DBG_BRANCH_SEL_NT_ACCESS AW_CSR_READ_WRITE
#define RX_FFE_ADAPT_REG20_DBG_BRANCH_SEL_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_FFE_ADAPT_REG3_ADDR 0x020003C0
#define RX_FFE_ADAPT_REG3_SIZE 32

 
 
 
#define RX_FFE_ADAPT_REG3_COEF_OVRD_TAP6_NT_OFFSET 0x00000000
#define RX_FFE_ADAPT_REG3_COEF_OVRD_TAP6_NT_BITWIDTH 0x00000006
#define RX_FFE_ADAPT_REG3_COEF_OVRD_TAP6_NT_MASK 0x0000003F
#define RX_FFE_ADAPT_REG3_COEF_OVRD_TAP6_NT_ACCESS AW_CSR_READ_WRITE
#define RX_FFE_ADAPT_REG3_COEF_OVRD_TAP6_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_FFE_ADAPT_REG3_COEF_OVRD_TAP7_NT_OFFSET 0x00000006
#define RX_FFE_ADAPT_REG3_COEF_OVRD_TAP7_NT_BITWIDTH 0x00000006
#define RX_FFE_ADAPT_REG3_COEF_OVRD_TAP7_NT_MASK 0x00000FC0
#define RX_FFE_ADAPT_REG3_COEF_OVRD_TAP7_NT_ACCESS AW_CSR_READ_WRITE
#define RX_FFE_ADAPT_REG3_COEF_OVRD_TAP7_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_FFE_ADAPT_REG3_COEF_OVRD_TAP8_NT_OFFSET 0x0000000C
#define RX_FFE_ADAPT_REG3_COEF_OVRD_TAP8_NT_BITWIDTH 0x00000007
#define RX_FFE_ADAPT_REG3_COEF_OVRD_TAP8_NT_MASK 0x0007F000
#define RX_FFE_ADAPT_REG3_COEF_OVRD_TAP8_NT_ACCESS AW_CSR_READ_WRITE
#define RX_FFE_ADAPT_REG3_COEF_OVRD_TAP8_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_FFE_ADAPT_REG3_COEF_OVRD_TAP9_NT_OFFSET 0x00000013
#define RX_FFE_ADAPT_REG3_COEF_OVRD_TAP9_NT_BITWIDTH 0x00000008
#define RX_FFE_ADAPT_REG3_COEF_OVRD_TAP9_NT_MASK 0x07F80000
#define RX_FFE_ADAPT_REG3_COEF_OVRD_TAP9_NT_ACCESS AW_CSR_READ_WRITE
#define RX_FFE_ADAPT_REG3_COEF_OVRD_TAP9_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_FFE_ADAPT_REG4_ADDR 0x020003C4
#define RX_FFE_ADAPT_REG4_SIZE 32

 
 
 
#define RX_FFE_ADAPT_REG4_COEF_OVRD_TAP10_NT_OFFSET 0x00000000
#define RX_FFE_ADAPT_REG4_COEF_OVRD_TAP10_NT_BITWIDTH 0x00000008
#define RX_FFE_ADAPT_REG4_COEF_OVRD_TAP10_NT_MASK 0x000000FF
#define RX_FFE_ADAPT_REG4_COEF_OVRD_TAP10_NT_ACCESS AW_CSR_READ_WRITE
#define RX_FFE_ADAPT_REG4_COEF_OVRD_TAP10_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_FFE_ADAPT_REG4_COEF_OVRD_TAP11_NT_OFFSET 0x00000008
#define RX_FFE_ADAPT_REG4_COEF_OVRD_TAP11_NT_BITWIDTH 0x00000008
#define RX_FFE_ADAPT_REG4_COEF_OVRD_TAP11_NT_MASK 0x0000FF00
#define RX_FFE_ADAPT_REG4_COEF_OVRD_TAP11_NT_ACCESS AW_CSR_READ_WRITE
#define RX_FFE_ADAPT_REG4_COEF_OVRD_TAP11_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_FFE_ADAPT_REG4_COEF_OVRD_TAP12_NT_OFFSET 0x00000010
#define RX_FFE_ADAPT_REG4_COEF_OVRD_TAP12_NT_BITWIDTH 0x00000009
#define RX_FFE_ADAPT_REG4_COEF_OVRD_TAP12_NT_MASK 0x01FF0000
#define RX_FFE_ADAPT_REG4_COEF_OVRD_TAP12_NT_ACCESS AW_CSR_READ_WRITE
#define RX_FFE_ADAPT_REG4_COEF_OVRD_TAP12_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_FFE_ADAPT_REG5_ADDR 0x020003C8
#define RX_FFE_ADAPT_REG5_SIZE 32

 
 
 
#define RX_FFE_ADAPT_REG5_COEF_OVRD_TAP13_NT_OFFSET 0x00000000
#define RX_FFE_ADAPT_REG5_COEF_OVRD_TAP13_NT_BITWIDTH 0x0000000A
#define RX_FFE_ADAPT_REG5_COEF_OVRD_TAP13_NT_MASK 0x000003FF
#define RX_FFE_ADAPT_REG5_COEF_OVRD_TAP13_NT_ACCESS AW_CSR_READ_WRITE
#define RX_FFE_ADAPT_REG5_COEF_OVRD_TAP13_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_FFE_ADAPT_REG5_COEF_OVRD_TAP14_NT_OFFSET 0x0000000A
#define RX_FFE_ADAPT_REG5_COEF_OVRD_TAP14_NT_BITWIDTH 0x00000009
#define RX_FFE_ADAPT_REG5_COEF_OVRD_TAP14_NT_MASK 0x0007FC00
#define RX_FFE_ADAPT_REG5_COEF_OVRD_TAP14_NT_ACCESS AW_CSR_READ_WRITE
#define RX_FFE_ADAPT_REG5_COEF_OVRD_TAP14_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_FFE_ADAPT_REG5_COEF_OVRD_TAP15_NT_OFFSET 0x00000013
#define RX_FFE_ADAPT_REG5_COEF_OVRD_TAP15_NT_BITWIDTH 0x00000008
#define RX_FFE_ADAPT_REG5_COEF_OVRD_TAP15_NT_MASK 0x07F80000
#define RX_FFE_ADAPT_REG5_COEF_OVRD_TAP15_NT_ACCESS AW_CSR_READ_WRITE
#define RX_FFE_ADAPT_REG5_COEF_OVRD_TAP15_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_FFE_ADAPT_REG6_ADDR 0x020003CC
#define RX_FFE_ADAPT_REG6_SIZE 32

 
 
 
#define RX_FFE_ADAPT_REG6_COEF_OVRD_TAP16_NT_OFFSET 0x00000000
#define RX_FFE_ADAPT_REG6_COEF_OVRD_TAP16_NT_BITWIDTH 0x00000007
#define RX_FFE_ADAPT_REG6_COEF_OVRD_TAP16_NT_MASK 0x0000007F
#define RX_FFE_ADAPT_REG6_COEF_OVRD_TAP16_NT_ACCESS AW_CSR_READ_WRITE
#define RX_FFE_ADAPT_REG6_COEF_OVRD_TAP16_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_FFE_ADAPT_REG6_COEF_OVRD_TAP17_NT_OFFSET 0x00000007
#define RX_FFE_ADAPT_REG6_COEF_OVRD_TAP17_NT_BITWIDTH 0x00000006
#define RX_FFE_ADAPT_REG6_COEF_OVRD_TAP17_NT_MASK 0x00001F80
#define RX_FFE_ADAPT_REG6_COEF_OVRD_TAP17_NT_ACCESS AW_CSR_READ_WRITE
#define RX_FFE_ADAPT_REG6_COEF_OVRD_TAP17_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_FFE_ADAPT_REG9_ADDR 0x020003D0
#define RX_FFE_ADAPT_REG9_SIZE 32

 
 
 
#define RX_FFE_ADAPT_REG9_COEF_INIT_TAP0_NT_OFFSET 0x00000000
#define RX_FFE_ADAPT_REG9_COEF_INIT_TAP0_NT_BITWIDTH 0x00000005
#define RX_FFE_ADAPT_REG9_COEF_INIT_TAP0_NT_MASK 0x0000001F
#define RX_FFE_ADAPT_REG9_COEF_INIT_TAP0_NT_ACCESS AW_CSR_READ_WRITE
#define RX_FFE_ADAPT_REG9_COEF_INIT_TAP0_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_FFE_ADAPT_REG9_COEF_INIT_TAP1_NT_OFFSET 0x00000005
#define RX_FFE_ADAPT_REG9_COEF_INIT_TAP1_NT_BITWIDTH 0x00000005
#define RX_FFE_ADAPT_REG9_COEF_INIT_TAP1_NT_MASK 0x000003E0
#define RX_FFE_ADAPT_REG9_COEF_INIT_TAP1_NT_ACCESS AW_CSR_READ_WRITE
#define RX_FFE_ADAPT_REG9_COEF_INIT_TAP1_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_FFE_ADAPT_REG9_COEF_INIT_TAP2_NT_OFFSET 0x0000000A
#define RX_FFE_ADAPT_REG9_COEF_INIT_TAP2_NT_BITWIDTH 0x00000005
#define RX_FFE_ADAPT_REG9_COEF_INIT_TAP2_NT_MASK 0x00007C00
#define RX_FFE_ADAPT_REG9_COEF_INIT_TAP2_NT_ACCESS AW_CSR_READ_WRITE
#define RX_FFE_ADAPT_REG9_COEF_INIT_TAP2_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_FFE_ADAPT_REG9_COEF_INIT_TAP3_NT_OFFSET 0x0000000F
#define RX_FFE_ADAPT_REG9_COEF_INIT_TAP3_NT_BITWIDTH 0x00000005
#define RX_FFE_ADAPT_REG9_COEF_INIT_TAP3_NT_MASK 0x000F8000
#define RX_FFE_ADAPT_REG9_COEF_INIT_TAP3_NT_ACCESS AW_CSR_READ_WRITE
#define RX_FFE_ADAPT_REG9_COEF_INIT_TAP3_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_FFE_ADAPT_REG9_COEF_INIT_TAP4_NT_OFFSET 0x00000014
#define RX_FFE_ADAPT_REG9_COEF_INIT_TAP4_NT_BITWIDTH 0x00000005
#define RX_FFE_ADAPT_REG9_COEF_INIT_TAP4_NT_MASK 0x01F00000
#define RX_FFE_ADAPT_REG9_COEF_INIT_TAP4_NT_ACCESS AW_CSR_READ_WRITE
#define RX_FFE_ADAPT_REG9_COEF_INIT_TAP4_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_FFE_ADAPT_REG9_COEF_INIT_TAP5_NT_OFFSET 0x00000019
#define RX_FFE_ADAPT_REG9_COEF_INIT_TAP5_NT_BITWIDTH 0x00000005
#define RX_FFE_ADAPT_REG9_COEF_INIT_TAP5_NT_MASK 0x3E000000
#define RX_FFE_ADAPT_REG9_COEF_INIT_TAP5_NT_ACCESS AW_CSR_READ_WRITE
#define RX_FFE_ADAPT_REG9_COEF_INIT_TAP5_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_FFE_ADAPT_ROAMING_RDREG5_ADDR 0x020003D4
#define RX_FFE_ADAPT_ROAMING_RDREG5_SIZE 32

 
 
 
#define RX_FFE_ADAPT_ROAMING_RDREG5_BANK0_ENERGY_NT_OFFSET 0x00000000
#define RX_FFE_ADAPT_ROAMING_RDREG5_BANK0_ENERGY_NT_BITWIDTH 0x00000007
#define RX_FFE_ADAPT_ROAMING_RDREG5_BANK0_ENERGY_NT_MASK 0x0000007F
#define RX_FFE_ADAPT_ROAMING_RDREG5_BANK0_ENERGY_NT_ACCESS AW_CSR_READ_ONLY
#define RX_FFE_ADAPT_ROAMING_RDREG5_BANK0_ENERGY_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_FFE_ADAPT_ROAMING_RDREG6_ADDR 0x020003D8
#define RX_FFE_ADAPT_ROAMING_RDREG6_SIZE 32

 
 
 
#define RX_FFE_ADAPT_ROAMING_RDREG6_BANK1_ENERGY_NT_OFFSET 0x00000000
#define RX_FFE_ADAPT_ROAMING_RDREG6_BANK1_ENERGY_NT_BITWIDTH 0x00000007
#define RX_FFE_ADAPT_ROAMING_RDREG6_BANK1_ENERGY_NT_MASK 0x0000007F
#define RX_FFE_ADAPT_ROAMING_RDREG6_BANK1_ENERGY_NT_ACCESS AW_CSR_READ_ONLY
#define RX_FFE_ADAPT_ROAMING_RDREG6_BANK1_ENERGY_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_FFE_ADAPT_STATUS_ADDR 0x020003DC
#define RX_FFE_ADAPT_STATUS_SIZE 32

 
 
 
#define RX_FFE_ADAPT_STATUS_LOCK_A_OFFSET 0x00000000
#define RX_FFE_ADAPT_STATUS_LOCK_A_BITWIDTH 0x00000001
#define RX_FFE_ADAPT_STATUS_LOCK_A_MASK 0x00000001
#define RX_FFE_ADAPT_STATUS_LOCK_A_ACCESS AW_CSR_READ_ONLY
#define RX_FFE_ADAPT_STATUS_LOCK_A_RESET_VALUE 0x00000000

 
 
 
#define RX_FFE_ADAPT_STATUS_PRE_DERIV_LOCK_A_OFFSET 0x00000001
#define RX_FFE_ADAPT_STATUS_PRE_DERIV_LOCK_A_BITWIDTH 0x00000001
#define RX_FFE_ADAPT_STATUS_PRE_DERIV_LOCK_A_MASK 0x00000002
#define RX_FFE_ADAPT_STATUS_PRE_DERIV_LOCK_A_ACCESS AW_CSR_READ_ONLY
#define RX_FFE_ADAPT_STATUS_PRE_DERIV_LOCK_A_RESET_VALUE 0x00000000

 
 
 
#define RX_FFE_ADAPT_STATUS_MAIN_DERIV_LOCK_A_OFFSET 0x00000002
#define RX_FFE_ADAPT_STATUS_MAIN_DERIV_LOCK_A_BITWIDTH 0x00000001
#define RX_FFE_ADAPT_STATUS_MAIN_DERIV_LOCK_A_MASK 0x00000004
#define RX_FFE_ADAPT_STATUS_MAIN_DERIV_LOCK_A_ACCESS AW_CSR_READ_ONLY
#define RX_FFE_ADAPT_STATUS_MAIN_DERIV_LOCK_A_RESET_VALUE 0x00000000

 
 
 
#define RX_FFE_ADAPT_STATUS_POST_DERIV_LOCK_A_OFFSET 0x00000003
#define RX_FFE_ADAPT_STATUS_POST_DERIV_LOCK_A_BITWIDTH 0x00000001
#define RX_FFE_ADAPT_STATUS_POST_DERIV_LOCK_A_MASK 0x00000008
#define RX_FFE_ADAPT_STATUS_POST_DERIV_LOCK_A_ACCESS AW_CSR_READ_ONLY
#define RX_FFE_ADAPT_STATUS_POST_DERIV_LOCK_A_RESET_VALUE 0x00000000

 
 
 
#define RX_FFE_ADAPT_STATUS_WATCHDOG_TIMEOUT_A_OFFSET 0x00000004
#define RX_FFE_ADAPT_STATUS_WATCHDOG_TIMEOUT_A_BITWIDTH 0x00000001
#define RX_FFE_ADAPT_STATUS_WATCHDOG_TIMEOUT_A_MASK 0x00000010
#define RX_FFE_ADAPT_STATUS_WATCHDOG_TIMEOUT_A_ACCESS AW_CSR_READ_ONLY
#define RX_FFE_ADAPT_STATUS_WATCHDOG_TIMEOUT_A_RESET_VALUE 0x00000000

 
 
 
#define RX_FFE_ADAPT_STATUS_ADAPT_STATE_A_OFFSET 0x00000005
#define RX_FFE_ADAPT_STATUS_ADAPT_STATE_A_BITWIDTH 0x00000004
#define RX_FFE_ADAPT_STATUS_ADAPT_STATE_A_MASK 0x000001E0
#define RX_FFE_ADAPT_STATUS_ADAPT_STATE_A_ACCESS AW_CSR_READ_ONLY
#define RX_FFE_ADAPT_STATUS_ADAPT_STATE_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_ITR_DPLL_DLPF_RDREG1_ADDR 0x020003E0
#define RX_ITR_DPLL_DLPF_RDREG1_SIZE 32

 
 
 
#define RX_ITR_DPLL_DLPF_RDREG1_DLPF_INT_NT_OFFSET 0x00000000
#define RX_ITR_DPLL_DLPF_RDREG1_DLPF_INT_NT_BITWIDTH 0x0000001A
#define RX_ITR_DPLL_DLPF_RDREG1_DLPF_INT_NT_MASK 0x03FFFFFF
#define RX_ITR_DPLL_DLPF_RDREG1_DLPF_INT_NT_ACCESS AW_CSR_READ_ONLY
#define RX_ITR_DPLL_DLPF_RDREG1_DLPF_INT_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_ITR_DPLL_DLPF_REG1_ADDR 0x020003E4
#define RX_ITR_DPLL_DLPF_REG1_SIZE 32

 
 
 
#define RX_ITR_DPLL_DLPF_REG1_KPROP1_NT_OFFSET 0x00000008
#define RX_ITR_DPLL_DLPF_REG1_KPROP1_NT_BITWIDTH 0x00000005
#define RX_ITR_DPLL_DLPF_REG1_KPROP1_NT_MASK 0x00001F00
#define RX_ITR_DPLL_DLPF_REG1_KPROP1_NT_ACCESS AW_CSR_READ_WRITE
#define RX_ITR_DPLL_DLPF_REG1_KPROP1_NT_RESET_VALUE 0x00000006

 
 
 
#define RX_ITR_DPLL_DLPF_REG1_KPROP2_NT_OFFSET 0x00000010
#define RX_ITR_DPLL_DLPF_REG1_KPROP2_NT_BITWIDTH 0x00000005
#define RX_ITR_DPLL_DLPF_REG1_KPROP2_NT_MASK 0x001F0000
#define RX_ITR_DPLL_DLPF_REG1_KPROP2_NT_ACCESS AW_CSR_READ_WRITE
#define RX_ITR_DPLL_DLPF_REG1_KPROP2_NT_RESET_VALUE 0x00000006

 
 
 
#define RX_ITR_DPLL_DLPF_REG1_KPROP3_NT_OFFSET 0x00000015
#define RX_ITR_DPLL_DLPF_REG1_KPROP3_NT_BITWIDTH 0x00000005
#define RX_ITR_DPLL_DLPF_REG1_KPROP3_NT_MASK 0x03E00000
#define RX_ITR_DPLL_DLPF_REG1_KPROP3_NT_ACCESS AW_CSR_READ_WRITE
#define RX_ITR_DPLL_DLPF_REG1_KPROP3_NT_RESET_VALUE 0x00000006

 
 
 
#define RX_ITR_DPLL_DLPF_REG1_TED_BIAS3_NT_OFFSET 0x0000001A
#define RX_ITR_DPLL_DLPF_REG1_TED_BIAS3_NT_BITWIDTH 0x00000005
#define RX_ITR_DPLL_DLPF_REG1_TED_BIAS3_NT_MASK 0x7C000000
#define RX_ITR_DPLL_DLPF_REG1_TED_BIAS3_NT_ACCESS AW_CSR_READ_WRITE
#define RX_ITR_DPLL_DLPF_REG1_TED_BIAS3_NT_RESET_VALUE 0x0000001F

 
 
 
 
 
#define RX_ITR_DPLL_DLPF_REG2_ADDR 0x020003E8
#define RX_ITR_DPLL_DLPF_REG2_SIZE 32

 
 
 
#define RX_ITR_DPLL_DLPF_REG2_KINT1_NT_OFFSET 0x00000008
#define RX_ITR_DPLL_DLPF_REG2_KINT1_NT_BITWIDTH 0x00000005
#define RX_ITR_DPLL_DLPF_REG2_KINT1_NT_MASK 0x00001F00
#define RX_ITR_DPLL_DLPF_REG2_KINT1_NT_ACCESS AW_CSR_READ_WRITE
#define RX_ITR_DPLL_DLPF_REG2_KINT1_NT_RESET_VALUE 0x00000010

 
 
 
#define RX_ITR_DPLL_DLPF_REG2_KINT2_NT_OFFSET 0x00000010
#define RX_ITR_DPLL_DLPF_REG2_KINT2_NT_BITWIDTH 0x00000005
#define RX_ITR_DPLL_DLPF_REG2_KINT2_NT_MASK 0x001F0000
#define RX_ITR_DPLL_DLPF_REG2_KINT2_NT_ACCESS AW_CSR_READ_WRITE
#define RX_ITR_DPLL_DLPF_REG2_KINT2_NT_RESET_VALUE 0x00000010

 
 
 
#define RX_ITR_DPLL_DLPF_REG2_KINT3_NT_OFFSET 0x00000015
#define RX_ITR_DPLL_DLPF_REG2_KINT3_NT_BITWIDTH 0x00000005
#define RX_ITR_DPLL_DLPF_REG2_KINT3_NT_MASK 0x03E00000
#define RX_ITR_DPLL_DLPF_REG2_KINT3_NT_ACCESS AW_CSR_READ_WRITE
#define RX_ITR_DPLL_DLPF_REG2_KINT3_NT_RESET_VALUE 0x00000010

 
 
 
 
 
#define RX_ITR_DPLL_DLPF_REG3_ADDR 0x020003EC
#define RX_ITR_DPLL_DLPF_REG3_SIZE 32

 
 
 
#define RX_ITR_DPLL_DLPF_REG3_BYPASS_ENA_A_OFFSET 0x00000000
#define RX_ITR_DPLL_DLPF_REG3_BYPASS_ENA_A_BITWIDTH 0x00000001
#define RX_ITR_DPLL_DLPF_REG3_BYPASS_ENA_A_MASK 0x00000001
#define RX_ITR_DPLL_DLPF_REG3_BYPASS_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_ITR_DPLL_DLPF_REG3_BYPASS_ENA_A_RESET_VALUE 0x00000000

 
 
 
#define RX_ITR_DPLL_DLPF_REG3_WATCHDOG_ENABLE_A_OFFSET 0x00000001
#define RX_ITR_DPLL_DLPF_REG3_WATCHDOG_ENABLE_A_BITWIDTH 0x00000001
#define RX_ITR_DPLL_DLPF_REG3_WATCHDOG_ENABLE_A_MASK 0x00000002
#define RX_ITR_DPLL_DLPF_REG3_WATCHDOG_ENABLE_A_ACCESS AW_CSR_READ_WRITE
#define RX_ITR_DPLL_DLPF_REG3_WATCHDOG_ENABLE_A_RESET_VALUE 0x00000000

 
 
 
 
#define RX_ITR_DPLL_DLPF_REG3_LOS_HOLD_LOCK_ENA_A_OFFSET 0x00000002
#define RX_ITR_DPLL_DLPF_REG3_LOS_HOLD_LOCK_ENA_A_BITWIDTH 0x00000001
#define RX_ITR_DPLL_DLPF_REG3_LOS_HOLD_LOCK_ENA_A_MASK 0x00000004
#define RX_ITR_DPLL_DLPF_REG3_LOS_HOLD_LOCK_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_ITR_DPLL_DLPF_REG3_LOS_HOLD_LOCK_ENA_A_RESET_VALUE 0x00000001

 
 
 
 
 
#define RX_ITR_DPLL_DLPF_REG4_ADDR 0x020003F0
#define RX_ITR_DPLL_DLPF_REG4_SIZE 32

 
 
 
#define RX_ITR_DPLL_DLPF_REG4_SATURATE_THRESH_NT_OFFSET 0x00000000
#define RX_ITR_DPLL_DLPF_REG4_SATURATE_THRESH_NT_BITWIDTH 0x0000001A
#define RX_ITR_DPLL_DLPF_REG4_SATURATE_THRESH_NT_MASK 0x03FFFFFF
#define RX_ITR_DPLL_DLPF_REG4_SATURATE_THRESH_NT_ACCESS AW_CSR_READ_WRITE
#define RX_ITR_DPLL_DLPF_REG4_SATURATE_THRESH_NT_RESET_VALUE 0x0133333F

 
 
 
#define RX_ITR_DPLL_DLPF_REG4_FREEZE_ENA_A_OFFSET 0x0000001A
#define RX_ITR_DPLL_DLPF_REG4_FREEZE_ENA_A_BITWIDTH 0x00000001
#define RX_ITR_DPLL_DLPF_REG4_FREEZE_ENA_A_MASK 0x04000000
#define RX_ITR_DPLL_DLPF_REG4_FREEZE_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_ITR_DPLL_DLPF_REG4_FREEZE_ENA_A_RESET_VALUE 0x00000000

 
 
 
 
#define RX_ITR_DPLL_DLPF_REG4_SATURATE_ENTRY_INIT_A_OFFSET 0x0000001B
#define RX_ITR_DPLL_DLPF_REG4_SATURATE_ENTRY_INIT_A_BITWIDTH 0x00000001
#define RX_ITR_DPLL_DLPF_REG4_SATURATE_ENTRY_INIT_A_MASK 0x08000000
#define RX_ITR_DPLL_DLPF_REG4_SATURATE_ENTRY_INIT_A_ACCESS AW_CSR_READ_WRITE
#define RX_ITR_DPLL_DLPF_REG4_SATURATE_ENTRY_INIT_A_RESET_VALUE 0x00000001

 
 
 
 
#define RX_ITR_DPLL_DLPF_REG4_SATURATE_EXIT_INIT_A_OFFSET 0x0000001C
#define RX_ITR_DPLL_DLPF_REG4_SATURATE_EXIT_INIT_A_BITWIDTH 0x00000001
#define RX_ITR_DPLL_DLPF_REG4_SATURATE_EXIT_INIT_A_MASK 0x10000000
#define RX_ITR_DPLL_DLPF_REG4_SATURATE_EXIT_INIT_A_ACCESS AW_CSR_READ_WRITE
#define RX_ITR_DPLL_DLPF_REG4_SATURATE_EXIT_INIT_A_RESET_VALUE 0x00000001

 
 
 
 
 
#define RX_ITR_DPLL_DLPF_REG5_ADDR 0x020003F4
#define RX_ITR_DPLL_DLPF_REG5_SIZE 32

 
 
 
#define RX_ITR_DPLL_DLPF_REG5_INT_BYPASS_NT_OFFSET 0x00000000
#define RX_ITR_DPLL_DLPF_REG5_INT_BYPASS_NT_BITWIDTH 0x0000001A
#define RX_ITR_DPLL_DLPF_REG5_INT_BYPASS_NT_MASK 0x03FFFFFF
#define RX_ITR_DPLL_DLPF_REG5_INT_BYPASS_NT_ACCESS AW_CSR_READ_WRITE
#define RX_ITR_DPLL_DLPF_REG5_INT_BYPASS_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_ITR_DPLL_DLPF_REG6_ADDR 0x020003F8
#define RX_ITR_DPLL_DLPF_REG6_SIZE 32

 
 
 
#define RX_ITR_DPLL_DLPF_REG6_INIT_NT_OFFSET 0x00000000
#define RX_ITR_DPLL_DLPF_REG6_INIT_NT_BITWIDTH 0x0000001A
#define RX_ITR_DPLL_DLPF_REG6_INIT_NT_MASK 0x03FFFFFF
#define RX_ITR_DPLL_DLPF_REG6_INIT_NT_ACCESS AW_CSR_READ_WRITE
#define RX_ITR_DPLL_DLPF_REG6_INIT_NT_RESET_VALUE 0x03FFD8F0

 
 
 
 
 
#define RX_ITR_DPLL_DLPF_REG7_ADDR 0x020003FC
#define RX_ITR_DPLL_DLPF_REG7_SIZE 32

 
 
 
#define RX_ITR_DPLL_DLPF_REG7_SAT_INIT_NT_OFFSET 0x00000000
#define RX_ITR_DPLL_DLPF_REG7_SAT_INIT_NT_BITWIDTH 0x0000001A
#define RX_ITR_DPLL_DLPF_REG7_SAT_INIT_NT_MASK 0x03FFFFFF
#define RX_ITR_DPLL_DLPF_REG7_SAT_INIT_NT_ACCESS AW_CSR_READ_WRITE
#define RX_ITR_DPLL_DLPF_REG7_SAT_INIT_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_ITR_DPLL_DLPF_REG8_ADDR 0x02000400
#define RX_ITR_DPLL_DLPF_REG8_SIZE 32

 
 
 
#define RX_ITR_DPLL_DLPF_REG8_SATURATE_WAIT_THRESH_NT_OFFSET 0x00000000
#define RX_ITR_DPLL_DLPF_REG8_SATURATE_WAIT_THRESH_NT_BITWIDTH 0x00000014
#define RX_ITR_DPLL_DLPF_REG8_SATURATE_WAIT_THRESH_NT_MASK 0x000FFFFF
#define RX_ITR_DPLL_DLPF_REG8_SATURATE_WAIT_THRESH_NT_ACCESS AW_CSR_READ_WRITE
#define RX_ITR_DPLL_DLPF_REG8_SATURATE_WAIT_THRESH_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_ITR_DPLL_DLPF_REG9_ADDR 0x02000404
#define RX_ITR_DPLL_DLPF_REG9_SIZE 32

 
 
 
#define RX_ITR_DPLL_DLPF_REG9_RO_CSR_CAPTURE_A_OFFSET 0x00000000
#define RX_ITR_DPLL_DLPF_REG9_RO_CSR_CAPTURE_A_BITWIDTH 0x00000001
#define RX_ITR_DPLL_DLPF_REG9_RO_CSR_CAPTURE_A_MASK 0x00000001
#define RX_ITR_DPLL_DLPF_REG9_RO_CSR_CAPTURE_A_ACCESS AW_CSR_READ_WRITE
#define RX_ITR_DPLL_DLPF_REG9_RO_CSR_CAPTURE_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_ITR_DPLL_FREQDET_RDREG1_ADDR 0x02000408
#define RX_ITR_DPLL_FREQDET_RDREG1_SIZE 32

 
 
 
#define RX_ITR_DPLL_FREQDET_RDREG1_ALMOST_LOCKED_NT_OFFSET 0x00000000
#define RX_ITR_DPLL_FREQDET_RDREG1_ALMOST_LOCKED_NT_BITWIDTH 0x00000001
#define RX_ITR_DPLL_FREQDET_RDREG1_ALMOST_LOCKED_NT_MASK 0x00000001
#define RX_ITR_DPLL_FREQDET_RDREG1_ALMOST_LOCKED_NT_ACCESS AW_CSR_READ_ONLY
#define RX_ITR_DPLL_FREQDET_RDREG1_ALMOST_LOCKED_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_ITR_DPLL_FREQDET_RDREG1_LOCKED_NT_OFFSET 0x00000001
#define RX_ITR_DPLL_FREQDET_RDREG1_LOCKED_NT_BITWIDTH 0x00000001
#define RX_ITR_DPLL_FREQDET_RDREG1_LOCKED_NT_MASK 0x00000002
#define RX_ITR_DPLL_FREQDET_RDREG1_LOCKED_NT_ACCESS AW_CSR_READ_ONLY
#define RX_ITR_DPLL_FREQDET_RDREG1_LOCKED_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_ITR_DPLL_FREQDET_RDREG1_PHASE_LOCKED_NT_OFFSET 0x00000002
#define RX_ITR_DPLL_FREQDET_RDREG1_PHASE_LOCKED_NT_BITWIDTH 0x00000001
#define RX_ITR_DPLL_FREQDET_RDREG1_PHASE_LOCKED_NT_MASK 0x00000004
#define RX_ITR_DPLL_FREQDET_RDREG1_PHASE_LOCKED_NT_ACCESS AW_CSR_READ_ONLY
#define RX_ITR_DPLL_FREQDET_RDREG1_PHASE_LOCKED_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_ITR_DPLL_FREQDET_RDREG2_ADDR 0x0200040C
#define RX_ITR_DPLL_FREQDET_RDREG2_SIZE 32

 
 
 
#define RX_ITR_DPLL_FREQDET_RDREG2_ESTIMATED_PPM_OUT_NT_OFFSET 0x00000000
#define RX_ITR_DPLL_FREQDET_RDREG2_ESTIMATED_PPM_OUT_NT_BITWIDTH 0x0000000D
#define RX_ITR_DPLL_FREQDET_RDREG2_ESTIMATED_PPM_OUT_NT_MASK 0x00001FFF
#define RX_ITR_DPLL_FREQDET_RDREG2_ESTIMATED_PPM_OUT_NT_ACCESS AW_CSR_READ_ONLY
#define RX_ITR_DPLL_FREQDET_RDREG2_ESTIMATED_PPM_OUT_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_ITR_DPLL_FREQDET_RDREG3_ADDR 0x02000410
#define RX_ITR_DPLL_FREQDET_RDREG3_SIZE 32

 
 
 
#define RX_ITR_DPLL_FREQDET_RDREG3_MAX_SPACING_NT_OFFSET 0x00000000
#define RX_ITR_DPLL_FREQDET_RDREG3_MAX_SPACING_NT_BITWIDTH 0x00000009
#define RX_ITR_DPLL_FREQDET_RDREG3_MAX_SPACING_NT_MASK 0x000001FF
#define RX_ITR_DPLL_FREQDET_RDREG3_MAX_SPACING_NT_ACCESS AW_CSR_READ_ONLY
#define RX_ITR_DPLL_FREQDET_RDREG3_MAX_SPACING_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_ITR_DPLL_FREQDET_RDREG4_ADDR 0x02000414
#define RX_ITR_DPLL_FREQDET_RDREG4_SIZE 32

 
 
 
#define RX_ITR_DPLL_FREQDET_RDREG4_LOCK_TIMING_NT_OFFSET 0x00000000
#define RX_ITR_DPLL_FREQDET_RDREG4_LOCK_TIMING_NT_BITWIDTH 0x00000018
#define RX_ITR_DPLL_FREQDET_RDREG4_LOCK_TIMING_NT_MASK 0x00FFFFFF
#define RX_ITR_DPLL_FREQDET_RDREG4_LOCK_TIMING_NT_ACCESS AW_CSR_READ_ONLY
#define RX_ITR_DPLL_FREQDET_RDREG4_LOCK_TIMING_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_ITR_DPLL_FREQDET_REG1_ADDR 0x02000418
#define RX_ITR_DPLL_FREQDET_REG1_SIZE 32

 
 
 
#define RX_ITR_DPLL_FREQDET_REG1_ADAPT_START_A_OFFSET 0x00000000
#define RX_ITR_DPLL_FREQDET_REG1_ADAPT_START_A_BITWIDTH 0x00000001
#define RX_ITR_DPLL_FREQDET_REG1_ADAPT_START_A_MASK 0x00000001
#define RX_ITR_DPLL_FREQDET_REG1_ADAPT_START_A_ACCESS AW_CSR_READ_WRITE
#define RX_ITR_DPLL_FREQDET_REG1_ADAPT_START_A_RESET_VALUE 0x00000000

 
 
 
#define RX_ITR_DPLL_FREQDET_REG1_BYPASS_ENA_A_OFFSET 0x00000001
#define RX_ITR_DPLL_FREQDET_REG1_BYPASS_ENA_A_BITWIDTH 0x00000001
#define RX_ITR_DPLL_FREQDET_REG1_BYPASS_ENA_A_MASK 0x00000002
#define RX_ITR_DPLL_FREQDET_REG1_BYPASS_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_ITR_DPLL_FREQDET_REG1_BYPASS_ENA_A_RESET_VALUE 0x00000000

 
 
 
#define RX_ITR_DPLL_FREQDET_REG1_FREEZE_ENA_A_OFFSET 0x00000002
#define RX_ITR_DPLL_FREQDET_REG1_FREEZE_ENA_A_BITWIDTH 0x00000001
#define RX_ITR_DPLL_FREQDET_REG1_FREEZE_ENA_A_MASK 0x00000004
#define RX_ITR_DPLL_FREQDET_REG1_FREEZE_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_ITR_DPLL_FREQDET_REG1_FREEZE_ENA_A_RESET_VALUE 0x00000000

 
 
 
#define RX_ITR_DPLL_FREQDET_REG1_SETTLING_DELAY_NT_OFFSET 0x00000008
#define RX_ITR_DPLL_FREQDET_REG1_SETTLING_DELAY_NT_BITWIDTH 0x00000006
#define RX_ITR_DPLL_FREQDET_REG1_SETTLING_DELAY_NT_MASK 0x00003F00
#define RX_ITR_DPLL_FREQDET_REG1_SETTLING_DELAY_NT_ACCESS AW_CSR_READ_WRITE
#define RX_ITR_DPLL_FREQDET_REG1_SETTLING_DELAY_NT_RESET_VALUE 0x0000000F

 
 
 
#define RX_ITR_DPLL_FREQDET_REG1_ENABLE_KPROP_SETTING_LOCKED_NT_OFFSET 0x00000010
#define RX_ITR_DPLL_FREQDET_REG1_ENABLE_KPROP_SETTING_LOCKED_NT_BITWIDTH 0x00000001
#define RX_ITR_DPLL_FREQDET_REG1_ENABLE_KPROP_SETTING_LOCKED_NT_MASK 0x00010000
#define RX_ITR_DPLL_FREQDET_REG1_ENABLE_KPROP_SETTING_LOCKED_NT_ACCESS AW_CSR_READ_WRITE
#define RX_ITR_DPLL_FREQDET_REG1_ENABLE_KPROP_SETTING_LOCKED_NT_RESET_VALUE 0x00000001

 
 
 
#define RX_ITR_DPLL_FREQDET_REG1_ENABLE_KPROP_SETTING_ALMOST_LOCKED_NT_OFFSET 0x00000011
#define RX_ITR_DPLL_FREQDET_REG1_ENABLE_KPROP_SETTING_ALMOST_LOCKED_NT_BITWIDTH 0x00000001
#define RX_ITR_DPLL_FREQDET_REG1_ENABLE_KPROP_SETTING_ALMOST_LOCKED_NT_MASK 0x00020000
#define RX_ITR_DPLL_FREQDET_REG1_ENABLE_KPROP_SETTING_ALMOST_LOCKED_NT_ACCESS AW_CSR_READ_WRITE
#define RX_ITR_DPLL_FREQDET_REG1_ENABLE_KPROP_SETTING_ALMOST_LOCKED_NT_RESET_VALUE 0x00000001

 
 
 
#define RX_ITR_DPLL_FREQDET_REG1_ENABLE_KPROP_DURING_MEASUREMENT_NT_OFFSET 0x00000012
#define RX_ITR_DPLL_FREQDET_REG1_ENABLE_KPROP_DURING_MEASUREMENT_NT_BITWIDTH 0x00000001
#define RX_ITR_DPLL_FREQDET_REG1_ENABLE_KPROP_DURING_MEASUREMENT_NT_MASK 0x00040000
#define RX_ITR_DPLL_FREQDET_REG1_ENABLE_KPROP_DURING_MEASUREMENT_NT_ACCESS AW_CSR_READ_WRITE
#define RX_ITR_DPLL_FREQDET_REG1_ENABLE_KPROP_DURING_MEASUREMENT_NT_RESET_VALUE 0x00000001

 
 
 
#define RX_ITR_DPLL_FREQDET_REG1_PROCESS2X_A_OFFSET 0x00000013
#define RX_ITR_DPLL_FREQDET_REG1_PROCESS2X_A_BITWIDTH 0x00000001
#define RX_ITR_DPLL_FREQDET_REG1_PROCESS2X_A_MASK 0x00080000
#define RX_ITR_DPLL_FREQDET_REG1_PROCESS2X_A_ACCESS AW_CSR_READ_WRITE
#define RX_ITR_DPLL_FREQDET_REG1_PROCESS2X_A_RESET_VALUE 0x00000000

 
 
 
#define RX_ITR_DPLL_FREQDET_REG1_SINGLE_STEP_ENA_A_OFFSET 0x00000014
#define RX_ITR_DPLL_FREQDET_REG1_SINGLE_STEP_ENA_A_BITWIDTH 0x00000001
#define RX_ITR_DPLL_FREQDET_REG1_SINGLE_STEP_ENA_A_MASK 0x00100000
#define RX_ITR_DPLL_FREQDET_REG1_SINGLE_STEP_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_ITR_DPLL_FREQDET_REG1_SINGLE_STEP_ENA_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_ITR_DPLL_FREQDET_REG2_ADDR 0x0200041C
#define RX_ITR_DPLL_FREQDET_REG2_SIZE 32

 
 
 
#define RX_ITR_DPLL_FREQDET_REG2_WATCHDOG_GLOBAL_TIMEOUT_NT_OFFSET 0x00000000
#define RX_ITR_DPLL_FREQDET_REG2_WATCHDOG_GLOBAL_TIMEOUT_NT_BITWIDTH 0x00000018
#define RX_ITR_DPLL_FREQDET_REG2_WATCHDOG_GLOBAL_TIMEOUT_NT_MASK 0x00FFFFFF
#define RX_ITR_DPLL_FREQDET_REG2_WATCHDOG_GLOBAL_TIMEOUT_NT_ACCESS AW_CSR_READ_WRITE
#define RX_ITR_DPLL_FREQDET_REG2_WATCHDOG_GLOBAL_TIMEOUT_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_ITR_DPLL_FREQDET_REG3_ADDR 0x02000420
#define RX_ITR_DPLL_FREQDET_REG3_SIZE 32

 
 
 
#define RX_ITR_DPLL_FREQDET_REG3_WATCHDOG_TIMEOUT_NT_OFFSET 0x00000000
#define RX_ITR_DPLL_FREQDET_REG3_WATCHDOG_TIMEOUT_NT_BITWIDTH 0x00000018
#define RX_ITR_DPLL_FREQDET_REG3_WATCHDOG_TIMEOUT_NT_MASK 0x00FFFFFF
#define RX_ITR_DPLL_FREQDET_REG3_WATCHDOG_TIMEOUT_NT_ACCESS AW_CSR_READ_WRITE
#define RX_ITR_DPLL_FREQDET_REG3_WATCHDOG_TIMEOUT_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_ITR_DPLL_FREQDET_REG4_ADDR 0x02000424
#define RX_ITR_DPLL_FREQDET_REG4_SIZE 32

 
 
 
#define RX_ITR_DPLL_FREQDET_REG4_LOCKED_SPACING_NT_OFFSET 0x00000000
#define RX_ITR_DPLL_FREQDET_REG4_LOCKED_SPACING_NT_BITWIDTH 0x00000009
#define RX_ITR_DPLL_FREQDET_REG4_LOCKED_SPACING_NT_MASK 0x000001FF
#define RX_ITR_DPLL_FREQDET_REG4_LOCKED_SPACING_NT_ACCESS AW_CSR_READ_WRITE
#define RX_ITR_DPLL_FREQDET_REG4_LOCKED_SPACING_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_ITR_DPLL_FREQDET_REG4_ALMOST_LOCKED_SPACING_NT_OFFSET 0x00000010
#define RX_ITR_DPLL_FREQDET_REG4_ALMOST_LOCKED_SPACING_NT_BITWIDTH 0x00000009
#define RX_ITR_DPLL_FREQDET_REG4_ALMOST_LOCKED_SPACING_NT_MASK 0x01FF0000
#define RX_ITR_DPLL_FREQDET_REG4_ALMOST_LOCKED_SPACING_NT_ACCESS AW_CSR_READ_WRITE
#define RX_ITR_DPLL_FREQDET_REG4_ALMOST_LOCKED_SPACING_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_ITR_DPLL_FREQDET_REG5_ADDR 0x02000428
#define RX_ITR_DPLL_FREQDET_REG5_SIZE 32

 
 
 
#define RX_ITR_DPLL_FREQDET_REG5_TARGET_NUM_PEAK_SPACING_ALMOSTLOCKED_NT_OFFSET 0x00000000
#define RX_ITR_DPLL_FREQDET_REG5_TARGET_NUM_PEAK_SPACING_ALMOSTLOCKED_NT_BITWIDTH 0x00000009
#define RX_ITR_DPLL_FREQDET_REG5_TARGET_NUM_PEAK_SPACING_ALMOSTLOCKED_NT_MASK 0x000001FF
#define RX_ITR_DPLL_FREQDET_REG5_TARGET_NUM_PEAK_SPACING_ALMOSTLOCKED_NT_ACCESS AW_CSR_READ_WRITE
#define RX_ITR_DPLL_FREQDET_REG5_TARGET_NUM_PEAK_SPACING_ALMOSTLOCKED_NT_RESET_VALUE 0x000001FF

 
 
 
#define RX_ITR_DPLL_FREQDET_REG5_TARGET_NUM_PEAK_SPACING_NT_OFFSET 0x00000010
#define RX_ITR_DPLL_FREQDET_REG5_TARGET_NUM_PEAK_SPACING_NT_BITWIDTH 0x00000009
#define RX_ITR_DPLL_FREQDET_REG5_TARGET_NUM_PEAK_SPACING_NT_MASK 0x01FF0000
#define RX_ITR_DPLL_FREQDET_REG5_TARGET_NUM_PEAK_SPACING_NT_ACCESS AW_CSR_READ_WRITE
#define RX_ITR_DPLL_FREQDET_REG5_TARGET_NUM_PEAK_SPACING_NT_RESET_VALUE 0x000001FF

 
 
 
 
 
#define RX_ITR_DPLL_FREQDET_REG6_ADDR 0x0200042C
#define RX_ITR_DPLL_FREQDET_REG6_SIZE 32

 
 
 
#define RX_ITR_DPLL_FREQDET_REG6_VALLEY_THRESHOLD_NT_OFFSET 0x00000000
#define RX_ITR_DPLL_FREQDET_REG6_VALLEY_THRESHOLD_NT_BITWIDTH 0x00000008
#define RX_ITR_DPLL_FREQDET_REG6_VALLEY_THRESHOLD_NT_MASK 0x000000FF
#define RX_ITR_DPLL_FREQDET_REG6_VALLEY_THRESHOLD_NT_ACCESS AW_CSR_READ_WRITE
#define RX_ITR_DPLL_FREQDET_REG6_VALLEY_THRESHOLD_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_ITR_DPLL_FREQDET_REG6_PEAK_THRESHOLD_NT_OFFSET 0x00000010
#define RX_ITR_DPLL_FREQDET_REG6_PEAK_THRESHOLD_NT_BITWIDTH 0x00000008
#define RX_ITR_DPLL_FREQDET_REG6_PEAK_THRESHOLD_NT_MASK 0x00FF0000
#define RX_ITR_DPLL_FREQDET_REG6_PEAK_THRESHOLD_NT_ACCESS AW_CSR_READ_WRITE
#define RX_ITR_DPLL_FREQDET_REG6_PEAK_THRESHOLD_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_ITR_DPLL_FREQDET_REG7_ADDR 0x02000430
#define RX_ITR_DPLL_FREQDET_REG7_SIZE 32

 
 
 
#define RX_ITR_DPLL_FREQDET_REG7_DLPF_INT_OFFSET_MU_NT_OFFSET 0x00000000
#define RX_ITR_DPLL_FREQDET_REG7_DLPF_INT_OFFSET_MU_NT_BITWIDTH 0x00000006
#define RX_ITR_DPLL_FREQDET_REG7_DLPF_INT_OFFSET_MU_NT_MASK 0x0000003F
#define RX_ITR_DPLL_FREQDET_REG7_DLPF_INT_OFFSET_MU_NT_ACCESS AW_CSR_READ_WRITE
#define RX_ITR_DPLL_FREQDET_REG7_DLPF_INT_OFFSET_MU_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_ITR_DPLL_FREQDET_REG7_DLPF_INT_OFFSET_MU_ALMOST_LOCKED_NT_OFFSET 0x00000010
#define RX_ITR_DPLL_FREQDET_REG7_DLPF_INT_OFFSET_MU_ALMOST_LOCKED_NT_BITWIDTH 0x00000006
#define RX_ITR_DPLL_FREQDET_REG7_DLPF_INT_OFFSET_MU_ALMOST_LOCKED_NT_MASK 0x003F0000
#define RX_ITR_DPLL_FREQDET_REG7_DLPF_INT_OFFSET_MU_ALMOST_LOCKED_NT_ACCESS AW_CSR_READ_WRITE
#define RX_ITR_DPLL_FREQDET_REG7_DLPF_INT_OFFSET_MU_ALMOST_LOCKED_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_ITR_DPLL_FREQDET_REG8_ADDR 0x02000434
#define RX_ITR_DPLL_FREQDET_REG8_SIZE 32

 
 
 
#define RX_ITR_DPLL_FREQDET_REG8_DLPF_OFFSET_BYPASS_VALUE_NT_OFFSET 0x00000000
#define RX_ITR_DPLL_FREQDET_REG8_DLPF_OFFSET_BYPASS_VALUE_NT_BITWIDTH 0x0000001A
#define RX_ITR_DPLL_FREQDET_REG8_DLPF_OFFSET_BYPASS_VALUE_NT_MASK 0x03FFFFFF
#define RX_ITR_DPLL_FREQDET_REG8_DLPF_OFFSET_BYPASS_VALUE_NT_ACCESS AW_CSR_READ_WRITE
#define RX_ITR_DPLL_FREQDET_REG8_DLPF_OFFSET_BYPASS_VALUE_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_ITR_DPLL_FREQDET_REG8_DLPF_OFFSET_BYPASS_ENA_A_OFFSET 0x0000001A
#define RX_ITR_DPLL_FREQDET_REG8_DLPF_OFFSET_BYPASS_ENA_A_BITWIDTH 0x00000001
#define RX_ITR_DPLL_FREQDET_REG8_DLPF_OFFSET_BYPASS_ENA_A_MASK 0x04000000
#define RX_ITR_DPLL_FREQDET_REG8_DLPF_OFFSET_BYPASS_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_ITR_DPLL_FREQDET_REG8_DLPF_OFFSET_BYPASS_ENA_A_RESET_VALUE 0x00000000

 
 
 
#define RX_ITR_DPLL_FREQDET_REG8_TEDO_BYPASS_ENA_A_OFFSET 0x0000001B
#define RX_ITR_DPLL_FREQDET_REG8_TEDO_BYPASS_ENA_A_BITWIDTH 0x00000001
#define RX_ITR_DPLL_FREQDET_REG8_TEDO_BYPASS_ENA_A_MASK 0x08000000
#define RX_ITR_DPLL_FREQDET_REG8_TEDO_BYPASS_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_ITR_DPLL_FREQDET_REG8_TEDO_BYPASS_ENA_A_RESET_VALUE 0x00000000

 
 
 
#define RX_ITR_DPLL_FREQDET_REG8_TEDO_BYPASS_VALUE_NT_OFFSET 0x0000001C
#define RX_ITR_DPLL_FREQDET_REG8_TEDO_BYPASS_VALUE_NT_BITWIDTH 0x00000001
#define RX_ITR_DPLL_FREQDET_REG8_TEDO_BYPASS_VALUE_NT_MASK 0x10000000
#define RX_ITR_DPLL_FREQDET_REG8_TEDO_BYPASS_VALUE_NT_ACCESS AW_CSR_READ_WRITE
#define RX_ITR_DPLL_FREQDET_REG8_TEDO_BYPASS_VALUE_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_ITR_DPLL_FREQDET_REG9_ADDR 0x02000438
#define RX_ITR_DPLL_FREQDET_REG9_SIZE 32

 
 
 
#define RX_ITR_DPLL_FREQDET_REG9_UNIT_PPM_NT_OFFSET 0x00000000
#define RX_ITR_DPLL_FREQDET_REG9_UNIT_PPM_NT_BITWIDTH 0x00000008
#define RX_ITR_DPLL_FREQDET_REG9_UNIT_PPM_NT_MASK 0x000000FF
#define RX_ITR_DPLL_FREQDET_REG9_UNIT_PPM_NT_ACCESS AW_CSR_READ_WRITE
#define RX_ITR_DPLL_FREQDET_REG9_UNIT_PPM_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_ITR_DPLL_FREQDET_REG9_NUMSYMBOLS_NT_OFFSET 0x00000010
#define RX_ITR_DPLL_FREQDET_REG9_NUMSYMBOLS_NT_BITWIDTH 0x00000008
#define RX_ITR_DPLL_FREQDET_REG9_NUMSYMBOLS_NT_MASK 0x00FF0000
#define RX_ITR_DPLL_FREQDET_REG9_NUMSYMBOLS_NT_ACCESS AW_CSR_READ_WRITE
#define RX_ITR_DPLL_FREQDET_REG9_NUMSYMBOLS_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_ITR_DPLL_LOWLATENCY_REG1_ADDR 0x0200043C
#define RX_ITR_DPLL_LOWLATENCY_REG1_SIZE 32

 
 
 
#define RX_ITR_DPLL_LOWLATENCY_REG1_ENABLE_A_OFFSET 0x00000000
#define RX_ITR_DPLL_LOWLATENCY_REG1_ENABLE_A_BITWIDTH 0x00000001
#define RX_ITR_DPLL_LOWLATENCY_REG1_ENABLE_A_MASK 0x00000001
#define RX_ITR_DPLL_LOWLATENCY_REG1_ENABLE_A_ACCESS AW_CSR_READ_WRITE
#define RX_ITR_DPLL_LOWLATENCY_REG1_ENABLE_A_RESET_VALUE 0x00000000

 
 
 
 
 
 
#define RX_ITR_DPLL_LOWLATENCY_REG1_BRANCH_SEL_NT_OFFSET 0x00000001
#define RX_ITR_DPLL_LOWLATENCY_REG1_BRANCH_SEL_NT_BITWIDTH 0x00000002
#define RX_ITR_DPLL_LOWLATENCY_REG1_BRANCH_SEL_NT_MASK 0x00000006
#define RX_ITR_DPLL_LOWLATENCY_REG1_BRANCH_SEL_NT_ACCESS AW_CSR_READ_WRITE
#define RX_ITR_DPLL_LOWLATENCY_REG1_BRANCH_SEL_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_ITR_DPLL_LOWLATENCY_REG1_KTED_A_OFFSET 0x00000003
#define RX_ITR_DPLL_LOWLATENCY_REG1_KTED_A_BITWIDTH 0x00000001
#define RX_ITR_DPLL_LOWLATENCY_REG1_KTED_A_MASK 0x00000008
#define RX_ITR_DPLL_LOWLATENCY_REG1_KTED_A_ACCESS AW_CSR_READ_WRITE
#define RX_ITR_DPLL_LOWLATENCY_REG1_KTED_A_RESET_VALUE 0x00000000

 
 
 
#define RX_ITR_DPLL_LOWLATENCY_REG1_FINEGAIN_NT_OFFSET 0x00000004
#define RX_ITR_DPLL_LOWLATENCY_REG1_FINEGAIN_NT_BITWIDTH 0x00000004
#define RX_ITR_DPLL_LOWLATENCY_REG1_FINEGAIN_NT_MASK 0x000000F0
#define RX_ITR_DPLL_LOWLATENCY_REG1_FINEGAIN_NT_ACCESS AW_CSR_READ_WRITE
#define RX_ITR_DPLL_LOWLATENCY_REG1_FINEGAIN_NT_RESET_VALUE 0x00000002

 
 
 
#define RX_ITR_DPLL_LOWLATENCY_REG1_KP_MU_NT_OFFSET 0x00000008
#define RX_ITR_DPLL_LOWLATENCY_REG1_KP_MU_NT_BITWIDTH 0x00000004
#define RX_ITR_DPLL_LOWLATENCY_REG1_KP_MU_NT_MASK 0x00000F00
#define RX_ITR_DPLL_LOWLATENCY_REG1_KP_MU_NT_ACCESS AW_CSR_READ_WRITE
#define RX_ITR_DPLL_LOWLATENCY_REG1_KP_MU_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_ITR_DPLL_LOWLATENCY_REG1_IGNORE_FSM_STATE_NT_OFFSET 0x0000000C
#define RX_ITR_DPLL_LOWLATENCY_REG1_IGNORE_FSM_STATE_NT_BITWIDTH 0x00000001
#define RX_ITR_DPLL_LOWLATENCY_REG1_IGNORE_FSM_STATE_NT_MASK 0x00001000
#define RX_ITR_DPLL_LOWLATENCY_REG1_IGNORE_FSM_STATE_NT_ACCESS AW_CSR_READ_WRITE
#define RX_ITR_DPLL_LOWLATENCY_REG1_IGNORE_FSM_STATE_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_ITR_DPLL_LOWLATENCY_REG1_MUX_BYPASS_ENA_A_OFFSET 0x0000000D
#define RX_ITR_DPLL_LOWLATENCY_REG1_MUX_BYPASS_ENA_A_BITWIDTH 0x00000001
#define RX_ITR_DPLL_LOWLATENCY_REG1_MUX_BYPASS_ENA_A_MASK 0x00002000
#define RX_ITR_DPLL_LOWLATENCY_REG1_MUX_BYPASS_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_ITR_DPLL_LOWLATENCY_REG1_MUX_BYPASS_ENA_A_RESET_VALUE 0x00000000

 
 
 
#define RX_ITR_DPLL_LOWLATENCY_REG1_MUX_BYPASS_VALUE_NT_OFFSET 0x0000000E
#define RX_ITR_DPLL_LOWLATENCY_REG1_MUX_BYPASS_VALUE_NT_BITWIDTH 0x00000001
#define RX_ITR_DPLL_LOWLATENCY_REG1_MUX_BYPASS_VALUE_NT_MASK 0x00004000
#define RX_ITR_DPLL_LOWLATENCY_REG1_MUX_BYPASS_VALUE_NT_ACCESS AW_CSR_READ_WRITE
#define RX_ITR_DPLL_LOWLATENCY_REG1_MUX_BYPASS_VALUE_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_ITR_DPLL_LOWLATENCY_REG1_CDR_NT_OFFSET 0x0000000F
#define RX_ITR_DPLL_LOWLATENCY_REG1_CDR_NT_BITWIDTH 0x00000008
#define RX_ITR_DPLL_LOWLATENCY_REG1_CDR_NT_MASK 0x007F8000
#define RX_ITR_DPLL_LOWLATENCY_REG1_CDR_NT_ACCESS AW_CSR_READ_WRITE
#define RX_ITR_DPLL_LOWLATENCY_REG1_CDR_NT_RESET_VALUE 0x00000001

 
 
 
 
 
#define RX_ITR_DPLL_LOWLATENCY_REG2_ADDR 0x02000440
#define RX_ITR_DPLL_LOWLATENCY_REG2_SIZE 32

 
 
 
#define RX_ITR_DPLL_LOWLATENCY_REG2_EH_NT_OFFSET 0x00000000
#define RX_ITR_DPLL_LOWLATENCY_REG2_EH_NT_BITWIDTH 0x00000009
#define RX_ITR_DPLL_LOWLATENCY_REG2_EH_NT_MASK 0x000001FF
#define RX_ITR_DPLL_LOWLATENCY_REG2_EH_NT_ACCESS AW_CSR_READ_WRITE
#define RX_ITR_DPLL_LOWLATENCY_REG2_EH_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_ITR_DPLL_LOWLATENCY_REG2_EZ_NT_OFFSET 0x00000009
#define RX_ITR_DPLL_LOWLATENCY_REG2_EZ_NT_BITWIDTH 0x00000009
#define RX_ITR_DPLL_LOWLATENCY_REG2_EZ_NT_MASK 0x0003FE00
#define RX_ITR_DPLL_LOWLATENCY_REG2_EZ_NT_ACCESS AW_CSR_READ_WRITE
#define RX_ITR_DPLL_LOWLATENCY_REG2_EZ_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_ITR_DPLL_LOWLATENCY_REG2_EL_NT_OFFSET 0x00000012
#define RX_ITR_DPLL_LOWLATENCY_REG2_EL_NT_BITWIDTH 0x00000009
#define RX_ITR_DPLL_LOWLATENCY_REG2_EL_NT_MASK 0x07FC0000
#define RX_ITR_DPLL_LOWLATENCY_REG2_EL_NT_ACCESS AW_CSR_READ_WRITE
#define RX_ITR_DPLL_LOWLATENCY_REG2_EL_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_ITR_DPLL_TED_ADDR 0x02000444
#define RX_ITR_DPLL_TED_SIZE 32

 
 
 
#define RX_ITR_DPLL_TED_FREEZE_EN_A_OFFSET 0x00000000
#define RX_ITR_DPLL_TED_FREEZE_EN_A_BITWIDTH 0x00000001
#define RX_ITR_DPLL_TED_FREEZE_EN_A_MASK 0x00000001
#define RX_ITR_DPLL_TED_FREEZE_EN_A_ACCESS AW_CSR_READ_WRITE
#define RX_ITR_DPLL_TED_FREEZE_EN_A_RESET_VALUE 0x00000000

 
 
 
#define RX_ITR_DPLL_TED_BIAS1_NT_OFFSET 0x00000001
#define RX_ITR_DPLL_TED_BIAS1_NT_BITWIDTH 0x00000005
#define RX_ITR_DPLL_TED_BIAS1_NT_MASK 0x0000003E
#define RX_ITR_DPLL_TED_BIAS1_NT_ACCESS AW_CSR_READ_WRITE
#define RX_ITR_DPLL_TED_BIAS1_NT_RESET_VALUE 0x0000000B

 
 
 
#define RX_ITR_DPLL_TED_BIAS2_NT_OFFSET 0x00000008
#define RX_ITR_DPLL_TED_BIAS2_NT_BITWIDTH 0x00000005
#define RX_ITR_DPLL_TED_BIAS2_NT_MASK 0x00001F00
#define RX_ITR_DPLL_TED_BIAS2_NT_ACCESS AW_CSR_READ_WRITE
#define RX_ITR_DPLL_TED_BIAS2_NT_RESET_VALUE 0x0000001F

 
 
 
#define RX_ITR_DPLL_TED_BIAS1_DIR_NT_OFFSET 0x0000000D
#define RX_ITR_DPLL_TED_BIAS1_DIR_NT_BITWIDTH 0x00000001
#define RX_ITR_DPLL_TED_BIAS1_DIR_NT_MASK 0x00002000
#define RX_ITR_DPLL_TED_BIAS1_DIR_NT_ACCESS AW_CSR_READ_WRITE
#define RX_ITR_DPLL_TED_BIAS1_DIR_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_ITR_DPLL_TED_BIAS2_DIR_NT_OFFSET 0x0000000E
#define RX_ITR_DPLL_TED_BIAS2_DIR_NT_BITWIDTH 0x00000001
#define RX_ITR_DPLL_TED_BIAS2_DIR_NT_MASK 0x00004000
#define RX_ITR_DPLL_TED_BIAS2_DIR_NT_ACCESS AW_CSR_READ_WRITE
#define RX_ITR_DPLL_TED_BIAS2_DIR_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_ITR_DPLL_TED_KTED_SHIFT_NT_OFFSET 0x0000000F
#define RX_ITR_DPLL_TED_KTED_SHIFT_NT_BITWIDTH 0x00000001
#define RX_ITR_DPLL_TED_KTED_SHIFT_NT_MASK 0x00008000
#define RX_ITR_DPLL_TED_KTED_SHIFT_NT_ACCESS AW_CSR_READ_WRITE
#define RX_ITR_DPLL_TED_KTED_SHIFT_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_ITR_DPLL_TED_OFFSET_ENABLE_A_OFFSET 0x00000014
#define RX_ITR_DPLL_TED_OFFSET_ENABLE_A_BITWIDTH 0x00000001
#define RX_ITR_DPLL_TED_OFFSET_ENABLE_A_MASK 0x00100000
#define RX_ITR_DPLL_TED_OFFSET_ENABLE_A_ACCESS AW_CSR_READ_WRITE
#define RX_ITR_DPLL_TED_OFFSET_ENABLE_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_ITR_DPLL_TED_REG2_ADDR 0x02000448
#define RX_ITR_DPLL_TED_REG2_SIZE 32

 
 
 
#define RX_ITR_DPLL_TED_REG2_PHASE_OFFSETA_RISING_NT_OFFSET 0x00000000
#define RX_ITR_DPLL_TED_REG2_PHASE_OFFSETA_RISING_NT_BITWIDTH 0x00000009
#define RX_ITR_DPLL_TED_REG2_PHASE_OFFSETA_RISING_NT_MASK 0x000001FF
#define RX_ITR_DPLL_TED_REG2_PHASE_OFFSETA_RISING_NT_ACCESS AW_CSR_READ_WRITE
#define RX_ITR_DPLL_TED_REG2_PHASE_OFFSETA_RISING_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_ITR_DPLL_TED_REG2_PHASE_OFFSETA_FALLING_NT_OFFSET 0x00000009
#define RX_ITR_DPLL_TED_REG2_PHASE_OFFSETA_FALLING_NT_BITWIDTH 0x00000009
#define RX_ITR_DPLL_TED_REG2_PHASE_OFFSETA_FALLING_NT_MASK 0x0003FE00
#define RX_ITR_DPLL_TED_REG2_PHASE_OFFSETA_FALLING_NT_ACCESS AW_CSR_READ_WRITE
#define RX_ITR_DPLL_TED_REG2_PHASE_OFFSETA_FALLING_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_ITR_DPLL_TED_REG3_ADDR 0x0200044C
#define RX_ITR_DPLL_TED_REG3_SIZE 32

 
 
 
#define RX_ITR_DPLL_TED_REG3_PHASE_OFFSETB_RISING_NT_OFFSET 0x00000000
#define RX_ITR_DPLL_TED_REG3_PHASE_OFFSETB_RISING_NT_BITWIDTH 0x00000009
#define RX_ITR_DPLL_TED_REG3_PHASE_OFFSETB_RISING_NT_MASK 0x000001FF
#define RX_ITR_DPLL_TED_REG3_PHASE_OFFSETB_RISING_NT_ACCESS AW_CSR_READ_WRITE
#define RX_ITR_DPLL_TED_REG3_PHASE_OFFSETB_RISING_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_ITR_DPLL_TED_REG3_PHASE_OFFSETB_FALLING_NT_OFFSET 0x00000009
#define RX_ITR_DPLL_TED_REG3_PHASE_OFFSETB_FALLING_NT_BITWIDTH 0x00000009
#define RX_ITR_DPLL_TED_REG3_PHASE_OFFSETB_FALLING_NT_MASK 0x0003FE00
#define RX_ITR_DPLL_TED_REG3_PHASE_OFFSETB_FALLING_NT_ACCESS AW_CSR_READ_WRITE
#define RX_ITR_DPLL_TED_REG3_PHASE_OFFSETB_FALLING_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_PHASE_ADAPT_RDREG_ADDR 0x02000450
#define RX_PHASE_ADAPT_RDREG_SIZE 32

 
 
 
#define RX_PHASE_ADAPT_RDREG_D90_DCD_A_OFFSET 0x00000000
#define RX_PHASE_ADAPT_RDREG_D90_DCD_A_BITWIDTH 0x00000007
#define RX_PHASE_ADAPT_RDREG_D90_DCD_A_MASK 0x0000007F
#define RX_PHASE_ADAPT_RDREG_D90_DCD_A_ACCESS AW_CSR_READ_ONLY
#define RX_PHASE_ADAPT_RDREG_D90_DCD_A_RESET_VALUE 0x00000000

 
 
 
#define RX_PHASE_ADAPT_RDREG_D0_DCD_A_OFFSET 0x00000007
#define RX_PHASE_ADAPT_RDREG_D0_DCD_A_BITWIDTH 0x00000007
#define RX_PHASE_ADAPT_RDREG_D0_DCD_A_MASK 0x00003F80
#define RX_PHASE_ADAPT_RDREG_D0_DCD_A_ACCESS AW_CSR_READ_ONLY
#define RX_PHASE_ADAPT_RDREG_D0_DCD_A_RESET_VALUE 0x00000000

 
 
 
#define RX_PHASE_ADAPT_RDREG_IQ_A_OFFSET 0x0000000E
#define RX_PHASE_ADAPT_RDREG_IQ_A_BITWIDTH 0x00000007
#define RX_PHASE_ADAPT_RDREG_IQ_A_MASK 0x001FC000
#define RX_PHASE_ADAPT_RDREG_IQ_A_ACCESS AW_CSR_READ_ONLY
#define RX_PHASE_ADAPT_RDREG_IQ_A_RESET_VALUE 0x00000000

 
 
 
#define RX_PHASE_ADAPT_RDREG_ACK_OFFSET 0x00000015
#define RX_PHASE_ADAPT_RDREG_ACK_BITWIDTH 0x00000001
#define RX_PHASE_ADAPT_RDREG_ACK_MASK 0x00200000
#define RX_PHASE_ADAPT_RDREG_ACK_ACCESS AW_CSR_READ_ONLY
#define RX_PHASE_ADAPT_RDREG_ACK_RESET_VALUE 0x00000000

 
 
 
#define RX_PHASE_ADAPT_RDREG_DCDIQ_ERROR_NT_OFFSET 0x00000016
#define RX_PHASE_ADAPT_RDREG_DCDIQ_ERROR_NT_BITWIDTH 0x00000001
#define RX_PHASE_ADAPT_RDREG_DCDIQ_ERROR_NT_MASK 0x00400000
#define RX_PHASE_ADAPT_RDREG_DCDIQ_ERROR_NT_ACCESS AW_CSR_READ_ONLY
#define RX_PHASE_ADAPT_RDREG_DCDIQ_ERROR_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_PHASE_ADAPT_REG1_ADDR 0x02000454
#define RX_PHASE_ADAPT_REG1_SIZE 32

 
 
 
#define RX_PHASE_ADAPT_REG1_D90_DCD_NT_OFFSET 0x00000000
#define RX_PHASE_ADAPT_REG1_D90_DCD_NT_BITWIDTH 0x00000007
#define RX_PHASE_ADAPT_REG1_D90_DCD_NT_MASK 0x0000007F
#define RX_PHASE_ADAPT_REG1_D90_DCD_NT_ACCESS AW_CSR_READ_WRITE
#define RX_PHASE_ADAPT_REG1_D90_DCD_NT_RESET_VALUE 0x0000003F

 
 
 
#define RX_PHASE_ADAPT_REG1_D0_DCD_NT_OFFSET 0x00000008
#define RX_PHASE_ADAPT_REG1_D0_DCD_NT_BITWIDTH 0x00000007
#define RX_PHASE_ADAPT_REG1_D0_DCD_NT_MASK 0x00007F00
#define RX_PHASE_ADAPT_REG1_D0_DCD_NT_ACCESS AW_CSR_READ_WRITE
#define RX_PHASE_ADAPT_REG1_D0_DCD_NT_RESET_VALUE 0x0000003F

 
 
 
#define RX_PHASE_ADAPT_REG1_IQ_NT_OFFSET 0x00000010
#define RX_PHASE_ADAPT_REG1_IQ_NT_BITWIDTH 0x00000007
#define RX_PHASE_ADAPT_REG1_IQ_NT_MASK 0x007F0000
#define RX_PHASE_ADAPT_REG1_IQ_NT_ACCESS AW_CSR_READ_WRITE
#define RX_PHASE_ADAPT_REG1_IQ_NT_RESET_VALUE 0x0000003F

 
 
 
#define RX_PHASE_ADAPT_REG1_DCDIQ_SAMPLE_A_OFFSET 0x00000018
#define RX_PHASE_ADAPT_REG1_DCDIQ_SAMPLE_A_BITWIDTH 0x00000001
#define RX_PHASE_ADAPT_REG1_DCDIQ_SAMPLE_A_MASK 0x01000000
#define RX_PHASE_ADAPT_REG1_DCDIQ_SAMPLE_A_ACCESS AW_CSR_READ_WRITE
#define RX_PHASE_ADAPT_REG1_DCDIQ_SAMPLE_A_RESET_VALUE 0x00000000

 
 
 
 
 
 
 
#define RX_PHASE_ADAPT_REG1_DCDIQ_SELECT_NT_OFFSET 0x00000019
#define RX_PHASE_ADAPT_REG1_DCDIQ_SELECT_NT_BITWIDTH 0x00000002
#define RX_PHASE_ADAPT_REG1_DCDIQ_SELECT_NT_MASK 0x06000000
#define RX_PHASE_ADAPT_REG1_DCDIQ_SELECT_NT_ACCESS AW_CSR_READ_WRITE
#define RX_PHASE_ADAPT_REG1_DCDIQ_SELECT_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_PHASE_ADAPT_REG1_DCDIQ_READY_A_OFFSET 0x0000001B
#define RX_PHASE_ADAPT_REG1_DCDIQ_READY_A_BITWIDTH 0x00000001
#define RX_PHASE_ADAPT_REG1_DCDIQ_READY_A_MASK 0x08000000
#define RX_PHASE_ADAPT_REG1_DCDIQ_READY_A_ACCESS AW_CSR_READ_WRITE
#define RX_PHASE_ADAPT_REG1_DCDIQ_READY_A_RESET_VALUE 0x00000001

 
 
 
#define RX_PHASE_ADAPT_REG1_BYPASS_ENA_A_OFFSET 0x0000001F
#define RX_PHASE_ADAPT_REG1_BYPASS_ENA_A_BITWIDTH 0x00000001
#define RX_PHASE_ADAPT_REG1_BYPASS_ENA_A_MASK 0x80000000
#define RX_PHASE_ADAPT_REG1_BYPASS_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_PHASE_ADAPT_REG1_BYPASS_ENA_A_RESET_VALUE 0x00000001

 
 
 
 
 
#define RX_PHASE_ADAPT_REG2_ADDR 0x02000458
#define RX_PHASE_ADAPT_REG2_SIZE 32

 
 
 
#define RX_PHASE_ADAPT_REG2_REQ_A_OFFSET 0x00000000
#define RX_PHASE_ADAPT_REG2_REQ_A_BITWIDTH 0x00000001
#define RX_PHASE_ADAPT_REG2_REQ_A_MASK 0x00000001
#define RX_PHASE_ADAPT_REG2_REQ_A_ACCESS AW_CSR_READ_WRITE
#define RX_PHASE_ADAPT_REG2_REQ_A_RESET_VALUE 0x00000000

 
 
 
#define RX_PHASE_ADAPT_REG2_LOAD_ONLY_NT_OFFSET 0x00000001
#define RX_PHASE_ADAPT_REG2_LOAD_ONLY_NT_BITWIDTH 0x00000001
#define RX_PHASE_ADAPT_REG2_LOAD_ONLY_NT_MASK 0x00000002
#define RX_PHASE_ADAPT_REG2_LOAD_ONLY_NT_ACCESS AW_CSR_READ_WRITE
#define RX_PHASE_ADAPT_REG2_LOAD_ONLY_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_PHASE_ADAPT_REG2_DERIV_TARGET_NT_OFFSET 0x00000002
#define RX_PHASE_ADAPT_REG2_DERIV_TARGET_NT_BITWIDTH 0x00000005
#define RX_PHASE_ADAPT_REG2_DERIV_TARGET_NT_MASK 0x0000007C
#define RX_PHASE_ADAPT_REG2_DERIV_TARGET_NT_ACCESS AW_CSR_READ_WRITE
#define RX_PHASE_ADAPT_REG2_DERIV_TARGET_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_PHASE_ADAPT_REG2_DERIV_GAIN_NT_OFFSET 0x00000007
#define RX_PHASE_ADAPT_REG2_DERIV_GAIN_NT_BITWIDTH 0x00000004
#define RX_PHASE_ADAPT_REG2_DERIV_GAIN_NT_MASK 0x00000780
#define RX_PHASE_ADAPT_REG2_DERIV_GAIN_NT_ACCESS AW_CSR_READ_WRITE
#define RX_PHASE_ADAPT_REG2_DERIV_GAIN_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_PHASE_ADAPT_REG2_POLARITY_NT_OFFSET 0x0000000B
#define RX_PHASE_ADAPT_REG2_POLARITY_NT_BITWIDTH 0x00000003
#define RX_PHASE_ADAPT_REG2_POLARITY_NT_MASK 0x00003800
#define RX_PHASE_ADAPT_REG2_POLARITY_NT_ACCESS AW_CSR_READ_WRITE
#define RX_PHASE_ADAPT_REG2_POLARITY_NT_RESET_VALUE 0x00000007

 
 
 
#define RX_PHASE_ADAPT_REG2_NOCHANGE_DECAY_ENA_NT_OFFSET 0x0000000E
#define RX_PHASE_ADAPT_REG2_NOCHANGE_DECAY_ENA_NT_BITWIDTH 0x00000001
#define RX_PHASE_ADAPT_REG2_NOCHANGE_DECAY_ENA_NT_MASK 0x00004000
#define RX_PHASE_ADAPT_REG2_NOCHANGE_DECAY_ENA_NT_ACCESS AW_CSR_READ_WRITE
#define RX_PHASE_ADAPT_REG2_NOCHANGE_DECAY_ENA_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_PHASE_ADAPT_REG2_OUT_SIGN_MAG_NT_OFFSET 0x0000000F
#define RX_PHASE_ADAPT_REG2_OUT_SIGN_MAG_NT_BITWIDTH 0x00000001
#define RX_PHASE_ADAPT_REG2_OUT_SIGN_MAG_NT_MASK 0x00008000
#define RX_PHASE_ADAPT_REG2_OUT_SIGN_MAG_NT_ACCESS AW_CSR_READ_WRITE
#define RX_PHASE_ADAPT_REG2_OUT_SIGN_MAG_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_PHASE_ADAPT_REG2_OUT_SIGNED_NT_OFFSET 0x00000010
#define RX_PHASE_ADAPT_REG2_OUT_SIGNED_NT_BITWIDTH 0x00000001
#define RX_PHASE_ADAPT_REG2_OUT_SIGNED_NT_MASK 0x00010000
#define RX_PHASE_ADAPT_REG2_OUT_SIGNED_NT_ACCESS AW_CSR_READ_WRITE
#define RX_PHASE_ADAPT_REG2_OUT_SIGNED_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_PHASE_ADAPT_REG2_TYPE_NT_OFFSET 0x00000011
#define RX_PHASE_ADAPT_REG2_TYPE_NT_BITWIDTH 0x00000002
#define RX_PHASE_ADAPT_REG2_TYPE_NT_MASK 0x00060000
#define RX_PHASE_ADAPT_REG2_TYPE_NT_ACCESS AW_CSR_READ_WRITE
#define RX_PHASE_ADAPT_REG2_TYPE_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_PHASE_ADAPT_REG2_DERIV_NUM_CROSS_TARGET_NT_OFFSET 0x00000013
#define RX_PHASE_ADAPT_REG2_DERIV_NUM_CROSS_TARGET_NT_BITWIDTH 0x00000005
#define RX_PHASE_ADAPT_REG2_DERIV_NUM_CROSS_TARGET_NT_MASK 0x00F80000
#define RX_PHASE_ADAPT_REG2_DERIV_NUM_CROSS_TARGET_NT_ACCESS AW_CSR_READ_WRITE
#define RX_PHASE_ADAPT_REG2_DERIV_NUM_CROSS_TARGET_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_PHASE_ADAPT_REG2_SAMPLE_DELAY_NT_OFFSET 0x00000018
#define RX_PHASE_ADAPT_REG2_SAMPLE_DELAY_NT_BITWIDTH 0x00000006
#define RX_PHASE_ADAPT_REG2_SAMPLE_DELAY_NT_MASK 0x3F000000
#define RX_PHASE_ADAPT_REG2_SAMPLE_DELAY_NT_ACCESS AW_CSR_READ_WRITE
#define RX_PHASE_ADAPT_REG2_SAMPLE_DELAY_NT_RESET_VALUE 0x0000001F

 
 
 
 
 
#define RX_PHASE_ADAPT_REG3_ADDR 0x0200045C
#define RX_PHASE_ADAPT_REG3_SIZE 32

 
 
 
#define RX_PHASE_ADAPT_REG3_START_VALUE_NT_OFFSET 0x00000000
#define RX_PHASE_ADAPT_REG3_START_VALUE_NT_BITWIDTH 0x00000007
#define RX_PHASE_ADAPT_REG3_START_VALUE_NT_MASK 0x0000007F
#define RX_PHASE_ADAPT_REG3_START_VALUE_NT_ACCESS AW_CSR_READ_WRITE
#define RX_PHASE_ADAPT_REG3_START_VALUE_NT_RESET_VALUE 0x0000003F

 
 
 
#define RX_PHASE_ADAPT_REG3_INIT_STEP_NT_OFFSET 0x00000007
#define RX_PHASE_ADAPT_REG3_INIT_STEP_NT_BITWIDTH 0x00000007
#define RX_PHASE_ADAPT_REG3_INIT_STEP_NT_MASK 0x00003F80
#define RX_PHASE_ADAPT_REG3_INIT_STEP_NT_ACCESS AW_CSR_READ_WRITE
#define RX_PHASE_ADAPT_REG3_INIT_STEP_NT_RESET_VALUE 0x00000006

 
 
 
#define RX_PHASE_ADAPT_REG3_MAX_NT_OFFSET 0x0000000E
#define RX_PHASE_ADAPT_REG3_MAX_NT_BITWIDTH 0x00000007
#define RX_PHASE_ADAPT_REG3_MAX_NT_MASK 0x001FC000
#define RX_PHASE_ADAPT_REG3_MAX_NT_ACCESS AW_CSR_READ_WRITE
#define RX_PHASE_ADAPT_REG3_MAX_NT_RESET_VALUE 0x0000007F

 
 
 
#define RX_PHASE_ADAPT_REG3_MIN_NT_OFFSET 0x00000015
#define RX_PHASE_ADAPT_REG3_MIN_NT_BITWIDTH 0x00000007
#define RX_PHASE_ADAPT_REG3_MIN_NT_MASK 0x0FE00000
#define RX_PHASE_ADAPT_REG3_MIN_NT_ACCESS AW_CSR_READ_WRITE
#define RX_PHASE_ADAPT_REG3_MIN_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_PHASE_ADAPT_REG3_STOP_HI_NT_OFFSET 0x0000001C
#define RX_PHASE_ADAPT_REG3_STOP_HI_NT_BITWIDTH 0x00000002
#define RX_PHASE_ADAPT_REG3_STOP_HI_NT_MASK 0x30000000
#define RX_PHASE_ADAPT_REG3_STOP_HI_NT_ACCESS AW_CSR_READ_WRITE
#define RX_PHASE_ADAPT_REG3_STOP_HI_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_PHASE_ADAPT_REG4_ADDR 0x02000460
#define RX_PHASE_ADAPT_REG4_SIZE 32

 
 
 
#define RX_PHASE_ADAPT_REG4_MAX_ITER_NT_OFFSET 0x00000000
#define RX_PHASE_ADAPT_REG4_MAX_ITER_NT_BITWIDTH 0x00000010
#define RX_PHASE_ADAPT_REG4_MAX_ITER_NT_MASK 0x0000FFFF
#define RX_PHASE_ADAPT_REG4_MAX_ITER_NT_ACCESS AW_CSR_READ_WRITE
#define RX_PHASE_ADAPT_REG4_MAX_ITER_NT_RESET_VALUE 0x00000064

 
 
 
#define RX_PHASE_ADAPT_REG4_UPDATE_DELAY_NT_OFFSET 0x00000010
#define RX_PHASE_ADAPT_REG4_UPDATE_DELAY_NT_BITWIDTH 0x00000010
#define RX_PHASE_ADAPT_REG4_UPDATE_DELAY_NT_MASK 0xFFFF0000
#define RX_PHASE_ADAPT_REG4_UPDATE_DELAY_NT_ACCESS AW_CSR_READ_WRITE
#define RX_PHASE_ADAPT_REG4_UPDATE_DELAY_NT_RESET_VALUE 0x000000AF

 
 
 
 
 
#define RX_PHASE_ADAPT_REG5_ADDR 0x02000464
#define RX_PHASE_ADAPT_REG5_SIZE 32

 
 
 
#define RX_PHASE_ADAPT_REG5_LMS_MU1_NT_OFFSET 0x00000000
#define RX_PHASE_ADAPT_REG5_LMS_MU1_NT_BITWIDTH 0x00000005
#define RX_PHASE_ADAPT_REG5_LMS_MU1_NT_MASK 0x0000001F
#define RX_PHASE_ADAPT_REG5_LMS_MU1_NT_ACCESS AW_CSR_READ_WRITE
#define RX_PHASE_ADAPT_REG5_LMS_MU1_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_PHASE_ADAPT_REG5_LMS_MU1_DIR_NT_OFFSET 0x00000005
#define RX_PHASE_ADAPT_REG5_LMS_MU1_DIR_NT_BITWIDTH 0x00000001
#define RX_PHASE_ADAPT_REG5_LMS_MU1_DIR_NT_MASK 0x00000020
#define RX_PHASE_ADAPT_REG5_LMS_MU1_DIR_NT_ACCESS AW_CSR_READ_WRITE
#define RX_PHASE_ADAPT_REG5_LMS_MU1_DIR_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_PHASE_ADAPT_REG5_LMS_MU2_NT_OFFSET 0x00000008
#define RX_PHASE_ADAPT_REG5_LMS_MU2_NT_BITWIDTH 0x00000005
#define RX_PHASE_ADAPT_REG5_LMS_MU2_NT_MASK 0x00001F00
#define RX_PHASE_ADAPT_REG5_LMS_MU2_NT_ACCESS AW_CSR_READ_WRITE
#define RX_PHASE_ADAPT_REG5_LMS_MU2_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_PHASE_ADAPT_REG5_LMS_MU2_DIR_NT_OFFSET 0x0000000D
#define RX_PHASE_ADAPT_REG5_LMS_MU2_DIR_NT_BITWIDTH 0x00000001
#define RX_PHASE_ADAPT_REG5_LMS_MU2_DIR_NT_MASK 0x00002000
#define RX_PHASE_ADAPT_REG5_LMS_MU2_DIR_NT_ACCESS AW_CSR_READ_WRITE
#define RX_PHASE_ADAPT_REG5_LMS_MU2_DIR_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_PHASE_ADAPT_REG5_BOUNCE_TARGET_NT_OFFSET 0x00000010
#define RX_PHASE_ADAPT_REG5_BOUNCE_TARGET_NT_BITWIDTH 0x00000005
#define RX_PHASE_ADAPT_REG5_BOUNCE_TARGET_NT_MASK 0x001F0000
#define RX_PHASE_ADAPT_REG5_BOUNCE_TARGET_NT_ACCESS AW_CSR_READ_WRITE
#define RX_PHASE_ADAPT_REG5_BOUNCE_TARGET_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_PHASE_ADAPT_REG6_ADDR 0x02000468
#define RX_PHASE_ADAPT_REG6_SIZE 32

 
 
 
#define RX_PHASE_ADAPT_REG6_SETUP_DELAY_NT_OFFSET 0x00000000
#define RX_PHASE_ADAPT_REG6_SETUP_DELAY_NT_BITWIDTH 0x00000010
#define RX_PHASE_ADAPT_REG6_SETUP_DELAY_NT_MASK 0x0000FFFF
#define RX_PHASE_ADAPT_REG6_SETUP_DELAY_NT_ACCESS AW_CSR_READ_WRITE
#define RX_PHASE_ADAPT_REG6_SETUP_DELAY_NT_RESET_VALUE 0x00000005

 
 
 
#define RX_PHASE_ADAPT_REG6_HOLD_DELAY_NT_OFFSET 0x00000010
#define RX_PHASE_ADAPT_REG6_HOLD_DELAY_NT_BITWIDTH 0x00000010
#define RX_PHASE_ADAPT_REG6_HOLD_DELAY_NT_MASK 0xFFFF0000
#define RX_PHASE_ADAPT_REG6_HOLD_DELAY_NT_ACCESS AW_CSR_READ_WRITE
#define RX_PHASE_ADAPT_REG6_HOLD_DELAY_NT_RESET_VALUE 0x00000005

 
 
 
 
 
#define RX_PPM_LOCK_DETECT_RDREG_ADDR 0x0200046C
#define RX_PPM_LOCK_DETECT_RDREG_SIZE 32

 
 
 
#define RX_PPM_LOCK_DETECT_RDREG_MEAS_RESULT_OFFSET 0x00000000
#define RX_PPM_LOCK_DETECT_RDREG_MEAS_RESULT_BITWIDTH 0x00000010
#define RX_PPM_LOCK_DETECT_RDREG_MEAS_RESULT_MASK 0x0000FFFF
#define RX_PPM_LOCK_DETECT_RDREG_MEAS_RESULT_ACCESS AW_CSR_READ_ONLY
#define RX_PPM_LOCK_DETECT_RDREG_MEAS_RESULT_RESET_VALUE 0x00000000

 
 
 
#define RX_PPM_LOCK_DETECT_RDREG_LOCK_A_OFFSET 0x00000010
#define RX_PPM_LOCK_DETECT_RDREG_LOCK_A_BITWIDTH 0x00000001
#define RX_PPM_LOCK_DETECT_RDREG_LOCK_A_MASK 0x00010000
#define RX_PPM_LOCK_DETECT_RDREG_LOCK_A_ACCESS AW_CSR_READ_ONLY
#define RX_PPM_LOCK_DETECT_RDREG_LOCK_A_RESET_VALUE 0x00000000

 
 
 
#define RX_PPM_LOCK_DETECT_RDREG_MEAS_ACK_A_OFFSET 0x00000011
#define RX_PPM_LOCK_DETECT_RDREG_MEAS_ACK_A_BITWIDTH 0x00000001
#define RX_PPM_LOCK_DETECT_RDREG_MEAS_ACK_A_MASK 0x00020000
#define RX_PPM_LOCK_DETECT_RDREG_MEAS_ACK_A_ACCESS AW_CSR_READ_ONLY
#define RX_PPM_LOCK_DETECT_RDREG_MEAS_ACK_A_RESET_VALUE 0x00000000

 
 
 
#define RX_PPM_LOCK_DETECT_RDREG_LOCKLOSS_STICKY_A_OFFSET 0x00000012
#define RX_PPM_LOCK_DETECT_RDREG_LOCKLOSS_STICKY_A_BITWIDTH 0x00000001
#define RX_PPM_LOCK_DETECT_RDREG_LOCKLOSS_STICKY_A_MASK 0x00040000
#define RX_PPM_LOCK_DETECT_RDREG_LOCKLOSS_STICKY_A_ACCESS AW_CSR_READ_ONLY
#define RX_PPM_LOCK_DETECT_RDREG_LOCKLOSS_STICKY_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_PPM_LOCK_DETECT_REG1_ADDR 0x02000470
#define RX_PPM_LOCK_DETECT_REG1_SIZE 32

 
 
 
#define RX_PPM_LOCK_DETECT_REG1_EN_A_OFFSET 0x00000000
#define RX_PPM_LOCK_DETECT_REG1_EN_A_BITWIDTH 0x00000001
#define RX_PPM_LOCK_DETECT_REG1_EN_A_MASK 0x00000001
#define RX_PPM_LOCK_DETECT_REG1_EN_A_ACCESS AW_CSR_READ_WRITE
#define RX_PPM_LOCK_DETECT_REG1_EN_A_RESET_VALUE 0x00000000

 
 
 
#define RX_PPM_LOCK_DETECT_REG1_FREEZE_A_OFFSET 0x00000001
#define RX_PPM_LOCK_DETECT_REG1_FREEZE_A_BITWIDTH 0x00000001
#define RX_PPM_LOCK_DETECT_REG1_FREEZE_A_MASK 0x00000002
#define RX_PPM_LOCK_DETECT_REG1_FREEZE_A_ACCESS AW_CSR_READ_WRITE
#define RX_PPM_LOCK_DETECT_REG1_FREEZE_A_RESET_VALUE 0x00000000

 
 
 
#define RX_PPM_LOCK_DETECT_REG1_RECOVER_EN_NT_OFFSET 0x00000002
#define RX_PPM_LOCK_DETECT_REG1_RECOVER_EN_NT_BITWIDTH 0x00000001
#define RX_PPM_LOCK_DETECT_REG1_RECOVER_EN_NT_MASK 0x00000004
#define RX_PPM_LOCK_DETECT_REG1_RECOVER_EN_NT_ACCESS AW_CSR_READ_WRITE
#define RX_PPM_LOCK_DETECT_REG1_RECOVER_EN_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_PPM_LOCK_DETECT_REG1_DLPF_RESET_EN_NT_OFFSET 0x00000003
#define RX_PPM_LOCK_DETECT_REG1_DLPF_RESET_EN_NT_BITWIDTH 0x00000001
#define RX_PPM_LOCK_DETECT_REG1_DLPF_RESET_EN_NT_MASK 0x00000008
#define RX_PPM_LOCK_DETECT_REG1_DLPF_RESET_EN_NT_ACCESS AW_CSR_READ_WRITE
#define RX_PPM_LOCK_DETECT_REG1_DLPF_RESET_EN_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_PPM_LOCK_DETECT_REG1_TIMING_WINDOW_NT_OFFSET 0x00000004
#define RX_PPM_LOCK_DETECT_REG1_TIMING_WINDOW_NT_BITWIDTH 0x00000004
#define RX_PPM_LOCK_DETECT_REG1_TIMING_WINDOW_NT_MASK 0x000000F0
#define RX_PPM_LOCK_DETECT_REG1_TIMING_WINDOW_NT_ACCESS AW_CSR_READ_WRITE
#define RX_PPM_LOCK_DETECT_REG1_TIMING_WINDOW_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_PPM_LOCK_DETECT_REG1_LOCKLOSS_CLR_A_OFFSET 0x00000008
#define RX_PPM_LOCK_DETECT_REG1_LOCKLOSS_CLR_A_BITWIDTH 0x00000001
#define RX_PPM_LOCK_DETECT_REG1_LOCKLOSS_CLR_A_MASK 0x00000100
#define RX_PPM_LOCK_DETECT_REG1_LOCKLOSS_CLR_A_ACCESS AW_CSR_READ_WRITE
#define RX_PPM_LOCK_DETECT_REG1_LOCKLOSS_CLR_A_RESET_VALUE 0x00000000

 
 
 
#define RX_PPM_LOCK_DETECT_REG1_MFSM_LOCKLOSS_EN_NT_OFFSET 0x00000009
#define RX_PPM_LOCK_DETECT_REG1_MFSM_LOCKLOSS_EN_NT_BITWIDTH 0x00000001
#define RX_PPM_LOCK_DETECT_REG1_MFSM_LOCKLOSS_EN_NT_MASK 0x00000200
#define RX_PPM_LOCK_DETECT_REG1_MFSM_LOCKLOSS_EN_NT_ACCESS AW_CSR_READ_WRITE
#define RX_PPM_LOCK_DETECT_REG1_MFSM_LOCKLOSS_EN_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_PPM_LOCK_DETECT_REG1_RECOVER_WAIT_FOR_RELOCK_NT_OFFSET 0x0000000A
#define RX_PPM_LOCK_DETECT_REG1_RECOVER_WAIT_FOR_RELOCK_NT_BITWIDTH 0x00000001
#define RX_PPM_LOCK_DETECT_REG1_RECOVER_WAIT_FOR_RELOCK_NT_MASK 0x00000400
#define RX_PPM_LOCK_DETECT_REG1_RECOVER_WAIT_FOR_RELOCK_NT_ACCESS AW_CSR_READ_WRITE
#define RX_PPM_LOCK_DETECT_REG1_RECOVER_WAIT_FOR_RELOCK_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_PPM_LOCK_DETECT_REG1_DISABLE_SIGDET_EN_NT_OFFSET 0x0000000B
#define RX_PPM_LOCK_DETECT_REG1_DISABLE_SIGDET_EN_NT_BITWIDTH 0x00000001
#define RX_PPM_LOCK_DETECT_REG1_DISABLE_SIGDET_EN_NT_MASK 0x00000800
#define RX_PPM_LOCK_DETECT_REG1_DISABLE_SIGDET_EN_NT_ACCESS AW_CSR_READ_WRITE
#define RX_PPM_LOCK_DETECT_REG1_DISABLE_SIGDET_EN_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_PPM_LOCK_DETECT_REG1_LLPD_DISABLE_EN_A_OFFSET 0x0000000C
#define RX_PPM_LOCK_DETECT_REG1_LLPD_DISABLE_EN_A_BITWIDTH 0x00000001
#define RX_PPM_LOCK_DETECT_REG1_LLPD_DISABLE_EN_A_MASK 0x00001000
#define RX_PPM_LOCK_DETECT_REG1_LLPD_DISABLE_EN_A_ACCESS AW_CSR_READ_WRITE
#define RX_PPM_LOCK_DETECT_REG1_LLPD_DISABLE_EN_A_RESET_VALUE 0x00000000

 
 
 
#define RX_PPM_LOCK_DETECT_REG1_MEAS_REQ_A_OFFSET 0x0000000D
#define RX_PPM_LOCK_DETECT_REG1_MEAS_REQ_A_BITWIDTH 0x00000001
#define RX_PPM_LOCK_DETECT_REG1_MEAS_REQ_A_MASK 0x00002000
#define RX_PPM_LOCK_DETECT_REG1_MEAS_REQ_A_ACCESS AW_CSR_READ_WRITE
#define RX_PPM_LOCK_DETECT_REG1_MEAS_REQ_A_RESET_VALUE 0x00000000

 
 
 
#define RX_PPM_LOCK_DETECT_REG1_CLK_SEL_NT_OFFSET 0x0000000E
#define RX_PPM_LOCK_DETECT_REG1_CLK_SEL_NT_BITWIDTH 0x00000001
#define RX_PPM_LOCK_DETECT_REG1_CLK_SEL_NT_MASK 0x00004000
#define RX_PPM_LOCK_DETECT_REG1_CLK_SEL_NT_ACCESS AW_CSR_READ_WRITE
#define RX_PPM_LOCK_DETECT_REG1_CLK_SEL_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_PPM_LOCK_DETECT_REG1_FREQ_LOCK_THRESHOLD_NT_OFFSET 0x00000010
#define RX_PPM_LOCK_DETECT_REG1_FREQ_LOCK_THRESHOLD_NT_BITWIDTH 0x00000010
#define RX_PPM_LOCK_DETECT_REG1_FREQ_LOCK_THRESHOLD_NT_MASK 0xFFFF0000
#define RX_PPM_LOCK_DETECT_REG1_FREQ_LOCK_THRESHOLD_NT_ACCESS AW_CSR_READ_WRITE
#define RX_PPM_LOCK_DETECT_REG1_FREQ_LOCK_THRESHOLD_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_PPM_LOCK_DETECT_REG2_ADDR 0x02000474
#define RX_PPM_LOCK_DETECT_REG2_SIZE 32

 
 
 
#define RX_PPM_LOCK_DETECT_REG2_FREQ_TARGET_NT_OFFSET 0x00000000
#define RX_PPM_LOCK_DETECT_REG2_FREQ_TARGET_NT_BITWIDTH 0x00000010
#define RX_PPM_LOCK_DETECT_REG2_FREQ_TARGET_NT_MASK 0x0000FFFF
#define RX_PPM_LOCK_DETECT_REG2_FREQ_TARGET_NT_ACCESS AW_CSR_READ_WRITE
#define RX_PPM_LOCK_DETECT_REG2_FREQ_TARGET_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_PPM_LOCK_DETECT_REG2_INIT_DELAY_NT_OFFSET 0x00000010
#define RX_PPM_LOCK_DETECT_REG2_INIT_DELAY_NT_BITWIDTH 0x00000010
#define RX_PPM_LOCK_DETECT_REG2_INIT_DELAY_NT_MASK 0xFFFF0000
#define RX_PPM_LOCK_DETECT_REG2_INIT_DELAY_NT_ACCESS AW_CSR_READ_WRITE
#define RX_PPM_LOCK_DETECT_REG2_INIT_DELAY_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_PPM_LOCK_DETECT_REG3_ADDR 0x02000478
#define RX_PPM_LOCK_DETECT_REG3_SIZE 32

 
 
 
#define RX_PPM_LOCK_DETECT_REG3_LOCK_DELAY_NT_OFFSET 0x00000000
#define RX_PPM_LOCK_DETECT_REG3_LOCK_DELAY_NT_BITWIDTH 0x00000010
#define RX_PPM_LOCK_DETECT_REG3_LOCK_DELAY_NT_MASK 0x0000FFFF
#define RX_PPM_LOCK_DETECT_REG3_LOCK_DELAY_NT_ACCESS AW_CSR_READ_WRITE
#define RX_PPM_LOCK_DETECT_REG3_LOCK_DELAY_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_PPM_LOCK_DETECT_REG3_DLPF_RESET_MFSM_DELAY_NT_OFFSET 0x00000010
#define RX_PPM_LOCK_DETECT_REG3_DLPF_RESET_MFSM_DELAY_NT_BITWIDTH 0x00000010
#define RX_PPM_LOCK_DETECT_REG3_DLPF_RESET_MFSM_DELAY_NT_MASK 0xFFFF0000
#define RX_PPM_LOCK_DETECT_REG3_DLPF_RESET_MFSM_DELAY_NT_ACCESS AW_CSR_READ_WRITE
#define RX_PPM_LOCK_DETECT_REG3_DLPF_RESET_MFSM_DELAY_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_PPM_LOCK_DETECT_REG4_ADDR 0x0200047C
#define RX_PPM_LOCK_DETECT_REG4_SIZE 32

 
 
 
#define RX_PPM_LOCK_DETECT_REG4_SIGDET_DISABLE_DELAY_NT_OFFSET 0x00000000
#define RX_PPM_LOCK_DETECT_REG4_SIGDET_DISABLE_DELAY_NT_BITWIDTH 0x00000010
#define RX_PPM_LOCK_DETECT_REG4_SIGDET_DISABLE_DELAY_NT_MASK 0x0000FFFF
#define RX_PPM_LOCK_DETECT_REG4_SIGDET_DISABLE_DELAY_NT_ACCESS AW_CSR_READ_WRITE
#define RX_PPM_LOCK_DETECT_REG4_SIGDET_DISABLE_DELAY_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_REFDCD_ADAPT_RDREG_ADDR 0x02000480
#define RX_REFDCD_ADAPT_RDREG_SIZE 32

 
 
 
#define RX_REFDCD_ADAPT_RDREG_REFDCD_A_OFFSET 0x00000000
#define RX_REFDCD_ADAPT_RDREG_REFDCD_A_BITWIDTH 0x00000007
#define RX_REFDCD_ADAPT_RDREG_REFDCD_A_MASK 0x0000007F
#define RX_REFDCD_ADAPT_RDREG_REFDCD_A_ACCESS AW_CSR_READ_ONLY
#define RX_REFDCD_ADAPT_RDREG_REFDCD_A_RESET_VALUE 0x00000000

 
 
 
#define RX_REFDCD_ADAPT_RDREG_ACK_OFFSET 0x00000007
#define RX_REFDCD_ADAPT_RDREG_ACK_BITWIDTH 0x00000001
#define RX_REFDCD_ADAPT_RDREG_ACK_MASK 0x00000080
#define RX_REFDCD_ADAPT_RDREG_ACK_ACCESS AW_CSR_READ_ONLY
#define RX_REFDCD_ADAPT_RDREG_ACK_RESET_VALUE 0x00000000

 
 
 
#define RX_REFDCD_ADAPT_RDREG_REFDCD_ERROR_NT_OFFSET 0x00000008
#define RX_REFDCD_ADAPT_RDREG_REFDCD_ERROR_NT_BITWIDTH 0x00000001
#define RX_REFDCD_ADAPT_RDREG_REFDCD_ERROR_NT_MASK 0x00000100
#define RX_REFDCD_ADAPT_RDREG_REFDCD_ERROR_NT_ACCESS AW_CSR_READ_ONLY
#define RX_REFDCD_ADAPT_RDREG_REFDCD_ERROR_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_REFDCD_ADAPT_RDREG_REFDCD_EQUAL_NT_OFFSET 0x00000009
#define RX_REFDCD_ADAPT_RDREG_REFDCD_EQUAL_NT_BITWIDTH 0x00000001
#define RX_REFDCD_ADAPT_RDREG_REFDCD_EQUAL_NT_MASK 0x00000200
#define RX_REFDCD_ADAPT_RDREG_REFDCD_EQUAL_NT_ACCESS AW_CSR_READ_ONLY
#define RX_REFDCD_ADAPT_RDREG_REFDCD_EQUAL_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_REFDCD_ADAPT_REG1_ADDR 0x02000484
#define RX_REFDCD_ADAPT_REG1_SIZE 32

 
 
 
#define RX_REFDCD_ADAPT_REG1_REFDCD_NT_OFFSET 0x00000000
#define RX_REFDCD_ADAPT_REG1_REFDCD_NT_BITWIDTH 0x00000007
#define RX_REFDCD_ADAPT_REG1_REFDCD_NT_MASK 0x0000007F
#define RX_REFDCD_ADAPT_REG1_REFDCD_NT_ACCESS AW_CSR_READ_WRITE
#define RX_REFDCD_ADAPT_REG1_REFDCD_NT_RESET_VALUE 0x0000003F

 
 
 
#define RX_REFDCD_ADAPT_REG1_REFDCD_SAMPLE_A_OFFSET 0x00000018
#define RX_REFDCD_ADAPT_REG1_REFDCD_SAMPLE_A_BITWIDTH 0x00000001
#define RX_REFDCD_ADAPT_REG1_REFDCD_SAMPLE_A_MASK 0x01000000
#define RX_REFDCD_ADAPT_REG1_REFDCD_SAMPLE_A_ACCESS AW_CSR_READ_WRITE
#define RX_REFDCD_ADAPT_REG1_REFDCD_SAMPLE_A_RESET_VALUE 0x00000000

 
 
 
#define RX_REFDCD_ADAPT_REG1_REFDCD_READY_A_OFFSET 0x0000001B
#define RX_REFDCD_ADAPT_REG1_REFDCD_READY_A_BITWIDTH 0x00000001
#define RX_REFDCD_ADAPT_REG1_REFDCD_READY_A_MASK 0x08000000
#define RX_REFDCD_ADAPT_REG1_REFDCD_READY_A_ACCESS AW_CSR_READ_WRITE
#define RX_REFDCD_ADAPT_REG1_REFDCD_READY_A_RESET_VALUE 0x00000001

 
 
 
#define RX_REFDCD_ADAPT_REG1_BYPASS_ENA_A_OFFSET 0x0000001F
#define RX_REFDCD_ADAPT_REG1_BYPASS_ENA_A_BITWIDTH 0x00000001
#define RX_REFDCD_ADAPT_REG1_BYPASS_ENA_A_MASK 0x80000000
#define RX_REFDCD_ADAPT_REG1_BYPASS_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_REFDCD_ADAPT_REG1_BYPASS_ENA_A_RESET_VALUE 0x00000001

 
 
 
 
 
#define RX_REFDCD_ADAPT_REG2_ADDR 0x02000488
#define RX_REFDCD_ADAPT_REG2_SIZE 32

 
 
 
#define RX_REFDCD_ADAPT_REG2_REQ_A_OFFSET 0x00000000
#define RX_REFDCD_ADAPT_REG2_REQ_A_BITWIDTH 0x00000001
#define RX_REFDCD_ADAPT_REG2_REQ_A_MASK 0x00000001
#define RX_REFDCD_ADAPT_REG2_REQ_A_ACCESS AW_CSR_READ_WRITE
#define RX_REFDCD_ADAPT_REG2_REQ_A_RESET_VALUE 0x00000000

 
 
 
#define RX_REFDCD_ADAPT_REG2_LOAD_ONLY_NT_OFFSET 0x00000001
#define RX_REFDCD_ADAPT_REG2_LOAD_ONLY_NT_BITWIDTH 0x00000001
#define RX_REFDCD_ADAPT_REG2_LOAD_ONLY_NT_MASK 0x00000002
#define RX_REFDCD_ADAPT_REG2_LOAD_ONLY_NT_ACCESS AW_CSR_READ_WRITE
#define RX_REFDCD_ADAPT_REG2_LOAD_ONLY_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_REFDCD_ADAPT_REG2_POLARITY_NT_OFFSET 0x00000002
#define RX_REFDCD_ADAPT_REG2_POLARITY_NT_BITWIDTH 0x00000001
#define RX_REFDCD_ADAPT_REG2_POLARITY_NT_MASK 0x00000004
#define RX_REFDCD_ADAPT_REG2_POLARITY_NT_ACCESS AW_CSR_READ_WRITE
#define RX_REFDCD_ADAPT_REG2_POLARITY_NT_RESET_VALUE 0x00000001

 
 
 
#define RX_REFDCD_ADAPT_REG2_OUT_SIGN_MAG_NT_OFFSET 0x00000003
#define RX_REFDCD_ADAPT_REG2_OUT_SIGN_MAG_NT_BITWIDTH 0x00000001
#define RX_REFDCD_ADAPT_REG2_OUT_SIGN_MAG_NT_MASK 0x00000008
#define RX_REFDCD_ADAPT_REG2_OUT_SIGN_MAG_NT_ACCESS AW_CSR_READ_WRITE
#define RX_REFDCD_ADAPT_REG2_OUT_SIGN_MAG_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_REFDCD_ADAPT_REG2_OUT_SIGNED_NT_OFFSET 0x00000004
#define RX_REFDCD_ADAPT_REG2_OUT_SIGNED_NT_BITWIDTH 0x00000001
#define RX_REFDCD_ADAPT_REG2_OUT_SIGNED_NT_MASK 0x00000010
#define RX_REFDCD_ADAPT_REG2_OUT_SIGNED_NT_ACCESS AW_CSR_READ_WRITE
#define RX_REFDCD_ADAPT_REG2_OUT_SIGNED_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_REFDCD_ADAPT_REG2_TYPE_NT_OFFSET 0x00000005
#define RX_REFDCD_ADAPT_REG2_TYPE_NT_BITWIDTH 0x00000002
#define RX_REFDCD_ADAPT_REG2_TYPE_NT_MASK 0x00000060
#define RX_REFDCD_ADAPT_REG2_TYPE_NT_ACCESS AW_CSR_READ_WRITE
#define RX_REFDCD_ADAPT_REG2_TYPE_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_REFDCD_ADAPT_REG2_SAMPLE_DELAY_NT_OFFSET 0x00000007
#define RX_REFDCD_ADAPT_REG2_SAMPLE_DELAY_NT_BITWIDTH 0x00000006
#define RX_REFDCD_ADAPT_REG2_SAMPLE_DELAY_NT_MASK 0x00001F80
#define RX_REFDCD_ADAPT_REG2_SAMPLE_DELAY_NT_ACCESS AW_CSR_READ_WRITE
#define RX_REFDCD_ADAPT_REG2_SAMPLE_DELAY_NT_RESET_VALUE 0x0000001F

 
 
 
 
 
#define RX_REFDCD_ADAPT_REG3_ADDR 0x0200048C
#define RX_REFDCD_ADAPT_REG3_SIZE 32

 
 
 
#define RX_REFDCD_ADAPT_REG3_START_VALUE_NT_OFFSET 0x00000000
#define RX_REFDCD_ADAPT_REG3_START_VALUE_NT_BITWIDTH 0x00000007
#define RX_REFDCD_ADAPT_REG3_START_VALUE_NT_MASK 0x0000007F
#define RX_REFDCD_ADAPT_REG3_START_VALUE_NT_ACCESS AW_CSR_READ_WRITE
#define RX_REFDCD_ADAPT_REG3_START_VALUE_NT_RESET_VALUE 0x0000003F

 
 
 
#define RX_REFDCD_ADAPT_REG3_INIT_STEP_NT_OFFSET 0x00000007
#define RX_REFDCD_ADAPT_REG3_INIT_STEP_NT_BITWIDTH 0x00000007
#define RX_REFDCD_ADAPT_REG3_INIT_STEP_NT_MASK 0x00003F80
#define RX_REFDCD_ADAPT_REG3_INIT_STEP_NT_ACCESS AW_CSR_READ_WRITE
#define RX_REFDCD_ADAPT_REG3_INIT_STEP_NT_RESET_VALUE 0x00000006

 
 
 
#define RX_REFDCD_ADAPT_REG3_MAX_NT_OFFSET 0x0000000E
#define RX_REFDCD_ADAPT_REG3_MAX_NT_BITWIDTH 0x00000007
#define RX_REFDCD_ADAPT_REG3_MAX_NT_MASK 0x001FC000
#define RX_REFDCD_ADAPT_REG3_MAX_NT_ACCESS AW_CSR_READ_WRITE
#define RX_REFDCD_ADAPT_REG3_MAX_NT_RESET_VALUE 0x0000007F

 
 
 
#define RX_REFDCD_ADAPT_REG3_MIN_NT_OFFSET 0x00000015
#define RX_REFDCD_ADAPT_REG3_MIN_NT_BITWIDTH 0x00000007
#define RX_REFDCD_ADAPT_REG3_MIN_NT_MASK 0x0FE00000
#define RX_REFDCD_ADAPT_REG3_MIN_NT_ACCESS AW_CSR_READ_WRITE
#define RX_REFDCD_ADAPT_REG3_MIN_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_REFDCD_ADAPT_REG4_ADDR 0x02000490
#define RX_REFDCD_ADAPT_REG4_SIZE 32

 
 
 
#define RX_REFDCD_ADAPT_REG4_MAX_ITER_NT_OFFSET 0x00000000
#define RX_REFDCD_ADAPT_REG4_MAX_ITER_NT_BITWIDTH 0x00000010
#define RX_REFDCD_ADAPT_REG4_MAX_ITER_NT_MASK 0x0000FFFF
#define RX_REFDCD_ADAPT_REG4_MAX_ITER_NT_ACCESS AW_CSR_READ_WRITE
#define RX_REFDCD_ADAPT_REG4_MAX_ITER_NT_RESET_VALUE 0x00000064

 
 
 
#define RX_REFDCD_ADAPT_REG4_UPDATE_DELAY_NT_OFFSET 0x00000010
#define RX_REFDCD_ADAPT_REG4_UPDATE_DELAY_NT_BITWIDTH 0x00000010
#define RX_REFDCD_ADAPT_REG4_UPDATE_DELAY_NT_MASK 0xFFFF0000
#define RX_REFDCD_ADAPT_REG4_UPDATE_DELAY_NT_ACCESS AW_CSR_READ_WRITE
#define RX_REFDCD_ADAPT_REG4_UPDATE_DELAY_NT_RESET_VALUE 0x000000AF

 
 
 
 
 
#define RX_REFDCD_ADAPT_REG5_ADDR 0x02000494
#define RX_REFDCD_ADAPT_REG5_SIZE 32

 
 
 
#define RX_REFDCD_ADAPT_REG5_LMS_MU1_NT_OFFSET 0x00000000
#define RX_REFDCD_ADAPT_REG5_LMS_MU1_NT_BITWIDTH 0x00000005
#define RX_REFDCD_ADAPT_REG5_LMS_MU1_NT_MASK 0x0000001F
#define RX_REFDCD_ADAPT_REG5_LMS_MU1_NT_ACCESS AW_CSR_READ_WRITE
#define RX_REFDCD_ADAPT_REG5_LMS_MU1_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_REFDCD_ADAPT_REG5_LMS_MU1_DIR_NT_OFFSET 0x00000005
#define RX_REFDCD_ADAPT_REG5_LMS_MU1_DIR_NT_BITWIDTH 0x00000001
#define RX_REFDCD_ADAPT_REG5_LMS_MU1_DIR_NT_MASK 0x00000020
#define RX_REFDCD_ADAPT_REG5_LMS_MU1_DIR_NT_ACCESS AW_CSR_READ_WRITE
#define RX_REFDCD_ADAPT_REG5_LMS_MU1_DIR_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_REFDCD_ADAPT_REG5_LMS_MU2_NT_OFFSET 0x00000008
#define RX_REFDCD_ADAPT_REG5_LMS_MU2_NT_BITWIDTH 0x00000005
#define RX_REFDCD_ADAPT_REG5_LMS_MU2_NT_MASK 0x00001F00
#define RX_REFDCD_ADAPT_REG5_LMS_MU2_NT_ACCESS AW_CSR_READ_WRITE
#define RX_REFDCD_ADAPT_REG5_LMS_MU2_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_REFDCD_ADAPT_REG5_LMS_MU2_DIR_NT_OFFSET 0x0000000D
#define RX_REFDCD_ADAPT_REG5_LMS_MU2_DIR_NT_BITWIDTH 0x00000001
#define RX_REFDCD_ADAPT_REG5_LMS_MU2_DIR_NT_MASK 0x00002000
#define RX_REFDCD_ADAPT_REG5_LMS_MU2_DIR_NT_ACCESS AW_CSR_READ_WRITE
#define RX_REFDCD_ADAPT_REG5_LMS_MU2_DIR_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_REFDCD_ADAPT_REG5_BOUNCE_TARGET_NT_OFFSET 0x00000010
#define RX_REFDCD_ADAPT_REG5_BOUNCE_TARGET_NT_BITWIDTH 0x00000005
#define RX_REFDCD_ADAPT_REG5_BOUNCE_TARGET_NT_MASK 0x001F0000
#define RX_REFDCD_ADAPT_REG5_BOUNCE_TARGET_NT_ACCESS AW_CSR_READ_WRITE
#define RX_REFDCD_ADAPT_REG5_BOUNCE_TARGET_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_REFDCD_ADAPT_REG5_INIT_STEP_EQUAL_EN_NT_OFFSET 0x00000018
#define RX_REFDCD_ADAPT_REG5_INIT_STEP_EQUAL_EN_NT_BITWIDTH 0x00000001
#define RX_REFDCD_ADAPT_REG5_INIT_STEP_EQUAL_EN_NT_MASK 0x01000000
#define RX_REFDCD_ADAPT_REG5_INIT_STEP_EQUAL_EN_NT_ACCESS AW_CSR_READ_WRITE
#define RX_REFDCD_ADAPT_REG5_INIT_STEP_EQUAL_EN_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_REFDCD_ADAPT_REG5_STEP_EQUAL_EN_NT_OFFSET 0x00000019
#define RX_REFDCD_ADAPT_REG5_STEP_EQUAL_EN_NT_BITWIDTH 0x00000001
#define RX_REFDCD_ADAPT_REG5_STEP_EQUAL_EN_NT_MASK 0x02000000
#define RX_REFDCD_ADAPT_REG5_STEP_EQUAL_EN_NT_ACCESS AW_CSR_READ_WRITE
#define RX_REFDCD_ADAPT_REG5_STEP_EQUAL_EN_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_REFDCD_ADAPT_REG6_ADDR 0x02000498
#define RX_REFDCD_ADAPT_REG6_SIZE 32

 
 
 
#define RX_REFDCD_ADAPT_REG6_SETUP_DELAY_NT_OFFSET 0x00000000
#define RX_REFDCD_ADAPT_REG6_SETUP_DELAY_NT_BITWIDTH 0x00000010
#define RX_REFDCD_ADAPT_REG6_SETUP_DELAY_NT_MASK 0x0000FFFF
#define RX_REFDCD_ADAPT_REG6_SETUP_DELAY_NT_ACCESS AW_CSR_READ_WRITE
#define RX_REFDCD_ADAPT_REG6_SETUP_DELAY_NT_RESET_VALUE 0x00000005

 
 
 
#define RX_REFDCD_ADAPT_REG6_HOLD_DELAY_NT_OFFSET 0x00000010
#define RX_REFDCD_ADAPT_REG6_HOLD_DELAY_NT_BITWIDTH 0x00000010
#define RX_REFDCD_ADAPT_REG6_HOLD_DELAY_NT_MASK 0xFFFF0000
#define RX_REFDCD_ADAPT_REG6_HOLD_DELAY_NT_ACCESS AW_CSR_READ_WRITE
#define RX_REFDCD_ADAPT_REG6_HOLD_DELAY_NT_RESET_VALUE 0x00000005

 
 
 
 
 
#define RX_RXREF_ADDR 0x0200049C
#define RX_RXREF_SIZE 32

 
 
 
 
 
 
 
 
 
#define RX_RXREF_DIV_NT_OFFSET 0x00000000
#define RX_RXREF_DIV_NT_BITWIDTH 0x00000004
#define RX_RXREF_DIV_NT_MASK 0x0000000F
#define RX_RXREF_DIV_NT_ACCESS AW_CSR_READ_WRITE
#define RX_RXREF_DIV_NT_RESET_VALUE 0x00000007

 
 
 
 
 
#define RX_SIGDET_ADDR 0x020004A0
#define RX_SIGDET_SIZE 32

 
 
 
 
 
 
 
#define RX_SIGDET_BIAS_ADJ_NT_OFFSET 0x00000000
#define RX_SIGDET_BIAS_ADJ_NT_BITWIDTH 0x00000002
#define RX_SIGDET_BIAS_ADJ_NT_MASK 0x00000003
#define RX_SIGDET_BIAS_ADJ_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SIGDET_BIAS_ADJ_NT_RESET_VALUE 0x00000001

 
 
 
 
 
#define RX_SIGDET_FILTER_NT_OFFSET 0x00000002
#define RX_SIGDET_FILTER_NT_BITWIDTH 0x00000002
#define RX_SIGDET_FILTER_NT_MASK 0x0000000C
#define RX_SIGDET_FILTER_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SIGDET_FILTER_NT_RESET_VALUE 0x00000001

 
 
 
 
 
#define RX_SIGDET_THRESH_NT_OFFSET 0x00000004
#define RX_SIGDET_THRESH_NT_BITWIDTH 0x00000003
#define RX_SIGDET_THRESH_NT_MASK 0x00000070
#define RX_SIGDET_THRESH_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SIGDET_THRESH_NT_RESET_VALUE 0x00000004

 
 
 
#define RX_SIGDET_AC_COUPLE_NT_OFFSET 0x00000007
#define RX_SIGDET_AC_COUPLE_NT_BITWIDTH 0x00000001
#define RX_SIGDET_AC_COUPLE_NT_MASK 0x00000080
#define RX_SIGDET_AC_COUPLE_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SIGDET_AC_COUPLE_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SIGDET_RDREG_ADDR 0x020004A4
#define RX_SIGDET_RDREG_SIZE 32

 
 
 
#define RX_SIGDET_RDREG_OFFSET_CAL_OFFSET 0x00000000
#define RX_SIGDET_RDREG_OFFSET_CAL_BITWIDTH 0x00000004
#define RX_SIGDET_RDREG_OFFSET_CAL_MASK 0x0000000F
#define RX_SIGDET_RDREG_OFFSET_CAL_ACCESS AW_CSR_READ_ONLY
#define RX_SIGDET_RDREG_OFFSET_CAL_RESET_VALUE 0x00000000

 
 
 
#define RX_SIGDET_RDREG_ERROR_A_OFFSET 0x00000004
#define RX_SIGDET_RDREG_ERROR_A_BITWIDTH 0x00000001
#define RX_SIGDET_RDREG_ERROR_A_MASK 0x00000010
#define RX_SIGDET_RDREG_ERROR_A_ACCESS AW_CSR_READ_ONLY
#define RX_SIGDET_RDREG_ERROR_A_RESET_VALUE 0x00000000

 
 
 
#define RX_SIGDET_RDREG_ACK_OFFSET 0x00000005
#define RX_SIGDET_RDREG_ACK_BITWIDTH 0x00000001
#define RX_SIGDET_RDREG_ACK_MASK 0x00000020
#define RX_SIGDET_RDREG_ACK_ACCESS AW_CSR_READ_ONLY
#define RX_SIGDET_RDREG_ACK_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SIGDET_REG1_ADDR 0x020004A8
#define RX_SIGDET_REG1_SIZE 32

 
 
 
 
 
 
#define RX_SIGDET_REG1_OFFSET_CAL_NT_OFFSET 0x00000000
#define RX_SIGDET_REG1_OFFSET_CAL_NT_BITWIDTH 0x00000004
#define RX_SIGDET_REG1_OFFSET_CAL_NT_MASK 0x0000000F
#define RX_SIGDET_REG1_OFFSET_CAL_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SIGDET_REG1_OFFSET_CAL_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_SIGDET_REG1_BYPASS_ENA_A_OFFSET 0x00000004
#define RX_SIGDET_REG1_BYPASS_ENA_A_BITWIDTH 0x00000001
#define RX_SIGDET_REG1_BYPASS_ENA_A_MASK 0x00000010
#define RX_SIGDET_REG1_BYPASS_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_SIGDET_REG1_BYPASS_ENA_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SIGDET_REG1_OFFSET_CHOP_NT_OFFSET 0x00000005
#define RX_SIGDET_REG1_OFFSET_CHOP_NT_BITWIDTH 0x00000001
#define RX_SIGDET_REG1_OFFSET_CHOP_NT_MASK 0x00000020
#define RX_SIGDET_REG1_OFFSET_CHOP_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SIGDET_REG1_OFFSET_CHOP_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SIGDET_REG1_ISOLATE_A_OFFSET 0x00000006
#define RX_SIGDET_REG1_ISOLATE_A_BITWIDTH 0x00000001
#define RX_SIGDET_REG1_ISOLATE_A_MASK 0x00000040
#define RX_SIGDET_REG1_ISOLATE_A_ACCESS AW_CSR_READ_WRITE
#define RX_SIGDET_REG1_ISOLATE_A_RESET_VALUE 0x00000000

 
 
 
 
#define RX_SIGDET_REG1_OFFSET_ENA_NT_OFFSET 0x00000007
#define RX_SIGDET_REG1_OFFSET_ENA_NT_BITWIDTH 0x00000001
#define RX_SIGDET_REG1_OFFSET_ENA_NT_MASK 0x00000080
#define RX_SIGDET_REG1_OFFSET_ENA_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SIGDET_REG1_OFFSET_ENA_NT_RESET_VALUE 0x00000001

 
 
 
 
 
#define RX_SIGDET_REG2_ADDR 0x020004AC
#define RX_SIGDET_REG2_SIZE 32

 
 
 
#define RX_SIGDET_REG2_REQ_A_OFFSET 0x00000000
#define RX_SIGDET_REG2_REQ_A_BITWIDTH 0x00000001
#define RX_SIGDET_REG2_REQ_A_MASK 0x00000001
#define RX_SIGDET_REG2_REQ_A_ACCESS AW_CSR_READ_WRITE
#define RX_SIGDET_REG2_REQ_A_RESET_VALUE 0x00000000

 
 
 
#define RX_SIGDET_REG2_LOAD_ONLY_NT_OFFSET 0x00000001
#define RX_SIGDET_REG2_LOAD_ONLY_NT_BITWIDTH 0x00000001
#define RX_SIGDET_REG2_LOAD_ONLY_NT_MASK 0x00000002
#define RX_SIGDET_REG2_LOAD_ONLY_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SIGDET_REG2_LOAD_ONLY_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_SIGDET_REG2_DERIV_TARGET_NT_OFFSET 0x00000002
#define RX_SIGDET_REG2_DERIV_TARGET_NT_BITWIDTH 0x00000005
#define RX_SIGDET_REG2_DERIV_TARGET_NT_MASK 0x0000007C
#define RX_SIGDET_REG2_DERIV_TARGET_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SIGDET_REG2_DERIV_TARGET_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_SIGDET_REG2_DERIV_GAIN_NT_OFFSET 0x00000007
#define RX_SIGDET_REG2_DERIV_GAIN_NT_BITWIDTH 0x00000004
#define RX_SIGDET_REG2_DERIV_GAIN_NT_MASK 0x00000780
#define RX_SIGDET_REG2_DERIV_GAIN_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SIGDET_REG2_DERIV_GAIN_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_SIGDET_REG2_DERIV_NUM_CROSS_TARGET_NT_OFFSET 0x0000000B
#define RX_SIGDET_REG2_DERIV_NUM_CROSS_TARGET_NT_BITWIDTH 0x00000005
#define RX_SIGDET_REG2_DERIV_NUM_CROSS_TARGET_NT_MASK 0x0000F800
#define RX_SIGDET_REG2_DERIV_NUM_CROSS_TARGET_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SIGDET_REG2_DERIV_NUM_CROSS_TARGET_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_SIGDET_REG2_CHOP_EN_NT_OFFSET 0x00000010
#define RX_SIGDET_REG2_CHOP_EN_NT_BITWIDTH 0x00000001
#define RX_SIGDET_REG2_CHOP_EN_NT_MASK 0x00010000
#define RX_SIGDET_REG2_CHOP_EN_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SIGDET_REG2_CHOP_EN_NT_RESET_VALUE 0x00000001

 
 
 
#define RX_SIGDET_REG2_NOCHANGE_DECAY_ENA_NT_OFFSET 0x00000011
#define RX_SIGDET_REG2_NOCHANGE_DECAY_ENA_NT_BITWIDTH 0x00000001
#define RX_SIGDET_REG2_NOCHANGE_DECAY_ENA_NT_MASK 0x00020000
#define RX_SIGDET_REG2_NOCHANGE_DECAY_ENA_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SIGDET_REG2_NOCHANGE_DECAY_ENA_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_SIGDET_REG2_OUT_SIGN_MAG_NT_OFFSET 0x00000012
#define RX_SIGDET_REG2_OUT_SIGN_MAG_NT_BITWIDTH 0x00000001
#define RX_SIGDET_REG2_OUT_SIGN_MAG_NT_MASK 0x00040000
#define RX_SIGDET_REG2_OUT_SIGN_MAG_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SIGDET_REG2_OUT_SIGN_MAG_NT_RESET_VALUE 0x00000001

 
 
 
#define RX_SIGDET_REG2_OUT_SIGNED_NT_OFFSET 0x00000013
#define RX_SIGDET_REG2_OUT_SIGNED_NT_BITWIDTH 0x00000001
#define RX_SIGDET_REG2_OUT_SIGNED_NT_MASK 0x00080000
#define RX_SIGDET_REG2_OUT_SIGNED_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SIGDET_REG2_OUT_SIGNED_NT_RESET_VALUE 0x00000001

 
 
 
#define RX_SIGDET_REG2_POLARITY_NT_OFFSET 0x00000014
#define RX_SIGDET_REG2_POLARITY_NT_BITWIDTH 0x00000001
#define RX_SIGDET_REG2_POLARITY_NT_MASK 0x00100000
#define RX_SIGDET_REG2_POLARITY_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SIGDET_REG2_POLARITY_NT_RESET_VALUE 0x00000001

 
 
 
#define RX_SIGDET_REG2_STOP_HI_NT_OFFSET 0x00000015
#define RX_SIGDET_REG2_STOP_HI_NT_BITWIDTH 0x00000002
#define RX_SIGDET_REG2_STOP_HI_NT_MASK 0x00600000
#define RX_SIGDET_REG2_STOP_HI_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SIGDET_REG2_STOP_HI_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SIGDET_REG3_ADDR 0x020004B0
#define RX_SIGDET_REG3_SIZE 32

 
 
 
#define RX_SIGDET_REG3_INIT_STEP_NT_OFFSET 0x00000000
#define RX_SIGDET_REG3_INIT_STEP_NT_BITWIDTH 0x00000004
#define RX_SIGDET_REG3_INIT_STEP_NT_MASK 0x0000000F
#define RX_SIGDET_REG3_INIT_STEP_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SIGDET_REG3_INIT_STEP_NT_RESET_VALUE 0x00000003

 
 
 
#define RX_SIGDET_REG3_START_VALUE_NT_OFFSET 0x00000004
#define RX_SIGDET_REG3_START_VALUE_NT_BITWIDTH 0x00000004
#define RX_SIGDET_REG3_START_VALUE_NT_MASK 0x000000F0
#define RX_SIGDET_REG3_START_VALUE_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SIGDET_REG3_START_VALUE_NT_RESET_VALUE 0x00000008

 
 
 
#define RX_SIGDET_REG3_MAX_NT_OFFSET 0x00000008
#define RX_SIGDET_REG3_MAX_NT_BITWIDTH 0x00000004
#define RX_SIGDET_REG3_MAX_NT_MASK 0x00000F00
#define RX_SIGDET_REG3_MAX_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SIGDET_REG3_MAX_NT_RESET_VALUE 0x0000000F

 
 
 
#define RX_SIGDET_REG3_MIN_NT_OFFSET 0x0000000C
#define RX_SIGDET_REG3_MIN_NT_BITWIDTH 0x00000004
#define RX_SIGDET_REG3_MIN_NT_MASK 0x0000F000
#define RX_SIGDET_REG3_MIN_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SIGDET_REG3_MIN_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SIGDET_REG4_ADDR 0x020004B4
#define RX_SIGDET_REG4_SIZE 32

 
 
 
#define RX_SIGDET_REG4_MAX_ITER_NT_OFFSET 0x00000000
#define RX_SIGDET_REG4_MAX_ITER_NT_BITWIDTH 0x00000010
#define RX_SIGDET_REG4_MAX_ITER_NT_MASK 0x0000FFFF
#define RX_SIGDET_REG4_MAX_ITER_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SIGDET_REG4_MAX_ITER_NT_RESET_VALUE 0x0000001E

 
 
 
#define RX_SIGDET_REG4_UPDATE_DELAY_NT_OFFSET 0x00000010
#define RX_SIGDET_REG4_UPDATE_DELAY_NT_BITWIDTH 0x00000010
#define RX_SIGDET_REG4_UPDATE_DELAY_NT_MASK 0xFFFF0000
#define RX_SIGDET_REG4_UPDATE_DELAY_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SIGDET_REG4_UPDATE_DELAY_NT_RESET_VALUE 0x0000003F

 
 
 
 
 
#define RX_SIGDET_REG5_ADDR 0x020004B8
#define RX_SIGDET_REG5_SIZE 32

 
 
 
#define RX_SIGDET_REG5_LMS_MU1_NT_OFFSET 0x00000000
#define RX_SIGDET_REG5_LMS_MU1_NT_BITWIDTH 0x00000005
#define RX_SIGDET_REG5_LMS_MU1_NT_MASK 0x0000001F
#define RX_SIGDET_REG5_LMS_MU1_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SIGDET_REG5_LMS_MU1_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_SIGDET_REG5_LMS_MU1_DIR_NT_OFFSET 0x00000005
#define RX_SIGDET_REG5_LMS_MU1_DIR_NT_BITWIDTH 0x00000001
#define RX_SIGDET_REG5_LMS_MU1_DIR_NT_MASK 0x00000020
#define RX_SIGDET_REG5_LMS_MU1_DIR_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SIGDET_REG5_LMS_MU1_DIR_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_SIGDET_REG5_LMS_MU2_NT_OFFSET 0x00000008
#define RX_SIGDET_REG5_LMS_MU2_NT_BITWIDTH 0x00000005
#define RX_SIGDET_REG5_LMS_MU2_NT_MASK 0x00001F00
#define RX_SIGDET_REG5_LMS_MU2_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SIGDET_REG5_LMS_MU2_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_SIGDET_REG5_LMS_MU2_DIR_NT_OFFSET 0x0000000D
#define RX_SIGDET_REG5_LMS_MU2_DIR_NT_BITWIDTH 0x00000001
#define RX_SIGDET_REG5_LMS_MU2_DIR_NT_MASK 0x00002000
#define RX_SIGDET_REG5_LMS_MU2_DIR_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SIGDET_REG5_LMS_MU2_DIR_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_SIGDET_REG5_BOUNCE_TARGET_NT_OFFSET 0x00000010
#define RX_SIGDET_REG5_BOUNCE_TARGET_NT_BITWIDTH 0x00000005
#define RX_SIGDET_REG5_BOUNCE_TARGET_NT_MASK 0x001F0000
#define RX_SIGDET_REG5_BOUNCE_TARGET_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SIGDET_REG5_BOUNCE_TARGET_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SIGNAL_DETECT_RDREG_ADDR 0x020004BC
#define RX_SIGNAL_DETECT_RDREG_SIZE 32

 
 
 
#define RX_SIGNAL_DETECT_RDREG_DBE_VAL_A_OFFSET 0x00000000
#define RX_SIGNAL_DETECT_RDREG_DBE_VAL_A_BITWIDTH 0x00000001
#define RX_SIGNAL_DETECT_RDREG_DBE_VAL_A_MASK 0x00000001
#define RX_SIGNAL_DETECT_RDREG_DBE_VAL_A_ACCESS AW_CSR_READ_ONLY
#define RX_SIGNAL_DETECT_RDREG_DBE_VAL_A_RESET_VALUE 0x00000000

 
 
 
#define RX_SIGNAL_DETECT_RDREG_ADAPT_START_A_OFFSET 0x00000001
#define RX_SIGNAL_DETECT_RDREG_ADAPT_START_A_BITWIDTH 0x00000001
#define RX_SIGNAL_DETECT_RDREG_ADAPT_START_A_MASK 0x00000002
#define RX_SIGNAL_DETECT_RDREG_ADAPT_START_A_ACCESS AW_CSR_READ_ONLY
#define RX_SIGNAL_DETECT_RDREG_ADAPT_START_A_RESET_VALUE 0x00000000

 
 
 
#define RX_SIGNAL_DETECT_RDREG_AFE_VAL_A_OFFSET 0x00000002
#define RX_SIGNAL_DETECT_RDREG_AFE_VAL_A_BITWIDTH 0x00000001
#define RX_SIGNAL_DETECT_RDREG_AFE_VAL_A_MASK 0x00000004
#define RX_SIGNAL_DETECT_RDREG_AFE_VAL_A_ACCESS AW_CSR_READ_ONLY
#define RX_SIGNAL_DETECT_RDREG_AFE_VAL_A_RESET_VALUE 0x00000000

 
 
 
#define RX_SIGNAL_DETECT_RDREG_INFO_STICKY_AFE_OFFSET 0x00000003
#define RX_SIGNAL_DETECT_RDREG_INFO_STICKY_AFE_BITWIDTH 0x00000001
#define RX_SIGNAL_DETECT_RDREG_INFO_STICKY_AFE_MASK 0x00000008
#define RX_SIGNAL_DETECT_RDREG_INFO_STICKY_AFE_ACCESS AW_CSR_READ_ONLY
#define RX_SIGNAL_DETECT_RDREG_INFO_STICKY_AFE_RESET_VALUE 0x00000000

 
 
 
#define RX_SIGNAL_DETECT_RDREG_INFO_STICKY_POWER_OFFSET 0x00000004
#define RX_SIGNAL_DETECT_RDREG_INFO_STICKY_POWER_BITWIDTH 0x00000001
#define RX_SIGNAL_DETECT_RDREG_INFO_STICKY_POWER_MASK 0x00000010
#define RX_SIGNAL_DETECT_RDREG_INFO_STICKY_POWER_ACCESS AW_CSR_READ_ONLY
#define RX_SIGNAL_DETECT_RDREG_INFO_STICKY_POWER_RESET_VALUE 0x00000000

 
 
 
#define RX_SIGNAL_DETECT_RDREG_INFO_STICKY_TRAN_OFFSET 0x00000005
#define RX_SIGNAL_DETECT_RDREG_INFO_STICKY_TRAN_BITWIDTH 0x00000001
#define RX_SIGNAL_DETECT_RDREG_INFO_STICKY_TRAN_MASK 0x00000020
#define RX_SIGNAL_DETECT_RDREG_INFO_STICKY_TRAN_ACCESS AW_CSR_READ_ONLY
#define RX_SIGNAL_DETECT_RDREG_INFO_STICKY_TRAN_RESET_VALUE 0x00000000

 
 
 
#define RX_SIGNAL_DETECT_RDREG_INFO_STICKY_CDR_OFFSET 0x00000006
#define RX_SIGNAL_DETECT_RDREG_INFO_STICKY_CDR_BITWIDTH 0x00000001
#define RX_SIGNAL_DETECT_RDREG_INFO_STICKY_CDR_MASK 0x00000040
#define RX_SIGNAL_DETECT_RDREG_INFO_STICKY_CDR_ACCESS AW_CSR_READ_ONLY
#define RX_SIGNAL_DETECT_RDREG_INFO_STICKY_CDR_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SIGNAL_DETECT_REG1_ADDR 0x020004C0
#define RX_SIGNAL_DETECT_REG1_SIZE 32

 
 
 
#define RX_SIGNAL_DETECT_REG1_ADC_INVALID_THRES_NT_OFFSET 0x00000000
#define RX_SIGNAL_DETECT_REG1_ADC_INVALID_THRES_NT_BITWIDTH 0x00000010
#define RX_SIGNAL_DETECT_REG1_ADC_INVALID_THRES_NT_MASK 0x0000FFFF
#define RX_SIGNAL_DETECT_REG1_ADC_INVALID_THRES_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SIGNAL_DETECT_REG1_ADC_INVALID_THRES_NT_RESET_VALUE 0x00000AF0

 
 
 
#define RX_SIGNAL_DETECT_REG1_ADC_VALID_THRES_NT_OFFSET 0x00000010
#define RX_SIGNAL_DETECT_REG1_ADC_VALID_THRES_NT_BITWIDTH 0x00000010
#define RX_SIGNAL_DETECT_REG1_ADC_VALID_THRES_NT_MASK 0xFFFF0000
#define RX_SIGNAL_DETECT_REG1_ADC_VALID_THRES_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SIGNAL_DETECT_REG1_ADC_VALID_THRES_NT_RESET_VALUE 0x00000C80

 
 
 
 
 
#define RX_SIGNAL_DETECT_REG2_ADDR 0x020004C4
#define RX_SIGNAL_DETECT_REG2_SIZE 32

 
 
 
#define RX_SIGNAL_DETECT_REG2_ADC_IIR_ALPHA_NT_OFFSET 0x00000000
#define RX_SIGNAL_DETECT_REG2_ADC_IIR_ALPHA_NT_BITWIDTH 0x0000000F
#define RX_SIGNAL_DETECT_REG2_ADC_IIR_ALPHA_NT_MASK 0x00007FFF
#define RX_SIGNAL_DETECT_REG2_ADC_IIR_ALPHA_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SIGNAL_DETECT_REG2_ADC_IIR_ALPHA_NT_RESET_VALUE 0x00007FDF

 
 
 
#define RX_SIGNAL_DETECT_REG2_PLL_NOWAIT_NT_OFFSET 0x0000000F
#define RX_SIGNAL_DETECT_REG2_PLL_NOWAIT_NT_BITWIDTH 0x00000001
#define RX_SIGNAL_DETECT_REG2_PLL_NOWAIT_NT_MASK 0x00008000
#define RX_SIGNAL_DETECT_REG2_PLL_NOWAIT_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SIGNAL_DETECT_REG2_PLL_NOWAIT_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_SIGNAL_DETECT_REG2_DATA_VALID_DELAY_NT_OFFSET 0x00000010
#define RX_SIGNAL_DETECT_REG2_DATA_VALID_DELAY_NT_BITWIDTH 0x00000010
#define RX_SIGNAL_DETECT_REG2_DATA_VALID_DELAY_NT_MASK 0xFFFF0000
#define RX_SIGNAL_DETECT_REG2_DATA_VALID_DELAY_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SIGNAL_DETECT_REG2_DATA_VALID_DELAY_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SIGNAL_DETECT_REG3_ADDR 0x020004C8
#define RX_SIGNAL_DETECT_REG3_SIZE 32

 
 
 
#define RX_SIGNAL_DETECT_REG3_DPLL_EN_A_OFFSET 0x00000000
#define RX_SIGNAL_DETECT_REG3_DPLL_EN_A_BITWIDTH 0x00000001
#define RX_SIGNAL_DETECT_REG3_DPLL_EN_A_MASK 0x00000001
#define RX_SIGNAL_DETECT_REG3_DPLL_EN_A_ACCESS AW_CSR_READ_WRITE
#define RX_SIGNAL_DETECT_REG3_DPLL_EN_A_RESET_VALUE 0x00000000

 
 
 
#define RX_SIGNAL_DETECT_REG3_EN_A_OFFSET 0x00000001
#define RX_SIGNAL_DETECT_REG3_EN_A_BITWIDTH 0x00000001
#define RX_SIGNAL_DETECT_REG3_EN_A_MASK 0x00000002
#define RX_SIGNAL_DETECT_REG3_EN_A_ACCESS AW_CSR_READ_WRITE
#define RX_SIGNAL_DETECT_REG3_EN_A_RESET_VALUE 0x00000000

 
 
 
#define RX_SIGNAL_DETECT_REG3_FORCE_INVALID_A_OFFSET 0x00000002
#define RX_SIGNAL_DETECT_REG3_FORCE_INVALID_A_BITWIDTH 0x00000001
#define RX_SIGNAL_DETECT_REG3_FORCE_INVALID_A_MASK 0x00000004
#define RX_SIGNAL_DETECT_REG3_FORCE_INVALID_A_ACCESS AW_CSR_READ_WRITE
#define RX_SIGNAL_DETECT_REG3_FORCE_INVALID_A_RESET_VALUE 0x00000000

 
 
 
#define RX_SIGNAL_DETECT_REG3_FORCE_VALID_A_OFFSET 0x00000003
#define RX_SIGNAL_DETECT_REG3_FORCE_VALID_A_BITWIDTH 0x00000001
#define RX_SIGNAL_DETECT_REG3_FORCE_VALID_A_MASK 0x00000008
#define RX_SIGNAL_DETECT_REG3_FORCE_VALID_A_ACCESS AW_CSR_READ_WRITE
#define RX_SIGNAL_DETECT_REG3_FORCE_VALID_A_RESET_VALUE 0x00000000

 
 
 
 
 
 
#define RX_SIGNAL_DETECT_REG3_VALID_CTRL_NT_OFFSET 0x00000004
#define RX_SIGNAL_DETECT_REG3_VALID_CTRL_NT_BITWIDTH 0x00000003
#define RX_SIGNAL_DETECT_REG3_VALID_CTRL_NT_MASK 0x00000070
#define RX_SIGNAL_DETECT_REG3_VALID_CTRL_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SIGNAL_DETECT_REG3_VALID_CTRL_NT_RESET_VALUE 0x00000005

 
 
 
#define RX_SIGNAL_DETECT_REG3_VALID_CTRL_TYPE_NT_OFFSET 0x00000007
#define RX_SIGNAL_DETECT_REG3_VALID_CTRL_TYPE_NT_BITWIDTH 0x00000001
#define RX_SIGNAL_DETECT_REG3_VALID_CTRL_TYPE_NT_MASK 0x00000080
#define RX_SIGNAL_DETECT_REG3_VALID_CTRL_TYPE_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SIGNAL_DETECT_REG3_VALID_CTRL_TYPE_NT_RESET_VALUE 0x00000000

 
 
 
 
 
 
 
 
 
#define RX_SIGNAL_DETECT_REG3_INVALID_CTRL_NT_OFFSET 0x00000008
#define RX_SIGNAL_DETECT_REG3_INVALID_CTRL_NT_BITWIDTH 0x00000006
#define RX_SIGNAL_DETECT_REG3_INVALID_CTRL_NT_MASK 0x00003F00
#define RX_SIGNAL_DETECT_REG3_INVALID_CTRL_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SIGNAL_DETECT_REG3_INVALID_CTRL_NT_RESET_VALUE 0x00000004

 
 
 
#define RX_SIGNAL_DETECT_REG3_INVALID_CTRL_TYPE_NT_OFFSET 0x0000000E
#define RX_SIGNAL_DETECT_REG3_INVALID_CTRL_TYPE_NT_BITWIDTH 0x00000001
#define RX_SIGNAL_DETECT_REG3_INVALID_CTRL_TYPE_NT_MASK 0x00004000
#define RX_SIGNAL_DETECT_REG3_INVALID_CTRL_TYPE_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SIGNAL_DETECT_REG3_INVALID_CTRL_TYPE_NT_RESET_VALUE 0x00000001

 
 
 
 
 
 
 
 
#define RX_SIGNAL_DETECT_REG3_VALID_PCS_SEL_NT_OFFSET 0x00000010
#define RX_SIGNAL_DETECT_REG3_VALID_PCS_SEL_NT_BITWIDTH 0x00000003
#define RX_SIGNAL_DETECT_REG3_VALID_PCS_SEL_NT_MASK 0x00070000
#define RX_SIGNAL_DETECT_REG3_VALID_PCS_SEL_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SIGNAL_DETECT_REG3_VALID_PCS_SEL_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_SIGNAL_DETECT_REG3_DPLL_ADAPT_START_OVR_A_OFFSET 0x00000013
#define RX_SIGNAL_DETECT_REG3_DPLL_ADAPT_START_OVR_A_BITWIDTH 0x00000001
#define RX_SIGNAL_DETECT_REG3_DPLL_ADAPT_START_OVR_A_MASK 0x00080000
#define RX_SIGNAL_DETECT_REG3_DPLL_ADAPT_START_OVR_A_ACCESS AW_CSR_READ_WRITE
#define RX_SIGNAL_DETECT_REG3_DPLL_ADAPT_START_OVR_A_RESET_VALUE 0x00000000

 
 
 
#define RX_SIGNAL_DETECT_REG3_DPLL_ADAPT_START_OVREN_A_OFFSET 0x00000014
#define RX_SIGNAL_DETECT_REG3_DPLL_ADAPT_START_OVREN_A_BITWIDTH 0x00000001
#define RX_SIGNAL_DETECT_REG3_DPLL_ADAPT_START_OVREN_A_MASK 0x00100000
#define RX_SIGNAL_DETECT_REG3_DPLL_ADAPT_START_OVREN_A_ACCESS AW_CSR_READ_WRITE
#define RX_SIGNAL_DETECT_REG3_DPLL_ADAPT_START_OVREN_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SIGNAL_DETECT_REG3_AUTOEQ_EN_NT_OFFSET 0x00000015
#define RX_SIGNAL_DETECT_REG3_AUTOEQ_EN_NT_BITWIDTH 0x00000001
#define RX_SIGNAL_DETECT_REG3_AUTOEQ_EN_NT_MASK 0x00200000
#define RX_SIGNAL_DETECT_REG3_AUTOEQ_EN_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SIGNAL_DETECT_REG3_AUTOEQ_EN_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_SIGNAL_DETECT_REG3_AUTOEQ_TYPE_NT_OFFSET 0x00000018
#define RX_SIGNAL_DETECT_REG3_AUTOEQ_TYPE_NT_BITWIDTH 0x00000003
#define RX_SIGNAL_DETECT_REG3_AUTOEQ_TYPE_NT_MASK 0x07000000
#define RX_SIGNAL_DETECT_REG3_AUTOEQ_TYPE_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SIGNAL_DETECT_REG3_AUTOEQ_TYPE_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SIGNAL_DETECT_REG3_AUTOEQ_ONCEONLY_NT_OFFSET 0x0000001B
#define RX_SIGNAL_DETECT_REG3_AUTOEQ_ONCEONLY_NT_BITWIDTH 0x00000001
#define RX_SIGNAL_DETECT_REG3_AUTOEQ_ONCEONLY_NT_MASK 0x08000000
#define RX_SIGNAL_DETECT_REG3_AUTOEQ_ONCEONLY_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SIGNAL_DETECT_REG3_AUTOEQ_ONCEONLY_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_SIGNAL_DETECT_REG3_AUTOEQ_ONCE_CLR_A_OFFSET 0x0000001C
#define RX_SIGNAL_DETECT_REG3_AUTOEQ_ONCE_CLR_A_BITWIDTH 0x00000001
#define RX_SIGNAL_DETECT_REG3_AUTOEQ_ONCE_CLR_A_MASK 0x10000000
#define RX_SIGNAL_DETECT_REG3_AUTOEQ_ONCE_CLR_A_ACCESS AW_CSR_READ_WRITE
#define RX_SIGNAL_DETECT_REG3_AUTOEQ_ONCE_CLR_A_RESET_VALUE 0x00000000

 
 
 
#define RX_SIGNAL_DETECT_REG3_INVALID_CTRL_SNR_LOS_NT_OFFSET 0x0000001E
#define RX_SIGNAL_DETECT_REG3_INVALID_CTRL_SNR_LOS_NT_BITWIDTH 0x00000001
#define RX_SIGNAL_DETECT_REG3_INVALID_CTRL_SNR_LOS_NT_MASK 0x40000000
#define RX_SIGNAL_DETECT_REG3_INVALID_CTRL_SNR_LOS_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SIGNAL_DETECT_REG3_INVALID_CTRL_SNR_LOS_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SIGNAL_DETECT_REG4_ADDR 0x020004CC
#define RX_SIGNAL_DETECT_REG4_SIZE 32

 
 
 
#define RX_SIGNAL_DETECT_REG4_TRAN_2VALID_THRES_LOW_NT_OFFSET 0x00000000
#define RX_SIGNAL_DETECT_REG4_TRAN_2VALID_THRES_LOW_NT_BITWIDTH 0x00000008
#define RX_SIGNAL_DETECT_REG4_TRAN_2VALID_THRES_LOW_NT_MASK 0x000000FF
#define RX_SIGNAL_DETECT_REG4_TRAN_2VALID_THRES_LOW_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SIGNAL_DETECT_REG4_TRAN_2VALID_THRES_LOW_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_SIGNAL_DETECT_REG4_TRAN_2VALID_THRES_HIGH_NT_OFFSET 0x00000008
#define RX_SIGNAL_DETECT_REG4_TRAN_2VALID_THRES_HIGH_NT_BITWIDTH 0x00000008
#define RX_SIGNAL_DETECT_REG4_TRAN_2VALID_THRES_HIGH_NT_MASK 0x0000FF00
#define RX_SIGNAL_DETECT_REG4_TRAN_2VALID_THRES_HIGH_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SIGNAL_DETECT_REG4_TRAN_2VALID_THRES_HIGH_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_SIGNAL_DETECT_REG4_TRAN_2VALID_POINT_NT_OFFSET 0x00000010
#define RX_SIGNAL_DETECT_REG4_TRAN_2VALID_POINT_NT_BITWIDTH 0x00000008
#define RX_SIGNAL_DETECT_REG4_TRAN_2VALID_POINT_NT_MASK 0x00FF0000
#define RX_SIGNAL_DETECT_REG4_TRAN_2VALID_POINT_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SIGNAL_DETECT_REG4_TRAN_2VALID_POINT_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_SIGNAL_DETECT_REG4_TRAN_BRANCHES_NT_OFFSET 0x00000018
#define RX_SIGNAL_DETECT_REG4_TRAN_BRANCHES_NT_BITWIDTH 0x00000001
#define RX_SIGNAL_DETECT_REG4_TRAN_BRANCHES_NT_MASK 0x01000000
#define RX_SIGNAL_DETECT_REG4_TRAN_BRANCHES_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SIGNAL_DETECT_REG4_TRAN_BRANCHES_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_SIGNAL_DETECT_REG4_TRAN_ALPHA_NT_OFFSET 0x00000019
#define RX_SIGNAL_DETECT_REG4_TRAN_ALPHA_NT_BITWIDTH 0x00000005
#define RX_SIGNAL_DETECT_REG4_TRAN_ALPHA_NT_MASK 0x3E000000
#define RX_SIGNAL_DETECT_REG4_TRAN_ALPHA_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SIGNAL_DETECT_REG4_TRAN_ALPHA_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SIGNAL_DETECT_REG5_ADDR 0x020004D0
#define RX_SIGNAL_DETECT_REG5_SIZE 32

 
 
 
#define RX_SIGNAL_DETECT_REG5_TRAN_4VALID_THRES_LOW_NT_OFFSET 0x00000000
#define RX_SIGNAL_DETECT_REG5_TRAN_4VALID_THRES_LOW_NT_BITWIDTH 0x0000000A
#define RX_SIGNAL_DETECT_REG5_TRAN_4VALID_THRES_LOW_NT_MASK 0x000003FF
#define RX_SIGNAL_DETECT_REG5_TRAN_4VALID_THRES_LOW_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SIGNAL_DETECT_REG5_TRAN_4VALID_THRES_LOW_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_SIGNAL_DETECT_REG5_TRAN_4VALID_THRES_HIGH_NT_OFFSET 0x00000010
#define RX_SIGNAL_DETECT_REG5_TRAN_4VALID_THRES_HIGH_NT_BITWIDTH 0x0000000A
#define RX_SIGNAL_DETECT_REG5_TRAN_4VALID_THRES_HIGH_NT_MASK 0x03FF0000
#define RX_SIGNAL_DETECT_REG5_TRAN_4VALID_THRES_HIGH_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SIGNAL_DETECT_REG5_TRAN_4VALID_THRES_HIGH_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SIGNAL_DETECT_REG6_ADDR 0x020004D4
#define RX_SIGNAL_DETECT_REG6_SIZE 32

 
 
 
#define RX_SIGNAL_DETECT_REG6_TRAN_4VALID_POINT_NT_OFFSET 0x00000000
#define RX_SIGNAL_DETECT_REG6_TRAN_4VALID_POINT_NT_BITWIDTH 0x0000000A
#define RX_SIGNAL_DETECT_REG6_TRAN_4VALID_POINT_NT_MASK 0x000003FF
#define RX_SIGNAL_DETECT_REG6_TRAN_4VALID_POINT_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SIGNAL_DETECT_REG6_TRAN_4VALID_POINT_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_SIGNAL_DETECT_REG6_VALID_DELAY_NT_OFFSET 0x00000010
#define RX_SIGNAL_DETECT_REG6_VALID_DELAY_NT_BITWIDTH 0x00000010
#define RX_SIGNAL_DETECT_REG6_VALID_DELAY_NT_MASK 0xFFFF0000
#define RX_SIGNAL_DETECT_REG6_VALID_DELAY_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SIGNAL_DETECT_REG6_VALID_DELAY_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SIGNAL_DETECT_REG7_ADDR 0x020004D8
#define RX_SIGNAL_DETECT_REG7_SIZE 32

 
 
 
#define RX_SIGNAL_DETECT_REG7_ADC_STATIC_PSAMPLE_NT_OFFSET 0x00000000
#define RX_SIGNAL_DETECT_REG7_ADC_STATIC_PSAMPLE_NT_BITWIDTH 0x00000008
#define RX_SIGNAL_DETECT_REG7_ADC_STATIC_PSAMPLE_NT_MASK 0x000000FF
#define RX_SIGNAL_DETECT_REG7_ADC_STATIC_PSAMPLE_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SIGNAL_DETECT_REG7_ADC_STATIC_PSAMPLE_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_SIGNAL_DETECT_REG7_ADC_STATIC_PSAMPLE_EN_NT_OFFSET 0x00000008
#define RX_SIGNAL_DETECT_REG7_ADC_STATIC_PSAMPLE_EN_NT_BITWIDTH 0x00000001
#define RX_SIGNAL_DETECT_REG7_ADC_STATIC_PSAMPLE_EN_NT_MASK 0x00000100
#define RX_SIGNAL_DETECT_REG7_ADC_STATIC_PSAMPLE_EN_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SIGNAL_DETECT_REG7_ADC_STATIC_PSAMPLE_EN_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SIGNAL_DETECT_REG8_ADDR 0x020004DC
#define RX_SIGNAL_DETECT_REG8_SIZE 32

 
 
 
#define RX_SIGNAL_DETECT_REG8_INFO_STICKY_ARM_AFE_OFFSET 0x00000000
#define RX_SIGNAL_DETECT_REG8_INFO_STICKY_ARM_AFE_BITWIDTH 0x00000001
#define RX_SIGNAL_DETECT_REG8_INFO_STICKY_ARM_AFE_MASK 0x00000001
#define RX_SIGNAL_DETECT_REG8_INFO_STICKY_ARM_AFE_ACCESS AW_CSR_READ_WRITE
#define RX_SIGNAL_DETECT_REG8_INFO_STICKY_ARM_AFE_RESET_VALUE 0x00000000

 
 
 
#define RX_SIGNAL_DETECT_REG8_INFO_STICKY_ARM_POWER_OFFSET 0x00000001
#define RX_SIGNAL_DETECT_REG8_INFO_STICKY_ARM_POWER_BITWIDTH 0x00000001
#define RX_SIGNAL_DETECT_REG8_INFO_STICKY_ARM_POWER_MASK 0x00000002
#define RX_SIGNAL_DETECT_REG8_INFO_STICKY_ARM_POWER_ACCESS AW_CSR_READ_WRITE
#define RX_SIGNAL_DETECT_REG8_INFO_STICKY_ARM_POWER_RESET_VALUE 0x00000000

 
 
 
#define RX_SIGNAL_DETECT_REG8_INFO_STICKY_ARM_TRAN_OFFSET 0x00000002
#define RX_SIGNAL_DETECT_REG8_INFO_STICKY_ARM_TRAN_BITWIDTH 0x00000001
#define RX_SIGNAL_DETECT_REG8_INFO_STICKY_ARM_TRAN_MASK 0x00000004
#define RX_SIGNAL_DETECT_REG8_INFO_STICKY_ARM_TRAN_ACCESS AW_CSR_READ_WRITE
#define RX_SIGNAL_DETECT_REG8_INFO_STICKY_ARM_TRAN_RESET_VALUE 0x00000000

 
 
 
#define RX_SIGNAL_DETECT_REG8_INFO_STICKY_ARM_CDR_OFFSET 0x00000003
#define RX_SIGNAL_DETECT_REG8_INFO_STICKY_ARM_CDR_BITWIDTH 0x00000001
#define RX_SIGNAL_DETECT_REG8_INFO_STICKY_ARM_CDR_MASK 0x00000008
#define RX_SIGNAL_DETECT_REG8_INFO_STICKY_ARM_CDR_ACCESS AW_CSR_READ_WRITE
#define RX_SIGNAL_DETECT_REG8_INFO_STICKY_ARM_CDR_RESET_VALUE 0x00000000

 
 
 
#define RX_SIGNAL_DETECT_REG8_INFO_STICKY_POLARITY_AFE_OFFSET 0x00000004
#define RX_SIGNAL_DETECT_REG8_INFO_STICKY_POLARITY_AFE_BITWIDTH 0x00000001
#define RX_SIGNAL_DETECT_REG8_INFO_STICKY_POLARITY_AFE_MASK 0x00000010
#define RX_SIGNAL_DETECT_REG8_INFO_STICKY_POLARITY_AFE_ACCESS AW_CSR_READ_WRITE
#define RX_SIGNAL_DETECT_REG8_INFO_STICKY_POLARITY_AFE_RESET_VALUE 0x00000000

 
 
 
#define RX_SIGNAL_DETECT_REG8_INFO_STICKY_POLARITY_POWER_OFFSET 0x00000005
#define RX_SIGNAL_DETECT_REG8_INFO_STICKY_POLARITY_POWER_BITWIDTH 0x00000001
#define RX_SIGNAL_DETECT_REG8_INFO_STICKY_POLARITY_POWER_MASK 0x00000020
#define RX_SIGNAL_DETECT_REG8_INFO_STICKY_POLARITY_POWER_ACCESS AW_CSR_READ_WRITE
#define RX_SIGNAL_DETECT_REG8_INFO_STICKY_POLARITY_POWER_RESET_VALUE 0x00000000

 
 
 
#define RX_SIGNAL_DETECT_REG8_INFO_STICKY_POLARITY_TRAN_OFFSET 0x00000006
#define RX_SIGNAL_DETECT_REG8_INFO_STICKY_POLARITY_TRAN_BITWIDTH 0x00000001
#define RX_SIGNAL_DETECT_REG8_INFO_STICKY_POLARITY_TRAN_MASK 0x00000040
#define RX_SIGNAL_DETECT_REG8_INFO_STICKY_POLARITY_TRAN_ACCESS AW_CSR_READ_WRITE
#define RX_SIGNAL_DETECT_REG8_INFO_STICKY_POLARITY_TRAN_RESET_VALUE 0x00000000

 
 
 
#define RX_SIGNAL_DETECT_REG8_INFO_STICKY_POLARITY_CDR_OFFSET 0x00000007
#define RX_SIGNAL_DETECT_REG8_INFO_STICKY_POLARITY_CDR_BITWIDTH 0x00000001
#define RX_SIGNAL_DETECT_REG8_INFO_STICKY_POLARITY_CDR_MASK 0x00000080
#define RX_SIGNAL_DETECT_REG8_INFO_STICKY_POLARITY_CDR_ACCESS AW_CSR_READ_WRITE
#define RX_SIGNAL_DETECT_REG8_INFO_STICKY_POLARITY_CDR_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SLICER_TARGET_BACKGROUND_ADDR 0x020004E0
#define RX_SLICER_TARGET_BACKGROUND_SIZE 32

 
 
 
#define RX_SLICER_TARGET_BACKGROUND_LMS_MU_NT_OFFSET 0x00000000
#define RX_SLICER_TARGET_BACKGROUND_LMS_MU_NT_BITWIDTH 0x00000005
#define RX_SLICER_TARGET_BACKGROUND_LMS_MU_NT_MASK 0x0000001F
#define RX_SLICER_TARGET_BACKGROUND_LMS_MU_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_TARGET_BACKGROUND_LMS_MU_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_SLICER_TARGET_BACKGROUND_WATCHDOG_CFG_NT_OFFSET 0x00000008
#define RX_SLICER_TARGET_BACKGROUND_WATCHDOG_CFG_NT_BITWIDTH 0x00000005
#define RX_SLICER_TARGET_BACKGROUND_WATCHDOG_CFG_NT_MASK 0x00001F00
#define RX_SLICER_TARGET_BACKGROUND_WATCHDOG_CFG_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_TARGET_BACKGROUND_WATCHDOG_CFG_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SLICER_TARGET_RDREG13_ADDR 0x020004E4
#define RX_SLICER_TARGET_RDREG13_SIZE 32

 
 
 
#define RX_SLICER_TARGET_RDREG13_EL3_NT_OFFSET 0x00000000
#define RX_SLICER_TARGET_RDREG13_EL3_NT_BITWIDTH 0x00000009
#define RX_SLICER_TARGET_RDREG13_EL3_NT_MASK 0x000001FF
#define RX_SLICER_TARGET_RDREG13_EL3_NT_ACCESS AW_CSR_READ_ONLY
#define RX_SLICER_TARGET_RDREG13_EL3_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_SLICER_TARGET_RDREG13_EL1_NT_OFFSET 0x00000009
#define RX_SLICER_TARGET_RDREG13_EL1_NT_BITWIDTH 0x00000009
#define RX_SLICER_TARGET_RDREG13_EL1_NT_MASK 0x0003FE00
#define RX_SLICER_TARGET_RDREG13_EL1_NT_ACCESS AW_CSR_READ_ONLY
#define RX_SLICER_TARGET_RDREG13_EL1_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_SLICER_TARGET_RDREG13_EH1_NT_OFFSET 0x00000012
#define RX_SLICER_TARGET_RDREG13_EH1_NT_BITWIDTH 0x00000009
#define RX_SLICER_TARGET_RDREG13_EH1_NT_MASK 0x07FC0000
#define RX_SLICER_TARGET_RDREG13_EH1_NT_ACCESS AW_CSR_READ_ONLY
#define RX_SLICER_TARGET_RDREG13_EH1_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SLICER_TARGET_RDREG14_ADDR 0x020004E8
#define RX_SLICER_TARGET_RDREG14_SIZE 32

 
 
 
#define RX_SLICER_TARGET_RDREG14_EH3_NT_OFFSET 0x00000000
#define RX_SLICER_TARGET_RDREG14_EH3_NT_BITWIDTH 0x00000009
#define RX_SLICER_TARGET_RDREG14_EH3_NT_MASK 0x000001FF
#define RX_SLICER_TARGET_RDREG14_EH3_NT_ACCESS AW_CSR_READ_ONLY
#define RX_SLICER_TARGET_RDREG14_EH3_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SLICER_TARGET_REG1_ADDR 0x020004EC
#define RX_SLICER_TARGET_REG1_SIZE 32

 
 
 
#define RX_SLICER_TARGET_REG1_BRANCH_SEL_A_OFFSET 0x00000000
#define RX_SLICER_TARGET_REG1_BRANCH_SEL_A_BITWIDTH 0x00000008
#define RX_SLICER_TARGET_REG1_BRANCH_SEL_A_MASK 0x000000FF
#define RX_SLICER_TARGET_REG1_BRANCH_SEL_A_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_TARGET_REG1_BRANCH_SEL_A_RESET_VALUE 0x00000000

 
 
 
#define RX_SLICER_TARGET_REG1_AUTOLOAD_ENA_A_OFFSET 0x00000008
#define RX_SLICER_TARGET_REG1_AUTOLOAD_ENA_A_BITWIDTH 0x00000001
#define RX_SLICER_TARGET_REG1_AUTOLOAD_ENA_A_MASK 0x00000100
#define RX_SLICER_TARGET_REG1_AUTOLOAD_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_TARGET_REG1_AUTOLOAD_ENA_A_RESET_VALUE 0x00000000

 
 
 
#define RX_SLICER_TARGET_REG1_BROADCAST_ALL_BRANCHES_ENA_A_OFFSET 0x00000009
#define RX_SLICER_TARGET_REG1_BROADCAST_ALL_BRANCHES_ENA_A_BITWIDTH 0x00000001
#define RX_SLICER_TARGET_REG1_BROADCAST_ALL_BRANCHES_ENA_A_MASK 0x00000200
#define RX_SLICER_TARGET_REG1_BROADCAST_ALL_BRANCHES_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_TARGET_REG1_BROADCAST_ALL_BRANCHES_ENA_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SLICER_TARGET_REG1_BROADCAST_BRANCHES_0_7_ENA_A_OFFSET 0x0000000A
#define RX_SLICER_TARGET_REG1_BROADCAST_BRANCHES_0_7_ENA_A_BITWIDTH 0x00000001
#define RX_SLICER_TARGET_REG1_BROADCAST_BRANCHES_0_7_ENA_A_MASK 0x00000400
#define RX_SLICER_TARGET_REG1_BROADCAST_BRANCHES_0_7_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_TARGET_REG1_BROADCAST_BRANCHES_0_7_ENA_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SLICER_TARGET_REG1_BROADCAST_BRANCHES_8_15_ENA_A_OFFSET 0x0000000B
#define RX_SLICER_TARGET_REG1_BROADCAST_BRANCHES_8_15_ENA_A_BITWIDTH 0x00000001
#define RX_SLICER_TARGET_REG1_BROADCAST_BRANCHES_8_15_ENA_A_MASK 0x00000800
#define RX_SLICER_TARGET_REG1_BROADCAST_BRANCHES_8_15_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_TARGET_REG1_BROADCAST_BRANCHES_8_15_ENA_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SLICER_TARGET_REG1_BROADCAST_BRANCHES_16_23_ENA_A_OFFSET 0x0000000C
#define RX_SLICER_TARGET_REG1_BROADCAST_BRANCHES_16_23_ENA_A_BITWIDTH 0x00000001
#define RX_SLICER_TARGET_REG1_BROADCAST_BRANCHES_16_23_ENA_A_MASK 0x00001000
#define RX_SLICER_TARGET_REG1_BROADCAST_BRANCHES_16_23_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_TARGET_REG1_BROADCAST_BRANCHES_16_23_ENA_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SLICER_TARGET_REG1_BROADCAST_BRANCHES_24_31_ENA_A_OFFSET 0x0000000D
#define RX_SLICER_TARGET_REG1_BROADCAST_BRANCHES_24_31_ENA_A_BITWIDTH 0x00000001
#define RX_SLICER_TARGET_REG1_BROADCAST_BRANCHES_24_31_ENA_A_MASK 0x00002000
#define RX_SLICER_TARGET_REG1_BROADCAST_BRANCHES_24_31_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_TARGET_REG1_BROADCAST_BRANCHES_24_31_ENA_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SLICER_TARGET_REG1_BROADCAST_BRANCHES_32_39_ENA_A_OFFSET 0x0000000E
#define RX_SLICER_TARGET_REG1_BROADCAST_BRANCHES_32_39_ENA_A_BITWIDTH 0x00000001
#define RX_SLICER_TARGET_REG1_BROADCAST_BRANCHES_32_39_ENA_A_MASK 0x00004000
#define RX_SLICER_TARGET_REG1_BROADCAST_BRANCHES_32_39_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_TARGET_REG1_BROADCAST_BRANCHES_32_39_ENA_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SLICER_TARGET_REG1_BROADCAST_BRANCHES_40_47_ENA_A_OFFSET 0x0000000F
#define RX_SLICER_TARGET_REG1_BROADCAST_BRANCHES_40_47_ENA_A_BITWIDTH 0x00000001
#define RX_SLICER_TARGET_REG1_BROADCAST_BRANCHES_40_47_ENA_A_MASK 0x00008000
#define RX_SLICER_TARGET_REG1_BROADCAST_BRANCHES_40_47_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_TARGET_REG1_BROADCAST_BRANCHES_40_47_ENA_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SLICER_TARGET_REG1_BROADCAST_BRANCHES_48_55_ENA_A_OFFSET 0x00000010
#define RX_SLICER_TARGET_REG1_BROADCAST_BRANCHES_48_55_ENA_A_BITWIDTH 0x00000001
#define RX_SLICER_TARGET_REG1_BROADCAST_BRANCHES_48_55_ENA_A_MASK 0x00010000
#define RX_SLICER_TARGET_REG1_BROADCAST_BRANCHES_48_55_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_TARGET_REG1_BROADCAST_BRANCHES_48_55_ENA_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SLICER_TARGET_REG1_BROADCAST_BRANCHES_56_63_ENA_A_OFFSET 0x00000011
#define RX_SLICER_TARGET_REG1_BROADCAST_BRANCHES_56_63_ENA_A_BITWIDTH 0x00000001
#define RX_SLICER_TARGET_REG1_BROADCAST_BRANCHES_56_63_ENA_A_MASK 0x00020000
#define RX_SLICER_TARGET_REG1_BROADCAST_BRANCHES_56_63_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_TARGET_REG1_BROADCAST_BRANCHES_56_63_ENA_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SLICER_TARGET_REG10_ADDR 0x020004F0
#define RX_SLICER_TARGET_REG10_SIZE 32

 
 
 
#define RX_SLICER_TARGET_REG10_LMS_MU_NT_OFFSET 0x00000000
#define RX_SLICER_TARGET_REG10_LMS_MU_NT_BITWIDTH 0x00000005
#define RX_SLICER_TARGET_REG10_LMS_MU_NT_MASK 0x0000001F
#define RX_SLICER_TARGET_REG10_LMS_MU_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_TARGET_REG10_LMS_MU_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_SLICER_TARGET_REG10_LMS_MU_DIR_NT_OFFSET 0x00000005
#define RX_SLICER_TARGET_REG10_LMS_MU_DIR_NT_BITWIDTH 0x00000001
#define RX_SLICER_TARGET_REG10_LMS_MU_DIR_NT_MASK 0x00000020
#define RX_SLICER_TARGET_REG10_LMS_MU_DIR_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_TARGET_REG10_LMS_MU_DIR_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_SLICER_TARGET_REG10_INIT_ENA_A_OFFSET 0x00000006
#define RX_SLICER_TARGET_REG10_INIT_ENA_A_BITWIDTH 0x00000001
#define RX_SLICER_TARGET_REG10_INIT_ENA_A_MASK 0x00000040
#define RX_SLICER_TARGET_REG10_INIT_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_TARGET_REG10_INIT_ENA_A_RESET_VALUE 0x00000000

 
 
 
#define RX_SLICER_TARGET_REG10_BYPASS_ENA_A_OFFSET 0x00000007
#define RX_SLICER_TARGET_REG10_BYPASS_ENA_A_BITWIDTH 0x00000001
#define RX_SLICER_TARGET_REG10_BYPASS_ENA_A_MASK 0x00000080
#define RX_SLICER_TARGET_REG10_BYPASS_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_TARGET_REG10_BYPASS_ENA_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SLICER_TARGET_REG10_WATCHDOG_CFG_NT_OFFSET 0x00000008
#define RX_SLICER_TARGET_REG10_WATCHDOG_CFG_NT_BITWIDTH 0x00000005
#define RX_SLICER_TARGET_REG10_WATCHDOG_CFG_NT_MASK 0x00001F00
#define RX_SLICER_TARGET_REG10_WATCHDOG_CFG_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_TARGET_REG10_WATCHDOG_CFG_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_SLICER_TARGET_REG10_ADAPT_ENA_A_OFFSET 0x0000000D
#define RX_SLICER_TARGET_REG10_ADAPT_ENA_A_BITWIDTH 0x00000001
#define RX_SLICER_TARGET_REG10_ADAPT_ENA_A_MASK 0x00002000
#define RX_SLICER_TARGET_REG10_ADAPT_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_TARGET_REG10_ADAPT_ENA_A_RESET_VALUE 0x00000000

 
 
 
#define RX_SLICER_TARGET_REG10_ADAPT_START_A_OFFSET 0x0000000E
#define RX_SLICER_TARGET_REG10_ADAPT_START_A_BITWIDTH 0x00000001
#define RX_SLICER_TARGET_REG10_ADAPT_START_A_MASK 0x00004000
#define RX_SLICER_TARGET_REG10_ADAPT_START_A_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_TARGET_REG10_ADAPT_START_A_RESET_VALUE 0x00000000

 
 
 
#define RX_SLICER_TARGET_REG10_START_BRANCH_NT_OFFSET 0x00000010
#define RX_SLICER_TARGET_REG10_START_BRANCH_NT_BITWIDTH 0x00000006
#define RX_SLICER_TARGET_REG10_START_BRANCH_NT_MASK 0x003F0000
#define RX_SLICER_TARGET_REG10_START_BRANCH_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_TARGET_REG10_START_BRANCH_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_SLICER_TARGET_REG10_UNBONDED_NBONDED_A_OFFSET 0x00000016
#define RX_SLICER_TARGET_REG10_UNBONDED_NBONDED_A_BITWIDTH 0x00000001
#define RX_SLICER_TARGET_REG10_UNBONDED_NBONDED_A_MASK 0x00400000
#define RX_SLICER_TARGET_REG10_UNBONDED_NBONDED_A_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_TARGET_REG10_UNBONDED_NBONDED_A_RESET_VALUE 0x00000000

 
 
 
#define RX_SLICER_TARGET_REG10_MEASURE_HOLD_ENA_A_OFFSET 0x00000017
#define RX_SLICER_TARGET_REG10_MEASURE_HOLD_ENA_A_BITWIDTH 0x00000001
#define RX_SLICER_TARGET_REG10_MEASURE_HOLD_ENA_A_MASK 0x00800000
#define RX_SLICER_TARGET_REG10_MEASURE_HOLD_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_TARGET_REG10_MEASURE_HOLD_ENA_A_RESET_VALUE 0x00000000

 
 
 
#define RX_SLICER_TARGET_REG10_UNBONDED_STOP_BRANCH_NT_OFFSET 0x00000018
#define RX_SLICER_TARGET_REG10_UNBONDED_STOP_BRANCH_NT_BITWIDTH 0x00000006
#define RX_SLICER_TARGET_REG10_UNBONDED_STOP_BRANCH_NT_MASK 0x3F000000
#define RX_SLICER_TARGET_REG10_UNBONDED_STOP_BRANCH_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_TARGET_REG10_UNBONDED_STOP_BRANCH_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SLICER_TARGET_REG12_ADDR 0x020004F4
#define RX_SLICER_TARGET_REG12_SIZE 32

 
 
 
#define RX_SLICER_TARGET_REG12_DBG_BRANCH_SEL_NT_OFFSET 0x00000000
#define RX_SLICER_TARGET_REG12_DBG_BRANCH_SEL_NT_BITWIDTH 0x00000006
#define RX_SLICER_TARGET_REG12_DBG_BRANCH_SEL_NT_MASK 0x0000003F
#define RX_SLICER_TARGET_REG12_DBG_BRANCH_SEL_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_TARGET_REG12_DBG_BRANCH_SEL_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SLICER_TARGET_REG2_ADDR 0x020004F8
#define RX_SLICER_TARGET_REG2_SIZE 32

 
 
 
#define RX_SLICER_TARGET_REG2_OVRD_EL3_NT_OFFSET 0x00000000
#define RX_SLICER_TARGET_REG2_OVRD_EL3_NT_BITWIDTH 0x00000009
#define RX_SLICER_TARGET_REG2_OVRD_EL3_NT_MASK 0x000001FF
#define RX_SLICER_TARGET_REG2_OVRD_EL3_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_TARGET_REG2_OVRD_EL3_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_SLICER_TARGET_REG2_OVRD_EL1_NT_OFFSET 0x00000009
#define RX_SLICER_TARGET_REG2_OVRD_EL1_NT_BITWIDTH 0x00000009
#define RX_SLICER_TARGET_REG2_OVRD_EL1_NT_MASK 0x0003FE00
#define RX_SLICER_TARGET_REG2_OVRD_EL1_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_TARGET_REG2_OVRD_EL1_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_SLICER_TARGET_REG2_OVRD_EH1_NT_OFFSET 0x00000012
#define RX_SLICER_TARGET_REG2_OVRD_EH1_NT_BITWIDTH 0x00000009
#define RX_SLICER_TARGET_REG2_OVRD_EH1_NT_MASK 0x07FC0000
#define RX_SLICER_TARGET_REG2_OVRD_EH1_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_TARGET_REG2_OVRD_EH1_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SLICER_TARGET_REG3_ADDR 0x020004FC
#define RX_SLICER_TARGET_REG3_SIZE 32

 
 
 
#define RX_SLICER_TARGET_REG3_OVRD_EH3_NT_OFFSET 0x00000000
#define RX_SLICER_TARGET_REG3_OVRD_EH3_NT_BITWIDTH 0x00000009
#define RX_SLICER_TARGET_REG3_OVRD_EH3_NT_MASK 0x000001FF
#define RX_SLICER_TARGET_REG3_OVRD_EH3_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_TARGET_REG3_OVRD_EH3_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SLICER_TARGET_REG4_ADDR 0x02000500
#define RX_SLICER_TARGET_REG4_SIZE 32

 
 
 
#define RX_SLICER_TARGET_REG4_INIT_EL3_NT_OFFSET 0x00000000
#define RX_SLICER_TARGET_REG4_INIT_EL3_NT_BITWIDTH 0x00000009
#define RX_SLICER_TARGET_REG4_INIT_EL3_NT_MASK 0x000001FF
#define RX_SLICER_TARGET_REG4_INIT_EL3_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_TARGET_REG4_INIT_EL3_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_SLICER_TARGET_REG4_INIT_EL1_NT_OFFSET 0x00000009
#define RX_SLICER_TARGET_REG4_INIT_EL1_NT_BITWIDTH 0x00000009
#define RX_SLICER_TARGET_REG4_INIT_EL1_NT_MASK 0x0003FE00
#define RX_SLICER_TARGET_REG4_INIT_EL1_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_TARGET_REG4_INIT_EL1_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_SLICER_TARGET_REG4_INIT_EH1_NT_OFFSET 0x00000012
#define RX_SLICER_TARGET_REG4_INIT_EH1_NT_BITWIDTH 0x00000009
#define RX_SLICER_TARGET_REG4_INIT_EH1_NT_MASK 0x07FC0000
#define RX_SLICER_TARGET_REG4_INIT_EH1_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_TARGET_REG4_INIT_EH1_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SLICER_TARGET_REG5_ADDR 0x02000504
#define RX_SLICER_TARGET_REG5_SIZE 32

 
 
 
#define RX_SLICER_TARGET_REG5_INIT_EH3_NT_OFFSET 0x00000000
#define RX_SLICER_TARGET_REG5_INIT_EH3_NT_BITWIDTH 0x00000009
#define RX_SLICER_TARGET_REG5_INIT_EH3_NT_MASK 0x000001FF
#define RX_SLICER_TARGET_REG5_INIT_EH3_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_TARGET_REG5_INIT_EH3_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SLICER_TARGET_REG6_ADDR 0x02000508
#define RX_SLICER_TARGET_REG6_SIZE 32

 
 
 
#define RX_SLICER_TARGET_REG6_EH3_PLUS_WEIGHT_NT_OFFSET 0x00000000
#define RX_SLICER_TARGET_REG6_EH3_PLUS_WEIGHT_NT_BITWIDTH 0x00000006
#define RX_SLICER_TARGET_REG6_EH3_PLUS_WEIGHT_NT_MASK 0x0000003F
#define RX_SLICER_TARGET_REG6_EH3_PLUS_WEIGHT_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_TARGET_REG6_EH3_PLUS_WEIGHT_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_SLICER_TARGET_REG6_EH3_SUB_WEIGHT_NT_OFFSET 0x00000008
#define RX_SLICER_TARGET_REG6_EH3_SUB_WEIGHT_NT_BITWIDTH 0x00000006
#define RX_SLICER_TARGET_REG6_EH3_SUB_WEIGHT_NT_MASK 0x00003F00
#define RX_SLICER_TARGET_REG6_EH3_SUB_WEIGHT_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_TARGET_REG6_EH3_SUB_WEIGHT_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_SLICER_TARGET_REG6_EL3_PLUS_WEIGHT_NT_OFFSET 0x00000010
#define RX_SLICER_TARGET_REG6_EL3_PLUS_WEIGHT_NT_BITWIDTH 0x00000006
#define RX_SLICER_TARGET_REG6_EL3_PLUS_WEIGHT_NT_MASK 0x003F0000
#define RX_SLICER_TARGET_REG6_EL3_PLUS_WEIGHT_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_TARGET_REG6_EL3_PLUS_WEIGHT_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_SLICER_TARGET_REG6_EL3_SUB_WEIGHT_NT_OFFSET 0x00000018
#define RX_SLICER_TARGET_REG6_EL3_SUB_WEIGHT_NT_BITWIDTH 0x00000006
#define RX_SLICER_TARGET_REG6_EL3_SUB_WEIGHT_NT_MASK 0x3F000000
#define RX_SLICER_TARGET_REG6_EL3_SUB_WEIGHT_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_TARGET_REG6_EL3_SUB_WEIGHT_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SLICER_TARGET_REG7_ADDR 0x0200050C
#define RX_SLICER_TARGET_REG7_SIZE 32

 
 
 
#define RX_SLICER_TARGET_REG7_EH1_PLUS_WEIGHT_NT_OFFSET 0x00000000
#define RX_SLICER_TARGET_REG7_EH1_PLUS_WEIGHT_NT_BITWIDTH 0x00000006
#define RX_SLICER_TARGET_REG7_EH1_PLUS_WEIGHT_NT_MASK 0x0000003F
#define RX_SLICER_TARGET_REG7_EH1_PLUS_WEIGHT_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_TARGET_REG7_EH1_PLUS_WEIGHT_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_SLICER_TARGET_REG7_EH1_SUB_WEIGHT_NT_OFFSET 0x00000008
#define RX_SLICER_TARGET_REG7_EH1_SUB_WEIGHT_NT_BITWIDTH 0x00000006
#define RX_SLICER_TARGET_REG7_EH1_SUB_WEIGHT_NT_MASK 0x00003F00
#define RX_SLICER_TARGET_REG7_EH1_SUB_WEIGHT_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_TARGET_REG7_EH1_SUB_WEIGHT_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_SLICER_TARGET_REG7_EL1_PLUS_WEIGHT_NT_OFFSET 0x00000010
#define RX_SLICER_TARGET_REG7_EL1_PLUS_WEIGHT_NT_BITWIDTH 0x00000006
#define RX_SLICER_TARGET_REG7_EL1_PLUS_WEIGHT_NT_MASK 0x003F0000
#define RX_SLICER_TARGET_REG7_EL1_PLUS_WEIGHT_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_TARGET_REG7_EL1_PLUS_WEIGHT_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_SLICER_TARGET_REG7_EL1_SUB_WEIGHT_NT_OFFSET 0x00000018
#define RX_SLICER_TARGET_REG7_EL1_SUB_WEIGHT_NT_BITWIDTH 0x00000006
#define RX_SLICER_TARGET_REG7_EL1_SUB_WEIGHT_NT_MASK 0x3F000000
#define RX_SLICER_TARGET_REG7_EL1_SUB_WEIGHT_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_TARGET_REG7_EL1_SUB_WEIGHT_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SLICER_TARGET_REG8_ADDR 0x02000510
#define RX_SLICER_TARGET_REG8_SIZE 32

 
 
 
#define RX_SLICER_TARGET_REG8_BRANCH_DISABLE1_NT_OFFSET 0x00000000
#define RX_SLICER_TARGET_REG8_BRANCH_DISABLE1_NT_BITWIDTH 0x00000020
#define RX_SLICER_TARGET_REG8_BRANCH_DISABLE1_NT_MASK 0xFFFFFFFF
#define RX_SLICER_TARGET_REG8_BRANCH_DISABLE1_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_TARGET_REG8_BRANCH_DISABLE1_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SLICER_TARGET_REG9_ADDR 0x02000514
#define RX_SLICER_TARGET_REG9_SIZE 32

 
 
 
#define RX_SLICER_TARGET_REG9_BRANCH_DISABLE2_NT_OFFSET 0x00000000
#define RX_SLICER_TARGET_REG9_BRANCH_DISABLE2_NT_BITWIDTH 0x00000020
#define RX_SLICER_TARGET_REG9_BRANCH_DISABLE2_NT_MASK 0xFFFFFFFF
#define RX_SLICER_TARGET_REG9_BRANCH_DISABLE2_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_TARGET_REG9_BRANCH_DISABLE2_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SLICER_TARGET_STATUS_ADDR 0x02000518
#define RX_SLICER_TARGET_STATUS_SIZE 32

 
 
 
#define RX_SLICER_TARGET_STATUS_LOCK_A_OFFSET 0x00000000
#define RX_SLICER_TARGET_STATUS_LOCK_A_BITWIDTH 0x00000001
#define RX_SLICER_TARGET_STATUS_LOCK_A_MASK 0x00000001
#define RX_SLICER_TARGET_STATUS_LOCK_A_ACCESS AW_CSR_READ_ONLY
#define RX_SLICER_TARGET_STATUS_LOCK_A_RESET_VALUE 0x00000000

 
 
 
#define RX_SLICER_TARGET_STATUS_EL3_DERIV_LOCK_A_OFFSET 0x00000001
#define RX_SLICER_TARGET_STATUS_EL3_DERIV_LOCK_A_BITWIDTH 0x00000001
#define RX_SLICER_TARGET_STATUS_EL3_DERIV_LOCK_A_MASK 0x00000002
#define RX_SLICER_TARGET_STATUS_EL3_DERIV_LOCK_A_ACCESS AW_CSR_READ_ONLY
#define RX_SLICER_TARGET_STATUS_EL3_DERIV_LOCK_A_RESET_VALUE 0x00000000

 
 
 
#define RX_SLICER_TARGET_STATUS_EL1_DERIV_LOCK_A_OFFSET 0x00000002
#define RX_SLICER_TARGET_STATUS_EL1_DERIV_LOCK_A_BITWIDTH 0x00000001
#define RX_SLICER_TARGET_STATUS_EL1_DERIV_LOCK_A_MASK 0x00000004
#define RX_SLICER_TARGET_STATUS_EL1_DERIV_LOCK_A_ACCESS AW_CSR_READ_ONLY
#define RX_SLICER_TARGET_STATUS_EL1_DERIV_LOCK_A_RESET_VALUE 0x00000000

 
 
 
#define RX_SLICER_TARGET_STATUS_EH1_DERIV_LOCK_A_OFFSET 0x00000003
#define RX_SLICER_TARGET_STATUS_EH1_DERIV_LOCK_A_BITWIDTH 0x00000001
#define RX_SLICER_TARGET_STATUS_EH1_DERIV_LOCK_A_MASK 0x00000008
#define RX_SLICER_TARGET_STATUS_EH1_DERIV_LOCK_A_ACCESS AW_CSR_READ_ONLY
#define RX_SLICER_TARGET_STATUS_EH1_DERIV_LOCK_A_RESET_VALUE 0x00000000

 
 
 
#define RX_SLICER_TARGET_STATUS_EH3_DERIV_LOCK_A_OFFSET 0x00000004
#define RX_SLICER_TARGET_STATUS_EH3_DERIV_LOCK_A_BITWIDTH 0x00000001
#define RX_SLICER_TARGET_STATUS_EH3_DERIV_LOCK_A_MASK 0x00000010
#define RX_SLICER_TARGET_STATUS_EH3_DERIV_LOCK_A_ACCESS AW_CSR_READ_ONLY
#define RX_SLICER_TARGET_STATUS_EH3_DERIV_LOCK_A_RESET_VALUE 0x00000000

 
 
 
#define RX_SLICER_TARGET_STATUS_WATCHDOG_TIMEOUT_A_OFFSET 0x00000005
#define RX_SLICER_TARGET_STATUS_WATCHDOG_TIMEOUT_A_BITWIDTH 0x00000001
#define RX_SLICER_TARGET_STATUS_WATCHDOG_TIMEOUT_A_MASK 0x00000020
#define RX_SLICER_TARGET_STATUS_WATCHDOG_TIMEOUT_A_ACCESS AW_CSR_READ_ONLY
#define RX_SLICER_TARGET_STATUS_WATCHDOG_TIMEOUT_A_RESET_VALUE 0x00000000

 
 
 
#define RX_SLICER_TARGET_STATUS_ADAPT_STATE_A_OFFSET 0x00000006
#define RX_SLICER_TARGET_STATUS_ADAPT_STATE_A_BITWIDTH 0x00000004
#define RX_SLICER_TARGET_STATUS_ADAPT_STATE_A_MASK 0x000003C0
#define RX_SLICER_TARGET_STATUS_ADAPT_STATE_A_ACCESS AW_CSR_READ_ONLY
#define RX_SLICER_TARGET_STATUS_ADAPT_STATE_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SLICER_THRESHOLD_BACKGROUND_ADDR 0x0200051C
#define RX_SLICER_THRESHOLD_BACKGROUND_SIZE 32

 
 
 
#define RX_SLICER_THRESHOLD_BACKGROUND_LMS_MU_NT_OFFSET 0x00000000
#define RX_SLICER_THRESHOLD_BACKGROUND_LMS_MU_NT_BITWIDTH 0x00000005
#define RX_SLICER_THRESHOLD_BACKGROUND_LMS_MU_NT_MASK 0x0000001F
#define RX_SLICER_THRESHOLD_BACKGROUND_LMS_MU_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_THRESHOLD_BACKGROUND_LMS_MU_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_SLICER_THRESHOLD_BACKGROUND_WATCHDOG_CFG_NT_OFFSET 0x00000008
#define RX_SLICER_THRESHOLD_BACKGROUND_WATCHDOG_CFG_NT_BITWIDTH 0x00000005
#define RX_SLICER_THRESHOLD_BACKGROUND_WATCHDOG_CFG_NT_MASK 0x00001F00
#define RX_SLICER_THRESHOLD_BACKGROUND_WATCHDOG_CFG_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_THRESHOLD_BACKGROUND_WATCHDOG_CFG_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_SLICER_THRESHOLD_BACKGROUND_LMS_COARSE_MU_NT_OFFSET 0x00000010
#define RX_SLICER_THRESHOLD_BACKGROUND_LMS_COARSE_MU_NT_BITWIDTH 0x00000005
#define RX_SLICER_THRESHOLD_BACKGROUND_LMS_COARSE_MU_NT_MASK 0x001F0000
#define RX_SLICER_THRESHOLD_BACKGROUND_LMS_COARSE_MU_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_THRESHOLD_BACKGROUND_LMS_COARSE_MU_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_SLICER_THRESHOLD_BACKGROUND_WATCHDOG_COARSE_CFG_NT_OFFSET 0x00000018
#define RX_SLICER_THRESHOLD_BACKGROUND_WATCHDOG_COARSE_CFG_NT_BITWIDTH 0x00000005
#define RX_SLICER_THRESHOLD_BACKGROUND_WATCHDOG_COARSE_CFG_NT_MASK 0x1F000000
#define RX_SLICER_THRESHOLD_BACKGROUND_WATCHDOG_COARSE_CFG_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_THRESHOLD_BACKGROUND_WATCHDOG_COARSE_CFG_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SLICER_THRESHOLD_RDREG13_ADDR 0x02000520
#define RX_SLICER_THRESHOLD_RDREG13_SIZE 32

 
 
 
#define RX_SLICER_THRESHOLD_RDREG13_EL_NT_OFFSET 0x00000000
#define RX_SLICER_THRESHOLD_RDREG13_EL_NT_BITWIDTH 0x00000009
#define RX_SLICER_THRESHOLD_RDREG13_EL_NT_MASK 0x000001FF
#define RX_SLICER_THRESHOLD_RDREG13_EL_NT_ACCESS AW_CSR_READ_ONLY
#define RX_SLICER_THRESHOLD_RDREG13_EL_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_SLICER_THRESHOLD_RDREG13_EZ_NT_OFFSET 0x00000009
#define RX_SLICER_THRESHOLD_RDREG13_EZ_NT_BITWIDTH 0x00000009
#define RX_SLICER_THRESHOLD_RDREG13_EZ_NT_MASK 0x0003FE00
#define RX_SLICER_THRESHOLD_RDREG13_EZ_NT_ACCESS AW_CSR_READ_ONLY
#define RX_SLICER_THRESHOLD_RDREG13_EZ_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_SLICER_THRESHOLD_RDREG13_EH_NT_OFFSET 0x00000012
#define RX_SLICER_THRESHOLD_RDREG13_EH_NT_BITWIDTH 0x00000009
#define RX_SLICER_THRESHOLD_RDREG13_EH_NT_MASK 0x07FC0000
#define RX_SLICER_THRESHOLD_RDREG13_EH_NT_ACCESS AW_CSR_READ_ONLY
#define RX_SLICER_THRESHOLD_RDREG13_EH_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SLICER_THRESHOLD_RDREG14_ADDR 0x02000524
#define RX_SLICER_THRESHOLD_RDREG14_SIZE 32

 
 
 
#define RX_SLICER_THRESHOLD_RDREG14_UPP_NT_OFFSET 0x00000000
#define RX_SLICER_THRESHOLD_RDREG14_UPP_NT_BITWIDTH 0x00000009
#define RX_SLICER_THRESHOLD_RDREG14_UPP_NT_MASK 0x000001FF
#define RX_SLICER_THRESHOLD_RDREG14_UPP_NT_ACCESS AW_CSR_READ_ONLY
#define RX_SLICER_THRESHOLD_RDREG14_UPP_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_SLICER_THRESHOLD_RDREG14_LOW_NT_OFFSET 0x00000009
#define RX_SLICER_THRESHOLD_RDREG14_LOW_NT_BITWIDTH 0x00000009
#define RX_SLICER_THRESHOLD_RDREG14_LOW_NT_MASK 0x0003FE00
#define RX_SLICER_THRESHOLD_RDREG14_LOW_NT_ACCESS AW_CSR_READ_ONLY
#define RX_SLICER_THRESHOLD_RDREG14_LOW_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SLICER_THRESHOLD_REG1_ADDR 0x02000528
#define RX_SLICER_THRESHOLD_REG1_SIZE 32

 
 
 
#define RX_SLICER_THRESHOLD_REG1_BRANCH_SEL_A_OFFSET 0x00000000
#define RX_SLICER_THRESHOLD_REG1_BRANCH_SEL_A_BITWIDTH 0x00000008
#define RX_SLICER_THRESHOLD_REG1_BRANCH_SEL_A_MASK 0x000000FF
#define RX_SLICER_THRESHOLD_REG1_BRANCH_SEL_A_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_THRESHOLD_REG1_BRANCH_SEL_A_RESET_VALUE 0x00000000

 
 
 
#define RX_SLICER_THRESHOLD_REG1_AUTOLOAD_ENA_A_OFFSET 0x00000008
#define RX_SLICER_THRESHOLD_REG1_AUTOLOAD_ENA_A_BITWIDTH 0x00000001
#define RX_SLICER_THRESHOLD_REG1_AUTOLOAD_ENA_A_MASK 0x00000100
#define RX_SLICER_THRESHOLD_REG1_AUTOLOAD_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_THRESHOLD_REG1_AUTOLOAD_ENA_A_RESET_VALUE 0x00000000

 
 
 
#define RX_SLICER_THRESHOLD_REG1_BROADCAST_ALL_BRANCHES_ENA_A_OFFSET 0x00000009
#define RX_SLICER_THRESHOLD_REG1_BROADCAST_ALL_BRANCHES_ENA_A_BITWIDTH 0x00000001
#define RX_SLICER_THRESHOLD_REG1_BROADCAST_ALL_BRANCHES_ENA_A_MASK 0x00000200
#define RX_SLICER_THRESHOLD_REG1_BROADCAST_ALL_BRANCHES_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_THRESHOLD_REG1_BROADCAST_ALL_BRANCHES_ENA_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SLICER_THRESHOLD_REG1_BROADCAST_BRANCHES_0_7_ENA_A_OFFSET 0x0000000A
#define RX_SLICER_THRESHOLD_REG1_BROADCAST_BRANCHES_0_7_ENA_A_BITWIDTH 0x00000001
#define RX_SLICER_THRESHOLD_REG1_BROADCAST_BRANCHES_0_7_ENA_A_MASK 0x00000400
#define RX_SLICER_THRESHOLD_REG1_BROADCAST_BRANCHES_0_7_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_THRESHOLD_REG1_BROADCAST_BRANCHES_0_7_ENA_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SLICER_THRESHOLD_REG1_BROADCAST_BRANCHES_8_15_ENA_A_OFFSET 0x0000000B
#define RX_SLICER_THRESHOLD_REG1_BROADCAST_BRANCHES_8_15_ENA_A_BITWIDTH 0x00000001
#define RX_SLICER_THRESHOLD_REG1_BROADCAST_BRANCHES_8_15_ENA_A_MASK 0x00000800
#define RX_SLICER_THRESHOLD_REG1_BROADCAST_BRANCHES_8_15_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_THRESHOLD_REG1_BROADCAST_BRANCHES_8_15_ENA_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SLICER_THRESHOLD_REG1_BROADCAST_BRANCHES_16_23_ENA_A_OFFSET 0x0000000C
#define RX_SLICER_THRESHOLD_REG1_BROADCAST_BRANCHES_16_23_ENA_A_BITWIDTH 0x00000001
#define RX_SLICER_THRESHOLD_REG1_BROADCAST_BRANCHES_16_23_ENA_A_MASK 0x00001000
#define RX_SLICER_THRESHOLD_REG1_BROADCAST_BRANCHES_16_23_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_THRESHOLD_REG1_BROADCAST_BRANCHES_16_23_ENA_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SLICER_THRESHOLD_REG1_BROADCAST_BRANCHES_24_31_ENA_A_OFFSET 0x0000000D
#define RX_SLICER_THRESHOLD_REG1_BROADCAST_BRANCHES_24_31_ENA_A_BITWIDTH 0x00000001
#define RX_SLICER_THRESHOLD_REG1_BROADCAST_BRANCHES_24_31_ENA_A_MASK 0x00002000
#define RX_SLICER_THRESHOLD_REG1_BROADCAST_BRANCHES_24_31_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_THRESHOLD_REG1_BROADCAST_BRANCHES_24_31_ENA_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SLICER_THRESHOLD_REG1_BROADCAST_BRANCHES_32_39_ENA_A_OFFSET 0x0000000E
#define RX_SLICER_THRESHOLD_REG1_BROADCAST_BRANCHES_32_39_ENA_A_BITWIDTH 0x00000001
#define RX_SLICER_THRESHOLD_REG1_BROADCAST_BRANCHES_32_39_ENA_A_MASK 0x00004000
#define RX_SLICER_THRESHOLD_REG1_BROADCAST_BRANCHES_32_39_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_THRESHOLD_REG1_BROADCAST_BRANCHES_32_39_ENA_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SLICER_THRESHOLD_REG1_BROADCAST_BRANCHES_40_47_ENA_A_OFFSET 0x0000000F
#define RX_SLICER_THRESHOLD_REG1_BROADCAST_BRANCHES_40_47_ENA_A_BITWIDTH 0x00000001
#define RX_SLICER_THRESHOLD_REG1_BROADCAST_BRANCHES_40_47_ENA_A_MASK 0x00008000
#define RX_SLICER_THRESHOLD_REG1_BROADCAST_BRANCHES_40_47_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_THRESHOLD_REG1_BROADCAST_BRANCHES_40_47_ENA_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SLICER_THRESHOLD_REG1_BROADCAST_BRANCHES_48_55_ENA_A_OFFSET 0x00000010
#define RX_SLICER_THRESHOLD_REG1_BROADCAST_BRANCHES_48_55_ENA_A_BITWIDTH 0x00000001
#define RX_SLICER_THRESHOLD_REG1_BROADCAST_BRANCHES_48_55_ENA_A_MASK 0x00010000
#define RX_SLICER_THRESHOLD_REG1_BROADCAST_BRANCHES_48_55_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_THRESHOLD_REG1_BROADCAST_BRANCHES_48_55_ENA_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SLICER_THRESHOLD_REG1_BROADCAST_BRANCHES_56_63_ENA_A_OFFSET 0x00000011
#define RX_SLICER_THRESHOLD_REG1_BROADCAST_BRANCHES_56_63_ENA_A_BITWIDTH 0x00000001
#define RX_SLICER_THRESHOLD_REG1_BROADCAST_BRANCHES_56_63_ENA_A_MASK 0x00020000
#define RX_SLICER_THRESHOLD_REG1_BROADCAST_BRANCHES_56_63_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_THRESHOLD_REG1_BROADCAST_BRANCHES_56_63_ENA_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SLICER_THRESHOLD_REG10_ADDR 0x0200052C
#define RX_SLICER_THRESHOLD_REG10_SIZE 32

 
 
 
 
 
 
 
#define RX_SLICER_THRESHOLD_REG10_ADAPT_MODE_NT_OFFSET 0x00000000
#define RX_SLICER_THRESHOLD_REG10_ADAPT_MODE_NT_BITWIDTH 0x00000002
#define RX_SLICER_THRESHOLD_REG10_ADAPT_MODE_NT_MASK 0x00000003
#define RX_SLICER_THRESHOLD_REG10_ADAPT_MODE_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_THRESHOLD_REG10_ADAPT_MODE_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SLICER_THRESHOLD_REG11_ADDR 0x02000530
#define RX_SLICER_THRESHOLD_REG11_SIZE 32

 
 
 
#define RX_SLICER_THRESHOLD_REG11_FOM_NT_OFFSET 0x00000000
#define RX_SLICER_THRESHOLD_REG11_FOM_NT_BITWIDTH 0x00000009
#define RX_SLICER_THRESHOLD_REG11_FOM_NT_MASK 0x000001FF
#define RX_SLICER_THRESHOLD_REG11_FOM_NT_ACCESS AW_CSR_READ_ONLY
#define RX_SLICER_THRESHOLD_REG11_FOM_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SLICER_THRESHOLD_REG12_ADDR 0x02000534
#define RX_SLICER_THRESHOLD_REG12_SIZE 32

 
 
 
#define RX_SLICER_THRESHOLD_REG12_DBG_BRANCH_SEL_NT_OFFSET 0x00000000
#define RX_SLICER_THRESHOLD_REG12_DBG_BRANCH_SEL_NT_BITWIDTH 0x00000006
#define RX_SLICER_THRESHOLD_REG12_DBG_BRANCH_SEL_NT_MASK 0x0000003F
#define RX_SLICER_THRESHOLD_REG12_DBG_BRANCH_SEL_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_THRESHOLD_REG12_DBG_BRANCH_SEL_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SLICER_THRESHOLD_REG13_ADDR 0x02000538
#define RX_SLICER_THRESHOLD_REG13_SIZE 32

 
 
 
#define RX_SLICER_THRESHOLD_REG13_LOCK_CNTR_NT_OFFSET 0x00000000
#define RX_SLICER_THRESHOLD_REG13_LOCK_CNTR_NT_BITWIDTH 0x00000008
#define RX_SLICER_THRESHOLD_REG13_LOCK_CNTR_NT_MASK 0x000000FF
#define RX_SLICER_THRESHOLD_REG13_LOCK_CNTR_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_THRESHOLD_REG13_LOCK_CNTR_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_SLICER_THRESHOLD_REG13_LOCK_MOD_EH_NT_OFFSET 0x00000008
#define RX_SLICER_THRESHOLD_REG13_LOCK_MOD_EH_NT_BITWIDTH 0x00000009
#define RX_SLICER_THRESHOLD_REG13_LOCK_MOD_EH_NT_MASK 0x0001FF00
#define RX_SLICER_THRESHOLD_REG13_LOCK_MOD_EH_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_THRESHOLD_REG13_LOCK_MOD_EH_NT_RESET_VALUE 0x00000001

 
 
 
#define RX_SLICER_THRESHOLD_REG13_LOCK_MOD_EL_NT_OFFSET 0x00000011
#define RX_SLICER_THRESHOLD_REG13_LOCK_MOD_EL_NT_BITWIDTH 0x00000009
#define RX_SLICER_THRESHOLD_REG13_LOCK_MOD_EL_NT_MASK 0x03FE0000
#define RX_SLICER_THRESHOLD_REG13_LOCK_MOD_EL_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_THRESHOLD_REG13_LOCK_MOD_EL_NT_RESET_VALUE 0x00000001

 
 
 
 
 
#define RX_SLICER_THRESHOLD_REG15_ADDR 0x0200053C
#define RX_SLICER_THRESHOLD_REG15_SIZE 32

 
 
 
#define RX_SLICER_THRESHOLD_REG15_FOM_THRESHOLD_NT_OFFSET 0x00000000
#define RX_SLICER_THRESHOLD_REG15_FOM_THRESHOLD_NT_BITWIDTH 0x00000009
#define RX_SLICER_THRESHOLD_REG15_FOM_THRESHOLD_NT_MASK 0x000001FF
#define RX_SLICER_THRESHOLD_REG15_FOM_THRESHOLD_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_THRESHOLD_REG15_FOM_THRESHOLD_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SLICER_THRESHOLD_REG16_ADDR 0x02000540
#define RX_SLICER_THRESHOLD_REG16_SIZE 32

 
 
 
 
 
#define RX_SLICER_THRESHOLD_REG16_FOM_GT_THRESHOLD_NT_OFFSET 0x00000000
#define RX_SLICER_THRESHOLD_REG16_FOM_GT_THRESHOLD_NT_BITWIDTH 0x00000001
#define RX_SLICER_THRESHOLD_REG16_FOM_GT_THRESHOLD_NT_MASK 0x00000001
#define RX_SLICER_THRESHOLD_REG16_FOM_GT_THRESHOLD_NT_ACCESS AW_CSR_READ_ONLY
#define RX_SLICER_THRESHOLD_REG16_FOM_GT_THRESHOLD_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SLICER_THRESHOLD_REG2_ADDR 0x02000544
#define RX_SLICER_THRESHOLD_REG2_SIZE 32

 
 
 
#define RX_SLICER_THRESHOLD_REG2_OVRD_EL_NT_OFFSET 0x00000000
#define RX_SLICER_THRESHOLD_REG2_OVRD_EL_NT_BITWIDTH 0x00000009
#define RX_SLICER_THRESHOLD_REG2_OVRD_EL_NT_MASK 0x000001FF
#define RX_SLICER_THRESHOLD_REG2_OVRD_EL_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_THRESHOLD_REG2_OVRD_EL_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_SLICER_THRESHOLD_REG2_OVRD_EZ_NT_OFFSET 0x00000009
#define RX_SLICER_THRESHOLD_REG2_OVRD_EZ_NT_BITWIDTH 0x00000009
#define RX_SLICER_THRESHOLD_REG2_OVRD_EZ_NT_MASK 0x0003FE00
#define RX_SLICER_THRESHOLD_REG2_OVRD_EZ_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_THRESHOLD_REG2_OVRD_EZ_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_SLICER_THRESHOLD_REG2_OVRD_EH_NT_OFFSET 0x00000012
#define RX_SLICER_THRESHOLD_REG2_OVRD_EH_NT_BITWIDTH 0x00000009
#define RX_SLICER_THRESHOLD_REG2_OVRD_EH_NT_MASK 0x07FC0000
#define RX_SLICER_THRESHOLD_REG2_OVRD_EH_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_THRESHOLD_REG2_OVRD_EH_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SLICER_THRESHOLD_REG3_ADDR 0x02000548
#define RX_SLICER_THRESHOLD_REG3_SIZE 32

 
 
 
#define RX_SLICER_THRESHOLD_REG3_INIT_EL_NT_OFFSET 0x00000000
#define RX_SLICER_THRESHOLD_REG3_INIT_EL_NT_BITWIDTH 0x00000009
#define RX_SLICER_THRESHOLD_REG3_INIT_EL_NT_MASK 0x000001FF
#define RX_SLICER_THRESHOLD_REG3_INIT_EL_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_THRESHOLD_REG3_INIT_EL_NT_RESET_VALUE 0x000001DE

 
 
 
#define RX_SLICER_THRESHOLD_REG3_INIT_EZ_NT_OFFSET 0x00000009
#define RX_SLICER_THRESHOLD_REG3_INIT_EZ_NT_BITWIDTH 0x00000009
#define RX_SLICER_THRESHOLD_REG3_INIT_EZ_NT_MASK 0x0003FE00
#define RX_SLICER_THRESHOLD_REG3_INIT_EZ_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_THRESHOLD_REG3_INIT_EZ_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_SLICER_THRESHOLD_REG3_INIT_EH_NT_OFFSET 0x00000012
#define RX_SLICER_THRESHOLD_REG3_INIT_EH_NT_BITWIDTH 0x00000009
#define RX_SLICER_THRESHOLD_REG3_INIT_EH_NT_MASK 0x07FC0000
#define RX_SLICER_THRESHOLD_REG3_INIT_EH_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_THRESHOLD_REG3_INIT_EH_NT_RESET_VALUE 0x00000021

 
 
 
 
 
#define RX_SLICER_THRESHOLD_REG4_ADDR 0x0200054C
#define RX_SLICER_THRESHOLD_REG4_SIZE 32

 
 
 
#define RX_SLICER_THRESHOLD_REG4_LOW_PLUS_WEIGHT_NT_OFFSET 0x00000000
#define RX_SLICER_THRESHOLD_REG4_LOW_PLUS_WEIGHT_NT_BITWIDTH 0x0000000A
#define RX_SLICER_THRESHOLD_REG4_LOW_PLUS_WEIGHT_NT_MASK 0x000003FF
#define RX_SLICER_THRESHOLD_REG4_LOW_PLUS_WEIGHT_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_THRESHOLD_REG4_LOW_PLUS_WEIGHT_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_SLICER_THRESHOLD_REG4_LOW_SUB_WEIGHT_NT_OFFSET 0x00000010
#define RX_SLICER_THRESHOLD_REG4_LOW_SUB_WEIGHT_NT_BITWIDTH 0x0000000A
#define RX_SLICER_THRESHOLD_REG4_LOW_SUB_WEIGHT_NT_MASK 0x03FF0000
#define RX_SLICER_THRESHOLD_REG4_LOW_SUB_WEIGHT_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_THRESHOLD_REG4_LOW_SUB_WEIGHT_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SLICER_THRESHOLD_REG5_ADDR 0x02000550
#define RX_SLICER_THRESHOLD_REG5_SIZE 32

 
 
 
#define RX_SLICER_THRESHOLD_REG5_UPP_PLUS_WEIGHT_NT_OFFSET 0x00000000
#define RX_SLICER_THRESHOLD_REG5_UPP_PLUS_WEIGHT_NT_BITWIDTH 0x0000000A
#define RX_SLICER_THRESHOLD_REG5_UPP_PLUS_WEIGHT_NT_MASK 0x000003FF
#define RX_SLICER_THRESHOLD_REG5_UPP_PLUS_WEIGHT_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_THRESHOLD_REG5_UPP_PLUS_WEIGHT_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_SLICER_THRESHOLD_REG5_UPP_SUB_WEIGHT_NT_OFFSET 0x00000010
#define RX_SLICER_THRESHOLD_REG5_UPP_SUB_WEIGHT_NT_BITWIDTH 0x0000000A
#define RX_SLICER_THRESHOLD_REG5_UPP_SUB_WEIGHT_NT_MASK 0x03FF0000
#define RX_SLICER_THRESHOLD_REG5_UPP_SUB_WEIGHT_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_THRESHOLD_REG5_UPP_SUB_WEIGHT_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SLICER_THRESHOLD_REG6_ADDR 0x02000554
#define RX_SLICER_THRESHOLD_REG6_SIZE 32

 
 
 
#define RX_SLICER_THRESHOLD_REG6_BRANCH_DISABLE1_NT_OFFSET 0x00000000
#define RX_SLICER_THRESHOLD_REG6_BRANCH_DISABLE1_NT_BITWIDTH 0x00000020
#define RX_SLICER_THRESHOLD_REG6_BRANCH_DISABLE1_NT_MASK 0xFFFFFFFF
#define RX_SLICER_THRESHOLD_REG6_BRANCH_DISABLE1_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_THRESHOLD_REG6_BRANCH_DISABLE1_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SLICER_THRESHOLD_REG7_ADDR 0x02000558
#define RX_SLICER_THRESHOLD_REG7_SIZE 32

 
 
 
#define RX_SLICER_THRESHOLD_REG7_BRANCH_DISABLE2_NT_OFFSET 0x00000000
#define RX_SLICER_THRESHOLD_REG7_BRANCH_DISABLE2_NT_BITWIDTH 0x00000020
#define RX_SLICER_THRESHOLD_REG7_BRANCH_DISABLE2_NT_MASK 0xFFFFFFFF
#define RX_SLICER_THRESHOLD_REG7_BRANCH_DISABLE2_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_THRESHOLD_REG7_BRANCH_DISABLE2_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SLICER_THRESHOLD_REG8_ADDR 0x0200055C
#define RX_SLICER_THRESHOLD_REG8_SIZE 32

 
 
 
#define RX_SLICER_THRESHOLD_REG8_LMS_MU_NT_OFFSET 0x00000000
#define RX_SLICER_THRESHOLD_REG8_LMS_MU_NT_BITWIDTH 0x00000005
#define RX_SLICER_THRESHOLD_REG8_LMS_MU_NT_MASK 0x0000001F
#define RX_SLICER_THRESHOLD_REG8_LMS_MU_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_THRESHOLD_REG8_LMS_MU_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_SLICER_THRESHOLD_REG8_LMS_MU_DIR_NT_OFFSET 0x00000005
#define RX_SLICER_THRESHOLD_REG8_LMS_MU_DIR_NT_BITWIDTH 0x00000001
#define RX_SLICER_THRESHOLD_REG8_LMS_MU_DIR_NT_MASK 0x00000020
#define RX_SLICER_THRESHOLD_REG8_LMS_MU_DIR_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_THRESHOLD_REG8_LMS_MU_DIR_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_SLICER_THRESHOLD_REG8_INIT_ENA_A_OFFSET 0x00000006
#define RX_SLICER_THRESHOLD_REG8_INIT_ENA_A_BITWIDTH 0x00000001
#define RX_SLICER_THRESHOLD_REG8_INIT_ENA_A_MASK 0x00000040
#define RX_SLICER_THRESHOLD_REG8_INIT_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_THRESHOLD_REG8_INIT_ENA_A_RESET_VALUE 0x00000000

 
 
 
#define RX_SLICER_THRESHOLD_REG8_BYPASS_ENA_A_OFFSET 0x00000007
#define RX_SLICER_THRESHOLD_REG8_BYPASS_ENA_A_BITWIDTH 0x00000001
#define RX_SLICER_THRESHOLD_REG8_BYPASS_ENA_A_MASK 0x00000080
#define RX_SLICER_THRESHOLD_REG8_BYPASS_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_THRESHOLD_REG8_BYPASS_ENA_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SLICER_THRESHOLD_REG8_WATCHDOG_CFG_NT_OFFSET 0x00000008
#define RX_SLICER_THRESHOLD_REG8_WATCHDOG_CFG_NT_BITWIDTH 0x00000005
#define RX_SLICER_THRESHOLD_REG8_WATCHDOG_CFG_NT_MASK 0x00001F00
#define RX_SLICER_THRESHOLD_REG8_WATCHDOG_CFG_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_THRESHOLD_REG8_WATCHDOG_CFG_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_SLICER_THRESHOLD_REG8_UNBONDED_NBONDED_A_OFFSET 0x0000000D
#define RX_SLICER_THRESHOLD_REG8_UNBONDED_NBONDED_A_BITWIDTH 0x00000001
#define RX_SLICER_THRESHOLD_REG8_UNBONDED_NBONDED_A_MASK 0x00002000
#define RX_SLICER_THRESHOLD_REG8_UNBONDED_NBONDED_A_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_THRESHOLD_REG8_UNBONDED_NBONDED_A_RESET_VALUE 0x00000000

 
 
 
#define RX_SLICER_THRESHOLD_REG8_MEASURE_HOLD_ENA_A_OFFSET 0x0000000E
#define RX_SLICER_THRESHOLD_REG8_MEASURE_HOLD_ENA_A_BITWIDTH 0x00000001
#define RX_SLICER_THRESHOLD_REG8_MEASURE_HOLD_ENA_A_MASK 0x00004000
#define RX_SLICER_THRESHOLD_REG8_MEASURE_HOLD_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_THRESHOLD_REG8_MEASURE_HOLD_ENA_A_RESET_VALUE 0x00000000

 
 
 
#define RX_SLICER_THRESHOLD_REG8_START_BRANCH_NT_OFFSET 0x00000010
#define RX_SLICER_THRESHOLD_REG8_START_BRANCH_NT_BITWIDTH 0x00000006
#define RX_SLICER_THRESHOLD_REG8_START_BRANCH_NT_MASK 0x003F0000
#define RX_SLICER_THRESHOLD_REG8_START_BRANCH_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_THRESHOLD_REG8_START_BRANCH_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_SLICER_THRESHOLD_REG8_ADAPT_ENA_A_OFFSET 0x00000016
#define RX_SLICER_THRESHOLD_REG8_ADAPT_ENA_A_BITWIDTH 0x00000001
#define RX_SLICER_THRESHOLD_REG8_ADAPT_ENA_A_MASK 0x00400000
#define RX_SLICER_THRESHOLD_REG8_ADAPT_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_THRESHOLD_REG8_ADAPT_ENA_A_RESET_VALUE 0x00000000

 
 
 
#define RX_SLICER_THRESHOLD_REG8_ADAPT_START_A_OFFSET 0x00000017
#define RX_SLICER_THRESHOLD_REG8_ADAPT_START_A_BITWIDTH 0x00000001
#define RX_SLICER_THRESHOLD_REG8_ADAPT_START_A_MASK 0x00800000
#define RX_SLICER_THRESHOLD_REG8_ADAPT_START_A_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_THRESHOLD_REG8_ADAPT_START_A_RESET_VALUE 0x00000000

 
 
 
#define RX_SLICER_THRESHOLD_REG8_UNBONDED_STOP_BRANCH_NT_OFFSET 0x00000018
#define RX_SLICER_THRESHOLD_REG8_UNBONDED_STOP_BRANCH_NT_BITWIDTH 0x00000006
#define RX_SLICER_THRESHOLD_REG8_UNBONDED_STOP_BRANCH_NT_MASK 0x3F000000
#define RX_SLICER_THRESHOLD_REG8_UNBONDED_STOP_BRANCH_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_THRESHOLD_REG8_UNBONDED_STOP_BRANCH_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_SLICER_THRESHOLD_REG8_FOM_INVERT_A_OFFSET 0x0000001E
#define RX_SLICER_THRESHOLD_REG8_FOM_INVERT_A_BITWIDTH 0x00000001
#define RX_SLICER_THRESHOLD_REG8_FOM_INVERT_A_MASK 0x40000000
#define RX_SLICER_THRESHOLD_REG8_FOM_INVERT_A_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_THRESHOLD_REG8_FOM_INVERT_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SLICER_THRESHOLD_REG9_ADDR 0x02000560
#define RX_SLICER_THRESHOLD_REG9_SIZE 32

 
 
 
#define RX_SLICER_THRESHOLD_REG9_LMS_COARSE_MU_NT_OFFSET 0x00000000
#define RX_SLICER_THRESHOLD_REG9_LMS_COARSE_MU_NT_BITWIDTH 0x00000005
#define RX_SLICER_THRESHOLD_REG9_LMS_COARSE_MU_NT_MASK 0x0000001F
#define RX_SLICER_THRESHOLD_REG9_LMS_COARSE_MU_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_THRESHOLD_REG9_LMS_COARSE_MU_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_SLICER_THRESHOLD_REG9_WATCHDOG_COARSE_CFG_NT_OFFSET 0x00000008
#define RX_SLICER_THRESHOLD_REG9_WATCHDOG_COARSE_CFG_NT_BITWIDTH 0x00000005
#define RX_SLICER_THRESHOLD_REG9_WATCHDOG_COARSE_CFG_NT_MASK 0x00001F00
#define RX_SLICER_THRESHOLD_REG9_WATCHDOG_COARSE_CFG_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SLICER_THRESHOLD_REG9_WATCHDOG_COARSE_CFG_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SLICER_THRESHOLD_STATUS_ADDR 0x02000564
#define RX_SLICER_THRESHOLD_STATUS_SIZE 32

 
 
 
#define RX_SLICER_THRESHOLD_STATUS_LOCK_A_OFFSET 0x00000000
#define RX_SLICER_THRESHOLD_STATUS_LOCK_A_BITWIDTH 0x00000001
#define RX_SLICER_THRESHOLD_STATUS_LOCK_A_MASK 0x00000001
#define RX_SLICER_THRESHOLD_STATUS_LOCK_A_ACCESS AW_CSR_READ_ONLY
#define RX_SLICER_THRESHOLD_STATUS_LOCK_A_RESET_VALUE 0x00000000

 
 
 
#define RX_SLICER_THRESHOLD_STATUS_LOW_DERIV_LOCK_A_OFFSET 0x00000001
#define RX_SLICER_THRESHOLD_STATUS_LOW_DERIV_LOCK_A_BITWIDTH 0x00000001
#define RX_SLICER_THRESHOLD_STATUS_LOW_DERIV_LOCK_A_MASK 0x00000002
#define RX_SLICER_THRESHOLD_STATUS_LOW_DERIV_LOCK_A_ACCESS AW_CSR_READ_ONLY
#define RX_SLICER_THRESHOLD_STATUS_LOW_DERIV_LOCK_A_RESET_VALUE 0x00000000

 
 
 
#define RX_SLICER_THRESHOLD_STATUS_UPP_DERIV_LOCK_A_OFFSET 0x00000002
#define RX_SLICER_THRESHOLD_STATUS_UPP_DERIV_LOCK_A_BITWIDTH 0x00000001
#define RX_SLICER_THRESHOLD_STATUS_UPP_DERIV_LOCK_A_MASK 0x00000004
#define RX_SLICER_THRESHOLD_STATUS_UPP_DERIV_LOCK_A_ACCESS AW_CSR_READ_ONLY
#define RX_SLICER_THRESHOLD_STATUS_UPP_DERIV_LOCK_A_RESET_VALUE 0x00000000

 
 
 
#define RX_SLICER_THRESHOLD_STATUS_WATCHDOG_TIMEOUT_A_OFFSET 0x00000003
#define RX_SLICER_THRESHOLD_STATUS_WATCHDOG_TIMEOUT_A_BITWIDTH 0x00000001
#define RX_SLICER_THRESHOLD_STATUS_WATCHDOG_TIMEOUT_A_MASK 0x00000008
#define RX_SLICER_THRESHOLD_STATUS_WATCHDOG_TIMEOUT_A_ACCESS AW_CSR_READ_ONLY
#define RX_SLICER_THRESHOLD_STATUS_WATCHDOG_TIMEOUT_A_RESET_VALUE 0x00000000

 
 
 
#define RX_SLICER_THRESHOLD_STATUS_ADAPT_STATE_A_OFFSET 0x00000004
#define RX_SLICER_THRESHOLD_STATUS_ADAPT_STATE_A_BITWIDTH 0x00000004
#define RX_SLICER_THRESHOLD_STATUS_ADAPT_STATE_A_MASK 0x000000F0
#define RX_SLICER_THRESHOLD_STATUS_ADAPT_STATE_A_ACCESS AW_CSR_READ_ONLY
#define RX_SLICER_THRESHOLD_STATUS_ADAPT_STATE_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SNR_RDREG1_ADDR 0x02000568
#define RX_SNR_RDREG1_SIZE 32

 
 
 
#define RX_SNR_RDREG1_LOS_NT_OFFSET 0x00000000
#define RX_SNR_RDREG1_LOS_NT_BITWIDTH 0x00000001
#define RX_SNR_RDREG1_LOS_NT_MASK 0x00000001
#define RX_SNR_RDREG1_LOS_NT_ACCESS AW_CSR_READ_ONLY
#define RX_SNR_RDREG1_LOS_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_SNR_RDREG1_VLD_NT_OFFSET 0x00000001
#define RX_SNR_RDREG1_VLD_NT_BITWIDTH 0x00000001
#define RX_SNR_RDREG1_VLD_NT_MASK 0x00000002
#define RX_SNR_RDREG1_VLD_NT_ACCESS AW_CSR_READ_ONLY
#define RX_SNR_RDREG1_VLD_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_SNR_RDREG1_INFO_STICKY_LOS_OFFSET 0x00000002
#define RX_SNR_RDREG1_INFO_STICKY_LOS_BITWIDTH 0x00000001
#define RX_SNR_RDREG1_INFO_STICKY_LOS_MASK 0x00000004
#define RX_SNR_RDREG1_INFO_STICKY_LOS_ACCESS AW_CSR_READ_ONLY
#define RX_SNR_RDREG1_INFO_STICKY_LOS_RESET_VALUE 0x00000000

 
 
 
#define RX_SNR_RDREG1_INFO_STICKY_VLD_OFFSET 0x00000003
#define RX_SNR_RDREG1_INFO_STICKY_VLD_BITWIDTH 0x00000001
#define RX_SNR_RDREG1_INFO_STICKY_VLD_MASK 0x00000008
#define RX_SNR_RDREG1_INFO_STICKY_VLD_ACCESS AW_CSR_READ_ONLY
#define RX_SNR_RDREG1_INFO_STICKY_VLD_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SNR_RDREG10_ADDR 0x0200056C
#define RX_SNR_RDREG10_SIZE 32

 
 
 
#define RX_SNR_RDREG10_MON_EYE0_NT_OFFSET 0x00000000
#define RX_SNR_RDREG10_MON_EYE0_NT_BITWIDTH 0x00000010
#define RX_SNR_RDREG10_MON_EYE0_NT_MASK 0x0000FFFF
#define RX_SNR_RDREG10_MON_EYE0_NT_ACCESS AW_CSR_READ_ONLY
#define RX_SNR_RDREG10_MON_EYE0_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SNR_RDREG11_ADDR 0x02000570
#define RX_SNR_RDREG11_SIZE 32

 
 
 
#define RX_SNR_RDREG11_MON_EYE1_NT_OFFSET 0x00000000
#define RX_SNR_RDREG11_MON_EYE1_NT_BITWIDTH 0x00000010
#define RX_SNR_RDREG11_MON_EYE1_NT_MASK 0x0000FFFF
#define RX_SNR_RDREG11_MON_EYE1_NT_ACCESS AW_CSR_READ_ONLY
#define RX_SNR_RDREG11_MON_EYE1_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SNR_RDREG12_ADDR 0x02000574
#define RX_SNR_RDREG12_SIZE 32

 
 
 
#define RX_SNR_RDREG12_MON_EYE2_NT_OFFSET 0x00000000
#define RX_SNR_RDREG12_MON_EYE2_NT_BITWIDTH 0x00000010
#define RX_SNR_RDREG12_MON_EYE2_NT_MASK 0x0000FFFF
#define RX_SNR_RDREG12_MON_EYE2_NT_ACCESS AW_CSR_READ_ONLY
#define RX_SNR_RDREG12_MON_EYE2_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SNR_RDREG13_ADDR 0x02000578
#define RX_SNR_RDREG13_SIZE 32

 
 
 
#define RX_SNR_RDREG13_MON_NRZ_EYE_NT_OFFSET 0x00000000
#define RX_SNR_RDREG13_MON_NRZ_EYE_NT_BITWIDTH 0x00000010
#define RX_SNR_RDREG13_MON_NRZ_EYE_NT_MASK 0x0000FFFF
#define RX_SNR_RDREG13_MON_NRZ_EYE_NT_ACCESS AW_CSR_READ_ONLY
#define RX_SNR_RDREG13_MON_NRZ_EYE_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SNR_RDREG14_ADDR 0x0200057C
#define RX_SNR_RDREG14_SIZE 32

 
 
 
#define RX_SNR_RDREG14_MON_MIN_EYE_NT_OFFSET 0x00000000
#define RX_SNR_RDREG14_MON_MIN_EYE_NT_BITWIDTH 0x00000010
#define RX_SNR_RDREG14_MON_MIN_EYE_NT_MASK 0x0000FFFF
#define RX_SNR_RDREG14_MON_MIN_EYE_NT_ACCESS AW_CSR_READ_ONLY
#define RX_SNR_RDREG14_MON_MIN_EYE_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SNR_RDREG2_ADDR 0x02000580
#define RX_SNR_RDREG2_SIZE 32

 
 
 
#define RX_SNR_RDREG2_MON_SIGNAL_TARGET_EL3_NT_OFFSET 0x00000000
#define RX_SNR_RDREG2_MON_SIGNAL_TARGET_EL3_NT_BITWIDTH 0x00000009
#define RX_SNR_RDREG2_MON_SIGNAL_TARGET_EL3_NT_MASK 0x000001FF
#define RX_SNR_RDREG2_MON_SIGNAL_TARGET_EL3_NT_ACCESS AW_CSR_READ_ONLY
#define RX_SNR_RDREG2_MON_SIGNAL_TARGET_EL3_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SNR_RDREG3_ADDR 0x02000584
#define RX_SNR_RDREG3_SIZE 32

 
 
 
#define RX_SNR_RDREG3_MON_SIGNAL_TARGET_EL1_NT_OFFSET 0x00000000
#define RX_SNR_RDREG3_MON_SIGNAL_TARGET_EL1_NT_BITWIDTH 0x00000009
#define RX_SNR_RDREG3_MON_SIGNAL_TARGET_EL1_NT_MASK 0x000001FF
#define RX_SNR_RDREG3_MON_SIGNAL_TARGET_EL1_NT_ACCESS AW_CSR_READ_ONLY
#define RX_SNR_RDREG3_MON_SIGNAL_TARGET_EL1_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SNR_RDREG4_ADDR 0x02000588
#define RX_SNR_RDREG4_SIZE 32

 
 
 
#define RX_SNR_RDREG4_MON_SIGNAL_TARGET_EH1_NT_OFFSET 0x00000000
#define RX_SNR_RDREG4_MON_SIGNAL_TARGET_EH1_NT_BITWIDTH 0x00000009
#define RX_SNR_RDREG4_MON_SIGNAL_TARGET_EH1_NT_MASK 0x000001FF
#define RX_SNR_RDREG4_MON_SIGNAL_TARGET_EH1_NT_ACCESS AW_CSR_READ_ONLY
#define RX_SNR_RDREG4_MON_SIGNAL_TARGET_EH1_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SNR_RDREG5_ADDR 0x0200058C
#define RX_SNR_RDREG5_SIZE 32

 
 
 
#define RX_SNR_RDREG5_MON_SIGNAL_TARGET_EH3_NT_OFFSET 0x00000000
#define RX_SNR_RDREG5_MON_SIGNAL_TARGET_EH3_NT_BITWIDTH 0x00000009
#define RX_SNR_RDREG5_MON_SIGNAL_TARGET_EH3_NT_MASK 0x000001FF
#define RX_SNR_RDREG5_MON_SIGNAL_TARGET_EH3_NT_ACCESS AW_CSR_READ_ONLY
#define RX_SNR_RDREG5_MON_SIGNAL_TARGET_EH3_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SNR_RDREG6_ADDR 0x02000590
#define RX_SNR_RDREG6_SIZE 32

 
 
 
#define RX_SNR_RDREG6_MON_ERROR_SIGMA_SQUARED_REGION0_NT_OFFSET 0x00000000
#define RX_SNR_RDREG6_MON_ERROR_SIGMA_SQUARED_REGION0_NT_BITWIDTH 0x00000012
#define RX_SNR_RDREG6_MON_ERROR_SIGMA_SQUARED_REGION0_NT_MASK 0x0003FFFF
#define RX_SNR_RDREG6_MON_ERROR_SIGMA_SQUARED_REGION0_NT_ACCESS AW_CSR_READ_ONLY
#define RX_SNR_RDREG6_MON_ERROR_SIGMA_SQUARED_REGION0_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SNR_RDREG7_ADDR 0x02000594
#define RX_SNR_RDREG7_SIZE 32

 
 
 
#define RX_SNR_RDREG7_MON_ERROR_SIGMA_SQUARED_REGION1_NT_OFFSET 0x00000000
#define RX_SNR_RDREG7_MON_ERROR_SIGMA_SQUARED_REGION1_NT_BITWIDTH 0x00000012
#define RX_SNR_RDREG7_MON_ERROR_SIGMA_SQUARED_REGION1_NT_MASK 0x0003FFFF
#define RX_SNR_RDREG7_MON_ERROR_SIGMA_SQUARED_REGION1_NT_ACCESS AW_CSR_READ_ONLY
#define RX_SNR_RDREG7_MON_ERROR_SIGMA_SQUARED_REGION1_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SNR_RDREG8_ADDR 0x02000598
#define RX_SNR_RDREG8_SIZE 32

 
 
 
#define RX_SNR_RDREG8_MON_ERROR_SIGMA_SQUARED_REGION2_NT_OFFSET 0x00000000
#define RX_SNR_RDREG8_MON_ERROR_SIGMA_SQUARED_REGION2_NT_BITWIDTH 0x00000012
#define RX_SNR_RDREG8_MON_ERROR_SIGMA_SQUARED_REGION2_NT_MASK 0x0003FFFF
#define RX_SNR_RDREG8_MON_ERROR_SIGMA_SQUARED_REGION2_NT_ACCESS AW_CSR_READ_ONLY
#define RX_SNR_RDREG8_MON_ERROR_SIGMA_SQUARED_REGION2_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SNR_RDREG9_ADDR 0x0200059C
#define RX_SNR_RDREG9_SIZE 32

 
 
 
#define RX_SNR_RDREG9_MON_ERROR_SIGMA_SQUARED_REGION3_NT_OFFSET 0x00000000
#define RX_SNR_RDREG9_MON_ERROR_SIGMA_SQUARED_REGION3_NT_BITWIDTH 0x00000012
#define RX_SNR_RDREG9_MON_ERROR_SIGMA_SQUARED_REGION3_NT_MASK 0x0003FFFF
#define RX_SNR_RDREG9_MON_ERROR_SIGMA_SQUARED_REGION3_NT_ACCESS AW_CSR_READ_ONLY
#define RX_SNR_RDREG9_MON_ERROR_SIGMA_SQUARED_REGION3_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SNR_REG1_ADDR 0x020005A0
#define RX_SNR_REG1_SIZE 32

 
 
 
#define RX_SNR_REG1_MON_ENABLE_A_OFFSET 0x00000000
#define RX_SNR_REG1_MON_ENABLE_A_BITWIDTH 0x00000001
#define RX_SNR_REG1_MON_ENABLE_A_MASK 0x00000001
#define RX_SNR_REG1_MON_ENABLE_A_ACCESS AW_CSR_READ_WRITE
#define RX_SNR_REG1_MON_ENABLE_A_RESET_VALUE 0x00000000

 
 
 
#define RX_SNR_REG1_MON_NRZ_MODE_NT_OFFSET 0x00000001
#define RX_SNR_REG1_MON_NRZ_MODE_NT_BITWIDTH 0x00000001
#define RX_SNR_REG1_MON_NRZ_MODE_NT_MASK 0x00000002
#define RX_SNR_REG1_MON_NRZ_MODE_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SNR_REG1_MON_NRZ_MODE_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_SNR_REG1_LOS_ENABLE_A_OFFSET 0x00000002
#define RX_SNR_REG1_LOS_ENABLE_A_BITWIDTH 0x00000001
#define RX_SNR_REG1_LOS_ENABLE_A_MASK 0x00000004
#define RX_SNR_REG1_LOS_ENABLE_A_ACCESS AW_CSR_READ_WRITE
#define RX_SNR_REG1_LOS_ENABLE_A_RESET_VALUE 0x00000000

 
 
 
#define RX_SNR_REG1_VLD_ENABLE_A_OFFSET 0x00000003
#define RX_SNR_REG1_VLD_ENABLE_A_BITWIDTH 0x00000001
#define RX_SNR_REG1_VLD_ENABLE_A_MASK 0x00000008
#define RX_SNR_REG1_VLD_ENABLE_A_ACCESS AW_CSR_READ_WRITE
#define RX_SNR_REG1_VLD_ENABLE_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SNR_REG2_ADDR 0x020005A4
#define RX_SNR_REG2_SIZE 32

 
 
 
#define RX_SNR_REG2_LOS_HYS_THRESH_LOW_NT_OFFSET 0x00000000
#define RX_SNR_REG2_LOS_HYS_THRESH_LOW_NT_BITWIDTH 0x00000010
#define RX_SNR_REG2_LOS_HYS_THRESH_LOW_NT_MASK 0x0000FFFF
#define RX_SNR_REG2_LOS_HYS_THRESH_LOW_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SNR_REG2_LOS_HYS_THRESH_LOW_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SNR_REG3_ADDR 0x020005A8
#define RX_SNR_REG3_SIZE 32

 
 
 
#define RX_SNR_REG3_LOS_HYS_THRESH_HIGH_NT_OFFSET 0x00000000
#define RX_SNR_REG3_LOS_HYS_THRESH_HIGH_NT_BITWIDTH 0x00000010
#define RX_SNR_REG3_LOS_HYS_THRESH_HIGH_NT_MASK 0x0000FFFF
#define RX_SNR_REG3_LOS_HYS_THRESH_HIGH_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SNR_REG3_LOS_HYS_THRESH_HIGH_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SNR_REG4_ADDR 0x020005AC
#define RX_SNR_REG4_SIZE 32

 
 
 
#define RX_SNR_REG4_VLD_HYS_THRESH_LOW_NT_OFFSET 0x00000000
#define RX_SNR_REG4_VLD_HYS_THRESH_LOW_NT_BITWIDTH 0x00000010
#define RX_SNR_REG4_VLD_HYS_THRESH_LOW_NT_MASK 0x0000FFFF
#define RX_SNR_REG4_VLD_HYS_THRESH_LOW_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SNR_REG4_VLD_HYS_THRESH_LOW_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SNR_REG5_ADDR 0x020005B0
#define RX_SNR_REG5_SIZE 32

 
 
 
#define RX_SNR_REG5_VLD_HYS_THRESH_HIGH_NT_OFFSET 0x00000000
#define RX_SNR_REG5_VLD_HYS_THRESH_HIGH_NT_BITWIDTH 0x00000010
#define RX_SNR_REG5_VLD_HYS_THRESH_HIGH_NT_MASK 0x0000FFFF
#define RX_SNR_REG5_VLD_HYS_THRESH_HIGH_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SNR_REG5_VLD_HYS_THRESH_HIGH_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SNR_REG6_ADDR 0x020005B4
#define RX_SNR_REG6_SIZE 32

 
 
 
#define RX_SNR_REG6_LPF_IIR_ALPHA_NT_OFFSET 0x00000000
#define RX_SNR_REG6_LPF_IIR_ALPHA_NT_BITWIDTH 0x0000000A
#define RX_SNR_REG6_LPF_IIR_ALPHA_NT_MASK 0x000003FF
#define RX_SNR_REG6_LPF_IIR_ALPHA_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SNR_REG6_LPF_IIR_ALPHA_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SNR_REG7_ADDR 0x020005B8
#define RX_SNR_REG7_SIZE 32

 
 
 
#define RX_SNR_REG7_RO_CSR_CAPTURE_A_OFFSET 0x00000000
#define RX_SNR_REG7_RO_CSR_CAPTURE_A_BITWIDTH 0x00000001
#define RX_SNR_REG7_RO_CSR_CAPTURE_A_MASK 0x00000001
#define RX_SNR_REG7_RO_CSR_CAPTURE_A_ACCESS AW_CSR_READ_WRITE
#define RX_SNR_REG7_RO_CSR_CAPTURE_A_RESET_VALUE 0x00000000

 
 
 
#define RX_SNR_REG7_INFO_STICKY_ARM_LOS_OFFSET 0x00000001
#define RX_SNR_REG7_INFO_STICKY_ARM_LOS_BITWIDTH 0x00000001
#define RX_SNR_REG7_INFO_STICKY_ARM_LOS_MASK 0x00000002
#define RX_SNR_REG7_INFO_STICKY_ARM_LOS_ACCESS AW_CSR_READ_WRITE
#define RX_SNR_REG7_INFO_STICKY_ARM_LOS_RESET_VALUE 0x00000000

 
 
 
#define RX_SNR_REG7_INFO_STICKY_ARM_VLD_OFFSET 0x00000002
#define RX_SNR_REG7_INFO_STICKY_ARM_VLD_BITWIDTH 0x00000001
#define RX_SNR_REG7_INFO_STICKY_ARM_VLD_MASK 0x00000004
#define RX_SNR_REG7_INFO_STICKY_ARM_VLD_ACCESS AW_CSR_READ_WRITE
#define RX_SNR_REG7_INFO_STICKY_ARM_VLD_RESET_VALUE 0x00000000

 
 
 
#define RX_SNR_REG7_INFO_STICKY_POLARITY_LOS_OFFSET 0x00000003
#define RX_SNR_REG7_INFO_STICKY_POLARITY_LOS_BITWIDTH 0x00000001
#define RX_SNR_REG7_INFO_STICKY_POLARITY_LOS_MASK 0x00000008
#define RX_SNR_REG7_INFO_STICKY_POLARITY_LOS_ACCESS AW_CSR_READ_WRITE
#define RX_SNR_REG7_INFO_STICKY_POLARITY_LOS_RESET_VALUE 0x00000000

 
 
 
#define RX_SNR_REG7_INFO_STICKY_POLARITY_VLD_OFFSET 0x00000004
#define RX_SNR_REG7_INFO_STICKY_POLARITY_VLD_BITWIDTH 0x00000001
#define RX_SNR_REG7_INFO_STICKY_POLARITY_VLD_MASK 0x00000010
#define RX_SNR_REG7_INFO_STICKY_POLARITY_VLD_ACCESS AW_CSR_READ_WRITE
#define RX_SNR_REG7_INFO_STICKY_POLARITY_VLD_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SSCM_DLPF_RDREG1_ADDR 0x020005BC
#define RX_SSCM_DLPF_RDREG1_SIZE 32

 
 
 
#define RX_SSCM_DLPF_RDREG1_DLPF_INTEGRAL_ACCUMULATOR_NT_OFFSET 0x00000000
#define RX_SSCM_DLPF_RDREG1_DLPF_INTEGRAL_ACCUMULATOR_NT_BITWIDTH 0x00000016
#define RX_SSCM_DLPF_RDREG1_DLPF_INTEGRAL_ACCUMULATOR_NT_MASK 0x003FFFFF
#define RX_SSCM_DLPF_RDREG1_DLPF_INTEGRAL_ACCUMULATOR_NT_ACCESS AW_CSR_READ_ONLY
#define RX_SSCM_DLPF_RDREG1_DLPF_INTEGRAL_ACCUMULATOR_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SSCM_DLPF_RDREG2_ADDR 0x020005C0
#define RX_SSCM_DLPF_RDREG2_SIZE 32

 
 
 
#define RX_SSCM_DLPF_RDREG2_IIR_LPF_NT_OFFSET 0x00000000
#define RX_SSCM_DLPF_RDREG2_IIR_LPF_NT_BITWIDTH 0x0000000C
#define RX_SSCM_DLPF_RDREG2_IIR_LPF_NT_MASK 0x00000FFF
#define RX_SSCM_DLPF_RDREG2_IIR_LPF_NT_ACCESS AW_CSR_READ_ONLY
#define RX_SSCM_DLPF_RDREG2_IIR_LPF_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_SSCM_DLPF_RDREG2_CTL_AFE_DS_OSC_INT_NT_OFFSET 0x00000010
#define RX_SSCM_DLPF_RDREG2_CTL_AFE_DS_OSC_INT_NT_BITWIDTH 0x00000008
#define RX_SSCM_DLPF_RDREG2_CTL_AFE_DS_OSC_INT_NT_MASK 0x00FF0000
#define RX_SSCM_DLPF_RDREG2_CTL_AFE_DS_OSC_INT_NT_ACCESS AW_CSR_READ_ONLY
#define RX_SSCM_DLPF_RDREG2_CTL_AFE_DS_OSC_INT_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_SSCM_DLPF_RDREG2_CTL_AFE_DS_PROP_ADJ_NT_OFFSET 0x00000018
#define RX_SSCM_DLPF_RDREG2_CTL_AFE_DS_PROP_ADJ_NT_BITWIDTH 0x00000004
#define RX_SSCM_DLPF_RDREG2_CTL_AFE_DS_PROP_ADJ_NT_MASK 0x0F000000
#define RX_SSCM_DLPF_RDREG2_CTL_AFE_DS_PROP_ADJ_NT_ACCESS AW_CSR_READ_ONLY
#define RX_SSCM_DLPF_RDREG2_CTL_AFE_DS_PROP_ADJ_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_SSCM_DLPF_RDREG2_PROP_ADJ_ACCUMULATOR_NT_OFFSET 0x0000001C
#define RX_SSCM_DLPF_RDREG2_PROP_ADJ_ACCUMULATOR_NT_BITWIDTH 0x00000004
#define RX_SSCM_DLPF_RDREG2_PROP_ADJ_ACCUMULATOR_NT_MASK 0xF0000000
#define RX_SSCM_DLPF_RDREG2_PROP_ADJ_ACCUMULATOR_NT_ACCESS AW_CSR_READ_ONLY
#define RX_SSCM_DLPF_RDREG2_PROP_ADJ_ACCUMULATOR_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SSCM_DLPF_REG1_ADDR 0x020005C4
#define RX_SSCM_DLPF_REG1_SIZE 32

 
 
 
#define RX_SSCM_DLPF_REG1_DLPF_INTEGRAL_ACCUMULATOR_FROZEN_A_OFFSET 0x00000000
#define RX_SSCM_DLPF_REG1_DLPF_INTEGRAL_ACCUMULATOR_FROZEN_A_BITWIDTH 0x00000001
#define RX_SSCM_DLPF_REG1_DLPF_INTEGRAL_ACCUMULATOR_FROZEN_A_MASK 0x00000001
#define RX_SSCM_DLPF_REG1_DLPF_INTEGRAL_ACCUMULATOR_FROZEN_A_ACCESS AW_CSR_READ_WRITE
#define RX_SSCM_DLPF_REG1_DLPF_INTEGRAL_ACCUMULATOR_FROZEN_A_RESET_VALUE 0x00000000

 
 
 
#define RX_SSCM_DLPF_REG1_DLPF_INTEGRAL_POLARITY_INVERT_NT_OFFSET 0x00000001
#define RX_SSCM_DLPF_REG1_DLPF_INTEGRAL_POLARITY_INVERT_NT_BITWIDTH 0x00000001
#define RX_SSCM_DLPF_REG1_DLPF_INTEGRAL_POLARITY_INVERT_NT_MASK 0x00000002
#define RX_SSCM_DLPF_REG1_DLPF_INTEGRAL_POLARITY_INVERT_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SSCM_DLPF_REG1_DLPF_INTEGRAL_POLARITY_INVERT_NT_RESET_VALUE 0x00000000

 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
#define RX_SSCM_DLPF_REG1_DLPF_CHANGE_MAGNITUDE_NT_OFFSET 0x00000002
#define RX_SSCM_DLPF_REG1_DLPF_CHANGE_MAGNITUDE_NT_BITWIDTH 0x00000004
#define RX_SSCM_DLPF_REG1_DLPF_CHANGE_MAGNITUDE_NT_MASK 0x0000003C
#define RX_SSCM_DLPF_REG1_DLPF_CHANGE_MAGNITUDE_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SSCM_DLPF_REG1_DLPF_CHANGE_MAGNITUDE_NT_RESET_VALUE 0x00000007

 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
#define RX_SSCM_DLPF_REG1_DLPF_CHANGE_MAGNITUDE_LOCKED_NT_OFFSET 0x00000006
#define RX_SSCM_DLPF_REG1_DLPF_CHANGE_MAGNITUDE_LOCKED_NT_BITWIDTH 0x00000004
#define RX_SSCM_DLPF_REG1_DLPF_CHANGE_MAGNITUDE_LOCKED_NT_MASK 0x000003C0
#define RX_SSCM_DLPF_REG1_DLPF_CHANGE_MAGNITUDE_LOCKED_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SSCM_DLPF_REG1_DLPF_CHANGE_MAGNITUDE_LOCKED_NT_RESET_VALUE 0x00000007

 
 
 
#define RX_SSCM_DLPF_REG1_DLPF_INTEGRAL_GAIN_LOAD_A_OFFSET 0x0000000A
#define RX_SSCM_DLPF_REG1_DLPF_INTEGRAL_GAIN_LOAD_A_BITWIDTH 0x00000001
#define RX_SSCM_DLPF_REG1_DLPF_INTEGRAL_GAIN_LOAD_A_MASK 0x00000400
#define RX_SSCM_DLPF_REG1_DLPF_INTEGRAL_GAIN_LOAD_A_ACCESS AW_CSR_READ_WRITE
#define RX_SSCM_DLPF_REG1_DLPF_INTEGRAL_GAIN_LOAD_A_RESET_VALUE 0x00000000

 
 
 
#define RX_SSCM_DLPF_REG1_DLPF_ENABLE_A_OFFSET 0x0000000B
#define RX_SSCM_DLPF_REG1_DLPF_ENABLE_A_BITWIDTH 0x00000001
#define RX_SSCM_DLPF_REG1_DLPF_ENABLE_A_MASK 0x00000800
#define RX_SSCM_DLPF_REG1_DLPF_ENABLE_A_ACCESS AW_CSR_READ_WRITE
#define RX_SSCM_DLPF_REG1_DLPF_ENABLE_A_RESET_VALUE 0x00000000

 
 
 
#define RX_SSCM_DLPF_REG1_DLPF_PROP_POLARITY_INVERT_NT_OFFSET 0x0000000C
#define RX_SSCM_DLPF_REG1_DLPF_PROP_POLARITY_INVERT_NT_BITWIDTH 0x00000001
#define RX_SSCM_DLPF_REG1_DLPF_PROP_POLARITY_INVERT_NT_MASK 0x00001000
#define RX_SSCM_DLPF_REG1_DLPF_PROP_POLARITY_INVERT_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SSCM_DLPF_REG1_DLPF_PROP_POLARITY_INVERT_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_SSCM_DLPF_REG1_DLPF_OSC_INT_BYPASS_A_OFFSET 0x0000000D
#define RX_SSCM_DLPF_REG1_DLPF_OSC_INT_BYPASS_A_BITWIDTH 0x00000001
#define RX_SSCM_DLPF_REG1_DLPF_OSC_INT_BYPASS_A_MASK 0x00002000
#define RX_SSCM_DLPF_REG1_DLPF_OSC_INT_BYPASS_A_ACCESS AW_CSR_READ_WRITE
#define RX_SSCM_DLPF_REG1_DLPF_OSC_INT_BYPASS_A_RESET_VALUE 0x00000000

 
 
 
#define RX_SSCM_DLPF_REG1_DLPF_OSC_INT_BYPASS_VALUE_NT_OFFSET 0x00000010
#define RX_SSCM_DLPF_REG1_DLPF_OSC_INT_BYPASS_VALUE_NT_BITWIDTH 0x00000008
#define RX_SSCM_DLPF_REG1_DLPF_OSC_INT_BYPASS_VALUE_NT_MASK 0x00FF0000
#define RX_SSCM_DLPF_REG1_DLPF_OSC_INT_BYPASS_VALUE_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SSCM_DLPF_REG1_DLPF_OSC_INT_BYPASS_VALUE_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_SSCM_DLPF_REG1_DLPF_DOUBLE_EDGE_MODE_NT_OFFSET 0x00000018
#define RX_SSCM_DLPF_REG1_DLPF_DOUBLE_EDGE_MODE_NT_BITWIDTH 0x00000001
#define RX_SSCM_DLPF_REG1_DLPF_DOUBLE_EDGE_MODE_NT_MASK 0x01000000
#define RX_SSCM_DLPF_REG1_DLPF_DOUBLE_EDGE_MODE_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SSCM_DLPF_REG1_DLPF_DOUBLE_EDGE_MODE_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_SSCM_DLPF_REG1_DLPF_FALLING_EDGE_MODE_NT_OFFSET 0x00000019
#define RX_SSCM_DLPF_REG1_DLPF_FALLING_EDGE_MODE_NT_BITWIDTH 0x00000001
#define RX_SSCM_DLPF_REG1_DLPF_FALLING_EDGE_MODE_NT_MASK 0x02000000
#define RX_SSCM_DLPF_REG1_DLPF_FALLING_EDGE_MODE_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SSCM_DLPF_REG1_DLPF_FALLING_EDGE_MODE_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SSCM_DLPF_REG2_ADDR 0x020005C8
#define RX_SSCM_DLPF_REG2_SIZE 32

 
 
 
#define RX_SSCM_DLPF_REG2_PROP_IIR_LPF_LOW_THRESHOLD_NT_OFFSET 0x00000000
#define RX_SSCM_DLPF_REG2_PROP_IIR_LPF_LOW_THRESHOLD_NT_BITWIDTH 0x00000007
#define RX_SSCM_DLPF_REG2_PROP_IIR_LPF_LOW_THRESHOLD_NT_MASK 0x0000007F
#define RX_SSCM_DLPF_REG2_PROP_IIR_LPF_LOW_THRESHOLD_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SSCM_DLPF_REG2_PROP_IIR_LPF_LOW_THRESHOLD_NT_RESET_VALUE 0x0000000A

 
 
 
#define RX_SSCM_DLPF_REG2_PROP_IIR_LPF_HIGH_THRESHOLD_NT_OFFSET 0x00000007
#define RX_SSCM_DLPF_REG2_PROP_IIR_LPF_HIGH_THRESHOLD_NT_BITWIDTH 0x00000007
#define RX_SSCM_DLPF_REG2_PROP_IIR_LPF_HIGH_THRESHOLD_NT_MASK 0x00003F80
#define RX_SSCM_DLPF_REG2_PROP_IIR_LPF_HIGH_THRESHOLD_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SSCM_DLPF_REG2_PROP_IIR_LPF_HIGH_THRESHOLD_NT_RESET_VALUE 0x00000025

 
 
 
#define RX_SSCM_DLPF_REG2_PROP_ADJ_BYPASS_A_OFFSET 0x0000000E
#define RX_SSCM_DLPF_REG2_PROP_ADJ_BYPASS_A_BITWIDTH 0x00000001
#define RX_SSCM_DLPF_REG2_PROP_ADJ_BYPASS_A_MASK 0x00004000
#define RX_SSCM_DLPF_REG2_PROP_ADJ_BYPASS_A_ACCESS AW_CSR_READ_WRITE
#define RX_SSCM_DLPF_REG2_PROP_ADJ_BYPASS_A_RESET_VALUE 0x00000001

 
 
 
#define RX_SSCM_DLPF_REG2_PROP_IIR_LPF_FEEDFORWARD_GAIN_NT_OFFSET 0x00000010
#define RX_SSCM_DLPF_REG2_PROP_IIR_LPF_FEEDFORWARD_GAIN_NT_BITWIDTH 0x00000004
#define RX_SSCM_DLPF_REG2_PROP_IIR_LPF_FEEDFORWARD_GAIN_NT_MASK 0x000F0000
#define RX_SSCM_DLPF_REG2_PROP_IIR_LPF_FEEDFORWARD_GAIN_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SSCM_DLPF_REG2_PROP_IIR_LPF_FEEDFORWARD_GAIN_NT_RESET_VALUE 0x00000004

 
 
 
#define RX_SSCM_DLPF_REG2_PROP_ADJ_MINIMUM_NT_OFFSET 0x00000014
#define RX_SSCM_DLPF_REG2_PROP_ADJ_MINIMUM_NT_BITWIDTH 0x00000004
#define RX_SSCM_DLPF_REG2_PROP_ADJ_MINIMUM_NT_MASK 0x00F00000
#define RX_SSCM_DLPF_REG2_PROP_ADJ_MINIMUM_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SSCM_DLPF_REG2_PROP_ADJ_MINIMUM_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_SSCM_DLPF_REG2_PROP_ADJ_MAXIMUM_NT_OFFSET 0x00000018
#define RX_SSCM_DLPF_REG2_PROP_ADJ_MAXIMUM_NT_BITWIDTH 0x00000004
#define RX_SSCM_DLPF_REG2_PROP_ADJ_MAXIMUM_NT_MASK 0x0F000000
#define RX_SSCM_DLPF_REG2_PROP_ADJ_MAXIMUM_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SSCM_DLPF_REG2_PROP_ADJ_MAXIMUM_NT_RESET_VALUE 0x0000000F

 
 
 
#define RX_SSCM_DLPF_REG2_PROP_ADJ_BYPASS_VALUE_NT_OFFSET 0x0000001C
#define RX_SSCM_DLPF_REG2_PROP_ADJ_BYPASS_VALUE_NT_BITWIDTH 0x00000004
#define RX_SSCM_DLPF_REG2_PROP_ADJ_BYPASS_VALUE_NT_MASK 0xF0000000
#define RX_SSCM_DLPF_REG2_PROP_ADJ_BYPASS_VALUE_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SSCM_DLPF_REG2_PROP_ADJ_BYPASS_VALUE_NT_RESET_VALUE 0x00000007

 
 
 
 
 
#define RX_SSCM_DLPF_REG3_ADDR 0x020005CC
#define RX_SSCM_DLPF_REG3_SIZE 32

 
 
 
#define RX_SSCM_DLPF_REG3_DITHER_ENABLE_A_OFFSET 0x00000000
#define RX_SSCM_DLPF_REG3_DITHER_ENABLE_A_BITWIDTH 0x00000001
#define RX_SSCM_DLPF_REG3_DITHER_ENABLE_A_MASK 0x00000001
#define RX_SSCM_DLPF_REG3_DITHER_ENABLE_A_ACCESS AW_CSR_READ_WRITE
#define RX_SSCM_DLPF_REG3_DITHER_ENABLE_A_RESET_VALUE 0x00000000

 
 
 
#define RX_SSCM_DLPF_REG3_RO_CSR_CAPTURE_A_OFFSET 0x00000001
#define RX_SSCM_DLPF_REG3_RO_CSR_CAPTURE_A_BITWIDTH 0x00000001
#define RX_SSCM_DLPF_REG3_RO_CSR_CAPTURE_A_MASK 0x00000002
#define RX_SSCM_DLPF_REG3_RO_CSR_CAPTURE_A_ACCESS AW_CSR_READ_WRITE
#define RX_SSCM_DLPF_REG3_RO_CSR_CAPTURE_A_RESET_VALUE 0x00000000

 
 
 
#define RX_SSCM_DLPF_REG3_CYCLING_ENABLE_A_OFFSET 0x00000002
#define RX_SSCM_DLPF_REG3_CYCLING_ENABLE_A_BITWIDTH 0x00000001
#define RX_SSCM_DLPF_REG3_CYCLING_ENABLE_A_MASK 0x00000004
#define RX_SSCM_DLPF_REG3_CYCLING_ENABLE_A_ACCESS AW_CSR_READ_WRITE
#define RX_SSCM_DLPF_REG3_CYCLING_ENABLE_A_RESET_VALUE 0x00000000

 
 
 
#define RX_SSCM_DLPF_REG3_CYCLING_MAX_NT_OFFSET 0x00000003
#define RX_SSCM_DLPF_REG3_CYCLING_MAX_NT_BITWIDTH 0x00000007
#define RX_SSCM_DLPF_REG3_CYCLING_MAX_NT_MASK 0x000003F8
#define RX_SSCM_DLPF_REG3_CYCLING_MAX_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SSCM_DLPF_REG3_CYCLING_MAX_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_SSCM_DLPF_REG3_CYCLING_SEQ_NT_OFFSET 0x0000000A
#define RX_SSCM_DLPF_REG3_CYCLING_SEQ_NT_BITWIDTH 0x00000007
#define RX_SSCM_DLPF_REG3_CYCLING_SEQ_NT_MASK 0x0001FC00
#define RX_SSCM_DLPF_REG3_CYCLING_SEQ_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SSCM_DLPF_REG3_CYCLING_SEQ_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SSCM_DLPF_REG4_ADDR 0x020005D0
#define RX_SSCM_DLPF_REG4_SIZE 32

 
 
 
#define RX_SSCM_DLPF_REG4_DLPF_ACCUM_BYPASS_VALUE_NT_OFFSET 0x00000000
#define RX_SSCM_DLPF_REG4_DLPF_ACCUM_BYPASS_VALUE_NT_BITWIDTH 0x00000016
#define RX_SSCM_DLPF_REG4_DLPF_ACCUM_BYPASS_VALUE_NT_MASK 0x003FFFFF
#define RX_SSCM_DLPF_REG4_DLPF_ACCUM_BYPASS_VALUE_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SSCM_DLPF_REG4_DLPF_ACCUM_BYPASS_VALUE_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_SSCM_DLPF_REG4_DLPF_ACCUM_BYPASS_A_OFFSET 0x00000016
#define RX_SSCM_DLPF_REG4_DLPF_ACCUM_BYPASS_A_BITWIDTH 0x00000001
#define RX_SSCM_DLPF_REG4_DLPF_ACCUM_BYPASS_A_MASK 0x00400000
#define RX_SSCM_DLPF_REG4_DLPF_ACCUM_BYPASS_A_ACCESS AW_CSR_READ_WRITE
#define RX_SSCM_DLPF_REG4_DLPF_ACCUM_BYPASS_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SSCM_DLPF_REG5_ADDR 0x020005D4
#define RX_SSCM_DLPF_REG5_SIZE 32

 
 
 
#define RX_SSCM_DLPF_REG5_PROP_ADJ_MINIMUM_LOCKED_NT_OFFSET 0x00000000
#define RX_SSCM_DLPF_REG5_PROP_ADJ_MINIMUM_LOCKED_NT_BITWIDTH 0x00000004
#define RX_SSCM_DLPF_REG5_PROP_ADJ_MINIMUM_LOCKED_NT_MASK 0x0000000F
#define RX_SSCM_DLPF_REG5_PROP_ADJ_MINIMUM_LOCKED_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SSCM_DLPF_REG5_PROP_ADJ_MINIMUM_LOCKED_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_SSCM_DLPF_REG5_PROP_ADJ_MAXIMUM_LOCKED_NT_OFFSET 0x00000004
#define RX_SSCM_DLPF_REG5_PROP_ADJ_MAXIMUM_LOCKED_NT_BITWIDTH 0x00000004
#define RX_SSCM_DLPF_REG5_PROP_ADJ_MAXIMUM_LOCKED_NT_MASK 0x000000F0
#define RX_SSCM_DLPF_REG5_PROP_ADJ_MAXIMUM_LOCKED_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SSCM_DLPF_REG5_PROP_ADJ_MAXIMUM_LOCKED_NT_RESET_VALUE 0x0000000F

 
 
 
#define RX_SSCM_DLPF_REG5_PROP_ADJ_BYPASS_VALUE_LOCKED_NT_OFFSET 0x00000008
#define RX_SSCM_DLPF_REG5_PROP_ADJ_BYPASS_VALUE_LOCKED_NT_BITWIDTH 0x00000004
#define RX_SSCM_DLPF_REG5_PROP_ADJ_BYPASS_VALUE_LOCKED_NT_MASK 0x00000F00
#define RX_SSCM_DLPF_REG5_PROP_ADJ_BYPASS_VALUE_LOCKED_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SSCM_DLPF_REG5_PROP_ADJ_BYPASS_VALUE_LOCKED_NT_RESET_VALUE 0x00000001

 
 
 
 
 
#define RX_SSCM_FRACDIV_REG1_ADDR 0x020005D8
#define RX_SSCM_FRACDIV_REG1_SIZE 32

 
 
 
#define RX_SSCM_FRACDIV_REG1_FRACN_VALUE_NT_OFFSET 0x00000000
#define RX_SSCM_FRACDIV_REG1_FRACN_VALUE_NT_BITWIDTH 0x0000001A
#define RX_SSCM_FRACDIV_REG1_FRACN_VALUE_NT_MASK 0x03FFFFFF
#define RX_SSCM_FRACDIV_REG1_FRACN_VALUE_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SSCM_FRACDIV_REG1_FRACN_VALUE_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_SSCM_FRACDIV_REG1_FRACN_ENABLE_A_OFFSET 0x0000001A
#define RX_SSCM_FRACDIV_REG1_FRACN_ENABLE_A_BITWIDTH 0x00000001
#define RX_SSCM_FRACDIV_REG1_FRACN_ENABLE_A_MASK 0x04000000
#define RX_SSCM_FRACDIV_REG1_FRACN_ENABLE_A_ACCESS AW_CSR_READ_WRITE
#define RX_SSCM_FRACDIV_REG1_FRACN_ENABLE_A_RESET_VALUE 0x00000000

 
 
 
#define RX_SSCM_FRACDIV_REG1_FRACN_VALUE_LOAD_A_OFFSET 0x0000001B
#define RX_SSCM_FRACDIV_REG1_FRACN_VALUE_LOAD_A_BITWIDTH 0x00000001
#define RX_SSCM_FRACDIV_REG1_FRACN_VALUE_LOAD_A_MASK 0x08000000
#define RX_SSCM_FRACDIV_REG1_FRACN_VALUE_LOAD_A_ACCESS AW_CSR_READ_WRITE
#define RX_SSCM_FRACDIV_REG1_FRACN_VALUE_LOAD_A_RESET_VALUE 0x00000001

 
 
 
 
 
#define RX_SSCM_FRACDIV_REG2_ADDR 0x020005DC
#define RX_SSCM_FRACDIV_REG2_SIZE 32

 
 
 
 
 
 
 
 
 
 
 
 
#define RX_SSCM_FRACDIV_REG2_TED_DLPF_GAIN_NT_OFFSET 0x00000000
#define RX_SSCM_FRACDIV_REG2_TED_DLPF_GAIN_NT_BITWIDTH 0x00000004
#define RX_SSCM_FRACDIV_REG2_TED_DLPF_GAIN_NT_MASK 0x0000000F
#define RX_SSCM_FRACDIV_REG2_TED_DLPF_GAIN_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SSCM_FRACDIV_REG2_TED_DLPF_GAIN_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_SSCM_FRACDIV_REG2_TED_DLPF_PRE_DSM_NT_OFFSET 0x00000004
#define RX_SSCM_FRACDIV_REG2_TED_DLPF_PRE_DSM_NT_BITWIDTH 0x00000001
#define RX_SSCM_FRACDIV_REG2_TED_DLPF_PRE_DSM_NT_MASK 0x00000010
#define RX_SSCM_FRACDIV_REG2_TED_DLPF_PRE_DSM_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SSCM_FRACDIV_REG2_TED_DLPF_PRE_DSM_NT_RESET_VALUE 0x00000001

 
 
 
#define RX_SSCM_FRACDIV_REG2_TED_DLPF_POST_DSM_NT_OFFSET 0x00000005
#define RX_SSCM_FRACDIV_REG2_TED_DLPF_POST_DSM_NT_BITWIDTH 0x00000001
#define RX_SSCM_FRACDIV_REG2_TED_DLPF_POST_DSM_NT_MASK 0x00000020
#define RX_SSCM_FRACDIV_REG2_TED_DLPF_POST_DSM_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SSCM_FRACDIV_REG2_TED_DLPF_POST_DSM_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SSCM_FRACDIV_REG3_ADDR 0x020005E0
#define RX_SSCM_FRACDIV_REG3_SIZE 32

 
 
 
#define RX_SSCM_FRACDIV_REG3_DITHER_ENABLE_A_OFFSET 0x00000000
#define RX_SSCM_FRACDIV_REG3_DITHER_ENABLE_A_BITWIDTH 0x00000001
#define RX_SSCM_FRACDIV_REG3_DITHER_ENABLE_A_MASK 0x00000001
#define RX_SSCM_FRACDIV_REG3_DITHER_ENABLE_A_ACCESS AW_CSR_READ_WRITE
#define RX_SSCM_FRACDIV_REG3_DITHER_ENABLE_A_RESET_VALUE 0x00000000

 
 
 
#define RX_SSCM_FRACDIV_REG3_CYCLING_ENABLE_A_OFFSET 0x00000001
#define RX_SSCM_FRACDIV_REG3_CYCLING_ENABLE_A_BITWIDTH 0x00000001
#define RX_SSCM_FRACDIV_REG3_CYCLING_ENABLE_A_MASK 0x00000002
#define RX_SSCM_FRACDIV_REG3_CYCLING_ENABLE_A_ACCESS AW_CSR_READ_WRITE
#define RX_SSCM_FRACDIV_REG3_CYCLING_ENABLE_A_RESET_VALUE 0x00000000

 
 
 
#define RX_SSCM_FRACDIV_REG3_RO_CSR_CAPTURE_A_OFFSET 0x00000002
#define RX_SSCM_FRACDIV_REG3_RO_CSR_CAPTURE_A_BITWIDTH 0x00000001
#define RX_SSCM_FRACDIV_REG3_RO_CSR_CAPTURE_A_MASK 0x00000004
#define RX_SSCM_FRACDIV_REG3_RO_CSR_CAPTURE_A_ACCESS AW_CSR_READ_WRITE
#define RX_SSCM_FRACDIV_REG3_RO_CSR_CAPTURE_A_RESET_VALUE 0x00000000

 
 
 
#define RX_SSCM_FRACDIV_REG3_CYCLING_MAX_NT_OFFSET 0x00000003
#define RX_SSCM_FRACDIV_REG3_CYCLING_MAX_NT_BITWIDTH 0x00000007
#define RX_SSCM_FRACDIV_REG3_CYCLING_MAX_NT_MASK 0x000003F8
#define RX_SSCM_FRACDIV_REG3_CYCLING_MAX_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SSCM_FRACDIV_REG3_CYCLING_MAX_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_SSCM_FRACDIV_REG3_CYCLING_SEQ_NT_OFFSET 0x0000000A
#define RX_SSCM_FRACDIV_REG3_CYCLING_SEQ_NT_BITWIDTH 0x00000007
#define RX_SSCM_FRACDIV_REG3_CYCLING_SEQ_NT_MASK 0x0001FC00
#define RX_SSCM_FRACDIV_REG3_CYCLING_SEQ_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SSCM_FRACDIV_REG3_CYCLING_SEQ_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SSCM_FRACDIV_REG4_ADDR 0x020005E4
#define RX_SSCM_FRACDIV_REG4_SIZE 32

 
 
 
#define RX_SSCM_FRACDIV_REG4_FRACN_DSM_OUT_NT_OFFSET 0x00000000
#define RX_SSCM_FRACDIV_REG4_FRACN_DSM_OUT_NT_BITWIDTH 0x0000000C
#define RX_SSCM_FRACDIV_REG4_FRACN_DSM_OUT_NT_MASK 0x00000FFF
#define RX_SSCM_FRACDIV_REG4_FRACN_DSM_OUT_NT_ACCESS AW_CSR_READ_ONLY
#define RX_SSCM_FRACDIV_REG4_FRACN_DSM_OUT_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_SSCM_FRACDIV_REG4_SSCM_FRACN_NT_OFFSET 0x00000010
#define RX_SSCM_FRACDIV_REG4_SSCM_FRACN_NT_BITWIDTH 0x0000000C
#define RX_SSCM_FRACDIV_REG4_SSCM_FRACN_NT_MASK 0x0FFF0000
#define RX_SSCM_FRACDIV_REG4_SSCM_FRACN_NT_ACCESS AW_CSR_READ_ONLY
#define RX_SSCM_FRACDIV_REG4_SSCM_FRACN_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SSCM_FRACDIV_REG5_ADDR 0x020005E8
#define RX_SSCM_FRACDIV_REG5_SIZE 32

 
 
 
#define RX_SSCM_FRACDIV_REG5_FRACN_BYPASS_A_OFFSET 0x00000000
#define RX_SSCM_FRACDIV_REG5_FRACN_BYPASS_A_BITWIDTH 0x00000001
#define RX_SSCM_FRACDIV_REG5_FRACN_BYPASS_A_MASK 0x00000001
#define RX_SSCM_FRACDIV_REG5_FRACN_BYPASS_A_ACCESS AW_CSR_READ_WRITE
#define RX_SSCM_FRACDIV_REG5_FRACN_BYPASS_A_RESET_VALUE 0x00000000

 
 
 
#define RX_SSCM_FRACDIV_REG5_FRACN_BYPASS_VALUE_NT_OFFSET 0x00000001
#define RX_SSCM_FRACDIV_REG5_FRACN_BYPASS_VALUE_NT_BITWIDTH 0x0000000C
#define RX_SSCM_FRACDIV_REG5_FRACN_BYPASS_VALUE_NT_MASK 0x00001FFE
#define RX_SSCM_FRACDIV_REG5_FRACN_BYPASS_VALUE_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SSCM_FRACDIV_REG5_FRACN_BYPASS_VALUE_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SSCM_FRACDIV_REG6_ADDR 0x020005EC
#define RX_SSCM_FRACDIV_REG6_SIZE 32

 
 
 
#define RX_SSCM_FRACDIV_REG6_FRACN_VALUE_2_NT_OFFSET 0x00000000
#define RX_SSCM_FRACDIV_REG6_FRACN_VALUE_2_NT_BITWIDTH 0x0000001A
#define RX_SSCM_FRACDIV_REG6_FRACN_VALUE_2_NT_MASK 0x03FFFFFF
#define RX_SSCM_FRACDIV_REG6_FRACN_VALUE_2_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SSCM_FRACDIV_REG6_FRACN_VALUE_2_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SSCM_FRACDIV_REG7_ADDR 0x020005F0
#define RX_SSCM_FRACDIV_REG7_SIZE 32

 
 
 
#define RX_SSCM_FRACDIV_REG7_BIT_SLIP_ENABLE_A_OFFSET 0x00000000
#define RX_SSCM_FRACDIV_REG7_BIT_SLIP_ENABLE_A_BITWIDTH 0x00000001
#define RX_SSCM_FRACDIV_REG7_BIT_SLIP_ENABLE_A_MASK 0x00000001
#define RX_SSCM_FRACDIV_REG7_BIT_SLIP_ENABLE_A_ACCESS AW_CSR_READ_WRITE
#define RX_SSCM_FRACDIV_REG7_BIT_SLIP_ENABLE_A_RESET_VALUE 0x00000000

 
 
 
#define RX_SSCM_FRACDIV_REG7_BIT_SLIP_VALUE_NT_OFFSET 0x00000001
#define RX_SSCM_FRACDIV_REG7_BIT_SLIP_VALUE_NT_BITWIDTH 0x0000000D
#define RX_SSCM_FRACDIV_REG7_BIT_SLIP_VALUE_NT_MASK 0x00003FFE
#define RX_SSCM_FRACDIV_REG7_BIT_SLIP_VALUE_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SSCM_FRACDIV_REG7_BIT_SLIP_VALUE_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_SSCM_FRACDIV_REG7_BIT_SLIP_CYCLES_NT_OFFSET 0x0000000E
#define RX_SSCM_FRACDIV_REG7_BIT_SLIP_CYCLES_NT_BITWIDTH 0x00000005
#define RX_SSCM_FRACDIV_REG7_BIT_SLIP_CYCLES_NT_MASK 0x0007C000
#define RX_SSCM_FRACDIV_REG7_BIT_SLIP_CYCLES_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SSCM_FRACDIV_REG7_BIT_SLIP_CYCLES_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SSCM_FRACDIV_REG8_ADDR 0x020005F4
#define RX_SSCM_FRACDIV_REG8_SIZE 32

 
 
 
#define RX_SSCM_FRACDIV_REG8_LOWLATENCY_PROP_MU_NT_OFFSET 0x00000000
#define RX_SSCM_FRACDIV_REG8_LOWLATENCY_PROP_MU_NT_BITWIDTH 0x00000005
#define RX_SSCM_FRACDIV_REG8_LOWLATENCY_PROP_MU_NT_MASK 0x0000001F
#define RX_SSCM_FRACDIV_REG8_LOWLATENCY_PROP_MU_NT_ACCESS AW_CSR_READ_WRITE
#define RX_SSCM_FRACDIV_REG8_LOWLATENCY_PROP_MU_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_SSCM_FRACDIV_REG9_ADDR 0x020005F8
#define RX_SSCM_FRACDIV_REG9_SIZE 32

 
 
 
#define RX_SSCM_FRACDIV_REG9_DIGREF_NT_OFFSET 0x00000000
#define RX_SSCM_FRACDIV_REG9_DIGREF_NT_BITWIDTH 0x0000001A
#define RX_SSCM_FRACDIV_REG9_DIGREF_NT_MASK 0x03FFFFFF
#define RX_SSCM_FRACDIV_REG9_DIGREF_NT_ACCESS AW_CSR_READ_ONLY
#define RX_SSCM_FRACDIV_REG9_DIGREF_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_TIADC_AFE_REG1_ADDR 0x020005FC
#define RX_TIADC_AFE_REG1_SIZE 32

 
 
 
 
 
 
 
 
 
 
 
#define RX_TIADC_AFE_REG1_ADC_BIAS_ADJ_NT_OFFSET 0x00000000
#define RX_TIADC_AFE_REG1_ADC_BIAS_ADJ_NT_BITWIDTH 0x00000003
#define RX_TIADC_AFE_REG1_ADC_BIAS_ADJ_NT_MASK 0x00000007
#define RX_TIADC_AFE_REG1_ADC_BIAS_ADJ_NT_ACCESS AW_CSR_READ_WRITE
#define RX_TIADC_AFE_REG1_ADC_BIAS_ADJ_NT_RESET_VALUE 0x00000001

 
 
 
 
 
#define RX_TIADC_AFE_REG1_ADC_CKOVERLAP_NT_OFFSET 0x00000003
#define RX_TIADC_AFE_REG1_ADC_CKOVERLAP_NT_BITWIDTH 0x00000002
#define RX_TIADC_AFE_REG1_ADC_CKOVERLAP_NT_MASK 0x00000018
#define RX_TIADC_AFE_REG1_ADC_CKOVERLAP_NT_ACCESS AW_CSR_READ_WRITE
#define RX_TIADC_AFE_REG1_ADC_CKOVERLAP_NT_RESET_VALUE 0x00000000

 
 
 
 
 
 
 
#define RX_TIADC_AFE_REG1_ADC_NUMBITS_NT_OFFSET 0x00000005
#define RX_TIADC_AFE_REG1_ADC_NUMBITS_NT_BITWIDTH 0x00000002
#define RX_TIADC_AFE_REG1_ADC_NUMBITS_NT_MASK 0x00000060
#define RX_TIADC_AFE_REG1_ADC_NUMBITS_NT_ACCESS AW_CSR_READ_WRITE
#define RX_TIADC_AFE_REG1_ADC_NUMBITS_NT_RESET_VALUE 0x00000003

 
 
 
 
 
 
 
#define RX_TIADC_AFE_REG1_B1_BIAS_ADJ_NT_OFFSET 0x00000007
#define RX_TIADC_AFE_REG1_B1_BIAS_ADJ_NT_BITWIDTH 0x00000003
#define RX_TIADC_AFE_REG1_B1_BIAS_ADJ_NT_MASK 0x00000380
#define RX_TIADC_AFE_REG1_B1_BIAS_ADJ_NT_ACCESS AW_CSR_READ_WRITE
#define RX_TIADC_AFE_REG1_B1_BIAS_ADJ_NT_RESET_VALUE 0x00000001

 
 
 
 
 
 
 
#define RX_TIADC_AFE_REG1_B2_BIAS_ADJ_NT_OFFSET 0x0000000A
#define RX_TIADC_AFE_REG1_B2_BIAS_ADJ_NT_BITWIDTH 0x00000003
#define RX_TIADC_AFE_REG1_B2_BIAS_ADJ_NT_MASK 0x00001C00
#define RX_TIADC_AFE_REG1_B2_BIAS_ADJ_NT_ACCESS AW_CSR_READ_WRITE
#define RX_TIADC_AFE_REG1_B2_BIAS_ADJ_NT_RESET_VALUE 0x00000001

 
 
 
 
 
#define RX_TIADC_AFE_REG1_B2_CKOVERLAP_NT_OFFSET 0x0000000D
#define RX_TIADC_AFE_REG1_B2_CKOVERLAP_NT_BITWIDTH 0x00000002
#define RX_TIADC_AFE_REG1_B2_CKOVERLAP_NT_MASK 0x00006000
#define RX_TIADC_AFE_REG1_B2_CKOVERLAP_NT_ACCESS AW_CSR_READ_WRITE
#define RX_TIADC_AFE_REG1_B2_CKOVERLAP_NT_RESET_VALUE 0x00000000

 
 
 
 
 
 
 
#define RX_TIADC_AFE_REG1_DCDIQ_BIAS_ADJ_NT_OFFSET 0x0000000F
#define RX_TIADC_AFE_REG1_DCDIQ_BIAS_ADJ_NT_BITWIDTH 0x00000002
#define RX_TIADC_AFE_REG1_DCDIQ_BIAS_ADJ_NT_MASK 0x00018000
#define RX_TIADC_AFE_REG1_DCDIQ_BIAS_ADJ_NT_ACCESS AW_CSR_READ_WRITE
#define RX_TIADC_AFE_REG1_DCDIQ_BIAS_ADJ_NT_RESET_VALUE 0x00000001

 
 
 
 
#define RX_TIADC_AFE_REG1_ADC_VREF_NT_OFFSET 0x00000011
#define RX_TIADC_AFE_REG1_ADC_VREF_NT_BITWIDTH 0x00000003
#define RX_TIADC_AFE_REG1_ADC_VREF_NT_MASK 0x000E0000
#define RX_TIADC_AFE_REG1_ADC_VREF_NT_ACCESS AW_CSR_READ_WRITE
#define RX_TIADC_AFE_REG1_ADC_VREF_NT_RESET_VALUE 0x00000003

 
 
 
#define RX_TIADC_AFE_REG1_ADC_B3DELAY_NT_OFFSET 0x00000014
#define RX_TIADC_AFE_REG1_ADC_B3DELAY_NT_BITWIDTH 0x00000002
#define RX_TIADC_AFE_REG1_ADC_B3DELAY_NT_MASK 0x00300000
#define RX_TIADC_AFE_REG1_ADC_B3DELAY_NT_ACCESS AW_CSR_READ_WRITE
#define RX_TIADC_AFE_REG1_ADC_B3DELAY_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_TIADC_AFE_REG1_CLOCK_GEN_2X_ENA_NT_OFFSET 0x00000016
#define RX_TIADC_AFE_REG1_CLOCK_GEN_2X_ENA_NT_BITWIDTH 0x00000001
#define RX_TIADC_AFE_REG1_CLOCK_GEN_2X_ENA_NT_MASK 0x00400000
#define RX_TIADC_AFE_REG1_CLOCK_GEN_2X_ENA_NT_ACCESS AW_CSR_READ_WRITE
#define RX_TIADC_AFE_REG1_CLOCK_GEN_2X_ENA_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_TIADC_AFE_REG1_CLOCK_GEN_10B_ENA_NT_OFFSET 0x00000017
#define RX_TIADC_AFE_REG1_CLOCK_GEN_10B_ENA_NT_BITWIDTH 0x00000001
#define RX_TIADC_AFE_REG1_CLOCK_GEN_10B_ENA_NT_MASK 0x00800000
#define RX_TIADC_AFE_REG1_CLOCK_GEN_10B_ENA_NT_ACCESS AW_CSR_READ_WRITE
#define RX_TIADC_AFE_REG1_CLOCK_GEN_10B_ENA_NT_RESET_VALUE 0x00000000

 
 
 
 
 
 
 
#define RX_TIADC_AFE_REG1_B2_DELAY_NT_OFFSET 0x00000018
#define RX_TIADC_AFE_REG1_B2_DELAY_NT_BITWIDTH 0x00000002
#define RX_TIADC_AFE_REG1_B2_DELAY_NT_MASK 0x03000000
#define RX_TIADC_AFE_REG1_B2_DELAY_NT_ACCESS AW_CSR_READ_WRITE
#define RX_TIADC_AFE_REG1_B2_DELAY_NT_RESET_VALUE 0x00000000

 
 
 
 
 
 
 
 
 
 
 
#define RX_TIADC_AFE_REG1_B1_VDRV_ADJ_NT_OFFSET 0x0000001A
#define RX_TIADC_AFE_REG1_B1_VDRV_ADJ_NT_BITWIDTH 0x00000003
#define RX_TIADC_AFE_REG1_B1_VDRV_ADJ_NT_MASK 0x1C000000
#define RX_TIADC_AFE_REG1_B1_VDRV_ADJ_NT_ACCESS AW_CSR_READ_WRITE
#define RX_TIADC_AFE_REG1_B1_VDRV_ADJ_NT_RESET_VALUE 0x00000005

 
 
 
#define RX_TIADC_AFE_REG1_ADC_DELAY_NT_OFFSET 0x0000001D
#define RX_TIADC_AFE_REG1_ADC_DELAY_NT_BITWIDTH 0x00000002
#define RX_TIADC_AFE_REG1_ADC_DELAY_NT_MASK 0x60000000
#define RX_TIADC_AFE_REG1_ADC_DELAY_NT_ACCESS AW_CSR_READ_WRITE
#define RX_TIADC_AFE_REG1_ADC_DELAY_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_TIADC_AFE_REG2_ADDR 0x02000600
#define RX_TIADC_AFE_REG2_SIZE 32

 
 
 
#define RX_TIADC_AFE_REG2_CLOCK_DIV8DUTY_ENA_NT_OFFSET 0x00000000
#define RX_TIADC_AFE_REG2_CLOCK_DIV8DUTY_ENA_NT_BITWIDTH 0x00000001
#define RX_TIADC_AFE_REG2_CLOCK_DIV8DUTY_ENA_NT_MASK 0x00000001
#define RX_TIADC_AFE_REG2_CLOCK_DIV8DUTY_ENA_NT_ACCESS AW_CSR_READ_WRITE
#define RX_TIADC_AFE_REG2_CLOCK_DIV8DUTY_ENA_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_TIADC_AFE_REG2_CLOCK_DIV8MODE_ENA_NT_OFFSET 0x00000001
#define RX_TIADC_AFE_REG2_CLOCK_DIV8MODE_ENA_NT_BITWIDTH 0x00000001
#define RX_TIADC_AFE_REG2_CLOCK_DIV8MODE_ENA_NT_MASK 0x00000002
#define RX_TIADC_AFE_REG2_CLOCK_DIV8MODE_ENA_NT_ACCESS AW_CSR_READ_WRITE
#define RX_TIADC_AFE_REG2_CLOCK_DIV8MODE_ENA_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_VCO_ADDR 0x02000604
#define RX_VCO_SIZE 32

 
 
 
#define RX_VCO_FREQ_NT_OFFSET 0x00000000
#define RX_VCO_FREQ_NT_BITWIDTH 0x00000010
#define RX_VCO_FREQ_NT_MASK 0x0000FFFF
#define RX_VCO_FREQ_NT_ACCESS AW_CSR_READ_WRITE
#define RX_VCO_FREQ_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_VCO_ADAPT_RDREG1_ADDR 0x02000608
#define RX_VCO_ADAPT_RDREG1_SIZE 32

 
 
 
#define RX_VCO_ADAPT_RDREG1_REF_COUNTER_NT_OFFSET 0x00000000
#define RX_VCO_ADAPT_RDREG1_REF_COUNTER_NT_BITWIDTH 0x00000010
#define RX_VCO_ADAPT_RDREG1_REF_COUNTER_NT_MASK 0x0000FFFF
#define RX_VCO_ADAPT_RDREG1_REF_COUNTER_NT_ACCESS AW_CSR_READ_ONLY
#define RX_VCO_ADAPT_RDREG1_REF_COUNTER_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_VCO_ADAPT_RDREG1_VCO_COUNTER_NT_OFFSET 0x00000010
#define RX_VCO_ADAPT_RDREG1_VCO_COUNTER_NT_BITWIDTH 0x00000010
#define RX_VCO_ADAPT_RDREG1_VCO_COUNTER_NT_MASK 0xFFFF0000
#define RX_VCO_ADAPT_RDREG1_VCO_COUNTER_NT_ACCESS AW_CSR_READ_ONLY
#define RX_VCO_ADAPT_RDREG1_VCO_COUNTER_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_VCO_ADAPT_RDREG2_ADDR 0x0200060C
#define RX_VCO_ADAPT_RDREG2_SIZE 32

 
 
 
#define RX_VCO_ADAPT_RDREG2_DS_OSC_CAL_OFFSET 0x00000000
#define RX_VCO_ADAPT_RDREG2_DS_OSC_CAL_BITWIDTH 0x00000008
#define RX_VCO_ADAPT_RDREG2_DS_OSC_CAL_MASK 0x000000FF
#define RX_VCO_ADAPT_RDREG2_DS_OSC_CAL_ACCESS AW_CSR_READ_ONLY
#define RX_VCO_ADAPT_RDREG2_DS_OSC_CAL_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_VCO_ADAPT_RDREG2_FREQ_MEASURE_ACK_NT_OFFSET 0x00000008
#define RX_VCO_ADAPT_RDREG2_FREQ_MEASURE_ACK_NT_BITWIDTH 0x00000001
#define RX_VCO_ADAPT_RDREG2_FREQ_MEASURE_ACK_NT_MASK 0x00000100
#define RX_VCO_ADAPT_RDREG2_FREQ_MEASURE_ACK_NT_ACCESS AW_CSR_READ_ONLY
#define RX_VCO_ADAPT_RDREG2_FREQ_MEASURE_ACK_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_VCO_ADAPT_RDREG2_ACK_OFFSET 0x00000009
#define RX_VCO_ADAPT_RDREG2_ACK_BITWIDTH 0x00000001
#define RX_VCO_ADAPT_RDREG2_ACK_MASK 0x00000200
#define RX_VCO_ADAPT_RDREG2_ACK_ACCESS AW_CSR_READ_ONLY
#define RX_VCO_ADAPT_RDREG2_ACK_RESET_VALUE 0x00000000

 
 
 
#define RX_VCO_ADAPT_RDREG2_FREQ_MEASURE_RESULT_NT_OFFSET 0x00000010
#define RX_VCO_ADAPT_RDREG2_FREQ_MEASURE_RESULT_NT_BITWIDTH 0x00000010
#define RX_VCO_ADAPT_RDREG2_FREQ_MEASURE_RESULT_NT_MASK 0xFFFF0000
#define RX_VCO_ADAPT_RDREG2_FREQ_MEASURE_RESULT_NT_ACCESS AW_CSR_READ_ONLY
#define RX_VCO_ADAPT_RDREG2_FREQ_MEASURE_RESULT_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_VCO_ADAPT_REG1_ADDR 0x02000610
#define RX_VCO_ADAPT_REG1_SIZE 32

 
 
 
 
 
#define RX_VCO_ADAPT_REG1_DS_OSC_CAL_NT_OFFSET 0x00000000
#define RX_VCO_ADAPT_REG1_DS_OSC_CAL_NT_BITWIDTH 0x00000008
#define RX_VCO_ADAPT_REG1_DS_OSC_CAL_NT_MASK 0x000000FF
#define RX_VCO_ADAPT_REG1_DS_OSC_CAL_NT_ACCESS AW_CSR_READ_WRITE
#define RX_VCO_ADAPT_REG1_DS_OSC_CAL_NT_RESET_VALUE 0x00000000

 
 
 
 
#define RX_VCO_ADAPT_REG1_BYPASS_ENA_A_OFFSET 0x00000008
#define RX_VCO_ADAPT_REG1_BYPASS_ENA_A_BITWIDTH 0x00000001
#define RX_VCO_ADAPT_REG1_BYPASS_ENA_A_MASK 0x00000100
#define RX_VCO_ADAPT_REG1_BYPASS_ENA_A_ACCESS AW_CSR_READ_WRITE
#define RX_VCO_ADAPT_REG1_BYPASS_ENA_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_VCO_ADAPT_REG1_DS_OSC_CAL_CAP_NT_OFFSET 0x00000009
#define RX_VCO_ADAPT_REG1_DS_OSC_CAL_CAP_NT_BITWIDTH 0x00000003
#define RX_VCO_ADAPT_REG1_DS_OSC_CAL_CAP_NT_MASK 0x00000E00
#define RX_VCO_ADAPT_REG1_DS_OSC_CAL_CAP_NT_ACCESS AW_CSR_READ_WRITE
#define RX_VCO_ADAPT_REG1_DS_OSC_CAL_CAP_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_VCO_ADAPT_REG1_DS_OSC_CAL_ENA_NT_OFFSET 0x0000000C
#define RX_VCO_ADAPT_REG1_DS_OSC_CAL_ENA_NT_BITWIDTH 0x00000001
#define RX_VCO_ADAPT_REG1_DS_OSC_CAL_ENA_NT_MASK 0x00001000
#define RX_VCO_ADAPT_REG1_DS_OSC_CAL_ENA_NT_ACCESS AW_CSR_READ_WRITE
#define RX_VCO_ADAPT_REG1_DS_OSC_CAL_ENA_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_VCO_ADAPT_REG2_ADDR 0x02000614
#define RX_VCO_ADAPT_REG2_SIZE 32

 
 
 
 
 
#define RX_VCO_ADAPT_REG2_FREQ_MEASURE_REQ_A_OFFSET 0x00000000
#define RX_VCO_ADAPT_REG2_FREQ_MEASURE_REQ_A_BITWIDTH 0x00000001
#define RX_VCO_ADAPT_REG2_FREQ_MEASURE_REQ_A_MASK 0x00000001
#define RX_VCO_ADAPT_REG2_FREQ_MEASURE_REQ_A_ACCESS AW_CSR_READ_WRITE
#define RX_VCO_ADAPT_REG2_FREQ_MEASURE_REQ_A_RESET_VALUE 0x00000000

 
 
 
 
 
 
 
#define RX_VCO_ADAPT_REG2_TIMING_WINDOW_NT_OFFSET 0x00000001
#define RX_VCO_ADAPT_REG2_TIMING_WINDOW_NT_BITWIDTH 0x00000004
#define RX_VCO_ADAPT_REG2_TIMING_WINDOW_NT_MASK 0x0000001E
#define RX_VCO_ADAPT_REG2_TIMING_WINDOW_NT_ACCESS AW_CSR_READ_WRITE
#define RX_VCO_ADAPT_REG2_TIMING_WINDOW_NT_RESET_VALUE 0x00000009

 
 
 
#define RX_VCO_ADAPT_REG2_FREQ_TARGET_NT_OFFSET 0x00000010
#define RX_VCO_ADAPT_REG2_FREQ_TARGET_NT_BITWIDTH 0x00000010
#define RX_VCO_ADAPT_REG2_FREQ_TARGET_NT_MASK 0xFFFF0000
#define RX_VCO_ADAPT_REG2_FREQ_TARGET_NT_ACCESS AW_CSR_READ_WRITE
#define RX_VCO_ADAPT_REG2_FREQ_TARGET_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_VCO_ADAPT_REG3_ADDR 0x02000618
#define RX_VCO_ADAPT_REG3_SIZE 32

 
 
 
#define RX_VCO_ADAPT_REG3_REQ_A_OFFSET 0x00000000
#define RX_VCO_ADAPT_REG3_REQ_A_BITWIDTH 0x00000001
#define RX_VCO_ADAPT_REG3_REQ_A_MASK 0x00000001
#define RX_VCO_ADAPT_REG3_REQ_A_ACCESS AW_CSR_READ_WRITE
#define RX_VCO_ADAPT_REG3_REQ_A_RESET_VALUE 0x00000000

 
 
 
#define RX_VCO_ADAPT_REG3_LOAD_ONLY_NT_OFFSET 0x00000001
#define RX_VCO_ADAPT_REG3_LOAD_ONLY_NT_BITWIDTH 0x00000001
#define RX_VCO_ADAPT_REG3_LOAD_ONLY_NT_MASK 0x00000002
#define RX_VCO_ADAPT_REG3_LOAD_ONLY_NT_ACCESS AW_CSR_READ_WRITE
#define RX_VCO_ADAPT_REG3_LOAD_ONLY_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_VCO_ADAPT_REG3_DERIV_TARGET_NT_OFFSET 0x00000002
#define RX_VCO_ADAPT_REG3_DERIV_TARGET_NT_BITWIDTH 0x00000005
#define RX_VCO_ADAPT_REG3_DERIV_TARGET_NT_MASK 0x0000007C
#define RX_VCO_ADAPT_REG3_DERIV_TARGET_NT_ACCESS AW_CSR_READ_WRITE
#define RX_VCO_ADAPT_REG3_DERIV_TARGET_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_VCO_ADAPT_REG3_DERIV_GAIN_NT_OFFSET 0x00000007
#define RX_VCO_ADAPT_REG3_DERIV_GAIN_NT_BITWIDTH 0x00000004
#define RX_VCO_ADAPT_REG3_DERIV_GAIN_NT_MASK 0x00000780
#define RX_VCO_ADAPT_REG3_DERIV_GAIN_NT_ACCESS AW_CSR_READ_WRITE
#define RX_VCO_ADAPT_REG3_DERIV_GAIN_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_VCO_ADAPT_REG3_DERIV_NUM_CROSS_TARGET_NT_OFFSET 0x0000000B
#define RX_VCO_ADAPT_REG3_DERIV_NUM_CROSS_TARGET_NT_BITWIDTH 0x00000005
#define RX_VCO_ADAPT_REG3_DERIV_NUM_CROSS_TARGET_NT_MASK 0x0000F800
#define RX_VCO_ADAPT_REG3_DERIV_NUM_CROSS_TARGET_NT_ACCESS AW_CSR_READ_WRITE
#define RX_VCO_ADAPT_REG3_DERIV_NUM_CROSS_TARGET_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_VCO_ADAPT_REG3_CHOP_EN_NT_OFFSET 0x00000010
#define RX_VCO_ADAPT_REG3_CHOP_EN_NT_BITWIDTH 0x00000001
#define RX_VCO_ADAPT_REG3_CHOP_EN_NT_MASK 0x00010000
#define RX_VCO_ADAPT_REG3_CHOP_EN_NT_ACCESS AW_CSR_READ_WRITE
#define RX_VCO_ADAPT_REG3_CHOP_EN_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_VCO_ADAPT_REG3_NOCHANGE_DECAY_ENA_NT_OFFSET 0x00000011
#define RX_VCO_ADAPT_REG3_NOCHANGE_DECAY_ENA_NT_BITWIDTH 0x00000001
#define RX_VCO_ADAPT_REG3_NOCHANGE_DECAY_ENA_NT_MASK 0x00020000
#define RX_VCO_ADAPT_REG3_NOCHANGE_DECAY_ENA_NT_ACCESS AW_CSR_READ_WRITE
#define RX_VCO_ADAPT_REG3_NOCHANGE_DECAY_ENA_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_VCO_ADAPT_REG3_OUT_SIGN_MAG_NT_OFFSET 0x00000012
#define RX_VCO_ADAPT_REG3_OUT_SIGN_MAG_NT_BITWIDTH 0x00000001
#define RX_VCO_ADAPT_REG3_OUT_SIGN_MAG_NT_MASK 0x00040000
#define RX_VCO_ADAPT_REG3_OUT_SIGN_MAG_NT_ACCESS AW_CSR_READ_WRITE
#define RX_VCO_ADAPT_REG3_OUT_SIGN_MAG_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_VCO_ADAPT_REG3_OUT_SIGNED_NT_OFFSET 0x00000013
#define RX_VCO_ADAPT_REG3_OUT_SIGNED_NT_BITWIDTH 0x00000001
#define RX_VCO_ADAPT_REG3_OUT_SIGNED_NT_MASK 0x00080000
#define RX_VCO_ADAPT_REG3_OUT_SIGNED_NT_ACCESS AW_CSR_READ_WRITE
#define RX_VCO_ADAPT_REG3_OUT_SIGNED_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_VCO_ADAPT_REG3_POLARITY_NT_OFFSET 0x00000014
#define RX_VCO_ADAPT_REG3_POLARITY_NT_BITWIDTH 0x00000001
#define RX_VCO_ADAPT_REG3_POLARITY_NT_MASK 0x00100000
#define RX_VCO_ADAPT_REG3_POLARITY_NT_ACCESS AW_CSR_READ_WRITE
#define RX_VCO_ADAPT_REG3_POLARITY_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_VCO_ADAPT_REG3_STOP_HI_NT_OFFSET 0x00000015
#define RX_VCO_ADAPT_REG3_STOP_HI_NT_BITWIDTH 0x00000002
#define RX_VCO_ADAPT_REG3_STOP_HI_NT_MASK 0x00600000
#define RX_VCO_ADAPT_REG3_STOP_HI_NT_ACCESS AW_CSR_READ_WRITE
#define RX_VCO_ADAPT_REG3_STOP_HI_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_VCO_ADAPT_REG4_ADDR 0x0200061C
#define RX_VCO_ADAPT_REG4_SIZE 32

 
 
 
#define RX_VCO_ADAPT_REG4_INIT_STEP_NT_OFFSET 0x00000000
#define RX_VCO_ADAPT_REG4_INIT_STEP_NT_BITWIDTH 0x00000008
#define RX_VCO_ADAPT_REG4_INIT_STEP_NT_MASK 0x000000FF
#define RX_VCO_ADAPT_REG4_INIT_STEP_NT_ACCESS AW_CSR_READ_WRITE
#define RX_VCO_ADAPT_REG4_INIT_STEP_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_VCO_ADAPT_REG4_START_VALUE_NT_OFFSET 0x00000008
#define RX_VCO_ADAPT_REG4_START_VALUE_NT_BITWIDTH 0x00000008
#define RX_VCO_ADAPT_REG4_START_VALUE_NT_MASK 0x0000FF00
#define RX_VCO_ADAPT_REG4_START_VALUE_NT_ACCESS AW_CSR_READ_WRITE
#define RX_VCO_ADAPT_REG4_START_VALUE_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_VCO_ADAPT_REG4_MAX_NT_OFFSET 0x00000010
#define RX_VCO_ADAPT_REG4_MAX_NT_BITWIDTH 0x00000008
#define RX_VCO_ADAPT_REG4_MAX_NT_MASK 0x00FF0000
#define RX_VCO_ADAPT_REG4_MAX_NT_ACCESS AW_CSR_READ_WRITE
#define RX_VCO_ADAPT_REG4_MAX_NT_RESET_VALUE 0x000000FF

 
 
 
#define RX_VCO_ADAPT_REG4_MIN_NT_OFFSET 0x00000018
#define RX_VCO_ADAPT_REG4_MIN_NT_BITWIDTH 0x00000008
#define RX_VCO_ADAPT_REG4_MIN_NT_MASK 0xFF000000
#define RX_VCO_ADAPT_REG4_MIN_NT_ACCESS AW_CSR_READ_WRITE
#define RX_VCO_ADAPT_REG4_MIN_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_VCO_ADAPT_REG5_ADDR 0x02000620
#define RX_VCO_ADAPT_REG5_SIZE 32

 
 
 
#define RX_VCO_ADAPT_REG5_MAX_ITER_NT_OFFSET 0x00000000
#define RX_VCO_ADAPT_REG5_MAX_ITER_NT_BITWIDTH 0x00000010
#define RX_VCO_ADAPT_REG5_MAX_ITER_NT_MASK 0x0000FFFF
#define RX_VCO_ADAPT_REG5_MAX_ITER_NT_ACCESS AW_CSR_READ_WRITE
#define RX_VCO_ADAPT_REG5_MAX_ITER_NT_RESET_VALUE 0x00000064

 
 
 
#define RX_VCO_ADAPT_REG5_UPDATE_DELAY_NT_OFFSET 0x00000010
#define RX_VCO_ADAPT_REG5_UPDATE_DELAY_NT_BITWIDTH 0x00000010
#define RX_VCO_ADAPT_REG5_UPDATE_DELAY_NT_MASK 0xFFFF0000
#define RX_VCO_ADAPT_REG5_UPDATE_DELAY_NT_ACCESS AW_CSR_READ_WRITE
#define RX_VCO_ADAPT_REG5_UPDATE_DELAY_NT_RESET_VALUE 0x0000000A

 
 
 
 
 
#define RX_VCO_ADAPT_REG6_ADDR 0x02000624
#define RX_VCO_ADAPT_REG6_SIZE 32

 
 
 
#define RX_VCO_ADAPT_REG6_LMS_MU1_NT_OFFSET 0x00000000
#define RX_VCO_ADAPT_REG6_LMS_MU1_NT_BITWIDTH 0x00000005
#define RX_VCO_ADAPT_REG6_LMS_MU1_NT_MASK 0x0000001F
#define RX_VCO_ADAPT_REG6_LMS_MU1_NT_ACCESS AW_CSR_READ_WRITE
#define RX_VCO_ADAPT_REG6_LMS_MU1_NT_RESET_VALUE 0x00000006

 
 
 
#define RX_VCO_ADAPT_REG6_LMS_MU1_DIR_NT_OFFSET 0x00000005
#define RX_VCO_ADAPT_REG6_LMS_MU1_DIR_NT_BITWIDTH 0x00000001
#define RX_VCO_ADAPT_REG6_LMS_MU1_DIR_NT_MASK 0x00000020
#define RX_VCO_ADAPT_REG6_LMS_MU1_DIR_NT_ACCESS AW_CSR_READ_WRITE
#define RX_VCO_ADAPT_REG6_LMS_MU1_DIR_NT_RESET_VALUE 0x00000001

 
 
 
#define RX_VCO_ADAPT_REG6_LMS_MU2_NT_OFFSET 0x00000008
#define RX_VCO_ADAPT_REG6_LMS_MU2_NT_BITWIDTH 0x00000005
#define RX_VCO_ADAPT_REG6_LMS_MU2_NT_MASK 0x00001F00
#define RX_VCO_ADAPT_REG6_LMS_MU2_NT_ACCESS AW_CSR_READ_WRITE
#define RX_VCO_ADAPT_REG6_LMS_MU2_NT_RESET_VALUE 0x00000003

 
 
 
#define RX_VCO_ADAPT_REG6_LMS_MU2_DIR_NT_OFFSET 0x0000000D
#define RX_VCO_ADAPT_REG6_LMS_MU2_DIR_NT_BITWIDTH 0x00000001
#define RX_VCO_ADAPT_REG6_LMS_MU2_DIR_NT_MASK 0x00002000
#define RX_VCO_ADAPT_REG6_LMS_MU2_DIR_NT_ACCESS AW_CSR_READ_WRITE
#define RX_VCO_ADAPT_REG6_LMS_MU2_DIR_NT_RESET_VALUE 0x00000001

 
 
 
#define RX_VCO_ADAPT_REG6_STEP_NT_OFFSET 0x00000010
#define RX_VCO_ADAPT_REG6_STEP_NT_BITWIDTH 0x00000008
#define RX_VCO_ADAPT_REG6_STEP_NT_MASK 0x00FF0000
#define RX_VCO_ADAPT_REG6_STEP_NT_ACCESS AW_CSR_READ_WRITE
#define RX_VCO_ADAPT_REG6_STEP_NT_RESET_VALUE 0x00000000

 
 
 
#define RX_VCO_ADAPT_REG6_BOUNCE_TARGET_NT_OFFSET 0x00000018
#define RX_VCO_ADAPT_REG6_BOUNCE_TARGET_NT_BITWIDTH 0x00000005
#define RX_VCO_ADAPT_REG6_BOUNCE_TARGET_NT_MASK 0x1F000000
#define RX_VCO_ADAPT_REG6_BOUNCE_TARGET_NT_ACCESS AW_CSR_READ_WRITE
#define RX_VCO_ADAPT_REG6_BOUNCE_TARGET_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_VGA_ADDR 0x02000628
#define RX_VGA_SIZE 32

 
 
 
#define RX_VGA_COARSE_READY_A_OFFSET 0x00000003
#define RX_VGA_COARSE_READY_A_BITWIDTH 0x00000001
#define RX_VGA_COARSE_READY_A_MASK 0x00000008
#define RX_VGA_COARSE_READY_A_ACCESS AW_CSR_READ_WRITE
#define RX_VGA_COARSE_READY_A_RESET_VALUE 0x00000001

 
 
 
 
 
 
#define RX_VGA_CMOUT_NT_OFFSET 0x00000019
#define RX_VGA_CMOUT_NT_BITWIDTH 0x00000003
#define RX_VGA_CMOUT_NT_MASK 0x0E000000
#define RX_VGA_CMOUT_NT_ACCESS AW_CSR_READ_WRITE
#define RX_VGA_CMOUT_NT_RESET_VALUE 0x00000004

 
 
 
 
 
#define RX_VGA_REG1_ADDR 0x0200062C
#define RX_VGA_REG1_SIZE 32

 
 
 
#define RX_VGA_REG1_CAP1_LUT_0_A_OFFSET 0x00000000
#define RX_VGA_REG1_CAP1_LUT_0_A_BITWIDTH 0x00000006
#define RX_VGA_REG1_CAP1_LUT_0_A_MASK 0x0000003F
#define RX_VGA_REG1_CAP1_LUT_0_A_ACCESS AW_CSR_READ_WRITE
#define RX_VGA_REG1_CAP1_LUT_0_A_RESET_VALUE 0x00000003

 
 
 
#define RX_VGA_REG1_CAP1_LUT_1_A_OFFSET 0x00000006
#define RX_VGA_REG1_CAP1_LUT_1_A_BITWIDTH 0x00000006
#define RX_VGA_REG1_CAP1_LUT_1_A_MASK 0x00000FC0
#define RX_VGA_REG1_CAP1_LUT_1_A_ACCESS AW_CSR_READ_WRITE
#define RX_VGA_REG1_CAP1_LUT_1_A_RESET_VALUE 0x00000001

 
 
 
#define RX_VGA_REG1_CAP1_LUT_2_A_OFFSET 0x0000000C
#define RX_VGA_REG1_CAP1_LUT_2_A_BITWIDTH 0x00000006
#define RX_VGA_REG1_CAP1_LUT_2_A_MASK 0x0003F000
#define RX_VGA_REG1_CAP1_LUT_2_A_ACCESS AW_CSR_READ_WRITE
#define RX_VGA_REG1_CAP1_LUT_2_A_RESET_VALUE 0x00000001

 
 
 
#define RX_VGA_REG1_CAP1_LUT_3_A_OFFSET 0x00000012
#define RX_VGA_REG1_CAP1_LUT_3_A_BITWIDTH 0x00000006
#define RX_VGA_REG1_CAP1_LUT_3_A_MASK 0x00FC0000
#define RX_VGA_REG1_CAP1_LUT_3_A_ACCESS AW_CSR_READ_WRITE
#define RX_VGA_REG1_CAP1_LUT_3_A_RESET_VALUE 0x00000000

 
 
 
#define RX_VGA_REG1_CAP1_LUT_4_A_OFFSET 0x00000018
#define RX_VGA_REG1_CAP1_LUT_4_A_BITWIDTH 0x00000006
#define RX_VGA_REG1_CAP1_LUT_4_A_MASK 0x3F000000
#define RX_VGA_REG1_CAP1_LUT_4_A_ACCESS AW_CSR_READ_WRITE
#define RX_VGA_REG1_CAP1_LUT_4_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_VGA_REG2_ADDR 0x02000630
#define RX_VGA_REG2_SIZE 32

 
 
 
#define RX_VGA_REG2_CAP1_LUT_5_A_OFFSET 0x00000000
#define RX_VGA_REG2_CAP1_LUT_5_A_BITWIDTH 0x00000006
#define RX_VGA_REG2_CAP1_LUT_5_A_MASK 0x0000003F
#define RX_VGA_REG2_CAP1_LUT_5_A_ACCESS AW_CSR_READ_WRITE
#define RX_VGA_REG2_CAP1_LUT_5_A_RESET_VALUE 0x00000000

 
 
 
#define RX_VGA_REG2_CAP1_LUT_6_A_OFFSET 0x00000006
#define RX_VGA_REG2_CAP1_LUT_6_A_BITWIDTH 0x00000006
#define RX_VGA_REG2_CAP1_LUT_6_A_MASK 0x00000FC0
#define RX_VGA_REG2_CAP1_LUT_6_A_ACCESS AW_CSR_READ_WRITE
#define RX_VGA_REG2_CAP1_LUT_6_A_RESET_VALUE 0x00000000

 
 
 
#define RX_VGA_REG2_CAP1_LUT_7_A_OFFSET 0x0000000C
#define RX_VGA_REG2_CAP1_LUT_7_A_BITWIDTH 0x00000006
#define RX_VGA_REG2_CAP1_LUT_7_A_MASK 0x0003F000
#define RX_VGA_REG2_CAP1_LUT_7_A_ACCESS AW_CSR_READ_WRITE
#define RX_VGA_REG2_CAP1_LUT_7_A_RESET_VALUE 0x00000000

 
 
 
#define RX_VGA_REG2_CAP2_LUT_0_A_OFFSET 0x00000012
#define RX_VGA_REG2_CAP2_LUT_0_A_BITWIDTH 0x00000006
#define RX_VGA_REG2_CAP2_LUT_0_A_MASK 0x00FC0000
#define RX_VGA_REG2_CAP2_LUT_0_A_ACCESS AW_CSR_READ_WRITE
#define RX_VGA_REG2_CAP2_LUT_0_A_RESET_VALUE 0x00000003

 
 
 
#define RX_VGA_REG2_CAP2_LUT_1_A_OFFSET 0x00000018
#define RX_VGA_REG2_CAP2_LUT_1_A_BITWIDTH 0x00000006
#define RX_VGA_REG2_CAP2_LUT_1_A_MASK 0x3F000000
#define RX_VGA_REG2_CAP2_LUT_1_A_ACCESS AW_CSR_READ_WRITE
#define RX_VGA_REG2_CAP2_LUT_1_A_RESET_VALUE 0x00000003

 
 
 
 
 
#define RX_VGA_REG3_ADDR 0x02000634
#define RX_VGA_REG3_SIZE 32

 
 
 
#define RX_VGA_REG3_CAP2_LUT_2_A_OFFSET 0x00000000
#define RX_VGA_REG3_CAP2_LUT_2_A_BITWIDTH 0x00000006
#define RX_VGA_REG3_CAP2_LUT_2_A_MASK 0x0000003F
#define RX_VGA_REG3_CAP2_LUT_2_A_ACCESS AW_CSR_READ_WRITE
#define RX_VGA_REG3_CAP2_LUT_2_A_RESET_VALUE 0x00000001

 
 
 
#define RX_VGA_REG3_CAP2_LUT_3_A_OFFSET 0x00000006
#define RX_VGA_REG3_CAP2_LUT_3_A_BITWIDTH 0x00000006
#define RX_VGA_REG3_CAP2_LUT_3_A_MASK 0x00000FC0
#define RX_VGA_REG3_CAP2_LUT_3_A_ACCESS AW_CSR_READ_WRITE
#define RX_VGA_REG3_CAP2_LUT_3_A_RESET_VALUE 0x00000001

 
 
 
#define RX_VGA_REG3_CAP2_LUT_4_A_OFFSET 0x0000000C
#define RX_VGA_REG3_CAP2_LUT_4_A_BITWIDTH 0x00000006
#define RX_VGA_REG3_CAP2_LUT_4_A_MASK 0x0003F000
#define RX_VGA_REG3_CAP2_LUT_4_A_ACCESS AW_CSR_READ_WRITE
#define RX_VGA_REG3_CAP2_LUT_4_A_RESET_VALUE 0x00000001

 
 
 
#define RX_VGA_REG3_CAP2_LUT_5_A_OFFSET 0x00000012
#define RX_VGA_REG3_CAP2_LUT_5_A_BITWIDTH 0x00000006
#define RX_VGA_REG3_CAP2_LUT_5_A_MASK 0x00FC0000
#define RX_VGA_REG3_CAP2_LUT_5_A_ACCESS AW_CSR_READ_WRITE
#define RX_VGA_REG3_CAP2_LUT_5_A_RESET_VALUE 0x00000000

 
 
 
#define RX_VGA_REG3_CAP2_LUT_6_A_OFFSET 0x00000018
#define RX_VGA_REG3_CAP2_LUT_6_A_BITWIDTH 0x00000006
#define RX_VGA_REG3_CAP2_LUT_6_A_MASK 0x3F000000
#define RX_VGA_REG3_CAP2_LUT_6_A_ACCESS AW_CSR_READ_WRITE
#define RX_VGA_REG3_CAP2_LUT_6_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_VGA_REG4_ADDR 0x02000638
#define RX_VGA_REG4_SIZE 32

 
 
 
#define RX_VGA_REG4_CAP2_LUT_7_A_OFFSET 0x00000000
#define RX_VGA_REG4_CAP2_LUT_7_A_BITWIDTH 0x00000006
#define RX_VGA_REG4_CAP2_LUT_7_A_MASK 0x0000003F
#define RX_VGA_REG4_CAP2_LUT_7_A_ACCESS AW_CSR_READ_WRITE
#define RX_VGA_REG4_CAP2_LUT_7_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_VREF_ADDR 0x0200063C
#define RX_VREF_SIZE 32

 
 
 
 
 
#define RX_VREF_SELECT_NT_OFFSET 0x00000000
#define RX_VREF_SELECT_NT_BITWIDTH 0x00000001
#define RX_VREF_SELECT_NT_MASK 0x00000001
#define RX_VREF_SELECT_NT_ACCESS AW_CSR_READ_WRITE
#define RX_VREF_SELECT_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RX_VREG_ADDR 0x02000640
#define RX_VREG_SIZE 32

 
 
 
 
 
#define RX_VREG_BITCK_NT_OFFSET 0x00000000
#define RX_VREG_BITCK_NT_BITWIDTH 0x00000004
#define RX_VREG_BITCK_NT_MASK 0x0000000F
#define RX_VREG_BITCK_NT_ACCESS AW_CSR_READ_WRITE
#define RX_VREG_BITCK_NT_RESET_VALUE 0x00000006

 
 
 
 
 
#define RX_VREG_HSREF_NT_OFFSET 0x00000004
#define RX_VREG_HSREF_NT_BITWIDTH 0x00000004
#define RX_VREG_HSREF_NT_MASK 0x000000F0
#define RX_VREG_HSREF_NT_ACCESS AW_CSR_READ_WRITE
#define RX_VREG_HSREF_NT_RESET_VALUE 0x00000006

 
 
 
 
#define RX_VREG_HSREF_SCBYPASS_NT_OFFSET 0x00000008
#define RX_VREG_HSREF_SCBYPASS_NT_BITWIDTH 0x00000001
#define RX_VREG_HSREF_SCBYPASS_NT_MASK 0x00000100
#define RX_VREG_HSREF_SCBYPASS_NT_ACCESS AW_CSR_READ_WRITE
#define RX_VREG_HSREF_SCBYPASS_NT_RESET_VALUE 0x00000000

 
 
 
 
#define RX_VREG_BITCK_SCBYPASS_NT_OFFSET 0x00000009
#define RX_VREG_BITCK_SCBYPASS_NT_BITWIDTH 0x00000001
#define RX_VREG_BITCK_SCBYPASS_NT_MASK 0x00000200
#define RX_VREG_BITCK_SCBYPASS_NT_ACCESS AW_CSR_READ_WRITE
#define RX_VREG_BITCK_SCBYPASS_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXCALSTORE0_ADDR 0x02000644
#define RXCALSTORE0_SIZE 32

 
 
 
#define RXCALSTORE0_DS_OSC_CAL_OFFSET 0x00000000
#define RXCALSTORE0_DS_OSC_CAL_BITWIDTH 0x00000008
#define RXCALSTORE0_DS_OSC_CAL_MASK 0x000000FF
#define RXCALSTORE0_DS_OSC_CAL_ACCESS AW_CSR_READ_WRITE
#define RXCALSTORE0_DS_OSC_CAL_RESET_VALUE 0x00000000

 
 
 
#define RXCALSTORE0_VALID_OFFSET 0x00000008
#define RXCALSTORE0_VALID_BITWIDTH 0x00000001
#define RXCALSTORE0_VALID_MASK 0x00000100
#define RXCALSTORE0_VALID_ACCESS AW_CSR_READ_WRITE
#define RXCALSTORE0_VALID_RESET_VALUE 0x00000000

 
 
 
#define RXCALSTORE0_OSC_CAL_FINE_OFFSET 0x00000009
#define RXCALSTORE0_OSC_CAL_FINE_BITWIDTH 0x00000003
#define RXCALSTORE0_OSC_CAL_FINE_MASK 0x00000E00
#define RXCALSTORE0_OSC_CAL_FINE_ACCESS AW_CSR_READ_WRITE
#define RXCALSTORE0_OSC_CAL_FINE_RESET_VALUE 0x00000000

 
 
 
#define RXCALSTORE0_SIGDET_OFFSET_OFFSET 0x0000000C
#define RXCALSTORE0_SIGDET_OFFSET_BITWIDTH 0x00000004
#define RXCALSTORE0_SIGDET_OFFSET_MASK 0x0000F000
#define RXCALSTORE0_SIGDET_OFFSET_ACCESS AW_CSR_READ_WRITE
#define RXCALSTORE0_SIGDET_OFFSET_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXCALSTORE1_ADDR 0x02000648
#define RXCALSTORE1_SIZE 32

 
 
 
#define RXCALSTORE1_DS_OSC_CAL_OFFSET 0x00000000
#define RXCALSTORE1_DS_OSC_CAL_BITWIDTH 0x00000008
#define RXCALSTORE1_DS_OSC_CAL_MASK 0x000000FF
#define RXCALSTORE1_DS_OSC_CAL_ACCESS AW_CSR_READ_WRITE
#define RXCALSTORE1_DS_OSC_CAL_RESET_VALUE 0x00000000

 
 
 
#define RXCALSTORE1_VALID_OFFSET 0x00000008
#define RXCALSTORE1_VALID_BITWIDTH 0x00000001
#define RXCALSTORE1_VALID_MASK 0x00000100
#define RXCALSTORE1_VALID_ACCESS AW_CSR_READ_WRITE
#define RXCALSTORE1_VALID_RESET_VALUE 0x00000000

 
 
 
#define RXCALSTORE1_OSC_CAL_FINE_OFFSET 0x00000009
#define RXCALSTORE1_OSC_CAL_FINE_BITWIDTH 0x00000003
#define RXCALSTORE1_OSC_CAL_FINE_MASK 0x00000E00
#define RXCALSTORE1_OSC_CAL_FINE_ACCESS AW_CSR_READ_WRITE
#define RXCALSTORE1_OSC_CAL_FINE_RESET_VALUE 0x00000000

 
 
 
#define RXCALSTORE1_SIGDET_OFFSET_OFFSET 0x0000000C
#define RXCALSTORE1_SIGDET_OFFSET_BITWIDTH 0x00000004
#define RXCALSTORE1_SIGDET_OFFSET_MASK 0x0000F000
#define RXCALSTORE1_SIGDET_OFFSET_ACCESS AW_CSR_READ_WRITE
#define RXCALSTORE1_SIGDET_OFFSET_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXCALSTORE2_ADDR 0x0200064C
#define RXCALSTORE2_SIZE 32

 
 
 
#define RXCALSTORE2_DS_OSC_CAL_OFFSET 0x00000000
#define RXCALSTORE2_DS_OSC_CAL_BITWIDTH 0x00000008
#define RXCALSTORE2_DS_OSC_CAL_MASK 0x000000FF
#define RXCALSTORE2_DS_OSC_CAL_ACCESS AW_CSR_READ_WRITE
#define RXCALSTORE2_DS_OSC_CAL_RESET_VALUE 0x00000000

 
 
 
#define RXCALSTORE2_VALID_OFFSET 0x00000008
#define RXCALSTORE2_VALID_BITWIDTH 0x00000001
#define RXCALSTORE2_VALID_MASK 0x00000100
#define RXCALSTORE2_VALID_ACCESS AW_CSR_READ_WRITE
#define RXCALSTORE2_VALID_RESET_VALUE 0x00000000

 
 
 
#define RXCALSTORE2_OSC_CAL_FINE_OFFSET 0x00000009
#define RXCALSTORE2_OSC_CAL_FINE_BITWIDTH 0x00000003
#define RXCALSTORE2_OSC_CAL_FINE_MASK 0x00000E00
#define RXCALSTORE2_OSC_CAL_FINE_ACCESS AW_CSR_READ_WRITE
#define RXCALSTORE2_OSC_CAL_FINE_RESET_VALUE 0x00000000

 
 
 
#define RXCALSTORE2_SIGDET_OFFSET_OFFSET 0x0000000C
#define RXCALSTORE2_SIGDET_OFFSET_BITWIDTH 0x00000004
#define RXCALSTORE2_SIGDET_OFFSET_MASK 0x0000F000
#define RXCALSTORE2_SIGDET_OFFSET_ACCESS AW_CSR_READ_WRITE
#define RXCALSTORE2_SIGDET_OFFSET_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXCALSTORE3_ADDR 0x02000650
#define RXCALSTORE3_SIZE 32

 
 
 
#define RXCALSTORE3_DS_OSC_CAL_OFFSET 0x00000000
#define RXCALSTORE3_DS_OSC_CAL_BITWIDTH 0x00000008
#define RXCALSTORE3_DS_OSC_CAL_MASK 0x000000FF
#define RXCALSTORE3_DS_OSC_CAL_ACCESS AW_CSR_READ_WRITE
#define RXCALSTORE3_DS_OSC_CAL_RESET_VALUE 0x00000000

 
 
 
#define RXCALSTORE3_VALID_OFFSET 0x00000008
#define RXCALSTORE3_VALID_BITWIDTH 0x00000001
#define RXCALSTORE3_VALID_MASK 0x00000100
#define RXCALSTORE3_VALID_ACCESS AW_CSR_READ_WRITE
#define RXCALSTORE3_VALID_RESET_VALUE 0x00000000

 
 
 
#define RXCALSTORE3_OSC_CAL_FINE_OFFSET 0x00000009
#define RXCALSTORE3_OSC_CAL_FINE_BITWIDTH 0x00000003
#define RXCALSTORE3_OSC_CAL_FINE_MASK 0x00000E00
#define RXCALSTORE3_OSC_CAL_FINE_ACCESS AW_CSR_READ_WRITE
#define RXCALSTORE3_OSC_CAL_FINE_RESET_VALUE 0x00000000

 
 
 
#define RXCALSTORE3_SIGDET_OFFSET_OFFSET 0x0000000C
#define RXCALSTORE3_SIGDET_OFFSET_BITWIDTH 0x00000004
#define RXCALSTORE3_SIGDET_OFFSET_MASK 0x0000F000
#define RXCALSTORE3_SIGDET_OFFSET_ACCESS AW_CSR_READ_WRITE
#define RXCALSTORE3_SIGDET_OFFSET_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXCALSTORE4_ADDR 0x02000654
#define RXCALSTORE4_SIZE 32

 
 
 
#define RXCALSTORE4_DS_OSC_CAL_OFFSET 0x00000000
#define RXCALSTORE4_DS_OSC_CAL_BITWIDTH 0x00000008
#define RXCALSTORE4_DS_OSC_CAL_MASK 0x000000FF
#define RXCALSTORE4_DS_OSC_CAL_ACCESS AW_CSR_READ_WRITE
#define RXCALSTORE4_DS_OSC_CAL_RESET_VALUE 0x00000000

 
 
 
#define RXCALSTORE4_VALID_OFFSET 0x00000008
#define RXCALSTORE4_VALID_BITWIDTH 0x00000001
#define RXCALSTORE4_VALID_MASK 0x00000100
#define RXCALSTORE4_VALID_ACCESS AW_CSR_READ_WRITE
#define RXCALSTORE4_VALID_RESET_VALUE 0x00000000

 
 
 
#define RXCALSTORE4_OSC_CAL_FINE_OFFSET 0x00000009
#define RXCALSTORE4_OSC_CAL_FINE_BITWIDTH 0x00000003
#define RXCALSTORE4_OSC_CAL_FINE_MASK 0x00000E00
#define RXCALSTORE4_OSC_CAL_FINE_ACCESS AW_CSR_READ_WRITE
#define RXCALSTORE4_OSC_CAL_FINE_RESET_VALUE 0x00000000

 
 
 
#define RXCALSTORE4_SIGDET_OFFSET_OFFSET 0x0000000C
#define RXCALSTORE4_SIGDET_OFFSET_BITWIDTH 0x00000004
#define RXCALSTORE4_SIGDET_OFFSET_MASK 0x0000F000
#define RXCALSTORE4_SIGDET_OFFSET_ACCESS AW_CSR_READ_WRITE
#define RXCALSTORE4_SIGDET_OFFSET_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXCALSTORE5_ADDR 0x02000658
#define RXCALSTORE5_SIZE 32

 
 
 
#define RXCALSTORE5_DS_OSC_CAL_OFFSET 0x00000000
#define RXCALSTORE5_DS_OSC_CAL_BITWIDTH 0x00000008
#define RXCALSTORE5_DS_OSC_CAL_MASK 0x000000FF
#define RXCALSTORE5_DS_OSC_CAL_ACCESS AW_CSR_READ_WRITE
#define RXCALSTORE5_DS_OSC_CAL_RESET_VALUE 0x00000000

 
 
 
#define RXCALSTORE5_VALID_OFFSET 0x00000008
#define RXCALSTORE5_VALID_BITWIDTH 0x00000001
#define RXCALSTORE5_VALID_MASK 0x00000100
#define RXCALSTORE5_VALID_ACCESS AW_CSR_READ_WRITE
#define RXCALSTORE5_VALID_RESET_VALUE 0x00000000

 
 
 
#define RXCALSTORE5_OSC_CAL_FINE_OFFSET 0x00000009
#define RXCALSTORE5_OSC_CAL_FINE_BITWIDTH 0x00000003
#define RXCALSTORE5_OSC_CAL_FINE_MASK 0x00000E00
#define RXCALSTORE5_OSC_CAL_FINE_ACCESS AW_CSR_READ_WRITE
#define RXCALSTORE5_OSC_CAL_FINE_RESET_VALUE 0x00000000

 
 
 
#define RXCALSTORE5_SIGDET_OFFSET_OFFSET 0x0000000C
#define RXCALSTORE5_SIGDET_OFFSET_BITWIDTH 0x00000004
#define RXCALSTORE5_SIGDET_OFFSET_MASK 0x0000F000
#define RXCALSTORE5_SIGDET_OFFSET_ACCESS AW_CSR_READ_WRITE
#define RXCALSTORE5_SIGDET_OFFSET_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXCALSTORE6_ADDR 0x0200065C
#define RXCALSTORE6_SIZE 32

 
 
 
#define RXCALSTORE6_DS_OSC_CAL_OFFSET 0x00000000
#define RXCALSTORE6_DS_OSC_CAL_BITWIDTH 0x00000008
#define RXCALSTORE6_DS_OSC_CAL_MASK 0x000000FF
#define RXCALSTORE6_DS_OSC_CAL_ACCESS AW_CSR_READ_WRITE
#define RXCALSTORE6_DS_OSC_CAL_RESET_VALUE 0x00000000

 
 
 
#define RXCALSTORE6_VALID_OFFSET 0x00000008
#define RXCALSTORE6_VALID_BITWIDTH 0x00000001
#define RXCALSTORE6_VALID_MASK 0x00000100
#define RXCALSTORE6_VALID_ACCESS AW_CSR_READ_WRITE
#define RXCALSTORE6_VALID_RESET_VALUE 0x00000000

 
 
 
#define RXCALSTORE6_OSC_CAL_FINE_OFFSET 0x00000009
#define RXCALSTORE6_OSC_CAL_FINE_BITWIDTH 0x00000003
#define RXCALSTORE6_OSC_CAL_FINE_MASK 0x00000E00
#define RXCALSTORE6_OSC_CAL_FINE_ACCESS AW_CSR_READ_WRITE
#define RXCALSTORE6_OSC_CAL_FINE_RESET_VALUE 0x00000000

 
 
 
#define RXCALSTORE6_SIGDET_OFFSET_OFFSET 0x0000000C
#define RXCALSTORE6_SIGDET_OFFSET_BITWIDTH 0x00000004
#define RXCALSTORE6_SIGDET_OFFSET_MASK 0x0000F000
#define RXCALSTORE6_SIGDET_OFFSET_ACCESS AW_CSR_READ_WRITE
#define RXCALSTORE6_SIGDET_OFFSET_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXCALSTORE7_ADDR 0x02000660
#define RXCALSTORE7_SIZE 32

 
 
 
#define RXCALSTORE7_DS_OSC_CAL_OFFSET 0x00000000
#define RXCALSTORE7_DS_OSC_CAL_BITWIDTH 0x00000008
#define RXCALSTORE7_DS_OSC_CAL_MASK 0x000000FF
#define RXCALSTORE7_DS_OSC_CAL_ACCESS AW_CSR_READ_WRITE
#define RXCALSTORE7_DS_OSC_CAL_RESET_VALUE 0x00000000

 
 
 
#define RXCALSTORE7_VALID_OFFSET 0x00000008
#define RXCALSTORE7_VALID_BITWIDTH 0x00000001
#define RXCALSTORE7_VALID_MASK 0x00000100
#define RXCALSTORE7_VALID_ACCESS AW_CSR_READ_WRITE
#define RXCALSTORE7_VALID_RESET_VALUE 0x00000000

 
 
 
#define RXCALSTORE7_OSC_CAL_FINE_OFFSET 0x00000009
#define RXCALSTORE7_OSC_CAL_FINE_BITWIDTH 0x00000003
#define RXCALSTORE7_OSC_CAL_FINE_MASK 0x00000E00
#define RXCALSTORE7_OSC_CAL_FINE_ACCESS AW_CSR_READ_WRITE
#define RXCALSTORE7_OSC_CAL_FINE_RESET_VALUE 0x00000000

 
 
 
#define RXCALSTORE7_SIGDET_OFFSET_OFFSET 0x0000000C
#define RXCALSTORE7_SIGDET_OFFSET_BITWIDTH 0x00000004
#define RXCALSTORE7_SIGDET_OFFSET_MASK 0x0000F000
#define RXCALSTORE7_SIGDET_OFFSET_ACCESS AW_CSR_READ_WRITE
#define RXCALSTORE7_SIGDET_OFFSET_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXCALSTOREB0_ADDR 0x02000664
#define RXCALSTOREB0_SIZE 32

 
 
 
#define RXCALSTOREB0_D90_DCD_NT_OFFSET 0x00000000
#define RXCALSTOREB0_D90_DCD_NT_BITWIDTH 0x00000007
#define RXCALSTOREB0_D90_DCD_NT_MASK 0x0000007F
#define RXCALSTOREB0_D90_DCD_NT_ACCESS AW_CSR_READ_WRITE
#define RXCALSTOREB0_D90_DCD_NT_RESET_VALUE 0x00000000

 
 
 
#define RXCALSTOREB0_D0_DCD_NT_OFFSET 0x00000007
#define RXCALSTOREB0_D0_DCD_NT_BITWIDTH 0x00000007
#define RXCALSTOREB0_D0_DCD_NT_MASK 0x00003F80
#define RXCALSTOREB0_D0_DCD_NT_ACCESS AW_CSR_READ_WRITE
#define RXCALSTOREB0_D0_DCD_NT_RESET_VALUE 0x00000000

 
 
 
#define RXCALSTOREB0_IQ_NT_OFFSET 0x0000000E
#define RXCALSTOREB0_IQ_NT_BITWIDTH 0x00000007
#define RXCALSTOREB0_IQ_NT_MASK 0x001FC000
#define RXCALSTOREB0_IQ_NT_ACCESS AW_CSR_READ_WRITE
#define RXCALSTOREB0_IQ_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXCALSTOREB1_ADDR 0x02000668
#define RXCALSTOREB1_SIZE 32

 
 
 
#define RXCALSTOREB1_D90_DCD_NT_OFFSET 0x00000000
#define RXCALSTOREB1_D90_DCD_NT_BITWIDTH 0x00000007
#define RXCALSTOREB1_D90_DCD_NT_MASK 0x0000007F
#define RXCALSTOREB1_D90_DCD_NT_ACCESS AW_CSR_READ_WRITE
#define RXCALSTOREB1_D90_DCD_NT_RESET_VALUE 0x00000000

 
 
 
#define RXCALSTOREB1_D0_DCD_NT_OFFSET 0x00000007
#define RXCALSTOREB1_D0_DCD_NT_BITWIDTH 0x00000007
#define RXCALSTOREB1_D0_DCD_NT_MASK 0x00003F80
#define RXCALSTOREB1_D0_DCD_NT_ACCESS AW_CSR_READ_WRITE
#define RXCALSTOREB1_D0_DCD_NT_RESET_VALUE 0x00000000

 
 
 
#define RXCALSTOREB1_IQ_NT_OFFSET 0x0000000E
#define RXCALSTOREB1_IQ_NT_BITWIDTH 0x00000007
#define RXCALSTOREB1_IQ_NT_MASK 0x001FC000
#define RXCALSTOREB1_IQ_NT_ACCESS AW_CSR_READ_WRITE
#define RXCALSTOREB1_IQ_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXCALSTOREB2_ADDR 0x0200066C
#define RXCALSTOREB2_SIZE 32

 
 
 
#define RXCALSTOREB2_D90_DCD_NT_OFFSET 0x00000000
#define RXCALSTOREB2_D90_DCD_NT_BITWIDTH 0x00000007
#define RXCALSTOREB2_D90_DCD_NT_MASK 0x0000007F
#define RXCALSTOREB2_D90_DCD_NT_ACCESS AW_CSR_READ_WRITE
#define RXCALSTOREB2_D90_DCD_NT_RESET_VALUE 0x00000000

 
 
 
#define RXCALSTOREB2_D0_DCD_NT_OFFSET 0x00000007
#define RXCALSTOREB2_D0_DCD_NT_BITWIDTH 0x00000007
#define RXCALSTOREB2_D0_DCD_NT_MASK 0x00003F80
#define RXCALSTOREB2_D0_DCD_NT_ACCESS AW_CSR_READ_WRITE
#define RXCALSTOREB2_D0_DCD_NT_RESET_VALUE 0x00000000

 
 
 
#define RXCALSTOREB2_IQ_NT_OFFSET 0x0000000E
#define RXCALSTOREB2_IQ_NT_BITWIDTH 0x00000007
#define RXCALSTOREB2_IQ_NT_MASK 0x001FC000
#define RXCALSTOREB2_IQ_NT_ACCESS AW_CSR_READ_WRITE
#define RXCALSTOREB2_IQ_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXCALSTOREB3_ADDR 0x02000670
#define RXCALSTOREB3_SIZE 32

 
 
 
#define RXCALSTOREB3_D90_DCD_NT_OFFSET 0x00000000
#define RXCALSTOREB3_D90_DCD_NT_BITWIDTH 0x00000007
#define RXCALSTOREB3_D90_DCD_NT_MASK 0x0000007F
#define RXCALSTOREB3_D90_DCD_NT_ACCESS AW_CSR_READ_WRITE
#define RXCALSTOREB3_D90_DCD_NT_RESET_VALUE 0x00000000

 
 
 
#define RXCALSTOREB3_D0_DCD_NT_OFFSET 0x00000007
#define RXCALSTOREB3_D0_DCD_NT_BITWIDTH 0x00000007
#define RXCALSTOREB3_D0_DCD_NT_MASK 0x00003F80
#define RXCALSTOREB3_D0_DCD_NT_ACCESS AW_CSR_READ_WRITE
#define RXCALSTOREB3_D0_DCD_NT_RESET_VALUE 0x00000000

 
 
 
#define RXCALSTOREB3_IQ_NT_OFFSET 0x0000000E
#define RXCALSTOREB3_IQ_NT_BITWIDTH 0x00000007
#define RXCALSTOREB3_IQ_NT_MASK 0x001FC000
#define RXCALSTOREB3_IQ_NT_ACCESS AW_CSR_READ_WRITE
#define RXCALSTOREB3_IQ_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXCALSTOREB4_ADDR 0x02000674
#define RXCALSTOREB4_SIZE 32

 
 
 
#define RXCALSTOREB4_D90_DCD_NT_OFFSET 0x00000000
#define RXCALSTOREB4_D90_DCD_NT_BITWIDTH 0x00000007
#define RXCALSTOREB4_D90_DCD_NT_MASK 0x0000007F
#define RXCALSTOREB4_D90_DCD_NT_ACCESS AW_CSR_READ_WRITE
#define RXCALSTOREB4_D90_DCD_NT_RESET_VALUE 0x00000000

 
 
 
#define RXCALSTOREB4_D0_DCD_NT_OFFSET 0x00000007
#define RXCALSTOREB4_D0_DCD_NT_BITWIDTH 0x00000007
#define RXCALSTOREB4_D0_DCD_NT_MASK 0x00003F80
#define RXCALSTOREB4_D0_DCD_NT_ACCESS AW_CSR_READ_WRITE
#define RXCALSTOREB4_D0_DCD_NT_RESET_VALUE 0x00000000

 
 
 
#define RXCALSTOREB4_IQ_NT_OFFSET 0x0000000E
#define RXCALSTOREB4_IQ_NT_BITWIDTH 0x00000007
#define RXCALSTOREB4_IQ_NT_MASK 0x001FC000
#define RXCALSTOREB4_IQ_NT_ACCESS AW_CSR_READ_WRITE
#define RXCALSTOREB4_IQ_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXCALSTOREB5_ADDR 0x02000678
#define RXCALSTOREB5_SIZE 32

 
 
 
#define RXCALSTOREB5_D90_DCD_NT_OFFSET 0x00000000
#define RXCALSTOREB5_D90_DCD_NT_BITWIDTH 0x00000007
#define RXCALSTOREB5_D90_DCD_NT_MASK 0x0000007F
#define RXCALSTOREB5_D90_DCD_NT_ACCESS AW_CSR_READ_WRITE
#define RXCALSTOREB5_D90_DCD_NT_RESET_VALUE 0x00000000

 
 
 
#define RXCALSTOREB5_D0_DCD_NT_OFFSET 0x00000007
#define RXCALSTOREB5_D0_DCD_NT_BITWIDTH 0x00000007
#define RXCALSTOREB5_D0_DCD_NT_MASK 0x00003F80
#define RXCALSTOREB5_D0_DCD_NT_ACCESS AW_CSR_READ_WRITE
#define RXCALSTOREB5_D0_DCD_NT_RESET_VALUE 0x00000000

 
 
 
#define RXCALSTOREB5_IQ_NT_OFFSET 0x0000000E
#define RXCALSTOREB5_IQ_NT_BITWIDTH 0x00000007
#define RXCALSTOREB5_IQ_NT_MASK 0x001FC000
#define RXCALSTOREB5_IQ_NT_ACCESS AW_CSR_READ_WRITE
#define RXCALSTOREB5_IQ_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXCALSTOREB6_ADDR 0x0200067C
#define RXCALSTOREB6_SIZE 32

 
 
 
#define RXCALSTOREB6_D90_DCD_NT_OFFSET 0x00000000
#define RXCALSTOREB6_D90_DCD_NT_BITWIDTH 0x00000007
#define RXCALSTOREB6_D90_DCD_NT_MASK 0x0000007F
#define RXCALSTOREB6_D90_DCD_NT_ACCESS AW_CSR_READ_WRITE
#define RXCALSTOREB6_D90_DCD_NT_RESET_VALUE 0x00000000

 
 
 
#define RXCALSTOREB6_D0_DCD_NT_OFFSET 0x00000007
#define RXCALSTOREB6_D0_DCD_NT_BITWIDTH 0x00000007
#define RXCALSTOREB6_D0_DCD_NT_MASK 0x00003F80
#define RXCALSTOREB6_D0_DCD_NT_ACCESS AW_CSR_READ_WRITE
#define RXCALSTOREB6_D0_DCD_NT_RESET_VALUE 0x00000000

 
 
 
#define RXCALSTOREB6_IQ_NT_OFFSET 0x0000000E
#define RXCALSTOREB6_IQ_NT_BITWIDTH 0x00000007
#define RXCALSTOREB6_IQ_NT_MASK 0x001FC000
#define RXCALSTOREB6_IQ_NT_ACCESS AW_CSR_READ_WRITE
#define RXCALSTOREB6_IQ_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXCALSTOREB7_ADDR 0x02000680
#define RXCALSTOREB7_SIZE 32

 
 
 
#define RXCALSTOREB7_D90_DCD_NT_OFFSET 0x00000000
#define RXCALSTOREB7_D90_DCD_NT_BITWIDTH 0x00000007
#define RXCALSTOREB7_D90_DCD_NT_MASK 0x0000007F
#define RXCALSTOREB7_D90_DCD_NT_ACCESS AW_CSR_READ_WRITE
#define RXCALSTOREB7_D90_DCD_NT_RESET_VALUE 0x00000000

 
 
 
#define RXCALSTOREB7_D0_DCD_NT_OFFSET 0x00000007
#define RXCALSTOREB7_D0_DCD_NT_BITWIDTH 0x00000007
#define RXCALSTOREB7_D0_DCD_NT_MASK 0x00003F80
#define RXCALSTOREB7_D0_DCD_NT_ACCESS AW_CSR_READ_WRITE
#define RXCALSTOREB7_D0_DCD_NT_RESET_VALUE 0x00000000

 
 
 
#define RXCALSTOREB7_IQ_NT_OFFSET 0x0000000E
#define RXCALSTOREB7_IQ_NT_BITWIDTH 0x00000007
#define RXCALSTOREB7_IQ_NT_MASK 0x001FC000
#define RXCALSTOREB7_IQ_NT_ACCESS AW_CSR_READ_WRITE
#define RXCALSTOREB7_IQ_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXEQSTORE0_OTHER_REG1_ADDR 0x02000684
#define RXEQSTORE0_OTHER_REG1_SIZE 32

 
 
 
#define RXEQSTORE0_OTHER_REG1_CTLE_BOOST_NT_OFFSET 0x00000000
#define RXEQSTORE0_OTHER_REG1_CTLE_BOOST_NT_BITWIDTH 0x00000004
#define RXEQSTORE0_OTHER_REG1_CTLE_BOOST_NT_MASK 0x0000000F
#define RXEQSTORE0_OTHER_REG1_CTLE_BOOST_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE0_OTHER_REG1_CTLE_BOOST_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE0_OTHER_REG1_VGA_OFFSET_NT_OFFSET 0x00000004
#define RXEQSTORE0_OTHER_REG1_VGA_OFFSET_NT_BITWIDTH 0x00000004
#define RXEQSTORE0_OTHER_REG1_VGA_OFFSET_NT_MASK 0x000000F0
#define RXEQSTORE0_OTHER_REG1_VGA_OFFSET_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE0_OTHER_REG1_VGA_OFFSET_NT_RESET_VALUE 0x00000007

 
 
 
#define RXEQSTORE0_OTHER_REG1_VGA_FINE_NT_OFFSET 0x00000008
#define RXEQSTORE0_OTHER_REG1_VGA_FINE_NT_BITWIDTH 0x00000006
#define RXEQSTORE0_OTHER_REG1_VGA_FINE_NT_MASK 0x00003F00
#define RXEQSTORE0_OTHER_REG1_VGA_FINE_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE0_OTHER_REG1_VGA_FINE_NT_RESET_VALUE 0x00000020

 
 
 
#define RXEQSTORE0_OTHER_REG1_VGA_COARSE_NT_OFFSET 0x0000000E
#define RXEQSTORE0_OTHER_REG1_VGA_COARSE_NT_BITWIDTH 0x00000005
#define RXEQSTORE0_OTHER_REG1_VGA_COARSE_NT_MASK 0x0007C000
#define RXEQSTORE0_OTHER_REG1_VGA_COARSE_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE0_OTHER_REG1_VGA_COARSE_NT_RESET_VALUE 0x0000001F

 
 
 
#define RXEQSTORE0_OTHER_REG1_DFE_COEF_NT_OFFSET 0x00000013
#define RXEQSTORE0_OTHER_REG1_DFE_COEF_NT_BITWIDTH 0x00000008
#define RXEQSTORE0_OTHER_REG1_DFE_COEF_NT_MASK 0x07F80000
#define RXEQSTORE0_OTHER_REG1_DFE_COEF_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE0_OTHER_REG1_DFE_COEF_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXEQSTORE0_SLICER_REG1_ADDR 0x02000688
#define RXEQSTORE0_SLICER_REG1_SIZE 32

 
 
 
#define RXEQSTORE0_SLICER_REG1_EL3_NT_OFFSET 0x00000000
#define RXEQSTORE0_SLICER_REG1_EL3_NT_BITWIDTH 0x00000009
#define RXEQSTORE0_SLICER_REG1_EL3_NT_MASK 0x000001FF
#define RXEQSTORE0_SLICER_REG1_EL3_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE0_SLICER_REG1_EL3_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE0_SLICER_REG1_EL1_NT_OFFSET 0x00000009
#define RXEQSTORE0_SLICER_REG1_EL1_NT_BITWIDTH 0x00000009
#define RXEQSTORE0_SLICER_REG1_EL1_NT_MASK 0x0003FE00
#define RXEQSTORE0_SLICER_REG1_EL1_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE0_SLICER_REG1_EL1_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE0_SLICER_REG1_EH1_NT_OFFSET 0x00000012
#define RXEQSTORE0_SLICER_REG1_EH1_NT_BITWIDTH 0x00000009
#define RXEQSTORE0_SLICER_REG1_EH1_NT_MASK 0x07FC0000
#define RXEQSTORE0_SLICER_REG1_EH1_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE0_SLICER_REG1_EH1_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXEQSTORE0_SLICER_REG2_ADDR 0x0200068C
#define RXEQSTORE0_SLICER_REG2_SIZE 32

 
 
 
#define RXEQSTORE0_SLICER_REG2_EH3_NT_OFFSET 0x00000000
#define RXEQSTORE0_SLICER_REG2_EH3_NT_BITWIDTH 0x00000009
#define RXEQSTORE0_SLICER_REG2_EH3_NT_MASK 0x000001FF
#define RXEQSTORE0_SLICER_REG2_EH3_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE0_SLICER_REG2_EH3_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXEQSTORE0_TAP_REG1_ADDR 0x02000690
#define RXEQSTORE0_TAP_REG1_SIZE 32

 
 
 
#define RXEQSTORE0_TAP_REG1_TAP0_NT_OFFSET 0x00000000
#define RXEQSTORE0_TAP_REG1_TAP0_NT_BITWIDTH 0x00000005
#define RXEQSTORE0_TAP_REG1_TAP0_NT_MASK 0x0000001F
#define RXEQSTORE0_TAP_REG1_TAP0_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE0_TAP_REG1_TAP0_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE0_TAP_REG1_TAP1_NT_OFFSET 0x00000005
#define RXEQSTORE0_TAP_REG1_TAP1_NT_BITWIDTH 0x00000005
#define RXEQSTORE0_TAP_REG1_TAP1_NT_MASK 0x000003E0
#define RXEQSTORE0_TAP_REG1_TAP1_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE0_TAP_REG1_TAP1_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE0_TAP_REG1_TAP2_NT_OFFSET 0x0000000A
#define RXEQSTORE0_TAP_REG1_TAP2_NT_BITWIDTH 0x00000005
#define RXEQSTORE0_TAP_REG1_TAP2_NT_MASK 0x00007C00
#define RXEQSTORE0_TAP_REG1_TAP2_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE0_TAP_REG1_TAP2_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE0_TAP_REG1_TAP3_NT_OFFSET 0x0000000F
#define RXEQSTORE0_TAP_REG1_TAP3_NT_BITWIDTH 0x00000005
#define RXEQSTORE0_TAP_REG1_TAP3_NT_MASK 0x000F8000
#define RXEQSTORE0_TAP_REG1_TAP3_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE0_TAP_REG1_TAP3_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE0_TAP_REG1_TAP4_NT_OFFSET 0x00000014
#define RXEQSTORE0_TAP_REG1_TAP4_NT_BITWIDTH 0x00000005
#define RXEQSTORE0_TAP_REG1_TAP4_NT_MASK 0x01F00000
#define RXEQSTORE0_TAP_REG1_TAP4_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE0_TAP_REG1_TAP4_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE0_TAP_REG1_TAP5_NT_OFFSET 0x00000019
#define RXEQSTORE0_TAP_REG1_TAP5_NT_BITWIDTH 0x00000005
#define RXEQSTORE0_TAP_REG1_TAP5_NT_MASK 0x3E000000
#define RXEQSTORE0_TAP_REG1_TAP5_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE0_TAP_REG1_TAP5_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXEQSTORE0_TAP_REG2_ADDR 0x02000694
#define RXEQSTORE0_TAP_REG2_SIZE 32

 
 
 
#define RXEQSTORE0_TAP_REG2_TAP6_NT_OFFSET 0x00000000
#define RXEQSTORE0_TAP_REG2_TAP6_NT_BITWIDTH 0x00000006
#define RXEQSTORE0_TAP_REG2_TAP6_NT_MASK 0x0000003F
#define RXEQSTORE0_TAP_REG2_TAP6_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE0_TAP_REG2_TAP6_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE0_TAP_REG2_TAP7_NT_OFFSET 0x00000006
#define RXEQSTORE0_TAP_REG2_TAP7_NT_BITWIDTH 0x00000006
#define RXEQSTORE0_TAP_REG2_TAP7_NT_MASK 0x00000FC0
#define RXEQSTORE0_TAP_REG2_TAP7_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE0_TAP_REG2_TAP7_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE0_TAP_REG2_TAP8_NT_OFFSET 0x0000000C
#define RXEQSTORE0_TAP_REG2_TAP8_NT_BITWIDTH 0x00000007
#define RXEQSTORE0_TAP_REG2_TAP8_NT_MASK 0x0007F000
#define RXEQSTORE0_TAP_REG2_TAP8_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE0_TAP_REG2_TAP8_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE0_TAP_REG2_TAP9_NT_OFFSET 0x00000013
#define RXEQSTORE0_TAP_REG2_TAP9_NT_BITWIDTH 0x00000008
#define RXEQSTORE0_TAP_REG2_TAP9_NT_MASK 0x07F80000
#define RXEQSTORE0_TAP_REG2_TAP9_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE0_TAP_REG2_TAP9_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXEQSTORE0_TAP_REG3_ADDR 0x02000698
#define RXEQSTORE0_TAP_REG3_SIZE 32

 
 
 
#define RXEQSTORE0_TAP_REG3_TAP10_NT_OFFSET 0x00000000
#define RXEQSTORE0_TAP_REG3_TAP10_NT_BITWIDTH 0x00000008
#define RXEQSTORE0_TAP_REG3_TAP10_NT_MASK 0x000000FF
#define RXEQSTORE0_TAP_REG3_TAP10_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE0_TAP_REG3_TAP10_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE0_TAP_REG3_TAP11_NT_OFFSET 0x00000008
#define RXEQSTORE0_TAP_REG3_TAP11_NT_BITWIDTH 0x00000008
#define RXEQSTORE0_TAP_REG3_TAP11_NT_MASK 0x0000FF00
#define RXEQSTORE0_TAP_REG3_TAP11_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE0_TAP_REG3_TAP11_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE0_TAP_REG3_TAP12_NT_OFFSET 0x00000010
#define RXEQSTORE0_TAP_REG3_TAP12_NT_BITWIDTH 0x00000009
#define RXEQSTORE0_TAP_REG3_TAP12_NT_MASK 0x01FF0000
#define RXEQSTORE0_TAP_REG3_TAP12_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE0_TAP_REG3_TAP12_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXEQSTORE0_TAP_REG4_ADDR 0x0200069C
#define RXEQSTORE0_TAP_REG4_SIZE 32

 
 
 
#define RXEQSTORE0_TAP_REG4_TAP13_NT_OFFSET 0x00000000
#define RXEQSTORE0_TAP_REG4_TAP13_NT_BITWIDTH 0x0000000A
#define RXEQSTORE0_TAP_REG4_TAP13_NT_MASK 0x000003FF
#define RXEQSTORE0_TAP_REG4_TAP13_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE0_TAP_REG4_TAP13_NT_RESET_VALUE 0x00000080

 
 
 
#define RXEQSTORE0_TAP_REG4_TAP14_NT_OFFSET 0x0000000A
#define RXEQSTORE0_TAP_REG4_TAP14_NT_BITWIDTH 0x00000009
#define RXEQSTORE0_TAP_REG4_TAP14_NT_MASK 0x0007FC00
#define RXEQSTORE0_TAP_REG4_TAP14_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE0_TAP_REG4_TAP14_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE0_TAP_REG4_TAP15_NT_OFFSET 0x00000013
#define RXEQSTORE0_TAP_REG4_TAP15_NT_BITWIDTH 0x00000008
#define RXEQSTORE0_TAP_REG4_TAP15_NT_MASK 0x07F80000
#define RXEQSTORE0_TAP_REG4_TAP15_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE0_TAP_REG4_TAP15_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXEQSTORE0_TAP_REG5_ADDR 0x020006A0
#define RXEQSTORE0_TAP_REG5_SIZE 32

 
 
 
#define RXEQSTORE0_TAP_REG5_TAP16_NT_OFFSET 0x00000000
#define RXEQSTORE0_TAP_REG5_TAP16_NT_BITWIDTH 0x00000007
#define RXEQSTORE0_TAP_REG5_TAP16_NT_MASK 0x0000007F
#define RXEQSTORE0_TAP_REG5_TAP16_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE0_TAP_REG5_TAP16_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE0_TAP_REG5_TAP17_NT_OFFSET 0x00000007
#define RXEQSTORE0_TAP_REG5_TAP17_NT_BITWIDTH 0x00000006
#define RXEQSTORE0_TAP_REG5_TAP17_NT_MASK 0x00001F80
#define RXEQSTORE0_TAP_REG5_TAP17_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE0_TAP_REG5_TAP17_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXEQSTORE0_THRES_REG1_ADDR 0x020006A4
#define RXEQSTORE0_THRES_REG1_SIZE 32

 
 
 
#define RXEQSTORE0_THRES_REG1_EL_NT_OFFSET 0x00000000
#define RXEQSTORE0_THRES_REG1_EL_NT_BITWIDTH 0x00000009
#define RXEQSTORE0_THRES_REG1_EL_NT_MASK 0x000001FF
#define RXEQSTORE0_THRES_REG1_EL_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE0_THRES_REG1_EL_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE0_THRES_REG1_EZ_NT_OFFSET 0x00000009
#define RXEQSTORE0_THRES_REG1_EZ_NT_BITWIDTH 0x00000009
#define RXEQSTORE0_THRES_REG1_EZ_NT_MASK 0x0003FE00
#define RXEQSTORE0_THRES_REG1_EZ_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE0_THRES_REG1_EZ_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE0_THRES_REG1_EH_NT_OFFSET 0x00000012
#define RXEQSTORE0_THRES_REG1_EH_NT_BITWIDTH 0x00000009
#define RXEQSTORE0_THRES_REG1_EH_NT_MASK 0x07FC0000
#define RXEQSTORE0_THRES_REG1_EH_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE0_THRES_REG1_EH_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXEQSTORE1_OTHER_REG1_ADDR 0x020006A8
#define RXEQSTORE1_OTHER_REG1_SIZE 32

 
 
 
#define RXEQSTORE1_OTHER_REG1_CTLE_BOOST_NT_OFFSET 0x00000000
#define RXEQSTORE1_OTHER_REG1_CTLE_BOOST_NT_BITWIDTH 0x00000004
#define RXEQSTORE1_OTHER_REG1_CTLE_BOOST_NT_MASK 0x0000000F
#define RXEQSTORE1_OTHER_REG1_CTLE_BOOST_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE1_OTHER_REG1_CTLE_BOOST_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE1_OTHER_REG1_VGA_OFFSET_NT_OFFSET 0x00000004
#define RXEQSTORE1_OTHER_REG1_VGA_OFFSET_NT_BITWIDTH 0x00000004
#define RXEQSTORE1_OTHER_REG1_VGA_OFFSET_NT_MASK 0x000000F0
#define RXEQSTORE1_OTHER_REG1_VGA_OFFSET_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE1_OTHER_REG1_VGA_OFFSET_NT_RESET_VALUE 0x00000007

 
 
 
#define RXEQSTORE1_OTHER_REG1_VGA_FINE_NT_OFFSET 0x00000008
#define RXEQSTORE1_OTHER_REG1_VGA_FINE_NT_BITWIDTH 0x00000006
#define RXEQSTORE1_OTHER_REG1_VGA_FINE_NT_MASK 0x00003F00
#define RXEQSTORE1_OTHER_REG1_VGA_FINE_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE1_OTHER_REG1_VGA_FINE_NT_RESET_VALUE 0x00000020

 
 
 
#define RXEQSTORE1_OTHER_REG1_VGA_COARSE_NT_OFFSET 0x0000000E
#define RXEQSTORE1_OTHER_REG1_VGA_COARSE_NT_BITWIDTH 0x00000005
#define RXEQSTORE1_OTHER_REG1_VGA_COARSE_NT_MASK 0x0007C000
#define RXEQSTORE1_OTHER_REG1_VGA_COARSE_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE1_OTHER_REG1_VGA_COARSE_NT_RESET_VALUE 0x0000001F

 
 
 
#define RXEQSTORE1_OTHER_REG1_DFE_COEF_NT_OFFSET 0x00000013
#define RXEQSTORE1_OTHER_REG1_DFE_COEF_NT_BITWIDTH 0x00000008
#define RXEQSTORE1_OTHER_REG1_DFE_COEF_NT_MASK 0x07F80000
#define RXEQSTORE1_OTHER_REG1_DFE_COEF_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE1_OTHER_REG1_DFE_COEF_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXEQSTORE1_SLICER_REG1_ADDR 0x020006AC
#define RXEQSTORE1_SLICER_REG1_SIZE 32

 
 
 
#define RXEQSTORE1_SLICER_REG1_EL3_NT_OFFSET 0x00000000
#define RXEQSTORE1_SLICER_REG1_EL3_NT_BITWIDTH 0x00000009
#define RXEQSTORE1_SLICER_REG1_EL3_NT_MASK 0x000001FF
#define RXEQSTORE1_SLICER_REG1_EL3_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE1_SLICER_REG1_EL3_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE1_SLICER_REG1_EL1_NT_OFFSET 0x00000009
#define RXEQSTORE1_SLICER_REG1_EL1_NT_BITWIDTH 0x00000009
#define RXEQSTORE1_SLICER_REG1_EL1_NT_MASK 0x0003FE00
#define RXEQSTORE1_SLICER_REG1_EL1_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE1_SLICER_REG1_EL1_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE1_SLICER_REG1_EH1_NT_OFFSET 0x00000012
#define RXEQSTORE1_SLICER_REG1_EH1_NT_BITWIDTH 0x00000009
#define RXEQSTORE1_SLICER_REG1_EH1_NT_MASK 0x07FC0000
#define RXEQSTORE1_SLICER_REG1_EH1_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE1_SLICER_REG1_EH1_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXEQSTORE1_SLICER_REG2_ADDR 0x020006B0
#define RXEQSTORE1_SLICER_REG2_SIZE 32

 
 
 
#define RXEQSTORE1_SLICER_REG2_EH3_NT_OFFSET 0x00000000
#define RXEQSTORE1_SLICER_REG2_EH3_NT_BITWIDTH 0x00000009
#define RXEQSTORE1_SLICER_REG2_EH3_NT_MASK 0x000001FF
#define RXEQSTORE1_SLICER_REG2_EH3_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE1_SLICER_REG2_EH3_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXEQSTORE1_TAP_REG1_ADDR 0x020006B4
#define RXEQSTORE1_TAP_REG1_SIZE 32

 
 
 
#define RXEQSTORE1_TAP_REG1_TAP0_NT_OFFSET 0x00000000
#define RXEQSTORE1_TAP_REG1_TAP0_NT_BITWIDTH 0x00000005
#define RXEQSTORE1_TAP_REG1_TAP0_NT_MASK 0x0000001F
#define RXEQSTORE1_TAP_REG1_TAP0_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE1_TAP_REG1_TAP0_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE1_TAP_REG1_TAP1_NT_OFFSET 0x00000005
#define RXEQSTORE1_TAP_REG1_TAP1_NT_BITWIDTH 0x00000005
#define RXEQSTORE1_TAP_REG1_TAP1_NT_MASK 0x000003E0
#define RXEQSTORE1_TAP_REG1_TAP1_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE1_TAP_REG1_TAP1_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE1_TAP_REG1_TAP2_NT_OFFSET 0x0000000A
#define RXEQSTORE1_TAP_REG1_TAP2_NT_BITWIDTH 0x00000005
#define RXEQSTORE1_TAP_REG1_TAP2_NT_MASK 0x00007C00
#define RXEQSTORE1_TAP_REG1_TAP2_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE1_TAP_REG1_TAP2_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE1_TAP_REG1_TAP3_NT_OFFSET 0x0000000F
#define RXEQSTORE1_TAP_REG1_TAP3_NT_BITWIDTH 0x00000005
#define RXEQSTORE1_TAP_REG1_TAP3_NT_MASK 0x000F8000
#define RXEQSTORE1_TAP_REG1_TAP3_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE1_TAP_REG1_TAP3_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE1_TAP_REG1_TAP4_NT_OFFSET 0x00000014
#define RXEQSTORE1_TAP_REG1_TAP4_NT_BITWIDTH 0x00000005
#define RXEQSTORE1_TAP_REG1_TAP4_NT_MASK 0x01F00000
#define RXEQSTORE1_TAP_REG1_TAP4_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE1_TAP_REG1_TAP4_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE1_TAP_REG1_TAP5_NT_OFFSET 0x00000019
#define RXEQSTORE1_TAP_REG1_TAP5_NT_BITWIDTH 0x00000005
#define RXEQSTORE1_TAP_REG1_TAP5_NT_MASK 0x3E000000
#define RXEQSTORE1_TAP_REG1_TAP5_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE1_TAP_REG1_TAP5_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXEQSTORE1_TAP_REG2_ADDR 0x020006B8
#define RXEQSTORE1_TAP_REG2_SIZE 32

 
 
 
#define RXEQSTORE1_TAP_REG2_TAP6_NT_OFFSET 0x00000000
#define RXEQSTORE1_TAP_REG2_TAP6_NT_BITWIDTH 0x00000006
#define RXEQSTORE1_TAP_REG2_TAP6_NT_MASK 0x0000003F
#define RXEQSTORE1_TAP_REG2_TAP6_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE1_TAP_REG2_TAP6_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE1_TAP_REG2_TAP7_NT_OFFSET 0x00000006
#define RXEQSTORE1_TAP_REG2_TAP7_NT_BITWIDTH 0x00000006
#define RXEQSTORE1_TAP_REG2_TAP7_NT_MASK 0x00000FC0
#define RXEQSTORE1_TAP_REG2_TAP7_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE1_TAP_REG2_TAP7_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE1_TAP_REG2_TAP8_NT_OFFSET 0x0000000C
#define RXEQSTORE1_TAP_REG2_TAP8_NT_BITWIDTH 0x00000007
#define RXEQSTORE1_TAP_REG2_TAP8_NT_MASK 0x0007F000
#define RXEQSTORE1_TAP_REG2_TAP8_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE1_TAP_REG2_TAP8_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE1_TAP_REG2_TAP9_NT_OFFSET 0x00000013
#define RXEQSTORE1_TAP_REG2_TAP9_NT_BITWIDTH 0x00000008
#define RXEQSTORE1_TAP_REG2_TAP9_NT_MASK 0x07F80000
#define RXEQSTORE1_TAP_REG2_TAP9_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE1_TAP_REG2_TAP9_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXEQSTORE1_TAP_REG3_ADDR 0x020006BC
#define RXEQSTORE1_TAP_REG3_SIZE 32

 
 
 
#define RXEQSTORE1_TAP_REG3_TAP10_NT_OFFSET 0x00000000
#define RXEQSTORE1_TAP_REG3_TAP10_NT_BITWIDTH 0x00000008
#define RXEQSTORE1_TAP_REG3_TAP10_NT_MASK 0x000000FF
#define RXEQSTORE1_TAP_REG3_TAP10_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE1_TAP_REG3_TAP10_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE1_TAP_REG3_TAP11_NT_OFFSET 0x00000008
#define RXEQSTORE1_TAP_REG3_TAP11_NT_BITWIDTH 0x00000008
#define RXEQSTORE1_TAP_REG3_TAP11_NT_MASK 0x0000FF00
#define RXEQSTORE1_TAP_REG3_TAP11_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE1_TAP_REG3_TAP11_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE1_TAP_REG3_TAP12_NT_OFFSET 0x00000010
#define RXEQSTORE1_TAP_REG3_TAP12_NT_BITWIDTH 0x00000009
#define RXEQSTORE1_TAP_REG3_TAP12_NT_MASK 0x01FF0000
#define RXEQSTORE1_TAP_REG3_TAP12_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE1_TAP_REG3_TAP12_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXEQSTORE1_TAP_REG4_ADDR 0x020006C0
#define RXEQSTORE1_TAP_REG4_SIZE 32

 
 
 
#define RXEQSTORE1_TAP_REG4_TAP13_NT_OFFSET 0x00000000
#define RXEQSTORE1_TAP_REG4_TAP13_NT_BITWIDTH 0x0000000A
#define RXEQSTORE1_TAP_REG4_TAP13_NT_MASK 0x000003FF
#define RXEQSTORE1_TAP_REG4_TAP13_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE1_TAP_REG4_TAP13_NT_RESET_VALUE 0x00000080

 
 
 
#define RXEQSTORE1_TAP_REG4_TAP14_NT_OFFSET 0x0000000A
#define RXEQSTORE1_TAP_REG4_TAP14_NT_BITWIDTH 0x00000009
#define RXEQSTORE1_TAP_REG4_TAP14_NT_MASK 0x0007FC00
#define RXEQSTORE1_TAP_REG4_TAP14_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE1_TAP_REG4_TAP14_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE1_TAP_REG4_TAP15_NT_OFFSET 0x00000013
#define RXEQSTORE1_TAP_REG4_TAP15_NT_BITWIDTH 0x00000008
#define RXEQSTORE1_TAP_REG4_TAP15_NT_MASK 0x07F80000
#define RXEQSTORE1_TAP_REG4_TAP15_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE1_TAP_REG4_TAP15_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXEQSTORE1_TAP_REG5_ADDR 0x020006C4
#define RXEQSTORE1_TAP_REG5_SIZE 32

 
 
 
#define RXEQSTORE1_TAP_REG5_TAP16_NT_OFFSET 0x00000000
#define RXEQSTORE1_TAP_REG5_TAP16_NT_BITWIDTH 0x00000007
#define RXEQSTORE1_TAP_REG5_TAP16_NT_MASK 0x0000007F
#define RXEQSTORE1_TAP_REG5_TAP16_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE1_TAP_REG5_TAP16_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE1_TAP_REG5_TAP17_NT_OFFSET 0x00000007
#define RXEQSTORE1_TAP_REG5_TAP17_NT_BITWIDTH 0x00000006
#define RXEQSTORE1_TAP_REG5_TAP17_NT_MASK 0x00001F80
#define RXEQSTORE1_TAP_REG5_TAP17_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE1_TAP_REG5_TAP17_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXEQSTORE1_THRES_REG1_ADDR 0x020006C8
#define RXEQSTORE1_THRES_REG1_SIZE 32

 
 
 
#define RXEQSTORE1_THRES_REG1_EL_NT_OFFSET 0x00000000
#define RXEQSTORE1_THRES_REG1_EL_NT_BITWIDTH 0x00000009
#define RXEQSTORE1_THRES_REG1_EL_NT_MASK 0x000001FF
#define RXEQSTORE1_THRES_REG1_EL_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE1_THRES_REG1_EL_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE1_THRES_REG1_EZ_NT_OFFSET 0x00000009
#define RXEQSTORE1_THRES_REG1_EZ_NT_BITWIDTH 0x00000009
#define RXEQSTORE1_THRES_REG1_EZ_NT_MASK 0x0003FE00
#define RXEQSTORE1_THRES_REG1_EZ_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE1_THRES_REG1_EZ_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE1_THRES_REG1_EH_NT_OFFSET 0x00000012
#define RXEQSTORE1_THRES_REG1_EH_NT_BITWIDTH 0x00000009
#define RXEQSTORE1_THRES_REG1_EH_NT_MASK 0x07FC0000
#define RXEQSTORE1_THRES_REG1_EH_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE1_THRES_REG1_EH_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXEQSTORE2_OTHER_REG1_ADDR 0x020006CC
#define RXEQSTORE2_OTHER_REG1_SIZE 32

 
 
 
#define RXEQSTORE2_OTHER_REG1_CTLE_BOOST_NT_OFFSET 0x00000000
#define RXEQSTORE2_OTHER_REG1_CTLE_BOOST_NT_BITWIDTH 0x00000004
#define RXEQSTORE2_OTHER_REG1_CTLE_BOOST_NT_MASK 0x0000000F
#define RXEQSTORE2_OTHER_REG1_CTLE_BOOST_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE2_OTHER_REG1_CTLE_BOOST_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE2_OTHER_REG1_VGA_OFFSET_NT_OFFSET 0x00000004
#define RXEQSTORE2_OTHER_REG1_VGA_OFFSET_NT_BITWIDTH 0x00000004
#define RXEQSTORE2_OTHER_REG1_VGA_OFFSET_NT_MASK 0x000000F0
#define RXEQSTORE2_OTHER_REG1_VGA_OFFSET_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE2_OTHER_REG1_VGA_OFFSET_NT_RESET_VALUE 0x00000007

 
 
 
#define RXEQSTORE2_OTHER_REG1_VGA_FINE_NT_OFFSET 0x00000008
#define RXEQSTORE2_OTHER_REG1_VGA_FINE_NT_BITWIDTH 0x00000006
#define RXEQSTORE2_OTHER_REG1_VGA_FINE_NT_MASK 0x00003F00
#define RXEQSTORE2_OTHER_REG1_VGA_FINE_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE2_OTHER_REG1_VGA_FINE_NT_RESET_VALUE 0x00000020

 
 
 
#define RXEQSTORE2_OTHER_REG1_VGA_COARSE_NT_OFFSET 0x0000000E
#define RXEQSTORE2_OTHER_REG1_VGA_COARSE_NT_BITWIDTH 0x00000005
#define RXEQSTORE2_OTHER_REG1_VGA_COARSE_NT_MASK 0x0007C000
#define RXEQSTORE2_OTHER_REG1_VGA_COARSE_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE2_OTHER_REG1_VGA_COARSE_NT_RESET_VALUE 0x0000001F

 
 
 
#define RXEQSTORE2_OTHER_REG1_DFE_COEF_NT_OFFSET 0x00000013
#define RXEQSTORE2_OTHER_REG1_DFE_COEF_NT_BITWIDTH 0x00000008
#define RXEQSTORE2_OTHER_REG1_DFE_COEF_NT_MASK 0x07F80000
#define RXEQSTORE2_OTHER_REG1_DFE_COEF_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE2_OTHER_REG1_DFE_COEF_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXEQSTORE2_SLICER_REG1_ADDR 0x020006D0
#define RXEQSTORE2_SLICER_REG1_SIZE 32

 
 
 
#define RXEQSTORE2_SLICER_REG1_EL3_NT_OFFSET 0x00000000
#define RXEQSTORE2_SLICER_REG1_EL3_NT_BITWIDTH 0x00000009
#define RXEQSTORE2_SLICER_REG1_EL3_NT_MASK 0x000001FF
#define RXEQSTORE2_SLICER_REG1_EL3_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE2_SLICER_REG1_EL3_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE2_SLICER_REG1_EL1_NT_OFFSET 0x00000009
#define RXEQSTORE2_SLICER_REG1_EL1_NT_BITWIDTH 0x00000009
#define RXEQSTORE2_SLICER_REG1_EL1_NT_MASK 0x0003FE00
#define RXEQSTORE2_SLICER_REG1_EL1_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE2_SLICER_REG1_EL1_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE2_SLICER_REG1_EH1_NT_OFFSET 0x00000012
#define RXEQSTORE2_SLICER_REG1_EH1_NT_BITWIDTH 0x00000009
#define RXEQSTORE2_SLICER_REG1_EH1_NT_MASK 0x07FC0000
#define RXEQSTORE2_SLICER_REG1_EH1_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE2_SLICER_REG1_EH1_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXEQSTORE2_SLICER_REG2_ADDR 0x020006D4
#define RXEQSTORE2_SLICER_REG2_SIZE 32

 
 
 
#define RXEQSTORE2_SLICER_REG2_EH3_NT_OFFSET 0x00000000
#define RXEQSTORE2_SLICER_REG2_EH3_NT_BITWIDTH 0x00000009
#define RXEQSTORE2_SLICER_REG2_EH3_NT_MASK 0x000001FF
#define RXEQSTORE2_SLICER_REG2_EH3_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE2_SLICER_REG2_EH3_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXEQSTORE2_TAP_REG1_ADDR 0x020006D8
#define RXEQSTORE2_TAP_REG1_SIZE 32

 
 
 
#define RXEQSTORE2_TAP_REG1_TAP0_NT_OFFSET 0x00000000
#define RXEQSTORE2_TAP_REG1_TAP0_NT_BITWIDTH 0x00000005
#define RXEQSTORE2_TAP_REG1_TAP0_NT_MASK 0x0000001F
#define RXEQSTORE2_TAP_REG1_TAP0_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE2_TAP_REG1_TAP0_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE2_TAP_REG1_TAP1_NT_OFFSET 0x00000005
#define RXEQSTORE2_TAP_REG1_TAP1_NT_BITWIDTH 0x00000005
#define RXEQSTORE2_TAP_REG1_TAP1_NT_MASK 0x000003E0
#define RXEQSTORE2_TAP_REG1_TAP1_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE2_TAP_REG1_TAP1_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE2_TAP_REG1_TAP2_NT_OFFSET 0x0000000A
#define RXEQSTORE2_TAP_REG1_TAP2_NT_BITWIDTH 0x00000005
#define RXEQSTORE2_TAP_REG1_TAP2_NT_MASK 0x00007C00
#define RXEQSTORE2_TAP_REG1_TAP2_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE2_TAP_REG1_TAP2_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE2_TAP_REG1_TAP3_NT_OFFSET 0x0000000F
#define RXEQSTORE2_TAP_REG1_TAP3_NT_BITWIDTH 0x00000005
#define RXEQSTORE2_TAP_REG1_TAP3_NT_MASK 0x000F8000
#define RXEQSTORE2_TAP_REG1_TAP3_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE2_TAP_REG1_TAP3_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE2_TAP_REG1_TAP4_NT_OFFSET 0x00000014
#define RXEQSTORE2_TAP_REG1_TAP4_NT_BITWIDTH 0x00000005
#define RXEQSTORE2_TAP_REG1_TAP4_NT_MASK 0x01F00000
#define RXEQSTORE2_TAP_REG1_TAP4_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE2_TAP_REG1_TAP4_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE2_TAP_REG1_TAP5_NT_OFFSET 0x00000019
#define RXEQSTORE2_TAP_REG1_TAP5_NT_BITWIDTH 0x00000005
#define RXEQSTORE2_TAP_REG1_TAP5_NT_MASK 0x3E000000
#define RXEQSTORE2_TAP_REG1_TAP5_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE2_TAP_REG1_TAP5_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXEQSTORE2_TAP_REG2_ADDR 0x020006DC
#define RXEQSTORE2_TAP_REG2_SIZE 32

 
 
 
#define RXEQSTORE2_TAP_REG2_TAP6_NT_OFFSET 0x00000000
#define RXEQSTORE2_TAP_REG2_TAP6_NT_BITWIDTH 0x00000006
#define RXEQSTORE2_TAP_REG2_TAP6_NT_MASK 0x0000003F
#define RXEQSTORE2_TAP_REG2_TAP6_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE2_TAP_REG2_TAP6_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE2_TAP_REG2_TAP7_NT_OFFSET 0x00000006
#define RXEQSTORE2_TAP_REG2_TAP7_NT_BITWIDTH 0x00000006
#define RXEQSTORE2_TAP_REG2_TAP7_NT_MASK 0x00000FC0
#define RXEQSTORE2_TAP_REG2_TAP7_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE2_TAP_REG2_TAP7_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE2_TAP_REG2_TAP8_NT_OFFSET 0x0000000C
#define RXEQSTORE2_TAP_REG2_TAP8_NT_BITWIDTH 0x00000007
#define RXEQSTORE2_TAP_REG2_TAP8_NT_MASK 0x0007F000
#define RXEQSTORE2_TAP_REG2_TAP8_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE2_TAP_REG2_TAP8_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE2_TAP_REG2_TAP9_NT_OFFSET 0x00000013
#define RXEQSTORE2_TAP_REG2_TAP9_NT_BITWIDTH 0x00000008
#define RXEQSTORE2_TAP_REG2_TAP9_NT_MASK 0x07F80000
#define RXEQSTORE2_TAP_REG2_TAP9_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE2_TAP_REG2_TAP9_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXEQSTORE2_TAP_REG3_ADDR 0x020006E0
#define RXEQSTORE2_TAP_REG3_SIZE 32

 
 
 
#define RXEQSTORE2_TAP_REG3_TAP10_NT_OFFSET 0x00000000
#define RXEQSTORE2_TAP_REG3_TAP10_NT_BITWIDTH 0x00000008
#define RXEQSTORE2_TAP_REG3_TAP10_NT_MASK 0x000000FF
#define RXEQSTORE2_TAP_REG3_TAP10_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE2_TAP_REG3_TAP10_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE2_TAP_REG3_TAP11_NT_OFFSET 0x00000008
#define RXEQSTORE2_TAP_REG3_TAP11_NT_BITWIDTH 0x00000008
#define RXEQSTORE2_TAP_REG3_TAP11_NT_MASK 0x0000FF00
#define RXEQSTORE2_TAP_REG3_TAP11_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE2_TAP_REG3_TAP11_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE2_TAP_REG3_TAP12_NT_OFFSET 0x00000010
#define RXEQSTORE2_TAP_REG3_TAP12_NT_BITWIDTH 0x00000009
#define RXEQSTORE2_TAP_REG3_TAP12_NT_MASK 0x01FF0000
#define RXEQSTORE2_TAP_REG3_TAP12_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE2_TAP_REG3_TAP12_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXEQSTORE2_TAP_REG4_ADDR 0x020006E4
#define RXEQSTORE2_TAP_REG4_SIZE 32

 
 
 
#define RXEQSTORE2_TAP_REG4_TAP13_NT_OFFSET 0x00000000
#define RXEQSTORE2_TAP_REG4_TAP13_NT_BITWIDTH 0x0000000A
#define RXEQSTORE2_TAP_REG4_TAP13_NT_MASK 0x000003FF
#define RXEQSTORE2_TAP_REG4_TAP13_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE2_TAP_REG4_TAP13_NT_RESET_VALUE 0x00000080

 
 
 
#define RXEQSTORE2_TAP_REG4_TAP14_NT_OFFSET 0x0000000A
#define RXEQSTORE2_TAP_REG4_TAP14_NT_BITWIDTH 0x00000009
#define RXEQSTORE2_TAP_REG4_TAP14_NT_MASK 0x0007FC00
#define RXEQSTORE2_TAP_REG4_TAP14_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE2_TAP_REG4_TAP14_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE2_TAP_REG4_TAP15_NT_OFFSET 0x00000013
#define RXEQSTORE2_TAP_REG4_TAP15_NT_BITWIDTH 0x00000008
#define RXEQSTORE2_TAP_REG4_TAP15_NT_MASK 0x07F80000
#define RXEQSTORE2_TAP_REG4_TAP15_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE2_TAP_REG4_TAP15_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXEQSTORE2_TAP_REG5_ADDR 0x020006E8
#define RXEQSTORE2_TAP_REG5_SIZE 32

 
 
 
#define RXEQSTORE2_TAP_REG5_TAP16_NT_OFFSET 0x00000000
#define RXEQSTORE2_TAP_REG5_TAP16_NT_BITWIDTH 0x00000007
#define RXEQSTORE2_TAP_REG5_TAP16_NT_MASK 0x0000007F
#define RXEQSTORE2_TAP_REG5_TAP16_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE2_TAP_REG5_TAP16_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE2_TAP_REG5_TAP17_NT_OFFSET 0x00000007
#define RXEQSTORE2_TAP_REG5_TAP17_NT_BITWIDTH 0x00000006
#define RXEQSTORE2_TAP_REG5_TAP17_NT_MASK 0x00001F80
#define RXEQSTORE2_TAP_REG5_TAP17_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE2_TAP_REG5_TAP17_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXEQSTORE2_THRES_REG1_ADDR 0x020006EC
#define RXEQSTORE2_THRES_REG1_SIZE 32

 
 
 
#define RXEQSTORE2_THRES_REG1_EL_NT_OFFSET 0x00000000
#define RXEQSTORE2_THRES_REG1_EL_NT_BITWIDTH 0x00000009
#define RXEQSTORE2_THRES_REG1_EL_NT_MASK 0x000001FF
#define RXEQSTORE2_THRES_REG1_EL_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE2_THRES_REG1_EL_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE2_THRES_REG1_EZ_NT_OFFSET 0x00000009
#define RXEQSTORE2_THRES_REG1_EZ_NT_BITWIDTH 0x00000009
#define RXEQSTORE2_THRES_REG1_EZ_NT_MASK 0x0003FE00
#define RXEQSTORE2_THRES_REG1_EZ_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE2_THRES_REG1_EZ_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE2_THRES_REG1_EH_NT_OFFSET 0x00000012
#define RXEQSTORE2_THRES_REG1_EH_NT_BITWIDTH 0x00000009
#define RXEQSTORE2_THRES_REG1_EH_NT_MASK 0x07FC0000
#define RXEQSTORE2_THRES_REG1_EH_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE2_THRES_REG1_EH_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXEQSTORE3_OTHER_REG1_ADDR 0x020006F0
#define RXEQSTORE3_OTHER_REG1_SIZE 32

 
 
 
#define RXEQSTORE3_OTHER_REG1_CTLE_BOOST_NT_OFFSET 0x00000000
#define RXEQSTORE3_OTHER_REG1_CTLE_BOOST_NT_BITWIDTH 0x00000004
#define RXEQSTORE3_OTHER_REG1_CTLE_BOOST_NT_MASK 0x0000000F
#define RXEQSTORE3_OTHER_REG1_CTLE_BOOST_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE3_OTHER_REG1_CTLE_BOOST_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE3_OTHER_REG1_VGA_OFFSET_NT_OFFSET 0x00000004
#define RXEQSTORE3_OTHER_REG1_VGA_OFFSET_NT_BITWIDTH 0x00000004
#define RXEQSTORE3_OTHER_REG1_VGA_OFFSET_NT_MASK 0x000000F0
#define RXEQSTORE3_OTHER_REG1_VGA_OFFSET_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE3_OTHER_REG1_VGA_OFFSET_NT_RESET_VALUE 0x00000007

 
 
 
#define RXEQSTORE3_OTHER_REG1_VGA_FINE_NT_OFFSET 0x00000008
#define RXEQSTORE3_OTHER_REG1_VGA_FINE_NT_BITWIDTH 0x00000006
#define RXEQSTORE3_OTHER_REG1_VGA_FINE_NT_MASK 0x00003F00
#define RXEQSTORE3_OTHER_REG1_VGA_FINE_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE3_OTHER_REG1_VGA_FINE_NT_RESET_VALUE 0x00000020

 
 
 
#define RXEQSTORE3_OTHER_REG1_VGA_COARSE_NT_OFFSET 0x0000000E
#define RXEQSTORE3_OTHER_REG1_VGA_COARSE_NT_BITWIDTH 0x00000005
#define RXEQSTORE3_OTHER_REG1_VGA_COARSE_NT_MASK 0x0007C000
#define RXEQSTORE3_OTHER_REG1_VGA_COARSE_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE3_OTHER_REG1_VGA_COARSE_NT_RESET_VALUE 0x0000001F

 
 
 
#define RXEQSTORE3_OTHER_REG1_DFE_COEF_NT_OFFSET 0x00000013
#define RXEQSTORE3_OTHER_REG1_DFE_COEF_NT_BITWIDTH 0x00000008
#define RXEQSTORE3_OTHER_REG1_DFE_COEF_NT_MASK 0x07F80000
#define RXEQSTORE3_OTHER_REG1_DFE_COEF_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE3_OTHER_REG1_DFE_COEF_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXEQSTORE3_SLICER_REG1_ADDR 0x020006F4
#define RXEQSTORE3_SLICER_REG1_SIZE 32

 
 
 
#define RXEQSTORE3_SLICER_REG1_EL3_NT_OFFSET 0x00000000
#define RXEQSTORE3_SLICER_REG1_EL3_NT_BITWIDTH 0x00000009
#define RXEQSTORE3_SLICER_REG1_EL3_NT_MASK 0x000001FF
#define RXEQSTORE3_SLICER_REG1_EL3_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE3_SLICER_REG1_EL3_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE3_SLICER_REG1_EL1_NT_OFFSET 0x00000009
#define RXEQSTORE3_SLICER_REG1_EL1_NT_BITWIDTH 0x00000009
#define RXEQSTORE3_SLICER_REG1_EL1_NT_MASK 0x0003FE00
#define RXEQSTORE3_SLICER_REG1_EL1_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE3_SLICER_REG1_EL1_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE3_SLICER_REG1_EH1_NT_OFFSET 0x00000012
#define RXEQSTORE3_SLICER_REG1_EH1_NT_BITWIDTH 0x00000009
#define RXEQSTORE3_SLICER_REG1_EH1_NT_MASK 0x07FC0000
#define RXEQSTORE3_SLICER_REG1_EH1_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE3_SLICER_REG1_EH1_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXEQSTORE3_SLICER_REG2_ADDR 0x020006F8
#define RXEQSTORE3_SLICER_REG2_SIZE 32

 
 
 
#define RXEQSTORE3_SLICER_REG2_EH3_NT_OFFSET 0x00000000
#define RXEQSTORE3_SLICER_REG2_EH3_NT_BITWIDTH 0x00000009
#define RXEQSTORE3_SLICER_REG2_EH3_NT_MASK 0x000001FF
#define RXEQSTORE3_SLICER_REG2_EH3_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE3_SLICER_REG2_EH3_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXEQSTORE3_TAP_REG1_ADDR 0x020006FC
#define RXEQSTORE3_TAP_REG1_SIZE 32

 
 
 
#define RXEQSTORE3_TAP_REG1_TAP0_NT_OFFSET 0x00000000
#define RXEQSTORE3_TAP_REG1_TAP0_NT_BITWIDTH 0x00000005
#define RXEQSTORE3_TAP_REG1_TAP0_NT_MASK 0x0000001F
#define RXEQSTORE3_TAP_REG1_TAP0_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE3_TAP_REG1_TAP0_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE3_TAP_REG1_TAP1_NT_OFFSET 0x00000005
#define RXEQSTORE3_TAP_REG1_TAP1_NT_BITWIDTH 0x00000005
#define RXEQSTORE3_TAP_REG1_TAP1_NT_MASK 0x000003E0
#define RXEQSTORE3_TAP_REG1_TAP1_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE3_TAP_REG1_TAP1_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE3_TAP_REG1_TAP2_NT_OFFSET 0x0000000A
#define RXEQSTORE3_TAP_REG1_TAP2_NT_BITWIDTH 0x00000005
#define RXEQSTORE3_TAP_REG1_TAP2_NT_MASK 0x00007C00
#define RXEQSTORE3_TAP_REG1_TAP2_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE3_TAP_REG1_TAP2_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE3_TAP_REG1_TAP3_NT_OFFSET 0x0000000F
#define RXEQSTORE3_TAP_REG1_TAP3_NT_BITWIDTH 0x00000005
#define RXEQSTORE3_TAP_REG1_TAP3_NT_MASK 0x000F8000
#define RXEQSTORE3_TAP_REG1_TAP3_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE3_TAP_REG1_TAP3_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE3_TAP_REG1_TAP4_NT_OFFSET 0x00000014
#define RXEQSTORE3_TAP_REG1_TAP4_NT_BITWIDTH 0x00000005
#define RXEQSTORE3_TAP_REG1_TAP4_NT_MASK 0x01F00000
#define RXEQSTORE3_TAP_REG1_TAP4_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE3_TAP_REG1_TAP4_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE3_TAP_REG1_TAP5_NT_OFFSET 0x00000019
#define RXEQSTORE3_TAP_REG1_TAP5_NT_BITWIDTH 0x00000005
#define RXEQSTORE3_TAP_REG1_TAP5_NT_MASK 0x3E000000
#define RXEQSTORE3_TAP_REG1_TAP5_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE3_TAP_REG1_TAP5_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXEQSTORE3_TAP_REG2_ADDR 0x02000700
#define RXEQSTORE3_TAP_REG2_SIZE 32

 
 
 
#define RXEQSTORE3_TAP_REG2_TAP6_NT_OFFSET 0x00000000
#define RXEQSTORE3_TAP_REG2_TAP6_NT_BITWIDTH 0x00000006
#define RXEQSTORE3_TAP_REG2_TAP6_NT_MASK 0x0000003F
#define RXEQSTORE3_TAP_REG2_TAP6_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE3_TAP_REG2_TAP6_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE3_TAP_REG2_TAP7_NT_OFFSET 0x00000006
#define RXEQSTORE3_TAP_REG2_TAP7_NT_BITWIDTH 0x00000006
#define RXEQSTORE3_TAP_REG2_TAP7_NT_MASK 0x00000FC0
#define RXEQSTORE3_TAP_REG2_TAP7_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE3_TAP_REG2_TAP7_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE3_TAP_REG2_TAP8_NT_OFFSET 0x0000000C
#define RXEQSTORE3_TAP_REG2_TAP8_NT_BITWIDTH 0x00000007
#define RXEQSTORE3_TAP_REG2_TAP8_NT_MASK 0x0007F000
#define RXEQSTORE3_TAP_REG2_TAP8_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE3_TAP_REG2_TAP8_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE3_TAP_REG2_TAP9_NT_OFFSET 0x00000013
#define RXEQSTORE3_TAP_REG2_TAP9_NT_BITWIDTH 0x00000008
#define RXEQSTORE3_TAP_REG2_TAP9_NT_MASK 0x07F80000
#define RXEQSTORE3_TAP_REG2_TAP9_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE3_TAP_REG2_TAP9_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXEQSTORE3_TAP_REG3_ADDR 0x02000704
#define RXEQSTORE3_TAP_REG3_SIZE 32

 
 
 
#define RXEQSTORE3_TAP_REG3_TAP10_NT_OFFSET 0x00000000
#define RXEQSTORE3_TAP_REG3_TAP10_NT_BITWIDTH 0x00000008
#define RXEQSTORE3_TAP_REG3_TAP10_NT_MASK 0x000000FF
#define RXEQSTORE3_TAP_REG3_TAP10_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE3_TAP_REG3_TAP10_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE3_TAP_REG3_TAP11_NT_OFFSET 0x00000008
#define RXEQSTORE3_TAP_REG3_TAP11_NT_BITWIDTH 0x00000008
#define RXEQSTORE3_TAP_REG3_TAP11_NT_MASK 0x0000FF00
#define RXEQSTORE3_TAP_REG3_TAP11_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE3_TAP_REG3_TAP11_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE3_TAP_REG3_TAP12_NT_OFFSET 0x00000010
#define RXEQSTORE3_TAP_REG3_TAP12_NT_BITWIDTH 0x00000009
#define RXEQSTORE3_TAP_REG3_TAP12_NT_MASK 0x01FF0000
#define RXEQSTORE3_TAP_REG3_TAP12_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE3_TAP_REG3_TAP12_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXEQSTORE3_TAP_REG4_ADDR 0x02000708
#define RXEQSTORE3_TAP_REG4_SIZE 32

 
 
 
#define RXEQSTORE3_TAP_REG4_TAP13_NT_OFFSET 0x00000000
#define RXEQSTORE3_TAP_REG4_TAP13_NT_BITWIDTH 0x0000000A
#define RXEQSTORE3_TAP_REG4_TAP13_NT_MASK 0x000003FF
#define RXEQSTORE3_TAP_REG4_TAP13_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE3_TAP_REG4_TAP13_NT_RESET_VALUE 0x00000080

 
 
 
#define RXEQSTORE3_TAP_REG4_TAP14_NT_OFFSET 0x0000000A
#define RXEQSTORE3_TAP_REG4_TAP14_NT_BITWIDTH 0x00000009
#define RXEQSTORE3_TAP_REG4_TAP14_NT_MASK 0x0007FC00
#define RXEQSTORE3_TAP_REG4_TAP14_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE3_TAP_REG4_TAP14_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE3_TAP_REG4_TAP15_NT_OFFSET 0x00000013
#define RXEQSTORE3_TAP_REG4_TAP15_NT_BITWIDTH 0x00000008
#define RXEQSTORE3_TAP_REG4_TAP15_NT_MASK 0x07F80000
#define RXEQSTORE3_TAP_REG4_TAP15_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE3_TAP_REG4_TAP15_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXEQSTORE3_TAP_REG5_ADDR 0x0200070C
#define RXEQSTORE3_TAP_REG5_SIZE 32

 
 
 
#define RXEQSTORE3_TAP_REG5_TAP16_NT_OFFSET 0x00000000
#define RXEQSTORE3_TAP_REG5_TAP16_NT_BITWIDTH 0x00000007
#define RXEQSTORE3_TAP_REG5_TAP16_NT_MASK 0x0000007F
#define RXEQSTORE3_TAP_REG5_TAP16_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE3_TAP_REG5_TAP16_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE3_TAP_REG5_TAP17_NT_OFFSET 0x00000007
#define RXEQSTORE3_TAP_REG5_TAP17_NT_BITWIDTH 0x00000006
#define RXEQSTORE3_TAP_REG5_TAP17_NT_MASK 0x00001F80
#define RXEQSTORE3_TAP_REG5_TAP17_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE3_TAP_REG5_TAP17_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXEQSTORE3_THRES_REG1_ADDR 0x02000710
#define RXEQSTORE3_THRES_REG1_SIZE 32

 
 
 
#define RXEQSTORE3_THRES_REG1_EL_NT_OFFSET 0x00000000
#define RXEQSTORE3_THRES_REG1_EL_NT_BITWIDTH 0x00000009
#define RXEQSTORE3_THRES_REG1_EL_NT_MASK 0x000001FF
#define RXEQSTORE3_THRES_REG1_EL_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE3_THRES_REG1_EL_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE3_THRES_REG1_EZ_NT_OFFSET 0x00000009
#define RXEQSTORE3_THRES_REG1_EZ_NT_BITWIDTH 0x00000009
#define RXEQSTORE3_THRES_REG1_EZ_NT_MASK 0x0003FE00
#define RXEQSTORE3_THRES_REG1_EZ_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE3_THRES_REG1_EZ_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE3_THRES_REG1_EH_NT_OFFSET 0x00000012
#define RXEQSTORE3_THRES_REG1_EH_NT_BITWIDTH 0x00000009
#define RXEQSTORE3_THRES_REG1_EH_NT_MASK 0x07FC0000
#define RXEQSTORE3_THRES_REG1_EH_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE3_THRES_REG1_EH_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXEQSTORE4_OTHER_REG1_ADDR 0x02000714
#define RXEQSTORE4_OTHER_REG1_SIZE 32

 
 
 
#define RXEQSTORE4_OTHER_REG1_CTLE_BOOST_NT_OFFSET 0x00000000
#define RXEQSTORE4_OTHER_REG1_CTLE_BOOST_NT_BITWIDTH 0x00000004
#define RXEQSTORE4_OTHER_REG1_CTLE_BOOST_NT_MASK 0x0000000F
#define RXEQSTORE4_OTHER_REG1_CTLE_BOOST_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE4_OTHER_REG1_CTLE_BOOST_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE4_OTHER_REG1_VGA_OFFSET_NT_OFFSET 0x00000004
#define RXEQSTORE4_OTHER_REG1_VGA_OFFSET_NT_BITWIDTH 0x00000004
#define RXEQSTORE4_OTHER_REG1_VGA_OFFSET_NT_MASK 0x000000F0
#define RXEQSTORE4_OTHER_REG1_VGA_OFFSET_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE4_OTHER_REG1_VGA_OFFSET_NT_RESET_VALUE 0x00000007

 
 
 
#define RXEQSTORE4_OTHER_REG1_VGA_FINE_NT_OFFSET 0x00000008
#define RXEQSTORE4_OTHER_REG1_VGA_FINE_NT_BITWIDTH 0x00000006
#define RXEQSTORE4_OTHER_REG1_VGA_FINE_NT_MASK 0x00003F00
#define RXEQSTORE4_OTHER_REG1_VGA_FINE_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE4_OTHER_REG1_VGA_FINE_NT_RESET_VALUE 0x00000020

 
 
 
#define RXEQSTORE4_OTHER_REG1_VGA_COARSE_NT_OFFSET 0x0000000E
#define RXEQSTORE4_OTHER_REG1_VGA_COARSE_NT_BITWIDTH 0x00000005
#define RXEQSTORE4_OTHER_REG1_VGA_COARSE_NT_MASK 0x0007C000
#define RXEQSTORE4_OTHER_REG1_VGA_COARSE_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE4_OTHER_REG1_VGA_COARSE_NT_RESET_VALUE 0x0000001F

 
 
 
#define RXEQSTORE4_OTHER_REG1_DFE_COEF_NT_OFFSET 0x00000013
#define RXEQSTORE4_OTHER_REG1_DFE_COEF_NT_BITWIDTH 0x00000008
#define RXEQSTORE4_OTHER_REG1_DFE_COEF_NT_MASK 0x07F80000
#define RXEQSTORE4_OTHER_REG1_DFE_COEF_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE4_OTHER_REG1_DFE_COEF_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXEQSTORE4_SLICER_REG1_ADDR 0x02000718
#define RXEQSTORE4_SLICER_REG1_SIZE 32

 
 
 
#define RXEQSTORE4_SLICER_REG1_EL3_NT_OFFSET 0x00000000
#define RXEQSTORE4_SLICER_REG1_EL3_NT_BITWIDTH 0x00000009
#define RXEQSTORE4_SLICER_REG1_EL3_NT_MASK 0x000001FF
#define RXEQSTORE4_SLICER_REG1_EL3_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE4_SLICER_REG1_EL3_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE4_SLICER_REG1_EL1_NT_OFFSET 0x00000009
#define RXEQSTORE4_SLICER_REG1_EL1_NT_BITWIDTH 0x00000009
#define RXEQSTORE4_SLICER_REG1_EL1_NT_MASK 0x0003FE00
#define RXEQSTORE4_SLICER_REG1_EL1_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE4_SLICER_REG1_EL1_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE4_SLICER_REG1_EH1_NT_OFFSET 0x00000012
#define RXEQSTORE4_SLICER_REG1_EH1_NT_BITWIDTH 0x00000009
#define RXEQSTORE4_SLICER_REG1_EH1_NT_MASK 0x07FC0000
#define RXEQSTORE4_SLICER_REG1_EH1_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE4_SLICER_REG1_EH1_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXEQSTORE4_SLICER_REG2_ADDR 0x0200071C
#define RXEQSTORE4_SLICER_REG2_SIZE 32

 
 
 
#define RXEQSTORE4_SLICER_REG2_EH3_NT_OFFSET 0x00000000
#define RXEQSTORE4_SLICER_REG2_EH3_NT_BITWIDTH 0x00000009
#define RXEQSTORE4_SLICER_REG2_EH3_NT_MASK 0x000001FF
#define RXEQSTORE4_SLICER_REG2_EH3_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE4_SLICER_REG2_EH3_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXEQSTORE4_TAP_REG1_ADDR 0x02000720
#define RXEQSTORE4_TAP_REG1_SIZE 32

 
 
 
#define RXEQSTORE4_TAP_REG1_TAP0_NT_OFFSET 0x00000000
#define RXEQSTORE4_TAP_REG1_TAP0_NT_BITWIDTH 0x00000005
#define RXEQSTORE4_TAP_REG1_TAP0_NT_MASK 0x0000001F
#define RXEQSTORE4_TAP_REG1_TAP0_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE4_TAP_REG1_TAP0_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE4_TAP_REG1_TAP1_NT_OFFSET 0x00000005
#define RXEQSTORE4_TAP_REG1_TAP1_NT_BITWIDTH 0x00000005
#define RXEQSTORE4_TAP_REG1_TAP1_NT_MASK 0x000003E0
#define RXEQSTORE4_TAP_REG1_TAP1_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE4_TAP_REG1_TAP1_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE4_TAP_REG1_TAP2_NT_OFFSET 0x0000000A
#define RXEQSTORE4_TAP_REG1_TAP2_NT_BITWIDTH 0x00000005
#define RXEQSTORE4_TAP_REG1_TAP2_NT_MASK 0x00007C00
#define RXEQSTORE4_TAP_REG1_TAP2_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE4_TAP_REG1_TAP2_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE4_TAP_REG1_TAP3_NT_OFFSET 0x0000000F
#define RXEQSTORE4_TAP_REG1_TAP3_NT_BITWIDTH 0x00000005
#define RXEQSTORE4_TAP_REG1_TAP3_NT_MASK 0x000F8000
#define RXEQSTORE4_TAP_REG1_TAP3_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE4_TAP_REG1_TAP3_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE4_TAP_REG1_TAP4_NT_OFFSET 0x00000014
#define RXEQSTORE4_TAP_REG1_TAP4_NT_BITWIDTH 0x00000005
#define RXEQSTORE4_TAP_REG1_TAP4_NT_MASK 0x01F00000
#define RXEQSTORE4_TAP_REG1_TAP4_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE4_TAP_REG1_TAP4_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE4_TAP_REG1_TAP5_NT_OFFSET 0x00000019
#define RXEQSTORE4_TAP_REG1_TAP5_NT_BITWIDTH 0x00000005
#define RXEQSTORE4_TAP_REG1_TAP5_NT_MASK 0x3E000000
#define RXEQSTORE4_TAP_REG1_TAP5_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE4_TAP_REG1_TAP5_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXEQSTORE4_TAP_REG2_ADDR 0x02000724
#define RXEQSTORE4_TAP_REG2_SIZE 32

 
 
 
#define RXEQSTORE4_TAP_REG2_TAP6_NT_OFFSET 0x00000000
#define RXEQSTORE4_TAP_REG2_TAP6_NT_BITWIDTH 0x00000006
#define RXEQSTORE4_TAP_REG2_TAP6_NT_MASK 0x0000003F
#define RXEQSTORE4_TAP_REG2_TAP6_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE4_TAP_REG2_TAP6_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE4_TAP_REG2_TAP7_NT_OFFSET 0x00000006
#define RXEQSTORE4_TAP_REG2_TAP7_NT_BITWIDTH 0x00000006
#define RXEQSTORE4_TAP_REG2_TAP7_NT_MASK 0x00000FC0
#define RXEQSTORE4_TAP_REG2_TAP7_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE4_TAP_REG2_TAP7_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE4_TAP_REG2_TAP8_NT_OFFSET 0x0000000C
#define RXEQSTORE4_TAP_REG2_TAP8_NT_BITWIDTH 0x00000007
#define RXEQSTORE4_TAP_REG2_TAP8_NT_MASK 0x0007F000
#define RXEQSTORE4_TAP_REG2_TAP8_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE4_TAP_REG2_TAP8_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE4_TAP_REG2_TAP9_NT_OFFSET 0x00000013
#define RXEQSTORE4_TAP_REG2_TAP9_NT_BITWIDTH 0x00000008
#define RXEQSTORE4_TAP_REG2_TAP9_NT_MASK 0x07F80000
#define RXEQSTORE4_TAP_REG2_TAP9_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE4_TAP_REG2_TAP9_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXEQSTORE4_TAP_REG3_ADDR 0x02000728
#define RXEQSTORE4_TAP_REG3_SIZE 32

 
 
 
#define RXEQSTORE4_TAP_REG3_TAP10_NT_OFFSET 0x00000000
#define RXEQSTORE4_TAP_REG3_TAP10_NT_BITWIDTH 0x00000008
#define RXEQSTORE4_TAP_REG3_TAP10_NT_MASK 0x000000FF
#define RXEQSTORE4_TAP_REG3_TAP10_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE4_TAP_REG3_TAP10_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE4_TAP_REG3_TAP11_NT_OFFSET 0x00000008
#define RXEQSTORE4_TAP_REG3_TAP11_NT_BITWIDTH 0x00000008
#define RXEQSTORE4_TAP_REG3_TAP11_NT_MASK 0x0000FF00
#define RXEQSTORE4_TAP_REG3_TAP11_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE4_TAP_REG3_TAP11_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE4_TAP_REG3_TAP12_NT_OFFSET 0x00000010
#define RXEQSTORE4_TAP_REG3_TAP12_NT_BITWIDTH 0x00000009
#define RXEQSTORE4_TAP_REG3_TAP12_NT_MASK 0x01FF0000
#define RXEQSTORE4_TAP_REG3_TAP12_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE4_TAP_REG3_TAP12_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXEQSTORE4_TAP_REG4_ADDR 0x0200072C
#define RXEQSTORE4_TAP_REG4_SIZE 32

 
 
 
#define RXEQSTORE4_TAP_REG4_TAP13_NT_OFFSET 0x00000000
#define RXEQSTORE4_TAP_REG4_TAP13_NT_BITWIDTH 0x0000000A
#define RXEQSTORE4_TAP_REG4_TAP13_NT_MASK 0x000003FF
#define RXEQSTORE4_TAP_REG4_TAP13_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE4_TAP_REG4_TAP13_NT_RESET_VALUE 0x00000080

 
 
 
#define RXEQSTORE4_TAP_REG4_TAP14_NT_OFFSET 0x0000000A
#define RXEQSTORE4_TAP_REG4_TAP14_NT_BITWIDTH 0x00000009
#define RXEQSTORE4_TAP_REG4_TAP14_NT_MASK 0x0007FC00
#define RXEQSTORE4_TAP_REG4_TAP14_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE4_TAP_REG4_TAP14_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE4_TAP_REG4_TAP15_NT_OFFSET 0x00000013
#define RXEQSTORE4_TAP_REG4_TAP15_NT_BITWIDTH 0x00000008
#define RXEQSTORE4_TAP_REG4_TAP15_NT_MASK 0x07F80000
#define RXEQSTORE4_TAP_REG4_TAP15_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE4_TAP_REG4_TAP15_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXEQSTORE4_TAP_REG5_ADDR 0x02000730
#define RXEQSTORE4_TAP_REG5_SIZE 32

 
 
 
#define RXEQSTORE4_TAP_REG5_TAP16_NT_OFFSET 0x00000000
#define RXEQSTORE4_TAP_REG5_TAP16_NT_BITWIDTH 0x00000007
#define RXEQSTORE4_TAP_REG5_TAP16_NT_MASK 0x0000007F
#define RXEQSTORE4_TAP_REG5_TAP16_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE4_TAP_REG5_TAP16_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE4_TAP_REG5_TAP17_NT_OFFSET 0x00000007
#define RXEQSTORE4_TAP_REG5_TAP17_NT_BITWIDTH 0x00000006
#define RXEQSTORE4_TAP_REG5_TAP17_NT_MASK 0x00001F80
#define RXEQSTORE4_TAP_REG5_TAP17_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE4_TAP_REG5_TAP17_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXEQSTORE4_THRES_REG1_ADDR 0x02000734
#define RXEQSTORE4_THRES_REG1_SIZE 32

 
 
 
#define RXEQSTORE4_THRES_REG1_EL_NT_OFFSET 0x00000000
#define RXEQSTORE4_THRES_REG1_EL_NT_BITWIDTH 0x00000009
#define RXEQSTORE4_THRES_REG1_EL_NT_MASK 0x000001FF
#define RXEQSTORE4_THRES_REG1_EL_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE4_THRES_REG1_EL_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE4_THRES_REG1_EZ_NT_OFFSET 0x00000009
#define RXEQSTORE4_THRES_REG1_EZ_NT_BITWIDTH 0x00000009
#define RXEQSTORE4_THRES_REG1_EZ_NT_MASK 0x0003FE00
#define RXEQSTORE4_THRES_REG1_EZ_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE4_THRES_REG1_EZ_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE4_THRES_REG1_EH_NT_OFFSET 0x00000012
#define RXEQSTORE4_THRES_REG1_EH_NT_BITWIDTH 0x00000009
#define RXEQSTORE4_THRES_REG1_EH_NT_MASK 0x07FC0000
#define RXEQSTORE4_THRES_REG1_EH_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE4_THRES_REG1_EH_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXEQSTORE5_OTHER_REG1_ADDR 0x02000738
#define RXEQSTORE5_OTHER_REG1_SIZE 32

 
 
 
#define RXEQSTORE5_OTHER_REG1_CTLE_BOOST_NT_OFFSET 0x00000000
#define RXEQSTORE5_OTHER_REG1_CTLE_BOOST_NT_BITWIDTH 0x00000004
#define RXEQSTORE5_OTHER_REG1_CTLE_BOOST_NT_MASK 0x0000000F
#define RXEQSTORE5_OTHER_REG1_CTLE_BOOST_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE5_OTHER_REG1_CTLE_BOOST_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE5_OTHER_REG1_VGA_OFFSET_NT_OFFSET 0x00000004
#define RXEQSTORE5_OTHER_REG1_VGA_OFFSET_NT_BITWIDTH 0x00000004
#define RXEQSTORE5_OTHER_REG1_VGA_OFFSET_NT_MASK 0x000000F0
#define RXEQSTORE5_OTHER_REG1_VGA_OFFSET_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE5_OTHER_REG1_VGA_OFFSET_NT_RESET_VALUE 0x00000007

 
 
 
#define RXEQSTORE5_OTHER_REG1_VGA_FINE_NT_OFFSET 0x00000008
#define RXEQSTORE5_OTHER_REG1_VGA_FINE_NT_BITWIDTH 0x00000006
#define RXEQSTORE5_OTHER_REG1_VGA_FINE_NT_MASK 0x00003F00
#define RXEQSTORE5_OTHER_REG1_VGA_FINE_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE5_OTHER_REG1_VGA_FINE_NT_RESET_VALUE 0x00000020

 
 
 
#define RXEQSTORE5_OTHER_REG1_VGA_COARSE_NT_OFFSET 0x0000000E
#define RXEQSTORE5_OTHER_REG1_VGA_COARSE_NT_BITWIDTH 0x00000005
#define RXEQSTORE5_OTHER_REG1_VGA_COARSE_NT_MASK 0x0007C000
#define RXEQSTORE5_OTHER_REG1_VGA_COARSE_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE5_OTHER_REG1_VGA_COARSE_NT_RESET_VALUE 0x0000001F

 
 
 
#define RXEQSTORE5_OTHER_REG1_DFE_COEF_NT_OFFSET 0x00000013
#define RXEQSTORE5_OTHER_REG1_DFE_COEF_NT_BITWIDTH 0x00000008
#define RXEQSTORE5_OTHER_REG1_DFE_COEF_NT_MASK 0x07F80000
#define RXEQSTORE5_OTHER_REG1_DFE_COEF_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE5_OTHER_REG1_DFE_COEF_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXEQSTORE5_SLICER_REG1_ADDR 0x0200073C
#define RXEQSTORE5_SLICER_REG1_SIZE 32

 
 
 
#define RXEQSTORE5_SLICER_REG1_EL3_NT_OFFSET 0x00000000
#define RXEQSTORE5_SLICER_REG1_EL3_NT_BITWIDTH 0x00000009
#define RXEQSTORE5_SLICER_REG1_EL3_NT_MASK 0x000001FF
#define RXEQSTORE5_SLICER_REG1_EL3_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE5_SLICER_REG1_EL3_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE5_SLICER_REG1_EL1_NT_OFFSET 0x00000009
#define RXEQSTORE5_SLICER_REG1_EL1_NT_BITWIDTH 0x00000009
#define RXEQSTORE5_SLICER_REG1_EL1_NT_MASK 0x0003FE00
#define RXEQSTORE5_SLICER_REG1_EL1_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE5_SLICER_REG1_EL1_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE5_SLICER_REG1_EH1_NT_OFFSET 0x00000012
#define RXEQSTORE5_SLICER_REG1_EH1_NT_BITWIDTH 0x00000009
#define RXEQSTORE5_SLICER_REG1_EH1_NT_MASK 0x07FC0000
#define RXEQSTORE5_SLICER_REG1_EH1_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE5_SLICER_REG1_EH1_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXEQSTORE5_SLICER_REG2_ADDR 0x02000740
#define RXEQSTORE5_SLICER_REG2_SIZE 32

 
 
 
#define RXEQSTORE5_SLICER_REG2_EH3_NT_OFFSET 0x00000000
#define RXEQSTORE5_SLICER_REG2_EH3_NT_BITWIDTH 0x00000009
#define RXEQSTORE5_SLICER_REG2_EH3_NT_MASK 0x000001FF
#define RXEQSTORE5_SLICER_REG2_EH3_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE5_SLICER_REG2_EH3_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXEQSTORE5_TAP_REG1_ADDR 0x02000744
#define RXEQSTORE5_TAP_REG1_SIZE 32

 
 
 
#define RXEQSTORE5_TAP_REG1_TAP0_NT_OFFSET 0x00000000
#define RXEQSTORE5_TAP_REG1_TAP0_NT_BITWIDTH 0x00000005
#define RXEQSTORE5_TAP_REG1_TAP0_NT_MASK 0x0000001F
#define RXEQSTORE5_TAP_REG1_TAP0_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE5_TAP_REG1_TAP0_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE5_TAP_REG1_TAP1_NT_OFFSET 0x00000005
#define RXEQSTORE5_TAP_REG1_TAP1_NT_BITWIDTH 0x00000005
#define RXEQSTORE5_TAP_REG1_TAP1_NT_MASK 0x000003E0
#define RXEQSTORE5_TAP_REG1_TAP1_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE5_TAP_REG1_TAP1_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE5_TAP_REG1_TAP2_NT_OFFSET 0x0000000A
#define RXEQSTORE5_TAP_REG1_TAP2_NT_BITWIDTH 0x00000005
#define RXEQSTORE5_TAP_REG1_TAP2_NT_MASK 0x00007C00
#define RXEQSTORE5_TAP_REG1_TAP2_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE5_TAP_REG1_TAP2_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE5_TAP_REG1_TAP3_NT_OFFSET 0x0000000F
#define RXEQSTORE5_TAP_REG1_TAP3_NT_BITWIDTH 0x00000005
#define RXEQSTORE5_TAP_REG1_TAP3_NT_MASK 0x000F8000
#define RXEQSTORE5_TAP_REG1_TAP3_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE5_TAP_REG1_TAP3_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE5_TAP_REG1_TAP4_NT_OFFSET 0x00000014
#define RXEQSTORE5_TAP_REG1_TAP4_NT_BITWIDTH 0x00000005
#define RXEQSTORE5_TAP_REG1_TAP4_NT_MASK 0x01F00000
#define RXEQSTORE5_TAP_REG1_TAP4_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE5_TAP_REG1_TAP4_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE5_TAP_REG1_TAP5_NT_OFFSET 0x00000019
#define RXEQSTORE5_TAP_REG1_TAP5_NT_BITWIDTH 0x00000005
#define RXEQSTORE5_TAP_REG1_TAP5_NT_MASK 0x3E000000
#define RXEQSTORE5_TAP_REG1_TAP5_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE5_TAP_REG1_TAP5_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXEQSTORE5_TAP_REG2_ADDR 0x02000748
#define RXEQSTORE5_TAP_REG2_SIZE 32

 
 
 
#define RXEQSTORE5_TAP_REG2_TAP6_NT_OFFSET 0x00000000
#define RXEQSTORE5_TAP_REG2_TAP6_NT_BITWIDTH 0x00000006
#define RXEQSTORE5_TAP_REG2_TAP6_NT_MASK 0x0000003F
#define RXEQSTORE5_TAP_REG2_TAP6_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE5_TAP_REG2_TAP6_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE5_TAP_REG2_TAP7_NT_OFFSET 0x00000006
#define RXEQSTORE5_TAP_REG2_TAP7_NT_BITWIDTH 0x00000006
#define RXEQSTORE5_TAP_REG2_TAP7_NT_MASK 0x00000FC0
#define RXEQSTORE5_TAP_REG2_TAP7_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE5_TAP_REG2_TAP7_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE5_TAP_REG2_TAP8_NT_OFFSET 0x0000000C
#define RXEQSTORE5_TAP_REG2_TAP8_NT_BITWIDTH 0x00000007
#define RXEQSTORE5_TAP_REG2_TAP8_NT_MASK 0x0007F000
#define RXEQSTORE5_TAP_REG2_TAP8_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE5_TAP_REG2_TAP8_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE5_TAP_REG2_TAP9_NT_OFFSET 0x00000013
#define RXEQSTORE5_TAP_REG2_TAP9_NT_BITWIDTH 0x00000008
#define RXEQSTORE5_TAP_REG2_TAP9_NT_MASK 0x07F80000
#define RXEQSTORE5_TAP_REG2_TAP9_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE5_TAP_REG2_TAP9_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXEQSTORE5_TAP_REG3_ADDR 0x0200074C
#define RXEQSTORE5_TAP_REG3_SIZE 32

 
 
 
#define RXEQSTORE5_TAP_REG3_TAP10_NT_OFFSET 0x00000000
#define RXEQSTORE5_TAP_REG3_TAP10_NT_BITWIDTH 0x00000008
#define RXEQSTORE5_TAP_REG3_TAP10_NT_MASK 0x000000FF
#define RXEQSTORE5_TAP_REG3_TAP10_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE5_TAP_REG3_TAP10_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE5_TAP_REG3_TAP11_NT_OFFSET 0x00000008
#define RXEQSTORE5_TAP_REG3_TAP11_NT_BITWIDTH 0x00000008
#define RXEQSTORE5_TAP_REG3_TAP11_NT_MASK 0x0000FF00
#define RXEQSTORE5_TAP_REG3_TAP11_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE5_TAP_REG3_TAP11_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE5_TAP_REG3_TAP12_NT_OFFSET 0x00000010
#define RXEQSTORE5_TAP_REG3_TAP12_NT_BITWIDTH 0x00000009
#define RXEQSTORE5_TAP_REG3_TAP12_NT_MASK 0x01FF0000
#define RXEQSTORE5_TAP_REG3_TAP12_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE5_TAP_REG3_TAP12_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXEQSTORE5_TAP_REG4_ADDR 0x02000750
#define RXEQSTORE5_TAP_REG4_SIZE 32

 
 
 
#define RXEQSTORE5_TAP_REG4_TAP13_NT_OFFSET 0x00000000
#define RXEQSTORE5_TAP_REG4_TAP13_NT_BITWIDTH 0x0000000A
#define RXEQSTORE5_TAP_REG4_TAP13_NT_MASK 0x000003FF
#define RXEQSTORE5_TAP_REG4_TAP13_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE5_TAP_REG4_TAP13_NT_RESET_VALUE 0x00000080

 
 
 
#define RXEQSTORE5_TAP_REG4_TAP14_NT_OFFSET 0x0000000A
#define RXEQSTORE5_TAP_REG4_TAP14_NT_BITWIDTH 0x00000009
#define RXEQSTORE5_TAP_REG4_TAP14_NT_MASK 0x0007FC00
#define RXEQSTORE5_TAP_REG4_TAP14_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE5_TAP_REG4_TAP14_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE5_TAP_REG4_TAP15_NT_OFFSET 0x00000013
#define RXEQSTORE5_TAP_REG4_TAP15_NT_BITWIDTH 0x00000008
#define RXEQSTORE5_TAP_REG4_TAP15_NT_MASK 0x07F80000
#define RXEQSTORE5_TAP_REG4_TAP15_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE5_TAP_REG4_TAP15_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXEQSTORE5_TAP_REG5_ADDR 0x02000754
#define RXEQSTORE5_TAP_REG5_SIZE 32

 
 
 
#define RXEQSTORE5_TAP_REG5_TAP16_NT_OFFSET 0x00000000
#define RXEQSTORE5_TAP_REG5_TAP16_NT_BITWIDTH 0x00000007
#define RXEQSTORE5_TAP_REG5_TAP16_NT_MASK 0x0000007F
#define RXEQSTORE5_TAP_REG5_TAP16_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE5_TAP_REG5_TAP16_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE5_TAP_REG5_TAP17_NT_OFFSET 0x00000007
#define RXEQSTORE5_TAP_REG5_TAP17_NT_BITWIDTH 0x00000006
#define RXEQSTORE5_TAP_REG5_TAP17_NT_MASK 0x00001F80
#define RXEQSTORE5_TAP_REG5_TAP17_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE5_TAP_REG5_TAP17_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXEQSTORE5_THRES_REG1_ADDR 0x02000758
#define RXEQSTORE5_THRES_REG1_SIZE 32

 
 
 
#define RXEQSTORE5_THRES_REG1_EL_NT_OFFSET 0x00000000
#define RXEQSTORE5_THRES_REG1_EL_NT_BITWIDTH 0x00000009
#define RXEQSTORE5_THRES_REG1_EL_NT_MASK 0x000001FF
#define RXEQSTORE5_THRES_REG1_EL_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE5_THRES_REG1_EL_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE5_THRES_REG1_EZ_NT_OFFSET 0x00000009
#define RXEQSTORE5_THRES_REG1_EZ_NT_BITWIDTH 0x00000009
#define RXEQSTORE5_THRES_REG1_EZ_NT_MASK 0x0003FE00
#define RXEQSTORE5_THRES_REG1_EZ_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE5_THRES_REG1_EZ_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE5_THRES_REG1_EH_NT_OFFSET 0x00000012
#define RXEQSTORE5_THRES_REG1_EH_NT_BITWIDTH 0x00000009
#define RXEQSTORE5_THRES_REG1_EH_NT_MASK 0x07FC0000
#define RXEQSTORE5_THRES_REG1_EH_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE5_THRES_REG1_EH_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXEQSTORE6_OTHER_REG1_ADDR 0x0200075C
#define RXEQSTORE6_OTHER_REG1_SIZE 32

 
 
 
#define RXEQSTORE6_OTHER_REG1_CTLE_BOOST_NT_OFFSET 0x00000000
#define RXEQSTORE6_OTHER_REG1_CTLE_BOOST_NT_BITWIDTH 0x00000004
#define RXEQSTORE6_OTHER_REG1_CTLE_BOOST_NT_MASK 0x0000000F
#define RXEQSTORE6_OTHER_REG1_CTLE_BOOST_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE6_OTHER_REG1_CTLE_BOOST_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE6_OTHER_REG1_VGA_OFFSET_NT_OFFSET 0x00000004
#define RXEQSTORE6_OTHER_REG1_VGA_OFFSET_NT_BITWIDTH 0x00000004
#define RXEQSTORE6_OTHER_REG1_VGA_OFFSET_NT_MASK 0x000000F0
#define RXEQSTORE6_OTHER_REG1_VGA_OFFSET_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE6_OTHER_REG1_VGA_OFFSET_NT_RESET_VALUE 0x00000007

 
 
 
#define RXEQSTORE6_OTHER_REG1_VGA_FINE_NT_OFFSET 0x00000008
#define RXEQSTORE6_OTHER_REG1_VGA_FINE_NT_BITWIDTH 0x00000006
#define RXEQSTORE6_OTHER_REG1_VGA_FINE_NT_MASK 0x00003F00
#define RXEQSTORE6_OTHER_REG1_VGA_FINE_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE6_OTHER_REG1_VGA_FINE_NT_RESET_VALUE 0x00000020

 
 
 
#define RXEQSTORE6_OTHER_REG1_VGA_COARSE_NT_OFFSET 0x0000000E
#define RXEQSTORE6_OTHER_REG1_VGA_COARSE_NT_BITWIDTH 0x00000005
#define RXEQSTORE6_OTHER_REG1_VGA_COARSE_NT_MASK 0x0007C000
#define RXEQSTORE6_OTHER_REG1_VGA_COARSE_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE6_OTHER_REG1_VGA_COARSE_NT_RESET_VALUE 0x0000001F

 
 
 
#define RXEQSTORE6_OTHER_REG1_DFE_COEF_NT_OFFSET 0x00000013
#define RXEQSTORE6_OTHER_REG1_DFE_COEF_NT_BITWIDTH 0x00000008
#define RXEQSTORE6_OTHER_REG1_DFE_COEF_NT_MASK 0x07F80000
#define RXEQSTORE6_OTHER_REG1_DFE_COEF_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE6_OTHER_REG1_DFE_COEF_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXEQSTORE6_SLICER_REG1_ADDR 0x02000760
#define RXEQSTORE6_SLICER_REG1_SIZE 32

 
 
 
#define RXEQSTORE6_SLICER_REG1_EL3_NT_OFFSET 0x00000000
#define RXEQSTORE6_SLICER_REG1_EL3_NT_BITWIDTH 0x00000009
#define RXEQSTORE6_SLICER_REG1_EL3_NT_MASK 0x000001FF
#define RXEQSTORE6_SLICER_REG1_EL3_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE6_SLICER_REG1_EL3_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE6_SLICER_REG1_EL1_NT_OFFSET 0x00000009
#define RXEQSTORE6_SLICER_REG1_EL1_NT_BITWIDTH 0x00000009
#define RXEQSTORE6_SLICER_REG1_EL1_NT_MASK 0x0003FE00
#define RXEQSTORE6_SLICER_REG1_EL1_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE6_SLICER_REG1_EL1_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE6_SLICER_REG1_EH1_NT_OFFSET 0x00000012
#define RXEQSTORE6_SLICER_REG1_EH1_NT_BITWIDTH 0x00000009
#define RXEQSTORE6_SLICER_REG1_EH1_NT_MASK 0x07FC0000
#define RXEQSTORE6_SLICER_REG1_EH1_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE6_SLICER_REG1_EH1_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXEQSTORE6_SLICER_REG2_ADDR 0x02000764
#define RXEQSTORE6_SLICER_REG2_SIZE 32

 
 
 
#define RXEQSTORE6_SLICER_REG2_EH3_NT_OFFSET 0x00000000
#define RXEQSTORE6_SLICER_REG2_EH3_NT_BITWIDTH 0x00000009
#define RXEQSTORE6_SLICER_REG2_EH3_NT_MASK 0x000001FF
#define RXEQSTORE6_SLICER_REG2_EH3_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE6_SLICER_REG2_EH3_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXEQSTORE6_TAP_REG1_ADDR 0x02000768
#define RXEQSTORE6_TAP_REG1_SIZE 32

 
 
 
#define RXEQSTORE6_TAP_REG1_TAP0_NT_OFFSET 0x00000000
#define RXEQSTORE6_TAP_REG1_TAP0_NT_BITWIDTH 0x00000005
#define RXEQSTORE6_TAP_REG1_TAP0_NT_MASK 0x0000001F
#define RXEQSTORE6_TAP_REG1_TAP0_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE6_TAP_REG1_TAP0_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE6_TAP_REG1_TAP1_NT_OFFSET 0x00000005
#define RXEQSTORE6_TAP_REG1_TAP1_NT_BITWIDTH 0x00000005
#define RXEQSTORE6_TAP_REG1_TAP1_NT_MASK 0x000003E0
#define RXEQSTORE6_TAP_REG1_TAP1_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE6_TAP_REG1_TAP1_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE6_TAP_REG1_TAP2_NT_OFFSET 0x0000000A
#define RXEQSTORE6_TAP_REG1_TAP2_NT_BITWIDTH 0x00000005
#define RXEQSTORE6_TAP_REG1_TAP2_NT_MASK 0x00007C00
#define RXEQSTORE6_TAP_REG1_TAP2_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE6_TAP_REG1_TAP2_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE6_TAP_REG1_TAP3_NT_OFFSET 0x0000000F
#define RXEQSTORE6_TAP_REG1_TAP3_NT_BITWIDTH 0x00000005
#define RXEQSTORE6_TAP_REG1_TAP3_NT_MASK 0x000F8000
#define RXEQSTORE6_TAP_REG1_TAP3_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE6_TAP_REG1_TAP3_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE6_TAP_REG1_TAP4_NT_OFFSET 0x00000014
#define RXEQSTORE6_TAP_REG1_TAP4_NT_BITWIDTH 0x00000005
#define RXEQSTORE6_TAP_REG1_TAP4_NT_MASK 0x01F00000
#define RXEQSTORE6_TAP_REG1_TAP4_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE6_TAP_REG1_TAP4_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE6_TAP_REG1_TAP5_NT_OFFSET 0x00000019
#define RXEQSTORE6_TAP_REG1_TAP5_NT_BITWIDTH 0x00000005
#define RXEQSTORE6_TAP_REG1_TAP5_NT_MASK 0x3E000000
#define RXEQSTORE6_TAP_REG1_TAP5_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE6_TAP_REG1_TAP5_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXEQSTORE6_TAP_REG2_ADDR 0x0200076C
#define RXEQSTORE6_TAP_REG2_SIZE 32

 
 
 
#define RXEQSTORE6_TAP_REG2_TAP6_NT_OFFSET 0x00000000
#define RXEQSTORE6_TAP_REG2_TAP6_NT_BITWIDTH 0x00000006
#define RXEQSTORE6_TAP_REG2_TAP6_NT_MASK 0x0000003F
#define RXEQSTORE6_TAP_REG2_TAP6_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE6_TAP_REG2_TAP6_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE6_TAP_REG2_TAP7_NT_OFFSET 0x00000006
#define RXEQSTORE6_TAP_REG2_TAP7_NT_BITWIDTH 0x00000006
#define RXEQSTORE6_TAP_REG2_TAP7_NT_MASK 0x00000FC0
#define RXEQSTORE6_TAP_REG2_TAP7_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE6_TAP_REG2_TAP7_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE6_TAP_REG2_TAP8_NT_OFFSET 0x0000000C
#define RXEQSTORE6_TAP_REG2_TAP8_NT_BITWIDTH 0x00000007
#define RXEQSTORE6_TAP_REG2_TAP8_NT_MASK 0x0007F000
#define RXEQSTORE6_TAP_REG2_TAP8_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE6_TAP_REG2_TAP8_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE6_TAP_REG2_TAP9_NT_OFFSET 0x00000013
#define RXEQSTORE6_TAP_REG2_TAP9_NT_BITWIDTH 0x00000008
#define RXEQSTORE6_TAP_REG2_TAP9_NT_MASK 0x07F80000
#define RXEQSTORE6_TAP_REG2_TAP9_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE6_TAP_REG2_TAP9_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXEQSTORE6_TAP_REG3_ADDR 0x02000770
#define RXEQSTORE6_TAP_REG3_SIZE 32

 
 
 
#define RXEQSTORE6_TAP_REG3_TAP10_NT_OFFSET 0x00000000
#define RXEQSTORE6_TAP_REG3_TAP10_NT_BITWIDTH 0x00000008
#define RXEQSTORE6_TAP_REG3_TAP10_NT_MASK 0x000000FF
#define RXEQSTORE6_TAP_REG3_TAP10_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE6_TAP_REG3_TAP10_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE6_TAP_REG3_TAP11_NT_OFFSET 0x00000008
#define RXEQSTORE6_TAP_REG3_TAP11_NT_BITWIDTH 0x00000008
#define RXEQSTORE6_TAP_REG3_TAP11_NT_MASK 0x0000FF00
#define RXEQSTORE6_TAP_REG3_TAP11_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE6_TAP_REG3_TAP11_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE6_TAP_REG3_TAP12_NT_OFFSET 0x00000010
#define RXEQSTORE6_TAP_REG3_TAP12_NT_BITWIDTH 0x00000009
#define RXEQSTORE6_TAP_REG3_TAP12_NT_MASK 0x01FF0000
#define RXEQSTORE6_TAP_REG3_TAP12_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE6_TAP_REG3_TAP12_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXEQSTORE6_TAP_REG4_ADDR 0x02000774
#define RXEQSTORE6_TAP_REG4_SIZE 32

 
 
 
#define RXEQSTORE6_TAP_REG4_TAP13_NT_OFFSET 0x00000000
#define RXEQSTORE6_TAP_REG4_TAP13_NT_BITWIDTH 0x0000000A
#define RXEQSTORE6_TAP_REG4_TAP13_NT_MASK 0x000003FF
#define RXEQSTORE6_TAP_REG4_TAP13_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE6_TAP_REG4_TAP13_NT_RESET_VALUE 0x00000080

 
 
 
#define RXEQSTORE6_TAP_REG4_TAP14_NT_OFFSET 0x0000000A
#define RXEQSTORE6_TAP_REG4_TAP14_NT_BITWIDTH 0x00000009
#define RXEQSTORE6_TAP_REG4_TAP14_NT_MASK 0x0007FC00
#define RXEQSTORE6_TAP_REG4_TAP14_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE6_TAP_REG4_TAP14_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE6_TAP_REG4_TAP15_NT_OFFSET 0x00000013
#define RXEQSTORE6_TAP_REG4_TAP15_NT_BITWIDTH 0x00000008
#define RXEQSTORE6_TAP_REG4_TAP15_NT_MASK 0x07F80000
#define RXEQSTORE6_TAP_REG4_TAP15_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE6_TAP_REG4_TAP15_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXEQSTORE6_TAP_REG5_ADDR 0x02000778
#define RXEQSTORE6_TAP_REG5_SIZE 32

 
 
 
#define RXEQSTORE6_TAP_REG5_TAP16_NT_OFFSET 0x00000000
#define RXEQSTORE6_TAP_REG5_TAP16_NT_BITWIDTH 0x00000007
#define RXEQSTORE6_TAP_REG5_TAP16_NT_MASK 0x0000007F
#define RXEQSTORE6_TAP_REG5_TAP16_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE6_TAP_REG5_TAP16_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE6_TAP_REG5_TAP17_NT_OFFSET 0x00000007
#define RXEQSTORE6_TAP_REG5_TAP17_NT_BITWIDTH 0x00000006
#define RXEQSTORE6_TAP_REG5_TAP17_NT_MASK 0x00001F80
#define RXEQSTORE6_TAP_REG5_TAP17_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE6_TAP_REG5_TAP17_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXEQSTORE6_THRES_REG1_ADDR 0x0200077C
#define RXEQSTORE6_THRES_REG1_SIZE 32

 
 
 
#define RXEQSTORE6_THRES_REG1_EL_NT_OFFSET 0x00000000
#define RXEQSTORE6_THRES_REG1_EL_NT_BITWIDTH 0x00000009
#define RXEQSTORE6_THRES_REG1_EL_NT_MASK 0x000001FF
#define RXEQSTORE6_THRES_REG1_EL_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE6_THRES_REG1_EL_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE6_THRES_REG1_EZ_NT_OFFSET 0x00000009
#define RXEQSTORE6_THRES_REG1_EZ_NT_BITWIDTH 0x00000009
#define RXEQSTORE6_THRES_REG1_EZ_NT_MASK 0x0003FE00
#define RXEQSTORE6_THRES_REG1_EZ_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE6_THRES_REG1_EZ_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE6_THRES_REG1_EH_NT_OFFSET 0x00000012
#define RXEQSTORE6_THRES_REG1_EH_NT_BITWIDTH 0x00000009
#define RXEQSTORE6_THRES_REG1_EH_NT_MASK 0x07FC0000
#define RXEQSTORE6_THRES_REG1_EH_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE6_THRES_REG1_EH_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXEQSTORE7_OTHER_REG1_ADDR 0x02000780
#define RXEQSTORE7_OTHER_REG1_SIZE 32

 
 
 
#define RXEQSTORE7_OTHER_REG1_CTLE_BOOST_NT_OFFSET 0x00000000
#define RXEQSTORE7_OTHER_REG1_CTLE_BOOST_NT_BITWIDTH 0x00000004
#define RXEQSTORE7_OTHER_REG1_CTLE_BOOST_NT_MASK 0x0000000F
#define RXEQSTORE7_OTHER_REG1_CTLE_BOOST_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE7_OTHER_REG1_CTLE_BOOST_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE7_OTHER_REG1_VGA_OFFSET_NT_OFFSET 0x00000004
#define RXEQSTORE7_OTHER_REG1_VGA_OFFSET_NT_BITWIDTH 0x00000004
#define RXEQSTORE7_OTHER_REG1_VGA_OFFSET_NT_MASK 0x000000F0
#define RXEQSTORE7_OTHER_REG1_VGA_OFFSET_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE7_OTHER_REG1_VGA_OFFSET_NT_RESET_VALUE 0x00000007

 
 
 
#define RXEQSTORE7_OTHER_REG1_VGA_FINE_NT_OFFSET 0x00000008
#define RXEQSTORE7_OTHER_REG1_VGA_FINE_NT_BITWIDTH 0x00000006
#define RXEQSTORE7_OTHER_REG1_VGA_FINE_NT_MASK 0x00003F00
#define RXEQSTORE7_OTHER_REG1_VGA_FINE_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE7_OTHER_REG1_VGA_FINE_NT_RESET_VALUE 0x00000020

 
 
 
#define RXEQSTORE7_OTHER_REG1_VGA_COARSE_NT_OFFSET 0x0000000E
#define RXEQSTORE7_OTHER_REG1_VGA_COARSE_NT_BITWIDTH 0x00000005
#define RXEQSTORE7_OTHER_REG1_VGA_COARSE_NT_MASK 0x0007C000
#define RXEQSTORE7_OTHER_REG1_VGA_COARSE_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE7_OTHER_REG1_VGA_COARSE_NT_RESET_VALUE 0x0000001F

 
 
 
#define RXEQSTORE7_OTHER_REG1_DFE_COEF_NT_OFFSET 0x00000013
#define RXEQSTORE7_OTHER_REG1_DFE_COEF_NT_BITWIDTH 0x00000008
#define RXEQSTORE7_OTHER_REG1_DFE_COEF_NT_MASK 0x07F80000
#define RXEQSTORE7_OTHER_REG1_DFE_COEF_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE7_OTHER_REG1_DFE_COEF_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXEQSTORE7_SLICER_REG1_ADDR 0x02000784
#define RXEQSTORE7_SLICER_REG1_SIZE 32

 
 
 
#define RXEQSTORE7_SLICER_REG1_EL3_NT_OFFSET 0x00000000
#define RXEQSTORE7_SLICER_REG1_EL3_NT_BITWIDTH 0x00000009
#define RXEQSTORE7_SLICER_REG1_EL3_NT_MASK 0x000001FF
#define RXEQSTORE7_SLICER_REG1_EL3_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE7_SLICER_REG1_EL3_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE7_SLICER_REG1_EL1_NT_OFFSET 0x00000009
#define RXEQSTORE7_SLICER_REG1_EL1_NT_BITWIDTH 0x00000009
#define RXEQSTORE7_SLICER_REG1_EL1_NT_MASK 0x0003FE00
#define RXEQSTORE7_SLICER_REG1_EL1_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE7_SLICER_REG1_EL1_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE7_SLICER_REG1_EH1_NT_OFFSET 0x00000012
#define RXEQSTORE7_SLICER_REG1_EH1_NT_BITWIDTH 0x00000009
#define RXEQSTORE7_SLICER_REG1_EH1_NT_MASK 0x07FC0000
#define RXEQSTORE7_SLICER_REG1_EH1_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE7_SLICER_REG1_EH1_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXEQSTORE7_SLICER_REG2_ADDR 0x02000788
#define RXEQSTORE7_SLICER_REG2_SIZE 32

 
 
 
#define RXEQSTORE7_SLICER_REG2_EH3_NT_OFFSET 0x00000000
#define RXEQSTORE7_SLICER_REG2_EH3_NT_BITWIDTH 0x00000009
#define RXEQSTORE7_SLICER_REG2_EH3_NT_MASK 0x000001FF
#define RXEQSTORE7_SLICER_REG2_EH3_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE7_SLICER_REG2_EH3_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXEQSTORE7_TAP_REG1_ADDR 0x0200078C
#define RXEQSTORE7_TAP_REG1_SIZE 32

 
 
 
#define RXEQSTORE7_TAP_REG1_TAP0_NT_OFFSET 0x00000000
#define RXEQSTORE7_TAP_REG1_TAP0_NT_BITWIDTH 0x00000005
#define RXEQSTORE7_TAP_REG1_TAP0_NT_MASK 0x0000001F
#define RXEQSTORE7_TAP_REG1_TAP0_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE7_TAP_REG1_TAP0_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE7_TAP_REG1_TAP1_NT_OFFSET 0x00000005
#define RXEQSTORE7_TAP_REG1_TAP1_NT_BITWIDTH 0x00000005
#define RXEQSTORE7_TAP_REG1_TAP1_NT_MASK 0x000003E0
#define RXEQSTORE7_TAP_REG1_TAP1_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE7_TAP_REG1_TAP1_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE7_TAP_REG1_TAP2_NT_OFFSET 0x0000000A
#define RXEQSTORE7_TAP_REG1_TAP2_NT_BITWIDTH 0x00000005
#define RXEQSTORE7_TAP_REG1_TAP2_NT_MASK 0x00007C00
#define RXEQSTORE7_TAP_REG1_TAP2_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE7_TAP_REG1_TAP2_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE7_TAP_REG1_TAP3_NT_OFFSET 0x0000000F
#define RXEQSTORE7_TAP_REG1_TAP3_NT_BITWIDTH 0x00000005
#define RXEQSTORE7_TAP_REG1_TAP3_NT_MASK 0x000F8000
#define RXEQSTORE7_TAP_REG1_TAP3_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE7_TAP_REG1_TAP3_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE7_TAP_REG1_TAP4_NT_OFFSET 0x00000014
#define RXEQSTORE7_TAP_REG1_TAP4_NT_BITWIDTH 0x00000005
#define RXEQSTORE7_TAP_REG1_TAP4_NT_MASK 0x01F00000
#define RXEQSTORE7_TAP_REG1_TAP4_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE7_TAP_REG1_TAP4_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE7_TAP_REG1_TAP5_NT_OFFSET 0x00000019
#define RXEQSTORE7_TAP_REG1_TAP5_NT_BITWIDTH 0x00000005
#define RXEQSTORE7_TAP_REG1_TAP5_NT_MASK 0x3E000000
#define RXEQSTORE7_TAP_REG1_TAP5_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE7_TAP_REG1_TAP5_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXEQSTORE7_TAP_REG2_ADDR 0x02000790
#define RXEQSTORE7_TAP_REG2_SIZE 32

 
 
 
#define RXEQSTORE7_TAP_REG2_TAP6_NT_OFFSET 0x00000000
#define RXEQSTORE7_TAP_REG2_TAP6_NT_BITWIDTH 0x00000006
#define RXEQSTORE7_TAP_REG2_TAP6_NT_MASK 0x0000003F
#define RXEQSTORE7_TAP_REG2_TAP6_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE7_TAP_REG2_TAP6_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE7_TAP_REG2_TAP7_NT_OFFSET 0x00000006
#define RXEQSTORE7_TAP_REG2_TAP7_NT_BITWIDTH 0x00000006
#define RXEQSTORE7_TAP_REG2_TAP7_NT_MASK 0x00000FC0
#define RXEQSTORE7_TAP_REG2_TAP7_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE7_TAP_REG2_TAP7_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE7_TAP_REG2_TAP8_NT_OFFSET 0x0000000C
#define RXEQSTORE7_TAP_REG2_TAP8_NT_BITWIDTH 0x00000007
#define RXEQSTORE7_TAP_REG2_TAP8_NT_MASK 0x0007F000
#define RXEQSTORE7_TAP_REG2_TAP8_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE7_TAP_REG2_TAP8_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE7_TAP_REG2_TAP9_NT_OFFSET 0x00000013
#define RXEQSTORE7_TAP_REG2_TAP9_NT_BITWIDTH 0x00000008
#define RXEQSTORE7_TAP_REG2_TAP9_NT_MASK 0x07F80000
#define RXEQSTORE7_TAP_REG2_TAP9_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE7_TAP_REG2_TAP9_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXEQSTORE7_TAP_REG3_ADDR 0x02000794
#define RXEQSTORE7_TAP_REG3_SIZE 32

 
 
 
#define RXEQSTORE7_TAP_REG3_TAP10_NT_OFFSET 0x00000000
#define RXEQSTORE7_TAP_REG3_TAP10_NT_BITWIDTH 0x00000008
#define RXEQSTORE7_TAP_REG3_TAP10_NT_MASK 0x000000FF
#define RXEQSTORE7_TAP_REG3_TAP10_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE7_TAP_REG3_TAP10_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE7_TAP_REG3_TAP11_NT_OFFSET 0x00000008
#define RXEQSTORE7_TAP_REG3_TAP11_NT_BITWIDTH 0x00000008
#define RXEQSTORE7_TAP_REG3_TAP11_NT_MASK 0x0000FF00
#define RXEQSTORE7_TAP_REG3_TAP11_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE7_TAP_REG3_TAP11_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE7_TAP_REG3_TAP12_NT_OFFSET 0x00000010
#define RXEQSTORE7_TAP_REG3_TAP12_NT_BITWIDTH 0x00000009
#define RXEQSTORE7_TAP_REG3_TAP12_NT_MASK 0x01FF0000
#define RXEQSTORE7_TAP_REG3_TAP12_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE7_TAP_REG3_TAP12_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXEQSTORE7_TAP_REG4_ADDR 0x02000798
#define RXEQSTORE7_TAP_REG4_SIZE 32

 
 
 
#define RXEQSTORE7_TAP_REG4_TAP13_NT_OFFSET 0x00000000
#define RXEQSTORE7_TAP_REG4_TAP13_NT_BITWIDTH 0x0000000A
#define RXEQSTORE7_TAP_REG4_TAP13_NT_MASK 0x000003FF
#define RXEQSTORE7_TAP_REG4_TAP13_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE7_TAP_REG4_TAP13_NT_RESET_VALUE 0x00000080

 
 
 
#define RXEQSTORE7_TAP_REG4_TAP14_NT_OFFSET 0x0000000A
#define RXEQSTORE7_TAP_REG4_TAP14_NT_BITWIDTH 0x00000009
#define RXEQSTORE7_TAP_REG4_TAP14_NT_MASK 0x0007FC00
#define RXEQSTORE7_TAP_REG4_TAP14_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE7_TAP_REG4_TAP14_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE7_TAP_REG4_TAP15_NT_OFFSET 0x00000013
#define RXEQSTORE7_TAP_REG4_TAP15_NT_BITWIDTH 0x00000008
#define RXEQSTORE7_TAP_REG4_TAP15_NT_MASK 0x07F80000
#define RXEQSTORE7_TAP_REG4_TAP15_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE7_TAP_REG4_TAP15_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXEQSTORE7_TAP_REG5_ADDR 0x0200079C
#define RXEQSTORE7_TAP_REG5_SIZE 32

 
 
 
#define RXEQSTORE7_TAP_REG5_TAP16_NT_OFFSET 0x00000000
#define RXEQSTORE7_TAP_REG5_TAP16_NT_BITWIDTH 0x00000007
#define RXEQSTORE7_TAP_REG5_TAP16_NT_MASK 0x0000007F
#define RXEQSTORE7_TAP_REG5_TAP16_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE7_TAP_REG5_TAP16_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE7_TAP_REG5_TAP17_NT_OFFSET 0x00000007
#define RXEQSTORE7_TAP_REG5_TAP17_NT_BITWIDTH 0x00000006
#define RXEQSTORE7_TAP_REG5_TAP17_NT_MASK 0x00001F80
#define RXEQSTORE7_TAP_REG5_TAP17_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE7_TAP_REG5_TAP17_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXEQSTORE7_THRES_REG1_ADDR 0x020007A0
#define RXEQSTORE7_THRES_REG1_SIZE 32

 
 
 
#define RXEQSTORE7_THRES_REG1_EL_NT_OFFSET 0x00000000
#define RXEQSTORE7_THRES_REG1_EL_NT_BITWIDTH 0x00000009
#define RXEQSTORE7_THRES_REG1_EL_NT_MASK 0x000001FF
#define RXEQSTORE7_THRES_REG1_EL_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE7_THRES_REG1_EL_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE7_THRES_REG1_EZ_NT_OFFSET 0x00000009
#define RXEQSTORE7_THRES_REG1_EZ_NT_BITWIDTH 0x00000009
#define RXEQSTORE7_THRES_REG1_EZ_NT_MASK 0x0003FE00
#define RXEQSTORE7_THRES_REG1_EZ_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE7_THRES_REG1_EZ_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE7_THRES_REG1_EH_NT_OFFSET 0x00000012
#define RXEQSTORE7_THRES_REG1_EH_NT_BITWIDTH 0x00000009
#define RXEQSTORE7_THRES_REG1_EH_NT_MASK 0x07FC0000
#define RXEQSTORE7_THRES_REG1_EH_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE7_THRES_REG1_EH_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXEQSTORE_CTRL_ADDR 0x020007A4
#define RXEQSTORE_CTRL_SIZE 32

 
 
 
#define RXEQSTORE_CTRL_RXEQSTORE_SEL_OFFSET 0x00000000
#define RXEQSTORE_CTRL_RXEQSTORE_SEL_BITWIDTH 0x00000003
#define RXEQSTORE_CTRL_RXEQSTORE_SEL_MASK 0x00000007
#define RXEQSTORE_CTRL_RXEQSTORE_SEL_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE_CTRL_RXEQSTORE_SEL_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE_CTRL_COEFF_INIT_SET_OFFSET 0x00000003
#define RXEQSTORE_CTRL_COEFF_INIT_SET_BITWIDTH 0x00000001
#define RXEQSTORE_CTRL_COEFF_INIT_SET_MASK 0x00000008
#define RXEQSTORE_CTRL_COEFF_INIT_SET_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE_CTRL_COEFF_INIT_SET_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE_CTRL_DFE_INIT_SET_OFFSET 0x00000004
#define RXEQSTORE_CTRL_DFE_INIT_SET_BITWIDTH 0x00000001
#define RXEQSTORE_CTRL_DFE_INIT_SET_MASK 0x00000010
#define RXEQSTORE_CTRL_DFE_INIT_SET_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE_CTRL_DFE_INIT_SET_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE_CTRL_THRESHOLD_INIT_SET_OFFSET 0x00000005
#define RXEQSTORE_CTRL_THRESHOLD_INIT_SET_BITWIDTH 0x00000001
#define RXEQSTORE_CTRL_THRESHOLD_INIT_SET_MASK 0x00000020
#define RXEQSTORE_CTRL_THRESHOLD_INIT_SET_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE_CTRL_THRESHOLD_INIT_SET_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE_CTRL_TARGET_INIT_SET_OFFSET 0x00000006
#define RXEQSTORE_CTRL_TARGET_INIT_SET_BITWIDTH 0x00000001
#define RXEQSTORE_CTRL_TARGET_INIT_SET_MASK 0x00000040
#define RXEQSTORE_CTRL_TARGET_INIT_SET_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE_CTRL_TARGET_INIT_SET_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE_CTRL_VGA_OFFSET_INIT_SET_OFFSET 0x00000007
#define RXEQSTORE_CTRL_VGA_OFFSET_INIT_SET_BITWIDTH 0x00000001
#define RXEQSTORE_CTRL_VGA_OFFSET_INIT_SET_MASK 0x00000080
#define RXEQSTORE_CTRL_VGA_OFFSET_INIT_SET_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE_CTRL_VGA_OFFSET_INIT_SET_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE_CTRL_COEFF_OVRD_SET_OFFSET 0x00000008
#define RXEQSTORE_CTRL_COEFF_OVRD_SET_BITWIDTH 0x00000001
#define RXEQSTORE_CTRL_COEFF_OVRD_SET_MASK 0x00000100
#define RXEQSTORE_CTRL_COEFF_OVRD_SET_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE_CTRL_COEFF_OVRD_SET_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE_CTRL_DFE_OVRD_SET_OFFSET 0x00000009
#define RXEQSTORE_CTRL_DFE_OVRD_SET_BITWIDTH 0x00000001
#define RXEQSTORE_CTRL_DFE_OVRD_SET_MASK 0x00000200
#define RXEQSTORE_CTRL_DFE_OVRD_SET_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE_CTRL_DFE_OVRD_SET_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE_CTRL_THRESHOLD_OVRD_SET_OFFSET 0x0000000A
#define RXEQSTORE_CTRL_THRESHOLD_OVRD_SET_BITWIDTH 0x00000001
#define RXEQSTORE_CTRL_THRESHOLD_OVRD_SET_MASK 0x00000400
#define RXEQSTORE_CTRL_THRESHOLD_OVRD_SET_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE_CTRL_THRESHOLD_OVRD_SET_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE_CTRL_TARGET_OVRD_SET_OFFSET 0x0000000B
#define RXEQSTORE_CTRL_TARGET_OVRD_SET_BITWIDTH 0x00000001
#define RXEQSTORE_CTRL_TARGET_OVRD_SET_MASK 0x00000800
#define RXEQSTORE_CTRL_TARGET_OVRD_SET_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE_CTRL_TARGET_OVRD_SET_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE_CTRL_CTLE_BOOST_OVRD_SET_OFFSET 0x0000000C
#define RXEQSTORE_CTRL_CTLE_BOOST_OVRD_SET_BITWIDTH 0x00000001
#define RXEQSTORE_CTRL_CTLE_BOOST_OVRD_SET_MASK 0x00001000
#define RXEQSTORE_CTRL_CTLE_BOOST_OVRD_SET_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE_CTRL_CTLE_BOOST_OVRD_SET_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE_CTRL_VGA_OFFSET_OVRD_SET_OFFSET 0x0000000D
#define RXEQSTORE_CTRL_VGA_OFFSET_OVRD_SET_BITWIDTH 0x00000001
#define RXEQSTORE_CTRL_VGA_OFFSET_OVRD_SET_MASK 0x00002000
#define RXEQSTORE_CTRL_VGA_OFFSET_OVRD_SET_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE_CTRL_VGA_OFFSET_OVRD_SET_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE_CTRL_VGA_COARSEFINE_OVRD_SET_OFFSET 0x0000000E
#define RXEQSTORE_CTRL_VGA_COARSEFINE_OVRD_SET_BITWIDTH 0x00000001
#define RXEQSTORE_CTRL_VGA_COARSEFINE_OVRD_SET_MASK 0x00004000
#define RXEQSTORE_CTRL_VGA_COARSEFINE_OVRD_SET_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE_CTRL_VGA_COARSEFINE_OVRD_SET_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE_CTRL_RXEQSTORE_SET_OFFSET 0x0000000F
#define RXEQSTORE_CTRL_RXEQSTORE_SET_BITWIDTH 0x00000001
#define RXEQSTORE_CTRL_RXEQSTORE_SET_MASK 0x00008000
#define RXEQSTORE_CTRL_RXEQSTORE_SET_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE_CTRL_RXEQSTORE_SET_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE_CTRL_COEFF_BYPASS_SET_OFFSET 0x00000010
#define RXEQSTORE_CTRL_COEFF_BYPASS_SET_BITWIDTH 0x00000001
#define RXEQSTORE_CTRL_COEFF_BYPASS_SET_MASK 0x00010000
#define RXEQSTORE_CTRL_COEFF_BYPASS_SET_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE_CTRL_COEFF_BYPASS_SET_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE_CTRL_DFE_BYPASS_SET_OFFSET 0x00000011
#define RXEQSTORE_CTRL_DFE_BYPASS_SET_BITWIDTH 0x00000001
#define RXEQSTORE_CTRL_DFE_BYPASS_SET_MASK 0x00020000
#define RXEQSTORE_CTRL_DFE_BYPASS_SET_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE_CTRL_DFE_BYPASS_SET_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE_CTRL_THRESHOLD_BYPASS_SET_OFFSET 0x00000012
#define RXEQSTORE_CTRL_THRESHOLD_BYPASS_SET_BITWIDTH 0x00000001
#define RXEQSTORE_CTRL_THRESHOLD_BYPASS_SET_MASK 0x00040000
#define RXEQSTORE_CTRL_THRESHOLD_BYPASS_SET_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE_CTRL_THRESHOLD_BYPASS_SET_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE_CTRL_TARGET_BYPASS_SET_OFFSET 0x00000013
#define RXEQSTORE_CTRL_TARGET_BYPASS_SET_BITWIDTH 0x00000001
#define RXEQSTORE_CTRL_TARGET_BYPASS_SET_MASK 0x00080000
#define RXEQSTORE_CTRL_TARGET_BYPASS_SET_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE_CTRL_TARGET_BYPASS_SET_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE_CTRL_CTLE_BOOST_BYPASS_SET_OFFSET 0x00000014
#define RXEQSTORE_CTRL_CTLE_BOOST_BYPASS_SET_BITWIDTH 0x00000001
#define RXEQSTORE_CTRL_CTLE_BOOST_BYPASS_SET_MASK 0x00100000
#define RXEQSTORE_CTRL_CTLE_BOOST_BYPASS_SET_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE_CTRL_CTLE_BOOST_BYPASS_SET_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE_CTRL_VGA_OFFSET_BYPASS_SET_OFFSET 0x00000015
#define RXEQSTORE_CTRL_VGA_OFFSET_BYPASS_SET_BITWIDTH 0x00000001
#define RXEQSTORE_CTRL_VGA_OFFSET_BYPASS_SET_MASK 0x00200000
#define RXEQSTORE_CTRL_VGA_OFFSET_BYPASS_SET_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE_CTRL_VGA_OFFSET_BYPASS_SET_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE_CTRL_VGA_COARSEFINE_BYPASS_SET_OFFSET 0x00000016
#define RXEQSTORE_CTRL_VGA_COARSEFINE_BYPASS_SET_BITWIDTH 0x00000001
#define RXEQSTORE_CTRL_VGA_COARSEFINE_BYPASS_SET_MASK 0x00400000
#define RXEQSTORE_CTRL_VGA_COARSEFINE_BYPASS_SET_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE_CTRL_VGA_COARSEFINE_BYPASS_SET_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE_CTRL_COEFF_BYPASS_CLR_OFFSET 0x00000018
#define RXEQSTORE_CTRL_COEFF_BYPASS_CLR_BITWIDTH 0x00000001
#define RXEQSTORE_CTRL_COEFF_BYPASS_CLR_MASK 0x01000000
#define RXEQSTORE_CTRL_COEFF_BYPASS_CLR_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE_CTRL_COEFF_BYPASS_CLR_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE_CTRL_DFE_BYPASS_CLR_OFFSET 0x00000019
#define RXEQSTORE_CTRL_DFE_BYPASS_CLR_BITWIDTH 0x00000001
#define RXEQSTORE_CTRL_DFE_BYPASS_CLR_MASK 0x02000000
#define RXEQSTORE_CTRL_DFE_BYPASS_CLR_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE_CTRL_DFE_BYPASS_CLR_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE_CTRL_THRESHOLD_BYPASS_CLR_OFFSET 0x0000001A
#define RXEQSTORE_CTRL_THRESHOLD_BYPASS_CLR_BITWIDTH 0x00000001
#define RXEQSTORE_CTRL_THRESHOLD_BYPASS_CLR_MASK 0x04000000
#define RXEQSTORE_CTRL_THRESHOLD_BYPASS_CLR_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE_CTRL_THRESHOLD_BYPASS_CLR_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE_CTRL_TARGET_BYPASS_CLR_OFFSET 0x0000001B
#define RXEQSTORE_CTRL_TARGET_BYPASS_CLR_BITWIDTH 0x00000001
#define RXEQSTORE_CTRL_TARGET_BYPASS_CLR_MASK 0x08000000
#define RXEQSTORE_CTRL_TARGET_BYPASS_CLR_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE_CTRL_TARGET_BYPASS_CLR_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE_CTRL_CTLE_BOOST_BYPASS_CLR_OFFSET 0x0000001C
#define RXEQSTORE_CTRL_CTLE_BOOST_BYPASS_CLR_BITWIDTH 0x00000001
#define RXEQSTORE_CTRL_CTLE_BOOST_BYPASS_CLR_MASK 0x10000000
#define RXEQSTORE_CTRL_CTLE_BOOST_BYPASS_CLR_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE_CTRL_CTLE_BOOST_BYPASS_CLR_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE_CTRL_VGA_OFFSET_BYPASS_CLR_OFFSET 0x0000001D
#define RXEQSTORE_CTRL_VGA_OFFSET_BYPASS_CLR_BITWIDTH 0x00000001
#define RXEQSTORE_CTRL_VGA_OFFSET_BYPASS_CLR_MASK 0x20000000
#define RXEQSTORE_CTRL_VGA_OFFSET_BYPASS_CLR_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE_CTRL_VGA_OFFSET_BYPASS_CLR_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE_CTRL_VGA_COARSEFINE_BYPASS_CLR_OFFSET 0x0000001E
#define RXEQSTORE_CTRL_VGA_COARSEFINE_BYPASS_CLR_BITWIDTH 0x00000001
#define RXEQSTORE_CTRL_VGA_COARSEFINE_BYPASS_CLR_MASK 0x40000000
#define RXEQSTORE_CTRL_VGA_COARSEFINE_BYPASS_CLR_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE_CTRL_VGA_COARSEFINE_BYPASS_CLR_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXEQSTORE_CTRL2_ADDR 0x020007A8
#define RXEQSTORE_CTRL2_SIZE 32

 
 
 
#define RXEQSTORE_CTRL2_RXEQSTORE_COPY_OFFSET 0x00000000
#define RXEQSTORE_CTRL2_RXEQSTORE_COPY_BITWIDTH 0x00000008
#define RXEQSTORE_CTRL2_RXEQSTORE_COPY_MASK 0x000000FF
#define RXEQSTORE_CTRL2_RXEQSTORE_COPY_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE_CTRL2_RXEQSTORE_COPY_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE_CTRL2_RXEQSTORE_COPYSRC_OFFSET 0x00000008
#define RXEQSTORE_CTRL2_RXEQSTORE_COPYSRC_BITWIDTH 0x00000003
#define RXEQSTORE_CTRL2_RXEQSTORE_COPYSRC_MASK 0x00000700
#define RXEQSTORE_CTRL2_RXEQSTORE_COPYSRC_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE_CTRL2_RXEQSTORE_COPYSRC_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXEQSTORE_MUX_ADDR 0x020007AC
#define RXEQSTORE_MUX_SIZE 32

 
 
 
#define RXEQSTORE_MUX_SEL0_NT_OFFSET 0x00000000
#define RXEQSTORE_MUX_SEL0_NT_BITWIDTH 0x00000003
#define RXEQSTORE_MUX_SEL0_NT_MASK 0x00000007
#define RXEQSTORE_MUX_SEL0_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE_MUX_SEL0_NT_RESET_VALUE 0x00000000

 
 
 
#define RXEQSTORE_MUX_SEL1_NT_OFFSET 0x00000003
#define RXEQSTORE_MUX_SEL1_NT_BITWIDTH 0x00000003
#define RXEQSTORE_MUX_SEL1_NT_MASK 0x00000038
#define RXEQSTORE_MUX_SEL1_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE_MUX_SEL1_NT_RESET_VALUE 0x00000001

 
 
 
#define RXEQSTORE_MUX_SEL2_NT_OFFSET 0x00000008
#define RXEQSTORE_MUX_SEL2_NT_BITWIDTH 0x00000003
#define RXEQSTORE_MUX_SEL2_NT_MASK 0x00000700
#define RXEQSTORE_MUX_SEL2_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE_MUX_SEL2_NT_RESET_VALUE 0x00000002

 
 
 
#define RXEQSTORE_MUX_SEL3_NT_OFFSET 0x0000000C
#define RXEQSTORE_MUX_SEL3_NT_BITWIDTH 0x00000003
#define RXEQSTORE_MUX_SEL3_NT_MASK 0x00007000
#define RXEQSTORE_MUX_SEL3_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE_MUX_SEL3_NT_RESET_VALUE 0x00000003

 
 
 
#define RXEQSTORE_MUX_SEL4_NT_OFFSET 0x00000010
#define RXEQSTORE_MUX_SEL4_NT_BITWIDTH 0x00000003
#define RXEQSTORE_MUX_SEL4_NT_MASK 0x00070000
#define RXEQSTORE_MUX_SEL4_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE_MUX_SEL4_NT_RESET_VALUE 0x00000004

 
 
 
#define RXEQSTORE_MUX_SEL5_NT_OFFSET 0x00000013
#define RXEQSTORE_MUX_SEL5_NT_BITWIDTH 0x00000003
#define RXEQSTORE_MUX_SEL5_NT_MASK 0x00380000
#define RXEQSTORE_MUX_SEL5_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE_MUX_SEL5_NT_RESET_VALUE 0x00000005

 
 
 
#define RXEQSTORE_MUX_SEL6_NT_OFFSET 0x00000016
#define RXEQSTORE_MUX_SEL6_NT_BITWIDTH 0x00000003
#define RXEQSTORE_MUX_SEL6_NT_MASK 0x01C00000
#define RXEQSTORE_MUX_SEL6_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE_MUX_SEL6_NT_RESET_VALUE 0x00000006

 
 
 
#define RXEQSTORE_MUX_SEL7_NT_OFFSET 0x0000001A
#define RXEQSTORE_MUX_SEL7_NT_BITWIDTH 0x00000003
#define RXEQSTORE_MUX_SEL7_NT_MASK 0x1C000000
#define RXEQSTORE_MUX_SEL7_NT_ACCESS AW_CSR_READ_WRITE
#define RXEQSTORE_MUX_SEL7_NT_RESET_VALUE 0x00000007

 
 
 
 
 
#define RXIFFSM_CTRL_ADDR 0x020007B0
#define RXIFFSM_CTRL_SIZE 32

 
 
 
#define RXIFFSM_CTRL_RXIFFSM_CMN_PUP_POWER_STATE_OFFSET 0x00000000
#define RXIFFSM_CTRL_RXIFFSM_CMN_PUP_POWER_STATE_BITWIDTH 0x00000003
#define RXIFFSM_CTRL_RXIFFSM_CMN_PUP_POWER_STATE_MASK 0x00000007
#define RXIFFSM_CTRL_RXIFFSM_CMN_PUP_POWER_STATE_ACCESS AW_CSR_READ_WRITE
#define RXIFFSM_CTRL_RXIFFSM_CMN_PUP_POWER_STATE_RESET_VALUE 0x00000003

 
 
 
#define RXIFFSM_CTRL_RXIFFSM_L1CTRL_OFFSET 0x00000003
#define RXIFFSM_CTRL_RXIFFSM_L1CTRL_BITWIDTH 0x00000008
#define RXIFFSM_CTRL_RXIFFSM_L1CTRL_MASK 0x000007F8
#define RXIFFSM_CTRL_RXIFFSM_L1CTRL_ACCESS AW_CSR_READ_WRITE
#define RXIFFSM_CTRL_RXIFFSM_L1CTRL_RESET_VALUE 0x00000020

 
 
 
#define RXIFFSM_CTRL_RXIFFSM_INIT_RATE_OFFSET 0x0000000B
#define RXIFFSM_CTRL_RXIFFSM_INIT_RATE_BITWIDTH 0x00000003
#define RXIFFSM_CTRL_RXIFFSM_INIT_RATE_MASK 0x00003800
#define RXIFFSM_CTRL_RXIFFSM_INIT_RATE_ACCESS AW_CSR_READ_WRITE
#define RXIFFSM_CTRL_RXIFFSM_INIT_RATE_RESET_VALUE 0x00000000

 
 
 
#define RXIFFSM_CTRL_RXIFFSM_INIT_WIDTH_OFFSET 0x00000010
#define RXIFFSM_CTRL_RXIFFSM_INIT_WIDTH_BITWIDTH 0x00000004
#define RXIFFSM_CTRL_RXIFFSM_INIT_WIDTH_MASK 0x000F0000
#define RXIFFSM_CTRL_RXIFFSM_INIT_WIDTH_ACCESS AW_CSR_READ_WRITE
#define RXIFFSM_CTRL_RXIFFSM_INIT_WIDTH_RESET_VALUE 0x00000000

 
 
 
#define RXIFFSM_CTRL_RXIFFSM_INIT_PAM_OFFSET 0x00000014
#define RXIFFSM_CTRL_RXIFFSM_INIT_PAM_BITWIDTH 0x00000001
#define RXIFFSM_CTRL_RXIFFSM_INIT_PAM_MASK 0x00100000
#define RXIFFSM_CTRL_RXIFFSM_INIT_PAM_ACCESS AW_CSR_READ_WRITE
#define RXIFFSM_CTRL_RXIFFSM_INIT_PAM_RESET_VALUE 0x00000000

 
 
 
#define RXIFFSM_CTRL_RXIFFSM_INIT_PAM_GRAY_OFFSET 0x00000015
#define RXIFFSM_CTRL_RXIFFSM_INIT_PAM_GRAY_BITWIDTH 0x00000001
#define RXIFFSM_CTRL_RXIFFSM_INIT_PAM_GRAY_MASK 0x00200000
#define RXIFFSM_CTRL_RXIFFSM_INIT_PAM_GRAY_ACCESS AW_CSR_READ_WRITE
#define RXIFFSM_CTRL_RXIFFSM_INIT_PAM_GRAY_RESET_VALUE 0x00000000

 
 
 
#define RXIFFSM_CTRL_RXIFFSM_INIT_PAM_PRE_OFFSET 0x00000016
#define RXIFFSM_CTRL_RXIFFSM_INIT_PAM_PRE_BITWIDTH 0x00000001
#define RXIFFSM_CTRL_RXIFFSM_INIT_PAM_PRE_MASK 0x00400000
#define RXIFFSM_CTRL_RXIFFSM_INIT_PAM_PRE_ACCESS AW_CSR_READ_WRITE
#define RXIFFSM_CTRL_RXIFFSM_INIT_PAM_PRE_RESET_VALUE 0x00000000

 
 
 
#define RXIFFSM_CTRL_RXIFFSM_INIT_OFFSET 0x00000017
#define RXIFFSM_CTRL_RXIFFSM_INIT_BITWIDTH 0x00000001
#define RXIFFSM_CTRL_RXIFFSM_INIT_MASK 0x00800000
#define RXIFFSM_CTRL_RXIFFSM_INIT_ACCESS AW_CSR_READ_WRITE
#define RXIFFSM_CTRL_RXIFFSM_INIT_RESET_VALUE 0x00000000

 
 
 
#define RXIFFSM_CTRL_RXIFFSM_GENERAL_REQ_A_OFFSET 0x00000018
#define RXIFFSM_CTRL_RXIFFSM_GENERAL_REQ_A_BITWIDTH 0x00000001
#define RXIFFSM_CTRL_RXIFFSM_GENERAL_REQ_A_MASK 0x01000000
#define RXIFFSM_CTRL_RXIFFSM_GENERAL_REQ_A_ACCESS AW_CSR_READ_WRITE
#define RXIFFSM_CTRL_RXIFFSM_GENERAL_REQ_A_RESET_VALUE 0x00000000

 
 
 
#define RXIFFSM_CTRL_RXIFFSM_RCHNG_AFTER_RESET_OFFSET 0x00000019
#define RXIFFSM_CTRL_RXIFFSM_RCHNG_AFTER_RESET_BITWIDTH 0x00000001
#define RXIFFSM_CTRL_RXIFFSM_RCHNG_AFTER_RESET_MASK 0x02000000
#define RXIFFSM_CTRL_RXIFFSM_RCHNG_AFTER_RESET_ACCESS AW_CSR_READ_WRITE
#define RXIFFSM_CTRL_RXIFFSM_RCHNG_AFTER_RESET_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXIFFSM_LINKEVAL_ADDR 0x020007B4
#define RXIFFSM_LINKEVAL_SIZE 32

 
 
 
 
 
#define RXIFFSM_LINKEVAL_RXIFFSM_LINKEVAL_OVR_ENA_OFFSET 0x00000000
#define RXIFFSM_LINKEVAL_RXIFFSM_LINKEVAL_OVR_ENA_BITWIDTH 0x00000001
#define RXIFFSM_LINKEVAL_RXIFFSM_LINKEVAL_OVR_ENA_MASK 0x00000001
#define RXIFFSM_LINKEVAL_RXIFFSM_LINKEVAL_OVR_ENA_ACCESS AW_CSR_READ_WRITE
#define RXIFFSM_LINKEVAL_RXIFFSM_LINKEVAL_OVR_ENA_RESET_VALUE 0x00000000

 
 
 
#define RXIFFSM_LINKEVAL_RXIFFSM_LINKEVAL_REQ_OVR_OFFSET 0x00000001
#define RXIFFSM_LINKEVAL_RXIFFSM_LINKEVAL_REQ_OVR_BITWIDTH 0x00000001
#define RXIFFSM_LINKEVAL_RXIFFSM_LINKEVAL_REQ_OVR_MASK 0x00000002
#define RXIFFSM_LINKEVAL_RXIFFSM_LINKEVAL_REQ_OVR_ACCESS AW_CSR_READ_WRITE
#define RXIFFSM_LINKEVAL_RXIFFSM_LINKEVAL_REQ_OVR_RESET_VALUE 0x00000000

 
 
 
#define RXIFFSM_LINKEVAL_RXIFFSM_LINKEVAL_TYPE_OVR_OFFSET 0x00000002
#define RXIFFSM_LINKEVAL_RXIFFSM_LINKEVAL_TYPE_OVR_BITWIDTH 0x00000003
#define RXIFFSM_LINKEVAL_RXIFFSM_LINKEVAL_TYPE_OVR_MASK 0x0000001C
#define RXIFFSM_LINKEVAL_RXIFFSM_LINKEVAL_TYPE_OVR_ACCESS AW_CSR_READ_WRITE
#define RXIFFSM_LINKEVAL_RXIFFSM_LINKEVAL_TYPE_OVR_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXIFFSM_LINKEVAL_REG2_ADDR 0x020007B8
#define RXIFFSM_LINKEVAL_REG2_SIZE 32

 
 
 
#define RXIFFSM_LINKEVAL_REG2_RXIFFSM_LINKEVAL_ACK_OFFSET 0x00000005
#define RXIFFSM_LINKEVAL_REG2_RXIFFSM_LINKEVAL_ACK_BITWIDTH 0x00000001
#define RXIFFSM_LINKEVAL_REG2_RXIFFSM_LINKEVAL_ACK_MASK 0x00000020
#define RXIFFSM_LINKEVAL_REG2_RXIFFSM_LINKEVAL_ACK_ACCESS AW_CSR_READ_ONLY
#define RXIFFSM_LINKEVAL_REG2_RXIFFSM_LINKEVAL_ACK_RESET_VALUE 0x00000000

 
 
 
#define RXIFFSM_LINKEVAL_REG2_RXIFFSM_LINKEVAL_FOM_OFFSET 0x00000008
#define RXIFFSM_LINKEVAL_REG2_RXIFFSM_LINKEVAL_FOM_BITWIDTH 0x00000008
#define RXIFFSM_LINKEVAL_REG2_RXIFFSM_LINKEVAL_FOM_MASK 0x0000FF00
#define RXIFFSM_LINKEVAL_REG2_RXIFFSM_LINKEVAL_FOM_ACCESS AW_CSR_READ_ONLY
#define RXIFFSM_LINKEVAL_REG2_RXIFFSM_LINKEVAL_FOM_RESET_VALUE 0x00000000

 
 
 
#define RXIFFSM_LINKEVAL_REG2_RXIFFSM_LINKEVAL_DIR_OFFSET 0x00000010
#define RXIFFSM_LINKEVAL_REG2_RXIFFSM_LINKEVAL_DIR_BITWIDTH 0x0000000A
#define RXIFFSM_LINKEVAL_REG2_RXIFFSM_LINKEVAL_DIR_MASK 0x03FF0000
#define RXIFFSM_LINKEVAL_REG2_RXIFFSM_LINKEVAL_DIR_ACCESS AW_CSR_READ_ONLY
#define RXIFFSM_LINKEVAL_REG2_RXIFFSM_LINKEVAL_DIR_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXIFFSM_STAT_ADDR 0x020007BC
#define RXIFFSM_STAT_SIZE 32

 
 
 
#define RXIFFSM_STAT_RXIFFSM_STATE_OFFSET 0x00000000
#define RXIFFSM_STAT_RXIFFSM_STATE_BITWIDTH 0x00000006
#define RXIFFSM_STAT_RXIFFSM_STATE_MASK 0x0000003F
#define RXIFFSM_STAT_RXIFFSM_STATE_ACCESS AW_CSR_READ_ONLY
#define RXIFFSM_STAT_RXIFFSM_STATE_RESET_VALUE 0x00000000

 
 
 
#define RXIFFSM_STAT_RXIFFSM_GENERAL_ACK_OFFSET 0x00000006
#define RXIFFSM_STAT_RXIFFSM_GENERAL_ACK_BITWIDTH 0x00000001
#define RXIFFSM_STAT_RXIFFSM_GENERAL_ACK_MASK 0x00000040
#define RXIFFSM_STAT_RXIFFSM_GENERAL_ACK_ACCESS AW_CSR_READ_ONLY
#define RXIFFSM_STAT_RXIFFSM_GENERAL_ACK_RESET_VALUE 0x00000000

 
 
 
#define RXIFFSM_STAT_PCIE_SRIS_NT_OFFSET 0x00000007
#define RXIFFSM_STAT_PCIE_SRIS_NT_BITWIDTH 0x00000001
#define RXIFFSM_STAT_PCIE_SRIS_NT_MASK 0x00000080
#define RXIFFSM_STAT_PCIE_SRIS_NT_ACCESS AW_CSR_READ_ONLY
#define RXIFFSM_STAT_PCIE_SRIS_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXLINKEVAL_STAT_ADDR 0x020007C0
#define RXLINKEVAL_STAT_SIZE 32

 
 
 
#define RXLINKEVAL_STAT_RXLINKEVAL_FOM_OFFSET 0x00000000
#define RXLINKEVAL_STAT_RXLINKEVAL_FOM_BITWIDTH 0x00000008
#define RXLINKEVAL_STAT_RXLINKEVAL_FOM_MASK 0x000000FF
#define RXLINKEVAL_STAT_RXLINKEVAL_FOM_ACCESS AW_CSR_READ_WRITE
#define RXLINKEVAL_STAT_RXLINKEVAL_FOM_RESET_VALUE 0x00000000

 
 
 
#define RXLINKEVAL_STAT_RXLINKEVAL_DIR_OFFSET 0x00000010
#define RXLINKEVAL_STAT_RXLINKEVAL_DIR_BITWIDTH 0x0000000A
#define RXLINKEVAL_STAT_RXLINKEVAL_DIR_MASK 0x03FF0000
#define RXLINKEVAL_STAT_RXLINKEVAL_DIR_ACCESS AW_CSR_READ_WRITE
#define RXLINKEVAL_STAT_RXLINKEVAL_DIR_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXMARGIN_ADDR 0x020007C4
#define RXMARGIN_SIZE 32

 
 
 
#define RXMARGIN_VOLT_OFFSET_NT_OFFSET 0x00000000
#define RXMARGIN_VOLT_OFFSET_NT_BITWIDTH 0x00000007
#define RXMARGIN_VOLT_OFFSET_NT_MASK 0x0000007F
#define RXMARGIN_VOLT_OFFSET_NT_ACCESS AW_CSR_READ_WRITE
#define RXMARGIN_VOLT_OFFSET_NT_RESET_VALUE 0x00000000

 
 
 
#define RXMARGIN_VOLT_DIR_NT_OFFSET 0x00000007
#define RXMARGIN_VOLT_DIR_NT_BITWIDTH 0x00000001
#define RXMARGIN_VOLT_DIR_NT_MASK 0x00000080
#define RXMARGIN_VOLT_DIR_NT_ACCESS AW_CSR_READ_WRITE
#define RXMARGIN_VOLT_DIR_NT_RESET_VALUE 0x00000000

 
 
 
#define RXMARGIN_TIME_OFFSET_NT_OFFSET 0x00000008
#define RXMARGIN_TIME_OFFSET_NT_BITWIDTH 0x00000007
#define RXMARGIN_TIME_OFFSET_NT_MASK 0x00007F00
#define RXMARGIN_TIME_OFFSET_NT_ACCESS AW_CSR_READ_WRITE
#define RXMARGIN_TIME_OFFSET_NT_RESET_VALUE 0x00000000

 
 
 
#define RXMARGIN_TIME_DIR_NT_OFFSET 0x0000000F
#define RXMARGIN_TIME_DIR_NT_BITWIDTH 0x00000001
#define RXMARGIN_TIME_DIR_NT_MASK 0x00008000
#define RXMARGIN_TIME_DIR_NT_ACCESS AW_CSR_READ_WRITE
#define RXMARGIN_TIME_DIR_NT_RESET_VALUE 0x00000000

 
 
 
#define RXMARGIN_DELAY_NT_OFFSET 0x00000010
#define RXMARGIN_DELAY_NT_BITWIDTH 0x00000004
#define RXMARGIN_DELAY_NT_MASK 0x000F0000
#define RXMARGIN_DELAY_NT_ACCESS AW_CSR_READ_WRITE
#define RXMARGIN_DELAY_NT_RESET_VALUE 0x00000004

 
 
 
#define RXMARGIN_CHNG_A_OFFSET 0x00000014
#define RXMARGIN_CHNG_A_BITWIDTH 0x00000001
#define RXMARGIN_CHNG_A_MASK 0x00100000
#define RXMARGIN_CHNG_A_ACCESS AW_CSR_READ_WRITE
#define RXMARGIN_CHNG_A_RESET_VALUE 0x00000000

 
 
 
#define RXMARGIN_OVR_EN_A_OFFSET 0x00000015
#define RXMARGIN_OVR_EN_A_BITWIDTH 0x00000001
#define RXMARGIN_OVR_EN_A_MASK 0x00200000
#define RXMARGIN_OVR_EN_A_ACCESS AW_CSR_READ_WRITE
#define RXMARGIN_OVR_EN_A_RESET_VALUE 0x00000000

 
 
 
#define RXMARGIN_LLPD_REQ_A_OFFSET 0x00000016
#define RXMARGIN_LLPD_REQ_A_BITWIDTH 0x00000001
#define RXMARGIN_LLPD_REQ_A_MASK 0x00400000
#define RXMARGIN_LLPD_REQ_A_ACCESS AW_CSR_READ_WRITE
#define RXMARGIN_LLPD_REQ_A_RESET_VALUE 0x00000000

 
 
 
#define RXMARGIN_LLPD_DISABLE_NT_OFFSET 0x00000017
#define RXMARGIN_LLPD_DISABLE_NT_BITWIDTH 0x00000001
#define RXMARGIN_LLPD_DISABLE_NT_MASK 0x00800000
#define RXMARGIN_LLPD_DISABLE_NT_ACCESS AW_CSR_READ_WRITE
#define RXMARGIN_LLPD_DISABLE_NT_RESET_VALUE 0x00000000

 
 
 
#define RXMARGIN_EYE_NT_OFFSET 0x00000018
#define RXMARGIN_EYE_NT_BITWIDTH 0x00000002
#define RXMARGIN_EYE_NT_MASK 0x03000000
#define RXMARGIN_EYE_NT_ACCESS AW_CSR_READ_WRITE
#define RXMARGIN_EYE_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXMARGIN_RDREG_ADDR 0x020007C8
#define RXMARGIN_RDREG_SIZE 32

 
 
 
#define RXMARGIN_RDREG_LLPD_ACK_A_OFFSET 0x00000000
#define RXMARGIN_RDREG_LLPD_ACK_A_BITWIDTH 0x00000001
#define RXMARGIN_RDREG_LLPD_ACK_A_MASK 0x00000001
#define RXMARGIN_RDREG_LLPD_ACK_A_ACCESS AW_CSR_READ_ONLY
#define RXMARGIN_RDREG_LLPD_ACK_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXMFSM_ADDR_OFFSET_REG1_ADDR 0x020007CC
#define RXMFSM_ADDR_OFFSET_REG1_SIZE 32

 
 
 
#define RXMFSM_ADDR_OFFSET_REG1_RXMFSM_ADDR_OFFSET_R0_OFFSET 0x00000000
#define RXMFSM_ADDR_OFFSET_REG1_RXMFSM_ADDR_OFFSET_R0_BITWIDTH 0x00000010
#define RXMFSM_ADDR_OFFSET_REG1_RXMFSM_ADDR_OFFSET_R0_MASK 0x0000FFFF
#define RXMFSM_ADDR_OFFSET_REG1_RXMFSM_ADDR_OFFSET_R0_ACCESS AW_CSR_READ_WRITE
#define RXMFSM_ADDR_OFFSET_REG1_RXMFSM_ADDR_OFFSET_R0_RESET_VALUE 0x00000000

 
 
 
#define RXMFSM_ADDR_OFFSET_REG1_RXMFSM_ADDR_OFFSET_R1_OFFSET 0x00000010
#define RXMFSM_ADDR_OFFSET_REG1_RXMFSM_ADDR_OFFSET_R1_BITWIDTH 0x00000010
#define RXMFSM_ADDR_OFFSET_REG1_RXMFSM_ADDR_OFFSET_R1_MASK 0xFFFF0000
#define RXMFSM_ADDR_OFFSET_REG1_RXMFSM_ADDR_OFFSET_R1_ACCESS AW_CSR_READ_WRITE
#define RXMFSM_ADDR_OFFSET_REG1_RXMFSM_ADDR_OFFSET_R1_RESET_VALUE 0x00000004

 
 
 
 
 
#define RXMFSM_ADDR_OFFSET_REG2_ADDR 0x020007D0
#define RXMFSM_ADDR_OFFSET_REG2_SIZE 32

 
 
 
#define RXMFSM_ADDR_OFFSET_REG2_RXMFSM_ADDR_OFFSET_R2_OFFSET 0x00000000
#define RXMFSM_ADDR_OFFSET_REG2_RXMFSM_ADDR_OFFSET_R2_BITWIDTH 0x00000010
#define RXMFSM_ADDR_OFFSET_REG2_RXMFSM_ADDR_OFFSET_R2_MASK 0x0000FFFF
#define RXMFSM_ADDR_OFFSET_REG2_RXMFSM_ADDR_OFFSET_R2_ACCESS AW_CSR_READ_WRITE
#define RXMFSM_ADDR_OFFSET_REG2_RXMFSM_ADDR_OFFSET_R2_RESET_VALUE 0x00000008

 
 
 
#define RXMFSM_ADDR_OFFSET_REG2_RXMFSM_ADDR_OFFSET_R3_OFFSET 0x00000010
#define RXMFSM_ADDR_OFFSET_REG2_RXMFSM_ADDR_OFFSET_R3_BITWIDTH 0x00000010
#define RXMFSM_ADDR_OFFSET_REG2_RXMFSM_ADDR_OFFSET_R3_MASK 0xFFFF0000
#define RXMFSM_ADDR_OFFSET_REG2_RXMFSM_ADDR_OFFSET_R3_ACCESS AW_CSR_READ_WRITE
#define RXMFSM_ADDR_OFFSET_REG2_RXMFSM_ADDR_OFFSET_R3_RESET_VALUE 0x0000000C

 
 
 
 
 
#define RXMFSM_ADDR_OFFSET_REG3_ADDR 0x020007D4
#define RXMFSM_ADDR_OFFSET_REG3_SIZE 32

 
 
 
#define RXMFSM_ADDR_OFFSET_REG3_RXMFSM_ADDR_OFFSET_R4_OFFSET 0x00000000
#define RXMFSM_ADDR_OFFSET_REG3_RXMFSM_ADDR_OFFSET_R4_BITWIDTH 0x00000010
#define RXMFSM_ADDR_OFFSET_REG3_RXMFSM_ADDR_OFFSET_R4_MASK 0x0000FFFF
#define RXMFSM_ADDR_OFFSET_REG3_RXMFSM_ADDR_OFFSET_R4_ACCESS AW_CSR_READ_WRITE
#define RXMFSM_ADDR_OFFSET_REG3_RXMFSM_ADDR_OFFSET_R4_RESET_VALUE 0x00000010

 
 
 
#define RXMFSM_ADDR_OFFSET_REG3_RXMFSM_ADDR_OFFSET_R5_OFFSET 0x00000010
#define RXMFSM_ADDR_OFFSET_REG3_RXMFSM_ADDR_OFFSET_R5_BITWIDTH 0x00000010
#define RXMFSM_ADDR_OFFSET_REG3_RXMFSM_ADDR_OFFSET_R5_MASK 0xFFFF0000
#define RXMFSM_ADDR_OFFSET_REG3_RXMFSM_ADDR_OFFSET_R5_ACCESS AW_CSR_READ_WRITE
#define RXMFSM_ADDR_OFFSET_REG3_RXMFSM_ADDR_OFFSET_R5_RESET_VALUE 0x00000014

 
 
 
 
 
#define RXMFSM_ADDR_OFFSET_REG4_ADDR 0x020007D8
#define RXMFSM_ADDR_OFFSET_REG4_SIZE 32

 
 
 
#define RXMFSM_ADDR_OFFSET_REG4_RXMFSM_ADDR_OFFSET_R6_OFFSET 0x00000000
#define RXMFSM_ADDR_OFFSET_REG4_RXMFSM_ADDR_OFFSET_R6_BITWIDTH 0x00000010
#define RXMFSM_ADDR_OFFSET_REG4_RXMFSM_ADDR_OFFSET_R6_MASK 0x0000FFFF
#define RXMFSM_ADDR_OFFSET_REG4_RXMFSM_ADDR_OFFSET_R6_ACCESS AW_CSR_READ_WRITE
#define RXMFSM_ADDR_OFFSET_REG4_RXMFSM_ADDR_OFFSET_R6_RESET_VALUE 0x00000018

 
 
 
#define RXMFSM_ADDR_OFFSET_REG4_RXMFSM_ADDR_OFFSET_R7_OFFSET 0x00000010
#define RXMFSM_ADDR_OFFSET_REG4_RXMFSM_ADDR_OFFSET_R7_BITWIDTH 0x00000010
#define RXMFSM_ADDR_OFFSET_REG4_RXMFSM_ADDR_OFFSET_R7_MASK 0xFFFF0000
#define RXMFSM_ADDR_OFFSET_REG4_RXMFSM_ADDR_OFFSET_R7_ACCESS AW_CSR_READ_WRITE
#define RXMFSM_ADDR_OFFSET_REG4_RXMFSM_ADDR_OFFSET_R7_RESET_VALUE 0x0000001C

 
 
 
 
 
#define RXMFSM_ADDRESS_REG1_ADDR 0x020007DC
#define RXMFSM_ADDRESS_REG1_SIZE 32

 
 
 
#define RXMFSM_ADDRESS_REG1_RXMFSM_CSR_ADDRESS_START_OFFSET 0x00000000
#define RXMFSM_ADDRESS_REG1_RXMFSM_CSR_ADDRESS_START_BITWIDTH 0x00000010
#define RXMFSM_ADDRESS_REG1_RXMFSM_CSR_ADDRESS_START_MASK 0x0000FFFF
#define RXMFSM_ADDRESS_REG1_RXMFSM_CSR_ADDRESS_START_ACCESS AW_CSR_READ_WRITE
#define RXMFSM_ADDRESS_REG1_RXMFSM_CSR_ADDRESS_START_RESET_VALUE 0x00000000

 
 
 
#define RXMFSM_ADDRESS_REG1_RXMFSM_INSTR_ADDRESS_START_OFFSET 0x00000010
#define RXMFSM_ADDRESS_REG1_RXMFSM_INSTR_ADDRESS_START_BITWIDTH 0x00000010
#define RXMFSM_ADDRESS_REG1_RXMFSM_INSTR_ADDRESS_START_MASK 0xFFFF0000
#define RXMFSM_ADDRESS_REG1_RXMFSM_INSTR_ADDRESS_START_ACCESS AW_CSR_READ_WRITE
#define RXMFSM_ADDRESS_REG1_RXMFSM_INSTR_ADDRESS_START_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXMFSM_ADDRESS_REG2_ADDR 0x020007E0
#define RXMFSM_ADDRESS_REG2_SIZE 32

 
 
 
#define RXMFSM_ADDRESS_REG2_RXMFSM_SRAM_ADDRESS_START_OFFSET 0x00000000
#define RXMFSM_ADDRESS_REG2_RXMFSM_SRAM_ADDRESS_START_BITWIDTH 0x00000010
#define RXMFSM_ADDRESS_REG2_RXMFSM_SRAM_ADDRESS_START_MASK 0x0000FFFF
#define RXMFSM_ADDRESS_REG2_RXMFSM_SRAM_ADDRESS_START_ACCESS AW_CSR_READ_WRITE
#define RXMFSM_ADDRESS_REG2_RXMFSM_SRAM_ADDRESS_START_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXMFSM_CMN_STATE_ADDR 0x020007E4
#define RXMFSM_CMN_STATE_SIZE 32

 
 
 
#define RXMFSM_CMN_STATE_REQ_A_OFFSET 0x00000000
#define RXMFSM_CMN_STATE_REQ_A_BITWIDTH 0x00000001
#define RXMFSM_CMN_STATE_REQ_A_MASK 0x00000001
#define RXMFSM_CMN_STATE_REQ_A_ACCESS AW_CSR_READ_WRITE
#define RXMFSM_CMN_STATE_REQ_A_RESET_VALUE 0x00000000

 
 
 
#define RXMFSM_CMN_STATE_STATE_U_OFFSET 0x00000001
#define RXMFSM_CMN_STATE_STATE_U_BITWIDTH 0x00000002
#define RXMFSM_CMN_STATE_STATE_U_MASK 0x00000006
#define RXMFSM_CMN_STATE_STATE_U_ACCESS AW_CSR_READ_WRITE
#define RXMFSM_CMN_STATE_STATE_U_RESET_VALUE 0x00000000

 
 
 
#define RXMFSM_CMN_STATE_ENABLE_OFFSET 0x00000003
#define RXMFSM_CMN_STATE_ENABLE_BITWIDTH 0x00000001
#define RXMFSM_CMN_STATE_ENABLE_MASK 0x00000008
#define RXMFSM_CMN_STATE_ENABLE_ACCESS AW_CSR_READ_WRITE
#define RXMFSM_CMN_STATE_ENABLE_RESET_VALUE 0x00000001

 
 
 
 
 
#define RXMFSM_CMN_STATE_RDREG_ADDR 0x020007E8
#define RXMFSM_CMN_STATE_RDREG_SIZE 32

 
 
 
#define RXMFSM_CMN_STATE_RDREG_ACK_A_OFFSET 0x00000000
#define RXMFSM_CMN_STATE_RDREG_ACK_A_BITWIDTH 0x00000001
#define RXMFSM_CMN_STATE_RDREG_ACK_A_MASK 0x00000001
#define RXMFSM_CMN_STATE_RDREG_ACK_A_ACCESS AW_CSR_READ_ONLY
#define RXMFSM_CMN_STATE_RDREG_ACK_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXMFSM_CTRL_ADDR 0x020007EC
#define RXMFSM_CTRL_SIZE 32

 
 
 
#define RXMFSM_CTRL_RXMFSM_EQBK_POWER_STATE_OFFSET 0x00000000
#define RXMFSM_CTRL_RXMFSM_EQBK_POWER_STATE_BITWIDTH 0x00000003
#define RXMFSM_CTRL_RXMFSM_EQBK_POWER_STATE_MASK 0x00000007
#define RXMFSM_CTRL_RXMFSM_EQBK_POWER_STATE_ACCESS AW_CSR_READ_WRITE
#define RXMFSM_CTRL_RXMFSM_EQBK_POWER_STATE_RESET_VALUE 0x00000007

 
 
 
 
 
#define RXMFSM_CTRL_RXMFSM_EQ_CHECK_RXDISABLE_OFFSET 0x00000003
#define RXMFSM_CTRL_RXMFSM_EQ_CHECK_RXDISABLE_BITWIDTH 0x00000001
#define RXMFSM_CTRL_RXMFSM_EQ_CHECK_RXDISABLE_MASK 0x00000008
#define RXMFSM_CTRL_RXMFSM_EQ_CHECK_RXDISABLE_ACCESS AW_CSR_READ_WRITE
#define RXMFSM_CTRL_RXMFSM_EQ_CHECK_RXDISABLE_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXMFSM_CTRL_RXMFSM_EQBK_ABORT_SIGDET_OFFSET 0x00000004
#define RXMFSM_CTRL_RXMFSM_EQBK_ABORT_SIGDET_BITWIDTH 0x00000001
#define RXMFSM_CTRL_RXMFSM_EQBK_ABORT_SIGDET_MASK 0x00000010
#define RXMFSM_CTRL_RXMFSM_EQBK_ABORT_SIGDET_ACCESS AW_CSR_READ_WRITE
#define RXMFSM_CTRL_RXMFSM_EQBK_ABORT_SIGDET_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXMFSM_LOG_CTRL_ADDR 0x020007F0
#define RXMFSM_LOG_CTRL_SIZE 32

 
 
 
#define RXMFSM_LOG_CTRL_EN_OFFSET 0x00000000
#define RXMFSM_LOG_CTRL_EN_BITWIDTH 0x00000001
#define RXMFSM_LOG_CTRL_EN_MASK 0x00000001
#define RXMFSM_LOG_CTRL_EN_ACCESS AW_CSR_READ_WRITE
#define RXMFSM_LOG_CTRL_EN_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXMFSM_LOG_RDREG1_ADDR 0x020007F4
#define RXMFSM_LOG_RDREG1_SIZE 32

 
 
 
#define RXMFSM_LOG_RDREG1_LOG0_OFFSET 0x00000000
#define RXMFSM_LOG_RDREG1_LOG0_BITWIDTH 0x00000010
#define RXMFSM_LOG_RDREG1_LOG0_MASK 0x0000FFFF
#define RXMFSM_LOG_RDREG1_LOG0_ACCESS AW_CSR_READ_ONLY
#define RXMFSM_LOG_RDREG1_LOG0_RESET_VALUE 0x00000000

 
 
 
#define RXMFSM_LOG_RDREG1_LOG1_OFFSET 0x00000010
#define RXMFSM_LOG_RDREG1_LOG1_BITWIDTH 0x00000010
#define RXMFSM_LOG_RDREG1_LOG1_MASK 0xFFFF0000
#define RXMFSM_LOG_RDREG1_LOG1_ACCESS AW_CSR_READ_ONLY
#define RXMFSM_LOG_RDREG1_LOG1_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXMFSM_LOG_RDREG2_ADDR 0x020007F8
#define RXMFSM_LOG_RDREG2_SIZE 32

 
 
 
#define RXMFSM_LOG_RDREG2_LOG2_OFFSET 0x00000000
#define RXMFSM_LOG_RDREG2_LOG2_BITWIDTH 0x00000010
#define RXMFSM_LOG_RDREG2_LOG2_MASK 0x0000FFFF
#define RXMFSM_LOG_RDREG2_LOG2_ACCESS AW_CSR_READ_ONLY
#define RXMFSM_LOG_RDREG2_LOG2_RESET_VALUE 0x00000000

 
 
 
#define RXMFSM_LOG_RDREG2_LOG3_OFFSET 0x00000010
#define RXMFSM_LOG_RDREG2_LOG3_BITWIDTH 0x00000010
#define RXMFSM_LOG_RDREG2_LOG3_MASK 0xFFFF0000
#define RXMFSM_LOG_RDREG2_LOG3_ACCESS AW_CSR_READ_ONLY
#define RXMFSM_LOG_RDREG2_LOG3_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXMFSM_LOG_RDREG3_ADDR 0x020007FC
#define RXMFSM_LOG_RDREG3_SIZE 32

 
 
 
#define RXMFSM_LOG_RDREG3_LOG4_OFFSET 0x00000000
#define RXMFSM_LOG_RDREG3_LOG4_BITWIDTH 0x00000010
#define RXMFSM_LOG_RDREG3_LOG4_MASK 0x0000FFFF
#define RXMFSM_LOG_RDREG3_LOG4_ACCESS AW_CSR_READ_ONLY
#define RXMFSM_LOG_RDREG3_LOG4_RESET_VALUE 0x00000000

 
 
 
#define RXMFSM_LOG_RDREG3_LOG5_OFFSET 0x00000010
#define RXMFSM_LOG_RDREG3_LOG5_BITWIDTH 0x00000010
#define RXMFSM_LOG_RDREG3_LOG5_MASK 0xFFFF0000
#define RXMFSM_LOG_RDREG3_LOG5_ACCESS AW_CSR_READ_ONLY
#define RXMFSM_LOG_RDREG3_LOG5_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXMFSM_LOG_RDREG4_ADDR 0x02000800
#define RXMFSM_LOG_RDREG4_SIZE 32

 
 
 
#define RXMFSM_LOG_RDREG4_LOG6_OFFSET 0x00000000
#define RXMFSM_LOG_RDREG4_LOG6_BITWIDTH 0x00000010
#define RXMFSM_LOG_RDREG4_LOG6_MASK 0x0000FFFF
#define RXMFSM_LOG_RDREG4_LOG6_ACCESS AW_CSR_READ_ONLY
#define RXMFSM_LOG_RDREG4_LOG6_RESET_VALUE 0x00000000

 
 
 
#define RXMFSM_LOG_RDREG4_LOG7_OFFSET 0x00000010
#define RXMFSM_LOG_RDREG4_LOG7_BITWIDTH 0x00000010
#define RXMFSM_LOG_RDREG4_LOG7_MASK 0xFFFF0000
#define RXMFSM_LOG_RDREG4_LOG7_ACCESS AW_CSR_READ_ONLY
#define RXMFSM_LOG_RDREG4_LOG7_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXMFSM_LOG_RDREG5_ADDR 0x02000804
#define RXMFSM_LOG_RDREG5_SIZE 32

 
 
 
#define RXMFSM_LOG_RDREG5_LOG8_OFFSET 0x00000000
#define RXMFSM_LOG_RDREG5_LOG8_BITWIDTH 0x00000010
#define RXMFSM_LOG_RDREG5_LOG8_MASK 0x0000FFFF
#define RXMFSM_LOG_RDREG5_LOG8_ACCESS AW_CSR_READ_ONLY
#define RXMFSM_LOG_RDREG5_LOG8_RESET_VALUE 0x00000000

 
 
 
#define RXMFSM_LOG_RDREG5_LOG9_OFFSET 0x00000010
#define RXMFSM_LOG_RDREG5_LOG9_BITWIDTH 0x00000010
#define RXMFSM_LOG_RDREG5_LOG9_MASK 0xFFFF0000
#define RXMFSM_LOG_RDREG5_LOG9_ACCESS AW_CSR_READ_ONLY
#define RXMFSM_LOG_RDREG5_LOG9_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXMFSM_OVR_ADDR 0x02000808
#define RXMFSM_OVR_SIZE 32

 
 
 
 
 
#define RXMFSM_OVR_RXMFSM_ACK_OVR_ENA_OFFSET 0x00000000
#define RXMFSM_OVR_RXMFSM_ACK_OVR_ENA_BITWIDTH 0x00000001
#define RXMFSM_OVR_RXMFSM_ACK_OVR_ENA_MASK 0x00000001
#define RXMFSM_OVR_RXMFSM_ACK_OVR_ENA_ACCESS AW_CSR_READ_WRITE
#define RXMFSM_OVR_RXMFSM_ACK_OVR_ENA_RESET_VALUE 0x00000000

 
 
 
#define RXMFSM_OVR_RXMFSM_ACK_OVR_OFFSET 0x00000001
#define RXMFSM_OVR_RXMFSM_ACK_OVR_BITWIDTH 0x00000001
#define RXMFSM_OVR_RXMFSM_ACK_OVR_MASK 0x00000002
#define RXMFSM_OVR_RXMFSM_ACK_OVR_ACCESS AW_CSR_READ_WRITE
#define RXMFSM_OVR_RXMFSM_ACK_OVR_RESET_VALUE 0x00000000

 
 
 
#define RXMFSM_OVR_RXMFSM_RUNNING_OVR_OFFSET 0x00000002
#define RXMFSM_OVR_RXMFSM_RUNNING_OVR_BITWIDTH 0x00000001
#define RXMFSM_OVR_RXMFSM_RUNNING_OVR_MASK 0x00000004
#define RXMFSM_OVR_RXMFSM_RUNNING_OVR_ACCESS AW_CSR_READ_WRITE
#define RXMFSM_OVR_RXMFSM_RUNNING_OVR_RESET_VALUE 0x00000000

 
 
 
#define RXMFSM_OVR_RXMFSM_FREEZE_OFFSET 0x00000003
#define RXMFSM_OVR_RXMFSM_FREEZE_BITWIDTH 0x00000001
#define RXMFSM_OVR_RXMFSM_FREEZE_MASK 0x00000008
#define RXMFSM_OVR_RXMFSM_FREEZE_ACCESS AW_CSR_READ_WRITE
#define RXMFSM_OVR_RXMFSM_FREEZE_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXMFSM_PTR_EQBK_ADDR 0x0200080C
#define RXMFSM_PTR_EQBK_SIZE 32

 
 
 
#define RXMFSM_PTR_EQBK_RXMFSM_EQBK_ABORT_START_OFFSET 0x00000000
#define RXMFSM_PTR_EQBK_RXMFSM_EQBK_ABORT_START_BITWIDTH 0x00000010
#define RXMFSM_PTR_EQBK_RXMFSM_EQBK_ABORT_START_MASK 0x0000FFFF
#define RXMFSM_PTR_EQBK_RXMFSM_EQBK_ABORT_START_ACCESS AW_CSR_READ_WRITE
#define RXMFSM_PTR_EQBK_RXMFSM_EQBK_ABORT_START_RESET_VALUE 0x00000000

 
 
 
#define RXMFSM_PTR_EQBK_RXMFSM_EQBK_START_OFFSET 0x00000010
#define RXMFSM_PTR_EQBK_RXMFSM_EQBK_START_BITWIDTH 0x00000010
#define RXMFSM_PTR_EQBK_RXMFSM_EQBK_START_MASK 0xFFFF0000
#define RXMFSM_PTR_EQBK_RXMFSM_EQBK_START_ACCESS AW_CSR_READ_WRITE
#define RXMFSM_PTR_EQBK_RXMFSM_EQBK_START_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXMFSM_PTR_GENERAL_ADDR 0x02000810
#define RXMFSM_PTR_GENERAL_SIZE 32

 
 
 
#define RXMFSM_PTR_GENERAL_RXMFSM_GENERAL_START_OFFSET 0x00000000
#define RXMFSM_PTR_GENERAL_RXMFSM_GENERAL_START_BITWIDTH 0x00000010
#define RXMFSM_PTR_GENERAL_RXMFSM_GENERAL_START_MASK 0x0000FFFF
#define RXMFSM_PTR_GENERAL_RXMFSM_GENERAL_START_ACCESS AW_CSR_READ_WRITE
#define RXMFSM_PTR_GENERAL_RXMFSM_GENERAL_START_RESET_VALUE 0x00000000

 
 
 
#define RXMFSM_PTR_GENERAL_RXMFSM_LOCKLOSS_START_OFFSET 0x00000010
#define RXMFSM_PTR_GENERAL_RXMFSM_LOCKLOSS_START_BITWIDTH 0x00000010
#define RXMFSM_PTR_GENERAL_RXMFSM_LOCKLOSS_START_MASK 0xFFFF0000
#define RXMFSM_PTR_GENERAL_RXMFSM_LOCKLOSS_START_ACCESS AW_CSR_READ_WRITE
#define RXMFSM_PTR_GENERAL_RXMFSM_LOCKLOSS_START_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXMFSM_PTR_LINKEVAL_REG1_ADDR 0x02000814
#define RXMFSM_PTR_LINKEVAL_REG1_SIZE 32

 
 
 
#define RXMFSM_PTR_LINKEVAL_REG1_RXMFSM_LINKEVAL_INIT_START_OFFSET 0x00000000
#define RXMFSM_PTR_LINKEVAL_REG1_RXMFSM_LINKEVAL_INIT_START_BITWIDTH 0x00000010
#define RXMFSM_PTR_LINKEVAL_REG1_RXMFSM_LINKEVAL_INIT_START_MASK 0x0000FFFF
#define RXMFSM_PTR_LINKEVAL_REG1_RXMFSM_LINKEVAL_INIT_START_ACCESS AW_CSR_READ_WRITE
#define RXMFSM_PTR_LINKEVAL_REG1_RXMFSM_LINKEVAL_INIT_START_RESET_VALUE 0x00000000

 
 
 
#define RXMFSM_PTR_LINKEVAL_REG1_RXMFSM_LINKEVAL_RST_START_OFFSET 0x00000010
#define RXMFSM_PTR_LINKEVAL_REG1_RXMFSM_LINKEVAL_RST_START_BITWIDTH 0x00000010
#define RXMFSM_PTR_LINKEVAL_REG1_RXMFSM_LINKEVAL_RST_START_MASK 0xFFFF0000
#define RXMFSM_PTR_LINKEVAL_REG1_RXMFSM_LINKEVAL_RST_START_ACCESS AW_CSR_READ_WRITE
#define RXMFSM_PTR_LINKEVAL_REG1_RXMFSM_LINKEVAL_RST_START_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXMFSM_PTR_LINKEVAL_REG2_ADDR 0x02000818
#define RXMFSM_PTR_LINKEVAL_REG2_SIZE 32

 
 
 
#define RXMFSM_PTR_LINKEVAL_REG2_RXMFSM_LINKEVAL_EVAL_DIR_START_OFFSET 0x00000000
#define RXMFSM_PTR_LINKEVAL_REG2_RXMFSM_LINKEVAL_EVAL_DIR_START_BITWIDTH 0x00000010
#define RXMFSM_PTR_LINKEVAL_REG2_RXMFSM_LINKEVAL_EVAL_DIR_START_MASK 0x0000FFFF
#define RXMFSM_PTR_LINKEVAL_REG2_RXMFSM_LINKEVAL_EVAL_DIR_START_ACCESS AW_CSR_READ_WRITE
#define RXMFSM_PTR_LINKEVAL_REG2_RXMFSM_LINKEVAL_EVAL_DIR_START_RESET_VALUE 0x00000000

 
 
 
#define RXMFSM_PTR_LINKEVAL_REG2_RXMFSM_LINKEVAL_EVAL_FOM_START_OFFSET 0x00000010
#define RXMFSM_PTR_LINKEVAL_REG2_RXMFSM_LINKEVAL_EVAL_FOM_START_BITWIDTH 0x00000010
#define RXMFSM_PTR_LINKEVAL_REG2_RXMFSM_LINKEVAL_EVAL_FOM_START_MASK 0xFFFF0000
#define RXMFSM_PTR_LINKEVAL_REG2_RXMFSM_LINKEVAL_EVAL_FOM_START_ACCESS AW_CSR_READ_WRITE
#define RXMFSM_PTR_LINKEVAL_REG2_RXMFSM_LINKEVAL_EVAL_FOM_START_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXMFSM_PTR_LINKEVAL_REG3_ADDR 0x0200081C
#define RXMFSM_PTR_LINKEVAL_REG3_SIZE 32

 
 
 
#define RXMFSM_PTR_LINKEVAL_REG3_RXMFSM_LINKEVAL_FULL_DIR_START_OFFSET 0x00000000
#define RXMFSM_PTR_LINKEVAL_REG3_RXMFSM_LINKEVAL_FULL_DIR_START_BITWIDTH 0x00000010
#define RXMFSM_PTR_LINKEVAL_REG3_RXMFSM_LINKEVAL_FULL_DIR_START_MASK 0x0000FFFF
#define RXMFSM_PTR_LINKEVAL_REG3_RXMFSM_LINKEVAL_FULL_DIR_START_ACCESS AW_CSR_READ_WRITE
#define RXMFSM_PTR_LINKEVAL_REG3_RXMFSM_LINKEVAL_FULL_DIR_START_RESET_VALUE 0x00000000

 
 
 
#define RXMFSM_PTR_LINKEVAL_REG3_RXMFSM_LINKEVAL_FULL_FOM_START_OFFSET 0x00000010
#define RXMFSM_PTR_LINKEVAL_REG3_RXMFSM_LINKEVAL_FULL_FOM_START_BITWIDTH 0x00000010
#define RXMFSM_PTR_LINKEVAL_REG3_RXMFSM_LINKEVAL_FULL_FOM_START_MASK 0xFFFF0000
#define RXMFSM_PTR_LINKEVAL_REG3_RXMFSM_LINKEVAL_FULL_FOM_START_ACCESS AW_CSR_READ_WRITE
#define RXMFSM_PTR_LINKEVAL_REG3_RXMFSM_LINKEVAL_FULL_FOM_START_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXMFSM_PTR_LINKEVAL_REG4_ADDR 0x02000820
#define RXMFSM_PTR_LINKEVAL_REG4_SIZE 32

 
 
 
#define RXMFSM_PTR_LINKEVAL_REG4_RXMFSM_LINKEVAL_ABORT_START_OFFSET 0x00000000
#define RXMFSM_PTR_LINKEVAL_REG4_RXMFSM_LINKEVAL_ABORT_START_BITWIDTH 0x00000010
#define RXMFSM_PTR_LINKEVAL_REG4_RXMFSM_LINKEVAL_ABORT_START_MASK 0x0000FFFF
#define RXMFSM_PTR_LINKEVAL_REG4_RXMFSM_LINKEVAL_ABORT_START_ACCESS AW_CSR_READ_WRITE
#define RXMFSM_PTR_LINKEVAL_REG4_RXMFSM_LINKEVAL_ABORT_START_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXMFSM_PTR_PDN_RATE_REG1_ADDR 0x02000824
#define RXMFSM_PTR_PDN_RATE_REG1_SIZE 32

 
 
 
#define RXMFSM_PTR_PDN_RATE_REG1_RXMFSM_PDN_RATEA_START_OFFSET 0x00000000
#define RXMFSM_PTR_PDN_RATE_REG1_RXMFSM_PDN_RATEA_START_BITWIDTH 0x00000010
#define RXMFSM_PTR_PDN_RATE_REG1_RXMFSM_PDN_RATEA_START_MASK 0x0000FFFF
#define RXMFSM_PTR_PDN_RATE_REG1_RXMFSM_PDN_RATEA_START_ACCESS AW_CSR_READ_WRITE
#define RXMFSM_PTR_PDN_RATE_REG1_RXMFSM_PDN_RATEA_START_RESET_VALUE 0x00000000

 
 
 
#define RXMFSM_PTR_PDN_RATE_REG1_RXMFSM_PDN_RATEA_END_OFFSET 0x00000010
#define RXMFSM_PTR_PDN_RATE_REG1_RXMFSM_PDN_RATEA_END_BITWIDTH 0x00000010
#define RXMFSM_PTR_PDN_RATE_REG1_RXMFSM_PDN_RATEA_END_MASK 0xFFFF0000
#define RXMFSM_PTR_PDN_RATE_REG1_RXMFSM_PDN_RATEA_END_ACCESS AW_CSR_READ_WRITE
#define RXMFSM_PTR_PDN_RATE_REG1_RXMFSM_PDN_RATEA_END_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXMFSM_PTR_PDN_RATE_REG2_ADDR 0x02000828
#define RXMFSM_PTR_PDN_RATE_REG2_SIZE 32

 
 
 
#define RXMFSM_PTR_PDN_RATE_REG2_RXMFSM_PDN_RATEB_START_OFFSET 0x00000000
#define RXMFSM_PTR_PDN_RATE_REG2_RXMFSM_PDN_RATEB_START_BITWIDTH 0x00000010
#define RXMFSM_PTR_PDN_RATE_REG2_RXMFSM_PDN_RATEB_START_MASK 0x0000FFFF
#define RXMFSM_PTR_PDN_RATE_REG2_RXMFSM_PDN_RATEB_START_ACCESS AW_CSR_READ_WRITE
#define RXMFSM_PTR_PDN_RATE_REG2_RXMFSM_PDN_RATEB_START_RESET_VALUE 0x00000000

 
 
 
#define RXMFSM_PTR_PDN_RATE_REG2_RXMFSM_PDN_RATEB_END_OFFSET 0x00000010
#define RXMFSM_PTR_PDN_RATE_REG2_RXMFSM_PDN_RATEB_END_BITWIDTH 0x00000010
#define RXMFSM_PTR_PDN_RATE_REG2_RXMFSM_PDN_RATEB_END_MASK 0xFFFF0000
#define RXMFSM_PTR_PDN_RATE_REG2_RXMFSM_PDN_RATEB_END_ACCESS AW_CSR_READ_WRITE
#define RXMFSM_PTR_PDN_RATE_REG2_RXMFSM_PDN_RATEB_END_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXMFSM_PTR_POWER_REG1_ADDR 0x0200082C
#define RXMFSM_PTR_POWER_REG1_SIZE 32

 
 
 
#define RXMFSM_PTR_POWER_REG1_RXMFSM_PUP_P4_START_OFFSET 0x00000000
#define RXMFSM_PTR_POWER_REG1_RXMFSM_PUP_P4_START_BITWIDTH 0x00000010
#define RXMFSM_PTR_POWER_REG1_RXMFSM_PUP_P4_START_MASK 0x0000FFFF
#define RXMFSM_PTR_POWER_REG1_RXMFSM_PUP_P4_START_ACCESS AW_CSR_READ_WRITE
#define RXMFSM_PTR_POWER_REG1_RXMFSM_PUP_P4_START_RESET_VALUE 0x00000000

 
 
 
#define RXMFSM_PTR_POWER_REG1_RXMFSM_PUP_P3_START_OFFSET 0x00000010
#define RXMFSM_PTR_POWER_REG1_RXMFSM_PUP_P3_START_BITWIDTH 0x00000010
#define RXMFSM_PTR_POWER_REG1_RXMFSM_PUP_P3_START_MASK 0xFFFF0000
#define RXMFSM_PTR_POWER_REG1_RXMFSM_PUP_P3_START_ACCESS AW_CSR_READ_WRITE
#define RXMFSM_PTR_POWER_REG1_RXMFSM_PUP_P3_START_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXMFSM_PTR_POWER_REG2_ADDR 0x02000830
#define RXMFSM_PTR_POWER_REG2_SIZE 32

 
 
 
#define RXMFSM_PTR_POWER_REG2_RXMFSM_PUP_P2_START_OFFSET 0x00000000
#define RXMFSM_PTR_POWER_REG2_RXMFSM_PUP_P2_START_BITWIDTH 0x00000010
#define RXMFSM_PTR_POWER_REG2_RXMFSM_PUP_P2_START_MASK 0x0000FFFF
#define RXMFSM_PTR_POWER_REG2_RXMFSM_PUP_P2_START_ACCESS AW_CSR_READ_WRITE
#define RXMFSM_PTR_POWER_REG2_RXMFSM_PUP_P2_START_RESET_VALUE 0x00000000

 
 
 
#define RXMFSM_PTR_POWER_REG2_RXMFSM_PUP_P1_START_OFFSET 0x00000010
#define RXMFSM_PTR_POWER_REG2_RXMFSM_PUP_P1_START_BITWIDTH 0x00000010
#define RXMFSM_PTR_POWER_REG2_RXMFSM_PUP_P1_START_MASK 0xFFFF0000
#define RXMFSM_PTR_POWER_REG2_RXMFSM_PUP_P1_START_ACCESS AW_CSR_READ_WRITE
#define RXMFSM_PTR_POWER_REG2_RXMFSM_PUP_P1_START_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXMFSM_PTR_POWER_REG3_ADDR 0x02000834
#define RXMFSM_PTR_POWER_REG3_SIZE 32

 
 
 
#define RXMFSM_PTR_POWER_REG3_RXMFSM_PDN_P0_START_OFFSET 0x00000000
#define RXMFSM_PTR_POWER_REG3_RXMFSM_PDN_P0_START_BITWIDTH 0x00000010
#define RXMFSM_PTR_POWER_REG3_RXMFSM_PDN_P0_START_MASK 0x0000FFFF
#define RXMFSM_PTR_POWER_REG3_RXMFSM_PDN_P0_START_ACCESS AW_CSR_READ_WRITE
#define RXMFSM_PTR_POWER_REG3_RXMFSM_PDN_P0_START_RESET_VALUE 0x00000000

 
 
 
#define RXMFSM_PTR_POWER_REG3_RXMFSM_PDN_P1_START_OFFSET 0x00000010
#define RXMFSM_PTR_POWER_REG3_RXMFSM_PDN_P1_START_BITWIDTH 0x00000010
#define RXMFSM_PTR_POWER_REG3_RXMFSM_PDN_P1_START_MASK 0xFFFF0000
#define RXMFSM_PTR_POWER_REG3_RXMFSM_PDN_P1_START_ACCESS AW_CSR_READ_WRITE
#define RXMFSM_PTR_POWER_REG3_RXMFSM_PDN_P1_START_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXMFSM_PTR_POWER_REG4_ADDR 0x02000838
#define RXMFSM_PTR_POWER_REG4_SIZE 32

 
 
 
#define RXMFSM_PTR_POWER_REG4_RXMFSM_PDN_P2_START_OFFSET 0x00000000
#define RXMFSM_PTR_POWER_REG4_RXMFSM_PDN_P2_START_BITWIDTH 0x00000010
#define RXMFSM_PTR_POWER_REG4_RXMFSM_PDN_P2_START_MASK 0x0000FFFF
#define RXMFSM_PTR_POWER_REG4_RXMFSM_PDN_P2_START_ACCESS AW_CSR_READ_WRITE
#define RXMFSM_PTR_POWER_REG4_RXMFSM_PDN_P2_START_RESET_VALUE 0x00000000

 
 
 
#define RXMFSM_PTR_POWER_REG4_RXMFSM_PDN_P3_START_OFFSET 0x00000010
#define RXMFSM_PTR_POWER_REG4_RXMFSM_PDN_P3_START_BITWIDTH 0x00000010
#define RXMFSM_PTR_POWER_REG4_RXMFSM_PDN_P3_START_MASK 0xFFFF0000
#define RXMFSM_PTR_POWER_REG4_RXMFSM_PDN_P3_START_ACCESS AW_CSR_READ_WRITE
#define RXMFSM_PTR_POWER_REG4_RXMFSM_PDN_P3_START_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXMFSM_PTR_POWER_REG5_ADDR 0x0200083C
#define RXMFSM_PTR_POWER_REG5_SIZE 32

 
 
 
#define RXMFSM_PTR_POWER_REG5_RXMFSM_PDN_P4_END_OFFSET 0x00000000
#define RXMFSM_PTR_POWER_REG5_RXMFSM_PDN_P4_END_BITWIDTH 0x00000010
#define RXMFSM_PTR_POWER_REG5_RXMFSM_PDN_P4_END_MASK 0x0000FFFF
#define RXMFSM_PTR_POWER_REG5_RXMFSM_PDN_P4_END_ACCESS AW_CSR_READ_WRITE
#define RXMFSM_PTR_POWER_REG5_RXMFSM_PDN_P4_END_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXMFSM_PTR_PUP_RATE_REG1_ADDR 0x02000840
#define RXMFSM_PTR_PUP_RATE_REG1_SIZE 32

 
 
 
#define RXMFSM_PTR_PUP_RATE_REG1_RXMFSM_PUP_RATEA_START_OFFSET 0x00000000
#define RXMFSM_PTR_PUP_RATE_REG1_RXMFSM_PUP_RATEA_START_BITWIDTH 0x00000010
#define RXMFSM_PTR_PUP_RATE_REG1_RXMFSM_PUP_RATEA_START_MASK 0x0000FFFF
#define RXMFSM_PTR_PUP_RATE_REG1_RXMFSM_PUP_RATEA_START_ACCESS AW_CSR_READ_WRITE
#define RXMFSM_PTR_PUP_RATE_REG1_RXMFSM_PUP_RATEA_START_RESET_VALUE 0x00000000

 
 
 
#define RXMFSM_PTR_PUP_RATE_REG1_RXMFSM_PUP_RATEA_END_OFFSET 0x00000010
#define RXMFSM_PTR_PUP_RATE_REG1_RXMFSM_PUP_RATEA_END_BITWIDTH 0x00000010
#define RXMFSM_PTR_PUP_RATE_REG1_RXMFSM_PUP_RATEA_END_MASK 0xFFFF0000
#define RXMFSM_PTR_PUP_RATE_REG1_RXMFSM_PUP_RATEA_END_ACCESS AW_CSR_READ_WRITE
#define RXMFSM_PTR_PUP_RATE_REG1_RXMFSM_PUP_RATEA_END_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXMFSM_PTR_PUP_RATE_REG2_ADDR 0x02000844
#define RXMFSM_PTR_PUP_RATE_REG2_SIZE 32

 
 
 
#define RXMFSM_PTR_PUP_RATE_REG2_RXMFSM_PUP_RATEB_START_OFFSET 0x00000000
#define RXMFSM_PTR_PUP_RATE_REG2_RXMFSM_PUP_RATEB_START_BITWIDTH 0x00000010
#define RXMFSM_PTR_PUP_RATE_REG2_RXMFSM_PUP_RATEB_START_MASK 0x0000FFFF
#define RXMFSM_PTR_PUP_RATE_REG2_RXMFSM_PUP_RATEB_START_ACCESS AW_CSR_READ_WRITE
#define RXMFSM_PTR_PUP_RATE_REG2_RXMFSM_PUP_RATEB_START_RESET_VALUE 0x00000000

 
 
 
#define RXMFSM_PTR_PUP_RATE_REG2_RXMFSM_PUP_RATEB_END_OFFSET 0x00000010
#define RXMFSM_PTR_PUP_RATE_REG2_RXMFSM_PUP_RATEB_END_BITWIDTH 0x00000010
#define RXMFSM_PTR_PUP_RATE_REG2_RXMFSM_PUP_RATEB_END_MASK 0xFFFF0000
#define RXMFSM_PTR_PUP_RATE_REG2_RXMFSM_PUP_RATEB_END_ACCESS AW_CSR_READ_WRITE
#define RXMFSM_PTR_PUP_RATE_REG2_RXMFSM_PUP_RATEB_END_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXMFSM_PTR_RATE_REG1_ADDR 0x02000848
#define RXMFSM_PTR_RATE_REG1_SIZE 32

 
 
 
#define RXMFSM_PTR_RATE_REG1_RXMFSM_RATE0_START_OFFSET 0x00000000
#define RXMFSM_PTR_RATE_REG1_RXMFSM_RATE0_START_BITWIDTH 0x00000010
#define RXMFSM_PTR_RATE_REG1_RXMFSM_RATE0_START_MASK 0x0000FFFF
#define RXMFSM_PTR_RATE_REG1_RXMFSM_RATE0_START_ACCESS AW_CSR_READ_WRITE
#define RXMFSM_PTR_RATE_REG1_RXMFSM_RATE0_START_RESET_VALUE 0x00000000

 
 
 
#define RXMFSM_PTR_RATE_REG1_RXMFSM_RATE1_START_OFFSET 0x00000010
#define RXMFSM_PTR_RATE_REG1_RXMFSM_RATE1_START_BITWIDTH 0x00000010
#define RXMFSM_PTR_RATE_REG1_RXMFSM_RATE1_START_MASK 0xFFFF0000
#define RXMFSM_PTR_RATE_REG1_RXMFSM_RATE1_START_ACCESS AW_CSR_READ_WRITE
#define RXMFSM_PTR_RATE_REG1_RXMFSM_RATE1_START_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXMFSM_PTR_RATE_REG2_ADDR 0x0200084C
#define RXMFSM_PTR_RATE_REG2_SIZE 32

 
 
 
#define RXMFSM_PTR_RATE_REG2_RXMFSM_RATE2_START_OFFSET 0x00000000
#define RXMFSM_PTR_RATE_REG2_RXMFSM_RATE2_START_BITWIDTH 0x00000010
#define RXMFSM_PTR_RATE_REG2_RXMFSM_RATE2_START_MASK 0x0000FFFF
#define RXMFSM_PTR_RATE_REG2_RXMFSM_RATE2_START_ACCESS AW_CSR_READ_WRITE
#define RXMFSM_PTR_RATE_REG2_RXMFSM_RATE2_START_RESET_VALUE 0x00000000

 
 
 
#define RXMFSM_PTR_RATE_REG2_RXMFSM_RATE3_START_OFFSET 0x00000010
#define RXMFSM_PTR_RATE_REG2_RXMFSM_RATE3_START_BITWIDTH 0x00000010
#define RXMFSM_PTR_RATE_REG2_RXMFSM_RATE3_START_MASK 0xFFFF0000
#define RXMFSM_PTR_RATE_REG2_RXMFSM_RATE3_START_ACCESS AW_CSR_READ_WRITE
#define RXMFSM_PTR_RATE_REG2_RXMFSM_RATE3_START_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXMFSM_PTR_RATE_REG3_ADDR 0x02000850
#define RXMFSM_PTR_RATE_REG3_SIZE 32

 
 
 
#define RXMFSM_PTR_RATE_REG3_RXMFSM_RATE4_START_OFFSET 0x00000000
#define RXMFSM_PTR_RATE_REG3_RXMFSM_RATE4_START_BITWIDTH 0x00000010
#define RXMFSM_PTR_RATE_REG3_RXMFSM_RATE4_START_MASK 0x0000FFFF
#define RXMFSM_PTR_RATE_REG3_RXMFSM_RATE4_START_ACCESS AW_CSR_READ_WRITE
#define RXMFSM_PTR_RATE_REG3_RXMFSM_RATE4_START_RESET_VALUE 0x00000000

 
 
 
#define RXMFSM_PTR_RATE_REG3_RXMFSM_RATE5_START_OFFSET 0x00000010
#define RXMFSM_PTR_RATE_REG3_RXMFSM_RATE5_START_BITWIDTH 0x00000010
#define RXMFSM_PTR_RATE_REG3_RXMFSM_RATE5_START_MASK 0xFFFF0000
#define RXMFSM_PTR_RATE_REG3_RXMFSM_RATE5_START_ACCESS AW_CSR_READ_WRITE
#define RXMFSM_PTR_RATE_REG3_RXMFSM_RATE5_START_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXMFSM_PTR_RATE_REG4_ADDR 0x02000854
#define RXMFSM_PTR_RATE_REG4_SIZE 32

 
 
 
#define RXMFSM_PTR_RATE_REG4_RXMFSM_RATE6_START_OFFSET 0x00000000
#define RXMFSM_PTR_RATE_REG4_RXMFSM_RATE6_START_BITWIDTH 0x00000010
#define RXMFSM_PTR_RATE_REG4_RXMFSM_RATE6_START_MASK 0x0000FFFF
#define RXMFSM_PTR_RATE_REG4_RXMFSM_RATE6_START_ACCESS AW_CSR_READ_WRITE
#define RXMFSM_PTR_RATE_REG4_RXMFSM_RATE6_START_RESET_VALUE 0x00000000

 
 
 
#define RXMFSM_PTR_RATE_REG4_RXMFSM_RATE7_START_OFFSET 0x00000010
#define RXMFSM_PTR_RATE_REG4_RXMFSM_RATE7_START_BITWIDTH 0x00000010
#define RXMFSM_PTR_RATE_REG4_RXMFSM_RATE7_START_MASK 0xFFFF0000
#define RXMFSM_PTR_RATE_REG4_RXMFSM_RATE7_START_ACCESS AW_CSR_READ_WRITE
#define RXMFSM_PTR_RATE_REG4_RXMFSM_RATE7_START_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXMFSM_PTR_RESET_ADDR 0x02000858
#define RXMFSM_PTR_RESET_SIZE 32

 
 
 
#define RXMFSM_PTR_RESET_RXMFSM_RESET_START_OFFSET 0x00000000
#define RXMFSM_PTR_RESET_RXMFSM_RESET_START_BITWIDTH 0x00000010
#define RXMFSM_PTR_RESET_RXMFSM_RESET_START_MASK 0x0000FFFF
#define RXMFSM_PTR_RESET_RXMFSM_RESET_START_ACCESS AW_CSR_READ_WRITE
#define RXMFSM_PTR_RESET_RXMFSM_RESET_START_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXMFSM_RCHANGE_ADDR 0x0200085C
#define RXMFSM_RCHANGE_SIZE 32

 
 
 
 
 
 
 
 
 
 
#define RXMFSM_RCHANGE_RXMFSM_RCHANGE_TYPE_OFFSET 0x00000000
#define RXMFSM_RCHANGE_RXMFSM_RCHANGE_TYPE_BITWIDTH 0x0000001C
#define RXMFSM_RCHANGE_RXMFSM_RCHANGE_TYPE_MASK 0x0FFFFFFF
#define RXMFSM_RCHANGE_RXMFSM_RCHANGE_TYPE_ACCESS AW_CSR_READ_WRITE
#define RXMFSM_RCHANGE_RXMFSM_RCHANGE_TYPE_RESET_VALUE 0x0FFFFFFF

 
 
 
 
 
#define RXMFSM_SCRATCH_REG1_ADDR 0x02000860
#define RXMFSM_SCRATCH_REG1_SIZE 32

 
 
 
#define RXMFSM_SCRATCH_REG1_RXMFSM_SCRATCH1_OFFSET 0x00000000
#define RXMFSM_SCRATCH_REG1_RXMFSM_SCRATCH1_BITWIDTH 0x00000020
#define RXMFSM_SCRATCH_REG1_RXMFSM_SCRATCH1_MASK 0xFFFFFFFF
#define RXMFSM_SCRATCH_REG1_RXMFSM_SCRATCH1_ACCESS AW_CSR_READ_WRITE
#define RXMFSM_SCRATCH_REG1_RXMFSM_SCRATCH1_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXMFSM_SCRATCH_REG10_ADDR 0x02000864
#define RXMFSM_SCRATCH_REG10_SIZE 32

 
 
 
#define RXMFSM_SCRATCH_REG10_RXMFSM_SCRATCH10_OFFSET 0x00000000
#define RXMFSM_SCRATCH_REG10_RXMFSM_SCRATCH10_BITWIDTH 0x00000020
#define RXMFSM_SCRATCH_REG10_RXMFSM_SCRATCH10_MASK 0xFFFFFFFF
#define RXMFSM_SCRATCH_REG10_RXMFSM_SCRATCH10_ACCESS AW_CSR_READ_WRITE
#define RXMFSM_SCRATCH_REG10_RXMFSM_SCRATCH10_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXMFSM_SCRATCH_REG11_ADDR 0x02000868
#define RXMFSM_SCRATCH_REG11_SIZE 32

 
 
 
#define RXMFSM_SCRATCH_REG11_RXMFSM_SCRATCH11_OFFSET 0x00000000
#define RXMFSM_SCRATCH_REG11_RXMFSM_SCRATCH11_BITWIDTH 0x00000020
#define RXMFSM_SCRATCH_REG11_RXMFSM_SCRATCH11_MASK 0xFFFFFFFF
#define RXMFSM_SCRATCH_REG11_RXMFSM_SCRATCH11_ACCESS AW_CSR_READ_WRITE
#define RXMFSM_SCRATCH_REG11_RXMFSM_SCRATCH11_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXMFSM_SCRATCH_REG12_ADDR 0x0200086C
#define RXMFSM_SCRATCH_REG12_SIZE 32

 
 
 
#define RXMFSM_SCRATCH_REG12_RXMFSM_SCRATCH12_OFFSET 0x00000000
#define RXMFSM_SCRATCH_REG12_RXMFSM_SCRATCH12_BITWIDTH 0x00000020
#define RXMFSM_SCRATCH_REG12_RXMFSM_SCRATCH12_MASK 0xFFFFFFFF
#define RXMFSM_SCRATCH_REG12_RXMFSM_SCRATCH12_ACCESS AW_CSR_READ_WRITE
#define RXMFSM_SCRATCH_REG12_RXMFSM_SCRATCH12_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXMFSM_SCRATCH_REG13_ADDR 0x02000870
#define RXMFSM_SCRATCH_REG13_SIZE 32

 
 
 
#define RXMFSM_SCRATCH_REG13_RXMFSM_SCRATCH13_OFFSET 0x00000000
#define RXMFSM_SCRATCH_REG13_RXMFSM_SCRATCH13_BITWIDTH 0x00000020
#define RXMFSM_SCRATCH_REG13_RXMFSM_SCRATCH13_MASK 0xFFFFFFFF
#define RXMFSM_SCRATCH_REG13_RXMFSM_SCRATCH13_ACCESS AW_CSR_READ_WRITE
#define RXMFSM_SCRATCH_REG13_RXMFSM_SCRATCH13_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXMFSM_SCRATCH_REG14_ADDR 0x02000874
#define RXMFSM_SCRATCH_REG14_SIZE 32

 
 
 
#define RXMFSM_SCRATCH_REG14_RXMFSM_SCRATCH14_OFFSET 0x00000000
#define RXMFSM_SCRATCH_REG14_RXMFSM_SCRATCH14_BITWIDTH 0x00000020
#define RXMFSM_SCRATCH_REG14_RXMFSM_SCRATCH14_MASK 0xFFFFFFFF
#define RXMFSM_SCRATCH_REG14_RXMFSM_SCRATCH14_ACCESS AW_CSR_READ_WRITE
#define RXMFSM_SCRATCH_REG14_RXMFSM_SCRATCH14_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXMFSM_SCRATCH_REG15_ADDR 0x02000878
#define RXMFSM_SCRATCH_REG15_SIZE 32

 
 
 
#define RXMFSM_SCRATCH_REG15_RXMFSM_SCRATCH15_OFFSET 0x00000000
#define RXMFSM_SCRATCH_REG15_RXMFSM_SCRATCH15_BITWIDTH 0x00000020
#define RXMFSM_SCRATCH_REG15_RXMFSM_SCRATCH15_MASK 0xFFFFFFFF
#define RXMFSM_SCRATCH_REG15_RXMFSM_SCRATCH15_ACCESS AW_CSR_READ_WRITE
#define RXMFSM_SCRATCH_REG15_RXMFSM_SCRATCH15_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXMFSM_SCRATCH_REG16_ADDR 0x0200087C
#define RXMFSM_SCRATCH_REG16_SIZE 32

 
 
 
#define RXMFSM_SCRATCH_REG16_RXMFSM_SCRATCH16_OFFSET 0x00000000
#define RXMFSM_SCRATCH_REG16_RXMFSM_SCRATCH16_BITWIDTH 0x00000020
#define RXMFSM_SCRATCH_REG16_RXMFSM_SCRATCH16_MASK 0xFFFFFFFF
#define RXMFSM_SCRATCH_REG16_RXMFSM_SCRATCH16_ACCESS AW_CSR_READ_WRITE
#define RXMFSM_SCRATCH_REG16_RXMFSM_SCRATCH16_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXMFSM_SCRATCH_REG17_ADDR 0x02000880
#define RXMFSM_SCRATCH_REG17_SIZE 32

 
 
 
#define RXMFSM_SCRATCH_REG17_RXMFSM_SCRATCH17_OFFSET 0x00000000
#define RXMFSM_SCRATCH_REG17_RXMFSM_SCRATCH17_BITWIDTH 0x00000020
#define RXMFSM_SCRATCH_REG17_RXMFSM_SCRATCH17_MASK 0xFFFFFFFF
#define RXMFSM_SCRATCH_REG17_RXMFSM_SCRATCH17_ACCESS AW_CSR_READ_WRITE
#define RXMFSM_SCRATCH_REG17_RXMFSM_SCRATCH17_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXMFSM_SCRATCH_REG18_ADDR 0x02000884
#define RXMFSM_SCRATCH_REG18_SIZE 32

 
 
 
#define RXMFSM_SCRATCH_REG18_RXMFSM_SCRATCH18_OFFSET 0x00000000
#define RXMFSM_SCRATCH_REG18_RXMFSM_SCRATCH18_BITWIDTH 0x00000020
#define RXMFSM_SCRATCH_REG18_RXMFSM_SCRATCH18_MASK 0xFFFFFFFF
#define RXMFSM_SCRATCH_REG18_RXMFSM_SCRATCH18_ACCESS AW_CSR_READ_WRITE
#define RXMFSM_SCRATCH_REG18_RXMFSM_SCRATCH18_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXMFSM_SCRATCH_REG19_ADDR 0x02000888
#define RXMFSM_SCRATCH_REG19_SIZE 32

 
 
 
#define RXMFSM_SCRATCH_REG19_RXMFSM_SCRATCH19_OFFSET 0x00000000
#define RXMFSM_SCRATCH_REG19_RXMFSM_SCRATCH19_BITWIDTH 0x00000020
#define RXMFSM_SCRATCH_REG19_RXMFSM_SCRATCH19_MASK 0xFFFFFFFF
#define RXMFSM_SCRATCH_REG19_RXMFSM_SCRATCH19_ACCESS AW_CSR_READ_WRITE
#define RXMFSM_SCRATCH_REG19_RXMFSM_SCRATCH19_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXMFSM_SCRATCH_REG2_ADDR 0x0200088C
#define RXMFSM_SCRATCH_REG2_SIZE 32

 
 
 
#define RXMFSM_SCRATCH_REG2_RXMFSM_SCRATCH2_OFFSET 0x00000000
#define RXMFSM_SCRATCH_REG2_RXMFSM_SCRATCH2_BITWIDTH 0x00000020
#define RXMFSM_SCRATCH_REG2_RXMFSM_SCRATCH2_MASK 0xFFFFFFFF
#define RXMFSM_SCRATCH_REG2_RXMFSM_SCRATCH2_ACCESS AW_CSR_READ_WRITE
#define RXMFSM_SCRATCH_REG2_RXMFSM_SCRATCH2_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXMFSM_SCRATCH_REG20_ADDR 0x02000890
#define RXMFSM_SCRATCH_REG20_SIZE 32

 
 
 
#define RXMFSM_SCRATCH_REG20_RXMFSM_SCRATCH20_OFFSET 0x00000000
#define RXMFSM_SCRATCH_REG20_RXMFSM_SCRATCH20_BITWIDTH 0x00000020
#define RXMFSM_SCRATCH_REG20_RXMFSM_SCRATCH20_MASK 0xFFFFFFFF
#define RXMFSM_SCRATCH_REG20_RXMFSM_SCRATCH20_ACCESS AW_CSR_READ_WRITE
#define RXMFSM_SCRATCH_REG20_RXMFSM_SCRATCH20_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXMFSM_SCRATCH_REG21_ADDR 0x02000894
#define RXMFSM_SCRATCH_REG21_SIZE 32

 
 
 
#define RXMFSM_SCRATCH_REG21_RXMFSM_SCRATCH21_OFFSET 0x00000000
#define RXMFSM_SCRATCH_REG21_RXMFSM_SCRATCH21_BITWIDTH 0x00000020
#define RXMFSM_SCRATCH_REG21_RXMFSM_SCRATCH21_MASK 0xFFFFFFFF
#define RXMFSM_SCRATCH_REG21_RXMFSM_SCRATCH21_ACCESS AW_CSR_READ_WRITE
#define RXMFSM_SCRATCH_REG21_RXMFSM_SCRATCH21_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXMFSM_SCRATCH_REG22_ADDR 0x02000898
#define RXMFSM_SCRATCH_REG22_SIZE 32

 
 
 
#define RXMFSM_SCRATCH_REG22_RXMFSM_SCRATCH22_OFFSET 0x00000000
#define RXMFSM_SCRATCH_REG22_RXMFSM_SCRATCH22_BITWIDTH 0x00000020
#define RXMFSM_SCRATCH_REG22_RXMFSM_SCRATCH22_MASK 0xFFFFFFFF
#define RXMFSM_SCRATCH_REG22_RXMFSM_SCRATCH22_ACCESS AW_CSR_READ_WRITE
#define RXMFSM_SCRATCH_REG22_RXMFSM_SCRATCH22_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXMFSM_SCRATCH_REG23_ADDR 0x0200089C
#define RXMFSM_SCRATCH_REG23_SIZE 32

 
 
 
#define RXMFSM_SCRATCH_REG23_RXMFSM_SCRATCH23_OFFSET 0x00000000
#define RXMFSM_SCRATCH_REG23_RXMFSM_SCRATCH23_BITWIDTH 0x00000020
#define RXMFSM_SCRATCH_REG23_RXMFSM_SCRATCH23_MASK 0xFFFFFFFF
#define RXMFSM_SCRATCH_REG23_RXMFSM_SCRATCH23_ACCESS AW_CSR_READ_WRITE
#define RXMFSM_SCRATCH_REG23_RXMFSM_SCRATCH23_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXMFSM_SCRATCH_REG24_ADDR 0x020008A0
#define RXMFSM_SCRATCH_REG24_SIZE 32

 
 
 
#define RXMFSM_SCRATCH_REG24_RXMFSM_SCRATCH24_OFFSET 0x00000000
#define RXMFSM_SCRATCH_REG24_RXMFSM_SCRATCH24_BITWIDTH 0x00000020
#define RXMFSM_SCRATCH_REG24_RXMFSM_SCRATCH24_MASK 0xFFFFFFFF
#define RXMFSM_SCRATCH_REG24_RXMFSM_SCRATCH24_ACCESS AW_CSR_READ_WRITE
#define RXMFSM_SCRATCH_REG24_RXMFSM_SCRATCH24_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXMFSM_SCRATCH_REG3_ADDR 0x020008A4
#define RXMFSM_SCRATCH_REG3_SIZE 32

 
 
 
#define RXMFSM_SCRATCH_REG3_RXMFSM_SCRATCH3_OFFSET 0x00000000
#define RXMFSM_SCRATCH_REG3_RXMFSM_SCRATCH3_BITWIDTH 0x00000020
#define RXMFSM_SCRATCH_REG3_RXMFSM_SCRATCH3_MASK 0xFFFFFFFF
#define RXMFSM_SCRATCH_REG3_RXMFSM_SCRATCH3_ACCESS AW_CSR_READ_WRITE
#define RXMFSM_SCRATCH_REG3_RXMFSM_SCRATCH3_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXMFSM_SCRATCH_REG4_ADDR 0x020008A8
#define RXMFSM_SCRATCH_REG4_SIZE 32

 
 
 
#define RXMFSM_SCRATCH_REG4_RXMFSM_SCRATCH4_OFFSET 0x00000000
#define RXMFSM_SCRATCH_REG4_RXMFSM_SCRATCH4_BITWIDTH 0x00000020
#define RXMFSM_SCRATCH_REG4_RXMFSM_SCRATCH4_MASK 0xFFFFFFFF
#define RXMFSM_SCRATCH_REG4_RXMFSM_SCRATCH4_ACCESS AW_CSR_READ_WRITE
#define RXMFSM_SCRATCH_REG4_RXMFSM_SCRATCH4_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXMFSM_SCRATCH_REG5_ADDR 0x020008AC
#define RXMFSM_SCRATCH_REG5_SIZE 32

 
 
 
#define RXMFSM_SCRATCH_REG5_RXMFSM_SCRATCH5_OFFSET 0x00000000
#define RXMFSM_SCRATCH_REG5_RXMFSM_SCRATCH5_BITWIDTH 0x00000020
#define RXMFSM_SCRATCH_REG5_RXMFSM_SCRATCH5_MASK 0xFFFFFFFF
#define RXMFSM_SCRATCH_REG5_RXMFSM_SCRATCH5_ACCESS AW_CSR_READ_WRITE
#define RXMFSM_SCRATCH_REG5_RXMFSM_SCRATCH5_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXMFSM_SCRATCH_REG6_ADDR 0x020008B0
#define RXMFSM_SCRATCH_REG6_SIZE 32

 
 
 
#define RXMFSM_SCRATCH_REG6_RXMFSM_SCRATCH6_OFFSET 0x00000000
#define RXMFSM_SCRATCH_REG6_RXMFSM_SCRATCH6_BITWIDTH 0x00000020
#define RXMFSM_SCRATCH_REG6_RXMFSM_SCRATCH6_MASK 0xFFFFFFFF
#define RXMFSM_SCRATCH_REG6_RXMFSM_SCRATCH6_ACCESS AW_CSR_READ_WRITE
#define RXMFSM_SCRATCH_REG6_RXMFSM_SCRATCH6_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXMFSM_SCRATCH_REG7_ADDR 0x020008B4
#define RXMFSM_SCRATCH_REG7_SIZE 32

 
 
 
#define RXMFSM_SCRATCH_REG7_RXMFSM_SCRATCH7_OFFSET 0x00000000
#define RXMFSM_SCRATCH_REG7_RXMFSM_SCRATCH7_BITWIDTH 0x00000020
#define RXMFSM_SCRATCH_REG7_RXMFSM_SCRATCH7_MASK 0xFFFFFFFF
#define RXMFSM_SCRATCH_REG7_RXMFSM_SCRATCH7_ACCESS AW_CSR_READ_WRITE
#define RXMFSM_SCRATCH_REG7_RXMFSM_SCRATCH7_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXMFSM_SCRATCH_REG8_ADDR 0x020008B8
#define RXMFSM_SCRATCH_REG8_SIZE 32

 
 
 
#define RXMFSM_SCRATCH_REG8_RXMFSM_SCRATCH8_OFFSET 0x00000000
#define RXMFSM_SCRATCH_REG8_RXMFSM_SCRATCH8_BITWIDTH 0x00000020
#define RXMFSM_SCRATCH_REG8_RXMFSM_SCRATCH8_MASK 0xFFFFFFFF
#define RXMFSM_SCRATCH_REG8_RXMFSM_SCRATCH8_ACCESS AW_CSR_READ_WRITE
#define RXMFSM_SCRATCH_REG8_RXMFSM_SCRATCH8_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXMFSM_SCRATCH_REG9_ADDR 0x020008BC
#define RXMFSM_SCRATCH_REG9_SIZE 32

 
 
 
#define RXMFSM_SCRATCH_REG9_RXMFSM_SCRATCH9_OFFSET 0x00000000
#define RXMFSM_SCRATCH_REG9_RXMFSM_SCRATCH9_BITWIDTH 0x00000020
#define RXMFSM_SCRATCH_REG9_RXMFSM_SCRATCH9_MASK 0xFFFFFFFF
#define RXMFSM_SCRATCH_REG9_RXMFSM_SCRATCH9_ACCESS AW_CSR_READ_WRITE
#define RXMFSM_SCRATCH_REG9_RXMFSM_SCRATCH9_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXMFSM_STAT_ADDR 0x020008C0
#define RXMFSM_STAT_SIZE 32

 
 
 
#define RXMFSM_STAT_RXMFSM_RATE_CUR_OFFSET 0x00000000
#define RXMFSM_STAT_RXMFSM_RATE_CUR_BITWIDTH 0x00000003
#define RXMFSM_STAT_RXMFSM_RATE_CUR_MASK 0x00000007
#define RXMFSM_STAT_RXMFSM_RATE_CUR_ACCESS AW_CSR_READ_ONLY
#define RXMFSM_STAT_RXMFSM_RATE_CUR_RESET_VALUE 0x00000000

 
 
 
#define RXMFSM_STAT_RXMFSM_RATE_NEW_OFFSET 0x00000003
#define RXMFSM_STAT_RXMFSM_RATE_NEW_BITWIDTH 0x00000003
#define RXMFSM_STAT_RXMFSM_RATE_NEW_MASK 0x00000038
#define RXMFSM_STAT_RXMFSM_RATE_NEW_ACCESS AW_CSR_READ_ONLY
#define RXMFSM_STAT_RXMFSM_RATE_NEW_RESET_VALUE 0x00000000

 
 
 
#define RXMFSM_STAT_RXMFSM_WIDTH_CUR_OFFSET 0x00000006
#define RXMFSM_STAT_RXMFSM_WIDTH_CUR_BITWIDTH 0x00000004
#define RXMFSM_STAT_RXMFSM_WIDTH_CUR_MASK 0x000003C0
#define RXMFSM_STAT_RXMFSM_WIDTH_CUR_ACCESS AW_CSR_READ_ONLY
#define RXMFSM_STAT_RXMFSM_WIDTH_CUR_RESET_VALUE 0x00000000

 
 
 
#define RXMFSM_STAT_RXMFSM_WIDTH_NEW_OFFSET 0x0000000A
#define RXMFSM_STAT_RXMFSM_WIDTH_NEW_BITWIDTH 0x00000004
#define RXMFSM_STAT_RXMFSM_WIDTH_NEW_MASK 0x00003C00
#define RXMFSM_STAT_RXMFSM_WIDTH_NEW_ACCESS AW_CSR_READ_ONLY
#define RXMFSM_STAT_RXMFSM_WIDTH_NEW_RESET_VALUE 0x00000000

 
 
 
#define RXMFSM_STAT_RXMFSM_RXDISABLE_OFFSET 0x0000000E
#define RXMFSM_STAT_RXMFSM_RXDISABLE_BITWIDTH 0x00000001
#define RXMFSM_STAT_RXMFSM_RXDISABLE_MASK 0x00004000
#define RXMFSM_STAT_RXMFSM_RXDISABLE_ACCESS AW_CSR_READ_ONLY
#define RXMFSM_STAT_RXMFSM_RXDISABLE_RESET_VALUE 0x00000000

 
 
 
#define RXMFSM_STAT_RXMFSM_REQ_OFFSET 0x0000000F
#define RXMFSM_STAT_RXMFSM_REQ_BITWIDTH 0x00000001
#define RXMFSM_STAT_RXMFSM_REQ_MASK 0x00008000
#define RXMFSM_STAT_RXMFSM_REQ_ACCESS AW_CSR_READ_ONLY
#define RXMFSM_STAT_RXMFSM_REQ_RESET_VALUE 0x00000000

 
 
 
#define RXMFSM_STAT_RXMFSM_POWER_CUR_OFFSET 0x00000010
#define RXMFSM_STAT_RXMFSM_POWER_CUR_BITWIDTH 0x00000003
#define RXMFSM_STAT_RXMFSM_POWER_CUR_MASK 0x00070000
#define RXMFSM_STAT_RXMFSM_POWER_CUR_ACCESS AW_CSR_READ_ONLY
#define RXMFSM_STAT_RXMFSM_POWER_CUR_RESET_VALUE 0x00000000

 
 
 
#define RXMFSM_STAT_RXMFSM_POWER_NEW_OFFSET 0x00000013
#define RXMFSM_STAT_RXMFSM_POWER_NEW_BITWIDTH 0x00000003
#define RXMFSM_STAT_RXMFSM_POWER_NEW_MASK 0x00380000
#define RXMFSM_STAT_RXMFSM_POWER_NEW_ACCESS AW_CSR_READ_ONLY
#define RXMFSM_STAT_RXMFSM_POWER_NEW_RESET_VALUE 0x00000000

 
 
 
#define RXMFSM_STAT_RXMFSM_PAM_CUR_OFFSET 0x00000016
#define RXMFSM_STAT_RXMFSM_PAM_CUR_BITWIDTH 0x00000001
#define RXMFSM_STAT_RXMFSM_PAM_CUR_MASK 0x00400000
#define RXMFSM_STAT_RXMFSM_PAM_CUR_ACCESS AW_CSR_READ_ONLY
#define RXMFSM_STAT_RXMFSM_PAM_CUR_RESET_VALUE 0x00000000

 
 
 
#define RXMFSM_STAT_RXMFSM_PAM_NEW_OFFSET 0x00000017
#define RXMFSM_STAT_RXMFSM_PAM_NEW_BITWIDTH 0x00000001
#define RXMFSM_STAT_RXMFSM_PAM_NEW_MASK 0x00800000
#define RXMFSM_STAT_RXMFSM_PAM_NEW_ACCESS AW_CSR_READ_ONLY
#define RXMFSM_STAT_RXMFSM_PAM_NEW_RESET_VALUE 0x00000000

 
 
 
#define RXMFSM_STAT_RXMFSM_PAM_CTRL_CUR_OFFSET 0x00000018
#define RXMFSM_STAT_RXMFSM_PAM_CTRL_CUR_BITWIDTH 0x00000002
#define RXMFSM_STAT_RXMFSM_PAM_CTRL_CUR_MASK 0x03000000
#define RXMFSM_STAT_RXMFSM_PAM_CTRL_CUR_ACCESS AW_CSR_READ_ONLY
#define RXMFSM_STAT_RXMFSM_PAM_CTRL_CUR_RESET_VALUE 0x00000000

 
 
 
#define RXMFSM_STAT_RXMFSM_PAM_CTRL_NEW_OFFSET 0x0000001A
#define RXMFSM_STAT_RXMFSM_PAM_CTRL_NEW_BITWIDTH 0x00000002
#define RXMFSM_STAT_RXMFSM_PAM_CTRL_NEW_MASK 0x0C000000
#define RXMFSM_STAT_RXMFSM_PAM_CTRL_NEW_ACCESS AW_CSR_READ_ONLY
#define RXMFSM_STAT_RXMFSM_PAM_CTRL_NEW_RESET_VALUE 0x00000000

 
 
 
 
 
 
 
 
 
#define RXMFSM_STAT_RXMFSM_INSTR_NUM_OFFSET 0x0000001C
#define RXMFSM_STAT_RXMFSM_INSTR_NUM_BITWIDTH 0x00000004
#define RXMFSM_STAT_RXMFSM_INSTR_NUM_MASK 0xF0000000
#define RXMFSM_STAT_RXMFSM_INSTR_NUM_ACCESS AW_CSR_READ_ONLY
#define RXMFSM_STAT_RXMFSM_INSTR_NUM_RESET_VALUE 0x00000000

 
 
 
 
 
#define RXMFSM_STATE_ADDR 0x020008C4
#define RXMFSM_STATE_SIZE 32

 
 
 
#define RXMFSM_STATE_RXMFSM_STATE_OFFSET 0x00000000
#define RXMFSM_STATE_RXMFSM_STATE_BITWIDTH 0x00000009
#define RXMFSM_STATE_RXMFSM_STATE_MASK 0x000001FF
#define RXMFSM_STATE_RXMFSM_STATE_ACCESS AW_CSR_READ_ONLY
#define RXMFSM_STATE_RXMFSM_STATE_RESET_VALUE 0x00000000

 
 
 
 
 
#define SEQ_CNTRL_ADAPT_ADDR 0x020008C8
#define SEQ_CNTRL_ADAPT_SIZE 32

 
 
 
 
 
#define SEQ_CNTRL_ADAPT_BACKGROUND_SEL_ENA_A_OFFSET 0x00000000
#define SEQ_CNTRL_ADAPT_BACKGROUND_SEL_ENA_A_BITWIDTH 0x00000001
#define SEQ_CNTRL_ADAPT_BACKGROUND_SEL_ENA_A_MASK 0x00000001
#define SEQ_CNTRL_ADAPT_BACKGROUND_SEL_ENA_A_ACCESS AW_CSR_READ_WRITE
#define SEQ_CNTRL_ADAPT_BACKGROUND_SEL_ENA_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define SEQ_CNTRL_RX_ADDR 0x020008CC
#define SEQ_CNTRL_RX_SIZE 32

 
 
 
#define SEQ_CNTRL_RX_ITR_DPLL_AFE_ADAPT_START_NT_OFFSET 0x00000000
#define SEQ_CNTRL_RX_ITR_DPLL_AFE_ADAPT_START_NT_BITWIDTH 0x00000001
#define SEQ_CNTRL_RX_ITR_DPLL_AFE_ADAPT_START_NT_MASK 0x00000001
#define SEQ_CNTRL_RX_ITR_DPLL_AFE_ADAPT_START_NT_ACCESS AW_CSR_READ_WRITE
#define SEQ_CNTRL_RX_ITR_DPLL_AFE_ADAPT_START_NT_RESET_VALUE 0x00000000

 
 
 
 
 
 
 
 
#define SEQ_CNTRL_RX_ACTIVE_BRANCH_NT_OFFSET 0x00000001
#define SEQ_CNTRL_RX_ACTIVE_BRANCH_NT_BITWIDTH 0x00000003
#define SEQ_CNTRL_RX_ACTIVE_BRANCH_NT_MASK 0x0000000E
#define SEQ_CNTRL_RX_ACTIVE_BRANCH_NT_ACCESS AW_CSR_READ_WRITE
#define SEQ_CNTRL_RX_ACTIVE_BRANCH_NT_RESET_VALUE 0x00000001

 
 
 
 
 
#define SEQ_CNTRL_RX_ITR_TED_CLASSB_ENABLE_A_OFFSET 0x00000004
#define SEQ_CNTRL_RX_ITR_TED_CLASSB_ENABLE_A_BITWIDTH 0x00000001
#define SEQ_CNTRL_RX_ITR_TED_CLASSB_ENABLE_A_MASK 0x00000010
#define SEQ_CNTRL_RX_ITR_TED_CLASSB_ENABLE_A_ACCESS AW_CSR_READ_WRITE
#define SEQ_CNTRL_RX_ITR_TED_CLASSB_ENABLE_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define SEQ_CNTRL_RX_OVERSAMPLE_MODE_A_OFFSET 0x00000005
#define SEQ_CNTRL_RX_OVERSAMPLE_MODE_A_BITWIDTH 0x00000001
#define SEQ_CNTRL_RX_OVERSAMPLE_MODE_A_MASK 0x00000020
#define SEQ_CNTRL_RX_OVERSAMPLE_MODE_A_ACCESS AW_CSR_READ_WRITE
#define SEQ_CNTRL_RX_OVERSAMPLE_MODE_A_RESET_VALUE 0x00000001

 
 
 
#define SEQ_CNTRL_RX_GB_FIFO_FIFO_ENABLE_A_OFFSET 0x00000006
#define SEQ_CNTRL_RX_GB_FIFO_FIFO_ENABLE_A_BITWIDTH 0x00000001
#define SEQ_CNTRL_RX_GB_FIFO_FIFO_ENABLE_A_MASK 0x00000040
#define SEQ_CNTRL_RX_GB_FIFO_FIFO_ENABLE_A_ACCESS AW_CSR_READ_WRITE
#define SEQ_CNTRL_RX_GB_FIFO_FIFO_ENABLE_A_RESET_VALUE 0x00000001

 
 
 
#define SEQ_CNTRL_RX_DS_SYNTH_DIV_READY_A_OFFSET 0x00000007
#define SEQ_CNTRL_RX_DS_SYNTH_DIV_READY_A_BITWIDTH 0x00000001
#define SEQ_CNTRL_RX_DS_SYNTH_DIV_READY_A_MASK 0x00000080
#define SEQ_CNTRL_RX_DS_SYNTH_DIV_READY_A_ACCESS AW_CSR_READ_WRITE
#define SEQ_CNTRL_RX_DS_SYNTH_DIV_READY_A_RESET_VALUE 0x00000001

 
 
 
#define SEQ_CNTRL_RX_POSTDIV_READY_A_OFFSET 0x00000008
#define SEQ_CNTRL_RX_POSTDIV_READY_A_BITWIDTH 0x00000001
#define SEQ_CNTRL_RX_POSTDIV_READY_A_MASK 0x00000100
#define SEQ_CNTRL_RX_POSTDIV_READY_A_ACCESS AW_CSR_READ_WRITE
#define SEQ_CNTRL_RX_POSTDIV_READY_A_RESET_VALUE 0x00000001

 
 
 
#define SEQ_CNTRL_RX_GB_FIFO_MODE_NT_OFFSET 0x00000009
#define SEQ_CNTRL_RX_GB_FIFO_MODE_NT_BITWIDTH 0x00000004
#define SEQ_CNTRL_RX_GB_FIFO_MODE_NT_MASK 0x00001E00
#define SEQ_CNTRL_RX_GB_FIFO_MODE_NT_ACCESS AW_CSR_READ_WRITE
#define SEQ_CNTRL_RX_GB_FIFO_MODE_NT_RESET_VALUE 0x00000001

 
 
 
#define SEQ_CNTRL_RX_GB_FIFO_DELAY_ADJ_NT_OFFSET 0x0000000D
#define SEQ_CNTRL_RX_GB_FIFO_DELAY_ADJ_NT_BITWIDTH 0x00000004
#define SEQ_CNTRL_RX_GB_FIFO_DELAY_ADJ_NT_MASK 0x0001E000
#define SEQ_CNTRL_RX_GB_FIFO_DELAY_ADJ_NT_ACCESS AW_CSR_READ_WRITE
#define SEQ_CNTRL_RX_GB_FIFO_DELAY_ADJ_NT_RESET_VALUE 0x00000003

 
 
 
#define SEQ_CNTRL_RX_CK_SEL_NT_OFFSET 0x00000011
#define SEQ_CNTRL_RX_CK_SEL_NT_BITWIDTH 0x00000004
#define SEQ_CNTRL_RX_CK_SEL_NT_MASK 0x001E0000
#define SEQ_CNTRL_RX_CK_SEL_NT_ACCESS AW_CSR_READ_WRITE
#define SEQ_CNTRL_RX_CK_SEL_NT_RESET_VALUE 0x00000006

 
 
 
#define SEQ_CNTRL_RX_PACKED_MODE_NT_OFFSET 0x00000015
#define SEQ_CNTRL_RX_PACKED_MODE_NT_BITWIDTH 0x00000004
#define SEQ_CNTRL_RX_PACKED_MODE_NT_MASK 0x01E00000
#define SEQ_CNTRL_RX_PACKED_MODE_NT_ACCESS AW_CSR_READ_WRITE
#define SEQ_CNTRL_RX_PACKED_MODE_NT_RESET_VALUE 0x00000000

 
 
 
#define SEQ_CNTRL_RX_DATA_SEL_NT_OFFSET 0x00000019
#define SEQ_CNTRL_RX_DATA_SEL_NT_BITWIDTH 0x00000002
#define SEQ_CNTRL_RX_DATA_SEL_NT_MASK 0x06000000
#define SEQ_CNTRL_RX_DATA_SEL_NT_ACCESS AW_CSR_READ_WRITE
#define SEQ_CNTRL_RX_DATA_SEL_NT_RESET_VALUE 0x00000002

 
 
 
#define SEQ_CNTRL_RX_LOCAL_HSREF_CTRL_NT_OFFSET 0x0000001B
#define SEQ_CNTRL_RX_LOCAL_HSREF_CTRL_NT_BITWIDTH 0x00000001
#define SEQ_CNTRL_RX_LOCAL_HSREF_CTRL_NT_MASK 0x08000000
#define SEQ_CNTRL_RX_LOCAL_HSREF_CTRL_NT_ACCESS AW_CSR_READ_WRITE
#define SEQ_CNTRL_RX_LOCAL_HSREF_CTRL_NT_RESET_VALUE 0x00000000

 
 
 
#define SEQ_CNTRL_RX_DIV8_MODE_NT_OFFSET 0x0000001C
#define SEQ_CNTRL_RX_DIV8_MODE_NT_BITWIDTH 0x00000001
#define SEQ_CNTRL_RX_DIV8_MODE_NT_MASK 0x10000000
#define SEQ_CNTRL_RX_DIV8_MODE_NT_ACCESS AW_CSR_READ_WRITE
#define SEQ_CNTRL_RX_DIV8_MODE_NT_RESET_VALUE 0x00000000

 
 
 
#define SEQ_CNTRL_RX_NEP_LOOPBACK_ENA_A_OFFSET 0x0000001D
#define SEQ_CNTRL_RX_NEP_LOOPBACK_ENA_A_BITWIDTH 0x00000001
#define SEQ_CNTRL_RX_NEP_LOOPBACK_ENA_A_MASK 0x20000000
#define SEQ_CNTRL_RX_NEP_LOOPBACK_ENA_A_ACCESS AW_CSR_READ_WRITE
#define SEQ_CNTRL_RX_NEP_LOOPBACK_ENA_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define SEQ_CNTRL_RX_RDREG_ADDR 0x020008D0
#define SEQ_CNTRL_RX_RDREG_SIZE 32

 
 
 
#define SEQ_CNTRL_RX_RDREG_ITR_DPLL_AFE_LOCK_NT_OFFSET 0x00000000
#define SEQ_CNTRL_RX_RDREG_ITR_DPLL_AFE_LOCK_NT_BITWIDTH 0x00000001
#define SEQ_CNTRL_RX_RDREG_ITR_DPLL_AFE_LOCK_NT_MASK 0x00000001
#define SEQ_CNTRL_RX_RDREG_ITR_DPLL_AFE_LOCK_NT_ACCESS AW_CSR_READ_ONLY
#define SEQ_CNTRL_RX_RDREG_ITR_DPLL_AFE_LOCK_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define SEQ_CNTRL_TED10_ADDR 0x020008D4
#define SEQ_CNTRL_TED10_SIZE 32

 
 
 
#define SEQ_CNTRL_TED10_MM_DISABLE2_OVR_NT_OFFSET 0x00000000
#define SEQ_CNTRL_TED10_MM_DISABLE2_OVR_NT_BITWIDTH 0x00000020
#define SEQ_CNTRL_TED10_MM_DISABLE2_OVR_NT_MASK 0xFFFFFFFF
#define SEQ_CNTRL_TED10_MM_DISABLE2_OVR_NT_ACCESS AW_CSR_READ_WRITE
#define SEQ_CNTRL_TED10_MM_DISABLE2_OVR_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define SEQ_CNTRL_TED11_ADDR 0x020008D8
#define SEQ_CNTRL_TED11_SIZE 32

 
 
 
#define SEQ_CNTRL_TED11_MM_CDR_ACQ_NT_OFFSET 0x00000000
#define SEQ_CNTRL_TED11_MM_CDR_ACQ_NT_BITWIDTH 0x00000008
#define SEQ_CNTRL_TED11_MM_CDR_ACQ_NT_MASK 0x000000FF
#define SEQ_CNTRL_TED11_MM_CDR_ACQ_NT_ACCESS AW_CSR_READ_WRITE
#define SEQ_CNTRL_TED11_MM_CDR_ACQ_NT_RESET_VALUE 0x00000001

 
 
 
#define SEQ_CNTRL_TED11_MM_CDR_LOCK_NT_OFFSET 0x00000008
#define SEQ_CNTRL_TED11_MM_CDR_LOCK_NT_BITWIDTH 0x00000008
#define SEQ_CNTRL_TED11_MM_CDR_LOCK_NT_MASK 0x0000FF00
#define SEQ_CNTRL_TED11_MM_CDR_LOCK_NT_ACCESS AW_CSR_READ_WRITE
#define SEQ_CNTRL_TED11_MM_CDR_LOCK_NT_RESET_VALUE 0x00000001

 
 
 
#define SEQ_CNTRL_TED11_MM_CDR_OVR_NT_OFFSET 0x00000010
#define SEQ_CNTRL_TED11_MM_CDR_OVR_NT_BITWIDTH 0x00000008
#define SEQ_CNTRL_TED11_MM_CDR_OVR_NT_MASK 0x00FF0000
#define SEQ_CNTRL_TED11_MM_CDR_OVR_NT_ACCESS AW_CSR_READ_WRITE
#define SEQ_CNTRL_TED11_MM_CDR_OVR_NT_RESET_VALUE 0x00000001

 
 
 
 
 
#define SEQ_CNTRL_TED3_ADDR 0x020008DC
#define SEQ_CNTRL_TED3_SIZE 32

 
 
 
 
 
 
#define SEQ_CNTRL_TED3_MM_FREQDET_DISABLE1_NT_OFFSET 0x00000000
#define SEQ_CNTRL_TED3_MM_FREQDET_DISABLE1_NT_BITWIDTH 0x00000020
#define SEQ_CNTRL_TED3_MM_FREQDET_DISABLE1_NT_MASK 0xFFFFFFFF
#define SEQ_CNTRL_TED3_MM_FREQDET_DISABLE1_NT_ACCESS AW_CSR_READ_WRITE
#define SEQ_CNTRL_TED3_MM_FREQDET_DISABLE1_NT_RESET_VALUE 0xFFFFFFF0

 
 
 
 
 
#define SEQ_CNTRL_TED4_ADDR 0x020008E0
#define SEQ_CNTRL_TED4_SIZE 32

 
 
 
 
 
 
#define SEQ_CNTRL_TED4_MM_FREQDET_DISABLE2_NT_OFFSET 0x00000000
#define SEQ_CNTRL_TED4_MM_FREQDET_DISABLE2_NT_BITWIDTH 0x00000020
#define SEQ_CNTRL_TED4_MM_FREQDET_DISABLE2_NT_MASK 0xFFFFFFFF
#define SEQ_CNTRL_TED4_MM_FREQDET_DISABLE2_NT_ACCESS AW_CSR_READ_WRITE
#define SEQ_CNTRL_TED4_MM_FREQDET_DISABLE2_NT_RESET_VALUE 0xFFFFFFFF

 
 
 
 
 
#define SEQ_CNTRL_TED5_ADDR 0x020008E4
#define SEQ_CNTRL_TED5_SIZE 32

 
 
 
#define SEQ_CNTRL_TED5_MM_DISABLE1_ACQ_NT_OFFSET 0x00000000
#define SEQ_CNTRL_TED5_MM_DISABLE1_ACQ_NT_BITWIDTH 0x00000020
#define SEQ_CNTRL_TED5_MM_DISABLE1_ACQ_NT_MASK 0xFFFFFFFF
#define SEQ_CNTRL_TED5_MM_DISABLE1_ACQ_NT_ACCESS AW_CSR_READ_WRITE
#define SEQ_CNTRL_TED5_MM_DISABLE1_ACQ_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define SEQ_CNTRL_TED6_ADDR 0x020008E8
#define SEQ_CNTRL_TED6_SIZE 32

 
 
 
#define SEQ_CNTRL_TED6_MM_DISABLE2_ACQ_NT_OFFSET 0x00000000
#define SEQ_CNTRL_TED6_MM_DISABLE2_ACQ_NT_BITWIDTH 0x00000020
#define SEQ_CNTRL_TED6_MM_DISABLE2_ACQ_NT_MASK 0xFFFFFFFF
#define SEQ_CNTRL_TED6_MM_DISABLE2_ACQ_NT_ACCESS AW_CSR_READ_WRITE
#define SEQ_CNTRL_TED6_MM_DISABLE2_ACQ_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define SEQ_CNTRL_TED7_ADDR 0x020008EC
#define SEQ_CNTRL_TED7_SIZE 32

 
 
 
#define SEQ_CNTRL_TED7_MM_DISABLE1_LOCK_NT_OFFSET 0x00000000
#define SEQ_CNTRL_TED7_MM_DISABLE1_LOCK_NT_BITWIDTH 0x00000020
#define SEQ_CNTRL_TED7_MM_DISABLE1_LOCK_NT_MASK 0xFFFFFFFF
#define SEQ_CNTRL_TED7_MM_DISABLE1_LOCK_NT_ACCESS AW_CSR_READ_WRITE
#define SEQ_CNTRL_TED7_MM_DISABLE1_LOCK_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define SEQ_CNTRL_TED8_ADDR 0x020008F0
#define SEQ_CNTRL_TED8_SIZE 32

 
 
 
#define SEQ_CNTRL_TED8_MM_DISABLE2_LOCK_NT_OFFSET 0x00000000
#define SEQ_CNTRL_TED8_MM_DISABLE2_LOCK_NT_BITWIDTH 0x00000020
#define SEQ_CNTRL_TED8_MM_DISABLE2_LOCK_NT_MASK 0xFFFFFFFF
#define SEQ_CNTRL_TED8_MM_DISABLE2_LOCK_NT_ACCESS AW_CSR_READ_WRITE
#define SEQ_CNTRL_TED8_MM_DISABLE2_LOCK_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define SEQ_CNTRL_TED9_ADDR 0x020008F4
#define SEQ_CNTRL_TED9_SIZE 32

 
 
 
#define SEQ_CNTRL_TED9_MM_DISABLE1_OVR_NT_OFFSET 0x00000000
#define SEQ_CNTRL_TED9_MM_DISABLE1_OVR_NT_BITWIDTH 0x00000020
#define SEQ_CNTRL_TED9_MM_DISABLE1_OVR_NT_MASK 0xFFFFFFFF
#define SEQ_CNTRL_TED9_MM_DISABLE1_OVR_NT_ACCESS AW_CSR_READ_WRITE
#define SEQ_CNTRL_TED9_MM_DISABLE1_OVR_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define STS_DBE_TRACE_BUFFER_ADDR 0x020008F8
#define STS_DBE_TRACE_BUFFER_SIZE 32

 
 
 
 
 
#define STS_DBE_TRACE_BUFFER_FULL_OFFSET 0x00000000
#define STS_DBE_TRACE_BUFFER_FULL_BITWIDTH 0x00000001
#define STS_DBE_TRACE_BUFFER_FULL_MASK 0x00000001
#define STS_DBE_TRACE_BUFFER_FULL_ACCESS AW_CSR_READ_ONLY
#define STS_DBE_TRACE_BUFFER_FULL_RESET_VALUE 0x00000000

 
 
 
 
 
#define SWITCHCLK_DBE_RX_ADDR 0x020008FC
#define SWITCHCLK_DBE_RX_SIZE 32

 
 
 
 
 
#define SWITCHCLK_DBE_RX_BLOCK_CLOCK_SEL_NT_OFFSET 0x00000000
#define SWITCHCLK_DBE_RX_BLOCK_CLOCK_SEL_NT_BITWIDTH 0x00000001
#define SWITCHCLK_DBE_RX_BLOCK_CLOCK_SEL_NT_MASK 0x00000001
#define SWITCHCLK_DBE_RX_BLOCK_CLOCK_SEL_NT_ACCESS AW_CSR_READ_WRITE
#define SWITCHCLK_DBE_RX_BLOCK_CLOCK_SEL_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define SWITCHCLK_DBE_RX_BLOCK_CLOCK_OUT_SEL_NT_OFFSET 0x00000001
#define SWITCHCLK_DBE_RX_BLOCK_CLOCK_OUT_SEL_NT_BITWIDTH 0x00000001
#define SWITCHCLK_DBE_RX_BLOCK_CLOCK_OUT_SEL_NT_MASK 0x00000002
#define SWITCHCLK_DBE_RX_BLOCK_CLOCK_OUT_SEL_NT_ACCESS AW_CSR_READ_WRITE
#define SWITCHCLK_DBE_RX_BLOCK_CLOCK_OUT_SEL_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define SWITCHCLK_DBE_RX_REF_DIV_CLOCK_SEL_NT_OFFSET 0x00000002
#define SWITCHCLK_DBE_RX_REF_DIV_CLOCK_SEL_NT_BITWIDTH 0x00000001
#define SWITCHCLK_DBE_RX_REF_DIV_CLOCK_SEL_NT_MASK 0x00000004
#define SWITCHCLK_DBE_RX_REF_DIV_CLOCK_SEL_NT_ACCESS AW_CSR_READ_WRITE
#define SWITCHCLK_DBE_RX_REF_DIV_CLOCK_SEL_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define SWITCHCLK_DBE_RX_SYNTH_DIV_CLOCK_SEL_NT_OFFSET 0x00000003
#define SWITCHCLK_DBE_RX_SYNTH_DIV_CLOCK_SEL_NT_BITWIDTH 0x00000001
#define SWITCHCLK_DBE_RX_SYNTH_DIV_CLOCK_SEL_NT_MASK 0x00000008
#define SWITCHCLK_DBE_RX_SYNTH_DIV_CLOCK_SEL_NT_ACCESS AW_CSR_READ_WRITE
#define SWITCHCLK_DBE_RX_SYNTH_DIV_CLOCK_SEL_NT_RESET_VALUE 0x00000000

 
 
 
#define SWITCHCLK_DBE_RX_PPM_MEAS_DIV_NT_OFFSET 0x00000004
#define SWITCHCLK_DBE_RX_PPM_MEAS_DIV_NT_BITWIDTH 0x00000002
#define SWITCHCLK_DBE_RX_PPM_MEAS_DIV_NT_MASK 0x00000030
#define SWITCHCLK_DBE_RX_PPM_MEAS_DIV_NT_ACCESS AW_CSR_READ_WRITE
#define SWITCHCLK_DBE_RX_PPM_MEAS_DIV_NT_RESET_VALUE 0x00000000

 
 
 
#define SWITCHCLK_DBE_RX_VCO_ADAPT_DIV_NT_OFFSET 0x00000006
#define SWITCHCLK_DBE_RX_VCO_ADAPT_DIV_NT_BITWIDTH 0x00000002
#define SWITCHCLK_DBE_RX_VCO_ADAPT_DIV_NT_MASK 0x000000C0
#define SWITCHCLK_DBE_RX_VCO_ADAPT_DIV_NT_ACCESS AW_CSR_READ_WRITE
#define SWITCHCLK_DBE_RX_VCO_ADAPT_DIV_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define SWITCHCLK_DBE_RX_SYNTH_DIV_OUT_CLOCK_SEL_NT_OFFSET 0x00000008
#define SWITCHCLK_DBE_RX_SYNTH_DIV_OUT_CLOCK_SEL_NT_BITWIDTH 0x00000001
#define SWITCHCLK_DBE_RX_SYNTH_DIV_OUT_CLOCK_SEL_NT_MASK 0x00000100
#define SWITCHCLK_DBE_RX_SYNTH_DIV_OUT_CLOCK_SEL_NT_ACCESS AW_CSR_READ_WRITE
#define SWITCHCLK_DBE_RX_SYNTH_DIV_OUT_CLOCK_SEL_NT_RESET_VALUE 0x00000000

 
 
 
#define SWITCHCLK_DBE_RX_OUT_DIV_NT_OFFSET 0x00000009
#define SWITCHCLK_DBE_RX_OUT_DIV_NT_BITWIDTH 0x00000002
#define SWITCHCLK_DBE_RX_OUT_DIV_NT_MASK 0x00000600
#define SWITCHCLK_DBE_RX_OUT_DIV_NT_ACCESS AW_CSR_READ_WRITE
#define SWITCHCLK_DBE_RX_OUT_DIV_NT_RESET_VALUE 0x00000000

 
 
 
#define SWITCHCLK_DBE_RX_BLOCK_DIV_NT_OFFSET 0x0000000B
#define SWITCHCLK_DBE_RX_BLOCK_DIV_NT_BITWIDTH 0x00000008
#define SWITCHCLK_DBE_RX_BLOCK_DIV_NT_MASK 0x0007F800
#define SWITCHCLK_DBE_RX_BLOCK_DIV_NT_ACCESS AW_CSR_READ_WRITE
#define SWITCHCLK_DBE_RX_BLOCK_DIV_NT_RESET_VALUE 0x00000003

 
 
 
#define SWITCHCLK_DBE_RX_DIGREF_CLOCK_SEL_NT_OFFSET 0x00000013
#define SWITCHCLK_DBE_RX_DIGREF_CLOCK_SEL_NT_BITWIDTH 0x00000001
#define SWITCHCLK_DBE_RX_DIGREF_CLOCK_SEL_NT_MASK 0x00080000
#define SWITCHCLK_DBE_RX_DIGREF_CLOCK_SEL_NT_ACCESS AW_CSR_READ_WRITE
#define SWITCHCLK_DBE_RX_DIGREF_CLOCK_SEL_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define SWITCHCLK_DBE_RX_DIGREF_OUT_CLOCK_SEL_NT_OFFSET 0x00000014
#define SWITCHCLK_DBE_RX_DIGREF_OUT_CLOCK_SEL_NT_BITWIDTH 0x00000001
#define SWITCHCLK_DBE_RX_DIGREF_OUT_CLOCK_SEL_NT_MASK 0x00100000
#define SWITCHCLK_DBE_RX_DIGREF_OUT_CLOCK_SEL_NT_ACCESS AW_CSR_READ_WRITE
#define SWITCHCLK_DBE_RX_DIGREF_OUT_CLOCK_SEL_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define AFE_OCTERM_TX_ADDR 0x02001000
#define AFE_OCTERM_TX_SIZE 32

 
 
 
 
 
#define AFE_OCTERM_TX_BYPASS_ENA_A_OFFSET 0x00000000
#define AFE_OCTERM_TX_BYPASS_ENA_A_BITWIDTH 0x00000001
#define AFE_OCTERM_TX_BYPASS_ENA_A_MASK 0x00000001
#define AFE_OCTERM_TX_BYPASS_ENA_A_ACCESS AW_CSR_READ_WRITE
#define AFE_OCTERM_TX_BYPASS_ENA_A_RESET_VALUE 0x00000001

 
 
 
 
 
#define AFE_OCTERM_TX_SLICE_ENA_NT_OFFSET 0x00000001
#define AFE_OCTERM_TX_SLICE_ENA_NT_BITWIDTH 0x00000006
#define AFE_OCTERM_TX_SLICE_ENA_NT_MASK 0x0000007E
#define AFE_OCTERM_TX_SLICE_ENA_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_OCTERM_TX_SLICE_ENA_NT_RESET_VALUE 0x0000003F

 
 
 
#define AFE_OCTERM_TX_REF_RES_NT_OFFSET 0x00000007
#define AFE_OCTERM_TX_REF_RES_NT_BITWIDTH 0x00000006
#define AFE_OCTERM_TX_REF_RES_NT_MASK 0x00001F80
#define AFE_OCTERM_TX_REF_RES_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_OCTERM_TX_REF_RES_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define AFE_OCTERM_TX_TERMCAL_CHOP_NT_OFFSET 0x0000000D
#define AFE_OCTERM_TX_TERMCAL_CHOP_NT_BITWIDTH 0x00000001
#define AFE_OCTERM_TX_TERMCAL_CHOP_NT_MASK 0x00002000
#define AFE_OCTERM_TX_TERMCAL_CHOP_NT_ACCESS AW_CSR_READ_WRITE
#define AFE_OCTERM_TX_TERMCAL_CHOP_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define AFE_OCTERM_TX_RDREG_ADDR 0x02001004
#define AFE_OCTERM_TX_RDREG_SIZE 32

 
 
 
#define AFE_OCTERM_TX_RDREG_TERMCAL_ERROR_NT_OFFSET 0x00000000
#define AFE_OCTERM_TX_RDREG_TERMCAL_ERROR_NT_BITWIDTH 0x00000001
#define AFE_OCTERM_TX_RDREG_TERMCAL_ERROR_NT_MASK 0x00000001
#define AFE_OCTERM_TX_RDREG_TERMCAL_ERROR_NT_ACCESS AW_CSR_READ_ONLY
#define AFE_OCTERM_TX_RDREG_TERMCAL_ERROR_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define AN_LINK_CTRL_ADDR 0x02001008
#define AN_LINK_CTRL_SIZE 32

 
 
 
#define AN_LINK_CTRL_OVR_EN_A_OFFSET 0x00000000
#define AN_LINK_CTRL_OVR_EN_A_BITWIDTH 0x00000001
#define AN_LINK_CTRL_OVR_EN_A_MASK 0x00000001
#define AN_LINK_CTRL_OVR_EN_A_ACCESS AW_CSR_READ_WRITE
#define AN_LINK_CTRL_OVR_EN_A_RESET_VALUE 0x00000000

 
 
 
#define AN_LINK_CTRL_OVR_NT_OFFSET 0x00000001
#define AN_LINK_CTRL_OVR_NT_BITWIDTH 0x00000005
#define AN_LINK_CTRL_OVR_NT_MASK 0x0000003E
#define AN_LINK_CTRL_OVR_NT_ACCESS AW_CSR_READ_WRITE
#define AN_LINK_CTRL_OVR_NT_RESET_VALUE 0x00000000

 
 
 
#define AN_LINK_CTRL_STAT_OVR_EN_NT_OFFSET 0x00000006
#define AN_LINK_CTRL_STAT_OVR_EN_NT_BITWIDTH 0x00000001
#define AN_LINK_CTRL_STAT_OVR_EN_NT_MASK 0x00000040
#define AN_LINK_CTRL_STAT_OVR_EN_NT_ACCESS AW_CSR_READ_WRITE
#define AN_LINK_CTRL_STAT_OVR_EN_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define DPLL_RDREG0_ADDR 0x0200100C
#define DPLL_RDREG0_SIZE 32

 
 
 
#define DPLL_RDREG0_DIGREF_NT_OFFSET 0x00000000
#define DPLL_RDREG0_DIGREF_NT_BITWIDTH 0x0000001A
#define DPLL_RDREG0_DIGREF_NT_MASK 0x03FFFFFF
#define DPLL_RDREG0_DIGREF_NT_ACCESS AW_CSR_READ_ONLY
#define DPLL_RDREG0_DIGREF_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define DPLL_RDREG1_ADDR 0x02001010
#define DPLL_RDREG1_SIZE 32

 
 
 
#define DPLL_RDREG1_FILT_DIGREF_NT_OFFSET 0x00000000
#define DPLL_RDREG1_FILT_DIGREF_NT_BITWIDTH 0x0000001A
#define DPLL_RDREG1_FILT_DIGREF_NT_MASK 0x03FFFFFF
#define DPLL_RDREG1_FILT_DIGREF_NT_ACCESS AW_CSR_READ_ONLY
#define DPLL_RDREG1_FILT_DIGREF_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define DPLL_RDREG2_ADDR 0x02001014
#define DPLL_RDREG2_SIZE 32

 
 
 
#define DPLL_RDREG2_PHASE_ACCUMULATOR_NT_OFFSET 0x00000000
#define DPLL_RDREG2_PHASE_ACCUMULATOR_NT_BITWIDTH 0x0000001B
#define DPLL_RDREG2_PHASE_ACCUMULATOR_NT_MASK 0x07FFFFFF
#define DPLL_RDREG2_PHASE_ACCUMULATOR_NT_ACCESS AW_CSR_READ_ONLY
#define DPLL_RDREG2_PHASE_ACCUMULATOR_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define DPLL_RDREG3_ADDR 0x02001018
#define DPLL_RDREG3_SIZE 32

 
 
 
#define DPLL_RDREG3_FILT_ACCUMULATOR_31_0_NT_OFFSET 0x00000000
#define DPLL_RDREG3_FILT_ACCUMULATOR_31_0_NT_BITWIDTH 0x00000020
#define DPLL_RDREG3_FILT_ACCUMULATOR_31_0_NT_MASK 0xFFFFFFFF
#define DPLL_RDREG3_FILT_ACCUMULATOR_31_0_NT_ACCESS AW_CSR_READ_ONLY
#define DPLL_RDREG3_FILT_ACCUMULATOR_31_0_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define DPLL_RDREG4_ADDR 0x0200101C
#define DPLL_RDREG4_SIZE 32

 
 
 
#define DPLL_RDREG4_FILT_ACCUMULATOR_57_32_NT_OFFSET 0x00000000
#define DPLL_RDREG4_FILT_ACCUMULATOR_57_32_NT_BITWIDTH 0x0000001A
#define DPLL_RDREG4_FILT_ACCUMULATOR_57_32_NT_MASK 0x03FFFFFF
#define DPLL_RDREG4_FILT_ACCUMULATOR_57_32_NT_ACCESS AW_CSR_READ_ONLY
#define DPLL_RDREG4_FILT_ACCUMULATOR_57_32_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define DPLL_RDREG5_ADDR 0x02001020
#define DPLL_RDREG5_SIZE 32

 
 
 
#define DPLL_RDREG5_TDC_ACCUMULATOR_NT_OFFSET 0x00000000
#define DPLL_RDREG5_TDC_ACCUMULATOR_NT_BITWIDTH 0x00000020
#define DPLL_RDREG5_TDC_ACCUMULATOR_NT_MASK 0xFFFFFFFF
#define DPLL_RDREG5_TDC_ACCUMULATOR_NT_ACCESS AW_CSR_READ_ONLY
#define DPLL_RDREG5_TDC_ACCUMULATOR_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define DPLL_RDREG6_ADDR 0x02001024
#define DPLL_RDREG6_SIZE 32

 
 
 
#define DPLL_RDREG6_WATCHDOG_TIMEOUT_NT_OFFSET 0x00000000
#define DPLL_RDREG6_WATCHDOG_TIMEOUT_NT_BITWIDTH 0x00000001
#define DPLL_RDREG6_WATCHDOG_TIMEOUT_NT_MASK 0x00000001
#define DPLL_RDREG6_WATCHDOG_TIMEOUT_NT_ACCESS AW_CSR_READ_ONLY
#define DPLL_RDREG6_WATCHDOG_TIMEOUT_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define DPLL_REG0_ADDR 0x02001028
#define DPLL_REG0_SIZE 32

 
 
 
#define DPLL_REG0_FILT_ENABLE_A_OFFSET 0x00000000
#define DPLL_REG0_FILT_ENABLE_A_BITWIDTH 0x00000001
#define DPLL_REG0_FILT_ENABLE_A_MASK 0x00000001
#define DPLL_REG0_FILT_ENABLE_A_ACCESS AW_CSR_READ_WRITE
#define DPLL_REG0_FILT_ENABLE_A_RESET_VALUE 0x00000000

 
 
 
#define DPLL_REG0_FILT_BYPASS_A_OFFSET 0x00000001
#define DPLL_REG0_FILT_BYPASS_A_BITWIDTH 0x00000001
#define DPLL_REG0_FILT_BYPASS_A_MASK 0x00000002
#define DPLL_REG0_FILT_BYPASS_A_ACCESS AW_CSR_READ_WRITE
#define DPLL_REG0_FILT_BYPASS_A_RESET_VALUE 0x00000000

 
 
 
#define DPLL_REG0_TDC_ENABLE_A_OFFSET 0x00000002
#define DPLL_REG0_TDC_ENABLE_A_BITWIDTH 0x00000001
#define DPLL_REG0_TDC_ENABLE_A_MASK 0x00000004
#define DPLL_REG0_TDC_ENABLE_A_ACCESS AW_CSR_READ_WRITE
#define DPLL_REG0_TDC_ENABLE_A_RESET_VALUE 0x00000000

 
 
 
#define DPLL_REG0_TDC_INVERT_NT_OFFSET 0x00000003
#define DPLL_REG0_TDC_INVERT_NT_BITWIDTH 0x00000001
#define DPLL_REG0_TDC_INVERT_NT_MASK 0x00000008
#define DPLL_REG0_TDC_INVERT_NT_ACCESS AW_CSR_READ_WRITE
#define DPLL_REG0_TDC_INVERT_NT_RESET_VALUE 0x00000000

 
 
 
#define DPLL_REG0_PHASE_ACCUM_BYPASS_A_OFFSET 0x00000004
#define DPLL_REG0_PHASE_ACCUM_BYPASS_A_BITWIDTH 0x00000001
#define DPLL_REG0_PHASE_ACCUM_BYPASS_A_MASK 0x00000010
#define DPLL_REG0_PHASE_ACCUM_BYPASS_A_ACCESS AW_CSR_READ_WRITE
#define DPLL_REG0_PHASE_ACCUM_BYPASS_A_RESET_VALUE 0x00000000

 
 
 
#define DPLL_REG0_PHASE_ACCUM_FROZEN_A_OFFSET 0x00000005
#define DPLL_REG0_PHASE_ACCUM_FROZEN_A_BITWIDTH 0x00000001
#define DPLL_REG0_PHASE_ACCUM_FROZEN_A_MASK 0x00000020
#define DPLL_REG0_PHASE_ACCUM_FROZEN_A_ACCESS AW_CSR_READ_WRITE
#define DPLL_REG0_PHASE_ACCUM_FROZEN_A_RESET_VALUE 0x00000000

 
 
 
#define DPLL_REG0_FILT_ACCUM_BYPASS_A_OFFSET 0x00000006
#define DPLL_REG0_FILT_ACCUM_BYPASS_A_BITWIDTH 0x00000001
#define DPLL_REG0_FILT_ACCUM_BYPASS_A_MASK 0x00000040
#define DPLL_REG0_FILT_ACCUM_BYPASS_A_ACCESS AW_CSR_READ_WRITE
#define DPLL_REG0_FILT_ACCUM_BYPASS_A_RESET_VALUE 0x00000000

 
 
 
#define DPLL_REG0_FILT_ACCUM_FROZEN_A_OFFSET 0x00000007
#define DPLL_REG0_FILT_ACCUM_FROZEN_A_BITWIDTH 0x00000001
#define DPLL_REG0_FILT_ACCUM_FROZEN_A_MASK 0x00000080
#define DPLL_REG0_FILT_ACCUM_FROZEN_A_ACCESS AW_CSR_READ_WRITE
#define DPLL_REG0_FILT_ACCUM_FROZEN_A_RESET_VALUE 0x00000000

 
 
 
#define DPLL_REG0_TDC_ACCUM_BYPASS_A_OFFSET 0x00000008
#define DPLL_REG0_TDC_ACCUM_BYPASS_A_BITWIDTH 0x00000001
#define DPLL_REG0_TDC_ACCUM_BYPASS_A_MASK 0x00000100
#define DPLL_REG0_TDC_ACCUM_BYPASS_A_ACCESS AW_CSR_READ_WRITE
#define DPLL_REG0_TDC_ACCUM_BYPASS_A_RESET_VALUE 0x00000001

 
 
 
#define DPLL_REG0_TDC_ACCUM_FROZEN_A_OFFSET 0x00000009
#define DPLL_REG0_TDC_ACCUM_FROZEN_A_BITWIDTH 0x00000001
#define DPLL_REG0_TDC_ACCUM_FROZEN_A_MASK 0x00000200
#define DPLL_REG0_TDC_ACCUM_FROZEN_A_ACCESS AW_CSR_READ_WRITE
#define DPLL_REG0_TDC_ACCUM_FROZEN_A_RESET_VALUE 0x00000000

 
 
 
#define DPLL_REG0_BUS_SYNC_CNT_NT_OFFSET 0x0000000A
#define DPLL_REG0_BUS_SYNC_CNT_NT_BITWIDTH 0x00000004
#define DPLL_REG0_BUS_SYNC_CNT_NT_MASK 0x00003C00
#define DPLL_REG0_BUS_SYNC_CNT_NT_ACCESS AW_CSR_READ_WRITE
#define DPLL_REG0_BUS_SYNC_CNT_NT_RESET_VALUE 0x00000003

 
 
 
#define DPLL_REG0_DIGREF_DAT_SEL_NT_OFFSET 0x0000000E
#define DPLL_REG0_DIGREF_DAT_SEL_NT_BITWIDTH 0x00000001
#define DPLL_REG0_DIGREF_DAT_SEL_NT_MASK 0x00004000
#define DPLL_REG0_DIGREF_DAT_SEL_NT_ACCESS AW_CSR_READ_WRITE
#define DPLL_REG0_DIGREF_DAT_SEL_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define DPLL_REG1_ADDR 0x0200102C
#define DPLL_REG1_SIZE 32

 
 
 
#define DPLL_REG1_GAIN_LOAD_A_OFFSET 0x00000000
#define DPLL_REG1_GAIN_LOAD_A_BITWIDTH 0x00000001
#define DPLL_REG1_GAIN_LOAD_A_MASK 0x00000001
#define DPLL_REG1_GAIN_LOAD_A_ACCESS AW_CSR_READ_WRITE
#define DPLL_REG1_GAIN_LOAD_A_RESET_VALUE 0x00000000

 
 
 
#define DPLL_REG1_FILT_KI_MU_DIR_NT_OFFSET 0x00000001
#define DPLL_REG1_FILT_KI_MU_DIR_NT_BITWIDTH 0x00000001
#define DPLL_REG1_FILT_KI_MU_DIR_NT_MASK 0x00000002
#define DPLL_REG1_FILT_KI_MU_DIR_NT_ACCESS AW_CSR_READ_WRITE
#define DPLL_REG1_FILT_KI_MU_DIR_NT_RESET_VALUE 0x00000000

 
 
 
#define DPLL_REG1_FILT_KI_MU_NT_OFFSET 0x00000002
#define DPLL_REG1_FILT_KI_MU_NT_BITWIDTH 0x00000006
#define DPLL_REG1_FILT_KI_MU_NT_MASK 0x000000FC
#define DPLL_REG1_FILT_KI_MU_NT_ACCESS AW_CSR_READ_WRITE
#define DPLL_REG1_FILT_KI_MU_NT_RESET_VALUE 0x00000000

 
 
 
#define DPLL_REG1_FILT_KP_MU_DIR_NT_OFFSET 0x00000008
#define DPLL_REG1_FILT_KP_MU_DIR_NT_BITWIDTH 0x00000001
#define DPLL_REG1_FILT_KP_MU_DIR_NT_MASK 0x00000100
#define DPLL_REG1_FILT_KP_MU_DIR_NT_ACCESS AW_CSR_READ_WRITE
#define DPLL_REG1_FILT_KP_MU_DIR_NT_RESET_VALUE 0x00000000

 
 
 
#define DPLL_REG1_FILT_KP_MU_NT_OFFSET 0x00000009
#define DPLL_REG1_FILT_KP_MU_NT_BITWIDTH 0x00000005
#define DPLL_REG1_FILT_KP_MU_NT_MASK 0x00003E00
#define DPLL_REG1_FILT_KP_MU_NT_ACCESS AW_CSR_READ_WRITE
#define DPLL_REG1_FILT_KP_MU_NT_RESET_VALUE 0x00000000

 
 
 
#define DPLL_REG1_TDC_KI_MU_DIR_NT_OFFSET 0x0000000E
#define DPLL_REG1_TDC_KI_MU_DIR_NT_BITWIDTH 0x00000001
#define DPLL_REG1_TDC_KI_MU_DIR_NT_MASK 0x00004000
#define DPLL_REG1_TDC_KI_MU_DIR_NT_ACCESS AW_CSR_READ_WRITE
#define DPLL_REG1_TDC_KI_MU_DIR_NT_RESET_VALUE 0x00000000

 
 
 
#define DPLL_REG1_TDC_KI_MU_NT_OFFSET 0x0000000F
#define DPLL_REG1_TDC_KI_MU_NT_BITWIDTH 0x00000005
#define DPLL_REG1_TDC_KI_MU_NT_MASK 0x000F8000
#define DPLL_REG1_TDC_KI_MU_NT_ACCESS AW_CSR_READ_WRITE
#define DPLL_REG1_TDC_KI_MU_NT_RESET_VALUE 0x00000000

 
 
 
#define DPLL_REG1_TDC_KP_MU_NT_OFFSET 0x00000014
#define DPLL_REG1_TDC_KP_MU_NT_BITWIDTH 0x00000005
#define DPLL_REG1_TDC_KP_MU_NT_MASK 0x01F00000
#define DPLL_REG1_TDC_KP_MU_NT_ACCESS AW_CSR_READ_WRITE
#define DPLL_REG1_TDC_KP_MU_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define DPLL_REG2_ADDR 0x02001030
#define DPLL_REG2_SIZE 32

 
 
 
#define DPLL_REG2_PHASE_ACCUM_BYPASS_VALUE_NT_OFFSET 0x00000000
#define DPLL_REG2_PHASE_ACCUM_BYPASS_VALUE_NT_BITWIDTH 0x0000001B
#define DPLL_REG2_PHASE_ACCUM_BYPASS_VALUE_NT_MASK 0x07FFFFFF
#define DPLL_REG2_PHASE_ACCUM_BYPASS_VALUE_NT_ACCESS AW_CSR_READ_WRITE
#define DPLL_REG2_PHASE_ACCUM_BYPASS_VALUE_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define DPLL_REG3_ADDR 0x02001034
#define DPLL_REG3_SIZE 32

 
 
 
#define DPLL_REG3_FILT_ACCUM_BYPASS_VALUE_NT_OFFSET 0x00000000
#define DPLL_REG3_FILT_ACCUM_BYPASS_VALUE_NT_BITWIDTH 0x00000020
#define DPLL_REG3_FILT_ACCUM_BYPASS_VALUE_NT_MASK 0xFFFFFFFF
#define DPLL_REG3_FILT_ACCUM_BYPASS_VALUE_NT_ACCESS AW_CSR_READ_WRITE
#define DPLL_REG3_FILT_ACCUM_BYPASS_VALUE_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define DPLL_REG4_ADDR 0x02001038
#define DPLL_REG4_SIZE 32

 
 
 
#define DPLL_REG4_TDC_ACCUM_BYPASS_VALUE_NT_OFFSET 0x00000000
#define DPLL_REG4_TDC_ACCUM_BYPASS_VALUE_NT_BITWIDTH 0x00000020
#define DPLL_REG4_TDC_ACCUM_BYPASS_VALUE_NT_MASK 0xFFFFFFFF
#define DPLL_REG4_TDC_ACCUM_BYPASS_VALUE_NT_ACCESS AW_CSR_READ_WRITE
#define DPLL_REG4_TDC_ACCUM_BYPASS_VALUE_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define DPLL_REG5_ADDR 0x0200103C
#define DPLL_REG5_SIZE 32

 
 
 
#define DPLL_REG5_WATCHDOG_ENABLE_A_OFFSET 0x00000000
#define DPLL_REG5_WATCHDOG_ENABLE_A_BITWIDTH 0x00000001
#define DPLL_REG5_WATCHDOG_ENABLE_A_MASK 0x00000001
#define DPLL_REG5_WATCHDOG_ENABLE_A_ACCESS AW_CSR_READ_WRITE
#define DPLL_REG5_WATCHDOG_ENABLE_A_RESET_VALUE 0x00000000

 
 
 
#define DPLL_REG5_WATCHDOG_CFG_NT_OFFSET 0x00000001
#define DPLL_REG5_WATCHDOG_CFG_NT_BITWIDTH 0x00000018
#define DPLL_REG5_WATCHDOG_CFG_NT_MASK 0x01FFFFFE
#define DPLL_REG5_WATCHDOG_CFG_NT_ACCESS AW_CSR_READ_WRITE
#define DPLL_REG5_WATCHDOG_CFG_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define DPLL_REG6_ADDR 0x02001040
#define DPLL_REG6_SIZE 32

 
 
 
#define DPLL_REG6_RO_CSR_CAPTURE_A_OFFSET 0x00000000
#define DPLL_REG6_RO_CSR_CAPTURE_A_BITWIDTH 0x00000001
#define DPLL_REG6_RO_CSR_CAPTURE_A_MASK 0x00000001
#define DPLL_REG6_RO_CSR_CAPTURE_A_ACCESS AW_CSR_READ_WRITE
#define DPLL_REG6_RO_CSR_CAPTURE_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define DPLL_REG7_ADDR 0x02001044
#define DPLL_REG7_SIZE 32

 
 
 
#define DPLL_REG7_DIGREF_TDC_ENA_SEL_NT_OFFSET 0x00000000
#define DPLL_REG7_DIGREF_TDC_ENA_SEL_NT_BITWIDTH 0x00000001
#define DPLL_REG7_DIGREF_TDC_ENA_SEL_NT_MASK 0x00000001
#define DPLL_REG7_DIGREF_TDC_ENA_SEL_NT_ACCESS AW_CSR_READ_WRITE
#define DPLL_REG7_DIGREF_TDC_ENA_SEL_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define DPLL_REG8_ADDR 0x02001048
#define DPLL_REG8_SIZE 32

 
 
 
#define DPLL_REG8_SCALER_ENABLE_A_OFFSET 0x00000000
#define DPLL_REG8_SCALER_ENABLE_A_BITWIDTH 0x00000001
#define DPLL_REG8_SCALER_ENABLE_A_MASK 0x00000001
#define DPLL_REG8_SCALER_ENABLE_A_ACCESS AW_CSR_READ_WRITE
#define DPLL_REG8_SCALER_ENABLE_A_RESET_VALUE 0x00000000

 
 
 
#define DPLL_REG8_SCALER_VALUE_NT_OFFSET 0x00000001
#define DPLL_REG8_SCALER_VALUE_NT_BITWIDTH 0x00000013
#define DPLL_REG8_SCALER_VALUE_NT_MASK 0x000FFFFE
#define DPLL_REG8_SCALER_VALUE_NT_ACCESS AW_CSR_READ_WRITE
#define DPLL_REG8_SCALER_VALUE_NT_RESET_VALUE 0x00040000

 
 
 
 
 
#define DPLL_REG9_ADDR 0x0200104C
#define DPLL_REG9_SIZE 32

 
 
 
#define DPLL_REG9_TDC_DATA_CLOCK_SWITCH_NT_OFFSET 0x00000000
#define DPLL_REG9_TDC_DATA_CLOCK_SWITCH_NT_BITWIDTH 0x00000001
#define DPLL_REG9_TDC_DATA_CLOCK_SWITCH_NT_MASK 0x00000001
#define DPLL_REG9_TDC_DATA_CLOCK_SWITCH_NT_ACCESS AW_CSR_READ_WRITE
#define DPLL_REG9_TDC_DATA_CLOCK_SWITCH_NT_RESET_VALUE 0x00000000

 
 
 
 
 
 
#define FIR_ADDR 0x02001050
#define FIR_SIZE 32

 
 
 
 
 
 
 
 
#define FIR_VAL_A_OFFSET 0x00000000
#define FIR_VAL_A_BITWIDTH 0x00000016
#define FIR_VAL_A_MASK 0x003FFFFF
#define FIR_VAL_A_ACCESS AW_CSR_READ_WRITE
#define FIR_VAL_A_RESET_VALUE 0x00000000

 
 
 
#define FIR_OVR_EN_A_OFFSET 0x00000016
#define FIR_OVR_EN_A_BITWIDTH 0x00000001
#define FIR_OVR_EN_A_MASK 0x00400000
#define FIR_OVR_EN_A_ACCESS AW_CSR_READ_WRITE
#define FIR_OVR_EN_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define PD_AFE_TX_ADDR 0x02001054
#define PD_AFE_TX_SIZE 32

 
 
 
 
 
#define PD_AFE_TX_BYPASS_ENA_A_OFFSET 0x00000000
#define PD_AFE_TX_BYPASS_ENA_A_BITWIDTH 0x00000001
#define PD_AFE_TX_BYPASS_ENA_A_MASK 0x00000001
#define PD_AFE_TX_BYPASS_ENA_A_ACCESS AW_CSR_READ_WRITE
#define PD_AFE_TX_BYPASS_ENA_A_RESET_VALUE 0x00000000

 
 
 
 
#define PD_AFE_TX_BIAS_BA_OFFSET 0x00000001
#define PD_AFE_TX_BIAS_BA_BITWIDTH 0x00000001
#define PD_AFE_TX_BIAS_BA_MASK 0x00000002
#define PD_AFE_TX_BIAS_BA_ACCESS AW_CSR_READ_WRITE
#define PD_AFE_TX_BIAS_BA_RESET_VALUE 0x00000000

 
 
 
 
 
#define PD_AFE_TX_DCDIQ_BA_OFFSET 0x00000002
#define PD_AFE_TX_DCDIQ_BA_BITWIDTH 0x00000001
#define PD_AFE_TX_DCDIQ_BA_MASK 0x00000004
#define PD_AFE_TX_DCDIQ_BA_ACCESS AW_CSR_READ_WRITE
#define PD_AFE_TX_DCDIQ_BA_RESET_VALUE 0x00000000

 
 
 
 
#define PD_AFE_TX_DRIVER_BA_OFFSET 0x00000003
#define PD_AFE_TX_DRIVER_BA_BITWIDTH 0x00000001
#define PD_AFE_TX_DRIVER_BA_MASK 0x00000008
#define PD_AFE_TX_DRIVER_BA_ACCESS AW_CSR_READ_WRITE
#define PD_AFE_TX_DRIVER_BA_RESET_VALUE 0x00000000

 
 
 
 
#define PD_AFE_TX_DRIVER_BIAS_BA_OFFSET 0x00000004
#define PD_AFE_TX_DRIVER_BIAS_BA_BITWIDTH 0x00000001
#define PD_AFE_TX_DRIVER_BIAS_BA_MASK 0x00000010
#define PD_AFE_TX_DRIVER_BIAS_BA_ACCESS AW_CSR_READ_WRITE
#define PD_AFE_TX_DRIVER_BIAS_BA_RESET_VALUE 0x00000001

 
 
 
 
#define PD_AFE_TX_DS_DIRECT_SYNTH_BA_OFFSET 0x00000005
#define PD_AFE_TX_DS_DIRECT_SYNTH_BA_BITWIDTH 0x00000001
#define PD_AFE_TX_DS_DIRECT_SYNTH_BA_MASK 0x00000020
#define PD_AFE_TX_DS_DIRECT_SYNTH_BA_ACCESS AW_CSR_READ_WRITE
#define PD_AFE_TX_DS_DIRECT_SYNTH_BA_RESET_VALUE 0x00000000

 
 
 
 
#define PD_AFE_TX_HSREFMUX_BA_OFFSET 0x00000006
#define PD_AFE_TX_HSREFMUX_BA_BITWIDTH 0x00000001
#define PD_AFE_TX_HSREFMUX_BA_MASK 0x00000040
#define PD_AFE_TX_HSREFMUX_BA_ACCESS AW_CSR_READ_WRITE
#define PD_AFE_TX_HSREFMUX_BA_RESET_VALUE 0x00000000

 
 
 
 
#define PD_AFE_TX_P2S_BA_OFFSET 0x00000007
#define PD_AFE_TX_P2S_BA_BITWIDTH 0x00000001
#define PD_AFE_TX_P2S_BA_MASK 0x00000080
#define PD_AFE_TX_P2S_BA_ACCESS AW_CSR_READ_WRITE
#define PD_AFE_TX_P2S_BA_RESET_VALUE 0x00000000

 
 
 
 
#define PD_AFE_TX_REG_BITCK_BA_OFFSET 0x00000008
#define PD_AFE_TX_REG_BITCK_BA_BITWIDTH 0x00000001
#define PD_AFE_TX_REG_BITCK_BA_MASK 0x00000100
#define PD_AFE_TX_REG_BITCK_BA_ACCESS AW_CSR_READ_WRITE
#define PD_AFE_TX_REG_BITCK_BA_RESET_VALUE 0x00000000

 
 
 
 
#define PD_AFE_TX_REG_HSREF_BA_OFFSET 0x00000009
#define PD_AFE_TX_REG_HSREF_BA_BITWIDTH 0x00000001
#define PD_AFE_TX_REG_HSREF_BA_MASK 0x00000200
#define PD_AFE_TX_REG_HSREF_BA_ACCESS AW_CSR_READ_WRITE
#define PD_AFE_TX_REG_HSREF_BA_RESET_VALUE 0x00000000

 
 
 
 
#define PD_AFE_TX_TERMCAL_BA_OFFSET 0x0000000A
#define PD_AFE_TX_TERMCAL_BA_BITWIDTH 0x00000001
#define PD_AFE_TX_TERMCAL_BA_MASK 0x00000400
#define PD_AFE_TX_TERMCAL_BA_ACCESS AW_CSR_READ_WRITE
#define PD_AFE_TX_TERMCAL_BA_RESET_VALUE 0x00000000

 
 
 
 
 
#define POWER_CNTRL_TX_ADDR 0x02001058
#define POWER_CNTRL_TX_SIZE 32

 
 
 
 
 
#define POWER_CNTRL_TX_VREG_BLEED_BITCK_ENA_NT_OFFSET 0x00000000
#define POWER_CNTRL_TX_VREG_BLEED_BITCK_ENA_NT_BITWIDTH 0x00000001
#define POWER_CNTRL_TX_VREG_BLEED_BITCK_ENA_NT_MASK 0x00000001
#define POWER_CNTRL_TX_VREG_BLEED_BITCK_ENA_NT_ACCESS AW_CSR_READ_WRITE
#define POWER_CNTRL_TX_VREG_BLEED_BITCK_ENA_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define POWER_CNTRL_TX_VREG_BLEED_HSREF_ENA_NT_OFFSET 0x00000001
#define POWER_CNTRL_TX_VREG_BLEED_HSREF_ENA_NT_BITWIDTH 0x00000001
#define POWER_CNTRL_TX_VREG_BLEED_HSREF_ENA_NT_MASK 0x00000002
#define POWER_CNTRL_TX_VREG_BLEED_HSREF_ENA_NT_ACCESS AW_CSR_READ_WRITE
#define POWER_CNTRL_TX_VREG_BLEED_HSREF_ENA_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define POWER_CNTRL_TX_DS_DCOREG_BLEED_ENA_NT_OFFSET 0x00000002
#define POWER_CNTRL_TX_DS_DCOREG_BLEED_ENA_NT_BITWIDTH 0x00000001
#define POWER_CNTRL_TX_DS_DCOREG_BLEED_ENA_NT_MASK 0x00000004
#define POWER_CNTRL_TX_DS_DCOREG_BLEED_ENA_NT_ACCESS AW_CSR_READ_WRITE
#define POWER_CNTRL_TX_DS_DCOREG_BLEED_ENA_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define RATE_CNTRL_TX_ADDR 0x0200105C
#define RATE_CNTRL_TX_SIZE 32

 
 
 
 
 
 
 
 
#define RATE_CNTRL_TX_POSTDIV_NT_OFFSET 0x00000000
#define RATE_CNTRL_TX_POSTDIV_NT_BITWIDTH 0x00000003
#define RATE_CNTRL_TX_POSTDIV_NT_MASK 0x00000007
#define RATE_CNTRL_TX_POSTDIV_NT_ACCESS AW_CSR_READ_WRITE
#define RATE_CNTRL_TX_POSTDIV_NT_RESET_VALUE 0x00000004

 
 
 
 
 
#define RST_AFE_TX_ADDR 0x02001060
#define RST_AFE_TX_SIZE 32

 
 
 
 
 
#define RST_AFE_TX_DCDIQ_BA_OFFSET 0x00000000
#define RST_AFE_TX_DCDIQ_BA_BITWIDTH 0x00000001
#define RST_AFE_TX_DCDIQ_BA_MASK 0x00000001
#define RST_AFE_TX_DCDIQ_BA_ACCESS AW_CSR_READ_WRITE
#define RST_AFE_TX_DCDIQ_BA_RESET_VALUE 0x00000000

 
 
 
 
 
#define RST_AFE_TX_DRIVER_BA_OFFSET 0x00000001
#define RST_AFE_TX_DRIVER_BA_BITWIDTH 0x00000001
#define RST_AFE_TX_DRIVER_BA_MASK 0x00000002
#define RST_AFE_TX_DRIVER_BA_ACCESS AW_CSR_READ_WRITE
#define RST_AFE_TX_DRIVER_BA_RESET_VALUE 0x00000000

 
 
 
 
 
#define RST_AFE_TX_DS_DCO_BA_OFFSET 0x00000002
#define RST_AFE_TX_DS_DCO_BA_BITWIDTH 0x00000001
#define RST_AFE_TX_DS_DCO_BA_MASK 0x00000004
#define RST_AFE_TX_DS_DCO_BA_ACCESS AW_CSR_READ_WRITE
#define RST_AFE_TX_DS_DCO_BA_RESET_VALUE 0x00000000

 
 
 
 
 
#define RST_AFE_TX_DS_DIRECT_SYNTH_BA_OFFSET 0x00000003
#define RST_AFE_TX_DS_DIRECT_SYNTH_BA_BITWIDTH 0x00000001
#define RST_AFE_TX_DS_DIRECT_SYNTH_BA_MASK 0x00000008
#define RST_AFE_TX_DS_DIRECT_SYNTH_BA_ACCESS AW_CSR_READ_WRITE
#define RST_AFE_TX_DS_DIRECT_SYNTH_BA_RESET_VALUE 0x00000000

 
 
 
 
 
#define RST_AFE_TX_POSTDIV_BA_OFFSET 0x00000004
#define RST_AFE_TX_POSTDIV_BA_BITWIDTH 0x00000001
#define RST_AFE_TX_POSTDIV_BA_MASK 0x00000010
#define RST_AFE_TX_POSTDIV_BA_ACCESS AW_CSR_READ_WRITE
#define RST_AFE_TX_POSTDIV_BA_RESET_VALUE 0x00000000

 
 
 
#define RST_AFE_TX_P2S_BA_OFFSET 0x00000005
#define RST_AFE_TX_P2S_BA_BITWIDTH 0x00000001
#define RST_AFE_TX_P2S_BA_MASK 0x00000020
#define RST_AFE_TX_P2S_BA_ACCESS AW_CSR_READ_WRITE
#define RST_AFE_TX_P2S_BA_RESET_VALUE 0x00000000

 
 
 
 
 
#define RST_AFE_TX_SYNTH_DIV_BA_OFFSET 0x00000006
#define RST_AFE_TX_SYNTH_DIV_BA_BITWIDTH 0x00000001
#define RST_AFE_TX_SYNTH_DIV_BA_MASK 0x00000040
#define RST_AFE_TX_SYNTH_DIV_BA_ACCESS AW_CSR_READ_WRITE
#define RST_AFE_TX_SYNTH_DIV_BA_RESET_VALUE 0x00000000

 
 
 
 
 
#define RST_AFE_TX_TXDETECTRX_BA_OFFSET 0x00000007
#define RST_AFE_TX_TXDETECTRX_BA_BITWIDTH 0x00000001
#define RST_AFE_TX_TXDETECTRX_BA_MASK 0x00000080
#define RST_AFE_TX_TXDETECTRX_BA_ACCESS AW_CSR_READ_WRITE
#define RST_AFE_TX_TXDETECTRX_BA_RESET_VALUE 0x00000000

 
 
 
 
 
#define RST_DBE_TX_ADDR 0x02001064
#define RST_DBE_TX_SIZE 32

 
 
 
 
 
#define RST_DBE_TX_SYNC_BA_OFFSET 0x00000000
#define RST_DBE_TX_SYNC_BA_BITWIDTH 0x00000001
#define RST_DBE_TX_SYNC_BA_MASK 0x00000001
#define RST_DBE_TX_SYNC_BA_ACCESS AW_CSR_READ_WRITE
#define RST_DBE_TX_SYNC_BA_RESET_VALUE 0x00000000

 
 
 
 
 
#define RST_DBE_TX_RXDET_BA_OFFSET 0x00000001
#define RST_DBE_TX_RXDET_BA_BITWIDTH 0x00000001
#define RST_DBE_TX_RXDET_BA_MASK 0x00000002
#define RST_DBE_TX_RXDET_BA_ACCESS AW_CSR_READ_WRITE
#define RST_DBE_TX_RXDET_BA_RESET_VALUE 0x00000000

 
 
 
 
 
#define RST_DBE_TX_DATAPATH_BA_OFFSET 0x00000002
#define RST_DBE_TX_DATAPATH_BA_BITWIDTH 0x00000001
#define RST_DBE_TX_DATAPATH_BA_MASK 0x00000004
#define RST_DBE_TX_DATAPATH_BA_ACCESS AW_CSR_READ_WRITE
#define RST_DBE_TX_DATAPATH_BA_RESET_VALUE 0x00000000

 
 
 
 
 
#define RST_DBE_TX_SSCM_DLPF_BA_OFFSET 0x00000003
#define RST_DBE_TX_SSCM_DLPF_BA_BITWIDTH 0x00000001
#define RST_DBE_TX_SSCM_DLPF_BA_MASK 0x00000008
#define RST_DBE_TX_SSCM_DLPF_BA_ACCESS AW_CSR_READ_WRITE
#define RST_DBE_TX_SSCM_DLPF_BA_RESET_VALUE 0x00000000

 
 
 
 
 
#define RST_DBE_TX_SSCM_FRACDIV_BA_OFFSET 0x00000004
#define RST_DBE_TX_SSCM_FRACDIV_BA_BITWIDTH 0x00000001
#define RST_DBE_TX_SSCM_FRACDIV_BA_MASK 0x00000010
#define RST_DBE_TX_SSCM_FRACDIV_BA_ACCESS AW_CSR_READ_WRITE
#define RST_DBE_TX_SSCM_FRACDIV_BA_RESET_VALUE 0x00000000

 
 
 
 
 
#define RST_DBE_TX_PFELB_FIFO_BA_OFFSET 0x00000005
#define RST_DBE_TX_PFELB_FIFO_BA_BITWIDTH 0x00000001
#define RST_DBE_TX_PFELB_FIFO_BA_MASK 0x00000020
#define RST_DBE_TX_PFELB_FIFO_BA_ACCESS AW_CSR_READ_WRITE
#define RST_DBE_TX_PFELB_FIFO_BA_RESET_VALUE 0x00000000

 
 
 
 
 
#define RST_DBE_TX_PHASE_FIFO_BA_OFFSET 0x00000006
#define RST_DBE_TX_PHASE_FIFO_BA_BITWIDTH 0x00000001
#define RST_DBE_TX_PHASE_FIFO_BA_MASK 0x00000040
#define RST_DBE_TX_PHASE_FIFO_BA_ACCESS AW_CSR_READ_WRITE
#define RST_DBE_TX_PHASE_FIFO_BA_RESET_VALUE 0x00000000

 
 
 
 
 
#define RST_DBE_TX_PHASE_ADAPT_BA_OFFSET 0x00000007
#define RST_DBE_TX_PHASE_ADAPT_BA_BITWIDTH 0x00000001
#define RST_DBE_TX_PHASE_ADAPT_BA_MASK 0x00000080
#define RST_DBE_TX_PHASE_ADAPT_BA_ACCESS AW_CSR_READ_WRITE
#define RST_DBE_TX_PHASE_ADAPT_BA_RESET_VALUE 0x00000000

 
 
 
 
 
#define RST_DBE_TX_VCO_ADAPT_BA_OFFSET 0x00000008
#define RST_DBE_TX_VCO_ADAPT_BA_BITWIDTH 0x00000001
#define RST_DBE_TX_VCO_ADAPT_BA_MASK 0x00000100
#define RST_DBE_TX_VCO_ADAPT_BA_ACCESS AW_CSR_READ_WRITE
#define RST_DBE_TX_VCO_ADAPT_BA_RESET_VALUE 0x00000000

 
 
 
 
 
#define RST_DBE_TX_PPM_LOCK_DETECT_BA_OFFSET 0x00000009
#define RST_DBE_TX_PPM_LOCK_DETECT_BA_BITWIDTH 0x00000001
#define RST_DBE_TX_PPM_LOCK_DETECT_BA_MASK 0x00000200
#define RST_DBE_TX_PPM_LOCK_DETECT_BA_ACCESS AW_CSR_READ_WRITE
#define RST_DBE_TX_PPM_LOCK_DETECT_BA_RESET_VALUE 0x00000000

 
 
 
 
 
#define RST_DBE_TX_REFDCD_ADAPT_BA_OFFSET 0x0000000A
#define RST_DBE_TX_REFDCD_ADAPT_BA_BITWIDTH 0x00000001
#define RST_DBE_TX_REFDCD_ADAPT_BA_MASK 0x00000400
#define RST_DBE_TX_REFDCD_ADAPT_BA_ACCESS AW_CSR_READ_WRITE
#define RST_DBE_TX_REFDCD_ADAPT_BA_RESET_VALUE 0x00000000

 
 
 
 
 
#define RST_DBE_TX_DPLL_BA_OFFSET 0x0000000B
#define RST_DBE_TX_DPLL_BA_BITWIDTH 0x00000001
#define RST_DBE_TX_DPLL_BA_MASK 0x00000800
#define RST_DBE_TX_DPLL_BA_ACCESS AW_CSR_READ_WRITE
#define RST_DBE_TX_DPLL_BA_RESET_VALUE 0x00000000

 
 
 
 
 
#define SEQ_CNTRL_TX_ADDR 0x02001068
#define SEQ_CNTRL_TX_SIZE 32

 
 
 
#define SEQ_CNTRL_TX_POSTDIV_READY_A_OFFSET 0x00000000
#define SEQ_CNTRL_TX_POSTDIV_READY_A_BITWIDTH 0x00000001
#define SEQ_CNTRL_TX_POSTDIV_READY_A_MASK 0x00000001
#define SEQ_CNTRL_TX_POSTDIV_READY_A_ACCESS AW_CSR_READ_WRITE
#define SEQ_CNTRL_TX_POSTDIV_READY_A_RESET_VALUE 0x00000001

 
 
 
#define SEQ_CNTRL_TX_DS_SYNTH_DIV_READY_A_OFFSET 0x00000001
#define SEQ_CNTRL_TX_DS_SYNTH_DIV_READY_A_BITWIDTH 0x00000001
#define SEQ_CNTRL_TX_DS_SYNTH_DIV_READY_A_MASK 0x00000002
#define SEQ_CNTRL_TX_DS_SYNTH_DIV_READY_A_ACCESS AW_CSR_READ_WRITE
#define SEQ_CNTRL_TX_DS_SYNTH_DIV_READY_A_RESET_VALUE 0x00000001

 
 
 
 
 
#define SWITCHCLK_DBE_TX_ADDR 0x0200106C
#define SWITCHCLK_DBE_TX_SIZE 32

 
 
 
 
 
#define SWITCHCLK_DBE_TX_SOC_CLOCK_SEL_NT_OFFSET 0x00000000
#define SWITCHCLK_DBE_TX_SOC_CLOCK_SEL_NT_BITWIDTH 0x00000001
#define SWITCHCLK_DBE_TX_SOC_CLOCK_SEL_NT_MASK 0x00000001
#define SWITCHCLK_DBE_TX_SOC_CLOCK_SEL_NT_ACCESS AW_CSR_READ_WRITE
#define SWITCHCLK_DBE_TX_SOC_CLOCK_SEL_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define SWITCHCLK_DBE_TX_BLOCK_CLOCK_SEL_NT_OFFSET 0x00000001
#define SWITCHCLK_DBE_TX_BLOCK_CLOCK_SEL_NT_BITWIDTH 0x00000001
#define SWITCHCLK_DBE_TX_BLOCK_CLOCK_SEL_NT_MASK 0x00000002
#define SWITCHCLK_DBE_TX_BLOCK_CLOCK_SEL_NT_ACCESS AW_CSR_READ_WRITE
#define SWITCHCLK_DBE_TX_BLOCK_CLOCK_SEL_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define SWITCHCLK_DBE_TX_REF_DIV_CLOCK_SEL_NT_OFFSET 0x00000002
#define SWITCHCLK_DBE_TX_REF_DIV_CLOCK_SEL_NT_BITWIDTH 0x00000001
#define SWITCHCLK_DBE_TX_REF_DIV_CLOCK_SEL_NT_MASK 0x00000004
#define SWITCHCLK_DBE_TX_REF_DIV_CLOCK_SEL_NT_ACCESS AW_CSR_READ_WRITE
#define SWITCHCLK_DBE_TX_REF_DIV_CLOCK_SEL_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define SWITCHCLK_DBE_TX_SYNTH_DIV_CLOCK_SEL_NT_OFFSET 0x00000003
#define SWITCHCLK_DBE_TX_SYNTH_DIV_CLOCK_SEL_NT_BITWIDTH 0x00000001
#define SWITCHCLK_DBE_TX_SYNTH_DIV_CLOCK_SEL_NT_MASK 0x00000008
#define SWITCHCLK_DBE_TX_SYNTH_DIV_CLOCK_SEL_NT_ACCESS AW_CSR_READ_WRITE
#define SWITCHCLK_DBE_TX_SYNTH_DIV_CLOCK_SEL_NT_RESET_VALUE 0x00000000

 
 
 
#define SWITCHCLK_DBE_TX_PPM_MEAS_DIV_NT_OFFSET 0x00000004
#define SWITCHCLK_DBE_TX_PPM_MEAS_DIV_NT_BITWIDTH 0x00000002
#define SWITCHCLK_DBE_TX_PPM_MEAS_DIV_NT_MASK 0x00000030
#define SWITCHCLK_DBE_TX_PPM_MEAS_DIV_NT_ACCESS AW_CSR_READ_WRITE
#define SWITCHCLK_DBE_TX_PPM_MEAS_DIV_NT_RESET_VALUE 0x00000000

 
 
 
#define SWITCHCLK_DBE_TX_VCO_ADAPT_DIV_NT_OFFSET 0x00000006
#define SWITCHCLK_DBE_TX_VCO_ADAPT_DIV_NT_BITWIDTH 0x00000002
#define SWITCHCLK_DBE_TX_VCO_ADAPT_DIV_NT_MASK 0x000000C0
#define SWITCHCLK_DBE_TX_VCO_ADAPT_DIV_NT_ACCESS AW_CSR_READ_WRITE
#define SWITCHCLK_DBE_TX_VCO_ADAPT_DIV_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define SWITCHCLK_DBE_TX_SYNTH_DIV_OUT_CLOCK_SEL_NT_OFFSET 0x00000008
#define SWITCHCLK_DBE_TX_SYNTH_DIV_OUT_CLOCK_SEL_NT_BITWIDTH 0x00000001
#define SWITCHCLK_DBE_TX_SYNTH_DIV_OUT_CLOCK_SEL_NT_MASK 0x00000100
#define SWITCHCLK_DBE_TX_SYNTH_DIV_OUT_CLOCK_SEL_NT_ACCESS AW_CSR_READ_WRITE
#define SWITCHCLK_DBE_TX_SYNTH_DIV_OUT_CLOCK_SEL_NT_RESET_VALUE 0x00000000

 
 
 
#define SWITCHCLK_DBE_TX_OUT_DIV_NT_OFFSET 0x00000009
#define SWITCHCLK_DBE_TX_OUT_DIV_NT_BITWIDTH 0x00000002
#define SWITCHCLK_DBE_TX_OUT_DIV_NT_MASK 0x00000600
#define SWITCHCLK_DBE_TX_OUT_DIV_NT_ACCESS AW_CSR_READ_WRITE
#define SWITCHCLK_DBE_TX_OUT_DIV_NT_RESET_VALUE 0x00000000

 
 
 
#define SWITCHCLK_DBE_TX_REF_FREQ_SEL_NT_OFFSET 0x0000000B
#define SWITCHCLK_DBE_TX_REF_FREQ_SEL_NT_BITWIDTH 0x00000001
#define SWITCHCLK_DBE_TX_REF_FREQ_SEL_NT_MASK 0x00000800
#define SWITCHCLK_DBE_TX_REF_FREQ_SEL_NT_ACCESS AW_CSR_READ_WRITE
#define SWITCHCLK_DBE_TX_REF_FREQ_SEL_NT_RESET_VALUE 0x00000000

 
 
 
#define SWITCHCLK_DBE_TX_BLOCK_DIV_NT_OFFSET 0x0000000C
#define SWITCHCLK_DBE_TX_BLOCK_DIV_NT_BITWIDTH 0x00000008
#define SWITCHCLK_DBE_TX_BLOCK_DIV_NT_MASK 0x000FF000
#define SWITCHCLK_DBE_TX_BLOCK_DIV_NT_ACCESS AW_CSR_READ_WRITE
#define SWITCHCLK_DBE_TX_BLOCK_DIV_NT_RESET_VALUE 0x00000003

 
 
 
 
 
#define TX_ADDR 0x02001070
#define TX_SIZE 32

 
 
 
#define TX_SLEW_NT_OFFSET 0x00000000
#define TX_SLEW_NT_BITWIDTH 0x00000002
#define TX_SLEW_NT_MASK 0x00000003
#define TX_SLEW_NT_ACCESS AW_CSR_READ_WRITE
#define TX_SLEW_NT_RESET_VALUE 0x00000000

 
 
 
#define TX_NES_LOOPBACK_FIR_A_OFFSET 0x00000002
#define TX_NES_LOOPBACK_FIR_A_BITWIDTH 0x00000008
#define TX_NES_LOOPBACK_FIR_A_MASK 0x000003FC
#define TX_NES_LOOPBACK_FIR_A_ACCESS AW_CSR_READ_WRITE
#define TX_NES_LOOPBACK_FIR_A_RESET_VALUE 0x0000000F

 
 
 
#define TX_SPARE_NT_OFFSET 0x0000000A
#define TX_SPARE_NT_BITWIDTH 0x00000004
#define TX_SPARE_NT_MASK 0x00003C00
#define TX_SPARE_NT_ACCESS AW_CSR_READ_WRITE
#define TX_SPARE_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define TX_ATEST_ADDR 0x02001074
#define TX_ATEST_SIZE 32

 
 
 
 
 
#define TX_ATEST_ADDR_BIN_NT_OFFSET 0x00000000
#define TX_ATEST_ADDR_BIN_NT_BITWIDTH 0x00000005
#define TX_ATEST_ADDR_BIN_NT_MASK 0x0000001F
#define TX_ATEST_ADDR_BIN_NT_ACCESS AW_CSR_READ_WRITE
#define TX_ATEST_ADDR_BIN_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define TX_BK_PHASE_ADAPT_REG1_ADDR 0x02001078
#define TX_BK_PHASE_ADAPT_REG1_SIZE 32

 
 
 
#define TX_BK_PHASE_ADAPT_REG1_EN_A_OFFSET 0x00000000
#define TX_BK_PHASE_ADAPT_REG1_EN_A_BITWIDTH 0x00000001
#define TX_BK_PHASE_ADAPT_REG1_EN_A_MASK 0x00000001
#define TX_BK_PHASE_ADAPT_REG1_EN_A_ACCESS AW_CSR_READ_WRITE
#define TX_BK_PHASE_ADAPT_REG1_EN_A_RESET_VALUE 0x00000000

 
 
 
#define TX_BK_PHASE_ADAPT_REG1_CTRL_NT_OFFSET 0x00000001
#define TX_BK_PHASE_ADAPT_REG1_CTRL_NT_BITWIDTH 0x00000003
#define TX_BK_PHASE_ADAPT_REG1_CTRL_NT_MASK 0x0000000E
#define TX_BK_PHASE_ADAPT_REG1_CTRL_NT_ACCESS AW_CSR_READ_WRITE
#define TX_BK_PHASE_ADAPT_REG1_CTRL_NT_RESET_VALUE 0x00000007

 
 
 
#define TX_BK_PHASE_ADAPT_REG1_LMS_MU_NT_OFFSET 0x00000008
#define TX_BK_PHASE_ADAPT_REG1_LMS_MU_NT_BITWIDTH 0x00000005
#define TX_BK_PHASE_ADAPT_REG1_LMS_MU_NT_MASK 0x00001F00
#define TX_BK_PHASE_ADAPT_REG1_LMS_MU_NT_ACCESS AW_CSR_READ_WRITE
#define TX_BK_PHASE_ADAPT_REG1_LMS_MU_NT_RESET_VALUE 0x00000001

 
 
 
#define TX_BK_PHASE_ADAPT_REG1_LMS_MU_DIR_NT_OFFSET 0x0000000D
#define TX_BK_PHASE_ADAPT_REG1_LMS_MU_DIR_NT_BITWIDTH 0x00000001
#define TX_BK_PHASE_ADAPT_REG1_LMS_MU_DIR_NT_MASK 0x00002000
#define TX_BK_PHASE_ADAPT_REG1_LMS_MU_DIR_NT_ACCESS AW_CSR_READ_WRITE
#define TX_BK_PHASE_ADAPT_REG1_LMS_MU_DIR_NT_RESET_VALUE 0x00000000

 
 
 
#define TX_BK_PHASE_ADAPT_REG1_MAX_ITER_NT_OFFSET 0x00000010
#define TX_BK_PHASE_ADAPT_REG1_MAX_ITER_NT_BITWIDTH 0x00000010
#define TX_BK_PHASE_ADAPT_REG1_MAX_ITER_NT_MASK 0xFFFF0000
#define TX_BK_PHASE_ADAPT_REG1_MAX_ITER_NT_ACCESS AW_CSR_READ_WRITE
#define TX_BK_PHASE_ADAPT_REG1_MAX_ITER_NT_RESET_VALUE 0x00000032

 
 
 
 
 
#define TX_BK_PHASE_ADAPT_REG2_ADDR 0x0200107C
#define TX_BK_PHASE_ADAPT_REG2_SIZE 32

 
 
 
#define TX_BK_PHASE_ADAPT_REG2_TIMER_NT_OFFSET 0x00000000
#define TX_BK_PHASE_ADAPT_REG2_TIMER_NT_BITWIDTH 0x00000016
#define TX_BK_PHASE_ADAPT_REG2_TIMER_NT_MASK 0x003FFFFF
#define TX_BK_PHASE_ADAPT_REG2_TIMER_NT_ACCESS AW_CSR_READ_WRITE
#define TX_BK_PHASE_ADAPT_REG2_TIMER_NT_RESET_VALUE 0x00000000

 
 
 
#define TX_BK_PHASE_ADAPT_REG2_RANGE_NT_OFFSET 0x00000016
#define TX_BK_PHASE_ADAPT_REG2_RANGE_NT_BITWIDTH 0x00000003
#define TX_BK_PHASE_ADAPT_REG2_RANGE_NT_MASK 0x01C00000
#define TX_BK_PHASE_ADAPT_REG2_RANGE_NT_ACCESS AW_CSR_READ_WRITE
#define TX_BK_PHASE_ADAPT_REG2_RANGE_NT_RESET_VALUE 0x00000002

 
 
 
 
 
#define TX_BK_REFDCD_ADAPT_REG1_ADDR 0x02001080
#define TX_BK_REFDCD_ADAPT_REG1_SIZE 32

 
 
 
#define TX_BK_REFDCD_ADAPT_REG1_EN_A_OFFSET 0x00000000
#define TX_BK_REFDCD_ADAPT_REG1_EN_A_BITWIDTH 0x00000001
#define TX_BK_REFDCD_ADAPT_REG1_EN_A_MASK 0x00000001
#define TX_BK_REFDCD_ADAPT_REG1_EN_A_ACCESS AW_CSR_READ_WRITE
#define TX_BK_REFDCD_ADAPT_REG1_EN_A_RESET_VALUE 0x00000000

 
 
 
#define TX_BK_REFDCD_ADAPT_REG1_LMS_MU_NT_OFFSET 0x00000008
#define TX_BK_REFDCD_ADAPT_REG1_LMS_MU_NT_BITWIDTH 0x00000005
#define TX_BK_REFDCD_ADAPT_REG1_LMS_MU_NT_MASK 0x00001F00
#define TX_BK_REFDCD_ADAPT_REG1_LMS_MU_NT_ACCESS AW_CSR_READ_WRITE
#define TX_BK_REFDCD_ADAPT_REG1_LMS_MU_NT_RESET_VALUE 0x00000001

 
 
 
#define TX_BK_REFDCD_ADAPT_REG1_LMS_MU_DIR_NT_OFFSET 0x0000000D
#define TX_BK_REFDCD_ADAPT_REG1_LMS_MU_DIR_NT_BITWIDTH 0x00000001
#define TX_BK_REFDCD_ADAPT_REG1_LMS_MU_DIR_NT_MASK 0x00002000
#define TX_BK_REFDCD_ADAPT_REG1_LMS_MU_DIR_NT_ACCESS AW_CSR_READ_WRITE
#define TX_BK_REFDCD_ADAPT_REG1_LMS_MU_DIR_NT_RESET_VALUE 0x00000000

 
 
 
#define TX_BK_REFDCD_ADAPT_REG1_MAX_ITER_NT_OFFSET 0x00000010
#define TX_BK_REFDCD_ADAPT_REG1_MAX_ITER_NT_BITWIDTH 0x00000010
#define TX_BK_REFDCD_ADAPT_REG1_MAX_ITER_NT_MASK 0xFFFF0000
#define TX_BK_REFDCD_ADAPT_REG1_MAX_ITER_NT_ACCESS AW_CSR_READ_WRITE
#define TX_BK_REFDCD_ADAPT_REG1_MAX_ITER_NT_RESET_VALUE 0x00000032

 
 
 
 
 
#define TX_BK_REFDCD_ADAPT_REG2_ADDR 0x02001084
#define TX_BK_REFDCD_ADAPT_REG2_SIZE 32

 
 
 
#define TX_BK_REFDCD_ADAPT_REG2_TIMER_NT_OFFSET 0x00000000
#define TX_BK_REFDCD_ADAPT_REG2_TIMER_NT_BITWIDTH 0x00000016
#define TX_BK_REFDCD_ADAPT_REG2_TIMER_NT_MASK 0x003FFFFF
#define TX_BK_REFDCD_ADAPT_REG2_TIMER_NT_ACCESS AW_CSR_READ_WRITE
#define TX_BK_REFDCD_ADAPT_REG2_TIMER_NT_RESET_VALUE 0x00000000

 
 
 
#define TX_BK_REFDCD_ADAPT_REG2_RANGE_NT_OFFSET 0x00000016
#define TX_BK_REFDCD_ADAPT_REG2_RANGE_NT_BITWIDTH 0x00000003
#define TX_BK_REFDCD_ADAPT_REG2_RANGE_NT_MASK 0x01C00000
#define TX_BK_REFDCD_ADAPT_REG2_RANGE_NT_ACCESS AW_CSR_READ_WRITE
#define TX_BK_REFDCD_ADAPT_REG2_RANGE_NT_RESET_VALUE 0x00000002

 
 
 
 
 
#define TX_CCG_ADDR 0x02001088
#define TX_CCG_SIZE 32

 
 
 
#define TX_CCG_DATAPATH_ENA_A_OFFSET 0x00000000
#define TX_CCG_DATAPATH_ENA_A_BITWIDTH 0x00000001
#define TX_CCG_DATAPATH_ENA_A_MASK 0x00000001
#define TX_CCG_DATAPATH_ENA_A_ACCESS AW_CSR_READ_WRITE
#define TX_CCG_DATAPATH_ENA_A_RESET_VALUE 0x00000001

 
 
 
#define TX_CCG_PFELB_FIFO_ENA_A_OFFSET 0x00000001
#define TX_CCG_PFELB_FIFO_ENA_A_BITWIDTH 0x00000001
#define TX_CCG_PFELB_FIFO_ENA_A_MASK 0x00000002
#define TX_CCG_PFELB_FIFO_ENA_A_ACCESS AW_CSR_READ_WRITE
#define TX_CCG_PFELB_FIFO_ENA_A_RESET_VALUE 0x00000001

 
 
 
#define TX_CCG_PHASE_ADAPT_ENA_A_OFFSET 0x00000002
#define TX_CCG_PHASE_ADAPT_ENA_A_BITWIDTH 0x00000001
#define TX_CCG_PHASE_ADAPT_ENA_A_MASK 0x00000004
#define TX_CCG_PHASE_ADAPT_ENA_A_ACCESS AW_CSR_READ_WRITE
#define TX_CCG_PHASE_ADAPT_ENA_A_RESET_VALUE 0x00000001

 
 
 
#define TX_CCG_PHASE_FIFO_ENA_A_OFFSET 0x00000003
#define TX_CCG_PHASE_FIFO_ENA_A_BITWIDTH 0x00000001
#define TX_CCG_PHASE_FIFO_ENA_A_MASK 0x00000008
#define TX_CCG_PHASE_FIFO_ENA_A_ACCESS AW_CSR_READ_WRITE
#define TX_CCG_PHASE_FIFO_ENA_A_RESET_VALUE 0x00000001

 
 
 
#define TX_CCG_PPM_LOCK_DETECT_ENA_A_OFFSET 0x00000004
#define TX_CCG_PPM_LOCK_DETECT_ENA_A_BITWIDTH 0x00000001
#define TX_CCG_PPM_LOCK_DETECT_ENA_A_MASK 0x00000010
#define TX_CCG_PPM_LOCK_DETECT_ENA_A_ACCESS AW_CSR_READ_WRITE
#define TX_CCG_PPM_LOCK_DETECT_ENA_A_RESET_VALUE 0x00000001

 
 
 
#define TX_CCG_RXDET_ENA_A_OFFSET 0x00000005
#define TX_CCG_RXDET_ENA_A_BITWIDTH 0x00000001
#define TX_CCG_RXDET_ENA_A_MASK 0x00000020
#define TX_CCG_RXDET_ENA_A_ACCESS AW_CSR_READ_WRITE
#define TX_CCG_RXDET_ENA_A_RESET_VALUE 0x00000001

 
 
 
#define TX_CCG_SSCM_DLPF_ENA_A_OFFSET 0x00000006
#define TX_CCG_SSCM_DLPF_ENA_A_BITWIDTH 0x00000001
#define TX_CCG_SSCM_DLPF_ENA_A_MASK 0x00000040
#define TX_CCG_SSCM_DLPF_ENA_A_ACCESS AW_CSR_READ_WRITE
#define TX_CCG_SSCM_DLPF_ENA_A_RESET_VALUE 0x00000001

 
 
 
#define TX_CCG_SSCM_FRACDIV_ENA_A_OFFSET 0x00000007
#define TX_CCG_SSCM_FRACDIV_ENA_A_BITWIDTH 0x00000001
#define TX_CCG_SSCM_FRACDIV_ENA_A_MASK 0x00000080
#define TX_CCG_SSCM_FRACDIV_ENA_A_ACCESS AW_CSR_READ_WRITE
#define TX_CCG_SSCM_FRACDIV_ENA_A_RESET_VALUE 0x00000001

 
 
 
#define TX_CCG_VCO_ADAPT_ENA_A_OFFSET 0x00000008
#define TX_CCG_VCO_ADAPT_ENA_A_BITWIDTH 0x00000001
#define TX_CCG_VCO_ADAPT_ENA_A_MASK 0x00000100
#define TX_CCG_VCO_ADAPT_ENA_A_ACCESS AW_CSR_READ_WRITE
#define TX_CCG_VCO_ADAPT_ENA_A_RESET_VALUE 0x00000001

 
 
 
#define TX_CCG_CSR_CLKGATE_ENA_OFFSET 0x00000009
#define TX_CCG_CSR_CLKGATE_ENA_BITWIDTH 0x00000001
#define TX_CCG_CSR_CLKGATE_ENA_MASK 0x00000200
#define TX_CCG_CSR_CLKGATE_ENA_ACCESS AW_CSR_READ_WRITE
#define TX_CCG_CSR_CLKGATE_ENA_RESET_VALUE 0x00000000

 
 
 
#define TX_CCG_REFDCD_ADAPT_ENA_A_OFFSET 0x0000000A
#define TX_CCG_REFDCD_ADAPT_ENA_A_BITWIDTH 0x00000001
#define TX_CCG_REFDCD_ADAPT_ENA_A_MASK 0x00000400
#define TX_CCG_REFDCD_ADAPT_ENA_A_ACCESS AW_CSR_READ_WRITE
#define TX_CCG_REFDCD_ADAPT_ENA_A_RESET_VALUE 0x00000001

 
 
 
#define TX_CCG_DPLL_ENA_A_OFFSET 0x0000000B
#define TX_CCG_DPLL_ENA_A_BITWIDTH 0x00000001
#define TX_CCG_DPLL_ENA_A_MASK 0x00000800
#define TX_CCG_DPLL_ENA_A_ACCESS AW_CSR_READ_WRITE
#define TX_CCG_DPLL_ENA_A_RESET_VALUE 0x00000001

 
 
 
 
 
#define TX_CMN_INFO_RDREG_ADDR 0x0200108C
#define TX_CMN_INFO_RDREG_SIZE 32

 
 
 
#define TX_CMN_INFO_RDREG_INFO_OFFSET 0x00000000
#define TX_CMN_INFO_RDREG_INFO_BITWIDTH 0x00000020
#define TX_CMN_INFO_RDREG_INFO_MASK 0xFFFFFFFF
#define TX_CMN_INFO_RDREG_INFO_ACCESS AW_CSR_READ_ONLY
#define TX_CMN_INFO_RDREG_INFO_RESET_VALUE 0x00000000

 
 
 
 
 
#define TX_CSR_CTRL_ADDR 0x02001090
#define TX_CSR_CTRL_SIZE 32

 
 
 
#define TX_CSR_CTRL_RO_DISABLE_OFFSET 0x00000000
#define TX_CSR_CTRL_RO_DISABLE_BITWIDTH 0x00000001
#define TX_CSR_CTRL_RO_DISABLE_MASK 0x00000001
#define TX_CSR_CTRL_RO_DISABLE_ACCESS AW_CSR_READ_WRITE
#define TX_CSR_CTRL_RO_DISABLE_RESET_VALUE 0x00000000

 
 
 
 
 
#define TX_DATAPATH_REG1_ADDR 0x02001094
#define TX_DATAPATH_REG1_SIZE 32

 
 
 
#define TX_DATAPATH_REG1_BIST_ENABLE_A_OFFSET 0x00000000
#define TX_DATAPATH_REG1_BIST_ENABLE_A_BITWIDTH 0x00000001
#define TX_DATAPATH_REG1_BIST_ENABLE_A_MASK 0x00000001
#define TX_DATAPATH_REG1_BIST_ENABLE_A_ACCESS AW_CSR_READ_WRITE
#define TX_DATAPATH_REG1_BIST_ENABLE_A_RESET_VALUE 0x00000000

 
 
 
#define TX_DATAPATH_REG1_LOAD_SEEDS_A_OFFSET 0x00000001
#define TX_DATAPATH_REG1_LOAD_SEEDS_A_BITWIDTH 0x00000001
#define TX_DATAPATH_REG1_LOAD_SEEDS_A_MASK 0x00000002
#define TX_DATAPATH_REG1_LOAD_SEEDS_A_ACCESS AW_CSR_READ_WRITE
#define TX_DATAPATH_REG1_LOAD_SEEDS_A_RESET_VALUE 0x00000000

 
 
 
#define TX_DATAPATH_REG1_FEP_LOOPBACK_ENABLE_A_OFFSET 0x00000002
#define TX_DATAPATH_REG1_FEP_LOOPBACK_ENABLE_A_BITWIDTH 0x00000001
#define TX_DATAPATH_REG1_FEP_LOOPBACK_ENABLE_A_MASK 0x00000004
#define TX_DATAPATH_REG1_FEP_LOOPBACK_ENABLE_A_ACCESS AW_CSR_READ_WRITE
#define TX_DATAPATH_REG1_FEP_LOOPBACK_ENABLE_A_RESET_VALUE 0x00000000

 
 
 
#define TX_DATAPATH_REG1_TXDATA_ERROR_ENABLE_A_OFFSET 0x00000003
#define TX_DATAPATH_REG1_TXDATA_ERROR_ENABLE_A_BITWIDTH 0x00000001
#define TX_DATAPATH_REG1_TXDATA_ERROR_ENABLE_A_MASK 0x00000008
#define TX_DATAPATH_REG1_TXDATA_ERROR_ENABLE_A_ACCESS AW_CSR_READ_WRITE
#define TX_DATAPATH_REG1_TXDATA_ERROR_ENABLE_A_RESET_VALUE 0x00000000

 
 
 
#define TX_DATAPATH_REG1_GRAY_CODE_ENABLE_A_OFFSET 0x00000004
#define TX_DATAPATH_REG1_GRAY_CODE_ENABLE_A_BITWIDTH 0x00000001
#define TX_DATAPATH_REG1_GRAY_CODE_ENABLE_A_MASK 0x00000010
#define TX_DATAPATH_REG1_GRAY_CODE_ENABLE_A_ACCESS AW_CSR_READ_WRITE
#define TX_DATAPATH_REG1_GRAY_CODE_ENABLE_A_RESET_VALUE 0x00000000

 
 
 
#define TX_DATAPATH_REG1_PLUSD_ENABLE_A_OFFSET 0x00000005
#define TX_DATAPATH_REG1_PLUSD_ENABLE_A_BITWIDTH 0x00000001
#define TX_DATAPATH_REG1_PLUSD_ENABLE_A_MASK 0x00000020
#define TX_DATAPATH_REG1_PLUSD_ENABLE_A_ACCESS AW_CSR_READ_WRITE
#define TX_DATAPATH_REG1_PLUSD_ENABLE_A_RESET_VALUE 0x00000000

 
 
 
#define TX_DATAPATH_REG1_PAM4_MODE_A_OFFSET 0x00000006
#define TX_DATAPATH_REG1_PAM4_MODE_A_BITWIDTH 0x00000001
#define TX_DATAPATH_REG1_PAM4_MODE_A_MASK 0x00000040
#define TX_DATAPATH_REG1_PAM4_MODE_A_ACCESS AW_CSR_READ_WRITE
#define TX_DATAPATH_REG1_PAM4_MODE_A_RESET_VALUE 0x00000000

 
 
 
#define TX_DATAPATH_REG1_REVERSE_QPRBS13_LSB_MSB_NT_OFFSET 0x00000007
#define TX_DATAPATH_REG1_REVERSE_QPRBS13_LSB_MSB_NT_BITWIDTH 0x00000001
#define TX_DATAPATH_REG1_REVERSE_QPRBS13_LSB_MSB_NT_MASK 0x00000080
#define TX_DATAPATH_REG1_REVERSE_QPRBS13_LSB_MSB_NT_ACCESS AW_CSR_READ_WRITE
#define TX_DATAPATH_REG1_REVERSE_QPRBS13_LSB_MSB_NT_RESET_VALUE 0x00000000

 
 
 
 
 
 
 
#define TX_DATAPATH_REG1_GRAY_CODE_MAPPING_NT_OFFSET 0x00000008
#define TX_DATAPATH_REG1_GRAY_CODE_MAPPING_NT_BITWIDTH 0x00000008
#define TX_DATAPATH_REG1_GRAY_CODE_MAPPING_NT_MASK 0x0000FF00
#define TX_DATAPATH_REG1_GRAY_CODE_MAPPING_NT_ACCESS AW_CSR_READ_WRITE
#define TX_DATAPATH_REG1_GRAY_CODE_MAPPING_NT_RESET_VALUE 0x000000B4

 
 
 
#define TX_DATAPATH_REG1_TXDATA_ERROR_RATE_NT_OFFSET 0x00000010
#define TX_DATAPATH_REG1_TXDATA_ERROR_RATE_NT_BITWIDTH 0x00000010
#define TX_DATAPATH_REG1_TXDATA_ERROR_RATE_NT_MASK 0xFFFF0000
#define TX_DATAPATH_REG1_TXDATA_ERROR_RATE_NT_ACCESS AW_CSR_READ_WRITE
#define TX_DATAPATH_REG1_TXDATA_ERROR_RATE_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define TX_DATAPATH_REG10_ADDR 0x02001098
#define TX_DATAPATH_REG10_SIZE 32

 
 
 
#define TX_DATAPATH_REG10_UDP_PATTERN_95_64_NT_OFFSET 0x00000000
#define TX_DATAPATH_REG10_UDP_PATTERN_95_64_NT_BITWIDTH 0x00000020
#define TX_DATAPATH_REG10_UDP_PATTERN_95_64_NT_MASK 0xFFFFFFFF
#define TX_DATAPATH_REG10_UDP_PATTERN_95_64_NT_ACCESS AW_CSR_READ_WRITE
#define TX_DATAPATH_REG10_UDP_PATTERN_95_64_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define TX_DATAPATH_REG11_ADDR 0x0200109C
#define TX_DATAPATH_REG11_SIZE 32

 
 
 
#define TX_DATAPATH_REG11_UDP_PATTERN_127_96_NT_OFFSET 0x00000000
#define TX_DATAPATH_REG11_UDP_PATTERN_127_96_NT_BITWIDTH 0x00000020
#define TX_DATAPATH_REG11_UDP_PATTERN_127_96_NT_MASK 0xFFFFFFFF
#define TX_DATAPATH_REG11_UDP_PATTERN_127_96_NT_ACCESS AW_CSR_READ_WRITE
#define TX_DATAPATH_REG11_UDP_PATTERN_127_96_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define TX_DATAPATH_REG12_ADDR 0x020010A0
#define TX_DATAPATH_REG12_SIZE 32

 
 
 
#define TX_DATAPATH_REG12_UDP_PATTERN_159_128_NT_OFFSET 0x00000000
#define TX_DATAPATH_REG12_UDP_PATTERN_159_128_NT_BITWIDTH 0x00000020
#define TX_DATAPATH_REG12_UDP_PATTERN_159_128_NT_MASK 0xFFFFFFFF
#define TX_DATAPATH_REG12_UDP_PATTERN_159_128_NT_ACCESS AW_CSR_READ_WRITE
#define TX_DATAPATH_REG12_UDP_PATTERN_159_128_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define TX_DATAPATH_REG13_ADDR 0x020010A4
#define TX_DATAPATH_REG13_SIZE 32

 
 
 
#define TX_DATAPATH_REG13_UDP_PATTERN_191_160_NT_OFFSET 0x00000000
#define TX_DATAPATH_REG13_UDP_PATTERN_191_160_NT_BITWIDTH 0x00000020
#define TX_DATAPATH_REG13_UDP_PATTERN_191_160_NT_MASK 0xFFFFFFFF
#define TX_DATAPATH_REG13_UDP_PATTERN_191_160_NT_ACCESS AW_CSR_READ_WRITE
#define TX_DATAPATH_REG13_UDP_PATTERN_191_160_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define TX_DATAPATH_REG14_ADDR 0x020010A8
#define TX_DATAPATH_REG14_SIZE 32

 
 
 
#define TX_DATAPATH_REG14_ERROR_PATTERN_31_0_NT_OFFSET 0x00000000
#define TX_DATAPATH_REG14_ERROR_PATTERN_31_0_NT_BITWIDTH 0x00000020
#define TX_DATAPATH_REG14_ERROR_PATTERN_31_0_NT_MASK 0xFFFFFFFF
#define TX_DATAPATH_REG14_ERROR_PATTERN_31_0_NT_ACCESS AW_CSR_READ_WRITE
#define TX_DATAPATH_REG14_ERROR_PATTERN_31_0_NT_RESET_VALUE 0x00000001

 
 
 
 
 
#define TX_DATAPATH_REG15_ADDR 0x020010AC
#define TX_DATAPATH_REG15_SIZE 32

 
 
 
#define TX_DATAPATH_REG15_ERROR_PATTERN_63_32_NT_OFFSET 0x00000000
#define TX_DATAPATH_REG15_ERROR_PATTERN_63_32_NT_BITWIDTH 0x00000020
#define TX_DATAPATH_REG15_ERROR_PATTERN_63_32_NT_MASK 0xFFFFFFFF
#define TX_DATAPATH_REG15_ERROR_PATTERN_63_32_NT_ACCESS AW_CSR_READ_WRITE
#define TX_DATAPATH_REG15_ERROR_PATTERN_63_32_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define TX_DATAPATH_REG16_ADDR 0x020010B0
#define TX_DATAPATH_REG16_SIZE 32

 
 
 
#define TX_DATAPATH_REG16_ERROR_PATTERN_95_64_NT_OFFSET 0x00000000
#define TX_DATAPATH_REG16_ERROR_PATTERN_95_64_NT_BITWIDTH 0x00000020
#define TX_DATAPATH_REG16_ERROR_PATTERN_95_64_NT_MASK 0xFFFFFFFF
#define TX_DATAPATH_REG16_ERROR_PATTERN_95_64_NT_ACCESS AW_CSR_READ_WRITE
#define TX_DATAPATH_REG16_ERROR_PATTERN_95_64_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define TX_DATAPATH_REG17_ADDR 0x020010B4
#define TX_DATAPATH_REG17_SIZE 32

 
 
 
#define TX_DATAPATH_REG17_ERROR_PATTERN_127_96_NT_OFFSET 0x00000000
#define TX_DATAPATH_REG17_ERROR_PATTERN_127_96_NT_BITWIDTH 0x00000020
#define TX_DATAPATH_REG17_ERROR_PATTERN_127_96_NT_MASK 0xFFFFFFFF
#define TX_DATAPATH_REG17_ERROR_PATTERN_127_96_NT_ACCESS AW_CSR_READ_WRITE
#define TX_DATAPATH_REG17_ERROR_PATTERN_127_96_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define TX_DATAPATH_REG2_ADDR 0x020010B8
#define TX_DATAPATH_REG2_SIZE 32

 
 
 
 
 
 
 
 
 
 
 
#define TX_DATAPATH_REG2_DATA_WIDTH_NT_OFFSET 0x00000000
#define TX_DATAPATH_REG2_DATA_WIDTH_NT_BITWIDTH 0x00000004
#define TX_DATAPATH_REG2_DATA_WIDTH_NT_MASK 0x0000000F
#define TX_DATAPATH_REG2_DATA_WIDTH_NT_ACCESS AW_CSR_READ_WRITE
#define TX_DATAPATH_REG2_DATA_WIDTH_NT_RESET_VALUE 0x00000003

 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
#define TX_DATAPATH_REG2_PATTERN_SEL_NT_OFFSET 0x00000004
#define TX_DATAPATH_REG2_PATTERN_SEL_NT_BITWIDTH 0x00000004
#define TX_DATAPATH_REG2_PATTERN_SEL_NT_MASK 0x000000F0
#define TX_DATAPATH_REG2_PATTERN_SEL_NT_ACCESS AW_CSR_READ_WRITE
#define TX_DATAPATH_REG2_PATTERN_SEL_NT_RESET_VALUE 0x00000004

 
 
 
#define TX_DATAPATH_REG2_WIDTH_OVR_ENA_NT_OFFSET 0x00000008
#define TX_DATAPATH_REG2_WIDTH_OVR_ENA_NT_BITWIDTH 0x00000001
#define TX_DATAPATH_REG2_WIDTH_OVR_ENA_NT_MASK 0x00000100
#define TX_DATAPATH_REG2_WIDTH_OVR_ENA_NT_ACCESS AW_CSR_READ_WRITE
#define TX_DATAPATH_REG2_WIDTH_OVR_ENA_NT_RESET_VALUE 0x00000000

 
 
 
 
#define TX_DATAPATH_REG2_INVERT_ENABLE_A_OFFSET 0x00000009
#define TX_DATAPATH_REG2_INVERT_ENABLE_A_BITWIDTH 0x00000001
#define TX_DATAPATH_REG2_INVERT_ENABLE_A_MASK 0x00000200
#define TX_DATAPATH_REG2_INVERT_ENABLE_A_ACCESS AW_CSR_READ_WRITE
#define TX_DATAPATH_REG2_INVERT_ENABLE_A_RESET_VALUE 0x00000000

 
 
 
 
#define TX_DATAPATH_REG2_PAMCODE_OVR_EN_A_OFFSET 0x0000000A
#define TX_DATAPATH_REG2_PAMCODE_OVR_EN_A_BITWIDTH 0x00000001
#define TX_DATAPATH_REG2_PAMCODE_OVR_EN_A_MASK 0x00000400
#define TX_DATAPATH_REG2_PAMCODE_OVR_EN_A_ACCESS AW_CSR_READ_WRITE
#define TX_DATAPATH_REG2_PAMCODE_OVR_EN_A_RESET_VALUE 0x00000000

 
 
 
 
 
 
 
 
 
 
 
#define TX_DATAPATH_REG2_SOC_DATA_WIDTH_NT_OFFSET 0x0000000B
#define TX_DATAPATH_REG2_SOC_DATA_WIDTH_NT_BITWIDTH 0x00000004
#define TX_DATAPATH_REG2_SOC_DATA_WIDTH_NT_MASK 0x00007800
#define TX_DATAPATH_REG2_SOC_DATA_WIDTH_NT_ACCESS AW_CSR_READ_WRITE
#define TX_DATAPATH_REG2_SOC_DATA_WIDTH_NT_RESET_VALUE 0x00000003

 
 
 
#define TX_DATAPATH_REG2_SWAP_MSB_LSB_A_OFFSET 0x0000000F
#define TX_DATAPATH_REG2_SWAP_MSB_LSB_A_BITWIDTH 0x00000001
#define TX_DATAPATH_REG2_SWAP_MSB_LSB_A_MASK 0x00008000
#define TX_DATAPATH_REG2_SWAP_MSB_LSB_A_ACCESS AW_CSR_READ_WRITE
#define TX_DATAPATH_REG2_SWAP_MSB_LSB_A_RESET_VALUE 0x00000000

 
 
 
 
 
 
#define TX_DATAPATH_REG2_LATENCY_SEL_NT_OFFSET 0x00000010
#define TX_DATAPATH_REG2_LATENCY_SEL_NT_BITWIDTH 0x00000002
#define TX_DATAPATH_REG2_LATENCY_SEL_NT_MASK 0x00030000
#define TX_DATAPATH_REG2_LATENCY_SEL_NT_ACCESS AW_CSR_READ_WRITE
#define TX_DATAPATH_REG2_LATENCY_SEL_NT_RESET_VALUE 0x00000000

 
 
 
#define TX_DATAPATH_REG2_OPTICAL_IDLE_MODE_ENA_NT_OFFSET 0x00000012
#define TX_DATAPATH_REG2_OPTICAL_IDLE_MODE_ENA_NT_BITWIDTH 0x00000001
#define TX_DATAPATH_REG2_OPTICAL_IDLE_MODE_ENA_NT_MASK 0x00040000
#define TX_DATAPATH_REG2_OPTICAL_IDLE_MODE_ENA_NT_ACCESS AW_CSR_READ_WRITE
#define TX_DATAPATH_REG2_OPTICAL_IDLE_MODE_ENA_NT_RESET_VALUE 0x00000000

 
 
 
#define TX_DATAPATH_REG2_OPTICAL_MODE_BIST_SEL_A_OFFSET 0x00000013
#define TX_DATAPATH_REG2_OPTICAL_MODE_BIST_SEL_A_BITWIDTH 0x00000001
#define TX_DATAPATH_REG2_OPTICAL_MODE_BIST_SEL_A_MASK 0x00080000
#define TX_DATAPATH_REG2_OPTICAL_MODE_BIST_SEL_A_ACCESS AW_CSR_READ_WRITE
#define TX_DATAPATH_REG2_OPTICAL_MODE_BIST_SEL_A_RESET_VALUE 0x00000000

 
 
 
#define TX_DATAPATH_REG2_GRAYFLIP_NT_OFFSET 0x00000014
#define TX_DATAPATH_REG2_GRAYFLIP_NT_BITWIDTH 0x00000001
#define TX_DATAPATH_REG2_GRAYFLIP_NT_MASK 0x00100000
#define TX_DATAPATH_REG2_GRAYFLIP_NT_ACCESS AW_CSR_READ_WRITE
#define TX_DATAPATH_REG2_GRAYFLIP_NT_RESET_VALUE 0x00000000

 
 
 
#define TX_DATAPATH_REG2_INVERT_PRBS_OP_NT_OFFSET 0x00000015
#define TX_DATAPATH_REG2_INVERT_PRBS_OP_NT_BITWIDTH 0x00000001
#define TX_DATAPATH_REG2_INVERT_PRBS_OP_NT_MASK 0x00200000
#define TX_DATAPATH_REG2_INVERT_PRBS_OP_NT_ACCESS AW_CSR_READ_WRITE
#define TX_DATAPATH_REG2_INVERT_PRBS_OP_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define TX_DATAPATH_REG3_ADDR 0x020010BC
#define TX_DATAPATH_REG3_SIZE 32

 
 
 
#define TX_DATAPATH_REG3_LFSR_SEEDS_31_0_NT_OFFSET 0x00000000
#define TX_DATAPATH_REG3_LFSR_SEEDS_31_0_NT_BITWIDTH 0x00000020
#define TX_DATAPATH_REG3_LFSR_SEEDS_31_0_NT_MASK 0xFFFFFFFF
#define TX_DATAPATH_REG3_LFSR_SEEDS_31_0_NT_ACCESS AW_CSR_READ_WRITE
#define TX_DATAPATH_REG3_LFSR_SEEDS_31_0_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define TX_DATAPATH_REG4_ADDR 0x020010C0
#define TX_DATAPATH_REG4_SIZE 32

 
 
 
#define TX_DATAPATH_REG4_LFSR_SEEDS_63_32_NT_OFFSET 0x00000000
#define TX_DATAPATH_REG4_LFSR_SEEDS_63_32_NT_BITWIDTH 0x00000020
#define TX_DATAPATH_REG4_LFSR_SEEDS_63_32_NT_MASK 0xFFFFFFFF
#define TX_DATAPATH_REG4_LFSR_SEEDS_63_32_NT_ACCESS AW_CSR_READ_WRITE
#define TX_DATAPATH_REG4_LFSR_SEEDS_63_32_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define TX_DATAPATH_REG5_ADDR 0x020010C4
#define TX_DATAPATH_REG5_SIZE 32

 
 
 
#define TX_DATAPATH_REG5_LFSR_SEEDS_95_64_NT_OFFSET 0x00000000
#define TX_DATAPATH_REG5_LFSR_SEEDS_95_64_NT_BITWIDTH 0x00000020
#define TX_DATAPATH_REG5_LFSR_SEEDS_95_64_NT_MASK 0xFFFFFFFF
#define TX_DATAPATH_REG5_LFSR_SEEDS_95_64_NT_ACCESS AW_CSR_READ_WRITE
#define TX_DATAPATH_REG5_LFSR_SEEDS_95_64_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define TX_DATAPATH_REG6_ADDR 0x020010C8
#define TX_DATAPATH_REG6_SIZE 32

 
 
 
#define TX_DATAPATH_REG6_LFSR_SEEDS_127_96_NT_OFFSET 0x00000000
#define TX_DATAPATH_REG6_LFSR_SEEDS_127_96_NT_BITWIDTH 0x00000020
#define TX_DATAPATH_REG6_LFSR_SEEDS_127_96_NT_MASK 0xFFFFFFFF
#define TX_DATAPATH_REG6_LFSR_SEEDS_127_96_NT_ACCESS AW_CSR_READ_WRITE
#define TX_DATAPATH_REG6_LFSR_SEEDS_127_96_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define TX_DATAPATH_REG7_ADDR 0x020010CC
#define TX_DATAPATH_REG7_SIZE 32

 
 
 
#define TX_DATAPATH_REG7_UDP_SHIFT_NUM_NT_OFFSET 0x00000000
#define TX_DATAPATH_REG7_UDP_SHIFT_NUM_NT_BITWIDTH 0x00000006
#define TX_DATAPATH_REG7_UDP_SHIFT_NUM_NT_MASK 0x0000003F
#define TX_DATAPATH_REG7_UDP_SHIFT_NUM_NT_ACCESS AW_CSR_READ_WRITE
#define TX_DATAPATH_REG7_UDP_SHIFT_NUM_NT_RESET_VALUE 0x00000000

 
 
 
#define TX_DATAPATH_REG7_PATTERN_LENGTH_NT_OFFSET 0x00000006
#define TX_DATAPATH_REG7_PATTERN_LENGTH_NT_BITWIDTH 0x00000007
#define TX_DATAPATH_REG7_PATTERN_LENGTH_NT_MASK 0x00001FC0
#define TX_DATAPATH_REG7_PATTERN_LENGTH_NT_ACCESS AW_CSR_READ_WRITE
#define TX_DATAPATH_REG7_PATTERN_LENGTH_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define TX_DATAPATH_REG8_ADDR 0x020010D0
#define TX_DATAPATH_REG8_SIZE 32

 
 
 
#define TX_DATAPATH_REG8_UDP_PATTERN_31_0_NT_OFFSET 0x00000000
#define TX_DATAPATH_REG8_UDP_PATTERN_31_0_NT_BITWIDTH 0x00000020
#define TX_DATAPATH_REG8_UDP_PATTERN_31_0_NT_MASK 0xFFFFFFFF
#define TX_DATAPATH_REG8_UDP_PATTERN_31_0_NT_ACCESS AW_CSR_READ_WRITE
#define TX_DATAPATH_REG8_UDP_PATTERN_31_0_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define TX_DATAPATH_REG9_ADDR 0x020010D4
#define TX_DATAPATH_REG9_SIZE 32

 
 
 
#define TX_DATAPATH_REG9_UDP_PATTERN_63_32_NT_OFFSET 0x00000000
#define TX_DATAPATH_REG9_UDP_PATTERN_63_32_NT_BITWIDTH 0x00000020
#define TX_DATAPATH_REG9_UDP_PATTERN_63_32_NT_MASK 0xFFFFFFFF
#define TX_DATAPATH_REG9_UDP_PATTERN_63_32_NT_ACCESS AW_CSR_READ_WRITE
#define TX_DATAPATH_REG9_UDP_PATTERN_63_32_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define TX_DCDIQ_ADDR 0x020010D8
#define TX_DCDIQ_SIZE 32

 
 
 
 
 
 
 
#define TX_DCDIQ_BIAS_ADJ_NT_OFFSET 0x00000000
#define TX_DCDIQ_BIAS_ADJ_NT_BITWIDTH 0x00000002
#define TX_DCDIQ_BIAS_ADJ_NT_MASK 0x00000003
#define TX_DCDIQ_BIAS_ADJ_NT_ACCESS AW_CSR_READ_WRITE
#define TX_DCDIQ_BIAS_ADJ_NT_RESET_VALUE 0x00000001

 
 
 
 
 
#define TX_DETECTRX_RDREG_ADDR 0x020010DC
#define TX_DETECTRX_RDREG_SIZE 32

 
 
 
#define TX_DETECTRX_RDREG_ACK_A_OFFSET 0x00000000
#define TX_DETECTRX_RDREG_ACK_A_BITWIDTH 0x00000001
#define TX_DETECTRX_RDREG_ACK_A_MASK 0x00000001
#define TX_DETECTRX_RDREG_ACK_A_ACCESS AW_CSR_READ_ONLY
#define TX_DETECTRX_RDREG_ACK_A_RESET_VALUE 0x00000000

 
 
 
#define TX_DETECTRX_RDREG_MRESULT_A_OFFSET 0x00000001
#define TX_DETECTRX_RDREG_MRESULT_A_BITWIDTH 0x00000001
#define TX_DETECTRX_RDREG_MRESULT_A_MASK 0x00000002
#define TX_DETECTRX_RDREG_MRESULT_A_ACCESS AW_CSR_READ_ONLY
#define TX_DETECTRX_RDREG_MRESULT_A_RESET_VALUE 0x00000000

 
 
 
#define TX_DETECTRX_RDREG_PRESULT_A_OFFSET 0x00000002
#define TX_DETECTRX_RDREG_PRESULT_A_BITWIDTH 0x00000001
#define TX_DETECTRX_RDREG_PRESULT_A_MASK 0x00000004
#define TX_DETECTRX_RDREG_PRESULT_A_ACCESS AW_CSR_READ_ONLY
#define TX_DETECTRX_RDREG_PRESULT_A_RESET_VALUE 0x00000000

 
 
 
#define TX_DETECTRX_RDREG_RESULT_A_OFFSET 0x00000003
#define TX_DETECTRX_RDREG_RESULT_A_BITWIDTH 0x00000001
#define TX_DETECTRX_RDREG_RESULT_A_MASK 0x00000008
#define TX_DETECTRX_RDREG_RESULT_A_ACCESS AW_CSR_READ_ONLY
#define TX_DETECTRX_RDREG_RESULT_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define TX_DETECTRX_REG1_ADDR 0x020010E0
#define TX_DETECTRX_REG1_SIZE 32

 
 
 
#define TX_DETECTRX_REG1_AFE_OVR_EN_A_OFFSET 0x00000000
#define TX_DETECTRX_REG1_AFE_OVR_EN_A_BITWIDTH 0x00000001
#define TX_DETECTRX_REG1_AFE_OVR_EN_A_MASK 0x00000001
#define TX_DETECTRX_REG1_AFE_OVR_EN_A_ACCESS AW_CSR_READ_WRITE
#define TX_DETECTRX_REG1_AFE_OVR_EN_A_RESET_VALUE 0x00000000

 
 
 
#define TX_DETECTRX_REG1_AFE_OVR_INJ_A_OFFSET 0x00000001
#define TX_DETECTRX_REG1_AFE_OVR_INJ_A_BITWIDTH 0x00000001
#define TX_DETECTRX_REG1_AFE_OVR_INJ_A_MASK 0x00000002
#define TX_DETECTRX_REG1_AFE_OVR_INJ_A_ACCESS AW_CSR_READ_WRITE
#define TX_DETECTRX_REG1_AFE_OVR_INJ_A_RESET_VALUE 0x00000000

 
 
 
#define TX_DETECTRX_REG1_AFE_VAL_OVR_HB_SWING_VAL_NT_OFFSET 0x00000002
#define TX_DETECTRX_REG1_AFE_VAL_OVR_HB_SWING_VAL_NT_BITWIDTH 0x00000006
#define TX_DETECTRX_REG1_AFE_VAL_OVR_HB_SWING_VAL_NT_MASK 0x000000FC
#define TX_DETECTRX_REG1_AFE_VAL_OVR_HB_SWING_VAL_NT_ACCESS AW_CSR_READ_WRITE
#define TX_DETECTRX_REG1_AFE_VAL_OVR_HB_SWING_VAL_NT_RESET_VALUE 0x00000000

 
 
 
 
#define TX_DETECTRX_REG1_AFE_OVR_PD_B_OFFSET 0x00000008
#define TX_DETECTRX_REG1_AFE_OVR_PD_B_BITWIDTH 0x00000001
#define TX_DETECTRX_REG1_AFE_OVR_PD_B_MASK 0x00000100
#define TX_DETECTRX_REG1_AFE_OVR_PD_B_ACCESS AW_CSR_READ_WRITE
#define TX_DETECTRX_REG1_AFE_OVR_PD_B_RESET_VALUE 0x00000000

 
 
 
#define TX_DETECTRX_REG1_AFE_OVR_SAMPLE_A_OFFSET 0x00000009
#define TX_DETECTRX_REG1_AFE_OVR_SAMPLE_A_BITWIDTH 0x00000001
#define TX_DETECTRX_REG1_AFE_OVR_SAMPLE_A_MASK 0x00000200
#define TX_DETECTRX_REG1_AFE_OVR_SAMPLE_A_ACCESS AW_CSR_READ_WRITE
#define TX_DETECTRX_REG1_AFE_OVR_SAMPLE_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define TX_DETECTRX_REG1_AFE_VAL_OVR_SLICE_VAL_NT_OFFSET 0x0000000A
#define TX_DETECTRX_REG1_AFE_VAL_OVR_SLICE_VAL_NT_BITWIDTH 0x00000006
#define TX_DETECTRX_REG1_AFE_VAL_OVR_SLICE_VAL_NT_MASK 0x0000FC00
#define TX_DETECTRX_REG1_AFE_VAL_OVR_SLICE_VAL_NT_ACCESS AW_CSR_READ_WRITE
#define TX_DETECTRX_REG1_AFE_VAL_OVR_SLICE_VAL_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define TX_DETECTRX_REG1_AFE_VAL_OVR_EN_NT_OFFSET 0x00000010
#define TX_DETECTRX_REG1_AFE_VAL_OVR_EN_NT_BITWIDTH 0x00000001
#define TX_DETECTRX_REG1_AFE_VAL_OVR_EN_NT_MASK 0x00010000
#define TX_DETECTRX_REG1_AFE_VAL_OVR_EN_NT_ACCESS AW_CSR_READ_WRITE
#define TX_DETECTRX_REG1_AFE_VAL_OVR_EN_NT_RESET_VALUE 0x00000000

 
 
 
#define TX_DETECTRX_REG1_OVR_EN_A_OFFSET 0x00000011
#define TX_DETECTRX_REG1_OVR_EN_A_BITWIDTH 0x00000001
#define TX_DETECTRX_REG1_OVR_EN_A_MASK 0x00020000
#define TX_DETECTRX_REG1_OVR_EN_A_ACCESS AW_CSR_READ_WRITE
#define TX_DETECTRX_REG1_OVR_EN_A_RESET_VALUE 0x00000000

 
 
 
#define TX_DETECTRX_REG1_HB_SWING_NORMAL_VAL_NT_OFFSET 0x00000012
#define TX_DETECTRX_REG1_HB_SWING_NORMAL_VAL_NT_BITWIDTH 0x00000006
#define TX_DETECTRX_REG1_HB_SWING_NORMAL_VAL_NT_MASK 0x00FC0000
#define TX_DETECTRX_REG1_HB_SWING_NORMAL_VAL_NT_ACCESS AW_CSR_READ_WRITE
#define TX_DETECTRX_REG1_HB_SWING_NORMAL_VAL_NT_RESET_VALUE 0x0000001B

 
 
 
#define TX_DETECTRX_REG1_OVR_REQ_A_OFFSET 0x00000018
#define TX_DETECTRX_REG1_OVR_REQ_A_BITWIDTH 0x00000001
#define TX_DETECTRX_REG1_OVR_REQ_A_MASK 0x01000000
#define TX_DETECTRX_REG1_OVR_REQ_A_ACCESS AW_CSR_READ_WRITE
#define TX_DETECTRX_REG1_OVR_REQ_A_RESET_VALUE 0x00000000

 
 
 
#define TX_DETECTRX_REG1_HB_SWING_VAL_NT_OFFSET 0x00000019
#define TX_DETECTRX_REG1_HB_SWING_VAL_NT_BITWIDTH 0x00000006
#define TX_DETECTRX_REG1_HB_SWING_VAL_NT_MASK 0x7E000000
#define TX_DETECTRX_REG1_HB_SWING_VAL_NT_ACCESS AW_CSR_READ_WRITE
#define TX_DETECTRX_REG1_HB_SWING_VAL_NT_RESET_VALUE 0x0000003F

 
 
 
 
 
#define TX_DETECTRX_REG2_ADDR 0x020010E4
#define TX_DETECTRX_REG2_SIZE 32

 
 
 
#define TX_DETECTRX_REG2_INJECT_DELAY_NT_OFFSET 0x00000000
#define TX_DETECTRX_REG2_INJECT_DELAY_NT_BITWIDTH 0x0000000F
#define TX_DETECTRX_REG2_INJECT_DELAY_NT_MASK 0x00007FFF
#define TX_DETECTRX_REG2_INJECT_DELAY_NT_ACCESS AW_CSR_READ_WRITE
#define TX_DETECTRX_REG2_INJECT_DELAY_NT_RESET_VALUE 0x0000001E

 
 
 
#define TX_DETECTRX_REG2_PDN_DELAY_NT_OFFSET 0x00000010
#define TX_DETECTRX_REG2_PDN_DELAY_NT_BITWIDTH 0x0000000F
#define TX_DETECTRX_REG2_PDN_DELAY_NT_MASK 0x7FFF0000
#define TX_DETECTRX_REG2_PDN_DELAY_NT_ACCESS AW_CSR_READ_WRITE
#define TX_DETECTRX_REG2_PDN_DELAY_NT_RESET_VALUE 0x000061A8

 
 
 
 
 
#define TX_DETECTRX_REG3_ADDR 0x020010E8
#define TX_DETECTRX_REG3_SIZE 32

 
 
 
#define TX_DETECTRX_REG3_PUP_DELAY_NT_OFFSET 0x00000000
#define TX_DETECTRX_REG3_PUP_DELAY_NT_BITWIDTH 0x0000000F
#define TX_DETECTRX_REG3_PUP_DELAY_NT_MASK 0x00007FFF
#define TX_DETECTRX_REG3_PUP_DELAY_NT_ACCESS AW_CSR_READ_WRITE
#define TX_DETECTRX_REG3_PUP_DELAY_NT_RESET_VALUE 0x000061A8

 
 
 
#define TX_DETECTRX_REG3_SAMPLE_DELAY_NT_OFFSET 0x00000010
#define TX_DETECTRX_REG3_SAMPLE_DELAY_NT_BITWIDTH 0x0000000F
#define TX_DETECTRX_REG3_SAMPLE_DELAY_NT_MASK 0x7FFF0000
#define TX_DETECTRX_REG3_SAMPLE_DELAY_NT_ACCESS AW_CSR_READ_WRITE
#define TX_DETECTRX_REG3_SAMPLE_DELAY_NT_RESET_VALUE 0x0000000A

 
 
 
 
 
#define TX_DETECTRX_REG4_ADDR 0x020010EC
#define TX_DETECTRX_REG4_SIZE 32

 
 
 
#define TX_DETECTRX_REG4_SLICE_VAL_NT_OFFSET 0x00000000
#define TX_DETECTRX_REG4_SLICE_VAL_NT_BITWIDTH 0x00000006
#define TX_DETECTRX_REG4_SLICE_VAL_NT_MASK 0x0000003F
#define TX_DETECTRX_REG4_SLICE_VAL_NT_ACCESS AW_CSR_READ_WRITE
#define TX_DETECTRX_REG4_SLICE_VAL_NT_RESET_VALUE 0x0000003F

 
 
 
#define TX_DETECTRX_REG4_RESULT_OVR_EN_A_OFFSET 0x00000006
#define TX_DETECTRX_REG4_RESULT_OVR_EN_A_BITWIDTH 0x00000001
#define TX_DETECTRX_REG4_RESULT_OVR_EN_A_MASK 0x00000040
#define TX_DETECTRX_REG4_RESULT_OVR_EN_A_ACCESS AW_CSR_READ_WRITE
#define TX_DETECTRX_REG4_RESULT_OVR_EN_A_RESET_VALUE 0x00000000

 
 
 
#define TX_DETECTRX_REG4_RESULT_OVR_A_OFFSET 0x00000007
#define TX_DETECTRX_REG4_RESULT_OVR_A_BITWIDTH 0x00000001
#define TX_DETECTRX_REG4_RESULT_OVR_A_MASK 0x00000080
#define TX_DETECTRX_REG4_RESULT_OVR_A_ACCESS AW_CSR_READ_WRITE
#define TX_DETECTRX_REG4_RESULT_OVR_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define TX_DRIVER_ADDR 0x020010F0
#define TX_DRIVER_SIZE 32

 
 
 
 
 
#define TX_DRIVER_REPLICA_OVR_ENA_NT_OFFSET 0x00000000
#define TX_DRIVER_REPLICA_OVR_ENA_NT_BITWIDTH 0x00000001
#define TX_DRIVER_REPLICA_OVR_ENA_NT_MASK 0x00000001
#define TX_DRIVER_REPLICA_OVR_ENA_NT_ACCESS AW_CSR_READ_WRITE
#define TX_DRIVER_REPLICA_OVR_ENA_NT_RESET_VALUE 0x00000000

 
 
 
 
 
 
#define TX_DRIVER_REPLICA_OVR_NT_OFFSET 0x00000001
#define TX_DRIVER_REPLICA_OVR_NT_BITWIDTH 0x00000004
#define TX_DRIVER_REPLICA_OVR_NT_MASK 0x0000001E
#define TX_DRIVER_REPLICA_OVR_NT_ACCESS AW_CSR_READ_WRITE
#define TX_DRIVER_REPLICA_OVR_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define TX_DRIVER_BIAS_RSTSHORT_ENA_NT_OFFSET 0x00000005
#define TX_DRIVER_BIAS_RSTSHORT_ENA_NT_BITWIDTH 0x00000001
#define TX_DRIVER_BIAS_RSTSHORT_ENA_NT_MASK 0x00000020
#define TX_DRIVER_BIAS_RSTSHORT_ENA_NT_ACCESS AW_CSR_READ_WRITE
#define TX_DRIVER_BIAS_RSTSHORT_ENA_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define TX_DRIVER_REPLICA_SWING_NT_OFFSET 0x00000006
#define TX_DRIVER_REPLICA_SWING_NT_BITWIDTH 0x00000002
#define TX_DRIVER_REPLICA_SWING_NT_MASK 0x000000C0
#define TX_DRIVER_REPLICA_SWING_NT_ACCESS AW_CSR_READ_WRITE
#define TX_DRIVER_REPLICA_SWING_NT_RESET_VALUE 0x00000003

 
 
 
 
 
#define TX_DS_ADDR 0x020010F4
#define TX_DS_SIZE 32

 
 
 
 
 
#define TX_DS_INT_BW_NT_OFFSET 0x00000000
#define TX_DS_INT_BW_NT_BITWIDTH 0x00000002
#define TX_DS_INT_BW_NT_MASK 0x00000003
#define TX_DS_INT_BW_NT_ACCESS AW_CSR_READ_WRITE
#define TX_DS_INT_BW_NT_RESET_VALUE 0x00000002

 
 
 
 
 
#define TX_DS_INT_GAIN_NT_OFFSET 0x00000002
#define TX_DS_INT_GAIN_NT_BITWIDTH 0x00000002
#define TX_DS_INT_GAIN_NT_MASK 0x0000000C
#define TX_DS_INT_GAIN_NT_ACCESS AW_CSR_READ_WRITE
#define TX_DS_INT_GAIN_NT_RESET_VALUE 0x00000001

 
 
 
 
 
 
 
#define TX_DS_SYNTH_DIV_A_OFFSET 0x00000004
#define TX_DS_SYNTH_DIV_A_BITWIDTH 0x00000009
#define TX_DS_SYNTH_DIV_A_MASK 0x00001FF0
#define TX_DS_SYNTH_DIV_A_ACCESS AW_CSR_READ_WRITE
#define TX_DS_SYNTH_DIV_A_RESET_VALUE 0x00000000

 
 
 
 
#define TX_DS_DCOREG_SCBYPASS_NT_OFFSET 0x0000000D
#define TX_DS_DCOREG_SCBYPASS_NT_BITWIDTH 0x00000001
#define TX_DS_DCOREG_SCBYPASS_NT_MASK 0x00002000
#define TX_DS_DCOREG_SCBYPASS_NT_ACCESS AW_CSR_READ_WRITE
#define TX_DS_DCOREG_SCBYPASS_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define TX_DS_PI_BYPASS_NT_OFFSET 0x0000000E
#define TX_DS_PI_BYPASS_NT_BITWIDTH 0x00000001
#define TX_DS_PI_BYPASS_NT_MASK 0x00004000
#define TX_DS_PI_BYPASS_NT_ACCESS AW_CSR_READ_WRITE
#define TX_DS_PI_BYPASS_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define TX_DS_FRACN_OVR_ENA_NT_OFFSET 0x0000000F
#define TX_DS_FRACN_OVR_ENA_NT_BITWIDTH 0x00000001
#define TX_DS_FRACN_OVR_ENA_NT_MASK 0x00008000
#define TX_DS_FRACN_OVR_ENA_NT_ACCESS AW_CSR_READ_WRITE
#define TX_DS_FRACN_OVR_ENA_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define TX_DS_DCOREG_NT_OFFSET 0x00000010
#define TX_DS_DCOREG_NT_BITWIDTH 0x00000004
#define TX_DS_DCOREG_NT_MASK 0x000F0000
#define TX_DS_DCOREG_NT_ACCESS AW_CSR_READ_WRITE
#define TX_DS_DCOREG_NT_RESET_VALUE 0x0000000E

 
 
 
 
 
#define TX_DS_PROP_GAIN_NT_OFFSET 0x00000014
#define TX_DS_PROP_GAIN_NT_BITWIDTH 0x00000001
#define TX_DS_PROP_GAIN_NT_MASK 0x00100000
#define TX_DS_PROP_GAIN_NT_ACCESS AW_CSR_READ_WRITE
#define TX_DS_PROP_GAIN_NT_RESET_VALUE 0x00000000

 
 
 
#define TX_DS_BBDET_DE_ENA_NT_OFFSET 0x00000015
#define TX_DS_BBDET_DE_ENA_NT_BITWIDTH 0x00000001
#define TX_DS_BBDET_DE_ENA_NT_MASK 0x00200000
#define TX_DS_BBDET_DE_ENA_NT_ACCESS AW_CSR_READ_WRITE
#define TX_DS_BBDET_DE_ENA_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define TX_DS_DCO_ADDR 0x020010F8
#define TX_DS_DCO_SIZE 32

 
 
 
 
 
 
 
#define TX_DS_DCO_BIAS_ADJ_NT_OFFSET 0x00000000
#define TX_DS_DCO_BIAS_ADJ_NT_BITWIDTH 0x00000002
#define TX_DS_DCO_BIAS_ADJ_NT_MASK 0x00000003
#define TX_DS_DCO_BIAS_ADJ_NT_ACCESS AW_CSR_READ_WRITE
#define TX_DS_DCO_BIAS_ADJ_NT_RESET_VALUE 0x00000001

 
 
 
 
 
#define TX_FEP_LOOPBACK_FIFO_TOP_ADDR 0x020010FC
#define TX_FEP_LOOPBACK_FIFO_TOP_SIZE 32

 
 
 
 

#define TX_FEP_LOOPBACK_FIFO_TOP_MODE_NT_OFFSET 0x00000000
#define TX_FEP_LOOPBACK_FIFO_TOP_MODE_NT_BITWIDTH 0x00000001
#define TX_FEP_LOOPBACK_FIFO_TOP_MODE_NT_MASK 0x00000001
#define TX_FEP_LOOPBACK_FIFO_TOP_MODE_NT_ACCESS AW_CSR_READ_WRITE
#define TX_FEP_LOOPBACK_FIFO_TOP_MODE_NT_RESET_VALUE 0x00000000

 
 
 
#define TX_FEP_LOOPBACK_FIFO_TOP_FIFO_ENABLE_A_OFFSET 0x00000001
#define TX_FEP_LOOPBACK_FIFO_TOP_FIFO_ENABLE_A_BITWIDTH 0x00000001
#define TX_FEP_LOOPBACK_FIFO_TOP_FIFO_ENABLE_A_MASK 0x00000002
#define TX_FEP_LOOPBACK_FIFO_TOP_FIFO_ENABLE_A_ACCESS AW_CSR_READ_WRITE
#define TX_FEP_LOOPBACK_FIFO_TOP_FIFO_ENABLE_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define TX_FIR_RDREG_ADDR 0x02001100
#define TX_FIR_RDREG_SIZE 32

 
 
 
#define TX_FIR_RDREG_AFE_VAL_NT_OFFSET 0x00000000
#define TX_FIR_RDREG_AFE_VAL_NT_BITWIDTH 0x00000016
#define TX_FIR_RDREG_AFE_VAL_NT_MASK 0x003FFFFF
#define TX_FIR_RDREG_AFE_VAL_NT_ACCESS AW_CSR_READ_ONLY
#define TX_FIR_RDREG_AFE_VAL_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define TX_FIR_RDREG3_ADDR 0x02001104
#define TX_FIR_RDREG3_SIZE 32

 
 
 
#define TX_FIR_RDREG3_SOC_FIR_NT_OFFSET 0x00000000
#define TX_FIR_RDREG3_SOC_FIR_NT_BITWIDTH 0x00000018
#define TX_FIR_RDREG3_SOC_FIR_NT_MASK 0x00FFFFFF
#define TX_FIR_RDREG3_SOC_FIR_NT_ACCESS AW_CSR_READ_ONLY
#define TX_FIR_RDREG3_SOC_FIR_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define TX_FIR_REG14_ADDR 0x02001108
#define TX_FIR_REG14_SIZE 32

 
 
 
#define TX_FIR_REG14_DELAY_NT_OFFSET 0x00000000
#define TX_FIR_REG14_DELAY_NT_BITWIDTH 0x00000004
#define TX_FIR_REG14_DELAY_NT_MASK 0x0000000F
#define TX_FIR_REG14_DELAY_NT_ACCESS AW_CSR_READ_WRITE
#define TX_FIR_REG14_DELAY_NT_RESET_VALUE 0x00000006

 
 
 
#define TX_FIR_REG14_RESET_VAL_NT_OFFSET 0x00000004
#define TX_FIR_REG14_RESET_VAL_NT_BITWIDTH 0x00000015
#define TX_FIR_REG14_RESET_VAL_NT_MASK 0x01FFFFF0
#define TX_FIR_REG14_RESET_VAL_NT_ACCESS AW_CSR_READ_WRITE
#define TX_FIR_REG14_RESET_VAL_NT_RESET_VALUE 0x00007800

 
 
 
#define TX_FIR_REG14_M3_RESET_VAL_NT_OFFSET 0x00000019
#define TX_FIR_REG14_M3_RESET_VAL_NT_BITWIDTH 0x00000003
#define TX_FIR_REG14_M3_RESET_VAL_NT_MASK 0x0E000000
#define TX_FIR_REG14_M3_RESET_VAL_NT_ACCESS AW_CSR_READ_WRITE
#define TX_FIR_REG14_M3_RESET_VAL_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define TX_FIR_REG18_ADDR 0x0200110C
#define TX_FIR_REG18_SIZE 32

 
 
 
#define TX_FIR_REG18_MAX_SLICES_NT_OFFSET 0x00000000
#define TX_FIR_REG18_MAX_SLICES_NT_BITWIDTH 0x00000006
#define TX_FIR_REG18_MAX_SLICES_NT_MASK 0x0000003F
#define TX_FIR_REG18_MAX_SLICES_NT_ACCESS AW_CSR_READ_WRITE
#define TX_FIR_REG18_MAX_SLICES_NT_RESET_VALUE 0x0000003F

 
 
 
 
 
#define TX_HBRIDGE_ADDR 0x02001110
#define TX_HBRIDGE_SIZE 32

 
 
 
 
 
 
 
#define TX_HBRIDGE_BIAS_ADJ_NT_OFFSET 0x00000000
#define TX_HBRIDGE_BIAS_ADJ_NT_BITWIDTH 0x00000002
#define TX_HBRIDGE_BIAS_ADJ_NT_MASK 0x00000003
#define TX_HBRIDGE_BIAS_ADJ_NT_ACCESS AW_CSR_READ_WRITE
#define TX_HBRIDGE_BIAS_ADJ_NT_RESET_VALUE 0x00000001

 
 
 
#define TX_HBRIDGE_LSB_OVR_NT_OFFSET 0x00000002
#define TX_HBRIDGE_LSB_OVR_NT_BITWIDTH 0x00000006
#define TX_HBRIDGE_LSB_OVR_NT_MASK 0x000000FC
#define TX_HBRIDGE_LSB_OVR_NT_ACCESS AW_CSR_READ_WRITE
#define TX_HBRIDGE_LSB_OVR_NT_RESET_VALUE 0x0000003F

 
 
 
 
 
#define TX_HBRIDGE_LSB_OVR_ENA_NT_OFFSET 0x00000008
#define TX_HBRIDGE_LSB_OVR_ENA_NT_BITWIDTH 0x00000001
#define TX_HBRIDGE_LSB_OVR_ENA_NT_MASK 0x00000100
#define TX_HBRIDGE_LSB_OVR_ENA_NT_ACCESS AW_CSR_READ_WRITE
#define TX_HBRIDGE_LSB_OVR_ENA_NT_RESET_VALUE 0x00000000

 
 
 
#define TX_HBRIDGE_LSB_NORMAL_OVR_NT_OFFSET 0x00000009
#define TX_HBRIDGE_LSB_NORMAL_OVR_NT_BITWIDTH 0x00000006
#define TX_HBRIDGE_LSB_NORMAL_OVR_NT_MASK 0x00007E00
#define TX_HBRIDGE_LSB_NORMAL_OVR_NT_ACCESS AW_CSR_READ_WRITE
#define TX_HBRIDGE_LSB_NORMAL_OVR_NT_RESET_VALUE 0x00000020

 
 
 
 
 
#define TX_HSREFMUX_ADDR 0x02001114
#define TX_HSREFMUX_SIZE 32

 
 
 
 
 
 
 
#define TX_HSREFMUX_BIAS_ADJ_NT_OFFSET 0x00000000
#define TX_HSREFMUX_BIAS_ADJ_NT_BITWIDTH 0x00000002
#define TX_HSREFMUX_BIAS_ADJ_NT_MASK 0x00000003
#define TX_HSREFMUX_BIAS_ADJ_NT_ACCESS AW_CSR_READ_WRITE
#define TX_HSREFMUX_BIAS_ADJ_NT_RESET_VALUE 0x00000001

 
 
 
 
 
 
 
#define TX_HSREFMUX_SEL_NT_OFFSET 0x00000002
#define TX_HSREFMUX_SEL_NT_BITWIDTH 0x00000002
#define TX_HSREFMUX_SEL_NT_MASK 0x0000000C
#define TX_HSREFMUX_SEL_NT_ACCESS AW_CSR_READ_WRITE
#define TX_HSREFMUX_SEL_NT_RESET_VALUE 0x00000000

 
 
 
 
#define TX_HSREFMUX_TERM_ENA_NT_OFFSET 0x00000004
#define TX_HSREFMUX_TERM_ENA_NT_BITWIDTH 0x00000001
#define TX_HSREFMUX_TERM_ENA_NT_MASK 0x00000010
#define TX_HSREFMUX_TERM_ENA_NT_ACCESS AW_CSR_READ_WRITE
#define TX_HSREFMUX_TERM_ENA_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define TX_LEVEL_REG1_ADDR 0x02001118
#define TX_LEVEL_REG1_SIZE 32

 
 
 
#define TX_LEVEL_REG1_SUB0_NT_OFFSET 0x00000000
#define TX_LEVEL_REG1_SUB0_NT_BITWIDTH 0x00000006
#define TX_LEVEL_REG1_SUB0_NT_MASK 0x0000003F
#define TX_LEVEL_REG1_SUB0_NT_ACCESS AW_CSR_READ_WRITE
#define TX_LEVEL_REG1_SUB0_NT_RESET_VALUE 0x00000001

 
 
 
#define TX_LEVEL_REG1_SUB1_NT_OFFSET 0x00000008
#define TX_LEVEL_REG1_SUB1_NT_BITWIDTH 0x00000006
#define TX_LEVEL_REG1_SUB1_NT_MASK 0x00003F00
#define TX_LEVEL_REG1_SUB1_NT_ACCESS AW_CSR_READ_WRITE
#define TX_LEVEL_REG1_SUB1_NT_RESET_VALUE 0x00000001

 
 
 
#define TX_LEVEL_REG1_SUB2_NT_OFFSET 0x00000010
#define TX_LEVEL_REG1_SUB2_NT_BITWIDTH 0x00000006
#define TX_LEVEL_REG1_SUB2_NT_MASK 0x003F0000
#define TX_LEVEL_REG1_SUB2_NT_ACCESS AW_CSR_READ_WRITE
#define TX_LEVEL_REG1_SUB2_NT_RESET_VALUE 0x00000008

 
 
 
#define TX_LEVEL_REG1_SUB3_NT_OFFSET 0x00000018
#define TX_LEVEL_REG1_SUB3_NT_BITWIDTH 0x00000006
#define TX_LEVEL_REG1_SUB3_NT_MASK 0x3F000000
#define TX_LEVEL_REG1_SUB3_NT_ACCESS AW_CSR_READ_WRITE
#define TX_LEVEL_REG1_SUB3_NT_RESET_VALUE 0x00000010

 
 
 
 
 
#define TX_LEVEL_REG2_ADDR 0x0200111C
#define TX_LEVEL_REG2_SIZE 32

 
 
 
#define TX_LEVEL_REG2_SUB4_NT_OFFSET 0x00000000
#define TX_LEVEL_REG2_SUB4_NT_BITWIDTH 0x00000006
#define TX_LEVEL_REG2_SUB4_NT_MASK 0x0000003F
#define TX_LEVEL_REG2_SUB4_NT_ACCESS AW_CSR_READ_WRITE
#define TX_LEVEL_REG2_SUB4_NT_RESET_VALUE 0x00000018

 
 
 
#define TX_LEVEL_REG2_SUB5_NT_OFFSET 0x00000008
#define TX_LEVEL_REG2_SUB5_NT_BITWIDTH 0x00000006
#define TX_LEVEL_REG2_SUB5_NT_MASK 0x00003F00
#define TX_LEVEL_REG2_SUB5_NT_ACCESS AW_CSR_READ_WRITE
#define TX_LEVEL_REG2_SUB5_NT_RESET_VALUE 0x00000020

 
 
 
#define TX_LEVEL_REG2_SUB6_NT_OFFSET 0x00000010
#define TX_LEVEL_REG2_SUB6_NT_BITWIDTH 0x00000006
#define TX_LEVEL_REG2_SUB6_NT_MASK 0x003F0000
#define TX_LEVEL_REG2_SUB6_NT_ACCESS AW_CSR_READ_WRITE
#define TX_LEVEL_REG2_SUB6_NT_RESET_VALUE 0x00000028

 
 
 
#define TX_LEVEL_REG2_SUB7_NT_OFFSET 0x00000018
#define TX_LEVEL_REG2_SUB7_NT_BITWIDTH 0x00000006
#define TX_LEVEL_REG2_SUB7_NT_MASK 0x3F000000
#define TX_LEVEL_REG2_SUB7_NT_ACCESS AW_CSR_READ_WRITE
#define TX_LEVEL_REG2_SUB7_NT_RESET_VALUE 0x00000030

 
 
 
 
 
#define TX_LOOPBACK_CNTRL_ADDR 0x02001120
#define TX_LOOPBACK_CNTRL_SIZE 32

 
 
 
 
 
 
#define TX_LOOPBACK_CNTRL_ENA_NT_OFFSET 0x00000000
#define TX_LOOPBACK_CNTRL_ENA_NT_BITWIDTH 0x00000001
#define TX_LOOPBACK_CNTRL_ENA_NT_MASK 0x00000001
#define TX_LOOPBACK_CNTRL_ENA_NT_ACCESS AW_CSR_READ_WRITE
#define TX_LOOPBACK_CNTRL_ENA_NT_RESET_VALUE 0x00000000

 
 
 
#define TX_LOOPBACK_CNTRL_POSTDIV_LOOPBACK_ENA_A_OFFSET 0x00000001
#define TX_LOOPBACK_CNTRL_POSTDIV_LOOPBACK_ENA_A_BITWIDTH 0x00000001
#define TX_LOOPBACK_CNTRL_POSTDIV_LOOPBACK_ENA_A_MASK 0x00000002
#define TX_LOOPBACK_CNTRL_POSTDIV_LOOPBACK_ENA_A_ACCESS AW_CSR_READ_WRITE
#define TX_LOOPBACK_CNTRL_POSTDIV_LOOPBACK_ENA_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define TX_LOOPBACK_CNTRL_RDREG_ADDR 0x02001124
#define TX_LOOPBACK_CNTRL_RDREG_SIZE 32

 
 
 
#define TX_LOOPBACK_CNTRL_RDREG_STAT_A_OFFSET 0x00000000
#define TX_LOOPBACK_CNTRL_RDREG_STAT_A_BITWIDTH 0x00000001
#define TX_LOOPBACK_CNTRL_RDREG_STAT_A_MASK 0x00000001
#define TX_LOOPBACK_CNTRL_RDREG_STAT_A_ACCESS AW_CSR_READ_ONLY
#define TX_LOOPBACK_CNTRL_RDREG_STAT_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define TX_P2S_ADDR 0x02001128
#define TX_P2S_SIZE 32

 
 
 
 
 
 
 
 
 
 
 
#define TX_P2S_DIV_NT_OFFSET 0x00000000
#define TX_P2S_DIV_NT_BITWIDTH 0x00000003
#define TX_P2S_DIV_NT_MASK 0x00000007
#define TX_P2S_DIV_NT_ACCESS AW_CSR_READ_WRITE
#define TX_P2S_DIV_NT_RESET_VALUE 0x00000004

 
 
 
 
 
#define TX_PHASE_ADAPT_RDREG_ADDR 0x0200112C
#define TX_PHASE_ADAPT_RDREG_SIZE 32

 
 
 
#define TX_PHASE_ADAPT_RDREG_D90_DCD_A_OFFSET 0x00000000
#define TX_PHASE_ADAPT_RDREG_D90_DCD_A_BITWIDTH 0x00000007
#define TX_PHASE_ADAPT_RDREG_D90_DCD_A_MASK 0x0000007F
#define TX_PHASE_ADAPT_RDREG_D90_DCD_A_ACCESS AW_CSR_READ_ONLY
#define TX_PHASE_ADAPT_RDREG_D90_DCD_A_RESET_VALUE 0x00000000

 
 
 
#define TX_PHASE_ADAPT_RDREG_D0_DCD_A_OFFSET 0x00000007
#define TX_PHASE_ADAPT_RDREG_D0_DCD_A_BITWIDTH 0x00000007
#define TX_PHASE_ADAPT_RDREG_D0_DCD_A_MASK 0x00003F80
#define TX_PHASE_ADAPT_RDREG_D0_DCD_A_ACCESS AW_CSR_READ_ONLY
#define TX_PHASE_ADAPT_RDREG_D0_DCD_A_RESET_VALUE 0x00000000

 
 
 
#define TX_PHASE_ADAPT_RDREG_IQ_A_OFFSET 0x0000000E
#define TX_PHASE_ADAPT_RDREG_IQ_A_BITWIDTH 0x00000007
#define TX_PHASE_ADAPT_RDREG_IQ_A_MASK 0x001FC000
#define TX_PHASE_ADAPT_RDREG_IQ_A_ACCESS AW_CSR_READ_ONLY
#define TX_PHASE_ADAPT_RDREG_IQ_A_RESET_VALUE 0x00000000

 
 
 
#define TX_PHASE_ADAPT_RDREG_ACK_OFFSET 0x00000015
#define TX_PHASE_ADAPT_RDREG_ACK_BITWIDTH 0x00000001
#define TX_PHASE_ADAPT_RDREG_ACK_MASK 0x00200000
#define TX_PHASE_ADAPT_RDREG_ACK_ACCESS AW_CSR_READ_ONLY
#define TX_PHASE_ADAPT_RDREG_ACK_RESET_VALUE 0x00000000

 
 
 
#define TX_PHASE_ADAPT_RDREG_DCDIQ_ERROR_NT_OFFSET 0x00000016
#define TX_PHASE_ADAPT_RDREG_DCDIQ_ERROR_NT_BITWIDTH 0x00000001
#define TX_PHASE_ADAPT_RDREG_DCDIQ_ERROR_NT_MASK 0x00400000
#define TX_PHASE_ADAPT_RDREG_DCDIQ_ERROR_NT_ACCESS AW_CSR_READ_ONLY
#define TX_PHASE_ADAPT_RDREG_DCDIQ_ERROR_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define TX_PHASE_ADAPT_REG1_ADDR 0x02001130
#define TX_PHASE_ADAPT_REG1_SIZE 32

 
 
 
#define TX_PHASE_ADAPT_REG1_D90_DCD_NT_OFFSET 0x00000000
#define TX_PHASE_ADAPT_REG1_D90_DCD_NT_BITWIDTH 0x00000007
#define TX_PHASE_ADAPT_REG1_D90_DCD_NT_MASK 0x0000007F
#define TX_PHASE_ADAPT_REG1_D90_DCD_NT_ACCESS AW_CSR_READ_WRITE
#define TX_PHASE_ADAPT_REG1_D90_DCD_NT_RESET_VALUE 0x0000003F

 
 
 
#define TX_PHASE_ADAPT_REG1_D0_DCD_NT_OFFSET 0x00000008
#define TX_PHASE_ADAPT_REG1_D0_DCD_NT_BITWIDTH 0x00000007
#define TX_PHASE_ADAPT_REG1_D0_DCD_NT_MASK 0x00007F00
#define TX_PHASE_ADAPT_REG1_D0_DCD_NT_ACCESS AW_CSR_READ_WRITE
#define TX_PHASE_ADAPT_REG1_D0_DCD_NT_RESET_VALUE 0x0000003F

 
 
 
#define TX_PHASE_ADAPT_REG1_IQ_NT_OFFSET 0x00000010
#define TX_PHASE_ADAPT_REG1_IQ_NT_BITWIDTH 0x00000007
#define TX_PHASE_ADAPT_REG1_IQ_NT_MASK 0x007F0000
#define TX_PHASE_ADAPT_REG1_IQ_NT_ACCESS AW_CSR_READ_WRITE
#define TX_PHASE_ADAPT_REG1_IQ_NT_RESET_VALUE 0x0000003F

 
 
 
#define TX_PHASE_ADAPT_REG1_DCDIQ_SAMPLE_A_OFFSET 0x00000018
#define TX_PHASE_ADAPT_REG1_DCDIQ_SAMPLE_A_BITWIDTH 0x00000001
#define TX_PHASE_ADAPT_REG1_DCDIQ_SAMPLE_A_MASK 0x01000000
#define TX_PHASE_ADAPT_REG1_DCDIQ_SAMPLE_A_ACCESS AW_CSR_READ_WRITE
#define TX_PHASE_ADAPT_REG1_DCDIQ_SAMPLE_A_RESET_VALUE 0x00000000

 
 
 
 
 
 
 
#define TX_PHASE_ADAPT_REG1_DCDIQ_SELECT_NT_OFFSET 0x00000019
#define TX_PHASE_ADAPT_REG1_DCDIQ_SELECT_NT_BITWIDTH 0x00000002
#define TX_PHASE_ADAPT_REG1_DCDIQ_SELECT_NT_MASK 0x06000000
#define TX_PHASE_ADAPT_REG1_DCDIQ_SELECT_NT_ACCESS AW_CSR_READ_WRITE
#define TX_PHASE_ADAPT_REG1_DCDIQ_SELECT_NT_RESET_VALUE 0x00000000

 
 
 
#define TX_PHASE_ADAPT_REG1_DCDIQ_READY_A_OFFSET 0x0000001B
#define TX_PHASE_ADAPT_REG1_DCDIQ_READY_A_BITWIDTH 0x00000001
#define TX_PHASE_ADAPT_REG1_DCDIQ_READY_A_MASK 0x08000000
#define TX_PHASE_ADAPT_REG1_DCDIQ_READY_A_ACCESS AW_CSR_READ_WRITE
#define TX_PHASE_ADAPT_REG1_DCDIQ_READY_A_RESET_VALUE 0x00000001

 
 
 
#define TX_PHASE_ADAPT_REG1_BYPASS_ENA_A_OFFSET 0x0000001F
#define TX_PHASE_ADAPT_REG1_BYPASS_ENA_A_BITWIDTH 0x00000001
#define TX_PHASE_ADAPT_REG1_BYPASS_ENA_A_MASK 0x80000000
#define TX_PHASE_ADAPT_REG1_BYPASS_ENA_A_ACCESS AW_CSR_READ_WRITE
#define TX_PHASE_ADAPT_REG1_BYPASS_ENA_A_RESET_VALUE 0x00000001

 
 
 
 
 
#define TX_PHASE_ADAPT_REG2_ADDR 0x02001134
#define TX_PHASE_ADAPT_REG2_SIZE 32

 
 
 
#define TX_PHASE_ADAPT_REG2_REQ_A_OFFSET 0x00000000
#define TX_PHASE_ADAPT_REG2_REQ_A_BITWIDTH 0x00000001
#define TX_PHASE_ADAPT_REG2_REQ_A_MASK 0x00000001
#define TX_PHASE_ADAPT_REG2_REQ_A_ACCESS AW_CSR_READ_WRITE
#define TX_PHASE_ADAPT_REG2_REQ_A_RESET_VALUE 0x00000000

 
 
 
#define TX_PHASE_ADAPT_REG2_LOAD_ONLY_NT_OFFSET 0x00000001
#define TX_PHASE_ADAPT_REG2_LOAD_ONLY_NT_BITWIDTH 0x00000001
#define TX_PHASE_ADAPT_REG2_LOAD_ONLY_NT_MASK 0x00000002
#define TX_PHASE_ADAPT_REG2_LOAD_ONLY_NT_ACCESS AW_CSR_READ_WRITE
#define TX_PHASE_ADAPT_REG2_LOAD_ONLY_NT_RESET_VALUE 0x00000000

 
 
 
#define TX_PHASE_ADAPT_REG2_DERIV_TARGET_NT_OFFSET 0x00000002
#define TX_PHASE_ADAPT_REG2_DERIV_TARGET_NT_BITWIDTH 0x00000005
#define TX_PHASE_ADAPT_REG2_DERIV_TARGET_NT_MASK 0x0000007C
#define TX_PHASE_ADAPT_REG2_DERIV_TARGET_NT_ACCESS AW_CSR_READ_WRITE
#define TX_PHASE_ADAPT_REG2_DERIV_TARGET_NT_RESET_VALUE 0x00000000

 
 
 
#define TX_PHASE_ADAPT_REG2_DERIV_GAIN_NT_OFFSET 0x00000007
#define TX_PHASE_ADAPT_REG2_DERIV_GAIN_NT_BITWIDTH 0x00000004
#define TX_PHASE_ADAPT_REG2_DERIV_GAIN_NT_MASK 0x00000780
#define TX_PHASE_ADAPT_REG2_DERIV_GAIN_NT_ACCESS AW_CSR_READ_WRITE
#define TX_PHASE_ADAPT_REG2_DERIV_GAIN_NT_RESET_VALUE 0x00000000

 
 
 
#define TX_PHASE_ADAPT_REG2_POLARITY_NT_OFFSET 0x0000000B
#define TX_PHASE_ADAPT_REG2_POLARITY_NT_BITWIDTH 0x00000003
#define TX_PHASE_ADAPT_REG2_POLARITY_NT_MASK 0x00003800
#define TX_PHASE_ADAPT_REG2_POLARITY_NT_ACCESS AW_CSR_READ_WRITE
#define TX_PHASE_ADAPT_REG2_POLARITY_NT_RESET_VALUE 0x00000007

 
 
 
#define TX_PHASE_ADAPT_REG2_NOCHANGE_DECAY_ENA_NT_OFFSET 0x0000000E
#define TX_PHASE_ADAPT_REG2_NOCHANGE_DECAY_ENA_NT_BITWIDTH 0x00000001
#define TX_PHASE_ADAPT_REG2_NOCHANGE_DECAY_ENA_NT_MASK 0x00004000
#define TX_PHASE_ADAPT_REG2_NOCHANGE_DECAY_ENA_NT_ACCESS AW_CSR_READ_WRITE
#define TX_PHASE_ADAPT_REG2_NOCHANGE_DECAY_ENA_NT_RESET_VALUE 0x00000000

 
 
 
#define TX_PHASE_ADAPT_REG2_OUT_SIGN_MAG_NT_OFFSET 0x0000000F
#define TX_PHASE_ADAPT_REG2_OUT_SIGN_MAG_NT_BITWIDTH 0x00000001
#define TX_PHASE_ADAPT_REG2_OUT_SIGN_MAG_NT_MASK 0x00008000
#define TX_PHASE_ADAPT_REG2_OUT_SIGN_MAG_NT_ACCESS AW_CSR_READ_WRITE
#define TX_PHASE_ADAPT_REG2_OUT_SIGN_MAG_NT_RESET_VALUE 0x00000000

 
 
 
#define TX_PHASE_ADAPT_REG2_OUT_SIGNED_NT_OFFSET 0x00000010
#define TX_PHASE_ADAPT_REG2_OUT_SIGNED_NT_BITWIDTH 0x00000001
#define TX_PHASE_ADAPT_REG2_OUT_SIGNED_NT_MASK 0x00010000
#define TX_PHASE_ADAPT_REG2_OUT_SIGNED_NT_ACCESS AW_CSR_READ_WRITE
#define TX_PHASE_ADAPT_REG2_OUT_SIGNED_NT_RESET_VALUE 0x00000000

 
 
 
#define TX_PHASE_ADAPT_REG2_TYPE_NT_OFFSET 0x00000011
#define TX_PHASE_ADAPT_REG2_TYPE_NT_BITWIDTH 0x00000002
#define TX_PHASE_ADAPT_REG2_TYPE_NT_MASK 0x00060000
#define TX_PHASE_ADAPT_REG2_TYPE_NT_ACCESS AW_CSR_READ_WRITE
#define TX_PHASE_ADAPT_REG2_TYPE_NT_RESET_VALUE 0x00000000

 
 
 
#define TX_PHASE_ADAPT_REG2_DERIV_NUM_CROSS_TARGET_NT_OFFSET 0x00000013
#define TX_PHASE_ADAPT_REG2_DERIV_NUM_CROSS_TARGET_NT_BITWIDTH 0x00000005
#define TX_PHASE_ADAPT_REG2_DERIV_NUM_CROSS_TARGET_NT_MASK 0x00F80000
#define TX_PHASE_ADAPT_REG2_DERIV_NUM_CROSS_TARGET_NT_ACCESS AW_CSR_READ_WRITE
#define TX_PHASE_ADAPT_REG2_DERIV_NUM_CROSS_TARGET_NT_RESET_VALUE 0x00000000

 
 
 
#define TX_PHASE_ADAPT_REG2_SAMPLE_DELAY_NT_OFFSET 0x00000018
#define TX_PHASE_ADAPT_REG2_SAMPLE_DELAY_NT_BITWIDTH 0x00000006
#define TX_PHASE_ADAPT_REG2_SAMPLE_DELAY_NT_MASK 0x3F000000
#define TX_PHASE_ADAPT_REG2_SAMPLE_DELAY_NT_ACCESS AW_CSR_READ_WRITE
#define TX_PHASE_ADAPT_REG2_SAMPLE_DELAY_NT_RESET_VALUE 0x0000001F

 
 
 
 
 
#define TX_PHASE_ADAPT_REG3_ADDR 0x02001138
#define TX_PHASE_ADAPT_REG3_SIZE 32

 
 
 
#define TX_PHASE_ADAPT_REG3_START_VALUE_NT_OFFSET 0x00000000
#define TX_PHASE_ADAPT_REG3_START_VALUE_NT_BITWIDTH 0x00000007
#define TX_PHASE_ADAPT_REG3_START_VALUE_NT_MASK 0x0000007F
#define TX_PHASE_ADAPT_REG3_START_VALUE_NT_ACCESS AW_CSR_READ_WRITE
#define TX_PHASE_ADAPT_REG3_START_VALUE_NT_RESET_VALUE 0x0000003F

 
 
 
#define TX_PHASE_ADAPT_REG3_INIT_STEP_NT_OFFSET 0x00000007
#define TX_PHASE_ADAPT_REG3_INIT_STEP_NT_BITWIDTH 0x00000007
#define TX_PHASE_ADAPT_REG3_INIT_STEP_NT_MASK 0x00003F80
#define TX_PHASE_ADAPT_REG3_INIT_STEP_NT_ACCESS AW_CSR_READ_WRITE
#define TX_PHASE_ADAPT_REG3_INIT_STEP_NT_RESET_VALUE 0x00000006

 
 
 
#define TX_PHASE_ADAPT_REG3_MAX_NT_OFFSET 0x0000000E
#define TX_PHASE_ADAPT_REG3_MAX_NT_BITWIDTH 0x00000007
#define TX_PHASE_ADAPT_REG3_MAX_NT_MASK 0x001FC000
#define TX_PHASE_ADAPT_REG3_MAX_NT_ACCESS AW_CSR_READ_WRITE
#define TX_PHASE_ADAPT_REG3_MAX_NT_RESET_VALUE 0x0000007F

 
 
 
#define TX_PHASE_ADAPT_REG3_MIN_NT_OFFSET 0x00000015
#define TX_PHASE_ADAPT_REG3_MIN_NT_BITWIDTH 0x00000007
#define TX_PHASE_ADAPT_REG3_MIN_NT_MASK 0x0FE00000
#define TX_PHASE_ADAPT_REG3_MIN_NT_ACCESS AW_CSR_READ_WRITE
#define TX_PHASE_ADAPT_REG3_MIN_NT_RESET_VALUE 0x00000000

 
 
 
#define TX_PHASE_ADAPT_REG3_STOP_HI_NT_OFFSET 0x0000001C
#define TX_PHASE_ADAPT_REG3_STOP_HI_NT_BITWIDTH 0x00000002
#define TX_PHASE_ADAPT_REG3_STOP_HI_NT_MASK 0x30000000
#define TX_PHASE_ADAPT_REG3_STOP_HI_NT_ACCESS AW_CSR_READ_WRITE
#define TX_PHASE_ADAPT_REG3_STOP_HI_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define TX_PHASE_ADAPT_REG4_ADDR 0x0200113C
#define TX_PHASE_ADAPT_REG4_SIZE 32

 
 
 
#define TX_PHASE_ADAPT_REG4_MAX_ITER_NT_OFFSET 0x00000000
#define TX_PHASE_ADAPT_REG4_MAX_ITER_NT_BITWIDTH 0x00000010
#define TX_PHASE_ADAPT_REG4_MAX_ITER_NT_MASK 0x0000FFFF
#define TX_PHASE_ADAPT_REG4_MAX_ITER_NT_ACCESS AW_CSR_READ_WRITE
#define TX_PHASE_ADAPT_REG4_MAX_ITER_NT_RESET_VALUE 0x00000064

 
 
 
#define TX_PHASE_ADAPT_REG4_UPDATE_DELAY_NT_OFFSET 0x00000010
#define TX_PHASE_ADAPT_REG4_UPDATE_DELAY_NT_BITWIDTH 0x00000010
#define TX_PHASE_ADAPT_REG4_UPDATE_DELAY_NT_MASK 0xFFFF0000
#define TX_PHASE_ADAPT_REG4_UPDATE_DELAY_NT_ACCESS AW_CSR_READ_WRITE
#define TX_PHASE_ADAPT_REG4_UPDATE_DELAY_NT_RESET_VALUE 0x000000AF

 
 
 
 
 
#define TX_PHASE_ADAPT_REG5_ADDR 0x02001140
#define TX_PHASE_ADAPT_REG5_SIZE 32

 
 
 
#define TX_PHASE_ADAPT_REG5_LMS_MU1_NT_OFFSET 0x00000000
#define TX_PHASE_ADAPT_REG5_LMS_MU1_NT_BITWIDTH 0x00000005
#define TX_PHASE_ADAPT_REG5_LMS_MU1_NT_MASK 0x0000001F
#define TX_PHASE_ADAPT_REG5_LMS_MU1_NT_ACCESS AW_CSR_READ_WRITE
#define TX_PHASE_ADAPT_REG5_LMS_MU1_NT_RESET_VALUE 0x00000000

 
 
 
#define TX_PHASE_ADAPT_REG5_LMS_MU1_DIR_NT_OFFSET 0x00000005
#define TX_PHASE_ADAPT_REG5_LMS_MU1_DIR_NT_BITWIDTH 0x00000001
#define TX_PHASE_ADAPT_REG5_LMS_MU1_DIR_NT_MASK 0x00000020
#define TX_PHASE_ADAPT_REG5_LMS_MU1_DIR_NT_ACCESS AW_CSR_READ_WRITE
#define TX_PHASE_ADAPT_REG5_LMS_MU1_DIR_NT_RESET_VALUE 0x00000000

 
 
 
#define TX_PHASE_ADAPT_REG5_LMS_MU2_NT_OFFSET 0x00000008
#define TX_PHASE_ADAPT_REG5_LMS_MU2_NT_BITWIDTH 0x00000005
#define TX_PHASE_ADAPT_REG5_LMS_MU2_NT_MASK 0x00001F00
#define TX_PHASE_ADAPT_REG5_LMS_MU2_NT_ACCESS AW_CSR_READ_WRITE
#define TX_PHASE_ADAPT_REG5_LMS_MU2_NT_RESET_VALUE 0x00000000

 
 
 
#define TX_PHASE_ADAPT_REG5_LMS_MU2_DIR_NT_OFFSET 0x0000000D
#define TX_PHASE_ADAPT_REG5_LMS_MU2_DIR_NT_BITWIDTH 0x00000001
#define TX_PHASE_ADAPT_REG5_LMS_MU2_DIR_NT_MASK 0x00002000
#define TX_PHASE_ADAPT_REG5_LMS_MU2_DIR_NT_ACCESS AW_CSR_READ_WRITE
#define TX_PHASE_ADAPT_REG5_LMS_MU2_DIR_NT_RESET_VALUE 0x00000000

 
 
 
#define TX_PHASE_ADAPT_REG5_BOUNCE_TARGET_NT_OFFSET 0x00000010
#define TX_PHASE_ADAPT_REG5_BOUNCE_TARGET_NT_BITWIDTH 0x00000005
#define TX_PHASE_ADAPT_REG5_BOUNCE_TARGET_NT_MASK 0x001F0000
#define TX_PHASE_ADAPT_REG5_BOUNCE_TARGET_NT_ACCESS AW_CSR_READ_WRITE
#define TX_PHASE_ADAPT_REG5_BOUNCE_TARGET_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define TX_PHASE_ADAPT_REG6_ADDR 0x02001144
#define TX_PHASE_ADAPT_REG6_SIZE 32

 
 
 
#define TX_PHASE_ADAPT_REG6_SETUP_DELAY_NT_OFFSET 0x00000000
#define TX_PHASE_ADAPT_REG6_SETUP_DELAY_NT_BITWIDTH 0x00000010
#define TX_PHASE_ADAPT_REG6_SETUP_DELAY_NT_MASK 0x0000FFFF
#define TX_PHASE_ADAPT_REG6_SETUP_DELAY_NT_ACCESS AW_CSR_READ_WRITE
#define TX_PHASE_ADAPT_REG6_SETUP_DELAY_NT_RESET_VALUE 0x00000005

 
 
 
#define TX_PHASE_ADAPT_REG6_HOLD_DELAY_NT_OFFSET 0x00000010
#define TX_PHASE_ADAPT_REG6_HOLD_DELAY_NT_BITWIDTH 0x00000010
#define TX_PHASE_ADAPT_REG6_HOLD_DELAY_NT_MASK 0xFFFF0000
#define TX_PHASE_ADAPT_REG6_HOLD_DELAY_NT_ACCESS AW_CSR_READ_WRITE
#define TX_PHASE_ADAPT_REG6_HOLD_DELAY_NT_RESET_VALUE 0x00000005

 
 
 
 
 
#define TX_PHASE_FIFO_ADDR 0x02001148
#define TX_PHASE_FIFO_SIZE 32

 
 
 
#define TX_PHASE_FIFO_BYPASS_ENA_A_OFFSET 0x00000000
#define TX_PHASE_FIFO_BYPASS_ENA_A_BITWIDTH 0x00000001
#define TX_PHASE_FIFO_BYPASS_ENA_A_MASK 0x00000001
#define TX_PHASE_FIFO_BYPASS_ENA_A_ACCESS AW_CSR_READ_WRITE
#define TX_PHASE_FIFO_BYPASS_ENA_A_RESET_VALUE 0x00000000

 
 
 
 
 
 
 
 
#define TX_PHASE_FIFO_ELECIDLE_NT_OFFSET 0x00000001
#define TX_PHASE_FIFO_ELECIDLE_NT_BITWIDTH 0x00000004
#define TX_PHASE_FIFO_ELECIDLE_NT_MASK 0x0000001E
#define TX_PHASE_FIFO_ELECIDLE_NT_ACCESS AW_CSR_READ_WRITE
#define TX_PHASE_FIFO_ELECIDLE_NT_RESET_VALUE 0x00000000

 
 
 
#define TX_PHASE_FIFO_P2S_SYNC_OVR_ENA_A_OFFSET 0x00000005
#define TX_PHASE_FIFO_P2S_SYNC_OVR_ENA_A_BITWIDTH 0x00000001
#define TX_PHASE_FIFO_P2S_SYNC_OVR_ENA_A_MASK 0x00000020
#define TX_PHASE_FIFO_P2S_SYNC_OVR_ENA_A_ACCESS AW_CSR_READ_WRITE
#define TX_PHASE_FIFO_P2S_SYNC_OVR_ENA_A_RESET_VALUE 0x00000000

 
 
 
#define TX_PHASE_FIFO_P2S_SYNC_OVR_NT_OFFSET 0x00000006
#define TX_PHASE_FIFO_P2S_SYNC_OVR_NT_BITWIDTH 0x00000001
#define TX_PHASE_FIFO_P2S_SYNC_OVR_NT_MASK 0x00000040
#define TX_PHASE_FIFO_P2S_SYNC_OVR_NT_ACCESS AW_CSR_READ_WRITE
#define TX_PHASE_FIFO_P2S_SYNC_OVR_NT_RESET_VALUE 0x00000000

 
 
 
#define TX_PHASE_FIFO_START_DELAY_NT_OFFSET 0x00000007
#define TX_PHASE_FIFO_START_DELAY_NT_BITWIDTH 0x00000002
#define TX_PHASE_FIFO_START_DELAY_NT_MASK 0x00000180
#define TX_PHASE_FIFO_START_DELAY_NT_ACCESS AW_CSR_READ_WRITE
#define TX_PHASE_FIFO_START_DELAY_NT_RESET_VALUE 0x00000000

 
 
 
#define TX_PHASE_FIFO_BITSTUFF2X_NT_OFFSET 0x00000009
#define TX_PHASE_FIFO_BITSTUFF2X_NT_BITWIDTH 0x00000001
#define TX_PHASE_FIFO_BITSTUFF2X_NT_MASK 0x00000200
#define TX_PHASE_FIFO_BITSTUFF2X_NT_ACCESS AW_CSR_READ_WRITE
#define TX_PHASE_FIFO_BITSTUFF2X_NT_RESET_VALUE 0x00000000

 
 
 
#define TX_PHASE_FIFO_P2S_32T64_NT_OFFSET 0x0000000A
#define TX_PHASE_FIFO_P2S_32T64_NT_BITWIDTH 0x00000001
#define TX_PHASE_FIFO_P2S_32T64_NT_MASK 0x00000400
#define TX_PHASE_FIFO_P2S_32T64_NT_ACCESS AW_CSR_READ_WRITE
#define TX_PHASE_FIFO_P2S_32T64_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define TX_PPM_LOCK_DETECT_RDREG_ADDR 0x0200114C
#define TX_PPM_LOCK_DETECT_RDREG_SIZE 32

 
 
 
#define TX_PPM_LOCK_DETECT_RDREG_MEAS_RESULT_OFFSET 0x00000000
#define TX_PPM_LOCK_DETECT_RDREG_MEAS_RESULT_BITWIDTH 0x00000010
#define TX_PPM_LOCK_DETECT_RDREG_MEAS_RESULT_MASK 0x0000FFFF
#define TX_PPM_LOCK_DETECT_RDREG_MEAS_RESULT_ACCESS AW_CSR_READ_ONLY
#define TX_PPM_LOCK_DETECT_RDREG_MEAS_RESULT_RESET_VALUE 0x00000000

 
 
 
#define TX_PPM_LOCK_DETECT_RDREG_LOCK_A_OFFSET 0x00000010
#define TX_PPM_LOCK_DETECT_RDREG_LOCK_A_BITWIDTH 0x00000001
#define TX_PPM_LOCK_DETECT_RDREG_LOCK_A_MASK 0x00010000
#define TX_PPM_LOCK_DETECT_RDREG_LOCK_A_ACCESS AW_CSR_READ_ONLY
#define TX_PPM_LOCK_DETECT_RDREG_LOCK_A_RESET_VALUE 0x00000000

 
 
 
#define TX_PPM_LOCK_DETECT_RDREG_MEAS_ACK_A_OFFSET 0x00000011
#define TX_PPM_LOCK_DETECT_RDREG_MEAS_ACK_A_BITWIDTH 0x00000001
#define TX_PPM_LOCK_DETECT_RDREG_MEAS_ACK_A_MASK 0x00020000
#define TX_PPM_LOCK_DETECT_RDREG_MEAS_ACK_A_ACCESS AW_CSR_READ_ONLY
#define TX_PPM_LOCK_DETECT_RDREG_MEAS_ACK_A_RESET_VALUE 0x00000000

 
 
 
#define TX_PPM_LOCK_DETECT_RDREG_LOCKLOSS_STICKY_A_OFFSET 0x00000012
#define TX_PPM_LOCK_DETECT_RDREG_LOCKLOSS_STICKY_A_BITWIDTH 0x00000001
#define TX_PPM_LOCK_DETECT_RDREG_LOCKLOSS_STICKY_A_MASK 0x00040000
#define TX_PPM_LOCK_DETECT_RDREG_LOCKLOSS_STICKY_A_ACCESS AW_CSR_READ_ONLY
#define TX_PPM_LOCK_DETECT_RDREG_LOCKLOSS_STICKY_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define TX_PPM_LOCK_DETECT_REG1_ADDR 0x02001150
#define TX_PPM_LOCK_DETECT_REG1_SIZE 32

 
 
 
#define TX_PPM_LOCK_DETECT_REG1_EN_A_OFFSET 0x00000000
#define TX_PPM_LOCK_DETECT_REG1_EN_A_BITWIDTH 0x00000001
#define TX_PPM_LOCK_DETECT_REG1_EN_A_MASK 0x00000001
#define TX_PPM_LOCK_DETECT_REG1_EN_A_ACCESS AW_CSR_READ_WRITE
#define TX_PPM_LOCK_DETECT_REG1_EN_A_RESET_VALUE 0x00000000

 
 
 
#define TX_PPM_LOCK_DETECT_REG1_FREEZE_A_OFFSET 0x00000001
#define TX_PPM_LOCK_DETECT_REG1_FREEZE_A_BITWIDTH 0x00000001
#define TX_PPM_LOCK_DETECT_REG1_FREEZE_A_MASK 0x00000002
#define TX_PPM_LOCK_DETECT_REG1_FREEZE_A_ACCESS AW_CSR_READ_WRITE
#define TX_PPM_LOCK_DETECT_REG1_FREEZE_A_RESET_VALUE 0x00000000

 
 
 
#define TX_PPM_LOCK_DETECT_REG1_RECOVER_EN_NT_OFFSET 0x00000002
#define TX_PPM_LOCK_DETECT_REG1_RECOVER_EN_NT_BITWIDTH 0x00000001
#define TX_PPM_LOCK_DETECT_REG1_RECOVER_EN_NT_MASK 0x00000004
#define TX_PPM_LOCK_DETECT_REG1_RECOVER_EN_NT_ACCESS AW_CSR_READ_WRITE
#define TX_PPM_LOCK_DETECT_REG1_RECOVER_EN_NT_RESET_VALUE 0x00000000

 
 
 
#define TX_PPM_LOCK_DETECT_REG1_DLPF_RESET_EN_NT_OFFSET 0x00000003
#define TX_PPM_LOCK_DETECT_REG1_DLPF_RESET_EN_NT_BITWIDTH 0x00000001
#define TX_PPM_LOCK_DETECT_REG1_DLPF_RESET_EN_NT_MASK 0x00000008
#define TX_PPM_LOCK_DETECT_REG1_DLPF_RESET_EN_NT_ACCESS AW_CSR_READ_WRITE
#define TX_PPM_LOCK_DETECT_REG1_DLPF_RESET_EN_NT_RESET_VALUE 0x00000000

 
 
 
#define TX_PPM_LOCK_DETECT_REG1_TIMING_WINDOW_NT_OFFSET 0x00000004
#define TX_PPM_LOCK_DETECT_REG1_TIMING_WINDOW_NT_BITWIDTH 0x00000004
#define TX_PPM_LOCK_DETECT_REG1_TIMING_WINDOW_NT_MASK 0x000000F0
#define TX_PPM_LOCK_DETECT_REG1_TIMING_WINDOW_NT_ACCESS AW_CSR_READ_WRITE
#define TX_PPM_LOCK_DETECT_REG1_TIMING_WINDOW_NT_RESET_VALUE 0x00000000

 
 
 
#define TX_PPM_LOCK_DETECT_REG1_LOCKLOSS_CLR_A_OFFSET 0x00000008
#define TX_PPM_LOCK_DETECT_REG1_LOCKLOSS_CLR_A_BITWIDTH 0x00000001
#define TX_PPM_LOCK_DETECT_REG1_LOCKLOSS_CLR_A_MASK 0x00000100
#define TX_PPM_LOCK_DETECT_REG1_LOCKLOSS_CLR_A_ACCESS AW_CSR_READ_WRITE
#define TX_PPM_LOCK_DETECT_REG1_LOCKLOSS_CLR_A_RESET_VALUE 0x00000000

 
 
 
#define TX_PPM_LOCK_DETECT_REG1_MFSM_LOCKLOSS_EN_NT_OFFSET 0x00000009
#define TX_PPM_LOCK_DETECT_REG1_MFSM_LOCKLOSS_EN_NT_BITWIDTH 0x00000001
#define TX_PPM_LOCK_DETECT_REG1_MFSM_LOCKLOSS_EN_NT_MASK 0x00000200
#define TX_PPM_LOCK_DETECT_REG1_MFSM_LOCKLOSS_EN_NT_ACCESS AW_CSR_READ_WRITE
#define TX_PPM_LOCK_DETECT_REG1_MFSM_LOCKLOSS_EN_NT_RESET_VALUE 0x00000000

 
 
 
#define TX_PPM_LOCK_DETECT_REG1_RECOVER_WAIT_FOR_RELOCK_NT_OFFSET 0x0000000A
#define TX_PPM_LOCK_DETECT_REG1_RECOVER_WAIT_FOR_RELOCK_NT_BITWIDTH 0x00000001
#define TX_PPM_LOCK_DETECT_REG1_RECOVER_WAIT_FOR_RELOCK_NT_MASK 0x00000400
#define TX_PPM_LOCK_DETECT_REG1_RECOVER_WAIT_FOR_RELOCK_NT_ACCESS AW_CSR_READ_WRITE
#define TX_PPM_LOCK_DETECT_REG1_RECOVER_WAIT_FOR_RELOCK_NT_RESET_VALUE 0x00000000

 
 
 
#define TX_PPM_LOCK_DETECT_REG1_MEAS_REQ_A_OFFSET 0x0000000B
#define TX_PPM_LOCK_DETECT_REG1_MEAS_REQ_A_BITWIDTH 0x00000001
#define TX_PPM_LOCK_DETECT_REG1_MEAS_REQ_A_MASK 0x00000800
#define TX_PPM_LOCK_DETECT_REG1_MEAS_REQ_A_ACCESS AW_CSR_READ_WRITE
#define TX_PPM_LOCK_DETECT_REG1_MEAS_REQ_A_RESET_VALUE 0x00000000

 
 
 
#define TX_PPM_LOCK_DETECT_REG1_CLK_SEL_NT_OFFSET 0x0000000C
#define TX_PPM_LOCK_DETECT_REG1_CLK_SEL_NT_BITWIDTH 0x00000001
#define TX_PPM_LOCK_DETECT_REG1_CLK_SEL_NT_MASK 0x00001000
#define TX_PPM_LOCK_DETECT_REG1_CLK_SEL_NT_ACCESS AW_CSR_READ_WRITE
#define TX_PPM_LOCK_DETECT_REG1_CLK_SEL_NT_RESET_VALUE 0x00000000

 
 
 
#define TX_PPM_LOCK_DETECT_REG1_FREQ_LOCK_THRESHOLD_NT_OFFSET 0x00000010
#define TX_PPM_LOCK_DETECT_REG1_FREQ_LOCK_THRESHOLD_NT_BITWIDTH 0x00000010
#define TX_PPM_LOCK_DETECT_REG1_FREQ_LOCK_THRESHOLD_NT_MASK 0xFFFF0000
#define TX_PPM_LOCK_DETECT_REG1_FREQ_LOCK_THRESHOLD_NT_ACCESS AW_CSR_READ_WRITE
#define TX_PPM_LOCK_DETECT_REG1_FREQ_LOCK_THRESHOLD_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define TX_PPM_LOCK_DETECT_REG2_ADDR 0x02001154
#define TX_PPM_LOCK_DETECT_REG2_SIZE 32

 
 
 
#define TX_PPM_LOCK_DETECT_REG2_FREQ_TARGET_NT_OFFSET 0x00000000
#define TX_PPM_LOCK_DETECT_REG2_FREQ_TARGET_NT_BITWIDTH 0x00000010
#define TX_PPM_LOCK_DETECT_REG2_FREQ_TARGET_NT_MASK 0x0000FFFF
#define TX_PPM_LOCK_DETECT_REG2_FREQ_TARGET_NT_ACCESS AW_CSR_READ_WRITE
#define TX_PPM_LOCK_DETECT_REG2_FREQ_TARGET_NT_RESET_VALUE 0x00000000

 
 
 
#define TX_PPM_LOCK_DETECT_REG2_INIT_DELAY_NT_OFFSET 0x00000010
#define TX_PPM_LOCK_DETECT_REG2_INIT_DELAY_NT_BITWIDTH 0x00000010
#define TX_PPM_LOCK_DETECT_REG2_INIT_DELAY_NT_MASK 0xFFFF0000
#define TX_PPM_LOCK_DETECT_REG2_INIT_DELAY_NT_ACCESS AW_CSR_READ_WRITE
#define TX_PPM_LOCK_DETECT_REG2_INIT_DELAY_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define TX_PPM_LOCK_DETECT_REG3_ADDR 0x02001158
#define TX_PPM_LOCK_DETECT_REG3_SIZE 32

 
 
 
#define TX_PPM_LOCK_DETECT_REG3_LOCK_DELAY_NT_OFFSET 0x00000000
#define TX_PPM_LOCK_DETECT_REG3_LOCK_DELAY_NT_BITWIDTH 0x00000010
#define TX_PPM_LOCK_DETECT_REG3_LOCK_DELAY_NT_MASK 0x0000FFFF
#define TX_PPM_LOCK_DETECT_REG3_LOCK_DELAY_NT_ACCESS AW_CSR_READ_WRITE
#define TX_PPM_LOCK_DETECT_REG3_LOCK_DELAY_NT_RESET_VALUE 0x00000000

 
 
 
#define TX_PPM_LOCK_DETECT_REG3_DLPF_RESET_MFSM_DELAY_NT_OFFSET 0x00000010
#define TX_PPM_LOCK_DETECT_REG3_DLPF_RESET_MFSM_DELAY_NT_BITWIDTH 0x00000010
#define TX_PPM_LOCK_DETECT_REG3_DLPF_RESET_MFSM_DELAY_NT_MASK 0xFFFF0000
#define TX_PPM_LOCK_DETECT_REG3_DLPF_RESET_MFSM_DELAY_NT_ACCESS AW_CSR_READ_WRITE
#define TX_PPM_LOCK_DETECT_REG3_DLPF_RESET_MFSM_DELAY_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define TX_REFDCD_ADAPT_RDREG_ADDR 0x0200115C
#define TX_REFDCD_ADAPT_RDREG_SIZE 32

 
 
 
#define TX_REFDCD_ADAPT_RDREG_REFDCD_A_OFFSET 0x00000000
#define TX_REFDCD_ADAPT_RDREG_REFDCD_A_BITWIDTH 0x00000007
#define TX_REFDCD_ADAPT_RDREG_REFDCD_A_MASK 0x0000007F
#define TX_REFDCD_ADAPT_RDREG_REFDCD_A_ACCESS AW_CSR_READ_ONLY
#define TX_REFDCD_ADAPT_RDREG_REFDCD_A_RESET_VALUE 0x00000000

 
 
 
#define TX_REFDCD_ADAPT_RDREG_ACK_OFFSET 0x00000007
#define TX_REFDCD_ADAPT_RDREG_ACK_BITWIDTH 0x00000001
#define TX_REFDCD_ADAPT_RDREG_ACK_MASK 0x00000080
#define TX_REFDCD_ADAPT_RDREG_ACK_ACCESS AW_CSR_READ_ONLY
#define TX_REFDCD_ADAPT_RDREG_ACK_RESET_VALUE 0x00000000

 
 
 
#define TX_REFDCD_ADAPT_RDREG_REFDCD_ERROR_NT_OFFSET 0x00000008
#define TX_REFDCD_ADAPT_RDREG_REFDCD_ERROR_NT_BITWIDTH 0x00000001
#define TX_REFDCD_ADAPT_RDREG_REFDCD_ERROR_NT_MASK 0x00000100
#define TX_REFDCD_ADAPT_RDREG_REFDCD_ERROR_NT_ACCESS AW_CSR_READ_ONLY
#define TX_REFDCD_ADAPT_RDREG_REFDCD_ERROR_NT_RESET_VALUE 0x00000000

 
 
 
#define TX_REFDCD_ADAPT_RDREG_REFDCD_EQUAL_NT_OFFSET 0x00000009
#define TX_REFDCD_ADAPT_RDREG_REFDCD_EQUAL_NT_BITWIDTH 0x00000001
#define TX_REFDCD_ADAPT_RDREG_REFDCD_EQUAL_NT_MASK 0x00000200
#define TX_REFDCD_ADAPT_RDREG_REFDCD_EQUAL_NT_ACCESS AW_CSR_READ_ONLY
#define TX_REFDCD_ADAPT_RDREG_REFDCD_EQUAL_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define TX_REFDCD_ADAPT_REG1_ADDR 0x02001160
#define TX_REFDCD_ADAPT_REG1_SIZE 32

 
 
 
#define TX_REFDCD_ADAPT_REG1_REFDCD_NT_OFFSET 0x00000000
#define TX_REFDCD_ADAPT_REG1_REFDCD_NT_BITWIDTH 0x00000007
#define TX_REFDCD_ADAPT_REG1_REFDCD_NT_MASK 0x0000007F
#define TX_REFDCD_ADAPT_REG1_REFDCD_NT_ACCESS AW_CSR_READ_WRITE
#define TX_REFDCD_ADAPT_REG1_REFDCD_NT_RESET_VALUE 0x0000003F

 
 
 
#define TX_REFDCD_ADAPT_REG1_REFDCD_SAMPLE_A_OFFSET 0x00000018
#define TX_REFDCD_ADAPT_REG1_REFDCD_SAMPLE_A_BITWIDTH 0x00000001
#define TX_REFDCD_ADAPT_REG1_REFDCD_SAMPLE_A_MASK 0x01000000
#define TX_REFDCD_ADAPT_REG1_REFDCD_SAMPLE_A_ACCESS AW_CSR_READ_WRITE
#define TX_REFDCD_ADAPT_REG1_REFDCD_SAMPLE_A_RESET_VALUE 0x00000000

 
 
 
#define TX_REFDCD_ADAPT_REG1_REFDCD_READY_A_OFFSET 0x0000001B
#define TX_REFDCD_ADAPT_REG1_REFDCD_READY_A_BITWIDTH 0x00000001
#define TX_REFDCD_ADAPT_REG1_REFDCD_READY_A_MASK 0x08000000
#define TX_REFDCD_ADAPT_REG1_REFDCD_READY_A_ACCESS AW_CSR_READ_WRITE
#define TX_REFDCD_ADAPT_REG1_REFDCD_READY_A_RESET_VALUE 0x00000001

 
 
 
#define TX_REFDCD_ADAPT_REG1_BYPASS_ENA_A_OFFSET 0x0000001F
#define TX_REFDCD_ADAPT_REG1_BYPASS_ENA_A_BITWIDTH 0x00000001
#define TX_REFDCD_ADAPT_REG1_BYPASS_ENA_A_MASK 0x80000000
#define TX_REFDCD_ADAPT_REG1_BYPASS_ENA_A_ACCESS AW_CSR_READ_WRITE
#define TX_REFDCD_ADAPT_REG1_BYPASS_ENA_A_RESET_VALUE 0x00000001

 
 
 
 
 
#define TX_REFDCD_ADAPT_REG2_ADDR 0x02001164
#define TX_REFDCD_ADAPT_REG2_SIZE 32

 
 
 
#define TX_REFDCD_ADAPT_REG2_REQ_A_OFFSET 0x00000000
#define TX_REFDCD_ADAPT_REG2_REQ_A_BITWIDTH 0x00000001
#define TX_REFDCD_ADAPT_REG2_REQ_A_MASK 0x00000001
#define TX_REFDCD_ADAPT_REG2_REQ_A_ACCESS AW_CSR_READ_WRITE
#define TX_REFDCD_ADAPT_REG2_REQ_A_RESET_VALUE 0x00000000

 
 
 
#define TX_REFDCD_ADAPT_REG2_LOAD_ONLY_NT_OFFSET 0x00000001
#define TX_REFDCD_ADAPT_REG2_LOAD_ONLY_NT_BITWIDTH 0x00000001
#define TX_REFDCD_ADAPT_REG2_LOAD_ONLY_NT_MASK 0x00000002
#define TX_REFDCD_ADAPT_REG2_LOAD_ONLY_NT_ACCESS AW_CSR_READ_WRITE
#define TX_REFDCD_ADAPT_REG2_LOAD_ONLY_NT_RESET_VALUE 0x00000000

 
 
 
#define TX_REFDCD_ADAPT_REG2_POLARITY_NT_OFFSET 0x00000002
#define TX_REFDCD_ADAPT_REG2_POLARITY_NT_BITWIDTH 0x00000001
#define TX_REFDCD_ADAPT_REG2_POLARITY_NT_MASK 0x00000004
#define TX_REFDCD_ADAPT_REG2_POLARITY_NT_ACCESS AW_CSR_READ_WRITE
#define TX_REFDCD_ADAPT_REG2_POLARITY_NT_RESET_VALUE 0x00000001

 
 
 
#define TX_REFDCD_ADAPT_REG2_OUT_SIGN_MAG_NT_OFFSET 0x00000003
#define TX_REFDCD_ADAPT_REG2_OUT_SIGN_MAG_NT_BITWIDTH 0x00000001
#define TX_REFDCD_ADAPT_REG2_OUT_SIGN_MAG_NT_MASK 0x00000008
#define TX_REFDCD_ADAPT_REG2_OUT_SIGN_MAG_NT_ACCESS AW_CSR_READ_WRITE
#define TX_REFDCD_ADAPT_REG2_OUT_SIGN_MAG_NT_RESET_VALUE 0x00000000

 
 
 
#define TX_REFDCD_ADAPT_REG2_OUT_SIGNED_NT_OFFSET 0x00000004
#define TX_REFDCD_ADAPT_REG2_OUT_SIGNED_NT_BITWIDTH 0x00000001
#define TX_REFDCD_ADAPT_REG2_OUT_SIGNED_NT_MASK 0x00000010
#define TX_REFDCD_ADAPT_REG2_OUT_SIGNED_NT_ACCESS AW_CSR_READ_WRITE
#define TX_REFDCD_ADAPT_REG2_OUT_SIGNED_NT_RESET_VALUE 0x00000000

 
 
 
#define TX_REFDCD_ADAPT_REG2_TYPE_NT_OFFSET 0x00000005
#define TX_REFDCD_ADAPT_REG2_TYPE_NT_BITWIDTH 0x00000002
#define TX_REFDCD_ADAPT_REG2_TYPE_NT_MASK 0x00000060
#define TX_REFDCD_ADAPT_REG2_TYPE_NT_ACCESS AW_CSR_READ_WRITE
#define TX_REFDCD_ADAPT_REG2_TYPE_NT_RESET_VALUE 0x00000000

 
 
 
#define TX_REFDCD_ADAPT_REG2_SAMPLE_DELAY_NT_OFFSET 0x00000007
#define TX_REFDCD_ADAPT_REG2_SAMPLE_DELAY_NT_BITWIDTH 0x00000006
#define TX_REFDCD_ADAPT_REG2_SAMPLE_DELAY_NT_MASK 0x00001F80
#define TX_REFDCD_ADAPT_REG2_SAMPLE_DELAY_NT_ACCESS AW_CSR_READ_WRITE
#define TX_REFDCD_ADAPT_REG2_SAMPLE_DELAY_NT_RESET_VALUE 0x0000001F

 
 
 
 
 
#define TX_REFDCD_ADAPT_REG3_ADDR 0x02001168
#define TX_REFDCD_ADAPT_REG3_SIZE 32

 
 
 
#define TX_REFDCD_ADAPT_REG3_START_VALUE_NT_OFFSET 0x00000000
#define TX_REFDCD_ADAPT_REG3_START_VALUE_NT_BITWIDTH 0x00000007
#define TX_REFDCD_ADAPT_REG3_START_VALUE_NT_MASK 0x0000007F
#define TX_REFDCD_ADAPT_REG3_START_VALUE_NT_ACCESS AW_CSR_READ_WRITE
#define TX_REFDCD_ADAPT_REG3_START_VALUE_NT_RESET_VALUE 0x0000003F

 
 
 
#define TX_REFDCD_ADAPT_REG3_INIT_STEP_NT_OFFSET 0x00000007
#define TX_REFDCD_ADAPT_REG3_INIT_STEP_NT_BITWIDTH 0x00000007
#define TX_REFDCD_ADAPT_REG3_INIT_STEP_NT_MASK 0x00003F80
#define TX_REFDCD_ADAPT_REG3_INIT_STEP_NT_ACCESS AW_CSR_READ_WRITE
#define TX_REFDCD_ADAPT_REG3_INIT_STEP_NT_RESET_VALUE 0x00000006

 
 
 
#define TX_REFDCD_ADAPT_REG3_MAX_NT_OFFSET 0x0000000E
#define TX_REFDCD_ADAPT_REG3_MAX_NT_BITWIDTH 0x00000007
#define TX_REFDCD_ADAPT_REG3_MAX_NT_MASK 0x001FC000
#define TX_REFDCD_ADAPT_REG3_MAX_NT_ACCESS AW_CSR_READ_WRITE
#define TX_REFDCD_ADAPT_REG3_MAX_NT_RESET_VALUE 0x0000007F

 
 
 
#define TX_REFDCD_ADAPT_REG3_MIN_NT_OFFSET 0x00000015
#define TX_REFDCD_ADAPT_REG3_MIN_NT_BITWIDTH 0x00000007
#define TX_REFDCD_ADAPT_REG3_MIN_NT_MASK 0x0FE00000
#define TX_REFDCD_ADAPT_REG3_MIN_NT_ACCESS AW_CSR_READ_WRITE
#define TX_REFDCD_ADAPT_REG3_MIN_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define TX_REFDCD_ADAPT_REG4_ADDR 0x0200116C
#define TX_REFDCD_ADAPT_REG4_SIZE 32

 
 
 
#define TX_REFDCD_ADAPT_REG4_MAX_ITER_NT_OFFSET 0x00000000
#define TX_REFDCD_ADAPT_REG4_MAX_ITER_NT_BITWIDTH 0x00000010
#define TX_REFDCD_ADAPT_REG4_MAX_ITER_NT_MASK 0x0000FFFF
#define TX_REFDCD_ADAPT_REG4_MAX_ITER_NT_ACCESS AW_CSR_READ_WRITE
#define TX_REFDCD_ADAPT_REG4_MAX_ITER_NT_RESET_VALUE 0x00000064

 
 
 
#define TX_REFDCD_ADAPT_REG4_UPDATE_DELAY_NT_OFFSET 0x00000010
#define TX_REFDCD_ADAPT_REG4_UPDATE_DELAY_NT_BITWIDTH 0x00000010
#define TX_REFDCD_ADAPT_REG4_UPDATE_DELAY_NT_MASK 0xFFFF0000
#define TX_REFDCD_ADAPT_REG4_UPDATE_DELAY_NT_ACCESS AW_CSR_READ_WRITE
#define TX_REFDCD_ADAPT_REG4_UPDATE_DELAY_NT_RESET_VALUE 0x000000AF

 
 
 
 
 
#define TX_REFDCD_ADAPT_REG5_ADDR 0x02001170
#define TX_REFDCD_ADAPT_REG5_SIZE 32

 
 
 
#define TX_REFDCD_ADAPT_REG5_LMS_MU1_NT_OFFSET 0x00000000
#define TX_REFDCD_ADAPT_REG5_LMS_MU1_NT_BITWIDTH 0x00000005
#define TX_REFDCD_ADAPT_REG5_LMS_MU1_NT_MASK 0x0000001F
#define TX_REFDCD_ADAPT_REG5_LMS_MU1_NT_ACCESS AW_CSR_READ_WRITE
#define TX_REFDCD_ADAPT_REG5_LMS_MU1_NT_RESET_VALUE 0x00000000

 
 
 
#define TX_REFDCD_ADAPT_REG5_LMS_MU1_DIR_NT_OFFSET 0x00000005
#define TX_REFDCD_ADAPT_REG5_LMS_MU1_DIR_NT_BITWIDTH 0x00000001
#define TX_REFDCD_ADAPT_REG5_LMS_MU1_DIR_NT_MASK 0x00000020
#define TX_REFDCD_ADAPT_REG5_LMS_MU1_DIR_NT_ACCESS AW_CSR_READ_WRITE
#define TX_REFDCD_ADAPT_REG5_LMS_MU1_DIR_NT_RESET_VALUE 0x00000000

 
 
 
#define TX_REFDCD_ADAPT_REG5_LMS_MU2_NT_OFFSET 0x00000008
#define TX_REFDCD_ADAPT_REG5_LMS_MU2_NT_BITWIDTH 0x00000005
#define TX_REFDCD_ADAPT_REG5_LMS_MU2_NT_MASK 0x00001F00
#define TX_REFDCD_ADAPT_REG5_LMS_MU2_NT_ACCESS AW_CSR_READ_WRITE
#define TX_REFDCD_ADAPT_REG5_LMS_MU2_NT_RESET_VALUE 0x00000000

 
 
 
#define TX_REFDCD_ADAPT_REG5_LMS_MU2_DIR_NT_OFFSET 0x0000000D
#define TX_REFDCD_ADAPT_REG5_LMS_MU2_DIR_NT_BITWIDTH 0x00000001
#define TX_REFDCD_ADAPT_REG5_LMS_MU2_DIR_NT_MASK 0x00002000
#define TX_REFDCD_ADAPT_REG5_LMS_MU2_DIR_NT_ACCESS AW_CSR_READ_WRITE
#define TX_REFDCD_ADAPT_REG5_LMS_MU2_DIR_NT_RESET_VALUE 0x00000000

 
 
 
#define TX_REFDCD_ADAPT_REG5_BOUNCE_TARGET_NT_OFFSET 0x00000010
#define TX_REFDCD_ADAPT_REG5_BOUNCE_TARGET_NT_BITWIDTH 0x00000005
#define TX_REFDCD_ADAPT_REG5_BOUNCE_TARGET_NT_MASK 0x001F0000
#define TX_REFDCD_ADAPT_REG5_BOUNCE_TARGET_NT_ACCESS AW_CSR_READ_WRITE
#define TX_REFDCD_ADAPT_REG5_BOUNCE_TARGET_NT_RESET_VALUE 0x00000000

 
 
 
#define TX_REFDCD_ADAPT_REG5_INIT_STEP_EQUAL_EN_NT_OFFSET 0x00000018
#define TX_REFDCD_ADAPT_REG5_INIT_STEP_EQUAL_EN_NT_BITWIDTH 0x00000001
#define TX_REFDCD_ADAPT_REG5_INIT_STEP_EQUAL_EN_NT_MASK 0x01000000
#define TX_REFDCD_ADAPT_REG5_INIT_STEP_EQUAL_EN_NT_ACCESS AW_CSR_READ_WRITE
#define TX_REFDCD_ADAPT_REG5_INIT_STEP_EQUAL_EN_NT_RESET_VALUE 0x00000000

 
 
 
#define TX_REFDCD_ADAPT_REG5_STEP_EQUAL_EN_NT_OFFSET 0x00000019
#define TX_REFDCD_ADAPT_REG5_STEP_EQUAL_EN_NT_BITWIDTH 0x00000001
#define TX_REFDCD_ADAPT_REG5_STEP_EQUAL_EN_NT_MASK 0x02000000
#define TX_REFDCD_ADAPT_REG5_STEP_EQUAL_EN_NT_ACCESS AW_CSR_READ_WRITE
#define TX_REFDCD_ADAPT_REG5_STEP_EQUAL_EN_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define TX_REFDCD_ADAPT_REG6_ADDR 0x02001174
#define TX_REFDCD_ADAPT_REG6_SIZE 32

 
 
 
#define TX_REFDCD_ADAPT_REG6_SETUP_DELAY_NT_OFFSET 0x00000000
#define TX_REFDCD_ADAPT_REG6_SETUP_DELAY_NT_BITWIDTH 0x00000010
#define TX_REFDCD_ADAPT_REG6_SETUP_DELAY_NT_MASK 0x0000FFFF
#define TX_REFDCD_ADAPT_REG6_SETUP_DELAY_NT_ACCESS AW_CSR_READ_WRITE
#define TX_REFDCD_ADAPT_REG6_SETUP_DELAY_NT_RESET_VALUE 0x00000005

 
 
 
#define TX_REFDCD_ADAPT_REG6_HOLD_DELAY_NT_OFFSET 0x00000010
#define TX_REFDCD_ADAPT_REG6_HOLD_DELAY_NT_BITWIDTH 0x00000010
#define TX_REFDCD_ADAPT_REG6_HOLD_DELAY_NT_MASK 0xFFFF0000
#define TX_REFDCD_ADAPT_REG6_HOLD_DELAY_NT_ACCESS AW_CSR_READ_WRITE
#define TX_REFDCD_ADAPT_REG6_HOLD_DELAY_NT_RESET_VALUE 0x00000005

 
 
 
 
 
#define TX_SSCM_DLPF_RDREG1_ADDR 0x02001178
#define TX_SSCM_DLPF_RDREG1_SIZE 32

 
 
 
#define TX_SSCM_DLPF_RDREG1_DLPF_INTEGRAL_ACCUMULATOR_NT_OFFSET 0x00000000
#define TX_SSCM_DLPF_RDREG1_DLPF_INTEGRAL_ACCUMULATOR_NT_BITWIDTH 0x00000016
#define TX_SSCM_DLPF_RDREG1_DLPF_INTEGRAL_ACCUMULATOR_NT_MASK 0x003FFFFF
#define TX_SSCM_DLPF_RDREG1_DLPF_INTEGRAL_ACCUMULATOR_NT_ACCESS AW_CSR_READ_ONLY
#define TX_SSCM_DLPF_RDREG1_DLPF_INTEGRAL_ACCUMULATOR_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define TX_SSCM_DLPF_RDREG2_ADDR 0x0200117C
#define TX_SSCM_DLPF_RDREG2_SIZE 32

 
 
 
#define TX_SSCM_DLPF_RDREG2_CTL_AFE_DS_OSC_INT_NT_OFFSET 0x00000000
#define TX_SSCM_DLPF_RDREG2_CTL_AFE_DS_OSC_INT_NT_BITWIDTH 0x00000008
#define TX_SSCM_DLPF_RDREG2_CTL_AFE_DS_OSC_INT_NT_MASK 0x000000FF
#define TX_SSCM_DLPF_RDREG2_CTL_AFE_DS_OSC_INT_NT_ACCESS AW_CSR_READ_ONLY
#define TX_SSCM_DLPF_RDREG2_CTL_AFE_DS_OSC_INT_NT_RESET_VALUE 0x00000000

 
 
 
#define TX_SSCM_DLPF_RDREG2_CTL_AFE_DS_PROP_ADJ_NT_OFFSET 0x00000008
#define TX_SSCM_DLPF_RDREG2_CTL_AFE_DS_PROP_ADJ_NT_BITWIDTH 0x00000004
#define TX_SSCM_DLPF_RDREG2_CTL_AFE_DS_PROP_ADJ_NT_MASK 0x00000F00
#define TX_SSCM_DLPF_RDREG2_CTL_AFE_DS_PROP_ADJ_NT_ACCESS AW_CSR_READ_ONLY
#define TX_SSCM_DLPF_RDREG2_CTL_AFE_DS_PROP_ADJ_NT_RESET_VALUE 0x00000000

 
 
 
#define TX_SSCM_DLPF_RDREG2_PROP_ADJ_ACCUMULATOR_NT_OFFSET 0x0000000C
#define TX_SSCM_DLPF_RDREG2_PROP_ADJ_ACCUMULATOR_NT_BITWIDTH 0x00000004
#define TX_SSCM_DLPF_RDREG2_PROP_ADJ_ACCUMULATOR_NT_MASK 0x0000F000
#define TX_SSCM_DLPF_RDREG2_PROP_ADJ_ACCUMULATOR_NT_ACCESS AW_CSR_READ_ONLY
#define TX_SSCM_DLPF_RDREG2_PROP_ADJ_ACCUMULATOR_NT_RESET_VALUE 0x00000000

 
 
 
#define TX_SSCM_DLPF_RDREG2_IIR_LPF_NT_OFFSET 0x00000010
#define TX_SSCM_DLPF_RDREG2_IIR_LPF_NT_BITWIDTH 0x0000000C
#define TX_SSCM_DLPF_RDREG2_IIR_LPF_NT_MASK 0x0FFF0000
#define TX_SSCM_DLPF_RDREG2_IIR_LPF_NT_ACCESS AW_CSR_READ_ONLY
#define TX_SSCM_DLPF_RDREG2_IIR_LPF_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define TX_SSCM_DLPF_REG1_ADDR 0x02001180
#define TX_SSCM_DLPF_REG1_SIZE 32

 
 
 

#define TX_SSCM_DLPF_REG1_DLPF_INTEGRAL_ACCUMULATOR_FROZEN_A_OFFSET 0x00000000
#define TX_SSCM_DLPF_REG1_DLPF_INTEGRAL_ACCUMULATOR_FROZEN_A_BITWIDTH 0x00000001
#define TX_SSCM_DLPF_REG1_DLPF_INTEGRAL_ACCUMULATOR_FROZEN_A_MASK 0x00000001
#define TX_SSCM_DLPF_REG1_DLPF_INTEGRAL_ACCUMULATOR_FROZEN_A_ACCESS AW_CSR_READ_WRITE
#define TX_SSCM_DLPF_REG1_DLPF_INTEGRAL_ACCUMULATOR_FROZEN_A_RESET_VALUE 0x00000000

 
 
 
#define TX_SSCM_DLPF_REG1_DLPF_INTEGRAL_POLARITY_INVERT_NT_OFFSET 0x00000001
#define TX_SSCM_DLPF_REG1_DLPF_INTEGRAL_POLARITY_INVERT_NT_BITWIDTH 0x00000001
#define TX_SSCM_DLPF_REG1_DLPF_INTEGRAL_POLARITY_INVERT_NT_MASK 0x00000002
#define TX_SSCM_DLPF_REG1_DLPF_INTEGRAL_POLARITY_INVERT_NT_ACCESS AW_CSR_READ_WRITE
#define TX_SSCM_DLPF_REG1_DLPF_INTEGRAL_POLARITY_INVERT_NT_RESET_VALUE 0x00000000

 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
#define TX_SSCM_DLPF_REG1_DLPF_CHANGE_MAGNITUDE_NT_OFFSET 0x00000002
#define TX_SSCM_DLPF_REG1_DLPF_CHANGE_MAGNITUDE_NT_BITWIDTH 0x00000004
#define TX_SSCM_DLPF_REG1_DLPF_CHANGE_MAGNITUDE_NT_MASK 0x0000003C
#define TX_SSCM_DLPF_REG1_DLPF_CHANGE_MAGNITUDE_NT_ACCESS AW_CSR_READ_WRITE
#define TX_SSCM_DLPF_REG1_DLPF_CHANGE_MAGNITUDE_NT_RESET_VALUE 0x00000007

 
 
 
#define TX_SSCM_DLPF_REG1_DLPF_INTEGRAL_GAIN_LOAD_A_OFFSET 0x00000006
#define TX_SSCM_DLPF_REG1_DLPF_INTEGRAL_GAIN_LOAD_A_BITWIDTH 0x00000001
#define TX_SSCM_DLPF_REG1_DLPF_INTEGRAL_GAIN_LOAD_A_MASK 0x00000040
#define TX_SSCM_DLPF_REG1_DLPF_INTEGRAL_GAIN_LOAD_A_ACCESS AW_CSR_READ_WRITE
#define TX_SSCM_DLPF_REG1_DLPF_INTEGRAL_GAIN_LOAD_A_RESET_VALUE 0x00000000

 
 
 
#define TX_SSCM_DLPF_REG1_DLPF_ENABLE_A_OFFSET 0x00000007
#define TX_SSCM_DLPF_REG1_DLPF_ENABLE_A_BITWIDTH 0x00000001
#define TX_SSCM_DLPF_REG1_DLPF_ENABLE_A_MASK 0x00000080
#define TX_SSCM_DLPF_REG1_DLPF_ENABLE_A_ACCESS AW_CSR_READ_WRITE
#define TX_SSCM_DLPF_REG1_DLPF_ENABLE_A_RESET_VALUE 0x00000000

 
 
 
#define TX_SSCM_DLPF_REG1_DLPF_PROP_POLARITY_INVERT_NT_OFFSET 0x00000008
#define TX_SSCM_DLPF_REG1_DLPF_PROP_POLARITY_INVERT_NT_BITWIDTH 0x00000001
#define TX_SSCM_DLPF_REG1_DLPF_PROP_POLARITY_INVERT_NT_MASK 0x00000100
#define TX_SSCM_DLPF_REG1_DLPF_PROP_POLARITY_INVERT_NT_ACCESS AW_CSR_READ_WRITE
#define TX_SSCM_DLPF_REG1_DLPF_PROP_POLARITY_INVERT_NT_RESET_VALUE 0x00000000

 
 
 
#define TX_SSCM_DLPF_REG1_DLPF_OSC_INT_BYPASS_A_OFFSET 0x00000009
#define TX_SSCM_DLPF_REG1_DLPF_OSC_INT_BYPASS_A_BITWIDTH 0x00000001
#define TX_SSCM_DLPF_REG1_DLPF_OSC_INT_BYPASS_A_MASK 0x00000200
#define TX_SSCM_DLPF_REG1_DLPF_OSC_INT_BYPASS_A_ACCESS AW_CSR_READ_WRITE
#define TX_SSCM_DLPF_REG1_DLPF_OSC_INT_BYPASS_A_RESET_VALUE 0x00000000

 
 
 
#define TX_SSCM_DLPF_REG1_DLPF_OSC_INT_BYPASS_VALUE_NT_OFFSET 0x00000010
#define TX_SSCM_DLPF_REG1_DLPF_OSC_INT_BYPASS_VALUE_NT_BITWIDTH 0x00000008
#define TX_SSCM_DLPF_REG1_DLPF_OSC_INT_BYPASS_VALUE_NT_MASK 0x00FF0000
#define TX_SSCM_DLPF_REG1_DLPF_OSC_INT_BYPASS_VALUE_NT_ACCESS AW_CSR_READ_WRITE
#define TX_SSCM_DLPF_REG1_DLPF_OSC_INT_BYPASS_VALUE_NT_RESET_VALUE 0x00000000

 
 
 
#define TX_SSCM_DLPF_REG1_DLPF_DOUBLE_EDGE_MODE_NT_OFFSET 0x00000018
#define TX_SSCM_DLPF_REG1_DLPF_DOUBLE_EDGE_MODE_NT_BITWIDTH 0x00000001
#define TX_SSCM_DLPF_REG1_DLPF_DOUBLE_EDGE_MODE_NT_MASK 0x01000000
#define TX_SSCM_DLPF_REG1_DLPF_DOUBLE_EDGE_MODE_NT_ACCESS AW_CSR_READ_WRITE
#define TX_SSCM_DLPF_REG1_DLPF_DOUBLE_EDGE_MODE_NT_RESET_VALUE 0x00000000

 
 
 
#define TX_SSCM_DLPF_REG1_DLPF_FALLING_EDGE_MODE_NT_OFFSET 0x00000019
#define TX_SSCM_DLPF_REG1_DLPF_FALLING_EDGE_MODE_NT_BITWIDTH 0x00000001
#define TX_SSCM_DLPF_REG1_DLPF_FALLING_EDGE_MODE_NT_MASK 0x02000000
#define TX_SSCM_DLPF_REG1_DLPF_FALLING_EDGE_MODE_NT_ACCESS AW_CSR_READ_WRITE
#define TX_SSCM_DLPF_REG1_DLPF_FALLING_EDGE_MODE_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define TX_SSCM_DLPF_REG2_ADDR 0x02001184
#define TX_SSCM_DLPF_REG2_SIZE 32

 
 
 
#define TX_SSCM_DLPF_REG2_PROP_IIR_LPF_FEEDFORWARD_GAIN_NT_OFFSET 0x00000000
#define TX_SSCM_DLPF_REG2_PROP_IIR_LPF_FEEDFORWARD_GAIN_NT_BITWIDTH 0x00000004
#define TX_SSCM_DLPF_REG2_PROP_IIR_LPF_FEEDFORWARD_GAIN_NT_MASK 0x0000000F
#define TX_SSCM_DLPF_REG2_PROP_IIR_LPF_FEEDFORWARD_GAIN_NT_ACCESS AW_CSR_READ_WRITE
#define TX_SSCM_DLPF_REG2_PROP_IIR_LPF_FEEDFORWARD_GAIN_NT_RESET_VALUE 0x00000004

 
 
 
#define TX_SSCM_DLPF_REG2_PROP_ADJ_MINIMUM_NT_OFFSET 0x00000004
#define TX_SSCM_DLPF_REG2_PROP_ADJ_MINIMUM_NT_BITWIDTH 0x00000004
#define TX_SSCM_DLPF_REG2_PROP_ADJ_MINIMUM_NT_MASK 0x000000F0
#define TX_SSCM_DLPF_REG2_PROP_ADJ_MINIMUM_NT_ACCESS AW_CSR_READ_WRITE
#define TX_SSCM_DLPF_REG2_PROP_ADJ_MINIMUM_NT_RESET_VALUE 0x00000001

 
 
 
#define TX_SSCM_DLPF_REG2_PROP_ADJ_MAXIMUM_NT_OFFSET 0x00000008
#define TX_SSCM_DLPF_REG2_PROP_ADJ_MAXIMUM_NT_BITWIDTH 0x00000004
#define TX_SSCM_DLPF_REG2_PROP_ADJ_MAXIMUM_NT_MASK 0x00000F00
#define TX_SSCM_DLPF_REG2_PROP_ADJ_MAXIMUM_NT_ACCESS AW_CSR_READ_WRITE
#define TX_SSCM_DLPF_REG2_PROP_ADJ_MAXIMUM_NT_RESET_VALUE 0x00000001

 
 
 
#define TX_SSCM_DLPF_REG2_PROP_ADJ_BYPASS_VALUE_NT_OFFSET 0x0000000C
#define TX_SSCM_DLPF_REG2_PROP_ADJ_BYPASS_VALUE_NT_BITWIDTH 0x00000004
#define TX_SSCM_DLPF_REG2_PROP_ADJ_BYPASS_VALUE_NT_MASK 0x0000F000
#define TX_SSCM_DLPF_REG2_PROP_ADJ_BYPASS_VALUE_NT_ACCESS AW_CSR_READ_WRITE
#define TX_SSCM_DLPF_REG2_PROP_ADJ_BYPASS_VALUE_NT_RESET_VALUE 0x00000001

 
 
 
#define TX_SSCM_DLPF_REG2_PROP_ADJ_BYPASS_A_OFFSET 0x00000010
#define TX_SSCM_DLPF_REG2_PROP_ADJ_BYPASS_A_BITWIDTH 0x00000001
#define TX_SSCM_DLPF_REG2_PROP_ADJ_BYPASS_A_MASK 0x00010000
#define TX_SSCM_DLPF_REG2_PROP_ADJ_BYPASS_A_ACCESS AW_CSR_READ_WRITE
#define TX_SSCM_DLPF_REG2_PROP_ADJ_BYPASS_A_RESET_VALUE 0x00000001

 
 
 
#define TX_SSCM_DLPF_REG2_PROP_IIR_LPF_LOW_THRESHOLD_NT_OFFSET 0x00000011
#define TX_SSCM_DLPF_REG2_PROP_IIR_LPF_LOW_THRESHOLD_NT_BITWIDTH 0x00000007
#define TX_SSCM_DLPF_REG2_PROP_IIR_LPF_LOW_THRESHOLD_NT_MASK 0x00FE0000
#define TX_SSCM_DLPF_REG2_PROP_IIR_LPF_LOW_THRESHOLD_NT_ACCESS AW_CSR_READ_WRITE
#define TX_SSCM_DLPF_REG2_PROP_IIR_LPF_LOW_THRESHOLD_NT_RESET_VALUE 0x0000000A

 
 
 
#define TX_SSCM_DLPF_REG2_PROP_IIR_LPF_HIGH_THRESHOLD_NT_OFFSET 0x00000018
#define TX_SSCM_DLPF_REG2_PROP_IIR_LPF_HIGH_THRESHOLD_NT_BITWIDTH 0x00000007
#define TX_SSCM_DLPF_REG2_PROP_IIR_LPF_HIGH_THRESHOLD_NT_MASK 0x7F000000
#define TX_SSCM_DLPF_REG2_PROP_IIR_LPF_HIGH_THRESHOLD_NT_ACCESS AW_CSR_READ_WRITE
#define TX_SSCM_DLPF_REG2_PROP_IIR_LPF_HIGH_THRESHOLD_NT_RESET_VALUE 0x00000025

 
 
 
 
 
#define TX_SSCM_DLPF_REG3_ADDR 0x02001188
#define TX_SSCM_DLPF_REG3_SIZE 32

 
 
 
#define TX_SSCM_DLPF_REG3_DITHER_ENABLE_A_OFFSET 0x00000000
#define TX_SSCM_DLPF_REG3_DITHER_ENABLE_A_BITWIDTH 0x00000001
#define TX_SSCM_DLPF_REG3_DITHER_ENABLE_A_MASK 0x00000001
#define TX_SSCM_DLPF_REG3_DITHER_ENABLE_A_ACCESS AW_CSR_READ_WRITE
#define TX_SSCM_DLPF_REG3_DITHER_ENABLE_A_RESET_VALUE 0x00000000

 
 
 
#define TX_SSCM_DLPF_REG3_RO_CSR_CAPTURE_A_OFFSET 0x00000001
#define TX_SSCM_DLPF_REG3_RO_CSR_CAPTURE_A_BITWIDTH 0x00000001
#define TX_SSCM_DLPF_REG3_RO_CSR_CAPTURE_A_MASK 0x00000002
#define TX_SSCM_DLPF_REG3_RO_CSR_CAPTURE_A_ACCESS AW_CSR_READ_WRITE
#define TX_SSCM_DLPF_REG3_RO_CSR_CAPTURE_A_RESET_VALUE 0x00000000

 
 
 
#define TX_SSCM_DLPF_REG3_CYCLING_ENABLE_A_OFFSET 0x00000002
#define TX_SSCM_DLPF_REG3_CYCLING_ENABLE_A_BITWIDTH 0x00000001
#define TX_SSCM_DLPF_REG3_CYCLING_ENABLE_A_MASK 0x00000004
#define TX_SSCM_DLPF_REG3_CYCLING_ENABLE_A_ACCESS AW_CSR_READ_WRITE
#define TX_SSCM_DLPF_REG3_CYCLING_ENABLE_A_RESET_VALUE 0x00000000

 
 
 
#define TX_SSCM_DLPF_REG3_CYCLING_MAX_NT_OFFSET 0x00000003
#define TX_SSCM_DLPF_REG3_CYCLING_MAX_NT_BITWIDTH 0x00000007
#define TX_SSCM_DLPF_REG3_CYCLING_MAX_NT_MASK 0x000003F8
#define TX_SSCM_DLPF_REG3_CYCLING_MAX_NT_ACCESS AW_CSR_READ_WRITE
#define TX_SSCM_DLPF_REG3_CYCLING_MAX_NT_RESET_VALUE 0x00000000

 
 
 
#define TX_SSCM_DLPF_REG3_CYCLING_SEQ_NT_OFFSET 0x0000000A
#define TX_SSCM_DLPF_REG3_CYCLING_SEQ_NT_BITWIDTH 0x00000007
#define TX_SSCM_DLPF_REG3_CYCLING_SEQ_NT_MASK 0x0001FC00
#define TX_SSCM_DLPF_REG3_CYCLING_SEQ_NT_ACCESS AW_CSR_READ_WRITE
#define TX_SSCM_DLPF_REG3_CYCLING_SEQ_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define TX_SSCM_DLPF_REG4_ADDR 0x0200118C
#define TX_SSCM_DLPF_REG4_SIZE 32

 
 
 
#define TX_SSCM_DLPF_REG4_DLPF_ACCUM_BYPASS_VALUE_NT_OFFSET 0x00000000
#define TX_SSCM_DLPF_REG4_DLPF_ACCUM_BYPASS_VALUE_NT_BITWIDTH 0x00000016
#define TX_SSCM_DLPF_REG4_DLPF_ACCUM_BYPASS_VALUE_NT_MASK 0x003FFFFF
#define TX_SSCM_DLPF_REG4_DLPF_ACCUM_BYPASS_VALUE_NT_ACCESS AW_CSR_READ_WRITE
#define TX_SSCM_DLPF_REG4_DLPF_ACCUM_BYPASS_VALUE_NT_RESET_VALUE 0x00000000

 
 
 
#define TX_SSCM_DLPF_REG4_DLPF_ACCUM_BYPASS_A_OFFSET 0x00000016
#define TX_SSCM_DLPF_REG4_DLPF_ACCUM_BYPASS_A_BITWIDTH 0x00000001
#define TX_SSCM_DLPF_REG4_DLPF_ACCUM_BYPASS_A_MASK 0x00400000
#define TX_SSCM_DLPF_REG4_DLPF_ACCUM_BYPASS_A_ACCESS AW_CSR_READ_WRITE
#define TX_SSCM_DLPF_REG4_DLPF_ACCUM_BYPASS_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define TX_SSCM_FRACDIV_REG1_ADDR 0x02001190
#define TX_SSCM_FRACDIV_REG1_SIZE 32

 
 
 
#define TX_SSCM_FRACDIV_REG1_FRACN_VALUE_NT_OFFSET 0x00000000
#define TX_SSCM_FRACDIV_REG1_FRACN_VALUE_NT_BITWIDTH 0x0000001A
#define TX_SSCM_FRACDIV_REG1_FRACN_VALUE_NT_MASK 0x03FFFFFF
#define TX_SSCM_FRACDIV_REG1_FRACN_VALUE_NT_ACCESS AW_CSR_READ_WRITE
#define TX_SSCM_FRACDIV_REG1_FRACN_VALUE_NT_RESET_VALUE 0x00000000

 
 
 
#define TX_SSCM_FRACDIV_REG1_FRACN_ENABLE_A_OFFSET 0x0000001A
#define TX_SSCM_FRACDIV_REG1_FRACN_ENABLE_A_BITWIDTH 0x00000001
#define TX_SSCM_FRACDIV_REG1_FRACN_ENABLE_A_MASK 0x04000000
#define TX_SSCM_FRACDIV_REG1_FRACN_ENABLE_A_ACCESS AW_CSR_READ_WRITE
#define TX_SSCM_FRACDIV_REG1_FRACN_ENABLE_A_RESET_VALUE 0x00000000

 
 
 
#define TX_SSCM_FRACDIV_REG1_FRACN_VALUE_LOAD_A_OFFSET 0x0000001B
#define TX_SSCM_FRACDIV_REG1_FRACN_VALUE_LOAD_A_BITWIDTH 0x00000001
#define TX_SSCM_FRACDIV_REG1_FRACN_VALUE_LOAD_A_MASK 0x08000000
#define TX_SSCM_FRACDIV_REG1_FRACN_VALUE_LOAD_A_ACCESS AW_CSR_READ_WRITE
#define TX_SSCM_FRACDIV_REG1_FRACN_VALUE_LOAD_A_RESET_VALUE 0x00000001

 
 
 
 
 
#define TX_SSCM_FRACDIV_REG10_ADDR 0x02001194
#define TX_SSCM_FRACDIV_REG10_SIZE 32

 
 
 
#define TX_SSCM_FRACDIV_REG10_LOCALTIMING_ENABLE_A_OFFSET 0x00000000
#define TX_SSCM_FRACDIV_REG10_LOCALTIMING_ENABLE_A_BITWIDTH 0x00000001
#define TX_SSCM_FRACDIV_REG10_LOCALTIMING_ENABLE_A_MASK 0x00000001
#define TX_SSCM_FRACDIV_REG10_LOCALTIMING_ENABLE_A_ACCESS AW_CSR_READ_WRITE
#define TX_SSCM_FRACDIV_REG10_LOCALTIMING_ENABLE_A_RESET_VALUE 0x00000001

 
 
 
#define TX_SSCM_FRACDIV_REG10_LOOPTIMING_ENABLE_A_OFFSET 0x00000001
#define TX_SSCM_FRACDIV_REG10_LOOPTIMING_ENABLE_A_BITWIDTH 0x00000001
#define TX_SSCM_FRACDIV_REG10_LOOPTIMING_ENABLE_A_MASK 0x00000002
#define TX_SSCM_FRACDIV_REG10_LOOPTIMING_ENABLE_A_ACCESS AW_CSR_READ_WRITE
#define TX_SSCM_FRACDIV_REG10_LOOPTIMING_ENABLE_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define TX_SSCM_FRACDIV_REG2_ADDR 0x02001198
#define TX_SSCM_FRACDIV_REG2_SIZE 32

 
 
 
#define TX_SSCM_FRACDIV_REG2_DITHER_ENABLE_A_OFFSET 0x00000000
#define TX_SSCM_FRACDIV_REG2_DITHER_ENABLE_A_BITWIDTH 0x00000001
#define TX_SSCM_FRACDIV_REG2_DITHER_ENABLE_A_MASK 0x00000001
#define TX_SSCM_FRACDIV_REG2_DITHER_ENABLE_A_ACCESS AW_CSR_READ_WRITE
#define TX_SSCM_FRACDIV_REG2_DITHER_ENABLE_A_RESET_VALUE 0x00000000

 
 
 
#define TX_SSCM_FRACDIV_REG2_RO_CSR_CAPTURE_A_OFFSET 0x00000001
#define TX_SSCM_FRACDIV_REG2_RO_CSR_CAPTURE_A_BITWIDTH 0x00000001
#define TX_SSCM_FRACDIV_REG2_RO_CSR_CAPTURE_A_MASK 0x00000002
#define TX_SSCM_FRACDIV_REG2_RO_CSR_CAPTURE_A_ACCESS AW_CSR_READ_WRITE
#define TX_SSCM_FRACDIV_REG2_RO_CSR_CAPTURE_A_RESET_VALUE 0x00000000

 
 
 
#define TX_SSCM_FRACDIV_REG2_CYCLING_ENABLE_A_OFFSET 0x00000002
#define TX_SSCM_FRACDIV_REG2_CYCLING_ENABLE_A_BITWIDTH 0x00000001
#define TX_SSCM_FRACDIV_REG2_CYCLING_ENABLE_A_MASK 0x00000004
#define TX_SSCM_FRACDIV_REG2_CYCLING_ENABLE_A_ACCESS AW_CSR_READ_WRITE
#define TX_SSCM_FRACDIV_REG2_CYCLING_ENABLE_A_RESET_VALUE 0x00000000

 
 
 
#define TX_SSCM_FRACDIV_REG2_CYCLING_MAX_NT_OFFSET 0x00000003
#define TX_SSCM_FRACDIV_REG2_CYCLING_MAX_NT_BITWIDTH 0x00000007
#define TX_SSCM_FRACDIV_REG2_CYCLING_MAX_NT_MASK 0x000003F8
#define TX_SSCM_FRACDIV_REG2_CYCLING_MAX_NT_ACCESS AW_CSR_READ_WRITE
#define TX_SSCM_FRACDIV_REG2_CYCLING_MAX_NT_RESET_VALUE 0x00000000

 
 
 
#define TX_SSCM_FRACDIV_REG2_CYCLING_SEQ_NT_OFFSET 0x0000000A
#define TX_SSCM_FRACDIV_REG2_CYCLING_SEQ_NT_BITWIDTH 0x00000007
#define TX_SSCM_FRACDIV_REG2_CYCLING_SEQ_NT_MASK 0x0001FC00
#define TX_SSCM_FRACDIV_REG2_CYCLING_SEQ_NT_ACCESS AW_CSR_READ_WRITE
#define TX_SSCM_FRACDIV_REG2_CYCLING_SEQ_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define TX_SSCM_FRACDIV_REG3_ADDR 0x0200119C
#define TX_SSCM_FRACDIV_REG3_SIZE 32

 
 
 
#define TX_SSCM_FRACDIV_REG3_FRACN_DSM_OUT_NT_OFFSET 0x00000000
#define TX_SSCM_FRACDIV_REG3_FRACN_DSM_OUT_NT_BITWIDTH 0x0000000C
#define TX_SSCM_FRACDIV_REG3_FRACN_DSM_OUT_NT_MASK 0x00000FFF
#define TX_SSCM_FRACDIV_REG3_FRACN_DSM_OUT_NT_ACCESS AW_CSR_READ_ONLY
#define TX_SSCM_FRACDIV_REG3_FRACN_DSM_OUT_NT_RESET_VALUE 0x00000000

 
 
 
#define TX_SSCM_FRACDIV_REG3_SSCM_FRACN_NT_OFFSET 0x00000010
#define TX_SSCM_FRACDIV_REG3_SSCM_FRACN_NT_BITWIDTH 0x0000000C
#define TX_SSCM_FRACDIV_REG3_SSCM_FRACN_NT_MASK 0x0FFF0000
#define TX_SSCM_FRACDIV_REG3_SSCM_FRACN_NT_ACCESS AW_CSR_READ_ONLY
#define TX_SSCM_FRACDIV_REG3_SSCM_FRACN_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define TX_SSCM_FRACDIV_REG4_ADDR 0x020011A0
#define TX_SSCM_FRACDIV_REG4_SIZE 32

 
 
 
#define TX_SSCM_FRACDIV_REG4_FRACN_BYPASS_A_OFFSET 0x00000000
#define TX_SSCM_FRACDIV_REG4_FRACN_BYPASS_A_BITWIDTH 0x00000001
#define TX_SSCM_FRACDIV_REG4_FRACN_BYPASS_A_MASK 0x00000001
#define TX_SSCM_FRACDIV_REG4_FRACN_BYPASS_A_ACCESS AW_CSR_READ_WRITE
#define TX_SSCM_FRACDIV_REG4_FRACN_BYPASS_A_RESET_VALUE 0x00000000

 
 
 
#define TX_SSCM_FRACDIV_REG4_FRACN_BYPASS_VALUE_NT_OFFSET 0x00000001
#define TX_SSCM_FRACDIV_REG4_FRACN_BYPASS_VALUE_NT_BITWIDTH 0x0000000C
#define TX_SSCM_FRACDIV_REG4_FRACN_BYPASS_VALUE_NT_MASK 0x00001FFE
#define TX_SSCM_FRACDIV_REG4_FRACN_BYPASS_VALUE_NT_ACCESS AW_CSR_READ_WRITE
#define TX_SSCM_FRACDIV_REG4_FRACN_BYPASS_VALUE_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define TX_SSCM_FRACDIV_REG5_ADDR 0x020011A4
#define TX_SSCM_FRACDIV_REG5_SIZE 32

 
 
 
#define TX_SSCM_FRACDIV_REG5_SSC_MAX_VALUE_NT_OFFSET 0x00000000
#define TX_SSCM_FRACDIV_REG5_SSC_MAX_VALUE_NT_BITWIDTH 0x0000001A
#define TX_SSCM_FRACDIV_REG5_SSC_MAX_VALUE_NT_MASK 0x03FFFFFF
#define TX_SSCM_FRACDIV_REG5_SSC_MAX_VALUE_NT_ACCESS AW_CSR_READ_WRITE
#define TX_SSCM_FRACDIV_REG5_SSC_MAX_VALUE_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define TX_SSCM_FRACDIV_REG6_ADDR 0x020011A8
#define TX_SSCM_FRACDIV_REG6_SIZE 32

 
 
 
#define TX_SSCM_FRACDIV_REG6_SSC_MIN_VALUE_NT_OFFSET 0x00000000
#define TX_SSCM_FRACDIV_REG6_SSC_MIN_VALUE_NT_BITWIDTH 0x0000001A
#define TX_SSCM_FRACDIV_REG6_SSC_MIN_VALUE_NT_MASK 0x03FFFFFF
#define TX_SSCM_FRACDIV_REG6_SSC_MIN_VALUE_NT_ACCESS AW_CSR_READ_WRITE
#define TX_SSCM_FRACDIV_REG6_SSC_MIN_VALUE_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define TX_SSCM_FRACDIV_REG7_ADDR 0x020011AC
#define TX_SSCM_FRACDIV_REG7_SIZE 32

 
 
 
#define TX_SSCM_FRACDIV_REG7_SSC_STEP_VALUE_NT_OFFSET 0x00000000
#define TX_SSCM_FRACDIV_REG7_SSC_STEP_VALUE_NT_BITWIDTH 0x0000001A
#define TX_SSCM_FRACDIV_REG7_SSC_STEP_VALUE_NT_MASK 0x03FFFFFF
#define TX_SSCM_FRACDIV_REG7_SSC_STEP_VALUE_NT_ACCESS AW_CSR_READ_WRITE
#define TX_SSCM_FRACDIV_REG7_SSC_STEP_VALUE_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define TX_SSCM_FRACDIV_REG8_ADDR 0x020011B0
#define TX_SSCM_FRACDIV_REG8_SIZE 32

 
 
 
#define TX_SSCM_FRACDIV_REG8_SSC_ENABLE_A_OFFSET 0x00000000
#define TX_SSCM_FRACDIV_REG8_SSC_ENABLE_A_BITWIDTH 0x00000001
#define TX_SSCM_FRACDIV_REG8_SSC_ENABLE_A_MASK 0x00000001
#define TX_SSCM_FRACDIV_REG8_SSC_ENABLE_A_ACCESS AW_CSR_READ_WRITE
#define TX_SSCM_FRACDIV_REG8_SSC_ENABLE_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define TX_SSCM_FRACDIV_REG9_ADDR 0x020011B4
#define TX_SSCM_FRACDIV_REG9_SIZE 32

 
 
 
#define TX_SSCM_FRACDIV_REG9_BIT_SLIP_ENABLE_A_OFFSET 0x00000000
#define TX_SSCM_FRACDIV_REG9_BIT_SLIP_ENABLE_A_BITWIDTH 0x00000001
#define TX_SSCM_FRACDIV_REG9_BIT_SLIP_ENABLE_A_MASK 0x00000001
#define TX_SSCM_FRACDIV_REG9_BIT_SLIP_ENABLE_A_ACCESS AW_CSR_READ_WRITE
#define TX_SSCM_FRACDIV_REG9_BIT_SLIP_ENABLE_A_RESET_VALUE 0x00000000

 
 
 
#define TX_SSCM_FRACDIV_REG9_BIT_SLIP_VALUE_NT_OFFSET 0x00000001
#define TX_SSCM_FRACDIV_REG9_BIT_SLIP_VALUE_NT_BITWIDTH 0x0000000D
#define TX_SSCM_FRACDIV_REG9_BIT_SLIP_VALUE_NT_MASK 0x00003FFE
#define TX_SSCM_FRACDIV_REG9_BIT_SLIP_VALUE_NT_ACCESS AW_CSR_READ_WRITE
#define TX_SSCM_FRACDIV_REG9_BIT_SLIP_VALUE_NT_RESET_VALUE 0x00000000

 
 
 
#define TX_SSCM_FRACDIV_REG9_BIT_SLIP_CYCLES_NT_OFFSET 0x0000000E
#define TX_SSCM_FRACDIV_REG9_BIT_SLIP_CYCLES_NT_BITWIDTH 0x00000005
#define TX_SSCM_FRACDIV_REG9_BIT_SLIP_CYCLES_NT_MASK 0x0007C000
#define TX_SSCM_FRACDIV_REG9_BIT_SLIP_CYCLES_NT_ACCESS AW_CSR_READ_WRITE
#define TX_SSCM_FRACDIV_REG9_BIT_SLIP_CYCLES_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define TX_TERMCAL_ADDR 0x020011B8
#define TX_TERMCAL_SIZE 32

 
 
 
 
 
 
 
#define TX_TERMCAL_BIAS_ADJ_NT_OFFSET 0x00000000
#define TX_TERMCAL_BIAS_ADJ_NT_BITWIDTH 0x00000002
#define TX_TERMCAL_BIAS_ADJ_NT_MASK 0x00000003
#define TX_TERMCAL_BIAS_ADJ_NT_ACCESS AW_CSR_READ_WRITE
#define TX_TERMCAL_BIAS_ADJ_NT_RESET_VALUE 0x00000001

 
 
 
 
 
#define TX_TXDETECTRX_ADDR 0x020011BC
#define TX_TXDETECTRX_SIZE 32

 
 
 
 
 
#define TX_TXDETECTRX_THRESH_NT_OFFSET 0x00000000
#define TX_TXDETECTRX_THRESH_NT_BITWIDTH 0x00000003
#define TX_TXDETECTRX_THRESH_NT_MASK 0x00000007
#define TX_TXDETECTRX_THRESH_NT_ACCESS AW_CSR_READ_WRITE
#define TX_TXDETECTRX_THRESH_NT_RESET_VALUE 0x00000005

 
 
 
 
 
#define TX_VCO_ADDR 0x020011C0
#define TX_VCO_SIZE 32

 
 
 
#define TX_VCO_FREQ_NT_OFFSET 0x00000000
#define TX_VCO_FREQ_NT_BITWIDTH 0x00000010
#define TX_VCO_FREQ_NT_MASK 0x0000FFFF
#define TX_VCO_FREQ_NT_ACCESS AW_CSR_READ_WRITE
#define TX_VCO_FREQ_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define TX_VCO_ADAPT_RDREG1_ADDR 0x020011C4
#define TX_VCO_ADAPT_RDREG1_SIZE 32

 
 
 
#define TX_VCO_ADAPT_RDREG1_REF_COUNTER_NT_OFFSET 0x00000000
#define TX_VCO_ADAPT_RDREG1_REF_COUNTER_NT_BITWIDTH 0x00000010
#define TX_VCO_ADAPT_RDREG1_REF_COUNTER_NT_MASK 0x0000FFFF
#define TX_VCO_ADAPT_RDREG1_REF_COUNTER_NT_ACCESS AW_CSR_READ_ONLY
#define TX_VCO_ADAPT_RDREG1_REF_COUNTER_NT_RESET_VALUE 0x00000000

 
 
 
#define TX_VCO_ADAPT_RDREG1_VCO_COUNTER_NT_OFFSET 0x00000010
#define TX_VCO_ADAPT_RDREG1_VCO_COUNTER_NT_BITWIDTH 0x00000010
#define TX_VCO_ADAPT_RDREG1_VCO_COUNTER_NT_MASK 0xFFFF0000
#define TX_VCO_ADAPT_RDREG1_VCO_COUNTER_NT_ACCESS AW_CSR_READ_ONLY
#define TX_VCO_ADAPT_RDREG1_VCO_COUNTER_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define TX_VCO_ADAPT_RDREG2_ADDR 0x020011C8
#define TX_VCO_ADAPT_RDREG2_SIZE 32

 
 
 
#define TX_VCO_ADAPT_RDREG2_DS_OSC_CAL_OFFSET 0x00000000
#define TX_VCO_ADAPT_RDREG2_DS_OSC_CAL_BITWIDTH 0x00000008
#define TX_VCO_ADAPT_RDREG2_DS_OSC_CAL_MASK 0x000000FF
#define TX_VCO_ADAPT_RDREG2_DS_OSC_CAL_ACCESS AW_CSR_READ_ONLY
#define TX_VCO_ADAPT_RDREG2_DS_OSC_CAL_RESET_VALUE 0x00000000

 
 
 
 
 
#define TX_VCO_ADAPT_RDREG2_FREQ_MEASURE_ACK_NT_OFFSET 0x00000008
#define TX_VCO_ADAPT_RDREG2_FREQ_MEASURE_ACK_NT_BITWIDTH 0x00000001
#define TX_VCO_ADAPT_RDREG2_FREQ_MEASURE_ACK_NT_MASK 0x00000100
#define TX_VCO_ADAPT_RDREG2_FREQ_MEASURE_ACK_NT_ACCESS AW_CSR_READ_ONLY
#define TX_VCO_ADAPT_RDREG2_FREQ_MEASURE_ACK_NT_RESET_VALUE 0x00000000

 
 
 
#define TX_VCO_ADAPT_RDREG2_ACK_OFFSET 0x00000009
#define TX_VCO_ADAPT_RDREG2_ACK_BITWIDTH 0x00000001
#define TX_VCO_ADAPT_RDREG2_ACK_MASK 0x00000200
#define TX_VCO_ADAPT_RDREG2_ACK_ACCESS AW_CSR_READ_ONLY
#define TX_VCO_ADAPT_RDREG2_ACK_RESET_VALUE 0x00000000

 
 
 
#define TX_VCO_ADAPT_RDREG2_FREQ_MEASURE_RESULT_NT_OFFSET 0x00000010
#define TX_VCO_ADAPT_RDREG2_FREQ_MEASURE_RESULT_NT_BITWIDTH 0x00000010
#define TX_VCO_ADAPT_RDREG2_FREQ_MEASURE_RESULT_NT_MASK 0xFFFF0000
#define TX_VCO_ADAPT_RDREG2_FREQ_MEASURE_RESULT_NT_ACCESS AW_CSR_READ_ONLY
#define TX_VCO_ADAPT_RDREG2_FREQ_MEASURE_RESULT_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define TX_VCO_ADAPT_REG1_ADDR 0x020011CC
#define TX_VCO_ADAPT_REG1_SIZE 32

 
 
 
 
 
#define TX_VCO_ADAPT_REG1_DS_OSC_CAL_NT_OFFSET 0x00000000
#define TX_VCO_ADAPT_REG1_DS_OSC_CAL_NT_BITWIDTH 0x00000008
#define TX_VCO_ADAPT_REG1_DS_OSC_CAL_NT_MASK 0x000000FF
#define TX_VCO_ADAPT_REG1_DS_OSC_CAL_NT_ACCESS AW_CSR_READ_WRITE
#define TX_VCO_ADAPT_REG1_DS_OSC_CAL_NT_RESET_VALUE 0x00000000

 
 
 
 
#define TX_VCO_ADAPT_REG1_BYPASS_ENA_A_OFFSET 0x00000008
#define TX_VCO_ADAPT_REG1_BYPASS_ENA_A_BITWIDTH 0x00000001
#define TX_VCO_ADAPT_REG1_BYPASS_ENA_A_MASK 0x00000100
#define TX_VCO_ADAPT_REG1_BYPASS_ENA_A_ACCESS AW_CSR_READ_WRITE
#define TX_VCO_ADAPT_REG1_BYPASS_ENA_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define TX_VCO_ADAPT_REG1_DS_OSC_CAL_CAP_NT_OFFSET 0x00000009
#define TX_VCO_ADAPT_REG1_DS_OSC_CAL_CAP_NT_BITWIDTH 0x00000003
#define TX_VCO_ADAPT_REG1_DS_OSC_CAL_CAP_NT_MASK 0x00000E00
#define TX_VCO_ADAPT_REG1_DS_OSC_CAL_CAP_NT_ACCESS AW_CSR_READ_WRITE
#define TX_VCO_ADAPT_REG1_DS_OSC_CAL_CAP_NT_RESET_VALUE 0x00000000

 
 
 
#define TX_VCO_ADAPT_REG1_DS_OSC_CAL_ENA_NT_OFFSET 0x0000000C
#define TX_VCO_ADAPT_REG1_DS_OSC_CAL_ENA_NT_BITWIDTH 0x00000001
#define TX_VCO_ADAPT_REG1_DS_OSC_CAL_ENA_NT_MASK 0x00001000
#define TX_VCO_ADAPT_REG1_DS_OSC_CAL_ENA_NT_ACCESS AW_CSR_READ_WRITE
#define TX_VCO_ADAPT_REG1_DS_OSC_CAL_ENA_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define TX_VCO_ADAPT_REG2_ADDR 0x020011D0
#define TX_VCO_ADAPT_REG2_SIZE 32

 
 
 
#define TX_VCO_ADAPT_REG2_FREQ_TARGET_NT_OFFSET 0x00000000
#define TX_VCO_ADAPT_REG2_FREQ_TARGET_NT_BITWIDTH 0x00000010
#define TX_VCO_ADAPT_REG2_FREQ_TARGET_NT_MASK 0x0000FFFF
#define TX_VCO_ADAPT_REG2_FREQ_TARGET_NT_ACCESS AW_CSR_READ_WRITE
#define TX_VCO_ADAPT_REG2_FREQ_TARGET_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define TX_VCO_ADAPT_REG2_FREQ_MEASURE_REQ_A_OFFSET 0x00000010
#define TX_VCO_ADAPT_REG2_FREQ_MEASURE_REQ_A_BITWIDTH 0x00000001
#define TX_VCO_ADAPT_REG2_FREQ_MEASURE_REQ_A_MASK 0x00010000
#define TX_VCO_ADAPT_REG2_FREQ_MEASURE_REQ_A_ACCESS AW_CSR_READ_WRITE
#define TX_VCO_ADAPT_REG2_FREQ_MEASURE_REQ_A_RESET_VALUE 0x00000000

 
 
 
 
 
 
 
#define TX_VCO_ADAPT_REG2_TIMING_WINDOW_NT_OFFSET 0x00000011
#define TX_VCO_ADAPT_REG2_TIMING_WINDOW_NT_BITWIDTH 0x00000004
#define TX_VCO_ADAPT_REG2_TIMING_WINDOW_NT_MASK 0x001E0000
#define TX_VCO_ADAPT_REG2_TIMING_WINDOW_NT_ACCESS AW_CSR_READ_WRITE
#define TX_VCO_ADAPT_REG2_TIMING_WINDOW_NT_RESET_VALUE 0x00000009

 
 
 
 
 
#define TX_VCO_ADAPT_REG3_ADDR 0x020011D4
#define TX_VCO_ADAPT_REG3_SIZE 32

 
 
 
#define TX_VCO_ADAPT_REG3_REQ_A_OFFSET 0x00000000
#define TX_VCO_ADAPT_REG3_REQ_A_BITWIDTH 0x00000001
#define TX_VCO_ADAPT_REG3_REQ_A_MASK 0x00000001
#define TX_VCO_ADAPT_REG3_REQ_A_ACCESS AW_CSR_READ_WRITE
#define TX_VCO_ADAPT_REG3_REQ_A_RESET_VALUE 0x00000000

 
 
 
#define TX_VCO_ADAPT_REG3_LOAD_ONLY_NT_OFFSET 0x00000001
#define TX_VCO_ADAPT_REG3_LOAD_ONLY_NT_BITWIDTH 0x00000001
#define TX_VCO_ADAPT_REG3_LOAD_ONLY_NT_MASK 0x00000002
#define TX_VCO_ADAPT_REG3_LOAD_ONLY_NT_ACCESS AW_CSR_READ_WRITE
#define TX_VCO_ADAPT_REG3_LOAD_ONLY_NT_RESET_VALUE 0x00000000

 
 
 
#define TX_VCO_ADAPT_REG3_CHOP_EN_NT_OFFSET 0x00000002
#define TX_VCO_ADAPT_REG3_CHOP_EN_NT_BITWIDTH 0x00000001
#define TX_VCO_ADAPT_REG3_CHOP_EN_NT_MASK 0x00000004
#define TX_VCO_ADAPT_REG3_CHOP_EN_NT_ACCESS AW_CSR_READ_WRITE
#define TX_VCO_ADAPT_REG3_CHOP_EN_NT_RESET_VALUE 0x00000000

 
 
 
#define TX_VCO_ADAPT_REG3_DERIV_TARGET_NT_OFFSET 0x00000003
#define TX_VCO_ADAPT_REG3_DERIV_TARGET_NT_BITWIDTH 0x00000005
#define TX_VCO_ADAPT_REG3_DERIV_TARGET_NT_MASK 0x000000F8
#define TX_VCO_ADAPT_REG3_DERIV_TARGET_NT_ACCESS AW_CSR_READ_WRITE
#define TX_VCO_ADAPT_REG3_DERIV_TARGET_NT_RESET_VALUE 0x00000000

 
 
 
#define TX_VCO_ADAPT_REG3_DERIV_GAIN_NT_OFFSET 0x00000008
#define TX_VCO_ADAPT_REG3_DERIV_GAIN_NT_BITWIDTH 0x00000004
#define TX_VCO_ADAPT_REG3_DERIV_GAIN_NT_MASK 0x00000F00
#define TX_VCO_ADAPT_REG3_DERIV_GAIN_NT_ACCESS AW_CSR_READ_WRITE
#define TX_VCO_ADAPT_REG3_DERIV_GAIN_NT_RESET_VALUE 0x00000000

 
 
 
#define TX_VCO_ADAPT_REG3_NOCHANGE_DECAY_ENA_NT_OFFSET 0x0000000C
#define TX_VCO_ADAPT_REG3_NOCHANGE_DECAY_ENA_NT_BITWIDTH 0x00000001
#define TX_VCO_ADAPT_REG3_NOCHANGE_DECAY_ENA_NT_MASK 0x00001000
#define TX_VCO_ADAPT_REG3_NOCHANGE_DECAY_ENA_NT_ACCESS AW_CSR_READ_WRITE
#define TX_VCO_ADAPT_REG3_NOCHANGE_DECAY_ENA_NT_RESET_VALUE 0x00000000

 
 
 
#define TX_VCO_ADAPT_REG3_OUT_SIGN_MAG_NT_OFFSET 0x0000000D
#define TX_VCO_ADAPT_REG3_OUT_SIGN_MAG_NT_BITWIDTH 0x00000001
#define TX_VCO_ADAPT_REG3_OUT_SIGN_MAG_NT_MASK 0x00002000
#define TX_VCO_ADAPT_REG3_OUT_SIGN_MAG_NT_ACCESS AW_CSR_READ_WRITE
#define TX_VCO_ADAPT_REG3_OUT_SIGN_MAG_NT_RESET_VALUE 0x00000000

 
 
 
#define TX_VCO_ADAPT_REG3_OUT_SIGNED_NT_OFFSET 0x0000000E
#define TX_VCO_ADAPT_REG3_OUT_SIGNED_NT_BITWIDTH 0x00000001
#define TX_VCO_ADAPT_REG3_OUT_SIGNED_NT_MASK 0x00004000
#define TX_VCO_ADAPT_REG3_OUT_SIGNED_NT_ACCESS AW_CSR_READ_WRITE
#define TX_VCO_ADAPT_REG3_OUT_SIGNED_NT_RESET_VALUE 0x00000000

 
 
 
#define TX_VCO_ADAPT_REG3_POLARITY_NT_OFFSET 0x0000000F
#define TX_VCO_ADAPT_REG3_POLARITY_NT_BITWIDTH 0x00000001
#define TX_VCO_ADAPT_REG3_POLARITY_NT_MASK 0x00008000
#define TX_VCO_ADAPT_REG3_POLARITY_NT_ACCESS AW_CSR_READ_WRITE
#define TX_VCO_ADAPT_REG3_POLARITY_NT_RESET_VALUE 0x00000000

 
 
 
#define TX_VCO_ADAPT_REG3_DERIV_NUM_CROSS_TARGET_NT_OFFSET 0x00000010
#define TX_VCO_ADAPT_REG3_DERIV_NUM_CROSS_TARGET_NT_BITWIDTH 0x00000005
#define TX_VCO_ADAPT_REG3_DERIV_NUM_CROSS_TARGET_NT_MASK 0x001F0000
#define TX_VCO_ADAPT_REG3_DERIV_NUM_CROSS_TARGET_NT_ACCESS AW_CSR_READ_WRITE
#define TX_VCO_ADAPT_REG3_DERIV_NUM_CROSS_TARGET_NT_RESET_VALUE 0x00000000

 
 
 
#define TX_VCO_ADAPT_REG3_STOP_HI_NT_OFFSET 0x00000015
#define TX_VCO_ADAPT_REG3_STOP_HI_NT_BITWIDTH 0x00000002
#define TX_VCO_ADAPT_REG3_STOP_HI_NT_MASK 0x00600000
#define TX_VCO_ADAPT_REG3_STOP_HI_NT_ACCESS AW_CSR_READ_WRITE
#define TX_VCO_ADAPT_REG3_STOP_HI_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define TX_VCO_ADAPT_REG4_ADDR 0x020011D8
#define TX_VCO_ADAPT_REG4_SIZE 32

 
 
 
#define TX_VCO_ADAPT_REG4_START_VALUE_NT_OFFSET 0x00000000
#define TX_VCO_ADAPT_REG4_START_VALUE_NT_BITWIDTH 0x00000008
#define TX_VCO_ADAPT_REG4_START_VALUE_NT_MASK 0x000000FF
#define TX_VCO_ADAPT_REG4_START_VALUE_NT_ACCESS AW_CSR_READ_WRITE
#define TX_VCO_ADAPT_REG4_START_VALUE_NT_RESET_VALUE 0x00000000

 
 
 
#define TX_VCO_ADAPT_REG4_INIT_STEP_NT_OFFSET 0x00000008
#define TX_VCO_ADAPT_REG4_INIT_STEP_NT_BITWIDTH 0x00000008
#define TX_VCO_ADAPT_REG4_INIT_STEP_NT_MASK 0x0000FF00
#define TX_VCO_ADAPT_REG4_INIT_STEP_NT_ACCESS AW_CSR_READ_WRITE
#define TX_VCO_ADAPT_REG4_INIT_STEP_NT_RESET_VALUE 0x00000000

 
 
 
#define TX_VCO_ADAPT_REG4_MAX_NT_OFFSET 0x00000010
#define TX_VCO_ADAPT_REG4_MAX_NT_BITWIDTH 0x00000008
#define TX_VCO_ADAPT_REG4_MAX_NT_MASK 0x00FF0000
#define TX_VCO_ADAPT_REG4_MAX_NT_ACCESS AW_CSR_READ_WRITE
#define TX_VCO_ADAPT_REG4_MAX_NT_RESET_VALUE 0x000000FF

 
 
 
#define TX_VCO_ADAPT_REG4_MIN_NT_OFFSET 0x00000018
#define TX_VCO_ADAPT_REG4_MIN_NT_BITWIDTH 0x00000008
#define TX_VCO_ADAPT_REG4_MIN_NT_MASK 0xFF000000
#define TX_VCO_ADAPT_REG4_MIN_NT_ACCESS AW_CSR_READ_WRITE
#define TX_VCO_ADAPT_REG4_MIN_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define TX_VCO_ADAPT_REG5_ADDR 0x020011DC
#define TX_VCO_ADAPT_REG5_SIZE 32

 
 
 
#define TX_VCO_ADAPT_REG5_MAX_ITER_NT_OFFSET 0x00000000
#define TX_VCO_ADAPT_REG5_MAX_ITER_NT_BITWIDTH 0x00000010
#define TX_VCO_ADAPT_REG5_MAX_ITER_NT_MASK 0x0000FFFF
#define TX_VCO_ADAPT_REG5_MAX_ITER_NT_ACCESS AW_CSR_READ_WRITE
#define TX_VCO_ADAPT_REG5_MAX_ITER_NT_RESET_VALUE 0x00000064

 
 
 
#define TX_VCO_ADAPT_REG5_UPDATE_DELAY_NT_OFFSET 0x00000010
#define TX_VCO_ADAPT_REG5_UPDATE_DELAY_NT_BITWIDTH 0x00000010
#define TX_VCO_ADAPT_REG5_UPDATE_DELAY_NT_MASK 0xFFFF0000
#define TX_VCO_ADAPT_REG5_UPDATE_DELAY_NT_ACCESS AW_CSR_READ_WRITE
#define TX_VCO_ADAPT_REG5_UPDATE_DELAY_NT_RESET_VALUE 0x0000000A

 
 
 
 
 
#define TX_VCO_ADAPT_REG6_ADDR 0x020011E0
#define TX_VCO_ADAPT_REG6_SIZE 32

 
 
 
#define TX_VCO_ADAPT_REG6_LMS_MU1_NT_OFFSET 0x00000000
#define TX_VCO_ADAPT_REG6_LMS_MU1_NT_BITWIDTH 0x00000005
#define TX_VCO_ADAPT_REG6_LMS_MU1_NT_MASK 0x0000001F
#define TX_VCO_ADAPT_REG6_LMS_MU1_NT_ACCESS AW_CSR_READ_WRITE
#define TX_VCO_ADAPT_REG6_LMS_MU1_NT_RESET_VALUE 0x00000006

 
 
 
#define TX_VCO_ADAPT_REG6_LMS_MU1_DIR_NT_OFFSET 0x00000005
#define TX_VCO_ADAPT_REG6_LMS_MU1_DIR_NT_BITWIDTH 0x00000001
#define TX_VCO_ADAPT_REG6_LMS_MU1_DIR_NT_MASK 0x00000020
#define TX_VCO_ADAPT_REG6_LMS_MU1_DIR_NT_ACCESS AW_CSR_READ_WRITE
#define TX_VCO_ADAPT_REG6_LMS_MU1_DIR_NT_RESET_VALUE 0x00000001

 
 
 
#define TX_VCO_ADAPT_REG6_LMS_MU2_NT_OFFSET 0x00000008
#define TX_VCO_ADAPT_REG6_LMS_MU2_NT_BITWIDTH 0x00000005
#define TX_VCO_ADAPT_REG6_LMS_MU2_NT_MASK 0x00001F00
#define TX_VCO_ADAPT_REG6_LMS_MU2_NT_ACCESS AW_CSR_READ_WRITE
#define TX_VCO_ADAPT_REG6_LMS_MU2_NT_RESET_VALUE 0x00000003

 
 
 
#define TX_VCO_ADAPT_REG6_LMS_MU2_DIR_NT_OFFSET 0x0000000D
#define TX_VCO_ADAPT_REG6_LMS_MU2_DIR_NT_BITWIDTH 0x00000001
#define TX_VCO_ADAPT_REG6_LMS_MU2_DIR_NT_MASK 0x00002000
#define TX_VCO_ADAPT_REG6_LMS_MU2_DIR_NT_ACCESS AW_CSR_READ_WRITE
#define TX_VCO_ADAPT_REG6_LMS_MU2_DIR_NT_RESET_VALUE 0x00000001

 
 
 
#define TX_VCO_ADAPT_REG6_STEP_NT_OFFSET 0x00000010
#define TX_VCO_ADAPT_REG6_STEP_NT_BITWIDTH 0x00000008
#define TX_VCO_ADAPT_REG6_STEP_NT_MASK 0x00FF0000
#define TX_VCO_ADAPT_REG6_STEP_NT_ACCESS AW_CSR_READ_WRITE
#define TX_VCO_ADAPT_REG6_STEP_NT_RESET_VALUE 0x00000000

 
 
 
#define TX_VCO_ADAPT_REG6_BOUNCE_TARGET_NT_OFFSET 0x00000018
#define TX_VCO_ADAPT_REG6_BOUNCE_TARGET_NT_BITWIDTH 0x00000005
#define TX_VCO_ADAPT_REG6_BOUNCE_TARGET_NT_MASK 0x1F000000
#define TX_VCO_ADAPT_REG6_BOUNCE_TARGET_NT_ACCESS AW_CSR_READ_WRITE
#define TX_VCO_ADAPT_REG6_BOUNCE_TARGET_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define TX_VREF_ADDR 0x020011E4
#define TX_VREF_SIZE 32

 
 
 
 
 
#define TX_VREF_SELECT_NT_OFFSET 0x00000000
#define TX_VREF_SELECT_NT_BITWIDTH 0x00000001
#define TX_VREF_SELECT_NT_MASK 0x00000001
#define TX_VREF_SELECT_NT_ACCESS AW_CSR_READ_WRITE
#define TX_VREF_SELECT_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define TX_VREF_BITCK_SELECT_NT_OFFSET 0x00000001
#define TX_VREF_BITCK_SELECT_NT_BITWIDTH 0x00000001
#define TX_VREF_BITCK_SELECT_NT_MASK 0x00000002
#define TX_VREF_BITCK_SELECT_NT_ACCESS AW_CSR_READ_WRITE
#define TX_VREF_BITCK_SELECT_NT_RESET_VALUE 0x00000001

 
 
 
 
 
#define TX_VREF_HSREF_SELECT_NT_OFFSET 0x00000002
#define TX_VREF_HSREF_SELECT_NT_BITWIDTH 0x00000001
#define TX_VREF_HSREF_SELECT_NT_MASK 0x00000004
#define TX_VREF_HSREF_SELECT_NT_ACCESS AW_CSR_READ_WRITE
#define TX_VREF_HSREF_SELECT_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define TX_VREG_ADDR 0x020011E8
#define TX_VREG_SIZE 32

 
 
 
 
 
#define TX_VREG_BITCK_NT_OFFSET 0x00000000
#define TX_VREG_BITCK_NT_BITWIDTH 0x00000004
#define TX_VREG_BITCK_NT_MASK 0x0000000F
#define TX_VREG_BITCK_NT_ACCESS AW_CSR_READ_WRITE
#define TX_VREG_BITCK_NT_RESET_VALUE 0x00000006

 
 
 
 
 
#define TX_VREG_HSREF_NT_OFFSET 0x00000004
#define TX_VREG_HSREF_NT_BITWIDTH 0x00000004
#define TX_VREG_HSREF_NT_MASK 0x000000F0
#define TX_VREG_HSREF_NT_ACCESS AW_CSR_READ_WRITE
#define TX_VREG_HSREF_NT_RESET_VALUE 0x00000006

 
 
 
 
#define TX_VREG_HSREF_SCBYPASS_NT_OFFSET 0x00000008
#define TX_VREG_HSREF_SCBYPASS_NT_BITWIDTH 0x00000001
#define TX_VREG_HSREF_SCBYPASS_NT_MASK 0x00000100
#define TX_VREG_HSREF_SCBYPASS_NT_ACCESS AW_CSR_READ_WRITE
#define TX_VREG_HSREF_SCBYPASS_NT_RESET_VALUE 0x00000000

 
 
 
 
#define TX_VREG_BITCK_SCBYPASS_NT_OFFSET 0x00000009
#define TX_VREG_BITCK_SCBYPASS_NT_BITWIDTH 0x00000001
#define TX_VREG_BITCK_SCBYPASS_NT_MASK 0x00000200
#define TX_VREG_BITCK_SCBYPASS_NT_ACCESS AW_CSR_READ_WRITE
#define TX_VREG_BITCK_SCBYPASS_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define TXCALSTORE0_ADDR 0x020011EC
#define TXCALSTORE0_SIZE 32

 
 
 
#define TXCALSTORE0_DS_OSC_CAL_OFFSET 0x00000000
#define TXCALSTORE0_DS_OSC_CAL_BITWIDTH 0x00000008
#define TXCALSTORE0_DS_OSC_CAL_MASK 0x000000FF
#define TXCALSTORE0_DS_OSC_CAL_ACCESS AW_CSR_READ_WRITE
#define TXCALSTORE0_DS_OSC_CAL_RESET_VALUE 0x00000000

 
 
 
#define TXCALSTORE0_VALID_OFFSET 0x00000008
#define TXCALSTORE0_VALID_BITWIDTH 0x00000001
#define TXCALSTORE0_VALID_MASK 0x00000100
#define TXCALSTORE0_VALID_ACCESS AW_CSR_READ_WRITE
#define TXCALSTORE0_VALID_RESET_VALUE 0x00000000

 
 
 
#define TXCALSTORE0_OSC_CAL_FINE_OFFSET 0x00000009
#define TXCALSTORE0_OSC_CAL_FINE_BITWIDTH 0x00000003
#define TXCALSTORE0_OSC_CAL_FINE_MASK 0x00000E00
#define TXCALSTORE0_OSC_CAL_FINE_ACCESS AW_CSR_READ_WRITE
#define TXCALSTORE0_OSC_CAL_FINE_RESET_VALUE 0x00000000

 
 
 
 
 
#define TXCALSTORE1_ADDR 0x020011F0
#define TXCALSTORE1_SIZE 32

 
 
 
#define TXCALSTORE1_DS_OSC_CAL_OFFSET 0x00000000
#define TXCALSTORE1_DS_OSC_CAL_BITWIDTH 0x00000008
#define TXCALSTORE1_DS_OSC_CAL_MASK 0x000000FF
#define TXCALSTORE1_DS_OSC_CAL_ACCESS AW_CSR_READ_WRITE
#define TXCALSTORE1_DS_OSC_CAL_RESET_VALUE 0x00000000

 
 
 
#define TXCALSTORE1_VALID_OFFSET 0x00000008
#define TXCALSTORE1_VALID_BITWIDTH 0x00000001
#define TXCALSTORE1_VALID_MASK 0x00000100
#define TXCALSTORE1_VALID_ACCESS AW_CSR_READ_WRITE
#define TXCALSTORE1_VALID_RESET_VALUE 0x00000000

 
 
 
#define TXCALSTORE1_OSC_CAL_FINE_OFFSET 0x00000009
#define TXCALSTORE1_OSC_CAL_FINE_BITWIDTH 0x00000003
#define TXCALSTORE1_OSC_CAL_FINE_MASK 0x00000E00
#define TXCALSTORE1_OSC_CAL_FINE_ACCESS AW_CSR_READ_WRITE
#define TXCALSTORE1_OSC_CAL_FINE_RESET_VALUE 0x00000000

 
 
 
 
 
#define TXCALSTORE2_ADDR 0x020011F4
#define TXCALSTORE2_SIZE 32

 
 
 
#define TXCALSTORE2_DS_OSC_CAL_OFFSET 0x00000000
#define TXCALSTORE2_DS_OSC_CAL_BITWIDTH 0x00000008
#define TXCALSTORE2_DS_OSC_CAL_MASK 0x000000FF
#define TXCALSTORE2_DS_OSC_CAL_ACCESS AW_CSR_READ_WRITE
#define TXCALSTORE2_DS_OSC_CAL_RESET_VALUE 0x00000000

 
 
 
#define TXCALSTORE2_VALID_OFFSET 0x00000008
#define TXCALSTORE2_VALID_BITWIDTH 0x00000001
#define TXCALSTORE2_VALID_MASK 0x00000100
#define TXCALSTORE2_VALID_ACCESS AW_CSR_READ_WRITE
#define TXCALSTORE2_VALID_RESET_VALUE 0x00000000

 
 
 
#define TXCALSTORE2_OSC_CAL_FINE_OFFSET 0x00000009
#define TXCALSTORE2_OSC_CAL_FINE_BITWIDTH 0x00000003
#define TXCALSTORE2_OSC_CAL_FINE_MASK 0x00000E00
#define TXCALSTORE2_OSC_CAL_FINE_ACCESS AW_CSR_READ_WRITE
#define TXCALSTORE2_OSC_CAL_FINE_RESET_VALUE 0x00000000

 
 
 
 
 
#define TXCALSTORE3_ADDR 0x020011F8
#define TXCALSTORE3_SIZE 32

 
 
 
#define TXCALSTORE3_DS_OSC_CAL_OFFSET 0x00000000
#define TXCALSTORE3_DS_OSC_CAL_BITWIDTH 0x00000008
#define TXCALSTORE3_DS_OSC_CAL_MASK 0x000000FF
#define TXCALSTORE3_DS_OSC_CAL_ACCESS AW_CSR_READ_WRITE
#define TXCALSTORE3_DS_OSC_CAL_RESET_VALUE 0x00000000

 
 
 
#define TXCALSTORE3_VALID_OFFSET 0x00000008
#define TXCALSTORE3_VALID_BITWIDTH 0x00000001
#define TXCALSTORE3_VALID_MASK 0x00000100
#define TXCALSTORE3_VALID_ACCESS AW_CSR_READ_WRITE
#define TXCALSTORE3_VALID_RESET_VALUE 0x00000000

 
 
 
#define TXCALSTORE3_OSC_CAL_FINE_OFFSET 0x00000009
#define TXCALSTORE3_OSC_CAL_FINE_BITWIDTH 0x00000003
#define TXCALSTORE3_OSC_CAL_FINE_MASK 0x00000E00
#define TXCALSTORE3_OSC_CAL_FINE_ACCESS AW_CSR_READ_WRITE
#define TXCALSTORE3_OSC_CAL_FINE_RESET_VALUE 0x00000000

 
 
 
 
 
#define TXCALSTORE4_ADDR 0x020011FC
#define TXCALSTORE4_SIZE 32

 
 
 
#define TXCALSTORE4_DS_OSC_CAL_OFFSET 0x00000000
#define TXCALSTORE4_DS_OSC_CAL_BITWIDTH 0x00000008
#define TXCALSTORE4_DS_OSC_CAL_MASK 0x000000FF
#define TXCALSTORE4_DS_OSC_CAL_ACCESS AW_CSR_READ_WRITE
#define TXCALSTORE4_DS_OSC_CAL_RESET_VALUE 0x00000000

 
 
 
#define TXCALSTORE4_VALID_OFFSET 0x00000008
#define TXCALSTORE4_VALID_BITWIDTH 0x00000001
#define TXCALSTORE4_VALID_MASK 0x00000100
#define TXCALSTORE4_VALID_ACCESS AW_CSR_READ_WRITE
#define TXCALSTORE4_VALID_RESET_VALUE 0x00000000

 
 
 
#define TXCALSTORE4_OSC_CAL_FINE_OFFSET 0x00000009
#define TXCALSTORE4_OSC_CAL_FINE_BITWIDTH 0x00000003
#define TXCALSTORE4_OSC_CAL_FINE_MASK 0x00000E00
#define TXCALSTORE4_OSC_CAL_FINE_ACCESS AW_CSR_READ_WRITE
#define TXCALSTORE4_OSC_CAL_FINE_RESET_VALUE 0x00000000

 
 
 
 
 
#define TXCALSTORE5_ADDR 0x02001200
#define TXCALSTORE5_SIZE 32

 
 
 
#define TXCALSTORE5_DS_OSC_CAL_OFFSET 0x00000000
#define TXCALSTORE5_DS_OSC_CAL_BITWIDTH 0x00000008
#define TXCALSTORE5_DS_OSC_CAL_MASK 0x000000FF
#define TXCALSTORE5_DS_OSC_CAL_ACCESS AW_CSR_READ_WRITE
#define TXCALSTORE5_DS_OSC_CAL_RESET_VALUE 0x00000000

 
 
 
#define TXCALSTORE5_VALID_OFFSET 0x00000008
#define TXCALSTORE5_VALID_BITWIDTH 0x00000001
#define TXCALSTORE5_VALID_MASK 0x00000100
#define TXCALSTORE5_VALID_ACCESS AW_CSR_READ_WRITE
#define TXCALSTORE5_VALID_RESET_VALUE 0x00000000

 
 
 
#define TXCALSTORE5_OSC_CAL_FINE_OFFSET 0x00000009
#define TXCALSTORE5_OSC_CAL_FINE_BITWIDTH 0x00000003
#define TXCALSTORE5_OSC_CAL_FINE_MASK 0x00000E00
#define TXCALSTORE5_OSC_CAL_FINE_ACCESS AW_CSR_READ_WRITE
#define TXCALSTORE5_OSC_CAL_FINE_RESET_VALUE 0x00000000

 
 
 
 
 
#define TXCALSTORE6_ADDR 0x02001204
#define TXCALSTORE6_SIZE 32

 
 
 
#define TXCALSTORE6_DS_OSC_CAL_OFFSET 0x00000000
#define TXCALSTORE6_DS_OSC_CAL_BITWIDTH 0x00000008
#define TXCALSTORE6_DS_OSC_CAL_MASK 0x000000FF
#define TXCALSTORE6_DS_OSC_CAL_ACCESS AW_CSR_READ_WRITE
#define TXCALSTORE6_DS_OSC_CAL_RESET_VALUE 0x00000000

 
 
 
#define TXCALSTORE6_VALID_OFFSET 0x00000008
#define TXCALSTORE6_VALID_BITWIDTH 0x00000001
#define TXCALSTORE6_VALID_MASK 0x00000100
#define TXCALSTORE6_VALID_ACCESS AW_CSR_READ_WRITE
#define TXCALSTORE6_VALID_RESET_VALUE 0x00000000

 
 
 
#define TXCALSTORE6_OSC_CAL_FINE_OFFSET 0x00000009
#define TXCALSTORE6_OSC_CAL_FINE_BITWIDTH 0x00000003
#define TXCALSTORE6_OSC_CAL_FINE_MASK 0x00000E00
#define TXCALSTORE6_OSC_CAL_FINE_ACCESS AW_CSR_READ_WRITE
#define TXCALSTORE6_OSC_CAL_FINE_RESET_VALUE 0x00000000

 
 
 
 
 
#define TXCALSTORE7_ADDR 0x02001208
#define TXCALSTORE7_SIZE 32

 
 
 
#define TXCALSTORE7_DS_OSC_CAL_OFFSET 0x00000000
#define TXCALSTORE7_DS_OSC_CAL_BITWIDTH 0x00000008
#define TXCALSTORE7_DS_OSC_CAL_MASK 0x000000FF
#define TXCALSTORE7_DS_OSC_CAL_ACCESS AW_CSR_READ_WRITE
#define TXCALSTORE7_DS_OSC_CAL_RESET_VALUE 0x00000000

 
 
 
#define TXCALSTORE7_VALID_OFFSET 0x00000008
#define TXCALSTORE7_VALID_BITWIDTH 0x00000001
#define TXCALSTORE7_VALID_MASK 0x00000100
#define TXCALSTORE7_VALID_ACCESS AW_CSR_READ_WRITE
#define TXCALSTORE7_VALID_RESET_VALUE 0x00000000

 
 
 
#define TXCALSTORE7_OSC_CAL_FINE_OFFSET 0x00000009
#define TXCALSTORE7_OSC_CAL_FINE_BITWIDTH 0x00000003
#define TXCALSTORE7_OSC_CAL_FINE_MASK 0x00000E00
#define TXCALSTORE7_OSC_CAL_FINE_ACCESS AW_CSR_READ_WRITE
#define TXCALSTORE7_OSC_CAL_FINE_RESET_VALUE 0x00000000

 
 
 
 
 
#define TXCALSTOREB0_ADDR 0x0200120C
#define TXCALSTOREB0_SIZE 32

 
 
 
#define TXCALSTOREB0_D90_DCD_NT_OFFSET 0x00000000
#define TXCALSTOREB0_D90_DCD_NT_BITWIDTH 0x00000007
#define TXCALSTOREB0_D90_DCD_NT_MASK 0x0000007F
#define TXCALSTOREB0_D90_DCD_NT_ACCESS AW_CSR_READ_WRITE
#define TXCALSTOREB0_D90_DCD_NT_RESET_VALUE 0x00000000

 
 
 
#define TXCALSTOREB0_D0_DCD_NT_OFFSET 0x00000007
#define TXCALSTOREB0_D0_DCD_NT_BITWIDTH 0x00000007
#define TXCALSTOREB0_D0_DCD_NT_MASK 0x00003F80
#define TXCALSTOREB0_D0_DCD_NT_ACCESS AW_CSR_READ_WRITE
#define TXCALSTOREB0_D0_DCD_NT_RESET_VALUE 0x00000000

 
 
 
#define TXCALSTOREB0_IQ_NT_OFFSET 0x0000000E
#define TXCALSTOREB0_IQ_NT_BITWIDTH 0x00000007
#define TXCALSTOREB0_IQ_NT_MASK 0x001FC000
#define TXCALSTOREB0_IQ_NT_ACCESS AW_CSR_READ_WRITE
#define TXCALSTOREB0_IQ_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define TXCALSTOREB1_ADDR 0x02001210
#define TXCALSTOREB1_SIZE 32

 
 
 
#define TXCALSTOREB1_D90_DCD_NT_OFFSET 0x00000000
#define TXCALSTOREB1_D90_DCD_NT_BITWIDTH 0x00000007
#define TXCALSTOREB1_D90_DCD_NT_MASK 0x0000007F
#define TXCALSTOREB1_D90_DCD_NT_ACCESS AW_CSR_READ_WRITE
#define TXCALSTOREB1_D90_DCD_NT_RESET_VALUE 0x00000000

 
 
 
#define TXCALSTOREB1_D0_DCD_NT_OFFSET 0x00000007
#define TXCALSTOREB1_D0_DCD_NT_BITWIDTH 0x00000007
#define TXCALSTOREB1_D0_DCD_NT_MASK 0x00003F80
#define TXCALSTOREB1_D0_DCD_NT_ACCESS AW_CSR_READ_WRITE
#define TXCALSTOREB1_D0_DCD_NT_RESET_VALUE 0x00000000

 
 
 
#define TXCALSTOREB1_IQ_NT_OFFSET 0x0000000E
#define TXCALSTOREB1_IQ_NT_BITWIDTH 0x00000007
#define TXCALSTOREB1_IQ_NT_MASK 0x001FC000
#define TXCALSTOREB1_IQ_NT_ACCESS AW_CSR_READ_WRITE
#define TXCALSTOREB1_IQ_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define TXCALSTOREB2_ADDR 0x02001214
#define TXCALSTOREB2_SIZE 32

 
 
 
#define TXCALSTOREB2_D90_DCD_NT_OFFSET 0x00000000
#define TXCALSTOREB2_D90_DCD_NT_BITWIDTH 0x00000007
#define TXCALSTOREB2_D90_DCD_NT_MASK 0x0000007F
#define TXCALSTOREB2_D90_DCD_NT_ACCESS AW_CSR_READ_WRITE
#define TXCALSTOREB2_D90_DCD_NT_RESET_VALUE 0x00000000

 
 
 
#define TXCALSTOREB2_D0_DCD_NT_OFFSET 0x00000007
#define TXCALSTOREB2_D0_DCD_NT_BITWIDTH 0x00000007
#define TXCALSTOREB2_D0_DCD_NT_MASK 0x00003F80
#define TXCALSTOREB2_D0_DCD_NT_ACCESS AW_CSR_READ_WRITE
#define TXCALSTOREB2_D0_DCD_NT_RESET_VALUE 0x00000000

 
 
 
#define TXCALSTOREB2_IQ_NT_OFFSET 0x0000000E
#define TXCALSTOREB2_IQ_NT_BITWIDTH 0x00000007
#define TXCALSTOREB2_IQ_NT_MASK 0x001FC000
#define TXCALSTOREB2_IQ_NT_ACCESS AW_CSR_READ_WRITE
#define TXCALSTOREB2_IQ_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define TXCALSTOREB3_ADDR 0x02001218
#define TXCALSTOREB3_SIZE 32

 
 
 
#define TXCALSTOREB3_D90_DCD_NT_OFFSET 0x00000000
#define TXCALSTOREB3_D90_DCD_NT_BITWIDTH 0x00000007
#define TXCALSTOREB3_D90_DCD_NT_MASK 0x0000007F
#define TXCALSTOREB3_D90_DCD_NT_ACCESS AW_CSR_READ_WRITE
#define TXCALSTOREB3_D90_DCD_NT_RESET_VALUE 0x00000000

 
 
 
#define TXCALSTOREB3_D0_DCD_NT_OFFSET 0x00000007
#define TXCALSTOREB3_D0_DCD_NT_BITWIDTH 0x00000007
#define TXCALSTOREB3_D0_DCD_NT_MASK 0x00003F80
#define TXCALSTOREB3_D0_DCD_NT_ACCESS AW_CSR_READ_WRITE
#define TXCALSTOREB3_D0_DCD_NT_RESET_VALUE 0x00000000

 
 
 
#define TXCALSTOREB3_IQ_NT_OFFSET 0x0000000E
#define TXCALSTOREB3_IQ_NT_BITWIDTH 0x00000007
#define TXCALSTOREB3_IQ_NT_MASK 0x001FC000
#define TXCALSTOREB3_IQ_NT_ACCESS AW_CSR_READ_WRITE
#define TXCALSTOREB3_IQ_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define TXCALSTOREB4_ADDR 0x0200121C
#define TXCALSTOREB4_SIZE 32

 
 
 
#define TXCALSTOREB4_D90_DCD_NT_OFFSET 0x00000000
#define TXCALSTOREB4_D90_DCD_NT_BITWIDTH 0x00000007
#define TXCALSTOREB4_D90_DCD_NT_MASK 0x0000007F
#define TXCALSTOREB4_D90_DCD_NT_ACCESS AW_CSR_READ_WRITE
#define TXCALSTOREB4_D90_DCD_NT_RESET_VALUE 0x00000000

 
 
 
#define TXCALSTOREB4_D0_DCD_NT_OFFSET 0x00000007
#define TXCALSTOREB4_D0_DCD_NT_BITWIDTH 0x00000007
#define TXCALSTOREB4_D0_DCD_NT_MASK 0x00003F80
#define TXCALSTOREB4_D0_DCD_NT_ACCESS AW_CSR_READ_WRITE
#define TXCALSTOREB4_D0_DCD_NT_RESET_VALUE 0x00000000

 
 
 
#define TXCALSTOREB4_IQ_NT_OFFSET 0x0000000E
#define TXCALSTOREB4_IQ_NT_BITWIDTH 0x00000007
#define TXCALSTOREB4_IQ_NT_MASK 0x001FC000
#define TXCALSTOREB4_IQ_NT_ACCESS AW_CSR_READ_WRITE
#define TXCALSTOREB4_IQ_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define TXCALSTOREB5_ADDR 0x02001220
#define TXCALSTOREB5_SIZE 32

 
 
 
#define TXCALSTOREB5_D90_DCD_NT_OFFSET 0x00000000
#define TXCALSTOREB5_D90_DCD_NT_BITWIDTH 0x00000007
#define TXCALSTOREB5_D90_DCD_NT_MASK 0x0000007F
#define TXCALSTOREB5_D90_DCD_NT_ACCESS AW_CSR_READ_WRITE
#define TXCALSTOREB5_D90_DCD_NT_RESET_VALUE 0x00000000

 
 
 
#define TXCALSTOREB5_D0_DCD_NT_OFFSET 0x00000007
#define TXCALSTOREB5_D0_DCD_NT_BITWIDTH 0x00000007
#define TXCALSTOREB5_D0_DCD_NT_MASK 0x00003F80
#define TXCALSTOREB5_D0_DCD_NT_ACCESS AW_CSR_READ_WRITE
#define TXCALSTOREB5_D0_DCD_NT_RESET_VALUE 0x00000000

 
 
 
#define TXCALSTOREB5_IQ_NT_OFFSET 0x0000000E
#define TXCALSTOREB5_IQ_NT_BITWIDTH 0x00000007
#define TXCALSTOREB5_IQ_NT_MASK 0x001FC000
#define TXCALSTOREB5_IQ_NT_ACCESS AW_CSR_READ_WRITE
#define TXCALSTOREB5_IQ_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define TXCALSTOREB6_ADDR 0x02001224
#define TXCALSTOREB6_SIZE 32

 
 
 
#define TXCALSTOREB6_D90_DCD_NT_OFFSET 0x00000000
#define TXCALSTOREB6_D90_DCD_NT_BITWIDTH 0x00000007
#define TXCALSTOREB6_D90_DCD_NT_MASK 0x0000007F
#define TXCALSTOREB6_D90_DCD_NT_ACCESS AW_CSR_READ_WRITE
#define TXCALSTOREB6_D90_DCD_NT_RESET_VALUE 0x00000000

 
 
 
#define TXCALSTOREB6_D0_DCD_NT_OFFSET 0x00000007
#define TXCALSTOREB6_D0_DCD_NT_BITWIDTH 0x00000007
#define TXCALSTOREB6_D0_DCD_NT_MASK 0x00003F80
#define TXCALSTOREB6_D0_DCD_NT_ACCESS AW_CSR_READ_WRITE
#define TXCALSTOREB6_D0_DCD_NT_RESET_VALUE 0x00000000

 
 
 
#define TXCALSTOREB6_IQ_NT_OFFSET 0x0000000E
#define TXCALSTOREB6_IQ_NT_BITWIDTH 0x00000007
#define TXCALSTOREB6_IQ_NT_MASK 0x001FC000
#define TXCALSTOREB6_IQ_NT_ACCESS AW_CSR_READ_WRITE
#define TXCALSTOREB6_IQ_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define TXCALSTOREB7_ADDR 0x02001228
#define TXCALSTOREB7_SIZE 32

 
 
 
#define TXCALSTOREB7_D90_DCD_NT_OFFSET 0x00000000
#define TXCALSTOREB7_D90_DCD_NT_BITWIDTH 0x00000007
#define TXCALSTOREB7_D90_DCD_NT_MASK 0x0000007F
#define TXCALSTOREB7_D90_DCD_NT_ACCESS AW_CSR_READ_WRITE
#define TXCALSTOREB7_D90_DCD_NT_RESET_VALUE 0x00000000

 
 
 
#define TXCALSTOREB7_D0_DCD_NT_OFFSET 0x00000007
#define TXCALSTOREB7_D0_DCD_NT_BITWIDTH 0x00000007
#define TXCALSTOREB7_D0_DCD_NT_MASK 0x00003F80
#define TXCALSTOREB7_D0_DCD_NT_ACCESS AW_CSR_READ_WRITE
#define TXCALSTOREB7_D0_DCD_NT_RESET_VALUE 0x00000000

 
 
 
#define TXCALSTOREB7_IQ_NT_OFFSET 0x0000000E
#define TXCALSTOREB7_IQ_NT_BITWIDTH 0x00000007
#define TXCALSTOREB7_IQ_NT_MASK 0x001FC000
#define TXCALSTOREB7_IQ_NT_ACCESS AW_CSR_READ_WRITE
#define TXCALSTOREB7_IQ_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define TXIFFSM_CTRL_ADDR 0x0200122C
#define TXIFFSM_CTRL_SIZE 32

 
 
 
#define TXIFFSM_CTRL_TXIFFSM_CMN_PUP_POWER_STATE_OFFSET 0x00000000
#define TXIFFSM_CTRL_TXIFFSM_CMN_PUP_POWER_STATE_BITWIDTH 0x00000003
#define TXIFFSM_CTRL_TXIFFSM_CMN_PUP_POWER_STATE_MASK 0x00000007
#define TXIFFSM_CTRL_TXIFFSM_CMN_PUP_POWER_STATE_ACCESS AW_CSR_READ_WRITE
#define TXIFFSM_CTRL_TXIFFSM_CMN_PUP_POWER_STATE_RESET_VALUE 0x00000003

 
 
 
#define TXIFFSM_CTRL_TXIFFSM_L1CTRL_OFFSET 0x00000003
#define TXIFFSM_CTRL_TXIFFSM_L1CTRL_BITWIDTH 0x00000008
#define TXIFFSM_CTRL_TXIFFSM_L1CTRL_MASK 0x000007F8
#define TXIFFSM_CTRL_TXIFFSM_L1CTRL_ACCESS AW_CSR_READ_WRITE
#define TXIFFSM_CTRL_TXIFFSM_L1CTRL_RESET_VALUE 0x00000060

 
 
 
#define TXIFFSM_CTRL_TXIFFSM_INIT_RATE_OFFSET 0x0000000B
#define TXIFFSM_CTRL_TXIFFSM_INIT_RATE_BITWIDTH 0x00000003
#define TXIFFSM_CTRL_TXIFFSM_INIT_RATE_MASK 0x00003800
#define TXIFFSM_CTRL_TXIFFSM_INIT_RATE_ACCESS AW_CSR_READ_WRITE
#define TXIFFSM_CTRL_TXIFFSM_INIT_RATE_RESET_VALUE 0x00000000

 
 
 
#define TXIFFSM_CTRL_TXIFFSM_INIT_WIDTH_OFFSET 0x00000010
#define TXIFFSM_CTRL_TXIFFSM_INIT_WIDTH_BITWIDTH 0x00000004
#define TXIFFSM_CTRL_TXIFFSM_INIT_WIDTH_MASK 0x000F0000
#define TXIFFSM_CTRL_TXIFFSM_INIT_WIDTH_ACCESS AW_CSR_READ_WRITE
#define TXIFFSM_CTRL_TXIFFSM_INIT_WIDTH_RESET_VALUE 0x00000000

 
 
 
#define TXIFFSM_CTRL_TXIFFSM_INIT_PAM_OFFSET 0x00000014
#define TXIFFSM_CTRL_TXIFFSM_INIT_PAM_BITWIDTH 0x00000001
#define TXIFFSM_CTRL_TXIFFSM_INIT_PAM_MASK 0x00100000
#define TXIFFSM_CTRL_TXIFFSM_INIT_PAM_ACCESS AW_CSR_READ_WRITE
#define TXIFFSM_CTRL_TXIFFSM_INIT_PAM_RESET_VALUE 0x00000000

 
 
 
#define TXIFFSM_CTRL_TXIFFSM_INIT_OFFSET 0x00000015
#define TXIFFSM_CTRL_TXIFFSM_INIT_BITWIDTH 0x00000001
#define TXIFFSM_CTRL_TXIFFSM_INIT_MASK 0x00200000
#define TXIFFSM_CTRL_TXIFFSM_INIT_ACCESS AW_CSR_READ_WRITE
#define TXIFFSM_CTRL_TXIFFSM_INIT_RESET_VALUE 0x00000000

 
 
 
#define TXIFFSM_CTRL_TXIFFSM_GENERAL_REQ_A_OFFSET 0x00000016
#define TXIFFSM_CTRL_TXIFFSM_GENERAL_REQ_A_BITWIDTH 0x00000001
#define TXIFFSM_CTRL_TXIFFSM_GENERAL_REQ_A_MASK 0x00400000
#define TXIFFSM_CTRL_TXIFFSM_GENERAL_REQ_A_ACCESS AW_CSR_READ_WRITE
#define TXIFFSM_CTRL_TXIFFSM_GENERAL_REQ_A_RESET_VALUE 0x00000000

 
 
 
#define TXIFFSM_CTRL_TXIFFSM_RCHNG_AFTER_RESET_OFFSET 0x00000017
#define TXIFFSM_CTRL_TXIFFSM_RCHNG_AFTER_RESET_BITWIDTH 0x00000001
#define TXIFFSM_CTRL_TXIFFSM_RCHNG_AFTER_RESET_MASK 0x00800000
#define TXIFFSM_CTRL_TXIFFSM_RCHNG_AFTER_RESET_ACCESS AW_CSR_READ_WRITE
#define TXIFFSM_CTRL_TXIFFSM_RCHNG_AFTER_RESET_RESET_VALUE 0x00000000

 
 
 
 
 
#define TXIFFSM_STAT_ADDR 0x02001230
#define TXIFFSM_STAT_SIZE 32

 
 
 
#define TXIFFSM_STAT_TXIFFSM_STATE_OFFSET 0x00000000
#define TXIFFSM_STAT_TXIFFSM_STATE_BITWIDTH 0x00000006
#define TXIFFSM_STAT_TXIFFSM_STATE_MASK 0x0000003F
#define TXIFFSM_STAT_TXIFFSM_STATE_ACCESS AW_CSR_READ_ONLY
#define TXIFFSM_STAT_TXIFFSM_STATE_RESET_VALUE 0x00000000

 
 
 
#define TXIFFSM_STAT_TXIFFSM_GENERAL_ACK_OFFSET 0x00000006
#define TXIFFSM_STAT_TXIFFSM_GENERAL_ACK_BITWIDTH 0x00000001
#define TXIFFSM_STAT_TXIFFSM_GENERAL_ACK_MASK 0x00000040
#define TXIFFSM_STAT_TXIFFSM_GENERAL_ACK_ACCESS AW_CSR_READ_ONLY
#define TXIFFSM_STAT_TXIFFSM_GENERAL_ACK_RESET_VALUE 0x00000000

 
 
 
#define TXIFFSM_STAT_PCIE_SRIS_NT_OFFSET 0x00000007
#define TXIFFSM_STAT_PCIE_SRIS_NT_BITWIDTH 0x00000001
#define TXIFFSM_STAT_PCIE_SRIS_NT_MASK 0x00000080
#define TXIFFSM_STAT_PCIE_SRIS_NT_ACCESS AW_CSR_READ_ONLY
#define TXIFFSM_STAT_PCIE_SRIS_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define TXMFSM_ADDR_OFFSET_REG1_ADDR 0x02001234
#define TXMFSM_ADDR_OFFSET_REG1_SIZE 32

 
 
 
#define TXMFSM_ADDR_OFFSET_REG1_TXMFSM_ADDR_OFFSET_R0_OFFSET 0x00000000
#define TXMFSM_ADDR_OFFSET_REG1_TXMFSM_ADDR_OFFSET_R0_BITWIDTH 0x00000010
#define TXMFSM_ADDR_OFFSET_REG1_TXMFSM_ADDR_OFFSET_R0_MASK 0x0000FFFF
#define TXMFSM_ADDR_OFFSET_REG1_TXMFSM_ADDR_OFFSET_R0_ACCESS AW_CSR_READ_WRITE
#define TXMFSM_ADDR_OFFSET_REG1_TXMFSM_ADDR_OFFSET_R0_RESET_VALUE 0x00000000

 
 
 
#define TXMFSM_ADDR_OFFSET_REG1_TXMFSM_ADDR_OFFSET_R1_OFFSET 0x00000010
#define TXMFSM_ADDR_OFFSET_REG1_TXMFSM_ADDR_OFFSET_R1_BITWIDTH 0x00000010
#define TXMFSM_ADDR_OFFSET_REG1_TXMFSM_ADDR_OFFSET_R1_MASK 0xFFFF0000
#define TXMFSM_ADDR_OFFSET_REG1_TXMFSM_ADDR_OFFSET_R1_ACCESS AW_CSR_READ_WRITE
#define TXMFSM_ADDR_OFFSET_REG1_TXMFSM_ADDR_OFFSET_R1_RESET_VALUE 0x00000004

 
 
 
 
 
#define TXMFSM_ADDR_OFFSET_REG2_ADDR 0x02001238
#define TXMFSM_ADDR_OFFSET_REG2_SIZE 32

 
 
 
#define TXMFSM_ADDR_OFFSET_REG2_TXMFSM_ADDR_OFFSET_R2_OFFSET 0x00000000
#define TXMFSM_ADDR_OFFSET_REG2_TXMFSM_ADDR_OFFSET_R2_BITWIDTH 0x00000010
#define TXMFSM_ADDR_OFFSET_REG2_TXMFSM_ADDR_OFFSET_R2_MASK 0x0000FFFF
#define TXMFSM_ADDR_OFFSET_REG2_TXMFSM_ADDR_OFFSET_R2_ACCESS AW_CSR_READ_WRITE
#define TXMFSM_ADDR_OFFSET_REG2_TXMFSM_ADDR_OFFSET_R2_RESET_VALUE 0x00000008

 
 
 
#define TXMFSM_ADDR_OFFSET_REG2_TXMFSM_ADDR_OFFSET_R3_OFFSET 0x00000010
#define TXMFSM_ADDR_OFFSET_REG2_TXMFSM_ADDR_OFFSET_R3_BITWIDTH 0x00000010
#define TXMFSM_ADDR_OFFSET_REG2_TXMFSM_ADDR_OFFSET_R3_MASK 0xFFFF0000
#define TXMFSM_ADDR_OFFSET_REG2_TXMFSM_ADDR_OFFSET_R3_ACCESS AW_CSR_READ_WRITE
#define TXMFSM_ADDR_OFFSET_REG2_TXMFSM_ADDR_OFFSET_R3_RESET_VALUE 0x0000000C

 
 
 
 
 
#define TXMFSM_ADDR_OFFSET_REG3_ADDR 0x0200123C
#define TXMFSM_ADDR_OFFSET_REG3_SIZE 32

 
 
 
#define TXMFSM_ADDR_OFFSET_REG3_TXMFSM_ADDR_OFFSET_R4_OFFSET 0x00000000
#define TXMFSM_ADDR_OFFSET_REG3_TXMFSM_ADDR_OFFSET_R4_BITWIDTH 0x00000010
#define TXMFSM_ADDR_OFFSET_REG3_TXMFSM_ADDR_OFFSET_R4_MASK 0x0000FFFF
#define TXMFSM_ADDR_OFFSET_REG3_TXMFSM_ADDR_OFFSET_R4_ACCESS AW_CSR_READ_WRITE
#define TXMFSM_ADDR_OFFSET_REG3_TXMFSM_ADDR_OFFSET_R4_RESET_VALUE 0x00000010

 
 
 
#define TXMFSM_ADDR_OFFSET_REG3_TXMFSM_ADDR_OFFSET_R5_OFFSET 0x00000010
#define TXMFSM_ADDR_OFFSET_REG3_TXMFSM_ADDR_OFFSET_R5_BITWIDTH 0x00000010
#define TXMFSM_ADDR_OFFSET_REG3_TXMFSM_ADDR_OFFSET_R5_MASK 0xFFFF0000
#define TXMFSM_ADDR_OFFSET_REG3_TXMFSM_ADDR_OFFSET_R5_ACCESS AW_CSR_READ_WRITE
#define TXMFSM_ADDR_OFFSET_REG3_TXMFSM_ADDR_OFFSET_R5_RESET_VALUE 0x00000014

 
 
 
 
 
#define TXMFSM_ADDR_OFFSET_REG4_ADDR 0x02001240
#define TXMFSM_ADDR_OFFSET_REG4_SIZE 32

 
 
 
#define TXMFSM_ADDR_OFFSET_REG4_TXMFSM_ADDR_OFFSET_R6_OFFSET 0x00000000
#define TXMFSM_ADDR_OFFSET_REG4_TXMFSM_ADDR_OFFSET_R6_BITWIDTH 0x00000010
#define TXMFSM_ADDR_OFFSET_REG4_TXMFSM_ADDR_OFFSET_R6_MASK 0x0000FFFF
#define TXMFSM_ADDR_OFFSET_REG4_TXMFSM_ADDR_OFFSET_R6_ACCESS AW_CSR_READ_WRITE
#define TXMFSM_ADDR_OFFSET_REG4_TXMFSM_ADDR_OFFSET_R6_RESET_VALUE 0x00000018

 
 
 
#define TXMFSM_ADDR_OFFSET_REG4_TXMFSM_ADDR_OFFSET_R7_OFFSET 0x00000010
#define TXMFSM_ADDR_OFFSET_REG4_TXMFSM_ADDR_OFFSET_R7_BITWIDTH 0x00000010
#define TXMFSM_ADDR_OFFSET_REG4_TXMFSM_ADDR_OFFSET_R7_MASK 0xFFFF0000
#define TXMFSM_ADDR_OFFSET_REG4_TXMFSM_ADDR_OFFSET_R7_ACCESS AW_CSR_READ_WRITE
#define TXMFSM_ADDR_OFFSET_REG4_TXMFSM_ADDR_OFFSET_R7_RESET_VALUE 0x0000001C

 
 
 
 
 
#define TXMFSM_ADDRESS_REG1_ADDR 0x02001244
#define TXMFSM_ADDRESS_REG1_SIZE 32

 
 
 
#define TXMFSM_ADDRESS_REG1_TXMFSM_CSR_ADDRESS_START_OFFSET 0x00000000
#define TXMFSM_ADDRESS_REG1_TXMFSM_CSR_ADDRESS_START_BITWIDTH 0x00000010
#define TXMFSM_ADDRESS_REG1_TXMFSM_CSR_ADDRESS_START_MASK 0x0000FFFF
#define TXMFSM_ADDRESS_REG1_TXMFSM_CSR_ADDRESS_START_ACCESS AW_CSR_READ_WRITE
#define TXMFSM_ADDRESS_REG1_TXMFSM_CSR_ADDRESS_START_RESET_VALUE 0x00000000

 
 
 
#define TXMFSM_ADDRESS_REG1_TXMFSM_INSTR_ADDRESS_START_OFFSET 0x00000010
#define TXMFSM_ADDRESS_REG1_TXMFSM_INSTR_ADDRESS_START_BITWIDTH 0x00000010
#define TXMFSM_ADDRESS_REG1_TXMFSM_INSTR_ADDRESS_START_MASK 0xFFFF0000
#define TXMFSM_ADDRESS_REG1_TXMFSM_INSTR_ADDRESS_START_ACCESS AW_CSR_READ_WRITE
#define TXMFSM_ADDRESS_REG1_TXMFSM_INSTR_ADDRESS_START_RESET_VALUE 0x00000000

 
 
 
 
 
#define TXMFSM_ADDRESS_REG2_ADDR 0x02001248
#define TXMFSM_ADDRESS_REG2_SIZE 32

 
 
 
#define TXMFSM_ADDRESS_REG2_TXMFSM_SRAM_ADDRESS_START_OFFSET 0x00000000
#define TXMFSM_ADDRESS_REG2_TXMFSM_SRAM_ADDRESS_START_BITWIDTH 0x00000010
#define TXMFSM_ADDRESS_REG2_TXMFSM_SRAM_ADDRESS_START_MASK 0x0000FFFF
#define TXMFSM_ADDRESS_REG2_TXMFSM_SRAM_ADDRESS_START_ACCESS AW_CSR_READ_WRITE
#define TXMFSM_ADDRESS_REG2_TXMFSM_SRAM_ADDRESS_START_RESET_VALUE 0x00000000

 
 
 
 
 
#define TXMFSM_CMN_STATE_ADDR 0x0200124C
#define TXMFSM_CMN_STATE_SIZE 32

 
 
 
#define TXMFSM_CMN_STATE_REQ_A_OFFSET 0x00000000
#define TXMFSM_CMN_STATE_REQ_A_BITWIDTH 0x00000001
#define TXMFSM_CMN_STATE_REQ_A_MASK 0x00000001
#define TXMFSM_CMN_STATE_REQ_A_ACCESS AW_CSR_READ_WRITE
#define TXMFSM_CMN_STATE_REQ_A_RESET_VALUE 0x00000000

 
 
 
#define TXMFSM_CMN_STATE_STATE_U_OFFSET 0x00000001
#define TXMFSM_CMN_STATE_STATE_U_BITWIDTH 0x00000002
#define TXMFSM_CMN_STATE_STATE_U_MASK 0x00000006
#define TXMFSM_CMN_STATE_STATE_U_ACCESS AW_CSR_READ_WRITE
#define TXMFSM_CMN_STATE_STATE_U_RESET_VALUE 0x00000000

 
 
 
#define TXMFSM_CMN_STATE_ENABLE_OFFSET 0x00000003
#define TXMFSM_CMN_STATE_ENABLE_BITWIDTH 0x00000001
#define TXMFSM_CMN_STATE_ENABLE_MASK 0x00000008
#define TXMFSM_CMN_STATE_ENABLE_ACCESS AW_CSR_READ_WRITE
#define TXMFSM_CMN_STATE_ENABLE_RESET_VALUE 0x00000001

 
 
 
 
 
#define TXMFSM_CMN_STATE_RDREG_ADDR 0x02001250
#define TXMFSM_CMN_STATE_RDREG_SIZE 32

 
 
 
#define TXMFSM_CMN_STATE_RDREG_ACK_A_OFFSET 0x00000000
#define TXMFSM_CMN_STATE_RDREG_ACK_A_BITWIDTH 0x00000001
#define TXMFSM_CMN_STATE_RDREG_ACK_A_MASK 0x00000001
#define TXMFSM_CMN_STATE_RDREG_ACK_A_ACCESS AW_CSR_READ_ONLY
#define TXMFSM_CMN_STATE_RDREG_ACK_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define TXMFSM_LOG_CTRL_ADDR 0x02001254
#define TXMFSM_LOG_CTRL_SIZE 32

 
 
 
#define TXMFSM_LOG_CTRL_EN_OFFSET 0x00000000
#define TXMFSM_LOG_CTRL_EN_BITWIDTH 0x00000001
#define TXMFSM_LOG_CTRL_EN_MASK 0x00000001
#define TXMFSM_LOG_CTRL_EN_ACCESS AW_CSR_READ_WRITE
#define TXMFSM_LOG_CTRL_EN_RESET_VALUE 0x00000000

 
 
 
 
 
#define TXMFSM_LOG_RDREG1_ADDR 0x02001258
#define TXMFSM_LOG_RDREG1_SIZE 32

 
 
 
#define TXMFSM_LOG_RDREG1_LOG0_OFFSET 0x00000000
#define TXMFSM_LOG_RDREG1_LOG0_BITWIDTH 0x00000010
#define TXMFSM_LOG_RDREG1_LOG0_MASK 0x0000FFFF
#define TXMFSM_LOG_RDREG1_LOG0_ACCESS AW_CSR_READ_ONLY
#define TXMFSM_LOG_RDREG1_LOG0_RESET_VALUE 0x00000000

 
 
 
#define TXMFSM_LOG_RDREG1_LOG1_OFFSET 0x00000010
#define TXMFSM_LOG_RDREG1_LOG1_BITWIDTH 0x00000010
#define TXMFSM_LOG_RDREG1_LOG1_MASK 0xFFFF0000
#define TXMFSM_LOG_RDREG1_LOG1_ACCESS AW_CSR_READ_ONLY
#define TXMFSM_LOG_RDREG1_LOG1_RESET_VALUE 0x00000000

 
 
 
 
 
#define TXMFSM_LOG_RDREG2_ADDR 0x0200125C
#define TXMFSM_LOG_RDREG2_SIZE 32

 
 
 
#define TXMFSM_LOG_RDREG2_LOG2_OFFSET 0x00000000
#define TXMFSM_LOG_RDREG2_LOG2_BITWIDTH 0x00000010
#define TXMFSM_LOG_RDREG2_LOG2_MASK 0x0000FFFF
#define TXMFSM_LOG_RDREG2_LOG2_ACCESS AW_CSR_READ_ONLY
#define TXMFSM_LOG_RDREG2_LOG2_RESET_VALUE 0x00000000

 
 
 
#define TXMFSM_LOG_RDREG2_LOG3_OFFSET 0x00000010
#define TXMFSM_LOG_RDREG2_LOG3_BITWIDTH 0x00000010
#define TXMFSM_LOG_RDREG2_LOG3_MASK 0xFFFF0000
#define TXMFSM_LOG_RDREG2_LOG3_ACCESS AW_CSR_READ_ONLY
#define TXMFSM_LOG_RDREG2_LOG3_RESET_VALUE 0x00000000

 
 
 
 
 
#define TXMFSM_LOG_RDREG3_ADDR 0x02001260
#define TXMFSM_LOG_RDREG3_SIZE 32

 
 
 
#define TXMFSM_LOG_RDREG3_LOG4_OFFSET 0x00000000
#define TXMFSM_LOG_RDREG3_LOG4_BITWIDTH 0x00000010
#define TXMFSM_LOG_RDREG3_LOG4_MASK 0x0000FFFF
#define TXMFSM_LOG_RDREG3_LOG4_ACCESS AW_CSR_READ_ONLY
#define TXMFSM_LOG_RDREG3_LOG4_RESET_VALUE 0x00000000

 
 
 
#define TXMFSM_LOG_RDREG3_LOG5_OFFSET 0x00000010
#define TXMFSM_LOG_RDREG3_LOG5_BITWIDTH 0x00000010
#define TXMFSM_LOG_RDREG3_LOG5_MASK 0xFFFF0000
#define TXMFSM_LOG_RDREG3_LOG5_ACCESS AW_CSR_READ_ONLY
#define TXMFSM_LOG_RDREG3_LOG5_RESET_VALUE 0x00000000

 
 
 
 
 
#define TXMFSM_LOG_RDREG4_ADDR 0x02001264
#define TXMFSM_LOG_RDREG4_SIZE 32

 
 
 
#define TXMFSM_LOG_RDREG4_LOG6_OFFSET 0x00000000
#define TXMFSM_LOG_RDREG4_LOG6_BITWIDTH 0x00000010
#define TXMFSM_LOG_RDREG4_LOG6_MASK 0x0000FFFF
#define TXMFSM_LOG_RDREG4_LOG6_ACCESS AW_CSR_READ_ONLY
#define TXMFSM_LOG_RDREG4_LOG6_RESET_VALUE 0x00000000

 
 
 
#define TXMFSM_LOG_RDREG4_LOG7_OFFSET 0x00000010
#define TXMFSM_LOG_RDREG4_LOG7_BITWIDTH 0x00000010
#define TXMFSM_LOG_RDREG4_LOG7_MASK 0xFFFF0000
#define TXMFSM_LOG_RDREG4_LOG7_ACCESS AW_CSR_READ_ONLY
#define TXMFSM_LOG_RDREG4_LOG7_RESET_VALUE 0x00000000

 
 
 
 
 
#define TXMFSM_LOG_RDREG5_ADDR 0x02001268
#define TXMFSM_LOG_RDREG5_SIZE 32

 
 
 
#define TXMFSM_LOG_RDREG5_LOG8_OFFSET 0x00000000
#define TXMFSM_LOG_RDREG5_LOG8_BITWIDTH 0x00000010
#define TXMFSM_LOG_RDREG5_LOG8_MASK 0x0000FFFF
#define TXMFSM_LOG_RDREG5_LOG8_ACCESS AW_CSR_READ_ONLY
#define TXMFSM_LOG_RDREG5_LOG8_RESET_VALUE 0x00000000

 
 
 
#define TXMFSM_LOG_RDREG5_LOG9_OFFSET 0x00000010
#define TXMFSM_LOG_RDREG5_LOG9_BITWIDTH 0x00000010
#define TXMFSM_LOG_RDREG5_LOG9_MASK 0xFFFF0000
#define TXMFSM_LOG_RDREG5_LOG9_ACCESS AW_CSR_READ_ONLY
#define TXMFSM_LOG_RDREG5_LOG9_RESET_VALUE 0x00000000

 
 
 
 
 
#define TXMFSM_OVR_ADDR 0x0200126C
#define TXMFSM_OVR_SIZE 32

 
 
 
 
 
#define TXMFSM_OVR_TXMFSM_OVR_ENA_OFFSET 0x00000000
#define TXMFSM_OVR_TXMFSM_OVR_ENA_BITWIDTH 0x00000001
#define TXMFSM_OVR_TXMFSM_OVR_ENA_MASK 0x00000001
#define TXMFSM_OVR_TXMFSM_OVR_ENA_ACCESS AW_CSR_READ_WRITE
#define TXMFSM_OVR_TXMFSM_OVR_ENA_RESET_VALUE 0x00000000

 
 
 
#define TXMFSM_OVR_TXMFSM_ACK_OVR_OFFSET 0x00000001
#define TXMFSM_OVR_TXMFSM_ACK_OVR_BITWIDTH 0x00000001
#define TXMFSM_OVR_TXMFSM_ACK_OVR_MASK 0x00000002
#define TXMFSM_OVR_TXMFSM_ACK_OVR_ACCESS AW_CSR_READ_WRITE
#define TXMFSM_OVR_TXMFSM_ACK_OVR_RESET_VALUE 0x00000000

 
 
 
#define TXMFSM_OVR_TXMFSM_RUNNING_OVR_OFFSET 0x00000002
#define TXMFSM_OVR_TXMFSM_RUNNING_OVR_BITWIDTH 0x00000001
#define TXMFSM_OVR_TXMFSM_RUNNING_OVR_MASK 0x00000004
#define TXMFSM_OVR_TXMFSM_RUNNING_OVR_ACCESS AW_CSR_READ_WRITE
#define TXMFSM_OVR_TXMFSM_RUNNING_OVR_RESET_VALUE 0x00000000

 
 
 
#define TXMFSM_OVR_TXMFSM_FREEZE_OFFSET 0x00000003
#define TXMFSM_OVR_TXMFSM_FREEZE_BITWIDTH 0x00000001
#define TXMFSM_OVR_TXMFSM_FREEZE_MASK 0x00000008
#define TXMFSM_OVR_TXMFSM_FREEZE_ACCESS AW_CSR_READ_WRITE
#define TXMFSM_OVR_TXMFSM_FREEZE_RESET_VALUE 0x00000000

 
 
 
 
 
#define TXMFSM_PTR_GENERAL_ADDR 0x02001270
#define TXMFSM_PTR_GENERAL_SIZE 32

 
 
 
#define TXMFSM_PTR_GENERAL_TXMFSM_GENERAL_START_OFFSET 0x00000000
#define TXMFSM_PTR_GENERAL_TXMFSM_GENERAL_START_BITWIDTH 0x00000010
#define TXMFSM_PTR_GENERAL_TXMFSM_GENERAL_START_MASK 0x0000FFFF
#define TXMFSM_PTR_GENERAL_TXMFSM_GENERAL_START_ACCESS AW_CSR_READ_WRITE
#define TXMFSM_PTR_GENERAL_TXMFSM_GENERAL_START_RESET_VALUE 0x00000000

 
 
 
#define TXMFSM_PTR_GENERAL_TXMFSM_LOCKLOSS_START_OFFSET 0x00000010
#define TXMFSM_PTR_GENERAL_TXMFSM_LOCKLOSS_START_BITWIDTH 0x00000010
#define TXMFSM_PTR_GENERAL_TXMFSM_LOCKLOSS_START_MASK 0xFFFF0000
#define TXMFSM_PTR_GENERAL_TXMFSM_LOCKLOSS_START_ACCESS AW_CSR_READ_WRITE
#define TXMFSM_PTR_GENERAL_TXMFSM_LOCKLOSS_START_RESET_VALUE 0x00000000

 
 
 
 
 
#define TXMFSM_PTR_PDN_RATE_REG1_ADDR 0x02001274
#define TXMFSM_PTR_PDN_RATE_REG1_SIZE 32

 
 
 
#define TXMFSM_PTR_PDN_RATE_REG1_TXMFSM_PDN_RATEA_START_OFFSET 0x00000000
#define TXMFSM_PTR_PDN_RATE_REG1_TXMFSM_PDN_RATEA_START_BITWIDTH 0x00000010
#define TXMFSM_PTR_PDN_RATE_REG1_TXMFSM_PDN_RATEA_START_MASK 0x0000FFFF
#define TXMFSM_PTR_PDN_RATE_REG1_TXMFSM_PDN_RATEA_START_ACCESS AW_CSR_READ_WRITE
#define TXMFSM_PTR_PDN_RATE_REG1_TXMFSM_PDN_RATEA_START_RESET_VALUE 0x00000000

 
 
 
#define TXMFSM_PTR_PDN_RATE_REG1_TXMFSM_PDN_RATEA_END_OFFSET 0x00000010
#define TXMFSM_PTR_PDN_RATE_REG1_TXMFSM_PDN_RATEA_END_BITWIDTH 0x00000010
#define TXMFSM_PTR_PDN_RATE_REG1_TXMFSM_PDN_RATEA_END_MASK 0xFFFF0000
#define TXMFSM_PTR_PDN_RATE_REG1_TXMFSM_PDN_RATEA_END_ACCESS AW_CSR_READ_WRITE
#define TXMFSM_PTR_PDN_RATE_REG1_TXMFSM_PDN_RATEA_END_RESET_VALUE 0x00000000

 
 
 
 
 
#define TXMFSM_PTR_PDN_RATE_REG2_ADDR 0x02001278
#define TXMFSM_PTR_PDN_RATE_REG2_SIZE 32

 
 
 
#define TXMFSM_PTR_PDN_RATE_REG2_TXMFSM_PDN_RATEB_START_OFFSET 0x00000000
#define TXMFSM_PTR_PDN_RATE_REG2_TXMFSM_PDN_RATEB_START_BITWIDTH 0x00000010
#define TXMFSM_PTR_PDN_RATE_REG2_TXMFSM_PDN_RATEB_START_MASK 0x0000FFFF
#define TXMFSM_PTR_PDN_RATE_REG2_TXMFSM_PDN_RATEB_START_ACCESS AW_CSR_READ_WRITE
#define TXMFSM_PTR_PDN_RATE_REG2_TXMFSM_PDN_RATEB_START_RESET_VALUE 0x00000000

 
 
 
#define TXMFSM_PTR_PDN_RATE_REG2_TXMFSM_PDN_RATEB_END_OFFSET 0x00000010
#define TXMFSM_PTR_PDN_RATE_REG2_TXMFSM_PDN_RATEB_END_BITWIDTH 0x00000010
#define TXMFSM_PTR_PDN_RATE_REG2_TXMFSM_PDN_RATEB_END_MASK 0xFFFF0000
#define TXMFSM_PTR_PDN_RATE_REG2_TXMFSM_PDN_RATEB_END_ACCESS AW_CSR_READ_WRITE
#define TXMFSM_PTR_PDN_RATE_REG2_TXMFSM_PDN_RATEB_END_RESET_VALUE 0x00000000

 
 
 
 
 
#define TXMFSM_PTR_POWER_REG1_ADDR 0x0200127C
#define TXMFSM_PTR_POWER_REG1_SIZE 32

 
 
 
#define TXMFSM_PTR_POWER_REG1_TXMFSM_PUP_P4_START_OFFSET 0x00000000
#define TXMFSM_PTR_POWER_REG1_TXMFSM_PUP_P4_START_BITWIDTH 0x00000010
#define TXMFSM_PTR_POWER_REG1_TXMFSM_PUP_P4_START_MASK 0x0000FFFF
#define TXMFSM_PTR_POWER_REG1_TXMFSM_PUP_P4_START_ACCESS AW_CSR_READ_WRITE
#define TXMFSM_PTR_POWER_REG1_TXMFSM_PUP_P4_START_RESET_VALUE 0x00000000

 
 
 
#define TXMFSM_PTR_POWER_REG1_TXMFSM_PUP_P3_START_OFFSET 0x00000010
#define TXMFSM_PTR_POWER_REG1_TXMFSM_PUP_P3_START_BITWIDTH 0x00000010
#define TXMFSM_PTR_POWER_REG1_TXMFSM_PUP_P3_START_MASK 0xFFFF0000
#define TXMFSM_PTR_POWER_REG1_TXMFSM_PUP_P3_START_ACCESS AW_CSR_READ_WRITE
#define TXMFSM_PTR_POWER_REG1_TXMFSM_PUP_P3_START_RESET_VALUE 0x00000000

 
 
 
 
 
#define TXMFSM_PTR_POWER_REG2_ADDR 0x02001280
#define TXMFSM_PTR_POWER_REG2_SIZE 32

 
 
 
#define TXMFSM_PTR_POWER_REG2_TXMFSM_PUP_P2_START_OFFSET 0x00000000
#define TXMFSM_PTR_POWER_REG2_TXMFSM_PUP_P2_START_BITWIDTH 0x00000010
#define TXMFSM_PTR_POWER_REG2_TXMFSM_PUP_P2_START_MASK 0x0000FFFF
#define TXMFSM_PTR_POWER_REG2_TXMFSM_PUP_P2_START_ACCESS AW_CSR_READ_WRITE
#define TXMFSM_PTR_POWER_REG2_TXMFSM_PUP_P2_START_RESET_VALUE 0x00000000

 
 
 
#define TXMFSM_PTR_POWER_REG2_TXMFSM_PUP_P1_START_OFFSET 0x00000010
#define TXMFSM_PTR_POWER_REG2_TXMFSM_PUP_P1_START_BITWIDTH 0x00000010
#define TXMFSM_PTR_POWER_REG2_TXMFSM_PUP_P1_START_MASK 0xFFFF0000
#define TXMFSM_PTR_POWER_REG2_TXMFSM_PUP_P1_START_ACCESS AW_CSR_READ_WRITE
#define TXMFSM_PTR_POWER_REG2_TXMFSM_PUP_P1_START_RESET_VALUE 0x00000000

 
 
 
 
 
#define TXMFSM_PTR_POWER_REG3_ADDR 0x02001284
#define TXMFSM_PTR_POWER_REG3_SIZE 32

 
 
 
#define TXMFSM_PTR_POWER_REG3_TXMFSM_PDN_P0_START_OFFSET 0x00000000
#define TXMFSM_PTR_POWER_REG3_TXMFSM_PDN_P0_START_BITWIDTH 0x00000010
#define TXMFSM_PTR_POWER_REG3_TXMFSM_PDN_P0_START_MASK 0x0000FFFF
#define TXMFSM_PTR_POWER_REG3_TXMFSM_PDN_P0_START_ACCESS AW_CSR_READ_WRITE
#define TXMFSM_PTR_POWER_REG3_TXMFSM_PDN_P0_START_RESET_VALUE 0x00000000

 
 
 
#define TXMFSM_PTR_POWER_REG3_TXMFSM_PDN_P1_START_OFFSET 0x00000010
#define TXMFSM_PTR_POWER_REG3_TXMFSM_PDN_P1_START_BITWIDTH 0x00000010
#define TXMFSM_PTR_POWER_REG3_TXMFSM_PDN_P1_START_MASK 0xFFFF0000
#define TXMFSM_PTR_POWER_REG3_TXMFSM_PDN_P1_START_ACCESS AW_CSR_READ_WRITE
#define TXMFSM_PTR_POWER_REG3_TXMFSM_PDN_P1_START_RESET_VALUE 0x00000000

 
 
 
 
 
#define TXMFSM_PTR_POWER_REG4_ADDR 0x02001288
#define TXMFSM_PTR_POWER_REG4_SIZE 32

 
 
 
#define TXMFSM_PTR_POWER_REG4_TXMFSM_PDN_P2_START_OFFSET 0x00000000
#define TXMFSM_PTR_POWER_REG4_TXMFSM_PDN_P2_START_BITWIDTH 0x00000010
#define TXMFSM_PTR_POWER_REG4_TXMFSM_PDN_P2_START_MASK 0x0000FFFF
#define TXMFSM_PTR_POWER_REG4_TXMFSM_PDN_P2_START_ACCESS AW_CSR_READ_WRITE
#define TXMFSM_PTR_POWER_REG4_TXMFSM_PDN_P2_START_RESET_VALUE 0x00000000

 
 
 
#define TXMFSM_PTR_POWER_REG4_TXMFSM_PDN_P3_START_OFFSET 0x00000010
#define TXMFSM_PTR_POWER_REG4_TXMFSM_PDN_P3_START_BITWIDTH 0x00000010
#define TXMFSM_PTR_POWER_REG4_TXMFSM_PDN_P3_START_MASK 0xFFFF0000
#define TXMFSM_PTR_POWER_REG4_TXMFSM_PDN_P3_START_ACCESS AW_CSR_READ_WRITE
#define TXMFSM_PTR_POWER_REG4_TXMFSM_PDN_P3_START_RESET_VALUE 0x00000000

 
 
 
 
 
#define TXMFSM_PTR_POWER_REG5_ADDR 0x0200128C
#define TXMFSM_PTR_POWER_REG5_SIZE 32

 
 
 
#define TXMFSM_PTR_POWER_REG5_TXMFSM_PDN_P4_END_OFFSET 0x00000000
#define TXMFSM_PTR_POWER_REG5_TXMFSM_PDN_P4_END_BITWIDTH 0x00000010
#define TXMFSM_PTR_POWER_REG5_TXMFSM_PDN_P4_END_MASK 0x0000FFFF
#define TXMFSM_PTR_POWER_REG5_TXMFSM_PDN_P4_END_ACCESS AW_CSR_READ_WRITE
#define TXMFSM_PTR_POWER_REG5_TXMFSM_PDN_P4_END_RESET_VALUE 0x00000000

 
 
 
 
 
#define TXMFSM_PTR_PUP_RATE_REG1_ADDR 0x02001290
#define TXMFSM_PTR_PUP_RATE_REG1_SIZE 32

 
 
 
#define TXMFSM_PTR_PUP_RATE_REG1_TXMFSM_PUP_RATEA_START_OFFSET 0x00000000
#define TXMFSM_PTR_PUP_RATE_REG1_TXMFSM_PUP_RATEA_START_BITWIDTH 0x00000010
#define TXMFSM_PTR_PUP_RATE_REG1_TXMFSM_PUP_RATEA_START_MASK 0x0000FFFF
#define TXMFSM_PTR_PUP_RATE_REG1_TXMFSM_PUP_RATEA_START_ACCESS AW_CSR_READ_WRITE
#define TXMFSM_PTR_PUP_RATE_REG1_TXMFSM_PUP_RATEA_START_RESET_VALUE 0x00000000

 
 
 
#define TXMFSM_PTR_PUP_RATE_REG1_TXMFSM_PUP_RATEA_END_OFFSET 0x00000010
#define TXMFSM_PTR_PUP_RATE_REG1_TXMFSM_PUP_RATEA_END_BITWIDTH 0x00000010
#define TXMFSM_PTR_PUP_RATE_REG1_TXMFSM_PUP_RATEA_END_MASK 0xFFFF0000
#define TXMFSM_PTR_PUP_RATE_REG1_TXMFSM_PUP_RATEA_END_ACCESS AW_CSR_READ_WRITE
#define TXMFSM_PTR_PUP_RATE_REG1_TXMFSM_PUP_RATEA_END_RESET_VALUE 0x00000000

 
 
 
 
 
#define TXMFSM_PTR_PUP_RATE_REG2_ADDR 0x02001294
#define TXMFSM_PTR_PUP_RATE_REG2_SIZE 32

 
 
 
#define TXMFSM_PTR_PUP_RATE_REG2_TXMFSM_PUP_RATEB_START_OFFSET 0x00000000
#define TXMFSM_PTR_PUP_RATE_REG2_TXMFSM_PUP_RATEB_START_BITWIDTH 0x00000010
#define TXMFSM_PTR_PUP_RATE_REG2_TXMFSM_PUP_RATEB_START_MASK 0x0000FFFF
#define TXMFSM_PTR_PUP_RATE_REG2_TXMFSM_PUP_RATEB_START_ACCESS AW_CSR_READ_WRITE
#define TXMFSM_PTR_PUP_RATE_REG2_TXMFSM_PUP_RATEB_START_RESET_VALUE 0x00000000

 
 
 
#define TXMFSM_PTR_PUP_RATE_REG2_TXMFSM_PUP_RATEB_END_OFFSET 0x00000010
#define TXMFSM_PTR_PUP_RATE_REG2_TXMFSM_PUP_RATEB_END_BITWIDTH 0x00000010
#define TXMFSM_PTR_PUP_RATE_REG2_TXMFSM_PUP_RATEB_END_MASK 0xFFFF0000
#define TXMFSM_PTR_PUP_RATE_REG2_TXMFSM_PUP_RATEB_END_ACCESS AW_CSR_READ_WRITE
#define TXMFSM_PTR_PUP_RATE_REG2_TXMFSM_PUP_RATEB_END_RESET_VALUE 0x00000000

 
 
 
 
 
#define TXMFSM_PTR_RATE_REG1_ADDR 0x02001298
#define TXMFSM_PTR_RATE_REG1_SIZE 32

 
 
 
#define TXMFSM_PTR_RATE_REG1_TXMFSM_RATE0_START_OFFSET 0x00000000
#define TXMFSM_PTR_RATE_REG1_TXMFSM_RATE0_START_BITWIDTH 0x00000010
#define TXMFSM_PTR_RATE_REG1_TXMFSM_RATE0_START_MASK 0x0000FFFF
#define TXMFSM_PTR_RATE_REG1_TXMFSM_RATE0_START_ACCESS AW_CSR_READ_WRITE
#define TXMFSM_PTR_RATE_REG1_TXMFSM_RATE0_START_RESET_VALUE 0x00000000

 
 
 
#define TXMFSM_PTR_RATE_REG1_TXMFSM_RATE1_START_OFFSET 0x00000010
#define TXMFSM_PTR_RATE_REG1_TXMFSM_RATE1_START_BITWIDTH 0x00000010
#define TXMFSM_PTR_RATE_REG1_TXMFSM_RATE1_START_MASK 0xFFFF0000
#define TXMFSM_PTR_RATE_REG1_TXMFSM_RATE1_START_ACCESS AW_CSR_READ_WRITE
#define TXMFSM_PTR_RATE_REG1_TXMFSM_RATE1_START_RESET_VALUE 0x00000000

 
 
 
 
 
#define TXMFSM_PTR_RATE_REG2_ADDR 0x0200129C
#define TXMFSM_PTR_RATE_REG2_SIZE 32

 
 
 
#define TXMFSM_PTR_RATE_REG2_TXMFSM_RATE2_START_OFFSET 0x00000000
#define TXMFSM_PTR_RATE_REG2_TXMFSM_RATE2_START_BITWIDTH 0x00000010
#define TXMFSM_PTR_RATE_REG2_TXMFSM_RATE2_START_MASK 0x0000FFFF
#define TXMFSM_PTR_RATE_REG2_TXMFSM_RATE2_START_ACCESS AW_CSR_READ_WRITE
#define TXMFSM_PTR_RATE_REG2_TXMFSM_RATE2_START_RESET_VALUE 0x00000000

 
 
 
#define TXMFSM_PTR_RATE_REG2_TXMFSM_RATE3_START_OFFSET 0x00000010
#define TXMFSM_PTR_RATE_REG2_TXMFSM_RATE3_START_BITWIDTH 0x00000010
#define TXMFSM_PTR_RATE_REG2_TXMFSM_RATE3_START_MASK 0xFFFF0000
#define TXMFSM_PTR_RATE_REG2_TXMFSM_RATE3_START_ACCESS AW_CSR_READ_WRITE
#define TXMFSM_PTR_RATE_REG2_TXMFSM_RATE3_START_RESET_VALUE 0x00000000

 
 
 
 
 
#define TXMFSM_PTR_RATE_REG3_ADDR 0x020012A0
#define TXMFSM_PTR_RATE_REG3_SIZE 32

 
 
 
#define TXMFSM_PTR_RATE_REG3_TXMFSM_RATE4_START_OFFSET 0x00000000
#define TXMFSM_PTR_RATE_REG3_TXMFSM_RATE4_START_BITWIDTH 0x00000010
#define TXMFSM_PTR_RATE_REG3_TXMFSM_RATE4_START_MASK 0x0000FFFF
#define TXMFSM_PTR_RATE_REG3_TXMFSM_RATE4_START_ACCESS AW_CSR_READ_WRITE
#define TXMFSM_PTR_RATE_REG3_TXMFSM_RATE4_START_RESET_VALUE 0x00000000

 
 
 
#define TXMFSM_PTR_RATE_REG3_TXMFSM_RATE5_START_OFFSET 0x00000010
#define TXMFSM_PTR_RATE_REG3_TXMFSM_RATE5_START_BITWIDTH 0x00000010
#define TXMFSM_PTR_RATE_REG3_TXMFSM_RATE5_START_MASK 0xFFFF0000
#define TXMFSM_PTR_RATE_REG3_TXMFSM_RATE5_START_ACCESS AW_CSR_READ_WRITE
#define TXMFSM_PTR_RATE_REG3_TXMFSM_RATE5_START_RESET_VALUE 0x00000000

 
 
 
 
 
#define TXMFSM_PTR_RATE_REG4_ADDR 0x020012A4
#define TXMFSM_PTR_RATE_REG4_SIZE 32

 
 
 
#define TXMFSM_PTR_RATE_REG4_TXMFSM_RATE6_START_OFFSET 0x00000000
#define TXMFSM_PTR_RATE_REG4_TXMFSM_RATE6_START_BITWIDTH 0x00000010
#define TXMFSM_PTR_RATE_REG4_TXMFSM_RATE6_START_MASK 0x0000FFFF
#define TXMFSM_PTR_RATE_REG4_TXMFSM_RATE6_START_ACCESS AW_CSR_READ_WRITE
#define TXMFSM_PTR_RATE_REG4_TXMFSM_RATE6_START_RESET_VALUE 0x00000000

 
 
 
#define TXMFSM_PTR_RATE_REG4_TXMFSM_RATE7_START_OFFSET 0x00000010
#define TXMFSM_PTR_RATE_REG4_TXMFSM_RATE7_START_BITWIDTH 0x00000010
#define TXMFSM_PTR_RATE_REG4_TXMFSM_RATE7_START_MASK 0xFFFF0000
#define TXMFSM_PTR_RATE_REG4_TXMFSM_RATE7_START_ACCESS AW_CSR_READ_WRITE
#define TXMFSM_PTR_RATE_REG4_TXMFSM_RATE7_START_RESET_VALUE 0x00000000

 
 
 
 
 
#define TXMFSM_PTR_RESET_ADDR 0x020012A8
#define TXMFSM_PTR_RESET_SIZE 32

 
 
 
#define TXMFSM_PTR_RESET_TXMFSM_RESET_START_OFFSET 0x00000000
#define TXMFSM_PTR_RESET_TXMFSM_RESET_START_BITWIDTH 0x00000010
#define TXMFSM_PTR_RESET_TXMFSM_RESET_START_MASK 0x0000FFFF
#define TXMFSM_PTR_RESET_TXMFSM_RESET_START_ACCESS AW_CSR_READ_WRITE
#define TXMFSM_PTR_RESET_TXMFSM_RESET_START_RESET_VALUE 0x00000000

 
 
 
 
 
#define TXMFSM_RCHANGE_ADDR 0x020012AC
#define TXMFSM_RCHANGE_SIZE 32

 
 
 
 
 
 
 
 
 
 
#define TXMFSM_RCHANGE_TXMFSM_RCHANGE_TYPE_OFFSET 0x00000000
#define TXMFSM_RCHANGE_TXMFSM_RCHANGE_TYPE_BITWIDTH 0x0000001C
#define TXMFSM_RCHANGE_TXMFSM_RCHANGE_TYPE_MASK 0x0FFFFFFF
#define TXMFSM_RCHANGE_TXMFSM_RCHANGE_TYPE_ACCESS AW_CSR_READ_WRITE
#define TXMFSM_RCHANGE_TXMFSM_RCHANGE_TYPE_RESET_VALUE 0x0FFFFFFF

 
 
 
 
 
#define TXMFSM_SCRATCH_REG1_ADDR 0x020012B0
#define TXMFSM_SCRATCH_REG1_SIZE 32

 
 
 
#define TXMFSM_SCRATCH_REG1_TXMFSM_SCRATCH1_OFFSET 0x00000000
#define TXMFSM_SCRATCH_REG1_TXMFSM_SCRATCH1_BITWIDTH 0x00000020
#define TXMFSM_SCRATCH_REG1_TXMFSM_SCRATCH1_MASK 0xFFFFFFFF
#define TXMFSM_SCRATCH_REG1_TXMFSM_SCRATCH1_ACCESS AW_CSR_READ_WRITE
#define TXMFSM_SCRATCH_REG1_TXMFSM_SCRATCH1_RESET_VALUE 0x00000000

 
 
 
 
 
#define TXMFSM_SCRATCH_REG2_ADDR 0x020012B4
#define TXMFSM_SCRATCH_REG2_SIZE 32

 
 
 
#define TXMFSM_SCRATCH_REG2_TXMFSM_SCRATCH2_OFFSET 0x00000000
#define TXMFSM_SCRATCH_REG2_TXMFSM_SCRATCH2_BITWIDTH 0x00000020
#define TXMFSM_SCRATCH_REG2_TXMFSM_SCRATCH2_MASK 0xFFFFFFFF
#define TXMFSM_SCRATCH_REG2_TXMFSM_SCRATCH2_ACCESS AW_CSR_READ_WRITE
#define TXMFSM_SCRATCH_REG2_TXMFSM_SCRATCH2_RESET_VALUE 0x00000000

 
 
 
 
 
#define TXMFSM_SCRATCH_REG3_ADDR 0x020012B8
#define TXMFSM_SCRATCH_REG3_SIZE 32

 
 
 
#define TXMFSM_SCRATCH_REG3_TXMFSM_SCRATCH3_OFFSET 0x00000000
#define TXMFSM_SCRATCH_REG3_TXMFSM_SCRATCH3_BITWIDTH 0x00000020
#define TXMFSM_SCRATCH_REG3_TXMFSM_SCRATCH3_MASK 0xFFFFFFFF
#define TXMFSM_SCRATCH_REG3_TXMFSM_SCRATCH3_ACCESS AW_CSR_READ_WRITE
#define TXMFSM_SCRATCH_REG3_TXMFSM_SCRATCH3_RESET_VALUE 0x00000000

 
 
 
 
 
#define TXMFSM_SCRATCH_REG4_ADDR 0x020012BC
#define TXMFSM_SCRATCH_REG4_SIZE 32

 
 
 
#define TXMFSM_SCRATCH_REG4_TXMFSM_SCRATCH4_OFFSET 0x00000000
#define TXMFSM_SCRATCH_REG4_TXMFSM_SCRATCH4_BITWIDTH 0x00000020
#define TXMFSM_SCRATCH_REG4_TXMFSM_SCRATCH4_MASK 0xFFFFFFFF
#define TXMFSM_SCRATCH_REG4_TXMFSM_SCRATCH4_ACCESS AW_CSR_READ_WRITE
#define TXMFSM_SCRATCH_REG4_TXMFSM_SCRATCH4_RESET_VALUE 0x00000000

 
 
 
 
 
#define TXMFSM_SCRATCH_REG5_ADDR 0x020012C0
#define TXMFSM_SCRATCH_REG5_SIZE 32

 
 
 
#define TXMFSM_SCRATCH_REG5_TXMFSM_SCRATCH5_OFFSET 0x00000000
#define TXMFSM_SCRATCH_REG5_TXMFSM_SCRATCH5_BITWIDTH 0x00000020
#define TXMFSM_SCRATCH_REG5_TXMFSM_SCRATCH5_MASK 0xFFFFFFFF
#define TXMFSM_SCRATCH_REG5_TXMFSM_SCRATCH5_ACCESS AW_CSR_READ_WRITE
#define TXMFSM_SCRATCH_REG5_TXMFSM_SCRATCH5_RESET_VALUE 0x00000000

 
 
 
 
 
#define TXMFSM_SCRATCH_REG6_ADDR 0x020012C4
#define TXMFSM_SCRATCH_REG6_SIZE 32

 
 
 
#define TXMFSM_SCRATCH_REG6_TXMFSM_SCRATCH6_OFFSET 0x00000000
#define TXMFSM_SCRATCH_REG6_TXMFSM_SCRATCH6_BITWIDTH 0x00000020
#define TXMFSM_SCRATCH_REG6_TXMFSM_SCRATCH6_MASK 0xFFFFFFFF
#define TXMFSM_SCRATCH_REG6_TXMFSM_SCRATCH6_ACCESS AW_CSR_READ_WRITE
#define TXMFSM_SCRATCH_REG6_TXMFSM_SCRATCH6_RESET_VALUE 0x00000000

 
 
 
 
 
#define TXMFSM_SCRATCH_REG7_ADDR 0x020012C8
#define TXMFSM_SCRATCH_REG7_SIZE 32

 
 
 
#define TXMFSM_SCRATCH_REG7_TXMFSM_SCRATCH7_OFFSET 0x00000000
#define TXMFSM_SCRATCH_REG7_TXMFSM_SCRATCH7_BITWIDTH 0x00000020
#define TXMFSM_SCRATCH_REG7_TXMFSM_SCRATCH7_MASK 0xFFFFFFFF
#define TXMFSM_SCRATCH_REG7_TXMFSM_SCRATCH7_ACCESS AW_CSR_READ_WRITE
#define TXMFSM_SCRATCH_REG7_TXMFSM_SCRATCH7_RESET_VALUE 0x00000000

 
 
 
 
 
#define TXMFSM_SCRATCH_REG8_ADDR 0x020012CC
#define TXMFSM_SCRATCH_REG8_SIZE 32

 
 
 
#define TXMFSM_SCRATCH_REG8_TXMFSM_SCRATCH8_OFFSET 0x00000000
#define TXMFSM_SCRATCH_REG8_TXMFSM_SCRATCH8_BITWIDTH 0x00000020
#define TXMFSM_SCRATCH_REG8_TXMFSM_SCRATCH8_MASK 0xFFFFFFFF
#define TXMFSM_SCRATCH_REG8_TXMFSM_SCRATCH8_ACCESS AW_CSR_READ_WRITE
#define TXMFSM_SCRATCH_REG8_TXMFSM_SCRATCH8_RESET_VALUE 0x00000000

 
 
 
 
 
#define TXMFSM_STAT_ADDR 0x020012D0
#define TXMFSM_STAT_SIZE 32

 
 
 
#define TXMFSM_STAT_TXMFSM_RATE_CUR_OFFSET 0x00000000
#define TXMFSM_STAT_TXMFSM_RATE_CUR_BITWIDTH 0x00000003
#define TXMFSM_STAT_TXMFSM_RATE_CUR_MASK 0x00000007
#define TXMFSM_STAT_TXMFSM_RATE_CUR_ACCESS AW_CSR_READ_ONLY
#define TXMFSM_STAT_TXMFSM_RATE_CUR_RESET_VALUE 0x00000000

 
 
 
#define TXMFSM_STAT_TXMFSM_RATE_NEW_OFFSET 0x00000003
#define TXMFSM_STAT_TXMFSM_RATE_NEW_BITWIDTH 0x00000003
#define TXMFSM_STAT_TXMFSM_RATE_NEW_MASK 0x00000038
#define TXMFSM_STAT_TXMFSM_RATE_NEW_ACCESS AW_CSR_READ_ONLY
#define TXMFSM_STAT_TXMFSM_RATE_NEW_RESET_VALUE 0x00000000

 
 
 
#define TXMFSM_STAT_TXMFSM_WIDTH_CUR_OFFSET 0x00000006
#define TXMFSM_STAT_TXMFSM_WIDTH_CUR_BITWIDTH 0x00000004
#define TXMFSM_STAT_TXMFSM_WIDTH_CUR_MASK 0x000003C0
#define TXMFSM_STAT_TXMFSM_WIDTH_CUR_ACCESS AW_CSR_READ_ONLY
#define TXMFSM_STAT_TXMFSM_WIDTH_CUR_RESET_VALUE 0x00000000

 
 
 
#define TXMFSM_STAT_TXMFSM_WIDTH_NEW_OFFSET 0x0000000A
#define TXMFSM_STAT_TXMFSM_WIDTH_NEW_BITWIDTH 0x00000004
#define TXMFSM_STAT_TXMFSM_WIDTH_NEW_MASK 0x00003C00
#define TXMFSM_STAT_TXMFSM_WIDTH_NEW_ACCESS AW_CSR_READ_ONLY
#define TXMFSM_STAT_TXMFSM_WIDTH_NEW_RESET_VALUE 0x00000000

 
 
 
#define TXMFSM_STAT_TXMFSM_POWER_CUR_OFFSET 0x00000010
#define TXMFSM_STAT_TXMFSM_POWER_CUR_BITWIDTH 0x00000003
#define TXMFSM_STAT_TXMFSM_POWER_CUR_MASK 0x00070000
#define TXMFSM_STAT_TXMFSM_POWER_CUR_ACCESS AW_CSR_READ_ONLY
#define TXMFSM_STAT_TXMFSM_POWER_CUR_RESET_VALUE 0x00000000

 
 
 
#define TXMFSM_STAT_TXMFSM_POWER_NEW_OFFSET 0x00000014
#define TXMFSM_STAT_TXMFSM_POWER_NEW_BITWIDTH 0x00000003
#define TXMFSM_STAT_TXMFSM_POWER_NEW_MASK 0x00700000
#define TXMFSM_STAT_TXMFSM_POWER_NEW_ACCESS AW_CSR_READ_ONLY
#define TXMFSM_STAT_TXMFSM_POWER_NEW_RESET_VALUE 0x00000000

 
 
 
#define TXMFSM_STAT_TXMFSM_PAM_CUR_OFFSET 0x00000017
#define TXMFSM_STAT_TXMFSM_PAM_CUR_BITWIDTH 0x00000001
#define TXMFSM_STAT_TXMFSM_PAM_CUR_MASK 0x00800000
#define TXMFSM_STAT_TXMFSM_PAM_CUR_ACCESS AW_CSR_READ_ONLY
#define TXMFSM_STAT_TXMFSM_PAM_CUR_RESET_VALUE 0x00000000

 
 
 
#define TXMFSM_STAT_TXMFSM_PAM_NEW_OFFSET 0x00000018
#define TXMFSM_STAT_TXMFSM_PAM_NEW_BITWIDTH 0x00000001
#define TXMFSM_STAT_TXMFSM_PAM_NEW_MASK 0x01000000
#define TXMFSM_STAT_TXMFSM_PAM_NEW_ACCESS AW_CSR_READ_ONLY
#define TXMFSM_STAT_TXMFSM_PAM_NEW_RESET_VALUE 0x00000000

 
 
 
 
 
#define TXMFSM_STAT_TXMFSM_INSTR_NUM_OFFSET 0x00000019
#define TXMFSM_STAT_TXMFSM_INSTR_NUM_BITWIDTH 0x00000004
#define TXMFSM_STAT_TXMFSM_INSTR_NUM_MASK 0x1E000000
#define TXMFSM_STAT_TXMFSM_INSTR_NUM_ACCESS AW_CSR_READ_ONLY
#define TXMFSM_STAT_TXMFSM_INSTR_NUM_RESET_VALUE 0x00000000

 
 
 
#define TXMFSM_STAT_TXMFSM_REQ_OFFSET 0x0000001D
#define TXMFSM_STAT_TXMFSM_REQ_BITWIDTH 0x00000001
#define TXMFSM_STAT_TXMFSM_REQ_MASK 0x20000000
#define TXMFSM_STAT_TXMFSM_REQ_ACCESS AW_CSR_READ_ONLY
#define TXMFSM_STAT_TXMFSM_REQ_RESET_VALUE 0x00000000

 
 
 
#define TXMFSM_STAT_TX_BLOCK_DATA_ENA_A_OFFSET 0x0000001F
#define TXMFSM_STAT_TX_BLOCK_DATA_ENA_A_BITWIDTH 0x00000001
#define TXMFSM_STAT_TX_BLOCK_DATA_ENA_A_MASK 0x80000000
#define TXMFSM_STAT_TX_BLOCK_DATA_ENA_A_ACCESS AW_CSR_READ_ONLY
#define TXMFSM_STAT_TX_BLOCK_DATA_ENA_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define TXMFSM_STATE_ADDR 0x020012D4
#define TXMFSM_STATE_SIZE 32

 
 
 
#define TXMFSM_STATE_TXMFSM_STATE_OFFSET 0x00000000
#define TXMFSM_STATE_TXMFSM_STATE_BITWIDTH 0x00000009
#define TXMFSM_STATE_TXMFSM_STATE_MASK 0x000001FF
#define TXMFSM_STATE_TXMFSM_STATE_ACCESS AW_CSR_READ_ONLY
#define TXMFSM_STATE_TXMFSM_STATE_RESET_VALUE 0x00000000

 
 
 
 
 
#define ETH_AN_ADV_ABILITY_REG1_ADDR 0x02002000
#define ETH_AN_ADV_ABILITY_REG1_SIZE 32

 
 
 
 
 
 
 
 
 
#define ETH_AN_ADV_ABILITY_REG1_AN_MR_ADV_ABILITY_0_OFFSET 0x00000000
#define ETH_AN_ADV_ABILITY_REG1_AN_MR_ADV_ABILITY_0_BITWIDTH 0x00000010
#define ETH_AN_ADV_ABILITY_REG1_AN_MR_ADV_ABILITY_0_MASK 0x0000FFFF
#define ETH_AN_ADV_ABILITY_REG1_AN_MR_ADV_ABILITY_0_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_ADV_ABILITY_REG1_AN_MR_ADV_ABILITY_0_RESET_VALUE 0x00000000

 
 
 
 
 
#define ETH_AN_ADV_ABILITY_REG2_ADDR 0x02002004
#define ETH_AN_ADV_ABILITY_REG2_SIZE 32

 
 
 
 
 
#define ETH_AN_ADV_ABILITY_REG2_AN_MR_ADV_ABILITY_1_OFFSET 0x00000000
#define ETH_AN_ADV_ABILITY_REG2_AN_MR_ADV_ABILITY_1_BITWIDTH 0x00000010
#define ETH_AN_ADV_ABILITY_REG2_AN_MR_ADV_ABILITY_1_MASK 0x0000FFFF
#define ETH_AN_ADV_ABILITY_REG2_AN_MR_ADV_ABILITY_1_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_ADV_ABILITY_REG2_AN_MR_ADV_ABILITY_1_RESET_VALUE 0x00000000

 
 
 
 
 
#define ETH_AN_ADV_ABILITY_REG3_ADDR 0x02002008
#define ETH_AN_ADV_ABILITY_REG3_SIZE 32

 
 
 
 
 
#define ETH_AN_ADV_ABILITY_REG3_AN_MR_ADV_ABILITY_2_OFFSET 0x00000000
#define ETH_AN_ADV_ABILITY_REG3_AN_MR_ADV_ABILITY_2_BITWIDTH 0x00000010
#define ETH_AN_ADV_ABILITY_REG3_AN_MR_ADV_ABILITY_2_MASK 0x0000FFFF
#define ETH_AN_ADV_ABILITY_REG3_AN_MR_ADV_ABILITY_2_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_ADV_ABILITY_REG3_AN_MR_ADV_ABILITY_2_RESET_VALUE 0x00000000

 
 
 
 
 
#define ETH_AN_CTRL_ADDR 0x0200200C
#define ETH_AN_CTRL_SIZE 32

 
 
 
#define ETH_AN_CTRL_A22EN_OFFSET 0x00000018
#define ETH_AN_CTRL_A22EN_BITWIDTH 0x00000001
#define ETH_AN_CTRL_A22EN_MASK 0x01000000
#define ETH_AN_CTRL_A22EN_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_CTRL_A22EN_RESET_VALUE 0x00000000

 
 
 
#define ETH_AN_CTRL_AUTOACK_EN_NT_OFFSET 0x00000019
#define ETH_AN_CTRL_AUTOACK_EN_NT_BITWIDTH 0x00000001
#define ETH_AN_CTRL_AUTOACK_EN_NT_MASK 0x02000000
#define ETH_AN_CTRL_AUTOACK_EN_NT_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_CTRL_AUTOACK_EN_NT_RESET_VALUE 0x00000000

 
 
 
#define ETH_AN_CTRL_NONCEGEN_EN_NT_OFFSET 0x0000001A
#define ETH_AN_CTRL_NONCEGEN_EN_NT_BITWIDTH 0x00000001
#define ETH_AN_CTRL_NONCEGEN_EN_NT_MASK 0x04000000
#define ETH_AN_CTRL_NONCEGEN_EN_NT_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_CTRL_NONCEGEN_EN_NT_RESET_VALUE 0x00000000

 
 
 
#define ETH_AN_CTRL_RSFEC_INT_PORT_EN_NT_OFFSET 0x0000001B
#define ETH_AN_CTRL_RSFEC_INT_PORT_EN_NT_BITWIDTH 0x00000001
#define ETH_AN_CTRL_RSFEC_INT_PORT_EN_NT_MASK 0x08000000
#define ETH_AN_CTRL_RSFEC_INT_PORT_EN_NT_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_CTRL_RSFEC_INT_PORT_EN_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define ETH_AN_CTRL_REG1_ADDR 0x02002010
#define ETH_AN_CTRL_REG1_SIZE 32

 
 
 
 
 
 
#define ETH_AN_CTRL_REG1_AN_MR_RESTART_NEGOTIATION_OFFSET 0x00000009
#define ETH_AN_CTRL_REG1_AN_MR_RESTART_NEGOTIATION_BITWIDTH 0x00000001
#define ETH_AN_CTRL_REG1_AN_MR_RESTART_NEGOTIATION_MASK 0x00000200
#define ETH_AN_CTRL_REG1_AN_MR_RESTART_NEGOTIATION_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_CTRL_REG1_AN_MR_RESTART_NEGOTIATION_RESET_VALUE 0x00000000

 
 
 
 
 
#define ETH_AN_CTRL_REG2_ADDR 0x02002014
#define ETH_AN_CTRL_REG2_SIZE 32

 
 
 
 
 
 
#define ETH_AN_CTRL_REG2_AN_MR_AUTONEG_ENABLE_OFFSET 0x0000000C
#define ETH_AN_CTRL_REG2_AN_MR_AUTONEG_ENABLE_BITWIDTH 0x00000001
#define ETH_AN_CTRL_REG2_AN_MR_AUTONEG_ENABLE_MASK 0x00001000
#define ETH_AN_CTRL_REG2_AN_MR_AUTONEG_ENABLE_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_CTRL_REG2_AN_MR_AUTONEG_ENABLE_RESET_VALUE 0x00000000

 
 
 
 
 
#define ETH_AN_CTRL_REG3_ADDR 0x02002018
#define ETH_AN_CTRL_REG3_SIZE 32

 
 
 
#define ETH_AN_CTRL_REG3_ECON_CID_U_OFFSET 0x00000000
#define ETH_AN_CTRL_REG3_ECON_CID_U_BITWIDTH 0x00000018
#define ETH_AN_CTRL_REG3_ECON_CID_U_MASK 0x00FFFFFF
#define ETH_AN_CTRL_REG3_ECON_CID_U_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_CTRL_REG3_ECON_CID_U_RESET_VALUE 0x006A737D

 
 
 
 
 
#define ETH_AN_LP_ADV_ABILITY_REG1_ADDR 0x0200201C
#define ETH_AN_LP_ADV_ABILITY_REG1_SIZE 32

 
 
 
 
 
 
 
 
 
#define ETH_AN_LP_ADV_ABILITY_REG1_AN_MR_LP_ADV_ABILITY_1_OFFSET 0x00000000
#define ETH_AN_LP_ADV_ABILITY_REG1_AN_MR_LP_ADV_ABILITY_1_BITWIDTH 0x00000010
#define ETH_AN_LP_ADV_ABILITY_REG1_AN_MR_LP_ADV_ABILITY_1_MASK 0x0000FFFF
#define ETH_AN_LP_ADV_ABILITY_REG1_AN_MR_LP_ADV_ABILITY_1_ACCESS AW_CSR_READ_ONLY
#define ETH_AN_LP_ADV_ABILITY_REG1_AN_MR_LP_ADV_ABILITY_1_RESET_VALUE 0x00000000

 
 
 
 
 
#define ETH_AN_LP_ADV_ABILITY_REG2_ADDR 0x02002020
#define ETH_AN_LP_ADV_ABILITY_REG2_SIZE 32

 
 
 
 
 
#define ETH_AN_LP_ADV_ABILITY_REG2_AN_MR_LP_ADV_ABILITY_2_OFFSET 0x00000000
#define ETH_AN_LP_ADV_ABILITY_REG2_AN_MR_LP_ADV_ABILITY_2_BITWIDTH 0x00000010
#define ETH_AN_LP_ADV_ABILITY_REG2_AN_MR_LP_ADV_ABILITY_2_MASK 0x0000FFFF
#define ETH_AN_LP_ADV_ABILITY_REG2_AN_MR_LP_ADV_ABILITY_2_ACCESS AW_CSR_READ_ONLY
#define ETH_AN_LP_ADV_ABILITY_REG2_AN_MR_LP_ADV_ABILITY_2_RESET_VALUE 0x00000000

 
 
 
 
 
#define ETH_AN_LP_ADV_ABILITY_REG3_ADDR 0x02002024
#define ETH_AN_LP_ADV_ABILITY_REG3_SIZE 32

 
 
 
 
 
#define ETH_AN_LP_ADV_ABILITY_REG3_AN_MR_LP_ADV_ABILITY_3_OFFSET 0x00000000
#define ETH_AN_LP_ADV_ABILITY_REG3_AN_MR_LP_ADV_ABILITY_3_BITWIDTH 0x00000010
#define ETH_AN_LP_ADV_ABILITY_REG3_AN_MR_LP_ADV_ABILITY_3_MASK 0x0000FFFF
#define ETH_AN_LP_ADV_ABILITY_REG3_AN_MR_LP_ADV_ABILITY_3_ACCESS AW_CSR_READ_ONLY
#define ETH_AN_LP_ADV_ABILITY_REG3_AN_MR_LP_ADV_ABILITY_3_RESET_VALUE 0x00000000

 
 
 
 
 
#define ETH_AN_NEWDEF_REG1_ADDR 0x02002028
#define ETH_AN_NEWDEF_REG1_SIZE 32

 
 
 
#define ETH_AN_NEWDEF_REG1_NEWDEF1_LANE_NUM_U_OFFSET 0x00000000
#define ETH_AN_NEWDEF_REG1_NEWDEF1_LANE_NUM_U_BITWIDTH 0x00000005
#define ETH_AN_NEWDEF_REG1_NEWDEF1_LANE_NUM_U_MASK 0x0000001F
#define ETH_AN_NEWDEF_REG1_NEWDEF1_LANE_NUM_U_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_NEWDEF_REG1_NEWDEF1_LANE_NUM_U_RESET_VALUE 0x00000001

 
 
 
#define ETH_AN_NEWDEF_REG1_NEWDEF1_LT_SEL_U_OFFSET 0x00000005
#define ETH_AN_NEWDEF_REG1_NEWDEF1_LT_SEL_U_BITWIDTH 0x00000003
#define ETH_AN_NEWDEF_REG1_NEWDEF1_LT_SEL_U_MASK 0x000000E0
#define ETH_AN_NEWDEF_REG1_NEWDEF1_LT_SEL_U_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_NEWDEF_REG1_NEWDEF1_LT_SEL_U_RESET_VALUE 0x00000004

 
 
 
#define ETH_AN_NEWDEF_REG1_NEWDEF1_PAM_U_OFFSET 0x00000008
#define ETH_AN_NEWDEF_REG1_NEWDEF1_PAM_U_BITWIDTH 0x00000001
#define ETH_AN_NEWDEF_REG1_NEWDEF1_PAM_U_MASK 0x00000100
#define ETH_AN_NEWDEF_REG1_NEWDEF1_PAM_U_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_NEWDEF_REG1_NEWDEF1_PAM_U_RESET_VALUE 0x00000001

 
 
 
#define ETH_AN_NEWDEF_REG1_NEWDEF1_TIMER_SEL_U_OFFSET 0x00000009
#define ETH_AN_NEWDEF_REG1_NEWDEF1_TIMER_SEL_U_BITWIDTH 0x00000003
#define ETH_AN_NEWDEF_REG1_NEWDEF1_TIMER_SEL_U_MASK 0x00000E00
#define ETH_AN_NEWDEF_REG1_NEWDEF1_TIMER_SEL_U_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_NEWDEF_REG1_NEWDEF1_TIMER_SEL_U_RESET_VALUE 0x00000004

 
 
 
#define ETH_AN_NEWDEF_REG1_NEWDEF2_LANE_NUM_U_OFFSET 0x0000000C
#define ETH_AN_NEWDEF_REG1_NEWDEF2_LANE_NUM_U_BITWIDTH 0x00000005
#define ETH_AN_NEWDEF_REG1_NEWDEF2_LANE_NUM_U_MASK 0x0001F000
#define ETH_AN_NEWDEF_REG1_NEWDEF2_LANE_NUM_U_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_NEWDEF_REG1_NEWDEF2_LANE_NUM_U_RESET_VALUE 0x00000002

 
 
 
#define ETH_AN_NEWDEF_REG1_NEWDEF2_LT_SEL_U_OFFSET 0x00000011
#define ETH_AN_NEWDEF_REG1_NEWDEF2_LT_SEL_U_BITWIDTH 0x00000003
#define ETH_AN_NEWDEF_REG1_NEWDEF2_LT_SEL_U_MASK 0x000E0000
#define ETH_AN_NEWDEF_REG1_NEWDEF2_LT_SEL_U_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_NEWDEF_REG1_NEWDEF2_LT_SEL_U_RESET_VALUE 0x00000004

 
 
 
#define ETH_AN_NEWDEF_REG1_NEWDEF2_PAM_U_OFFSET 0x00000014
#define ETH_AN_NEWDEF_REG1_NEWDEF2_PAM_U_BITWIDTH 0x00000001
#define ETH_AN_NEWDEF_REG1_NEWDEF2_PAM_U_MASK 0x00100000
#define ETH_AN_NEWDEF_REG1_NEWDEF2_PAM_U_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_NEWDEF_REG1_NEWDEF2_PAM_U_RESET_VALUE 0x00000001

 
 
 
#define ETH_AN_NEWDEF_REG1_NEWDEF2_TIMER_SEL_U_OFFSET 0x00000015
#define ETH_AN_NEWDEF_REG1_NEWDEF2_TIMER_SEL_U_BITWIDTH 0x00000003
#define ETH_AN_NEWDEF_REG1_NEWDEF2_TIMER_SEL_U_MASK 0x00E00000
#define ETH_AN_NEWDEF_REG1_NEWDEF2_TIMER_SEL_U_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_NEWDEF_REG1_NEWDEF2_TIMER_SEL_U_RESET_VALUE 0x00000004

 
 
 
#define ETH_AN_NEWDEF_REG1_NEWDEF3_LANE_NUM_U_OFFSET 0x00000018
#define ETH_AN_NEWDEF_REG1_NEWDEF3_LANE_NUM_U_BITWIDTH 0x00000005
#define ETH_AN_NEWDEF_REG1_NEWDEF3_LANE_NUM_U_MASK 0x1F000000
#define ETH_AN_NEWDEF_REG1_NEWDEF3_LANE_NUM_U_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_NEWDEF_REG1_NEWDEF3_LANE_NUM_U_RESET_VALUE 0x00000004

 
 
 
 
 
#define ETH_AN_NEWDEF_REG2_ADDR 0x0200202C
#define ETH_AN_NEWDEF_REG2_SIZE 32

 
 
 
#define ETH_AN_NEWDEF_REG2_NEWDEF3_LT_SEL_U_OFFSET 0x00000000
#define ETH_AN_NEWDEF_REG2_NEWDEF3_LT_SEL_U_BITWIDTH 0x00000003
#define ETH_AN_NEWDEF_REG2_NEWDEF3_LT_SEL_U_MASK 0x00000007
#define ETH_AN_NEWDEF_REG2_NEWDEF3_LT_SEL_U_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_NEWDEF_REG2_NEWDEF3_LT_SEL_U_RESET_VALUE 0x00000004

 
 
 
#define ETH_AN_NEWDEF_REG2_NEWDEF3_PAM_U_OFFSET 0x00000003
#define ETH_AN_NEWDEF_REG2_NEWDEF3_PAM_U_BITWIDTH 0x00000001
#define ETH_AN_NEWDEF_REG2_NEWDEF3_PAM_U_MASK 0x00000008
#define ETH_AN_NEWDEF_REG2_NEWDEF3_PAM_U_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_NEWDEF_REG2_NEWDEF3_PAM_U_RESET_VALUE 0x00000001

 
 
 
#define ETH_AN_NEWDEF_REG2_NEWDEF3_TIMER_SEL_U_OFFSET 0x00000004
#define ETH_AN_NEWDEF_REG2_NEWDEF3_TIMER_SEL_U_BITWIDTH 0x00000003
#define ETH_AN_NEWDEF_REG2_NEWDEF3_TIMER_SEL_U_MASK 0x00000070
#define ETH_AN_NEWDEF_REG2_NEWDEF3_TIMER_SEL_U_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_NEWDEF_REG2_NEWDEF3_TIMER_SEL_U_RESET_VALUE 0x00000004

 
 
 
#define ETH_AN_NEWDEF_REG2_NEWDEF4_LANE_NUM_U_OFFSET 0x00000007
#define ETH_AN_NEWDEF_REG2_NEWDEF4_LANE_NUM_U_BITWIDTH 0x00000005
#define ETH_AN_NEWDEF_REG2_NEWDEF4_LANE_NUM_U_MASK 0x00000F80
#define ETH_AN_NEWDEF_REG2_NEWDEF4_LANE_NUM_U_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_NEWDEF_REG2_NEWDEF4_LANE_NUM_U_RESET_VALUE 0x00000000

 
 
 
#define ETH_AN_NEWDEF_REG2_NEWDEF4_LT_SEL_U_OFFSET 0x0000000C
#define ETH_AN_NEWDEF_REG2_NEWDEF4_LT_SEL_U_BITWIDTH 0x00000003
#define ETH_AN_NEWDEF_REG2_NEWDEF4_LT_SEL_U_MASK 0x00007000
#define ETH_AN_NEWDEF_REG2_NEWDEF4_LT_SEL_U_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_NEWDEF_REG2_NEWDEF4_LT_SEL_U_RESET_VALUE 0x00000000

 
 
 
#define ETH_AN_NEWDEF_REG2_NEWDEF4_PAM_U_OFFSET 0x0000000F
#define ETH_AN_NEWDEF_REG2_NEWDEF4_PAM_U_BITWIDTH 0x00000001
#define ETH_AN_NEWDEF_REG2_NEWDEF4_PAM_U_MASK 0x00008000
#define ETH_AN_NEWDEF_REG2_NEWDEF4_PAM_U_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_NEWDEF_REG2_NEWDEF4_PAM_U_RESET_VALUE 0x00000000

 
 
 
#define ETH_AN_NEWDEF_REG2_NEWDEF4_TIMER_SEL_U_OFFSET 0x00000010
#define ETH_AN_NEWDEF_REG2_NEWDEF4_TIMER_SEL_U_BITWIDTH 0x00000003
#define ETH_AN_NEWDEF_REG2_NEWDEF4_TIMER_SEL_U_MASK 0x00070000
#define ETH_AN_NEWDEF_REG2_NEWDEF4_TIMER_SEL_U_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_NEWDEF_REG2_NEWDEF4_TIMER_SEL_U_RESET_VALUE 0x00000000

 
 
 
#define ETH_AN_NEWDEF_REG2_NEWDEF5_LANE_NUM_U_OFFSET 0x00000013
#define ETH_AN_NEWDEF_REG2_NEWDEF5_LANE_NUM_U_BITWIDTH 0x00000005
#define ETH_AN_NEWDEF_REG2_NEWDEF5_LANE_NUM_U_MASK 0x00F80000
#define ETH_AN_NEWDEF_REG2_NEWDEF5_LANE_NUM_U_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_NEWDEF_REG2_NEWDEF5_LANE_NUM_U_RESET_VALUE 0x00000000

 
 
 
#define ETH_AN_NEWDEF_REG2_NEWDEF5_LT_SEL_U_OFFSET 0x00000018
#define ETH_AN_NEWDEF_REG2_NEWDEF5_LT_SEL_U_BITWIDTH 0x00000003
#define ETH_AN_NEWDEF_REG2_NEWDEF5_LT_SEL_U_MASK 0x07000000
#define ETH_AN_NEWDEF_REG2_NEWDEF5_LT_SEL_U_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_NEWDEF_REG2_NEWDEF5_LT_SEL_U_RESET_VALUE 0x00000000

 
 
 
#define ETH_AN_NEWDEF_REG2_NEWDEF5_PAM_U_OFFSET 0x0000001B
#define ETH_AN_NEWDEF_REG2_NEWDEF5_PAM_U_BITWIDTH 0x00000001
#define ETH_AN_NEWDEF_REG2_NEWDEF5_PAM_U_MASK 0x08000000
#define ETH_AN_NEWDEF_REG2_NEWDEF5_PAM_U_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_NEWDEF_REG2_NEWDEF5_PAM_U_RESET_VALUE 0x00000000

 
 
 
#define ETH_AN_NEWDEF_REG2_NEWDEF5_TIMER_SEL_U_OFFSET 0x0000001C
#define ETH_AN_NEWDEF_REG2_NEWDEF5_TIMER_SEL_U_BITWIDTH 0x00000003
#define ETH_AN_NEWDEF_REG2_NEWDEF5_TIMER_SEL_U_MASK 0x70000000
#define ETH_AN_NEWDEF_REG2_NEWDEF5_TIMER_SEL_U_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_NEWDEF_REG2_NEWDEF5_TIMER_SEL_U_RESET_VALUE 0x00000000

 
 
 
 
 
#define ETH_AN_NEWDEF_REG3_ADDR 0x02002030
#define ETH_AN_NEWDEF_REG3_SIZE 32

 
 
 
#define ETH_AN_NEWDEF_REG3_NEWDEF6_LANE_NUM_U_OFFSET 0x00000000
#define ETH_AN_NEWDEF_REG3_NEWDEF6_LANE_NUM_U_BITWIDTH 0x00000005
#define ETH_AN_NEWDEF_REG3_NEWDEF6_LANE_NUM_U_MASK 0x0000001F
#define ETH_AN_NEWDEF_REG3_NEWDEF6_LANE_NUM_U_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_NEWDEF_REG3_NEWDEF6_LANE_NUM_U_RESET_VALUE 0x00000000

 
 
 
#define ETH_AN_NEWDEF_REG3_NEWDEF6_LT_SEL_U_OFFSET 0x00000005
#define ETH_AN_NEWDEF_REG3_NEWDEF6_LT_SEL_U_BITWIDTH 0x00000003
#define ETH_AN_NEWDEF_REG3_NEWDEF6_LT_SEL_U_MASK 0x000000E0
#define ETH_AN_NEWDEF_REG3_NEWDEF6_LT_SEL_U_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_NEWDEF_REG3_NEWDEF6_LT_SEL_U_RESET_VALUE 0x00000000

 
 
 
#define ETH_AN_NEWDEF_REG3_NEWDEF6_PAM_U_OFFSET 0x00000008
#define ETH_AN_NEWDEF_REG3_NEWDEF6_PAM_U_BITWIDTH 0x00000001
#define ETH_AN_NEWDEF_REG3_NEWDEF6_PAM_U_MASK 0x00000100
#define ETH_AN_NEWDEF_REG3_NEWDEF6_PAM_U_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_NEWDEF_REG3_NEWDEF6_PAM_U_RESET_VALUE 0x00000000

 
 
 
#define ETH_AN_NEWDEF_REG3_NEWDEF6_TIMER_SEL_U_OFFSET 0x00000009
#define ETH_AN_NEWDEF_REG3_NEWDEF6_TIMER_SEL_U_BITWIDTH 0x00000003
#define ETH_AN_NEWDEF_REG3_NEWDEF6_TIMER_SEL_U_MASK 0x00000E00
#define ETH_AN_NEWDEF_REG3_NEWDEF6_TIMER_SEL_U_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_NEWDEF_REG3_NEWDEF6_TIMER_SEL_U_RESET_VALUE 0x00000000

 
 
 
#define ETH_AN_NEWDEF_REG3_NEWDEF7_LANE_NUM_U_OFFSET 0x0000000C
#define ETH_AN_NEWDEF_REG3_NEWDEF7_LANE_NUM_U_BITWIDTH 0x00000005
#define ETH_AN_NEWDEF_REG3_NEWDEF7_LANE_NUM_U_MASK 0x0001F000
#define ETH_AN_NEWDEF_REG3_NEWDEF7_LANE_NUM_U_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_NEWDEF_REG3_NEWDEF7_LANE_NUM_U_RESET_VALUE 0x00000000

 
 
 
#define ETH_AN_NEWDEF_REG3_NEWDEF7_LT_SEL_U_OFFSET 0x00000011
#define ETH_AN_NEWDEF_REG3_NEWDEF7_LT_SEL_U_BITWIDTH 0x00000003
#define ETH_AN_NEWDEF_REG3_NEWDEF7_LT_SEL_U_MASK 0x000E0000
#define ETH_AN_NEWDEF_REG3_NEWDEF7_LT_SEL_U_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_NEWDEF_REG3_NEWDEF7_LT_SEL_U_RESET_VALUE 0x00000000

 
 
 
#define ETH_AN_NEWDEF_REG3_NEWDEF7_PAM_U_OFFSET 0x00000014
#define ETH_AN_NEWDEF_REG3_NEWDEF7_PAM_U_BITWIDTH 0x00000001
#define ETH_AN_NEWDEF_REG3_NEWDEF7_PAM_U_MASK 0x00100000
#define ETH_AN_NEWDEF_REG3_NEWDEF7_PAM_U_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_NEWDEF_REG3_NEWDEF7_PAM_U_RESET_VALUE 0x00000000

 
 
 
#define ETH_AN_NEWDEF_REG3_NEWDEF7_TIMER_SEL_U_OFFSET 0x00000015
#define ETH_AN_NEWDEF_REG3_NEWDEF7_TIMER_SEL_U_BITWIDTH 0x00000003
#define ETH_AN_NEWDEF_REG3_NEWDEF7_TIMER_SEL_U_MASK 0x00E00000
#define ETH_AN_NEWDEF_REG3_NEWDEF7_TIMER_SEL_U_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_NEWDEF_REG3_NEWDEF7_TIMER_SEL_U_RESET_VALUE 0x00000000

 
 
 
 
 
#define ETH_AN_NP_REG1_ADDR 0x02002034
#define ETH_AN_NP_REG1_SIZE 32

 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
#define ETH_AN_NP_REG1_AN_MR_NP_TX_1_OFFSET 0x00000000
#define ETH_AN_NP_REG1_AN_MR_NP_TX_1_BITWIDTH 0x00000010
#define ETH_AN_NP_REG1_AN_MR_NP_TX_1_MASK 0x0000FFFF
#define ETH_AN_NP_REG1_AN_MR_NP_TX_1_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_NP_REG1_AN_MR_NP_TX_1_RESET_VALUE 0x00000001

 
 
 
 
 
#define ETH_AN_NP_REG2_ADDR 0x02002038
#define ETH_AN_NP_REG2_SIZE 32

 
 
 
 
 
 
 
#define ETH_AN_NP_REG2_AN_MR_NP_TX_2_OFFSET 0x00000000
#define ETH_AN_NP_REG2_AN_MR_NP_TX_2_BITWIDTH 0x00000010
#define ETH_AN_NP_REG2_AN_MR_NP_TX_2_MASK 0x0000FFFF
#define ETH_AN_NP_REG2_AN_MR_NP_TX_2_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_NP_REG2_AN_MR_NP_TX_2_RESET_VALUE 0x00000000

 
 
 
 
 
#define ETH_AN_NP_REG3_ADDR 0x0200203C
#define ETH_AN_NP_REG3_SIZE 32

 
 
 
 
 
 
 
#define ETH_AN_NP_REG3_AN_MR_NP_TX_3_OFFSET 0x00000000
#define ETH_AN_NP_REG3_AN_MR_NP_TX_3_BITWIDTH 0x00000010
#define ETH_AN_NP_REG3_AN_MR_NP_TX_3_MASK 0x0000FFFF
#define ETH_AN_NP_REG3_AN_MR_NP_TX_3_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_NP_REG3_AN_MR_NP_TX_3_RESET_VALUE 0x00000000

 
 
 
 
 
#define ETH_AN_NP_REG3_AN_MR_NEXT_PAGE_LOADED_OFFSET 0x00000010
#define ETH_AN_NP_REG3_AN_MR_NEXT_PAGE_LOADED_BITWIDTH 0x00000001
#define ETH_AN_NP_REG3_AN_MR_NEXT_PAGE_LOADED_MASK 0x00010000
#define ETH_AN_NP_REG3_AN_MR_NEXT_PAGE_LOADED_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_NP_REG3_AN_MR_NEXT_PAGE_LOADED_RESET_VALUE 0x00000000

 
 
 
 
 
#define ETH_AN_PMA_DEF_REG1_ADDR 0x02002040
#define ETH_AN_PMA_DEF_REG1_SIZE 32

 
 
 
#define ETH_AN_PMA_DEF_REG1_AN_DEF_AN_RATE_OFFSET 0x00000000
#define ETH_AN_PMA_DEF_REG1_AN_DEF_AN_RATE_BITWIDTH 0x00000004
#define ETH_AN_PMA_DEF_REG1_AN_DEF_AN_RATE_MASK 0x0000000F
#define ETH_AN_PMA_DEF_REG1_AN_DEF_AN_RATE_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_PMA_DEF_REG1_AN_DEF_AN_RATE_RESET_VALUE 0x00000003

 
 
 
#define ETH_AN_PMA_DEF_REG1_AN_DEF_AN_WIDTH_OFFSET 0x00000004
#define ETH_AN_PMA_DEF_REG1_AN_DEF_AN_WIDTH_BITWIDTH 0x00000004
#define ETH_AN_PMA_DEF_REG1_AN_DEF_AN_WIDTH_MASK 0x000000F0
#define ETH_AN_PMA_DEF_REG1_AN_DEF_AN_WIDTH_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_PMA_DEF_REG1_AN_DEF_AN_WIDTH_RESET_VALUE 0x00000003

 
 
 
#define ETH_AN_PMA_DEF_REG1_AN_DEF_AN_TX_FIR_OFFSET 0x00000008
#define ETH_AN_PMA_DEF_REG1_AN_DEF_AN_TX_FIR_BITWIDTH 0x00000015
#define ETH_AN_PMA_DEF_REG1_AN_DEF_AN_TX_FIR_MASK 0x1FFFFF00
#define ETH_AN_PMA_DEF_REG1_AN_DEF_AN_TX_FIR_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_PMA_DEF_REG1_AN_DEF_AN_TX_FIR_RESET_VALUE 0x00007E00

 
 
 
 
 
#define ETH_AN_PMA_DEF_REG2_ADDR 0x02002044
#define ETH_AN_PMA_DEF_REG2_SIZE 32

 
 
 
#define ETH_AN_PMA_DEF_REG2_AN_DEF_POWER_OFF_OFFSET 0x00000000
#define ETH_AN_PMA_DEF_REG2_AN_DEF_POWER_OFF_BITWIDTH 0x00000003
#define ETH_AN_PMA_DEF_REG2_AN_DEF_POWER_OFF_MASK 0x00000007
#define ETH_AN_PMA_DEF_REG2_AN_DEF_POWER_OFF_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_PMA_DEF_REG2_AN_DEF_POWER_OFF_RESET_VALUE 0x00000004

 
 
 
#define ETH_AN_PMA_DEF_REG2_AN_DEF_POWER_ON_OFFSET 0x00000003
#define ETH_AN_PMA_DEF_REG2_AN_DEF_POWER_ON_BITWIDTH 0x00000003
#define ETH_AN_PMA_DEF_REG2_AN_DEF_POWER_ON_MASK 0x00000038
#define ETH_AN_PMA_DEF_REG2_AN_DEF_POWER_ON_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_PMA_DEF_REG2_AN_DEF_POWER_ON_RESET_VALUE 0x00000000

 
 
 
#define ETH_AN_PMA_DEF_REG2_AN_DEF_PD_TX_FIR_OFFSET 0x00000006
#define ETH_AN_PMA_DEF_REG2_AN_DEF_PD_TX_FIR_BITWIDTH 0x00000015
#define ETH_AN_PMA_DEF_REG2_AN_DEF_PD_TX_FIR_MASK 0x07FFFFC0
#define ETH_AN_PMA_DEF_REG2_AN_DEF_PD_TX_FIR_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_PMA_DEF_REG2_AN_DEF_PD_TX_FIR_RESET_VALUE 0x00007E00

 
 
 
 
 
#define ETH_AN_PMA_DEF_REG3_ADDR 0x02002048
#define ETH_AN_PMA_DEF_REG3_SIZE 32

 
 
 
#define ETH_AN_PMA_DEF_REG3_AN_DEF_AN_TX_M3FIR_OFFSET 0x00000000
#define ETH_AN_PMA_DEF_REG3_AN_DEF_AN_TX_M3FIR_BITWIDTH 0x00000003
#define ETH_AN_PMA_DEF_REG3_AN_DEF_AN_TX_M3FIR_MASK 0x00000007
#define ETH_AN_PMA_DEF_REG3_AN_DEF_AN_TX_M3FIR_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_PMA_DEF_REG3_AN_DEF_AN_TX_M3FIR_RESET_VALUE 0x00000000

 
 
 
#define ETH_AN_PMA_DEF_REG3_AN_DEF_PD_TX_M3FIR_OFFSET 0x00000003
#define ETH_AN_PMA_DEF_REG3_AN_DEF_PD_TX_M3FIR_BITWIDTH 0x00000003
#define ETH_AN_PMA_DEF_REG3_AN_DEF_PD_TX_M3FIR_MASK 0x00000038
#define ETH_AN_PMA_DEF_REG3_AN_DEF_PD_TX_M3FIR_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_PMA_DEF_REG3_AN_DEF_PD_TX_M3FIR_RESET_VALUE 0x00000000

 
 
 
 
 
#define ETH_AN_PRIORITY_REG1_ADDR 0x0200204C
#define ETH_AN_PRIORITY_REG1_SIZE 32

 
 
 
#define ETH_AN_PRIORITY_REG1_P27_U_OFFSET 0x00000000
#define ETH_AN_PRIORITY_REG1_P27_U_BITWIDTH 0x00000005
#define ETH_AN_PRIORITY_REG1_P27_U_MASK 0x0000001F
#define ETH_AN_PRIORITY_REG1_P27_U_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_PRIORITY_REG1_P27_U_RESET_VALUE 0x00000016

 
 
 
#define ETH_AN_PRIORITY_REG1_P26_U_OFFSET 0x00000005
#define ETH_AN_PRIORITY_REG1_P26_U_BITWIDTH 0x00000005
#define ETH_AN_PRIORITY_REG1_P26_U_MASK 0x000003E0
#define ETH_AN_PRIORITY_REG1_P26_U_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_PRIORITY_REG1_P26_U_RESET_VALUE 0x00000015

 
 
 
#define ETH_AN_PRIORITY_REG1_P25_U_OFFSET 0x0000000A
#define ETH_AN_PRIORITY_REG1_P25_U_BITWIDTH 0x00000005
#define ETH_AN_PRIORITY_REG1_P25_U_MASK 0x00007C00
#define ETH_AN_PRIORITY_REG1_P25_U_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_PRIORITY_REG1_P25_U_RESET_VALUE 0x00000014

 
 
 
#define ETH_AN_PRIORITY_REG1_P24_U_OFFSET 0x0000000F
#define ETH_AN_PRIORITY_REG1_P24_U_BITWIDTH 0x00000005
#define ETH_AN_PRIORITY_REG1_P24_U_MASK 0x000F8000
#define ETH_AN_PRIORITY_REG1_P24_U_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_PRIORITY_REG1_P24_U_RESET_VALUE 0x00000013

 
 
 
#define ETH_AN_PRIORITY_REG1_P23_U_OFFSET 0x00000014
#define ETH_AN_PRIORITY_REG1_P23_U_BITWIDTH 0x00000005
#define ETH_AN_PRIORITY_REG1_P23_U_MASK 0x01F00000
#define ETH_AN_PRIORITY_REG1_P23_U_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_PRIORITY_REG1_P23_U_RESET_VALUE 0x00000012

 
 
 
#define ETH_AN_PRIORITY_REG1_P22_U_OFFSET 0x00000019
#define ETH_AN_PRIORITY_REG1_P22_U_BITWIDTH 0x00000005
#define ETH_AN_PRIORITY_REG1_P22_U_MASK 0x3E000000
#define ETH_AN_PRIORITY_REG1_P22_U_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_PRIORITY_REG1_P22_U_RESET_VALUE 0x0000001B

 
 
 
 
 
#define ETH_AN_PRIORITY_REG2_ADDR 0x02002050
#define ETH_AN_PRIORITY_REG2_SIZE 32

 
 
 
#define ETH_AN_PRIORITY_REG2_P21_U_OFFSET 0x00000000
#define ETH_AN_PRIORITY_REG2_P21_U_BITWIDTH 0x00000005
#define ETH_AN_PRIORITY_REG2_P21_U_MASK 0x0000001F
#define ETH_AN_PRIORITY_REG2_P21_U_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_PRIORITY_REG2_P21_U_RESET_VALUE 0x00000011

 
 
 
#define ETH_AN_PRIORITY_REG2_P20_U_OFFSET 0x00000005
#define ETH_AN_PRIORITY_REG2_P20_U_BITWIDTH 0x00000005
#define ETH_AN_PRIORITY_REG2_P20_U_MASK 0x000003E0
#define ETH_AN_PRIORITY_REG2_P20_U_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_PRIORITY_REG2_P20_U_RESET_VALUE 0x0000000F

 
 
 
#define ETH_AN_PRIORITY_REG2_P19_U_OFFSET 0x0000000A
#define ETH_AN_PRIORITY_REG2_P19_U_BITWIDTH 0x00000005
#define ETH_AN_PRIORITY_REG2_P19_U_MASK 0x00007C00
#define ETH_AN_PRIORITY_REG2_P19_U_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_PRIORITY_REG2_P19_U_RESET_VALUE 0x00000010

 
 
 
#define ETH_AN_PRIORITY_REG2_P18_U_OFFSET 0x0000000F
#define ETH_AN_PRIORITY_REG2_P18_U_BITWIDTH 0x00000005
#define ETH_AN_PRIORITY_REG2_P18_U_MASK 0x000F8000
#define ETH_AN_PRIORITY_REG2_P18_U_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_PRIORITY_REG2_P18_U_RESET_VALUE 0x0000000E

 
 
 
#define ETH_AN_PRIORITY_REG2_P17_U_OFFSET 0x00000014
#define ETH_AN_PRIORITY_REG2_P17_U_BITWIDTH 0x00000005
#define ETH_AN_PRIORITY_REG2_P17_U_MASK 0x01F00000
#define ETH_AN_PRIORITY_REG2_P17_U_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_PRIORITY_REG2_P17_U_RESET_VALUE 0x00000008

 
 
 
#define ETH_AN_PRIORITY_REG2_P16_U_OFFSET 0x00000019
#define ETH_AN_PRIORITY_REG2_P16_U_BITWIDTH 0x00000005
#define ETH_AN_PRIORITY_REG2_P16_U_MASK 0x3E000000
#define ETH_AN_PRIORITY_REG2_P16_U_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_PRIORITY_REG2_P16_U_RESET_VALUE 0x00000007

 
 
 
 
 
#define ETH_AN_PRIORITY_REG3_ADDR 0x02002054
#define ETH_AN_PRIORITY_REG3_SIZE 32

 
 
 
#define ETH_AN_PRIORITY_REG3_P15_U_OFFSET 0x00000000
#define ETH_AN_PRIORITY_REG3_P15_U_BITWIDTH 0x00000005
#define ETH_AN_PRIORITY_REG3_P15_U_MASK 0x0000001F
#define ETH_AN_PRIORITY_REG3_P15_U_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_PRIORITY_REG3_P15_U_RESET_VALUE 0x00000006

 
 
 
#define ETH_AN_PRIORITY_REG3_P14_U_OFFSET 0x00000005
#define ETH_AN_PRIORITY_REG3_P14_U_BITWIDTH 0x00000005
#define ETH_AN_PRIORITY_REG3_P14_U_MASK 0x000003E0
#define ETH_AN_PRIORITY_REG3_P14_U_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_PRIORITY_REG3_P14_U_RESET_VALUE 0x00000005

 
 
 
#define ETH_AN_PRIORITY_REG3_P13_U_OFFSET 0x0000000A
#define ETH_AN_PRIORITY_REG3_P13_U_BITWIDTH 0x00000005
#define ETH_AN_PRIORITY_REG3_P13_U_MASK 0x00007C00
#define ETH_AN_PRIORITY_REG3_P13_U_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_PRIORITY_REG3_P13_U_RESET_VALUE 0x0000000D

 
 
 
#define ETH_AN_PRIORITY_REG3_P12_U_OFFSET 0x0000000F
#define ETH_AN_PRIORITY_REG3_P12_U_BITWIDTH 0x00000005
#define ETH_AN_PRIORITY_REG3_P12_U_MASK 0x000F8000
#define ETH_AN_PRIORITY_REG3_P12_U_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_PRIORITY_REG3_P12_U_RESET_VALUE 0x0000001A

 
 
 
#define ETH_AN_PRIORITY_REG3_P11_U_OFFSET 0x00000014
#define ETH_AN_PRIORITY_REG3_P11_U_BITWIDTH 0x00000005
#define ETH_AN_PRIORITY_REG3_P11_U_MASK 0x01F00000
#define ETH_AN_PRIORITY_REG3_P11_U_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_PRIORITY_REG3_P11_U_RESET_VALUE 0x00000019

 
 
 
#define ETH_AN_PRIORITY_REG3_P10_U_OFFSET 0x00000019
#define ETH_AN_PRIORITY_REG3_P10_U_BITWIDTH 0x00000005
#define ETH_AN_PRIORITY_REG3_P10_U_MASK 0x3E000000
#define ETH_AN_PRIORITY_REG3_P10_U_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_PRIORITY_REG3_P10_U_RESET_VALUE 0x00000004

 
 
 
 
 
#define ETH_AN_PRIORITY_REG4_ADDR 0x02002058
#define ETH_AN_PRIORITY_REG4_SIZE 32

 
 
 
#define ETH_AN_PRIORITY_REG4_P9_U_OFFSET 0x00000000
#define ETH_AN_PRIORITY_REG4_P9_U_BITWIDTH 0x00000005
#define ETH_AN_PRIORITY_REG4_P9_U_MASK 0x0000001F
#define ETH_AN_PRIORITY_REG4_P9_U_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_PRIORITY_REG4_P9_U_RESET_VALUE 0x00000003

 
 
 
#define ETH_AN_PRIORITY_REG4_P8_U_OFFSET 0x00000005
#define ETH_AN_PRIORITY_REG4_P8_U_BITWIDTH 0x00000005
#define ETH_AN_PRIORITY_REG4_P8_U_MASK 0x000003E0
#define ETH_AN_PRIORITY_REG4_P8_U_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_PRIORITY_REG4_P8_U_RESET_VALUE 0x0000000A

 
 
 
#define ETH_AN_PRIORITY_REG4_P7_U_OFFSET 0x0000000A
#define ETH_AN_PRIORITY_REG4_P7_U_BITWIDTH 0x00000005
#define ETH_AN_PRIORITY_REG4_P7_U_MASK 0x00007C00
#define ETH_AN_PRIORITY_REG4_P7_U_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_PRIORITY_REG4_P7_U_RESET_VALUE 0x00000009

 
 
 
#define ETH_AN_PRIORITY_REG4_P6_U_OFFSET 0x0000000F
#define ETH_AN_PRIORITY_REG4_P6_U_BITWIDTH 0x00000005
#define ETH_AN_PRIORITY_REG4_P6_U_MASK 0x000F8000
#define ETH_AN_PRIORITY_REG4_P6_U_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_PRIORITY_REG4_P6_U_RESET_VALUE 0x00000018

 
 
 
#define ETH_AN_PRIORITY_REG4_P5_U_OFFSET 0x00000014
#define ETH_AN_PRIORITY_REG4_P5_U_BITWIDTH 0x00000005
#define ETH_AN_PRIORITY_REG4_P5_U_MASK 0x01F00000
#define ETH_AN_PRIORITY_REG4_P5_U_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_PRIORITY_REG4_P5_U_RESET_VALUE 0x00000017

 
 
 
#define ETH_AN_PRIORITY_REG4_P4_U_OFFSET 0x00000019
#define ETH_AN_PRIORITY_REG4_P4_U_BITWIDTH 0x00000005
#define ETH_AN_PRIORITY_REG4_P4_U_MASK 0x3E000000
#define ETH_AN_PRIORITY_REG4_P4_U_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_PRIORITY_REG4_P4_U_RESET_VALUE 0x00000002

 
 
 
 
 
#define ETH_AN_PRIORITY_REG5_ADDR 0x0200205C
#define ETH_AN_PRIORITY_REG5_SIZE 32

 
 
 
#define ETH_AN_PRIORITY_REG5_P3_U_OFFSET 0x00000000
#define ETH_AN_PRIORITY_REG5_P3_U_BITWIDTH 0x00000005
#define ETH_AN_PRIORITY_REG5_P3_U_MASK 0x0000001F
#define ETH_AN_PRIORITY_REG5_P3_U_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_PRIORITY_REG5_P3_U_RESET_VALUE 0x00000001

 
 
 
#define ETH_AN_PRIORITY_REG5_P2_U_OFFSET 0x00000005
#define ETH_AN_PRIORITY_REG5_P2_U_BITWIDTH 0x00000005
#define ETH_AN_PRIORITY_REG5_P2_U_MASK 0x000003E0
#define ETH_AN_PRIORITY_REG5_P2_U_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_PRIORITY_REG5_P2_U_RESET_VALUE 0x0000000C

 
 
 
#define ETH_AN_PRIORITY_REG5_P1_U_OFFSET 0x0000000A
#define ETH_AN_PRIORITY_REG5_P1_U_BITWIDTH 0x00000005
#define ETH_AN_PRIORITY_REG5_P1_U_MASK 0x00007C00
#define ETH_AN_PRIORITY_REG5_P1_U_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_PRIORITY_REG5_P1_U_RESET_VALUE 0x0000000B

 
 
 
#define ETH_AN_PRIORITY_REG5_P0_U_OFFSET 0x0000000F
#define ETH_AN_PRIORITY_REG5_P0_U_BITWIDTH 0x00000005
#define ETH_AN_PRIORITY_REG5_P0_U_MASK 0x000F8000
#define ETH_AN_PRIORITY_REG5_P0_U_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_PRIORITY_REG5_P0_U_RESET_VALUE 0x00000000

 
 
 
 
 
#define ETH_AN_RESULT_REG1_ADDR 0x02002060
#define ETH_AN_RESULT_REG1_SIZE 32

 
 
 
#define ETH_AN_RESULT_REG1_AN_BP_ABILITY_OFFSET 0x00000000
#define ETH_AN_RESULT_REG1_AN_BP_ABILITY_BITWIDTH 0x00000001
#define ETH_AN_RESULT_REG1_AN_BP_ABILITY_MASK 0x00000001
#define ETH_AN_RESULT_REG1_AN_BP_ABILITY_ACCESS AW_CSR_READ_ONLY
#define ETH_AN_RESULT_REG1_AN_BP_ABILITY_RESET_VALUE 0x00000001

 
 
 
 
 
 
#define ETH_AN_RESULT_REG1_AN_SPEC_1_OFFSET 0x00000001
#define ETH_AN_RESULT_REG1_AN_SPEC_1_BITWIDTH 0x00000003
#define ETH_AN_RESULT_REG1_AN_SPEC_1_MASK 0x0000000E
#define ETH_AN_RESULT_REG1_AN_SPEC_1_ACCESS AW_CSR_READ_ONLY
#define ETH_AN_RESULT_REG1_AN_SPEC_1_RESET_VALUE 0x00000000

 
 
 
#define ETH_AN_RESULT_REG1_AN_FEC_ENA_OFFSET 0x00000004
#define ETH_AN_RESULT_REG1_AN_FEC_ENA_BITWIDTH 0x00000001
#define ETH_AN_RESULT_REG1_AN_FEC_ENA_MASK 0x00000010
#define ETH_AN_RESULT_REG1_AN_FEC_ENA_ACCESS AW_CSR_READ_ONLY
#define ETH_AN_RESULT_REG1_AN_FEC_ENA_RESET_VALUE 0x00000000

 
 
 
 
 
#define ETH_AN_RESULT_REG1_AN_SPEC_2_OFFSET 0x00000005
#define ETH_AN_RESULT_REG1_AN_SPEC_2_BITWIDTH 0x00000002
#define ETH_AN_RESULT_REG1_AN_SPEC_2_MASK 0x00000060
#define ETH_AN_RESULT_REG1_AN_SPEC_2_ACCESS AW_CSR_READ_ONLY
#define ETH_AN_RESULT_REG1_AN_SPEC_2_RESET_VALUE 0x00000000

 
 
 
#define ETH_AN_RESULT_REG1_AN_RS_FEC_ENA_OFFSET 0x00000007
#define ETH_AN_RESULT_REG1_AN_RS_FEC_ENA_BITWIDTH 0x00000001
#define ETH_AN_RESULT_REG1_AN_RS_FEC_ENA_MASK 0x00000080
#define ETH_AN_RESULT_REG1_AN_RS_FEC_ENA_ACCESS AW_CSR_READ_ONLY
#define ETH_AN_RESULT_REG1_AN_RS_FEC_ENA_RESET_VALUE 0x00000000

 
 
 
 
 
 
 
 
 
 
 
#define ETH_AN_RESULT_REG1_AN_SPEC_3_OFFSET 0x00000008
#define ETH_AN_RESULT_REG1_AN_SPEC_3_BITWIDTH 0x00000008
#define ETH_AN_RESULT_REG1_AN_SPEC_3_MASK 0x0000FF00
#define ETH_AN_RESULT_REG1_AN_SPEC_3_ACCESS AW_CSR_READ_ONLY
#define ETH_AN_RESULT_REG1_AN_SPEC_3_RESET_VALUE 0x00000000

 
 
 
#define ETH_AN_RESULT_REG1_AN_RS_FEC_INT_ENA_OFFSET 0x00000010
#define ETH_AN_RESULT_REG1_AN_RS_FEC_INT_ENA_BITWIDTH 0x00000001
#define ETH_AN_RESULT_REG1_AN_RS_FEC_INT_ENA_MASK 0x00010000
#define ETH_AN_RESULT_REG1_AN_RS_FEC_INT_ENA_ACCESS AW_CSR_READ_ONLY
#define ETH_AN_RESULT_REG1_AN_RS_FEC_INT_ENA_RESET_VALUE 0x00000000

 
 
 
 
 
#define ETH_AN_RESULT_REG2_ADDR 0x02002064
#define ETH_AN_RESULT_REG2_SIZE 32

 
 
 
 
 
 
 
#define ETH_AN_RESULT_REG2_AN_SPEC_4_OFFSET 0x00000000
#define ETH_AN_RESULT_REG2_AN_SPEC_4_BITWIDTH 0x0000000A
#define ETH_AN_RESULT_REG2_AN_SPEC_4_MASK 0x000003FF
#define ETH_AN_RESULT_REG2_AN_SPEC_4_ACCESS AW_CSR_READ_ONLY
#define ETH_AN_RESULT_REG2_AN_SPEC_4_RESET_VALUE 0x00000000

 
 
 
 
 
 
 
 
#define ETH_AN_RESULT_REG2_AN_ECON_SPEC_OFFSET 0x0000000A
#define ETH_AN_RESULT_REG2_AN_ECON_SPEC_BITWIDTH 0x00000005
#define ETH_AN_RESULT_REG2_AN_ECON_SPEC_MASK 0x00007C00
#define ETH_AN_RESULT_REG2_AN_ECON_SPEC_ACCESS AW_CSR_READ_ONLY
#define ETH_AN_RESULT_REG2_AN_ECON_SPEC_RESET_VALUE 0x00000000

 
 
 
 
 
#define ETH_AN_RX_LINK_CODE_WORD_REG1_ADDR 0x02002068
#define ETH_AN_RX_LINK_CODE_WORD_REG1_SIZE 32

 
 
 
#define ETH_AN_RX_LINK_CODE_WORD_REG1_AN_RX_LINK_CODE_WORD_1_OFFSET 0x00000000
#define ETH_AN_RX_LINK_CODE_WORD_REG1_AN_RX_LINK_CODE_WORD_1_BITWIDTH 0x00000010
#define ETH_AN_RX_LINK_CODE_WORD_REG1_AN_RX_LINK_CODE_WORD_1_MASK 0x0000FFFF
#define ETH_AN_RX_LINK_CODE_WORD_REG1_AN_RX_LINK_CODE_WORD_1_ACCESS AW_CSR_READ_ONLY
#define ETH_AN_RX_LINK_CODE_WORD_REG1_AN_RX_LINK_CODE_WORD_1_RESET_VALUE 0x00000000

 
 
 
 
 
#define ETH_AN_RX_LINK_CODE_WORD_REG2_ADDR 0x0200206C
#define ETH_AN_RX_LINK_CODE_WORD_REG2_SIZE 32

 
 
 
#define ETH_AN_RX_LINK_CODE_WORD_REG2_AN_RX_LINK_CODE_WORD_2_OFFSET 0x00000000
#define ETH_AN_RX_LINK_CODE_WORD_REG2_AN_RX_LINK_CODE_WORD_2_BITWIDTH 0x00000010
#define ETH_AN_RX_LINK_CODE_WORD_REG2_AN_RX_LINK_CODE_WORD_2_MASK 0x0000FFFF
#define ETH_AN_RX_LINK_CODE_WORD_REG2_AN_RX_LINK_CODE_WORD_2_ACCESS AW_CSR_READ_ONLY
#define ETH_AN_RX_LINK_CODE_WORD_REG2_AN_RX_LINK_CODE_WORD_2_RESET_VALUE 0x00000000

 
 
 
 
 
#define ETH_AN_RX_LINK_CODE_WORD_REG3_ADDR 0x02002070
#define ETH_AN_RX_LINK_CODE_WORD_REG3_SIZE 32

 
 
 
#define ETH_AN_RX_LINK_CODE_WORD_REG3_AN_RX_LINK_CODE_WORD_3_OFFSET 0x00000000
#define ETH_AN_RX_LINK_CODE_WORD_REG3_AN_RX_LINK_CODE_WORD_3_BITWIDTH 0x00000010
#define ETH_AN_RX_LINK_CODE_WORD_REG3_AN_RX_LINK_CODE_WORD_3_MASK 0x0000FFFF
#define ETH_AN_RX_LINK_CODE_WORD_REG3_AN_RX_LINK_CODE_WORD_3_ACCESS AW_CSR_READ_ONLY
#define ETH_AN_RX_LINK_CODE_WORD_REG3_AN_RX_LINK_CODE_WORD_3_RESET_VALUE 0x00000000

 
 
 
 
 
#define ETH_AN_STAT_ADDR 0x02002074
#define ETH_AN_STAT_SIZE 32

 
 
 
 
 
#define ETH_AN_STAT_AN_MR_LP_AUTONEG_ABLE_OFFSET 0x00000000
#define ETH_AN_STAT_AN_MR_LP_AUTONEG_ABLE_BITWIDTH 0x00000001
#define ETH_AN_STAT_AN_MR_LP_AUTONEG_ABLE_MASK 0x00000001
#define ETH_AN_STAT_AN_MR_LP_AUTONEG_ABLE_ACCESS AW_CSR_READ_ONLY
#define ETH_AN_STAT_AN_MR_LP_AUTONEG_ABLE_RESET_VALUE 0x00000000

 
 
 
#define ETH_AN_STAT_AN_AUTONEG_ABLE_OFFSET 0x00000003
#define ETH_AN_STAT_AN_AUTONEG_ABLE_BITWIDTH 0x00000001
#define ETH_AN_STAT_AN_AUTONEG_ABLE_MASK 0x00000008
#define ETH_AN_STAT_AN_AUTONEG_ABLE_ACCESS AW_CSR_READ_ONLY
#define ETH_AN_STAT_AN_AUTONEG_ABLE_RESET_VALUE 0x00000001

 
 
 
 
 
#define ETH_AN_STAT_AN_MR_AUTONEG_COMPLETE_OFFSET 0x00000005
#define ETH_AN_STAT_AN_MR_AUTONEG_COMPLETE_BITWIDTH 0x00000001
#define ETH_AN_STAT_AN_MR_AUTONEG_COMPLETE_MASK 0x00000020
#define ETH_AN_STAT_AN_MR_AUTONEG_COMPLETE_ACCESS AW_CSR_READ_ONLY
#define ETH_AN_STAT_AN_MR_AUTONEG_COMPLETE_RESET_VALUE 0x00000000

 
 
 
 
 
#define ETH_AN_STAT_AN_MR_PAGE_RX_OFFSET 0x00000006
#define ETH_AN_STAT_AN_MR_PAGE_RX_BITWIDTH 0x00000001
#define ETH_AN_STAT_AN_MR_PAGE_RX_MASK 0x00000040
#define ETH_AN_STAT_AN_MR_PAGE_RX_ACCESS AW_CSR_READ_ONLY
#define ETH_AN_STAT_AN_MR_PAGE_RX_RESET_VALUE 0x00000000

 
 
 
 
 
#define ETH_AN_TIMER_REG1_ADDR 0x02002078
#define ETH_AN_TIMER_REG1_SIZE 32

 
 
 
#define ETH_AN_TIMER_REG1_AN_LINK_FAIL_INHIBIT_TIMER_MAX_A_OFFSET 0x00000000
#define ETH_AN_TIMER_REG1_AN_LINK_FAIL_INHIBIT_TIMER_MAX_A_BITWIDTH 0x00000010
#define ETH_AN_TIMER_REG1_AN_LINK_FAIL_INHIBIT_TIMER_MAX_A_MASK 0x0000FFFF
#define ETH_AN_TIMER_REG1_AN_LINK_FAIL_INHIBIT_TIMER_MAX_A_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_TIMER_REG1_AN_LINK_FAIL_INHIBIT_TIMER_MAX_A_RESET_VALUE 0x0000002D

 
 
 
#define ETH_AN_TIMER_REG1_AN_LINK_FAIL_INHIBIT_TIMER_MAX_B_OFFSET 0x00000010
#define ETH_AN_TIMER_REG1_AN_LINK_FAIL_INHIBIT_TIMER_MAX_B_BITWIDTH 0x00000010
#define ETH_AN_TIMER_REG1_AN_LINK_FAIL_INHIBIT_TIMER_MAX_B_MASK 0xFFFF0000
#define ETH_AN_TIMER_REG1_AN_LINK_FAIL_INHIBIT_TIMER_MAX_B_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_TIMER_REG1_AN_LINK_FAIL_INHIBIT_TIMER_MAX_B_RESET_VALUE 0x000001F9

 
 
 
 
 
#define ETH_AN_TIMER_REG2_ADDR 0x0200207C
#define ETH_AN_TIMER_REG2_SIZE 32

 
 
 
#define ETH_AN_TIMER_REG2_AN_LINK_FAIL_INHIBIT_TIMER_MAX_C_OFFSET 0x00000000
#define ETH_AN_TIMER_REG2_AN_LINK_FAIL_INHIBIT_TIMER_MAX_C_BITWIDTH 0x00000010
#define ETH_AN_TIMER_REG2_AN_LINK_FAIL_INHIBIT_TIMER_MAX_C_MASK 0x0000FFFF
#define ETH_AN_TIMER_REG2_AN_LINK_FAIL_INHIBIT_TIMER_MAX_C_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_TIMER_REG2_AN_LINK_FAIL_INHIBIT_TIMER_MAX_C_RESET_VALUE 0x00000C4E

 
 
 
#define ETH_AN_TIMER_REG2_AN_PD_ATTEMPT_TIMER_MAX_OFFSET 0x00000010
#define ETH_AN_TIMER_REG2_AN_PD_ATTEMPT_TIMER_MAX_BITWIDTH 0x00000010
#define ETH_AN_TIMER_REG2_AN_PD_ATTEMPT_TIMER_MAX_MASK 0xFFFF0000
#define ETH_AN_TIMER_REG2_AN_PD_ATTEMPT_TIMER_MAX_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_TIMER_REG2_AN_PD_ATTEMPT_TIMER_MAX_RESET_VALUE 0x00000000

 
 
 
 
 
#define ETH_AN_TIMER_REG3_ADDR 0x02002080
#define ETH_AN_TIMER_REG3_SIZE 32

 
 
 
#define ETH_AN_TIMER_REG3_AN_PD_AUTONEG_TIMER_MAX_OFFSET 0x00000000
#define ETH_AN_TIMER_REG3_AN_PD_AUTONEG_TIMER_MAX_BITWIDTH 0x00000010
#define ETH_AN_TIMER_REG3_AN_PD_AUTONEG_TIMER_MAX_MASK 0x0000FFFF
#define ETH_AN_TIMER_REG3_AN_PD_AUTONEG_TIMER_MAX_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_TIMER_REG3_AN_PD_AUTONEG_TIMER_MAX_RESET_VALUE 0x00000000

 
 
 
#define ETH_AN_TIMER_REG3_AN_BREAK_LINK_TIMER_MAX_OFFSET 0x00000010
#define ETH_AN_TIMER_REG3_AN_BREAK_LINK_TIMER_MAX_BITWIDTH 0x00000010
#define ETH_AN_TIMER_REG3_AN_BREAK_LINK_TIMER_MAX_MASK 0xFFFF0000
#define ETH_AN_TIMER_REG3_AN_BREAK_LINK_TIMER_MAX_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_TIMER_REG3_AN_BREAK_LINK_TIMER_MAX_RESET_VALUE 0x00000045

 
 
 
 
 
#define ETH_AN_TIMER_REG4_ADDR 0x02002084
#define ETH_AN_TIMER_REG4_SIZE 32

 
 
 
#define ETH_AN_TIMER_REG4_AN_LINK_FAIL_INHIBIT_TIMER_MAX_D_OFFSET 0x00000000
#define ETH_AN_TIMER_REG4_AN_LINK_FAIL_INHIBIT_TIMER_MAX_D_BITWIDTH 0x00000010
#define ETH_AN_TIMER_REG4_AN_LINK_FAIL_INHIBIT_TIMER_MAX_D_MASK 0x0000FFFF
#define ETH_AN_TIMER_REG4_AN_LINK_FAIL_INHIBIT_TIMER_MAX_D_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_TIMER_REG4_AN_LINK_FAIL_INHIBIT_TIMER_MAX_D_RESET_VALUE 0x00002F76

 
 
 
#define ETH_AN_TIMER_REG4_AN_LINK_FAIL_INHIBIT_TIMER_MAX_E_OFFSET 0x00000010
#define ETH_AN_TIMER_REG4_AN_LINK_FAIL_INHIBIT_TIMER_MAX_E_BITWIDTH 0x00000010
#define ETH_AN_TIMER_REG4_AN_LINK_FAIL_INHIBIT_TIMER_MAX_E_MASK 0xFFFF0000
#define ETH_AN_TIMER_REG4_AN_LINK_FAIL_INHIBIT_TIMER_MAX_E_ACCESS AW_CSR_READ_WRITE
#define ETH_AN_TIMER_REG4_AN_LINK_FAIL_INHIBIT_TIMER_MAX_E_RESET_VALUE 0x00000000

 
 
 
 
 
#define ETH_ANLT_CTRL_ADDR 0x02002088
#define ETH_ANLT_CTRL_SIZE 32

 
 
 
#define ETH_ANLT_CTRL_ANLT_LANE_NUM_OFFSET 0x00000000
#define ETH_ANLT_CTRL_ANLT_LANE_NUM_BITWIDTH 0x00000004
#define ETH_ANLT_CTRL_ANLT_LANE_NUM_MASK 0x0000000F
#define ETH_ANLT_CTRL_ANLT_LANE_NUM_ACCESS AW_CSR_READ_WRITE
#define ETH_ANLT_CTRL_ANLT_LANE_NUM_RESET_VALUE 0x00000000

 
 
 
 
 
#define ETH_ANLT_CTRL_AN_NO_ATTACHED_OFFSET 0x00000004
#define ETH_ANLT_CTRL_AN_NO_ATTACHED_BITWIDTH 0x00000001
#define ETH_ANLT_CTRL_AN_NO_ATTACHED_MASK 0x00000010
#define ETH_ANLT_CTRL_AN_NO_ATTACHED_ACCESS AW_CSR_READ_WRITE
#define ETH_ANLT_CTRL_AN_NO_ATTACHED_RESET_VALUE 0x00000000

 
 
 
#define ETH_ANLT_CTRL_ANLT_MS_PER_CK_OFFSET 0x00000005
#define ETH_ANLT_CTRL_ANLT_MS_PER_CK_BITWIDTH 0x00000014
#define ETH_ANLT_CTRL_ANLT_MS_PER_CK_MASK 0x01FFFFE0
#define ETH_ANLT_CTRL_ANLT_MS_PER_CK_ACCESS AW_CSR_READ_WRITE
#define ETH_ANLT_CTRL_ANLT_MS_PER_CK_RESET_VALUE 0x00000000

 
 
 
 
 
#define ETH_ANLT_CTRL_AN_NO_NONCE_CHECK_OFFSET 0x00000019
#define ETH_ANLT_CTRL_AN_NO_NONCE_CHECK_BITWIDTH 0x00000001
#define ETH_ANLT_CTRL_AN_NO_NONCE_CHECK_MASK 0x02000000
#define ETH_ANLT_CTRL_AN_NO_NONCE_CHECK_ACCESS AW_CSR_READ_WRITE
#define ETH_ANLT_CTRL_AN_NO_NONCE_CHECK_RESET_VALUE 0x00000000

 
 
 
 
 
#define ETH_ANLT_CTRL_AN_STATUS_CHECK_DISABLE_OFFSET 0x0000001A
#define ETH_ANLT_CTRL_AN_STATUS_CHECK_DISABLE_BITWIDTH 0x00000002
#define ETH_ANLT_CTRL_AN_STATUS_CHECK_DISABLE_MASK 0x0C000000
#define ETH_ANLT_CTRL_AN_STATUS_CHECK_DISABLE_ACCESS AW_CSR_READ_WRITE
#define ETH_ANLT_CTRL_AN_STATUS_CHECK_DISABLE_RESET_VALUE 0x00000000

 
 
 
#define ETH_ANLT_CTRL_MAP_EN_NT_OFFSET 0x0000001C
#define ETH_ANLT_CTRL_MAP_EN_NT_BITWIDTH 0x00000001
#define ETH_ANLT_CTRL_MAP_EN_NT_MASK 0x10000000
#define ETH_ANLT_CTRL_MAP_EN_NT_ACCESS AW_CSR_READ_WRITE
#define ETH_ANLT_CTRL_MAP_EN_NT_RESET_VALUE 0x00000000

 
 
 
#define ETH_ANLT_CTRL_AN_ACK_DETECT_RESET_RX_COUNT_OFFSET 0x0000001D
#define ETH_ANLT_CTRL_AN_ACK_DETECT_RESET_RX_COUNT_BITWIDTH 0x00000001
#define ETH_ANLT_CTRL_AN_ACK_DETECT_RESET_RX_COUNT_MASK 0x20000000
#define ETH_ANLT_CTRL_AN_ACK_DETECT_RESET_RX_COUNT_ACCESS AW_CSR_READ_WRITE
#define ETH_ANLT_CTRL_AN_ACK_DETECT_RESET_RX_COUNT_RESET_VALUE 0x00000000

 
 
 
#define ETH_ANLT_CTRL_AN_RX_MV_WINDOW_SEL_OFFSET 0x0000001E
#define ETH_ANLT_CTRL_AN_RX_MV_WINDOW_SEL_BITWIDTH 0x00000002
#define ETH_ANLT_CTRL_AN_RX_MV_WINDOW_SEL_MASK 0xC0000000
#define ETH_ANLT_CTRL_AN_RX_MV_WINDOW_SEL_ACCESS AW_CSR_READ_WRITE
#define ETH_ANLT_CTRL_AN_RX_MV_WINDOW_SEL_RESET_VALUE 0x00000000

 
 
 
 
 
#define ETH_ANLT_CTRL2_ADDR 0x0200208C
#define ETH_ANLT_CTRL2_SIZE 32

 
 
 
#define ETH_ANLT_CTRL2_SIGDET_CTRL_NT_OFFSET 0x00000000
#define ETH_ANLT_CTRL2_SIGDET_CTRL_NT_BITWIDTH 0x00000001
#define ETH_ANLT_CTRL2_SIGDET_CTRL_NT_MASK 0x00000001
#define ETH_ANLT_CTRL2_SIGDET_CTRL_NT_ACCESS AW_CSR_READ_WRITE
#define ETH_ANLT_CTRL2_SIGDET_CTRL_NT_RESET_VALUE 0x00000000

 
 
 
#define ETH_ANLT_CTRL2_QUIET_SIGNAL_SEL_NT_OFFSET 0x00000001
#define ETH_ANLT_CTRL2_QUIET_SIGNAL_SEL_NT_BITWIDTH 0x00000001
#define ETH_ANLT_CTRL2_QUIET_SIGNAL_SEL_NT_MASK 0x00000002
#define ETH_ANLT_CTRL2_QUIET_SIGNAL_SEL_NT_ACCESS AW_CSR_READ_WRITE
#define ETH_ANLT_CTRL2_QUIET_SIGNAL_SEL_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define ETH_ANLT_RATE_REG1_ADDR 0x02002090
#define ETH_ANLT_RATE_REG1_SIZE 32

 
 
 
#define ETH_ANLT_RATE_REG1_AN_DEF_SPEC_RATE_0R_OFFSET 0x00000000
#define ETH_ANLT_RATE_REG1_AN_DEF_SPEC_RATE_0R_BITWIDTH 0x00000003
#define ETH_ANLT_RATE_REG1_AN_DEF_SPEC_RATE_0R_MASK 0x00000007
#define ETH_ANLT_RATE_REG1_AN_DEF_SPEC_RATE_0R_ACCESS AW_CSR_READ_WRITE
#define ETH_ANLT_RATE_REG1_AN_DEF_SPEC_RATE_0R_RESET_VALUE 0x00000000

 
 
 
#define ETH_ANLT_RATE_REG1_AN_DEF_SPEC_RATE_1R_OFFSET 0x00000003
#define ETH_ANLT_RATE_REG1_AN_DEF_SPEC_RATE_1R_BITWIDTH 0x00000003
#define ETH_ANLT_RATE_REG1_AN_DEF_SPEC_RATE_1R_MASK 0x00000038
#define ETH_ANLT_RATE_REG1_AN_DEF_SPEC_RATE_1R_ACCESS AW_CSR_READ_WRITE
#define ETH_ANLT_RATE_REG1_AN_DEF_SPEC_RATE_1R_RESET_VALUE 0x00000001

 
 
 
#define ETH_ANLT_RATE_REG1_AN_DEF_SPEC_RATE_2R_OFFSET 0x00000006
#define ETH_ANLT_RATE_REG1_AN_DEF_SPEC_RATE_2R_BITWIDTH 0x00000003
#define ETH_ANLT_RATE_REG1_AN_DEF_SPEC_RATE_2R_MASK 0x000001C0
#define ETH_ANLT_RATE_REG1_AN_DEF_SPEC_RATE_2R_ACCESS AW_CSR_READ_WRITE
#define ETH_ANLT_RATE_REG1_AN_DEF_SPEC_RATE_2R_RESET_VALUE 0x00000003

 
 
 
#define ETH_ANLT_RATE_REG1_AN_DEF_SPEC_RATE_3R_OFFSET 0x00000009
#define ETH_ANLT_RATE_REG1_AN_DEF_SPEC_RATE_3R_BITWIDTH 0x00000003
#define ETH_ANLT_RATE_REG1_AN_DEF_SPEC_RATE_3R_MASK 0x00000E00
#define ETH_ANLT_RATE_REG1_AN_DEF_SPEC_RATE_3R_ACCESS AW_CSR_READ_WRITE
#define ETH_ANLT_RATE_REG1_AN_DEF_SPEC_RATE_3R_RESET_VALUE 0x00000003

 
 
 
#define ETH_ANLT_RATE_REG1_AN_DEF_SPEC_RATE_4R_OFFSET 0x0000000C
#define ETH_ANLT_RATE_REG1_AN_DEF_SPEC_RATE_4R_BITWIDTH 0x00000003
#define ETH_ANLT_RATE_REG1_AN_DEF_SPEC_RATE_4R_MASK 0x00007000
#define ETH_ANLT_RATE_REG1_AN_DEF_SPEC_RATE_4R_ACCESS AW_CSR_READ_WRITE
#define ETH_ANLT_RATE_REG1_AN_DEF_SPEC_RATE_4R_RESET_VALUE 0x00000003

 
 
 
#define ETH_ANLT_RATE_REG1_AN_DEF_SPEC_RATE_5R_OFFSET 0x0000000F
#define ETH_ANLT_RATE_REG1_AN_DEF_SPEC_RATE_5R_BITWIDTH 0x00000003
#define ETH_ANLT_RATE_REG1_AN_DEF_SPEC_RATE_5R_MASK 0x00038000
#define ETH_ANLT_RATE_REG1_AN_DEF_SPEC_RATE_5R_ACCESS AW_CSR_READ_WRITE
#define ETH_ANLT_RATE_REG1_AN_DEF_SPEC_RATE_5R_RESET_VALUE 0x00000003

 
 
 
#define ETH_ANLT_RATE_REG1_AN_DEF_SPEC_RATE_6R_OFFSET 0x00000012
#define ETH_ANLT_RATE_REG1_AN_DEF_SPEC_RATE_6R_BITWIDTH 0x00000003
#define ETH_ANLT_RATE_REG1_AN_DEF_SPEC_RATE_6R_MASK 0x001C0000
#define ETH_ANLT_RATE_REG1_AN_DEF_SPEC_RATE_6R_ACCESS AW_CSR_READ_WRITE
#define ETH_ANLT_RATE_REG1_AN_DEF_SPEC_RATE_6R_RESET_VALUE 0x00000005

 
 
 
#define ETH_ANLT_RATE_REG1_AN_DEF_SPEC_RATE_7R_OFFSET 0x00000015
#define ETH_ANLT_RATE_REG1_AN_DEF_SPEC_RATE_7R_BITWIDTH 0x00000003
#define ETH_ANLT_RATE_REG1_AN_DEF_SPEC_RATE_7R_MASK 0x00E00000
#define ETH_ANLT_RATE_REG1_AN_DEF_SPEC_RATE_7R_ACCESS AW_CSR_READ_WRITE
#define ETH_ANLT_RATE_REG1_AN_DEF_SPEC_RATE_7R_RESET_VALUE 0x00000004

 
 
 
#define ETH_ANLT_RATE_REG1_AN_DEF_SPEC_RATE_8R_OFFSET 0x00000018
#define ETH_ANLT_RATE_REG1_AN_DEF_SPEC_RATE_8R_BITWIDTH 0x00000003
#define ETH_ANLT_RATE_REG1_AN_DEF_SPEC_RATE_8R_MASK 0x07000000
#define ETH_ANLT_RATE_REG1_AN_DEF_SPEC_RATE_8R_ACCESS AW_CSR_READ_WRITE
#define ETH_ANLT_RATE_REG1_AN_DEF_SPEC_RATE_8R_RESET_VALUE 0x00000004

 
 
 
#define ETH_ANLT_RATE_REG1_AN_DEF_SPEC_RATE_9R_OFFSET 0x0000001B
#define ETH_ANLT_RATE_REG1_AN_DEF_SPEC_RATE_9R_BITWIDTH 0x00000003
#define ETH_ANLT_RATE_REG1_AN_DEF_SPEC_RATE_9R_MASK 0x38000000
#define ETH_ANLT_RATE_REG1_AN_DEF_SPEC_RATE_9R_ACCESS AW_CSR_READ_WRITE
#define ETH_ANLT_RATE_REG1_AN_DEF_SPEC_RATE_9R_RESET_VALUE 0x00000004

 
 
 
 
 
#define ETH_ANLT_RATE_REG2_ADDR 0x02002094
#define ETH_ANLT_RATE_REG2_SIZE 32

 
 
 
#define ETH_ANLT_RATE_REG2_AN_DEF_SPEC_RATE_10R_OFFSET 0x00000000
#define ETH_ANLT_RATE_REG2_AN_DEF_SPEC_RATE_10R_BITWIDTH 0x00000003
#define ETH_ANLT_RATE_REG2_AN_DEF_SPEC_RATE_10R_MASK 0x00000007
#define ETH_ANLT_RATE_REG2_AN_DEF_SPEC_RATE_10R_ACCESS AW_CSR_READ_WRITE
#define ETH_ANLT_RATE_REG2_AN_DEF_SPEC_RATE_10R_RESET_VALUE 0x00000004

 
 
 
#define ETH_ANLT_RATE_REG2_AN_DEF_SPEC_RATE_11R_OFFSET 0x00000003
#define ETH_ANLT_RATE_REG2_AN_DEF_SPEC_RATE_11R_BITWIDTH 0x00000003
#define ETH_ANLT_RATE_REG2_AN_DEF_SPEC_RATE_11R_MASK 0x00000038
#define ETH_ANLT_RATE_REG2_AN_DEF_SPEC_RATE_11R_ACCESS AW_CSR_READ_WRITE
#define ETH_ANLT_RATE_REG2_AN_DEF_SPEC_RATE_11R_RESET_VALUE 0x00000001

 
 
 
#define ETH_ANLT_RATE_REG2_AN_DEF_SPEC_RATE_12R_OFFSET 0x00000006
#define ETH_ANLT_RATE_REG2_AN_DEF_SPEC_RATE_12R_BITWIDTH 0x00000003
#define ETH_ANLT_RATE_REG2_AN_DEF_SPEC_RATE_12R_MASK 0x000001C0
#define ETH_ANLT_RATE_REG2_AN_DEF_SPEC_RATE_12R_ACCESS AW_CSR_READ_WRITE
#define ETH_ANLT_RATE_REG2_AN_DEF_SPEC_RATE_12R_RESET_VALUE 0x00000002

 
 
 
#define ETH_ANLT_RATE_REG2_AN_DEF_SPEC_RATE_13R_OFFSET 0x00000009
#define ETH_ANLT_RATE_REG2_AN_DEF_SPEC_RATE_13R_BITWIDTH 0x00000003
#define ETH_ANLT_RATE_REG2_AN_DEF_SPEC_RATE_13R_MASK 0x00000E00
#define ETH_ANLT_RATE_REG2_AN_DEF_SPEC_RATE_13R_ACCESS AW_CSR_READ_WRITE
#define ETH_ANLT_RATE_REG2_AN_DEF_SPEC_RATE_13R_RESET_VALUE 0x00000006

 
 
 
#define ETH_ANLT_RATE_REG2_AN_DEF_SPEC_RATE_14R_OFFSET 0x0000000C
#define ETH_ANLT_RATE_REG2_AN_DEF_SPEC_RATE_14R_BITWIDTH 0x00000003
#define ETH_ANLT_RATE_REG2_AN_DEF_SPEC_RATE_14R_MASK 0x00007000
#define ETH_ANLT_RATE_REG2_AN_DEF_SPEC_RATE_14R_ACCESS AW_CSR_READ_WRITE
#define ETH_ANLT_RATE_REG2_AN_DEF_SPEC_RATE_14R_RESET_VALUE 0x00000006

 
 
 
#define ETH_ANLT_RATE_REG2_AN_DEF_SPEC_RATE_15R_OFFSET 0x0000000F
#define ETH_ANLT_RATE_REG2_AN_DEF_SPEC_RATE_15R_BITWIDTH 0x00000003
#define ETH_ANLT_RATE_REG2_AN_DEF_SPEC_RATE_15R_MASK 0x00038000
#define ETH_ANLT_RATE_REG2_AN_DEF_SPEC_RATE_15R_ACCESS AW_CSR_READ_WRITE
#define ETH_ANLT_RATE_REG2_AN_DEF_SPEC_RATE_15R_RESET_VALUE 0x00000006

 
 
 
#define ETH_ANLT_RATE_REG2_AN_DEF_SPEC_RATE_16R_OFFSET 0x00000012
#define ETH_ANLT_RATE_REG2_AN_DEF_SPEC_RATE_16R_BITWIDTH 0x00000003
#define ETH_ANLT_RATE_REG2_AN_DEF_SPEC_RATE_16R_MASK 0x001C0000
#define ETH_ANLT_RATE_REG2_AN_DEF_SPEC_RATE_16R_ACCESS AW_CSR_READ_WRITE
#define ETH_ANLT_RATE_REG2_AN_DEF_SPEC_RATE_16R_RESET_VALUE 0x00000007

 
 
 
#define ETH_ANLT_RATE_REG2_AN_DEF_SPEC_RATE_17R_OFFSET 0x00000015
#define ETH_ANLT_RATE_REG2_AN_DEF_SPEC_RATE_17R_BITWIDTH 0x00000003
#define ETH_ANLT_RATE_REG2_AN_DEF_SPEC_RATE_17R_MASK 0x00E00000
#define ETH_ANLT_RATE_REG2_AN_DEF_SPEC_RATE_17R_ACCESS AW_CSR_READ_WRITE
#define ETH_ANLT_RATE_REG2_AN_DEF_SPEC_RATE_17R_RESET_VALUE 0x00000007

 
 
 
#define ETH_ANLT_RATE_REG2_AN_DEF_SPEC_RATE_18R_OFFSET 0x00000018
#define ETH_ANLT_RATE_REG2_AN_DEF_SPEC_RATE_18R_BITWIDTH 0x00000003
#define ETH_ANLT_RATE_REG2_AN_DEF_SPEC_RATE_18R_MASK 0x07000000
#define ETH_ANLT_RATE_REG2_AN_DEF_SPEC_RATE_18R_ACCESS AW_CSR_READ_WRITE
#define ETH_ANLT_RATE_REG2_AN_DEF_SPEC_RATE_18R_RESET_VALUE 0x00000007

 
 
 
#define ETH_ANLT_RATE_REG2_AN_DEF_SPEC_RATE_19R_OFFSET 0x0000001B
#define ETH_ANLT_RATE_REG2_AN_DEF_SPEC_RATE_19R_BITWIDTH 0x00000003
#define ETH_ANLT_RATE_REG2_AN_DEF_SPEC_RATE_19R_MASK 0x38000000
#define ETH_ANLT_RATE_REG2_AN_DEF_SPEC_RATE_19R_ACCESS AW_CSR_READ_WRITE
#define ETH_ANLT_RATE_REG2_AN_DEF_SPEC_RATE_19R_RESET_VALUE 0x00000007

 
 
 
 
 
#define ETH_ANLT_RATE_REG3_ADDR 0x02002098
#define ETH_ANLT_RATE_REG3_SIZE 32

 
 
 
#define ETH_ANLT_RATE_REG3_AN_DEF_SPEC_RATE_20R_OFFSET 0x00000000
#define ETH_ANLT_RATE_REG3_AN_DEF_SPEC_RATE_20R_BITWIDTH 0x00000003
#define ETH_ANLT_RATE_REG3_AN_DEF_SPEC_RATE_20R_MASK 0x00000007
#define ETH_ANLT_RATE_REG3_AN_DEF_SPEC_RATE_20R_ACCESS AW_CSR_READ_WRITE
#define ETH_ANLT_RATE_REG3_AN_DEF_SPEC_RATE_20R_RESET_VALUE 0x00000007

 
 
 
#define ETH_ANLT_RATE_REG3_AN_DEF_SPEC_RATE_21R_OFFSET 0x00000003
#define ETH_ANLT_RATE_REG3_AN_DEF_SPEC_RATE_21R_BITWIDTH 0x00000003
#define ETH_ANLT_RATE_REG3_AN_DEF_SPEC_RATE_21R_MASK 0x00000038
#define ETH_ANLT_RATE_REG3_AN_DEF_SPEC_RATE_21R_ACCESS AW_CSR_READ_WRITE
#define ETH_ANLT_RATE_REG3_AN_DEF_SPEC_RATE_21R_RESET_VALUE 0x00000007

 
 
 
#define ETH_ANLT_RATE_REG3_AN_DEF_SPEC_RATE_22R_OFFSET 0x00000006
#define ETH_ANLT_RATE_REG3_AN_DEF_SPEC_RATE_22R_BITWIDTH 0x00000003
#define ETH_ANLT_RATE_REG3_AN_DEF_SPEC_RATE_22R_MASK 0x000001C0
#define ETH_ANLT_RATE_REG3_AN_DEF_SPEC_RATE_22R_ACCESS AW_CSR_READ_WRITE
#define ETH_ANLT_RATE_REG3_AN_DEF_SPEC_RATE_22R_RESET_VALUE 0x00000007

 
 
 
#define ETH_ANLT_RATE_REG3_AN_DEF_SPEC_RATE_23R_OFFSET 0x00000009
#define ETH_ANLT_RATE_REG3_AN_DEF_SPEC_RATE_23R_BITWIDTH 0x00000003
#define ETH_ANLT_RATE_REG3_AN_DEF_SPEC_RATE_23R_MASK 0x00000E00
#define ETH_ANLT_RATE_REG3_AN_DEF_SPEC_RATE_23R_ACCESS AW_CSR_READ_WRITE
#define ETH_ANLT_RATE_REG3_AN_DEF_SPEC_RATE_23R_RESET_VALUE 0x00000004

 
 
 
#define ETH_ANLT_RATE_REG3_AN_DEF_SPEC_RATE_24R_OFFSET 0x0000000C
#define ETH_ANLT_RATE_REG3_AN_DEF_SPEC_RATE_24R_BITWIDTH 0x00000003
#define ETH_ANLT_RATE_REG3_AN_DEF_SPEC_RATE_24R_MASK 0x00007000
#define ETH_ANLT_RATE_REG3_AN_DEF_SPEC_RATE_24R_ACCESS AW_CSR_READ_WRITE
#define ETH_ANLT_RATE_REG3_AN_DEF_SPEC_RATE_24R_RESET_VALUE 0x00000004

 
 
 
#define ETH_ANLT_RATE_REG3_AN_DEF_SPEC_RATE_25R_OFFSET 0x0000000F
#define ETH_ANLT_RATE_REG3_AN_DEF_SPEC_RATE_25R_BITWIDTH 0x00000003
#define ETH_ANLT_RATE_REG3_AN_DEF_SPEC_RATE_25R_MASK 0x00038000
#define ETH_ANLT_RATE_REG3_AN_DEF_SPEC_RATE_25R_ACCESS AW_CSR_READ_WRITE
#define ETH_ANLT_RATE_REG3_AN_DEF_SPEC_RATE_25R_RESET_VALUE 0x00000004

 
 
 
#define ETH_ANLT_RATE_REG3_AN_DEF_SPEC_RATE_26R_OFFSET 0x00000012
#define ETH_ANLT_RATE_REG3_AN_DEF_SPEC_RATE_26R_BITWIDTH 0x00000003
#define ETH_ANLT_RATE_REG3_AN_DEF_SPEC_RATE_26R_MASK 0x001C0000
#define ETH_ANLT_RATE_REG3_AN_DEF_SPEC_RATE_26R_ACCESS AW_CSR_READ_WRITE
#define ETH_ANLT_RATE_REG3_AN_DEF_SPEC_RATE_26R_RESET_VALUE 0x00000004

 
 
 
#define ETH_ANLT_RATE_REG3_AN_DEF_SPEC_RATE_27R_OFFSET 0x00000017
#define ETH_ANLT_RATE_REG3_AN_DEF_SPEC_RATE_27R_BITWIDTH 0x00000003
#define ETH_ANLT_RATE_REG3_AN_DEF_SPEC_RATE_27R_MASK 0x03800000
#define ETH_ANLT_RATE_REG3_AN_DEF_SPEC_RATE_27R_ACCESS AW_CSR_READ_WRITE
#define ETH_ANLT_RATE_REG3_AN_DEF_SPEC_RATE_27R_RESET_VALUE 0x00000006

 
 
 
 
 
#define ETH_ANLT_STATE_REG1_ADDR 0x0200209C
#define ETH_ANLT_STATE_REG1_SIZE 32

 
 
 
#define ETH_ANLT_STATE_REG1_ANLT_STATE_ARB_OFFSET 0x00000000
#define ETH_ANLT_STATE_REG1_ANLT_STATE_ARB_BITWIDTH 0x00000004
#define ETH_ANLT_STATE_REG1_ANLT_STATE_ARB_MASK 0x0000000F
#define ETH_ANLT_STATE_REG1_ANLT_STATE_ARB_ACCESS AW_CSR_READ_ONLY
#define ETH_ANLT_STATE_REG1_ANLT_STATE_ARB_RESET_VALUE 0x00000000

 
 
 
#define ETH_ANLT_STATE_REG1_AN_STATE_ARB_OFFSET 0x00000004
#define ETH_ANLT_STATE_REG1_AN_STATE_ARB_BITWIDTH 0x00000005
#define ETH_ANLT_STATE_REG1_AN_STATE_ARB_MASK 0x000001F0
#define ETH_ANLT_STATE_REG1_AN_STATE_ARB_ACCESS AW_CSR_READ_ONLY
#define ETH_ANLT_STATE_REG1_AN_STATE_ARB_RESET_VALUE 0x00000000

 
 
 
#define ETH_ANLT_STATE_REG1_AN_STATE_RX_OFFSET 0x00000009
#define ETH_ANLT_STATE_REG1_AN_STATE_RX_BITWIDTH 0x00000002
#define ETH_ANLT_STATE_REG1_AN_STATE_RX_MASK 0x00000600
#define ETH_ANLT_STATE_REG1_AN_STATE_RX_ACCESS AW_CSR_READ_ONLY
#define ETH_ANLT_STATE_REG1_AN_STATE_RX_RESET_VALUE 0x00000000

 
 
 
#define ETH_ANLT_STATE_REG1_AN_STATE_TX_OFFSET 0x0000000B
#define ETH_ANLT_STATE_REG1_AN_STATE_TX_BITWIDTH 0x00000003
#define ETH_ANLT_STATE_REG1_AN_STATE_TX_MASK 0x00003800
#define ETH_ANLT_STATE_REG1_AN_STATE_TX_ACCESS AW_CSR_READ_ONLY
#define ETH_ANLT_STATE_REG1_AN_STATE_TX_RESET_VALUE 0x00000000

 
 
 
#define ETH_ANLT_STATE_REG1_AN_RX_DETECT_MV_STICKY_OFFSET 0x0000000E
#define ETH_ANLT_STATE_REG1_AN_RX_DETECT_MV_STICKY_BITWIDTH 0x00000001
#define ETH_ANLT_STATE_REG1_AN_RX_DETECT_MV_STICKY_MASK 0x00004000
#define ETH_ANLT_STATE_REG1_AN_RX_DETECT_MV_STICKY_ACCESS AW_CSR_READ_ONLY
#define ETH_ANLT_STATE_REG1_AN_RX_DETECT_MV_STICKY_RESET_VALUE 0x00000000

 
 
 
 
 
#define ETH_ANLT_STATE_REG2_ADDR 0x020020A0
#define ETH_ANLT_STATE_REG2_SIZE 32

 
 
 
#define ETH_ANLT_STATE_REG2_LT_STATE_CTRL_FSM_OFFSET 0x00000000
#define ETH_ANLT_STATE_REG2_LT_STATE_CTRL_FSM_BITWIDTH 0x00000004
#define ETH_ANLT_STATE_REG2_LT_STATE_CTRL_FSM_MASK 0x0000000F
#define ETH_ANLT_STATE_REG2_LT_STATE_CTRL_FSM_ACCESS AW_CSR_READ_ONLY
#define ETH_ANLT_STATE_REG2_LT_STATE_CTRL_FSM_RESET_VALUE 0x00000000

 
 
 
#define ETH_ANLT_STATE_REG2_LT_STATE_TRAIN_OFFSET 0x00000004
#define ETH_ANLT_STATE_REG2_LT_STATE_TRAIN_BITWIDTH 0x00000004
#define ETH_ANLT_STATE_REG2_LT_STATE_TRAIN_MASK 0x000000F0
#define ETH_ANLT_STATE_REG2_LT_STATE_TRAIN_ACCESS AW_CSR_READ_ONLY
#define ETH_ANLT_STATE_REG2_LT_STATE_TRAIN_RESET_VALUE 0x00000000

 
 
 
#define ETH_ANLT_STATE_REG2_LT_STATE_TX_P1COEFF_OFFSET 0x00000008
#define ETH_ANLT_STATE_REG2_LT_STATE_TX_P1COEFF_BITWIDTH 0x00000003
#define ETH_ANLT_STATE_REG2_LT_STATE_TX_P1COEFF_MASK 0x00000700
#define ETH_ANLT_STATE_REG2_LT_STATE_TX_P1COEFF_ACCESS AW_CSR_READ_ONLY
#define ETH_ANLT_STATE_REG2_LT_STATE_TX_P1COEFF_RESET_VALUE 0x00000000

 
 
 
#define ETH_ANLT_STATE_REG2_LT_STATE_TX_0COEFF_OFFSET 0x0000000B
#define ETH_ANLT_STATE_REG2_LT_STATE_TX_0COEFF_BITWIDTH 0x00000003
#define ETH_ANLT_STATE_REG2_LT_STATE_TX_0COEFF_MASK 0x00003800
#define ETH_ANLT_STATE_REG2_LT_STATE_TX_0COEFF_ACCESS AW_CSR_READ_ONLY
#define ETH_ANLT_STATE_REG2_LT_STATE_TX_0COEFF_RESET_VALUE 0x00000000

 
 
 
#define ETH_ANLT_STATE_REG2_LT_STATE_TX_M1COEFF_OFFSET 0x0000000E
#define ETH_ANLT_STATE_REG2_LT_STATE_TX_M1COEFF_BITWIDTH 0x00000003
#define ETH_ANLT_STATE_REG2_LT_STATE_TX_M1COEFF_MASK 0x0001C000
#define ETH_ANLT_STATE_REG2_LT_STATE_TX_M1COEFF_ACCESS AW_CSR_READ_ONLY
#define ETH_ANLT_STATE_REG2_LT_STATE_TX_M1COEFF_RESET_VALUE 0x00000000

 
 
 
#define ETH_ANLT_STATE_REG2_LT_STATE_TX2_COEFF_OFFSET 0x00000011
#define ETH_ANLT_STATE_REG2_LT_STATE_TX2_COEFF_BITWIDTH 0x00000004
#define ETH_ANLT_STATE_REG2_LT_STATE_TX2_COEFF_MASK 0x001E0000
#define ETH_ANLT_STATE_REG2_LT_STATE_TX2_COEFF_ACCESS AW_CSR_READ_ONLY
#define ETH_ANLT_STATE_REG2_LT_STATE_TX2_COEFF_RESET_VALUE 0x00000000

 
 
 
#define ETH_ANLT_STATE_REG2_LT_STATE_RX_OFFSET 0x00000015
#define ETH_ANLT_STATE_REG2_LT_STATE_RX_BITWIDTH 0x00000002
#define ETH_ANLT_STATE_REG2_LT_STATE_RX_MASK 0x00600000
#define ETH_ANLT_STATE_REG2_LT_STATE_RX_ACCESS AW_CSR_READ_ONLY
#define ETH_ANLT_STATE_REG2_LT_STATE_RX_RESET_VALUE 0x00000000

 
 
 
#define ETH_ANLT_STATE_REG2_LT_STATE_RX_PROC_OFFSET 0x00000017
#define ETH_ANLT_STATE_REG2_LT_STATE_RX_PROC_BITWIDTH 0x00000003
#define ETH_ANLT_STATE_REG2_LT_STATE_RX_PROC_MASK 0x03800000
#define ETH_ANLT_STATE_REG2_LT_STATE_RX_PROC_ACCESS AW_CSR_READ_ONLY
#define ETH_ANLT_STATE_REG2_LT_STATE_RX_PROC_RESET_VALUE 0x00000000

 
 
 
#define ETH_ANLT_STATE_REG2_LT_STATE_RX2_PROC_OFFSET 0x0000001A
#define ETH_ANLT_STATE_REG2_LT_STATE_RX2_PROC_BITWIDTH 0x00000004
#define ETH_ANLT_STATE_REG2_LT_STATE_RX2_PROC_MASK 0x3C000000
#define ETH_ANLT_STATE_REG2_LT_STATE_RX2_PROC_ACCESS AW_CSR_READ_ONLY
#define ETH_ANLT_STATE_REG2_LT_STATE_RX2_PROC_RESET_VALUE 0x00000000

 
 
 
 
 
#define ETH_ANLT_STATUS_ADDR 0x020020A4
#define ETH_ANLT_STATUS_SIZE 32

 
 
 
#define ETH_ANLT_STATUS_AN_TR_DISABLE_OFFSET 0x00000000
#define ETH_ANLT_STATUS_AN_TR_DISABLE_BITWIDTH 0x00000001
#define ETH_ANLT_STATUS_AN_TR_DISABLE_MASK 0x00000001
#define ETH_ANLT_STATUS_AN_TR_DISABLE_ACCESS AW_CSR_READ_ONLY
#define ETH_ANLT_STATUS_AN_TR_DISABLE_RESET_VALUE 0x00000000

 
 
 
#define ETH_ANLT_STATUS_AN_LINK_GOOD_OFFSET 0x00000001
#define ETH_ANLT_STATUS_AN_LINK_GOOD_BITWIDTH 0x00000001
#define ETH_ANLT_STATUS_AN_LINK_GOOD_MASK 0x00000002
#define ETH_ANLT_STATUS_AN_LINK_GOOD_ACCESS AW_CSR_READ_ONLY
#define ETH_ANLT_STATUS_AN_LINK_GOOD_RESET_VALUE 0x00000000

 
 
 
 
 
#define ETH_ANLT_STATUS_LT_DONE_OFFSET 0x00000002
#define ETH_ANLT_STATUS_LT_DONE_BITWIDTH 0x00000001
#define ETH_ANLT_STATUS_LT_DONE_MASK 0x00000004
#define ETH_ANLT_STATUS_LT_DONE_ACCESS AW_CSR_READ_ONLY
#define ETH_ANLT_STATUS_LT_DONE_RESET_VALUE 0x00000000

 
 
 
 
 
#define ETH_ANLT_WIDTH_REG1_ADDR 0x020020A8
#define ETH_ANLT_WIDTH_REG1_SIZE 32

 
 
 
#define ETH_ANLT_WIDTH_REG1_AN_DEF_SPEC_WIDTH_0R_OFFSET 0x00000000
#define ETH_ANLT_WIDTH_REG1_AN_DEF_SPEC_WIDTH_0R_BITWIDTH 0x00000004
#define ETH_ANLT_WIDTH_REG1_AN_DEF_SPEC_WIDTH_0R_MASK 0x0000000F
#define ETH_ANLT_WIDTH_REG1_AN_DEF_SPEC_WIDTH_0R_ACCESS AW_CSR_READ_WRITE
#define ETH_ANLT_WIDTH_REG1_AN_DEF_SPEC_WIDTH_0R_RESET_VALUE 0x00000003

 
 
 
#define ETH_ANLT_WIDTH_REG1_AN_DEF_SPEC_WIDTH_1R_OFFSET 0x00000004
#define ETH_ANLT_WIDTH_REG1_AN_DEF_SPEC_WIDTH_1R_BITWIDTH 0x00000004
#define ETH_ANLT_WIDTH_REG1_AN_DEF_SPEC_WIDTH_1R_MASK 0x000000F0
#define ETH_ANLT_WIDTH_REG1_AN_DEF_SPEC_WIDTH_1R_ACCESS AW_CSR_READ_WRITE
#define ETH_ANLT_WIDTH_REG1_AN_DEF_SPEC_WIDTH_1R_RESET_VALUE 0x00000003

 
 
 
#define ETH_ANLT_WIDTH_REG1_AN_DEF_SPEC_WIDTH_2R_OFFSET 0x00000008
#define ETH_ANLT_WIDTH_REG1_AN_DEF_SPEC_WIDTH_2R_BITWIDTH 0x00000004
#define ETH_ANLT_WIDTH_REG1_AN_DEF_SPEC_WIDTH_2R_MASK 0x00000F00
#define ETH_ANLT_WIDTH_REG1_AN_DEF_SPEC_WIDTH_2R_ACCESS AW_CSR_READ_WRITE
#define ETH_ANLT_WIDTH_REG1_AN_DEF_SPEC_WIDTH_2R_RESET_VALUE 0x00000004

 
 
 
#define ETH_ANLT_WIDTH_REG1_AN_DEF_SPEC_WIDTH_3R_OFFSET 0x0000000C
#define ETH_ANLT_WIDTH_REG1_AN_DEF_SPEC_WIDTH_3R_BITWIDTH 0x00000004
#define ETH_ANLT_WIDTH_REG1_AN_DEF_SPEC_WIDTH_3R_MASK 0x0000F000
#define ETH_ANLT_WIDTH_REG1_AN_DEF_SPEC_WIDTH_3R_ACCESS AW_CSR_READ_WRITE
#define ETH_ANLT_WIDTH_REG1_AN_DEF_SPEC_WIDTH_3R_RESET_VALUE 0x00000004

 
 
 
#define ETH_ANLT_WIDTH_REG1_AN_DEF_SPEC_WIDTH_4R_OFFSET 0x00000010
#define ETH_ANLT_WIDTH_REG1_AN_DEF_SPEC_WIDTH_4R_BITWIDTH 0x00000004
#define ETH_ANLT_WIDTH_REG1_AN_DEF_SPEC_WIDTH_4R_MASK 0x000F0000
#define ETH_ANLT_WIDTH_REG1_AN_DEF_SPEC_WIDTH_4R_ACCESS AW_CSR_READ_WRITE
#define ETH_ANLT_WIDTH_REG1_AN_DEF_SPEC_WIDTH_4R_RESET_VALUE 0x00000004

 
 
 
#define ETH_ANLT_WIDTH_REG1_AN_DEF_SPEC_WIDTH_5R_OFFSET 0x00000014
#define ETH_ANLT_WIDTH_REG1_AN_DEF_SPEC_WIDTH_5R_BITWIDTH 0x00000004
#define ETH_ANLT_WIDTH_REG1_AN_DEF_SPEC_WIDTH_5R_MASK 0x00F00000
#define ETH_ANLT_WIDTH_REG1_AN_DEF_SPEC_WIDTH_5R_ACCESS AW_CSR_READ_WRITE
#define ETH_ANLT_WIDTH_REG1_AN_DEF_SPEC_WIDTH_5R_RESET_VALUE 0x00000004

 
 
 
#define ETH_ANLT_WIDTH_REG1_AN_DEF_SPEC_WIDTH_6R_OFFSET 0x00000018
#define ETH_ANLT_WIDTH_REG1_AN_DEF_SPEC_WIDTH_6R_BITWIDTH 0x00000004
#define ETH_ANLT_WIDTH_REG1_AN_DEF_SPEC_WIDTH_6R_MASK 0x0F000000
#define ETH_ANLT_WIDTH_REG1_AN_DEF_SPEC_WIDTH_6R_ACCESS AW_CSR_READ_WRITE
#define ETH_ANLT_WIDTH_REG1_AN_DEF_SPEC_WIDTH_6R_RESET_VALUE 0x00000004

 
 
 
#define ETH_ANLT_WIDTH_REG1_AN_DEF_SPEC_WIDTH_7R_OFFSET 0x0000001C
#define ETH_ANLT_WIDTH_REG1_AN_DEF_SPEC_WIDTH_7R_BITWIDTH 0x00000004
#define ETH_ANLT_WIDTH_REG1_AN_DEF_SPEC_WIDTH_7R_MASK 0xF0000000
#define ETH_ANLT_WIDTH_REG1_AN_DEF_SPEC_WIDTH_7R_ACCESS AW_CSR_READ_WRITE
#define ETH_ANLT_WIDTH_REG1_AN_DEF_SPEC_WIDTH_7R_RESET_VALUE 0x00000004

 
 
 
 
 
#define ETH_ANLT_WIDTH_REG2_ADDR 0x020020AC
#define ETH_ANLT_WIDTH_REG2_SIZE 32

 
 
 
#define ETH_ANLT_WIDTH_REG2_AN_DEF_SPEC_WIDTH_8R_OFFSET 0x00000000
#define ETH_ANLT_WIDTH_REG2_AN_DEF_SPEC_WIDTH_8R_BITWIDTH 0x00000004
#define ETH_ANLT_WIDTH_REG2_AN_DEF_SPEC_WIDTH_8R_MASK 0x0000000F
#define ETH_ANLT_WIDTH_REG2_AN_DEF_SPEC_WIDTH_8R_ACCESS AW_CSR_READ_WRITE
#define ETH_ANLT_WIDTH_REG2_AN_DEF_SPEC_WIDTH_8R_RESET_VALUE 0x00000004

 
 
 
#define ETH_ANLT_WIDTH_REG2_AN_DEF_SPEC_WIDTH_9R_OFFSET 0x00000004
#define ETH_ANLT_WIDTH_REG2_AN_DEF_SPEC_WIDTH_9R_BITWIDTH 0x00000004
#define ETH_ANLT_WIDTH_REG2_AN_DEF_SPEC_WIDTH_9R_MASK 0x000000F0
#define ETH_ANLT_WIDTH_REG2_AN_DEF_SPEC_WIDTH_9R_ACCESS AW_CSR_READ_WRITE
#define ETH_ANLT_WIDTH_REG2_AN_DEF_SPEC_WIDTH_9R_RESET_VALUE 0x00000004

 
 
 
#define ETH_ANLT_WIDTH_REG2_AN_DEF_SPEC_WIDTH_10R_OFFSET 0x00000008
#define ETH_ANLT_WIDTH_REG2_AN_DEF_SPEC_WIDTH_10R_BITWIDTH 0x00000004
#define ETH_ANLT_WIDTH_REG2_AN_DEF_SPEC_WIDTH_10R_MASK 0x00000F00
#define ETH_ANLT_WIDTH_REG2_AN_DEF_SPEC_WIDTH_10R_ACCESS AW_CSR_READ_WRITE
#define ETH_ANLT_WIDTH_REG2_AN_DEF_SPEC_WIDTH_10R_RESET_VALUE 0x00000004

 
 
 
#define ETH_ANLT_WIDTH_REG2_AN_DEF_SPEC_WIDTH_11R_OFFSET 0x0000000C
#define ETH_ANLT_WIDTH_REG2_AN_DEF_SPEC_WIDTH_11R_BITWIDTH 0x00000004
#define ETH_ANLT_WIDTH_REG2_AN_DEF_SPEC_WIDTH_11R_MASK 0x0000F000
#define ETH_ANLT_WIDTH_REG2_AN_DEF_SPEC_WIDTH_11R_ACCESS AW_CSR_READ_WRITE
#define ETH_ANLT_WIDTH_REG2_AN_DEF_SPEC_WIDTH_11R_RESET_VALUE 0x00000003

 
 
 
#define ETH_ANLT_WIDTH_REG2_AN_DEF_SPEC_WIDTH_12R_OFFSET 0x00000010
#define ETH_ANLT_WIDTH_REG2_AN_DEF_SPEC_WIDTH_12R_BITWIDTH 0x00000004
#define ETH_ANLT_WIDTH_REG2_AN_DEF_SPEC_WIDTH_12R_MASK 0x000F0000
#define ETH_ANLT_WIDTH_REG2_AN_DEF_SPEC_WIDTH_12R_ACCESS AW_CSR_READ_WRITE
#define ETH_ANLT_WIDTH_REG2_AN_DEF_SPEC_WIDTH_12R_RESET_VALUE 0x00000004

 
 
 
#define ETH_ANLT_WIDTH_REG2_AN_DEF_SPEC_WIDTH_13R_OFFSET 0x00000014
#define ETH_ANLT_WIDTH_REG2_AN_DEF_SPEC_WIDTH_13R_BITWIDTH 0x00000004
#define ETH_ANLT_WIDTH_REG2_AN_DEF_SPEC_WIDTH_13R_MASK 0x00F00000
#define ETH_ANLT_WIDTH_REG2_AN_DEF_SPEC_WIDTH_13R_ACCESS AW_CSR_READ_WRITE
#define ETH_ANLT_WIDTH_REG2_AN_DEF_SPEC_WIDTH_13R_RESET_VALUE 0x00000006

 
 
 
#define ETH_ANLT_WIDTH_REG2_AN_DEF_SPEC_WIDTH_14R_OFFSET 0x00000018
#define ETH_ANLT_WIDTH_REG2_AN_DEF_SPEC_WIDTH_14R_BITWIDTH 0x00000004
#define ETH_ANLT_WIDTH_REG2_AN_DEF_SPEC_WIDTH_14R_MASK 0x0F000000
#define ETH_ANLT_WIDTH_REG2_AN_DEF_SPEC_WIDTH_14R_ACCESS AW_CSR_READ_WRITE
#define ETH_ANLT_WIDTH_REG2_AN_DEF_SPEC_WIDTH_14R_RESET_VALUE 0x00000006

 
 
 
#define ETH_ANLT_WIDTH_REG2_AN_DEF_SPEC_WIDTH_15R_OFFSET 0x0000001C
#define ETH_ANLT_WIDTH_REG2_AN_DEF_SPEC_WIDTH_15R_BITWIDTH 0x00000004
#define ETH_ANLT_WIDTH_REG2_AN_DEF_SPEC_WIDTH_15R_MASK 0xF0000000
#define ETH_ANLT_WIDTH_REG2_AN_DEF_SPEC_WIDTH_15R_ACCESS AW_CSR_READ_WRITE
#define ETH_ANLT_WIDTH_REG2_AN_DEF_SPEC_WIDTH_15R_RESET_VALUE 0x00000006

 
 
 
 
 
#define ETH_ANLT_WIDTH_REG3_ADDR 0x020020B0
#define ETH_ANLT_WIDTH_REG3_SIZE 32

 
 
 
#define ETH_ANLT_WIDTH_REG3_AN_DEF_SPEC_WIDTH_16R_OFFSET 0x00000000
#define ETH_ANLT_WIDTH_REG3_AN_DEF_SPEC_WIDTH_16R_BITWIDTH 0x00000004
#define ETH_ANLT_WIDTH_REG3_AN_DEF_SPEC_WIDTH_16R_MASK 0x0000000F
#define ETH_ANLT_WIDTH_REG3_AN_DEF_SPEC_WIDTH_16R_ACCESS AW_CSR_READ_WRITE
#define ETH_ANLT_WIDTH_REG3_AN_DEF_SPEC_WIDTH_16R_RESET_VALUE 0x00000007

 
 
 
#define ETH_ANLT_WIDTH_REG3_AN_DEF_SPEC_WIDTH_17R_OFFSET 0x00000004
#define ETH_ANLT_WIDTH_REG3_AN_DEF_SPEC_WIDTH_17R_BITWIDTH 0x00000004
#define ETH_ANLT_WIDTH_REG3_AN_DEF_SPEC_WIDTH_17R_MASK 0x000000F0
#define ETH_ANLT_WIDTH_REG3_AN_DEF_SPEC_WIDTH_17R_ACCESS AW_CSR_READ_WRITE
#define ETH_ANLT_WIDTH_REG3_AN_DEF_SPEC_WIDTH_17R_RESET_VALUE 0x00000007

 
 
 
#define ETH_ANLT_WIDTH_REG3_AN_DEF_SPEC_WIDTH_18R_OFFSET 0x00000008
#define ETH_ANLT_WIDTH_REG3_AN_DEF_SPEC_WIDTH_18R_BITWIDTH 0x00000004
#define ETH_ANLT_WIDTH_REG3_AN_DEF_SPEC_WIDTH_18R_MASK 0x00000F00
#define ETH_ANLT_WIDTH_REG3_AN_DEF_SPEC_WIDTH_18R_ACCESS AW_CSR_READ_WRITE
#define ETH_ANLT_WIDTH_REG3_AN_DEF_SPEC_WIDTH_18R_RESET_VALUE 0x00000007

 
 
 
#define ETH_ANLT_WIDTH_REG3_AN_DEF_SPEC_WIDTH_19R_OFFSET 0x0000000C
#define ETH_ANLT_WIDTH_REG3_AN_DEF_SPEC_WIDTH_19R_BITWIDTH 0x00000004
#define ETH_ANLT_WIDTH_REG3_AN_DEF_SPEC_WIDTH_19R_MASK 0x0000F000
#define ETH_ANLT_WIDTH_REG3_AN_DEF_SPEC_WIDTH_19R_ACCESS AW_CSR_READ_WRITE
#define ETH_ANLT_WIDTH_REG3_AN_DEF_SPEC_WIDTH_19R_RESET_VALUE 0x00000006

 
 
 
#define ETH_ANLT_WIDTH_REG3_AN_DEF_SPEC_WIDTH_20R_OFFSET 0x00000010
#define ETH_ANLT_WIDTH_REG3_AN_DEF_SPEC_WIDTH_20R_BITWIDTH 0x00000004
#define ETH_ANLT_WIDTH_REG3_AN_DEF_SPEC_WIDTH_20R_MASK 0x000F0000
#define ETH_ANLT_WIDTH_REG3_AN_DEF_SPEC_WIDTH_20R_ACCESS AW_CSR_READ_WRITE
#define ETH_ANLT_WIDTH_REG3_AN_DEF_SPEC_WIDTH_20R_RESET_VALUE 0x00000006

 
 
 
#define ETH_ANLT_WIDTH_REG3_AN_DEF_SPEC_WIDTH_21R_OFFSET 0x00000014
#define ETH_ANLT_WIDTH_REG3_AN_DEF_SPEC_WIDTH_21R_BITWIDTH 0x00000004
#define ETH_ANLT_WIDTH_REG3_AN_DEF_SPEC_WIDTH_21R_MASK 0x00F00000
#define ETH_ANLT_WIDTH_REG3_AN_DEF_SPEC_WIDTH_21R_ACCESS AW_CSR_READ_WRITE
#define ETH_ANLT_WIDTH_REG3_AN_DEF_SPEC_WIDTH_21R_RESET_VALUE 0x00000006

 
 
 
#define ETH_ANLT_WIDTH_REG3_AN_DEF_SPEC_WIDTH_22R_OFFSET 0x00000018
#define ETH_ANLT_WIDTH_REG3_AN_DEF_SPEC_WIDTH_22R_BITWIDTH 0x00000004
#define ETH_ANLT_WIDTH_REG3_AN_DEF_SPEC_WIDTH_22R_MASK 0x0F000000
#define ETH_ANLT_WIDTH_REG3_AN_DEF_SPEC_WIDTH_22R_ACCESS AW_CSR_READ_WRITE
#define ETH_ANLT_WIDTH_REG3_AN_DEF_SPEC_WIDTH_22R_RESET_VALUE 0x00000006

 
 
 
#define ETH_ANLT_WIDTH_REG3_AN_DEF_SPEC_WIDTH_23R_OFFSET 0x0000001C
#define ETH_ANLT_WIDTH_REG3_AN_DEF_SPEC_WIDTH_23R_BITWIDTH 0x00000004
#define ETH_ANLT_WIDTH_REG3_AN_DEF_SPEC_WIDTH_23R_MASK 0xF0000000
#define ETH_ANLT_WIDTH_REG3_AN_DEF_SPEC_WIDTH_23R_ACCESS AW_CSR_READ_WRITE
#define ETH_ANLT_WIDTH_REG3_AN_DEF_SPEC_WIDTH_23R_RESET_VALUE 0x00000004

 
 
 
 
 
#define ETH_ANLT_WIDTH_REG4_ADDR 0x020020B4
#define ETH_ANLT_WIDTH_REG4_SIZE 32

 
 
 
#define ETH_ANLT_WIDTH_REG4_AN_DEF_SPEC_WIDTH_24R_OFFSET 0x00000000
#define ETH_ANLT_WIDTH_REG4_AN_DEF_SPEC_WIDTH_24R_BITWIDTH 0x00000004
#define ETH_ANLT_WIDTH_REG4_AN_DEF_SPEC_WIDTH_24R_MASK 0x0000000F
#define ETH_ANLT_WIDTH_REG4_AN_DEF_SPEC_WIDTH_24R_ACCESS AW_CSR_READ_WRITE
#define ETH_ANLT_WIDTH_REG4_AN_DEF_SPEC_WIDTH_24R_RESET_VALUE 0x00000004

 
 
 
#define ETH_ANLT_WIDTH_REG4_AN_DEF_SPEC_WIDTH_25R_OFFSET 0x00000004
#define ETH_ANLT_WIDTH_REG4_AN_DEF_SPEC_WIDTH_25R_BITWIDTH 0x00000004
#define ETH_ANLT_WIDTH_REG4_AN_DEF_SPEC_WIDTH_25R_MASK 0x000000F0
#define ETH_ANLT_WIDTH_REG4_AN_DEF_SPEC_WIDTH_25R_ACCESS AW_CSR_READ_WRITE
#define ETH_ANLT_WIDTH_REG4_AN_DEF_SPEC_WIDTH_25R_RESET_VALUE 0x00000006

 
 
 
#define ETH_ANLT_WIDTH_REG4_AN_DEF_SPEC_WIDTH_26R_OFFSET 0x00000008
#define ETH_ANLT_WIDTH_REG4_AN_DEF_SPEC_WIDTH_26R_BITWIDTH 0x00000004
#define ETH_ANLT_WIDTH_REG4_AN_DEF_SPEC_WIDTH_26R_MASK 0x00000F00
#define ETH_ANLT_WIDTH_REG4_AN_DEF_SPEC_WIDTH_26R_ACCESS AW_CSR_READ_WRITE
#define ETH_ANLT_WIDTH_REG4_AN_DEF_SPEC_WIDTH_26R_RESET_VALUE 0x00000006

 
 
 
#define ETH_ANLT_WIDTH_REG4_AN_DEF_SPEC_WIDTH_27R_OFFSET 0x0000000C
#define ETH_ANLT_WIDTH_REG4_AN_DEF_SPEC_WIDTH_27R_BITWIDTH 0x00000004
#define ETH_ANLT_WIDTH_REG4_AN_DEF_SPEC_WIDTH_27R_MASK 0x0000F000
#define ETH_ANLT_WIDTH_REG4_AN_DEF_SPEC_WIDTH_27R_ACCESS AW_CSR_READ_WRITE
#define ETH_ANLT_WIDTH_REG4_AN_DEF_SPEC_WIDTH_27R_RESET_VALUE 0x00000006

 
 
 
 
 
#define ETH_CSR_CTRL_ADDR 0x020020B8
#define ETH_CSR_CTRL_SIZE 32

 
 
 
#define ETH_CSR_CTRL_RO_DISABLE_OFFSET 0x00000000
#define ETH_CSR_CTRL_RO_DISABLE_BITWIDTH 0x00000001
#define ETH_CSR_CTRL_RO_DISABLE_MASK 0x00000001
#define ETH_CSR_CTRL_RO_DISABLE_ACCESS AW_CSR_READ_WRITE
#define ETH_CSR_CTRL_RO_DISABLE_RESET_VALUE 0x00000000

 
 
 
 
 
#define ETH_ISO_ADDR 0x020020BC
#define ETH_ISO_SIZE 32

 
 
 
#define ETH_ISO_ISO_EN_A_OFFSET 0x00000000
#define ETH_ISO_ISO_EN_A_BITWIDTH 0x00000001
#define ETH_ISO_ISO_EN_A_MASK 0x00000001
#define ETH_ISO_ISO_EN_A_ACCESS AW_CSR_READ_WRITE
#define ETH_ISO_ISO_EN_A_RESET_VALUE 0x00000000

 
 
 
#define ETH_ISO_ISO_LANE_USED_NT_OFFSET 0x00000001
#define ETH_ISO_ISO_LANE_USED_NT_BITWIDTH 0x00000001
#define ETH_ISO_ISO_LANE_USED_NT_MASK 0x00000002
#define ETH_ISO_ISO_LANE_USED_NT_ACCESS AW_CSR_READ_WRITE
#define ETH_ISO_ISO_LANE_USED_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define ETH_LT_COEFF_PRESET_ADDR 0x020020C0
#define ETH_LT_COEFF_PRESET_SIZE 32

 
 
 
#define ETH_LT_COEFF_PRESET_LT_CP1_PRESET_OFFSET 0x00000000
#define ETH_LT_COEFF_PRESET_LT_CP1_PRESET_BITWIDTH 0x00000006
#define ETH_LT_COEFF_PRESET_LT_CP1_PRESET_MASK 0x0000003F
#define ETH_LT_COEFF_PRESET_LT_CP1_PRESET_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_COEFF_PRESET_LT_CP1_PRESET_RESET_VALUE 0x00000000

 
 
 
#define ETH_LT_COEFF_PRESET_LT_CP0_PRESET_OFFSET 0x00000006
#define ETH_LT_COEFF_PRESET_LT_CP0_PRESET_BITWIDTH 0x00000006
#define ETH_LT_COEFF_PRESET_LT_CP0_PRESET_MASK 0x00000FC0
#define ETH_LT_COEFF_PRESET_LT_CP0_PRESET_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_COEFF_PRESET_LT_CP0_PRESET_RESET_VALUE 0x0000003F

 
 
 
#define ETH_LT_COEFF_PRESET_LT_CM1_PRESET_OFFSET 0x00000010
#define ETH_LT_COEFF_PRESET_LT_CM1_PRESET_BITWIDTH 0x00000006
#define ETH_LT_COEFF_PRESET_LT_CM1_PRESET_MASK 0x003F0000
#define ETH_LT_COEFF_PRESET_LT_CM1_PRESET_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_COEFF_PRESET_LT_CM1_PRESET_RESET_VALUE 0x00000000

 
 
 
 
 
#define ETH_LT_COEFF_ZERO_ADDR 0x020020C4
#define ETH_LT_COEFF_ZERO_SIZE 32

 
 
 
#define ETH_LT_COEFF_ZERO_ETH_ANLT_CP0_ZERO_OFFSET 0x00000000
#define ETH_LT_COEFF_ZERO_ETH_ANLT_CP0_ZERO_BITWIDTH 0x00000006
#define ETH_LT_COEFF_ZERO_ETH_ANLT_CP0_ZERO_MASK 0x0000003F
#define ETH_LT_COEFF_ZERO_ETH_ANLT_CP0_ZERO_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_COEFF_ZERO_ETH_ANLT_CP0_ZERO_RESET_VALUE 0x0000003F

 
 
 
#define ETH_LT_COEFF_ZERO_ETH_ANLT_CP1_ZERO_OFFSET 0x00000006
#define ETH_LT_COEFF_ZERO_ETH_ANLT_CP1_ZERO_BITWIDTH 0x00000006
#define ETH_LT_COEFF_ZERO_ETH_ANLT_CP1_ZERO_MASK 0x00000FC0
#define ETH_LT_COEFF_ZERO_ETH_ANLT_CP1_ZERO_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_COEFF_ZERO_ETH_ANLT_CP1_ZERO_RESET_VALUE 0x00000000

 
 
 
#define ETH_LT_COEFF_ZERO_ETH_ANLT_CM1_ZERO_OFFSET 0x0000000C
#define ETH_LT_COEFF_ZERO_ETH_ANLT_CM1_ZERO_BITWIDTH 0x00000006
#define ETH_LT_COEFF_ZERO_ETH_ANLT_CM1_ZERO_MASK 0x0003F000
#define ETH_LT_COEFF_ZERO_ETH_ANLT_CM1_ZERO_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_COEFF_ZERO_ETH_ANLT_CM1_ZERO_RESET_VALUE 0x00000000

 
 
 
#define ETH_LT_COEFF_ZERO_LT_CM2_ZERO_OFFSET 0x00000012
#define ETH_LT_COEFF_ZERO_LT_CM2_ZERO_BITWIDTH 0x00000003
#define ETH_LT_COEFF_ZERO_LT_CM2_ZERO_MASK 0x001C0000
#define ETH_LT_COEFF_ZERO_LT_CM2_ZERO_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_COEFF_ZERO_LT_CM2_ZERO_RESET_VALUE 0x00000000

 
 
 
#define ETH_LT_COEFF_ZERO_LT_CM3_ZERO_OFFSET 0x00000015
#define ETH_LT_COEFF_ZERO_LT_CM3_ZERO_BITWIDTH 0x00000003
#define ETH_LT_COEFF_ZERO_LT_CM3_ZERO_MASK 0x00E00000
#define ETH_LT_COEFF_ZERO_LT_CM3_ZERO_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_COEFF_ZERO_LT_CM3_ZERO_RESET_VALUE 0x00000000

 
 
 
 
 
#define ETH_LT_CTRL_ADDR 0x020020C8
#define ETH_LT_CTRL_SIZE 32

 
 
 
 
 
 
#define ETH_LT_CTRL_LT_MR_RESTART_TRAINING_OFFSET 0x00000000
#define ETH_LT_CTRL_LT_MR_RESTART_TRAINING_BITWIDTH 0x00000001
#define ETH_LT_CTRL_LT_MR_RESTART_TRAINING_MASK 0x00000001
#define ETH_LT_CTRL_LT_MR_RESTART_TRAINING_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_CTRL_LT_MR_RESTART_TRAINING_RESET_VALUE 0x00000000

 
 
 
 
 
#define ETH_LT_CTRL_LT_MR_TRAINING_ENABLE_OFFSET 0x00000001
#define ETH_LT_CTRL_LT_MR_TRAINING_ENABLE_BITWIDTH 0x00000001
#define ETH_LT_CTRL_LT_MR_TRAINING_ENABLE_MASK 0x00000002
#define ETH_LT_CTRL_LT_MR_TRAINING_ENABLE_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_CTRL_LT_MR_TRAINING_ENABLE_RESET_VALUE 0x00000001

 
 
 
#define ETH_LT_CTRL_LT_C162_USE_QUIET_IN_TRAINING_NT_OFFSET 0x00000002
#define ETH_LT_CTRL_LT_C162_USE_QUIET_IN_TRAINING_NT_BITWIDTH 0x00000001
#define ETH_LT_CTRL_LT_C162_USE_QUIET_IN_TRAINING_NT_MASK 0x00000004
#define ETH_LT_CTRL_LT_C162_USE_QUIET_IN_TRAINING_NT_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_CTRL_LT_C162_USE_QUIET_IN_TRAINING_NT_RESET_VALUE 0x00000000

 
 
 
#define ETH_LT_CTRL_LT_C136_USE_QUIET_IN_TRAINING_NT_OFFSET 0x00000003
#define ETH_LT_CTRL_LT_C136_USE_QUIET_IN_TRAINING_NT_BITWIDTH 0x00000001
#define ETH_LT_CTRL_LT_C136_USE_QUIET_IN_TRAINING_NT_MASK 0x00000008
#define ETH_LT_CTRL_LT_C136_USE_QUIET_IN_TRAINING_NT_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_CTRL_LT_C136_USE_QUIET_IN_TRAINING_NT_RESET_VALUE 0x00000000

 
 
 
 
 
#define ETH_LT_NO_AN_CTRL_ADDR 0x020020CC
#define ETH_LT_NO_AN_CTRL_SIZE 32

 
 
 
 
 
#define ETH_LT_NO_AN_CTRL_LT_WITHOUT_AN_ENA_OFFSET 0x00000000
#define ETH_LT_NO_AN_CTRL_LT_WITHOUT_AN_ENA_BITWIDTH 0x00000001
#define ETH_LT_NO_AN_CTRL_LT_WITHOUT_AN_ENA_MASK 0x00000001
#define ETH_LT_NO_AN_CTRL_LT_WITHOUT_AN_ENA_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_NO_AN_CTRL_LT_WITHOUT_AN_ENA_RESET_VALUE 0x00000000

 
 
 
 
 
 
 
 
 
 
 
#define ETH_LT_NO_AN_CTRL_LT_WIDTH_OFFSET 0x00000001
#define ETH_LT_NO_AN_CTRL_LT_WIDTH_BITWIDTH 0x00000003
#define ETH_LT_NO_AN_CTRL_LT_WIDTH_MASK 0x0000000E
#define ETH_LT_NO_AN_CTRL_LT_WIDTH_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_NO_AN_CTRL_LT_WIDTH_RESET_VALUE 0x00000000

 
 
 
 
 
 
 
#define ETH_LT_NO_AN_CTRL_LT_CTRL_OFFSET 0x00000004
#define ETH_LT_NO_AN_CTRL_LT_CTRL_BITWIDTH 0x00000003
#define ETH_LT_NO_AN_CTRL_LT_CTRL_MASK 0x00000070
#define ETH_LT_NO_AN_CTRL_LT_CTRL_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_NO_AN_CTRL_LT_CTRL_RESET_VALUE 0x00000000

 
 
 
 
 
#define ETH_LT_PRBS_ADDR 0x020020D0
#define ETH_LT_PRBS_SIZE 32

 
 
 
#define ETH_LT_PRBS_LT_SEED_11B_OFFSET 0x00000000
#define ETH_LT_PRBS_LT_SEED_11B_BITWIDTH 0x0000000B
#define ETH_LT_PRBS_LT_SEED_11B_MASK 0x000007FF
#define ETH_LT_PRBS_LT_SEED_11B_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_PRBS_LT_SEED_11B_RESET_VALUE 0x0000057E

 
 
 
#define ETH_LT_PRBS_LT_SEED_13B_OFFSET 0x0000000B
#define ETH_LT_PRBS_LT_SEED_13B_BITWIDTH 0x0000000D
#define ETH_LT_PRBS_LT_SEED_13B_MASK 0x00FFF800
#define ETH_LT_PRBS_LT_SEED_13B_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_PRBS_LT_SEED_13B_RESET_VALUE 0x000000AB

 
 
 
#define ETH_LT_PRBS_LT_POLYNOMIAL_SEL_C92_OFFSET 0x00000018
#define ETH_LT_PRBS_LT_POLYNOMIAL_SEL_C92_BITWIDTH 0x00000002
#define ETH_LT_PRBS_LT_POLYNOMIAL_SEL_C92_MASK 0x03000000
#define ETH_LT_PRBS_LT_POLYNOMIAL_SEL_C92_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_PRBS_LT_POLYNOMIAL_SEL_C92_RESET_VALUE 0x00000000

 
 
 
#define ETH_LT_PRBS_LT_POLYNOMIAL_SEL_C136_OFFSET 0x0000001A
#define ETH_LT_PRBS_LT_POLYNOMIAL_SEL_C136_BITWIDTH 0x00000002
#define ETH_LT_PRBS_LT_POLYNOMIAL_SEL_C136_MASK 0x0C000000
#define ETH_LT_PRBS_LT_POLYNOMIAL_SEL_C136_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_PRBS_LT_POLYNOMIAL_SEL_C136_RESET_VALUE 0x00000000

 
 
 
 
 
#define ETH_LT_RXFRAME_REG1_ADDR 0x020020D4
#define ETH_LT_RXFRAME_REG1_SIZE 32

 
 
 
 
 
 
 
#define ETH_LT_RXFRAME_REG1_LT_RX_CTL_COEFF_REQ_OFFSET 0x00000000
#define ETH_LT_RXFRAME_REG1_LT_RX_CTL_COEFF_REQ_BITWIDTH 0x00000002
#define ETH_LT_RXFRAME_REG1_LT_RX_CTL_COEFF_REQ_MASK 0x00000003
#define ETH_LT_RXFRAME_REG1_LT_RX_CTL_COEFF_REQ_ACCESS AW_CSR_READ_ONLY
#define ETH_LT_RXFRAME_REG1_LT_RX_CTL_COEFF_REQ_RESET_VALUE 0x00000000

 
 
 
 
 
 
 
#define ETH_LT_RXFRAME_REG1_LT_RX_CTL_COEFF_SEL_OFFSET 0x00000002
#define ETH_LT_RXFRAME_REG1_LT_RX_CTL_COEFF_SEL_BITWIDTH 0x00000003
#define ETH_LT_RXFRAME_REG1_LT_RX_CTL_COEFF_SEL_MASK 0x0000001C
#define ETH_LT_RXFRAME_REG1_LT_RX_CTL_COEFF_SEL_ACCESS AW_CSR_READ_ONLY
#define ETH_LT_RXFRAME_REG1_LT_RX_CTL_COEFF_SEL_RESET_VALUE 0x00000000

 
 
 
 
 
 
 
#define ETH_LT_RXFRAME_REG1_LT_RX_CTL_MOD_PRE_OFFSET 0x00000008
#define ETH_LT_RXFRAME_REG1_LT_RX_CTL_MOD_PRE_BITWIDTH 0x00000002
#define ETH_LT_RXFRAME_REG1_LT_RX_CTL_MOD_PRE_MASK 0x00000300
#define ETH_LT_RXFRAME_REG1_LT_RX_CTL_MOD_PRE_ACCESS AW_CSR_READ_ONLY
#define ETH_LT_RXFRAME_REG1_LT_RX_CTL_MOD_PRE_RESET_VALUE 0x00000000

 
 
 
 
 
 
 
#define ETH_LT_RXFRAME_REG1_LT_RX_CTL_INIT_COND_OFFSET 0x0000000B
#define ETH_LT_RXFRAME_REG1_LT_RX_CTL_INIT_COND_BITWIDTH 0x00000003
#define ETH_LT_RXFRAME_REG1_LT_RX_CTL_INIT_COND_MASK 0x00003800
#define ETH_LT_RXFRAME_REG1_LT_RX_CTL_INIT_COND_ACCESS AW_CSR_READ_ONLY
#define ETH_LT_RXFRAME_REG1_LT_RX_CTL_INIT_COND_RESET_VALUE 0x00000000

 
 
 
#define ETH_LT_RXFRAME_REG1_LT_RX_NEWFRAME_C136_OFFSET 0x00000010
#define ETH_LT_RXFRAME_REG1_LT_RX_NEWFRAME_C136_BITWIDTH 0x00000001
#define ETH_LT_RXFRAME_REG1_LT_RX_NEWFRAME_C136_MASK 0x00010000
#define ETH_LT_RXFRAME_REG1_LT_RX_NEWFRAME_C136_ACCESS AW_CSR_READ_ONLY
#define ETH_LT_RXFRAME_REG1_LT_RX_NEWFRAME_C136_RESET_VALUE 0x00000000

 
 
 
 
 
#define ETH_LT_RXFRAME_REG2_ADDR 0x020020D8
#define ETH_LT_RXFRAME_REG2_SIZE 32

 
 
 
 
 
 
 
 
 
 
 
#define ETH_LT_RXFRAME_REG2_LT_RX_STAT_COEFF_OFFSET 0x00000000
#define ETH_LT_RXFRAME_REG2_LT_RX_STAT_COEFF_BITWIDTH 0x00000003
#define ETH_LT_RXFRAME_REG2_LT_RX_STAT_COEFF_MASK 0x00000007
#define ETH_LT_RXFRAME_REG2_LT_RX_STAT_COEFF_ACCESS AW_CSR_READ_ONLY
#define ETH_LT_RXFRAME_REG2_LT_RX_STAT_COEFF_RESET_VALUE 0x00000000

 
 
 
 
 
 
 
#define ETH_LT_RXFRAME_REG2_LT_RX_STAT_COEFF_SEL_ECHO_OFFSET 0x00000003
#define ETH_LT_RXFRAME_REG2_LT_RX_STAT_COEFF_SEL_ECHO_BITWIDTH 0x00000003
#define ETH_LT_RXFRAME_REG2_LT_RX_STAT_COEFF_SEL_ECHO_MASK 0x00000038
#define ETH_LT_RXFRAME_REG2_LT_RX_STAT_COEFF_SEL_ECHO_ACCESS AW_CSR_READ_ONLY
#define ETH_LT_RXFRAME_REG2_LT_RX_STAT_COEFF_SEL_ECHO_RESET_VALUE 0x00000000

 
 
 
 
 
#define ETH_LT_RXFRAME_REG2_LT_RX_STAT_INIT_COND_OFFSET 0x00000008
#define ETH_LT_RXFRAME_REG2_LT_RX_STAT_INIT_COND_BITWIDTH 0x00000001
#define ETH_LT_RXFRAME_REG2_LT_RX_STAT_INIT_COND_MASK 0x00000100
#define ETH_LT_RXFRAME_REG2_LT_RX_STAT_INIT_COND_ACCESS AW_CSR_READ_ONLY
#define ETH_LT_RXFRAME_REG2_LT_RX_STAT_INIT_COND_RESET_VALUE 0x00000000

 
 
 
 
 
#define ETH_LT_RXFRAME_REG2_LT_RX_STAT_RX_FLOCK_OFFSET 0x00000009
#define ETH_LT_RXFRAME_REG2_LT_RX_STAT_RX_FLOCK_BITWIDTH 0x00000001
#define ETH_LT_RXFRAME_REG2_LT_RX_STAT_RX_FLOCK_MASK 0x00000200
#define ETH_LT_RXFRAME_REG2_LT_RX_STAT_RX_FLOCK_ACCESS AW_CSR_READ_ONLY
#define ETH_LT_RXFRAME_REG2_LT_RX_STAT_RX_FLOCK_RESET_VALUE 0x00000000

 
 
 
 
 
 
 
#define ETH_LT_RXFRAME_REG2_LT_RX_STAT_MOD_PRE_OFFSET 0x0000000A
#define ETH_LT_RXFRAME_REG2_LT_RX_STAT_MOD_PRE_BITWIDTH 0x00000002
#define ETH_LT_RXFRAME_REG2_LT_RX_STAT_MOD_PRE_MASK 0x00000C00
#define ETH_LT_RXFRAME_REG2_LT_RX_STAT_MOD_PRE_ACCESS AW_CSR_READ_ONLY
#define ETH_LT_RXFRAME_REG2_LT_RX_STAT_MOD_PRE_RESET_VALUE 0x00000000

 
 
 
 
 
#define ETH_LT_RXFRAME_REG2_LT_RX_STAT_RX_READY_C136_OFFSET 0x0000000F
#define ETH_LT_RXFRAME_REG2_LT_RX_STAT_RX_READY_C136_BITWIDTH 0x00000001
#define ETH_LT_RXFRAME_REG2_LT_RX_STAT_RX_READY_C136_MASK 0x00008000
#define ETH_LT_RXFRAME_REG2_LT_RX_STAT_RX_READY_C136_ACCESS AW_CSR_READ_ONLY
#define ETH_LT_RXFRAME_REG2_LT_RX_STAT_RX_READY_C136_RESET_VALUE 0x00000000

 
 
 
 
 
#define ETH_LT_RXFRAME_REG3_ADDR 0x020020DC
#define ETH_LT_RXFRAME_REG3_SIZE 32

 
 
 
 
 
 
 
#define ETH_LT_RXFRAME_REG3_LT_RX_UPD_M1C_OFFSET 0x00000000
#define ETH_LT_RXFRAME_REG3_LT_RX_UPD_M1C_BITWIDTH 0x00000002
#define ETH_LT_RXFRAME_REG3_LT_RX_UPD_M1C_MASK 0x00000003
#define ETH_LT_RXFRAME_REG3_LT_RX_UPD_M1C_ACCESS AW_CSR_READ_ONLY
#define ETH_LT_RXFRAME_REG3_LT_RX_UPD_M1C_RESET_VALUE 0x00000000

 
 
 
 
 
 
 
#define ETH_LT_RXFRAME_REG3_LT_RX_UPD_0C_OFFSET 0x00000002
#define ETH_LT_RXFRAME_REG3_LT_RX_UPD_0C_BITWIDTH 0x00000002
#define ETH_LT_RXFRAME_REG3_LT_RX_UPD_0C_MASK 0x0000000C
#define ETH_LT_RXFRAME_REG3_LT_RX_UPD_0C_ACCESS AW_CSR_READ_ONLY
#define ETH_LT_RXFRAME_REG3_LT_RX_UPD_0C_RESET_VALUE 0x00000000

 
 
 
 
 
 
 
#define ETH_LT_RXFRAME_REG3_LT_RX_UPD_P1C_OFFSET 0x00000004
#define ETH_LT_RXFRAME_REG3_LT_RX_UPD_P1C_BITWIDTH 0x00000002
#define ETH_LT_RXFRAME_REG3_LT_RX_UPD_P1C_MASK 0x00000030
#define ETH_LT_RXFRAME_REG3_LT_RX_UPD_P1C_ACCESS AW_CSR_READ_ONLY
#define ETH_LT_RXFRAME_REG3_LT_RX_UPD_P1C_RESET_VALUE 0x00000000

 
 
 
 
 
#define ETH_LT_RXFRAME_REG3_LT_RX_UPD_INITIALIZE_OFFSET 0x0000000C
#define ETH_LT_RXFRAME_REG3_LT_RX_UPD_INITIALIZE_BITWIDTH 0x00000001
#define ETH_LT_RXFRAME_REG3_LT_RX_UPD_INITIALIZE_MASK 0x00001000
#define ETH_LT_RXFRAME_REG3_LT_RX_UPD_INITIALIZE_ACCESS AW_CSR_READ_ONLY
#define ETH_LT_RXFRAME_REG3_LT_RX_UPD_INITIALIZE_RESET_VALUE 0x00000000

 
 
 
 
 
#define ETH_LT_RXFRAME_REG3_LT_RX_UPD_PRESET_OFFSET 0x0000000D
#define ETH_LT_RXFRAME_REG3_LT_RX_UPD_PRESET_BITWIDTH 0x00000001
#define ETH_LT_RXFRAME_REG3_LT_RX_UPD_PRESET_MASK 0x00002000
#define ETH_LT_RXFRAME_REG3_LT_RX_UPD_PRESET_ACCESS AW_CSR_READ_ONLY
#define ETH_LT_RXFRAME_REG3_LT_RX_UPD_PRESET_RESET_VALUE 0x00000000

 
 
 
#define ETH_LT_RXFRAME_REG3_LT_RX_NEWFRAME_C72_OFFSET 0x00000010
#define ETH_LT_RXFRAME_REG3_LT_RX_NEWFRAME_C72_BITWIDTH 0x00000001
#define ETH_LT_RXFRAME_REG3_LT_RX_NEWFRAME_C72_MASK 0x00010000
#define ETH_LT_RXFRAME_REG3_LT_RX_NEWFRAME_C72_ACCESS AW_CSR_READ_ONLY
#define ETH_LT_RXFRAME_REG3_LT_RX_NEWFRAME_C72_RESET_VALUE 0x00000000

 
 
 
 
 
#define ETH_LT_RXFRAME_REG4_ADDR 0x020020E0
#define ETH_LT_RXFRAME_REG4_SIZE 32

 
 
 
 
 
 
 
#define ETH_LT_RXFRAME_REG4_LT_RX_STAT_M1C_OFFSET 0x00000000
#define ETH_LT_RXFRAME_REG4_LT_RX_STAT_M1C_BITWIDTH 0x00000002
#define ETH_LT_RXFRAME_REG4_LT_RX_STAT_M1C_MASK 0x00000003
#define ETH_LT_RXFRAME_REG4_LT_RX_STAT_M1C_ACCESS AW_CSR_READ_ONLY
#define ETH_LT_RXFRAME_REG4_LT_RX_STAT_M1C_RESET_VALUE 0x00000000

 
 
 
 
 
 
 
#define ETH_LT_RXFRAME_REG4_LT_RX_STAT_0C_OFFSET 0x00000002
#define ETH_LT_RXFRAME_REG4_LT_RX_STAT_0C_BITWIDTH 0x00000002
#define ETH_LT_RXFRAME_REG4_LT_RX_STAT_0C_MASK 0x0000000C
#define ETH_LT_RXFRAME_REG4_LT_RX_STAT_0C_ACCESS AW_CSR_READ_ONLY
#define ETH_LT_RXFRAME_REG4_LT_RX_STAT_0C_RESET_VALUE 0x00000000

 
 
 
 
 
 
 
#define ETH_LT_RXFRAME_REG4_LT_RX_STAT_P1C_OFFSET 0x00000004
#define ETH_LT_RXFRAME_REG4_LT_RX_STAT_P1C_BITWIDTH 0x00000002
#define ETH_LT_RXFRAME_REG4_LT_RX_STAT_P1C_MASK 0x00000030
#define ETH_LT_RXFRAME_REG4_LT_RX_STAT_P1C_ACCESS AW_CSR_READ_ONLY
#define ETH_LT_RXFRAME_REG4_LT_RX_STAT_P1C_RESET_VALUE 0x00000000

 
 
 
 
 
#define ETH_LT_RXFRAME_REG4_LT_RX_STAT_RX_READY_C72_OFFSET 0x0000000F
#define ETH_LT_RXFRAME_REG4_LT_RX_STAT_RX_READY_C72_BITWIDTH 0x00000001
#define ETH_LT_RXFRAME_REG4_LT_RX_STAT_RX_READY_C72_MASK 0x00008000
#define ETH_LT_RXFRAME_REG4_LT_RX_STAT_RX_READY_C72_ACCESS AW_CSR_READ_ONLY
#define ETH_LT_RXFRAME_REG4_LT_RX_STAT_RX_READY_C72_RESET_VALUE 0x00000000

 
 
 
 
 
#define ETH_LT_SETTINGS_ADDR 0x020020E4
#define ETH_LT_SETTINGS_SIZE 32

 
 
 
 
 
#define ETH_LT_SETTINGS_LT_TRAIN_FINAL_EQTYPE_C136_OFFSET 0x00000000
#define ETH_LT_SETTINGS_LT_TRAIN_FINAL_EQTYPE_C136_BITWIDTH 0x00000001
#define ETH_LT_SETTINGS_LT_TRAIN_FINAL_EQTYPE_C136_MASK 0x00000001
#define ETH_LT_SETTINGS_LT_TRAIN_FINAL_EQTYPE_C136_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_SETTINGS_LT_TRAIN_FINAL_EQTYPE_C136_RESET_VALUE 0x00000001

 
 
 
 
 
#define ETH_LT_SETTINGS_LT_TRAIN_FINAL_EQTYPE_C72_OFFSET 0x00000001
#define ETH_LT_SETTINGS_LT_TRAIN_FINAL_EQTYPE_C72_BITWIDTH 0x00000001
#define ETH_LT_SETTINGS_LT_TRAIN_FINAL_EQTYPE_C72_MASK 0x00000002
#define ETH_LT_SETTINGS_LT_TRAIN_FINAL_EQTYPE_C72_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_SETTINGS_LT_TRAIN_FINAL_EQTYPE_C72_RESET_VALUE 0x00000001

 
 
 
 
 
#define ETH_LT_SETTINGS_LT_TRAIN_MID_EQTYPE_C136_OFFSET 0x00000002
#define ETH_LT_SETTINGS_LT_TRAIN_MID_EQTYPE_C136_BITWIDTH 0x00000001
#define ETH_LT_SETTINGS_LT_TRAIN_MID_EQTYPE_C136_MASK 0x00000004
#define ETH_LT_SETTINGS_LT_TRAIN_MID_EQTYPE_C136_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_SETTINGS_LT_TRAIN_MID_EQTYPE_C136_RESET_VALUE 0x00000000

 
 
 
 
 
#define ETH_LT_SETTINGS_LT_TRAIN_MID_EQTYPE_C72_OFFSET 0x00000003
#define ETH_LT_SETTINGS_LT_TRAIN_MID_EQTYPE_C72_BITWIDTH 0x00000001
#define ETH_LT_SETTINGS_LT_TRAIN_MID_EQTYPE_C72_MASK 0x00000008
#define ETH_LT_SETTINGS_LT_TRAIN_MID_EQTYPE_C72_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_SETTINGS_LT_TRAIN_MID_EQTYPE_C72_RESET_VALUE 0x00000000

 
 
 
 
 
#define ETH_LT_SETTINGS_LT_TRAIN_PRESET_CHECK_C136_OFFSET 0x00000004
#define ETH_LT_SETTINGS_LT_TRAIN_PRESET_CHECK_C136_BITWIDTH 0x00000002
#define ETH_LT_SETTINGS_LT_TRAIN_PRESET_CHECK_C136_MASK 0x00000030
#define ETH_LT_SETTINGS_LT_TRAIN_PRESET_CHECK_C136_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_SETTINGS_LT_TRAIN_PRESET_CHECK_C136_RESET_VALUE 0x00000003

 
 
 
 
 
#define ETH_LT_SETTINGS_LT_TRAIN_PRESET_CHECK_C72_OFFSET 0x00000006
#define ETH_LT_SETTINGS_LT_TRAIN_PRESET_CHECK_C72_BITWIDTH 0x00000001
#define ETH_LT_SETTINGS_LT_TRAIN_PRESET_CHECK_C72_MASK 0x00000040
#define ETH_LT_SETTINGS_LT_TRAIN_PRESET_CHECK_C72_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_SETTINGS_LT_TRAIN_PRESET_CHECK_C72_RESET_VALUE 0x00000001

 
 
 
 
 
#define ETH_LT_SETTINGS_LT_TRAIN_PRESET_EQTYPE_C136_OFFSET 0x00000007
#define ETH_LT_SETTINGS_LT_TRAIN_PRESET_EQTYPE_C136_BITWIDTH 0x00000001
#define ETH_LT_SETTINGS_LT_TRAIN_PRESET_EQTYPE_C136_MASK 0x00000080
#define ETH_LT_SETTINGS_LT_TRAIN_PRESET_EQTYPE_C136_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_SETTINGS_LT_TRAIN_PRESET_EQTYPE_C136_RESET_VALUE 0x00000001

 
 
 
 
 
#define ETH_LT_SETTINGS_LT_TRAIN_PRESET_EQTYPE_C72_OFFSET 0x00000008
#define ETH_LT_SETTINGS_LT_TRAIN_PRESET_EQTYPE_C72_BITWIDTH 0x00000001
#define ETH_LT_SETTINGS_LT_TRAIN_PRESET_EQTYPE_C72_MASK 0x00000100
#define ETH_LT_SETTINGS_LT_TRAIN_PRESET_EQTYPE_C72_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_SETTINGS_LT_TRAIN_PRESET_EQTYPE_C72_RESET_VALUE 0x00000001

 
 
 
 
 
#define ETH_LT_SETTINGS_LT_REG_FINAL_MOD_OFFSET 0x00000009
#define ETH_LT_SETTINGS_LT_REG_FINAL_MOD_BITWIDTH 0x00000001
#define ETH_LT_SETTINGS_LT_REG_FINAL_MOD_MASK 0x00000200
#define ETH_LT_SETTINGS_LT_REG_FINAL_MOD_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_SETTINGS_LT_REG_FINAL_MOD_RESET_VALUE 0x00000001

 
 
 
 
 
 
 
#define ETH_LT_SETTINGS_LT_REG_TRAINING_MOD_OFFSET 0x0000000A
#define ETH_LT_SETTINGS_LT_REG_TRAINING_MOD_BITWIDTH 0x00000002
#define ETH_LT_SETTINGS_LT_REG_TRAINING_MOD_MASK 0x00000C00
#define ETH_LT_SETTINGS_LT_REG_TRAINING_MOD_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_SETTINGS_LT_REG_TRAINING_MOD_RESET_VALUE 0x00000000

 
 
 
#define ETH_LT_SETTINGS_LT_MAX_WAIT_DISABLE_C72_OFFSET 0x0000000C
#define ETH_LT_SETTINGS_LT_MAX_WAIT_DISABLE_C72_BITWIDTH 0x00000001
#define ETH_LT_SETTINGS_LT_MAX_WAIT_DISABLE_C72_MASK 0x00001000
#define ETH_LT_SETTINGS_LT_MAX_WAIT_DISABLE_C72_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_SETTINGS_LT_MAX_WAIT_DISABLE_C72_RESET_VALUE 0x00000000

 
 
 
#define ETH_LT_SETTINGS_LT_MAX_WAIT_DISABLE_C136_OFFSET 0x0000000D
#define ETH_LT_SETTINGS_LT_MAX_WAIT_DISABLE_C136_BITWIDTH 0x00000001
#define ETH_LT_SETTINGS_LT_MAX_WAIT_DISABLE_C136_MASK 0x00002000
#define ETH_LT_SETTINGS_LT_MAX_WAIT_DISABLE_C136_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_SETTINGS_LT_MAX_WAIT_DISABLE_C136_RESET_VALUE 0x00000000

 
 
 
 
 
 
 
#define ETH_LT_SETTINGS_LT_COEFF_DISABLE_C72_OFFSET 0x0000000E
#define ETH_LT_SETTINGS_LT_COEFF_DISABLE_C72_BITWIDTH 0x00000004
#define ETH_LT_SETTINGS_LT_COEFF_DISABLE_C72_MASK 0x0003C000
#define ETH_LT_SETTINGS_LT_COEFF_DISABLE_C72_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_SETTINGS_LT_COEFF_DISABLE_C72_RESET_VALUE 0x00000000

 
 
 
 
 
 
 
 
#define ETH_LT_SETTINGS_LT_COEFF_DISABLE_C136_OFFSET 0x00000012
#define ETH_LT_SETTINGS_LT_COEFF_DISABLE_C136_BITWIDTH 0x00000005
#define ETH_LT_SETTINGS_LT_COEFF_DISABLE_C136_MASK 0x007C0000
#define ETH_LT_SETTINGS_LT_COEFF_DISABLE_C136_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_SETTINGS_LT_COEFF_DISABLE_C136_RESET_VALUE 0x00000010

 
 
 
 
 
 
 
 
#define ETH_LT_SETTINGS_LT_COEFF_DISABLE_C136B_OFFSET 0x00000017
#define ETH_LT_SETTINGS_LT_COEFF_DISABLE_C136B_BITWIDTH 0x00000005
#define ETH_LT_SETTINGS_LT_COEFF_DISABLE_C136B_MASK 0x0F800000
#define ETH_LT_SETTINGS_LT_COEFF_DISABLE_C136B_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_SETTINGS_LT_COEFF_DISABLE_C136B_RESET_VALUE 0x00000000

 
 
 
#define ETH_LT_SETTINGS_LT_MAX_WAIT_DISABLE_C136B_OFFSET 0x0000001C
#define ETH_LT_SETTINGS_LT_MAX_WAIT_DISABLE_C136B_BITWIDTH 0x00000001
#define ETH_LT_SETTINGS_LT_MAX_WAIT_DISABLE_C136B_MASK 0x10000000
#define ETH_LT_SETTINGS_LT_MAX_WAIT_DISABLE_C136B_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_SETTINGS_LT_MAX_WAIT_DISABLE_C136B_RESET_VALUE 0x00000000

 
 
 
#define ETH_LT_SETTINGS_LT_C162_INIT_3BITS_OFFSET 0x0000001D
#define ETH_LT_SETTINGS_LT_C162_INIT_3BITS_BITWIDTH 0x00000001
#define ETH_LT_SETTINGS_LT_C162_INIT_3BITS_MASK 0x20000000
#define ETH_LT_SETTINGS_LT_C162_INIT_3BITS_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_SETTINGS_LT_C162_INIT_3BITS_RESET_VALUE 0x00000001

 
 
 
 
 
#define ETH_LT_SETTINGS2_ADDR 0x020020E8
#define ETH_LT_SETTINGS2_SIZE 32

 
 
 
 
 
 
 
#define ETH_LT_SETTINGS2_LT_REG_TRAINING_SWEEP_MOD_OFFSET 0x00000000
#define ETH_LT_SETTINGS2_LT_REG_TRAINING_SWEEP_MOD_BITWIDTH 0x00000002
#define ETH_LT_SETTINGS2_LT_REG_TRAINING_SWEEP_MOD_MASK 0x00000003
#define ETH_LT_SETTINGS2_LT_REG_TRAINING_SWEEP_MOD_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_SETTINGS2_LT_REG_TRAINING_SWEEP_MOD_RESET_VALUE 0x00000000

 
 
 
 
 
 
 
#define ETH_LT_SETTINGS2_LT_REG_TRAINING_INIT_MOD_OFFSET 0x00000002
#define ETH_LT_SETTINGS2_LT_REG_TRAINING_INIT_MOD_BITWIDTH 0x00000002
#define ETH_LT_SETTINGS2_LT_REG_TRAINING_INIT_MOD_MASK 0x0000000C
#define ETH_LT_SETTINGS2_LT_REG_TRAINING_INIT_MOD_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_SETTINGS2_LT_REG_TRAINING_INIT_MOD_RESET_VALUE 0x00000000

 
 
 
 
 
 
 
#define ETH_LT_SETTINGS2_LT_DMETEST_CTRL_C136_OFFSET 0x00000004
#define ETH_LT_SETTINGS2_LT_DMETEST_CTRL_C136_BITWIDTH 0x00000005
#define ETH_LT_SETTINGS2_LT_DMETEST_CTRL_C136_MASK 0x000001F0
#define ETH_LT_SETTINGS2_LT_DMETEST_CTRL_C136_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_SETTINGS2_LT_DMETEST_CTRL_C136_RESET_VALUE 0x00000000

 
 
 
 
 
 
 
#define ETH_LT_SETTINGS2_LT_DMETEST_CTRL_C72_OFFSET 0x00000009
#define ETH_LT_SETTINGS2_LT_DMETEST_CTRL_C72_BITWIDTH 0x00000004
#define ETH_LT_SETTINGS2_LT_DMETEST_CTRL_C72_MASK 0x00001E00
#define ETH_LT_SETTINGS2_LT_DMETEST_CTRL_C72_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_SETTINGS2_LT_DMETEST_CTRL_C72_RESET_VALUE 0x00000000

 
 
 
 
 
#define ETH_LT_SETTINGS2_LT_LOCK_CTRL_OFFSET 0x0000000D
#define ETH_LT_SETTINGS2_LT_LOCK_CTRL_BITWIDTH 0x00000002
#define ETH_LT_SETTINGS2_LT_LOCK_CTRL_MASK 0x00006000
#define ETH_LT_SETTINGS2_LT_LOCK_CTRL_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_SETTINGS2_LT_LOCK_CTRL_RESET_VALUE 0x00000000

 
 
 
#define ETH_LT_SETTINGS2_LT_SCAN_DURING_EQ_OFFSET 0x0000000F
#define ETH_LT_SETTINGS2_LT_SCAN_DURING_EQ_BITWIDTH 0x00000001
#define ETH_LT_SETTINGS2_LT_SCAN_DURING_EQ_MASK 0x00008000
#define ETH_LT_SETTINGS2_LT_SCAN_DURING_EQ_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_SETTINGS2_LT_SCAN_DURING_EQ_RESET_VALUE 0x00000000

 
 
 
 
 
#define ETH_LT_SETTINGS2_LT_NOFINALFLOCKCHECK_OFFSET 0x00000010
#define ETH_LT_SETTINGS2_LT_NOFINALFLOCKCHECK_BITWIDTH 0x00000001
#define ETH_LT_SETTINGS2_LT_NOFINALFLOCKCHECK_MASK 0x00010000
#define ETH_LT_SETTINGS2_LT_NOFINALFLOCKCHECK_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_SETTINGS2_LT_NOFINALFLOCKCHECK_RESET_VALUE 0x00000000

 
 
 
 
 
#define ETH_LT_SETTINGS2_LT_PAM4_SWAP_OFFSET 0x00000011
#define ETH_LT_SETTINGS2_LT_PAM4_SWAP_BITWIDTH 0x00000001
#define ETH_LT_SETTINGS2_LT_PAM4_SWAP_MASK 0x00020000
#define ETH_LT_SETTINGS2_LT_PAM4_SWAP_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_SETTINGS2_LT_PAM4_SWAP_RESET_VALUE 0x00000000

 
 
 
 
 
#define ETH_LT_SETTINGS2_LT_RXDURINGEQ_OFFSET 0x00000012
#define ETH_LT_SETTINGS2_LT_RXDURINGEQ_BITWIDTH 0x00000001
#define ETH_LT_SETTINGS2_LT_RXDURINGEQ_MASK 0x00040000
#define ETH_LT_SETTINGS2_LT_RXDURINGEQ_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_SETTINGS2_LT_RXDURINGEQ_RESET_VALUE 0x00000001

 
 
 
 
 
#define ETH_LT_SETTINGS3_ADDR 0x020020EC
#define ETH_LT_SETTINGS3_SIZE 32

 
 
 
#define ETH_LT_SETTINGS3_LT_MARKER_RANGE_C72_OFFSET 0x00000000
#define ETH_LT_SETTINGS3_LT_MARKER_RANGE_C72_BITWIDTH 0x00000008
#define ETH_LT_SETTINGS3_LT_MARKER_RANGE_C72_MASK 0x000000FF
#define ETH_LT_SETTINGS3_LT_MARKER_RANGE_C72_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_SETTINGS3_LT_MARKER_RANGE_C72_RESET_VALUE 0x00000002

 
 
 
#define ETH_LT_SETTINGS3_LT_MARKER_RANGE_C136_OFFSET 0x00000008
#define ETH_LT_SETTINGS3_LT_MARKER_RANGE_C136_BITWIDTH 0x00000008
#define ETH_LT_SETTINGS3_LT_MARKER_RANGE_C136_MASK 0x0000FF00
#define ETH_LT_SETTINGS3_LT_MARKER_RANGE_C136_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_SETTINGS3_LT_MARKER_RANGE_C136_RESET_VALUE 0x00000002

 
 
 
 
 
#define ETH_LT_SETTINGS3_LT_TRAIN_PRESET_CHECK_C162_OFFSET 0x00000013
#define ETH_LT_SETTINGS3_LT_TRAIN_PRESET_CHECK_C162_BITWIDTH 0x00000004
#define ETH_LT_SETTINGS3_LT_TRAIN_PRESET_CHECK_C162_MASK 0x00780000
#define ETH_LT_SETTINGS3_LT_TRAIN_PRESET_CHECK_C162_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_SETTINGS3_LT_TRAIN_PRESET_CHECK_C162_RESET_VALUE 0x00000003

 
 
 
 
 
#define ETH_LT_SOFT_CTRL_REG1_ADDR 0x020020F0
#define ETH_LT_SOFT_CTRL_REG1_SIZE 32

 
 
 
 
 
 
 
#define ETH_LT_SOFT_CTRL_REG1_LT_SOFT_TX_UPD_M1C_OFFSET 0x00000000
#define ETH_LT_SOFT_CTRL_REG1_LT_SOFT_TX_UPD_M1C_BITWIDTH 0x00000002
#define ETH_LT_SOFT_CTRL_REG1_LT_SOFT_TX_UPD_M1C_MASK 0x00000003
#define ETH_LT_SOFT_CTRL_REG1_LT_SOFT_TX_UPD_M1C_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_SOFT_CTRL_REG1_LT_SOFT_TX_UPD_M1C_RESET_VALUE 0x00000000

 
 
 
 
 
 
 
#define ETH_LT_SOFT_CTRL_REG1_LT_SOFT_TX_UPD_0C_OFFSET 0x00000002
#define ETH_LT_SOFT_CTRL_REG1_LT_SOFT_TX_UPD_0C_BITWIDTH 0x00000002
#define ETH_LT_SOFT_CTRL_REG1_LT_SOFT_TX_UPD_0C_MASK 0x0000000C
#define ETH_LT_SOFT_CTRL_REG1_LT_SOFT_TX_UPD_0C_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_SOFT_CTRL_REG1_LT_SOFT_TX_UPD_0C_RESET_VALUE 0x00000000

 
 
 
 
 
 
 
#define ETH_LT_SOFT_CTRL_REG1_LT_SOFT_TX_UPD_P1C_OFFSET 0x00000004
#define ETH_LT_SOFT_CTRL_REG1_LT_SOFT_TX_UPD_P1C_BITWIDTH 0x00000002
#define ETH_LT_SOFT_CTRL_REG1_LT_SOFT_TX_UPD_P1C_MASK 0x00000030
#define ETH_LT_SOFT_CTRL_REG1_LT_SOFT_TX_UPD_P1C_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_SOFT_CTRL_REG1_LT_SOFT_TX_UPD_P1C_RESET_VALUE 0x00000000

 
 
 
 
 
#define ETH_LT_SOFT_CTRL_REG1_LT_SOFT_TX_UPD_INITIALIZE_OFFSET 0x0000000C
#define ETH_LT_SOFT_CTRL_REG1_LT_SOFT_TX_UPD_INITIALIZE_BITWIDTH 0x00000001
#define ETH_LT_SOFT_CTRL_REG1_LT_SOFT_TX_UPD_INITIALIZE_MASK 0x00001000
#define ETH_LT_SOFT_CTRL_REG1_LT_SOFT_TX_UPD_INITIALIZE_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_SOFT_CTRL_REG1_LT_SOFT_TX_UPD_INITIALIZE_RESET_VALUE 0x00000000

 
 
 
 
 
#define ETH_LT_SOFT_CTRL_REG1_LT_SOFT_TX_UPD_PRESET_OFFSET 0x0000000D
#define ETH_LT_SOFT_CTRL_REG1_LT_SOFT_TX_UPD_PRESET_BITWIDTH 0x00000001
#define ETH_LT_SOFT_CTRL_REG1_LT_SOFT_TX_UPD_PRESET_MASK 0x00002000
#define ETH_LT_SOFT_CTRL_REG1_LT_SOFT_TX_UPD_PRESET_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_SOFT_CTRL_REG1_LT_SOFT_TX_UPD_PRESET_RESET_VALUE 0x00000000

 
 
 
 
 
#define ETH_LT_SOFT_CTRL_REG1_LT_SOFT_EN_OFFSET 0x00000010
#define ETH_LT_SOFT_CTRL_REG1_LT_SOFT_EN_BITWIDTH 0x00000001
#define ETH_LT_SOFT_CTRL_REG1_LT_SOFT_EN_MASK 0x00010000
#define ETH_LT_SOFT_CTRL_REG1_LT_SOFT_EN_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_SOFT_CTRL_REG1_LT_SOFT_EN_RESET_VALUE 0x00000000

 
 
 
#define ETH_LT_SOFT_CTRL_REG1_LT_SOFT_TX_NEWFRAME_OFFSET 0x00000011
#define ETH_LT_SOFT_CTRL_REG1_LT_SOFT_TX_NEWFRAME_BITWIDTH 0x00000001
#define ETH_LT_SOFT_CTRL_REG1_LT_SOFT_TX_NEWFRAME_MASK 0x00020000
#define ETH_LT_SOFT_CTRL_REG1_LT_SOFT_TX_NEWFRAME_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_SOFT_CTRL_REG1_LT_SOFT_TX_NEWFRAME_RESET_VALUE 0x00000000

 
 
 
 
 
#define ETH_LT_SOFT_CTRL_REG1_LT_SOFT_RX_TRAINED_OFFSET 0x00000012
#define ETH_LT_SOFT_CTRL_REG1_LT_SOFT_RX_TRAINED_BITWIDTH 0x00000001
#define ETH_LT_SOFT_CTRL_REG1_LT_SOFT_RX_TRAINED_MASK 0x00040000
#define ETH_LT_SOFT_CTRL_REG1_LT_SOFT_RX_TRAINED_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_SOFT_CTRL_REG1_LT_SOFT_RX_TRAINED_RESET_VALUE 0x00000000

 
 
 
 
 
#define ETH_LT_SOFT_CTRL_REG2_ADDR 0x020020F4
#define ETH_LT_SOFT_CTRL_REG2_SIZE 32

 
 
 
 
 
 
 
#define ETH_LT_SOFT_CTRL_REG2_LT_SOFT_TX_CTL_COEFF_REQ_OFFSET 0x00000000
#define ETH_LT_SOFT_CTRL_REG2_LT_SOFT_TX_CTL_COEFF_REQ_BITWIDTH 0x00000002
#define ETH_LT_SOFT_CTRL_REG2_LT_SOFT_TX_CTL_COEFF_REQ_MASK 0x00000003
#define ETH_LT_SOFT_CTRL_REG2_LT_SOFT_TX_CTL_COEFF_REQ_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_SOFT_CTRL_REG2_LT_SOFT_TX_CTL_COEFF_REQ_RESET_VALUE 0x00000000

 
 
 
 
 
 
 
#define ETH_LT_SOFT_CTRL_REG2_LT_SOFT_TX_CTL_COEFF_SEL_OFFSET 0x00000002
#define ETH_LT_SOFT_CTRL_REG2_LT_SOFT_TX_CTL_COEFF_SEL_BITWIDTH 0x00000003
#define ETH_LT_SOFT_CTRL_REG2_LT_SOFT_TX_CTL_COEFF_SEL_MASK 0x0000001C
#define ETH_LT_SOFT_CTRL_REG2_LT_SOFT_TX_CTL_COEFF_SEL_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_SOFT_CTRL_REG2_LT_SOFT_TX_CTL_COEFF_SEL_RESET_VALUE 0x00000000

 
 
 
 
 
 
 
#define ETH_LT_SOFT_CTRL_REG2_LT_SOFT_TX_CTL_MOD_PRE_OFFSET 0x00000008
#define ETH_LT_SOFT_CTRL_REG2_LT_SOFT_TX_CTL_MOD_PRE_BITWIDTH 0x00000002
#define ETH_LT_SOFT_CTRL_REG2_LT_SOFT_TX_CTL_MOD_PRE_MASK 0x00000300
#define ETH_LT_SOFT_CTRL_REG2_LT_SOFT_TX_CTL_MOD_PRE_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_SOFT_CTRL_REG2_LT_SOFT_TX_CTL_MOD_PRE_RESET_VALUE 0x00000000

 
 
 
 
 
 
 
#define ETH_LT_SOFT_CTRL_REG2_LT_SOFT_TX_CTL_INIT_COND_OFFSET 0x0000000B
#define ETH_LT_SOFT_CTRL_REG2_LT_SOFT_TX_CTL_INIT_COND_BITWIDTH 0x00000003
#define ETH_LT_SOFT_CTRL_REG2_LT_SOFT_TX_CTL_INIT_COND_MASK 0x00003800
#define ETH_LT_SOFT_CTRL_REG2_LT_SOFT_TX_CTL_INIT_COND_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_SOFT_CTRL_REG2_LT_SOFT_TX_CTL_INIT_COND_RESET_VALUE 0x00000000

 
 
 
 
 
#define ETH_LT_STAT_ADDR 0x020020F8
#define ETH_LT_STAT_SIZE 32

 
 
 
 
 
#define ETH_LT_STAT_LT_RX_FRAME_LOCK_OFFSET 0x00000001
#define ETH_LT_STAT_LT_RX_FRAME_LOCK_BITWIDTH 0x00000001
#define ETH_LT_STAT_LT_RX_FRAME_LOCK_MASK 0x00000002
#define ETH_LT_STAT_LT_RX_FRAME_LOCK_ACCESS AW_CSR_READ_ONLY
#define ETH_LT_STAT_LT_RX_FRAME_LOCK_RESET_VALUE 0x00000000

 
 
 
 
 
#define ETH_LT_STAT_LT_TRAINING_FAILURE_OFFSET 0x00000003
#define ETH_LT_STAT_LT_TRAINING_FAILURE_BITWIDTH 0x00000001
#define ETH_LT_STAT_LT_TRAINING_FAILURE_MASK 0x00000008
#define ETH_LT_STAT_LT_TRAINING_FAILURE_ACCESS AW_CSR_READ_ONLY
#define ETH_LT_STAT_LT_TRAINING_FAILURE_RESET_VALUE 0x00000000

 
 
 
 
 
#define ETH_LT_STAT_LT_RUNNING_OFFSET 0x0000000B
#define ETH_LT_STAT_LT_RUNNING_BITWIDTH 0x00000001
#define ETH_LT_STAT_LT_RUNNING_MASK 0x00000800
#define ETH_LT_STAT_LT_RUNNING_ACCESS AW_CSR_READ_ONLY
#define ETH_LT_STAT_LT_RUNNING_RESET_VALUE 0x00000000

 
 
 
 
 
#define ETH_LT_STAT_LT_RX_READY_OFFSET 0x0000000D
#define ETH_LT_STAT_LT_RX_READY_BITWIDTH 0x00000001
#define ETH_LT_STAT_LT_RX_READY_MASK 0x00002000
#define ETH_LT_STAT_LT_RX_READY_ACCESS AW_CSR_READ_ONLY
#define ETH_LT_STAT_LT_RX_READY_RESET_VALUE 0x00000000

 
 
 
 
 
#define ETH_LT_TIMER_REG1_ADDR 0x020020FC
#define ETH_LT_TIMER_REG1_SIZE 32

 
 
 
#define ETH_LT_TIMER_REG1_LT_MAX_WAIT_C136_OFFSET 0x00000000
#define ETH_LT_TIMER_REG1_LT_MAX_WAIT_C136_BITWIDTH 0x00000010
#define ETH_LT_TIMER_REG1_LT_MAX_WAIT_C136_MASK 0x0000FFFF
#define ETH_LT_TIMER_REG1_LT_MAX_WAIT_C136_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TIMER_REG1_LT_MAX_WAIT_C136_RESET_VALUE 0x00000BB7

 
 
 
#define ETH_LT_TIMER_REG1_LT_MAX_WAIT_C72_OFFSET 0x00000010
#define ETH_LT_TIMER_REG1_LT_MAX_WAIT_C72_BITWIDTH 0x00000010
#define ETH_LT_TIMER_REG1_LT_MAX_WAIT_C72_MASK 0xFFFF0000
#define ETH_LT_TIMER_REG1_LT_MAX_WAIT_C72_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TIMER_REG1_LT_MAX_WAIT_C72_RESET_VALUE 0x000001F3

 
 
 
 
 
#define ETH_LT_TIMER_REG2_ADDR 0x02002100
#define ETH_LT_TIMER_REG2_SIZE 32

 
 
 
#define ETH_LT_TIMER_REG2_LT_READY_TIMER_C136_OFFSET 0x00000000
#define ETH_LT_TIMER_REG2_LT_READY_TIMER_C136_BITWIDTH 0x00000010
#define ETH_LT_TIMER_REG2_LT_READY_TIMER_C136_MASK 0x0000FFFF
#define ETH_LT_TIMER_REG2_LT_READY_TIMER_C136_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TIMER_REG2_LT_READY_TIMER_C136_RESET_VALUE 0x00000063

 
 
 
#define ETH_LT_TIMER_REG2_LT_READY_TIMER_C72_OFFSET 0x00000010
#define ETH_LT_TIMER_REG2_LT_READY_TIMER_C72_BITWIDTH 0x00000010
#define ETH_LT_TIMER_REG2_LT_READY_TIMER_C72_MASK 0xFFFF0000
#define ETH_LT_TIMER_REG2_LT_READY_TIMER_C72_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TIMER_REG2_LT_READY_TIMER_C72_RESET_VALUE 0x000000C7

 
 
 
 
 
#define ETH_LT_TIMER_REG3_ADDR 0x02002104
#define ETH_LT_TIMER_REG3_SIZE 32

 
 
 
#define ETH_LT_TIMER_REG3_LT_TRAIN_ITER_COUNT_C136_OFFSET 0x00000000
#define ETH_LT_TIMER_REG3_LT_TRAIN_ITER_COUNT_C136_BITWIDTH 0x00000010
#define ETH_LT_TIMER_REG3_LT_TRAIN_ITER_COUNT_C136_MASK 0x0000FFFF
#define ETH_LT_TIMER_REG3_LT_TRAIN_ITER_COUNT_C136_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TIMER_REG3_LT_TRAIN_ITER_COUNT_C136_RESET_VALUE 0x0000003C

 
 
 
#define ETH_LT_TIMER_REG3_LT_TRAIN_ITER_COUNT_C72_OFFSET 0x00000010
#define ETH_LT_TIMER_REG3_LT_TRAIN_ITER_COUNT_C72_BITWIDTH 0x00000010
#define ETH_LT_TIMER_REG3_LT_TRAIN_ITER_COUNT_C72_MASK 0xFFFF0000
#define ETH_LT_TIMER_REG3_LT_TRAIN_ITER_COUNT_C72_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TIMER_REG3_LT_TRAIN_ITER_COUNT_C72_RESET_VALUE 0x0000003C

 
 
 
 
 
#define ETH_LT_TIMER_REG4_ADDR 0x02002108
#define ETH_LT_TIMER_REG4_SIZE 32

 
 
 
#define ETH_LT_TIMER_REG4_LT_MAX_WAIT_C136B_OFFSET 0x00000000
#define ETH_LT_TIMER_REG4_LT_MAX_WAIT_C136B_BITWIDTH 0x00000010
#define ETH_LT_TIMER_REG4_LT_MAX_WAIT_C136B_MASK 0x0000FFFF
#define ETH_LT_TIMER_REG4_LT_MAX_WAIT_C136B_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TIMER_REG4_LT_MAX_WAIT_C136B_RESET_VALUE 0x00002EE0

 
 
 
#define ETH_LT_TIMER_REG4_LT_READY_TIMER_C136B_OFFSET 0x00000010
#define ETH_LT_TIMER_REG4_LT_READY_TIMER_C136B_BITWIDTH 0x00000010
#define ETH_LT_TIMER_REG4_LT_READY_TIMER_C136B_MASK 0xFFFF0000
#define ETH_LT_TIMER_REG4_LT_READY_TIMER_C136B_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TIMER_REG4_LT_READY_TIMER_C136B_RESET_VALUE 0x00000063

 
 
 
 
 
#define ETH_LT_TIMER_REG5_ADDR 0x0200210C
#define ETH_LT_TIMER_REG5_SIZE 32

 
 
 
#define ETH_LT_TIMER_REG5_LT_HOLDOFF_C136B_OFFSET 0x00000000
#define ETH_LT_TIMER_REG5_LT_HOLDOFF_C136B_BITWIDTH 0x00000010
#define ETH_LT_TIMER_REG5_LT_HOLDOFF_C136B_MASK 0x0000FFFF
#define ETH_LT_TIMER_REG5_LT_HOLDOFF_C136B_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TIMER_REG5_LT_HOLDOFF_C136B_RESET_VALUE 0x00000050

 
 
 
#define ETH_LT_TIMER_REG5_LT_TRAIN_ITER_COUNT_C136B_OFFSET 0x00000010
#define ETH_LT_TIMER_REG5_LT_TRAIN_ITER_COUNT_C136B_BITWIDTH 0x00000010
#define ETH_LT_TIMER_REG5_LT_TRAIN_ITER_COUNT_C136B_MASK 0xFFFF0000
#define ETH_LT_TIMER_REG5_LT_TRAIN_ITER_COUNT_C136B_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TIMER_REG5_LT_TRAIN_ITER_COUNT_C136B_RESET_VALUE 0x0000003C

 
 
 
 
 
#define ETH_LT_TIMER_REG6_ADDR 0x02002110
#define ETH_LT_TIMER_REG6_SIZE 32

 
 
 
#define ETH_LT_TIMER_REG6_LT_TRAIN_ITER_INIT_C136_OFFSET 0x00000000
#define ETH_LT_TIMER_REG6_LT_TRAIN_ITER_INIT_C136_BITWIDTH 0x00000010
#define ETH_LT_TIMER_REG6_LT_TRAIN_ITER_INIT_C136_MASK 0x0000FFFF
#define ETH_LT_TIMER_REG6_LT_TRAIN_ITER_INIT_C136_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TIMER_REG6_LT_TRAIN_ITER_INIT_C136_RESET_VALUE 0x00000000

 
 
 
#define ETH_LT_TIMER_REG6_LT_HOLDOFF_C136_OFFSET 0x00000010
#define ETH_LT_TIMER_REG6_LT_HOLDOFF_C136_BITWIDTH 0x00000010
#define ETH_LT_TIMER_REG6_LT_HOLDOFF_C136_MASK 0xFFFF0000
#define ETH_LT_TIMER_REG6_LT_HOLDOFF_C136_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TIMER_REG6_LT_HOLDOFF_C136_RESET_VALUE 0x00000050

 
 
 
 
 
#define ETH_LT_TIMER_REG7_ADDR 0x02002114
#define ETH_LT_TIMER_REG7_SIZE 32

 
 
 
#define ETH_LT_TIMER_REG7_LT_LOST_TRAINING_C162_NT_OFFSET 0x00000000
#define ETH_LT_TIMER_REG7_LT_LOST_TRAINING_C162_NT_BITWIDTH 0x00000010
#define ETH_LT_TIMER_REG7_LT_LOST_TRAINING_C162_NT_MASK 0x0000FFFF
#define ETH_LT_TIMER_REG7_LT_LOST_TRAINING_C162_NT_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TIMER_REG7_LT_LOST_TRAINING_C162_NT_RESET_VALUE 0x00000014

 
 
 
#define ETH_LT_TIMER_REG7_LT_LOST_TRAINING_C136_NT_OFFSET 0x00000010
#define ETH_LT_TIMER_REG7_LT_LOST_TRAINING_C136_NT_BITWIDTH 0x00000010
#define ETH_LT_TIMER_REG7_LT_LOST_TRAINING_C136_NT_MASK 0xFFFF0000
#define ETH_LT_TIMER_REG7_LT_LOST_TRAINING_C136_NT_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TIMER_REG7_LT_LOST_TRAINING_C136_NT_RESET_VALUE 0x00000014

 
 
 
 
 
#define ETH_LT_TXCOEFF_C162_PRESET1_ADDR 0x02002118
#define ETH_LT_TXCOEFF_C162_PRESET1_SIZE 32

 
 
 
#define ETH_LT_TXCOEFF_C162_PRESET1_LT_CP1_C162_PRESET1_OFFSET 0x00000000
#define ETH_LT_TXCOEFF_C162_PRESET1_LT_CP1_C162_PRESET1_BITWIDTH 0x00000006
#define ETH_LT_TXCOEFF_C162_PRESET1_LT_CP1_C162_PRESET1_MASK 0x0000003F
#define ETH_LT_TXCOEFF_C162_PRESET1_LT_CP1_C162_PRESET1_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXCOEFF_C162_PRESET1_LT_CP1_C162_PRESET1_RESET_VALUE 0x00000000

 
 
 
#define ETH_LT_TXCOEFF_C162_PRESET1_LT_CP0_C162_PRESET1_OFFSET 0x00000006
#define ETH_LT_TXCOEFF_C162_PRESET1_LT_CP0_C162_PRESET1_BITWIDTH 0x00000006
#define ETH_LT_TXCOEFF_C162_PRESET1_LT_CP0_C162_PRESET1_MASK 0x00000FC0
#define ETH_LT_TXCOEFF_C162_PRESET1_LT_CP0_C162_PRESET1_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXCOEFF_C162_PRESET1_LT_CP0_C162_PRESET1_RESET_VALUE 0x0000003F

 
 
 
#define ETH_LT_TXCOEFF_C162_PRESET1_LT_CM1_C162_PRESET1_OFFSET 0x00000010
#define ETH_LT_TXCOEFF_C162_PRESET1_LT_CM1_C162_PRESET1_BITWIDTH 0x00000006
#define ETH_LT_TXCOEFF_C162_PRESET1_LT_CM1_C162_PRESET1_MASK 0x003F0000
#define ETH_LT_TXCOEFF_C162_PRESET1_LT_CM1_C162_PRESET1_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXCOEFF_C162_PRESET1_LT_CM1_C162_PRESET1_RESET_VALUE 0x00000000

 
 
 
#define ETH_LT_TXCOEFF_C162_PRESET1_LT_CM2_C162_PRESET1_OFFSET 0x00000018
#define ETH_LT_TXCOEFF_C162_PRESET1_LT_CM2_C162_PRESET1_BITWIDTH 0x00000003
#define ETH_LT_TXCOEFF_C162_PRESET1_LT_CM2_C162_PRESET1_MASK 0x07000000
#define ETH_LT_TXCOEFF_C162_PRESET1_LT_CM2_C162_PRESET1_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXCOEFF_C162_PRESET1_LT_CM2_C162_PRESET1_RESET_VALUE 0x00000000

 
 
 
#define ETH_LT_TXCOEFF_C162_PRESET1_LT_CM3_C162_PRESET1_OFFSET 0x0000001B
#define ETH_LT_TXCOEFF_C162_PRESET1_LT_CM3_C162_PRESET1_BITWIDTH 0x00000003
#define ETH_LT_TXCOEFF_C162_PRESET1_LT_CM3_C162_PRESET1_MASK 0x38000000
#define ETH_LT_TXCOEFF_C162_PRESET1_LT_CM3_C162_PRESET1_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXCOEFF_C162_PRESET1_LT_CM3_C162_PRESET1_RESET_VALUE 0x00000000

 
 
 
 
 
#define ETH_LT_TXCOEFF_C162_PRESET2_ADDR 0x0200211C
#define ETH_LT_TXCOEFF_C162_PRESET2_SIZE 32

 
 
 
#define ETH_LT_TXCOEFF_C162_PRESET2_LT_CP1_C162_PRESET2_OFFSET 0x00000000
#define ETH_LT_TXCOEFF_C162_PRESET2_LT_CP1_C162_PRESET2_BITWIDTH 0x00000006
#define ETH_LT_TXCOEFF_C162_PRESET2_LT_CP1_C162_PRESET2_MASK 0x0000003F
#define ETH_LT_TXCOEFF_C162_PRESET2_LT_CP1_C162_PRESET2_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXCOEFF_C162_PRESET2_LT_CP1_C162_PRESET2_RESET_VALUE 0x00000000

 
 
 
#define ETH_LT_TXCOEFF_C162_PRESET2_LT_CP0_C162_PRESET2_OFFSET 0x00000006
#define ETH_LT_TXCOEFF_C162_PRESET2_LT_CP0_C162_PRESET2_BITWIDTH 0x00000006
#define ETH_LT_TXCOEFF_C162_PRESET2_LT_CP0_C162_PRESET2_MASK 0x00000FC0
#define ETH_LT_TXCOEFF_C162_PRESET2_LT_CP0_C162_PRESET2_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXCOEFF_C162_PRESET2_LT_CP0_C162_PRESET2_RESET_VALUE 0x0000001F

 
 
 
#define ETH_LT_TXCOEFF_C162_PRESET2_LT_CM1_C162_PRESET2_OFFSET 0x00000010
#define ETH_LT_TXCOEFF_C162_PRESET2_LT_CM1_C162_PRESET2_BITWIDTH 0x00000006
#define ETH_LT_TXCOEFF_C162_PRESET2_LT_CM1_C162_PRESET2_MASK 0x003F0000
#define ETH_LT_TXCOEFF_C162_PRESET2_LT_CM1_C162_PRESET2_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXCOEFF_C162_PRESET2_LT_CM1_C162_PRESET2_RESET_VALUE 0x00000000

 
 
 
#define ETH_LT_TXCOEFF_C162_PRESET2_LT_CM2_C162_PRESET2_OFFSET 0x00000018
#define ETH_LT_TXCOEFF_C162_PRESET2_LT_CM2_C162_PRESET2_BITWIDTH 0x00000003
#define ETH_LT_TXCOEFF_C162_PRESET2_LT_CM2_C162_PRESET2_MASK 0x07000000
#define ETH_LT_TXCOEFF_C162_PRESET2_LT_CM2_C162_PRESET2_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXCOEFF_C162_PRESET2_LT_CM2_C162_PRESET2_RESET_VALUE 0x00000000

 
 
 
#define ETH_LT_TXCOEFF_C162_PRESET2_LT_CM3_C162_PRESET2_OFFSET 0x0000001B
#define ETH_LT_TXCOEFF_C162_PRESET2_LT_CM3_C162_PRESET2_BITWIDTH 0x00000003
#define ETH_LT_TXCOEFF_C162_PRESET2_LT_CM3_C162_PRESET2_MASK 0x38000000
#define ETH_LT_TXCOEFF_C162_PRESET2_LT_CM3_C162_PRESET2_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXCOEFF_C162_PRESET2_LT_CM3_C162_PRESET2_RESET_VALUE 0x00000000

 
 
 
 
 
#define ETH_LT_TXCOEFF_C162_PRESET3_ADDR 0x02002120
#define ETH_LT_TXCOEFF_C162_PRESET3_SIZE 32

 
 
 
#define ETH_LT_TXCOEFF_C162_PRESET3_LT_CP1_C162_PRESET3_OFFSET 0x00000000
#define ETH_LT_TXCOEFF_C162_PRESET3_LT_CP1_C162_PRESET3_BITWIDTH 0x00000006
#define ETH_LT_TXCOEFF_C162_PRESET3_LT_CP1_C162_PRESET3_MASK 0x0000003F
#define ETH_LT_TXCOEFF_C162_PRESET3_LT_CP1_C162_PRESET3_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXCOEFF_C162_PRESET3_LT_CP1_C162_PRESET3_RESET_VALUE 0x00000000

 
 
 
#define ETH_LT_TXCOEFF_C162_PRESET3_LT_CP0_C162_PRESET3_OFFSET 0x00000006
#define ETH_LT_TXCOEFF_C162_PRESET3_LT_CP0_C162_PRESET3_BITWIDTH 0x00000006
#define ETH_LT_TXCOEFF_C162_PRESET3_LT_CP0_C162_PRESET3_MASK 0x00000FC0
#define ETH_LT_TXCOEFF_C162_PRESET3_LT_CP0_C162_PRESET3_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXCOEFF_C162_PRESET3_LT_CP0_C162_PRESET3_RESET_VALUE 0x0000002F

 
 
 
#define ETH_LT_TXCOEFF_C162_PRESET3_LT_CM1_C162_PRESET3_OFFSET 0x00000010
#define ETH_LT_TXCOEFF_C162_PRESET3_LT_CM1_C162_PRESET3_BITWIDTH 0x00000006
#define ETH_LT_TXCOEFF_C162_PRESET3_LT_CM1_C162_PRESET3_MASK 0x003F0000
#define ETH_LT_TXCOEFF_C162_PRESET3_LT_CM1_C162_PRESET3_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXCOEFF_C162_PRESET3_LT_CM1_C162_PRESET3_RESET_VALUE 0x00000005

 
 
 
#define ETH_LT_TXCOEFF_C162_PRESET3_LT_CM2_C162_PRESET3_OFFSET 0x00000018
#define ETH_LT_TXCOEFF_C162_PRESET3_LT_CM2_C162_PRESET3_BITWIDTH 0x00000003
#define ETH_LT_TXCOEFF_C162_PRESET3_LT_CM2_C162_PRESET3_MASK 0x07000000
#define ETH_LT_TXCOEFF_C162_PRESET3_LT_CM2_C162_PRESET3_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXCOEFF_C162_PRESET3_LT_CM2_C162_PRESET3_RESET_VALUE 0x00000000

 
 
 
#define ETH_LT_TXCOEFF_C162_PRESET3_LT_CM3_C162_PRESET3_OFFSET 0x0000001B
#define ETH_LT_TXCOEFF_C162_PRESET3_LT_CM3_C162_PRESET3_BITWIDTH 0x00000003
#define ETH_LT_TXCOEFF_C162_PRESET3_LT_CM3_C162_PRESET3_MASK 0x38000000
#define ETH_LT_TXCOEFF_C162_PRESET3_LT_CM3_C162_PRESET3_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXCOEFF_C162_PRESET3_LT_CM3_C162_PRESET3_RESET_VALUE 0x00000000

 
 
 
 
 
#define ETH_LT_TXCOEFF_C162_PRESET4_ADDR 0x02002124
#define ETH_LT_TXCOEFF_C162_PRESET4_SIZE 32

 
 
 
#define ETH_LT_TXCOEFF_C162_PRESET4_LT_CP1_C162_PRESET4_OFFSET 0x00000000
#define ETH_LT_TXCOEFF_C162_PRESET4_LT_CP1_C162_PRESET4_BITWIDTH 0x00000006
#define ETH_LT_TXCOEFF_C162_PRESET4_LT_CP1_C162_PRESET4_MASK 0x0000003F
#define ETH_LT_TXCOEFF_C162_PRESET4_LT_CP1_C162_PRESET4_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXCOEFF_C162_PRESET4_LT_CP1_C162_PRESET4_RESET_VALUE 0x00000000

 
 
 
#define ETH_LT_TXCOEFF_C162_PRESET4_LT_CP0_C162_PRESET4_OFFSET 0x00000006
#define ETH_LT_TXCOEFF_C162_PRESET4_LT_CP0_C162_PRESET4_BITWIDTH 0x00000006
#define ETH_LT_TXCOEFF_C162_PRESET4_LT_CP0_C162_PRESET4_MASK 0x00000FC0
#define ETH_LT_TXCOEFF_C162_PRESET4_LT_CP0_C162_PRESET4_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXCOEFF_C162_PRESET4_LT_CP0_C162_PRESET4_RESET_VALUE 0x0000002F

 
 
 
#define ETH_LT_TXCOEFF_C162_PRESET4_LT_CM1_C162_PRESET4_OFFSET 0x00000010
#define ETH_LT_TXCOEFF_C162_PRESET4_LT_CM1_C162_PRESET4_BITWIDTH 0x00000006
#define ETH_LT_TXCOEFF_C162_PRESET4_LT_CM1_C162_PRESET4_MASK 0x003F0000
#define ETH_LT_TXCOEFF_C162_PRESET4_LT_CM1_C162_PRESET4_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXCOEFF_C162_PRESET4_LT_CM1_C162_PRESET4_RESET_VALUE 0x0000000D

 
 
 
#define ETH_LT_TXCOEFF_C162_PRESET4_LT_CM2_C162_PRESET4_OFFSET 0x00000018
#define ETH_LT_TXCOEFF_C162_PRESET4_LT_CM2_C162_PRESET4_BITWIDTH 0x00000003
#define ETH_LT_TXCOEFF_C162_PRESET4_LT_CM2_C162_PRESET4_MASK 0x07000000
#define ETH_LT_TXCOEFF_C162_PRESET4_LT_CM2_C162_PRESET4_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXCOEFF_C162_PRESET4_LT_CM2_C162_PRESET4_RESET_VALUE 0x00000003

 
 
 
#define ETH_LT_TXCOEFF_C162_PRESET4_LT_CM3_C162_PRESET4_OFFSET 0x0000001B
#define ETH_LT_TXCOEFF_C162_PRESET4_LT_CM3_C162_PRESET4_BITWIDTH 0x00000003
#define ETH_LT_TXCOEFF_C162_PRESET4_LT_CM3_C162_PRESET4_MASK 0x38000000
#define ETH_LT_TXCOEFF_C162_PRESET4_LT_CM3_C162_PRESET4_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXCOEFF_C162_PRESET4_LT_CM3_C162_PRESET4_RESET_VALUE 0x00000000

 
 
 
 
 
#define ETH_LT_TXCOEFF_C162_PRESET5_ADDR 0x02002128
#define ETH_LT_TXCOEFF_C162_PRESET5_SIZE 32

 
 
 
#define ETH_LT_TXCOEFF_C162_PRESET5_LT_CP1_C162_PRESET5_OFFSET 0x00000000
#define ETH_LT_TXCOEFF_C162_PRESET5_LT_CP1_C162_PRESET5_BITWIDTH 0x00000006
#define ETH_LT_TXCOEFF_C162_PRESET5_LT_CP1_C162_PRESET5_MASK 0x0000003F
#define ETH_LT_TXCOEFF_C162_PRESET5_LT_CP1_C162_PRESET5_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXCOEFF_C162_PRESET5_LT_CP1_C162_PRESET5_RESET_VALUE 0x00000000

 
 
 
#define ETH_LT_TXCOEFF_C162_PRESET5_LT_CP0_C162_PRESET5_OFFSET 0x00000006
#define ETH_LT_TXCOEFF_C162_PRESET5_LT_CP0_C162_PRESET5_BITWIDTH 0x00000006
#define ETH_LT_TXCOEFF_C162_PRESET5_LT_CP0_C162_PRESET5_MASK 0x00000FC0
#define ETH_LT_TXCOEFF_C162_PRESET5_LT_CP0_C162_PRESET5_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXCOEFF_C162_PRESET5_LT_CP0_C162_PRESET5_RESET_VALUE 0x00000029

 
 
 
#define ETH_LT_TXCOEFF_C162_PRESET5_LT_CM1_C162_PRESET5_OFFSET 0x00000010
#define ETH_LT_TXCOEFF_C162_PRESET5_LT_CM1_C162_PRESET5_BITWIDTH 0x00000006
#define ETH_LT_TXCOEFF_C162_PRESET5_LT_CM1_C162_PRESET5_MASK 0x003F0000
#define ETH_LT_TXCOEFF_C162_PRESET5_LT_CM1_C162_PRESET5_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXCOEFF_C162_PRESET5_LT_CM1_C162_PRESET5_RESET_VALUE 0x00000010

 
 
 
#define ETH_LT_TXCOEFF_C162_PRESET5_LT_CM2_C162_PRESET5_OFFSET 0x00000018
#define ETH_LT_TXCOEFF_C162_PRESET5_LT_CM2_C162_PRESET5_BITWIDTH 0x00000003
#define ETH_LT_TXCOEFF_C162_PRESET5_LT_CM2_C162_PRESET5_MASK 0x07000000
#define ETH_LT_TXCOEFF_C162_PRESET5_LT_CM2_C162_PRESET5_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXCOEFF_C162_PRESET5_LT_CM2_C162_PRESET5_RESET_VALUE 0x00000004

 
 
 
#define ETH_LT_TXCOEFF_C162_PRESET5_LT_CM3_C162_PRESET5_OFFSET 0x0000001B
#define ETH_LT_TXCOEFF_C162_PRESET5_LT_CM3_C162_PRESET5_BITWIDTH 0x00000003
#define ETH_LT_TXCOEFF_C162_PRESET5_LT_CM3_C162_PRESET5_MASK 0x38000000
#define ETH_LT_TXCOEFF_C162_PRESET5_LT_CM3_C162_PRESET5_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXCOEFF_C162_PRESET5_LT_CM3_C162_PRESET5_RESET_VALUE 0x00000002

 
 
 
 
 
#define ETH_LT_TXCOEFF_INC_POL_ADDR 0x0200212C
#define ETH_LT_TXCOEFF_INC_POL_SIZE 32

 
 
 
#define ETH_LT_TXCOEFF_INC_POL_LT_CP1_INC_OFFSET 0x00000000
#define ETH_LT_TXCOEFF_INC_POL_LT_CP1_INC_BITWIDTH 0x00000006
#define ETH_LT_TXCOEFF_INC_POL_LT_CP1_INC_MASK 0x0000003F
#define ETH_LT_TXCOEFF_INC_POL_LT_CP1_INC_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXCOEFF_INC_POL_LT_CP1_INC_RESET_VALUE 0x00000001

 
 
 
#define ETH_LT_TXCOEFF_INC_POL_LT_CP0_INC_OFFSET 0x00000006
#define ETH_LT_TXCOEFF_INC_POL_LT_CP0_INC_BITWIDTH 0x00000006
#define ETH_LT_TXCOEFF_INC_POL_LT_CP0_INC_MASK 0x00000FC0
#define ETH_LT_TXCOEFF_INC_POL_LT_CP0_INC_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXCOEFF_INC_POL_LT_CP0_INC_RESET_VALUE 0x00000001

 
 
 
#define ETH_LT_TXCOEFF_INC_POL_LT_CM1_INC_OFFSET 0x0000000C
#define ETH_LT_TXCOEFF_INC_POL_LT_CM1_INC_BITWIDTH 0x00000006
#define ETH_LT_TXCOEFF_INC_POL_LT_CM1_INC_MASK 0x0003F000
#define ETH_LT_TXCOEFF_INC_POL_LT_CM1_INC_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXCOEFF_INC_POL_LT_CM1_INC_RESET_VALUE 0x00000001

 
 
 
#define ETH_LT_TXCOEFF_INC_POL_LT_CM2_INC_OFFSET 0x00000012
#define ETH_LT_TXCOEFF_INC_POL_LT_CM2_INC_BITWIDTH 0x00000003
#define ETH_LT_TXCOEFF_INC_POL_LT_CM2_INC_MASK 0x001C0000
#define ETH_LT_TXCOEFF_INC_POL_LT_CM2_INC_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXCOEFF_INC_POL_LT_CM2_INC_RESET_VALUE 0x00000001

 
 
 
 
 
#define ETH_LT_TXCOEFF_INC_POL_LT_CP1_POL_OFFSET 0x00000015
#define ETH_LT_TXCOEFF_INC_POL_LT_CP1_POL_BITWIDTH 0x00000001
#define ETH_LT_TXCOEFF_INC_POL_LT_CP1_POL_MASK 0x00200000
#define ETH_LT_TXCOEFF_INC_POL_LT_CP1_POL_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXCOEFF_INC_POL_LT_CP1_POL_RESET_VALUE 0x00000000

 
 
 
 
 
#define ETH_LT_TXCOEFF_INC_POL_LT_CP0_POL_OFFSET 0x00000016
#define ETH_LT_TXCOEFF_INC_POL_LT_CP0_POL_BITWIDTH 0x00000001
#define ETH_LT_TXCOEFF_INC_POL_LT_CP0_POL_MASK 0x00400000
#define ETH_LT_TXCOEFF_INC_POL_LT_CP0_POL_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXCOEFF_INC_POL_LT_CP0_POL_RESET_VALUE 0x00000000

 
 
 
 
 
#define ETH_LT_TXCOEFF_INC_POL_LT_CM1_POL_OFFSET 0x00000017
#define ETH_LT_TXCOEFF_INC_POL_LT_CM1_POL_BITWIDTH 0x00000001
#define ETH_LT_TXCOEFF_INC_POL_LT_CM1_POL_MASK 0x00800000
#define ETH_LT_TXCOEFF_INC_POL_LT_CM1_POL_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXCOEFF_INC_POL_LT_CM1_POL_RESET_VALUE 0x00000000

 
 
 
 
 
#define ETH_LT_TXCOEFF_INC_POL_LT_CM2_POL_OFFSET 0x00000018
#define ETH_LT_TXCOEFF_INC_POL_LT_CM2_POL_BITWIDTH 0x00000001
#define ETH_LT_TXCOEFF_INC_POL_LT_CM2_POL_MASK 0x01000000
#define ETH_LT_TXCOEFF_INC_POL_LT_CM2_POL_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXCOEFF_INC_POL_LT_CM2_POL_RESET_VALUE 0x00000000

 
 
 
#define ETH_LT_TXCOEFF_INC_POL_LT_CM3_INC_OFFSET 0x00000019
#define ETH_LT_TXCOEFF_INC_POL_LT_CM3_INC_BITWIDTH 0x00000003
#define ETH_LT_TXCOEFF_INC_POL_LT_CM3_INC_MASK 0x0E000000
#define ETH_LT_TXCOEFF_INC_POL_LT_CM3_INC_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXCOEFF_INC_POL_LT_CM3_INC_RESET_VALUE 0x00000001

 
 
 
 
 
#define ETH_LT_TXCOEFF_INC_POL_LT_CM3_POL_OFFSET 0x0000001C
#define ETH_LT_TXCOEFF_INC_POL_LT_CM3_POL_BITWIDTH 0x00000001
#define ETH_LT_TXCOEFF_INC_POL_LT_CM3_POL_MASK 0x10000000
#define ETH_LT_TXCOEFF_INC_POL_LT_CM3_POL_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXCOEFF_INC_POL_LT_CM3_POL_RESET_VALUE 0x00000000

 
 
 
 
 
#define ETH_LT_TXCOEFF_INIT_ADDR 0x02002130
#define ETH_LT_TXCOEFF_INIT_SIZE 32

 
 
 
#define ETH_LT_TXCOEFF_INIT_LT_CP1_INIT_OFFSET 0x00000000
#define ETH_LT_TXCOEFF_INIT_LT_CP1_INIT_BITWIDTH 0x00000006
#define ETH_LT_TXCOEFF_INIT_LT_CP1_INIT_MASK 0x0000003F
#define ETH_LT_TXCOEFF_INIT_LT_CP1_INIT_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXCOEFF_INIT_LT_CP1_INIT_RESET_VALUE 0x00000012

 
 
 
#define ETH_LT_TXCOEFF_INIT_LT_CP0_INIT_OFFSET 0x00000006
#define ETH_LT_TXCOEFF_INIT_LT_CP0_INIT_BITWIDTH 0x00000006
#define ETH_LT_TXCOEFF_INIT_LT_CP0_INIT_MASK 0x00000FC0
#define ETH_LT_TXCOEFF_INIT_LT_CP0_INIT_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXCOEFF_INIT_LT_CP0_INIT_RESET_VALUE 0x0000002A

 
 
 
#define ETH_LT_TXCOEFF_INIT_LT_CM1_INIT_OFFSET 0x00000010
#define ETH_LT_TXCOEFF_INIT_LT_CM1_INIT_BITWIDTH 0x00000006
#define ETH_LT_TXCOEFF_INIT_LT_CM1_INIT_MASK 0x003F0000
#define ETH_LT_TXCOEFF_INIT_LT_CM1_INIT_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXCOEFF_INIT_LT_CM1_INIT_RESET_VALUE 0x00000003

 
 
 
 
 
#define ETH_LT_TXCOEFF_MAX_ADDR 0x02002134
#define ETH_LT_TXCOEFF_MAX_SIZE 32

 
 
 
#define ETH_LT_TXCOEFF_MAX_LT_CP1_MAX_OFFSET 0x00000000
#define ETH_LT_TXCOEFF_MAX_LT_CP1_MAX_BITWIDTH 0x00000006
#define ETH_LT_TXCOEFF_MAX_LT_CP1_MAX_MASK 0x0000003F
#define ETH_LT_TXCOEFF_MAX_LT_CP1_MAX_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXCOEFF_MAX_LT_CP1_MAX_RESET_VALUE 0x00000018

 
 
 
#define ETH_LT_TXCOEFF_MAX_LT_CP0_MAX_OFFSET 0x00000006
#define ETH_LT_TXCOEFF_MAX_LT_CP0_MAX_BITWIDTH 0x00000006
#define ETH_LT_TXCOEFF_MAX_LT_CP0_MAX_MASK 0x00000FC0
#define ETH_LT_TXCOEFF_MAX_LT_CP0_MAX_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXCOEFF_MAX_LT_CP0_MAX_RESET_VALUE 0x0000003F

 
 
 
#define ETH_LT_TXCOEFF_MAX_LT_CM1_MAX_OFFSET 0x0000000C
#define ETH_LT_TXCOEFF_MAX_LT_CM1_MAX_BITWIDTH 0x00000006
#define ETH_LT_TXCOEFF_MAX_LT_CM1_MAX_MASK 0x0003F000
#define ETH_LT_TXCOEFF_MAX_LT_CM1_MAX_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXCOEFF_MAX_LT_CM1_MAX_RESET_VALUE 0x00000018

 
 
 
#define ETH_LT_TXCOEFF_MAX_LT_CM2_MAX_OFFSET 0x00000012
#define ETH_LT_TXCOEFF_MAX_LT_CM2_MAX_BITWIDTH 0x00000003
#define ETH_LT_TXCOEFF_MAX_LT_CM2_MAX_MASK 0x001C0000
#define ETH_LT_TXCOEFF_MAX_LT_CM2_MAX_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXCOEFF_MAX_LT_CM2_MAX_RESET_VALUE 0x00000007

 
 
 
#define ETH_LT_TXCOEFF_MAX_LT_CM3_MAX_OFFSET 0x00000015
#define ETH_LT_TXCOEFF_MAX_LT_CM3_MAX_BITWIDTH 0x00000003
#define ETH_LT_TXCOEFF_MAX_LT_CM3_MAX_MASK 0x00E00000
#define ETH_LT_TXCOEFF_MAX_LT_CM3_MAX_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXCOEFF_MAX_LT_CM3_MAX_RESET_VALUE 0x00000007

 
 
 
#define ETH_LT_TXCOEFF_MAX_LT_EQLIMIT_OFFSET 0x00000018
#define ETH_LT_TXCOEFF_MAX_LT_EQLIMIT_BITWIDTH 0x00000008
#define ETH_LT_TXCOEFF_MAX_LT_EQLIMIT_MASK 0xFF000000
#define ETH_LT_TXCOEFF_MAX_LT_EQLIMIT_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXCOEFF_MAX_LT_EQLIMIT_RESET_VALUE 0x0000003B

 
 
 
 
 
#define ETH_LT_TXCOEFF_MIN_ADDR 0x02002138
#define ETH_LT_TXCOEFF_MIN_SIZE 32

 
 
 
#define ETH_LT_TXCOEFF_MIN_LT_CP1_MIN_OFFSET 0x00000000
#define ETH_LT_TXCOEFF_MIN_LT_CP1_MIN_BITWIDTH 0x00000006
#define ETH_LT_TXCOEFF_MIN_LT_CP1_MIN_MASK 0x0000003F
#define ETH_LT_TXCOEFF_MIN_LT_CP1_MIN_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXCOEFF_MIN_LT_CP1_MIN_RESET_VALUE 0x00000000

 
 
 
#define ETH_LT_TXCOEFF_MIN_LT_CP0_MIN_OFFSET 0x00000006
#define ETH_LT_TXCOEFF_MIN_LT_CP0_MIN_BITWIDTH 0x00000006
#define ETH_LT_TXCOEFF_MIN_LT_CP0_MIN_MASK 0x00000FC0
#define ETH_LT_TXCOEFF_MIN_LT_CP0_MIN_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXCOEFF_MIN_LT_CP0_MIN_RESET_VALUE 0x00000000

 
 
 
#define ETH_LT_TXCOEFF_MIN_LT_CM1_MIN_OFFSET 0x0000000C
#define ETH_LT_TXCOEFF_MIN_LT_CM1_MIN_BITWIDTH 0x00000006
#define ETH_LT_TXCOEFF_MIN_LT_CM1_MIN_MASK 0x0003F000
#define ETH_LT_TXCOEFF_MIN_LT_CM1_MIN_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXCOEFF_MIN_LT_CM1_MIN_RESET_VALUE 0x00000000

 
 
 
#define ETH_LT_TXCOEFF_MIN_LT_CM2_MIN_OFFSET 0x00000012
#define ETH_LT_TXCOEFF_MIN_LT_CM2_MIN_BITWIDTH 0x00000003
#define ETH_LT_TXCOEFF_MIN_LT_CM2_MIN_MASK 0x001C0000
#define ETH_LT_TXCOEFF_MIN_LT_CM2_MIN_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXCOEFF_MIN_LT_CM2_MIN_RESET_VALUE 0x00000000

 
 
 
#define ETH_LT_TXCOEFF_MIN_LT_CM3_MIN_OFFSET 0x00000015
#define ETH_LT_TXCOEFF_MIN_LT_CM3_MIN_BITWIDTH 0x00000003
#define ETH_LT_TXCOEFF_MIN_LT_CM3_MIN_MASK 0x00E00000
#define ETH_LT_TXCOEFF_MIN_LT_CM3_MIN_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXCOEFF_MIN_LT_CM3_MIN_RESET_VALUE 0x00000000

 
 
 
 
 
#define ETH_LT_TXCOEFF_PRESET1_ADDR 0x0200213C
#define ETH_LT_TXCOEFF_PRESET1_SIZE 32

 
 
 
#define ETH_LT_TXCOEFF_PRESET1_LT_CP1_PRESET1_OFFSET 0x00000000
#define ETH_LT_TXCOEFF_PRESET1_LT_CP1_PRESET1_BITWIDTH 0x00000006
#define ETH_LT_TXCOEFF_PRESET1_LT_CP1_PRESET1_MASK 0x0000003F
#define ETH_LT_TXCOEFF_PRESET1_LT_CP1_PRESET1_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXCOEFF_PRESET1_LT_CP1_PRESET1_RESET_VALUE 0x00000000

 
 
 
#define ETH_LT_TXCOEFF_PRESET1_LT_CP0_PRESET1_OFFSET 0x00000006
#define ETH_LT_TXCOEFF_PRESET1_LT_CP0_PRESET1_BITWIDTH 0x00000006
#define ETH_LT_TXCOEFF_PRESET1_LT_CP0_PRESET1_MASK 0x00000FC0
#define ETH_LT_TXCOEFF_PRESET1_LT_CP0_PRESET1_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXCOEFF_PRESET1_LT_CP0_PRESET1_RESET_VALUE 0x0000003F

 
 
 
#define ETH_LT_TXCOEFF_PRESET1_LT_CM1_PRESET1_OFFSET 0x00000010
#define ETH_LT_TXCOEFF_PRESET1_LT_CM1_PRESET1_BITWIDTH 0x00000006
#define ETH_LT_TXCOEFF_PRESET1_LT_CM1_PRESET1_MASK 0x003F0000
#define ETH_LT_TXCOEFF_PRESET1_LT_CM1_PRESET1_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXCOEFF_PRESET1_LT_CM1_PRESET1_RESET_VALUE 0x00000000

 
 
 
#define ETH_LT_TXCOEFF_PRESET1_LT_CM2_PRESET1_OFFSET 0x00000018
#define ETH_LT_TXCOEFF_PRESET1_LT_CM2_PRESET1_BITWIDTH 0x00000003
#define ETH_LT_TXCOEFF_PRESET1_LT_CM2_PRESET1_MASK 0x07000000
#define ETH_LT_TXCOEFF_PRESET1_LT_CM2_PRESET1_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXCOEFF_PRESET1_LT_CM2_PRESET1_RESET_VALUE 0x00000000

 
 
 
#define ETH_LT_TXCOEFF_PRESET1_LT_CM3_PRESET1_OFFSET 0x0000001B
#define ETH_LT_TXCOEFF_PRESET1_LT_CM3_PRESET1_BITWIDTH 0x00000003
#define ETH_LT_TXCOEFF_PRESET1_LT_CM3_PRESET1_MASK 0x38000000
#define ETH_LT_TXCOEFF_PRESET1_LT_CM3_PRESET1_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXCOEFF_PRESET1_LT_CM3_PRESET1_RESET_VALUE 0x00000000

 
 
 
 
 
#define ETH_LT_TXCOEFF_PRESET2_ADDR 0x02002140
#define ETH_LT_TXCOEFF_PRESET2_SIZE 32

 
 
 
#define ETH_LT_TXCOEFF_PRESET2_LT_CP1_PRESET2_OFFSET 0x00000000
#define ETH_LT_TXCOEFF_PRESET2_LT_CP1_PRESET2_BITWIDTH 0x00000006
#define ETH_LT_TXCOEFF_PRESET2_LT_CP1_PRESET2_MASK 0x0000003F
#define ETH_LT_TXCOEFF_PRESET2_LT_CP1_PRESET2_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXCOEFF_PRESET2_LT_CP1_PRESET2_RESET_VALUE 0x00000006

 
 
 
#define ETH_LT_TXCOEFF_PRESET2_LT_CP0_PRESET2_OFFSET 0x00000006
#define ETH_LT_TXCOEFF_PRESET2_LT_CP0_PRESET2_BITWIDTH 0x00000006
#define ETH_LT_TXCOEFF_PRESET2_LT_CP0_PRESET2_MASK 0x00000FC0
#define ETH_LT_TXCOEFF_PRESET2_LT_CP0_PRESET2_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXCOEFF_PRESET2_LT_CP0_PRESET2_RESET_VALUE 0x0000002F

 
 
 
#define ETH_LT_TXCOEFF_PRESET2_LT_CM1_PRESET2_OFFSET 0x00000010
#define ETH_LT_TXCOEFF_PRESET2_LT_CM1_PRESET2_BITWIDTH 0x00000006
#define ETH_LT_TXCOEFF_PRESET2_LT_CM1_PRESET2_MASK 0x003F0000
#define ETH_LT_TXCOEFF_PRESET2_LT_CM1_PRESET2_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXCOEFF_PRESET2_LT_CM1_PRESET2_RESET_VALUE 0x0000000A

 
 
 
#define ETH_LT_TXCOEFF_PRESET2_LT_CM2_PRESET2_OFFSET 0x00000018
#define ETH_LT_TXCOEFF_PRESET2_LT_CM2_PRESET2_BITWIDTH 0x00000003
#define ETH_LT_TXCOEFF_PRESET2_LT_CM2_PRESET2_MASK 0x07000000
#define ETH_LT_TXCOEFF_PRESET2_LT_CM2_PRESET2_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXCOEFF_PRESET2_LT_CM2_PRESET2_RESET_VALUE 0x00000000

 
 
 
#define ETH_LT_TXCOEFF_PRESET2_LT_CM3_PRESET2_OFFSET 0x0000001B
#define ETH_LT_TXCOEFF_PRESET2_LT_CM3_PRESET2_BITWIDTH 0x00000003
#define ETH_LT_TXCOEFF_PRESET2_LT_CM3_PRESET2_MASK 0x38000000
#define ETH_LT_TXCOEFF_PRESET2_LT_CM3_PRESET2_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXCOEFF_PRESET2_LT_CM3_PRESET2_RESET_VALUE 0x00000000

 
 
 
 
 
#define ETH_LT_TXCOEFF_PRESET3_ADDR 0x02002144
#define ETH_LT_TXCOEFF_PRESET3_SIZE 32

 
 
 
#define ETH_LT_TXCOEFF_PRESET3_LT_CP1_PRESET3_OFFSET 0x00000000
#define ETH_LT_TXCOEFF_PRESET3_LT_CP1_PRESET3_BITWIDTH 0x00000006
#define ETH_LT_TXCOEFF_PRESET3_LT_CP1_PRESET3_MASK 0x0000003F
#define ETH_LT_TXCOEFF_PRESET3_LT_CP1_PRESET3_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXCOEFF_PRESET3_LT_CP1_PRESET3_RESET_VALUE 0x00000000

 
 
 
#define ETH_LT_TXCOEFF_PRESET3_LT_CP0_PRESET3_OFFSET 0x00000006
#define ETH_LT_TXCOEFF_PRESET3_LT_CP0_PRESET3_BITWIDTH 0x00000006
#define ETH_LT_TXCOEFF_PRESET3_LT_CP0_PRESET3_MASK 0x00000FC0
#define ETH_LT_TXCOEFF_PRESET3_LT_CP0_PRESET3_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXCOEFF_PRESET3_LT_CP0_PRESET3_RESET_VALUE 0x0000002F

 
 
 
#define ETH_LT_TXCOEFF_PRESET3_LT_CM1_PRESET3_OFFSET 0x00000010
#define ETH_LT_TXCOEFF_PRESET3_LT_CM1_PRESET3_BITWIDTH 0x00000006
#define ETH_LT_TXCOEFF_PRESET3_LT_CM1_PRESET3_MASK 0x003F0000
#define ETH_LT_TXCOEFF_PRESET3_LT_CM1_PRESET3_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXCOEFF_PRESET3_LT_CM1_PRESET3_RESET_VALUE 0x00000010

 
 
 
#define ETH_LT_TXCOEFF_PRESET3_LT_CM2_PRESET3_OFFSET 0x00000018
#define ETH_LT_TXCOEFF_PRESET3_LT_CM2_PRESET3_BITWIDTH 0x00000003
#define ETH_LT_TXCOEFF_PRESET3_LT_CM2_PRESET3_MASK 0x07000000
#define ETH_LT_TXCOEFF_PRESET3_LT_CM2_PRESET3_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXCOEFF_PRESET3_LT_CM2_PRESET3_RESET_VALUE 0x00000000

 
 
 
#define ETH_LT_TXCOEFF_PRESET3_LT_CM3_PRESET3_OFFSET 0x0000001B
#define ETH_LT_TXCOEFF_PRESET3_LT_CM3_PRESET3_BITWIDTH 0x00000003
#define ETH_LT_TXCOEFF_PRESET3_LT_CM3_PRESET3_MASK 0x38000000
#define ETH_LT_TXCOEFF_PRESET3_LT_CM3_PRESET3_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXCOEFF_PRESET3_LT_CM3_PRESET3_RESET_VALUE 0x00000000

 
 
 
 
 
#define ETH_LT_TXFRAME_EXTRA_ADDR 0x02002148
#define ETH_LT_TXFRAME_EXTRA_SIZE 32

 
 
 
#define ETH_LT_TXFRAME_EXTRA_CL72_UPD_B6_OFFSET 0x00000000
#define ETH_LT_TXFRAME_EXTRA_CL72_UPD_B6_BITWIDTH 0x00000001
#define ETH_LT_TXFRAME_EXTRA_CL72_UPD_B6_MASK 0x00000001
#define ETH_LT_TXFRAME_EXTRA_CL72_UPD_B6_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXFRAME_EXTRA_CL72_UPD_B6_RESET_VALUE 0x00000000

 
 
 
#define ETH_LT_TXFRAME_EXTRA_CL72_UPD_B7_OFFSET 0x00000001
#define ETH_LT_TXFRAME_EXTRA_CL72_UPD_B7_BITWIDTH 0x00000001
#define ETH_LT_TXFRAME_EXTRA_CL72_UPD_B7_MASK 0x00000002
#define ETH_LT_TXFRAME_EXTRA_CL72_UPD_B7_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXFRAME_EXTRA_CL72_UPD_B7_RESET_VALUE 0x00000000

 
 
 
#define ETH_LT_TXFRAME_EXTRA_CL72_UPD_B8_OFFSET 0x00000002
#define ETH_LT_TXFRAME_EXTRA_CL72_UPD_B8_BITWIDTH 0x00000001
#define ETH_LT_TXFRAME_EXTRA_CL72_UPD_B8_MASK 0x00000004
#define ETH_LT_TXFRAME_EXTRA_CL72_UPD_B8_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXFRAME_EXTRA_CL72_UPD_B8_RESET_VALUE 0x00000000

 
 
 
#define ETH_LT_TXFRAME_EXTRA_CL72_UPD_B9_OFFSET 0x00000003
#define ETH_LT_TXFRAME_EXTRA_CL72_UPD_B9_BITWIDTH 0x00000001
#define ETH_LT_TXFRAME_EXTRA_CL72_UPD_B9_MASK 0x00000008
#define ETH_LT_TXFRAME_EXTRA_CL72_UPD_B9_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXFRAME_EXTRA_CL72_UPD_B9_RESET_VALUE 0x00000000

 
 
 
#define ETH_LT_TXFRAME_EXTRA_CL72_UPD_B10_OFFSET 0x00000004
#define ETH_LT_TXFRAME_EXTRA_CL72_UPD_B10_BITWIDTH 0x00000001
#define ETH_LT_TXFRAME_EXTRA_CL72_UPD_B10_MASK 0x00000010
#define ETH_LT_TXFRAME_EXTRA_CL72_UPD_B10_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXFRAME_EXTRA_CL72_UPD_B10_RESET_VALUE 0x00000000

 
 
 
#define ETH_LT_TXFRAME_EXTRA_CL72_UPD_B11_OFFSET 0x00000005
#define ETH_LT_TXFRAME_EXTRA_CL72_UPD_B11_BITWIDTH 0x00000001
#define ETH_LT_TXFRAME_EXTRA_CL72_UPD_B11_MASK 0x00000020
#define ETH_LT_TXFRAME_EXTRA_CL72_UPD_B11_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXFRAME_EXTRA_CL72_UPD_B11_RESET_VALUE 0x00000000

 
 
 
#define ETH_LT_TXFRAME_EXTRA_CL72_UPD_B14_OFFSET 0x00000006
#define ETH_LT_TXFRAME_EXTRA_CL72_UPD_B14_BITWIDTH 0x00000001
#define ETH_LT_TXFRAME_EXTRA_CL72_UPD_B14_MASK 0x00000040
#define ETH_LT_TXFRAME_EXTRA_CL72_UPD_B14_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXFRAME_EXTRA_CL72_UPD_B14_RESET_VALUE 0x00000000

 
 
 
#define ETH_LT_TXFRAME_EXTRA_CL72_UPD_B15_OFFSET 0x00000007
#define ETH_LT_TXFRAME_EXTRA_CL72_UPD_B15_BITWIDTH 0x00000001
#define ETH_LT_TXFRAME_EXTRA_CL72_UPD_B15_MASK 0x00000080
#define ETH_LT_TXFRAME_EXTRA_CL72_UPD_B15_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXFRAME_EXTRA_CL72_UPD_B15_RESET_VALUE 0x00000000

 
 
 
#define ETH_LT_TXFRAME_EXTRA_CL72_STAT_B6_OFFSET 0x00000008
#define ETH_LT_TXFRAME_EXTRA_CL72_STAT_B6_BITWIDTH 0x00000001
#define ETH_LT_TXFRAME_EXTRA_CL72_STAT_B6_MASK 0x00000100
#define ETH_LT_TXFRAME_EXTRA_CL72_STAT_B6_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXFRAME_EXTRA_CL72_STAT_B6_RESET_VALUE 0x00000000

 
 
 
#define ETH_LT_TXFRAME_EXTRA_CL72_STAT_B7_OFFSET 0x00000009
#define ETH_LT_TXFRAME_EXTRA_CL72_STAT_B7_BITWIDTH 0x00000001
#define ETH_LT_TXFRAME_EXTRA_CL72_STAT_B7_MASK 0x00000200
#define ETH_LT_TXFRAME_EXTRA_CL72_STAT_B7_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXFRAME_EXTRA_CL72_STAT_B7_RESET_VALUE 0x00000000

 
 
 
#define ETH_LT_TXFRAME_EXTRA_CL72_STAT_B8_OFFSET 0x0000000A
#define ETH_LT_TXFRAME_EXTRA_CL72_STAT_B8_BITWIDTH 0x00000001
#define ETH_LT_TXFRAME_EXTRA_CL72_STAT_B8_MASK 0x00000400
#define ETH_LT_TXFRAME_EXTRA_CL72_STAT_B8_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXFRAME_EXTRA_CL72_STAT_B8_RESET_VALUE 0x00000000

 
 
 
#define ETH_LT_TXFRAME_EXTRA_CL72_STAT_B9_OFFSET 0x0000000B
#define ETH_LT_TXFRAME_EXTRA_CL72_STAT_B9_BITWIDTH 0x00000001
#define ETH_LT_TXFRAME_EXTRA_CL72_STAT_B9_MASK 0x00000800
#define ETH_LT_TXFRAME_EXTRA_CL72_STAT_B9_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXFRAME_EXTRA_CL72_STAT_B9_RESET_VALUE 0x00000000

 
 
 
#define ETH_LT_TXFRAME_EXTRA_CL72_STAT_B10_OFFSET 0x0000000C
#define ETH_LT_TXFRAME_EXTRA_CL72_STAT_B10_BITWIDTH 0x00000001
#define ETH_LT_TXFRAME_EXTRA_CL72_STAT_B10_MASK 0x00001000
#define ETH_LT_TXFRAME_EXTRA_CL72_STAT_B10_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXFRAME_EXTRA_CL72_STAT_B10_RESET_VALUE 0x00000000

 
 
 
#define ETH_LT_TXFRAME_EXTRA_CL72_STAT_B11_OFFSET 0x0000000D
#define ETH_LT_TXFRAME_EXTRA_CL72_STAT_B11_BITWIDTH 0x00000001
#define ETH_LT_TXFRAME_EXTRA_CL72_STAT_B11_MASK 0x00002000
#define ETH_LT_TXFRAME_EXTRA_CL72_STAT_B11_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXFRAME_EXTRA_CL72_STAT_B11_RESET_VALUE 0x00000000

 
 
 
#define ETH_LT_TXFRAME_EXTRA_CL72_STAT_B12_OFFSET 0x0000000E
#define ETH_LT_TXFRAME_EXTRA_CL72_STAT_B12_BITWIDTH 0x00000001
#define ETH_LT_TXFRAME_EXTRA_CL72_STAT_B12_MASK 0x00004000
#define ETH_LT_TXFRAME_EXTRA_CL72_STAT_B12_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXFRAME_EXTRA_CL72_STAT_B12_RESET_VALUE 0x00000000

 
 
 
#define ETH_LT_TXFRAME_EXTRA_CL72_STAT_B13_OFFSET 0x0000000F
#define ETH_LT_TXFRAME_EXTRA_CL72_STAT_B13_BITWIDTH 0x00000001
#define ETH_LT_TXFRAME_EXTRA_CL72_STAT_B13_MASK 0x00008000
#define ETH_LT_TXFRAME_EXTRA_CL72_STAT_B13_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXFRAME_EXTRA_CL72_STAT_B13_RESET_VALUE 0x00000000

 
 
 
#define ETH_LT_TXFRAME_EXTRA_CL72_STAT_B14_OFFSET 0x00000010
#define ETH_LT_TXFRAME_EXTRA_CL72_STAT_B14_BITWIDTH 0x00000001
#define ETH_LT_TXFRAME_EXTRA_CL72_STAT_B14_MASK 0x00010000
#define ETH_LT_TXFRAME_EXTRA_CL72_STAT_B14_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXFRAME_EXTRA_CL72_STAT_B14_RESET_VALUE 0x00000000

 
 
 
#define ETH_LT_TXFRAME_EXTRA_CL136_UPD_B5_OFFSET 0x00000011
#define ETH_LT_TXFRAME_EXTRA_CL136_UPD_B5_BITWIDTH 0x00000001
#define ETH_LT_TXFRAME_EXTRA_CL136_UPD_B5_MASK 0x00020000
#define ETH_LT_TXFRAME_EXTRA_CL136_UPD_B5_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXFRAME_EXTRA_CL136_UPD_B5_RESET_VALUE 0x00000000

 
 
 
#define ETH_LT_TXFRAME_EXTRA_CL136_UPD_B6_OFFSET 0x00000012
#define ETH_LT_TXFRAME_EXTRA_CL136_UPD_B6_BITWIDTH 0x00000001
#define ETH_LT_TXFRAME_EXTRA_CL136_UPD_B6_MASK 0x00040000
#define ETH_LT_TXFRAME_EXTRA_CL136_UPD_B6_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXFRAME_EXTRA_CL136_UPD_B6_RESET_VALUE 0x00000000

 
 
 
#define ETH_LT_TXFRAME_EXTRA_CL136_UPD_B7_OFFSET 0x00000013
#define ETH_LT_TXFRAME_EXTRA_CL136_UPD_B7_BITWIDTH 0x00000001
#define ETH_LT_TXFRAME_EXTRA_CL136_UPD_B7_MASK 0x00080000
#define ETH_LT_TXFRAME_EXTRA_CL136_UPD_B7_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXFRAME_EXTRA_CL136_UPD_B7_RESET_VALUE 0x00000000

 
 
 
#define ETH_LT_TXFRAME_EXTRA_CL136_UPD_B10_OFFSET 0x00000014
#define ETH_LT_TXFRAME_EXTRA_CL136_UPD_B10_BITWIDTH 0x00000001
#define ETH_LT_TXFRAME_EXTRA_CL136_UPD_B10_MASK 0x00100000
#define ETH_LT_TXFRAME_EXTRA_CL136_UPD_B10_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXFRAME_EXTRA_CL136_UPD_B10_RESET_VALUE 0x00000000

 
 
 
#define ETH_LT_TXFRAME_EXTRA_CL136_UPD_B11_OFFSET 0x00000015
#define ETH_LT_TXFRAME_EXTRA_CL136_UPD_B11_BITWIDTH 0x00000001
#define ETH_LT_TXFRAME_EXTRA_CL136_UPD_B11_MASK 0x00200000
#define ETH_LT_TXFRAME_EXTRA_CL136_UPD_B11_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXFRAME_EXTRA_CL136_UPD_B11_RESET_VALUE 0x00000000

 
 
 
#define ETH_LT_TXFRAME_EXTRA_CL136_UPD_B14_OFFSET 0x00000016
#define ETH_LT_TXFRAME_EXTRA_CL136_UPD_B14_BITWIDTH 0x00000001
#define ETH_LT_TXFRAME_EXTRA_CL136_UPD_B14_MASK 0x00400000
#define ETH_LT_TXFRAME_EXTRA_CL136_UPD_B14_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXFRAME_EXTRA_CL136_UPD_B14_RESET_VALUE 0x00000000

 
 
 
#define ETH_LT_TXFRAME_EXTRA_CL136_UPD_B15_OFFSET 0x00000017
#define ETH_LT_TXFRAME_EXTRA_CL136_UPD_B15_BITWIDTH 0x00000001
#define ETH_LT_TXFRAME_EXTRA_CL136_UPD_B15_MASK 0x00800000
#define ETH_LT_TXFRAME_EXTRA_CL136_UPD_B15_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXFRAME_EXTRA_CL136_UPD_B15_RESET_VALUE 0x00000000

 
 
 
#define ETH_LT_TXFRAME_EXTRA_CL136_STAT_B6_OFFSET 0x00000018
#define ETH_LT_TXFRAME_EXTRA_CL136_STAT_B6_BITWIDTH 0x00000001
#define ETH_LT_TXFRAME_EXTRA_CL136_STAT_B6_MASK 0x01000000
#define ETH_LT_TXFRAME_EXTRA_CL136_STAT_B6_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXFRAME_EXTRA_CL136_STAT_B6_RESET_VALUE 0x00000000

 
 
 
#define ETH_LT_TXFRAME_EXTRA_CL136_STAT_B12_OFFSET 0x00000019
#define ETH_LT_TXFRAME_EXTRA_CL136_STAT_B12_BITWIDTH 0x00000001
#define ETH_LT_TXFRAME_EXTRA_CL136_STAT_B12_MASK 0x02000000
#define ETH_LT_TXFRAME_EXTRA_CL136_STAT_B12_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXFRAME_EXTRA_CL136_STAT_B12_RESET_VALUE 0x00000000

 
 
 
#define ETH_LT_TXFRAME_EXTRA_CL136_STAT_B13_OFFSET 0x0000001A
#define ETH_LT_TXFRAME_EXTRA_CL136_STAT_B13_BITWIDTH 0x00000001
#define ETH_LT_TXFRAME_EXTRA_CL136_STAT_B13_MASK 0x04000000
#define ETH_LT_TXFRAME_EXTRA_CL136_STAT_B13_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXFRAME_EXTRA_CL136_STAT_B13_RESET_VALUE 0x00000000

 
 
 
#define ETH_LT_TXFRAME_EXTRA_CL136_STAT_B14_OFFSET 0x0000001B
#define ETH_LT_TXFRAME_EXTRA_CL136_STAT_B14_BITWIDTH 0x00000001
#define ETH_LT_TXFRAME_EXTRA_CL136_STAT_B14_MASK 0x08000000
#define ETH_LT_TXFRAME_EXTRA_CL136_STAT_B14_ACCESS AW_CSR_READ_WRITE
#define ETH_LT_TXFRAME_EXTRA_CL136_STAT_B14_RESET_VALUE 0x00000000

 
 
 
 
 
#define CTL_DBE_PLLCHARZ_ADDR 0x02003000
#define CTL_DBE_PLLCHARZ_SIZE 32

 
 
 
 
 
#define CTL_DBE_PLLCHARZ_TX_ENA_A_OFFSET 0x00000000
#define CTL_DBE_PLLCHARZ_TX_ENA_A_BITWIDTH 0x00000001
#define CTL_DBE_PLLCHARZ_TX_ENA_A_MASK 0x00000001
#define CTL_DBE_PLLCHARZ_TX_ENA_A_ACCESS AW_CSR_READ_WRITE
#define CTL_DBE_PLLCHARZ_TX_ENA_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define CTL_DBE_PLLCHARZ_ATEST_ENA_A_OFFSET 0x00000001
#define CTL_DBE_PLLCHARZ_ATEST_ENA_A_BITWIDTH 0x00000001
#define CTL_DBE_PLLCHARZ_ATEST_ENA_A_MASK 0x00000002
#define CTL_DBE_PLLCHARZ_ATEST_ENA_A_ACCESS AW_CSR_READ_WRITE
#define CTL_DBE_PLLCHARZ_ATEST_ENA_A_RESET_VALUE 0x00000000

 
 
 
 
 
 
 
 
 
 
 
 
#define CTL_DBE_PLLCHARZ_CLKSEL_A_OFFSET 0x00000002
#define CTL_DBE_PLLCHARZ_CLKSEL_A_BITWIDTH 0x00000004
#define CTL_DBE_PLLCHARZ_CLKSEL_A_MASK 0x0000003C
#define CTL_DBE_PLLCHARZ_CLKSEL_A_ACCESS AW_CSR_READ_WRITE
#define CTL_DBE_PLLCHARZ_CLKSEL_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define CTL_DBE_TBUS_ADDR 0x02003004
#define CTL_DBE_TBUS_SIZE 32

 
 
 
#define CTL_DBE_TBUS_TX_ENA_A_OFFSET 0x00000000
#define CTL_DBE_TBUS_TX_ENA_A_BITWIDTH 0x00000001
#define CTL_DBE_TBUS_TX_ENA_A_MASK 0x00000001
#define CTL_DBE_TBUS_TX_ENA_A_ACCESS AW_CSR_READ_WRITE
#define CTL_DBE_TBUS_TX_ENA_A_RESET_VALUE 0x00000000

 
 
 
#define CTL_DBE_TBUS_TX_BIT_ID_A_OFFSET 0x00000001
#define CTL_DBE_TBUS_TX_BIT_ID_A_BITWIDTH 0x00000005
#define CTL_DBE_TBUS_TX_BIT_ID_A_MASK 0x0000003E
#define CTL_DBE_TBUS_TX_BIT_ID_A_ACCESS AW_CSR_READ_WRITE
#define CTL_DBE_TBUS_TX_BIT_ID_A_RESET_VALUE 0x00000000

 
 
 
#define CTL_DBE_TBUS_ATEST_ENA_A_OFFSET 0x00000006
#define CTL_DBE_TBUS_ATEST_ENA_A_BITWIDTH 0x00000001
#define CTL_DBE_TBUS_ATEST_ENA_A_MASK 0x00000040
#define CTL_DBE_TBUS_ATEST_ENA_A_ACCESS AW_CSR_READ_WRITE
#define CTL_DBE_TBUS_ATEST_ENA_A_RESET_VALUE 0x00000000

 
 
 
#define CTL_DBE_TBUS_ATEST_BIT_ID_A_OFFSET 0x00000007
#define CTL_DBE_TBUS_ATEST_BIT_ID_A_BITWIDTH 0x00000005
#define CTL_DBE_TBUS_ATEST_BIT_ID_A_MASK 0x00000F80
#define CTL_DBE_TBUS_ATEST_BIT_ID_A_ACCESS AW_CSR_READ_WRITE
#define CTL_DBE_TBUS_ATEST_BIT_ID_A_RESET_VALUE 0x00000000

 
 
 
#define CTL_DBE_TBUS_TX_CLIENT_SEL_A_OFFSET 0x0000000C
#define CTL_DBE_TBUS_TX_CLIENT_SEL_A_BITWIDTH 0x00000004
#define CTL_DBE_TBUS_TX_CLIENT_SEL_A_MASK 0x0000F000
#define CTL_DBE_TBUS_TX_CLIENT_SEL_A_ACCESS AW_CSR_READ_WRITE
#define CTL_DBE_TBUS_TX_CLIENT_SEL_A_RESET_VALUE 0x00000000

 
 
 
#define CTL_DBE_TBUS_ATEST_CLIENT_SEL_A_OFFSET 0x00000010
#define CTL_DBE_TBUS_ATEST_CLIENT_SEL_A_BITWIDTH 0x00000004
#define CTL_DBE_TBUS_ATEST_CLIENT_SEL_A_MASK 0x000F0000
#define CTL_DBE_TBUS_ATEST_CLIENT_SEL_A_ACCESS AW_CSR_READ_WRITE
#define CTL_DBE_TBUS_ATEST_CLIENT_SEL_A_RESET_VALUE 0x00000000

 
 
 
#define CTL_DBE_TBUS_DEBUG_COUNTER_ENABLE_A_OFFSET 0x00000014
#define CTL_DBE_TBUS_DEBUG_COUNTER_ENABLE_A_BITWIDTH 0x00000001
#define CTL_DBE_TBUS_DEBUG_COUNTER_ENABLE_A_MASK 0x00100000
#define CTL_DBE_TBUS_DEBUG_COUNTER_ENABLE_A_ACCESS AW_CSR_READ_WRITE
#define CTL_DBE_TBUS_DEBUG_COUNTER_ENABLE_A_RESET_VALUE 0x00000000

 
 
 
#define CTL_DBE_TBUS_DEBUG_COUNTER_RESET_A_OFFSET 0x00000015
#define CTL_DBE_TBUS_DEBUG_COUNTER_RESET_A_BITWIDTH 0x00000001
#define CTL_DBE_TBUS_DEBUG_COUNTER_RESET_A_MASK 0x00200000
#define CTL_DBE_TBUS_DEBUG_COUNTER_RESET_A_ACCESS AW_CSR_READ_WRITE
#define CTL_DBE_TBUS_DEBUG_COUNTER_RESET_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define CTL_DBE_TBUS_CLIENT0_ADDR 0x02003008
#define CTL_DBE_TBUS_CLIENT0_SIZE 32

 
 
 
#define CTL_DBE_TBUS_CLIENT0_BLOCK_ID_A_OFFSET 0x00000000
#define CTL_DBE_TBUS_CLIENT0_BLOCK_ID_A_BITWIDTH 0x00000008
#define CTL_DBE_TBUS_CLIENT0_BLOCK_ID_A_MASK 0x000000FF
#define CTL_DBE_TBUS_CLIENT0_BLOCK_ID_A_ACCESS AW_CSR_READ_WRITE
#define CTL_DBE_TBUS_CLIENT0_BLOCK_ID_A_RESET_VALUE 0x00000000

 
 
 
#define CTL_DBE_TBUS_CLIENT0_SIGNAL_ID_A_OFFSET 0x00000008
#define CTL_DBE_TBUS_CLIENT0_SIGNAL_ID_A_BITWIDTH 0x00000008
#define CTL_DBE_TBUS_CLIENT0_SIGNAL_ID_A_MASK 0x0000FF00
#define CTL_DBE_TBUS_CLIENT0_SIGNAL_ID_A_ACCESS AW_CSR_READ_WRITE
#define CTL_DBE_TBUS_CLIENT0_SIGNAL_ID_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define CTL_DBE_TBUS_CLIENT0_TRIGGER_A_OFFSET 0x00000010
#define CTL_DBE_TBUS_CLIENT0_TRIGGER_A_BITWIDTH 0x00000001
#define CTL_DBE_TBUS_CLIENT0_TRIGGER_A_MASK 0x00010000
#define CTL_DBE_TBUS_CLIENT0_TRIGGER_A_ACCESS AW_CSR_READ_WRITE
#define CTL_DBE_TBUS_CLIENT0_TRIGGER_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define CTL_DBE_TBUS_CLIENT0_CONTINUOUS_SAMPLE_A_OFFSET 0x00000011
#define CTL_DBE_TBUS_CLIENT0_CONTINUOUS_SAMPLE_A_BITWIDTH 0x00000001
#define CTL_DBE_TBUS_CLIENT0_CONTINUOUS_SAMPLE_A_MASK 0x00020000
#define CTL_DBE_TBUS_CLIENT0_CONTINUOUS_SAMPLE_A_ACCESS AW_CSR_READ_WRITE
#define CTL_DBE_TBUS_CLIENT0_CONTINUOUS_SAMPLE_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define DAT_DBE_TBUS_ADDR 0x0200300C
#define DAT_DBE_TBUS_SIZE 32

 
 
 
#define DAT_DBE_TBUS_DEBUG_COUNTER_VAL_OFFSET 0x00000000
#define DAT_DBE_TBUS_DEBUG_COUNTER_VAL_BITWIDTH 0x00000020
#define DAT_DBE_TBUS_DEBUG_COUNTER_VAL_MASK 0xFFFFFFFF
#define DAT_DBE_TBUS_DEBUG_COUNTER_VAL_ACCESS AW_CSR_READ_ONLY
#define DAT_DBE_TBUS_DEBUG_COUNTER_VAL_RESET_VALUE 0x00000000

 
 
 
 
 
#define DAT_DBE_TBUS_CLIENT0_ADDR 0x02003010
#define DAT_DBE_TBUS_CLIENT0_SIZE 32

 
 
 
#define DAT_DBE_TBUS_CLIENT0_RDDATA_A_OFFSET 0x00000000
#define DAT_DBE_TBUS_CLIENT0_RDDATA_A_BITWIDTH 0x00000020
#define DAT_DBE_TBUS_CLIENT0_RDDATA_A_MASK 0xFFFFFFFF
#define DAT_DBE_TBUS_CLIENT0_RDDATA_A_ACCESS AW_CSR_READ_ONLY
#define DAT_DBE_TBUS_CLIENT0_RDDATA_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define DFX_CSR_CTRL_ADDR 0x02003014
#define DFX_CSR_CTRL_SIZE 32

 
 
 
#define DFX_CSR_CTRL_RO_DISABLE_OFFSET 0x00000000
#define DFX_CSR_CTRL_RO_DISABLE_BITWIDTH 0x00000001
#define DFX_CSR_CTRL_RO_DISABLE_MASK 0x00000001
#define DFX_CSR_CTRL_RO_DISABLE_ACCESS AW_CSR_READ_WRITE
#define DFX_CSR_CTRL_RO_DISABLE_RESET_VALUE 0x00000000

 
 
 
 
 
#define DIG_SOC_LANE_OVRD_REG1_ADDR 0x02003018
#define DIG_SOC_LANE_OVRD_REG1_SIZE 32

 
 
 
#define DIG_SOC_LANE_OVRD_REG1_ICTL_CK_TX_BLOCK_DATA_ENA_A_OFFSET 0x00000000
#define DIG_SOC_LANE_OVRD_REG1_ICTL_CK_TX_BLOCK_DATA_ENA_A_BITWIDTH 0x00000001
#define DIG_SOC_LANE_OVRD_REG1_ICTL_CK_TX_BLOCK_DATA_ENA_A_MASK 0x00000001
#define DIG_SOC_LANE_OVRD_REG1_ICTL_CK_TX_BLOCK_DATA_ENA_A_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_LANE_OVRD_REG1_ICTL_CK_TX_BLOCK_DATA_ENA_A_RESET_VALUE 0x00000000

 
 
 
#define DIG_SOC_LANE_OVRD_REG1_ICTL_TX_STATE_WIDTH_A_OFFSET 0x00000001
#define DIG_SOC_LANE_OVRD_REG1_ICTL_TX_STATE_WIDTH_A_BITWIDTH 0x00000004
#define DIG_SOC_LANE_OVRD_REG1_ICTL_TX_STATE_WIDTH_A_MASK 0x0000001E
#define DIG_SOC_LANE_OVRD_REG1_ICTL_TX_STATE_WIDTH_A_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_LANE_OVRD_REG1_ICTL_TX_STATE_WIDTH_A_RESET_VALUE 0x00000000

 
 
 
#define DIG_SOC_LANE_OVRD_REG1_ICTL_TX_FIR_A_OFFSET 0x00000005
#define DIG_SOC_LANE_OVRD_REG1_ICTL_TX_FIR_A_BITWIDTH 0x00000015
#define DIG_SOC_LANE_OVRD_REG1_ICTL_TX_FIR_A_MASK 0x03FFFFE0
#define DIG_SOC_LANE_OVRD_REG1_ICTL_TX_FIR_A_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_LANE_OVRD_REG1_ICTL_TX_FIR_A_RESET_VALUE 0x00000000

 
 
 
#define DIG_SOC_LANE_OVRD_REG1_ICTL_TX_FIR_REQ_A_OFFSET 0x0000001A
#define DIG_SOC_LANE_OVRD_REG1_ICTL_TX_FIR_REQ_A_BITWIDTH 0x00000001
#define DIG_SOC_LANE_OVRD_REG1_ICTL_TX_FIR_REQ_A_MASK 0x04000000
#define DIG_SOC_LANE_OVRD_REG1_ICTL_TX_FIR_REQ_A_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_LANE_OVRD_REG1_ICTL_TX_FIR_REQ_A_RESET_VALUE 0x00000000

 
 
 
#define DIG_SOC_LANE_OVRD_REG1_ICTL_TX_ELECIDLE_A_OFFSET 0x0000001B
#define DIG_SOC_LANE_OVRD_REG1_ICTL_TX_ELECIDLE_A_BITWIDTH 0x00000004
#define DIG_SOC_LANE_OVRD_REG1_ICTL_TX_ELECIDLE_A_MASK 0x78000000
#define DIG_SOC_LANE_OVRD_REG1_ICTL_TX_ELECIDLE_A_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_LANE_OVRD_REG1_ICTL_TX_ELECIDLE_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define DIG_SOC_LANE_OVRD_REG2_ADDR 0x0200301C
#define DIG_SOC_LANE_OVRD_REG2_SIZE 32

 
 
 
#define DIG_SOC_LANE_OVRD_REG2_ICTL_TX_STATE_RATE_A_OFFSET 0x00000000
#define DIG_SOC_LANE_OVRD_REG2_ICTL_TX_STATE_RATE_A_BITWIDTH 0x00000004
#define DIG_SOC_LANE_OVRD_REG2_ICTL_TX_STATE_RATE_A_MASK 0x0000000F
#define DIG_SOC_LANE_OVRD_REG2_ICTL_TX_STATE_RATE_A_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_LANE_OVRD_REG2_ICTL_TX_STATE_RATE_A_RESET_VALUE 0x00000000

 
 
 
#define DIG_SOC_LANE_OVRD_REG2_ICTL_TX_BYPASS_ENA_A_OFFSET 0x00000004
#define DIG_SOC_LANE_OVRD_REG2_ICTL_TX_BYPASS_ENA_A_BITWIDTH 0x00000001
#define DIG_SOC_LANE_OVRD_REG2_ICTL_TX_BYPASS_ENA_A_MASK 0x00000010
#define DIG_SOC_LANE_OVRD_REG2_ICTL_TX_BYPASS_ENA_A_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_LANE_OVRD_REG2_ICTL_TX_BYPASS_ENA_A_RESET_VALUE 0x00000000

 
 
 
#define DIG_SOC_LANE_OVRD_REG2_IDAT_TX_BYPASS_A_OFFSET 0x00000005
#define DIG_SOC_LANE_OVRD_REG2_IDAT_TX_BYPASS_A_BITWIDTH 0x00000001
#define DIG_SOC_LANE_OVRD_REG2_IDAT_TX_BYPASS_A_MASK 0x00000020
#define DIG_SOC_LANE_OVRD_REG2_IDAT_TX_BYPASS_A_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_LANE_OVRD_REG2_IDAT_TX_BYPASS_A_RESET_VALUE 0x00000000

 
 
 
#define DIG_SOC_LANE_OVRD_REG2_ICTL_RX_DME_ENA_A_OFFSET 0x00000006
#define DIG_SOC_LANE_OVRD_REG2_ICTL_RX_DME_ENA_A_BITWIDTH 0x00000001
#define DIG_SOC_LANE_OVRD_REG2_ICTL_RX_DME_ENA_A_MASK 0x00000040
#define DIG_SOC_LANE_OVRD_REG2_ICTL_RX_DME_ENA_A_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_LANE_OVRD_REG2_ICTL_RX_DME_ENA_A_RESET_VALUE 0x00000000

 
 
 
#define DIG_SOC_LANE_OVRD_REG2_ICTL_RX_STATE_WIDTH_A_OFFSET 0x00000007
#define DIG_SOC_LANE_OVRD_REG2_ICTL_RX_STATE_WIDTH_A_BITWIDTH 0x00000004
#define DIG_SOC_LANE_OVRD_REG2_ICTL_RX_STATE_WIDTH_A_MASK 0x00000780
#define DIG_SOC_LANE_OVRD_REG2_ICTL_RX_STATE_WIDTH_A_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_LANE_OVRD_REG2_ICTL_RX_STATE_WIDTH_A_RESET_VALUE 0x00000000

 
 
 
#define DIG_SOC_LANE_OVRD_REG2_ICTL_RX_BYPASS_ENA_A_OFFSET 0x0000000B
#define DIG_SOC_LANE_OVRD_REG2_ICTL_RX_BYPASS_ENA_A_BITWIDTH 0x00000001
#define DIG_SOC_LANE_OVRD_REG2_ICTL_RX_BYPASS_ENA_A_MASK 0x00000800
#define DIG_SOC_LANE_OVRD_REG2_ICTL_RX_BYPASS_ENA_A_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_LANE_OVRD_REG2_ICTL_RX_BYPASS_ENA_A_RESET_VALUE 0x00000000

 
 
 
#define DIG_SOC_LANE_OVRD_REG2_ICTL_RX_TERM_A_OFFSET 0x0000000C
#define DIG_SOC_LANE_OVRD_REG2_ICTL_RX_TERM_A_BITWIDTH 0x00000001
#define DIG_SOC_LANE_OVRD_REG2_ICTL_RX_TERM_A_MASK 0x00001000
#define DIG_SOC_LANE_OVRD_REG2_ICTL_RX_TERM_A_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_LANE_OVRD_REG2_ICTL_RX_TERM_A_RESET_VALUE 0x00000000

 
 
 
#define DIG_SOC_LANE_OVRD_REG2_ICTL_RX_STATE_RATE_A_OFFSET 0x0000000D
#define DIG_SOC_LANE_OVRD_REG2_ICTL_RX_STATE_RATE_A_BITWIDTH 0x00000004
#define DIG_SOC_LANE_OVRD_REG2_ICTL_RX_STATE_RATE_A_MASK 0x0001E000
#define DIG_SOC_LANE_OVRD_REG2_ICTL_RX_STATE_RATE_A_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_LANE_OVRD_REG2_ICTL_RX_STATE_RATE_A_RESET_VALUE 0x00000000

 
 
 
#define DIG_SOC_LANE_OVRD_REG2_ICTL_TX_BEACON_ENA_A_OFFSET 0x00000011
#define DIG_SOC_LANE_OVRD_REG2_ICTL_TX_BEACON_ENA_A_BITWIDTH 0x00000001
#define DIG_SOC_LANE_OVRD_REG2_ICTL_TX_BEACON_ENA_A_MASK 0x00020000
#define DIG_SOC_LANE_OVRD_REG2_ICTL_TX_BEACON_ENA_A_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_LANE_OVRD_REG2_ICTL_TX_BEACON_ENA_A_RESET_VALUE 0x00000000

 
 
 
#define DIG_SOC_LANE_OVRD_REG2_ICTL_LOOPBACK_REQ_A_OFFSET 0x00000012
#define DIG_SOC_LANE_OVRD_REG2_ICTL_LOOPBACK_REQ_A_BITWIDTH 0x00000001
#define DIG_SOC_LANE_OVRD_REG2_ICTL_LOOPBACK_REQ_A_MASK 0x00040000
#define DIG_SOC_LANE_OVRD_REG2_ICTL_LOOPBACK_REQ_A_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_LANE_OVRD_REG2_ICTL_LOOPBACK_REQ_A_RESET_VALUE 0x00000000

 
 
 
#define DIG_SOC_LANE_OVRD_REG2_ICTL_LOOPBACK_TYPE_A_OFFSET 0x00000013
#define DIG_SOC_LANE_OVRD_REG2_ICTL_LOOPBACK_TYPE_A_BITWIDTH 0x00000002
#define DIG_SOC_LANE_OVRD_REG2_ICTL_LOOPBACK_TYPE_A_MASK 0x00180000
#define DIG_SOC_LANE_OVRD_REG2_ICTL_LOOPBACK_TYPE_A_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_LANE_OVRD_REG2_ICTL_LOOPBACK_TYPE_A_RESET_VALUE 0x00000000

 
 
 
#define DIG_SOC_LANE_OVRD_REG2_ICTL_RX_LINKEVAL_TYPE_A_OFFSET 0x00000015
#define DIG_SOC_LANE_OVRD_REG2_ICTL_RX_LINKEVAL_TYPE_A_BITWIDTH 0x00000004
#define DIG_SOC_LANE_OVRD_REG2_ICTL_RX_LINKEVAL_TYPE_A_MASK 0x01E00000
#define DIG_SOC_LANE_OVRD_REG2_ICTL_RX_LINKEVAL_TYPE_A_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_LANE_OVRD_REG2_ICTL_RX_LINKEVAL_TYPE_A_RESET_VALUE 0x00000000

 
 
 
#define DIG_SOC_LANE_OVRD_REG2_ICTL_RX_LINKEVAL_REQ_A_OFFSET 0x00000019
#define DIG_SOC_LANE_OVRD_REG2_ICTL_RX_LINKEVAL_REQ_A_BITWIDTH 0x00000001
#define DIG_SOC_LANE_OVRD_REG2_ICTL_RX_LINKEVAL_REQ_A_MASK 0x02000000
#define DIG_SOC_LANE_OVRD_REG2_ICTL_RX_LINKEVAL_REQ_A_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_LANE_OVRD_REG2_ICTL_RX_LINKEVAL_REQ_A_RESET_VALUE 0x00000000

 
 
 
#define DIG_SOC_LANE_OVRD_REG2_TXCHNG_PEDGE_A_OFFSET 0x0000001A
#define DIG_SOC_LANE_OVRD_REG2_TXCHNG_PEDGE_A_BITWIDTH 0x00000001
#define DIG_SOC_LANE_OVRD_REG2_TXCHNG_PEDGE_A_MASK 0x04000000
#define DIG_SOC_LANE_OVRD_REG2_TXCHNG_PEDGE_A_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_LANE_OVRD_REG2_TXCHNG_PEDGE_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define DIG_SOC_LANE_OVRD_REG3_ADDR 0x02003020
#define DIG_SOC_LANE_OVRD_REG3_SIZE 32

 
 
 
#define DIG_SOC_LANE_OVRD_REG3_ICTL_RX_STATE_POWER_A_OFFSET 0x00000000
#define DIG_SOC_LANE_OVRD_REG3_ICTL_RX_STATE_POWER_A_BITWIDTH 0x00000003
#define DIG_SOC_LANE_OVRD_REG3_ICTL_RX_STATE_POWER_A_MASK 0x00000007
#define DIG_SOC_LANE_OVRD_REG3_ICTL_RX_STATE_POWER_A_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_LANE_OVRD_REG3_ICTL_RX_STATE_POWER_A_RESET_VALUE 0x00000000

 
 
 
#define DIG_SOC_LANE_OVRD_REG3_ICTL_RX_STATE_REQ_A_OFFSET 0x00000003
#define DIG_SOC_LANE_OVRD_REG3_ICTL_RX_STATE_REQ_A_BITWIDTH 0x00000001
#define DIG_SOC_LANE_OVRD_REG3_ICTL_RX_STATE_REQ_A_MASK 0x00000008
#define DIG_SOC_LANE_OVRD_REG3_ICTL_RX_STATE_REQ_A_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_LANE_OVRD_REG3_ICTL_RX_STATE_REQ_A_RESET_VALUE 0x00000000

 
 
 
#define DIG_SOC_LANE_OVRD_REG3_ICTL_TX_STATE_POWER_A_OFFSET 0x00000004
#define DIG_SOC_LANE_OVRD_REG3_ICTL_TX_STATE_POWER_A_BITWIDTH 0x00000003
#define DIG_SOC_LANE_OVRD_REG3_ICTL_TX_STATE_POWER_A_MASK 0x00000070
#define DIG_SOC_LANE_OVRD_REG3_ICTL_TX_STATE_POWER_A_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_LANE_OVRD_REG3_ICTL_TX_STATE_POWER_A_RESET_VALUE 0x00000000

 
 
 
#define DIG_SOC_LANE_OVRD_REG3_ICTL_TX_STATE_REQ_A_OFFSET 0x00000007
#define DIG_SOC_LANE_OVRD_REG3_ICTL_TX_STATE_REQ_A_BITWIDTH 0x00000001
#define DIG_SOC_LANE_OVRD_REG3_ICTL_TX_STATE_REQ_A_MASK 0x00000080
#define DIG_SOC_LANE_OVRD_REG3_ICTL_TX_STATE_REQ_A_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_LANE_OVRD_REG3_ICTL_TX_STATE_REQ_A_RESET_VALUE 0x00000000

 
 
 
#define DIG_SOC_LANE_OVRD_REG3_ICTL_PCIE_TX_SUBSAMPLE_A_OFFSET 0x00000008
#define DIG_SOC_LANE_OVRD_REG3_ICTL_PCIE_TX_SUBSAMPLE_A_BITWIDTH 0x00000003
#define DIG_SOC_LANE_OVRD_REG3_ICTL_PCIE_TX_SUBSAMPLE_A_MASK 0x00000700
#define DIG_SOC_LANE_OVRD_REG3_ICTL_PCIE_TX_SUBSAMPLE_A_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_LANE_OVRD_REG3_ICTL_PCIE_TX_SUBSAMPLE_A_RESET_VALUE 0x00000000

 
 
 
#define DIG_SOC_LANE_OVRD_REG3_ICTL_PCIE_TX_RXDET_REQ_A_OFFSET 0x0000000B
#define DIG_SOC_LANE_OVRD_REG3_ICTL_PCIE_TX_RXDET_REQ_A_BITWIDTH 0x00000001
#define DIG_SOC_LANE_OVRD_REG3_ICTL_PCIE_TX_RXDET_REQ_A_MASK 0x00000800
#define DIG_SOC_LANE_OVRD_REG3_ICTL_PCIE_TX_RXDET_REQ_A_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_LANE_OVRD_REG3_ICTL_PCIE_TX_RXDET_REQ_A_RESET_VALUE 0x00000000

 
 
 
#define DIG_SOC_LANE_OVRD_REG3_ICTL_ETH_AN_CTRL_AN_RUNNING_A_OFFSET 0x0000000C
#define DIG_SOC_LANE_OVRD_REG3_ICTL_ETH_AN_CTRL_AN_RUNNING_A_BITWIDTH 0x00000001
#define DIG_SOC_LANE_OVRD_REG3_ICTL_ETH_AN_CTRL_AN_RUNNING_A_MASK 0x00001000
#define DIG_SOC_LANE_OVRD_REG3_ICTL_ETH_AN_CTRL_AN_RUNNING_A_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_LANE_OVRD_REG3_ICTL_ETH_AN_CTRL_AN_RUNNING_A_RESET_VALUE 0x00000000

 
 
 
#define DIG_SOC_LANE_OVRD_REG3_ICTL_ETH_AN_CTRL_LT_EN_A_OFFSET 0x0000000D
#define DIG_SOC_LANE_OVRD_REG3_ICTL_ETH_AN_CTRL_LT_EN_A_BITWIDTH 0x00000002
#define DIG_SOC_LANE_OVRD_REG3_ICTL_ETH_AN_CTRL_LT_EN_A_MASK 0x00006000
#define DIG_SOC_LANE_OVRD_REG3_ICTL_ETH_AN_CTRL_LT_EN_A_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_LANE_OVRD_REG3_ICTL_ETH_AN_CTRL_LT_EN_A_RESET_VALUE 0x00000000

 
 
 
#define DIG_SOC_LANE_OVRD_REG3_ICTL_ETH_AN_CTRL_POWER_A_OFFSET 0x0000000F
#define DIG_SOC_LANE_OVRD_REG3_ICTL_ETH_AN_CTRL_POWER_A_BITWIDTH 0x00000001
#define DIG_SOC_LANE_OVRD_REG3_ICTL_ETH_AN_CTRL_POWER_A_MASK 0x00008000
#define DIG_SOC_LANE_OVRD_REG3_ICTL_ETH_AN_CTRL_POWER_A_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_LANE_OVRD_REG3_ICTL_ETH_AN_CTRL_POWER_A_RESET_VALUE 0x00000000

 
 
 
#define DIG_SOC_LANE_OVRD_REG3_ICTL_ETH_AN_CTRL_REQ_A_OFFSET 0x00000010
#define DIG_SOC_LANE_OVRD_REG3_ICTL_ETH_AN_CTRL_REQ_A_BITWIDTH 0x00000001
#define DIG_SOC_LANE_OVRD_REG3_ICTL_ETH_AN_CTRL_REQ_A_MASK 0x00010000
#define DIG_SOC_LANE_OVRD_REG3_ICTL_ETH_AN_CTRL_REQ_A_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_LANE_OVRD_REG3_ICTL_ETH_AN_CTRL_REQ_A_RESET_VALUE 0x00000000

 
 
 
#define DIG_SOC_LANE_OVRD_REG3_ICTL_ETH_AN_CTRL_SPEC_A_OFFSET 0x00000011
#define DIG_SOC_LANE_OVRD_REG3_ICTL_ETH_AN_CTRL_SPEC_A_BITWIDTH 0x00000005
#define DIG_SOC_LANE_OVRD_REG3_ICTL_ETH_AN_CTRL_SPEC_A_MASK 0x003E0000
#define DIG_SOC_LANE_OVRD_REG3_ICTL_ETH_AN_CTRL_SPEC_A_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_LANE_OVRD_REG3_ICTL_ETH_AN_CTRL_SPEC_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define DIG_SOC_LANE_OVRD_REG4_ADDR 0x02003024
#define DIG_SOC_LANE_OVRD_REG4_SIZE 32

 
 
 
#define DIG_SOC_LANE_OVRD_REG4_ICTL_ETH_AN_LINK_STATUS_A_OFFSET 0x00000000
#define DIG_SOC_LANE_OVRD_REG4_ICTL_ETH_AN_LINK_STATUS_A_BITWIDTH 0x00000017
#define DIG_SOC_LANE_OVRD_REG4_ICTL_ETH_AN_LINK_STATUS_A_MASK 0x007FFFFF
#define DIG_SOC_LANE_OVRD_REG4_ICTL_ETH_AN_LINK_STATUS_A_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_LANE_OVRD_REG4_ICTL_ETH_AN_LINK_STATUS_A_RESET_VALUE 0x00000000

 
 
 
#define DIG_SOC_LANE_OVRD_REG4_ICTL_ETH_AN_CONSORT_LINK_STATUS_A_OFFSET 0x00000017
#define DIG_SOC_LANE_OVRD_REG4_ICTL_ETH_AN_CONSORT_LINK_STATUS_A_BITWIDTH 0x00000003
#define DIG_SOC_LANE_OVRD_REG4_ICTL_ETH_AN_CONSORT_LINK_STATUS_A_MASK 0x03800000
#define DIG_SOC_LANE_OVRD_REG4_ICTL_ETH_AN_CONSORT_LINK_STATUS_A_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_LANE_OVRD_REG4_ICTL_ETH_AN_CONSORT_LINK_STATUS_A_RESET_VALUE 0x00000000

 
 
 
#define DIG_SOC_LANE_OVRD_REG4_ICTL_ETH_AN_CTRL_ACK_A_OFFSET 0x0000001A
#define DIG_SOC_LANE_OVRD_REG4_ICTL_ETH_AN_CTRL_ACK_A_BITWIDTH 0x00000001
#define DIG_SOC_LANE_OVRD_REG4_ICTL_ETH_AN_CTRL_ACK_A_MASK 0x04000000
#define DIG_SOC_LANE_OVRD_REG4_ICTL_ETH_AN_CTRL_ACK_A_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_LANE_OVRD_REG4_ICTL_ETH_AN_CTRL_ACK_A_RESET_VALUE 0x00000000

 
 
 
#define DIG_SOC_LANE_OVRD_REG4_IRST_RX_BA_OFFSET 0x0000001B
#define DIG_SOC_LANE_OVRD_REG4_IRST_RX_BA_BITWIDTH 0x00000001
#define DIG_SOC_LANE_OVRD_REG4_IRST_RX_BA_MASK 0x08000000
#define DIG_SOC_LANE_OVRD_REG4_IRST_RX_BA_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_LANE_OVRD_REG4_IRST_RX_BA_RESET_VALUE 0x00000000

 
 
 
#define DIG_SOC_LANE_OVRD_REG4_IRST_TX_BA_OFFSET 0x0000001C
#define DIG_SOC_LANE_OVRD_REG4_IRST_TX_BA_BITWIDTH 0x00000001
#define DIG_SOC_LANE_OVRD_REG4_IRST_TX_BA_MASK 0x10000000
#define DIG_SOC_LANE_OVRD_REG4_IRST_TX_BA_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_LANE_OVRD_REG4_IRST_TX_BA_RESET_VALUE 0x00000000

 
 
 
 
 
#define DIG_SOC_LANE_OVRD_REG5_ADDR 0x02003028
#define DIG_SOC_LANE_OVRD_REG5_SIZE 32

 
 
 
#define DIG_SOC_LANE_OVRD_REG5_CTRL_CLK_A_OFFSET 0x00000000
#define DIG_SOC_LANE_OVRD_REG5_CTRL_CLK_A_BITWIDTH 0x00000001
#define DIG_SOC_LANE_OVRD_REG5_CTRL_CLK_A_MASK 0x00000001
#define DIG_SOC_LANE_OVRD_REG5_CTRL_CLK_A_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_LANE_OVRD_REG5_CTRL_CLK_A_RESET_VALUE 0x00000000

 
 
 
 
#define DIG_SOC_LANE_OVRD_REG5_TXSOC_CLK_A_OFFSET 0x00000001
#define DIG_SOC_LANE_OVRD_REG5_TXSOC_CLK_A_BITWIDTH 0x00000001
#define DIG_SOC_LANE_OVRD_REG5_TXSOC_CLK_A_MASK 0x00000002
#define DIG_SOC_LANE_OVRD_REG5_TXSOC_CLK_A_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_LANE_OVRD_REG5_TXSOC_CLK_A_RESET_VALUE 0x00000000

 
 
 
#define DIG_SOC_LANE_OVRD_REG5_EXTRA_RESET_B_OFFSET 0x00000002
#define DIG_SOC_LANE_OVRD_REG5_EXTRA_RESET_B_BITWIDTH 0x00000001
#define DIG_SOC_LANE_OVRD_REG5_EXTRA_RESET_B_MASK 0x00000004
#define DIG_SOC_LANE_OVRD_REG5_EXTRA_RESET_B_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_LANE_OVRD_REG5_EXTRA_RESET_B_RESET_VALUE 0x00000001

 
 
 
 
#define DIG_SOC_LANE_OVRD_REG5_LANE_DME_OVRD_EN_A_OFFSET 0x00000003
#define DIG_SOC_LANE_OVRD_REG5_LANE_DME_OVRD_EN_A_BITWIDTH 0x00000001
#define DIG_SOC_LANE_OVRD_REG5_LANE_DME_OVRD_EN_A_MASK 0x00000008
#define DIG_SOC_LANE_OVRD_REG5_LANE_DME_OVRD_EN_A_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_LANE_OVRD_REG5_LANE_DME_OVRD_EN_A_RESET_VALUE 0x00000000

 
 
 
 
#define DIG_SOC_LANE_OVRD_REG5_LANE_TXBEACON_OVRD_EN_A_OFFSET 0x00000004
#define DIG_SOC_LANE_OVRD_REG5_LANE_TXBEACON_OVRD_EN_A_BITWIDTH 0x00000001
#define DIG_SOC_LANE_OVRD_REG5_LANE_TXBEACON_OVRD_EN_A_MASK 0x00000010
#define DIG_SOC_LANE_OVRD_REG5_LANE_TXBEACON_OVRD_EN_A_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_LANE_OVRD_REG5_LANE_TXBEACON_OVRD_EN_A_RESET_VALUE 0x00000000

 
 
 
 
#define DIG_SOC_LANE_OVRD_REG5_LANE_RXTERM_OVRD_EN_A_OFFSET 0x00000005
#define DIG_SOC_LANE_OVRD_REG5_LANE_RXTERM_OVRD_EN_A_BITWIDTH 0x00000001
#define DIG_SOC_LANE_OVRD_REG5_LANE_RXTERM_OVRD_EN_A_MASK 0x00000020
#define DIG_SOC_LANE_OVRD_REG5_LANE_RXTERM_OVRD_EN_A_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_LANE_OVRD_REG5_LANE_RXTERM_OVRD_EN_A_RESET_VALUE 0x00000000

 
 
 
 
#define DIG_SOC_LANE_OVRD_REG5_LANE_RXDISABLE_OVRD_EN_A_OFFSET 0x00000006
#define DIG_SOC_LANE_OVRD_REG5_LANE_RXDISABLE_OVRD_EN_A_BITWIDTH 0x00000001
#define DIG_SOC_LANE_OVRD_REG5_LANE_RXDISABLE_OVRD_EN_A_MASK 0x00000040
#define DIG_SOC_LANE_OVRD_REG5_LANE_RXDISABLE_OVRD_EN_A_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_LANE_OVRD_REG5_LANE_RXDISABLE_OVRD_EN_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define DIG_SOC_LANE_OVRD_REG5_LANE_PCIEL1_OVRD_EN_A_OFFSET 0x00000007
#define DIG_SOC_LANE_OVRD_REG5_LANE_PCIEL1_OVRD_EN_A_BITWIDTH 0x00000001
#define DIG_SOC_LANE_OVRD_REG5_LANE_PCIEL1_OVRD_EN_A_MASK 0x00000080
#define DIG_SOC_LANE_OVRD_REG5_LANE_PCIEL1_OVRD_EN_A_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_LANE_OVRD_REG5_LANE_PCIEL1_OVRD_EN_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define DIG_SOC_LANE_OVRD_REG5_LANE_BYPASS_OVRD_EN_A_OFFSET 0x00000008
#define DIG_SOC_LANE_OVRD_REG5_LANE_BYPASS_OVRD_EN_A_BITWIDTH 0x00000001
#define DIG_SOC_LANE_OVRD_REG5_LANE_BYPASS_OVRD_EN_A_MASK 0x00000100
#define DIG_SOC_LANE_OVRD_REG5_LANE_BYPASS_OVRD_EN_A_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_LANE_OVRD_REG5_LANE_BYPASS_OVRD_EN_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define DIG_SOC_LANE_OVRD_REG5_LANE_RESET_OVRD_EN_A_OFFSET 0x00000009
#define DIG_SOC_LANE_OVRD_REG5_LANE_RESET_OVRD_EN_A_BITWIDTH 0x00000001
#define DIG_SOC_LANE_OVRD_REG5_LANE_RESET_OVRD_EN_A_MASK 0x00000200
#define DIG_SOC_LANE_OVRD_REG5_LANE_RESET_OVRD_EN_A_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_LANE_OVRD_REG5_LANE_RESET_OVRD_EN_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define DIG_SOC_LANE_OVRD_REG5_LANE_TXDATA_OVRD_EN_A_OFFSET 0x0000000A
#define DIG_SOC_LANE_OVRD_REG5_LANE_TXDATA_OVRD_EN_A_BITWIDTH 0x00000001
#define DIG_SOC_LANE_OVRD_REG5_LANE_TXDATA_OVRD_EN_A_MASK 0x00000400
#define DIG_SOC_LANE_OVRD_REG5_LANE_TXDATA_OVRD_EN_A_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_LANE_OVRD_REG5_LANE_TXDATA_OVRD_EN_A_RESET_VALUE 0x00000000

 
 
 
 
 
 
 
 
 
#define DIG_SOC_LANE_OVRD_REG5_LANE_ETH_AN_CTRL_OVRD_EN_A_OFFSET 0x0000000B
#define DIG_SOC_LANE_OVRD_REG5_LANE_ETH_AN_CTRL_OVRD_EN_A_BITWIDTH 0x00000001
#define DIG_SOC_LANE_OVRD_REG5_LANE_ETH_AN_CTRL_OVRD_EN_A_MASK 0x00000800
#define DIG_SOC_LANE_OVRD_REG5_LANE_ETH_AN_CTRL_OVRD_EN_A_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_LANE_OVRD_REG5_LANE_ETH_AN_CTRL_OVRD_EN_A_RESET_VALUE 0x00000000

 
 
 
 
 
 
#define DIG_SOC_LANE_OVRD_REG5_LANE_TXLEVEL_OVRD_EN_A_OFFSET 0x0000000C
#define DIG_SOC_LANE_OVRD_REG5_LANE_TXLEVEL_OVRD_EN_A_BITWIDTH 0x00000001
#define DIG_SOC_LANE_OVRD_REG5_LANE_TXLEVEL_OVRD_EN_A_MASK 0x00001000
#define DIG_SOC_LANE_OVRD_REG5_LANE_TXLEVEL_OVRD_EN_A_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_LANE_OVRD_REG5_LANE_TXLEVEL_OVRD_EN_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define DIG_SOC_LANE_OVRD_REG5_LANE_TXFIR_OVRD_EN_A_OFFSET 0x0000000D
#define DIG_SOC_LANE_OVRD_REG5_LANE_TXFIR_OVRD_EN_A_BITWIDTH 0x00000001
#define DIG_SOC_LANE_OVRD_REG5_LANE_TXFIR_OVRD_EN_A_MASK 0x00002000
#define DIG_SOC_LANE_OVRD_REG5_LANE_TXFIR_OVRD_EN_A_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_LANE_OVRD_REG5_LANE_TXFIR_OVRD_EN_A_RESET_VALUE 0x00000000

 
 
 
 
 
 
 
#define DIG_SOC_LANE_OVRD_REG5_LANE_TXSTATE_OVRD_EN_A_OFFSET 0x0000000E
#define DIG_SOC_LANE_OVRD_REG5_LANE_TXSTATE_OVRD_EN_A_BITWIDTH 0x00000001
#define DIG_SOC_LANE_OVRD_REG5_LANE_TXSTATE_OVRD_EN_A_MASK 0x00004000
#define DIG_SOC_LANE_OVRD_REG5_LANE_TXSTATE_OVRD_EN_A_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_LANE_OVRD_REG5_LANE_TXSTATE_OVRD_EN_A_RESET_VALUE 0x00000000

 
 
 
 
 
 
 
#define DIG_SOC_LANE_OVRD_REG5_LANE_RXSTATE_OVRD_EN_A_OFFSET 0x0000000F
#define DIG_SOC_LANE_OVRD_REG5_LANE_RXSTATE_OVRD_EN_A_BITWIDTH 0x00000001
#define DIG_SOC_LANE_OVRD_REG5_LANE_RXSTATE_OVRD_EN_A_MASK 0x00008000
#define DIG_SOC_LANE_OVRD_REG5_LANE_RXSTATE_OVRD_EN_A_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_LANE_OVRD_REG5_LANE_RXSTATE_OVRD_EN_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define DIG_SOC_LANE_OVRD_REG5_LANE_RXLINKEVAL_OVRD_EN_A_OFFSET 0x00000010
#define DIG_SOC_LANE_OVRD_REG5_LANE_RXLINKEVAL_OVRD_EN_A_BITWIDTH 0x00000001
#define DIG_SOC_LANE_OVRD_REG5_LANE_RXLINKEVAL_OVRD_EN_A_MASK 0x00010000
#define DIG_SOC_LANE_OVRD_REG5_LANE_RXLINKEVAL_OVRD_EN_A_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_LANE_OVRD_REG5_LANE_RXLINKEVAL_OVRD_EN_A_RESET_VALUE 0x00000000

 
 
 
 
#define DIG_SOC_LANE_OVRD_REG5_LANE_TXRXDET_OVRD_EN_A_OFFSET 0x00000011
#define DIG_SOC_LANE_OVRD_REG5_LANE_TXRXDET_OVRD_EN_A_BITWIDTH 0x00000001
#define DIG_SOC_LANE_OVRD_REG5_LANE_TXRXDET_OVRD_EN_A_MASK 0x00020000
#define DIG_SOC_LANE_OVRD_REG5_LANE_TXRXDET_OVRD_EN_A_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_LANE_OVRD_REG5_LANE_TXRXDET_OVRD_EN_A_RESET_VALUE 0x00000000

 
 
 
 
 
 
 
#define DIG_SOC_LANE_OVRD_REG5_LANE_RXMARGIN_OVRD_EN_A_OFFSET 0x00000012
#define DIG_SOC_LANE_OVRD_REG5_LANE_RXMARGIN_OVRD_EN_A_BITWIDTH 0x00000001
#define DIG_SOC_LANE_OVRD_REG5_LANE_RXMARGIN_OVRD_EN_A_MASK 0x00040000
#define DIG_SOC_LANE_OVRD_REG5_LANE_RXMARGIN_OVRD_EN_A_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_LANE_OVRD_REG5_LANE_RXMARGIN_OVRD_EN_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define DIG_SOC_LANE_OVRD_REG5_LANE_LOOPBACK_OVRD_EN_A_OFFSET 0x00000013
#define DIG_SOC_LANE_OVRD_REG5_LANE_LOOPBACK_OVRD_EN_A_BITWIDTH 0x00000001
#define DIG_SOC_LANE_OVRD_REG5_LANE_LOOPBACK_OVRD_EN_A_MASK 0x00080000
#define DIG_SOC_LANE_OVRD_REG5_LANE_LOOPBACK_OVRD_EN_A_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_LANE_OVRD_REG5_LANE_LOOPBACK_OVRD_EN_A_RESET_VALUE 0x00000000

 
 
 
 
#define DIG_SOC_LANE_OVRD_REG5_LANE_TX_BLOCK_DATA_ENA_OVRD_EN_A_OFFSET 0x00000014
#define DIG_SOC_LANE_OVRD_REG5_LANE_TX_BLOCK_DATA_ENA_OVRD_EN_A_BITWIDTH 0x00000001
#define DIG_SOC_LANE_OVRD_REG5_LANE_TX_BLOCK_DATA_ENA_OVRD_EN_A_MASK 0x00100000
#define DIG_SOC_LANE_OVRD_REG5_LANE_TX_BLOCK_DATA_ENA_OVRD_EN_A_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_LANE_OVRD_REG5_LANE_TX_BLOCK_DATA_ENA_OVRD_EN_A_RESET_VALUE 0x00000000

 
 
 
#define DIG_SOC_LANE_OVRD_REG5_LANE_CTL_TX_DIGREF_OVRD_EN_A_OFFSET 0x00000015
#define DIG_SOC_LANE_OVRD_REG5_LANE_CTL_TX_DIGREF_OVRD_EN_A_BITWIDTH 0x00000001
#define DIG_SOC_LANE_OVRD_REG5_LANE_CTL_TX_DIGREF_OVRD_EN_A_MASK 0x00200000
#define DIG_SOC_LANE_OVRD_REG5_LANE_CTL_TX_DIGREF_OVRD_EN_A_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_LANE_OVRD_REG5_LANE_CTL_TX_DIGREF_OVRD_EN_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define DIG_SOC_LANE_OVRD_REG6_ADDR 0x0200302C
#define DIG_SOC_LANE_OVRD_REG6_SIZE 32

 
 
 
#define DIG_SOC_LANE_OVRD_REG6_ICTL_RX_DISABLE_A_OFFSET 0x00000000
#define DIG_SOC_LANE_OVRD_REG6_ICTL_RX_DISABLE_A_BITWIDTH 0x00000001
#define DIG_SOC_LANE_OVRD_REG6_ICTL_RX_DISABLE_A_MASK 0x00000001
#define DIG_SOC_LANE_OVRD_REG6_ICTL_RX_DISABLE_A_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_LANE_OVRD_REG6_ICTL_RX_DISABLE_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define DIG_SOC_LANE_OVRD_REG7_ADDR 0x02003030
#define DIG_SOC_LANE_OVRD_REG7_SIZE 32

 
 
 
#define DIG_SOC_LANE_OVRD_REG7_ICTL_PCIE_TX_LEVEL_MARGIN_A_OFFSET 0x00000000
#define DIG_SOC_LANE_OVRD_REG7_ICTL_PCIE_TX_LEVEL_MARGIN_A_BITWIDTH 0x00000003
#define DIG_SOC_LANE_OVRD_REG7_ICTL_PCIE_TX_LEVEL_MARGIN_A_MASK 0x00000007
#define DIG_SOC_LANE_OVRD_REG7_ICTL_PCIE_TX_LEVEL_MARGIN_A_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_LANE_OVRD_REG7_ICTL_PCIE_TX_LEVEL_MARGIN_A_RESET_VALUE 0x00000000

 
 
 
#define DIG_SOC_LANE_OVRD_REG7_ICTL_PCIE_TX_LEVEL_REQ_A_OFFSET 0x00000003
#define DIG_SOC_LANE_OVRD_REG7_ICTL_PCIE_TX_LEVEL_REQ_A_BITWIDTH 0x00000001
#define DIG_SOC_LANE_OVRD_REG7_ICTL_PCIE_TX_LEVEL_REQ_A_MASK 0x00000008
#define DIG_SOC_LANE_OVRD_REG7_ICTL_PCIE_TX_LEVEL_REQ_A_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_LANE_OVRD_REG7_ICTL_PCIE_TX_LEVEL_REQ_A_RESET_VALUE 0x00000000

 
 
 
#define DIG_SOC_LANE_OVRD_REG7_ICTL_PCIE_TX_LEVEL_SWING_A_OFFSET 0x00000004
#define DIG_SOC_LANE_OVRD_REG7_ICTL_PCIE_TX_LEVEL_SWING_A_BITWIDTH 0x00000001
#define DIG_SOC_LANE_OVRD_REG7_ICTL_PCIE_TX_LEVEL_SWING_A_MASK 0x00000010
#define DIG_SOC_LANE_OVRD_REG7_ICTL_PCIE_TX_LEVEL_SWING_A_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_LANE_OVRD_REG7_ICTL_PCIE_TX_LEVEL_SWING_A_RESET_VALUE 0x00000000

 
 
 
#define DIG_SOC_LANE_OVRD_REG7_ICTL_PCIE_RX_MARGIN_REQ_A_OFFSET 0x00000005
#define DIG_SOC_LANE_OVRD_REG7_ICTL_PCIE_RX_MARGIN_REQ_A_BITWIDTH 0x00000001
#define DIG_SOC_LANE_OVRD_REG7_ICTL_PCIE_RX_MARGIN_REQ_A_MASK 0x00000020
#define DIG_SOC_LANE_OVRD_REG7_ICTL_PCIE_RX_MARGIN_REQ_A_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_LANE_OVRD_REG7_ICTL_PCIE_RX_MARGIN_REQ_A_RESET_VALUE 0x00000000

 
 
 
#define DIG_SOC_LANE_OVRD_REG7_ICTL_PCIE_RX_MARGIN_OFFSET_A_OFFSET 0x00000006
#define DIG_SOC_LANE_OVRD_REG7_ICTL_PCIE_RX_MARGIN_OFFSET_A_BITWIDTH 0x00000007
#define DIG_SOC_LANE_OVRD_REG7_ICTL_PCIE_RX_MARGIN_OFFSET_A_MASK 0x00001FC0
#define DIG_SOC_LANE_OVRD_REG7_ICTL_PCIE_RX_MARGIN_OFFSET_A_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_LANE_OVRD_REG7_ICTL_PCIE_RX_MARGIN_OFFSET_A_RESET_VALUE 0x00000000

 
 
 
#define DIG_SOC_LANE_OVRD_REG7_ICTL_PCIE_RX_MARGIN_TYPE_A_OFFSET 0x0000000D
#define DIG_SOC_LANE_OVRD_REG7_ICTL_PCIE_RX_MARGIN_TYPE_A_BITWIDTH 0x00000001
#define DIG_SOC_LANE_OVRD_REG7_ICTL_PCIE_RX_MARGIN_TYPE_A_MASK 0x00002000
#define DIG_SOC_LANE_OVRD_REG7_ICTL_PCIE_RX_MARGIN_TYPE_A_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_LANE_OVRD_REG7_ICTL_PCIE_RX_MARGIN_TYPE_A_RESET_VALUE 0x00000000

 
 
 
#define DIG_SOC_LANE_OVRD_REG7_ICTL_PCIE_RX_MARGIN_DIR_A_OFFSET 0x0000000E
#define DIG_SOC_LANE_OVRD_REG7_ICTL_PCIE_RX_MARGIN_DIR_A_BITWIDTH 0x00000001
#define DIG_SOC_LANE_OVRD_REG7_ICTL_PCIE_RX_MARGIN_DIR_A_MASK 0x00004000
#define DIG_SOC_LANE_OVRD_REG7_ICTL_PCIE_RX_MARGIN_DIR_A_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_LANE_OVRD_REG7_ICTL_PCIE_RX_MARGIN_DIR_A_RESET_VALUE 0x00000000

 
 
 
#define DIG_SOC_LANE_OVRD_REG7_ICTL_PCIE_RX_SIGDET_DISABLE_A_OFFSET 0x0000000F
#define DIG_SOC_LANE_OVRD_REG7_ICTL_PCIE_RX_SIGDET_DISABLE_A_BITWIDTH 0x00000001
#define DIG_SOC_LANE_OVRD_REG7_ICTL_PCIE_RX_SIGDET_DISABLE_A_MASK 0x00008000
#define DIG_SOC_LANE_OVRD_REG7_ICTL_PCIE_RX_SIGDET_DISABLE_A_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_LANE_OVRD_REG7_ICTL_PCIE_RX_SIGDET_DISABLE_A_RESET_VALUE 0x00000000

 
 
 
#define DIG_SOC_LANE_OVRD_REG7_ICTL_PCIE_TX_COMMONMODE_DISABLE_A_OFFSET 0x00000010
#define DIG_SOC_LANE_OVRD_REG7_ICTL_PCIE_TX_COMMONMODE_DISABLE_A_BITWIDTH 0x00000001
#define DIG_SOC_LANE_OVRD_REG7_ICTL_PCIE_TX_COMMONMODE_DISABLE_A_MASK 0x00010000
#define DIG_SOC_LANE_OVRD_REG7_ICTL_PCIE_TX_COMMONMODE_DISABLE_A_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_LANE_OVRD_REG7_ICTL_PCIE_TX_COMMONMODE_DISABLE_A_RESET_VALUE 0x00000000

 
 
 
#define DIG_SOC_LANE_OVRD_REG7_ICTL_TX_M3FIR_A_OFFSET 0x00000011
#define DIG_SOC_LANE_OVRD_REG7_ICTL_TX_M3FIR_A_BITWIDTH 0x00000003
#define DIG_SOC_LANE_OVRD_REG7_ICTL_TX_M3FIR_A_MASK 0x000E0000
#define DIG_SOC_LANE_OVRD_REG7_ICTL_TX_M3FIR_A_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_LANE_OVRD_REG7_ICTL_TX_M3FIR_A_RESET_VALUE 0x00000000

 
 
 
#define DIG_SOC_LANE_OVRD_REG7_ICTL_PCIE_RX_MARGIN_EYE_A_OFFSET 0x00000014
#define DIG_SOC_LANE_OVRD_REG7_ICTL_PCIE_RX_MARGIN_EYE_A_BITWIDTH 0x00000002
#define DIG_SOC_LANE_OVRD_REG7_ICTL_PCIE_RX_MARGIN_EYE_A_MASK 0x00300000
#define DIG_SOC_LANE_OVRD_REG7_ICTL_PCIE_RX_MARGIN_EYE_A_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_LANE_OVRD_REG7_ICTL_PCIE_RX_MARGIN_EYE_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define DIG_SOC_LANE_OVRD_REG8_ADDR 0x02003034
#define DIG_SOC_LANE_OVRD_REG8_SIZE 32

 
 
 
#define DIG_SOC_LANE_OVRD_REG8_LANE_CTL_TX_DIGREF_OVRD_VALUE_NT_OFFSET 0x00000000
#define DIG_SOC_LANE_OVRD_REG8_LANE_CTL_TX_DIGREF_OVRD_VALUE_NT_BITWIDTH 0x0000001A
#define DIG_SOC_LANE_OVRD_REG8_LANE_CTL_TX_DIGREF_OVRD_VALUE_NT_MASK 0x03FFFFFF
#define DIG_SOC_LANE_OVRD_REG8_LANE_CTL_TX_DIGREF_OVRD_VALUE_NT_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_LANE_OVRD_REG8_LANE_CTL_TX_DIGREF_OVRD_VALUE_NT_RESET_VALUE 0x00000000

 
 
 
#define DIG_SOC_LANE_OVRD_REG8_LANE_CTL_TX_DIGREF_OVRD_CHANGE_A_OFFSET 0x0000001A
#define DIG_SOC_LANE_OVRD_REG8_LANE_CTL_TX_DIGREF_OVRD_CHANGE_A_BITWIDTH 0x00000001
#define DIG_SOC_LANE_OVRD_REG8_LANE_CTL_TX_DIGREF_OVRD_CHANGE_A_MASK 0x04000000
#define DIG_SOC_LANE_OVRD_REG8_LANE_CTL_TX_DIGREF_OVRD_CHANGE_A_ACCESS AW_CSR_READ_WRITE
#define DIG_SOC_LANE_OVRD_REG8_LANE_CTL_TX_DIGREF_OVRD_CHANGE_A_RESET_VALUE 0x00000000

 
 
 
 
 
#define DIG_SOC_LANE_STAT_REG1_ADDR 0x02003038
#define DIG_SOC_LANE_STAT_REG1_SIZE 32

 
 
 
#define DIG_SOC_LANE_STAT_REG1_OCTL_CK_TX_BLOCK_DATA_ENA_OFFSET 0x00000000
#define DIG_SOC_LANE_STAT_REG1_OCTL_CK_TX_BLOCK_DATA_ENA_BITWIDTH 0x00000001
#define DIG_SOC_LANE_STAT_REG1_OCTL_CK_TX_BLOCK_DATA_ENA_MASK 0x00000001
#define DIG_SOC_LANE_STAT_REG1_OCTL_CK_TX_BLOCK_DATA_ENA_ACCESS AW_CSR_READ_ONLY
#define DIG_SOC_LANE_STAT_REG1_OCTL_CK_TX_BLOCK_DATA_ENA_RESET_VALUE 0x00000000

 
 
 
#define DIG_SOC_LANE_STAT_REG1_OCTL_RX_DATA_VLD_OFFSET 0x00000001
#define DIG_SOC_LANE_STAT_REG1_OCTL_RX_DATA_VLD_BITWIDTH 0x00000001
#define DIG_SOC_LANE_STAT_REG1_OCTL_RX_DATA_VLD_MASK 0x00000002
#define DIG_SOC_LANE_STAT_REG1_OCTL_RX_DATA_VLD_ACCESS AW_CSR_READ_ONLY
#define DIG_SOC_LANE_STAT_REG1_OCTL_RX_DATA_VLD_RESET_VALUE 0x00000000

 
 
 
#define DIG_SOC_LANE_STAT_REG1_OCTL_RX_LINKEVAL_ACK_OFFSET 0x00000002
#define DIG_SOC_LANE_STAT_REG1_OCTL_RX_LINKEVAL_ACK_BITWIDTH 0x00000001
#define DIG_SOC_LANE_STAT_REG1_OCTL_RX_LINKEVAL_ACK_MASK 0x00000004
#define DIG_SOC_LANE_STAT_REG1_OCTL_RX_LINKEVAL_ACK_ACCESS AW_CSR_READ_ONLY
#define DIG_SOC_LANE_STAT_REG1_OCTL_RX_LINKEVAL_ACK_RESET_VALUE 0x00000000

 
 
 
#define DIG_SOC_LANE_STAT_REG1_OCTL_RX_STATE_ACK_OFFSET 0x00000003
#define DIG_SOC_LANE_STAT_REG1_OCTL_RX_STATE_ACK_BITWIDTH 0x00000001
#define DIG_SOC_LANE_STAT_REG1_OCTL_RX_STATE_ACK_MASK 0x00000008
#define DIG_SOC_LANE_STAT_REG1_OCTL_RX_STATE_ACK_ACCESS AW_CSR_READ_ONLY
#define DIG_SOC_LANE_STAT_REG1_OCTL_RX_STATE_ACK_RESET_VALUE 0x00000000

 
 
 
#define DIG_SOC_LANE_STAT_REG1_OCTL_TX_FIR_ACK_OFFSET 0x00000004
#define DIG_SOC_LANE_STAT_REG1_OCTL_TX_FIR_ACK_BITWIDTH 0x00000001
#define DIG_SOC_LANE_STAT_REG1_OCTL_TX_FIR_ACK_MASK 0x00000010
#define DIG_SOC_LANE_STAT_REG1_OCTL_TX_FIR_ACK_ACCESS AW_CSR_READ_ONLY
#define DIG_SOC_LANE_STAT_REG1_OCTL_TX_FIR_ACK_RESET_VALUE 0x00000000

 
 
 
#define DIG_SOC_LANE_STAT_REG1_OCTL_TX_STATE_ACK_OFFSET 0x00000005
#define DIG_SOC_LANE_STAT_REG1_OCTL_TX_STATE_ACK_BITWIDTH 0x00000001
#define DIG_SOC_LANE_STAT_REG1_OCTL_TX_STATE_ACK_MASK 0x00000020
#define DIG_SOC_LANE_STAT_REG1_OCTL_TX_STATE_ACK_ACCESS AW_CSR_READ_ONLY
#define DIG_SOC_LANE_STAT_REG1_OCTL_TX_STATE_ACK_RESET_VALUE 0x00000000

 
 
 
#define DIG_SOC_LANE_STAT_REG1_OCTL_LOOPBACK_ACK_OFFSET 0x00000006
#define DIG_SOC_LANE_STAT_REG1_OCTL_LOOPBACK_ACK_BITWIDTH 0x00000001
#define DIG_SOC_LANE_STAT_REG1_OCTL_LOOPBACK_ACK_MASK 0x00000040
#define DIG_SOC_LANE_STAT_REG1_OCTL_LOOPBACK_ACK_ACCESS AW_CSR_READ_ONLY
#define DIG_SOC_LANE_STAT_REG1_OCTL_LOOPBACK_ACK_RESET_VALUE 0x00000000

 
 
 
#define DIG_SOC_LANE_STAT_REG1_OCTL_PCIE_TX_RXDET_ACK_OFFSET 0x00000007
#define DIG_SOC_LANE_STAT_REG1_OCTL_PCIE_TX_RXDET_ACK_BITWIDTH 0x00000001
#define DIG_SOC_LANE_STAT_REG1_OCTL_PCIE_TX_RXDET_ACK_MASK 0x00000080
#define DIG_SOC_LANE_STAT_REG1_OCTL_PCIE_TX_RXDET_ACK_ACCESS AW_CSR_READ_ONLY
#define DIG_SOC_LANE_STAT_REG1_OCTL_PCIE_TX_RXDET_ACK_RESET_VALUE 0x00000000

 
 
 
#define DIG_SOC_LANE_STAT_REG1_OCTL_PCIE_TX_RXDET_RESULT_OFFSET 0x00000008
#define DIG_SOC_LANE_STAT_REG1_OCTL_PCIE_TX_RXDET_RESULT_BITWIDTH 0x00000001
#define DIG_SOC_LANE_STAT_REG1_OCTL_PCIE_TX_RXDET_RESULT_MASK 0x00000100
#define DIG_SOC_LANE_STAT_REG1_OCTL_PCIE_TX_RXDET_RESULT_ACCESS AW_CSR_READ_ONLY
#define DIG_SOC_LANE_STAT_REG1_OCTL_PCIE_TX_RXDET_RESULT_RESET_VALUE 0x00000000

 
 
 
#define DIG_SOC_LANE_STAT_REG1_OCTL_ETH_AN_CTRL_AN_RUNNING_OFFSET 0x00000009
#define DIG_SOC_LANE_STAT_REG1_OCTL_ETH_AN_CTRL_AN_RUNNING_BITWIDTH 0x00000001
#define DIG_SOC_LANE_STAT_REG1_OCTL_ETH_AN_CTRL_AN_RUNNING_MASK 0x00000200
#define DIG_SOC_LANE_STAT_REG1_OCTL_ETH_AN_CTRL_AN_RUNNING_ACCESS AW_CSR_READ_ONLY
#define DIG_SOC_LANE_STAT_REG1_OCTL_ETH_AN_CTRL_AN_RUNNING_RESET_VALUE 0x00000000

 
 
 
#define DIG_SOC_LANE_STAT_REG1_OCTL_ETH_AN_CTRL_LT_EN_OFFSET 0x0000000A
#define DIG_SOC_LANE_STAT_REG1_OCTL_ETH_AN_CTRL_LT_EN_BITWIDTH 0x00000002
#define DIG_SOC_LANE_STAT_REG1_OCTL_ETH_AN_CTRL_LT_EN_MASK 0x00000C00
#define DIG_SOC_LANE_STAT_REG1_OCTL_ETH_AN_CTRL_LT_EN_ACCESS AW_CSR_READ_ONLY
#define DIG_SOC_LANE_STAT_REG1_OCTL_ETH_AN_CTRL_LT_EN_RESET_VALUE 0x00000000

 
 
 
#define DIG_SOC_LANE_STAT_REG1_OCTL_ETH_AN_CTRL_POWER_OFFSET 0x0000000C
#define DIG_SOC_LANE_STAT_REG1_OCTL_ETH_AN_CTRL_POWER_BITWIDTH 0x00000001
#define DIG_SOC_LANE_STAT_REG1_OCTL_ETH_AN_CTRL_POWER_MASK 0x00001000
#define DIG_SOC_LANE_STAT_REG1_OCTL_ETH_AN_CTRL_POWER_ACCESS AW_CSR_READ_ONLY
#define DIG_SOC_LANE_STAT_REG1_OCTL_ETH_AN_CTRL_POWER_RESET_VALUE 0x00000000

 
 
 
#define DIG_SOC_LANE_STAT_REG1_OCTL_ETH_AN_CTRL_REQ_OFFSET 0x0000000D
#define DIG_SOC_LANE_STAT_REG1_OCTL_ETH_AN_CTRL_REQ_BITWIDTH 0x00000001
#define DIG_SOC_LANE_STAT_REG1_OCTL_ETH_AN_CTRL_REQ_MASK 0x00002000
#define DIG_SOC_LANE_STAT_REG1_OCTL_ETH_AN_CTRL_REQ_ACCESS AW_CSR_READ_ONLY
#define DIG_SOC_LANE_STAT_REG1_OCTL_ETH_AN_CTRL_REQ_RESET_VALUE 0x00000000

 
 
 
#define DIG_SOC_LANE_STAT_REG1_OCTL_ETH_AN_CTRL_SPEC_OFFSET 0x0000000E
#define DIG_SOC_LANE_STAT_REG1_OCTL_ETH_AN_CTRL_SPEC_BITWIDTH 0x00000005
#define DIG_SOC_LANE_STAT_REG1_OCTL_ETH_AN_CTRL_SPEC_MASK 0x0007C000
#define DIG_SOC_LANE_STAT_REG1_OCTL_ETH_AN_CTRL_SPEC_ACCESS AW_CSR_READ_ONLY
#define DIG_SOC_LANE_STAT_REG1_OCTL_ETH_AN_CTRL_SPEC_RESET_VALUE 0x00000000

 
 
 
#define DIG_SOC_LANE_STAT_REG1_OCTL_ETH_AN_DONE_OFFSET 0x00000013
#define DIG_SOC_LANE_STAT_REG1_OCTL_ETH_AN_DONE_BITWIDTH 0x00000001
#define DIG_SOC_LANE_STAT_REG1_OCTL_ETH_AN_DONE_MASK 0x00080000
#define DIG_SOC_LANE_STAT_REG1_OCTL_ETH_AN_DONE_ACCESS AW_CSR_READ_ONLY
#define DIG_SOC_LANE_STAT_REG1_OCTL_ETH_AN_DONE_RESET_VALUE 0x00000000

 
 
 
#define DIG_SOC_LANE_STAT_REG1_OCTL_ETH_AN_FEC_ENA_OFFSET 0x00000014
#define DIG_SOC_LANE_STAT_REG1_OCTL_ETH_AN_FEC_ENA_BITWIDTH 0x00000001
#define DIG_SOC_LANE_STAT_REG1_OCTL_ETH_AN_FEC_ENA_MASK 0x00100000
#define DIG_SOC_LANE_STAT_REG1_OCTL_ETH_AN_FEC_ENA_ACCESS AW_CSR_READ_ONLY
#define DIG_SOC_LANE_STAT_REG1_OCTL_ETH_AN_FEC_ENA_RESET_VALUE 0x00000000

 
 
 
 
 
#define DIG_SOC_LANE_STAT_REG2_ADDR 0x0200303C
#define DIG_SOC_LANE_STAT_REG2_SIZE 32

 
 
 
#define DIG_SOC_LANE_STAT_REG2_OCTL_ETH_AN_LINK_CONTROL_OFFSET 0x00000000
#define DIG_SOC_LANE_STAT_REG2_OCTL_ETH_AN_LINK_CONTROL_BITWIDTH 0x00000017
#define DIG_SOC_LANE_STAT_REG2_OCTL_ETH_AN_LINK_CONTROL_MASK 0x007FFFFF
#define DIG_SOC_LANE_STAT_REG2_OCTL_ETH_AN_LINK_CONTROL_ACCESS AW_CSR_READ_ONLY
#define DIG_SOC_LANE_STAT_REG2_OCTL_ETH_AN_LINK_CONTROL_RESET_VALUE 0x00000000

 
 
 
#define DIG_SOC_LANE_STAT_REG2_OCTL_ETH_AN_CONSORT_LINK_CONTROL_OFFSET 0x00000017
#define DIG_SOC_LANE_STAT_REG2_OCTL_ETH_AN_CONSORT_LINK_CONTROL_BITWIDTH 0x00000003
#define DIG_SOC_LANE_STAT_REG2_OCTL_ETH_AN_CONSORT_LINK_CONTROL_MASK 0x03800000
#define DIG_SOC_LANE_STAT_REG2_OCTL_ETH_AN_CONSORT_LINK_CONTROL_ACCESS AW_CSR_READ_ONLY
#define DIG_SOC_LANE_STAT_REG2_OCTL_ETH_AN_CONSORT_LINK_CONTROL_RESET_VALUE 0x00000000

 
 
 
#define DIG_SOC_LANE_STAT_REG2_OCTL_ETH_AN_LINK_GOOD_OFFSET 0x0000001A
#define DIG_SOC_LANE_STAT_REG2_OCTL_ETH_AN_LINK_GOOD_BITWIDTH 0x00000001
#define DIG_SOC_LANE_STAT_REG2_OCTL_ETH_AN_LINK_GOOD_MASK 0x04000000
#define DIG_SOC_LANE_STAT_REG2_OCTL_ETH_AN_LINK_GOOD_ACCESS AW_CSR_READ_ONLY
#define DIG_SOC_LANE_STAT_REG2_OCTL_ETH_AN_LINK_GOOD_RESET_VALUE 0x00000000

 
 
 
#define DIG_SOC_LANE_STAT_REG2_OCTL_ETH_AN_NEWPAGE_OFFSET 0x0000001B
#define DIG_SOC_LANE_STAT_REG2_OCTL_ETH_AN_NEWPAGE_BITWIDTH 0x00000001
#define DIG_SOC_LANE_STAT_REG2_OCTL_ETH_AN_NEWPAGE_MASK 0x08000000
#define DIG_SOC_LANE_STAT_REG2_OCTL_ETH_AN_NEWPAGE_ACCESS AW_CSR_READ_ONLY
#define DIG_SOC_LANE_STAT_REG2_OCTL_ETH_AN_NEWPAGE_RESET_VALUE 0x00000000

 
 
 
#define DIG_SOC_LANE_STAT_REG2_OCTL_ETH_AN_RS_FEC_ENA_OFFSET 0x0000001C
#define DIG_SOC_LANE_STAT_REG2_OCTL_ETH_AN_RS_FEC_ENA_BITWIDTH 0x00000001
#define DIG_SOC_LANE_STAT_REG2_OCTL_ETH_AN_RS_FEC_ENA_MASK 0x10000000
#define DIG_SOC_LANE_STAT_REG2_OCTL_ETH_AN_RS_FEC_ENA_ACCESS AW_CSR_READ_ONLY
#define DIG_SOC_LANE_STAT_REG2_OCTL_ETH_AN_RS_FEC_ENA_RESET_VALUE 0x00000000

 
 
 
#define DIG_SOC_LANE_STAT_REG2_OCTL_ETH_AN_CTRL_ACK_OFFSET 0x0000001D
#define DIG_SOC_LANE_STAT_REG2_OCTL_ETH_AN_CTRL_ACK_BITWIDTH 0x00000001
#define DIG_SOC_LANE_STAT_REG2_OCTL_ETH_AN_CTRL_ACK_MASK 0x20000000
#define DIG_SOC_LANE_STAT_REG2_OCTL_ETH_AN_CTRL_ACK_ACCESS AW_CSR_READ_ONLY
#define DIG_SOC_LANE_STAT_REG2_OCTL_ETH_AN_CTRL_ACK_RESET_VALUE 0x00000000

 
 
 
#define DIG_SOC_LANE_STAT_REG2_OCTL_ETH_AN_TR_DISABLE_OFFSET 0x0000001E
#define DIG_SOC_LANE_STAT_REG2_OCTL_ETH_AN_TR_DISABLE_BITWIDTH 0x00000001
#define DIG_SOC_LANE_STAT_REG2_OCTL_ETH_AN_TR_DISABLE_MASK 0x40000000
#define DIG_SOC_LANE_STAT_REG2_OCTL_ETH_AN_TR_DISABLE_ACCESS AW_CSR_READ_ONLY
#define DIG_SOC_LANE_STAT_REG2_OCTL_ETH_AN_TR_DISABLE_RESET_VALUE 0x00000000

 
 
 
 
 
#define DIG_SOC_LANE_STAT_REG3_ADDR 0x02003040
#define DIG_SOC_LANE_STAT_REG3_SIZE 32

 
 
 
#define DIG_SOC_LANE_STAT_REG3_ODAT_RX_SIGNAL_DETECT_A_OFFSET 0x00000000
#define DIG_SOC_LANE_STAT_REG3_ODAT_RX_SIGNAL_DETECT_A_BITWIDTH 0x00000001
#define DIG_SOC_LANE_STAT_REG3_ODAT_RX_SIGNAL_DETECT_A_MASK 0x00000001
#define DIG_SOC_LANE_STAT_REG3_ODAT_RX_SIGNAL_DETECT_A_ACCESS AW_CSR_READ_ONLY
#define DIG_SOC_LANE_STAT_REG3_ODAT_RX_SIGNAL_DETECT_A_RESET_VALUE 0x00000000

 
 
 
#define DIG_SOC_LANE_STAT_REG3_OCTL_PCIE_TX_LEVEL_ACK_OFFSET 0x00000001
#define DIG_SOC_LANE_STAT_REG3_OCTL_PCIE_TX_LEVEL_ACK_BITWIDTH 0x00000001
#define DIG_SOC_LANE_STAT_REG3_OCTL_PCIE_TX_LEVEL_ACK_MASK 0x00000002
#define DIG_SOC_LANE_STAT_REG3_OCTL_PCIE_TX_LEVEL_ACK_ACCESS AW_CSR_READ_ONLY
#define DIG_SOC_LANE_STAT_REG3_OCTL_PCIE_TX_LEVEL_ACK_RESET_VALUE 0x00000000

 
 
 
#define DIG_SOC_LANE_STAT_REG3_OCTL_PCIE_RX_MARGIN_ACK_OFFSET 0x00000002
#define DIG_SOC_LANE_STAT_REG3_OCTL_PCIE_RX_MARGIN_ACK_BITWIDTH 0x00000001
#define DIG_SOC_LANE_STAT_REG3_OCTL_PCIE_RX_MARGIN_ACK_MASK 0x00000004
#define DIG_SOC_LANE_STAT_REG3_OCTL_PCIE_RX_MARGIN_ACK_ACCESS AW_CSR_READ_ONLY
#define DIG_SOC_LANE_STAT_REG3_OCTL_PCIE_RX_MARGIN_ACK_RESET_VALUE 0x00000000

 
 
 
#define DIG_SOC_LANE_STAT_REG3_ODAT_RX_BYPASS_A_OFFSET 0x00000003
#define DIG_SOC_LANE_STAT_REG3_ODAT_RX_BYPASS_A_BITWIDTH 0x00000002
#define DIG_SOC_LANE_STAT_REG3_ODAT_RX_BYPASS_A_MASK 0x00000018
#define DIG_SOC_LANE_STAT_REG3_ODAT_RX_BYPASS_A_ACCESS AW_CSR_READ_ONLY
#define DIG_SOC_LANE_STAT_REG3_ODAT_RX_BYPASS_A_RESET_VALUE 0x00000000

 
 
 
#define DIG_SOC_LANE_STAT_REG3_OCTL_RX_LINKEVAL_FOM_OFFSET 0x00000005
#define DIG_SOC_LANE_STAT_REG3_OCTL_RX_LINKEVAL_FOM_BITWIDTH 0x00000008
#define DIG_SOC_LANE_STAT_REG3_OCTL_RX_LINKEVAL_FOM_MASK 0x00001FE0
#define DIG_SOC_LANE_STAT_REG3_OCTL_RX_LINKEVAL_FOM_ACCESS AW_CSR_READ_ONLY
#define DIG_SOC_LANE_STAT_REG3_OCTL_RX_LINKEVAL_FOM_RESET_VALUE 0x00000000

 
 
 
#define DIG_SOC_LANE_STAT_REG3_OCTL_RX_LINKEVAL_DIR_OFFSET 0x0000000D
#define DIG_SOC_LANE_STAT_REG3_OCTL_RX_LINKEVAL_DIR_BITWIDTH 0x0000000A
#define DIG_SOC_LANE_STAT_REG3_OCTL_RX_LINKEVAL_DIR_MASK 0x007FE000
#define DIG_SOC_LANE_STAT_REG3_OCTL_RX_LINKEVAL_DIR_ACCESS AW_CSR_READ_ONLY
#define DIG_SOC_LANE_STAT_REG3_OCTL_RX_LINKEVAL_DIR_RESET_VALUE 0x00000000

 
 
 
 
 
#define LOOPBACK_CNTRL_ADDR 0x02003044
#define LOOPBACK_CNTRL_SIZE 32

 
 
 
 
#define LOOPBACK_CNTRL_TX_BITCK_LOOPBACK_ENA_NT_OFFSET 0x00000000
#define LOOPBACK_CNTRL_TX_BITCK_LOOPBACK_ENA_NT_BITWIDTH 0x00000001
#define LOOPBACK_CNTRL_TX_BITCK_LOOPBACK_ENA_NT_MASK 0x00000001
#define LOOPBACK_CNTRL_TX_BITCK_LOOPBACK_ENA_NT_ACCESS AW_CSR_READ_WRITE
#define LOOPBACK_CNTRL_TX_BITCK_LOOPBACK_ENA_NT_RESET_VALUE 0x00000000

 
 
 
#define LOOPBACK_CNTRL_TX_FES_LOOPBACK_ENA_NT_OFFSET 0x00000001
#define LOOPBACK_CNTRL_TX_FES_LOOPBACK_ENA_NT_BITWIDTH 0x00000001
#define LOOPBACK_CNTRL_TX_FES_LOOPBACK_ENA_NT_MASK 0x00000002
#define LOOPBACK_CNTRL_TX_FES_LOOPBACK_ENA_NT_ACCESS AW_CSR_READ_WRITE
#define LOOPBACK_CNTRL_TX_FES_LOOPBACK_ENA_NT_RESET_VALUE 0x00000000

 
 
 
#define LOOPBACK_CNTRL_TX_NES_LOOPBACK_ENA_NT_OFFSET 0x00000002
#define LOOPBACK_CNTRL_TX_NES_LOOPBACK_ENA_NT_BITWIDTH 0x00000001
#define LOOPBACK_CNTRL_TX_NES_LOOPBACK_ENA_NT_MASK 0x00000004
#define LOOPBACK_CNTRL_TX_NES_LOOPBACK_ENA_NT_ACCESS AW_CSR_READ_WRITE
#define LOOPBACK_CNTRL_TX_NES_LOOPBACK_ENA_NT_RESET_VALUE 0x00000000

 
 
 
 
#define LOOPBACK_CNTRL_RX_BITCK_LOOPBACK_ENA_NT_OFFSET 0x00000003
#define LOOPBACK_CNTRL_RX_BITCK_LOOPBACK_ENA_NT_BITWIDTH 0x00000001
#define LOOPBACK_CNTRL_RX_BITCK_LOOPBACK_ENA_NT_MASK 0x00000008
#define LOOPBACK_CNTRL_RX_BITCK_LOOPBACK_ENA_NT_ACCESS AW_CSR_READ_WRITE
#define LOOPBACK_CNTRL_RX_BITCK_LOOPBACK_ENA_NT_RESET_VALUE 0x00000000

 
 
 
 
#define LOOPBACK_CNTRL_RX_FES_LOOPBACK_ENA_NT_OFFSET 0x00000004
#define LOOPBACK_CNTRL_RX_FES_LOOPBACK_ENA_NT_BITWIDTH 0x00000001
#define LOOPBACK_CNTRL_RX_FES_LOOPBACK_ENA_NT_MASK 0x00000010
#define LOOPBACK_CNTRL_RX_FES_LOOPBACK_ENA_NT_ACCESS AW_CSR_READ_WRITE
#define LOOPBACK_CNTRL_RX_FES_LOOPBACK_ENA_NT_RESET_VALUE 0x00000000

 
 
 
 
#define LOOPBACK_CNTRL_RX_NES_LOOPBACK_ENA_NT_OFFSET 0x00000005
#define LOOPBACK_CNTRL_RX_NES_LOOPBACK_ENA_NT_BITWIDTH 0x00000001
#define LOOPBACK_CNTRL_RX_NES_LOOPBACK_ENA_NT_MASK 0x00000020
#define LOOPBACK_CNTRL_RX_NES_LOOPBACK_ENA_NT_ACCESS AW_CSR_READ_WRITE
#define LOOPBACK_CNTRL_RX_NES_LOOPBACK_ENA_NT_RESET_VALUE 0x00000000

 
 
 
#define LOOPBACK_CNTRL_ENA_NT_OFFSET 0x00000006
#define LOOPBACK_CNTRL_ENA_NT_BITWIDTH 0x00000001
#define LOOPBACK_CNTRL_ENA_NT_MASK 0x00000040
#define LOOPBACK_CNTRL_ENA_NT_ACCESS AW_CSR_READ_WRITE
#define LOOPBACK_CNTRL_ENA_NT_RESET_VALUE 0x00000000

#endif  
