// Seed: 3427994423
module module_0 (
    input supply1 id_0
);
  wand id_2;
  always id_2 = 1'b0;
  assign id_2 = id_2;
  logic [7:0] id_3, id_4, id_5, id_6, id_7, id_8;
  assign id_8[(1'b0)] = id_5;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    input wand id_2,
    input tri0 id_3,
    input supply0 id_4,
    output tri1 id_5,
    output logic id_6
);
  always $display(1);
  always
    if (id_3) begin : LABEL_0
      id_6 = 1'd0 ^ id_2;
    end else id_6 <= 1;
  assign id_6 = 1;
  assign id_6 = 1'b0;
  module_0 modCall_1 (id_3);
endmodule
