# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Timer.srcs/sources_1/new/Timer.vhd" \
"../../../../Timer.srcs/sim_1/new/Timer_TB.vhd" \

# Do not sort compile order
nosort
