################################################################################
#
# This file has been generated by SpyGlass:
#     Report Created by: m107061552
#     Report Created on: Thu Jan  9 18:40:08 2020
#     Working Directory: /home/m107/m107061552/ICLAB/ICLAB-FINAL-vector-processor/source
#     Report Location  : ./spyglass-1/lint/lint_abstract/spyglass_reports/SpyGlass/elab_summary.rpt
#     SpyGlass Version : SpyGlass_vO-2018.09-SP2
#     Policy Name      : SpyGlass(SpyGlass_vO-2018.09-SP2)
#     Comment          : This report contains RTL and Elaborated names along with parameter values
#
################################################################################

================================================================================
Elaborated Name: 'top'
    (RTL Design Unit name: 'top', top.v:1)
     Parameters (Total: 0)
     Instances (Total: 1): top_pipe.top0 

================================================================================

Elaborated Name: 'IF_stage'
    (RTL Design Unit name: 'IF_stage', IF_stage.v:1)
     Parameters (Total: 0)
     Instances (Total: 1): top_pipe.top0.IF_stage 

================================================================================

Elaborated Name: 'PC'
    (RTL Design Unit name: 'PC', PC.v:1)
     Parameters (Total: 3)
         ST_PC_IDLE = 0 (default: 2'b00)
         ST_PC_LOAD = 1 (default: 2'b01)
         ST_PC_RUN  = 2 (default: 2'b10)
     Instances (Total: 1): top_pipe.top0.IF_stage.PC 

================================================================================

Elaborated Name: 'IF_ID'
    (RTL Design Unit name: 'IF_ID', IF_ID.v:1)
     Parameters (Total: 0)
     Instances (Total: 1): top_pipe.top0.IF_ID 

================================================================================

Elaborated Name: 'ID_stage'
    (RTL Design Unit name: 'ID_stage', ID_stage.v:1)
     Parameters (Total: 0)
     Instances (Total: 1): top_pipe.top0.ID_stage 

================================================================================

Elaborated Name: 'regfile'
    (RTL Design Unit name: 'regfile', regfile.v:1)
     Parameters (Total: 2)
         dw = 32 (default: 32)
         aw = 5 (default: 5)
     Instances (Total: 1): top_pipe.top0.ID_stage.regfile 

================================================================================

Elaborated Name: 'controller'
    (RTL Design Unit name: 'controller', controller.v:1)
     Parameters (Total: 3)
         NORMAL = 0 (default: 2'b00)
         BEQ_IN = 1 (default: 2'b01)
         EQUAL  = 2 (default: 2'b10)
     Instances (Total: 1): top_pipe.top0.ID_stage.controller 

================================================================================

Elaborated Name: 'ID_EXE'
    (RTL Design Unit name: 'ID_EXE', ID_EXE.v:1)
     Parameters (Total: 0)
     Instances (Total: 1): top_pipe.top0.ID_EXE 

================================================================================

Elaborated Name: 'EXE_stage'
    (RTL Design Unit name: 'EXE_stage', EXE_stage.v:1)
     Parameters (Total: 0)
     Instances (Total: 1): top_pipe.top0.EXE_stage 

================================================================================

Elaborated Name: 'alu'
    (RTL Design Unit name: 'alu', alu.v:1)
     Parameters (Total: 6)
         ADD_V = 48 (default: 6'b110000)
         SUB_V = 49 (default: 6'b110001)
         AND_V = 50 (default: 6'b110010)
         OR_V  = 51 (default: 6'b110011)
         XOR_V = 52 (default: 6'b110100)
         MUL_V = 53 (default: 6'b110101)
     Instances (Total: 1): top_pipe.top0.EXE_stage.alu 

================================================================================

Elaborated Name: 'EX_MEM'
    (RTL Design Unit name: 'EX_MEM', EX_MEM.v:1)
     Parameters (Total: 0)
     Instances (Total: 1): top_pipe.top0.EX_MEM 

================================================================================

Elaborated Name: 'MEM_WB_stage'
    (RTL Design Unit name: 'MEM_WB_stage', MEM_WB_stage.v:1)
     Parameters (Total: 0)
     Instances (Total: 1): top_pipe.top0.MEM_WB_stage 

================================================================================

Elaborated Name: 'WB_stage'
    (RTL Design Unit name: 'WB_stage', WB_stage.v:1)
     Parameters (Total: 0)
     Instances (Total: 1): top_pipe.top0.WB_stage 

================================================================================

Elaborated Name: 'top_pipe'
    (RTL Design Unit name: 'top_pipe', top_pipe.v:1)
     Parameters (Total: 0)
================================================================================
