/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [31:0] _00_;
  reg [6:0] _01_;
  reg [18:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  reg [6:0] celloutsig_0_20z;
  wire [7:0] celloutsig_0_21z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire [6:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [23:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  reg [2:0] celloutsig_1_4z;
  wire [23:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [8:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_8z = celloutsig_1_3z ? celloutsig_1_2z : in_data[153];
  assign celloutsig_1_9z = celloutsig_1_7z[8] ? celloutsig_1_8z : celloutsig_1_7z[8];
  assign celloutsig_1_18z = celloutsig_1_17z ? in_data[104] : celloutsig_1_7z[2];
  assign celloutsig_0_10z = in_data[80] ? celloutsig_0_7z[0] : celloutsig_0_0z[3];
  assign celloutsig_0_1z = celloutsig_0_0z[2] ? celloutsig_0_0z[2] : celloutsig_0_0z[15];
  assign celloutsig_0_14z = celloutsig_0_9z[3] ? celloutsig_0_3z : celloutsig_0_1z;
  assign celloutsig_1_2z = celloutsig_1_0z ? celloutsig_1_1z[5] : celloutsig_1_1z[6];
  assign celloutsig_1_3z = celloutsig_1_0z ? celloutsig_1_0z : in_data[138];
  always_ff @(negedge clkin_data[128], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _00_ <= 32'd0;
    else _00_ <= { celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_1z, in_data[9:7], celloutsig_0_9z[3], in_data[5:4], celloutsig_0_9z[0], celloutsig_0_19z, 2'h3, celloutsig_0_7z[0], celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_19z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_2z, in_data[9:7], celloutsig_0_9z[3], in_data[5:4], celloutsig_0_9z[0] };
  always_ff @(posedge clkin_data[96], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _01_ <= 7'h00;
    else _01_ <= { _00_[7:2], celloutsig_0_1z };
  assign celloutsig_1_7z = { in_data[186:185], celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_4z } ~^ in_data[109:101];
  assign celloutsig_0_6z = in_data[40:37] ~^ { celloutsig_0_0z[14:13], celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_21z = in_data[91:84] ~^ { celloutsig_0_19z, celloutsig_0_20z };
  assign celloutsig_1_1z = in_data[115:108] ~^ { in_data[140:134], celloutsig_1_0z };
  assign celloutsig_1_6z = ~((celloutsig_1_4z[2] & celloutsig_1_2z) | celloutsig_1_0z);
  assign celloutsig_1_10z = ~((celloutsig_1_7z[3] & celloutsig_1_0z) | celloutsig_1_5z[21]);
  assign celloutsig_0_3z = ~((celloutsig_0_0z[11] & celloutsig_0_1z) | celloutsig_0_2z);
  assign celloutsig_1_12z = ~((celloutsig_1_11z[13] & celloutsig_1_8z) | celloutsig_1_0z);
  assign celloutsig_1_15z = ~((celloutsig_1_6z & celloutsig_1_12z) | celloutsig_1_4z[2]);
  assign celloutsig_1_17z = ~((celloutsig_1_6z & celloutsig_1_15z) | celloutsig_1_3z);
  assign celloutsig_1_19z = ~((celloutsig_1_0z & celloutsig_1_12z) | celloutsig_1_10z);
  assign celloutsig_0_4z = ~((in_data[59] & celloutsig_0_0z[12]) | celloutsig_0_3z);
  assign celloutsig_0_5z = ~((in_data[85] & in_data[15]) | celloutsig_0_4z);
  assign celloutsig_0_19z = ~((celloutsig_0_5z & celloutsig_0_5z) | celloutsig_0_0z[14]);
  assign celloutsig_0_12z = ~((celloutsig_0_5z & celloutsig_0_2z) | celloutsig_0_0z[4]);
  assign celloutsig_0_17z = ~((celloutsig_0_2z & celloutsig_0_12z) | _01_[6]);
  assign celloutsig_1_0z = ~((in_data[178] & in_data[121]) | in_data[167]);
  assign celloutsig_0_2z = ~((in_data[87] & in_data[18]) | celloutsig_0_1z);
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_0z = 19'h00000;
    else if (!clkin_data[0]) celloutsig_0_0z = in_data[36:18];
  always_latch
    if (!clkin_data[64]) celloutsig_1_4z = 3'h0;
    else if (!clkin_data[32]) celloutsig_1_4z = { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_20z = 7'h00;
    else if (!clkin_data[0]) celloutsig_0_20z = { celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_17z, celloutsig_0_19z };
  assign celloutsig_0_7z[0] = celloutsig_0_3z ~^ celloutsig_0_6z[0];
  assign { celloutsig_1_5z[0], celloutsig_1_5z[23:9] } = { celloutsig_1_2z, in_data[162:148] } ~^ { celloutsig_1_0z, in_data[119:114], celloutsig_1_3z, celloutsig_1_1z };
  assign { celloutsig_0_9z[0], celloutsig_0_9z[3] } = { celloutsig_0_1z, in_data[6] } ~^ { celloutsig_0_7z[0], celloutsig_0_7z[0] };
  assign { celloutsig_1_11z[0], celloutsig_1_11z[23:9] } = { celloutsig_1_5z[0], celloutsig_1_5z[23:9] } ~^ { celloutsig_1_9z, celloutsig_1_1z[5:1], celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_7z[2:1] = 2'h3;
  assign { celloutsig_0_9z[6:4], celloutsig_0_9z[2:1] } = { in_data[9:7], in_data[5:4] };
  assign celloutsig_1_11z[8:1] = celloutsig_1_1z;
  assign celloutsig_1_5z[8:1] = 8'hff;
  assign { out_data[128], out_data[96], out_data[38:32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_20z, celloutsig_0_21z };
endmodule
