#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Fri Feb 28 14:11:18 2014
# Process ID: 18666
# Log file: /home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/planAhead.log
# Journal file: /home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source ./planAhead/leon3mp_planAhead.tcl
# create_project leon3-digilent-nexys4 ./planAhead/leon3-digilent-nexys4 -part XC7A100T-csg324-2 -force
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2652.145 ; gain = 23.145
# set_property target_simulator ISim [current_project]
# set_property top_lib work [current_fileset]
# set_property top_arch rtl [current_fileset]
# set_property top leon3mp [current_fileset]
# set_property target_language VHDL [current_project]
# create_fileset -simset sim_leon3-digilent-nexys4
# set_property top testbench [get_filesets sim_leon3-digilent-nexys4]
# source ./compile.planAhead
## read_vhdl -library grlib ../../lib/grlib/stdlib/version.vhd
## read_vhdl -library grlib ../../lib/grlib/stdlib/config_types.vhd
## read_vhdl -library grlib ../../lib/grlib/stdlib/config.vhd
## read_vhdl -library grlib ../../lib/grlib/stdlib/stdlib.vhd
## add_files -fileset sim_leon3-digilent-nexys4 -norecurse ../../lib/grlib/stdlib/stdio.vhd
## set_property library grlib [get_files ../../lib/grlib/stdlib/stdio.vhd]
## add_files -fileset sim_leon3-digilent-nexys4 -norecurse ../../lib/grlib/stdlib/testlib.vhd
## set_property library grlib [get_files ../../lib/grlib/stdlib/testlib.vhd]
## add_files -fileset sim_leon3-digilent-nexys4 -norecurse ../../lib/grlib/util/util.vhd
## set_property library grlib [get_files ../../lib/grlib/util/util.vhd]
## read_vhdl -library grlib ../../lib/grlib/sparc/sparc.vhd
## add_files -fileset sim_leon3-digilent-nexys4 -norecurse ../../lib/grlib/sparc/sparc_disas.vhd
## set_property library grlib [get_files ../../lib/grlib/sparc/sparc_disas.vhd]
## add_files -fileset sim_leon3-digilent-nexys4 -norecurse ../../lib/grlib/sparc/cpu_disas.vhd
## set_property library grlib [get_files ../../lib/grlib/sparc/cpu_disas.vhd]
## read_vhdl -library grlib ../../lib/grlib/modgen/multlib.vhd
## read_vhdl -library grlib ../../lib/grlib/modgen/leaves.vhd
## read_vhdl -library grlib ../../lib/grlib/amba/amba.vhd
## read_vhdl -library grlib ../../lib/grlib/amba/devices.vhd
## read_vhdl -library grlib ../../lib/grlib/amba/defmst.vhd
## read_vhdl -library grlib ../../lib/grlib/amba/apbctrl.vhd
## read_vhdl -library grlib ../../lib/grlib/amba/ahbctrl.vhd
## read_vhdl -library grlib ../../lib/grlib/amba/dma2ahb_pkg.vhd
## read_vhdl -library grlib ../../lib/grlib/amba/dma2ahb.vhd
## read_vhdl -library grlib ../../lib/grlib/amba/ahbmst.vhd
## add_files -fileset sim_leon3-digilent-nexys4 -norecurse ../../lib/grlib/amba/dma2ahb_tp.vhd
## set_property library grlib [get_files ../../lib/grlib/amba/dma2ahb_tp.vhd]
## add_files -fileset sim_leon3-digilent-nexys4 -norecurse ../../lib/grlib/amba/amba_tp.vhd
## set_property library grlib [get_files ../../lib/grlib/amba/amba_tp.vhd]
## add_files -fileset sim_leon3-digilent-nexys4 -norecurse ../../lib/tech/unisim/ise/unisim_VPKG.vhd
## set_property library unisim [get_files ../../lib/tech/unisim/ise/unisim_VPKG.vhd]
## add_files -fileset sim_leon3-digilent-nexys4 -norecurse ../../lib/tech/unisim/ise/unisim_VCOMP.vhd
## set_property library unisim [get_files ../../lib/tech/unisim/ise/unisim_VCOMP.vhd]
## add_files -fileset sim_leon3-digilent-nexys4 -norecurse ../../lib/tech/unisim/ise/simple_simprim.vhd
## set_property library unisim [get_files ../../lib/tech/unisim/ise/simple_simprim.vhd]
## add_files -fileset sim_leon3-digilent-nexys4 -norecurse ../../lib/tech/unisim/ise/unisim_VITAL.vhd
## set_property library unisim [get_files ../../lib/tech/unisim/ise/unisim_VITAL.vhd]
## add_files -fileset sim_leon3-digilent-nexys4 -norecurse ../../lib/synplify/sim/synplify.vhd
## set_property library synplify [get_files ../../lib/synplify/sim/synplify.vhd]
## add_files -fileset sim_leon3-digilent-nexys4 -norecurse ../../lib/synplify/sim/synattr.vhd
## set_property library synplify [get_files ../../lib/synplify/sim/synattr.vhd]
## read_vhdl -library techmap ../../lib/techmap/gencomp/gencomp.vhd
## read_vhdl -library techmap ../../lib/techmap/gencomp/netcomp.vhd
## read_vhdl -library techmap ../../lib/techmap/inferred/memory_inferred.vhd
## read_vhdl -library techmap ../../lib/techmap/inferred/ddr_inferred.vhd
## read_vhdl -library techmap ../../lib/techmap/inferred/mul_inferred.vhd
## read_vhdl -library techmap ../../lib/techmap/inferred/ddr_phy_inferred.vhd
## read_vhdl -library techmap ../../lib/techmap/inferred/ddrphy_datapath.vhd
## add_files -fileset sim_leon3-digilent-nexys4 -norecurse ../../lib/techmap/inferred/sim_pll.vhd
## set_property library techmap [get_files ../../lib/techmap/inferred/sim_pll.vhd]
## add_files -fileset sim_leon3-digilent-nexys4 -norecurse ../../lib/techmap/inferred/lpddr2_phy_inferred.vhd
## set_property library techmap [get_files ../../lib/techmap/inferred/lpddr2_phy_inferred.vhd]
## read_vhdl -library techmap ../../lib/techmap/unisim/memory_virtex.vhd
## read_vhdl -library techmap ../../lib/techmap/unisim/memory_unisim.vhd
## read_vhdl -library techmap ../../lib/techmap/unisim/buffer_unisim.vhd
## read_vhdl -library techmap ../../lib/techmap/unisim/pads_unisim.vhd
## read_vhdl -library techmap ../../lib/techmap/unisim/clkgen_virtex.vhd
## read_vhdl -library techmap ../../lib/techmap/unisim/clkgen_unisim.vhd
## read_vhdl -library techmap ../../lib/techmap/unisim/tap_unisim.vhd
## read_vhdl -library techmap ../../lib/techmap/unisim/ddr_unisim.vhd
## read_vhdl -library techmap ../../lib/techmap/unisim/ddr_phy_unisim.vhd
## read_vhdl -library techmap ../../lib/techmap/unisim/sysmon_unisim.vhd
## read_vhdl -library techmap ../../lib/techmap/unisim/mul_unisim.vhd
## read_vhdl -library techmap ../../lib/techmap/unisim/spictrl_unisim.vhd
## read_vhdl -library techmap ../../lib/techmap/maps/allclkgen.vhd
## read_vhdl -library techmap ../../lib/techmap/maps/allddr.vhd
## read_vhdl -library techmap ../../lib/techmap/maps/allmem.vhd
## read_vhdl -library techmap ../../lib/techmap/maps/allmul.vhd
## read_vhdl -library techmap ../../lib/techmap/maps/allpads.vhd
## read_vhdl -library techmap ../../lib/techmap/maps/alltap.vhd
## read_vhdl -library techmap ../../lib/techmap/maps/clkgen.vhd
## read_vhdl -library techmap ../../lib/techmap/maps/clkmux.vhd
## read_vhdl -library techmap ../../lib/techmap/maps/clkand.vhd
## read_vhdl -library techmap ../../lib/techmap/maps/ddr_ireg.vhd
## read_vhdl -library techmap ../../lib/techmap/maps/ddr_oreg.vhd
## read_vhdl -library techmap ../../lib/techmap/maps/ddrphy.vhd
## read_vhdl -library techmap ../../lib/techmap/maps/syncram.vhd
## read_vhdl -library techmap ../../lib/techmap/maps/syncram64.vhd
## read_vhdl -library techmap ../../lib/techmap/maps/syncram_2p.vhd
## read_vhdl -library techmap ../../lib/techmap/maps/syncram_dp.vhd
## read_vhdl -library techmap ../../lib/techmap/maps/regfile_3p.vhd
## read_vhdl -library techmap ../../lib/techmap/maps/tap.vhd
## read_vhdl -library techmap ../../lib/techmap/maps/techbuf.vhd
## read_vhdl -library techmap ../../lib/techmap/maps/nandtree.vhd
## read_vhdl -library techmap ../../lib/techmap/maps/clkpad.vhd
## read_vhdl -library techmap ../../lib/techmap/maps/clkpad_ds.vhd
## read_vhdl -library techmap ../../lib/techmap/maps/inpad.vhd
## read_vhdl -library techmap ../../lib/techmap/maps/inpad_ds.vhd
## read_vhdl -library techmap ../../lib/techmap/maps/iodpad.vhd
## read_vhdl -library techmap ../../lib/techmap/maps/iopad.vhd
## read_vhdl -library techmap ../../lib/techmap/maps/iopad_ds.vhd
## read_vhdl -library techmap ../../lib/techmap/maps/lvds_combo.vhd
## read_vhdl -library techmap ../../lib/techmap/maps/odpad.vhd
## read_vhdl -library techmap ../../lib/techmap/maps/outpad.vhd
## read_vhdl -library techmap ../../lib/techmap/maps/outpad_ds.vhd
## read_vhdl -library techmap ../../lib/techmap/maps/toutpad.vhd
## read_vhdl -library techmap ../../lib/techmap/maps/skew_outpad.vhd
## read_vhdl -library techmap ../../lib/techmap/maps/grlfpw_net.vhd
## read_vhdl -library techmap ../../lib/techmap/maps/grfpw_net.vhd
## read_vhdl -library techmap ../../lib/techmap/maps/leon4_net.vhd
## read_vhdl -library techmap ../../lib/techmap/maps/mul_61x61.vhd
## read_vhdl -library techmap ../../lib/techmap/maps/cpu_disas_net.vhd
## read_vhdl -library techmap ../../lib/techmap/maps/ringosc.vhd
## read_vhdl -library techmap ../../lib/techmap/maps/system_monitor.vhd
## read_vhdl -library techmap ../../lib/techmap/maps/grgates.vhd
## read_vhdl -library techmap ../../lib/techmap/maps/inpad_ddr.vhd
## read_vhdl -library techmap ../../lib/techmap/maps/outpad_ddr.vhd
## read_vhdl -library techmap ../../lib/techmap/maps/iopad_ddr.vhd
## read_vhdl -library techmap ../../lib/techmap/maps/syncram128bw.vhd
## read_vhdl -library techmap ../../lib/techmap/maps/syncram256bw.vhd
## read_vhdl -library techmap ../../lib/techmap/maps/syncram128.vhd
## read_vhdl -library techmap ../../lib/techmap/maps/syncram156bw.vhd
## read_vhdl -library techmap ../../lib/techmap/maps/techmult.vhd
## read_vhdl -library techmap ../../lib/techmap/maps/spictrl_net.vhd
## read_vhdl -library techmap ../../lib/techmap/maps/scanreg.vhd
## read_vhdl -library techmap ../../lib/techmap/maps/syncrambw.vhd
## read_vhdl -library techmap ../../lib/techmap/maps/syncram_2pbw.vhd
## read_vhdl -library techmap ../../lib/techmap/maps/sdram_phy.vhd
## read_vhdl -library techmap ../../lib/techmap/maps/syncreg.vhd
## read_vhdl -library techmap ../../lib/techmap/maps/clkinv.vhd
## read_vhdl -library eth ../../lib/eth/comp/ethcomp.vhd
## read_vhdl -library eth ../../lib/eth/core/greth_pkg.vhd
## read_vhdl -library eth ../../lib/eth/core/eth_rstgen.vhd
## read_vhdl -library eth ../../lib/eth/core/eth_edcl_ahb_mst.vhd
## read_vhdl -library eth ../../lib/eth/core/eth_ahb_mst.vhd
## read_vhdl -library eth ../../lib/eth/core/greth_tx.vhd
## read_vhdl -library eth ../../lib/eth/core/greth_rx.vhd
## read_vhdl -library eth ../../lib/eth/core/grethc.vhd
## read_vhdl -library eth ../../lib/eth/wrapper/greth_gen.vhd
## read_vhdl -library eth ../../lib/eth/wrapper/greth_gbit_gen.vhd
## read_vhdl -library opencores ../../lib/opencores/i2c/i2c_master_bit_ctrl.vhd
## read_vhdl -library opencores ../../lib/opencores/i2c/i2c_master_byte_ctrl.vhd
## read_vhdl -library opencores ../../lib/opencores/i2c/i2coc.vhd
## read_vhdl -library gaisler ../../lib/gaisler/arith/arith.vhd
## read_vhdl -library gaisler ../../lib/gaisler/arith/mul32.vhd
## read_vhdl -library gaisler ../../lib/gaisler/arith/div32.vhd
## read_vhdl -library gaisler ../../lib/gaisler/memctrl/memctrl.vhd
## read_vhdl -library gaisler ../../lib/gaisler/memctrl/sdctrl.vhd
## read_vhdl -library gaisler ../../lib/gaisler/memctrl/sdctrl64.vhd
## read_vhdl -library gaisler ../../lib/gaisler/memctrl/sdmctrl.vhd
## read_vhdl -library gaisler ../../lib/gaisler/memctrl/srctrl.vhd
## read_vhdl -library gaisler ../../lib/gaisler/srmmu/mmuconfig.vhd
## read_vhdl -library gaisler ../../lib/gaisler/srmmu/mmuiface.vhd
## read_vhdl -library gaisler ../../lib/gaisler/srmmu/libmmu.vhd
## read_vhdl -library gaisler ../../lib/gaisler/srmmu/mmutlbcam.vhd
## read_vhdl -library gaisler ../../lib/gaisler/srmmu/mmulrue.vhd
## read_vhdl -library gaisler ../../lib/gaisler/srmmu/mmulru.vhd
## read_vhdl -library gaisler ../../lib/gaisler/srmmu/mmutlb.vhd
## read_vhdl -library gaisler ../../lib/gaisler/srmmu/mmutw.vhd
## read_vhdl -library gaisler ../../lib/gaisler/srmmu/mmu.vhd
## read_vhdl -library gaisler ../../lib/gaisler/leon3/leon3.vhd
## read_vhdl -library gaisler ../../lib/gaisler/leon3/grfpushwx.vhd
## read_vhdl -library gaisler ../../lib/gaisler/leon3v3/tbufmem.vhd
## read_vhdl -library gaisler ../../lib/gaisler/leon3v3/dsu3x.vhd
## read_vhdl -library gaisler ../../lib/gaisler/leon3v3/dsu3.vhd
## read_vhdl -library gaisler ../../lib/gaisler/leon3v3/libfpu.vhd
## read_vhdl -library gaisler ../../lib/gaisler/leon3v3/libiu.vhd
## read_vhdl -library gaisler ../../lib/gaisler/leon3v3/libcache.vhd
## read_vhdl -library gaisler ../../lib/gaisler/leon3v3/libleon3.vhd
## read_vhdl -library gaisler ../../lib/gaisler/leon3v3/regfile_3p_l3.vhd
## read_vhdl -library gaisler ../../lib/gaisler/leon3v3/mmu_acache.vhd
## read_vhdl -library gaisler ../../lib/gaisler/leon3v3/mmu_icache.vhd
## read_vhdl -library gaisler ../../lib/gaisler/leon3v3/mmu_dcache.vhd
## read_vhdl -library gaisler ../../lib/gaisler/leon3v3/cachemem.vhd
## read_vhdl -library gaisler ../../lib/gaisler/leon3v3/mmu_cache.vhd
## read_vhdl -library gaisler ../../lib/gaisler/leon3v3/grfpwx.vhd
## read_vhdl -library gaisler ../../lib/gaisler/leon3v3/grlfpwx.vhd
## read_vhdl -library gaisler ../../lib/gaisler/leon3v3/iu3.vhd
## read_vhdl -library gaisler ../../lib/gaisler/leon3v3/proc3.vhd
## read_vhdl -library gaisler ../../lib/gaisler/leon3v3/leon3cg.vhd
## read_vhdl -library gaisler ../../lib/gaisler/leon3v3/leon3s.vhd
## read_vhdl -library gaisler ../../lib/gaisler/leon3v3/leon3sh.vhd
## read_vhdl -library gaisler ../../lib/gaisler/leon3v3/leon3x.vhd
## read_vhdl -library gaisler ../../lib/gaisler/leon3v3/grfpwxsh.vhd
## read_vhdl -library gaisler ../../lib/gaisler/irqmp/irqmp.vhd
## read_vhdl -library gaisler ../../lib/gaisler/misc/misc.vhd
## read_vhdl -library gaisler ../../lib/gaisler/misc/rstgen.vhd
## read_vhdl -library gaisler ../../lib/gaisler/misc/gptimer.vhd
## read_vhdl -library gaisler ../../lib/gaisler/misc/ahbram.vhd
## read_vhdl -library gaisler ../../lib/gaisler/misc/ahbdpram.vhd
## read_vhdl -library gaisler ../../lib/gaisler/misc/ahbtrace_mmb.vhd
## read_vhdl -library gaisler ../../lib/gaisler/misc/ahbtrace_mb.vhd
## read_vhdl -library gaisler ../../lib/gaisler/misc/ahbtrace.vhd
## read_vhdl -library gaisler ../../lib/gaisler/misc/grgpio.vhd
## read_vhdl -library gaisler ../../lib/gaisler/misc/ahbstat.vhd
## read_vhdl -library gaisler ../../lib/gaisler/misc/logan.vhd
## read_vhdl -library gaisler ../../lib/gaisler/misc/apbps2.vhd
## read_vhdl -library gaisler ../../lib/gaisler/misc/charrom_package.vhd
## read_vhdl -library gaisler ../../lib/gaisler/misc/charrom.vhd
## read_vhdl -library gaisler ../../lib/gaisler/misc/apbvga.vhd
## read_vhdl -library gaisler ../../lib/gaisler/misc/svgactrl.vhd
## read_vhdl -library gaisler ../../lib/gaisler/misc/grsysmon.vhd
## read_vhdl -library gaisler ../../lib/gaisler/misc/gracectrl.vhd
## read_vhdl -library gaisler ../../lib/gaisler/misc/grgpreg.vhd
## read_vhdl -library gaisler ../../lib/gaisler/misc/ahb_mst_iface.vhd
## read_vhdl -library gaisler ../../lib/gaisler/misc/grgprbank.vhd
## read_vhdl -library gaisler ../../lib/gaisler/net/net.vhd
## read_vhdl -library gaisler ../../lib/gaisler/uart/uart.vhd
## read_vhdl -library gaisler ../../lib/gaisler/uart/libdcom.vhd
## read_vhdl -library gaisler ../../lib/gaisler/uart/apbuart.vhd
## read_vhdl -library gaisler ../../lib/gaisler/uart/dcom.vhd
## read_vhdl -library gaisler ../../lib/gaisler/uart/dcom_uart.vhd
## read_vhdl -library gaisler ../../lib/gaisler/uart/ahbuart.vhd
## add_files -fileset sim_leon3-digilent-nexys4 -norecurse ../../lib/gaisler/sim/sim.vhd
## set_property library gaisler [get_files ../../lib/gaisler/sim/sim.vhd]
## add_files -fileset sim_leon3-digilent-nexys4 -norecurse ../../lib/gaisler/sim/sram.vhd
## set_property library gaisler [get_files ../../lib/gaisler/sim/sram.vhd]
## add_files -fileset sim_leon3-digilent-nexys4 -norecurse ../../lib/gaisler/sim/sram16.vhd
## set_property library gaisler [get_files ../../lib/gaisler/sim/sram16.vhd]
## add_files -fileset sim_leon3-digilent-nexys4 -norecurse ../../lib/gaisler/sim/phy.vhd
## set_property library gaisler [get_files ../../lib/gaisler/sim/phy.vhd]
## add_files -fileset sim_leon3-digilent-nexys4 -norecurse ../../lib/gaisler/sim/ahbrep.vhd
## set_property library gaisler [get_files ../../lib/gaisler/sim/ahbrep.vhd]
## add_files -fileset sim_leon3-digilent-nexys4 -norecurse ../../lib/gaisler/sim/delay_wire.vhd
## set_property library gaisler [get_files ../../lib/gaisler/sim/delay_wire.vhd]
## add_files -fileset sim_leon3-digilent-nexys4 -norecurse ../../lib/gaisler/sim/pwm_check.vhd
## set_property library gaisler [get_files ../../lib/gaisler/sim/pwm_check.vhd]
## read_vhdl -library gaisler ../../lib/gaisler/jtag/jtag.vhd
## read_vhdl -library gaisler ../../lib/gaisler/jtag/libjtagcom.vhd
## read_vhdl -library gaisler ../../lib/gaisler/jtag/jtagcom.vhd
## read_vhdl -library gaisler ../../lib/gaisler/jtag/ahbjtag.vhd
## read_vhdl -library gaisler ../../lib/gaisler/jtag/ahbjtag_bsd.vhd
## read_vhdl -library gaisler ../../lib/gaisler/jtag/bscanregs.vhd
## read_vhdl -library gaisler ../../lib/gaisler/jtag/bscanregsbd.vhd
## read_vhdl -library gaisler ../../lib/gaisler/jtag/jtagcom2.vhd
## add_files -fileset sim_leon3-digilent-nexys4 -norecurse ../../lib/gaisler/jtag/jtagtst.vhd
## set_property library gaisler [get_files ../../lib/gaisler/jtag/jtagtst.vhd]
## read_vhdl -library gaisler ../../lib/gaisler/greth/ethernet_mac.vhd
## read_vhdl -library gaisler ../../lib/gaisler/greth/greth.vhd
## read_vhdl -library gaisler ../../lib/gaisler/greth/greth_mb.vhd
## read_vhdl -library gaisler ../../lib/gaisler/greth/greth_gbit.vhd
## read_vhdl -library gaisler ../../lib/gaisler/greth/greth_gbit_mb.vhd
## read_vhdl -library gaisler ../../lib/gaisler/greth/grethm.vhd
## read_vhdl -library gaisler ../../lib/gaisler/greth/rgmii.vhd
## read_vhdl -library gaisler ../../lib/gaisler/ddr/ddrpkg.vhd
## read_vhdl -library gaisler ../../lib/gaisler/ddr/ddrintpkg.vhd
## read_vhdl -library gaisler ../../lib/gaisler/ddr/ddrphy_wrap.vhd
## read_vhdl -library gaisler ../../lib/gaisler/ddr/ddrspa.vhd
## read_vhdl -library gaisler ../../lib/gaisler/ddr/ddr2spa.vhd
## read_vhdl -library gaisler ../../lib/gaisler/ddr/ddr2buf.vhd
## read_vhdl -library gaisler ../../lib/gaisler/ddr/ddr2spax.vhd
## read_vhdl -library gaisler ../../lib/gaisler/ddr/ddr2spax_ahb.vhd
## read_vhdl -library gaisler ../../lib/gaisler/ddr/ddr2spax_ddr.vhd
## read_vhdl -library gaisler ../../lib/gaisler/ddr/ddr1spax.vhd
## read_vhdl -library gaisler ../../lib/gaisler/ddr/ddr1spax_ddr.vhd
## read_vhdl -library gaisler ../../lib/gaisler/ddr/ahb2mig_series7_pkg.vhd
## read_vhdl -library gaisler ../../lib/gaisler/ddr/ahb2mig_series7.vhd
## read_vhdl -library gaisler ../../lib/gaisler/ddr/ahb2avl_async.vhd
## read_vhdl -library gaisler ../../lib/gaisler/ddr/ahb2avl_async_be.vhd
## add_files -fileset sim_leon3-digilent-nexys4 -norecurse ../../lib/gaisler/ddr/mig_interface_model.v
## set_property library gaisler [get_files ../../lib/gaisler/ddr/mig_interface_model.v]
## read_vhdl -library gaisler ../../lib/gaisler/i2c/i2c.vhd
## read_vhdl -library gaisler ../../lib/gaisler/i2c/i2cmst.vhd
## read_vhdl -library gaisler ../../lib/gaisler/i2c/i2cmst_gen.vhd
## read_vhdl -library gaisler ../../lib/gaisler/i2c/i2cslv.vhd
## read_vhdl -library gaisler ../../lib/gaisler/i2c/i2c2ahbx.vhd
## read_vhdl -library gaisler ../../lib/gaisler/i2c/i2c2ahb.vhd
## read_vhdl -library gaisler ../../lib/gaisler/i2c/i2c2ahb_apb.vhd
## read_vhdl -library gaisler ../../lib/gaisler/i2c/i2c2ahb_gen.vhd
## read_vhdl -library gaisler ../../lib/gaisler/i2c/i2c2ahb_apb_gen.vhd
## add_files -fileset sim_leon3-digilent-nexys4 -norecurse ../../lib/gaisler/i2c/i2c_slave_model.v
## set_property library gaisler [get_files ../../lib/gaisler/i2c/i2c_slave_model.v]
## read_vhdl -library gaisler ../../lib/gaisler/spi/spi.vhd
## read_vhdl -library gaisler ../../lib/gaisler/spi/spimctrl.vhd
## read_vhdl -library gaisler ../../lib/gaisler/spi/spictrlx.vhd
## read_vhdl -library gaisler ../../lib/gaisler/spi/spictrl.vhd
## read_vhdl -library gaisler ../../lib/gaisler/spi/spi2ahbx.vhd
## read_vhdl -library gaisler ../../lib/gaisler/spi/spi2ahb.vhd
## read_vhdl -library gaisler ../../lib/gaisler/spi/spi2ahb_apb.vhd
## add_files -fileset sim_leon3-digilent-nexys4 -norecurse ../../lib/gaisler/spi/spi_flash.vhd
## set_property library gaisler [get_files ../../lib/gaisler/spi/spi_flash.vhd]
## read_vhdl -library esa ../../lib/esa/memoryctrl/memoryctrl.vhd
## read_vhdl -library esa ../../lib/esa/memoryctrl/mctrl.vhd
## add_files -fileset sim_leon3-digilent-nexys4 -norecurse ../../lib/fmf/utilities/conversions.vhd
## set_property library fmf [get_files ../../lib/fmf/utilities/conversions.vhd]
## add_files -fileset sim_leon3-digilent-nexys4 -norecurse ../../lib/fmf/utilities/gen_utils.vhd
## set_property library fmf [get_files ../../lib/fmf/utilities/gen_utils.vhd]
## add_files -fileset sim_leon3-digilent-nexys4 -norecurse ../../lib/fmf/flash/flash.vhd
## set_property library fmf [get_files ../../lib/fmf/flash/flash.vhd]
## add_files -fileset sim_leon3-digilent-nexys4 -norecurse ../../lib/fmf/flash/s25fl064a.vhd
## set_property library fmf [get_files ../../lib/fmf/flash/s25fl064a.vhd]
## add_files -fileset sim_leon3-digilent-nexys4 -norecurse ../../lib/fmf/flash/m25p80.vhd
## set_property library fmf [get_files ../../lib/fmf/flash/m25p80.vhd]
## add_files -fileset sim_leon3-digilent-nexys4 -norecurse ../../lib/fmf/fifo/idt7202.vhd
## set_property library fmf [get_files ../../lib/fmf/fifo/idt7202.vhd]
## add_files -fileset sim_leon3-digilent-nexys4 -norecurse ../../lib/gsi/ssram/functions.vhd
## set_property library gsi [get_files ../../lib/gsi/ssram/functions.vhd]
## add_files -fileset sim_leon3-digilent-nexys4 -norecurse ../../lib/gsi/ssram/core_burst.vhd
## set_property library gsi [get_files ../../lib/gsi/ssram/core_burst.vhd]
## add_files -fileset sim_leon3-digilent-nexys4 -norecurse ../../lib/gsi/ssram/g880e18bt.vhd
## set_property library gsi [get_files ../../lib/gsi/ssram/g880e18bt.vhd]
## add_files -fileset sim_leon3-digilent-nexys4 -norecurse ../../lib/cypress/ssram/components.vhd
## set_property library cypress [get_files ../../lib/cypress/ssram/components.vhd]
## add_files -fileset sim_leon3-digilent-nexys4 -norecurse ../../lib/cypress/ssram/package_utility.vhd
## set_property library cypress [get_files ../../lib/cypress/ssram/package_utility.vhd]
## add_files -fileset sim_leon3-digilent-nexys4 -norecurse ../../lib/cypress/ssram/cy7c1354b.vhd
## set_property library cypress [get_files ../../lib/cypress/ssram/cy7c1354b.vhd]
## add_files -fileset sim_leon3-digilent-nexys4 -norecurse ../../lib/cypress/ssram/cy7c1380d.vhd
## set_property library cypress [get_files ../../lib/cypress/ssram/cy7c1380d.vhd]
## add_files -fileset sim_leon3-digilent-nexys4 -norecurse ../../lib/hynix/ddr2/HY5PS121621F_PACK.vhd
## set_property library hynix [get_files ../../lib/hynix/ddr2/HY5PS121621F_PACK.vhd]
## add_files -fileset sim_leon3-digilent-nexys4 -norecurse ../../lib/hynix/ddr2/HY5PS121621F.vhd
## set_property library hynix [get_files ../../lib/hynix/ddr2/HY5PS121621F.vhd]
## add_files -fileset sim_leon3-digilent-nexys4 -norecurse ../../lib/hynix/ddr2/components.vhd
## set_property library hynix [get_files ../../lib/hynix/ddr2/components.vhd]
## add_files -fileset sim_leon3-digilent-nexys4 -norecurse ../../lib/micron/sdram/mobile_sdr.v
## set_property library micron [get_files ../../lib/micron/sdram/mobile_sdr.v]
## add_files -fileset sim_leon3-digilent-nexys4 -norecurse ../../lib/micron/sdram/components.vhd
## set_property library micron [get_files ../../lib/micron/sdram/components.vhd]
## add_files -fileset sim_leon3-digilent-nexys4 -norecurse ../../lib/micron/sdram/mt48lc16m16a2.vhd
## set_property library micron [get_files ../../lib/micron/sdram/mt48lc16m16a2.vhd]
## add_files -fileset sim_leon3-digilent-nexys4 -norecurse ../../lib/micron/ddr_sdram/ddr2.v
## set_property library micron [get_files ../../lib/micron/ddr_sdram/ddr2.v]
## add_files -fileset sim_leon3-digilent-nexys4 -norecurse ../../lib/micron/ddr_sdram/mobile_ddr.v
## set_property library micron [get_files ../../lib/micron/ddr_sdram/mobile_ddr.v]
## add_files -fileset sim_leon3-digilent-nexys4 -norecurse ../../lib/micron/ddr_sdram/ddr3.v
## set_property library micron [get_files ../../lib/micron/ddr_sdram/ddr3.v]
## add_files -fileset sim_leon3-digilent-nexys4 -norecurse ../../lib/micron/ddr_sdram/mobile_ddr_fe.v
## set_property library micron [get_files ../../lib/micron/ddr_sdram/mobile_ddr_fe.v]
## add_files -fileset sim_leon3-digilent-nexys4 -norecurse ../../lib/micron/ddr_sdram/ddr3_model.v
## set_property library micron [get_files ../../lib/micron/ddr_sdram/ddr3_model.v]
## add_files -fileset sim_leon3-digilent-nexys4 -norecurse ../../lib/micron/ddr_sdram/mobile_ddr2_fe.v
## set_property library micron [get_files ../../lib/micron/ddr_sdram/mobile_ddr2_fe.v]
## add_files -fileset sim_leon3-digilent-nexys4 -norecurse ../../lib/micron/ddr_sdram/mt46v16m16.vhd
## set_property library micron [get_files ../../lib/micron/ddr_sdram/mt46v16m16.vhd]
## add_files -fileset sim_leon3-digilent-nexys4 -norecurse ../../lib/work/debug/debug.vhd
## set_property library work [get_files ../../lib/work/debug/debug.vhd]
## add_files -fileset sim_leon3-digilent-nexys4 -norecurse ../../lib/work/debug/grtestmod.vhd
## set_property library work [get_files ../../lib/work/debug/grtestmod.vhd]
## add_files -fileset sim_leon3-digilent-nexys4 -norecurse ../../lib/work/debug/cpu_disas.vhd
## set_property library work [get_files ../../lib/work/debug/cpu_disas.vhd]
# read_vhdl -library work config.vhd
# read_vhdl -library work ahbrom.vhd
# read_vhdl -library work leon3mp.vhd
# add_files -fileset sim_leon3-digilent-nexys4 testbench.vhd
# import_files ../../netlists/xilinx/Virtex4
# read_ucf leon3mp.ucf
# create_run synth_leon3-digilent-nexys4 -flow {XST 14} -strategy {XST Defaults}
Run is defaulting to srcset: sources_1
Run is defaulting to constrset: constrs_1
Run is defaulting to part: xc7a100tcsg324-2
# set_property steps.xst.args.netlist_hierarchy as_optimized [get_runs synth_1]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_leon3-digilent-nexys4
update_compile_order -fileset sim_1
reset_run impl_1
reset_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2679.016 ; gain = 9.426
launch_runs synth_1
[Fri Feb 28 14:20:23 2014] Launched synth_1...
Run output will be captured here: /home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/planAhead/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2687.047 ; gain = 8.031
reset_run synth_1
launch_runs synth_1
[Fri Feb 28 14:20:58 2014] Launched synth_1...
Run output will be captured here: /home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/planAhead/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/synth_1/runme.log
import_files /home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/rtl
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run impl_1
reset_run synth_1
launch_runs synth_1
[Fri Feb 28 14:29:59 2014] Launched synth_1...
Run output will be captured here: /home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/planAhead/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/synth_1/runme.log
update_compile_order -fileset sources_1
reset_run impl_1
reset_run synth_1
launch_runs synth_1
[Fri Feb 28 14:30:43 2014] Launched synth_1...
Run output will be captured here: /home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/planAhead/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Fri Feb 28 14:31:19 2014] Launched synth_1...
Run output will be captured here: /home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/planAhead/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Fri Feb 28 14:33:38 2014] Launched synth_1...
Run output will be captured here: /home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/planAhead/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/synth_1/runme.log
launch_runs impl_1
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design leon3mp.ngc ...
WARNING:NetListWriters:298 - No output is written to leon3mp.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus ahbsi_hsel[7 : 2] on block leon3mp is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   leon3gen.cpu[0].u0/leon3x0/cramo_dcramo_tag[31 : 0] on block leon3mp is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   leon3gen.cpu[0].u0/leon3x0/cramo_icramo_tag[31 : 0] on block leon3mp is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_e_ctrl_inst[31 : 5] on block leon3mp is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   leon3gen.cpu[0].u0/leon3x0/p0/dco_data[31 : 0] on block leon3mp is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   ahb0/r_haddr[4]_r_haddr[7]_wide_mux_686_OUT[31 : 0] on block leon3mp is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus ahb0/r_hrdatas[31 : 0] on block leon3mp
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus ahb0/r_hrdatam[24 : 5] on block leon3mp
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   ahb0/r_haddr[6]_msto[3]_hconfig[0][31]_wide_mux_660_OUT[24 : 5] on block
   leon3mp is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/dctrl.v_xaddress[31 : 0] on block
   leon3mp is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/dctrl.maddress[11 : 0] on block
   leon3mp is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.v_a_imm[31 : 0] on block leon3mp is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_e_op1[31]_r_x_result[31]_mux_522_OUT[15 :
   2] on block leon3mp is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.v_e_ctrl_tt[5 : 0] on block leon3mp is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_rstate[1]_r_w_s_tba[19]_wide_mux_347_OUT
   [19 : 0] on block leon3mp is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_inst[31 : 19] on block leon3mp is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_a_imm[31 : 0] on block leon3mp is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_a_ctrl_inst[31 : 0] on block leon3mp is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus leon3gen.dsugen.dsu0/x0/tr_haddr[31 : 0]
   on block leon3mp is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus gpt.timer0/Msub_comb.scaler_cy[7 : 4] on
   block leon3mp is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   gpt.timer0/r_tsel[1]_X_100_o_wide_mux_15_OUT[31 : 0] on block leon3mp is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   eth0.e1/m100.u0/ethc0/Madd_r_txdstate[3]_GND_372_o_add_634_OUT_cy[5 : 0] on
   block leon3mp is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   eth0.e1/m100.u0/ethc0/Madd_r_txcnt[10]_GND_372_o_add_63_OUT_cy[8 : 4] on
   block leon3mp is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   eth0.e1/m100.u0/ethc0/Msub_GND_372_o_GND_372_o_sub_179_OUT<7:0>_cy[5 : 0] on
   block leon3mp is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus eth0.e1/m100.u0/ethc0/r_regaddr[2 : 0]
   on block leon3mp is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   eth0.e1/m100.u0/ethc0/Madd_r_applength[15]_GND_372_o_add_555_OUT_cy[7 : 4] on
   block leon3mp is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   eth0.e1/m100.u0/ethc0/Mmux_r_rxdstate[2]_r_rxcnt[10]_wide_mux_323_OUT_rs_lut[
   2 : 0] on block leon3mp is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus
   eth0.e1/m100.u0/ethc0/Mmux_r_rxdstate[2]_r_rxcnt[10]_wide_mux_323_OUT_rs_A[10
   : 1] on block leon3mp is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus eth0.e1/m100.u0/ethc0/r_ctrl_edcldis[11
   : 0] on block leon3mp is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus adderahb_if/SKadder_comp/G[24 : 0] on
   block leon3mp is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus adderahb_if/SKadder_comp/P[20 : 8] on
   block leon3mp is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus adderahb_if/SKadder_comp/G[27 : 11] on
   block leon3mp is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file leon3mp.edif ...
ngc2edif: Total memory usage is 139712 kilobytes

Parsing EDIF File [./planAhead/leon3-digilent-nexys4/leon3-digilent-nexys4.data/cache/leon3mp_ngc_d006cd9.edif]
Finished Parsing EDIF File [./planAhead/leon3-digilent-nexys4/leon3-digilent-nexys4.data/cache/leon3mp_ngc_d006cd9.edif]
INFO: [Netlist 29-17] Analyzing 3314 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-43] Netlist 'leon3mp' is not ideal for floorplanning, since the cellview 'leon3mp' defined in file 'leon3mp.ngc' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
Loading clock regions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/artix7/PinFunctions.xml...
Loading package from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/artix7/ConfigModes.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/artix7/drc.xml
Parsing UCF File [/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/leon3mp.ucf]
Finished Parsing UCF File [/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/leon3mp.ucf]
[Fri Feb 28 14:38:38 2014] Launched impl_1...
Run output will be captured here: /home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/planAhead/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 3055.711 ; gain = 322.488
launch_runs impl_1 -to_step Bitgen
[Fri Feb 28 14:52:23 2014] Launched impl_1...
Run output will be captured here: /home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/planAhead/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/runme.log
launch_impact 
INFO: [Chipscope 16-8] Launching iMPACT with command: impact -intstyle pa -mode bscan -port auto -autoassign -b /home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/planAhead/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/leon3mp.bit
update_compile_order -fileset sources_1
reset_run impl_1
reset_run synth_1
launch_runs synth_1
[Fri Feb 28 15:05:04 2014] Launched synth_1...
Run output will be captured here: /home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/planAhead/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/synth_1/runme.log
reset_run impl_1
reset_run synth_1
launch_runs synth_1
[Fri Feb 28 15:06:19 2014] Launched synth_1...
Run output will be captured here: /home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/planAhead/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/synth_1/runme.log
launch_runs impl_1
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design leon3mp.ngc ...
WARNING:NetListWriters:298 - No output is written to leon3mp.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus ahbsi_hsel[7 : 2] on block leon3mp is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   leon3gen.cpu[0].u0/leon3x0/cramo_dcramo_tag[31 : 0] on block leon3mp is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   leon3gen.cpu[0].u0/leon3x0/cramo_icramo_tag[31 : 0] on block leon3mp is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_e_ctrl_inst[31 : 5] on block leon3mp is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   leon3gen.cpu[0].u0/leon3x0/p0/dco_data[31 : 0] on block leon3mp is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   ahb0/r_haddr[4]_r_haddr[7]_wide_mux_686_OUT[31 : 0] on block leon3mp is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus ahb0/r_hrdatas[31 : 0] on block leon3mp
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus ahb0/r_hrdatam[24 : 5] on block leon3mp
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   ahb0/r_haddr[6]_msto[3]_hconfig[0][31]_wide_mux_660_OUT[24 : 5] on block
   leon3mp is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/dctrl.v_xaddress[31 : 0] on block
   leon3mp is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/dctrl.maddress[11 : 0] on block
   leon3mp is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.v_a_imm[31 : 0] on block leon3mp is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_e_op1[31]_r_x_result[31]_mux_522_OUT[15 :
   2] on block leon3mp is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.v_e_ctrl_tt[5 : 0] on block leon3mp is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_rstate[1]_r_w_s_tba[19]_wide_mux_347_OUT
   [19 : 0] on block leon3mp is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_inst[31 : 19] on block leon3mp is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_a_imm[31 : 0] on block leon3mp is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_a_ctrl_inst[31 : 0] on block leon3mp is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus leon3gen.dsugen.dsu0/x0/tr_haddr[31 : 0]
   on block leon3mp is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus gpt.timer0/Msub_comb.scaler_cy[7 : 4] on
   block leon3mp is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   gpt.timer0/r_tsel[1]_X_100_o_wide_mux_15_OUT[31 : 0] on block leon3mp is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   eth0.e1/m100.u0/ethc0/Madd_r_txdstate[3]_GND_372_o_add_634_OUT_cy[5 : 0] on
   block leon3mp is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   eth0.e1/m100.u0/ethc0/Madd_r_txcnt[10]_GND_372_o_add_63_OUT_cy[8 : 4] on
   block leon3mp is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   eth0.e1/m100.u0/ethc0/Msub_GND_372_o_GND_372_o_sub_179_OUT<7:0>_cy[5 : 0] on
   block leon3mp is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus eth0.e1/m100.u0/ethc0/r_regaddr[2 : 0]
   on block leon3mp is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   eth0.e1/m100.u0/ethc0/Madd_r_applength[15]_GND_372_o_add_555_OUT_cy[7 : 4] on
   block leon3mp is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   eth0.e1/m100.u0/ethc0/Mmux_r_rxdstate[2]_r_rxcnt[10]_wide_mux_323_OUT_rs_lut[
   2 : 0] on block leon3mp is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus
   eth0.e1/m100.u0/ethc0/Mmux_r_rxdstate[2]_r_rxcnt[10]_wide_mux_323_OUT_rs_A[10
   : 1] on block leon3mp is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus eth0.e1/m100.u0/ethc0/r_ctrl_edcldis[11
   : 0] on block leon3mp is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus eth0.e1/m100.u0/ethc0/comb.v_edclip[27 :
   3] on block leon3mp is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus adderahb_if/SKadder_comp/G[24 : 0] on
   block leon3mp is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus adderahb_if/SKadder_comp/P[20 : 8] on
   block leon3mp is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus adderahb_if/SKadder_comp/G[27 : 11] on
   block leon3mp is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file leon3mp.edif ...
ngc2edif: Total memory usage is 140048 kilobytes

Parsing EDIF File [./planAhead/leon3-digilent-nexys4/leon3-digilent-nexys4.data/cache/leon3mp_ngc_d006cd9.edif]
Finished Parsing EDIF File [./planAhead/leon3-digilent-nexys4/leon3-digilent-nexys4.data/cache/leon3mp_ngc_d006cd9.edif]
INFO: [Netlist 29-17] Analyzing 3314 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-43] Netlist 'leon3mp' is not ideal for floorplanning, since the cellview 'leon3mp' defined in file 'leon3mp.ngc' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
Parsing UCF File [/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/leon3mp.ucf]
Finished Parsing UCF File [/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/leon3mp.ucf]
[Fri Feb 28 15:11:19 2014] Launched impl_1...
Run output will be captured here: /home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/planAhead/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 3071.992 ; gain = 16.281
launch_runs impl_1 -to_step Bitgen
[Fri Feb 28 15:25:17 2014] Launched impl_1...
Run output will be captured here: /home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/planAhead/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/runme.log
launch_impact 
INFO: [Chipscope 16-8] Launching iMPACT with command: impact -intstyle pa -mode bscan -port auto -autoassign -b /home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/planAhead/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/leon3mp.bit
update_compile_order -fileset sources_1
reset_run impl_1
reset_run synth_1
launch_runs synth_1
[Fri Feb 28 15:36:04 2014] Launched synth_1...
Run output will be captured here: /home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/planAhead/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/synth_1/runme.log
launch_runs impl_1
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design leon3mp.ngc ...
WARNING:NetListWriters:298 - No output is written to leon3mp.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus ahbsi_hsel[7 : 2] on block leon3mp is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   leon3gen.cpu[0].u0/leon3x0/cramo_dcramo_tag[31 : 0] on block leon3mp is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   leon3gen.cpu[0].u0/leon3x0/cramo_icramo_tag[31 : 0] on block leon3mp is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_e_ctrl_inst[31 : 5] on block leon3mp is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   leon3gen.cpu[0].u0/leon3x0/p0/dco_data[31 : 0] on block leon3mp is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   ahb0/r_haddr[4]_r_haddr[7]_wide_mux_686_OUT[31 : 0] on block leon3mp is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus ahb0/r_hrdatas[31 : 0] on block leon3mp
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus ahb0/r_hrdatam[24 : 5] on block leon3mp
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   ahb0/r_haddr[6]_msto[3]_hconfig[0][31]_wide_mux_660_OUT[24 : 5] on block
   leon3mp is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/dctrl.v_xaddress[31 : 0] on block
   leon3mp is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/dctrl.maddress[11 : 0] on block
   leon3mp is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.v_a_imm[31 : 0] on block leon3mp is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_e_op1[31]_r_x_result[31]_mux_522_OUT[15 :
   2] on block leon3mp is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.v_e_ctrl_tt[5 : 0] on block leon3mp is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_rstate[1]_r_w_s_tba[19]_wide_mux_347_OUT
   [19 : 0] on block leon3mp is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_inst[31 : 19] on block leon3mp is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_a_imm[31 : 0] on block leon3mp is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_a_ctrl_inst[31 : 0] on block leon3mp is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus leon3gen.dsugen.dsu0/x0/tr_haddr[31 : 0]
   on block leon3mp is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus gpt.timer0/Msub_comb.scaler_cy[7 : 4] on
   block leon3mp is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   gpt.timer0/r_tsel[1]_X_100_o_wide_mux_15_OUT[31 : 0] on block leon3mp is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   eth0.e1/m100.u0/ethc0/Madd_r_txdstate[3]_GND_372_o_add_634_OUT_cy[5 : 0] on
   block leon3mp is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   eth0.e1/m100.u0/ethc0/Madd_r_txcnt[10]_GND_372_o_add_63_OUT_cy[8 : 4] on
   block leon3mp is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   eth0.e1/m100.u0/ethc0/Msub_GND_372_o_GND_372_o_sub_179_OUT<7:0>_cy[5 : 0] on
   block leon3mp is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus eth0.e1/m100.u0/ethc0/r_regaddr[2 : 0]
   on block leon3mp is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   eth0.e1/m100.u0/ethc0/Madd_r_applength[15]_GND_372_o_add_555_OUT_cy[7 : 4] on
   block leon3mp is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   eth0.e1/m100.u0/ethc0/Mmux_r_rxdstate[2]_r_rxcnt[10]_wide_mux_323_OUT_rs_lut[
   2 : 0] on block leon3mp is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus
   eth0.e1/m100.u0/ethc0/Mmux_r_rxdstate[2]_r_rxcnt[10]_wide_mux_323_OUT_rs_A[10
   : 1] on block leon3mp is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus eth0.e1/m100.u0/ethc0/r_ctrl_edcldis[11
   : 0] on block leon3mp is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus adderahb_if/SKadder_comp/G[24 : 0] on
   block leon3mp is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus adderahb_if/SKadder_comp/P[20 : 8] on
   block leon3mp is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus adderahb_if/SKadder_comp/G[27 : 11] on
   block leon3mp is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file leon3mp.edif ...
ngc2edif: Total memory usage is 139764 kilobytes

Parsing EDIF File [./planAhead/leon3-digilent-nexys4/leon3-digilent-nexys4.data/cache/leon3mp_ngc_d006cd9.edif]
Finished Parsing EDIF File [./planAhead/leon3-digilent-nexys4/leon3-digilent-nexys4.data/cache/leon3mp_ngc_d006cd9.edif]
INFO: [Netlist 29-17] Analyzing 3314 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-43] Netlist 'leon3mp' is not ideal for floorplanning, since the cellview 'leon3mp' defined in file 'leon3mp.ngc' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
Parsing UCF File [/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/leon3mp.ucf]
Finished Parsing UCF File [/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/leon3mp.ucf]
[Fri Feb 28 15:40:52 2014] Launched impl_1...
Run output will be captured here: /home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/planAhead/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 3096.148 ; gain = 24.156
launch_runs impl_1 -to_step Bitgen
[Fri Feb 28 15:55:02 2014] Launched impl_1...
Run output will be captured here: /home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/planAhead/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/runme.log
launch_impact 
INFO: [Chipscope 16-8] Launching iMPACT with command: impact -intstyle pa -mode bscan -port auto -autoassign -b /home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/planAhead/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/leon3mp.bit
reset_run impl_1
reset_run synth_1
launch_runs synth_1
[Fri Feb 28 16:26:07 2014] Launched synth_1...
Run output will be captured here: /home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/planAhead/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Fri Feb 28 16:28:02 2014] Launched synth_1...
Run output will be captured here: /home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/planAhead/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/synth_1/runme.log
launch_runs impl_1
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design leon3mp.ngc ...
WARNING:NetListWriters:298 - No output is written to leon3mp.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus ahbsi_hsel[7 : 2] on block leon3mp is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   leon3gen.cpu[0].u0/leon3x0/cramo_dcramo_tag[31 : 0] on block leon3mp is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   leon3gen.cpu[0].u0/leon3x0/cramo_icramo_tag[31 : 0] on block leon3mp is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_e_ctrl_inst[31 : 5] on block leon3mp is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   leon3gen.cpu[0].u0/leon3x0/p0/dco_data[31 : 0] on block leon3mp is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus io0/apb_comb.v_B[27 : 3] on block
   leon3mp is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   ahb0/r_haddr[4]_r_haddr[7]_wide_mux_686_OUT[31 : 0] on block leon3mp is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus ahb0/r_hrdatas[31 : 0] on block leon3mp
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus ahb0/r_hrdatam[24 : 5] on block leon3mp
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   ahb0/r_haddr[6]_msto[3]_hconfig[0][31]_wide_mux_660_OUT[24 : 5] on block
   leon3mp is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/dctrl.v_xaddress[31 : 0] on block
   leon3mp is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/dctrl.maddress[11 : 0] on block
   leon3mp is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.v_a_imm[31 : 0] on block leon3mp is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_e_op1[31]_r_x_result[31]_mux_522_OUT[15 :
   2] on block leon3mp is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.v_e_ctrl_tt[5 : 0] on block leon3mp is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_rstate[1]_r_w_s_tba[19]_wide_mux_347_OUT
   [19 : 0] on block leon3mp is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_inst[31 : 19] on block leon3mp is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_a_imm[31 : 0] on block leon3mp is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_a_ctrl_inst[31 : 0] on block leon3mp is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus leon3gen.dsugen.dsu0/x0/tr_haddr[31 : 0]
   on block leon3mp is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus gpt.timer0/Msub_comb.scaler_cy[7 : 4] on
   block leon3mp is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   gpt.timer0/r_tsel[1]_X_100_o_wide_mux_15_OUT[31 : 0] on block leon3mp is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   eth0.e1/m100.u0/ethc0/Madd_r_txdstate[3]_GND_372_o_add_634_OUT_cy[5 : 0] on
   block leon3mp is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   eth0.e1/m100.u0/ethc0/Madd_r_txcnt[10]_GND_372_o_add_63_OUT_cy[8 : 4] on
   block leon3mp is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   eth0.e1/m100.u0/ethc0/Msub_GND_372_o_GND_372_o_sub_179_OUT<7:0>_cy[5 : 0] on
   block leon3mp is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus eth0.e1/m100.u0/ethc0/r_regaddr[2 : 0]
   on block leon3mp is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   eth0.e1/m100.u0/ethc0/Madd_r_applength[15]_GND_372_o_add_555_OUT_cy[7 : 4] on
   block leon3mp is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   eth0.e1/m100.u0/ethc0/Mmux_r_rxdstate[2]_r_rxcnt[10]_wide_mux_323_OUT_rs_lut[
   2 : 0] on block leon3mp is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus
   eth0.e1/m100.u0/ethc0/Mmux_r_rxdstate[2]_r_rxcnt[10]_wide_mux_323_OUT_rs_A[10
   : 1] on block leon3mp is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus eth0.e1/m100.u0/ethc0/r_ctrl_edcldis[11
   : 0] on block leon3mp is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus adderahb_if/SKadder_comp/G[24 : 0] on
   block leon3mp is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus adderahb_if/SKadder_comp/P[20 : 8] on
   block leon3mp is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus adderahb_if/SKadder_comp/G[27 : 11] on
   block leon3mp is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file leon3mp.edif ...
ngc2edif: Total memory usage is 139984 kilobytes

Parsing EDIF File [./planAhead/leon3-digilent-nexys4/leon3-digilent-nexys4.data/cache/leon3mp_ngc_d006cd9.edif]
Finished Parsing EDIF File [./planAhead/leon3-digilent-nexys4/leon3-digilent-nexys4.data/cache/leon3mp_ngc_d006cd9.edif]
INFO: [Netlist 29-17] Analyzing 3326 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-43] Netlist 'leon3mp' is not ideal for floorplanning, since the cellview 'leon3mp' defined in file 'leon3mp.ngc' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
Parsing UCF File [/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/leon3mp.ucf]
Finished Parsing UCF File [/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/leon3mp.ucf]
[Fri Feb 28 16:32:40 2014] Launched impl_1...
Run output will be captured here: /home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/planAhead/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 3116.461 ; gain = 20.312
launch_runs impl_1 -to_step Bitgen
[Fri Feb 28 16:46:52 2014] Launched impl_1...
Run output will be captured here: /home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/planAhead/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/runme.log
launch_impact 
INFO: [Chipscope 16-8] Launching iMPACT with command: impact -intstyle pa -mode bscan -port auto -autoassign -b /home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/planAhead/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/leon3mp.bit
exit
INFO: [Common 17-206] Exiting PlanAhead at Fri Feb 28 17:24:17 2014...
INFO: [Common 17-83] Releasing license: PlanAhead
