
// File generated by Go version U-2022.12#33f3808fcb#221128, Fri Mar 15 18:42:40 2024
// Copyright 2014-2022 Synopsys, Inc. All rights reserved.
// go -I../lib -F -DSYNTHESIS_NO_UNGROUP -D__tct_patch__=0 -Verilog -otrv32p3_cnn_vlog -cgo_options.cfg -Itrv32p3_cnn_vlog/tmp_pdg -updg -updg_controller trv32p3_cnn



`timescale 1ns/1ps

// module mux_lxR : mux_lxR
module mux_lxR
  ( input                    ohe_selector_EX,
    input      signed [31:0] dmw_rd_dp_in, // w32
    input      signed [31:0] lxR1_in, // w32
    output reg signed [31:0] lxR_out // w32
  );


  always @ (*)

  begin : p_mux_lxR

    // lxR_out = 32'sh0;

    // (lxR_copy0_dmw_rd_EX)
    // [cnn.n:99]
    lxR_out = dmw_rd_dp_in;

    if (ohe_selector_EX) // (lxR_copy_lxR1_EX)
    begin
      // [ldst.n:68][ldst.n:69][ldst.n:70][ldst.n:71][ldst.n:72]
      lxR_out = lxR1_in;
    end

  end

endmodule
