INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 03:01:19 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.840ns  (required time - arrival time)
  Source:                 buffer102/outs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.350ns period=12.700ns})
  Destination:            buffer32/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.350ns period=12.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.700ns  (clk rise@12.700ns - clk rise@0.000ns)
  Data Path Delay:        7.607ns  (logic 1.951ns (25.647%)  route 5.656ns (74.353%))
  Logic Levels:           20  (CARRY4=5 LUT3=1 LUT5=5 LUT6=9)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 13.183 - 12.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2331, unset)         0.508     0.508    buffer102/clk
                         FDRE                                         r  buffer102/outs_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 f  buffer102/outs_reg[0]/Q
                         net (fo=5, unplaced)         0.444     1.178    buffer261/fifo/Q[0]
                         LUT5 (Prop_lut5_I0_O)        0.119     1.297 r  buffer261/fifo/transmitValue_i_10__1/O
                         net (fo=1, unplaced)         0.000     1.297    cmpi1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.284     1.581 r  cmpi1/transmitValue_reg_i_6/CO[3]
                         net (fo=1, unplaced)         0.007     1.588    cmpi1/transmitValue_reg_i_6_n_0
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.135     1.723 r  cmpi1/transmitValue_reg_i_4/CO[0]
                         net (fo=107, unplaced)       0.273     1.996    fork97/control/generateBlocks[1].regblock/result[0]
                         LUT6 (Prop_lut6_I5_O)        0.127     2.123 f  fork97/control/generateBlocks[1].regblock/dataReg[0]_i_3__2/O
                         net (fo=27, unplaced)        0.311     2.434    buffer264/fifo/fork97_outs_1_valid
                         LUT6 (Prop_lut6_I1_O)        0.043     2.477 r  buffer264/fifo/dataReg[0]_i_5__0/O
                         net (fo=3, unplaced)         0.262     2.739    control_merge0/tehb/control/fullReg_i_3__41
                         LUT6 (Prop_lut6_I3_O)        0.043     2.782 r  control_merge0/tehb/control/fullReg_i_6__5/O
                         net (fo=4, unplaced)         0.268     3.050    control_merge0/fork_valid/generateBlocks[0].regblock/outputValid_reg_0
                         LUT5 (Prop_lut5_I4_O)        0.043     3.093 r  control_merge0/fork_valid/generateBlocks[0].regblock/fullReg_i_4__28/O
                         net (fo=7, unplaced)         0.412     3.505    control_merge1/fork_valid/generateBlocks[1].regblock/fullReg_reg_6
                         LUT6 (Prop_lut6_I2_O)        0.043     3.548 f  control_merge1/fork_valid/generateBlocks[1].regblock/B_storeAddr[6]_INST_0_i_3/O
                         net (fo=34, unplaced)        0.317     3.865    buffer32/control/p_1_in
                         LUT5 (Prop_lut5_I4_O)        0.043     3.908 r  buffer32/control/B_storeAddr[3]_INST_0_i_1/O
                         net (fo=22, unplaced)        0.767     4.675    buffer32/control/dataReg_reg[3]
                         LUT6 (Prop_lut6_I1_O)        0.043     4.718 r  buffer32/control/Memory[0][5]_i_1__6/O
                         net (fo=7, unplaced)         0.279     4.997    buffer123/fifo/D[5]
                         LUT3 (Prop_lut3_I0_O)        0.047     5.044 r  buffer123/fifo/Memory[0][5]_i_1__5/O
                         net (fo=4, unplaced)         0.729     5.773    cmpi8/buffer123_outs[5]
                         LUT6 (Prop_lut6_I3_O)        0.043     5.816 r  cmpi8/transmitValue_i_16/O
                         net (fo=1, unplaced)         0.000     5.816    cmpi8/transmitValue_i_16_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     6.062 r  cmpi8/transmitValue_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.007     6.069    cmpi8/transmitValue_reg_i_9_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.119 r  cmpi8/transmitValue_reg_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     6.119    cmpi8/transmitValue_reg_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.122     6.241 f  cmpi8/transmitValue_reg_i_2/CO[2]
                         net (fo=5, unplaced)         0.272     6.513    init40/control/transmitValue_reg_29[0]
                         LUT6 (Prop_lut6_I0_O)        0.122     6.635 f  init40/control/fullReg_i_3__5/O
                         net (fo=5, unplaced)         0.250     6.885    fork35/control/generateBlocks[1].regblock/buffer43_outs_valid
                         LUT6 (Prop_lut6_I2_O)        0.043     6.928 r  fork35/control/generateBlocks[1].regblock/transmitValue_i_8__1/O
                         net (fo=2, unplaced)         0.255     7.183    fork34/control/generateBlocks[0].regblock/transmitValue_reg_12
                         LUT5 (Prop_lut5_I3_O)        0.043     7.226 r  fork34/control/generateBlocks[0].regblock/transmitValue_i_3__48/O
                         net (fo=3, unplaced)         0.262     7.488    fork14/control/generateBlocks[2].regblock/dataReg_reg[7]_4
                         LUT5 (Prop_lut5_I1_O)        0.043     7.531 r  fork14/control/generateBlocks[2].regblock/fullReg_i_3__10/O
                         net (fo=7, unplaced)         0.257     7.788    fork14/control/generateBlocks[2].regblock/transmitValue_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.043     7.831 r  fork14/control/generateBlocks[2].regblock/dataReg[7]_i_1__4/O
                         net (fo=8, unplaced)         0.284     8.115    buffer32/E[0]
                         FDRE                                         r  buffer32/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.700    12.700 r  
                                                      0.000    12.700 r  clk (IN)
                         net (fo=2331, unset)         0.483    13.183    buffer32/clk
                         FDRE                                         r  buffer32/dataReg_reg[0]/C
                         clock pessimism              0.000    13.183    
                         clock uncertainty           -0.035    13.147    
                         FDRE (Setup_fdre_C_CE)      -0.192    12.955    buffer32/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.955    
                         arrival time                          -8.115    
  -------------------------------------------------------------------
                         slack                                  4.840    




