Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Jun 25 08:53:56 2025
| Host         : DallaVilla running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file game_timing_summary_routed.rpt -pb game_timing_summary_routed.pb -rpx game_timing_summary_routed.rpx -warn_on_violation
| Design       : game
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          12          
TIMING-18  Warning   Missing input or output delay  28          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -13.695     -163.077                     14                  791        0.162        0.000                      0                  791        4.500        0.000                       0                   364  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -13.695     -163.077                     14                  791        0.162        0.000                      0                  791        4.500        0.000                       0                   364  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           14  Failing Endpoints,  Worst Slack      -13.695ns,  Total Violation     -163.077ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -13.695ns  (required time - arrival time)
  Source:                 VGA/X_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/vga_red_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.598ns  (logic 10.419ns (44.152%)  route 13.179ns (55.848%))
  Logic Levels:           31  (CARRY4=15 LUT3=2 LUT4=1 LUT5=1 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns = ( 15.105 - 10.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.788     5.391    VGA/clk_IBUF_BUFG
    SLICE_X50Y27         FDRE                                         r  VGA/X_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         FDRE (Prop_fdre_C_Q)         0.518     5.909 f  VGA/X_reg[4]/Q
                         net (fo=32, routed)          0.680     6.588    VGA/X_reg[6]_0[4]
    SLICE_X50Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.712 r  VGA/vga_red_reg[3]_i_141/O
                         net (fo=95, routed)          1.042     7.754    VGA/vga_red_reg[3]_i_141_n_0
    SLICE_X50Y27         LUT6 (Prop_lut6_I1_O)        0.124     7.878 r  VGA/g0_b0_i_459/O
                         net (fo=8, routed)           0.742     8.620    VGA/g0_b0_i_459_n_0
    SLICE_X49Y27         LUT6 (Prop_lut6_I0_O)        0.124     8.744 r  VGA/g0_b0_i_634/O
                         net (fo=1, routed)           0.000     8.744    VGA/g0_b0_i_634_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.294 r  VGA/g0_b0_i_504/CO[3]
                         net (fo=1, routed)           0.000     9.294    VGA/g0_b0_i_504_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.408 r  VGA/g0_b0_i_360/CO[3]
                         net (fo=1, routed)           0.000     9.408    VGA/g0_b0_i_360_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.565 r  VGA/g0_b0_i_229/CO[1]
                         net (fo=31, routed)          0.609    10.174    VGA/X_reg[9]_8[0]
    SLICE_X52Y30         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    10.971 r  VGA/g0_b0_i_228/CO[2]
                         net (fo=5, routed)           0.526    11.497    VGA/X_reg[7]_5[0]
    SLICE_X52Y31         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    12.278 r  VGA/g0_b0_i_223/CO[2]
                         net (fo=9, routed)           0.682    12.960    VGA/X_reg[7]_7[0]
    SLICE_X48Y33         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787    13.747 r  VGA/g0_b0_i_494/O[1]
                         net (fo=6, routed)           0.770    14.516    VGA_n_182
    SLICE_X52Y33         LUT5 (Prop_lut5_I0_O)        0.303    14.819 r  g0_b0_i_805/O
                         net (fo=1, routed)           0.344    15.163    VGA/g0_b0_i_800[0]
    SLICE_X51Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.548 r  VGA/g0_b0_i_775/CO[3]
                         net (fo=1, routed)           0.000    15.548    VGA/g0_b0_i_775_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.770 r  VGA/g0_b0_i_711/O[0]
                         net (fo=8, routed)           0.715    16.485    VGA_n_229
    SLICE_X50Y34         LUT3 (Prop_lut3_I2_O)        0.325    16.810 r  g0_b0_i_769/O
                         net (fo=2, routed)           0.490    17.300    g0_b0_i_769_n_0
    SLICE_X50Y34         LUT4 (Prop_lut4_I0_O)        0.328    17.628 r  g0_b0_i_773/O
                         net (fo=1, routed)           0.000    17.628    g0_b0_i_773_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.161 r  g0_b0_i_702/CO[3]
                         net (fo=1, routed)           0.000    18.161    g0_b0_i_702_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.278 r  g0_b0_i_597/CO[3]
                         net (fo=1, routed)           0.000    18.278    g0_b0_i_597_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.593 r  g0_b0_i_474/O[3]
                         net (fo=3, routed)           0.620    19.213    VGA/g0_b0_i_325_0[3]
    SLICE_X48Y37         LUT6 (Prop_lut6_I5_O)        0.307    19.520 r  VGA/g0_b0_i_469/O
                         net (fo=1, routed)           0.330    19.850    VGA/g0_b0_i_469_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.376 r  VGA/g0_b0_i_325/CO[3]
                         net (fo=1, routed)           0.000    20.376    VGA/g0_b0_i_325_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.490 r  VGA/g0_b0_i_218/CO[3]
                         net (fo=1, routed)           0.000    20.490    VGA/g0_b0_i_218_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.761 r  VGA/g0_b0_i_94/CO[0]
                         net (fo=4, routed)           0.394    21.155    VGA/g0_b0_i_94_n_3
    SLICE_X48Y38         LUT3 (Prop_lut3_I0_O)        0.373    21.528 r  VGA/g0_b0_i_49/O
                         net (fo=7, routed)           0.772    22.300    VGA/g0_b0_i_49_n_0
    SLICE_X46Y38         LUT6 (Prop_lut6_I1_O)        0.124    22.424 r  VGA/g0_b0_i_12/O
                         net (fo=2, routed)           0.484    22.908    VGA/s[1][1]
    SLICE_X46Y40         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    23.355 r  VGA/g0_b0_i_4/O[3]
                         net (fo=110, routed)         0.945    24.300    VGA/sel[6]
    SLICE_X43Y41         MUXF7 (Prop_muxf7_S_O)       0.459    24.759 f  VGA/vga_red_reg_reg[3]_i_407/O
                         net (fo=1, routed)           0.000    24.759    VGA/vga_red_reg_reg[3]_i_407_n_0
    SLICE_X43Y41         MUXF8 (Prop_muxf8_I1_O)      0.094    24.853 f  VGA/vga_red_reg_reg[3]_i_273/O
                         net (fo=1, routed)           0.939    25.792    VGA/vga_red_reg_reg[3]_i_273_n_0
    SLICE_X49Y41         LUT6 (Prop_lut6_I0_O)        0.316    26.108 f  VGA/vga_red_reg[3]_i_127/O
                         net (fo=1, routed)           0.000    26.108    VGA/vga_red_reg[3]_i_127_n_0
    SLICE_X49Y41         MUXF7 (Prop_muxf7_I0_O)      0.238    26.346 f  VGA/vga_red_reg_reg[3]_i_45/O
                         net (fo=1, routed)           0.644    26.991    VGA/vga_red_reg_reg[3]_i_45_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I4_O)        0.298    27.289 f  VGA/vga_red_reg[3]_i_16/O
                         net (fo=1, routed)           0.670    27.958    VGA/vga_red_reg[3]_i_16_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I0_O)        0.124    28.082 f  VGA/vga_red_reg[3]_i_5/O
                         net (fo=5, routed)           0.432    28.515    VGA/vga_red_reg[3]_i_5_n_0
    SLICE_X43Y45         LUT6 (Prop_lut6_I2_O)        0.124    28.639 r  VGA/vga_red_reg[0]_i_1_comp/O
                         net (fo=3, routed)           0.350    28.989    VGA/Red__0[0]
    SLICE_X41Y45         FDRE                                         r  VGA/vga_red_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.683    15.105    VGA/clk_IBUF_BUFG
    SLICE_X41Y45         FDRE                                         r  VGA/vga_red_reg_reg[0]/C
                         clock pessimism              0.267    15.373    
                         clock uncertainty           -0.035    15.337    
    SLICE_X41Y45         FDRE (Setup_fdre_C_D)       -0.043    15.294    VGA/vga_red_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.294    
                         arrival time                         -28.989    
  -------------------------------------------------------------------
                         slack                                -13.695    

Slack (VIOLATED) :        -13.663ns  (required time - arrival time)
  Source:                 VGA/X_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/vga_red_reg_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.592ns  (logic 10.419ns (44.163%)  route 13.173ns (55.837%))
  Logic Levels:           31  (CARRY4=15 LUT3=2 LUT4=1 LUT5=1 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.103ns = ( 15.103 - 10.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.788     5.391    VGA/clk_IBUF_BUFG
    SLICE_X50Y27         FDRE                                         r  VGA/X_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         FDRE (Prop_fdre_C_Q)         0.518     5.909 f  VGA/X_reg[4]/Q
                         net (fo=32, routed)          0.680     6.588    VGA/X_reg[6]_0[4]
    SLICE_X50Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.712 r  VGA/vga_red_reg[3]_i_141/O
                         net (fo=95, routed)          1.042     7.754    VGA/vga_red_reg[3]_i_141_n_0
    SLICE_X50Y27         LUT6 (Prop_lut6_I1_O)        0.124     7.878 r  VGA/g0_b0_i_459/O
                         net (fo=8, routed)           0.742     8.620    VGA/g0_b0_i_459_n_0
    SLICE_X49Y27         LUT6 (Prop_lut6_I0_O)        0.124     8.744 r  VGA/g0_b0_i_634/O
                         net (fo=1, routed)           0.000     8.744    VGA/g0_b0_i_634_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.294 r  VGA/g0_b0_i_504/CO[3]
                         net (fo=1, routed)           0.000     9.294    VGA/g0_b0_i_504_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.408 r  VGA/g0_b0_i_360/CO[3]
                         net (fo=1, routed)           0.000     9.408    VGA/g0_b0_i_360_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.565 r  VGA/g0_b0_i_229/CO[1]
                         net (fo=31, routed)          0.609    10.174    VGA/X_reg[9]_8[0]
    SLICE_X52Y30         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    10.971 r  VGA/g0_b0_i_228/CO[2]
                         net (fo=5, routed)           0.526    11.497    VGA/X_reg[7]_5[0]
    SLICE_X52Y31         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    12.278 r  VGA/g0_b0_i_223/CO[2]
                         net (fo=9, routed)           0.682    12.960    VGA/X_reg[7]_7[0]
    SLICE_X48Y33         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787    13.747 r  VGA/g0_b0_i_494/O[1]
                         net (fo=6, routed)           0.770    14.516    VGA_n_182
    SLICE_X52Y33         LUT5 (Prop_lut5_I0_O)        0.303    14.819 r  g0_b0_i_805/O
                         net (fo=1, routed)           0.344    15.163    VGA/g0_b0_i_800[0]
    SLICE_X51Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.548 r  VGA/g0_b0_i_775/CO[3]
                         net (fo=1, routed)           0.000    15.548    VGA/g0_b0_i_775_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.770 r  VGA/g0_b0_i_711/O[0]
                         net (fo=8, routed)           0.715    16.485    VGA_n_229
    SLICE_X50Y34         LUT3 (Prop_lut3_I2_O)        0.325    16.810 r  g0_b0_i_769/O
                         net (fo=2, routed)           0.490    17.300    g0_b0_i_769_n_0
    SLICE_X50Y34         LUT4 (Prop_lut4_I0_O)        0.328    17.628 r  g0_b0_i_773/O
                         net (fo=1, routed)           0.000    17.628    g0_b0_i_773_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.161 r  g0_b0_i_702/CO[3]
                         net (fo=1, routed)           0.000    18.161    g0_b0_i_702_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.278 r  g0_b0_i_597/CO[3]
                         net (fo=1, routed)           0.000    18.278    g0_b0_i_597_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.593 r  g0_b0_i_474/O[3]
                         net (fo=3, routed)           0.620    19.213    VGA/g0_b0_i_325_0[3]
    SLICE_X48Y37         LUT6 (Prop_lut6_I5_O)        0.307    19.520 r  VGA/g0_b0_i_469/O
                         net (fo=1, routed)           0.330    19.850    VGA/g0_b0_i_469_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.376 r  VGA/g0_b0_i_325/CO[3]
                         net (fo=1, routed)           0.000    20.376    VGA/g0_b0_i_325_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.490 r  VGA/g0_b0_i_218/CO[3]
                         net (fo=1, routed)           0.000    20.490    VGA/g0_b0_i_218_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.761 r  VGA/g0_b0_i_94/CO[0]
                         net (fo=4, routed)           0.394    21.155    VGA/g0_b0_i_94_n_3
    SLICE_X48Y38         LUT3 (Prop_lut3_I0_O)        0.373    21.528 r  VGA/g0_b0_i_49/O
                         net (fo=7, routed)           0.772    22.300    VGA/g0_b0_i_49_n_0
    SLICE_X46Y38         LUT6 (Prop_lut6_I1_O)        0.124    22.424 r  VGA/g0_b0_i_12/O
                         net (fo=2, routed)           0.484    22.908    VGA/s[1][1]
    SLICE_X46Y40         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    23.355 r  VGA/g0_b0_i_4/O[3]
                         net (fo=110, routed)         0.945    24.300    VGA/sel[6]
    SLICE_X43Y41         MUXF7 (Prop_muxf7_S_O)       0.459    24.759 f  VGA/vga_red_reg_reg[3]_i_407/O
                         net (fo=1, routed)           0.000    24.759    VGA/vga_red_reg_reg[3]_i_407_n_0
    SLICE_X43Y41         MUXF8 (Prop_muxf8_I1_O)      0.094    24.853 f  VGA/vga_red_reg_reg[3]_i_273/O
                         net (fo=1, routed)           0.939    25.792    VGA/vga_red_reg_reg[3]_i_273_n_0
    SLICE_X49Y41         LUT6 (Prop_lut6_I0_O)        0.316    26.108 f  VGA/vga_red_reg[3]_i_127/O
                         net (fo=1, routed)           0.000    26.108    VGA/vga_red_reg[3]_i_127_n_0
    SLICE_X49Y41         MUXF7 (Prop_muxf7_I0_O)      0.238    26.346 f  VGA/vga_red_reg_reg[3]_i_45/O
                         net (fo=1, routed)           0.644    26.991    VGA/vga_red_reg_reg[3]_i_45_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I4_O)        0.298    27.289 f  VGA/vga_red_reg[3]_i_16/O
                         net (fo=1, routed)           0.670    27.958    VGA/vga_red_reg[3]_i_16_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I0_O)        0.124    28.082 f  VGA/vga_red_reg[3]_i_5/O
                         net (fo=5, routed)           0.432    28.515    VGA/vga_red_reg[3]_i_5_n_0
    SLICE_X43Y45         LUT6 (Prop_lut6_I2_O)        0.124    28.639 r  VGA/vga_red_reg[0]_i_1_comp/O
                         net (fo=3, routed)           0.344    28.983    VGA/Red__0[0]
    SLICE_X42Y47         FDRE                                         r  VGA/vga_red_reg_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.681    15.103    VGA/clk_IBUF_BUFG
    SLICE_X42Y47         FDRE                                         r  VGA/vga_red_reg_reg[0]_lopt_replica/C
                         clock pessimism              0.267    15.371    
                         clock uncertainty           -0.035    15.335    
    SLICE_X42Y47         FDRE (Setup_fdre_C_D)       -0.016    15.319    VGA/vga_red_reg_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                         -28.983    
  -------------------------------------------------------------------
                         slack                                -13.663    

Slack (VIOLATED) :        -13.621ns  (required time - arrival time)
  Source:                 VGA/X_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/vga_red_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.531ns  (logic 10.010ns (42.540%)  route 13.521ns (57.460%))
  Logic Levels:           30  (CARRY4=15 LUT3=2 LUT4=2 LUT5=2 LUT6=6 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns = ( 15.105 - 10.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.789     5.392    VGA/clk_IBUF_BUFG
    SLICE_X48Y26         FDRE                                         r  VGA/X_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDRE (Prop_fdre_C_Q)         0.456     5.848 r  VGA/X_reg[7]/Q
                         net (fo=141, routed)         1.308     7.156    VGA/X[7]
    SLICE_X44Y27         LUT6 (Prop_lut6_I0_O)        0.124     7.280 f  VGA/vga_red_reg[3]_i_185/O
                         net (fo=44, routed)          0.885     8.164    VGA/vga_red_reg[3]_i_185_n_0
    SLICE_X44Y29         LUT4 (Prop_lut4_I0_O)        0.124     8.288 r  VGA/g0_b0__0_i_151/O
                         net (fo=8, routed)           0.800     9.088    VGA/g0_b0__0_i_151_n_0
    SLICE_X45Y28         LUT4 (Prop_lut4_I0_O)        0.124     9.212 r  VGA/g0_b0__0_i_238/O
                         net (fo=1, routed)           0.000     9.212    VGA/g0_b0__0_i_238_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.744 r  VGA/g0_b0__0_i_164/CO[3]
                         net (fo=1, routed)           0.000     9.744    VGA/g0_b0__0_i_164_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.858 r  VGA/g0_b0__0_i_104/CO[3]
                         net (fo=1, routed)           0.000     9.858    VGA/g0_b0__0_i_104_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.015 r  VGA/g0_b0__0_i_52/CO[1]
                         net (fo=31, routed)          0.591    10.606    VGA/g0_b0__0_i_106_0[0]
    SLICE_X43Y30         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    11.403 r  VGA/g0_b0__0_i_50/CO[2]
                         net (fo=5, routed)           0.501    11.904    VGA/X_reg[8]_4[0]
    SLICE_X44Y32         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    12.685 r  VGA/g0_b0__0_i_48/CO[2]
                         net (fo=9, routed)           0.406    13.091    VGA/X_reg[8]_6[0]
    SLICE_X43Y33         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787    13.878 r  VGA/g0_b0__0_i_136/O[1]
                         net (fo=6, routed)           0.390    14.268    VGA/X_reg[8]_9[0]
    SLICE_X42Y33         LUT5 (Prop_lut5_I4_O)        0.303    14.571 r  VGA/g0_b0__0_i_353/O
                         net (fo=2, routed)           0.747    15.318    VGA/g0_b0__0_i_353_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    15.756 r  VGA/g0_b0__0_i_313/O[3]
                         net (fo=9, routed)           0.788    16.543    VGA_n_333
    SLICE_X42Y37         LUT3 (Prop_lut3_I2_O)        0.306    16.849 r  g0_b0__0_i_308/O
                         net (fo=1, routed)           0.687    17.536    g0_b0__0_i_308_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.062 r  g0_b0__0_i_248/CO[3]
                         net (fo=1, routed)           0.000    18.062    g0_b0__0_i_248_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.176 r  g0_b0__0_i_179/CO[3]
                         net (fo=1, routed)           0.000    18.176    g0_b0__0_i_179_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.290 r  g0_b0__0_i_116/CO[3]
                         net (fo=1, routed)           0.000    18.290    g0_b0__0_i_116_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.404 r  g0_b0__0_i_65/CO[3]
                         net (fo=1, routed)           0.000    18.404    g0_b0__0_i_65_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.738 r  g0_b0__0_i_35/O[1]
                         net (fo=3, routed)           0.670    19.408    VGA/g0_b0__0_i_32_0[1]
    SLICE_X39Y38         LUT3 (Prop_lut3_I1_O)        0.303    19.711 r  VGA/g0_b0__0_i_63/O
                         net (fo=1, routed)           0.000    19.711    VGA/g0_b0__0_i_63_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.261 r  VGA/g0_b0__0_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.261    VGA/g0_b0__0_i_32_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.532 r  VGA/g0_b0__0_i_21/CO[0]
                         net (fo=4, routed)           0.622    21.154    VGA/g0_b0__0_i_21_n_3
    SLICE_X31Y39         LUT5 (Prop_lut5_I1_O)        0.373    21.527 r  VGA/g0_b0__0_i_16/O
                         net (fo=4, routed)           0.691    22.218    VGA/g0_b0__0_i_16_n_0
    SLICE_X30Y39         LUT6 (Prop_lut6_I5_O)        0.124    22.342 r  VGA/g0_b0__0_i_8/O
                         net (fo=2, routed)           0.531    22.873    VGA/g0_b0__0_i_8_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    23.410 r  VGA/g0_b0__0_i_5/O[2]
                         net (fo=231, routed)         1.060    24.470    VGA/g0_b0__0_i_5_n_5
    SLICE_X25Y42         LUT6 (Prop_lut6_I5_O)        0.302    24.772 f  VGA/g29_b3__0/O
                         net (fo=1, routed)           0.000    24.772    VGA/g29_b3__0_n_0
    SLICE_X25Y42         MUXF7 (Prop_muxf7_I1_O)      0.245    25.017 f  VGA/vga_red_reg_reg[3]_i_524/O
                         net (fo=1, routed)           0.000    25.017    VGA/vga_red_reg_reg[3]_i_524_n_0
    SLICE_X25Y42         MUXF8 (Prop_muxf8_I0_O)      0.104    25.121 f  VGA/vga_red_reg_reg[3]_i_352/O
                         net (fo=1, routed)           0.958    26.080    VGA/vga_red_reg_reg[3]_i_352_n_0
    SLICE_X27Y42         LUT6 (Prop_lut6_I0_O)        0.316    26.396 f  VGA/vga_red_reg[3]_i_180/O
                         net (fo=1, routed)           0.000    26.396    VGA/vga_red_reg[3]_i_180_n_0
    SLICE_X27Y42         MUXF7 (Prop_muxf7_I1_O)      0.217    26.613 f  VGA/vga_red_reg_reg[3]_i_70/O
                         net (fo=1, routed)           0.977    27.590    VGA/vga_red_reg_reg[3]_i_70_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I4_O)        0.299    27.889 r  VGA/vga_red_reg[3]_i_22/O
                         net (fo=5, routed)           0.720    28.608    VGA/vga_red_reg[3]_i_22_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I3_O)        0.124    28.732 r  VGA/vga_red_reg[2]_i_1_comp/O
                         net (fo=3, routed)           0.190    28.922    VGA/Red__0[2]
    SLICE_X38Y45         FDRE                                         r  VGA/vga_red_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.683    15.105    VGA/clk_IBUF_BUFG
    SLICE_X38Y45         FDRE                                         r  VGA/vga_red_reg_reg[2]/C
                         clock pessimism              0.267    15.373    
                         clock uncertainty           -0.035    15.337    
    SLICE_X38Y45         FDRE (Setup_fdre_C_D)       -0.036    15.301    VGA/vga_red_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.301    
                         arrival time                         -28.922    
  -------------------------------------------------------------------
                         slack                                -13.621    

Slack (VIOLATED) :        -13.619ns  (required time - arrival time)
  Source:                 VGA/X_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/vga_green_reg_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.596ns  (logic 10.445ns (44.265%)  route 13.151ns (55.735%))
  Logic Levels:           31  (CARRY4=15 LUT3=2 LUT4=1 LUT5=2 LUT6=8 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns = ( 15.105 - 10.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.788     5.391    VGA/clk_IBUF_BUFG
    SLICE_X50Y27         FDRE                                         r  VGA/X_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         FDRE (Prop_fdre_C_Q)         0.518     5.909 f  VGA/X_reg[4]/Q
                         net (fo=32, routed)          0.680     6.588    VGA/X_reg[6]_0[4]
    SLICE_X50Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.712 r  VGA/vga_red_reg[3]_i_141/O
                         net (fo=95, routed)          1.042     7.754    VGA/vga_red_reg[3]_i_141_n_0
    SLICE_X50Y27         LUT6 (Prop_lut6_I1_O)        0.124     7.878 r  VGA/g0_b0_i_459/O
                         net (fo=8, routed)           0.742     8.620    VGA/g0_b0_i_459_n_0
    SLICE_X49Y27         LUT6 (Prop_lut6_I0_O)        0.124     8.744 r  VGA/g0_b0_i_634/O
                         net (fo=1, routed)           0.000     8.744    VGA/g0_b0_i_634_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.294 r  VGA/g0_b0_i_504/CO[3]
                         net (fo=1, routed)           0.000     9.294    VGA/g0_b0_i_504_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.408 r  VGA/g0_b0_i_360/CO[3]
                         net (fo=1, routed)           0.000     9.408    VGA/g0_b0_i_360_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.565 r  VGA/g0_b0_i_229/CO[1]
                         net (fo=31, routed)          0.609    10.174    VGA/X_reg[9]_8[0]
    SLICE_X52Y30         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    10.971 r  VGA/g0_b0_i_228/CO[2]
                         net (fo=5, routed)           0.526    11.497    VGA/X_reg[7]_5[0]
    SLICE_X52Y31         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    12.278 r  VGA/g0_b0_i_223/CO[2]
                         net (fo=9, routed)           0.682    12.960    VGA/X_reg[7]_7[0]
    SLICE_X48Y33         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787    13.747 r  VGA/g0_b0_i_494/O[1]
                         net (fo=6, routed)           0.770    14.516    VGA_n_182
    SLICE_X52Y33         LUT5 (Prop_lut5_I0_O)        0.303    14.819 r  g0_b0_i_805/O
                         net (fo=1, routed)           0.344    15.163    VGA/g0_b0_i_800[0]
    SLICE_X51Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.548 r  VGA/g0_b0_i_775/CO[3]
                         net (fo=1, routed)           0.000    15.548    VGA/g0_b0_i_775_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.770 r  VGA/g0_b0_i_711/O[0]
                         net (fo=8, routed)           0.715    16.485    VGA_n_229
    SLICE_X50Y34         LUT3 (Prop_lut3_I2_O)        0.325    16.810 r  g0_b0_i_769/O
                         net (fo=2, routed)           0.490    17.300    g0_b0_i_769_n_0
    SLICE_X50Y34         LUT4 (Prop_lut4_I0_O)        0.328    17.628 r  g0_b0_i_773/O
                         net (fo=1, routed)           0.000    17.628    g0_b0_i_773_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.161 r  g0_b0_i_702/CO[3]
                         net (fo=1, routed)           0.000    18.161    g0_b0_i_702_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.278 r  g0_b0_i_597/CO[3]
                         net (fo=1, routed)           0.000    18.278    g0_b0_i_597_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.593 r  g0_b0_i_474/O[3]
                         net (fo=3, routed)           0.620    19.213    VGA/g0_b0_i_325_0[3]
    SLICE_X48Y37         LUT6 (Prop_lut6_I5_O)        0.307    19.520 r  VGA/g0_b0_i_469/O
                         net (fo=1, routed)           0.330    19.850    VGA/g0_b0_i_469_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.376 r  VGA/g0_b0_i_325/CO[3]
                         net (fo=1, routed)           0.000    20.376    VGA/g0_b0_i_325_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.490 r  VGA/g0_b0_i_218/CO[3]
                         net (fo=1, routed)           0.000    20.490    VGA/g0_b0_i_218_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.761 r  VGA/g0_b0_i_94/CO[0]
                         net (fo=4, routed)           0.394    21.155    VGA/g0_b0_i_94_n_3
    SLICE_X48Y38         LUT3 (Prop_lut3_I0_O)        0.373    21.528 r  VGA/g0_b0_i_49/O
                         net (fo=7, routed)           0.772    22.300    VGA/g0_b0_i_49_n_0
    SLICE_X46Y38         LUT6 (Prop_lut6_I1_O)        0.124    22.424 r  VGA/g0_b0_i_12/O
                         net (fo=2, routed)           0.484    22.908    VGA/s[1][1]
    SLICE_X46Y40         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    23.355 r  VGA/g0_b0_i_4/O[3]
                         net (fo=110, routed)         0.945    24.300    VGA/sel[6]
    SLICE_X43Y41         MUXF7 (Prop_muxf7_S_O)       0.459    24.759 f  VGA/vga_red_reg_reg[3]_i_407/O
                         net (fo=1, routed)           0.000    24.759    VGA/vga_red_reg_reg[3]_i_407_n_0
    SLICE_X43Y41         MUXF8 (Prop_muxf8_I1_O)      0.094    24.853 f  VGA/vga_red_reg_reg[3]_i_273/O
                         net (fo=1, routed)           0.939    25.792    VGA/vga_red_reg_reg[3]_i_273_n_0
    SLICE_X49Y41         LUT6 (Prop_lut6_I0_O)        0.316    26.108 f  VGA/vga_red_reg[3]_i_127/O
                         net (fo=1, routed)           0.000    26.108    VGA/vga_red_reg[3]_i_127_n_0
    SLICE_X49Y41         MUXF7 (Prop_muxf7_I0_O)      0.238    26.346 f  VGA/vga_red_reg_reg[3]_i_45/O
                         net (fo=1, routed)           0.644    26.991    VGA/vga_red_reg_reg[3]_i_45_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I4_O)        0.298    27.289 f  VGA/vga_red_reg[3]_i_16/O
                         net (fo=1, routed)           0.670    27.958    VGA/vga_red_reg[3]_i_16_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I0_O)        0.124    28.082 f  VGA/vga_red_reg[3]_i_5/O
                         net (fo=5, routed)           0.755    28.837    VGA/vga_red_reg[3]_i_5_n_0
    SLICE_X41Y46         LUT5 (Prop_lut5_I0_O)        0.150    28.987 r  VGA/vga_green_reg[2]_i_1/O
                         net (fo=2, routed)           0.000    28.987    VGA/Green__0[2]
    SLICE_X41Y46         FDRE                                         r  VGA/vga_green_reg_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.683    15.105    VGA/clk_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  VGA/vga_green_reg_reg[2]_lopt_replica/C
                         clock pessimism              0.267    15.373    
                         clock uncertainty           -0.035    15.337    
    SLICE_X41Y46         FDRE (Setup_fdre_C_D)        0.031    15.368    VGA/vga_green_reg_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.368    
                         arrival time                         -28.987    
  -------------------------------------------------------------------
                         slack                                -13.619    

Slack (VIOLATED) :        -13.618ns  (required time - arrival time)
  Source:                 VGA/X_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/vga_green_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.596ns  (logic 10.445ns (44.265%)  route 13.151ns (55.735%))
  Logic Levels:           31  (CARRY4=15 LUT3=2 LUT4=1 LUT5=2 LUT6=8 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns = ( 15.105 - 10.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.788     5.391    VGA/clk_IBUF_BUFG
    SLICE_X50Y27         FDRE                                         r  VGA/X_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         FDRE (Prop_fdre_C_Q)         0.518     5.909 f  VGA/X_reg[4]/Q
                         net (fo=32, routed)          0.680     6.588    VGA/X_reg[6]_0[4]
    SLICE_X50Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.712 r  VGA/vga_red_reg[3]_i_141/O
                         net (fo=95, routed)          1.042     7.754    VGA/vga_red_reg[3]_i_141_n_0
    SLICE_X50Y27         LUT6 (Prop_lut6_I1_O)        0.124     7.878 r  VGA/g0_b0_i_459/O
                         net (fo=8, routed)           0.742     8.620    VGA/g0_b0_i_459_n_0
    SLICE_X49Y27         LUT6 (Prop_lut6_I0_O)        0.124     8.744 r  VGA/g0_b0_i_634/O
                         net (fo=1, routed)           0.000     8.744    VGA/g0_b0_i_634_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.294 r  VGA/g0_b0_i_504/CO[3]
                         net (fo=1, routed)           0.000     9.294    VGA/g0_b0_i_504_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.408 r  VGA/g0_b0_i_360/CO[3]
                         net (fo=1, routed)           0.000     9.408    VGA/g0_b0_i_360_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.565 r  VGA/g0_b0_i_229/CO[1]
                         net (fo=31, routed)          0.609    10.174    VGA/X_reg[9]_8[0]
    SLICE_X52Y30         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    10.971 r  VGA/g0_b0_i_228/CO[2]
                         net (fo=5, routed)           0.526    11.497    VGA/X_reg[7]_5[0]
    SLICE_X52Y31         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    12.278 r  VGA/g0_b0_i_223/CO[2]
                         net (fo=9, routed)           0.682    12.960    VGA/X_reg[7]_7[0]
    SLICE_X48Y33         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787    13.747 r  VGA/g0_b0_i_494/O[1]
                         net (fo=6, routed)           0.770    14.516    VGA_n_182
    SLICE_X52Y33         LUT5 (Prop_lut5_I0_O)        0.303    14.819 r  g0_b0_i_805/O
                         net (fo=1, routed)           0.344    15.163    VGA/g0_b0_i_800[0]
    SLICE_X51Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.548 r  VGA/g0_b0_i_775/CO[3]
                         net (fo=1, routed)           0.000    15.548    VGA/g0_b0_i_775_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.770 r  VGA/g0_b0_i_711/O[0]
                         net (fo=8, routed)           0.715    16.485    VGA_n_229
    SLICE_X50Y34         LUT3 (Prop_lut3_I2_O)        0.325    16.810 r  g0_b0_i_769/O
                         net (fo=2, routed)           0.490    17.300    g0_b0_i_769_n_0
    SLICE_X50Y34         LUT4 (Prop_lut4_I0_O)        0.328    17.628 r  g0_b0_i_773/O
                         net (fo=1, routed)           0.000    17.628    g0_b0_i_773_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.161 r  g0_b0_i_702/CO[3]
                         net (fo=1, routed)           0.000    18.161    g0_b0_i_702_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.278 r  g0_b0_i_597/CO[3]
                         net (fo=1, routed)           0.000    18.278    g0_b0_i_597_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.593 r  g0_b0_i_474/O[3]
                         net (fo=3, routed)           0.620    19.213    VGA/g0_b0_i_325_0[3]
    SLICE_X48Y37         LUT6 (Prop_lut6_I5_O)        0.307    19.520 r  VGA/g0_b0_i_469/O
                         net (fo=1, routed)           0.330    19.850    VGA/g0_b0_i_469_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.376 r  VGA/g0_b0_i_325/CO[3]
                         net (fo=1, routed)           0.000    20.376    VGA/g0_b0_i_325_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.490 r  VGA/g0_b0_i_218/CO[3]
                         net (fo=1, routed)           0.000    20.490    VGA/g0_b0_i_218_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.761 r  VGA/g0_b0_i_94/CO[0]
                         net (fo=4, routed)           0.394    21.155    VGA/g0_b0_i_94_n_3
    SLICE_X48Y38         LUT3 (Prop_lut3_I0_O)        0.373    21.528 r  VGA/g0_b0_i_49/O
                         net (fo=7, routed)           0.772    22.300    VGA/g0_b0_i_49_n_0
    SLICE_X46Y38         LUT6 (Prop_lut6_I1_O)        0.124    22.424 r  VGA/g0_b0_i_12/O
                         net (fo=2, routed)           0.484    22.908    VGA/s[1][1]
    SLICE_X46Y40         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    23.355 r  VGA/g0_b0_i_4/O[3]
                         net (fo=110, routed)         0.945    24.300    VGA/sel[6]
    SLICE_X43Y41         MUXF7 (Prop_muxf7_S_O)       0.459    24.759 f  VGA/vga_red_reg_reg[3]_i_407/O
                         net (fo=1, routed)           0.000    24.759    VGA/vga_red_reg_reg[3]_i_407_n_0
    SLICE_X43Y41         MUXF8 (Prop_muxf8_I1_O)      0.094    24.853 f  VGA/vga_red_reg_reg[3]_i_273/O
                         net (fo=1, routed)           0.939    25.792    VGA/vga_red_reg_reg[3]_i_273_n_0
    SLICE_X49Y41         LUT6 (Prop_lut6_I0_O)        0.316    26.108 f  VGA/vga_red_reg[3]_i_127/O
                         net (fo=1, routed)           0.000    26.108    VGA/vga_red_reg[3]_i_127_n_0
    SLICE_X49Y41         MUXF7 (Prop_muxf7_I0_O)      0.238    26.346 f  VGA/vga_red_reg_reg[3]_i_45/O
                         net (fo=1, routed)           0.644    26.991    VGA/vga_red_reg_reg[3]_i_45_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I4_O)        0.298    27.289 f  VGA/vga_red_reg[3]_i_16/O
                         net (fo=1, routed)           0.670    27.958    VGA/vga_red_reg[3]_i_16_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I0_O)        0.124    28.082 f  VGA/vga_red_reg[3]_i_5/O
                         net (fo=5, routed)           0.755    28.837    VGA/vga_red_reg[3]_i_5_n_0
    SLICE_X41Y46         LUT5 (Prop_lut5_I0_O)        0.150    28.987 r  VGA/vga_green_reg[2]_i_1/O
                         net (fo=2, routed)           0.000    28.987    VGA/Green__0[2]
    SLICE_X41Y46         FDRE                                         r  VGA/vga_green_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.683    15.105    VGA/clk_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  VGA/vga_green_reg_reg[2]/C
                         clock pessimism              0.267    15.373    
                         clock uncertainty           -0.035    15.337    
    SLICE_X41Y46         FDRE (Setup_fdre_C_D)        0.032    15.369    VGA/vga_green_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.369    
                         arrival time                         -28.987    
  -------------------------------------------------------------------
                         slack                                -13.618    

Slack (VIOLATED) :        -13.598ns  (required time - arrival time)
  Source:                 VGA/X_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/vga_red_reg_reg[2]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.531ns  (logic 10.010ns (42.540%)  route 13.521ns (57.460%))
  Logic Levels:           30  (CARRY4=15 LUT3=2 LUT4=2 LUT5=2 LUT6=6 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns = ( 15.105 - 10.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.789     5.392    VGA/clk_IBUF_BUFG
    SLICE_X48Y26         FDRE                                         r  VGA/X_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDRE (Prop_fdre_C_Q)         0.456     5.848 r  VGA/X_reg[7]/Q
                         net (fo=141, routed)         1.308     7.156    VGA/X[7]
    SLICE_X44Y27         LUT6 (Prop_lut6_I0_O)        0.124     7.280 f  VGA/vga_red_reg[3]_i_185/O
                         net (fo=44, routed)          0.885     8.164    VGA/vga_red_reg[3]_i_185_n_0
    SLICE_X44Y29         LUT4 (Prop_lut4_I0_O)        0.124     8.288 r  VGA/g0_b0__0_i_151/O
                         net (fo=8, routed)           0.800     9.088    VGA/g0_b0__0_i_151_n_0
    SLICE_X45Y28         LUT4 (Prop_lut4_I0_O)        0.124     9.212 r  VGA/g0_b0__0_i_238/O
                         net (fo=1, routed)           0.000     9.212    VGA/g0_b0__0_i_238_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.744 r  VGA/g0_b0__0_i_164/CO[3]
                         net (fo=1, routed)           0.000     9.744    VGA/g0_b0__0_i_164_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.858 r  VGA/g0_b0__0_i_104/CO[3]
                         net (fo=1, routed)           0.000     9.858    VGA/g0_b0__0_i_104_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.015 r  VGA/g0_b0__0_i_52/CO[1]
                         net (fo=31, routed)          0.591    10.606    VGA/g0_b0__0_i_106_0[0]
    SLICE_X43Y30         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    11.403 r  VGA/g0_b0__0_i_50/CO[2]
                         net (fo=5, routed)           0.501    11.904    VGA/X_reg[8]_4[0]
    SLICE_X44Y32         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    12.685 r  VGA/g0_b0__0_i_48/CO[2]
                         net (fo=9, routed)           0.406    13.091    VGA/X_reg[8]_6[0]
    SLICE_X43Y33         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787    13.878 r  VGA/g0_b0__0_i_136/O[1]
                         net (fo=6, routed)           0.390    14.268    VGA/X_reg[8]_9[0]
    SLICE_X42Y33         LUT5 (Prop_lut5_I4_O)        0.303    14.571 r  VGA/g0_b0__0_i_353/O
                         net (fo=2, routed)           0.747    15.318    VGA/g0_b0__0_i_353_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    15.756 r  VGA/g0_b0__0_i_313/O[3]
                         net (fo=9, routed)           0.788    16.543    VGA_n_333
    SLICE_X42Y37         LUT3 (Prop_lut3_I2_O)        0.306    16.849 r  g0_b0__0_i_308/O
                         net (fo=1, routed)           0.687    17.536    g0_b0__0_i_308_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.062 r  g0_b0__0_i_248/CO[3]
                         net (fo=1, routed)           0.000    18.062    g0_b0__0_i_248_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.176 r  g0_b0__0_i_179/CO[3]
                         net (fo=1, routed)           0.000    18.176    g0_b0__0_i_179_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.290 r  g0_b0__0_i_116/CO[3]
                         net (fo=1, routed)           0.000    18.290    g0_b0__0_i_116_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.404 r  g0_b0__0_i_65/CO[3]
                         net (fo=1, routed)           0.000    18.404    g0_b0__0_i_65_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.738 r  g0_b0__0_i_35/O[1]
                         net (fo=3, routed)           0.670    19.408    VGA/g0_b0__0_i_32_0[1]
    SLICE_X39Y38         LUT3 (Prop_lut3_I1_O)        0.303    19.711 r  VGA/g0_b0__0_i_63/O
                         net (fo=1, routed)           0.000    19.711    VGA/g0_b0__0_i_63_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.261 r  VGA/g0_b0__0_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.261    VGA/g0_b0__0_i_32_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.532 r  VGA/g0_b0__0_i_21/CO[0]
                         net (fo=4, routed)           0.622    21.154    VGA/g0_b0__0_i_21_n_3
    SLICE_X31Y39         LUT5 (Prop_lut5_I1_O)        0.373    21.527 r  VGA/g0_b0__0_i_16/O
                         net (fo=4, routed)           0.691    22.218    VGA/g0_b0__0_i_16_n_0
    SLICE_X30Y39         LUT6 (Prop_lut6_I5_O)        0.124    22.342 r  VGA/g0_b0__0_i_8/O
                         net (fo=2, routed)           0.531    22.873    VGA/g0_b0__0_i_8_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    23.410 r  VGA/g0_b0__0_i_5/O[2]
                         net (fo=231, routed)         1.060    24.470    VGA/g0_b0__0_i_5_n_5
    SLICE_X25Y42         LUT6 (Prop_lut6_I5_O)        0.302    24.772 f  VGA/g29_b3__0/O
                         net (fo=1, routed)           0.000    24.772    VGA/g29_b3__0_n_0
    SLICE_X25Y42         MUXF7 (Prop_muxf7_I1_O)      0.245    25.017 f  VGA/vga_red_reg_reg[3]_i_524/O
                         net (fo=1, routed)           0.000    25.017    VGA/vga_red_reg_reg[3]_i_524_n_0
    SLICE_X25Y42         MUXF8 (Prop_muxf8_I0_O)      0.104    25.121 f  VGA/vga_red_reg_reg[3]_i_352/O
                         net (fo=1, routed)           0.958    26.080    VGA/vga_red_reg_reg[3]_i_352_n_0
    SLICE_X27Y42         LUT6 (Prop_lut6_I0_O)        0.316    26.396 f  VGA/vga_red_reg[3]_i_180/O
                         net (fo=1, routed)           0.000    26.396    VGA/vga_red_reg[3]_i_180_n_0
    SLICE_X27Y42         MUXF7 (Prop_muxf7_I1_O)      0.217    26.613 f  VGA/vga_red_reg_reg[3]_i_70/O
                         net (fo=1, routed)           0.977    27.590    VGA/vga_red_reg_reg[3]_i_70_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I4_O)        0.299    27.889 r  VGA/vga_red_reg[3]_i_22/O
                         net (fo=5, routed)           0.720    28.608    VGA/vga_red_reg[3]_i_22_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I3_O)        0.124    28.732 r  VGA/vga_red_reg[2]_i_1_comp/O
                         net (fo=3, routed)           0.190    28.922    VGA/Red__0[2]
    SLICE_X38Y45         FDRE                                         r  VGA/vga_red_reg_reg[2]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.683    15.105    VGA/clk_IBUF_BUFG
    SLICE_X38Y45         FDRE                                         r  VGA/vga_red_reg_reg[2]_lopt_replica_2/C
                         clock pessimism              0.267    15.373    
                         clock uncertainty           -0.035    15.337    
    SLICE_X38Y45         FDRE (Setup_fdre_C_D)       -0.013    15.324    VGA/vga_red_reg_reg[2]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                         -28.922    
  -------------------------------------------------------------------
                         slack                                -13.598    

Slack (VIOLATED) :        -13.574ns  (required time - arrival time)
  Source:                 VGA/X_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/vga_red_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.463ns  (logic 10.419ns (44.406%)  route 13.044ns (55.594%))
  Logic Levels:           31  (CARRY4=15 LUT3=2 LUT4=1 LUT5=1 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns = ( 15.105 - 10.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.788     5.391    VGA/clk_IBUF_BUFG
    SLICE_X50Y27         FDRE                                         r  VGA/X_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         FDRE (Prop_fdre_C_Q)         0.518     5.909 f  VGA/X_reg[4]/Q
                         net (fo=32, routed)          0.680     6.588    VGA/X_reg[6]_0[4]
    SLICE_X50Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.712 r  VGA/vga_red_reg[3]_i_141/O
                         net (fo=95, routed)          1.042     7.754    VGA/vga_red_reg[3]_i_141_n_0
    SLICE_X50Y27         LUT6 (Prop_lut6_I1_O)        0.124     7.878 r  VGA/g0_b0_i_459/O
                         net (fo=8, routed)           0.742     8.620    VGA/g0_b0_i_459_n_0
    SLICE_X49Y27         LUT6 (Prop_lut6_I0_O)        0.124     8.744 r  VGA/g0_b0_i_634/O
                         net (fo=1, routed)           0.000     8.744    VGA/g0_b0_i_634_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.294 r  VGA/g0_b0_i_504/CO[3]
                         net (fo=1, routed)           0.000     9.294    VGA/g0_b0_i_504_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.408 r  VGA/g0_b0_i_360/CO[3]
                         net (fo=1, routed)           0.000     9.408    VGA/g0_b0_i_360_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.565 r  VGA/g0_b0_i_229/CO[1]
                         net (fo=31, routed)          0.609    10.174    VGA/X_reg[9]_8[0]
    SLICE_X52Y30         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    10.971 r  VGA/g0_b0_i_228/CO[2]
                         net (fo=5, routed)           0.526    11.497    VGA/X_reg[7]_5[0]
    SLICE_X52Y31         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    12.278 r  VGA/g0_b0_i_223/CO[2]
                         net (fo=9, routed)           0.682    12.960    VGA/X_reg[7]_7[0]
    SLICE_X48Y33         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787    13.747 r  VGA/g0_b0_i_494/O[1]
                         net (fo=6, routed)           0.770    14.516    VGA_n_182
    SLICE_X52Y33         LUT5 (Prop_lut5_I0_O)        0.303    14.819 r  g0_b0_i_805/O
                         net (fo=1, routed)           0.344    15.163    VGA/g0_b0_i_800[0]
    SLICE_X51Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.548 r  VGA/g0_b0_i_775/CO[3]
                         net (fo=1, routed)           0.000    15.548    VGA/g0_b0_i_775_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.770 r  VGA/g0_b0_i_711/O[0]
                         net (fo=8, routed)           0.715    16.485    VGA_n_229
    SLICE_X50Y34         LUT3 (Prop_lut3_I2_O)        0.325    16.810 r  g0_b0_i_769/O
                         net (fo=2, routed)           0.490    17.300    g0_b0_i_769_n_0
    SLICE_X50Y34         LUT4 (Prop_lut4_I0_O)        0.328    17.628 r  g0_b0_i_773/O
                         net (fo=1, routed)           0.000    17.628    g0_b0_i_773_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.161 r  g0_b0_i_702/CO[3]
                         net (fo=1, routed)           0.000    18.161    g0_b0_i_702_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.278 r  g0_b0_i_597/CO[3]
                         net (fo=1, routed)           0.000    18.278    g0_b0_i_597_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.593 r  g0_b0_i_474/O[3]
                         net (fo=3, routed)           0.620    19.213    VGA/g0_b0_i_325_0[3]
    SLICE_X48Y37         LUT6 (Prop_lut6_I5_O)        0.307    19.520 r  VGA/g0_b0_i_469/O
                         net (fo=1, routed)           0.330    19.850    VGA/g0_b0_i_469_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.376 r  VGA/g0_b0_i_325/CO[3]
                         net (fo=1, routed)           0.000    20.376    VGA/g0_b0_i_325_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.490 r  VGA/g0_b0_i_218/CO[3]
                         net (fo=1, routed)           0.000    20.490    VGA/g0_b0_i_218_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.761 r  VGA/g0_b0_i_94/CO[0]
                         net (fo=4, routed)           0.394    21.155    VGA/g0_b0_i_94_n_3
    SLICE_X48Y38         LUT3 (Prop_lut3_I0_O)        0.373    21.528 r  VGA/g0_b0_i_49/O
                         net (fo=7, routed)           0.772    22.300    VGA/g0_b0_i_49_n_0
    SLICE_X46Y38         LUT6 (Prop_lut6_I1_O)        0.124    22.424 r  VGA/g0_b0_i_12/O
                         net (fo=2, routed)           0.484    22.908    VGA/s[1][1]
    SLICE_X46Y40         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    23.355 r  VGA/g0_b0_i_4/O[3]
                         net (fo=110, routed)         0.945    24.300    VGA/sel[6]
    SLICE_X43Y41         MUXF7 (Prop_muxf7_S_O)       0.459    24.759 f  VGA/vga_red_reg_reg[3]_i_407/O
                         net (fo=1, routed)           0.000    24.759    VGA/vga_red_reg_reg[3]_i_407_n_0
    SLICE_X43Y41         MUXF8 (Prop_muxf8_I1_O)      0.094    24.853 f  VGA/vga_red_reg_reg[3]_i_273/O
                         net (fo=1, routed)           0.939    25.792    VGA/vga_red_reg_reg[3]_i_273_n_0
    SLICE_X49Y41         LUT6 (Prop_lut6_I0_O)        0.316    26.108 f  VGA/vga_red_reg[3]_i_127/O
                         net (fo=1, routed)           0.000    26.108    VGA/vga_red_reg[3]_i_127_n_0
    SLICE_X49Y41         MUXF7 (Prop_muxf7_I0_O)      0.238    26.346 f  VGA/vga_red_reg_reg[3]_i_45/O
                         net (fo=1, routed)           0.644    26.991    VGA/vga_red_reg_reg[3]_i_45_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I4_O)        0.298    27.289 f  VGA/vga_red_reg[3]_i_16/O
                         net (fo=1, routed)           0.670    27.958    VGA/vga_red_reg[3]_i_16_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I0_O)        0.124    28.082 f  VGA/vga_red_reg[3]_i_5/O
                         net (fo=5, routed)           0.458    28.540    VGA/vga_red_reg[3]_i_5_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I3_O)        0.124    28.664 r  VGA/vga_red_reg[3]_i_2_comp/O
                         net (fo=2, routed)           0.190    28.854    VGA/Red__0[3]
    SLICE_X41Y46         FDRE                                         r  VGA/vga_red_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.683    15.105    VGA/clk_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  VGA/vga_red_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.267    15.373    
                         clock uncertainty           -0.035    15.337    
    SLICE_X41Y46         FDRE (Setup_fdre_C_D)       -0.058    15.279    VGA/vga_red_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.279    
                         arrival time                         -28.854    
  -------------------------------------------------------------------
                         slack                                -13.574    

Slack (VIOLATED) :        -13.539ns  (required time - arrival time)
  Source:                 VGA/X_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/vga_blue_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.517ns  (logic 10.445ns (44.414%)  route 13.072ns (55.586%))
  Logic Levels:           31  (CARRY4=15 LUT3=2 LUT4=1 LUT5=2 LUT6=8 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.106ns = ( 15.106 - 10.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.788     5.391    VGA/clk_IBUF_BUFG
    SLICE_X50Y27         FDRE                                         r  VGA/X_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         FDRE (Prop_fdre_C_Q)         0.518     5.909 f  VGA/X_reg[4]/Q
                         net (fo=32, routed)          0.680     6.588    VGA/X_reg[6]_0[4]
    SLICE_X50Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.712 r  VGA/vga_red_reg[3]_i_141/O
                         net (fo=95, routed)          1.042     7.754    VGA/vga_red_reg[3]_i_141_n_0
    SLICE_X50Y27         LUT6 (Prop_lut6_I1_O)        0.124     7.878 r  VGA/g0_b0_i_459/O
                         net (fo=8, routed)           0.742     8.620    VGA/g0_b0_i_459_n_0
    SLICE_X49Y27         LUT6 (Prop_lut6_I0_O)        0.124     8.744 r  VGA/g0_b0_i_634/O
                         net (fo=1, routed)           0.000     8.744    VGA/g0_b0_i_634_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.294 r  VGA/g0_b0_i_504/CO[3]
                         net (fo=1, routed)           0.000     9.294    VGA/g0_b0_i_504_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.408 r  VGA/g0_b0_i_360/CO[3]
                         net (fo=1, routed)           0.000     9.408    VGA/g0_b0_i_360_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.565 r  VGA/g0_b0_i_229/CO[1]
                         net (fo=31, routed)          0.609    10.174    VGA/X_reg[9]_8[0]
    SLICE_X52Y30         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    10.971 r  VGA/g0_b0_i_228/CO[2]
                         net (fo=5, routed)           0.526    11.497    VGA/X_reg[7]_5[0]
    SLICE_X52Y31         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    12.278 r  VGA/g0_b0_i_223/CO[2]
                         net (fo=9, routed)           0.682    12.960    VGA/X_reg[7]_7[0]
    SLICE_X48Y33         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787    13.747 r  VGA/g0_b0_i_494/O[1]
                         net (fo=6, routed)           0.770    14.516    VGA_n_182
    SLICE_X52Y33         LUT5 (Prop_lut5_I0_O)        0.303    14.819 r  g0_b0_i_805/O
                         net (fo=1, routed)           0.344    15.163    VGA/g0_b0_i_800[0]
    SLICE_X51Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.548 r  VGA/g0_b0_i_775/CO[3]
                         net (fo=1, routed)           0.000    15.548    VGA/g0_b0_i_775_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.770 r  VGA/g0_b0_i_711/O[0]
                         net (fo=8, routed)           0.715    16.485    VGA_n_229
    SLICE_X50Y34         LUT3 (Prop_lut3_I2_O)        0.325    16.810 r  g0_b0_i_769/O
                         net (fo=2, routed)           0.490    17.300    g0_b0_i_769_n_0
    SLICE_X50Y34         LUT4 (Prop_lut4_I0_O)        0.328    17.628 r  g0_b0_i_773/O
                         net (fo=1, routed)           0.000    17.628    g0_b0_i_773_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.161 r  g0_b0_i_702/CO[3]
                         net (fo=1, routed)           0.000    18.161    g0_b0_i_702_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.278 r  g0_b0_i_597/CO[3]
                         net (fo=1, routed)           0.000    18.278    g0_b0_i_597_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.593 r  g0_b0_i_474/O[3]
                         net (fo=3, routed)           0.620    19.213    VGA/g0_b0_i_325_0[3]
    SLICE_X48Y37         LUT6 (Prop_lut6_I5_O)        0.307    19.520 r  VGA/g0_b0_i_469/O
                         net (fo=1, routed)           0.330    19.850    VGA/g0_b0_i_469_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.376 r  VGA/g0_b0_i_325/CO[3]
                         net (fo=1, routed)           0.000    20.376    VGA/g0_b0_i_325_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.490 r  VGA/g0_b0_i_218/CO[3]
                         net (fo=1, routed)           0.000    20.490    VGA/g0_b0_i_218_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.761 r  VGA/g0_b0_i_94/CO[0]
                         net (fo=4, routed)           0.394    21.155    VGA/g0_b0_i_94_n_3
    SLICE_X48Y38         LUT3 (Prop_lut3_I0_O)        0.373    21.528 r  VGA/g0_b0_i_49/O
                         net (fo=7, routed)           0.772    22.300    VGA/g0_b0_i_49_n_0
    SLICE_X46Y38         LUT6 (Prop_lut6_I1_O)        0.124    22.424 r  VGA/g0_b0_i_12/O
                         net (fo=2, routed)           0.484    22.908    VGA/s[1][1]
    SLICE_X46Y40         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    23.355 r  VGA/g0_b0_i_4/O[3]
                         net (fo=110, routed)         0.945    24.300    VGA/sel[6]
    SLICE_X43Y41         MUXF7 (Prop_muxf7_S_O)       0.459    24.759 f  VGA/vga_red_reg_reg[3]_i_407/O
                         net (fo=1, routed)           0.000    24.759    VGA/vga_red_reg_reg[3]_i_407_n_0
    SLICE_X43Y41         MUXF8 (Prop_muxf8_I1_O)      0.094    24.853 f  VGA/vga_red_reg_reg[3]_i_273/O
                         net (fo=1, routed)           0.939    25.792    VGA/vga_red_reg_reg[3]_i_273_n_0
    SLICE_X49Y41         LUT6 (Prop_lut6_I0_O)        0.316    26.108 f  VGA/vga_red_reg[3]_i_127/O
                         net (fo=1, routed)           0.000    26.108    VGA/vga_red_reg[3]_i_127_n_0
    SLICE_X49Y41         MUXF7 (Prop_muxf7_I0_O)      0.238    26.346 f  VGA/vga_red_reg_reg[3]_i_45/O
                         net (fo=1, routed)           0.644    26.991    VGA/vga_red_reg_reg[3]_i_45_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I4_O)        0.298    27.289 f  VGA/vga_red_reg[3]_i_16/O
                         net (fo=1, routed)           0.670    27.958    VGA/vga_red_reg[3]_i_16_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I0_O)        0.124    28.082 f  VGA/vga_red_reg[3]_i_5/O
                         net (fo=5, routed)           0.676    28.758    VGA/vga_red_reg[3]_i_5_n_0
    SLICE_X41Y47         LUT5 (Prop_lut5_I0_O)        0.150    28.908 r  VGA/vga_blue_reg[2]_i_1/O
                         net (fo=2, routed)           0.000    28.908    VGA/Blue__0[2]
    SLICE_X41Y47         FDRE                                         r  VGA/vga_blue_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.684    15.106    VGA/clk_IBUF_BUFG
    SLICE_X41Y47         FDRE                                         r  VGA/vga_blue_reg_reg[2]/C
                         clock pessimism              0.267    15.374    
                         clock uncertainty           -0.035    15.338    
    SLICE_X41Y47         FDRE (Setup_fdre_C_D)        0.031    15.369    VGA/vga_blue_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.369    
                         arrival time                         -28.908    
  -------------------------------------------------------------------
                         slack                                -13.539    

Slack (VIOLATED) :        -13.538ns  (required time - arrival time)
  Source:                 VGA/X_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/vga_blue_reg_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.517ns  (logic 10.445ns (44.414%)  route 13.072ns (55.586%))
  Logic Levels:           31  (CARRY4=15 LUT3=2 LUT4=1 LUT5=2 LUT6=8 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.106ns = ( 15.106 - 10.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.788     5.391    VGA/clk_IBUF_BUFG
    SLICE_X50Y27         FDRE                                         r  VGA/X_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         FDRE (Prop_fdre_C_Q)         0.518     5.909 f  VGA/X_reg[4]/Q
                         net (fo=32, routed)          0.680     6.588    VGA/X_reg[6]_0[4]
    SLICE_X50Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.712 r  VGA/vga_red_reg[3]_i_141/O
                         net (fo=95, routed)          1.042     7.754    VGA/vga_red_reg[3]_i_141_n_0
    SLICE_X50Y27         LUT6 (Prop_lut6_I1_O)        0.124     7.878 r  VGA/g0_b0_i_459/O
                         net (fo=8, routed)           0.742     8.620    VGA/g0_b0_i_459_n_0
    SLICE_X49Y27         LUT6 (Prop_lut6_I0_O)        0.124     8.744 r  VGA/g0_b0_i_634/O
                         net (fo=1, routed)           0.000     8.744    VGA/g0_b0_i_634_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.294 r  VGA/g0_b0_i_504/CO[3]
                         net (fo=1, routed)           0.000     9.294    VGA/g0_b0_i_504_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.408 r  VGA/g0_b0_i_360/CO[3]
                         net (fo=1, routed)           0.000     9.408    VGA/g0_b0_i_360_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.565 r  VGA/g0_b0_i_229/CO[1]
                         net (fo=31, routed)          0.609    10.174    VGA/X_reg[9]_8[0]
    SLICE_X52Y30         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    10.971 r  VGA/g0_b0_i_228/CO[2]
                         net (fo=5, routed)           0.526    11.497    VGA/X_reg[7]_5[0]
    SLICE_X52Y31         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    12.278 r  VGA/g0_b0_i_223/CO[2]
                         net (fo=9, routed)           0.682    12.960    VGA/X_reg[7]_7[0]
    SLICE_X48Y33         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787    13.747 r  VGA/g0_b0_i_494/O[1]
                         net (fo=6, routed)           0.770    14.516    VGA_n_182
    SLICE_X52Y33         LUT5 (Prop_lut5_I0_O)        0.303    14.819 r  g0_b0_i_805/O
                         net (fo=1, routed)           0.344    15.163    VGA/g0_b0_i_800[0]
    SLICE_X51Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.548 r  VGA/g0_b0_i_775/CO[3]
                         net (fo=1, routed)           0.000    15.548    VGA/g0_b0_i_775_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.770 r  VGA/g0_b0_i_711/O[0]
                         net (fo=8, routed)           0.715    16.485    VGA_n_229
    SLICE_X50Y34         LUT3 (Prop_lut3_I2_O)        0.325    16.810 r  g0_b0_i_769/O
                         net (fo=2, routed)           0.490    17.300    g0_b0_i_769_n_0
    SLICE_X50Y34         LUT4 (Prop_lut4_I0_O)        0.328    17.628 r  g0_b0_i_773/O
                         net (fo=1, routed)           0.000    17.628    g0_b0_i_773_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.161 r  g0_b0_i_702/CO[3]
                         net (fo=1, routed)           0.000    18.161    g0_b0_i_702_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.278 r  g0_b0_i_597/CO[3]
                         net (fo=1, routed)           0.000    18.278    g0_b0_i_597_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.593 r  g0_b0_i_474/O[3]
                         net (fo=3, routed)           0.620    19.213    VGA/g0_b0_i_325_0[3]
    SLICE_X48Y37         LUT6 (Prop_lut6_I5_O)        0.307    19.520 r  VGA/g0_b0_i_469/O
                         net (fo=1, routed)           0.330    19.850    VGA/g0_b0_i_469_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.376 r  VGA/g0_b0_i_325/CO[3]
                         net (fo=1, routed)           0.000    20.376    VGA/g0_b0_i_325_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.490 r  VGA/g0_b0_i_218/CO[3]
                         net (fo=1, routed)           0.000    20.490    VGA/g0_b0_i_218_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.761 r  VGA/g0_b0_i_94/CO[0]
                         net (fo=4, routed)           0.394    21.155    VGA/g0_b0_i_94_n_3
    SLICE_X48Y38         LUT3 (Prop_lut3_I0_O)        0.373    21.528 r  VGA/g0_b0_i_49/O
                         net (fo=7, routed)           0.772    22.300    VGA/g0_b0_i_49_n_0
    SLICE_X46Y38         LUT6 (Prop_lut6_I1_O)        0.124    22.424 r  VGA/g0_b0_i_12/O
                         net (fo=2, routed)           0.484    22.908    VGA/s[1][1]
    SLICE_X46Y40         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    23.355 r  VGA/g0_b0_i_4/O[3]
                         net (fo=110, routed)         0.945    24.300    VGA/sel[6]
    SLICE_X43Y41         MUXF7 (Prop_muxf7_S_O)       0.459    24.759 f  VGA/vga_red_reg_reg[3]_i_407/O
                         net (fo=1, routed)           0.000    24.759    VGA/vga_red_reg_reg[3]_i_407_n_0
    SLICE_X43Y41         MUXF8 (Prop_muxf8_I1_O)      0.094    24.853 f  VGA/vga_red_reg_reg[3]_i_273/O
                         net (fo=1, routed)           0.939    25.792    VGA/vga_red_reg_reg[3]_i_273_n_0
    SLICE_X49Y41         LUT6 (Prop_lut6_I0_O)        0.316    26.108 f  VGA/vga_red_reg[3]_i_127/O
                         net (fo=1, routed)           0.000    26.108    VGA/vga_red_reg[3]_i_127_n_0
    SLICE_X49Y41         MUXF7 (Prop_muxf7_I0_O)      0.238    26.346 f  VGA/vga_red_reg_reg[3]_i_45/O
                         net (fo=1, routed)           0.644    26.991    VGA/vga_red_reg_reg[3]_i_45_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I4_O)        0.298    27.289 f  VGA/vga_red_reg[3]_i_16/O
                         net (fo=1, routed)           0.670    27.958    VGA/vga_red_reg[3]_i_16_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I0_O)        0.124    28.082 f  VGA/vga_red_reg[3]_i_5/O
                         net (fo=5, routed)           0.676    28.758    VGA/vga_red_reg[3]_i_5_n_0
    SLICE_X41Y47         LUT5 (Prop_lut5_I0_O)        0.150    28.908 r  VGA/vga_blue_reg[2]_i_1/O
                         net (fo=2, routed)           0.000    28.908    VGA/Blue__0[2]
    SLICE_X41Y47         FDRE                                         r  VGA/vga_blue_reg_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.684    15.106    VGA/clk_IBUF_BUFG
    SLICE_X41Y47         FDRE                                         r  VGA/vga_blue_reg_reg[2]_lopt_replica/C
                         clock pessimism              0.267    15.374    
                         clock uncertainty           -0.035    15.338    
    SLICE_X41Y47         FDRE (Setup_fdre_C_D)        0.032    15.370    VGA/vga_blue_reg_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.370    
                         arrival time                         -28.908    
  -------------------------------------------------------------------
                         slack                                -13.538    

Slack (VIOLATED) :        -13.363ns  (required time - arrival time)
  Source:                 VGA/X_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/vga_red_reg_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.341ns  (logic 10.010ns (42.886%)  route 13.331ns (57.114%))
  Logic Levels:           30  (CARRY4=15 LUT3=2 LUT4=2 LUT5=2 LUT6=6 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns = ( 15.105 - 10.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.789     5.392    VGA/clk_IBUF_BUFG
    SLICE_X48Y26         FDRE                                         r  VGA/X_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDRE (Prop_fdre_C_Q)         0.456     5.848 r  VGA/X_reg[7]/Q
                         net (fo=141, routed)         1.308     7.156    VGA/X[7]
    SLICE_X44Y27         LUT6 (Prop_lut6_I0_O)        0.124     7.280 f  VGA/vga_red_reg[3]_i_185/O
                         net (fo=44, routed)          0.885     8.164    VGA/vga_red_reg[3]_i_185_n_0
    SLICE_X44Y29         LUT4 (Prop_lut4_I0_O)        0.124     8.288 r  VGA/g0_b0__0_i_151/O
                         net (fo=8, routed)           0.800     9.088    VGA/g0_b0__0_i_151_n_0
    SLICE_X45Y28         LUT4 (Prop_lut4_I0_O)        0.124     9.212 r  VGA/g0_b0__0_i_238/O
                         net (fo=1, routed)           0.000     9.212    VGA/g0_b0__0_i_238_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.744 r  VGA/g0_b0__0_i_164/CO[3]
                         net (fo=1, routed)           0.000     9.744    VGA/g0_b0__0_i_164_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.858 r  VGA/g0_b0__0_i_104/CO[3]
                         net (fo=1, routed)           0.000     9.858    VGA/g0_b0__0_i_104_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.015 r  VGA/g0_b0__0_i_52/CO[1]
                         net (fo=31, routed)          0.591    10.606    VGA/g0_b0__0_i_106_0[0]
    SLICE_X43Y30         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    11.403 r  VGA/g0_b0__0_i_50/CO[2]
                         net (fo=5, routed)           0.501    11.904    VGA/X_reg[8]_4[0]
    SLICE_X44Y32         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    12.685 r  VGA/g0_b0__0_i_48/CO[2]
                         net (fo=9, routed)           0.406    13.091    VGA/X_reg[8]_6[0]
    SLICE_X43Y33         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787    13.878 r  VGA/g0_b0__0_i_136/O[1]
                         net (fo=6, routed)           0.390    14.268    VGA/X_reg[8]_9[0]
    SLICE_X42Y33         LUT5 (Prop_lut5_I4_O)        0.303    14.571 r  VGA/g0_b0__0_i_353/O
                         net (fo=2, routed)           0.747    15.318    VGA/g0_b0__0_i_353_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    15.756 r  VGA/g0_b0__0_i_313/O[3]
                         net (fo=9, routed)           0.788    16.543    VGA_n_333
    SLICE_X42Y37         LUT3 (Prop_lut3_I2_O)        0.306    16.849 r  g0_b0__0_i_308/O
                         net (fo=1, routed)           0.687    17.536    g0_b0__0_i_308_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.062 r  g0_b0__0_i_248/CO[3]
                         net (fo=1, routed)           0.000    18.062    g0_b0__0_i_248_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.176 r  g0_b0__0_i_179/CO[3]
                         net (fo=1, routed)           0.000    18.176    g0_b0__0_i_179_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.290 r  g0_b0__0_i_116/CO[3]
                         net (fo=1, routed)           0.000    18.290    g0_b0__0_i_116_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.404 r  g0_b0__0_i_65/CO[3]
                         net (fo=1, routed)           0.000    18.404    g0_b0__0_i_65_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.738 r  g0_b0__0_i_35/O[1]
                         net (fo=3, routed)           0.670    19.408    VGA/g0_b0__0_i_32_0[1]
    SLICE_X39Y38         LUT3 (Prop_lut3_I1_O)        0.303    19.711 r  VGA/g0_b0__0_i_63/O
                         net (fo=1, routed)           0.000    19.711    VGA/g0_b0__0_i_63_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.261 r  VGA/g0_b0__0_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.261    VGA/g0_b0__0_i_32_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.532 r  VGA/g0_b0__0_i_21/CO[0]
                         net (fo=4, routed)           0.622    21.154    VGA/g0_b0__0_i_21_n_3
    SLICE_X31Y39         LUT5 (Prop_lut5_I1_O)        0.373    21.527 r  VGA/g0_b0__0_i_16/O
                         net (fo=4, routed)           0.691    22.218    VGA/g0_b0__0_i_16_n_0
    SLICE_X30Y39         LUT6 (Prop_lut6_I5_O)        0.124    22.342 r  VGA/g0_b0__0_i_8/O
                         net (fo=2, routed)           0.531    22.873    VGA/g0_b0__0_i_8_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    23.410 r  VGA/g0_b0__0_i_5/O[2]
                         net (fo=231, routed)         1.060    24.470    VGA/g0_b0__0_i_5_n_5
    SLICE_X25Y42         LUT6 (Prop_lut6_I5_O)        0.302    24.772 f  VGA/g29_b3__0/O
                         net (fo=1, routed)           0.000    24.772    VGA/g29_b3__0_n_0
    SLICE_X25Y42         MUXF7 (Prop_muxf7_I1_O)      0.245    25.017 f  VGA/vga_red_reg_reg[3]_i_524/O
                         net (fo=1, routed)           0.000    25.017    VGA/vga_red_reg_reg[3]_i_524_n_0
    SLICE_X25Y42         MUXF8 (Prop_muxf8_I0_O)      0.104    25.121 f  VGA/vga_red_reg_reg[3]_i_352/O
                         net (fo=1, routed)           0.958    26.080    VGA/vga_red_reg_reg[3]_i_352_n_0
    SLICE_X27Y42         LUT6 (Prop_lut6_I0_O)        0.316    26.396 f  VGA/vga_red_reg[3]_i_180/O
                         net (fo=1, routed)           0.000    26.396    VGA/vga_red_reg[3]_i_180_n_0
    SLICE_X27Y42         MUXF7 (Prop_muxf7_I1_O)      0.217    26.613 f  VGA/vga_red_reg_reg[3]_i_70/O
                         net (fo=1, routed)           0.977    27.590    VGA/vga_red_reg_reg[3]_i_70_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I4_O)        0.299    27.889 r  VGA/vga_red_reg[3]_i_22/O
                         net (fo=5, routed)           0.720    28.608    VGA/vga_red_reg[3]_i_22_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I3_O)        0.124    28.732 r  VGA/vga_red_reg[2]_i_1_comp/O
                         net (fo=3, routed)           0.000    28.732    VGA/Red__0[2]
    SLICE_X39Y45         FDRE                                         r  VGA/vga_red_reg_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.683    15.105    VGA/clk_IBUF_BUFG
    SLICE_X39Y45         FDRE                                         r  VGA/vga_red_reg_reg[2]_lopt_replica/C
                         clock pessimism              0.267    15.373    
                         clock uncertainty           -0.035    15.337    
    SLICE_X39Y45         FDRE (Setup_fdre_C_D)        0.032    15.369    VGA/vga_red_reg_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.369    
                         arrival time                         -28.732    
  -------------------------------------------------------------------
                         slack                                -13.363    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 MIC/u_pdm_inputs/amplitude_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIC/B_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.380%)  route 0.112ns (37.620%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.605     1.524    MIC/u_pdm_inputs/clk_IBUF_BUFG
    SLICE_X85Y92         FDRE                                         r  MIC/u_pdm_inputs/amplitude_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y92         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  MIC/u_pdm_inputs/amplitude_reg[6]/Q
                         net (fo=1, routed)           0.112     1.778    MIC/amplitude[6]
    SLICE_X84Y91         LUT6 (Prop_lut6_I0_O)        0.045     1.823 r  MIC/B0/O
                         net (fo=1, routed)           0.000     1.823    MIC/B0_n_0
    SLICE_X84Y91         FDRE                                         r  MIC/B_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.877     2.042    MIC/clk_IBUF_BUFG
    SLICE_X84Y91         FDRE                                         r  MIC/B_reg/C
                         clock pessimism             -0.501     1.540    
    SLICE_X84Y91         FDRE (Hold_fdre_C_D)         0.120     1.660    MIC/B_reg
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 MIC/u_pdm_inputs/sample_counter_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIC/u_pdm_inputs/sample_counter_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.933%)  route 0.092ns (33.067%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.606     1.525    MIC/u_pdm_inputs/clk_IBUF_BUFG
    SLICE_X87Y92         FDRE                                         r  MIC/u_pdm_inputs/sample_counter_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y92         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  MIC/u_pdm_inputs/sample_counter_reg[0][3]/Q
                         net (fo=5, routed)           0.092     1.758    MIC/u_pdm_inputs/sample_counter_reg[0]_1[3]
    SLICE_X86Y92         LUT5 (Prop_lut5_I3_O)        0.045     1.803 r  MIC/u_pdm_inputs/sample_counter[0][6]_i_2/O
                         net (fo=1, routed)           0.000     1.803    MIC/u_pdm_inputs/plusOp__1[6]
    SLICE_X86Y92         FDRE                                         r  MIC/u_pdm_inputs/sample_counter_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.878     2.043    MIC/u_pdm_inputs/clk_IBUF_BUFG
    SLICE_X86Y92         FDRE                                         r  MIC/u_pdm_inputs/sample_counter_reg[0][6]/C
                         clock pessimism             -0.504     1.538    
    SLICE_X86Y92         FDRE (Hold_fdre_C_D)         0.092     1.630    MIC/u_pdm_inputs/sample_counter_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 MIC/u_pdm_inputs/sample_counter_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIC/u_pdm_inputs/sample_counter_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.186ns (66.693%)  route 0.093ns (33.307%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.606     1.525    MIC/u_pdm_inputs/clk_IBUF_BUFG
    SLICE_X87Y92         FDRE                                         r  MIC/u_pdm_inputs/sample_counter_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y92         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  MIC/u_pdm_inputs/sample_counter_reg[0][3]/Q
                         net (fo=5, routed)           0.093     1.759    MIC/u_pdm_inputs/sample_counter_reg[0]_1[3]
    SLICE_X86Y92         LUT6 (Prop_lut6_I3_O)        0.045     1.804 r  MIC/u_pdm_inputs/sample_counter[0][5]_i_1/O
                         net (fo=1, routed)           0.000     1.804    MIC/u_pdm_inputs/plusOp__1[5]
    SLICE_X86Y92         FDRE                                         r  MIC/u_pdm_inputs/sample_counter_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.878     2.043    MIC/u_pdm_inputs/clk_IBUF_BUFG
    SLICE_X86Y92         FDRE                                         r  MIC/u_pdm_inputs/sample_counter_reg[0][5]/C
                         clock pessimism             -0.504     1.538    
    SLICE_X86Y92         FDRE (Hold_fdre_C_D)         0.091     1.629    MIC/u_pdm_inputs/sample_counter_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 VGA/h_cntr_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/X_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.725%)  route 0.121ns (46.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.622     1.542    VGA/clk_IBUF_BUFG
    SLICE_X47Y27         FDRE                                         r  VGA/h_cntr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y27         FDRE (Prop_fdre_C_Q)         0.141     1.683 r  VGA/h_cntr_reg_reg[9]/Q
                         net (fo=9, routed)           0.121     1.804    VGA/h_cntr_reg_reg[9]
    SLICE_X48Y26         FDRE                                         r  VGA/X_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.892     2.057    VGA/clk_IBUF_BUFG
    SLICE_X48Y26         FDRE                                         r  VGA/X_reg[9]/C
                         clock pessimism             -0.504     1.553    
    SLICE_X48Y26         FDRE (Hold_fdre_C_D)         0.066     1.619    VGA/X_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 MIC/u_pdm_inputs/counter_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIC/u_pdm_inputs/counter_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.209ns (71.230%)  route 0.084ns (28.770%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.607     1.526    MIC/u_pdm_inputs/clk_IBUF_BUFG
    SLICE_X84Y97         FDRE                                         r  MIC/u_pdm_inputs/counter_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y97         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  MIC/u_pdm_inputs/counter_reg[0][5]/Q
                         net (fo=4, routed)           0.084     1.775    MIC/u_pdm_inputs/counter_reg_n_0_[0][5]
    SLICE_X85Y97         LUT6 (Prop_lut6_I2_O)        0.045     1.820 r  MIC/u_pdm_inputs/counter[0][7]_i_2/O
                         net (fo=1, routed)           0.000     1.820    MIC/u_pdm_inputs/data0[7]
    SLICE_X85Y97         FDRE                                         r  MIC/u_pdm_inputs/counter_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.879     2.044    MIC/u_pdm_inputs/clk_IBUF_BUFG
    SLICE_X85Y97         FDRE                                         r  MIC/u_pdm_inputs/counter_reg[0][7]/C
                         clock pessimism             -0.504     1.539    
    SLICE_X85Y97         FDRE (Hold_fdre_C_D)         0.091     1.630    MIC/u_pdm_inputs/counter_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 MIC/u_pdm_inputs/sample_counter_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIC/u_pdm_inputs/amplitude_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.618%)  route 0.155ns (45.382%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.606     1.525    MIC/u_pdm_inputs/clk_IBUF_BUFG
    SLICE_X86Y92         FDRE                                         r  MIC/u_pdm_inputs/sample_counter_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y92         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  MIC/u_pdm_inputs/sample_counter_reg[0][6]/Q
                         net (fo=2, routed)           0.155     1.821    MIC/u_pdm_inputs/sample_counter_reg[0]_1[6]
    SLICE_X85Y92         LUT6 (Prop_lut6_I0_O)        0.045     1.866 r  MIC/u_pdm_inputs/amplitude[6]_i_2/O
                         net (fo=1, routed)           0.000     1.866    MIC/u_pdm_inputs/amplitude[6]
    SLICE_X85Y92         FDRE                                         r  MIC/u_pdm_inputs/amplitude_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.877     2.042    MIC/u_pdm_inputs/clk_IBUF_BUFG
    SLICE_X85Y92         FDRE                                         r  MIC/u_pdm_inputs/amplitude_reg[6]/C
                         clock pessimism             -0.479     1.562    
    SLICE_X85Y92         FDRE (Hold_fdre_C_D)         0.091     1.653    MIC/u_pdm_inputs/amplitude_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 MIC/u_pdm_inputs/sample_counter_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIC/u_pdm_inputs/amplitude_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.782%)  route 0.188ns (50.218%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.607     1.526    MIC/u_pdm_inputs/clk_IBUF_BUFG
    SLICE_X86Y93         FDRE                                         r  MIC/u_pdm_inputs/sample_counter_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y93         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  MIC/u_pdm_inputs/sample_counter_reg[1][0]/Q
                         net (fo=11, routed)          0.188     1.855    MIC/u_pdm_inputs/sample_counter_reg[1]_0[0]
    SLICE_X84Y92         LUT6 (Prop_lut6_I3_O)        0.045     1.900 r  MIC/u_pdm_inputs/amplitude[2]_i_1/O
                         net (fo=1, routed)           0.000     1.900    MIC/u_pdm_inputs/amplitude[2]
    SLICE_X84Y92         FDRE                                         r  MIC/u_pdm_inputs/amplitude_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.877     2.042    MIC/u_pdm_inputs/clk_IBUF_BUFG
    SLICE_X84Y92         FDRE                                         r  MIC/u_pdm_inputs/amplitude_reg[2]/C
                         clock pessimism             -0.479     1.562    
    SLICE_X84Y92         FDRE (Hold_fdre_C_D)         0.121     1.683    MIC/u_pdm_inputs/amplitude_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 MIC/u_pdm_inputs/counter_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIC/u_pdm_inputs/counter_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.245%)  route 0.133ns (41.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.607     1.526    MIC/u_pdm_inputs/clk_IBUF_BUFG
    SLICE_X87Y94         FDRE                                         r  MIC/u_pdm_inputs/counter_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y94         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  MIC/u_pdm_inputs/counter_reg[1][7]/Q
                         net (fo=3, routed)           0.133     1.801    MIC/u_pdm_inputs/counter_reg_n_0_[1][7]
    SLICE_X87Y94         LUT6 (Prop_lut6_I5_O)        0.045     1.846 r  MIC/u_pdm_inputs/counter[1][7]_i_2/O
                         net (fo=1, routed)           0.000     1.846    MIC/u_pdm_inputs/counter[1][7]_i_2_n_0
    SLICE_X87Y94         FDRE                                         r  MIC/u_pdm_inputs/counter_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.879     2.044    MIC/u_pdm_inputs/clk_IBUF_BUFG
    SLICE_X87Y94         FDRE                                         r  MIC/u_pdm_inputs/counter_reg[1][7]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X87Y94         FDRE (Hold_fdre_C_D)         0.092     1.618    MIC/u_pdm_inputs/counter_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 VGA/h_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/X_reg[4]_replica_1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.141ns (25.116%)  route 0.420ns (74.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.620     1.540    VGA/clk_IBUF_BUFG
    SLICE_X47Y26         FDRE                                         r  VGA/h_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  VGA/h_cntr_reg_reg[4]/Q
                         net (fo=12, routed)          0.420     2.101    VGA/h_cntr_reg_reg[4]
    SLICE_X55Y20         FDRE                                         r  VGA/X_reg[4]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.893     2.058    VGA/clk_IBUF_BUFG
    SLICE_X55Y20         FDRE                                         r  VGA/X_reg[4]_replica_1/C
                         clock pessimism             -0.254     1.804    
    SLICE_X55Y20         FDRE (Hold_fdre_C_D)         0.070     1.874    VGA/X_reg[4]_replica_1
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 cur_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cur_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.227ns (70.198%)  route 0.096ns (29.802%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.650     1.570    clk_IBUF_BUFG
    SLICE_X73Y15         FDRE                                         r  cur_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y15         FDRE (Prop_fdre_C_Q)         0.128     1.698 r  cur_cnt_reg[4]/Q
                         net (fo=4, routed)           0.096     1.794    cur_cnt_reg[4]
    SLICE_X73Y15         LUT6 (Prop_lut6_I5_O)        0.099     1.893 r  cur_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.893    p_0_in[5]
    SLICE_X73Y15         FDRE                                         r  cur_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.924     2.089    clk_IBUF_BUFG
    SLICE_X73Y15         FDRE                                         r  cur_cnt_reg[5]/C
                         clock pessimism             -0.519     1.570    
    SLICE_X73Y15         FDRE (Hold_fdre_C_D)         0.092     1.662    cur_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.231    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X79Y26    BarLengths_reg[0][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X77Y25    BarLengths_reg[0][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X79Y26    BarLengths_reg[0][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X79Y26    BarLengths_reg[0][3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X77Y25    BarLengths_reg[0][4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X77Y25    BarLengths_reg[0][5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X77Y25    BarLengths_reg[0][6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X77Y25    BarLengths_reg[0][7]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X79Y26    BarLengths_reg[0][8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X79Y26    BarLengths_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X79Y26    BarLengths_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X77Y25    BarLengths_reg[0][1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X77Y25    BarLengths_reg[0][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X79Y26    BarLengths_reg[0][2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X79Y26    BarLengths_reg[0][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X79Y26    BarLengths_reg[0][3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X79Y26    BarLengths_reg[0][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X77Y25    BarLengths_reg[0][4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X77Y25    BarLengths_reg[0][4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X79Y26    BarLengths_reg[0][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X79Y26    BarLengths_reg[0][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X77Y25    BarLengths_reg[0][1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X77Y25    BarLengths_reg[0][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X79Y26    BarLengths_reg[0][2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X79Y26    BarLengths_reg[0][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X79Y26    BarLengths_reg[0][3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X79Y26    BarLengths_reg[0][3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X77Y25    BarLengths_reg[0][4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X77Y25    BarLengths_reg[0][4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 score_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.471ns  (logic 9.516ns (35.949%)  route 16.955ns (64.051%))
  Logic Levels:           21  (CARRY4=8 LUT2=1 LUT3=3 LUT4=4 LUT5=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.790     5.393    clk_IBUF_BUFG
    SLICE_X60Y20         FDRE                                         r  score_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDRE (Prop_fdre_C_Q)         0.518     5.911 r  score_reg[11]/Q
                         net (fo=48, routed)          2.153     8.064    score_reg[11]
    SLICE_X46Y19         LUT3 (Prop_lut3_I0_O)        0.153     8.217 r  a_OBUF_inst_i_154/O
                         net (fo=10, routed)          1.010     9.226    a_OBUF_inst_i_154_n_0
    SLICE_X44Y19         LUT4 (Prop_lut4_I0_O)        0.331     9.557 r  a_OBUF_inst_i_204/O
                         net (fo=1, routed)           0.000     9.557    a_OBUF_inst_i_204_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.909 r  a_OBUF_inst_i_161/O[3]
                         net (fo=2, routed)           0.951    10.860    a_OBUF_inst_i_161_n_4
    SLICE_X47Y21         LUT3 (Prop_lut3_I1_O)        0.306    11.166 r  a_OBUF_inst_i_210/O
                         net (fo=1, routed)           0.000    11.166    a_OBUF_inst_i_210_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.567 r  a_OBUF_inst_i_183/CO[3]
                         net (fo=1, routed)           0.000    11.567    a_OBUF_inst_i_183_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.789 r  a_OBUF_inst_i_182/O[0]
                         net (fo=1, routed)           0.808    12.598    a_OBUF_inst_i_182_n_7
    SLICE_X45Y22         LUT2 (Prop_lut2_I1_O)        0.299    12.897 r  a_OBUF_inst_i_104/O
                         net (fo=1, routed)           0.000    12.897    a_OBUF_inst_i_104_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    13.145 f  a_OBUF_inst_i_62/O[2]
                         net (fo=8, routed)           0.816    13.961    a_OBUF_inst_i_62_n_5
    SLICE_X42Y22         LUT3 (Prop_lut3_I0_O)        0.330    14.291 r  a_OBUF_inst_i_188/O
                         net (fo=15, routed)          0.889    15.180    a_OBUF_inst_i_188_n_0
    SLICE_X43Y23         LUT5 (Prop_lut5_I3_O)        0.348    15.528 r  a_OBUF_inst_i_114/O
                         net (fo=1, routed)           0.000    15.528    a_OBUF_inst_i_114_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.078 r  a_OBUF_inst_i_63/CO[3]
                         net (fo=1, routed)           0.000    16.078    a_OBUF_inst_i_63_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.317 r  a_OBUF_inst_i_27/O[2]
                         net (fo=10, routed)          1.072    17.389    a_OBUF_inst_i_27_n_5
    SLICE_X40Y21         LUT4 (Prop_lut4_I3_O)        0.331    17.720 r  a_OBUF_inst_i_118/O
                         net (fo=2, routed)           0.690    18.410    a_OBUF_inst_i_118_n_0
    SLICE_X40Y21         LUT4 (Prop_lut4_I0_O)        0.327    18.737 r  a_OBUF_inst_i_121/O
                         net (fo=1, routed)           0.000    18.737    a_OBUF_inst_i_121_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.138 r  a_OBUF_inst_i_67/CO[3]
                         net (fo=1, routed)           0.000    19.138    a_OBUF_inst_i_67_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.252 f  a_OBUF_inst_i_28/CO[3]
                         net (fo=3, routed)           0.753    20.005    a_OBUF_inst_i_28_n_0
    SLICE_X42Y22         LUT5 (Prop_lut5_I0_O)        0.124    20.129 r  a_OBUF_inst_i_32/O
                         net (fo=2, routed)           0.510    20.639    sevenSegDisplay/a_OBUF_inst_i_5_0
    SLICE_X42Y21         LUT6 (Prop_lut6_I1_O)        0.124    20.763 r  sevenSegDisplay/a_OBUF_inst_i_15/O
                         net (fo=1, routed)           0.897    21.660    sevenSegDisplay/a_OBUF_inst_i_15_n_0
    SLICE_X42Y21         LUT5 (Prop_lut5_I4_O)        0.124    21.784 r  sevenSegDisplay/a_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.753    22.537    sevenSegDisplay/digit_val[0]
    SLICE_X41Y21         LUT4 (Prop_lut4_I2_O)        0.124    22.661 r  sevenSegDisplay/d_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.653    28.314    d_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.550    31.864 r  d_OBUF_inst/O
                         net (fo=0)                   0.000    31.864    d
    K13                                                               r  d (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.289ns  (logic 9.695ns (36.878%)  route 16.594ns (63.122%))
  Logic Levels:           21  (CARRY4=8 LUT2=1 LUT3=3 LUT4=4 LUT5=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.790     5.393    clk_IBUF_BUFG
    SLICE_X60Y20         FDRE                                         r  score_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDRE (Prop_fdre_C_Q)         0.518     5.911 r  score_reg[11]/Q
                         net (fo=48, routed)          2.153     8.064    score_reg[11]
    SLICE_X46Y19         LUT3 (Prop_lut3_I0_O)        0.153     8.217 r  a_OBUF_inst_i_154/O
                         net (fo=10, routed)          1.010     9.226    a_OBUF_inst_i_154_n_0
    SLICE_X44Y19         LUT4 (Prop_lut4_I0_O)        0.331     9.557 r  a_OBUF_inst_i_204/O
                         net (fo=1, routed)           0.000     9.557    a_OBUF_inst_i_204_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.909 r  a_OBUF_inst_i_161/O[3]
                         net (fo=2, routed)           0.951    10.860    a_OBUF_inst_i_161_n_4
    SLICE_X47Y21         LUT3 (Prop_lut3_I1_O)        0.306    11.166 r  a_OBUF_inst_i_210/O
                         net (fo=1, routed)           0.000    11.166    a_OBUF_inst_i_210_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.567 r  a_OBUF_inst_i_183/CO[3]
                         net (fo=1, routed)           0.000    11.567    a_OBUF_inst_i_183_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.789 r  a_OBUF_inst_i_182/O[0]
                         net (fo=1, routed)           0.808    12.598    a_OBUF_inst_i_182_n_7
    SLICE_X45Y22         LUT2 (Prop_lut2_I1_O)        0.299    12.897 r  a_OBUF_inst_i_104/O
                         net (fo=1, routed)           0.000    12.897    a_OBUF_inst_i_104_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    13.145 f  a_OBUF_inst_i_62/O[2]
                         net (fo=8, routed)           0.816    13.961    a_OBUF_inst_i_62_n_5
    SLICE_X42Y22         LUT3 (Prop_lut3_I0_O)        0.330    14.291 r  a_OBUF_inst_i_188/O
                         net (fo=15, routed)          0.889    15.180    a_OBUF_inst_i_188_n_0
    SLICE_X43Y23         LUT5 (Prop_lut5_I3_O)        0.348    15.528 r  a_OBUF_inst_i_114/O
                         net (fo=1, routed)           0.000    15.528    a_OBUF_inst_i_114_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.078 r  a_OBUF_inst_i_63/CO[3]
                         net (fo=1, routed)           0.000    16.078    a_OBUF_inst_i_63_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.317 r  a_OBUF_inst_i_27/O[2]
                         net (fo=10, routed)          1.072    17.389    a_OBUF_inst_i_27_n_5
    SLICE_X40Y21         LUT4 (Prop_lut4_I3_O)        0.331    17.720 r  a_OBUF_inst_i_118/O
                         net (fo=2, routed)           0.690    18.410    a_OBUF_inst_i_118_n_0
    SLICE_X40Y21         LUT4 (Prop_lut4_I0_O)        0.327    18.737 r  a_OBUF_inst_i_121/O
                         net (fo=1, routed)           0.000    18.737    a_OBUF_inst_i_121_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.138 r  a_OBUF_inst_i_67/CO[3]
                         net (fo=1, routed)           0.000    19.138    a_OBUF_inst_i_67_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.252 f  a_OBUF_inst_i_28/CO[3]
                         net (fo=3, routed)           0.753    20.005    a_OBUF_inst_i_28_n_0
    SLICE_X42Y22         LUT5 (Prop_lut5_I0_O)        0.124    20.129 r  a_OBUF_inst_i_32/O
                         net (fo=2, routed)           0.510    20.639    sevenSegDisplay/a_OBUF_inst_i_5_0
    SLICE_X42Y21         LUT6 (Prop_lut6_I1_O)        0.124    20.763 f  sevenSegDisplay/a_OBUF_inst_i_15/O
                         net (fo=1, routed)           0.897    21.660    sevenSegDisplay/a_OBUF_inst_i_15_n_0
    SLICE_X42Y21         LUT5 (Prop_lut5_I4_O)        0.124    21.784 f  sevenSegDisplay/a_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.681    22.465    sevenSegDisplay/digit_val[0]
    SLICE_X41Y21         LUT4 (Prop_lut4_I1_O)        0.152    22.617 r  sevenSegDisplay/c_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.364    27.981    c_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.701    31.682 r  c_OBUF_inst/O
                         net (fo=0)                   0.000    31.682    c
    K16                                                               r  c (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.117ns  (logic 9.731ns (37.261%)  route 16.385ns (62.739%))
  Logic Levels:           21  (CARRY4=8 LUT2=1 LUT3=3 LUT4=4 LUT5=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.790     5.393    clk_IBUF_BUFG
    SLICE_X60Y20         FDRE                                         r  score_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDRE (Prop_fdre_C_Q)         0.518     5.911 r  score_reg[11]/Q
                         net (fo=48, routed)          2.153     8.064    score_reg[11]
    SLICE_X46Y19         LUT3 (Prop_lut3_I0_O)        0.153     8.217 r  a_OBUF_inst_i_154/O
                         net (fo=10, routed)          1.010     9.226    a_OBUF_inst_i_154_n_0
    SLICE_X44Y19         LUT4 (Prop_lut4_I0_O)        0.331     9.557 r  a_OBUF_inst_i_204/O
                         net (fo=1, routed)           0.000     9.557    a_OBUF_inst_i_204_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.909 r  a_OBUF_inst_i_161/O[3]
                         net (fo=2, routed)           0.951    10.860    a_OBUF_inst_i_161_n_4
    SLICE_X47Y21         LUT3 (Prop_lut3_I1_O)        0.306    11.166 r  a_OBUF_inst_i_210/O
                         net (fo=1, routed)           0.000    11.166    a_OBUF_inst_i_210_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.567 r  a_OBUF_inst_i_183/CO[3]
                         net (fo=1, routed)           0.000    11.567    a_OBUF_inst_i_183_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.789 r  a_OBUF_inst_i_182/O[0]
                         net (fo=1, routed)           0.808    12.598    a_OBUF_inst_i_182_n_7
    SLICE_X45Y22         LUT2 (Prop_lut2_I1_O)        0.299    12.897 r  a_OBUF_inst_i_104/O
                         net (fo=1, routed)           0.000    12.897    a_OBUF_inst_i_104_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    13.145 f  a_OBUF_inst_i_62/O[2]
                         net (fo=8, routed)           0.816    13.961    a_OBUF_inst_i_62_n_5
    SLICE_X42Y22         LUT3 (Prop_lut3_I0_O)        0.330    14.291 r  a_OBUF_inst_i_188/O
                         net (fo=15, routed)          0.889    15.180    a_OBUF_inst_i_188_n_0
    SLICE_X43Y23         LUT5 (Prop_lut5_I3_O)        0.348    15.528 r  a_OBUF_inst_i_114/O
                         net (fo=1, routed)           0.000    15.528    a_OBUF_inst_i_114_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.078 r  a_OBUF_inst_i_63/CO[3]
                         net (fo=1, routed)           0.000    16.078    a_OBUF_inst_i_63_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.317 r  a_OBUF_inst_i_27/O[2]
                         net (fo=10, routed)          1.072    17.389    a_OBUF_inst_i_27_n_5
    SLICE_X40Y21         LUT4 (Prop_lut4_I3_O)        0.331    17.720 r  a_OBUF_inst_i_118/O
                         net (fo=2, routed)           0.690    18.410    a_OBUF_inst_i_118_n_0
    SLICE_X40Y21         LUT4 (Prop_lut4_I0_O)        0.327    18.737 r  a_OBUF_inst_i_121/O
                         net (fo=1, routed)           0.000    18.737    a_OBUF_inst_i_121_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.138 r  a_OBUF_inst_i_67/CO[3]
                         net (fo=1, routed)           0.000    19.138    a_OBUF_inst_i_67_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.252 f  a_OBUF_inst_i_28/CO[3]
                         net (fo=3, routed)           0.753    20.005    a_OBUF_inst_i_28_n_0
    SLICE_X42Y22         LUT5 (Prop_lut5_I0_O)        0.124    20.129 r  a_OBUF_inst_i_32/O
                         net (fo=2, routed)           0.510    20.639    sevenSegDisplay/a_OBUF_inst_i_5_0
    SLICE_X42Y21         LUT6 (Prop_lut6_I1_O)        0.124    20.763 r  sevenSegDisplay/a_OBUF_inst_i_15/O
                         net (fo=1, routed)           0.897    21.660    sevenSegDisplay/a_OBUF_inst_i_15_n_0
    SLICE_X42Y21         LUT5 (Prop_lut5_I4_O)        0.124    21.784 r  sevenSegDisplay/a_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.676    22.460    sevenSegDisplay/digit_val[0]
    SLICE_X41Y21         LUT4 (Prop_lut4_I2_O)        0.150    22.610 r  sevenSegDisplay/g_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.160    27.770    g_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.739    31.509 r  g_OBUF_inst/O
                         net (fo=0)                   0.000    31.509    g
    L18                                                               r  g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            e
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.547ns  (logic 9.732ns (38.093%)  route 15.815ns (61.907%))
  Logic Levels:           21  (CARRY4=8 LUT2=1 LUT3=3 LUT4=4 LUT5=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.790     5.393    clk_IBUF_BUFG
    SLICE_X60Y20         FDRE                                         r  score_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDRE (Prop_fdre_C_Q)         0.518     5.911 r  score_reg[11]/Q
                         net (fo=48, routed)          2.153     8.064    score_reg[11]
    SLICE_X46Y19         LUT3 (Prop_lut3_I0_O)        0.153     8.217 r  a_OBUF_inst_i_154/O
                         net (fo=10, routed)          1.010     9.226    a_OBUF_inst_i_154_n_0
    SLICE_X44Y19         LUT4 (Prop_lut4_I0_O)        0.331     9.557 r  a_OBUF_inst_i_204/O
                         net (fo=1, routed)           0.000     9.557    a_OBUF_inst_i_204_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.909 r  a_OBUF_inst_i_161/O[3]
                         net (fo=2, routed)           0.951    10.860    a_OBUF_inst_i_161_n_4
    SLICE_X47Y21         LUT3 (Prop_lut3_I1_O)        0.306    11.166 r  a_OBUF_inst_i_210/O
                         net (fo=1, routed)           0.000    11.166    a_OBUF_inst_i_210_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.567 r  a_OBUF_inst_i_183/CO[3]
                         net (fo=1, routed)           0.000    11.567    a_OBUF_inst_i_183_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.789 r  a_OBUF_inst_i_182/O[0]
                         net (fo=1, routed)           0.808    12.598    a_OBUF_inst_i_182_n_7
    SLICE_X45Y22         LUT2 (Prop_lut2_I1_O)        0.299    12.897 r  a_OBUF_inst_i_104/O
                         net (fo=1, routed)           0.000    12.897    a_OBUF_inst_i_104_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    13.145 f  a_OBUF_inst_i_62/O[2]
                         net (fo=8, routed)           0.816    13.961    a_OBUF_inst_i_62_n_5
    SLICE_X42Y22         LUT3 (Prop_lut3_I0_O)        0.330    14.291 r  a_OBUF_inst_i_188/O
                         net (fo=15, routed)          0.889    15.180    a_OBUF_inst_i_188_n_0
    SLICE_X43Y23         LUT5 (Prop_lut5_I3_O)        0.348    15.528 r  a_OBUF_inst_i_114/O
                         net (fo=1, routed)           0.000    15.528    a_OBUF_inst_i_114_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.078 r  a_OBUF_inst_i_63/CO[3]
                         net (fo=1, routed)           0.000    16.078    a_OBUF_inst_i_63_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.317 r  a_OBUF_inst_i_27/O[2]
                         net (fo=10, routed)          1.072    17.389    a_OBUF_inst_i_27_n_5
    SLICE_X40Y21         LUT4 (Prop_lut4_I3_O)        0.331    17.720 r  a_OBUF_inst_i_118/O
                         net (fo=2, routed)           0.690    18.410    a_OBUF_inst_i_118_n_0
    SLICE_X40Y21         LUT4 (Prop_lut4_I0_O)        0.327    18.737 r  a_OBUF_inst_i_121/O
                         net (fo=1, routed)           0.000    18.737    a_OBUF_inst_i_121_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.138 r  a_OBUF_inst_i_67/CO[3]
                         net (fo=1, routed)           0.000    19.138    a_OBUF_inst_i_67_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.252 f  a_OBUF_inst_i_28/CO[3]
                         net (fo=3, routed)           0.753    20.005    a_OBUF_inst_i_28_n_0
    SLICE_X42Y22         LUT5 (Prop_lut5_I0_O)        0.124    20.129 r  a_OBUF_inst_i_32/O
                         net (fo=2, routed)           0.510    20.639    sevenSegDisplay/a_OBUF_inst_i_5_0
    SLICE_X42Y21         LUT6 (Prop_lut6_I1_O)        0.124    20.763 r  sevenSegDisplay/a_OBUF_inst_i_15/O
                         net (fo=1, routed)           0.897    21.660    sevenSegDisplay/a_OBUF_inst_i_15_n_0
    SLICE_X42Y21         LUT5 (Prop_lut5_I4_O)        0.124    21.784 r  sevenSegDisplay/a_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.753    22.537    sevenSegDisplay/digit_val[0]
    SLICE_X41Y21         LUT4 (Prop_lut4_I3_O)        0.153    22.690 r  sevenSegDisplay/e_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.513    27.203    e_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.737    30.939 r  e_OBUF_inst/O
                         net (fo=0)                   0.000    30.939    e
    P15                                                               r  e (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.465ns  (logic 9.403ns (38.434%)  route 15.062ns (61.566%))
  Logic Levels:           20  (CARRY4=8 LUT2=1 LUT3=3 LUT4=4 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.790     5.393    clk_IBUF_BUFG
    SLICE_X60Y20         FDRE                                         r  score_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDRE (Prop_fdre_C_Q)         0.518     5.911 r  score_reg[11]/Q
                         net (fo=48, routed)          2.153     8.064    score_reg[11]
    SLICE_X46Y19         LUT3 (Prop_lut3_I0_O)        0.153     8.217 r  a_OBUF_inst_i_154/O
                         net (fo=10, routed)          1.010     9.226    a_OBUF_inst_i_154_n_0
    SLICE_X44Y19         LUT4 (Prop_lut4_I0_O)        0.331     9.557 r  a_OBUF_inst_i_204/O
                         net (fo=1, routed)           0.000     9.557    a_OBUF_inst_i_204_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.909 r  a_OBUF_inst_i_161/O[3]
                         net (fo=2, routed)           0.951    10.860    a_OBUF_inst_i_161_n_4
    SLICE_X47Y21         LUT3 (Prop_lut3_I1_O)        0.306    11.166 r  a_OBUF_inst_i_210/O
                         net (fo=1, routed)           0.000    11.166    a_OBUF_inst_i_210_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.567 r  a_OBUF_inst_i_183/CO[3]
                         net (fo=1, routed)           0.000    11.567    a_OBUF_inst_i_183_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.789 r  a_OBUF_inst_i_182/O[0]
                         net (fo=1, routed)           0.808    12.598    a_OBUF_inst_i_182_n_7
    SLICE_X45Y22         LUT2 (Prop_lut2_I1_O)        0.299    12.897 r  a_OBUF_inst_i_104/O
                         net (fo=1, routed)           0.000    12.897    a_OBUF_inst_i_104_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    13.145 f  a_OBUF_inst_i_62/O[2]
                         net (fo=8, routed)           0.816    13.961    a_OBUF_inst_i_62_n_5
    SLICE_X42Y22         LUT3 (Prop_lut3_I0_O)        0.330    14.291 r  a_OBUF_inst_i_188/O
                         net (fo=15, routed)          0.889    15.180    a_OBUF_inst_i_188_n_0
    SLICE_X43Y23         LUT5 (Prop_lut5_I3_O)        0.348    15.528 r  a_OBUF_inst_i_114/O
                         net (fo=1, routed)           0.000    15.528    a_OBUF_inst_i_114_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.078 r  a_OBUF_inst_i_63/CO[3]
                         net (fo=1, routed)           0.000    16.078    a_OBUF_inst_i_63_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.317 r  a_OBUF_inst_i_27/O[2]
                         net (fo=10, routed)          1.072    17.389    a_OBUF_inst_i_27_n_5
    SLICE_X40Y21         LUT4 (Prop_lut4_I3_O)        0.331    17.720 r  a_OBUF_inst_i_118/O
                         net (fo=2, routed)           0.690    18.410    a_OBUF_inst_i_118_n_0
    SLICE_X40Y21         LUT4 (Prop_lut4_I0_O)        0.327    18.737 r  a_OBUF_inst_i_121/O
                         net (fo=1, routed)           0.000    18.737    a_OBUF_inst_i_121_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.138 r  a_OBUF_inst_i_67/CO[3]
                         net (fo=1, routed)           0.000    19.138    a_OBUF_inst_i_67_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.252 r  a_OBUF_inst_i_28/CO[3]
                         net (fo=3, routed)           1.110    20.361    a_OBUF_inst_i_28_n_0
    SLICE_X43Y21         LUT6 (Prop_lut6_I0_O)        0.124    20.485 r  a_OBUF_inst_i_13/O
                         net (fo=1, routed)           0.787    21.273    sevenSegDisplay/g_OBUF_inst_i_1_7
    SLICE_X44Y21         LUT6 (Prop_lut6_I5_O)        0.124    21.397 r  sevenSegDisplay/a_OBUF_inst_i_3/O
                         net (fo=7, routed)           0.839    22.235    sevenSegDisplay/digit_val[2]
    SLICE_X41Y21         LUT4 (Prop_lut4_I1_O)        0.124    22.359 r  sevenSegDisplay/f_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.937    26.297    f_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.561    29.857 r  f_OBUF_inst/O
                         net (fo=0)                   0.000    29.857    f
    T11                                                               r  f (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.310ns  (logic 9.543ns (39.256%)  route 14.767ns (60.744%))
  Logic Levels:           21  (CARRY4=8 LUT2=1 LUT3=3 LUT4=4 LUT5=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.790     5.393    clk_IBUF_BUFG
    SLICE_X60Y20         FDRE                                         r  score_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDRE (Prop_fdre_C_Q)         0.518     5.911 r  score_reg[11]/Q
                         net (fo=48, routed)          2.153     8.064    score_reg[11]
    SLICE_X46Y19         LUT3 (Prop_lut3_I0_O)        0.153     8.217 r  a_OBUF_inst_i_154/O
                         net (fo=10, routed)          1.010     9.226    a_OBUF_inst_i_154_n_0
    SLICE_X44Y19         LUT4 (Prop_lut4_I0_O)        0.331     9.557 r  a_OBUF_inst_i_204/O
                         net (fo=1, routed)           0.000     9.557    a_OBUF_inst_i_204_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.909 r  a_OBUF_inst_i_161/O[3]
                         net (fo=2, routed)           0.951    10.860    a_OBUF_inst_i_161_n_4
    SLICE_X47Y21         LUT3 (Prop_lut3_I1_O)        0.306    11.166 r  a_OBUF_inst_i_210/O
                         net (fo=1, routed)           0.000    11.166    a_OBUF_inst_i_210_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.567 r  a_OBUF_inst_i_183/CO[3]
                         net (fo=1, routed)           0.000    11.567    a_OBUF_inst_i_183_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.789 r  a_OBUF_inst_i_182/O[0]
                         net (fo=1, routed)           0.808    12.598    a_OBUF_inst_i_182_n_7
    SLICE_X45Y22         LUT2 (Prop_lut2_I1_O)        0.299    12.897 r  a_OBUF_inst_i_104/O
                         net (fo=1, routed)           0.000    12.897    a_OBUF_inst_i_104_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    13.145 f  a_OBUF_inst_i_62/O[2]
                         net (fo=8, routed)           0.816    13.961    a_OBUF_inst_i_62_n_5
    SLICE_X42Y22         LUT3 (Prop_lut3_I0_O)        0.330    14.291 r  a_OBUF_inst_i_188/O
                         net (fo=15, routed)          0.889    15.180    a_OBUF_inst_i_188_n_0
    SLICE_X43Y23         LUT5 (Prop_lut5_I3_O)        0.348    15.528 r  a_OBUF_inst_i_114/O
                         net (fo=1, routed)           0.000    15.528    a_OBUF_inst_i_114_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.078 r  a_OBUF_inst_i_63/CO[3]
                         net (fo=1, routed)           0.000    16.078    a_OBUF_inst_i_63_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.317 r  a_OBUF_inst_i_27/O[2]
                         net (fo=10, routed)          1.072    17.389    a_OBUF_inst_i_27_n_5
    SLICE_X40Y21         LUT4 (Prop_lut4_I3_O)        0.331    17.720 r  a_OBUF_inst_i_118/O
                         net (fo=2, routed)           0.690    18.410    a_OBUF_inst_i_118_n_0
    SLICE_X40Y21         LUT4 (Prop_lut4_I0_O)        0.327    18.737 r  a_OBUF_inst_i_121/O
                         net (fo=1, routed)           0.000    18.737    a_OBUF_inst_i_121_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.138 r  a_OBUF_inst_i_67/CO[3]
                         net (fo=1, routed)           0.000    19.138    a_OBUF_inst_i_67_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.252 f  a_OBUF_inst_i_28/CO[3]
                         net (fo=3, routed)           0.753    20.005    a_OBUF_inst_i_28_n_0
    SLICE_X42Y22         LUT5 (Prop_lut5_I0_O)        0.124    20.129 r  a_OBUF_inst_i_32/O
                         net (fo=2, routed)           0.510    20.639    sevenSegDisplay/a_OBUF_inst_i_5_0
    SLICE_X42Y21         LUT6 (Prop_lut6_I1_O)        0.124    20.763 r  sevenSegDisplay/a_OBUF_inst_i_15/O
                         net (fo=1, routed)           0.897    21.660    sevenSegDisplay/a_OBUF_inst_i_15_n_0
    SLICE_X42Y21         LUT5 (Prop_lut5_I4_O)        0.124    21.784 r  sevenSegDisplay/a_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.676    22.460    sevenSegDisplay/digit_val[0]
    SLICE_X41Y21         LUT4 (Prop_lut4_I2_O)        0.124    22.584 r  sevenSegDisplay/a_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.542    26.126    a_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.577    29.703 r  a_OBUF_inst/O
                         net (fo=0)                   0.000    29.703    a
    T10                                                               r  a (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.266ns  (logic 9.521ns (39.239%)  route 14.744ns (60.761%))
  Logic Levels:           21  (CARRY4=8 LUT2=1 LUT3=3 LUT4=4 LUT5=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.790     5.393    clk_IBUF_BUFG
    SLICE_X60Y20         FDRE                                         r  score_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDRE (Prop_fdre_C_Q)         0.518     5.911 r  score_reg[11]/Q
                         net (fo=48, routed)          2.153     8.064    score_reg[11]
    SLICE_X46Y19         LUT3 (Prop_lut3_I0_O)        0.153     8.217 r  a_OBUF_inst_i_154/O
                         net (fo=10, routed)          1.010     9.226    a_OBUF_inst_i_154_n_0
    SLICE_X44Y19         LUT4 (Prop_lut4_I0_O)        0.331     9.557 r  a_OBUF_inst_i_204/O
                         net (fo=1, routed)           0.000     9.557    a_OBUF_inst_i_204_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.909 r  a_OBUF_inst_i_161/O[3]
                         net (fo=2, routed)           0.951    10.860    a_OBUF_inst_i_161_n_4
    SLICE_X47Y21         LUT3 (Prop_lut3_I1_O)        0.306    11.166 r  a_OBUF_inst_i_210/O
                         net (fo=1, routed)           0.000    11.166    a_OBUF_inst_i_210_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.567 r  a_OBUF_inst_i_183/CO[3]
                         net (fo=1, routed)           0.000    11.567    a_OBUF_inst_i_183_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.789 r  a_OBUF_inst_i_182/O[0]
                         net (fo=1, routed)           0.808    12.598    a_OBUF_inst_i_182_n_7
    SLICE_X45Y22         LUT2 (Prop_lut2_I1_O)        0.299    12.897 r  a_OBUF_inst_i_104/O
                         net (fo=1, routed)           0.000    12.897    a_OBUF_inst_i_104_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    13.145 f  a_OBUF_inst_i_62/O[2]
                         net (fo=8, routed)           0.816    13.961    a_OBUF_inst_i_62_n_5
    SLICE_X42Y22         LUT3 (Prop_lut3_I0_O)        0.330    14.291 r  a_OBUF_inst_i_188/O
                         net (fo=15, routed)          0.889    15.180    a_OBUF_inst_i_188_n_0
    SLICE_X43Y23         LUT5 (Prop_lut5_I3_O)        0.348    15.528 r  a_OBUF_inst_i_114/O
                         net (fo=1, routed)           0.000    15.528    a_OBUF_inst_i_114_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.078 r  a_OBUF_inst_i_63/CO[3]
                         net (fo=1, routed)           0.000    16.078    a_OBUF_inst_i_63_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.317 r  a_OBUF_inst_i_27/O[2]
                         net (fo=10, routed)          1.072    17.389    a_OBUF_inst_i_27_n_5
    SLICE_X40Y21         LUT4 (Prop_lut4_I3_O)        0.331    17.720 r  a_OBUF_inst_i_118/O
                         net (fo=2, routed)           0.690    18.410    a_OBUF_inst_i_118_n_0
    SLICE_X40Y21         LUT4 (Prop_lut4_I0_O)        0.327    18.737 r  a_OBUF_inst_i_121/O
                         net (fo=1, routed)           0.000    18.737    a_OBUF_inst_i_121_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.138 r  a_OBUF_inst_i_67/CO[3]
                         net (fo=1, routed)           0.000    19.138    a_OBUF_inst_i_67_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.252 f  a_OBUF_inst_i_28/CO[3]
                         net (fo=3, routed)           0.753    20.005    a_OBUF_inst_i_28_n_0
    SLICE_X42Y22         LUT5 (Prop_lut5_I0_O)        0.124    20.129 r  a_OBUF_inst_i_32/O
                         net (fo=2, routed)           0.510    20.639    sevenSegDisplay/a_OBUF_inst_i_5_0
    SLICE_X42Y21         LUT6 (Prop_lut6_I1_O)        0.124    20.763 r  sevenSegDisplay/a_OBUF_inst_i_15/O
                         net (fo=1, routed)           0.897    21.660    sevenSegDisplay/a_OBUF_inst_i_15_n_0
    SLICE_X42Y21         LUT5 (Prop_lut5_I4_O)        0.124    21.784 r  sevenSegDisplay/a_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.681    22.465    sevenSegDisplay/digit_val[0]
    SLICE_X41Y21         LUT4 (Prop_lut4_I2_O)        0.124    22.589 r  sevenSegDisplay/b_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.514    26.103    b_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.555    29.658 r  b_OBUF_inst/O
                         net (fo=0)                   0.000    29.658    b
    R10                                                               r  b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSegDisplay/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.903ns  (logic 4.362ns (40.008%)  route 6.541ns (59.992%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.798     5.401    sevenSegDisplay/clk_IBUF_BUFG
    SLICE_X39Y21         FDRE                                         r  sevenSegDisplay/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDRE (Prop_fdre_C_Q)         0.456     5.857 f  sevenSegDisplay/count_reg[17]/Q
                         net (fo=11, routed)          1.121     6.978    sevenSegDisplay/p_0_in[1]
    SLICE_X36Y24         LUT2 (Prop_lut2_I0_O)        0.152     7.130 r  sevenSegDisplay/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.420    12.550    an_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.754    16.304 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.304    an[3]
    J14                                                               r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/vga_green_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.642ns  (logic 4.137ns (38.876%)  route 6.505ns (61.124%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.812     5.415    VGA/clk_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  VGA/vga_green_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.419     5.834 r  VGA/vga_green_reg_reg[2]/Q
                         net (fo=1, routed)           6.505    12.339    vgaGreen_OBUF[1]
    B6                   OBUF (Prop_obuf_I_O)         3.718    16.057 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.057    vgaGreen[2]
    B6                                                                r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/vga_red_reg_reg[2]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.577ns  (logic 4.190ns (39.617%)  route 6.387ns (60.383%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.812     5.415    VGA/clk_IBUF_BUFG
    SLICE_X38Y45         FDRE                                         r  VGA/vga_red_reg_reg[2]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.478     5.893 r  VGA/vga_red_reg_reg[2]_lopt_replica_2/Q
                         net (fo=1, routed)           6.387    12.279    lopt_6
    C6                   OBUF (Prop_obuf_I_O)         3.712    15.991 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.991    vgaGreen[0]
    C6                                                                r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MIC/u_pdm_inputs/m_clk_internal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.756ns  (logic 1.376ns (78.359%)  route 0.380ns (21.641%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.608     1.527    MIC/u_pdm_inputs/clk_IBUF_BUFG
    SLICE_X88Y97         FDRE                                         r  MIC/u_pdm_inputs/m_clk_internal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y97         FDRE (Prop_fdre_C_Q)         0.164     1.691 r  MIC/u_pdm_inputs/m_clk_internal_reg/Q
                         net (fo=3, routed)           0.380     2.071    m_clk_OBUF
    J5                   OBUF (Prop_obuf_I_O)         1.212     3.283 r  m_clk_OBUF_inst/O
                         net (fo=0)                   0.000     3.283    m_clk
    J5                                                                r  m_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSegDisplay/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.956ns  (logic 1.461ns (49.425%)  route 1.495ns (50.576%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.624     1.544    sevenSegDisplay/clk_IBUF_BUFG
    SLICE_X39Y21         FDRE                                         r  sevenSegDisplay/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDRE (Prop_fdre_C_Q)         0.141     1.685 r  sevenSegDisplay/count_reg[16]/Q
                         net (fo=11, routed)          0.388     2.073    sevenSegDisplay/p_0_in[0]
    SLICE_X36Y24         LUT2 (Prop_lut2_I0_O)        0.045     2.118 r  sevenSegDisplay/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.107     3.225    an_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     4.500 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.500    an[2]
    T9                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.036ns  (logic 1.407ns (46.342%)  route 1.629ns (53.658%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.631     1.551    VGA/clk_IBUF_BUFG
    SLICE_X27Y30         FDRE                                         r  VGA/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y30         FDRE (Prop_fdre_C_Q)         0.141     1.692 r  VGA/v_sync_reg_reg/Q
                         net (fo=1, routed)           1.629     3.321    Vsync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         1.266     4.587 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000     4.587    Vsync
    B12                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSegDisplay/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.099ns  (logic 1.487ns (47.990%)  route 1.612ns (52.010%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.624     1.544    sevenSegDisplay/clk_IBUF_BUFG
    SLICE_X39Y21         FDRE                                         r  sevenSegDisplay/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDRE (Prop_fdre_C_Q)         0.141     1.685 r  sevenSegDisplay/count_reg[17]/Q
                         net (fo=11, routed)          0.285     1.970    sevenSegDisplay/p_0_in[1]
    SLICE_X44Y21         LUT6 (Prop_lut6_I3_O)        0.045     2.015 r  sevenSegDisplay/a_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.172     2.187    sevenSegDisplay/digit_val[3]
    SLICE_X41Y21         LUT4 (Prop_lut4_I0_O)        0.045     2.232 r  sevenSegDisplay/b_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.154     3.387    b_OBUF
    R10                  OBUF (Prop_obuf_I_O)         1.256     4.643 r  b_OBUF_inst/O
                         net (fo=0)                   0.000     4.643    b
    R10                                                               r  b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSegDisplay/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.144ns  (logic 1.508ns (47.980%)  route 1.635ns (52.020%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.624     1.544    sevenSegDisplay/clk_IBUF_BUFG
    SLICE_X39Y21         FDRE                                         r  sevenSegDisplay/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDRE (Prop_fdre_C_Q)         0.141     1.685 r  sevenSegDisplay/count_reg[17]/Q
                         net (fo=11, routed)          0.285     1.970    sevenSegDisplay/p_0_in[1]
    SLICE_X44Y21         LUT6 (Prop_lut6_I3_O)        0.045     2.015 r  sevenSegDisplay/a_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.171     2.186    sevenSegDisplay/digit_val[3]
    SLICE_X41Y21         LUT4 (Prop_lut4_I0_O)        0.045     2.231 r  sevenSegDisplay/a_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.179     3.410    a_OBUF
    T10                  OBUF (Prop_obuf_I_O)         1.277     4.688 r  a_OBUF_inst/O
                         net (fo=0)                   0.000     4.688    a
    T10                                                               r  a (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSegDisplay/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.239ns  (logic 1.492ns (46.074%)  route 1.747ns (53.926%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.624     1.544    sevenSegDisplay/clk_IBUF_BUFG
    SLICE_X39Y21         FDRE                                         r  sevenSegDisplay/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDRE (Prop_fdre_C_Q)         0.141     1.685 r  sevenSegDisplay/count_reg[16]/Q
                         net (fo=11, routed)          0.266     1.951    sevenSegDisplay/p_0_in[0]
    SLICE_X42Y21         LUT5 (Prop_lut5_I2_O)        0.045     1.996 r  sevenSegDisplay/a_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.125     2.121    sevenSegDisplay/digit_val[0]
    SLICE_X41Y21         LUT4 (Prop_lut4_I2_O)        0.045     2.166 r  sevenSegDisplay/f_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.355     3.522    f_OBUF
    T11                  OBUF (Prop_obuf_I_O)         1.261     4.783 r  f_OBUF_inst/O
                         net (fo=0)                   0.000     4.783    f
    T11                                                               r  f (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.455ns  (logic 1.429ns (41.368%)  route 2.025ns (58.632%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.619     1.539    VGA/clk_IBUF_BUFG
    SLICE_X46Y25         FDRE                                         r  VGA/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y25         FDRE (Prop_fdre_C_Q)         0.164     1.703 r  VGA/h_sync_reg_reg/Q
                         net (fo=1, routed)           2.025     3.728    Hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.265     4.993 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     4.993    Hsync
    B11                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSegDisplay/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            e
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.502ns  (logic 1.536ns (43.872%)  route 1.966ns (56.128%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.624     1.544    sevenSegDisplay/clk_IBUF_BUFG
    SLICE_X39Y21         FDRE                                         r  sevenSegDisplay/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDRE (Prop_fdre_C_Q)         0.141     1.685 r  sevenSegDisplay/count_reg[16]/Q
                         net (fo=11, routed)          0.207     1.892    sevenSegDisplay/p_0_in[0]
    SLICE_X44Y21         LUT6 (Prop_lut6_I2_O)        0.045     1.937 r  sevenSegDisplay/a_OBUF_inst_i_5/O
                         net (fo=7, routed)           0.172     2.109    sevenSegDisplay/digit_val[1]
    SLICE_X41Y21         LUT4 (Prop_lut4_I1_O)        0.051     2.160 r  sevenSegDisplay/e_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.586     3.747    e_OBUF
    P15                  OBUF (Prop_obuf_I_O)         1.299     5.046 r  e_OBUF_inst/O
                         net (fo=0)                   0.000     5.046    e
    P15                                                               r  e (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/vga_blue_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.550ns  (logic 1.365ns (38.462%)  route 2.185ns (61.538%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.635     1.555    VGA/clk_IBUF_BUFG
    SLICE_X41Y47         FDRE                                         r  VGA/vga_blue_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  VGA/vga_blue_reg_reg[2]/Q
                         net (fo=1, routed)           2.185     3.881    vgaBlue_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         1.224     5.105 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.105    vgaBlue[2]
    D7                                                                r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/vga_red_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.562ns  (logic 1.400ns (39.304%)  route 2.162ns (60.696%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.634     1.554    VGA/clk_IBUF_BUFG
    SLICE_X38Y45         FDRE                                         r  VGA/vga_red_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.164     1.718 r  VGA/vga_red_reg_reg[2]/Q
                         net (fo=1, routed)           2.162     3.880    vgaGreen_OBUF[0]
    C5                   OBUF (Prop_obuf_I_O)         1.236     5.116 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.116    vgaRed[2]
    C5                                                                r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           351 Endpoints
Min Delay           351 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            currentEdge_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.605ns  (logic 1.764ns (15.199%)  route 9.841ns (84.801%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  reset_IBUF_inst/O
                         net (fo=194, routed)         7.870     9.357    reset_IBUF
    SLICE_X72Y15         LUT6 (Prop_lut6_I4_O)        0.124     9.481 r  currentEdge[10]_i_5/O
                         net (fo=2, routed)           1.636    11.117    currentEdge
    SLICE_X76Y30         LUT5 (Prop_lut5_I4_O)        0.152    11.269 r  currentEdge[10]_i_1/O
                         net (fo=1, routed)           0.336    11.605    currentEdge[10]_i_1_n_0
    SLICE_X76Y30         FDRE                                         r  currentEdge_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.715     5.137    clk_IBUF_BUFG
    SLICE_X76Y30         FDRE                                         r  currentEdge_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            currentEdge_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.547ns  (logic 1.736ns (16.459%)  route 8.811ns (83.541%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        5.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  reset_IBUF_inst/O
                         net (fo=194, routed)         7.870     9.357    reset_IBUF
    SLICE_X72Y15         LUT6 (Prop_lut6_I4_O)        0.124     9.481 r  currentEdge[10]_i_5/O
                         net (fo=2, routed)           0.941    10.423    currentEdge
    SLICE_X76Y30         LUT6 (Prop_lut6_I5_O)        0.124    10.547 r  currentEdge[4]_i_1/O
                         net (fo=1, routed)           0.000    10.547    currentEdge[4]_i_1_n_0
    SLICE_X76Y30         FDRE                                         r  currentEdge_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.715     5.137    clk_IBUF_BUFG
    SLICE_X76Y30         FDRE                                         r  currentEdge_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cur_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.376ns  (logic 1.612ns (15.535%)  route 8.764ns (84.465%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.143ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  reset_IBUF_inst/O
                         net (fo=194, routed)         7.864     9.352    reset_IBUF
    SLICE_X72Y15         LUT5 (Prop_lut5_I0_O)        0.124     9.476 r  cur_cnt[9]_i_1/O
                         net (fo=10, routed)          0.900    10.376    cur_cnt[9]_i_1_n_0
    SLICE_X72Y15         FDRE                                         r  cur_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.721     5.143    clk_IBUF_BUFG
    SLICE_X72Y15         FDRE                                         r  cur_cnt_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cur_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.376ns  (logic 1.612ns (15.535%)  route 8.764ns (84.465%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.143ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  reset_IBUF_inst/O
                         net (fo=194, routed)         7.864     9.352    reset_IBUF
    SLICE_X72Y15         LUT5 (Prop_lut5_I0_O)        0.124     9.476 r  cur_cnt[9]_i_1/O
                         net (fo=10, routed)          0.900    10.376    cur_cnt[9]_i_1_n_0
    SLICE_X72Y15         FDRE                                         r  cur_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.721     5.143    clk_IBUF_BUFG
    SLICE_X72Y15         FDRE                                         r  cur_cnt_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cur_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.376ns  (logic 1.612ns (15.535%)  route 8.764ns (84.465%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.143ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  reset_IBUF_inst/O
                         net (fo=194, routed)         7.864     9.352    reset_IBUF
    SLICE_X72Y15         LUT5 (Prop_lut5_I0_O)        0.124     9.476 r  cur_cnt[9]_i_1/O
                         net (fo=10, routed)          0.900    10.376    cur_cnt[9]_i_1_n_0
    SLICE_X72Y15         FDRE                                         r  cur_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.721     5.143    clk_IBUF_BUFG
    SLICE_X72Y15         FDRE                                         r  cur_cnt_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cur_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.376ns  (logic 1.612ns (15.535%)  route 8.764ns (84.465%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.143ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  reset_IBUF_inst/O
                         net (fo=194, routed)         7.864     9.352    reset_IBUF
    SLICE_X72Y15         LUT5 (Prop_lut5_I0_O)        0.124     9.476 r  cur_cnt[9]_i_1/O
                         net (fo=10, routed)          0.900    10.376    cur_cnt[9]_i_1_n_0
    SLICE_X72Y15         FDRE                                         r  cur_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.721     5.143    clk_IBUF_BUFG
    SLICE_X72Y15         FDRE                                         r  cur_cnt_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cur_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.372ns  (logic 1.612ns (15.541%)  route 8.760ns (84.459%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.143ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  reset_IBUF_inst/O
                         net (fo=194, routed)         7.864     9.352    reset_IBUF
    SLICE_X72Y15         LUT5 (Prop_lut5_I0_O)        0.124     9.476 r  cur_cnt[9]_i_1/O
                         net (fo=10, routed)          0.896    10.372    cur_cnt[9]_i_1_n_0
    SLICE_X73Y15         FDRE                                         r  cur_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.721     5.143    clk_IBUF_BUFG
    SLICE_X73Y15         FDRE                                         r  cur_cnt_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cur_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.372ns  (logic 1.612ns (15.541%)  route 8.760ns (84.459%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.143ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  reset_IBUF_inst/O
                         net (fo=194, routed)         7.864     9.352    reset_IBUF
    SLICE_X72Y15         LUT5 (Prop_lut5_I0_O)        0.124     9.476 r  cur_cnt[9]_i_1/O
                         net (fo=10, routed)          0.896    10.372    cur_cnt[9]_i_1_n_0
    SLICE_X73Y15         FDRE                                         r  cur_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.721     5.143    clk_IBUF_BUFG
    SLICE_X73Y15         FDRE                                         r  cur_cnt_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cur_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.372ns  (logic 1.612ns (15.541%)  route 8.760ns (84.459%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.143ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  reset_IBUF_inst/O
                         net (fo=194, routed)         7.864     9.352    reset_IBUF
    SLICE_X72Y15         LUT5 (Prop_lut5_I0_O)        0.124     9.476 r  cur_cnt[9]_i_1/O
                         net (fo=10, routed)          0.896    10.372    cur_cnt[9]_i_1_n_0
    SLICE_X73Y15         FDRE                                         r  cur_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.721     5.143    clk_IBUF_BUFG
    SLICE_X73Y15         FDRE                                         r  cur_cnt_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            BarXPositions_reg[4][12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.318ns  (logic 2.890ns (28.009%)  route 7.428ns (71.991%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT1=1)
  Clock Path Skew:        5.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.133ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  reset_IBUF_inst/O
                         net (fo=194, routed)         6.391     7.879    reset_IBUF
    SLICE_X75Y27         LUT1 (Prop_lut1_I0_O)        0.152     8.031 r  BarXPositions[1][7]_i_5/O
                         net (fo=5, routed)           1.027     9.059    BarXPositions[1][7]_i_5_n_0
    SLICE_X76Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.797     9.856 r  BarXPositions_reg[4][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.856    BarXPositions_reg[4][3]_i_1_n_0
    SLICE_X76Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.973 r  BarXPositions_reg[4][7]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.982    BarXPositions_reg[4][7]_i_1_n_0
    SLICE_X76Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.099 r  BarXPositions_reg[4][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.099    BarXPositions_reg[4][11]_i_1_n_0
    SLICE_X76Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.318 r  BarXPositions_reg[4][12]_i_2/O[0]
                         net (fo=1, routed)           0.000    10.318    BarXPositions_reg[4][12]_i_2_n_7
    SLICE_X76Y26         FDRE                                         r  BarXPositions_reg[4][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.711     5.133    clk_IBUF_BUFG
    SLICE_X76Y26         FDRE                                         r  BarXPositions_reg[4][12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m_data
                            (input port)
  Destination:            MIC/u_pdm_inputs/amplitude_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.884ns  (logic 0.288ns (32.553%)  route 0.596ns (67.447%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  m_data (IN)
                         net (fo=0)                   0.000     0.000    m_data
    H5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  m_data_IBUF_inst/O
                         net (fo=8, routed)           0.596     0.839    MIC/u_pdm_inputs/m_data_IBUF
    SLICE_X85Y93         LUT5 (Prop_lut5_I2_O)        0.045     0.884 r  MIC/u_pdm_inputs/amplitude[3]_i_1/O
                         net (fo=1, routed)           0.000     0.884    MIC/u_pdm_inputs/amplitude[3]
    SLICE_X85Y93         FDRE                                         r  MIC/u_pdm_inputs/amplitude_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.878     2.043    MIC/u_pdm_inputs/clk_IBUF_BUFG
    SLICE_X85Y93         FDRE                                         r  MIC/u_pdm_inputs/amplitude_reg[3]/C

Slack:                    inf
  Source:                 m_data
                            (input port)
  Destination:            MIC/u_pdm_inputs/sample_counter_reg[1][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.931ns  (logic 0.288ns (30.907%)  route 0.643ns (69.093%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  m_data (IN)
                         net (fo=0)                   0.000     0.000    m_data
    H5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  m_data_IBUF_inst/O
                         net (fo=8, routed)           0.463     0.706    MIC/u_pdm_inputs/m_data_IBUF
    SLICE_X87Y94         LUT6 (Prop_lut6_I1_O)        0.045     0.751 r  MIC/u_pdm_inputs/sample_counter[1][6]_i_1/O
                         net (fo=7, routed)           0.180     0.931    MIC/u_pdm_inputs/sample_counter[1][6]_i_1_n_0
    SLICE_X86Y93         FDRE                                         r  MIC/u_pdm_inputs/sample_counter_reg[1][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.879     2.044    MIC/u_pdm_inputs/clk_IBUF_BUFG
    SLICE_X86Y93         FDRE                                         r  MIC/u_pdm_inputs/sample_counter_reg[1][0]/C

Slack:                    inf
  Source:                 m_data
                            (input port)
  Destination:            MIC/u_pdm_inputs/sample_counter_reg[1][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.931ns  (logic 0.288ns (30.907%)  route 0.643ns (69.093%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  m_data (IN)
                         net (fo=0)                   0.000     0.000    m_data
    H5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  m_data_IBUF_inst/O
                         net (fo=8, routed)           0.463     0.706    MIC/u_pdm_inputs/m_data_IBUF
    SLICE_X87Y94         LUT6 (Prop_lut6_I1_O)        0.045     0.751 r  MIC/u_pdm_inputs/sample_counter[1][6]_i_1/O
                         net (fo=7, routed)           0.180     0.931    MIC/u_pdm_inputs/sample_counter[1][6]_i_1_n_0
    SLICE_X86Y93         FDRE                                         r  MIC/u_pdm_inputs/sample_counter_reg[1][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.879     2.044    MIC/u_pdm_inputs/clk_IBUF_BUFG
    SLICE_X86Y93         FDRE                                         r  MIC/u_pdm_inputs/sample_counter_reg[1][1]/C

Slack:                    inf
  Source:                 m_data
                            (input port)
  Destination:            MIC/u_pdm_inputs/sample_counter_reg[1][6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.931ns  (logic 0.288ns (30.907%)  route 0.643ns (69.093%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  m_data (IN)
                         net (fo=0)                   0.000     0.000    m_data
    H5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  m_data_IBUF_inst/O
                         net (fo=8, routed)           0.463     0.706    MIC/u_pdm_inputs/m_data_IBUF
    SLICE_X87Y94         LUT6 (Prop_lut6_I1_O)        0.045     0.751 r  MIC/u_pdm_inputs/sample_counter[1][6]_i_1/O
                         net (fo=7, routed)           0.180     0.931    MIC/u_pdm_inputs/sample_counter[1][6]_i_1_n_0
    SLICE_X86Y93         FDRE                                         r  MIC/u_pdm_inputs/sample_counter_reg[1][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.879     2.044    MIC/u_pdm_inputs/clk_IBUF_BUFG
    SLICE_X86Y93         FDRE                                         r  MIC/u_pdm_inputs/sample_counter_reg[1][6]/C

Slack:                    inf
  Source:                 m_data
                            (input port)
  Destination:            MIC/u_pdm_inputs/sample_counter_reg[1][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.989ns  (logic 0.288ns (29.086%)  route 0.702ns (70.914%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  m_data (IN)
                         net (fo=0)                   0.000     0.000    m_data
    H5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  m_data_IBUF_inst/O
                         net (fo=8, routed)           0.463     0.706    MIC/u_pdm_inputs/m_data_IBUF
    SLICE_X87Y94         LUT6 (Prop_lut6_I1_O)        0.045     0.751 r  MIC/u_pdm_inputs/sample_counter[1][6]_i_1/O
                         net (fo=7, routed)           0.238     0.989    MIC/u_pdm_inputs/sample_counter[1][6]_i_1_n_0
    SLICE_X84Y93         FDRE                                         r  MIC/u_pdm_inputs/sample_counter_reg[1][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.878     2.043    MIC/u_pdm_inputs/clk_IBUF_BUFG
    SLICE_X84Y93         FDRE                                         r  MIC/u_pdm_inputs/sample_counter_reg[1][2]/C

Slack:                    inf
  Source:                 m_data
                            (input port)
  Destination:            MIC/u_pdm_inputs/sample_counter_reg[1][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.989ns  (logic 0.288ns (29.086%)  route 0.702ns (70.914%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  m_data (IN)
                         net (fo=0)                   0.000     0.000    m_data
    H5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  m_data_IBUF_inst/O
                         net (fo=8, routed)           0.463     0.706    MIC/u_pdm_inputs/m_data_IBUF
    SLICE_X87Y94         LUT6 (Prop_lut6_I1_O)        0.045     0.751 r  MIC/u_pdm_inputs/sample_counter[1][6]_i_1/O
                         net (fo=7, routed)           0.238     0.989    MIC/u_pdm_inputs/sample_counter[1][6]_i_1_n_0
    SLICE_X84Y93         FDRE                                         r  MIC/u_pdm_inputs/sample_counter_reg[1][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.878     2.043    MIC/u_pdm_inputs/clk_IBUF_BUFG
    SLICE_X84Y93         FDRE                                         r  MIC/u_pdm_inputs/sample_counter_reg[1][3]/C

Slack:                    inf
  Source:                 m_data
                            (input port)
  Destination:            MIC/u_pdm_inputs/sample_counter_reg[1][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.989ns  (logic 0.288ns (29.086%)  route 0.702ns (70.914%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  m_data (IN)
                         net (fo=0)                   0.000     0.000    m_data
    H5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  m_data_IBUF_inst/O
                         net (fo=8, routed)           0.463     0.706    MIC/u_pdm_inputs/m_data_IBUF
    SLICE_X87Y94         LUT6 (Prop_lut6_I1_O)        0.045     0.751 r  MIC/u_pdm_inputs/sample_counter[1][6]_i_1/O
                         net (fo=7, routed)           0.238     0.989    MIC/u_pdm_inputs/sample_counter[1][6]_i_1_n_0
    SLICE_X84Y93         FDRE                                         r  MIC/u_pdm_inputs/sample_counter_reg[1][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.878     2.043    MIC/u_pdm_inputs/clk_IBUF_BUFG
    SLICE_X84Y93         FDRE                                         r  MIC/u_pdm_inputs/sample_counter_reg[1][4]/C

Slack:                    inf
  Source:                 m_data
                            (input port)
  Destination:            MIC/u_pdm_inputs/sample_counter_reg[1][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.989ns  (logic 0.288ns (29.086%)  route 0.702ns (70.914%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  m_data (IN)
                         net (fo=0)                   0.000     0.000    m_data
    H5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  m_data_IBUF_inst/O
                         net (fo=8, routed)           0.463     0.706    MIC/u_pdm_inputs/m_data_IBUF
    SLICE_X87Y94         LUT6 (Prop_lut6_I1_O)        0.045     0.751 r  MIC/u_pdm_inputs/sample_counter[1][6]_i_1/O
                         net (fo=7, routed)           0.238     0.989    MIC/u_pdm_inputs/sample_counter[1][6]_i_1_n_0
    SLICE_X84Y93         FDRE                                         r  MIC/u_pdm_inputs/sample_counter_reg[1][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.878     2.043    MIC/u_pdm_inputs/clk_IBUF_BUFG
    SLICE_X84Y93         FDRE                                         r  MIC/u_pdm_inputs/sample_counter_reg[1][5]/C

Slack:                    inf
  Source:                 m_data
                            (input port)
  Destination:            MIC/u_pdm_inputs/amplitude_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.047ns  (logic 0.288ns (27.484%)  route 0.759ns (72.516%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  m_data (IN)
                         net (fo=0)                   0.000     0.000    m_data
    H5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  m_data_IBUF_inst/O
                         net (fo=8, routed)           0.759     1.002    MIC/u_pdm_inputs/m_data_IBUF
    SLICE_X85Y92         LUT6 (Prop_lut6_I3_O)        0.045     1.047 r  MIC/u_pdm_inputs/amplitude[6]_i_2/O
                         net (fo=1, routed)           0.000     1.047    MIC/u_pdm_inputs/amplitude[6]
    SLICE_X85Y92         FDRE                                         r  MIC/u_pdm_inputs/amplitude_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.877     2.042    MIC/u_pdm_inputs/clk_IBUF_BUFG
    SLICE_X85Y92         FDRE                                         r  MIC/u_pdm_inputs/amplitude_reg[6]/C

Slack:                    inf
  Source:                 m_data
                            (input port)
  Destination:            MIC/u_pdm_inputs/amplitude_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.049ns  (logic 0.288ns (27.432%)  route 0.761ns (72.568%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  m_data (IN)
                         net (fo=0)                   0.000     0.000    m_data
    H5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  m_data_IBUF_inst/O
                         net (fo=8, routed)           0.761     1.004    MIC/u_pdm_inputs/m_data_IBUF
    SLICE_X85Y92         LUT5 (Prop_lut5_I3_O)        0.045     1.049 r  MIC/u_pdm_inputs/amplitude[1]_i_1/O
                         net (fo=1, routed)           0.000     1.049    MIC/u_pdm_inputs/amplitude[1]
    SLICE_X85Y92         FDRE                                         r  MIC/u_pdm_inputs/amplitude_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.877     2.042    MIC/u_pdm_inputs/clk_IBUF_BUFG
    SLICE_X85Y92         FDRE                                         r  MIC/u_pdm_inputs/amplitude_reg[1]/C





