#Timing report of worst 37 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: delay_dffc_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : fsm_clk_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_23.QCK[0] (Q_FRAG)                                                             11.242    11.242
delay_dffc_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    12.943
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        3.152    16.095
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    17.647
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.112    21.759
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    22.755
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.450    27.205
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    28.201
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  3.126    31.327
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305    32.632
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                 4.454    37.086
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.462    38.548
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.TAB[0] (C_FRAG)                                  4.350    42.899
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                   1.437    44.336
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                  3.664    48.000
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                   1.305    49.305
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                          2.554    51.859
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.406    53.265
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                    3.921    57.186
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.437    58.624
fsm_clk_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                              3.820    62.443
fsm_clk_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                               1.305    63.749
fsm_clk_dffe_Q.QEN[0] (Q_FRAG)                                                               4.020    67.768
data arrival time                                                                                     67.768

clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
fsm_clk_dffe_Q.QCK[0] (Q_FRAG)                                                              11.480    11.480
clock uncertainty                                                                            0.000    11.480
cell setup time                                                                             -0.591    10.889
data required time                                                                                    10.889
------------------------------------------------------------------------------------------------------------
data required time                                                                                    10.889
data arrival time                                                                                    -67.768
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -56.879


#Path 2
Startpoint: delay_dffc_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dffc_Q_26.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_23.QCK[0] (Q_FRAG)                                                             11.242    11.242
delay_dffc_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    12.943
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        3.152    16.095
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    17.647
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.112    21.759
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    22.755
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.450    27.205
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    28.201
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  3.126    31.327
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305    32.632
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                 4.454    37.086
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.462    38.548
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.TAB[0] (C_FRAG)                                  4.350    42.899
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                   1.437    44.336
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                  3.664    48.000
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                   1.305    49.305
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                          2.554    51.859
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.406    53.265
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                    3.921    57.186
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.437    58.624
delay_dffc_Q_9_D_LUT4_O.c_frag.TBS[0] (C_FRAG)                                               5.962    64.586
delay_dffc_Q_9_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                0.996    65.582
delay_dffc_Q_26.QD[0] (Q_FRAG)                                                               0.000    65.582
data arrival time                                                                                     65.582

clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_26.QCK[0] (Q_FRAG)                                                             10.285    10.285
clock uncertainty                                                                            0.000    10.285
cell setup time                                                                              0.105    10.390
data required time                                                                                    10.390
------------------------------------------------------------------------------------------------------------
data required time                                                                                    10.390
data arrival time                                                                                    -65.582
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -55.192


#Path 3
Startpoint: delay_dffc_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dffc_Q_24.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_23.QCK[0] (Q_FRAG)                                                             11.242    11.242
delay_dffc_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    12.943
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        3.152    16.095
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    17.647
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.112    21.759
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    22.755
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.450    27.205
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    28.201
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  3.126    31.327
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305    32.632
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                 4.454    37.086
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.462    38.548
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.TAB[0] (C_FRAG)                                  4.350    42.899
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                   1.437    44.336
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                  3.664    48.000
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                   1.305    49.305
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                          2.554    51.859
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.406    53.265
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                    3.921    57.186
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.437    58.624
delay_dffc_Q_9_D_LUT4_O_20.c_frag.TBS[0] (C_FRAG)                                            5.328    63.952
delay_dffc_Q_9_D_LUT4_O_20.c_frag.CZ[0] (C_FRAG)                                             0.996    64.948
delay_dffc_Q_24.QD[0] (Q_FRAG)                                                               0.000    64.948
data arrival time                                                                                     64.948

clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_24.QCK[0] (Q_FRAG)                                                             10.312    10.312
clock uncertainty                                                                            0.000    10.312
cell setup time                                                                              0.105    10.417
data required time                                                                                    10.417
------------------------------------------------------------------------------------------------------------
data required time                                                                                    10.417
data arrival time                                                                                    -64.948
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -54.530


#Path 4
Startpoint: delay_dffc_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dffc_Q_22.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_23.QCK[0] (Q_FRAG)                                                             11.242    11.242
delay_dffc_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    12.943
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        3.152    16.095
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    17.647
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.112    21.759
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    22.755
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.450    27.205
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    28.201
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  3.126    31.327
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305    32.632
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                 4.454    37.086
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.462    38.548
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.TAB[0] (C_FRAG)                                  4.350    42.899
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                   1.437    44.336
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                  3.664    48.000
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                   1.305    49.305
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                          2.554    51.859
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.406    53.265
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                    3.921    57.186
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.437    58.624
delay_dffc_Q_9_D_LUT4_O_18.c_frag.TBS[0] (C_FRAG)                                            5.517    64.141
delay_dffc_Q_9_D_LUT4_O_18.c_frag.CZ[0] (C_FRAG)                                             0.996    65.136
delay_dffc_Q_22.QD[0] (Q_FRAG)                                                               0.000    65.136
data arrival time                                                                                     65.136

clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_22.QCK[0] (Q_FRAG)                                                             10.514    10.514
clock uncertainty                                                                            0.000    10.514
cell setup time                                                                              0.105    10.620
data required time                                                                                    10.620
------------------------------------------------------------------------------------------------------------
data required time                                                                                    10.620
data arrival time                                                                                    -65.136
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -54.517


#Path 5
Startpoint: delay_dffc_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dffc_Q_10.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_23.QCK[0] (Q_FRAG)                                                             11.242    11.242
delay_dffc_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    12.943
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        3.152    16.095
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    17.647
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.112    21.759
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    22.755
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.450    27.205
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    28.201
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  3.126    31.327
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305    32.632
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                 4.454    37.086
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.462    38.548
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.TAB[0] (C_FRAG)                                  4.350    42.899
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                   1.437    44.336
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                  3.664    48.000
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                   1.305    49.305
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                          2.554    51.859
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.406    53.265
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                    3.921    57.186
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.437    58.624
delay_dffc_Q_9_D_LUT4_O_6.c_frag.TBS[0] (C_FRAG)                                             5.381    64.005
delay_dffc_Q_9_D_LUT4_O_6.c_frag.CZ[0] (C_FRAG)                                              0.996    65.000
delay_dffc_Q_10.QD[0] (Q_FRAG)                                                               0.000    65.000
data arrival time                                                                                     65.000

clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_10.QCK[0] (Q_FRAG)                                                             10.474    10.474
clock uncertainty                                                                            0.000    10.474
cell setup time                                                                              0.105    10.579
data required time                                                                                    10.579
------------------------------------------------------------------------------------------------------------
data required time                                                                                    10.579
data arrival time                                                                                    -65.000
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -54.421


#Path 6
Startpoint: delay_dffc_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dffc_Q_21.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_23.QCK[0] (Q_FRAG)                                                             11.242    11.242
delay_dffc_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    12.943
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        3.152    16.095
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    17.647
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.112    21.759
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    22.755
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.450    27.205
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    28.201
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  3.126    31.327
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305    32.632
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                 4.454    37.086
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.462    38.548
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.TAB[0] (C_FRAG)                                  4.350    42.899
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                   1.437    44.336
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                  3.664    48.000
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                   1.305    49.305
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                          2.554    51.859
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.406    53.265
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                    3.921    57.186
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.437    58.624
delay_dffc_Q_9_D_LUT4_O_17.c_frag.TBS[0] (C_FRAG)                                            5.175    63.799
delay_dffc_Q_9_D_LUT4_O_17.c_frag.CZ[0] (C_FRAG)                                             0.996    64.795
delay_dffc_Q_21.QD[0] (Q_FRAG)                                                               0.000    64.795
data arrival time                                                                                     64.795

clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_21.QCK[0] (Q_FRAG)                                                             10.321    10.321
clock uncertainty                                                                            0.000    10.321
cell setup time                                                                              0.105    10.427
data required time                                                                                    10.427
------------------------------------------------------------------------------------------------------------
data required time                                                                                    10.427
data arrival time                                                                                    -64.795
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -54.368


#Path 7
Startpoint: delay_dffc_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dffc_Q_14.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_23.QCK[0] (Q_FRAG)                                                             11.242    11.242
delay_dffc_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    12.943
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        3.152    16.095
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    17.647
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.112    21.759
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    22.755
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.450    27.205
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    28.201
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  3.126    31.327
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305    32.632
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                 4.454    37.086
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.462    38.548
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.TAB[0] (C_FRAG)                                  4.350    42.899
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                   1.437    44.336
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                  3.664    48.000
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                   1.305    49.305
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                          2.554    51.859
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.406    53.265
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                    3.921    57.186
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.437    58.624
delay_dffc_Q_9_D_LUT4_O_10.c_frag.TBS[0] (C_FRAG)                                            6.060    64.684
delay_dffc_Q_9_D_LUT4_O_10.c_frag.CZ[0] (C_FRAG)                                             0.996    65.680
delay_dffc_Q_14.QD[0] (Q_FRAG)                                                               0.000    65.680
data arrival time                                                                                     65.680

clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_14.QCK[0] (Q_FRAG)                                                             11.334    11.334
clock uncertainty                                                                            0.000    11.334
cell setup time                                                                              0.105    11.440
data required time                                                                                    11.440
------------------------------------------------------------------------------------------------------------
data required time                                                                                    11.440
data arrival time                                                                                    -65.680
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -54.240


#Path 8
Startpoint: delay_dffc_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dffc_Q_19.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_23.QCK[0] (Q_FRAG)                                                             11.242    11.242
delay_dffc_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    12.943
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        3.152    16.095
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    17.647
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.112    21.759
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    22.755
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.450    27.205
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    28.201
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  3.126    31.327
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305    32.632
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                 4.454    37.086
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.462    38.548
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.TAB[0] (C_FRAG)                                  4.350    42.899
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                   1.437    44.336
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                  3.664    48.000
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                   1.305    49.305
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                          2.554    51.859
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.406    53.265
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                    3.921    57.186
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.437    58.624
delay_dffc_Q_9_D_LUT4_O_15.c_frag.TBS[0] (C_FRAG)                                            4.862    63.486
delay_dffc_Q_9_D_LUT4_O_15.c_frag.CZ[0] (C_FRAG)                                             0.996    64.482
delay_dffc_Q_19.QD[0] (Q_FRAG)                                                               0.000    64.482
data arrival time                                                                                     64.482

clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_19.QCK[0] (Q_FRAG)                                                             10.349    10.349
clock uncertainty                                                                            0.000    10.349
cell setup time                                                                              0.105    10.454
data required time                                                                                    10.454
------------------------------------------------------------------------------------------------------------
data required time                                                                                    10.454
data arrival time                                                                                    -64.482
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -54.028


#Path 9
Startpoint: delay_dffc_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dffc_Q_20.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_23.QCK[0] (Q_FRAG)                                                             11.242    11.242
delay_dffc_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    12.943
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        3.152    16.095
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    17.647
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.112    21.759
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    22.755
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.450    27.205
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    28.201
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  3.126    31.327
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305    32.632
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                 4.454    37.086
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.462    38.548
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.TAB[0] (C_FRAG)                                  4.350    42.899
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                   1.437    44.336
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                  3.664    48.000
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                   1.305    49.305
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                          2.554    51.859
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.406    53.265
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                    3.921    57.186
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.437    58.624
delay_dffc_Q_9_D_LUT4_O_16.c_frag.TBS[0] (C_FRAG)                                            5.528    64.151
delay_dffc_Q_9_D_LUT4_O_16.c_frag.CZ[0] (C_FRAG)                                             0.996    65.147
delay_dffc_Q_20.QD[0] (Q_FRAG)                                                               0.000    65.147
data arrival time                                                                                     65.147

clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_20.QCK[0] (Q_FRAG)                                                             11.181    11.181
clock uncertainty                                                                            0.000    11.181
cell setup time                                                                              0.105    11.286
data required time                                                                                    11.286
------------------------------------------------------------------------------------------------------------
data required time                                                                                    11.286
data arrival time                                                                                    -65.147
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -53.861


#Path 10
Startpoint: delay_dffc_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dffc_Q_25.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_23.QCK[0] (Q_FRAG)                                                             11.242    11.242
delay_dffc_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    12.943
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        3.152    16.095
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    17.647
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.112    21.759
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    22.755
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.450    27.205
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    28.201
delay_dffc_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                         4.587    32.788
delay_dffc_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    33.783
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         2.688    36.471
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    37.467
delay_dffc_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         2.688    40.155
delay_dffc_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    41.150
delay_dffc_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                        4.448    45.598
delay_dffc_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                         0.996    46.594
fsm_clk_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                          4.018    50.612
fsm_clk_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    51.607
fsm_clk_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                    3.622    55.229
fsm_clk_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                     1.251    56.481
delay_dffc_Q_9_D_LUT4_O_21.c_frag.TSL[0] (C_FRAG)                                            6.207    62.688
delay_dffc_Q_9_D_LUT4_O_21.c_frag.CZ[0] (C_FRAG)                                             1.593    64.281
delay_dffc_Q_25.QD[0] (Q_FRAG)                                                               0.000    64.281
data arrival time                                                                                     64.281

clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_25.QCK[0] (Q_FRAG)                                                             10.434    10.434
clock uncertainty                                                                            0.000    10.434
cell setup time                                                                              0.105    10.540
data required time                                                                                    10.540
------------------------------------------------------------------------------------------------------------
data required time                                                                                    10.540
data arrival time                                                                                    -64.281
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -53.742


#Path 11
Startpoint: delay_dffc_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dffc_Q_17.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_23.QCK[0] (Q_FRAG)                                                             11.242    11.242
delay_dffc_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    12.943
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        3.152    16.095
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    17.647
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.112    21.759
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    22.755
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.450    27.205
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    28.201
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  3.126    31.327
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305    32.632
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                 4.454    37.086
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.462    38.548
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.TAB[0] (C_FRAG)                                  4.350    42.899
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                   1.437    44.336
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                  3.664    48.000
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                   1.305    49.305
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                          2.554    51.859
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.406    53.265
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                    3.921    57.186
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.437    58.624
delay_dffc_Q_9_D_LUT4_O_13.c_frag.TBS[0] (C_FRAG)                                            6.427    65.051
delay_dffc_Q_9_D_LUT4_O_13.c_frag.CZ[0] (C_FRAG)                                             0.996    66.047
delay_dffc_Q_17.QD[0] (Q_FRAG)                                                               0.000    66.047
data arrival time                                                                                     66.047

clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_17.QCK[0] (Q_FRAG)                                                             12.306    12.306
clock uncertainty                                                                            0.000    12.306
cell setup time                                                                              0.105    12.411
data required time                                                                                    12.411
------------------------------------------------------------------------------------------------------------
data required time                                                                                    12.411
data arrival time                                                                                    -66.047
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -53.635


#Path 12
Startpoint: delay_dffc_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dffc_Q_6.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_23.QCK[0] (Q_FRAG)                                                             11.242    11.242
delay_dffc_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    12.943
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        3.152    16.095
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    17.647
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.112    21.759
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    22.755
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.450    27.205
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    28.201
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  3.126    31.327
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305    32.632
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                 4.454    37.086
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.462    38.548
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.TAB[0] (C_FRAG)                                  4.350    42.899
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                   1.437    44.336
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                  3.664    48.000
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                   1.305    49.305
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                          2.554    51.859
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.406    53.265
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                    3.921    57.186
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.437    58.624
delay_dffc_Q_9_D_LUT4_O_2.c_frag.TBS[0] (C_FRAG)                                             5.016    63.639
delay_dffc_Q_9_D_LUT4_O_2.c_frag.CZ[0] (C_FRAG)                                              0.996    64.635
delay_dffc_Q_6.QD[0] (Q_FRAG)                                                                0.000    64.635
data arrival time                                                                                     64.635

clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_6.QCK[0] (Q_FRAG)                                                              11.180    11.180
clock uncertainty                                                                            0.000    11.180
cell setup time                                                                              0.105    11.286
data required time                                                                                    11.286
------------------------------------------------------------------------------------------------------------
data required time                                                                                    11.286
data arrival time                                                                                    -64.635
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -53.349


#Path 13
Startpoint: delay_dffc_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dffc_Q_18.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_23.QCK[0] (Q_FRAG)                                                             11.242    11.242
delay_dffc_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    12.943
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        3.152    16.095
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    17.647
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.112    21.759
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    22.755
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.450    27.205
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    28.201
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  3.126    31.327
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305    32.632
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                 4.454    37.086
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.462    38.548
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.TAB[0] (C_FRAG)                                  4.350    42.899
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                   1.437    44.336
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                  3.664    48.000
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                   1.305    49.305
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                          2.554    51.859
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.406    53.265
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                    3.921    57.186
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.437    58.624
delay_dffc_Q_9_D_LUT4_O_14.c_frag.TBS[0] (C_FRAG)                                            5.432    64.056
delay_dffc_Q_9_D_LUT4_O_14.c_frag.CZ[0] (C_FRAG)                                             0.996    65.051
delay_dffc_Q_18.QD[0] (Q_FRAG)                                                               0.000    65.051
data arrival time                                                                                     65.051

clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_18.QCK[0] (Q_FRAG)                                                             12.172    12.172
clock uncertainty                                                                            0.000    12.172
cell setup time                                                                              0.105    12.277
data required time                                                                                    12.277
------------------------------------------------------------------------------------------------------------
data required time                                                                                    12.277
data arrival time                                                                                    -65.051
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -52.774


#Path 14
Startpoint: delay_dffc_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dffc_Q_11.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_23.QCK[0] (Q_FRAG)                                                             11.242    11.242
delay_dffc_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    12.943
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        3.152    16.095
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    17.647
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.112    21.759
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    22.755
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.450    27.205
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    28.201
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  3.126    31.327
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305    32.632
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                 4.454    37.086
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.462    38.548
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.TAB[0] (C_FRAG)                                  4.350    42.899
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                   1.437    44.336
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                  3.664    48.000
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                   1.305    49.305
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                          2.554    51.859
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.406    53.265
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                    3.921    57.186
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.437    58.624
delay_dffc_Q_9_D_LUT4_O_7.c_frag.TBS[0] (C_FRAG)                                             4.495    63.119
delay_dffc_Q_9_D_LUT4_O_7.c_frag.CZ[0] (C_FRAG)                                              0.996    64.114
delay_dffc_Q_11.QD[0] (Q_FRAG)                                                               0.000    64.114
data arrival time                                                                                     64.114

clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_11.QCK[0] (Q_FRAG)                                                             11.307    11.307
clock uncertainty                                                                            0.000    11.307
cell setup time                                                                              0.105    11.412
data required time                                                                                    11.412
------------------------------------------------------------------------------------------------------------
data required time                                                                                    11.412
data arrival time                                                                                    -64.114
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -52.702


#Path 15
Startpoint: delay_dffc_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dffc_Q_23.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_23.QCK[0] (Q_FRAG)                                                             11.242    11.242
delay_dffc_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    12.943
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        3.152    16.095
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    17.647
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.112    21.759
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    22.755
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.450    27.205
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    28.201
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  3.126    31.327
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305    32.632
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                 4.454    37.086
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.462    38.548
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.TAB[0] (C_FRAG)                                  4.350    42.899
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                   1.437    44.336
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                  3.664    48.000
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                   1.305    49.305
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                          2.554    51.859
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.406    53.265
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                    3.921    57.186
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.437    58.624
delay_dffc_Q_9_D_LUT4_O_19.c_frag.TBS[0] (C_FRAG)                                            4.418    63.042
delay_dffc_Q_9_D_LUT4_O_19.c_frag.CZ[0] (C_FRAG)                                             0.996    64.038
delay_dffc_Q_23.QD[0] (Q_FRAG)                                                               0.000    64.038
data arrival time                                                                                     64.038

clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_23.QCK[0] (Q_FRAG)                                                             11.242    11.242
clock uncertainty                                                                            0.000    11.242
cell setup time                                                                              0.105    11.347
data required time                                                                                    11.347
------------------------------------------------------------------------------------------------------------
data required time                                                                                    11.347
data arrival time                                                                                    -64.038
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -52.691


#Path 16
Startpoint: delay_dffc_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dffc_Q_5.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_23.QCK[0] (Q_FRAG)                                                             11.242    11.242
delay_dffc_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    12.943
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        3.152    16.095
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    17.647
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.112    21.759
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    22.755
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.450    27.205
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    28.201
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  3.126    31.327
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305    32.632
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                 4.454    37.086
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.462    38.548
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.TAB[0] (C_FRAG)                                  4.350    42.899
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                   1.437    44.336
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                  3.664    48.000
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                   1.305    49.305
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                          2.554    51.859
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.406    53.265
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                    3.921    57.186
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.437    58.624
delay_dffc_Q_9_D_LUT4_O_1.c_frag.TBS[0] (C_FRAG)                                             5.229    63.852
delay_dffc_Q_9_D_LUT4_O_1.c_frag.CZ[0] (C_FRAG)                                              0.996    64.848
delay_dffc_Q_5.QD[0] (Q_FRAG)                                                                0.000    64.848
data arrival time                                                                                     64.848

clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_5.QCK[0] (Q_FRAG)                                                              12.180    12.180
clock uncertainty                                                                            0.000    12.180
cell setup time                                                                              0.105    12.285
data required time                                                                                    12.285
------------------------------------------------------------------------------------------------------------
data required time                                                                                    12.285
data arrival time                                                                                    -64.848
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -52.563


#Path 17
Startpoint: delay_dffc_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dffc_Q_15.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_23.QCK[0] (Q_FRAG)                                                             11.242    11.242
delay_dffc_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    12.943
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        3.152    16.095
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    17.647
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.112    21.759
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    22.755
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.450    27.205
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    28.201
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  3.126    31.327
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305    32.632
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                 4.454    37.086
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.462    38.548
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.TAB[0] (C_FRAG)                                  4.350    42.899
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                   1.437    44.336
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                  3.664    48.000
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                   1.305    49.305
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                          2.554    51.859
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.406    53.265
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                    3.921    57.186
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.437    58.624
delay_dffc_Q_9_D_LUT4_O_11.c_frag.TBS[0] (C_FRAG)                                            5.784    64.407
delay_dffc_Q_9_D_LUT4_O_11.c_frag.CZ[0] (C_FRAG)                                             0.996    65.403
delay_dffc_Q_15.QD[0] (Q_FRAG)                                                               0.000    65.403
data arrival time                                                                                     65.403

clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_15.QCK[0] (Q_FRAG)                                                             12.928    12.928
clock uncertainty                                                                            0.000    12.928
cell setup time                                                                              0.105    13.034
data required time                                                                                    13.034
------------------------------------------------------------------------------------------------------------
data required time                                                                                    13.034
data arrival time                                                                                    -65.403
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -52.369


#Path 18
Startpoint: delay_dffc_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dffc_Q_16.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_23.QCK[0] (Q_FRAG)                                                             11.242    11.242
delay_dffc_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    12.943
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        3.152    16.095
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    17.647
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.112    21.759
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    22.755
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.450    27.205
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    28.201
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  3.126    31.327
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305    32.632
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                 4.454    37.086
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.462    38.548
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.TAB[0] (C_FRAG)                                  4.350    42.899
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                   1.437    44.336
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                  3.664    48.000
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                   1.305    49.305
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                          2.554    51.859
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.406    53.265
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                    3.921    57.186
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.437    58.624
delay_dffc_Q_9_D_LUT4_O_12.c_frag.TBS[0] (C_FRAG)                                            4.988    63.612
delay_dffc_Q_9_D_LUT4_O_12.c_frag.CZ[0] (C_FRAG)                                             0.996    64.608
delay_dffc_Q_16.QD[0] (Q_FRAG)                                                               0.000    64.608
data arrival time                                                                                     64.608

clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_16.QCK[0] (Q_FRAG)                                                             12.215    12.215
clock uncertainty                                                                            0.000    12.215
cell setup time                                                                              0.105    12.321
data required time                                                                                    12.321
------------------------------------------------------------------------------------------------------------
data required time                                                                                    12.321
data arrival time                                                                                    -64.608
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -52.287


#Path 19
Startpoint: delay_dffc_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dffc_Q_12.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_23.QCK[0] (Q_FRAG)                                                             11.242    11.242
delay_dffc_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    12.943
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        3.152    16.095
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    17.647
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.112    21.759
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    22.755
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.450    27.205
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    28.201
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  3.126    31.327
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305    32.632
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                 4.454    37.086
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.462    38.548
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.TAB[0] (C_FRAG)                                  4.350    42.899
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                   1.437    44.336
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                  3.664    48.000
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                   1.305    49.305
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                          2.554    51.859
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.406    53.265
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                    3.921    57.186
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.437    58.624
delay_dffc_Q_9_D_LUT4_O_8.c_frag.TBS[0] (C_FRAG)                                             5.611    64.235
delay_dffc_Q_9_D_LUT4_O_8.c_frag.CZ[0] (C_FRAG)                                              0.996    65.230
delay_dffc_Q_12.QD[0] (Q_FRAG)                                                               0.000    65.230
data arrival time                                                                                     65.230

clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_12.QCK[0] (Q_FRAG)                                                             13.055    13.055
clock uncertainty                                                                            0.000    13.055
cell setup time                                                                              0.105    13.160
data required time                                                                                    13.160
------------------------------------------------------------------------------------------------------------
data required time                                                                                    13.160
data arrival time                                                                                    -65.230
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -52.070


#Path 20
Startpoint: delay_dffc_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dffc_Q_7.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_23.QCK[0] (Q_FRAG)                                                             11.242    11.242
delay_dffc_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    12.943
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        3.152    16.095
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    17.647
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.112    21.759
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    22.755
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.450    27.205
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    28.201
delay_dffc_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                         4.587    32.788
delay_dffc_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    33.783
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         2.688    36.471
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    37.467
delay_dffc_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         2.688    40.155
delay_dffc_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    41.150
delay_dffc_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                        4.448    45.598
delay_dffc_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                         0.996    46.594
fsm_clk_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                          4.018    50.612
fsm_clk_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    51.607
fsm_clk_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                    3.622    55.229
fsm_clk_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                     1.251    56.481
delay_dffc_Q_9_D_LUT4_O_3.c_frag.TSL[0] (C_FRAG)                                             6.027    62.508
delay_dffc_Q_9_D_LUT4_O_3.c_frag.CZ[0] (C_FRAG)                                              1.593    64.101
delay_dffc_Q_7.QD[0] (Q_FRAG)                                                                0.000    64.101
data arrival time                                                                                     64.101

clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_7.QCK[0] (Q_FRAG)                                                              12.069    12.069
clock uncertainty                                                                            0.000    12.069
cell setup time                                                                              0.105    12.175
data required time                                                                                    12.175
------------------------------------------------------------------------------------------------------------
data required time                                                                                    12.175
data arrival time                                                                                    -64.101
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -51.926


#Path 21
Startpoint: delay_dffc_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dffc_Q_2.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_23.QCK[0] (Q_FRAG)                                                             11.242    11.242
delay_dffc_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    12.943
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        3.152    16.095
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    17.647
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.112    21.759
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    22.755
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.450    27.205
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    28.201
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  3.126    31.327
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305    32.632
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                 4.454    37.086
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.462    38.548
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.TAB[0] (C_FRAG)                                  4.350    42.899
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                   1.437    44.336
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                  3.664    48.000
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                   1.305    49.305
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                          2.554    51.859
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.406    53.265
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                    3.921    57.186
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.437    58.624
delay_dffc_Q_9_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                                               3.906    62.530
delay_dffc_Q_9_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.462    63.992
delay_dffc_Q_2.QD[0] (Q_FRAG)                                                                0.000    63.992
data arrival time                                                                                     63.992

clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_2.QCK[0] (Q_FRAG)                                                              12.041    12.041
clock uncertainty                                                                            0.000    12.041
cell setup time                                                                              0.105    12.147
data required time                                                                                    12.147
------------------------------------------------------------------------------------------------------------
data required time                                                                                    12.147
data arrival time                                                                                    -63.992
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -51.845


#Path 22
Startpoint: delay_dffc_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dffc_Q_3.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_23.QCK[0] (Q_FRAG)                                                             11.242    11.242
delay_dffc_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    12.943
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        3.152    16.095
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    17.647
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.112    21.759
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    22.755
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.450    27.205
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    28.201
delay_dffc_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                         4.587    32.788
delay_dffc_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    33.783
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         2.688    36.471
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    37.467
delay_dffc_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         2.688    40.155
delay_dffc_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    41.150
delay_dffc_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                        4.448    45.598
delay_dffc_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                         0.996    46.594
fsm_clk_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                          4.018    50.612
fsm_clk_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    51.607
fsm_clk_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                    3.622    55.229
fsm_clk_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                     1.251    56.481
delay_dffc_Q_9_D_LUT3_O_1.t_frag.XSL[0] (T_FRAG)                                             4.810    61.291
delay_dffc_Q_9_D_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                                              1.462    62.753
delay_dffc_Q_3.QD[0] (Q_FRAG)                                                                0.000    62.753
data arrival time                                                                                     62.753

clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_3.QCK[0] (Q_FRAG)                                                              11.209    11.209
clock uncertainty                                                                            0.000    11.209
cell setup time                                                                              0.105    11.315
data required time                                                                                    11.315
------------------------------------------------------------------------------------------------------------
data required time                                                                                    11.315
data arrival time                                                                                    -62.753
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -51.438


#Path 23
Startpoint: delay_dffc_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dffc_Q_8.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_23.QCK[0] (Q_FRAG)                                                             11.242    11.242
delay_dffc_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    12.943
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        3.152    16.095
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    17.647
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.112    21.759
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    22.755
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.450    27.205
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    28.201
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  3.126    31.327
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305    32.632
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                 4.454    37.086
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.462    38.548
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.TAB[0] (C_FRAG)                                  4.350    42.899
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                   1.437    44.336
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                  3.664    48.000
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                   1.305    49.305
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                          2.554    51.859
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.406    53.265
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                    3.921    57.186
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.437    58.624
delay_dffc_Q_9_D_LUT4_O_4.c_frag.TBS[0] (C_FRAG)                                             5.395    64.018
delay_dffc_Q_9_D_LUT4_O_4.c_frag.CZ[0] (C_FRAG)                                              0.996    65.014
delay_dffc_Q_8.QD[0] (Q_FRAG)                                                                0.000    65.014
data arrival time                                                                                     65.014

clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_8.QCK[0] (Q_FRAG)                                                              13.762    13.762
clock uncertainty                                                                            0.000    13.762
cell setup time                                                                              0.105    13.867
data required time                                                                                    13.867
------------------------------------------------------------------------------------------------------------
data required time                                                                                    13.867
data arrival time                                                                                    -65.014
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -51.147


#Path 24
Startpoint: delay_dffc_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dffc_Q_9.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_23.QCK[0] (Q_FRAG)                                                             11.242    11.242
delay_dffc_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    12.943
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        3.152    16.095
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    17.647
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.112    21.759
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    22.755
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.450    27.205
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    28.201
delay_dffc_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                         4.587    32.788
delay_dffc_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    33.783
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         2.688    36.471
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    37.467
delay_dffc_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         2.688    40.155
delay_dffc_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    41.150
delay_dffc_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                        4.448    45.598
delay_dffc_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                         0.996    46.594
fsm_clk_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                          4.018    50.612
fsm_clk_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    51.607
fsm_clk_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                    3.622    55.229
fsm_clk_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                     1.251    56.481
delay_dffc_Q_9_D_LUT4_O_5.c_frag.TSL[0] (C_FRAG)                                             6.314    62.795
delay_dffc_Q_9_D_LUT4_O_5.c_frag.CZ[0] (C_FRAG)                                              1.593    64.388
delay_dffc_Q_9.QD[0] (Q_FRAG)                                                                0.000    64.388
data arrival time                                                                                     64.388

clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_9.QCK[0] (Q_FRAG)                                                              13.166    13.166
clock uncertainty                                                                            0.000    13.166
cell setup time                                                                              0.105    13.272
data required time                                                                                    13.272
------------------------------------------------------------------------------------------------------------
data required time                                                                                    13.272
data arrival time                                                                                    -64.388
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -51.116


#Path 25
Startpoint: delay_dffc_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dffc_Q_13.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_23.QCK[0] (Q_FRAG)                                                             11.242    11.242
delay_dffc_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    12.943
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        3.152    16.095
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    17.647
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.112    21.759
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    22.755
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.450    27.205
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    28.201
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  3.126    31.327
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305    32.632
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                 4.454    37.086
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.462    38.548
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.TAB[0] (C_FRAG)                                  4.350    42.899
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                   1.437    44.336
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                  3.664    48.000
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                   1.305    49.305
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                          2.554    51.859
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.406    53.265
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                    3.921    57.186
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.437    58.624
delay_dffc_Q_9_D_LUT4_O_9.c_frag.TBS[0] (C_FRAG)                                             3.771    62.395
delay_dffc_Q_9_D_LUT4_O_9.c_frag.CZ[0] (C_FRAG)                                              0.996    63.390
delay_dffc_Q_13.QD[0] (Q_FRAG)                                                               0.000    63.390
data arrival time                                                                                     63.390

clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_13.QCK[0] (Q_FRAG)                                                             13.010    13.010
clock uncertainty                                                                            0.000    13.010
cell setup time                                                                              0.105    13.115
data required time                                                                                    13.115
------------------------------------------------------------------------------------------------------------
data required time                                                                                    13.115
data arrival time                                                                                    -63.390
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -50.275


#Path 26
Startpoint: delay_dffc_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dffc_Q_4.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_23.QCK[0] (Q_FRAG)                                                             11.242    11.242
delay_dffc_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    12.943
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        3.152    16.095
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    17.647
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.112    21.759
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    22.755
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.450    27.205
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    28.201
delay_dffc_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                         4.587    32.788
delay_dffc_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    33.783
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         2.688    36.471
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    37.467
delay_dffc_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         2.688    40.155
delay_dffc_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    41.150
delay_dffc_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                        4.448    45.598
delay_dffc_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                         0.996    46.594
fsm_clk_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                          4.018    50.612
fsm_clk_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    51.607
fsm_clk_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                    3.622    55.229
fsm_clk_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                     1.251    56.481
delay_dffc_Q_9_D_LUT3_O_2.t_frag.XSL[0] (T_FRAG)                                             4.179    60.660
delay_dffc_Q_9_D_LUT3_O_2.t_frag.XZ[0] (T_FRAG)                                              1.462    62.122
delay_dffc_Q_4.QD[0] (Q_FRAG)                                                                0.000    62.122
data arrival time                                                                                     62.122

clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_4.QCK[0] (Q_FRAG)                                                              12.167    12.167
clock uncertainty                                                                            0.000    12.167
cell setup time                                                                              0.105    12.273
data required time                                                                                    12.273
------------------------------------------------------------------------------------------------------------
data required time                                                                                    12.273
data arrival time                                                                                    -62.122
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -49.849


#Path 27
Startpoint: X.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : B_dffc_Q.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2215)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                        0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
X.inpad[0] (.input)                                                       0.000     0.000
$iopadmap$pw_modulator.X.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$pw_modulator.X.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
X_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                          5.727    16.685
X_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                           1.251    17.936
X_LUT2_I1_O_LUT3_I0.t_frag.XB1[0] (T_FRAG)                                3.084    21.020
X_LUT2_I1_O_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                 1.501    22.521
X_LUT3_I2_O_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 2.973    25.494
X_LUT3_I2_O_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549    27.043
X_LUT3_I2_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                3.035    30.078
X_LUT3_I2_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                 1.519    31.597
X_LUT3_I2.t_frag.XA1[0] (T_FRAG)                                          2.383    33.980
X_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                           1.549    35.530
B_dffc_Q.QD[0] (Q_FRAG)                                                   0.000    35.530
data arrival time                                                                  35.530

clock $auto$clkbufmap.cc:247:execute$2215 (rise edge)                     0.000     0.000
clock source latency                                                      0.000     0.000
fsm_clk_dffe_Q.QZ[0] (Q_FRAG)                                             0.000     0.000
B_dffc_Q.QCK[0] (Q_FRAG)                                                  5.365     5.365
clock uncertainty                                                         0.000     5.365
cell setup time                                                           0.105     5.470
data required time                                                                  5.470
-----------------------------------------------------------------------------------------
data required time                                                                  5.470
data arrival time                                                                 -35.530
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -30.060


#Path 28
Startpoint: X.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : Z_dffc_Q.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2215)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                        0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
X.inpad[0] (.input)                                                       0.000     0.000
$iopadmap$pw_modulator.X.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$pw_modulator.X.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
X_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                          5.727    16.685
X_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                           1.251    17.936
X_LUT2_I1_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                4.526    22.463
X_LUT2_I1_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                 1.251    23.714
Z_dffc_Q_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  2.400    26.114
Z_dffc_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    27.419
Z_dffc_Q.QD[0] (Q_FRAG)                                                   0.000    27.419
data arrival time                                                                  27.419

clock $auto$clkbufmap.cc:247:execute$2215 (rise edge)                     0.000     0.000
clock source latency                                                      0.000     0.000
fsm_clk_dffe_Q.QZ[0] (Q_FRAG)                                             0.000     0.000
Z_dffc_Q.QCK[0] (Q_FRAG)                                                  4.591     4.591
clock uncertainty                                                         0.000     4.591
cell setup time                                                           0.105     4.696
data required time                                                                  4.696
-----------------------------------------------------------------------------------------
data required time                                                                  4.696
data arrival time                                                                 -27.419
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -22.723


#Path 29
Startpoint: X.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : A_dffc_Q.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2215)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                        0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
X.inpad[0] (.input)                                                       0.000     0.000
$iopadmap$pw_modulator.X.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$pw_modulator.X.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
X_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                          5.727    16.685
X_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                           1.251    17.936
X_LUT2_I1_O_LUT3_I0.t_frag.XB1[0] (T_FRAG)                                3.084    21.020
X_LUT2_I1_O_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                 1.501    22.521
X_LUT3_I2_O_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 2.973    25.494
X_LUT3_I2_O_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549    27.043
A_dffc_Q.QD[0] (Q_FRAG)                                                   0.000    27.043
data arrival time                                                                  27.043

clock $auto$clkbufmap.cc:247:execute$2215 (rise edge)                     0.000     0.000
clock source latency                                                      0.000     0.000
fsm_clk_dffe_Q.QZ[0] (Q_FRAG)                                             0.000     0.000
A_dffc_Q.QCK[0] (Q_FRAG)                                                  4.531     4.531
clock uncertainty                                                         0.000     4.531
cell setup time                                                           0.105     4.636
data required time                                                                  4.636
-----------------------------------------------------------------------------------------
data required time                                                                  4.636
data arrival time                                                                 -27.043
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -22.407


#Path 30
Startpoint: D_dffc_Q.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2215)
Endpoint  : B_dffc_Q.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2215)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2215 (rise edge)            0.000     0.000
clock source latency                                             0.000     0.000
fsm_clk_dffe_Q.QZ[0] (Q_FRAG)                                    0.000     0.000
D_dffc_Q.QCK[0] (Q_FRAG)                                         4.193     4.193
D_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                        1.701     5.894
X_LUT2_I1.t_frag.XSL[0] (T_FRAG)                                 2.383     8.277
X_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                  1.406     9.683
X_LUT2_I1_O_LUT3_I0.t_frag.XB1[0] (T_FRAG)                       3.084    12.767
X_LUT2_I1_O_LUT3_I0.t_frag.XZ[0] (T_FRAG)                        1.501    14.268
X_LUT3_I2_O_LUT3_O.t_frag.XA1[0] (T_FRAG)                        2.973    17.241
X_LUT3_I2_O_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.549    18.790
X_LUT3_I2_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.035    21.825
X_LUT3_I2_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.519    23.344
X_LUT3_I2.t_frag.XA1[0] (T_FRAG)                                 2.383    25.727
X_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                  1.549    27.277
B_dffc_Q.QD[0] (Q_FRAG)                                          0.000    27.277
data arrival time                                                         27.277

clock $auto$clkbufmap.cc:247:execute$2215 (rise edge)            0.000     0.000
clock source latency                                             0.000     0.000
fsm_clk_dffe_Q.QZ[0] (Q_FRAG)                                    0.000     0.000
B_dffc_Q.QCK[0] (Q_FRAG)                                         5.365     5.365
clock uncertainty                                                0.000     5.365
cell setup time                                                  0.105     5.470
data required time                                                         5.470
--------------------------------------------------------------------------------
data required time                                                         5.470
data arrival time                                                        -27.277
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.806


#Path 31
Startpoint: Z_dffc_Q.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2215)
Endpoint  : out:Z.outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2215 (rise edge)                     0.000     0.000
clock source latency                                                      0.000     0.000
fsm_clk_dffe_Q.QZ[0] (Q_FRAG)                                             0.000     0.000
Z_dffc_Q.QCK[0] (Q_FRAG)                                                  4.591     4.591
Z_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                                 1.701     6.292
$iopadmap$pw_modulator.Z.O_DAT[0] (BIDIR_CELL)                            4.657    10.949
$iopadmap$pw_modulator.Z.O_PAD_$out[0] (BIDIR_CELL)                       9.809    20.758
out:Z.outpad[0] (.output)                                                 0.000    20.758
data arrival time                                                                  20.758

clock virtual_io_clock (rise edge)                                        0.000     0.000
clock source latency                                                      0.000     0.000
clock uncertainty                                                         0.000     0.000
output external delay                                                     0.000     0.000
data required time                                                                  0.000
-----------------------------------------------------------------------------------------
data required time                                                                  0.000
data arrival time                                                                 -20.758
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -20.758


#Path 32
Startpoint: B_dffc_Q.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2215)
Endpoint  : C_dffc_Q.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2215)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2215 (rise edge)                      0.000     0.000
clock source latency                                                       0.000     0.000
fsm_clk_dffe_Q.QZ[0] (Q_FRAG)                                              0.000     0.000
B_dffc_Q.QCK[0] (Q_FRAG)                                                   5.365     5.365
B_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                                  1.701     7.066
X_LUT3_I1_I2_LUT3_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                       4.600    11.667
X_LUT3_I1_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.406    13.073
X_LUT3_I1_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 2.407    15.479
X_LUT3_I1_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549    17.029
X_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                           5.291    22.320
X_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.305    23.625
C_dffc_Q.QD[0] (Q_FRAG)                                                    0.000    23.625
data arrival time                                                                   23.625

clock $auto$clkbufmap.cc:247:execute$2215 (rise edge)                      0.000     0.000
clock source latency                                                       0.000     0.000
fsm_clk_dffe_Q.QZ[0] (Q_FRAG)                                              0.000     0.000
C_dffc_Q.QCK[0] (Q_FRAG)                                                   3.732     3.732
clock uncertainty                                                          0.000     3.732
cell setup time                                                            0.105     3.838
data required time                                                                   3.838
------------------------------------------------------------------------------------------
data required time                                                                   3.838
data arrival time                                                                  -23.625
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -19.787


#Path 33
Startpoint: X.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : C_dffc_Q.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2215)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                        0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
X.inpad[0] (.input)                                                       0.000     0.000
$iopadmap$pw_modulator.X.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$pw_modulator.X.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
X_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                          6.966    17.924
X_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                           1.462    19.386
C_dffc_Q.QD[0] (Q_FRAG)                                                   0.000    19.386
data arrival time                                                                  19.386

clock $auto$clkbufmap.cc:247:execute$2215 (rise edge)                     0.000     0.000
clock source latency                                                      0.000     0.000
fsm_clk_dffe_Q.QZ[0] (Q_FRAG)                                             0.000     0.000
C_dffc_Q.QCK[0] (Q_FRAG)                                                  3.732     3.732
clock uncertainty                                                         0.000     3.732
cell setup time                                                           0.105     3.838
data required time                                                                  3.838
-----------------------------------------------------------------------------------------
data required time                                                                  3.838
data arrival time                                                                 -19.386
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -15.548


#Path 34
Startpoint: B_dffc_Q.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2215)
Endpoint  : D_dffc_Q.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2215)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2215 (rise edge)            0.000     0.000
clock source latency                                             0.000     0.000
fsm_clk_dffe_Q.QZ[0] (Q_FRAG)                                    0.000     0.000
B_dffc_Q.QCK[0] (Q_FRAG)                                         5.365     5.365
B_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                        1.701     7.066
X_LUT3_I1_I0_LUT3_O.t_frag.XB1[0] (T_FRAG)                       4.034    11.100
X_LUT3_I1_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.501    12.601
X_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 5.066    17.667
X_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.462    19.129
D_dffc_Q.QD[0] (Q_FRAG)                                          0.000    19.129
data arrival time                                                         19.129

clock $auto$clkbufmap.cc:247:execute$2215 (rise edge)            0.000     0.000
clock source latency                                             0.000     0.000
fsm_clk_dffe_Q.QZ[0] (Q_FRAG)                                    0.000     0.000
D_dffc_Q.QCK[0] (Q_FRAG)                                         4.193     4.193
clock uncertainty                                                0.000     4.193
cell setup time                                                  0.105     4.298
data required time                                                         4.298
--------------------------------------------------------------------------------
data required time                                                         4.298
data arrival time                                                        -19.129
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -14.831


#Path 35
Startpoint: D_dffc_Q.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2215)
Endpoint  : Z_dffc_Q.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2215)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2215 (rise edge)            0.000     0.000
clock source latency                                             0.000     0.000
fsm_clk_dffe_Q.QZ[0] (Q_FRAG)                                    0.000     0.000
D_dffc_Q.QCK[0] (Q_FRAG)                                         4.193     4.193
D_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                        1.701     5.894
X_LUT2_I1.t_frag.XSL[0] (T_FRAG)                                 2.383     8.277
X_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                  1.406     9.683
X_LUT2_I1_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       4.526    14.210
X_LUT2_I1_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    15.461
Z_dffc_Q_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                         2.400    17.861
Z_dffc_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.305    19.166
Z_dffc_Q.QD[0] (Q_FRAG)                                          0.000    19.166
data arrival time                                                         19.166

clock $auto$clkbufmap.cc:247:execute$2215 (rise edge)            0.000     0.000
clock source latency                                             0.000     0.000
fsm_clk_dffe_Q.QZ[0] (Q_FRAG)                                    0.000     0.000
Z_dffc_Q.QCK[0] (Q_FRAG)                                         4.591     4.591
clock uncertainty                                                0.000     4.591
cell setup time                                                  0.105     4.696
data required time                                                         4.696
--------------------------------------------------------------------------------
data required time                                                         4.696
data arrival time                                                        -19.166
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -14.470


#Path 36
Startpoint: D_dffc_Q.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2215)
Endpoint  : A_dffc_Q.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2215)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2215 (rise edge)            0.000     0.000
clock source latency                                             0.000     0.000
fsm_clk_dffe_Q.QZ[0] (Q_FRAG)                                    0.000     0.000
D_dffc_Q.QCK[0] (Q_FRAG)                                         4.193     4.193
D_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                        1.701     5.894
X_LUT2_I1.t_frag.XSL[0] (T_FRAG)                                 2.383     8.277
X_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                  1.406     9.683
X_LUT2_I1_O_LUT3_I0.t_frag.XB1[0] (T_FRAG)                       3.084    12.767
X_LUT2_I1_O_LUT3_I0.t_frag.XZ[0] (T_FRAG)                        1.501    14.268
X_LUT3_I2_O_LUT3_O.t_frag.XA1[0] (T_FRAG)                        2.973    17.241
X_LUT3_I2_O_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.549    18.790
A_dffc_Q.QD[0] (Q_FRAG)                                          0.000    18.790
data arrival time                                                         18.790

clock $auto$clkbufmap.cc:247:execute$2215 (rise edge)            0.000     0.000
clock source latency                                             0.000     0.000
fsm_clk_dffe_Q.QZ[0] (Q_FRAG)                                    0.000     0.000
A_dffc_Q.QCK[0] (Q_FRAG)                                         4.531     4.531
clock uncertainty                                                0.000     4.531
cell setup time                                                  0.105     4.636
data required time                                                         4.636
--------------------------------------------------------------------------------
data required time                                                         4.636
data arrival time                                                        -18.790
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -14.154


#Path 37
Startpoint: X.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : D_dffc_Q.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2215)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                        0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
X.inpad[0] (.input)                                                       0.000     0.000
$iopadmap$pw_modulator.X.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$pw_modulator.X.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
X_LUT3_I0.t_frag.XA1[0] (T_FRAG)                                          5.749    16.707
X_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                           1.549    18.257
D_dffc_Q.QD[0] (Q_FRAG)                                                   0.000    18.257
data arrival time                                                                  18.257

clock $auto$clkbufmap.cc:247:execute$2215 (rise edge)                     0.000     0.000
clock source latency                                                      0.000     0.000
fsm_clk_dffe_Q.QZ[0] (Q_FRAG)                                             0.000     0.000
D_dffc_Q.QCK[0] (Q_FRAG)                                                  4.193     4.193
clock uncertainty                                                         0.000     4.193
cell setup time                                                           0.105     4.298
data required time                                                                  4.298
-----------------------------------------------------------------------------------------
data required time                                                                  4.298
data arrival time                                                                 -18.257
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -13.959


#End of timing report
