Analysis & Synthesis report for DUT
Wed Nov 27 14:08:38 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |main7|fsm_state
 11. Logic Cells Representing Combinational Loops
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for sld_signaltap:auto_signaltap_0
 18. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 19. Port Connectivity Checks: "opcodecontrol:WB_opcode_logic"
 20. Port Connectivity Checks: "opcodecontrol:MA_opcode_logic"
 21. Port Connectivity Checks: "opcodecontrol:EX_opcode_logic"
 22. Port Connectivity Checks: "opcodecontrol:RR_opcode_logic"
 23. Port Connectivity Checks: "opcodecontrol:ID_opcode_logic"
 24. Port Connectivity Checks: "alu4:alu4_block|fa16bit:fa1"
 25. Port Connectivity Checks: "mux16bit4to1:wb_forwarding_mux"
 26. Port Connectivity Checks: "MAWB:MAWBreg"
 27. Port Connectivity Checks: "EXMA:EXMAreg"
 28. Port Connectivity Checks: "alu3:alu3_block|fa16bit:fa1"
 29. Port Connectivity Checks: "alu2:alu2_block|fa16bit:fa1"
 30. Port Connectivity Checks: "alu2:alu2_block|fa16bit:fa2"
 31. Port Connectivity Checks: "RREX:RREXreg"
 32. Port Connectivity Checks: "register_file_VHDL:reg1"
 33. Port Connectivity Checks: "IDRR:IDRRreg"
 34. Port Connectivity Checks: "imemory:inst_mem"
 35. Port Connectivity Checks: "alu1:alu1_block|fa16bit:fa1"
 36. Signal Tap Logic Analyzer Settings
 37. Post-Synthesis Netlist Statistics for Top Partition
 38. Elapsed Time Per Partition
 39. Connections to In-System Debugging Instance "auto_signaltap_0"
 40. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Nov 27 14:08:38 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; DUT                                         ;
; Top-level Entity Name              ; main7                                       ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,466                                       ;
;     Total combinational functions  ; 694                                         ;
;     Dedicated logic registers      ; 1,197                                       ;
; Total registers                    ; 1197                                        ;
; Total pins                         ; 3                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 8,704                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; main7              ; DUT                ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                         ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; main7.vhdl                                                         ; yes             ; User VHDL File                               ; /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl                                                         ;             ;
; lmsmblock.vhdl                                                     ; yes             ; User VHDL File                               ; /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/lmsmblock.vhdl                                                     ;             ;
; regfilewithr7.vhdl                                                 ; yes             ; User VHDL File                               ; /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl                                                 ;             ;
; fa16bit.vhd                                                        ; yes             ; User VHDL File                               ; /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/fa16bit.vhd                                                        ;             ;
; fa8bit.vhd                                                         ; yes             ; User VHDL File                               ; /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/fa8bit.vhd                                                         ;             ;
; fa1bit.vhd                                                         ; yes             ; User VHDL File                               ; /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/fa1bit.vhd                                                         ;             ;
; alu1.vhdl                                                          ; yes             ; User VHDL File                               ; /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu1.vhdl                                                          ;             ;
; imemory.vhdl                                                       ; yes             ; User VHDL File                               ; /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl                                                       ;             ;
; alu3.vhd                                                           ; yes             ; User VHDL File                               ; /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu3.vhd                                                           ;             ;
; alu2.vhd                                                           ; yes             ; User VHDL File                               ; /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd                                                           ;             ;
; dmemory.vhdl                                                       ; yes             ; User VHDL File                               ; /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/dmemory.vhdl                                                       ;             ;
; mux3bit2to1.vhdl                                                   ; yes             ; User VHDL File                               ; /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/mux3bit2to1.vhdl                                                   ;             ;
; mux3bit4to1.vhdl                                                   ; yes             ; User VHDL File                               ; /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/mux3bit4to1.vhdl                                                   ;             ;
; mux16bit2to1.vhd                                                   ; yes             ; User VHDL File                               ; /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/mux16bit2to1.vhd                                                   ;             ;
; mux16bit4to1.vhd                                                   ; yes             ; User VHDL File                               ; /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/mux16bit4to1.vhd                                                   ;             ;
; priorityencoder.vhdl                                               ; yes             ; User VHDL File                               ; /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/priorityencoder.vhdl                                               ;             ;
; IFID.vhdl                                                          ; yes             ; User VHDL File                               ; /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/IFID.vhdl                                                          ;             ;
; IDRR.vhdl                                                          ; yes             ; User VHDL File                               ; /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/IDRR.vhdl                                                          ;             ;
; opcodecontrol.vhdl                                                 ; yes             ; User VHDL File                               ; /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/opcodecontrol.vhdl                                                 ;             ;
; RREX.vhdl                                                          ; yes             ; User VHDL File                               ; /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/RREX.vhdl                                                          ;             ;
; EXMA.vhdl                                                          ; yes             ; User VHDL File                               ; /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/EXMA.vhdl                                                          ;             ;
; MAWB.vhdl                                                          ; yes             ; User VHDL File                               ; /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/MAWB.vhdl                                                          ;             ;
; mux8bit2to1.vhdl                                                   ; yes             ; User VHDL File                               ; /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/mux8bit2to1.vhdl                                                   ;             ;
; alu4.vhdl                                                          ; yes             ; User VHDL File                               ; /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu4.vhdl                                                          ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; /home/gaurav/Desktop/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                               ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; /home/gaurav/Desktop/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                                          ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; /home/gaurav/Desktop/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                                             ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; /home/gaurav/Desktop/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                                ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; /home/gaurav/Desktop/quartus/libraries/megafunctions/lpm_constant.inc                                                                                                ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; /home/gaurav/Desktop/quartus/libraries/megafunctions/dffeea.inc                                                                                                      ;             ;
; aglobal181.inc                                                     ; yes             ; Megafunction                                 ; /home/gaurav/Desktop/quartus/libraries/megafunctions/aglobal181.inc                                                                                                  ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; /home/gaurav/Desktop/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                                   ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; /home/gaurav/Desktop/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                                    ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; /home/gaurav/Desktop/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                                          ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; /home/gaurav/Desktop/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                  ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; /home/gaurav/Desktop/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                           ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; /home/gaurav/Desktop/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                     ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; /home/gaurav/Desktop/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                  ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; /home/gaurav/Desktop/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                   ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; /home/gaurav/Desktop/quartus/libraries/megafunctions/altrom.inc                                                                                                      ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; /home/gaurav/Desktop/quartus/libraries/megafunctions/altram.inc                                                                                                      ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; /home/gaurav/Desktop/quartus/libraries/megafunctions/altdpram.inc                                                                                                    ;             ;
; db/altsyncram_i524.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/db/altsyncram_i524.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; /home/gaurav/Desktop/quartus/libraries/megafunctions/altdpram.tdf                                                                                                    ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; /home/gaurav/Desktop/quartus/libraries/others/maxplus2/memmodes.inc                                                                                                  ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; /home/gaurav/Desktop/quartus/libraries/megafunctions/a_hdffe.inc                                                                                                     ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; /home/gaurav/Desktop/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                                             ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; /home/gaurav/Desktop/quartus/libraries/megafunctions/altsyncram.inc                                                                                                  ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; /home/gaurav/Desktop/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                                     ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; /home/gaurav/Desktop/quartus/libraries/megafunctions/muxlut.inc                                                                                                      ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; /home/gaurav/Desktop/quartus/libraries/megafunctions/bypassff.inc                                                                                                    ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; /home/gaurav/Desktop/quartus/libraries/megafunctions/altshift.inc                                                                                                    ;             ;
; db/mux_ssc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/db/mux_ssc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; /home/gaurav/Desktop/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                                  ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; /home/gaurav/Desktop/quartus/libraries/megafunctions/declut.inc                                                                                                      ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; /home/gaurav/Desktop/quartus/libraries/megafunctions/lpm_compare.inc                                                                                                 ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; /home/gaurav/Desktop/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                                 ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; /home/gaurav/Desktop/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                                 ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; /home/gaurav/Desktop/quartus/libraries/megafunctions/cmpconst.inc                                                                                                    ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; /home/gaurav/Desktop/quartus/libraries/megafunctions/lpm_counter.inc                                                                                                 ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; /home/gaurav/Desktop/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                                         ;             ;
; db/cntr_pgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/db/cntr_pgi.tdf                                                    ;             ;
; db/cmpr_tgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/db/cmpr_tgc.tdf                                                    ;             ;
; db/cntr_i6j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/db/cntr_i6j.tdf                                                    ;             ;
; db/cntr_egi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/db/cntr_egi.tdf                                                    ;             ;
; db/cmpr_qgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/db/cmpr_qgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; /home/gaurav/Desktop/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                  ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; /home/gaurav/Desktop/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                   ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; /home/gaurav/Desktop/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                               ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; /home/gaurav/Desktop/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                     ; altera_sld  ;
; db/ip/sld0a52cb60/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/db/ip/sld0a52cb60/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld0a52cb60/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/db/ip/sld0a52cb60/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld0a52cb60/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/db/ip/sld0a52cb60/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld0a52cb60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/db/ip/sld0a52cb60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld0a52cb60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/db/ip/sld0a52cb60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld0a52cb60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/db/ip/sld0a52cb60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; /home/gaurav/Desktop/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 1,466          ;
;                                             ;                ;
; Total combinational functions               ; 694            ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 347            ;
;     -- 3 input functions                    ; 191            ;
;     -- <=2 input functions                  ; 156            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 618            ;
;     -- arithmetic mode                      ; 76             ;
;                                             ;                ;
; Total registers                             ; 1197           ;
;     -- Dedicated logic registers            ; 1197           ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 3              ;
; Total memory bits                           ; 8704           ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; clk_fpga~input ;
; Maximum fan-out                             ; 712            ;
; Total fan-out                               ; 6980           ;
; Average fan-out                             ; 3.54           ;
+---------------------------------------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                               ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |main7                                                                                                                                  ; 694 (2)             ; 1197 (16)                 ; 8704        ; 0            ; 0       ; 0         ; 3    ; 0            ; |main7                                                                                                                                                                                                                                                                                                                                            ; main7                             ; work         ;
;    |alu1:alu1_block|                                                                                                                    ; 20 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|alu1:alu1_block                                                                                                                                                                                                                                                                                                                            ; alu1                              ; work         ;
;       |fa16bit:fa1|                                                                                                                     ; 20 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|alu1:alu1_block|fa16bit:fa1                                                                                                                                                                                                                                                                                                                ; fa16bit                           ; work         ;
;          |fa8bit:fa1|                                                                                                                   ; 10 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|alu1:alu1_block|fa16bit:fa1|fa8bit:fa1                                                                                                                                                                                                                                                                                                     ; fa8bit                            ; work         ;
;             |fa1bit:fa1|                                                                                                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|alu1:alu1_block|fa16bit:fa1|fa8bit:fa1|fa1bit:fa1                                                                                                                                                                                                                                                                                          ; fa1bit                            ; work         ;
;             |fa1bit:fa2|                                                                                                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|alu1:alu1_block|fa16bit:fa1|fa8bit:fa1|fa1bit:fa2                                                                                                                                                                                                                                                                                          ; fa1bit                            ; work         ;
;             |fa1bit:fa3|                                                                                                                ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|alu1:alu1_block|fa16bit:fa1|fa8bit:fa1|fa1bit:fa3                                                                                                                                                                                                                                                                                          ; fa1bit                            ; work         ;
;             |fa1bit:fa4|                                                                                                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|alu1:alu1_block|fa16bit:fa1|fa8bit:fa1|fa1bit:fa4                                                                                                                                                                                                                                                                                          ; fa1bit                            ; work         ;
;             |fa1bit:fa5|                                                                                                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|alu1:alu1_block|fa16bit:fa1|fa8bit:fa1|fa1bit:fa5                                                                                                                                                                                                                                                                                          ; fa1bit                            ; work         ;
;             |fa1bit:fa6|                                                                                                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|alu1:alu1_block|fa16bit:fa1|fa8bit:fa1|fa1bit:fa6                                                                                                                                                                                                                                                                                          ; fa1bit                            ; work         ;
;             |fa1bit:fa7|                                                                                                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|alu1:alu1_block|fa16bit:fa1|fa8bit:fa1|fa1bit:fa7                                                                                                                                                                                                                                                                                          ; fa1bit                            ; work         ;
;          |fa8bit:fa2|                                                                                                                   ; 10 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|alu1:alu1_block|fa16bit:fa1|fa8bit:fa2                                                                                                                                                                                                                                                                                                     ; fa8bit                            ; work         ;
;             |fa1bit:fa0|                                                                                                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|alu1:alu1_block|fa16bit:fa1|fa8bit:fa2|fa1bit:fa0                                                                                                                                                                                                                                                                                          ; fa1bit                            ; work         ;
;             |fa1bit:fa1|                                                                                                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|alu1:alu1_block|fa16bit:fa1|fa8bit:fa2|fa1bit:fa1                                                                                                                                                                                                                                                                                          ; fa1bit                            ; work         ;
;             |fa1bit:fa2|                                                                                                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|alu1:alu1_block|fa16bit:fa1|fa8bit:fa2|fa1bit:fa2                                                                                                                                                                                                                                                                                          ; fa1bit                            ; work         ;
;             |fa1bit:fa3|                                                                                                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|alu1:alu1_block|fa16bit:fa1|fa8bit:fa2|fa1bit:fa3                                                                                                                                                                                                                                                                                          ; fa1bit                            ; work         ;
;             |fa1bit:fa4|                                                                                                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|alu1:alu1_block|fa16bit:fa1|fa8bit:fa2|fa1bit:fa4                                                                                                                                                                                                                                                                                          ; fa1bit                            ; work         ;
;             |fa1bit:fa5|                                                                                                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|alu1:alu1_block|fa16bit:fa1|fa8bit:fa2|fa1bit:fa5                                                                                                                                                                                                                                                                                          ; fa1bit                            ; work         ;
;             |fa1bit:fa6|                                                                                                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|alu1:alu1_block|fa16bit:fa1|fa8bit:fa2|fa1bit:fa6                                                                                                                                                                                                                                                                                          ; fa1bit                            ; work         ;
;             |fa1bit:fa7|                                                                                                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|alu1:alu1_block|fa16bit:fa1|fa8bit:fa2|fa1bit:fa7                                                                                                                                                                                                                                                                                          ; fa1bit                            ; work         ;
;    |imemory:inst_mem|                                                                                                                   ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|imemory:inst_mem                                                                                                                                                                                                                                                                                                                           ; imemory                           ; work         ;
;    |register_file_VHDL:reg1|                                                                                                            ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|register_file_VHDL:reg1                                                                                                                                                                                                                                                                                                                    ; register_file_VHDL                ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 126 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 125 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 125 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 125 (1)             ; 91 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 124 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 124 (85)            ; 86 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 520 (2)             ; 1090 (136)                ; 8704        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 518 (0)             ; 954 (0)                   ; 8704        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 518 (88)            ; 954 (346)                 ; 8704        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 17 (0)              ; 46 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_ssc:auto_generated|                                                                                              ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated                                                                                                                              ; mux_ssc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 8704        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_i524:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 8704        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i524:auto_generated                                                                                                                                                 ; altsyncram_i524                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 59 (59)             ; 44 (44)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 161 (1)             ; 356 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 136 (0)             ; 340 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 204 (204)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 136 (0)             ; 136 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 24 (24)             ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 132 (9)             ; 117 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)               ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_pgi:auto_generated|                                                                                             ; 9 (9)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_pgi:auto_generated                                                             ; cntr_pgi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_i6j:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated                                                                                      ; cntr_i6j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_egi:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                            ; cntr_egi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 68 (68)             ; 68 (68)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main7|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i524:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 68           ; 128          ; 68           ; 8704 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                            ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |main7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |main7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |main7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |main7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |main7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |main7|fsm_state                                                                                                     ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Name         ; fsm_state.s7 ; fsm_state.s6 ; fsm_state.s5 ; fsm_state.s4 ; fsm_state.s3 ; fsm_state.s2 ; fsm_state.s1 ; fsm_state.s0 ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; fsm_state.s0 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; fsm_state.s1 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 1            ;
; fsm_state.s2 ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 1            ;
; fsm_state.s3 ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 1            ;
; fsm_state.s4 ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 1            ;
; fsm_state.s5 ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; fsm_state.s6 ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; fsm_state.s7 ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+-------------------------------------------------------------+
; Logic Cells Representing Combinational Loops                ;
+--------------------------------------------------------+----+
; Logic Cell Name                                        ;    ;
+--------------------------------------------------------+----+
; register_file_VHDL:reg1|reg_array[7][0]~0              ;    ;
; register_file_VHDL:reg1|reg_array[7][1]~7              ;    ;
; register_file_VHDL:reg1|reg_array[7][2]~8              ;    ;
; register_file_VHDL:reg1|reg_array[7][3]~9              ;    ;
; register_file_VHDL:reg1|reg_array[7][4]~10             ;    ;
; register_file_VHDL:reg1|reg_array[7][5]~11             ;    ;
; register_file_VHDL:reg1|reg_array[7][10]~1             ;    ;
; register_file_VHDL:reg1|reg_array[7][11]~2             ;    ;
; register_file_VHDL:reg1|reg_array[7][12]~3             ;    ;
; register_file_VHDL:reg1|reg_array[7][13]~4             ;    ;
; register_file_VHDL:reg1|reg_array[7][14]~5             ;    ;
; register_file_VHDL:reg1|reg_array[7][15]~6             ;    ;
; register_file_VHDL:reg1|reg_array[7][6]~12             ;    ;
; register_file_VHDL:reg1|reg_array[7][7]~13             ;    ;
; register_file_VHDL:reg1|reg_array[7][8]~14             ;    ;
; register_file_VHDL:reg1|reg_array[7][9]~15             ;    ;
; Number of logic cells representing combinational loops ; 16 ;
+--------------------------------------------------------+----+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                    ;
+-----------------------------------------+---------------------------------------------+
; Register name                           ; Reason for Removal                          ;
+-----------------------------------------+---------------------------------------------+
; lmsmblock:lmsm_unit|lmsmout[7]          ; Stuck at GND due to stuck port data_in      ;
; s_t2                                    ; Merged with s_t1                            ;
; MAWB:MAWBreg|MAWB_ls7_ir8_0[1..6]       ; Merged with MAWB:MAWBreg|MAWB_ls7_ir8_0[0]  ;
; EXMA:EXMAreg|EXMA_ls7_ir8_0[1..6]       ; Merged with EXMA:EXMAreg|EXMA_ls7_ir8_0[0]  ;
; RREX:RREXreg|RREX_ls7_ir8_0[1..6]       ; Merged with RREX:RREXreg|RREX_ls7_ir8_0[0]  ;
; IDRR:IDRRreg|IDRRls7_ir8_0[1..6]        ; Merged with IDRR:IDRRreg|IDRRls7_ir8_0[0]   ;
; IDRR:IDRRreg|IDRRls7_ir8_0[0]           ; Stuck at GND due to stuck port data_in      ;
; RREX:RREXreg|RREX_ls7_ir8_0[0]          ; Stuck at GND due to stuck port data_in      ;
; EXMA:EXMAreg|EXMA_ls7_ir8_0[0]          ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_ls7_ir8_0[0]          ; Stuck at GND due to stuck port data_in      ;
; IFID:IFIDreg|Mem_d_out[2,7]             ; Stuck at GND due to stuck port data_in      ;
; IDRR:IDRRreg|IDRR8_6[1]                 ; Stuck at GND due to stuck port data_in      ;
; IDRR:IDRRreg|IDRRse7_ir8_0[2,7]         ; Stuck at GND due to stuck port data_in      ;
; IDRR:IDRRreg|IDRRse10_ir5_0[2]          ; Stuck at GND due to stuck port data_in      ;
; IDRR:IDRRreg|IDRRls7_ir8_0[9,14]        ; Stuck at GND due to stuck port data_in      ;
; RREX:RREXreg|RREX_se7_ir8_0[2,7]        ; Stuck at GND due to stuck port data_in      ;
; RREX:RREXreg|RREX_se10_ir5_0[2]         ; Stuck at GND due to stuck port data_in      ;
; RREX:RREXreg|RREX8_6[1]                 ; Stuck at GND due to stuck port data_in      ;
; RREX:RREXreg|RREX_ls7_ir8_0[9,14]       ; Stuck at GND due to stuck port data_in      ;
; EXMA:EXMAreg|EXMA8_6[1]                 ; Stuck at GND due to stuck port data_in      ;
; EXMA:EXMAreg|EXMA_ls7_ir8_0[9,14]       ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB8_6[1]                 ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_ls7_ir8_0[9,14]       ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_alu3_out[15]          ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA_alu3_out[15]          ; Lost fanout                                 ;
; MAWB:MAWBreg|MAWB_alu3_out[14]          ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA_alu3_out[14]          ; Lost fanout                                 ;
; MAWB:MAWBreg|MAWB_alu3_out[13]          ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA_alu3_out[13]          ; Lost fanout                                 ;
; MAWB:MAWBreg|MAWB_alu3_out[12]          ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA_alu3_out[12]          ; Lost fanout                                 ;
; MAWB:MAWBreg|MAWB_alu3_out[11]          ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA_alu3_out[11]          ; Lost fanout                                 ;
; MAWB:MAWBreg|MAWB_alu3_out[10]          ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA_alu3_out[10]          ; Lost fanout                                 ;
; MAWB:MAWBreg|MAWB_alu3_out[9]           ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA_alu3_out[9]           ; Lost fanout                                 ;
; MAWB:MAWBreg|MAWB_alu3_out[8]           ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA_alu3_out[8]           ; Lost fanout                                 ;
; MAWB:MAWBreg|MAWB_alu3_out[7]           ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA_alu3_out[7]           ; Lost fanout                                 ;
; MAWB:MAWBreg|MAWB_alu3_out[6]           ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA_alu3_out[6]           ; Lost fanout                                 ;
; MAWB:MAWBreg|MAWB_alu3_out[5]           ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA_alu3_out[5]           ; Lost fanout                                 ;
; MAWB:MAWBreg|MAWB_alu3_out[4]           ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA_alu3_out[4]           ; Lost fanout                                 ;
; MAWB:MAWBreg|MAWB_alu3_out[3]           ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA_alu3_out[3]           ; Lost fanout                                 ;
; MAWB:MAWBreg|MAWB_alu3_out[2]           ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA_alu3_out[2]           ; Lost fanout                                 ;
; MAWB:MAWBreg|MAWB_alu3_out[1]           ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA_alu3_out[1]           ; Lost fanout                                 ;
; MAWB:MAWBreg|MAWB_alu3_out[0]           ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA_alu3_out[0]           ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA_rf_d1[0]              ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA_rf_d2[0]              ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA_rf_d1[1]              ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA_rf_d2[1]              ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA_rf_d1[2]              ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA_rf_d2[2]              ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA_rf_d1[3]              ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA_rf_d2[3]              ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA_rf_d1[4]              ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA_rf_d2[4]              ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA_rf_d1[5]              ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA_rf_d2[5]              ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA_rf_d1[6]              ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA_rf_d2[6]              ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA_rf_d1[7]              ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA_rf_d2[7]              ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA_rf_d1[8]              ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA_rf_d2[8]              ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA_rf_d1[9]              ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA_rf_d2[9]              ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA_rf_d1[10]             ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA_rf_d2[10]             ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA_rf_d1[11]             ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA_rf_d2[11]             ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA_rf_d1[12]             ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA_rf_d2[12]             ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA_rf_d1[13]             ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA_rf_d2[13]             ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA_rf_d1[14]             ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA_rf_d2[14]             ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA_rf_d1[15]             ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA_rf_d2[15]             ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA_r7_out[0]             ; Lost fanout                                 ;
; RREX:RREXreg|RREX_r7_out[0]             ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA8_6[2]                 ; Lost fanout                                 ;
; RREX:RREXreg|RREX8_6[2]                 ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA5_3[2]                 ; Lost fanout                                 ;
; RREX:RREXreg|RREX5_3[2]                 ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA11_9[2]                ; Lost fanout                                 ;
; RREX:RREXreg|RREX11_9[2]                ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA5_3[1]                 ; Lost fanout                                 ;
; RREX:RREXreg|RREX5_3[1]                 ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA11_9[1]                ; Lost fanout                                 ;
; RREX:RREXreg|RREX11_9[1]                ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA8_6[0]                 ; Lost fanout                                 ;
; RREX:RREXreg|RREX8_6[0]                 ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA5_3[0]                 ; Lost fanout                                 ;
; RREX:RREXreg|RREX5_3[0]                 ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA11_9[0]                ; Lost fanout                                 ;
; RREX:RREXreg|RREX11_9[0]                ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA_r7_out[1]             ; Lost fanout                                 ;
; RREX:RREXreg|RREX_r7_out[1]             ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA_r7_out[2]             ; Lost fanout                                 ;
; RREX:RREXreg|RREX_r7_out[2]             ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA_r7_out[3]             ; Lost fanout                                 ;
; RREX:RREXreg|RREX_r7_out[3]             ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA_r7_out[4]             ; Lost fanout                                 ;
; RREX:RREXreg|RREX_r7_out[4]             ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA_r7_out[5]             ; Lost fanout                                 ;
; RREX:RREXreg|RREX_r7_out[5]             ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA_ls7_ir8_0[10]         ; Lost fanout                                 ;
; RREX:RREXreg|RREX_ls7_ir8_0[10]         ; Lost fanout                                 ;
; IDRR:IDRRreg|IDRRls7_ir8_0[10]          ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA_r7_out[10]            ; Lost fanout                                 ;
; RREX:RREXreg|RREX_r7_out[10]            ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA_alu2_out[10]          ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA_ls7_ir8_0[11]         ; Lost fanout                                 ;
; RREX:RREXreg|RREX_ls7_ir8_0[11]         ; Lost fanout                                 ;
; IDRR:IDRRreg|IDRRls7_ir8_0[11]          ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA_r7_out[11]            ; Lost fanout                                 ;
; RREX:RREXreg|RREX_r7_out[11]            ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA_alu2_out[11]          ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA_ls7_ir8_0[12]         ; Lost fanout                                 ;
; RREX:RREXreg|RREX_ls7_ir8_0[12]         ; Lost fanout                                 ;
; IDRR:IDRRreg|IDRRls7_ir8_0[12]          ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA_r7_out[12]            ; Lost fanout                                 ;
; RREX:RREXreg|RREX_r7_out[12]            ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA_alu2_out[12]          ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA_ls7_ir8_0[13]         ; Lost fanout                                 ;
; RREX:RREXreg|RREX_ls7_ir8_0[13]         ; Lost fanout                                 ;
; IDRR:IDRRreg|IDRRls7_ir8_0[13]          ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA_r7_out[13]            ; Lost fanout                                 ;
; RREX:RREXreg|RREX_r7_out[13]            ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA_alu2_out[13,14]       ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA_r7_out[14]            ; Lost fanout                                 ;
; RREX:RREXreg|RREX_r7_out[14]            ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA_ls7_ir8_0[15]         ; Lost fanout                                 ;
; RREX:RREXreg|RREX_ls7_ir8_0[15]         ; Lost fanout                                 ;
; IDRR:IDRRreg|IDRRls7_ir8_0[15]          ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA_r7_out[15]            ; Lost fanout                                 ;
; RREX:RREXreg|RREX_r7_out[15]            ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA_alu2_out[15]          ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA_r7_out[6]             ; Lost fanout                                 ;
; RREX:RREXreg|RREX_r7_out[6]             ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA_alu2_out[6]           ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA_ls7_ir8_0[7]          ; Lost fanout                                 ;
; RREX:RREXreg|RREX_ls7_ir8_0[7]          ; Lost fanout                                 ;
; IDRR:IDRRreg|IDRRls7_ir8_0[7]           ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA_r7_out[7]             ; Lost fanout                                 ;
; RREX:RREXreg|RREX_r7_out[7]             ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA_alu2_out[7]           ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA_ls7_ir8_0[8]          ; Lost fanout                                 ;
; RREX:RREXreg|RREX_ls7_ir8_0[8]          ; Lost fanout                                 ;
; IDRR:IDRRreg|IDRRls7_ir8_0[8]           ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA_r7_out[8]             ; Lost fanout                                 ;
; RREX:RREXreg|RREX_r7_out[8]             ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA_alu2_out[8,9]         ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA_r7_out[9]             ; Lost fanout                                 ;
; RREX:RREXreg|RREX_r7_out[9]             ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA7_0[0,1]               ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA_carry_prev[0]         ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA_zero_prev[0]          ; Lost fanout                                 ;
; IFID:IFIDreg|Mem_d_out[0,10,11]         ; Stuck at GND due to stuck port data_in      ;
; IFID:IFIDreg|Mem_d_out[12..15]          ; Stuck at VCC due to stuck port data_in      ;
; IFID:IFIDreg|Mem_d_out[1,3..6,8,9]      ; Stuck at GND due to stuck port data_in      ;
; IFID:IFIDreg|PC_out[0..15]              ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_rf_d1[0]              ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_rf_d2[0]              ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_rf_d1[1]              ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_rf_d2[1]              ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_rf_d1[2]              ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_rf_d2[2]              ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_rf_d1[3]              ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_rf_d2[3]              ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_rf_d1[4]              ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_rf_d2[4]              ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_rf_d1[5]              ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_rf_d2[5]              ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_rf_d1[6]              ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_rf_d2[6]              ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_rf_d1[7]              ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_rf_d2[7]              ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_rf_d1[8]              ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_rf_d2[8]              ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_rf_d1[9]              ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_rf_d2[9]              ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_rf_d1[10]             ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_rf_d2[10]             ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_rf_d1[11]             ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_rf_d2[11]             ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_rf_d1[12]             ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_rf_d2[12]             ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_rf_d1[13]             ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_rf_d2[13]             ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_rf_d1[14]             ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_rf_d2[14]             ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_rf_d1[15]             ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_rf_d2[15]             ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_r7_out[0]             ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_data_mem_out[0]       ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_alu2_out[0]           ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB8_6[2]                 ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB5_3[2]                 ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB11_9[2]                ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB5_3[1]                 ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB11_9[1]                ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB8_6[0]                 ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB5_3[0]                 ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB11_9[0]                ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_r7_out[1]             ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_data_mem_out[1]       ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_alu2_out[1]           ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_r7_out[2]             ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_data_mem_out[2]       ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_alu2_out[2]           ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_r7_out[3]             ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_data_mem_out[3]       ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_alu2_out[3]           ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_r7_out[4]             ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_data_mem_out[4]       ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_alu2_out[4]           ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_r7_out[5]             ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_data_mem_out[5]       ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_alu2_out[5]           ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_ls7_ir8_0[10]         ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_r7_out[10]            ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_data_mem_out[10]      ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_alu2_out[10]          ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_ls7_ir8_0[11]         ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_r7_out[11]            ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_data_mem_out[11]      ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_alu2_out[11]          ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_ls7_ir8_0[12]         ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_r7_out[12]            ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_data_mem_out[12]      ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_alu2_out[12]          ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_ls7_ir8_0[13]         ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_r7_out[13]            ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_data_mem_out[13]      ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_alu2_out[13,14]       ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_data_mem_out[14]      ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_r7_out[14]            ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_ls7_ir8_0[15]         ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_r7_out[15]            ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_data_mem_out[15]      ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_alu2_out[15]          ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_r7_out[6]             ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_data_mem_out[6]       ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_alu2_out[6]           ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_ls7_ir8_0[7]          ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_r7_out[7]             ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_data_mem_out[7]       ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_alu2_out[7]           ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_ls7_ir8_0[8]          ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_r7_out[8]             ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_data_mem_out[8]       ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_alu2_out[8,9]         ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_data_mem_out[9]       ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_r7_out[9]             ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_opcode[0..3]          ; Stuck at VCC due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_dest_reg[0..2]        ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB7_0[0,1]               ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_carry_prev[0]         ; Stuck at GND due to stuck port data_in      ;
; MAWB:MAWBreg|MAWB_zero_prev[0]          ; Stuck at GND due to stuck port data_in      ;
; IDRR:IDRRreg|IDRR_opcode[1..3]          ; Stuck at VCC due to stuck port data_in      ;
; IDRR:IDRRreg|IDRR8_6[0,2]               ; Stuck at GND due to stuck port data_in      ;
; IDRR:IDRRreg|IDRR_opcode[0]             ; Stuck at VCC due to stuck port data_in      ;
; IDRR:IDRRreg|IDRRPC_out[0]              ; Stuck at GND due to stuck port data_in      ;
; IDRR:IDRRreg|IDRRse7_ir8_0[0]           ; Stuck at GND due to stuck port data_in      ;
; IDRR:IDRRreg|IDRRse10_ir5_0[0]          ; Stuck at GND due to stuck port data_in      ;
; IDRR:IDRRreg|IDRRPC_out[1]              ; Stuck at GND due to stuck port data_in      ;
; IDRR:IDRRreg|IDRRse7_ir8_0[1]           ; Stuck at GND due to stuck port data_in      ;
; IDRR:IDRRreg|IDRRse10_ir5_0[1]          ; Stuck at GND due to stuck port data_in      ;
; IDRR:IDRRreg|IDRRPC_out[2,3]            ; Stuck at GND due to stuck port data_in      ;
; IDRR:IDRRreg|IDRRse7_ir8_0[3]           ; Stuck at GND due to stuck port data_in      ;
; IDRR:IDRRreg|IDRRse10_ir5_0[3]          ; Stuck at GND due to stuck port data_in      ;
; IDRR:IDRRreg|IDRRPC_out[4]              ; Stuck at GND due to stuck port data_in      ;
; IDRR:IDRRreg|IDRRse7_ir8_0[4]           ; Stuck at GND due to stuck port data_in      ;
; IDRR:IDRRreg|IDRRse10_ir5_0[4]          ; Stuck at GND due to stuck port data_in      ;
; IDRR:IDRRreg|IDRRPC_out[5]              ; Stuck at GND due to stuck port data_in      ;
; IDRR:IDRRreg|IDRRse7_ir8_0[5]           ; Stuck at GND due to stuck port data_in      ;
; IDRR:IDRRreg|IDRRse10_ir5_0[5]          ; Stuck at GND due to stuck port data_in      ;
; IDRR:IDRRreg|IDRRPC_out[10]             ; Stuck at GND due to stuck port data_in      ;
; IDRR:IDRRreg|IDRRse7_ir8_0[9]           ; Stuck at GND due to stuck port data_in      ;
; IDRR:IDRRreg|IDRRse10_ir5_0[9]          ; Stuck at GND due to stuck port data_in      ;
; IDRR:IDRRreg|IDRRPC_out[9]              ; Stuck at GND due to stuck port data_in      ;
; IDRR:IDRRreg|IDRRse7_ir8_0[8]           ; Stuck at GND due to stuck port data_in      ;
; IDRR:IDRRreg|IDRRse10_ir5_0[8]          ; Stuck at GND due to stuck port data_in      ;
; IDRR:IDRRreg|IDRRPC_out[8]              ; Stuck at GND due to stuck port data_in      ;
; IDRR:IDRRreg|IDRRse10_ir5_0[7]          ; Stuck at GND due to stuck port data_in      ;
; IDRR:IDRRreg|IDRRPC_out[7]              ; Stuck at GND due to stuck port data_in      ;
; IDRR:IDRRreg|IDRRse7_ir8_0[6]           ; Stuck at GND due to stuck port data_in      ;
; IDRR:IDRRreg|IDRRse10_ir5_0[6]          ; Stuck at GND due to stuck port data_in      ;
; IDRR:IDRRreg|IDRRPC_out[6]              ; Stuck at GND due to stuck port data_in      ;
; IDRR:IDRRreg|IDRRse7_ir8_0[10]          ; Stuck at GND due to stuck port data_in      ;
; IDRR:IDRRreg|IDRRse10_ir5_0[10]         ; Stuck at GND due to stuck port data_in      ;
; IDRR:IDRRreg|IDRRPC_out[11]             ; Stuck at GND due to stuck port data_in      ;
; IDRR:IDRRreg|IDRRse7_ir8_0[11]          ; Stuck at GND due to stuck port data_in      ;
; IDRR:IDRRreg|IDRRse10_ir5_0[11]         ; Stuck at GND due to stuck port data_in      ;
; IDRR:IDRRreg|IDRRPC_out[12]             ; Stuck at GND due to stuck port data_in      ;
; IDRR:IDRRreg|IDRRse7_ir8_0[12]          ; Stuck at GND due to stuck port data_in      ;
; IDRR:IDRRreg|IDRRse10_ir5_0[12]         ; Stuck at GND due to stuck port data_in      ;
; IDRR:IDRRreg|IDRRPC_out[13]             ; Stuck at GND due to stuck port data_in      ;
; IDRR:IDRRreg|IDRRse7_ir8_0[13]          ; Stuck at GND due to stuck port data_in      ;
; IDRR:IDRRreg|IDRRse10_ir5_0[13]         ; Stuck at GND due to stuck port data_in      ;
; IDRR:IDRRreg|IDRRPC_out[14]             ; Stuck at GND due to stuck port data_in      ;
; IDRR:IDRRreg|IDRRse7_ir8_0[14]          ; Stuck at GND due to stuck port data_in      ;
; IDRR:IDRRreg|IDRRse10_ir5_0[14]         ; Stuck at GND due to stuck port data_in      ;
; IDRR:IDRRreg|IDRRPC_out[15]             ; Stuck at GND due to stuck port data_in      ;
; IDRR:IDRRreg|IDRRse7_ir8_0[15]          ; Stuck at GND due to stuck port data_in      ;
; IDRR:IDRRreg|IDRRse10_ir5_0[15]         ; Stuck at GND due to stuck port data_in      ;
; IDRR:IDRRreg|IDRR7_0[0,1]               ; Stuck at GND due to stuck port data_in      ;
; IDRR:IDRRreg|IDRR11_9[0..2]             ; Stuck at GND due to stuck port data_in      ;
; IDRR:IDRRreg|IDRR5_3[0..2]              ; Lost fanout                                 ;
; RREX:RREXreg|RREX_PC_out[0]             ; Stuck at GND due to stuck port data_in      ;
; RREX:RREXreg|RREX_se7_ir8_0[0]          ; Stuck at GND due to stuck port data_in      ;
; RREX:RREXreg|RREX_se10_ir5_0[0]         ; Stuck at GND due to stuck port data_in      ;
; RREX:RREXreg|RREX_PC_out[1]             ; Stuck at GND due to stuck port data_in      ;
; RREX:RREXreg|RREX_se7_ir8_0[1]          ; Stuck at GND due to stuck port data_in      ;
; RREX:RREXreg|RREX_se10_ir5_0[1]         ; Stuck at GND due to stuck port data_in      ;
; RREX:RREXreg|RREX_PC_out[2,3]           ; Stuck at GND due to stuck port data_in      ;
; RREX:RREXreg|RREX_se7_ir8_0[3]          ; Stuck at GND due to stuck port data_in      ;
; RREX:RREXreg|RREX_se10_ir5_0[3]         ; Stuck at GND due to stuck port data_in      ;
; RREX:RREXreg|RREX_PC_out[4]             ; Stuck at GND due to stuck port data_in      ;
; RREX:RREXreg|RREX_se7_ir8_0[4]          ; Stuck at GND due to stuck port data_in      ;
; RREX:RREXreg|RREX_se10_ir5_0[4]         ; Stuck at GND due to stuck port data_in      ;
; RREX:RREXreg|RREX_PC_out[5]             ; Stuck at GND due to stuck port data_in      ;
; RREX:RREXreg|RREX_se7_ir8_0[5]          ; Stuck at GND due to stuck port data_in      ;
; RREX:RREXreg|RREX_se10_ir5_0[5]         ; Stuck at GND due to stuck port data_in      ;
; RREX:RREXreg|RREX_PC_out[10]            ; Stuck at GND due to stuck port data_in      ;
; RREX:RREXreg|RREX_se7_ir8_0[9]          ; Stuck at GND due to stuck port data_in      ;
; RREX:RREXreg|RREX_se10_ir5_0[9]         ; Stuck at GND due to stuck port data_in      ;
; RREX:RREXreg|RREX_PC_out[9]             ; Stuck at GND due to stuck port data_in      ;
; RREX:RREXreg|RREX_se7_ir8_0[8]          ; Stuck at GND due to stuck port data_in      ;
; RREX:RREXreg|RREX_se10_ir5_0[8]         ; Stuck at GND due to stuck port data_in      ;
; RREX:RREXreg|RREX_PC_out[8]             ; Stuck at GND due to stuck port data_in      ;
; RREX:RREXreg|RREX_se10_ir5_0[7]         ; Stuck at GND due to stuck port data_in      ;
; RREX:RREXreg|RREX_PC_out[7]             ; Stuck at GND due to stuck port data_in      ;
; RREX:RREXreg|RREX_se7_ir8_0[6]          ; Stuck at GND due to stuck port data_in      ;
; RREX:RREXreg|RREX_se10_ir5_0[6]         ; Stuck at GND due to stuck port data_in      ;
; RREX:RREXreg|RREX_PC_out[6]             ; Stuck at GND due to stuck port data_in      ;
; RREX:RREXreg|RREX_se7_ir8_0[10]         ; Stuck at GND due to stuck port data_in      ;
; RREX:RREXreg|RREX_se10_ir5_0[10]        ; Stuck at GND due to stuck port data_in      ;
; RREX:RREXreg|RREX_PC_out[11]            ; Stuck at GND due to stuck port data_in      ;
; RREX:RREXreg|RREX_se7_ir8_0[11]         ; Stuck at GND due to stuck port data_in      ;
; RREX:RREXreg|RREX_se10_ir5_0[11]        ; Stuck at GND due to stuck port data_in      ;
; RREX:RREXreg|RREX_PC_out[12]            ; Stuck at GND due to stuck port data_in      ;
; RREX:RREXreg|RREX_se7_ir8_0[12]         ; Stuck at GND due to stuck port data_in      ;
; RREX:RREXreg|RREX_se10_ir5_0[12]        ; Stuck at GND due to stuck port data_in      ;
; RREX:RREXreg|RREX_PC_out[13]            ; Stuck at GND due to stuck port data_in      ;
; RREX:RREXreg|RREX_se7_ir8_0[13]         ; Stuck at GND due to stuck port data_in      ;
; RREX:RREXreg|RREX_se10_ir5_0[13]        ; Stuck at GND due to stuck port data_in      ;
; RREX:RREXreg|RREX_PC_out[14]            ; Stuck at GND due to stuck port data_in      ;
; RREX:RREXreg|RREX_se7_ir8_0[14]         ; Stuck at GND due to stuck port data_in      ;
; RREX:RREXreg|RREX_se10_ir5_0[14]        ; Stuck at GND due to stuck port data_in      ;
; RREX:RREXreg|RREX_PC_out[15]            ; Stuck at GND due to stuck port data_in      ;
; RREX:RREXreg|RREX_se7_ir8_0[15]         ; Stuck at GND due to stuck port data_in      ;
; RREX:RREXreg|RREX_se10_ir5_0[15]        ; Stuck at GND due to stuck port data_in      ;
; RREX:RREXreg|RREX_opcode[0..3]          ; Stuck at VCC due to stuck port data_in      ;
; RREX:RREXreg|RREX7_0[0,1]               ; Stuck at GND due to stuck port data_in      ;
; RREX:RREXreg|RREX_dest_reg[0..2]        ; Stuck at GND due to stuck port data_in      ;
; EXMA:EXMAreg|EXMA_dest_reg[0..2]        ; Stuck at GND due to stuck port data_in      ;
; EXMA:EXMAreg|EXMA_opcode[0..3]          ; Stuck at VCC due to stuck port data_in      ;
; zero_prev_dummy[0]                      ; Lost fanout                                 ;
; RREX:RREXreg|RREX_rf_d1[6..15]          ; Lost fanout                                 ;
; carry_prev_dummy[0]                     ; Stuck at GND due to stuck port clock_enable ;
; RREX:RREXreg|RREX_rf_d1[0..5]           ; Stuck at GND due to stuck port data_in      ;
; RREX:RREXreg|RREX_rf_d2[0..15]          ; Lost fanout                                 ;
; EXMA:EXMAreg|EXMA_alu2_out[0..5]        ; Lost fanout                                 ;
; lmsmblock:lmsm_unit|lmsmout[0,1,3,5,6]  ; Stuck at GND due to stuck port data_in      ;
; alu4_in[0..5]                           ; Lost fanout                                 ;
; lmsmblock:lmsm_unit|lmsmout[2,4]        ; Stuck at GND due to stuck port data_in      ;
; s_t1                                    ; Lost fanout                                 ;
; fsm_state.s5                            ; Lost fanout                                 ;
; fsm_state.s1                            ; Stuck at GND due to stuck port data_in      ;
; fsm_state.s2                            ; Stuck at GND due to stuck port data_in      ;
; fsm_state.s3                            ; Stuck at GND due to stuck port data_in      ;
; fsm_state.s4                            ; Stuck at GND due to stuck port data_in      ;
; fsm_state.s6                            ; Stuck at GND due to stuck port data_in      ;
; fsm_state.s7                            ; Stuck at GND due to stuck port data_in      ;
; fsm_state.s0                            ; Stuck at GND due to stuck port data_in      ;
; Total Number of Removed Registers = 515 ;                                             ;
+-----------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                              ;
+---------------------------------+---------------------------+--------------------------------------------------------------------------------------------+
; Register name                   ; Reason for Removal        ; Registers Removed due to This Register                                                     ;
+---------------------------------+---------------------------+--------------------------------------------------------------------------------------------+
; IFID:IFIDreg|Mem_d_out[14]      ; Stuck at VCC              ; IDRR:IDRRreg|IDRR_opcode[1], IDRR:IDRRreg|IDRR_opcode[2],                                  ;
;                                 ; due to stuck port data_in ; IDRR:IDRRreg|IDRR_opcode[3], IDRR:IDRRreg|IDRRPC_out[0], IDRR:IDRRreg|IDRRPC_out[1],       ;
;                                 ;                           ; IDRR:IDRRreg|IDRRse7_ir8_0[1], IDRR:IDRRreg|IDRRse10_ir5_0[1],                             ;
;                                 ;                           ; IDRR:IDRRreg|IDRRPC_out[2], IDRR:IDRRreg|IDRRPC_out[3],                                    ;
;                                 ;                           ; IDRR:IDRRreg|IDRRse7_ir8_0[3], IDRR:IDRRreg|IDRRse10_ir5_0[3],                             ;
;                                 ;                           ; IDRR:IDRRreg|IDRRPC_out[4], IDRR:IDRRreg|IDRRse7_ir8_0[4],                                 ;
;                                 ;                           ; IDRR:IDRRreg|IDRRse10_ir5_0[4], IDRR:IDRRreg|IDRRPC_out[5],                                ;
;                                 ;                           ; IDRR:IDRRreg|IDRRse7_ir8_0[5], IDRR:IDRRreg|IDRRse10_ir5_0[5],                             ;
;                                 ;                           ; IDRR:IDRRreg|IDRRPC_out[10], IDRR:IDRRreg|IDRRse7_ir8_0[9],                                ;
;                                 ;                           ; IDRR:IDRRreg|IDRRse10_ir5_0[9], IDRR:IDRRreg|IDRRPC_out[9],                                ;
;                                 ;                           ; IDRR:IDRRreg|IDRRse7_ir8_0[8], IDRR:IDRRreg|IDRRse10_ir5_0[8],                             ;
;                                 ;                           ; IDRR:IDRRreg|IDRRPC_out[8], IDRR:IDRRreg|IDRRse10_ir5_0[7],                                ;
;                                 ;                           ; IDRR:IDRRreg|IDRRPC_out[7], IDRR:IDRRreg|IDRRse7_ir8_0[6],                                 ;
;                                 ;                           ; IDRR:IDRRreg|IDRRse10_ir5_0[6], IDRR:IDRRreg|IDRRPC_out[6],                                ;
;                                 ;                           ; IDRR:IDRRreg|IDRRse7_ir8_0[10], IDRR:IDRRreg|IDRRse10_ir5_0[10],                           ;
;                                 ;                           ; IDRR:IDRRreg|IDRRPC_out[11], IDRR:IDRRreg|IDRRse7_ir8_0[11],                               ;
;                                 ;                           ; IDRR:IDRRreg|IDRRse10_ir5_0[11], IDRR:IDRRreg|IDRRPC_out[12],                              ;
;                                 ;                           ; IDRR:IDRRreg|IDRRse7_ir8_0[12], IDRR:IDRRreg|IDRRse10_ir5_0[12],                           ;
;                                 ;                           ; IDRR:IDRRreg|IDRRPC_out[13], IDRR:IDRRreg|IDRRse7_ir8_0[13],                               ;
;                                 ;                           ; IDRR:IDRRreg|IDRRse10_ir5_0[13], IDRR:IDRRreg|IDRRPC_out[14],                              ;
;                                 ;                           ; IDRR:IDRRreg|IDRRse7_ir8_0[14], IDRR:IDRRreg|IDRRse10_ir5_0[14],                           ;
;                                 ;                           ; IDRR:IDRRreg|IDRRPC_out[15], IDRR:IDRRreg|IDRRse7_ir8_0[15],                               ;
;                                 ;                           ; IDRR:IDRRreg|IDRRse10_ir5_0[15], IDRR:IDRRreg|IDRR7_0[1],                                  ;
;                                 ;                           ; RREX:RREXreg|RREX_PC_out[0], RREX:RREXreg|RREX_PC_out[1],                                  ;
;                                 ;                           ; RREX:RREXreg|RREX_se7_ir8_0[1], RREX:RREXreg|RREX_se10_ir5_0[1],                           ;
;                                 ;                           ; RREX:RREXreg|RREX_PC_out[2], RREX:RREXreg|RREX_PC_out[3],                                  ;
;                                 ;                           ; RREX:RREXreg|RREX_se7_ir8_0[3], RREX:RREXreg|RREX_se10_ir5_0[3],                           ;
;                                 ;                           ; RREX:RREXreg|RREX_PC_out[4], RREX:RREXreg|RREX_se7_ir8_0[4],                               ;
;                                 ;                           ; RREX:RREXreg|RREX_se10_ir5_0[4], RREX:RREXreg|RREX_PC_out[5],                              ;
;                                 ;                           ; RREX:RREXreg|RREX_se7_ir8_0[5], RREX:RREXreg|RREX_se10_ir5_0[5],                           ;
;                                 ;                           ; RREX:RREXreg|RREX_PC_out[10], RREX:RREXreg|RREX_se7_ir8_0[9],                              ;
;                                 ;                           ; RREX:RREXreg|RREX_se10_ir5_0[9], RREX:RREXreg|RREX_PC_out[9],                              ;
;                                 ;                           ; RREX:RREXreg|RREX_se7_ir8_0[8], RREX:RREXreg|RREX_se10_ir5_0[8],                           ;
;                                 ;                           ; RREX:RREXreg|RREX_PC_out[8], RREX:RREXreg|RREX_se10_ir5_0[7],                              ;
;                                 ;                           ; RREX:RREXreg|RREX_PC_out[7], RREX:RREXreg|RREX_se7_ir8_0[6],                               ;
;                                 ;                           ; RREX:RREXreg|RREX_se10_ir5_0[6], RREX:RREXreg|RREX_PC_out[6],                              ;
;                                 ;                           ; RREX:RREXreg|RREX_se7_ir8_0[10], RREX:RREXreg|RREX_se10_ir5_0[10],                         ;
;                                 ;                           ; RREX:RREXreg|RREX_PC_out[11], RREX:RREXreg|RREX_se7_ir8_0[11],                             ;
;                                 ;                           ; RREX:RREXreg|RREX_se10_ir5_0[11], RREX:RREXreg|RREX_PC_out[12],                            ;
;                                 ;                           ; RREX:RREXreg|RREX_se7_ir8_0[12], RREX:RREXreg|RREX_se10_ir5_0[12],                         ;
;                                 ;                           ; RREX:RREXreg|RREX_PC_out[13], RREX:RREXreg|RREX_se7_ir8_0[13],                             ;
;                                 ;                           ; RREX:RREXreg|RREX_se10_ir5_0[13], RREX:RREXreg|RREX_PC_out[14],                            ;
;                                 ;                           ; RREX:RREXreg|RREX_se7_ir8_0[14], RREX:RREXreg|RREX_se10_ir5_0[14],                         ;
;                                 ;                           ; RREX:RREXreg|RREX_PC_out[15], RREX:RREXreg|RREX_se7_ir8_0[15],                             ;
;                                 ;                           ; RREX:RREXreg|RREX_se10_ir5_0[15], RREX:RREXreg|RREX_opcode[1],                             ;
;                                 ;                           ; RREX:RREXreg|RREX_opcode[2], RREX:RREXreg|RREX_opcode[3], RREX:RREXreg|RREX7_0[1],         ;
;                                 ;                           ; EXMA:EXMAreg|EXMA_opcode[1], EXMA:EXMAreg|EXMA_opcode[2],                                  ;
;                                 ;                           ; EXMA:EXMAreg|EXMA_opcode[3], carry_prev_dummy[0]                                           ;
; IFID:IFIDreg|Mem_d_out[2]       ; Stuck at GND              ; IDRR:IDRRreg|IDRRse7_ir8_0[2], IDRR:IDRRreg|IDRRse10_ir5_0[2],                             ;
;                                 ; due to stuck port data_in ; IDRR:IDRRreg|IDRRls7_ir8_0[9], RREX:RREXreg|RREX_se7_ir8_0[2],                             ;
;                                 ;                           ; RREX:RREXreg|RREX_se10_ir5_0[2], RREX:RREXreg|RREX_ls7_ir8_0[9],                           ;
;                                 ;                           ; EXMA:EXMAreg|EXMA_ls7_ir8_0[9], MAWB:MAWBreg|MAWB_ls7_ir8_0[9],                            ;
;                                 ;                           ; IFID:IFIDreg|PC_out[2], IFID:IFIDreg|PC_out[3], RREX:RREXreg|RREX_rf_d1[15],               ;
;                                 ;                           ; RREX:RREXreg|RREX_rf_d1[14], RREX:RREXreg|RREX_rf_d1[13],                                  ;
;                                 ;                           ; RREX:RREXreg|RREX_rf_d1[12], RREX:RREXreg|RREX_rf_d1[6], RREX:RREXreg|RREX_rf_d2[1],       ;
;                                 ;                           ; RREX:RREXreg|RREX_rf_d2[2], RREX:RREXreg|RREX_rf_d2[11], RREX:RREXreg|RREX_rf_d2[12],      ;
;                                 ;                           ; RREX:RREXreg|RREX_rf_d2[13], RREX:RREXreg|RREX_rf_d2[14], RREX:RREXreg|RREX_rf_d2[6],      ;
;                                 ;                           ; RREX:RREXreg|RREX_rf_d2[7], RREX:RREXreg|RREX_rf_d2[15], s_t1                              ;
; IFID:IFIDreg|Mem_d_out[7]       ; Stuck at GND              ; IDRR:IDRRreg|IDRR8_6[1], IDRR:IDRRreg|IDRRse7_ir8_0[7],                                    ;
;                                 ; due to stuck port data_in ; IDRR:IDRRreg|IDRRls7_ir8_0[14], RREX:RREXreg|RREX_se7_ir8_0[7],                            ;
;                                 ;                           ; RREX:RREXreg|RREX8_6[1], RREX:RREXreg|RREX_ls7_ir8_0[14], EXMA:EXMAreg|EXMA8_6[1],         ;
;                                 ;                           ; EXMA:EXMAreg|EXMA_ls7_ir8_0[14], MAWB:MAWBreg|MAWB8_6[1],                                  ;
;                                 ;                           ; MAWB:MAWBreg|MAWB_ls7_ir8_0[14], IFID:IFIDreg|PC_out[7], IFID:IFIDreg|PC_out[8],           ;
;                                 ;                           ; IDRR:IDRRreg|IDRR5_3[1], RREX:RREXreg|RREX_dest_reg[1],                                    ;
;                                 ;                           ; EXMA:EXMAreg|EXMA_dest_reg[1], RREX:RREXreg|RREX_rf_d1[5],                                 ;
;                                 ;                           ; RREX:RREXreg|RREX_rf_d1[4], RREX:RREXreg|RREX_rf_d1[3], RREX:RREXreg|RREX_rf_d1[2],        ;
;                                 ;                           ; RREX:RREXreg|RREX_rf_d1[1], RREX:RREXreg|RREX_rf_d1[0]                                     ;
; RREX:RREXreg|RREX_opcode[0]     ; Stuck at VCC              ; EXMA:EXMAreg|EXMA_opcode[0], EXMA:EXMAreg|EXMA_alu2_out[0],                                ;
;                                 ; due to stuck port data_in ; EXMA:EXMAreg|EXMA_alu2_out[1], EXMA:EXMAreg|EXMA_alu2_out[2],                              ;
;                                 ;                           ; EXMA:EXMAreg|EXMA_alu2_out[3], EXMA:EXMAreg|EXMA_alu2_out[4],                              ;
;                                 ;                           ; EXMA:EXMAreg|EXMA_alu2_out[5], alu4_in[0], alu4_in[1], alu4_in[2], alu4_in[3], alu4_in[4], ;
;                                 ;                           ; alu4_in[5]                                                                                 ;
; lmsmblock:lmsm_unit|lmsmout[7]  ; Stuck at GND              ; lmsmblock:lmsm_unit|lmsmout[0], lmsmblock:lmsm_unit|lmsmout[1],                            ;
;                                 ; due to stuck port data_in ; lmsmblock:lmsm_unit|lmsmout[3], lmsmblock:lmsm_unit|lmsmout[5],                            ;
;                                 ;                           ; lmsmblock:lmsm_unit|lmsmout[6], lmsmblock:lmsm_unit|lmsmout[2],                            ;
;                                 ;                           ; lmsmblock:lmsm_unit|lmsmout[4]                                                             ;
; fsm_state.s1                    ; Stuck at GND              ; fsm_state.s2, fsm_state.s3, fsm_state.s4, fsm_state.s6, fsm_state.s7, fsm_state.s0         ;
;                                 ; due to stuck port data_in ;                                                                                            ;
; IFID:IFIDreg|Mem_d_out[0]       ; Stuck at GND              ; IDRR:IDRRreg|IDRRse7_ir8_0[0], IDRR:IDRRreg|IDRRse10_ir5_0[0],                             ;
;                                 ; due to stuck port data_in ; IDRR:IDRRreg|IDRR7_0[0], RREX:RREXreg|RREX_se7_ir8_0[0],                                   ;
;                                 ;                           ; RREX:RREXreg|RREX_se10_ir5_0[0], RREX:RREXreg|RREX7_0[0]                                   ;
; IFID:IFIDreg|Mem_d_out[12]      ; Stuck at VCC              ; IDRR:IDRRreg|IDRR_opcode[0], RREX:RREXreg|RREX_dest_reg[0],                                ;
;                                 ; due to stuck port data_in ; RREX:RREXreg|RREX_dest_reg[2], EXMA:EXMAreg|EXMA_dest_reg[0],                              ;
;                                 ;                           ; EXMA:EXMAreg|EXMA_dest_reg[2]                                                              ;
; IDRR:IDRRreg|IDRRls7_ir8_0[0]   ; Stuck at GND              ; RREX:RREXreg|RREX_ls7_ir8_0[0], EXMA:EXMAreg|EXMA_ls7_ir8_0[0],                            ;
;                                 ; due to stuck port data_in ; MAWB:MAWBreg|MAWB_ls7_ir8_0[0]                                                             ;
; EXMA:EXMAreg|EXMA_ls7_ir8_0[15] ; Lost Fanouts              ; RREX:RREXreg|RREX_ls7_ir8_0[15], IDRR:IDRRreg|IDRRls7_ir8_0[15]                            ;
; EXMA:EXMAreg|EXMA5_3[0]         ; Lost Fanouts              ; RREX:RREXreg|RREX5_3[0], IDRR:IDRRreg|IDRR5_3[0]                                           ;
; EXMA:EXMAreg|EXMA_ls7_ir8_0[7]  ; Lost Fanouts              ; RREX:RREXreg|RREX_ls7_ir8_0[7], IDRR:IDRRreg|IDRRls7_ir8_0[7]                              ;
; EXMA:EXMAreg|EXMA_ls7_ir8_0[10] ; Lost Fanouts              ; RREX:RREXreg|RREX_ls7_ir8_0[10], IDRR:IDRRreg|IDRRls7_ir8_0[10]                            ;
; EXMA:EXMAreg|EXMA_ls7_ir8_0[11] ; Lost Fanouts              ; RREX:RREXreg|RREX_ls7_ir8_0[11], IDRR:IDRRreg|IDRRls7_ir8_0[11]                            ;
; EXMA:EXMAreg|EXMA5_3[2]         ; Lost Fanouts              ; RREX:RREXreg|RREX5_3[2], IDRR:IDRRreg|IDRR5_3[2]                                           ;
; EXMA:EXMAreg|EXMA_ls7_ir8_0[8]  ; Lost Fanouts              ; RREX:RREXreg|RREX_ls7_ir8_0[8], IDRR:IDRRreg|IDRRls7_ir8_0[8]                              ;
; EXMA:EXMAreg|EXMA_ls7_ir8_0[12] ; Lost Fanouts              ; RREX:RREXreg|RREX_ls7_ir8_0[12], IDRR:IDRRreg|IDRRls7_ir8_0[12]                            ;
; EXMA:EXMAreg|EXMA_ls7_ir8_0[13] ; Lost Fanouts              ; RREX:RREXreg|RREX_ls7_ir8_0[13], IDRR:IDRRreg|IDRRls7_ir8_0[13]                            ;
; EXMA:EXMAreg|EXMA_r7_out[11]    ; Lost Fanouts              ; RREX:RREXreg|RREX_r7_out[11]                                                               ;
; EXMA:EXMAreg|EXMA_r7_out[14]    ; Lost Fanouts              ; RREX:RREXreg|RREX_r7_out[14]                                                               ;
; EXMA:EXMAreg|EXMA_r7_out[13]    ; Lost Fanouts              ; RREX:RREXreg|RREX_r7_out[13]                                                               ;
; EXMA:EXMAreg|EXMA_r7_out[12]    ; Lost Fanouts              ; RREX:RREXreg|RREX_r7_out[12]                                                               ;
; EXMA:EXMAreg|EXMA_r7_out[6]     ; Lost Fanouts              ; RREX:RREXreg|RREX_r7_out[6]                                                                ;
; EXMA:EXMAreg|EXMA_r7_out[10]    ; Lost Fanouts              ; RREX:RREXreg|RREX_r7_out[10]                                                               ;
; EXMA:EXMAreg|EXMA_r7_out[5]     ; Lost Fanouts              ; RREX:RREXreg|RREX_r7_out[5]                                                                ;
; EXMA:EXMAreg|EXMA_r7_out[4]     ; Lost Fanouts              ; RREX:RREXreg|RREX_r7_out[4]                                                                ;
; EXMA:EXMAreg|EXMA_r7_out[3]     ; Lost Fanouts              ; RREX:RREXreg|RREX_r7_out[3]                                                                ;
; EXMA:EXMAreg|EXMA_r7_out[15]    ; Lost Fanouts              ; RREX:RREXreg|RREX_r7_out[15]                                                               ;
; EXMA:EXMAreg|EXMA_r7_out[1]     ; Lost Fanouts              ; RREX:RREXreg|RREX_r7_out[1]                                                                ;
; EXMA:EXMAreg|EXMA_r7_out[7]     ; Lost Fanouts              ; RREX:RREXreg|RREX_r7_out[7]                                                                ;
; EXMA:EXMAreg|EXMA_r7_out[8]     ; Lost Fanouts              ; RREX:RREXreg|RREX_r7_out[8]                                                                ;
; EXMA:EXMAreg|EXMA_r7_out[9]     ; Lost Fanouts              ; RREX:RREXreg|RREX_r7_out[9]                                                                ;
; EXMA:EXMAreg|EXMA_zero_prev[0]  ; Lost Fanouts              ; zero_prev_dummy[0]                                                                         ;
; MAWB:MAWBreg|MAWB_alu3_out[11]  ; Lost Fanouts              ; EXMA:EXMAreg|EXMA_alu3_out[11]                                                             ;
; IFID:IFIDreg|Mem_d_out[10]      ; Stuck at GND              ; IDRR:IDRRreg|IDRR11_9[1]                                                                   ;
;                                 ; due to stuck port data_in ;                                                                                            ;
; IFID:IFIDreg|Mem_d_out[11]      ; Stuck at GND              ; IDRR:IDRRreg|IDRR11_9[2]                                                                   ;
;                                 ; due to stuck port data_in ;                                                                                            ;
; MAWB:MAWBreg|MAWB_alu3_out[12]  ; Lost Fanouts              ; EXMA:EXMAreg|EXMA_alu3_out[12]                                                             ;
; MAWB:MAWBreg|MAWB_alu3_out[13]  ; Lost Fanouts              ; EXMA:EXMAreg|EXMA_alu3_out[13]                                                             ;
; IFID:IFIDreg|Mem_d_out[8]       ; Stuck at GND              ; IDRR:IDRRreg|IDRR8_6[2]                                                                    ;
;                                 ; due to stuck port data_in ;                                                                                            ;
; IFID:IFIDreg|Mem_d_out[9]       ; Stuck at GND              ; IDRR:IDRRreg|IDRR11_9[0]                                                                   ;
;                                 ; due to stuck port data_in ;                                                                                            ;
; MAWB:MAWBreg|MAWB_alu3_out[14]  ; Lost Fanouts              ; EXMA:EXMAreg|EXMA_alu3_out[14]                                                             ;
; MAWB:MAWBreg|MAWB_alu3_out[15]  ; Lost Fanouts              ; EXMA:EXMAreg|EXMA_alu3_out[15]                                                             ;
; EXMA:EXMAreg|EXMA_rf_d1[8]      ; Lost Fanouts              ; RREX:RREXreg|RREX_rf_d1[8]                                                                 ;
; MAWB:MAWBreg|MAWB_alu3_out[9]   ; Lost Fanouts              ; EXMA:EXMAreg|EXMA_alu3_out[9]                                                              ;
; MAWB:MAWBreg|MAWB_alu3_out[8]   ; Lost Fanouts              ; EXMA:EXMAreg|EXMA_alu3_out[8]                                                              ;
; MAWB:MAWBreg|MAWB_alu3_out[7]   ; Lost Fanouts              ; EXMA:EXMAreg|EXMA_alu3_out[7]                                                              ;
; MAWB:MAWBreg|MAWB_alu3_out[6]   ; Lost Fanouts              ; EXMA:EXMAreg|EXMA_alu3_out[6]                                                              ;
; MAWB:MAWBreg|MAWB_alu3_out[5]   ; Lost Fanouts              ; EXMA:EXMAreg|EXMA_alu3_out[5]                                                              ;
; MAWB:MAWBreg|MAWB_alu3_out[4]   ; Lost Fanouts              ; EXMA:EXMAreg|EXMA_alu3_out[4]                                                              ;
; MAWB:MAWBreg|MAWB_alu3_out[3]   ; Lost Fanouts              ; EXMA:EXMAreg|EXMA_alu3_out[3]                                                              ;
; MAWB:MAWBreg|MAWB_alu3_out[2]   ; Lost Fanouts              ; EXMA:EXMAreg|EXMA_alu3_out[2]                                                              ;
; MAWB:MAWBreg|MAWB_alu3_out[1]   ; Lost Fanouts              ; EXMA:EXMAreg|EXMA_alu3_out[1]                                                              ;
; MAWB:MAWBreg|MAWB_alu3_out[0]   ; Lost Fanouts              ; EXMA:EXMAreg|EXMA_alu3_out[0]                                                              ;
; EXMA:EXMAreg|EXMA_rf_d2[0]      ; Lost Fanouts              ; RREX:RREXreg|RREX_rf_d2[0]                                                                 ;
; EXMA:EXMAreg|EXMA_rf_d2[3]      ; Lost Fanouts              ; RREX:RREXreg|RREX_rf_d2[3]                                                                 ;
; EXMA:EXMAreg|EXMA_rf_d2[4]      ; Lost Fanouts              ; RREX:RREXreg|RREX_rf_d2[4]                                                                 ;
; EXMA:EXMAreg|EXMA_rf_d2[5]      ; Lost Fanouts              ; RREX:RREXreg|RREX_rf_d2[5]                                                                 ;
; EXMA:EXMAreg|EXMA_rf_d1[7]      ; Lost Fanouts              ; RREX:RREXreg|RREX_rf_d1[7]                                                                 ;
; EXMA:EXMAreg|EXMA_r7_out[2]     ; Lost Fanouts              ; RREX:RREXreg|RREX_r7_out[2]                                                                ;
; EXMA:EXMAreg|EXMA_rf_d2[8]      ; Lost Fanouts              ; RREX:RREXreg|RREX_rf_d2[8]                                                                 ;
; EXMA:EXMAreg|EXMA_rf_d1[9]      ; Lost Fanouts              ; RREX:RREXreg|RREX_rf_d1[9]                                                                 ;
; EXMA:EXMAreg|EXMA_rf_d2[9]      ; Lost Fanouts              ; RREX:RREXreg|RREX_rf_d2[9]                                                                 ;
; EXMA:EXMAreg|EXMA_rf_d1[10]     ; Lost Fanouts              ; RREX:RREXreg|RREX_rf_d1[10]                                                                ;
; EXMA:EXMAreg|EXMA_rf_d2[10]     ; Lost Fanouts              ; RREX:RREXreg|RREX_rf_d2[10]                                                                ;
; EXMA:EXMAreg|EXMA_rf_d1[11]     ; Lost Fanouts              ; RREX:RREXreg|RREX_rf_d1[11]                                                                ;
; EXMA:EXMAreg|EXMA_r7_out[0]     ; Lost Fanouts              ; RREX:RREXreg|RREX_r7_out[0]                                                                ;
; EXMA:EXMAreg|EXMA8_6[2]         ; Lost Fanouts              ; RREX:RREXreg|RREX8_6[2]                                                                    ;
; EXMA:EXMAreg|EXMA11_9[2]        ; Lost Fanouts              ; RREX:RREXreg|RREX11_9[2]                                                                   ;
; EXMA:EXMAreg|EXMA5_3[1]         ; Lost Fanouts              ; RREX:RREXreg|RREX5_3[1]                                                                    ;
; EXMA:EXMAreg|EXMA11_9[1]        ; Lost Fanouts              ; RREX:RREXreg|RREX11_9[1]                                                                   ;
; EXMA:EXMAreg|EXMA8_6[0]         ; Lost Fanouts              ; RREX:RREXreg|RREX8_6[0]                                                                    ;
; EXMA:EXMAreg|EXMA11_9[0]        ; Lost Fanouts              ; RREX:RREXreg|RREX11_9[0]                                                                   ;
; MAWB:MAWBreg|MAWB_alu3_out[10]  ; Lost Fanouts              ; EXMA:EXMAreg|EXMA_alu3_out[10]                                                             ;
+---------------------------------+---------------------------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1197  ;
; Number of registers using Synchronous Clear  ; 64    ;
; Number of registers using Synchronous Load   ; 65    ;
; Number of registers using Asynchronous Clear ; 401   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 472   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 10                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |main7|r7_write_data_mux[6]                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main7|IFID:IFIDreg|Mem_d_out[12]                   ;
; 3:1                ; 27 bits   ; 54 LEs        ; 27 LEs               ; 27 LEs                 ; Yes        ; |main7|IFID:IFIDreg|Mem_d_out[1]                    ;
; 3:1                ; 66 bits   ; 132 LEs       ; 66 LEs               ; 66 LEs                 ; Yes        ; |main7|IDRR:IDRRreg|IDRRse7_ir8_0[5]                ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |main7|RREX:RREXreg|RREX_rf_d2[6]                   ;
; 12:1               ; 16 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |main7|RREX:RREXreg|RREX_rf_d1[7]                   ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |main7|alu2:alu2_block|Mux2                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |main7|mux3bit4to1:rfa3mux|mux3bit2to1:mux3|Cout[0] ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |main7|register_file_VHDL:reg1|Mux19                ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |main7|mux16bit2to1:rfd3_lmsm_mux|Cout[3]           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |main7|mux16bit2to1:rfd3_lmsm_mux|Cout[9]           ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |main7|mux16bit2to1:rfd3_lmsm_mux|Cout[10]          ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |main7|register_file_VHDL:reg1|reg_array[6][3]      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |main7|register_file_VHDL:reg1|reg_array[5][5]      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |main7|register_file_VHDL:reg1|reg_array[4][8]      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |main7|register_file_VHDL:reg1|reg_array[3][7]      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |main7|register_file_VHDL:reg1|reg_array[2][12]     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |main7|register_file_VHDL:reg1|reg_array[1][13]     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |main7|register_file_VHDL:reg1|reg_array[0][15]     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |main7|dest_reg[0]                                  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |main7|register_file_VHDL:reg1|reg_array[7][0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                      ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                             ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                     ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                         ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                   ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                 ; Signed Integer ;
; sld_data_bits                                   ; 68                                                                                                                                                                                                                                ; Untyped        ;
; sld_trigger_bits                                ; 68                                                                                                                                                                                                                                ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                             ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                 ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                               ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                               ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                              ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                 ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                 ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                 ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                          ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                 ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                 ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                 ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                 ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                              ; String         ;
; sld_inversion_mask_length                       ; 225                                                                                                                                                                                                                               ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                         ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                 ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                 ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                               ; Untyped        ;
; sld_storage_qualifier_bits                      ; 68                                                                                                                                                                                                                                ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                               ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                 ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                             ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                 ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "opcodecontrol:WB_opcode_logic"                                                       ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; cout9 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "opcodecontrol:MA_opcode_logic"                                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; cout1  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cout2  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cout3  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cout4  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cout6  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cout8  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cout9  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cout10 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cout11 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "opcodecontrol:EX_opcode_logic"                                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; cout7  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cout8  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cout11 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "opcodecontrol:RR_opcode_logic"                                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; cout4  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cout5  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cout10 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "opcodecontrol:ID_opcode_logic"                                                       ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; cout5 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cout6 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cout7 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cout8 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cout9 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu4:alu4_block|fa16bit:fa1"                                                            ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; b[15..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cin      ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "mux16bit4to1:wb_forwarding_mux" ;
+------+-------+----------+----------------------------------+
; Port ; Type  ; Severity ; Details                          ;
+------+-------+----------+----------------------------------+
; d    ; Input ; Info     ; Stuck at GND                     ;
+------+-------+----------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MAWB:MAWBreg"                                                                                ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; mawb_en       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; mawb7_0[7..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mawb_pc_out   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------+
; Port Connectivity Checks: "EXMA:EXMAreg"  ;
+---------+-------+----------+--------------+
; Port    ; Type  ; Severity ; Details      ;
+---------+-------+----------+--------------+
; exma_en ; Input ; Info     ; Stuck at VCC ;
+---------+-------+----------+--------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu3:alu3_block|fa16bit:fa1"                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "alu2:alu2_block|fa16bit:fa1" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "alu2:alu2_block|fa16bit:fa2" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RREX:RREXreg"                                                                            ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; rrex_en   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rrex_flag ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "register_file_VHDL:reg1" ;
+-------------+-------+----------+--------------------+
; Port        ; Type  ; Severity ; Details            ;
+-------------+-------+----------+--------------------+
; r7_write_en ; Input ; Info     ; Stuck at VCC       ;
+-------------+-------+----------+--------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "IDRR:IDRRreg"          ;
+-----------------+-------+----------+--------------+
; Port            ; Type  ; Severity ; Details      ;
+-----------------+-------+----------+--------------+
; ls7_ir8_0[6..0] ; Input ; Info     ; Stuck at GND ;
+-----------------+-------+----------+--------------+


+-----------------------------------------------+
; Port Connectivity Checks: "imemory:inst_mem"  ;
+-------------+-------+----------+--------------+
; Port        ; Type  ; Severity ; Details      ;
+-------------+-------+----------+--------------+
; mem_read_en ; Input ; Info     ; Stuck at VCC ;
+-------------+-------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu1:alu1_block|fa16bit:fa1"                                                            ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; b[15..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cin      ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 68                  ; 68               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 69                          ;
; cycloneiii_ff         ; 16                          ;
;     SCLR              ; 16                          ;
; cycloneiii_lcell_comb ; 48                          ;
;     normal            ; 48                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 17                          ;
;         3 data inputs ; 5                           ;
;         4 data inputs ; 22                          ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 3.74                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                      ;
+----------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------+---------+
; Name                       ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                           ; Details ;
+----------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------+---------+
; IFID:IFIDreg|IFID_en       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                         ; N/A     ;
; IFID:IFIDreg|IFID_en       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                         ; N/A     ;
; IFID:IFIDreg|IFID_rst_flag ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A     ;
; IFID:IFIDreg|IFID_rst_flag ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A     ;
; IFID:IFIDreg|Mem_d[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imemory:inst_mem|Memory~43                  ; N/A     ;
; IFID:IFIDreg|Mem_d[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imemory:inst_mem|Memory~43                  ; N/A     ;
; IFID:IFIDreg|Mem_d[10]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imemory:inst_mem|Memory~44_wirecell         ; N/A     ;
; IFID:IFIDreg|Mem_d[10]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imemory:inst_mem|Memory~44_wirecell         ; N/A     ;
; IFID:IFIDreg|Mem_d[11]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imemory:inst_mem|Memory~45                  ; N/A     ;
; IFID:IFIDreg|Mem_d[11]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imemory:inst_mem|Memory~45                  ; N/A     ;
; IFID:IFIDreg|Mem_d[12]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A     ;
; IFID:IFIDreg|Mem_d[12]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A     ;
; IFID:IFIDreg|Mem_d[13]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imemory:inst_mem|Memory~45                  ; N/A     ;
; IFID:IFIDreg|Mem_d[13]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imemory:inst_mem|Memory~45                  ; N/A     ;
; IFID:IFIDreg|Mem_d[14]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A     ;
; IFID:IFIDreg|Mem_d[14]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A     ;
; IFID:IFIDreg|Mem_d[15]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A     ;
; IFID:IFIDreg|Mem_d[15]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A     ;
; IFID:IFIDreg|Mem_d[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imemory:inst_mem|Memory~46                  ; N/A     ;
; IFID:IFIDreg|Mem_d[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imemory:inst_mem|Memory~46                  ; N/A     ;
; IFID:IFIDreg|Mem_d[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A     ;
; IFID:IFIDreg|Mem_d[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A     ;
; IFID:IFIDreg|Mem_d[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imemory:inst_mem|Memory~43                  ; N/A     ;
; IFID:IFIDreg|Mem_d[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imemory:inst_mem|Memory~43                  ; N/A     ;
; IFID:IFIDreg|Mem_d[4]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imemory:inst_mem|Memory~40                  ; N/A     ;
; IFID:IFIDreg|Mem_d[4]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imemory:inst_mem|Memory~40                  ; N/A     ;
; IFID:IFIDreg|Mem_d[5]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imemory:inst_mem|Memory~47                  ; N/A     ;
; IFID:IFIDreg|Mem_d[5]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imemory:inst_mem|Memory~47                  ; N/A     ;
; IFID:IFIDreg|Mem_d[6]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imemory:inst_mem|Memory~40                  ; N/A     ;
; IFID:IFIDreg|Mem_d[6]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imemory:inst_mem|Memory~40                  ; N/A     ;
; IFID:IFIDreg|Mem_d[7]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A     ;
; IFID:IFIDreg|Mem_d[7]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A     ;
; IFID:IFIDreg|Mem_d[8]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imemory:inst_mem|Memory~45                  ; N/A     ;
; IFID:IFIDreg|Mem_d[8]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imemory:inst_mem|Memory~45                  ; N/A     ;
; IFID:IFIDreg|Mem_d[9]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imemory:inst_mem|Memory~44_wirecell         ; N/A     ;
; IFID:IFIDreg|Mem_d[9]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imemory:inst_mem|Memory~44_wirecell         ; N/A     ;
; IFID:IFIDreg|Mem_d_out[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A     ;
; IFID:IFIDreg|Mem_d_out[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A     ;
; IFID:IFIDreg|Mem_d_out[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A     ;
; IFID:IFIDreg|Mem_d_out[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A     ;
; IFID:IFIDreg|Mem_d_out[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A     ;
; IFID:IFIDreg|Mem_d_out[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A     ;
; IFID:IFIDreg|Mem_d_out[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                         ; N/A     ;
; IFID:IFIDreg|Mem_d_out[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                         ; N/A     ;
; IFID:IFIDreg|Mem_d_out[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                         ; N/A     ;
; IFID:IFIDreg|Mem_d_out[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                         ; N/A     ;
; IFID:IFIDreg|Mem_d_out[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                         ; N/A     ;
; IFID:IFIDreg|Mem_d_out[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                         ; N/A     ;
; IFID:IFIDreg|Mem_d_out[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                         ; N/A     ;
; IFID:IFIDreg|Mem_d_out[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                         ; N/A     ;
; IFID:IFIDreg|Mem_d_out[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A     ;
; IFID:IFIDreg|Mem_d_out[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A     ;
; IFID:IFIDreg|Mem_d_out[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A     ;
; IFID:IFIDreg|Mem_d_out[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A     ;
; IFID:IFIDreg|Mem_d_out[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A     ;
; IFID:IFIDreg|Mem_d_out[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A     ;
; IFID:IFIDreg|Mem_d_out[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A     ;
; IFID:IFIDreg|Mem_d_out[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A     ;
; IFID:IFIDreg|Mem_d_out[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A     ;
; IFID:IFIDreg|Mem_d_out[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A     ;
; IFID:IFIDreg|Mem_d_out[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A     ;
; IFID:IFIDreg|Mem_d_out[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A     ;
; IFID:IFIDreg|Mem_d_out[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A     ;
; IFID:IFIDreg|Mem_d_out[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A     ;
; IFID:IFIDreg|Mem_d_out[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A     ;
; IFID:IFIDreg|Mem_d_out[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A     ;
; IFID:IFIDreg|Mem_d_out[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A     ;
; IFID:IFIDreg|Mem_d_out[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A     ;
; IFID:IFIDreg|PC[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; register_file_VHDL:reg1|reg_array[7][0]~16  ; N/A     ;
; IFID:IFIDreg|PC[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; register_file_VHDL:reg1|reg_array[7][0]~16  ; N/A     ;
; IFID:IFIDreg|PC[10]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; register_file_VHDL:reg1|reg_array[7][10]~22 ; N/A     ;
; IFID:IFIDreg|PC[10]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; register_file_VHDL:reg1|reg_array[7][10]~22 ; N/A     ;
; IFID:IFIDreg|PC[11]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; register_file_VHDL:reg1|reg_array[7][11]~23 ; N/A     ;
; IFID:IFIDreg|PC[11]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; register_file_VHDL:reg1|reg_array[7][11]~23 ; N/A     ;
; IFID:IFIDreg|PC[12]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; register_file_VHDL:reg1|reg_array[7][12]~24 ; N/A     ;
; IFID:IFIDreg|PC[12]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; register_file_VHDL:reg1|reg_array[7][12]~24 ; N/A     ;
; IFID:IFIDreg|PC[13]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; register_file_VHDL:reg1|reg_array[7][13]~25 ; N/A     ;
; IFID:IFIDreg|PC[13]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; register_file_VHDL:reg1|reg_array[7][13]~25 ; N/A     ;
; IFID:IFIDreg|PC[14]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; register_file_VHDL:reg1|reg_array[7][14]~26 ; N/A     ;
; IFID:IFIDreg|PC[14]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; register_file_VHDL:reg1|reg_array[7][14]~26 ; N/A     ;
; IFID:IFIDreg|PC[15]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; register_file_VHDL:reg1|reg_array[7][15]~27 ; N/A     ;
; IFID:IFIDreg|PC[15]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; register_file_VHDL:reg1|reg_array[7][15]~27 ; N/A     ;
; IFID:IFIDreg|PC[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; register_file_VHDL:reg1|reg_array[7][1]~17  ; N/A     ;
; IFID:IFIDreg|PC[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; register_file_VHDL:reg1|reg_array[7][1]~17  ; N/A     ;
; IFID:IFIDreg|PC[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; register_file_VHDL:reg1|reg_array[7][2]~19  ; N/A     ;
; IFID:IFIDreg|PC[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; register_file_VHDL:reg1|reg_array[7][2]~19  ; N/A     ;
; IFID:IFIDreg|PC[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; register_file_VHDL:reg1|reg_array[7][3]~18  ; N/A     ;
; IFID:IFIDreg|PC[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; register_file_VHDL:reg1|reg_array[7][3]~18  ; N/A     ;
; IFID:IFIDreg|PC[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; register_file_VHDL:reg1|reg_array[7][4]~20  ; N/A     ;
; IFID:IFIDreg|PC[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; register_file_VHDL:reg1|reg_array[7][4]~20  ; N/A     ;
; IFID:IFIDreg|PC[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; register_file_VHDL:reg1|reg_array[7][5]~21  ; N/A     ;
; IFID:IFIDreg|PC[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; register_file_VHDL:reg1|reg_array[7][5]~21  ; N/A     ;
; IFID:IFIDreg|PC[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; register_file_VHDL:reg1|reg_array[7][6]~28  ; N/A     ;
; IFID:IFIDreg|PC[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; register_file_VHDL:reg1|reg_array[7][6]~28  ; N/A     ;
; IFID:IFIDreg|PC[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; register_file_VHDL:reg1|reg_array[7][7]~29  ; N/A     ;
; IFID:IFIDreg|PC[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; register_file_VHDL:reg1|reg_array[7][7]~29  ; N/A     ;
; IFID:IFIDreg|PC[8]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; register_file_VHDL:reg1|reg_array[7][8]~30  ; N/A     ;
; IFID:IFIDreg|PC[8]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; register_file_VHDL:reg1|reg_array[7][8]~30  ; N/A     ;
; IFID:IFIDreg|PC[9]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; register_file_VHDL:reg1|reg_array[7][9]~31  ; N/A     ;
; IFID:IFIDreg|PC[9]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; register_file_VHDL:reg1|reg_array[7][9]~31  ; N/A     ;
; IFID:IFIDreg|PC_out[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A     ;
; IFID:IFIDreg|PC_out[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A     ;
; IFID:IFIDreg|PC_out[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A     ;
; IFID:IFIDreg|PC_out[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A     ;
; IFID:IFIDreg|PC_out[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A     ;
; IFID:IFIDreg|PC_out[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A     ;
; IFID:IFIDreg|PC_out[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A     ;
; IFID:IFIDreg|PC_out[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A     ;
; IFID:IFIDreg|PC_out[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A     ;
; IFID:IFIDreg|PC_out[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A     ;
; IFID:IFIDreg|PC_out[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A     ;
; IFID:IFIDreg|PC_out[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A     ;
; IFID:IFIDreg|PC_out[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A     ;
; IFID:IFIDreg|PC_out[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A     ;
; IFID:IFIDreg|PC_out[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A     ;
; IFID:IFIDreg|PC_out[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A     ;
; IFID:IFIDreg|PC_out[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A     ;
; IFID:IFIDreg|PC_out[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A     ;
; IFID:IFIDreg|PC_out[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A     ;
; IFID:IFIDreg|PC_out[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A     ;
; IFID:IFIDreg|PC_out[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A     ;
; IFID:IFIDreg|PC_out[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A     ;
; IFID:IFIDreg|PC_out[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A     ;
; IFID:IFIDreg|PC_out[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A     ;
; IFID:IFIDreg|PC_out[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A     ;
; IFID:IFIDreg|PC_out[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A     ;
; IFID:IFIDreg|PC_out[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A     ;
; IFID:IFIDreg|PC_out[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A     ;
; IFID:IFIDreg|PC_out[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A     ;
; IFID:IFIDreg|PC_out[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A     ;
; IFID:IFIDreg|PC_out[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A     ;
; IFID:IFIDreg|PC_out[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A     ;
; clk                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk                                         ; N/A     ;
; clk                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk                                         ; N/A     ;
; clk_fpga                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_fpga                                    ; N/A     ;
; rst                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rst                                         ; N/A     ;
; rst                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rst                                         ; N/A     ;
; auto_signaltap_0|gnd       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A     ;
; auto_signaltap_0|gnd       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A     ;
; auto_signaltap_0|gnd       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A     ;
; auto_signaltap_0|gnd       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A     ;
; auto_signaltap_0|gnd       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A     ;
; auto_signaltap_0|gnd       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A     ;
; auto_signaltap_0|gnd       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A     ;
; auto_signaltap_0|gnd       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A     ;
; auto_signaltap_0|gnd       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A     ;
; auto_signaltap_0|gnd       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A     ;
; auto_signaltap_0|gnd       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A     ;
; auto_signaltap_0|gnd       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A     ;
; auto_signaltap_0|gnd       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A     ;
; auto_signaltap_0|gnd       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A     ;
; auto_signaltap_0|gnd       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A     ;
; auto_signaltap_0|gnd       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A     ;
; auto_signaltap_0|vcc       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A     ;
; auto_signaltap_0|vcc       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A     ;
; auto_signaltap_0|vcc       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A     ;
; auto_signaltap_0|vcc       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A     ;
; auto_signaltap_0|vcc       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A     ;
; auto_signaltap_0|vcc       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A     ;
; auto_signaltap_0|vcc       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A     ;
; auto_signaltap_0|vcc       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A     ;
; auto_signaltap_0|vcc       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A     ;
; auto_signaltap_0|vcc       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A     ;
; auto_signaltap_0|vcc       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A     ;
; auto_signaltap_0|vcc       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A     ;
; auto_signaltap_0|vcc       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A     ;
; auto_signaltap_0|vcc       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A     ;
; auto_signaltap_0|vcc       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A     ;
; auto_signaltap_0|vcc       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A     ;
+----------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Nov 27 14:08:06 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off nonhazardit1 -c DUT
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file main7.vhdl
    Info (12022): Found design unit 1: main7-behave File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 17
    Info (12023): Found entity 1: main7 File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file 2to1mux.vhdl
    Info (12022): Found design unit 1: mux2to1-behav File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/2to1mux.vhdl Line: 13
    Info (12023): Found entity 1: mux2to1 File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/2to1mux.vhdl Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file lmsmblock.vhdl
    Info (12022): Found design unit 1: lmsmblock-Behavioral File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/lmsmblock.vhdl Line: 18
    Info (12023): Found entity 1: lmsmblock File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/lmsmblock.vhdl Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file regfilewithr7.vhdl
    Info (12022): Found design unit 1: register_file_VHDL-Behavioral File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 22
    Info (12023): Found entity 1: register_file_VHDL File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file fa16bit.vhd
    Info (12022): Found design unit 1: fa16bit-fa16bit_beh File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/fa16bit.vhd Line: 11
    Info (12023): Found entity 1: fa16bit File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/fa16bit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file fa8bit.vhd
    Info (12022): Found design unit 1: fa8bit-fa8bit_beh File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/fa8bit.vhd Line: 14
    Info (12023): Found entity 1: fa8bit File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/fa8bit.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file fa1bit.vhd
    Info (12022): Found design unit 1: fa1bit-fa1bit_beh File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/fa1bit.vhd Line: 12
    Info (12023): Found entity 1: fa1bit File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/fa1bit.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file alu1.vhdl
    Info (12022): Found design unit 1: alu1-Behavioral File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu1.vhdl Line: 13
    Info (12023): Found entity 1: alu1 File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu1.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file imemory.vhdl
    Info (12022): Found design unit 1: imemory-Form File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl Line: 19
    Info (12023): Found entity 1: imemory File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file alu3.vhd
    Info (12022): Found design unit 1: alu3-Behavioral File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu3.vhd Line: 12
    Info (12023): Found entity 1: alu3 File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu3.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file alu2.vhd
    Info (12022): Found design unit 1: alu2-Behavioral File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd Line: 18
    Info (12023): Found entity 1: alu2 File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file dmemory.vhdl
    Info (12022): Found design unit 1: dmemory-Form File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/dmemory.vhdl Line: 18
    Info (12023): Found entity 1: dmemory File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/dmemory.vhdl Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file mux3bit2to1.vhdl
    Info (12022): Found design unit 1: mux3bit2to1-Equations File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/mux3bit2to1.vhdl Line: 9
    Info (12023): Found entity 1: mux3bit2to1 File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/mux3bit2to1.vhdl Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file mux3bit4to1.vhdl
    Info (12022): Found design unit 1: mux3bit4to1-Equations File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/mux3bit4to1.vhdl Line: 9
    Info (12023): Found entity 1: mux3bit4to1 File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/mux3bit4to1.vhdl Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file mux16bit2to1.vhd
    Info (12022): Found design unit 1: mux16bit2to1-Equations File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/mux16bit2to1.vhd Line: 9
    Info (12023): Found entity 1: mux16bit2to1 File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/mux16bit2to1.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file mux16bit4to1.vhd
    Info (12022): Found design unit 1: mux16bit4to1-Equations File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/mux16bit4to1.vhd Line: 9
    Info (12023): Found entity 1: mux16bit4to1 File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/mux16bit4to1.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file priorityencoder.vhdl
    Info (12022): Found design unit 1: priorityencoder-behavioural File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/priorityencoder.vhdl Line: 14
    Info (12023): Found entity 1: priorityencoder File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/priorityencoder.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file IFID.vhdl
    Info (12022): Found design unit 1: IFID-Form File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/IFID.vhdl Line: 20
    Info (12023): Found entity 1: IFID File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/IFID.vhdl Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file IDRR.vhdl
    Info (12022): Found design unit 1: IDRR-Form File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/IDRR.vhdl Line: 27
    Info (12023): Found entity 1: IDRR File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/IDRR.vhdl Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file opcodecontrol.vhdl
    Info (12022): Found design unit 1: opcodecontrol-Equations File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/opcodecontrol.vhdl Line: 7
    Info (12023): Found entity 1: opcodecontrol File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/opcodecontrol.vhdl Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file RREX.vhdl
    Info (12022): Found design unit 1: RREX-Form File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/RREX.vhdl Line: 32
    Info (12023): Found entity 1: RREX File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/RREX.vhdl Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file EXMA.vhdl
    Info (12022): Found design unit 1: EXMA-Form File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/EXMA.vhdl Line: 37
    Info (12023): Found entity 1: EXMA File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/EXMA.vhdl Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file MAWB.vhdl
    Info (12022): Found design unit 1: MAWB-Form File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/MAWB.vhdl Line: 30
    Info (12023): Found entity 1: MAWB File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/MAWB.vhdl Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file mux8bit2to1.vhdl
    Info (12022): Found design unit 1: mux8bit2to1-Equations File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/mux8bit2to1.vhdl Line: 9
    Info (12023): Found entity 1: mux8bit2to1 File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/mux8bit2to1.vhdl Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file alu4.vhdl
    Info (12022): Found design unit 1: alu4-Behavioral File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu4.vhdl Line: 12
    Info (12023): Found entity 1: alu4 File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu4.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file T2_reg.vhdl
    Info (12022): Found design unit 1: T2_reg-Form File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/T2_reg.vhdl Line: 19
    Info (12023): Found entity 1: T2_reg File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/T2_reg.vhdl Line: 13
Info (12127): Elaborating entity "main7" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at main7.vhdl(236): object "MAWB_PC_out" assigned a value but never read File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 236
Warning (10036): Verilog HDL or VHDL warning at main7.vhdl(269): object "T2_rst" assigned a value but never read File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 269
Warning (10036): Verilog HDL or VHDL warning at main7.vhdl(272): object "opcodelwCout" assigned a value but never read File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 272
Warning (10036): Verilog HDL or VHDL warning at main7.vhdl(272): object "opcodeswCout" assigned a value but never read File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 272
Warning (10036): Verilog HDL or VHDL warning at main7.vhdl(272): object "opcodelmCout" assigned a value but never read File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 272
Warning (10036): Verilog HDL or VHDL warning at main7.vhdl(272): object "opcodesmCout" assigned a value but never read File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 272
Warning (10036): Verilog HDL or VHDL warning at main7.vhdl(272): object "opcodebeqCout" assigned a value but never read File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 272
Warning (10541): VHDL Signal Declaration warning at main7.vhdl(279): used implicit default value for signal "flag" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 279
Warning (10541): VHDL Signal Declaration warning at main7.vhdl(279): used implicit default value for signal "IFID_rst_flag" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 279
Warning (10036): Verilog HDL or VHDL warning at main7.vhdl(282): object "RREX_flag" assigned a value but never read File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 282
Warning (10541): VHDL Signal Declaration warning at main7.vhdl(286): used implicit default value for signal "MAWB_rst_flag" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 286
Warning (10036): Verilog HDL or VHDL warning at main7.vhdl(294): object "IDRR_opcodelhiCout" assigned a value but never read File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 294
Warning (10036): Verilog HDL or VHDL warning at main7.vhdl(294): object "IDRR_opcodelwCout" assigned a value but never read File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 294
Warning (10036): Verilog HDL or VHDL warning at main7.vhdl(294): object "IDRR_opcodejalCout" assigned a value but never read File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 294
Warning (10036): Verilog HDL or VHDL warning at main7.vhdl(295): object "RREX_opcodelmCout" assigned a value but never read File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 295
Warning (10036): Verilog HDL or VHDL warning at main7.vhdl(295): object "RREX_opcodesmCout" assigned a value but never read File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 295
Warning (10036): Verilog HDL or VHDL warning at main7.vhdl(295): object "RREX_opcodejlrCout" assigned a value but never read File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 295
Warning (10036): Verilog HDL or VHDL warning at main7.vhdl(296): object "EXMA_opcodeaddCout" assigned a value but never read File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 296
Warning (10036): Verilog HDL or VHDL warning at main7.vhdl(296): object "EXMA_opcodeadiCout" assigned a value but never read File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 296
Warning (10036): Verilog HDL or VHDL warning at main7.vhdl(296): object "EXMA_opcodenduCout" assigned a value but never read File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 296
Warning (10036): Verilog HDL or VHDL warning at main7.vhdl(296): object "EXMA_opcodelhiCout" assigned a value but never read File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 296
Warning (10036): Verilog HDL or VHDL warning at main7.vhdl(296): object "EXMA_opcodeswCout" assigned a value but never read File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 296
Warning (10036): Verilog HDL or VHDL warning at main7.vhdl(296): object "EXMA_opcodesmCout" assigned a value but never read File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 296
Warning (10036): Verilog HDL or VHDL warning at main7.vhdl(296): object "EXMA_opcodebeqCout" assigned a value but never read File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 296
Warning (10036): Verilog HDL or VHDL warning at main7.vhdl(296): object "EXMA_opcodejalCout" assigned a value but never read File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 296
Warning (10036): Verilog HDL or VHDL warning at main7.vhdl(296): object "EXMA_opcodejlrCout" assigned a value but never read File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 296
Warning (10036): Verilog HDL or VHDL warning at main7.vhdl(297): object "MAWB_opcodebeqCout" assigned a value but never read File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 297
Warning (10541): VHDL Signal Declaration warning at main7.vhdl(302): used implicit default value for signal "s0_wb_forw" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 302
Warning (10541): VHDL Signal Declaration warning at main7.vhdl(302): used implicit default value for signal "s1_wb_forw" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 302
Warning (10541): VHDL Signal Declaration warning at main7.vhdl(304): used implicit default value for signal "lm_zero" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 304
Warning (10543): VHDL Variable Declaration warning at main7.vhdl(350): used default initial value for variable "z_flag" because variable was never assigned a value or an initial value expression. Use of default initial value may introduce unintended design optimizations. File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 350
Warning (10036): Verilog HDL or VHDL warning at main7.vhdl(353): object "s_alu2a_var" assigned a value but never read File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 353
Warning (10036): Verilog HDL or VHDL warning at main7.vhdl(353): object "s0_alu2b_var" assigned a value but never read File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 353
Warning (10492): VHDL Process Statement warning at main7.vhdl(362): signal "fsm_state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 362
Warning (10492): VHDL Process Statement warning at main7.vhdl(374): signal "next_IP" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 374
Warning (10492): VHDL Process Statement warning at main7.vhdl(376): signal "IDRR_opcodelmCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 376
Warning (10492): VHDL Process Statement warning at main7.vhdl(376): signal "IDRR_opcodesmCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 376
Warning (10492): VHDL Process Statement warning at main7.vhdl(382): signal "RREX_opcodeaddCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 382
Warning (10492): VHDL Process Statement warning at main7.vhdl(382): signal "RREX_opcodenduCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 382
Warning (10492): VHDL Process Statement warning at main7.vhdl(382): signal "RREX_opcodeadiCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 382
Warning (10492): VHDL Process Statement warning at main7.vhdl(382): signal "RREX_opcodelwCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 382
Warning (10492): VHDL Process Statement warning at main7.vhdl(382): signal "RREX_opcodebeqCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 382
Warning (10492): VHDL Process Statement warning at main7.vhdl(383): signal "RREX_opcodeaddCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 383
Warning (10492): VHDL Process Statement warning at main7.vhdl(383): signal "RREX_opcodenduCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 383
Warning (10492): VHDL Process Statement warning at main7.vhdl(383): signal "RREX_opcodebeqCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 383
Warning (10492): VHDL Process Statement warning at main7.vhdl(385): signal "RREX_opcodebeqCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 385
Warning (10492): VHDL Process Statement warning at main7.vhdl(386): signal "RREX_opcodeaddCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 386
Warning (10492): VHDL Process Statement warning at main7.vhdl(386): signal "RREX_opcodeadiCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 386
Warning (10492): VHDL Process Statement warning at main7.vhdl(386): signal "RREX_opcodelwCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 386
Warning (10492): VHDL Process Statement warning at main7.vhdl(386): signal "RREX_opcodeswCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 386
Warning (10492): VHDL Process Statement warning at main7.vhdl(388): signal "RREX_opcodeaddCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 388
Warning (10492): VHDL Process Statement warning at main7.vhdl(388): signal "RREX_opcodeadiCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 388
Warning (10492): VHDL Process Statement warning at main7.vhdl(391): signal "RREX_opcodelwCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 391
Warning (10492): VHDL Process Statement warning at main7.vhdl(398): signal "RREX_opcodenduCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 398
Warning (10492): VHDL Process Statement warning at main7.vhdl(402): signal "RREX_opcodebeqCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 402
Warning (10492): VHDL Process Statement warning at main7.vhdl(419): signal "IDRR_opcodeaddCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 419
Warning (10492): VHDL Process Statement warning at main7.vhdl(419): signal "IDRR_opcodeadiCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 419
Warning (10492): VHDL Process Statement warning at main7.vhdl(419): signal "IDRR_opcodenduCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 419
Warning (10492): VHDL Process Statement warning at main7.vhdl(419): signal "IDRR_opcodeswCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 419
Warning (10492): VHDL Process Statement warning at main7.vhdl(419): signal "IDRR_opcodebeqCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 419
Warning (10492): VHDL Process Statement warning at main7.vhdl(419): signal "IDRR_opcodelmCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 419
Warning (10492): VHDL Process Statement warning at main7.vhdl(419): signal "IDRR_opcodesmCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 419
Warning (10492): VHDL Process Statement warning at main7.vhdl(420): signal "IDRR_opcodeaddCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 420
Warning (10492): VHDL Process Statement warning at main7.vhdl(420): signal "IDRR_opcodenduCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 420
Warning (10492): VHDL Process Statement warning at main7.vhdl(420): signal "IDRR_opcodeswCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 420
Warning (10492): VHDL Process Statement warning at main7.vhdl(420): signal "IDRR_opcodebeqCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 420
Warning (10492): VHDL Process Statement warning at main7.vhdl(420): signal "IDRR_opcodejlrCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 420
Warning (10492): VHDL Process Statement warning at main7.vhdl(422): signal "MAWB_opcodeadiCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 422
Warning (10492): VHDL Process Statement warning at main7.vhdl(422): signal "MAWB_opcodelwCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 422
Warning (10492): VHDL Process Statement warning at main7.vhdl(422): signal "MAWB_opcodejalCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 422
Warning (10492): VHDL Process Statement warning at main7.vhdl(422): signal "MAWB_dest_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 422
Warning (10492): VHDL Process Statement warning at main7.vhdl(422): signal "MAWB_opcodejlrCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 422
Warning (10492): VHDL Process Statement warning at main7.vhdl(422): signal "MAWB_opcodelhiCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 422
Warning (10492): VHDL Process Statement warning at main7.vhdl(423): signal "MAWB_opcodeaddCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 423
Warning (10492): VHDL Process Statement warning at main7.vhdl(423): signal "MAWB_opcodenduCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 423
Warning (10492): VHDL Process Statement warning at main7.vhdl(423): signal "MAWB_opcodelwCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 423
Warning (10492): VHDL Process Statement warning at main7.vhdl(423): signal "MAWB_opcodejalCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 423
Warning (10492): VHDL Process Statement warning at main7.vhdl(423): signal "MAWB_opcodejlrCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 423
Warning (10492): VHDL Process Statement warning at main7.vhdl(423): signal "MAWB_opcodelhiCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 423
Warning (10492): VHDL Process Statement warning at main7.vhdl(424): signal "MAWB_opcodeaddCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 424
Warning (10492): VHDL Process Statement warning at main7.vhdl(424): signal "MAWB7_0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 424
Warning (10492): VHDL Process Statement warning at main7.vhdl(424): signal "MAWB_carry_prev" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 424
Warning (10492): VHDL Process Statement warning at main7.vhdl(424): signal "MAWB_zero_prev" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 424
Warning (10492): VHDL Process Statement warning at main7.vhdl(424): signal "MAWB_opcodenduCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 424
Warning (10492): VHDL Process Statement warning at main7.vhdl(424): signal "MAWB_opcodeadiCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 424
Warning (10492): VHDL Process Statement warning at main7.vhdl(424): signal "MAWB_opcodelwCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 424
Warning (10492): VHDL Process Statement warning at main7.vhdl(424): signal "MAWB_opcodejalCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 424
Warning (10492): VHDL Process Statement warning at main7.vhdl(424): signal "MAWB_opcodejlrCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 424
Warning (10492): VHDL Process Statement warning at main7.vhdl(424): signal "MAWB_opcodelhiCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 424
Warning (10492): VHDL Process Statement warning at main7.vhdl(424): signal "MAWB_opcodelmCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 424
Warning (10492): VHDL Process Statement warning at main7.vhdl(427): signal "EXMA_dest_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 427
Warning (10492): VHDL Process Statement warning at main7.vhdl(427): signal "EXMA_opcodelwCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 427
Warning (10492): VHDL Process Statement warning at main7.vhdl(430): signal "IDRR_opcodejlrCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 430
Warning (10492): VHDL Process Statement warning at main7.vhdl(433): signal "RREX_opcodeaddCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 433
Warning (10492): VHDL Process Statement warning at main7.vhdl(433): signal "RREX7_0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 433
Warning (10492): VHDL Process Statement warning at main7.vhdl(433): signal "carry_prev_dummy" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 433
Warning (10492): VHDL Process Statement warning at main7.vhdl(433): signal "zero_prev_dummy" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 433
Warning (10492): VHDL Process Statement warning at main7.vhdl(434): signal "RREX_opcodenduCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 434
Warning (10492): VHDL Process Statement warning at main7.vhdl(434): signal "RREX7_0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 434
Warning (10492): VHDL Process Statement warning at main7.vhdl(434): signal "carry_prev_dummy" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 434
Warning (10492): VHDL Process Statement warning at main7.vhdl(434): signal "zero_prev_dummy" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 434
Warning (10492): VHDL Process Statement warning at main7.vhdl(435): signal "RREX_opcodelhiCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 435
Warning (10492): VHDL Process Statement warning at main7.vhdl(435): signal "RREX_dest_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 435
Warning (10492): VHDL Process Statement warning at main7.vhdl(435): signal "RREX_opcodebeqCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 435
Warning (10492): VHDL Process Statement warning at main7.vhdl(435): signal "beqZ_flag" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 435
Warning (10492): VHDL Process Statement warning at main7.vhdl(435): signal "RREX_opcodejalCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 435
Warning (10492): VHDL Process Statement warning at main7.vhdl(438): signal "RREX_opcodebeqCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 438
Warning (10492): VHDL Process Statement warning at main7.vhdl(438): signal "beqZ_flag" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 438
Warning (10492): VHDL Process Statement warning at main7.vhdl(438): signal "RREX_opcodejalCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 438
Warning (10492): VHDL Process Statement warning at main7.vhdl(451): signal "opcodeaddCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 451
Warning (10492): VHDL Process Statement warning at main7.vhdl(451): signal "opcodenduCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 451
Warning (10492): VHDL Process Statement warning at main7.vhdl(452): signal "IDRR5_3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 452
Warning (10492): VHDL Process Statement warning at main7.vhdl(453): signal "opcodeadiCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 453
Warning (10492): VHDL Process Statement warning at main7.vhdl(453): signal "opcodelhiCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 453
Warning (10492): VHDL Process Statement warning at main7.vhdl(454): signal "IDRR8_6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 454
Warning (10492): VHDL Process Statement warning at main7.vhdl(455): signal "opcodelhiCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 455
Warning (10492): VHDL Process Statement warning at main7.vhdl(455): signal "opcodejalCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 455
Warning (10492): VHDL Process Statement warning at main7.vhdl(455): signal "opcodejlrCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 455
Warning (10492): VHDL Process Statement warning at main7.vhdl(456): signal "IDRR11_9" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 456
Warning (10492): VHDL Process Statement warning at main7.vhdl(461): signal "RREX_dest_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 461
Warning (10492): VHDL Process Statement warning at main7.vhdl(461): signal "reg_read_addr_1_dummy" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 461
Warning (10492): VHDL Process Statement warning at main7.vhdl(462): signal "EXMA_dest_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 462
Warning (10492): VHDL Process Statement warning at main7.vhdl(462): signal "reg_read_addr_1_dummy" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 462
Warning (10492): VHDL Process Statement warning at main7.vhdl(463): signal "MAWB_dest_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 463
Warning (10492): VHDL Process Statement warning at main7.vhdl(463): signal "reg_read_addr_1_dummy" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 463
Warning (10492): VHDL Process Statement warning at main7.vhdl(469): signal "RREX_dest_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 469
Warning (10492): VHDL Process Statement warning at main7.vhdl(469): signal "reg_read_addr_1_dummy" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 469
Warning (10492): VHDL Process Statement warning at main7.vhdl(470): signal "RREX_opcode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 470
Warning (10492): VHDL Process Statement warning at main7.vhdl(474): signal "RREX_opcodeaddCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 474
Warning (10492): VHDL Process Statement warning at main7.vhdl(474): signal "RREX7_0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 474
Warning (10492): VHDL Process Statement warning at main7.vhdl(474): signal "carry_prev_dummy" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 474
Warning (10492): VHDL Process Statement warning at main7.vhdl(474): signal "zero_prev_dummy" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 474
Warning (10492): VHDL Process Statement warning at main7.vhdl(475): signal "RREX_opcodenduCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 475
Warning (10492): VHDL Process Statement warning at main7.vhdl(475): signal "RREX7_0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 475
Warning (10492): VHDL Process Statement warning at main7.vhdl(475): signal "carry_prev_dummy" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 475
Warning (10492): VHDL Process Statement warning at main7.vhdl(475): signal "zero_prev_dummy" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 475
Warning (10492): VHDL Process Statement warning at main7.vhdl(482): signal "EXMA_dest_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 482
Warning (10492): VHDL Process Statement warning at main7.vhdl(482): signal "reg_read_addr_1_dummy" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 482
Warning (10492): VHDL Process Statement warning at main7.vhdl(483): signal "EXMA_opcode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 483
Warning (10492): VHDL Process Statement warning at main7.vhdl(491): signal "MAWB_dest_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 491
Warning (10492): VHDL Process Statement warning at main7.vhdl(491): signal "reg_read_addr_1_dummy" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 491
Warning (10492): VHDL Process Statement warning at main7.vhdl(492): signal "MAWB_opcode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 492
Warning (10492): VHDL Process Statement warning at main7.vhdl(505): signal "RREX_dest_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 505
Warning (10492): VHDL Process Statement warning at main7.vhdl(505): signal "reg_read_addr_2_dummy" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 505
Warning (10492): VHDL Process Statement warning at main7.vhdl(506): signal "EXMA_dest_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 506
Warning (10492): VHDL Process Statement warning at main7.vhdl(506): signal "reg_read_addr_2_dummy" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 506
Warning (10492): VHDL Process Statement warning at main7.vhdl(507): signal "MAWB_dest_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 507
Warning (10492): VHDL Process Statement warning at main7.vhdl(507): signal "reg_read_addr_2_dummy" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 507
Warning (10492): VHDL Process Statement warning at main7.vhdl(513): signal "RREX_dest_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 513
Warning (10492): VHDL Process Statement warning at main7.vhdl(513): signal "reg_read_addr_2_dummy" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 513
Warning (10492): VHDL Process Statement warning at main7.vhdl(514): signal "RREX_opcode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 514
Warning (10492): VHDL Process Statement warning at main7.vhdl(518): signal "RREX_opcodeaddCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 518
Warning (10492): VHDL Process Statement warning at main7.vhdl(518): signal "RREX7_0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 518
Warning (10492): VHDL Process Statement warning at main7.vhdl(518): signal "carry_prev_dummy" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 518
Warning (10492): VHDL Process Statement warning at main7.vhdl(518): signal "zero_prev_dummy" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 518
Warning (10492): VHDL Process Statement warning at main7.vhdl(519): signal "RREX_opcodenduCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 519
Warning (10492): VHDL Process Statement warning at main7.vhdl(519): signal "RREX7_0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 519
Warning (10492): VHDL Process Statement warning at main7.vhdl(519): signal "carry_prev_dummy" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 519
Warning (10492): VHDL Process Statement warning at main7.vhdl(519): signal "zero_prev_dummy" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 519
Warning (10492): VHDL Process Statement warning at main7.vhdl(525): signal "EXMA_dest_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 525
Warning (10492): VHDL Process Statement warning at main7.vhdl(525): signal "reg_read_addr_2_dummy" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 525
Warning (10492): VHDL Process Statement warning at main7.vhdl(526): signal "MAWB_opcode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 526
Warning (10492): VHDL Process Statement warning at main7.vhdl(534): signal "MAWB_dest_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 534
Warning (10492): VHDL Process Statement warning at main7.vhdl(534): signal "reg_read_addr_2_dummy" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 534
Warning (10492): VHDL Process Statement warning at main7.vhdl(535): signal "MAWB_opcode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 535
Warning (10492): VHDL Process Statement warning at main7.vhdl(553): signal "IFID_Mem_d_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 553
Warning (10492): VHDL Process Statement warning at main7.vhdl(554): signal "IFID_Mem_d_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 554
Warning (10492): VHDL Process Statement warning at main7.vhdl(555): signal "IFID_Mem_d_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 555
Warning (10492): VHDL Process Statement warning at main7.vhdl(557): signal "IFID_Mem_d_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 557
Warning (10492): VHDL Process Statement warning at main7.vhdl(565): signal "RREX_opcodeaddCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 565
Warning (10492): VHDL Process Statement warning at main7.vhdl(565): signal "RREX_opcodenduCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 565
Warning (10492): VHDL Process Statement warning at main7.vhdl(565): signal "RREX_opcodeadiCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 565
Warning (10492): VHDL Process Statement warning at main7.vhdl(565): signal "RREX_opcodelwCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 565
Warning (10492): VHDL Process Statement warning at main7.vhdl(565): signal "RREX_opcodebeqCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 565
Warning (10492): VHDL Process Statement warning at main7.vhdl(566): signal "RREX_opcodeaddCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 566
Warning (10492): VHDL Process Statement warning at main7.vhdl(566): signal "RREX_opcodenduCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 566
Warning (10492): VHDL Process Statement warning at main7.vhdl(566): signal "RREX_opcodebeqCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 566
Warning (10492): VHDL Process Statement warning at main7.vhdl(568): signal "RREX_opcodebeqCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 568
Warning (10492): VHDL Process Statement warning at main7.vhdl(569): signal "RREX_opcodeaddCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 569
Warning (10492): VHDL Process Statement warning at main7.vhdl(569): signal "RREX_opcodeadiCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 569
Warning (10492): VHDL Process Statement warning at main7.vhdl(569): signal "RREX_opcodelwCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 569
Warning (10492): VHDL Process Statement warning at main7.vhdl(569): signal "RREX_opcodeswCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 569
Warning (10492): VHDL Process Statement warning at main7.vhdl(571): signal "RREX_opcodeaddCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 571
Warning (10492): VHDL Process Statement warning at main7.vhdl(571): signal "RREX_opcodeadiCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 571
Warning (10492): VHDL Process Statement warning at main7.vhdl(574): signal "RREX_opcodelwCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 574
Warning (10492): VHDL Process Statement warning at main7.vhdl(581): signal "RREX_opcodenduCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 581
Warning (10492): VHDL Process Statement warning at main7.vhdl(585): signal "RREX_opcodebeqCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 585
Warning (10492): VHDL Process Statement warning at main7.vhdl(602): signal "EXMA_opcodelmCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 602
Warning (10492): VHDL Process Statement warning at main7.vhdl(605): signal "MAWB_opcodesmCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 605
Warning (10492): VHDL Process Statement warning at main7.vhdl(606): signal "MAWB_opcodeaddCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 606
Warning (10492): VHDL Process Statement warning at main7.vhdl(606): signal "MAWB_opcodeadiCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 606
Warning (10492): VHDL Process Statement warning at main7.vhdl(606): signal "MAWB_opcodenduCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 606
Warning (10492): VHDL Process Statement warning at main7.vhdl(606): signal "MAWB_opcodejalCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 606
Warning (10492): VHDL Process Statement warning at main7.vhdl(606): signal "MAWB_opcodejlrCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 606
Warning (10492): VHDL Process Statement warning at main7.vhdl(607): signal "MAWB_opcodeaddCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 607
Warning (10492): VHDL Process Statement warning at main7.vhdl(607): signal "MAWB_opcodeadiCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 607
Warning (10492): VHDL Process Statement warning at main7.vhdl(607): signal "MAWB_opcodenduCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 607
Warning (10492): VHDL Process Statement warning at main7.vhdl(607): signal "MAWB_opcodelwCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 607
Warning (10492): VHDL Process Statement warning at main7.vhdl(607): signal "MAWB_opcodelmCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 607
Warning (10492): VHDL Process Statement warning at main7.vhdl(608): signal "MAWB_opcodeswCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 608
Warning (10492): VHDL Process Statement warning at main7.vhdl(608): signal "MAWB_opcodesmCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 608
Warning (10492): VHDL Process Statement warning at main7.vhdl(646): signal "EXMA_opcodelmCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 646
Warning (10492): VHDL Process Statement warning at main7.vhdl(651): signal "MAWB_opcodesmCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 651
Warning (10492): VHDL Process Statement warning at main7.vhdl(652): signal "MAWB_opcodeaddCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 652
Warning (10492): VHDL Process Statement warning at main7.vhdl(652): signal "MAWB_opcodeadiCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 652
Warning (10492): VHDL Process Statement warning at main7.vhdl(652): signal "MAWB_opcodenduCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 652
Warning (10492): VHDL Process Statement warning at main7.vhdl(652): signal "MAWB_opcodejalCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 652
Warning (10492): VHDL Process Statement warning at main7.vhdl(652): signal "MAWB_opcodejlrCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 652
Warning (10492): VHDL Process Statement warning at main7.vhdl(653): signal "MAWB_opcodeaddCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 653
Warning (10492): VHDL Process Statement warning at main7.vhdl(653): signal "MAWB_opcodeadiCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 653
Warning (10492): VHDL Process Statement warning at main7.vhdl(653): signal "MAWB_opcodenduCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 653
Warning (10492): VHDL Process Statement warning at main7.vhdl(653): signal "MAWB_opcodelwCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 653
Warning (10492): VHDL Process Statement warning at main7.vhdl(653): signal "MAWB_opcodelmCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 653
Warning (10492): VHDL Process Statement warning at main7.vhdl(654): signal "MAWB_opcodeswCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 654
Warning (10492): VHDL Process Statement warning at main7.vhdl(654): signal "MAWB_opcodesmCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 654
Warning (10492): VHDL Process Statement warning at main7.vhdl(655): signal "MAWB_opcodeadiCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 655
Warning (10492): VHDL Process Statement warning at main7.vhdl(655): signal "MAWB_opcodelwCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 655
Warning (10492): VHDL Process Statement warning at main7.vhdl(655): signal "MAWB_opcodejalCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 655
Warning (10492): VHDL Process Statement warning at main7.vhdl(655): signal "MAWB_dest_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 655
Warning (10492): VHDL Process Statement warning at main7.vhdl(655): signal "MAWB_opcodejlrCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 655
Warning (10492): VHDL Process Statement warning at main7.vhdl(655): signal "MAWB_opcodelhiCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 655
Warning (10492): VHDL Process Statement warning at main7.vhdl(656): signal "MAWB_opcodeaddCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 656
Warning (10492): VHDL Process Statement warning at main7.vhdl(656): signal "MAWB_opcodenduCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 656
Warning (10492): VHDL Process Statement warning at main7.vhdl(656): signal "MAWB_opcodelwCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 656
Warning (10492): VHDL Process Statement warning at main7.vhdl(656): signal "MAWB_opcodejalCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 656
Warning (10492): VHDL Process Statement warning at main7.vhdl(656): signal "MAWB_opcodejlrCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 656
Warning (10492): VHDL Process Statement warning at main7.vhdl(656): signal "MAWB_opcodelhiCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 656
Warning (10492): VHDL Process Statement warning at main7.vhdl(657): signal "MAWB_opcodeaddCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 657
Warning (10492): VHDL Process Statement warning at main7.vhdl(657): signal "MAWB7_0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 657
Warning (10492): VHDL Process Statement warning at main7.vhdl(657): signal "MAWB_carry_prev" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 657
Warning (10492): VHDL Process Statement warning at main7.vhdl(657): signal "MAWB_zero_prev" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 657
Warning (10492): VHDL Process Statement warning at main7.vhdl(657): signal "MAWB_opcodenduCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 657
Warning (10492): VHDL Process Statement warning at main7.vhdl(657): signal "MAWB_opcodeadiCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 657
Warning (10492): VHDL Process Statement warning at main7.vhdl(657): signal "MAWB_opcodelwCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 657
Warning (10492): VHDL Process Statement warning at main7.vhdl(657): signal "MAWB_opcodejalCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 657
Warning (10492): VHDL Process Statement warning at main7.vhdl(657): signal "MAWB_opcodejlrCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 657
Warning (10492): VHDL Process Statement warning at main7.vhdl(657): signal "MAWB_opcodelhiCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 657
Warning (10492): VHDL Process Statement warning at main7.vhdl(657): signal "MAWB_opcodelmCout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 657
Warning (10492): VHDL Process Statement warning at main7.vhdl(668): signal "opcode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 668
Warning (10492): VHDL Process Statement warning at main7.vhdl(674): signal "T1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 674
Warning (10492): VHDL Process Statement warning at main7.vhdl(680): signal "T2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 680
Warning (10492): VHDL Process Statement warning at main7.vhdl(687): signal "T1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 687
Warning (10492): VHDL Process Statement warning at main7.vhdl(692): signal "T2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 692
Warning (10492): VHDL Process Statement warning at main7.vhdl(706): signal "IFID_Mem_d_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 706
Warning (10492): VHDL Process Statement warning at main7.vhdl(707): signal "opcode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 707
Warning (10631): VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable "next_IP_var", which holds its previous value in one or more paths through the process File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Warning (10631): VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable "IDRR_rst_flag", which holds its previous value in one or more paths through the process File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Warning (10631): VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable "IDRR_en", which holds its previous value in one or more paths through the process File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Warning (10631): VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable "ALU1_en", which holds its previous value in one or more paths through the process File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Warning (10631): VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable "IFID_en", which holds its previous value in one or more paths through the process File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Warning (10631): VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable "s_alu2a", which holds its previous value in one or more paths through the process File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Warning (10631): VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable "s0_alu2b", which holds its previous value in one or more paths through the process File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Warning (10631): VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable "s_alu3b", which holds its previous value in one or more paths through the process File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Warning (10631): VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable "alu_control_dummy", which holds its previous value in one or more paths through the process File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Warning (10631): VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable "carry_control_dummy", which holds its previous value in one or more paths through the process File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Warning (10631): VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable "zero_control_dummy", which holds its previous value in one or more paths through the process File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Warning (10631): VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable "s_rfd3_lmsm_mux", which holds its previous value in one or more paths through the process File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Warning (10631): VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable "i_mem_read_en", which holds its previous value in one or more paths through the process File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Warning (10631): VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable "RREX_en", which holds its previous value in one or more paths through the process File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Warning (10631): VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable "s_rf_a1", which holds its previous value in one or more paths through the process File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Warning (10631): VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable "s_rf_a2", which holds its previous value in one or more paths through the process File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Warning (10631): VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable "s0_rf_a3", which holds its previous value in one or more paths through the process File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Warning (10631): VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable "s1_rf_a3", which holds its previous value in one or more paths through the process File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Warning (10631): VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable "reg_write_en_dummy", which holds its previous value in one or more paths through the process File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Warning (10631): VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable "r7_write_en", which holds its previous value in one or more paths through the process File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Warning (10631): VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable "s0_r7in", which holds its previous value in one or more paths through the process File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Warning (10631): VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable "s1_r7in", which holds its previous value in one or more paths through the process File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Warning (10631): VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable "s_r7minimux", which holds its previous value in one or more paths through the process File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Warning (10631): VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable "dest_reg", which holds its previous value in one or more paths through the process File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Warning (10631): VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable "s0_forw1", which holds its previous value in one or more paths through the process File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Warning (10631): VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable "s1_forw1", which holds its previous value in one or more paths through the process File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Warning (10631): VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable "s0_forw2", which holds its previous value in one or more paths through the process File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Warning (10631): VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable "s1_forw2", which holds its previous value in one or more paths through the process File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Warning (10631): VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable "se10_ir5_0", which holds its previous value in one or more paths through the process File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Warning (10631): VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable "se7_ir8_0", which holds its previous value in one or more paths through the process File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Warning (10631): VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable "ls7_ir8_0", which holds its previous value in one or more paths through the process File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Warning (10631): VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable "opcode", which holds its previous value in one or more paths through the process File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Warning (10631): VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable "EXMA_en", which holds its previous value in one or more paths through the process File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Warning (10631): VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable "s_ma", which holds its previous value in one or more paths through the process File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Warning (10631): VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable "MAWB_en", which holds its previous value in one or more paths through the process File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Warning (10631): VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable "s_din", which holds its previous value in one or more paths through the process File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Warning (10631): VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable "s0_rfd3", which holds its previous value in one or more paths through the process File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Warning (10631): VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable "s1_rfd3", which holds its previous value in one or more paths through the process File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Warning (10631): VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable "d_mem_wr_en", which holds its previous value in one or more paths through the process File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Warning (10631): VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable "RREX_rst_flag", which holds its previous value in one or more paths through the process File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Warning (10631): VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable "EXMA_rst_flag", which holds its previous value in one or more paths through the process File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Warning (10631): VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable "alu4_in_var", which holds its previous value in one or more paths through the process File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "alu4_in_var[0]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "alu4_in_var[1]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "alu4_in_var[2]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "alu4_in_var[3]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "alu4_in_var[4]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "alu4_in_var[5]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "alu4_in_var[6]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "alu4_in_var[7]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "alu4_in_var[8]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "alu4_in_var[9]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "alu4_in_var[10]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "alu4_in_var[11]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "alu4_in_var[12]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "alu4_in_var[13]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "alu4_in_var[14]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "alu4_in_var[15]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "EXMA_rst_flag" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "RREX_rst_flag" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "d_mem_wr_en" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "s1_rfd3" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "s0_rfd3" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "s_din" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "MAWB_en" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "s_ma" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "EXMA_en" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "opcode[0]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "opcode[1]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "opcode[2]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "opcode[3]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "ls7_ir8_0[0]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "ls7_ir8_0[1]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "ls7_ir8_0[2]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "ls7_ir8_0[3]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "ls7_ir8_0[4]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "ls7_ir8_0[5]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "ls7_ir8_0[6]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "ls7_ir8_0[7]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "ls7_ir8_0[8]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "ls7_ir8_0[9]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "ls7_ir8_0[10]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "ls7_ir8_0[11]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "ls7_ir8_0[12]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "ls7_ir8_0[13]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "ls7_ir8_0[14]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "ls7_ir8_0[15]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "se7_ir8_0[0]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "se7_ir8_0[1]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "se7_ir8_0[2]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "se7_ir8_0[3]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "se7_ir8_0[4]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "se7_ir8_0[5]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "se7_ir8_0[6]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "se7_ir8_0[7]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "se7_ir8_0[8]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "se7_ir8_0[9]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "se7_ir8_0[10]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "se7_ir8_0[11]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "se7_ir8_0[12]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "se7_ir8_0[13]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "se7_ir8_0[14]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "se7_ir8_0[15]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "se10_ir5_0[0]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "se10_ir5_0[1]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "se10_ir5_0[2]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "se10_ir5_0[3]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "se10_ir5_0[4]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "se10_ir5_0[5]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "se10_ir5_0[6]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "se10_ir5_0[7]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "se10_ir5_0[8]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "se10_ir5_0[9]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "se10_ir5_0[10]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "se10_ir5_0[11]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "se10_ir5_0[12]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "se10_ir5_0[13]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "se10_ir5_0[14]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "se10_ir5_0[15]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "s1_forw2" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "s0_forw2" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "s1_forw1" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "s0_forw1" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "dest_reg[0]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "dest_reg[1]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "dest_reg[2]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "s_r7minimux" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "s1_r7in" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "s0_r7in" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "r7_write_en" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "reg_write_en_dummy" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "s1_rf_a3" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "s0_rf_a3" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "s_rf_a2" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "s_rf_a1" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "RREX_en" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "i_mem_read_en" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "s_rfd3_lmsm_mux" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "zero_control_dummy[0]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "carry_control_dummy[0]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "alu_control_dummy[0]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "alu_control_dummy[1]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "s_alu3b" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "s0_alu2b" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "s_alu2a" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "IFID_en" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "ALU1_en" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "IDRR_en" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "IDRR_rst_flag" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "next_IP_var[0]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "next_IP_var[1]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "next_IP_var[2]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "next_IP_var[3]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "next_IP_var[4]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "next_IP_var[5]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "next_IP_var[6]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "next_IP_var[7]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "next_IP_var[8]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "next_IP_var[9]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "next_IP_var[10]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "next_IP_var[11]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "next_IP_var[12]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "next_IP_var[13]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "next_IP_var[14]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (10041): Inferred latch for "next_IP_var[15]" at main7.vhdl(345) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (12128): Elaborating entity "alu1" for hierarchy "alu1:alu1_block" File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 306
Warning (10036): Verilog HDL or VHDL warning at alu1.vhdl(20): object "carry_new2" assigned a value but never read File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu1.vhdl Line: 20
Info (12128): Elaborating entity "fa16bit" for hierarchy "alu1:alu1_block|fa16bit:fa1" File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu1.vhdl Line: 23
Info (12128): Elaborating entity "fa8bit" for hierarchy "alu1:alu1_block|fa16bit:fa1|fa8bit:fa1" File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/fa16bit.vhd Line: 38
Info (12128): Elaborating entity "fa1bit" for hierarchy "alu1:alu1_block|fa16bit:fa1|fa8bit:fa1|fa1bit:fa0" File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/fa8bit.vhd Line: 24
Info (12128): Elaborating entity "imemory" for hierarchy "imemory:inst_mem" File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 307
Warning (10492): VHDL Process Statement warning at imemory.vhdl(34): signal "Memory" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl Line: 34
Warning (10631): VHDL Process Statement warning at imemory.vhdl(31): inferring latch(es) for signal or variable "Mem_dataout", which holds its previous value in one or more paths through the process File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl Line: 31
Info (10041): Inferred latch for "Mem_dataout[0]" at imemory.vhdl(31) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl Line: 31
Info (10041): Inferred latch for "Mem_dataout[1]" at imemory.vhdl(31) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl Line: 31
Info (10041): Inferred latch for "Mem_dataout[2]" at imemory.vhdl(31) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl Line: 31
Info (10041): Inferred latch for "Mem_dataout[3]" at imemory.vhdl(31) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl Line: 31
Info (10041): Inferred latch for "Mem_dataout[4]" at imemory.vhdl(31) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl Line: 31
Info (10041): Inferred latch for "Mem_dataout[5]" at imemory.vhdl(31) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl Line: 31
Info (10041): Inferred latch for "Mem_dataout[6]" at imemory.vhdl(31) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl Line: 31
Info (10041): Inferred latch for "Mem_dataout[7]" at imemory.vhdl(31) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl Line: 31
Info (10041): Inferred latch for "Mem_dataout[8]" at imemory.vhdl(31) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl Line: 31
Info (10041): Inferred latch for "Mem_dataout[9]" at imemory.vhdl(31) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl Line: 31
Info (10041): Inferred latch for "Mem_dataout[10]" at imemory.vhdl(31) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl Line: 31
Info (10041): Inferred latch for "Mem_dataout[11]" at imemory.vhdl(31) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl Line: 31
Info (10041): Inferred latch for "Mem_dataout[12]" at imemory.vhdl(31) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl Line: 31
Info (10041): Inferred latch for "Mem_dataout[13]" at imemory.vhdl(31) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl Line: 31
Info (10041): Inferred latch for "Mem_dataout[14]" at imemory.vhdl(31) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl Line: 31
Info (10041): Inferred latch for "Mem_dataout[15]" at imemory.vhdl(31) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl Line: 31
Info (12128): Elaborating entity "IFID" for hierarchy "IFID:IFIDreg" File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 308
Info (12128): Elaborating entity "IDRR" for hierarchy "IDRR:IDRRreg" File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 309
Info (12128): Elaborating entity "mux3bit2to1" for hierarchy "mux3bit2to1:rfa1mux" File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 310
Info (12128): Elaborating entity "mux3bit4to1" for hierarchy "mux3bit4to1:rfa3mux" File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 312
Info (12128): Elaborating entity "mux16bit4to1" for hierarchy "mux16bit4to1:r7inmux" File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 313
Info (12128): Elaborating entity "mux16bit2to1" for hierarchy "mux16bit4to1:r7inmux|mux16bit2to1:mux1" File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/mux16bit4to1.vhd Line: 17
Info (12128): Elaborating entity "register_file_VHDL" for hierarchy "register_file_VHDL:reg1" File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 315
Warning (10631): VHDL Process Statement warning at regfilewithr7.vhdl(26): inferring latch(es) for signal or variable "reg_array", which holds its previous value in one or more paths through the process File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[7][0]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[7][1]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[7][2]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[7][3]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[7][4]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[7][5]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[7][6]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[7][7]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[7][8]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[7][9]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[7][10]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[7][11]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[7][12]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[7][13]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[7][14]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[7][15]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[6][0]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[6][1]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[6][2]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[6][3]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[6][4]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[6][5]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[6][6]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[6][7]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[6][8]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[6][9]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[6][10]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[6][11]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[6][12]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[6][13]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[6][14]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[6][15]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[5][0]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[5][1]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[5][2]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[5][3]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[5][4]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[5][5]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[5][6]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[5][7]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[5][8]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[5][9]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[5][10]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[5][11]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[5][12]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[5][13]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[5][14]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[5][15]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[4][0]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[4][1]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[4][2]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[4][3]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[4][4]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[4][5]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[4][6]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[4][7]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[4][8]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[4][9]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[4][10]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[4][11]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[4][12]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[4][13]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[4][14]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[4][15]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[3][0]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[3][1]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[3][2]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[3][3]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[3][4]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[3][5]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[3][6]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[3][7]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[3][8]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[3][9]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[3][10]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[3][11]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[3][12]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[3][13]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[3][14]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[3][15]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[2][0]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[2][1]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[2][2]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[2][3]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[2][4]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[2][5]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[2][6]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[2][7]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[2][8]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[2][9]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[2][10]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[2][11]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[2][12]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[2][13]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[2][14]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[2][15]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[1][0]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[1][1]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[1][2]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[1][3]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[1][4]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[1][5]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[1][6]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[1][7]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[1][8]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[1][9]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[1][10]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[1][11]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[1][12]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[1][13]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[1][14]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[1][15]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[0][0]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[0][1]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[0][2]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[0][3]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[0][4]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[0][5]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[0][6]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[0][7]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[0][8]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[0][9]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[0][10]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[0][11]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[0][12]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[0][13]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[0][14]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (10041): Inferred latch for "reg_array[0][15]" at regfilewithr7.vhdl(26) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (12128): Elaborating entity "RREX" for hierarchy "RREX:RREXreg" File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 318
Info (12128): Elaborating entity "alu2" for hierarchy "alu2:alu2_block" File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 321
Warning (10492): VHDL Process Statement warning at alu2.vhd(62): signal "result3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd Line: 62
Warning (10631): VHDL Process Statement warning at alu2.vhd(56): inferring latch(es) for signal or variable "result1", which holds its previous value in one or more paths through the process File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd Line: 56
Info (10041): Inferred latch for "result1[0]" at alu2.vhd(56) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd Line: 56
Info (10041): Inferred latch for "result1[1]" at alu2.vhd(56) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd Line: 56
Info (10041): Inferred latch for "result1[2]" at alu2.vhd(56) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd Line: 56
Info (10041): Inferred latch for "result1[3]" at alu2.vhd(56) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd Line: 56
Info (10041): Inferred latch for "result1[4]" at alu2.vhd(56) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd Line: 56
Info (10041): Inferred latch for "result1[5]" at alu2.vhd(56) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd Line: 56
Info (10041): Inferred latch for "result1[6]" at alu2.vhd(56) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd Line: 56
Info (10041): Inferred latch for "result1[7]" at alu2.vhd(56) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd Line: 56
Info (10041): Inferred latch for "result1[8]" at alu2.vhd(56) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd Line: 56
Info (10041): Inferred latch for "result1[9]" at alu2.vhd(56) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd Line: 56
Info (10041): Inferred latch for "result1[10]" at alu2.vhd(56) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd Line: 56
Info (10041): Inferred latch for "result1[11]" at alu2.vhd(56) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd Line: 56
Info (10041): Inferred latch for "result1[12]" at alu2.vhd(56) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd Line: 56
Info (10041): Inferred latch for "result1[13]" at alu2.vhd(56) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd Line: 56
Info (10041): Inferred latch for "result1[14]" at alu2.vhd(56) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd Line: 56
Info (10041): Inferred latch for "result1[15]" at alu2.vhd(56) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd Line: 56
Info (12128): Elaborating entity "alu3" for hierarchy "alu3:alu3_block" File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 323
Warning (10036): Verilog HDL or VHDL warning at alu3.vhd(19): object "carry_new2" assigned a value but never read File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu3.vhd Line: 19
Info (12128): Elaborating entity "EXMA" for hierarchy "EXMA:EXMAreg" File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 324
Info (12128): Elaborating entity "dmemory" for hierarchy "dmemory:data_mem" File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 326
Info (12128): Elaborating entity "MAWB" for hierarchy "MAWB:MAWBreg" File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 327
Info (12128): Elaborating entity "lmsmblock" for hierarchy "lmsmblock:lmsm_unit" File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 332
Warning (10492): VHDL Process Statement warning at lmsmblock.vhdl(40): signal "a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/lmsmblock.vhdl Line: 40
Warning (10492): VHDL Process Statement warning at lmsmblock.vhdl(43): signal "a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/lmsmblock.vhdl Line: 43
Warning (10492): VHDL Process Statement warning at lmsmblock.vhdl(46): signal "a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/lmsmblock.vhdl Line: 46
Warning (10492): VHDL Process Statement warning at lmsmblock.vhdl(49): signal "a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/lmsmblock.vhdl Line: 49
Warning (10492): VHDL Process Statement warning at lmsmblock.vhdl(52): signal "a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/lmsmblock.vhdl Line: 52
Warning (10492): VHDL Process Statement warning at lmsmblock.vhdl(55): signal "a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/lmsmblock.vhdl Line: 55
Warning (10492): VHDL Process Statement warning at lmsmblock.vhdl(58): signal "a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/lmsmblock.vhdl Line: 58
Info (12128): Elaborating entity "priorityencoder" for hierarchy "lmsmblock:lmsm_unit|priorityencoder:pe" File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/lmsmblock.vhdl Line: 30
Warning (10631): VHDL Process Statement warning at priorityencoder.vhdl(17): inferring latch(es) for signal or variable "dout", which holds its previous value in one or more paths through the process File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/priorityencoder.vhdl Line: 17
Info (10041): Inferred latch for "dout[0]" at priorityencoder.vhdl(17) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/priorityencoder.vhdl Line: 17
Info (10041): Inferred latch for "dout[1]" at priorityencoder.vhdl(17) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/priorityencoder.vhdl Line: 17
Info (10041): Inferred latch for "dout[2]" at priorityencoder.vhdl(17) File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/priorityencoder.vhdl Line: 17
Info (12128): Elaborating entity "mux8bit2to1" for hierarchy "mux8bit2to1:t2mux" File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 333
Info (12128): Elaborating entity "alu4" for hierarchy "alu4:alu4_block" File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 336
Warning (10036): Verilog HDL or VHDL warning at alu4.vhdl(19): object "carry_new2" assigned a value but never read File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu4.vhdl Line: 19
Info (12128): Elaborating entity "opcodecontrol" for hierarchy "opcodecontrol:ID_opcode_logic" File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 337
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i524.tdf
    Info (12023): Found entity 1: altsyncram_i524 File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/db/altsyncram_i524.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf
    Info (12023): Found entity 1: mux_ssc File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/db/mux_ssc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/db/decode_dvf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_pgi.tdf
    Info (12023): Found entity 1: cntr_pgi File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/db/cntr_pgi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf
    Info (12023): Found entity 1: cmpr_tgc File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/db/cmpr_tgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf
    Info (12023): Found entity 1: cntr_i6j File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/db/cntr_i6j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/db/cntr_egi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/db/cmpr_qgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/db/cntr_23j.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/db/cmpr_ngc.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2019.11.27.14:08:27 Progress: Loading sld0a52cb60/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0a52cb60/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/db/ip/sld0a52cb60/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0a52cb60/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/db/ip/sld0a52cb60/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0a52cb60/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/db/ip/sld0a52cb60/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0a52cb60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/db/ip/sld0a52cb60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld0a52cb60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/db/ip/sld0a52cb60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/db/ip/sld0a52cb60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0a52cb60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/db/ip/sld0a52cb60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14026): LATCH primitive "imemory:inst_mem|Mem_dataout[0]" is permanently enabled File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl Line: 31
Warning (14026): LATCH primitive "imemory:inst_mem|Mem_dataout[2]" is permanently enabled File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl Line: 31
Warning (14026): LATCH primitive "imemory:inst_mem|Mem_dataout[3]" is permanently enabled File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl Line: 31
Warning (14026): LATCH primitive "imemory:inst_mem|Mem_dataout[4]" is permanently enabled File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl Line: 31
Warning (14026): LATCH primitive "imemory:inst_mem|Mem_dataout[5]" is permanently enabled File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl Line: 31
Warning (14026): LATCH primitive "imemory:inst_mem|Mem_dataout[6]" is permanently enabled File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl Line: 31
Warning (14026): LATCH primitive "imemory:inst_mem|Mem_dataout[7]" is permanently enabled File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl Line: 31
Warning (14026): LATCH primitive "imemory:inst_mem|Mem_dataout[8]" is permanently enabled File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl Line: 31
Warning (14026): LATCH primitive "imemory:inst_mem|Mem_dataout[9]" is permanently enabled File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl Line: 31
Warning (14026): LATCH primitive "imemory:inst_mem|Mem_dataout[10]" is permanently enabled File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl Line: 31
Warning (14026): LATCH primitive "imemory:inst_mem|Mem_dataout[11]" is permanently enabled File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl Line: 31
Warning (14026): LATCH primitive "imemory:inst_mem|Mem_dataout[12]" is permanently enabled File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl Line: 31
Warning (14026): LATCH primitive "imemory:inst_mem|Mem_dataout[13]" is permanently enabled File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl Line: 31
Warning (14026): LATCH primitive "imemory:inst_mem|Mem_dataout[14]" is permanently enabled File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl Line: 31
Warning (14026): LATCH primitive "imemory:inst_mem|Mem_dataout[15]" is permanently enabled File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl Line: 31
Warning (14026): LATCH primitive "imemory:inst_mem|Mem_dataout[1]" is permanently enabled File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl Line: 31
Warning (14026): LATCH primitive "register_file_VHDL:reg1|reg_array[7][0]" is permanently enabled File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Warning (14026): LATCH primitive "register_file_VHDL:reg1|reg_array[7][1]" is permanently enabled File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Warning (14026): LATCH primitive "register_file_VHDL:reg1|reg_array[7][2]" is permanently enabled File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Warning (14026): LATCH primitive "register_file_VHDL:reg1|reg_array[7][3]" is permanently enabled File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Warning (14026): LATCH primitive "register_file_VHDL:reg1|reg_array[7][4]" is permanently enabled File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Warning (14026): LATCH primitive "register_file_VHDL:reg1|reg_array[7][5]" is permanently enabled File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Warning (14026): LATCH primitive "register_file_VHDL:reg1|reg_array[7][6]" is permanently enabled File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Warning (14026): LATCH primitive "register_file_VHDL:reg1|reg_array[7][7]" is permanently enabled File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Warning (14026): LATCH primitive "register_file_VHDL:reg1|reg_array[7][8]" is permanently enabled File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Warning (14026): LATCH primitive "register_file_VHDL:reg1|reg_array[7][9]" is permanently enabled File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Warning (14026): LATCH primitive "register_file_VHDL:reg1|reg_array[7][10]" is permanently enabled File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Warning (14026): LATCH primitive "register_file_VHDL:reg1|reg_array[7][11]" is permanently enabled File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Warning (14026): LATCH primitive "register_file_VHDL:reg1|reg_array[7][12]" is permanently enabled File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Warning (14026): LATCH primitive "register_file_VHDL:reg1|reg_array[7][13]" is permanently enabled File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Warning (14026): LATCH primitive "register_file_VHDL:reg1|reg_array[7][14]" is permanently enabled File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Warning (14026): LATCH primitive "register_file_VHDL:reg1|reg_array[7][15]" is permanently enabled File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl Line: 26
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "imemory:inst_mem|Memory" is uninferred due to asynchronous read logic File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl Line: 21
Warning (113028): 13 out of 64 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/db/DUT.ram0_imemory_b4f2e08d.hdl.mif Line: 1
    Warning (113027): Addresses ranging from 51 to 63 are not initialized File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/db/DUT.ram0_imemory_b4f2e08d.hdl.mif Line: 1
Warning (14025): LATCH primitive "dest_reg[0]" is permanently disabled File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Warning (14025): LATCH primitive "dest_reg[1]" is permanently disabled File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Warning (14025): LATCH primitive "dest_reg[2]" is permanently disabled File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Warning (14026): LATCH primitive "alu2:alu2_block|result1[0]" is permanently enabled File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd Line: 56
Warning (14026): LATCH primitive "alu2:alu2_block|result1[1]" is permanently enabled File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd Line: 56
Warning (14026): LATCH primitive "alu2:alu2_block|result1[3]" is permanently enabled File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd Line: 56
Warning (14026): LATCH primitive "alu2:alu2_block|result1[4]" is permanently enabled File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd Line: 56
Warning (14026): LATCH primitive "alu2:alu2_block|result1[5]" is permanently enabled File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd Line: 56
Warning (14026): LATCH primitive "alu2:alu2_block|result1[10]" is permanently enabled File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd Line: 56
Warning (14026): LATCH primitive "alu2:alu2_block|result1[11]" is permanently enabled File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd Line: 56
Warning (14026): LATCH primitive "alu2:alu2_block|result1[12]" is permanently enabled File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd Line: 56
Warning (14026): LATCH primitive "alu2:alu2_block|result1[13]" is permanently enabled File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd Line: 56
Warning (14026): LATCH primitive "alu2:alu2_block|result1[14]" is permanently enabled File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd Line: 56
Warning (14026): LATCH primitive "alu2:alu2_block|result1[15]" is permanently enabled File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd Line: 56
Warning (14026): LATCH primitive "alu2:alu2_block|result1[6]" is permanently enabled File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd Line: 56
Warning (14026): LATCH primitive "alu2:alu2_block|result1[7]" is permanently enabled File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd Line: 56
Warning (14026): LATCH primitive "alu2:alu2_block|result1[8]" is permanently enabled File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd Line: 56
Warning (14026): LATCH primitive "alu2:alu2_block|result1[9]" is permanently enabled File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd Line: 56
Warning (14025): LATCH primitive "lmsmblock:lmsm_unit|priorityencoder:pe|dout[0]" is permanently disabled File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/priorityencoder.vhdl Line: 17
Warning (14026): LATCH primitive "next_IP_var[1]" is permanently enabled File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Warning (14026): LATCH primitive "next_IP_var[2]" is permanently enabled File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Warning (14026): LATCH primitive "next_IP_var[3]" is permanently enabled File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Warning (14026): LATCH primitive "next_IP_var[4]" is permanently enabled File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Warning (14026): LATCH primitive "next_IP_var[5]" is permanently enabled File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Warning (14026): LATCH primitive "next_IP_var[10]" is permanently enabled File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Warning (14026): LATCH primitive "next_IP_var[11]" is permanently enabled File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Warning (14026): LATCH primitive "next_IP_var[12]" is permanently enabled File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Warning (14026): LATCH primitive "next_IP_var[13]" is permanently enabled File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Warning (14026): LATCH primitive "next_IP_var[14]" is permanently enabled File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Warning (14026): LATCH primitive "next_IP_var[15]" is permanently enabled File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Warning (14026): LATCH primitive "next_IP_var[6]" is permanently enabled File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Warning (14026): LATCH primitive "next_IP_var[7]" is permanently enabled File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Warning (14026): LATCH primitive "next_IP_var[8]" is permanently enabled File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Warning (14026): LATCH primitive "next_IP_var[9]" is permanently enabled File: /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl Line: 345
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 191 registers lost all their fanouts during netlist optimizations.
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 169 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1579 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 1503 logic cells
    Info (21064): Implemented 68 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 372 warnings
    Info: Peak virtual memory: 1063 megabytes
    Info: Processing ended: Wed Nov 27 14:08:39 2019
    Info: Elapsed time: 00:00:33
    Info: Total CPU time (on all processors): 00:01:08


