// Seed: 3398450525
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  supply0 id_4 = -1;
  wire id_5;
endmodule
module module_1 (
    output wor   id_0,
    input  tri1  id_1,
    input  tri1  id_2,
    input  uwire id_3
);
  id_5(
      id_1, id_1, 1'b0
  );
  wire id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  wire id_3;
  assign id_2 = 1;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_3
  );
  id_4(
      1
  );
  wire id_5;
  time id_6 = id_5;
  wire id_8;
endmodule
