INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/user/Mips Processor/Mips Processor.srcs/sim_decstage/new/decstage_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decstage_testbench'
