//! DDC (Display Data Channel) I2C bitbang 协议 — services 层安全实现
//!
//! 通过 IoMem 安全代理访问 HDMI 控制器 MMIO 寄存器, 实现 I2C bitbang 协议.
//! 所有寄存器读写均通过 IoMem 的安全接口 (bounds-checked), 无 unsafe.
//!
//! ## 协议层
//!
//! - **100 kHz 标准模式**: 半周期 ~5 µs, spin_loop 延时
//! - **MSB first**: 字节传输高位先行
//! - **ACK 采样**: 主机发送 8 bit 后释放 SDA, 读 1 bit 作为从机应答
//!
//! ## 事务超时
//!
//! - 总事务超时: 50_000 spin_loops ≈ 1-2 ms
//! - 单字节传输: 8 bit + ACK = 10 次延时调用
//! - 完整 EDID 读: ~150 字节, 接近总超时上限

use crate::framework::iomem::IoMem;

// ============================================================================
// DDC 寄存器偏移
// ============================================================================

/// DDC 控制寄存器默认偏移 (8-bit)
///
/// bit 0: SDA 输出 (1=高, 0=低)
/// bit 1: SCL 输出 (1=高, 0=低)
pub const DDC_DEFAULT_CTRL_REG: usize = 0x050;

/// DDC 状态寄存器默认偏移 (8-bit)
///
/// bit 0: SDA 输入 (从机驱动)
pub const DDC_DEFAULT_STATUS_REG: usize = 0x054;

/// DDC SDA 输出 bit (bit 0)
const SDA_OUT_BIT: u8 = 0x01;
/// DDC SCL 输出 bit (bit 1)
const SCL_OUT_BIT: u8 = 0x02;
/// DDC SDA 输入 bit (bit 0, status 寄存器)
const SDA_IN_BIT: u8 = 0x01;

/// EDID I2C 从机地址 (写模式, 0xA0 = 0x50 << 1)
const EDID_ADDR_WRITE: u8 = 0xA0;
/// EDID I2C 从机地址 (读模式, 0xA1 = 0x50 << 1 | 1)
const EDID_ADDR_READ: u8 = 0xA1;

/// DDC I2C 时序延时 (spin loop 次数, 适配 ~100 kHz 标准模式)
const DDC_DELAY_ITERS: usize = 50;

/// DDC I2C 事务总超时 (`50_000` 次 `spin_loop` ≈ 1-2 ms)
const TRANSACTION_TIMEOUT_ITERS: usize = 50_000;

/// DDC 读取错误
#[derive(Debug, Clone, Copy, PartialEq, Eq)]
pub enum DdcError {
    /// I2C 从机无响应 (NACK)
    Nack,
    /// 事务超时 (总线挂起或从机无响应)
    Timeout,
}

// ============================================================================
// DDC 协议原子
// ============================================================================

/// 带计数器的延时函数
#[inline]
fn ddc_delay(elapsed_iters: &mut usize) {
    *elapsed_iters += DDC_DELAY_ITERS;
    for _ in 0..DDC_DELAY_ITERS {
        core::hint::spin_loop();
    }
}

/// 同时设置 SDA 与 SCL 输出电平
#[inline]
fn set_sda_scl(iomem: &IoMem, ctrl_reg: usize, sda_high: bool, scl_high: bool) {
    let mut val = 0u8;
    if sda_high {
        val |= SDA_OUT_BIT;
    }
    if scl_high {
        val |= SCL_OUT_BIT;
    }
    iomem.write_u8(ctrl_reg, val);
}

/// I2C START 条件: SDA 在 SCL 高电平时由高变低
fn i2c_start(iomem: &IoMem, ctrl_reg: usize, elapsed: &mut usize) -> Result<(), DdcError> {
    if *elapsed + DDC_DELAY_ITERS * 2 > TRANSACTION_TIMEOUT_ITERS {
        return Err(DdcError::Timeout);
    }
    set_sda_scl(iomem, ctrl_reg, true, true);
    ddc_delay(elapsed);
    set_sda_scl(iomem, ctrl_reg, false, true);
    ddc_delay(elapsed);
    Ok(())
}

/// I2C STOP 条件: SDA 在 SCL 高电平时由低变高
fn i2c_stop(iomem: &IoMem, ctrl_reg: usize, elapsed: &mut usize) -> Result<(), DdcError> {
    if *elapsed + DDC_DELAY_ITERS * 2 > TRANSACTION_TIMEOUT_ITERS {
        return Err(DdcError::Timeout);
    }
    set_sda_scl(iomem, ctrl_reg, false, true);
    ddc_delay(elapsed);
    set_sda_scl(iomem, ctrl_reg, true, true);
    ddc_delay(elapsed);
    Ok(())
}

/// I2C 写 1 字节 (MSB first) 并采样 ACK
///
/// 返回 `Ok(true)` = ACK, `Ok(false)` = NACK
fn i2c_write_byte(
    iomem: &IoMem,
    ctrl_reg: usize,
    status_reg: usize,
    byte: u8,
    elapsed: &mut usize,
) -> Result<bool, DdcError> {
    if *elapsed + DDC_DELAY_ITERS * 10 > TRANSACTION_TIMEOUT_ITERS {
        return Err(DdcError::Timeout);
    }
    for i in 0..8u8 {
        let bit = (byte >> (7 - i)) & 1 != 0;
        set_sda_scl(iomem, ctrl_reg, bit, false);
        ddc_delay(elapsed);
        set_sda_scl(iomem, ctrl_reg, bit, true);
        ddc_delay(elapsed);
    }
    // 释放 SDA 让从机 ACK
    set_sda_scl(iomem, ctrl_reg, true, false);
    ddc_delay(elapsed);
    set_sda_scl(iomem, ctrl_reg, true, true);
    ddc_delay(elapsed);
    // 采样 SDA: 0 = ACK, 1 = NACK
    let sda = iomem.read_u8(status_reg) & SDA_IN_BIT;
    set_sda_scl(iomem, ctrl_reg, true, false);
    Ok(sda == 0)
}

/// I2C 读 1 字节 (MSB first), 由主机发送 ACK/NACK
///
/// `send_ack = true`: 读完后主机 ACK (从机继续发送)
/// `send_ack = false`: NACK (从机停止发送, 用于读最后 1 字节)
fn i2c_read_byte(
    iomem: &IoMem,
    ctrl_reg: usize,
    status_reg: usize,
    send_ack: bool,
    elapsed: &mut usize,
) -> Result<u8, DdcError> {
    if *elapsed + DDC_DELAY_ITERS * 10 > TRANSACTION_TIMEOUT_ITERS {
        return Err(DdcError::Timeout);
    }
    let mut byte = 0u8;
    // 释放 SDA 让从机驱动
    set_sda_scl(iomem, ctrl_reg, true, false);
    ddc_delay(elapsed);

    for i in 0..8u8 {
        set_sda_scl(iomem, ctrl_reg, true, true);
        ddc_delay(elapsed);
        let bit = iomem.read_u8(status_reg) & SDA_IN_BIT;
        byte |= bit << (7 - i);
        set_sda_scl(iomem, ctrl_reg, true, false);
        ddc_delay(elapsed);
    }

    // 主机发送 ACK/NACK
    set_sda_scl(iomem, ctrl_reg, !send_ack, false);
    ddc_delay(elapsed);
    set_sda_scl(iomem, ctrl_reg, !send_ack, true);
    ddc_delay(elapsed);
    set_sda_scl(iomem, ctrl_reg, !send_ack, false);

    Ok(byte)
}

// ============================================================================
// 公共 API
// ============================================================================

/// 通过 DDC 总线读取 EDID 块 (128 字节)
///
/// I2C 事务序列:
/// ```text
/// START -> [0xA0] -> [offset] -> REPEATED_START -> [0xA1] -> [128 字节] -> STOP
/// ```
///
/// # Errors
///
/// - 从机无响应 (NACK) 时返回 [`DdcError::Nack`]
/// - I2C 事务超时 (总线挂起或从机无响应) 时返回 [`DdcError::Timeout`]
pub fn read_edid_block(
    iomem: &IoMem,
    ctrl_reg: usize,
    status_reg: usize,
    block: u8,
) -> Result<[u8; 128], DdcError> {
    let mut data = [0u8; 128];
    let mut elapsed: usize = 0;

    i2c_start(iomem, ctrl_reg, &mut elapsed)?;
    match i2c_write_byte(iomem, ctrl_reg, status_reg, EDID_ADDR_WRITE, &mut elapsed) {
        Ok(true) => {}
        Ok(false) => {
            let _ = i2c_stop(iomem, ctrl_reg, &mut elapsed);
            return Err(DdcError::Nack);
        }
        Err(e) => {
            let _ = i2c_stop(iomem, ctrl_reg, &mut elapsed);
            return Err(e);
        }
    }

    let offset = block.wrapping_mul(128);
    match i2c_write_byte(iomem, ctrl_reg, status_reg, offset, &mut elapsed) {
        Ok(true) => {}
        Ok(false) => {
            let _ = i2c_stop(iomem, ctrl_reg, &mut elapsed);
            return Err(DdcError::Nack);
        }
        Err(e) => {
            let _ = i2c_stop(iomem, ctrl_reg, &mut elapsed);
            return Err(e);
        }
    }

    // REPEATED START 切换到读模式
    i2c_start(iomem, ctrl_reg, &mut elapsed)?;
    match i2c_write_byte(iomem, ctrl_reg, status_reg, EDID_ADDR_READ, &mut elapsed) {
        Ok(true) => {}
        Ok(false) => {
            let _ = i2c_stop(iomem, ctrl_reg, &mut elapsed);
            return Err(DdcError::Nack);
        }
        Err(e) => {
            let _ = i2c_stop(iomem, ctrl_reg, &mut elapsed);
            return Err(e);
        }
    }

    // 读 128 字节: 前 127 字节 ACK, 最后 1 字节 NACK
    for i in 0..127 {
        match i2c_read_byte(iomem, ctrl_reg, status_reg, true, &mut elapsed) {
            Ok(b) => data[i] = b,
            Err(e) => {
                let _ = i2c_stop(iomem, ctrl_reg, &mut elapsed);
                return Err(e);
            }
        }
    }
    match i2c_read_byte(iomem, ctrl_reg, status_reg, false, &mut elapsed) {
        Ok(b) => data[127] = b,
        Err(e) => {
            let _ = i2c_stop(iomem, ctrl_reg, &mut elapsed);
            return Err(e);
        }
    }

    i2c_stop(iomem, ctrl_reg, &mut elapsed)?;
    Ok(data)
}
