0.6
2019.1
May 24 2019
15:06:07
E:/Vivado/Coursework_FPGA/Coursework.sim/sim_1/synth/func/xsim/HC_SR04_TB_func_synth.v,1704561995,verilog,,,,BCD;HC_SR04;glbl;top;uart_tx,,,,,,,,
E:/Vivado/Coursework_FPGA/Coursework.srcs/sim_1/new/HC_SR04_TB.sv,1704559778,systemVerilog,,,,HC_SR04_TB,,,,,,,,
