#include "bytecode.h"
#include "node.h"

void AddImm(long long val, char sz, machine_code& ret);
void EmplaceLeaInst(char reg_dst, char reg_base, int offset, char reg_sz, descend_func_ret *out);
void EmplaceComment(descend_func_ret* ret, char* comment);

char *BufferToHeapCStr(char *start, int sz)
{
	auto data = (char *)malloc(sz + 1);
	memcpy(data, start, sz);
	data[sz] = 0;
	return data;
}
void EmplaceValueToCharVector(own_std::vector<unsigned char> &code, long long val, char size)
{
	switch(size)
	{
	case 1:
	{
		code.emplace_back((char)val & 0xff);
	}break;
	case 2:
	{
		unsigned short u16 = (unsigned short)val;
		code.emplace_back(u16 & 0xff);
		code.emplace_back((val >> 8) & 0xff);
	}break;
	case 8:
	case 4:
	{
		unsigned int u32 = val;
		code.emplace_back(u32 & 0xff);\
		code.emplace_back((u32 >> 8) & 0xff);\
		code.emplace_back((u32 >> 16) & 0xff);\
		code.emplace_back((u32 >> 24) & 0xff);\
	}break;
	default:
	ASSERT(false)
	}
}
#define CREATE_IMM_2_R0(op)\
			switch(reg_sz)\
			{\
			case 2:\
			{\
				unsigned short u16 = bc->bin.rhs.u16; \
				ret.code.emplace_back(0x66);\
				ret.code.emplace_back(op);\
				ret.code.emplace_back(u16 & 0xff);\
				ret.code.emplace_back((u16 >> 8) & 0xff);\
			}break;\
			case 4:\
			{\
				unsigned int u32 = bc->bin.rhs.u32; \
				ret.code.emplace_back(op);\
				ret.code.emplace_back(u32 & 0xff);\
				ret.code.emplace_back((u32 >> 8) & 0xff);\
				ret.code.emplace_back((u32 >> 16) & 0xff);\
				ret.code.emplace_back((u32 >> 24) & 0xff);\
			}break;\
			case 8:\
			{\
				unsigned short u32 = bc->bin.rhs.u32; \
				ret.code.emplace_back(0x48);\
				ret.code.emplace_back(op);\
				ret.code.emplace_back(u32 & 0xff);\
				ret.code.emplace_back((u32 >> 8) & 0xff);\
				ret.code.emplace_back((u32 >> 16) & 0xff);\
				ret.code.emplace_back((u32 >> 24) & 0xff);\
			}break;\
			default:\
				ASSERT(false)\
			break;\
			}

#define CREATE_IMM_BYTE_2_REG(op_b, op)
			

#define CREATE_IMM_2_REG(op_b, op)\
			switch(reg_sz)\
			{\
			case 1:\
			{\
				unsigned short u8 = bc->bin.rhs.u8; \
				ret.code.emplace_back(op_b);\
				ret.code.emplace_back(0xc0 + (char) bc->bin.lhs.reg);\
				ret.code.emplace_back(u8);\
			}break;\
			case 2:\
			{\
				unsigned short u16 = bc->bin.rhs.u16; \
				ret.code.emplace_back(0x66);\
				ret.code.emplace_back(op);\
				ret.code.emplace_back(0xc0 + (char) bc->bin.lhs.reg);\
				ret.code.emplace_back(u16 & 0xff);\
				ret.code.emplace_back((u16 >> 8) & 0xff);\
			}break;\
			case 4:\
			{\
				unsigned short u32 = bc->bin.rhs.u32; \
				ret.code.emplace_back(op);\
				ret.code.emplace_back(0xc0 + (char) bc->bin.lhs.reg);\
				ret.code.emplace_back(u32 & 0xff);\
				ret.code.emplace_back((u32 >> 8) & 0xff);\
				ret.code.emplace_back((u32 >> 16) & 0xff);\
				ret.code.emplace_back((u32 >> 24) & 0xff);\
			}break;\
			case 8:\
			{\
				unsigned short u32 = bc->bin.rhs.u32; \
				ret.code.emplace_back(0x48);\
				ret.code.emplace_back(op);\
				ret.code.emplace_back(0xc0 + (char) bc->bin.lhs.reg);\
				ret.code.emplace_back(u32 & 0xff);\
				ret.code.emplace_back((u32 >> 8) & 0xff);\
				ret.code.emplace_back((u32 >> 16) & 0xff);\
				ret.code.emplace_back((u32 >> 24) & 0xff);\
			}break;\
			default:\
				ASSERT(false)\
			break;\
			}
char FromBCRegToAsmReg(char bc_reg);
void MaybePoppingPramRegsInDivAndMulInsts(lang_state *, func_byte_code* final_func, tkn_type2 tp, descend_func_ret* ret);
void MaybePushingPramRegsInDivAndMulInsts(lang_state *, func_byte_code* final_func, tkn_type2 tp, descend_func_ret* ret);

void CreateRegToReg(byte_code *bc, char byte_op, char word_op, machine_code *ret)
{
	char reg_dst = FromBCRegToAsmReg(bc->bin.lhs.reg);
	char reg_src = FromBCRegToAsmReg(bc->bin.rhs.reg);

	bc->bin.lhs.reg = reg_dst;
	bc->bin.rhs.reg = reg_src;

	bool dst_rex = IS_FLAG_ON(reg_dst, 0x80);
	bool src_rex = IS_FLAG_ON(reg_src, 0x80);
	AddPreMemInsts(bc->bin.lhs.reg_sz, byte_op, word_op, ((char)src_rex) | ((char)dst_rex <<1), ret->code, true);

	reg_dst &= 0xf;
	reg_src &= 0xf;
	char modrm = (3<<6) | (reg_src << 3) | (reg_dst);
	ret->code.emplace_back(modrm);


}
void CreateImmToReg(char r0_byte_imm_byte, char r0_imm, char inst_reg, byte_code *bc, machine_code &ret)
{
	bc->bin.lhs.reg = FromBCRegToAsmReg(bc->bin.lhs.reg);
	int reg_sz = bc->bin.lhs.reg_sz;
	if(bc->bin.lhs.reg == 0 && reg_sz == 1)
	{
		ret.code.emplace_back(r0_byte_imm_byte);
		ret.code.emplace_back(bc->bin.rhs.u8);
	}
	else
	{
		char inst = (3 << 6) | (inst_reg << 3) | bc->bin.lhs.reg;

		if(bc->bin.rhs.u64 >= 0x80)
		{
			// mov (rax eax ..), imm16/32
			if(bc->bin.lhs.reg == 0)
			{
				AddPreMemInsts(bc->bin.lhs.reg_sz, r0_byte_imm_byte, r0_imm, false, ret.code, bc->bin.lhs.reg == 4);
				AddImm(bc->bin.rhs.u64, bc->bin.lhs.reg_sz, ret);

			}
			else
			{
				AddPreMemInsts(bc->bin.lhs.reg_sz, 0x80, 0x81, false, ret.code, bc->bin.lhs.reg == 4);
				ret.code.emplace_back(inst);
				AddImm(bc->bin.rhs.u64, bc->bin.lhs.reg_sz, ret);
			}
		}
		else
		{
			AddPreMemInsts(bc->bin.lhs.reg_sz, 0x80, 0x83, false, ret.code, bc->bin.lhs.reg == 4);
			ret.code.emplace_back(inst);
			ret.code.emplace_back(bc->bin.rhs.u8);
		}

	}
}
char FromAsmRegToWasmReg(unsigned char bc_reg)
{
	switch(bc_reg)
	{
	case 0:
		return 0;
	case 1:
		return 1;
	case 2:
		return 2;
	case 3:
		return 3;
	case 4:
		return 4;
	case 5:
		return 5;
	case 6:
		return 6;
	case 7:
		return 7;
	case 0x80:
		return 8;
	case 0x81:
			return 9;
	case 10:
		return 10;
	case 11:
		return 11;
	case 12:
		return 12;
	case 13:
		return 13;
	default:

		ASSERT(false)
	}
	return -1;
}
#define PRE_X64_RSP_REG 5
char FromBCRegToAsmReg(char bc_reg)
{
	switch(bc_reg)
	{
	case 0:
		return 0;
	case 1:
		return 1;
	case 2:
		return 2;
	case 3:
		return 3;
	case 4:
		return 6;
	case 5:
		return 4;
	case 6:
		return 1;
	case 7:
		return 2;
	case 8:
		return 0 | (1 << 7);
	case 9:
		return 1 | (1 << 7);
	case 32:
		return 6;
	case 33:
		return 7;
	case 34:
		return 5;
	default:

		ASSERT(false)
	}
	return -1;
}
char MakeModRM(bool has_disp, int disp, char rm, char reg)
{
	char ret;
	if(has_disp)
	{
		if(disp == 0)
		{
			ret = ((reg)  << 3) | (rm);
		}
		else if((unsigned int)disp < DISP_BYTE_MAX)
		{
			ret = (1 << 6) | ((reg)  << 3) | (rm );
		}
		else
		{
			ret = (2 << 6) | ((reg )  << 3) | (rm);
		}
	}
	else
	{
		ret = (3 << 6) | ((reg & 0xf)  << 3) | (rm & 0xf);
	}
	return ret;
}
void AddPreMemInsts(char size, char byte, char greater_byte, char is_rex, own_std::vector<unsigned char> &code, bool add_rsp_op)
{
#define REX_BYTE \
		if(add_rsp_op && is_rex == 0)\
			code.emplace_back(0x40);\
		else if(is_rex == 1)\
			code.emplace_back(0x44);\
		else if(is_rex == 2)\
			code.emplace_back(0x41);\
		else if(is_rex == 3)\
			code.emplace_back(0x45);

	// is_rex contains the regs that are rex
	// 1 means the rhs is rex
	// 2 means the lhs is rex
	// 3 means the both are
	switch(size)
	{
	case 1:
		REX_BYTE

		code.emplace_back(byte);
	break;
	case 2:
		code.emplace_back(0x66);
		REX_BYTE
		code.emplace_back(greater_byte);
	break;
	case 4:
		REX_BYTE
		code.emplace_back(greater_byte);
	break;
	case 8:
		if(is_rex == 0)
			code.emplace_back(0x48);
		else if(is_rex == 1)
			code.emplace_back(0x4c);
		else if(is_rex == 2)
			code.emplace_back(0x49);
		else if(is_rex == 3)
			code.emplace_back(0x4d);
		
		code.emplace_back(greater_byte);
	break;
	default:
		ASSERT(false)
	break;
	}
}
void AddModRM(bool has_disp, int disp, char rm, char reg, machine_code& ret, short sib = 0)
{
	char mod_rm = MakeModRM(has_disp, disp, rm, reg);

	ret.code.emplace_back(mod_rm);

	if (rm == 4)
	{
		if(sib != 0)
		{
			unsigned char mul_idx = (sib >> 4) & 0xf;
			unsigned char reg = sib & 0xf;
			unsigned char sib = (mul_idx << 6) | (4 << 3) | reg;
			ret.code.emplace_back(sib);
		}
		else
			ret.code.emplace_back(0x24);
	}
}
void AddImm(long long val, char sz, machine_code& ret)
{
	// max imm to add is four bytes
	sz = sz <= 4 ? sz : 4;
	EmplaceValueToCharVector(ret.code, val, sz);
}
void CreateMemToReg(byte_code *bc, char byte, char greater_byte, bool is_rex_param, machine_code &ret, char base_reg = 5)
{
	base_reg = FromBCRegToAsmReg(bc->bin.rhs.reg);
	char reg = FromBCRegToAsmReg(bc->bin.lhs.reg);
	bool is_rex = IS_FLAG_ON(reg, 0x80);

	bc->bin.rhs.reg = base_reg;
	bc->bin.lhs.reg = reg;

	// even though if it's rex on the lhs, when we're dealing with rm, the rex will
	// as if it we at the rhs, that's why we're not shifting it one bit to the right (is_rex << 1)
	AddPreMemInsts(bc->bin.lhs.reg_sz, byte, greater_byte, ((char)is_rex), ret.code);
	//ret.code.emplace_back(byte);

	AddModRM(true, bc->bin.rhs.voffset, base_reg, reg, ret);
	if(bc->bin.rhs.voffset > 0)
		AddImm(bc->bin.rhs.voffset, bc->bin.rhs.voffset < 0x80 ? 1 : 4, ret);
}
void CreateRegToMem(byte_code* bc, char byte, char greater_byte, machine_code& ret, char base_reg = 5)
{
	base_reg = FromBCRegToAsmReg(bc->bin.lhs.reg);


	char reg = FromBCRegToAsmReg(bc->bin.rhs.reg);
	
	bc->bin.lhs.reg = base_reg;
	bc->bin.rhs.reg = reg;

	bool is_rex = IS_FLAG_ON(reg, 0x80);
	AddPreMemInsts(bc->bin.lhs.reg_sz, byte, greater_byte, is_rex, ret.code);
	//ret.code.emplace_back(byte);
	AddModRM(true, bc->bin.lhs.voffset, base_reg, reg & 0xf, ret, bc->bin.lhs.sib);


	if(bc->bin.lhs.voffset > 0)
		AddImm(bc->bin.lhs.voffset, bc->bin.lhs.voffset < DISP_BYTE_MAX ? 1 : 4, ret);
}
void CreateMemToMem(byte_code *bc, char byte, char greater_byte, machine_code &ret)
{
	byte_code aux = *bc;
		
	aux.bin.lhs.reg = 0;
	aux.bin.lhs.reg_sz = bc->bin.rhs.reg_sz;
	aux.bin.rhs.reg = bc->bin.rhs.reg;
	aux.bin.rhs.reg_sz = bc->bin.rhs.reg_sz;
	aux.bin.rhs.voffset = bc->bin.rhs.voffset;

	CreateMemToReg(&aux, 0x8a, 0x8b, false, ret);
	aux.bin.rhs.reg = 0;
	aux.bin.rhs.reg_sz = bc->bin.rhs.reg_sz;
	aux.bin.lhs.reg = bc->bin.lhs.reg;
	aux.bin.lhs.reg_sz = bc->bin.lhs.reg_sz;
	aux.bin.lhs.voffset = bc->bin.lhs.voffset;
	CreateRegToMem(&aux, byte, greater_byte, ret);
}
void CreateStoreImmToMem(byte_code *bc, machine_code &ret)
{
	char base_reg = FromBCRegToAsmReg(bc->bin.lhs.reg);

	AddPreMemInsts(bc->bin.lhs.reg_sz, 0xc6, 0xc7, false, ret.code);
	AddModRM(true, bc->bin.lhs.voffset, base_reg, 0, ret);
	// mem offset first
	if(bc->bin.lhs.voffset != 0)
		AddImm(bc->bin.lhs.voffset, (unsigned int)(bc->bin.lhs.voffset) < DISP_BYTE_MAX ? 1 : 4, ret);
	AddImm(bc->bin.rhs.s32, bc->bin.lhs.reg_sz, ret);
}
void CreateImmToMem(byte_code *bc, char byte, machine_code &ret, char base_reg = 5)
{
	base_reg = FromBCRegToAsmReg(bc->bin.lhs.reg);

	if (bc->bin.rhs.u64 <= 0xff)
		AddPreMemInsts(bc->bin.lhs.reg_sz, 0x80, 0x83, false, ret.code);
	else
		AddPreMemInsts(bc->bin.lhs.reg_sz, 0x80, 0x81, false, ret.code);
	
	//ret.code.emplace_back(byte);

	AddModRM(true, bc->bin.lhs.voffset, base_reg, byte, ret);
	//char mod_rm = MakeModRM(true, bc->bin.lhs.voffset, base_reg, byte);
	//ret.code.emplace_back(mod_rm);
	
	if(bc->bin.lhs.voffset != 0)
		// adding displacement
		AddImm(bc->bin.lhs.voffset, ((unsigned int)bc->bin.lhs.voffset) < DISP_BYTE_MAX ? 1 : 4, ret);

	// adding imm
	AddImm(bc->bin.rhs.u64, bc->bin.rhs.u64 <= 0xff ? 1 : 4, ret);

}
void AddJump(byte_code *bc, char jmp, machine_code& ret)
{
	unsigned int offset = bc->val * 8;
	if (offset <= 0x80)
	{
		ret.jmp_rels.emplace_back(jmp_rel(1, ret.code.size() + 1, bc));

		ret.code.emplace_back(jmp);
		ret.code.emplace_back((char)offset);
	}
	else
	{
		ret.jmp_rels.emplace_back(jmp_rel(4, ret.code.size() + 2, bc));

		ret.code.emplace_back(0x0f);
		ret.code.emplace_back(jmp + 0x10);
		AddImm(offset, 4, ret);
	}
}
void StoreMemToMem(byte_code *bc, int dst_offset, machine_code &ret)
{
	auto prev_bin = bc->bin;
	bc->bin.lhs.reg = 0;
	bc->bin.lhs.reg_sz = 8;
	CreateMemToReg(&*bc, 0x8a, 0x8b, false, ret);

	bc->bin.lhs.reg = 5;
	bc->bin.lhs.voffset = dst_offset;
	//bc->bin.lhs.var_size = 4;
	bc->bin.rhs.reg = 0;
	bc->bin.rhs.reg_sz = 8;
	CreateRegToMem(&*bc, 0x88, 0x89, ret);

	bc->bin = prev_bin;
}
void ResolveJmpInsts(machine_code *ret)
{
	FOR_VEC(j, ret->jmp_rels)
	{
		unsigned int dst_offset = j->dst_bc->machine_code_idx;
		if(j->jmp_inst_size == 1)
		{
			short diff = dst_offset - (j->src_inst + 1);
			char *to_fill = (char *)&ret->code[j->src_inst];
			*to_fill = diff;
		}
		else if(j->jmp_inst_size == 4)
		{
			int diff = dst_offset - (j->src_inst + 4);
			int *to_fill = (int *)&ret->code[j->src_inst];
			*to_fill = diff;
		}
		else
		{
			ASSERT(false)
		}
	}
}
void CreateSSERegToSSEReg(byte_code *bc, char op, machine_code *ret)
{
	unsigned char src = bc->bin.lhs.reg;
	unsigned char dst = bc->bin.rhs.reg;
	ret->code.emplace_back(0xf3);
	ret->code.emplace_back(0x0f);
	ret->code.emplace_back(op);
	char modrm = (3 << 6) | (dst & 0xf) | (src << 3);
	ret->code.emplace_back(modrm);
}
void CreateMemToSSE(byte_code* bc, char op, machine_code* ret, char reg_base = 5)
{
	char dst = bc->bin.lhs.reg;
	reg_base = FromBCRegToAsmReg(bc->bin.rhs.reg);

	ret->code.emplace_back(0xf3);
	ret->code.emplace_back(0x0f);
	ret->code.emplace_back(op);
	AddModRM(true, bc->bin.rhs.voffset, reg_base, dst & 0xf, *ret);
	if(bc->bin.rhs.voffset != 0)
		AddImm(bc->bin.rhs.voffset, (unsigned int) bc->bin.rhs.voffset < DISP_BYTE_MAX ? 1 : 4, *ret);
}
void CreateSSERegToMem(byte_code *bc, char op, machine_code *ret, char reg_base = 4, bool mov_mem_to_reg = true)
{
	// if the instruction isn't a mov to mem, we need to first transfer the mem to a reg, perform the op and then mov it to mem
	if(op != 0x11)
	{
		// mem
		auto last_lhs = bc->bin.lhs;
		// src_reg
		auto last_rhs = bc->bin.rhs;

		// movss xmm5, mem
		bc->bin.rhs = last_lhs;
		bc->bin.lhs.reg = last_lhs.reg;

		// if the lhs is a rm, we dont need to mov into a register 
		if (mov_mem_to_reg)
			CreateMemToSSE(bc, 0x10, ret);
		else
			CreateMemToSSE(bc, 0x10, ret, bc->bin.rhs.reg);
		

		// sseop xmm5, src_reg
		bc->bin.lhs.reg = last_lhs.reg;
		bc->bin.rhs = last_rhs;
		CreateSSERegToSSEReg(bc, op, ret);

		
		// finally we can move the src_reg to mem
		// movss mem, src_reg
		bc->bin.lhs = last_lhs;
		bc->bin.rhs.reg = last_lhs.reg;
		CreateSSERegToMem(bc, 0x11, ret, last_lhs.reg);
	}
	else
	{
		char src =  bc->bin.rhs.reg;
		char dst = FromBCRegToAsmReg(bc->bin.lhs.reg);
		ret->code.emplace_back(0xf3);
		ret->code.emplace_back(0x0f);
		ret->code.emplace_back(op);

		AddModRM(true, bc->bin.lhs.voffset, dst, src & 0xf, *ret);
		if(bc->bin.lhs.voffset != 0)
			AddImm(bc->bin.lhs.voffset, ((unsigned int)bc->bin.lhs.voffset) < DISP_BYTE_MAX ? 1 : 4, *ret);
	}
}

void Create0FMemToReg(byte_code *bc, char op, machine_code *ret)
{
	char dst = bc->bin.lhs.reg;
	auto reg_base = FromBCRegToAsmReg(bc->bin.rhs.reg);

	AddPreMemInsts(8, 0x0f, 0x0f, false, ret->code);

	if (bc->bin.rhs.reg_sz == 2)
		ret->code.emplace_back(op + 1);

	else if(bc->bin.rhs.reg_sz == 1)
		ret->code.emplace_back(op);

	else
		ASSERT(false)

	AddModRM(true, bc->bin.rhs.voffset, reg_base, dst & 0xf, *ret);
	if(bc->bin.rhs.voffset != 0)
		AddImm(bc->bin.rhs.voffset, (unsigned int) bc->bin.rhs.voffset < DISP_BYTE_MAX ? 1 : 4, *ret);

}
/*
own_std::vector<char> AsmDebugStr(unsigned char* code, own_std::vector<byte_code>* bcs)
{
	ud_t ud_obj;

	ud_init(&ud_obj);

	ud_set_mode(&ud_obj, 64);
	ud_set_syntax(&ud_obj, UD_SYN_INTEL);

	//
	//printf("\t%s\n", );

	own_std::vector<char> ret;
	int idx = 0;
	FOR_VEC(bc, *bcs)
	{
		char* inst;
		switch (bc->type)
		{
		case COMMENT:
		{
			ret.emplace_back('\n');
			InsertIntoCharVector(&ret, bc->name, strlen(bc->name));

		}break;
		default:
			char addr[16];
			snprintf(addr, 12, "%x", (unsigned int)bc->machine_code_idx);
			InsertIntoCharVector(&ret, (void*)addr, strlen(addr));

			ret.emplace_back('\t');
			ud_set_input_buffer(&ud_obj, (unsigned char*)&code[bc->machine_code_idx], 16);
			ud_disassemble(&ud_obj);
			inst = (char*)ud_insn_asm(&ud_obj);
			InsertIntoCharVector(&ret, (void*)inst, strlen(inst));
			
		}
		idx++;
		ret.emplace_back('\n');
	}
	return ret;
}
*/

void AddLeaInst(machine_code &ret, char reg_dst)
{
	ret.code.emplace_back(0x48);
	ret.code.emplace_back(0x8d);
	ret.code.emplace_back(0x5 | (reg_dst << 3));
	AddImm(0, 4, ret);
}
//mov rax, rcx
//mov rcx, qword[rax]
//mov rdx, qword[rax + 8]
//mov r8, qword[rax + 16]
//mov r9, qword[rax + 24]

char *distribute_regs_from_interpreter_bytes= "\x48\x89\xC8"
                  "\x48\x8B\x08"
                  "\x48\x8B\x50\x08"
                  "\x4C\x8B\x40\x10"
                  "\x4C\x8B\x48\x18";
void MovImmToReg(machine_code &m, short reg, char reg_sz, long long imm)
{
	char base_reg = FromBCRegToAsmReg(reg);
	bool reg_is_rex = IS_FLAG_ON(base_reg, 0x800);
	AddPreMemInsts(reg_sz, 0xc6, 0xc7, reg_is_rex, m.code);
	m.code.emplace_back(0xc0 + (char)(base_reg & 0xf));
	AddImm(imm, reg_sz, m);

}

int GetArgRegIdx(int reg)
{
	short final_reg = 0;
	switch (reg)
	{
	case 0:
		final_reg = 1;
		break;
	case 1:
		final_reg = 2;
		break;
	case 2:
		final_reg = 1 | (1 << 7);
		break;
	case 3:
		final_reg = 2 | (1 << 7);
		break;
	default:
		final_reg = reg;
	}
	return final_reg;

}
void GenX64(lang_state *lang_stat, own_std::vector<byte_code> &bcodes, machine_code& ret)
{
#define CHANGE_JMP_DST_BC ret.jmp_rels.back().dst_bc = &bcodes[i + bc->val + 1];
	int i = 0;


	FOR_VEC(bc, bcodes)
	{

		char* data = (char*)ret.code.data();
		bc->machine_code_idx = ret.code.size();
		switch(bc->type)
		{
		case BEGIN_FUNC:
		{
			func_decl* fdecl = bc->fdecl;
			fdecl->for_interpreter_code_start_idx = ret.code.size();

			int on_stack_args = (max(fdecl->args.size() - 4, 0));
			ret.code.insert(ret.code.end(), (unsigned char *)distribute_regs_from_interpreter_bytes, (unsigned char *)distribute_regs_from_interpreter_bytes + strlen(distribute_regs_from_interpreter_bytes));
			if (on_stack_args)
			{
				for (int i = 0; i < on_stack_args; i++)
				{
					//mov rbx, qword[rax + 4]
					//mov qword[rsp + 32], rbx
					char aux[] = {0x48, 0x8B, 0x58, 0x00, 0x48, 0x89, 0x5C, 0x24, 0x00};
					aux[3] = 32 + i * 8;
					aux[8] = 32 + (i + 1) * 8;

					ret.code.insert(ret.code.end(), (unsigned char *)aux, (unsigned char *)aux + strlen(aux));
				}
			}

			fdecl->code_start_idx = ret.code.size();

		}break;
		case ASSIGN_FUNC_SIZE:
		{
			//bc->fdecl->code_size = (ret.code.size() + sum_of_onter_insts) - bc->fdecl->code_start_idx;
		}break;
		case CVTSD_MEM_2_SS:
		{
			Create0FMemToReg(&*bc, 0x2a, &ret);
		}break;
		case CVTSD_REG_2_SS:
		{
			char mod = MakeModRM(false, 0, bc->bin.lhs.reg, bc->bin.rhs.reg);
			ret.code.emplace_back(0xf3);
			ret.code.emplace_back(0x0f);
			ret.code.emplace_back(0x2a);
			ret.code.emplace_back(mod);
		}break;
		case INT3:
			ret.code.emplace_back(0xcc);
		break;
		case MOVSX_R:
		{
			char mod = MakeModRM(false, 0, bc->bin.lhs.reg, bc->bin.rhs.reg);
			if(bc->bin.rhs.reg_sz == 4)
			{
				ret.code.emplace_back(0x48);
				ret.code.emplace_back(0x63);
				ret.code.emplace_back(mod);
			}
			else
			{
				char i_sz = bc->bin.rhs.reg_sz == 1 ? 0xbe : 0xbf;

				ret.code.emplace_back(0x48);
				ret.code.emplace_back(0x0f);
				ret.code.emplace_back(i_sz);
				ret.code.emplace_back(mod);

			}
		}break;
		case MOVZX_R:
		{
			char mod = MakeModRM(false, 0, bc->bin.lhs.reg, bc->bin.rhs.reg);
			if(bc->bin.rhs.reg_sz == 4)
			{
				char lhs_r = bc->bin.lhs.reg;
				// mov edi, rhs
				bc->bin.lhs.reg = 7;
				bc->bin.lhs.reg_sz = 4;
				bc->bin.rhs.reg_sz = 4;
				bc->bin.rhs.reg_sz = 4;
				CreateRegToReg(&*bc, 0x88, 0x89, &ret);

				// mov lhs, edi
				bc->bin.lhs.reg = lhs_r;
				bc->bin.lhs.reg_sz = 4;
				bc->bin.rhs.reg_sz = 7;
				bc->bin.rhs.reg_sz = 4;
				CreateRegToReg(&*bc, 0x88, 0x89, &ret);

			}
			else
			{
				char i_sz = bc->bin.rhs.reg_sz == 1 ? 0xb6 : 0xb7;

				ret.code.emplace_back(0x48);
				ret.code.emplace_back(0x0f);
				ret.code.emplace_back(i_sz);
				ret.code.emplace_back(mod);

			}
		}break;
		case MOVSX_M:
		{
			char mod = MakeModRM(false, 0, 4, bc->bin.lhs.reg);
			if (bc->bin.rhs.reg_sz == 4)
			{
				CreateMemToReg(&*bc, 0x63, 0x63, false, ret);
				//ret.code.emplace_back(0x48);
				//ret.code.emplace_back(0x63);
				//ret.code.emplace_back(mod);
			}
			else
				Create0FMemToReg(&*bc, 0xbe, &ret);
			
		}break;
		case MOVZX_M:
		{
			Create0FMemToReg(&*bc, 0xb6, &ret);
		}break;
		case RELOC:
		{
			bool is_rel_func = bc->rel.type == rel_type::REL_FUNC;
			bool is_get_func_addr = bc->rel.type == rel_type::REL_GET_FUNC_ADDR;

			if (is_rel_func || is_get_func_addr)
			{
				auto fdecl = bc->rel.call_func;
				
				if(IS_FLAG_ON(fdecl->flags, FUNC_DECL_INTERNAL))
				{

					ASSERT(lang_stat->internal_funcs_addr.find(fdecl->name.c_str()) != lang_stat->internal_funcs_addr.end())
				}
				else
				{
					auto found_ptr_func = IsThereAFunction(lang_stat, (char *)bc->rel.call_func->name.c_str());

					// asserting that the function was already compiled
					ASSERT(found_ptr_func && IS_FLAG_ON(fdecl->flags, FUNC_DECL_CODE_WAS_GENERATED))

				}

				int offset_addr = is_rel_func ? 1 : 3;
				auto fdecl_flags = bc->rel.call_func->flags;

				// check if function is defined by the compiler, by means of testing if the fdecl has a body
				if(!IS_FLAG_ON(fdecl_flags, FUNC_DECL_EXTERN) 
					&& !IS_FLAG_ON(fdecl_flags, FUNC_DECL_IS_OUTSIDER)
					&& !IS_FLAG_ON(fdecl_flags, FUNC_DECL_LINK_NAME))
				{
					ret.call_rels.emplace_back(call_rel(ret.code.size() + offset_addr, bc->rel.call_func));
				}
				else
					ret.rels.emplace_back(machine_reloc(INSIDE_FUNC, ret.code.size() + offset_addr, bc->rel.name));

				if(is_rel_func)
				{
					ret.code.emplace_back(0xe8);
					AddImm(0, 4, ret);
				}
				else
					AddLeaInst(ret, bc->rel.reg_dst);

			}
			else if (bc->rel.type == rel_type::REL_TYPE)
			{
				std::string name = std::string("$$") + bc->rel.name;

				// puttinf the name into the heap
				char *new_str = std_str_to_heap(lang_stat, &name);

				ret.rels.emplace_back(machine_reloc(machine_rel_type::TYPE_DATA, ret.code.size() + 3, new_str));

				ASSERT((unsigned char)bc->rel.reg_dst < 7)

				// emplacing a lea instruction here
				AddLeaInst(ret, bc->rel.reg_dst);
				/*
				ret.code.emplace_back(0x48);
				ret.code.emplace_back(0x8d);
				ret.code.emplace_back(0x5 | (bc->rel.reg_dst << 3));
				AddImm(0, 4, ret);
				*/

			}
			else if (bc->rel.type == rel_type::REL_DATA)
			{
				char* data_sym_name = (char*)AllocMiscData(lang_stat, 16);
				snprintf(data_sym_name, 16, "$%d", ret.generated_data_symbols++);
				
				ret.symbols.emplace_back(machine_sym(lang_stat, machine_sym_type::SYM_DATA, bc->rel.offset, data_sym_name));
				// float 
				if(IS_FLAG_ON(bc->rel.reg_dst, 0x40))
				{
					ret.rels.emplace_back(machine_reloc(machine_rel_type::DATA, ret.code.size() + 4, data_sym_name));

					// movssinstruction here
					ret.code.emplace_back(0xf3);
					ret.code.emplace_back(0x0f);
					ret.code.emplace_back(0x10);
					ret.code.emplace_back(0x5 | ((bc->rel.reg_dst &0xf) << 3));
					AddImm(0, 4, ret);
				}
				else
				{
					ret.rels.emplace_back(machine_reloc(machine_rel_type::DATA, ret.code.size() + 3, data_sym_name));

					// emplacing a lea instruction here
					AddLeaInst(ret, bc->rel.reg_dst);
					/*
					ret.code.emplace_back(0x48);
					ret.code.emplace_back(0x8d);
					ret.code.emplace_back(0x5 | (bc->rel.reg_dst << 3));
					AddImm(0, 4, ret);
					*/
				}
			}
		}break;
		case INST_CALL_OUTSIDER:
		{
			
			machine_rel_type r_type = bc->out_func.is_link_name ? DLL_FUNC :DLL_FUNC_NO_IMP_ADDING; 

			ret.rels.emplace_back(machine_reloc(DLL_FUNC, ret.code.size() + 2, bc->name));

			ret.code.emplace_back(0xff);
			ret.code.emplace_back(0x15);
			AddImm(0, 4, ret);
		}break;
		case JMP_E:
			//int jmp_sz = (bc->val * 4) > 0xff ? 4 : 1;
			AddJump(&*bc, 0x74, ret);
			CHANGE_JMP_DST_BC
			//ret.jmp_rels.emplace_back(jmp_sz
			break;
		case JMP_NE:
			AddJump(&*bc, 0x75, ret);
			CHANGE_JMP_DST_BC
			break;
		//unsigned
		case JMP_B:
			AddJump(&*bc, 0x72, ret);
			CHANGE_JMP_DST_BC
			break;
		case JMP_BE:
			AddJump(&*bc, 0x76, ret);
			CHANGE_JMP_DST_BC
			break;
		case JMP_A:
			AddJump(&*bc, 0x77, ret);
			CHANGE_JMP_DST_BC
			break;
		case JMP_AE:
			AddJump(&*bc, 0x73, ret);
			CHANGE_JMP_DST_BC
		break;
		//signed
		case JMP_L:
			AddJump(&*bc, 0x7c, ret);
			CHANGE_JMP_DST_BC
			break;
		case JMP_LE:
			AddJump(&*bc, 0x7e, ret);
			CHANGE_JMP_DST_BC
			break;
		case JMP_G:
			AddJump(&*bc, 0x7d, ret);
			CHANGE_JMP_DST_BC
			break;
		case JMP_GE:
			AddJump(&*bc, 0x7d, ret);
			CHANGE_JMP_DST_BC
		break;
		case MOV_F_2_REG_PARAM:
		{
			if (bc->bin.lhs.reg <= 9)
				CreateSSERegToSSEReg(&*bc, 0x10, &ret);
			else
				CreateSSERegToMem(&*bc, 0x11, &ret);
		}break;
		case MOV_R_2_SSE:
		case MOV_SSE_2_R:
		{
			CreateSSERegToSSEReg(&*bc, 0x2c, &ret);
		}break;
		case MOV_SSE_2_SSE:
		{
			CreateSSERegToSSEReg(&*bc, 0x10, &ret);
			//CreateMemToSSE(&*bc, 0x10, &ret);
		}break;
		case MOV_M_2_SSE:
		{
			CreateMemToSSE(&*bc, 0x10, &ret);
		}break;
		
		case MOV_SSE_2_RM:
			CreateSSERegToMem(&*bc, 0x11, &ret, bc->bin.lhs.reg, false);
		break;
		case MOV_SSE_2_MEM:
		{
			CreateSSERegToMem(&*bc, 0x11, &ret);
		}break;
		case MOV_SSE_2_REG_PARAM:
		{
			if (bc->bin.lhs.reg <= 9)
			{
				bc->bin.lhs.reg = bc->bin.lhs.reg - 6;
				CreateSSERegToSSEReg(&*bc, 0x10, &ret);
			}
			else
			{
				bc->bin.lhs.reg = 5;
				CreateSSERegToMem(&*bc, 0x11, &ret);
			}
		}break;
		case POP_REG_PARAM:
		{
			if (bc->bin.lhs.reg <= 9)
			{
				CreateMemToReg(&*bc, 0x8a, 0x8b, false, ret);
			}
			else
			{
				StoreMemToMem(&*bc, bc->bin.rhs.voffset, ret);
			}
		}break;
		case PUSH_REG_PARAM:
		{
			if (bc->bin.rhs.reg <= 9)
			{
				CreateRegToMem(&*bc, 0x88, 0x89, ret);
			}
			else
			{
				StoreMemToMem(&*bc, bc->bin.lhs.voffset, ret);
			}
		}break;
		case MOV_R_2_REG_PARAM:
		{
			short final_reg = GetArgRegIdx(bc->bin.lhs.reg);
			if (bc->bin.lhs.reg < 4)
			{
				char base_reg = final_reg;
				bool base_reg_is_rex = IS_FLAG_ON(base_reg, 0x800);

				char src_reg = FromBCRegToAsmReg(bc->bin.rhs.reg);
				bool src_reg_is_rex = IS_FLAG_ON(src_reg, 0x800);

				char rex = ((char)base_reg_is_rex << 1) | ((char)src_reg_is_rex);
				AddPreMemInsts(bc->bin.lhs.reg_sz, 0x88, 0x89, rex, ret.code);

				base_reg &= 0xf;
				src_reg &= 0xf;
				char inst = (3 << 6) | (base_reg) | (src_reg << 3);
				ret.code.emplace_back(inst);
			}
			if (bc->bin.lhs.reg > 9)
			{
				char stack_reg = (final_reg) * 8 + 32;
				auto bin = bc->bin;
				bc->bin.lhs.reg = 5;
				bc->bin.lhs.voffset  = stack_reg;
				bc->bin.lhs.var_size = 8;
				CreateRegToMem(&*bc, 0x88, 0x89, ret);
				bc->bin = bin;
			}
		}break;
		case MOV_M_2_REG_PARAM:
		{
			short final_reg = GetArgRegIdx(bc->bin.lhs.reg);
			if (bc->bin.lhs.reg < 4)
			{
				bc->bin.lhs.reg = final_reg;
				CreateMemToReg(&*bc, 0x8a, 0x8b, false, ret);
			}
			else
			{
				char stack_reg = (short)(stack_reg * 8 + 32);
				StoreMemToMem(&*bc, stack_reg * 8 + 32, ret);
			}
		}break;
		case MOV_I_2_REG_PARAM:
		{
			short final_reg = GetArgRegIdx(bc->bin.lhs.reg);
			if (bc->bin.lhs.reg < 4)
			{
				char dst_reg = final_reg;
				bool reg_is_rex = IS_FLAG_ON(dst_reg, 0x800);
				AddPreMemInsts(bc->bin.lhs.reg_sz, 0xc6, 0xc7, ((char)reg_is_rex) << 1, ret.code);
				ret.code.emplace_back(0xc0 + (char)(dst_reg & 0xf));
				AddImm(bc->bin.rhs.u64, bc->bin.lhs.reg_sz, ret);
			}
			else
			{
				char stack_reg = final_reg;
				bc->bin.lhs.voffset = stack_reg * 8 + 32;
				bc->bin.lhs.var_size = bc->bin.lhs.reg_sz;
				bc->bin.lhs.reg = 5;
				CreateStoreImmToMem(&*bc, ret);
			}
		}break;
		case STORE_REG_PARAM:
		{
			if ((bc->bin.rhs.reg & 0xf)<= 9)
			{
				bool is_sse = IS_FLAG_ON(bc->bin.rhs.reg, 0x10);
				if (is_sse)
				{
					bc->bin.rhs.reg &= 0xf;
					CreateSSERegToMem(&*bc, 0x11, &ret);
				}
				else
					CreateRegToMem(&*bc, 0x88, 0x89, ret);
			}
		}break;
		case JMP:
		{
			int jmp = (int)bc->val * 4;
			if ((unsigned int)jmp <= 0x80)
			{
				ret.jmp_rels.emplace_back(jmp_rel(1, ret.code.size() + 1, &*bc));
				CHANGE_JMP_DST_BC

				ret.code.emplace_back(0xeb);
				ret.code.emplace_back(0x00);
			}
			else
			{
				ret.jmp_rels.emplace_back(jmp_rel(4, ret.code.size() + 1, &*bc));
				CHANGE_JMP_DST_BC

				ret.code.emplace_back(0xe9);

				ret.code.emplace_back(0x00);
				ret.code.emplace_back(0x00);
				ret.code.emplace_back(0x00);
				ret.code.emplace_back(0x00);
			}
		}break;


		case CMP_R_2_M:
		{
			CreateRegToMem(&*bc, 0x38, 0x39, ret);
		}break;
		case CMP_R_2_R:
		{
			CreateRegToReg(&*bc, 0x38, 0x39, &ret);
		}break;
		case CMP_I_2_RM:
		{
			CreateImmToMem(&*bc, 7, ret);
		}break;
		//
		case CMP_MEM_2_SSE:
		{
			// we moving the mem to reg 4, so the lhs sse must be a different reg
			ASSERT(bc->bin.rhs.reg != 4)

			auto last_lhs = bc->bin.lhs;
			
			// first we're moving the mem to xmm4
			bc->bin.lhs.reg = 4;

			// movss xmm4, mem
			CreateMemToSSE(&*bc, 0x10, &ret);

			bc->bin.lhs = last_lhs;
			bc->bin.rhs.reg = 4;

			// comiss xmm?, xmm4
			Create0FMemToReg(&*bc, 0x2f, &ret);
		}break;
		case CMP_SSE_2_MEM:
			// not handled
			ASSERT(false)
			CreateSSERegToMem(&*bc, 0x58, &ret);
		break;
		case CMP_SSE_2_RMEM:
			// not handled
			ASSERT(false)
			break;
		case CMP_SSE_2_SSE:
		{
			char mod = MakeModRM(false, 0, bc->bin.rhs.reg, bc->bin.lhs.reg);

			ret.code.emplace_back(0x0f);
			ret.code.emplace_back(0x2f);
			ret.code.emplace_back(mod);
		}break;
		//
		case CMP_I_2_M:
		{
			CreateImmToMem(&*bc, 7, ret);
		}break;
		case CMP_M_2_R:
			CreateMemToReg(&*bc, 0x3a, 0x3b, false, ret);
			break;
		case CMP_I_2_R:
			CreateImmToReg(0x3c, 0x3d, 7, &*bc, ret);
			break;

		case STORE_RM_2_R:
		case INST_LEA:
		{
			char base_reg = FromBCRegToAsmReg(bc->bin.rhs.lea.reg_base);
			char dst_reg = FromBCRegToAsmReg(bc->bin.rhs.lea.reg_dst);

			AddPreMemInsts(bc->bin.rhs.lea.size, 0x8d, 0x8d, false, ret.code);
			//ret.code.emplace_back(byte);

			AddModRM(true, bc->bin.rhs.lea.offset, base_reg, dst_reg, ret);
			if(bc->bin.rhs.lea.offset != 0)
				AddImm(bc->bin.rhs.lea.offset, ((unsigned int)bc->bin.rhs.lea.offset) < DISP_BYTE_MAX ? 1 : 4, ret);
		}break;
		case COMMENT:
		{
			/*if (f->name == "it_init{entity}")
				int a = 0;
				*/
		}
			break;
		case MOV_R:
		{
			CreateRegToReg(&*bc, 0x88, 0x89, &ret);
		}break;
		case MOV_RM:
		{
			CreateMemToReg(&*bc, 0x8a, 0x8b, false, ret, bc->bin.rhs.reg);
		}break;
		case MOV_M:
		{
			CreateMemToReg(&*bc, 0x8a, 0x8b, false, ret);
		}break;
		case STORE_R_2_RM:
		{
			CreateRegToMem(&*bc, 0x88, 0x89, ret, bc->bin.lhs.reg);
		}break;
		case STORE_RM_2_M:
		case STORE_R_2_M:
		{

			CreateRegToMem(&*bc, 0x88, 0x89, ret);

		}break;
		case STORE_I_2_M:
		{
			CreateStoreImmToMem(&*bc, ret);
		}break;
		case REP_B:
		{
			ret.code.emplace_back(0xf3);
			ret.code.emplace_back(0xa4);
		}break;
		case NOT_M:
		{
			ASSERT(false)
		}break;
		case NOT_R:
		{
			char dst = FromBCRegToAsmReg(bc->bin.lhs.reg);
			AddPreMemInsts(bc->bin.lhs.reg_sz, 0xf6, 0xf7, false, ret.code);
			char mod = MakeModRM(false,0, dst, 2);
			ret.code.emplace_back(mod);
		}break;
		case NEG_M:
		{
			ASSERT(false)
		}break;
		case NEG_R:
		{
			char dst = FromBCRegToAsmReg(bc->bin.lhs.reg);
			AddPreMemInsts(bc->bin.lhs.reg_sz, 0xf6, 0xf7, false, ret.code);
			char mod = MakeModRM(false,0, dst, 3);
			ret.code.emplace_back(mod);
		}break;

		case MOD_M_2_R:
		{
			// xor rdx, rdx
			byte_code aux;
			aux.bin.lhs.reg = 2;
			aux.bin.lhs.reg_sz = 8;
			aux.bin.rhs.reg = 2;
			aux.bin.rhs.reg_sz = 8;
			CreateRegToReg(&aux, 0x30, 0x31, &ret);

			if (bc->bin.lhs.reg != 0)
			{
				// moving register to rax
				aux.bin.lhs.reg = 0;
				aux.bin.lhs.reg_sz = 8;
				aux.bin.rhs.reg = bc->bin.lhs.reg;
				aux.bin.rhs.reg_sz = bc->bin.lhs.reg_sz;
				CreateRegToReg(&aux, 0x88, 0x89, &ret);
			}


			// moving mem to rbx
			aux.bin.lhs.reg = 3;
			aux.bin.lhs.reg_sz = 8;
			aux.bin.rhs.reg = bc->bin.rhs.reg;
			aux.bin.rhs.reg_sz = bc->bin.rhs.reg_sz;
			aux.bin.rhs.voffset = bc->bin.rhs.voffset;
			CreateMemToReg(&aux, 0x8a, 0x8b, false, ret);

			MovImmToReg(ret, 3, 4, bc->bin.rhs.u64);

			// multiplying rax by src

			AddPreMemInsts(bc->bin.lhs.reg_sz, 0xf6, 0xf7, false, ret.code);
			char src = FromBCRegToAsmReg(bc->bin.lhs.reg);

			char mod = MakeModRM(false, 0, 3, 7);
			ret.code.emplace_back(mod);

			// moving the the remainign rdx to dst reg
			aux.bin.rhs.reg = 2;
			aux.bin.rhs.reg_sz = 8;
			aux.bin.lhs.reg = bc->bin.lhs.reg;
			aux.bin.lhs.reg_sz = bc->bin.lhs.reg_sz;
			CreateRegToReg(&aux, 0x88, 0x89, &ret);
		}break;
		case MOD_I_2_R:
		{
			// xor rdx, rdx
			byte_code aux;
			aux.bin.lhs.reg = 2;
			aux.bin.lhs.reg_sz = 8;
			aux.bin.rhs.reg = 2;
			aux.bin.rhs.reg_sz = 8;
			CreateRegToReg(&aux, 0x30, 0x31, &ret);

			if (bc->bin.lhs.reg != 0)
			{
				// moving register to rax
				aux.bin.lhs.reg = 0;
				aux.bin.lhs.reg_sz = 8;
				aux.bin.rhs.reg = bc->bin.lhs.reg;
				aux.bin.rhs.reg_sz = bc->bin.lhs.reg_sz;
				CreateRegToReg(&aux, 0x88, 0x89, &ret);
			}


			MovImmToReg(ret, 3, 4, bc->bin.rhs.u64);

			// multiplying rax by src

			AddPreMemInsts(bc->bin.lhs.reg_sz, 0xf6, 0xf7, false, ret.code);
			char src = FromBCRegToAsmReg(bc->bin.lhs.reg);

			char mod = MakeModRM(false, 0, 3, 7);
			ret.code.emplace_back(mod);

			// moving the the remainign rdx to dst reg
			aux.bin.rhs.reg = 2;
			aux.bin.rhs.reg_sz = 8;
			aux.bin.lhs.reg = bc->bin.lhs.reg;
			aux.bin.lhs.reg_sz = bc->bin.lhs.reg_sz;
			CreateRegToReg(&aux, 0x88, 0x89, &ret);
		}break;
		case DIV_R:
		{
			// multiplying rax by src
			AddPreMemInsts(bc->bin.lhs.reg_sz, 0xf6, 0xf7, false, ret.code);
			char src = FromBCRegToAsmReg(bc->bin.lhs.reg);

			char mod = MakeModRM(false,0, src, 7);
			ret.code.emplace_back(mod);
		}break;
		case DIV_MEM_2_SSE:
			CreateMemToSSE(&*bc, 0x5e, &ret);
			break;
		case DIV_SSE_2_MEM:
			CreateSSERegToMem(&*bc, 0x5e, &ret);
			break;
		case DIV_SSE_2_RMEM:
			CreateSSERegToMem(&*bc, 0x5e, &ret, bc->bin.lhs.reg, false);
			break;
		case DIV_SSE_2_SSE:
			CreateSSERegToSSEReg(&*bc, 0x5e, &ret);
			break;

		case XOR_MEM_2_SSE:
			CreateMemToSSE(&*bc, 0x57, &ret);
			break;
		case XOR_SSE_2_MEM:
			CreateSSERegToMem(&*bc, 0x57, &ret);
			break;
		case XOR_SSE_2_RMEM:
			CreateSSERegToMem(&*bc, 0x57, &ret, bc->bin.lhs.reg, false);
			break;
		case XOR_SSE_2_SSE:
		{
			char mod = MakeModRM(false, 0, bc->bin.lhs.reg, bc->bin.rhs.reg);
			ret.code.emplace_back(0x0f);
			ret.code.emplace_back(0x57);
			ret.code.emplace_back(mod);

		}break;

		case MUL_R_2_R:
		{
			char dst = FromBCRegToAsmReg(bc->bin.lhs.reg);
			dst &= 0xf;
			char src = FromBCRegToAsmReg(bc->bin.rhs.reg);
			src &= 0xf;

			
			// moving dst to rax
			bc->bin.lhs.reg = 0;
			bc->bin.rhs.reg = dst;

			if (bc->bin.lhs.reg != bc->bin.rhs.reg)
				CreateRegToReg(&*bc, 0x88, 0x89, &ret);
			

			// multiplying rax by src
			AddPreMemInsts(bc->bin.lhs.reg_sz, 0xf6, 0xf7, false, ret.code);

			//  I'm not sure why the third byte reg should be 4
			char mod = MakeModRM(false,0, src, 4);
			ret.code.emplace_back(mod);
		
			// moving rax to dst
			bc->bin.lhs.reg = dst;
			bc->bin.rhs.reg = 0;
			if (bc->bin.lhs.reg != bc->bin.rhs.reg)
				CreateRegToReg(&*bc, 0x88, 0x89, &ret);

		}break;
		case MUL_I_2_R:
		{
			char base_reg = FromBCRegToAsmReg(bc->bin.lhs.reg);

			base_reg &= 0xf;
			bool less_than_byte = bc->bin.rhs.u32 < 0x80;

			if(less_than_byte)
				AddPreMemInsts(bc->bin.lhs.reg_sz, 0x6b, 0x6b, false, ret.code);
			else
				AddPreMemInsts(bc->bin.lhs.reg_sz, 0x69, 0x69, false, ret.code);

			char r = (3 << 6) | (base_reg << 3) | base_reg;

			ret.code.emplace_back(r);

			AddImm(bc->bin.rhs.u32, less_than_byte ? 1 : 4, ret);
		}break;
		case MUL_MEM_2_SSE:
			CreateMemToSSE(&*bc, 0x59, &ret);
			break;
		case MUL_SSE_2_MEM:
			CreateSSERegToMem(&*bc, 0x59, &ret);
			break;
		case MUL_SSE_2_RMEM:
			CreateSSERegToMem(&*bc, 0x59, &ret, bc->bin.lhs.reg, false);
			break;
		case MUL_SSE_2_SSE:
			CreateSSERegToSSEReg(&*bc, 0x59, &ret);
			break;


		case MOV_I:
		{
				MovImmToReg(ret, bc->bin.lhs.reg, bc->bin.lhs.reg_sz, bc->bin.rhs.u64);
				/*
				char base_reg = FromBCRegToAsmReg(bc->bin.lhs.reg);
				bool reg_is_rex = IS_FLAG_ON(base_reg, 0x800);
				AddPreMemInsts(bc->bin.lhs.reg_sz, 0xc6, 0xc7, reg_is_rex, ret.code);
				ret.code.emplace_back(0xc0 + (char)(base_reg & 0xf));
				AddImm(bc->bin.rhs.u64, bc->bin.lhs.reg_sz, ret);
				*/
		}break;

		
		case MOV_ABS:
		{
				char base_reg = FromBCRegToAsmReg(bc->bin.lhs.reg);
				bool reg_is_rex = IS_FLAG_ON(base_reg, 0x800);
				AddPreMemInsts(8, 0xb8, 0xb8, reg_is_rex, ret.code);
				AddImm(bc->bin.rhs.u64, 4, ret);
				AddImm(bc->bin.rhs.u64 >> 32, 4, ret);
		}break;

		case AND_I_2_R:
			CreateImmToReg(0x24, 0x25, 4, &*bc, ret);
			break;
		case AND_R_2_R:
			CreateRegToReg(&*bc, 0x20, 0x21, &ret);
		break;


		case SUB_I_2_M:
			CreateImmToMem(&*bc, 0x5, ret);
			break;
		case SUB_R_2_M:
			CreateRegToMem(&*bc, 0x28, 0x29, ret);
			break;
		case SUB_MEM_2_SSE:
			CreateMemToSSE(&*bc, 0x5c, &ret);
			break;
		case SUB_SSE_2_MEM:
			CreateSSERegToMem(&*bc, 0x5c, &ret);
			break;
		case SUB_SSE_2_RMEM:
			CreateSSERegToMem(&*bc, 0x5c, &ret, bc->bin.lhs.reg, false);
			break;
		case SUB_SSE_2_SSE:
			CreateSSERegToSSEReg(&*bc, 0x5c, &ret);
			break;
		case SUB_M_2_R:
			CreateMemToReg(&*bc, 0x2a, 0x2b, false, ret);
			break;
		case SUB_R_2_R:
			CreateRegToReg(&*bc, 0x28, 0x29, &ret);
			break;
		case SUB_I_2_R:
			CreateImmToReg(0x2c, 0x2d, 5, &*bc, ret);
			break;



		case ADD_M_2_M:
			CreateMemToMem(&*bc, 0x0, 0x1, ret);
		break;
		case ADD_R_2_RM:
			CreateRegToMem(&*bc, 0x0, 0x1, ret, bc->bin.lhs.reg);
		break;
		case ADD_I_2_M:
			CreateImmToMem(&*bc, 0x0, ret);
		break;
		case ADD_R_2_M:
			CreateRegToMem(&*bc, 0x0, 0x1, ret);
		break;
		case ADD_MEM_2_SSE:
			CreateMemToSSE(&*bc, 0x58, &ret);
		break;
		case ADD_SSE_2_MEM:
			CreateSSERegToMem(&*bc, 0x58, &ret);
		break;
		case ADD_SSE_2_RMEM:
			CreateSSERegToMem(&*bc, 0x58, &ret, bc->bin.lhs.reg, false);
			break;
		case ADD_SSE_2_SSE:
			CreateSSERegToSSEReg(&*bc, 0x58, &ret);
		break;
		case ADD_M_2_R:
			CreateMemToReg(&*bc, 0x2, 0x3, false, ret);
			break;
		case ADD_R_2_R:
			CreateRegToReg(&*bc, 0x0, 0x1, &ret);
			break;
		case ADD_I_2_RM:
			CreateImmToMem(&*bc, 0x0, ret, bc->bin.lhs.reg);
			break;
		case ADD_I_2_R:
			CreateImmToReg(0x4, 0x5, 0, &*bc, ret);
			break;

		case OR_R_2_RM:
			CreateRegToMem(&*bc, 0x08, 0x9, ret, bc->bin.lhs.reg);
		break;
		case OR_I_2_M:
			CreateImmToMem(&*bc, 0x1, ret);
		break;
		case OR_R_2_M:
			CreateRegToMem(&*bc, 0x8, 0x9, ret);
		break;
		case OR_M_2_R:
			CreateMemToReg(&*bc, 0xa, 0xb, false, ret);
			break;
		case OR_R_2_R:
			CreateRegToReg(&*bc, 0x8, 0x9, &ret);
			break;
		case OR_I_2_RM:
			CreateImmToMem(&*bc, 0x1, ret, bc->bin.lhs.reg);
			break;
		case OR_I_2_R:
			CreateImmToReg(0xc, 0xd, 1, &*bc, ret);
			break;
		case INST_CALL_REG:
		{
			ret.code.emplace_back(0xff);
			ret.code.emplace_back(0xd0 + bc->val);
		}break;

		case POP_STACK_SIZE:
		case X64_WASM_BEGIN_BLOCK:
		case X64_WASM_END_BLOCK:
		case PUSH_STACK_SIZE:
		{
		}break;
		case PUSH_R:
		{
			char reg = FromBCRegToAsmReg(bc->val);
			ret.code.emplace_back(0x50 + (reg & 0xf));
		}break;
		case RET:
		{
			ret.code.emplace_back(0xc3);
		}break;
		case POP_R:
		{
			char reg = FromBCRegToAsmReg(bc->val);
			ret.code.emplace_back(0x58 + (reg & 0xf));
		}break;
		default:
		{
			ASSERT(false)
		}break;
		}
		i++;
	}
	
}
void FromByteCodeToX64(lang_state *lang_stat, own_std::vector<func_byte_code *> *funcs, machine_code &ret)
{
// we're adding one because we're getting the difference for the jmp, with the offset of the next inst
	ret.code.reserve(128);

	FOR_VEC(func, *funcs)
	{
		
		auto f = *func;

		// we don't have to generate code for outsider functions
		if (f->is_outsider)
		{
			machine_sym msym = {};
			if(f->is_link_name)
				msym.type = machine_sym_type::SYM_DLL_FUNC_NO_IMP_ADDING;
			else
				msym.type = machine_sym_type::SYM_DLL_FUNC;

			//if (f->is_link_name == "__glewGetShaderiv")
			//	auto a = 0;

			msym.idx = ret.code.size();
			msym.name = (char*)f->name.c_str();
			ret.symbols.emplace_back(msym);
			continue;
		}
		// unamed functions begin with a number, so we're checking because
		// we only want add name functions
		if(!(f->name[0] >= '0' && f->name[0] <= '9'))
		{
			// skipping internal functions
			if (IS_FLAG_ON(f->fdecl->flags, FUNC_DECL_INTERNAL))
				continue;

			machine_sym msym;
			msym.name = (char *)f->name.c_str();
			if (IS_FLAG_ON(f->fdecl->flags, FUNC_DECL_EXTERN))
			{
				msym.type = SYM_LIB_FUNC;
				ret.symbols.emplace_back(msym);
				continue;
			}
			else
			{
				msym.type = SYM_FUNC;
				msym.idx  = ret.code.size();
				ret.symbols.emplace_back(msym);
			}
			
		}
		int i = 0;

		f->start_idx = ret.code.size();
		int sum_of_onter_insts = lang_stat->code_sect.size() - lang_stat->already_inserted_of_type_sect_in_code_sect;;
		f->fdecl->code_start_idx = ret.code.size() + sum_of_onter_insts;
		
		GenX64(lang_stat, f->bcodes, ret);
		
	}
}

func_byte_code *interpreter::SearchFinalFunc(std::string name)
{
	FOR_VEC(f, (*ar))
	{
		if((*f)->name == name)
			return (*f);
	}
	return nullptr;

}

/*
void interpreter::SetBCode(lang_state *lang_stat, own_std::vector<func_byte_code *> *ar)
{
	memset(this, 0, sizeof(*this));
	this->ar = ar;

	//setting bcode
	FOR_VEC(f, (*ar))
	{
		(*f)->start_idx = bcode.size();
		INSERT_VEC(bcode, (*f)->bcodes);
		for (int i = 0; i < 2; i++)
		{
			bcode.emplace_back(byte_code_enum::NOP);
		}
	}
	FOR_VEC(bc, bcode)
	{
		if(bc->type == byte_code_enum::RELOC)
		{
			if (bc->rel.type == rel_type::REL_FUNC)
			{
				auto found_func = SearchFinalFunc(bc->rel.name);
				ASSERT(found_func != nullptr)
					bc->type = byte_code_enum::INST_CALL;
				bc->val = found_func->start_idx;
			}
			if (bc->rel.type == rel_type::REL_DATA)
			{
				long long data_addr = (long long)&lang_stat->data_sect.data()[bc->rel.offset];
				bc->type = byte_code_enum::MOV_I;
				bc->bin.lhs.reg = 0;
				bc->bin.rhs.s64 = data_addr;
			}
		}

	}
	
}
*/
enum byte_code_instr
{
	BC_EQUAL,
	BC_CMP,
	BC_PLUS,
	BC_PLUS_EQUAL,
	BC_MINUS_EQUAL,
	BC_MUL,
	BC_DIV,
	BC_MODULO,
	BC_SUB,
	BC_POP,
	BC_PUSH,
	BC_RET,
	BC_OR,
	BC_NEG,
	BC_NOT,
	BC_AND,
	BC_CALL,
	BC_XOR,
};

// check if the descend func is the enum
#define DESCEND_FTP_EQ(t, enm) (t->type == fret_type::enm)
// DRF is descend ret func
#define FROM_DFR_TO_BIN_BC_VAR(dfr, bin) \
						bin.reg = dfr->reg;\
						bin.var = dfr->var;\
						bin.voffset = dfr->voffset;\
						bin.reg_sz = dfr->reg_sz;\
						bin.var_size = dfr->var_size;


#define NEW_INST(NAME)\
		if(DESCEND_FTP_EQ(lhs, R_RMEM) && DESCEND_FTP_EQ(rhs, R_INT))\
		{\
			ret.type = byte_code_enum::NAME##_I_2_RM;	\
			ret.bin.lhs.lea = lhs->lea;\
			ret.bin.rhs.var = rhs->var;\
		}\
		if(DESCEND_FTP_EQ(lhs, R_MEM) && DESCEND_FTP_EQ(rhs, R_MEM))\
		{\
			ret.type = byte_code_enum::NAME##_M_2_M;	\
			ret.bin.lhs.var = lhs->var;\
			ret.bin.rhs.var = rhs->var;\
		}\
		else if(DESCEND_FTP_EQ(lhs, R_RMEM) && DESCEND_FTP_EQ(rhs, R_INT))\
		{\
			ret.type = byte_code_enum::NAME##_I_2_RM;	\
			ret.bin.rhs.i = rhs->i;\
			FROM_DFR_TO_BIN_BC_VAR(lhs, ret.bin.lhs);\
		}\
		else if(DESCEND_FTP_EQ(lhs, R_RMEM) && DESCEND_FTP_EQ(rhs, R_REG))\
		{\
			ret.type = byte_code_enum::NAME##_R_2_RM;	\
			ret.bin.rhs.r = rhs->r;\
			FROM_DFR_TO_BIN_BC_VAR(lhs, ret.bin.lhs);\
		}\
		else if(DESCEND_FTP_EQ(lhs, R_RMEM) && DESCEND_FTP_EQ(rhs, R_SSE_REG))\
		{\
			ret.type = byte_code_enum::NAME##_SSE_2_RMEM;	\
			ret.bin.rhs.r = rhs->r;\
			FROM_DFR_TO_BIN_BC_VAR(lhs, ret.bin.lhs);\
		}\
		else if(DESCEND_FTP_EQ(lhs, R_MEM) && DESCEND_FTP_EQ(rhs, R_SSE_REG))\
		{\
			ret.type = byte_code_enum::NAME##_SSE_2_MEM;	\
			ret.bin.rhs.r = rhs->r;\
			FROM_DFR_TO_BIN_BC_VAR(lhs, ret.bin.lhs);\
		}\
		else if(DESCEND_FTP_EQ(lhs, R_SSE_REG) && DESCEND_FTP_EQ(rhs, R_MEM))\
		{\
			ret.type = byte_code_enum::NAME##_MEM_2_SSE;	\
			ret.bin.lhs.r = lhs->r;\
			FROM_DFR_TO_BIN_BC_VAR(rhs, ret.bin.rhs);\
		}\
		else if(DESCEND_FTP_EQ(lhs, R_SSE_REG) && DESCEND_FTP_EQ(rhs, R_SSE_REG))\
		{\
			ret.type = byte_code_enum::NAME##_SSE_2_SSE;	\
			ret.bin.lhs.r = lhs->r;\
			ret.bin.rhs.r = rhs->r;\
		}\
		else if(DESCEND_FTP_EQ(lhs, R_REG) && DESCEND_FTP_EQ(rhs, R_MEM))\
		{\
			ret.type = byte_code_enum::NAME##_M_2_R;	\
			ret.bin.lhs.r = lhs->r;\
			FROM_DFR_TO_BIN_BC_VAR(rhs, ret.bin.rhs);\
		}\
		else if(DESCEND_FTP_EQ(lhs, R_REG) && DESCEND_FTP_EQ(rhs, R_INT))\
		{\
			ret.type = byte_code_enum::NAME##_I_2_R;	\
			ret.bin.lhs.r = lhs->r;\
			ret.bin.rhs.s32 = rhs->i;\
		}\
		else if(DESCEND_FTP_EQ(lhs, R_REG) && DESCEND_FTP_EQ(rhs, R_REG))\
		{\
			ret.type = byte_code_enum::NAME##_R_2_R;	\
			ret.bin.lhs.r = lhs->r;\
			ret.bin.rhs.r = rhs->r;\
		}\
		else if(DESCEND_FTP_EQ(lhs, R_MEM) && DESCEND_FTP_EQ(rhs, R_REG))\
		{\
			ret.type = byte_code_enum::NAME##_R_2_M;	\
			FROM_DFR_TO_BIN_BC_VAR(lhs, ret.bin.lhs);\
			ret.bin.rhs.r = rhs->r;\
		}\
		else if(DESCEND_FTP_EQ(lhs, R_MEM) && DESCEND_FTP_EQ(rhs, R_INT))\
		{\
			ret.type = byte_code_enum::NAME##_I_2_M;	\
			FROM_DFR_TO_BIN_BC_VAR(lhs, ret.bin.lhs);\
			ret.bin.rhs.s32 = rhs->i;\
		}\
		else\
		{\
			ASSERT(false)\
		}\



byte_code ReturnBCode(byte_code_instr op, descend_func_ret *lhs, descend_func_ret *rhs)
{
	byte_code ret;
	switch(op)
	{
	case byte_code_instr::BC_RET:
	{
		ret.type = byte_code_enum::INST_RET;
	}break;
	case byte_code_instr::BC_CALL:
	{
		ret.type = byte_code_enum::INST_CALL;	
	}break;
	case byte_code_instr::BC_PUSH:
	{
		if(DESCEND_FTP_EQ(rhs, R_REG))
		{
			ret.type = byte_code_enum::PUSH_R;
			ret.un.val.reg = rhs->reg;
		}
	}break;
	case byte_code_instr::BC_POP:
	{
		if(DESCEND_FTP_EQ(rhs, R_REG))
		{
			ret.type = byte_code_enum::POP_R;
			ret.val = rhs->reg;
		}
	}break;
	case byte_code_instr::BC_XOR:
	{
		NEW_INST(XOR)
	}break;
	case byte_code_instr::BC_OR:
	{
		NEW_INST(OR)
	}break;
	case byte_code_instr::BC_AND:
	{
		NEW_INST(AND)
	}break;
	case byte_code_instr::BC_DIV:
	{
		NEW_INST(DIV)
	}break;
	case byte_code_instr::BC_MUL:
	{
		NEW_INST(MUL)
	}break;
	case byte_code_instr::BC_CMP:
	{
		NEW_INST(CMP)
	}break;
	case byte_code_instr::BC_MINUS_EQUAL:
	case byte_code_instr::BC_SUB:
	{
		NEW_INST(SUB)
		
	}break;
	case byte_code_instr::BC_PLUS_EQUAL:
	case byte_code_instr::BC_PLUS:
	{
		NEW_INST(ADD)
		
	}break;
	case byte_code_instr::BC_NOT:
	{

		if(DESCEND_FTP_EQ(lhs, R_MEM))
		{
			ret.type = byte_code_enum::NOT_M;
			FROM_DFR_TO_BIN_BC_VAR(lhs, ret.bin.lhs);
		}
		else if(DESCEND_FTP_EQ(lhs, R_REG))
		{
			ret.type = byte_code_enum::NOT_R;
			ret.bin.lhs.r = lhs->r;
		}
		else
		{
			ASSERT(false)
		}

	}break;
	case byte_code_instr::BC_NEG:
	{

		if(DESCEND_FTP_EQ(lhs, R_MEM))
		{
			ret.type = byte_code_enum::NEG_M;
			FROM_DFR_TO_BIN_BC_VAR(lhs, ret.bin.lhs);
		}
		else if(DESCEND_FTP_EQ(lhs, R_REG))
		{
			ret.type = byte_code_enum::NEG_R;
			ret.bin.lhs.r = lhs->r;
		}
		else
		{
			ASSERT(false)
		}

	}break;
	case byte_code_instr::BC_EQUAL:
	{
		if(DESCEND_FTP_EQ(lhs, R_MEM) && DESCEND_FTP_EQ(rhs, R_RMEM))
		{
			ret.type = byte_code_enum::STORE_RM_2_M;
			FROM_DFR_TO_BIN_BC_VAR(lhs, ret.bin.lhs);
		}
		if (DESCEND_FTP_EQ(lhs, R_RMEM) && DESCEND_FTP_EQ(rhs, R_RMEM))
		{
			ret.type = byte_code_enum::STORE_RM_2_M;
			
			FROM_DFR_TO_BIN_BC_VAR(lhs, ret.bin.lhs);
			ret.bin.lhs.reg = lhs->reg;
		}
		else if (DESCEND_FTP_EQ(lhs, R_REG) && DESCEND_FTP_EQ(rhs, R_RMEM))
		{
			ret.type = byte_code_enum::MOV_RM;
			ret.bin.lhs.r = lhs->r;
			FROM_DFR_TO_BIN_BC_VAR(rhs, ret.bin.rhs);
		}
		else if (DESCEND_FTP_EQ(lhs, R_PARAM_REG) && DESCEND_FTP_EQ(rhs, R_SSE_REG))
		{
			ret.type = byte_code_enum::MOV_SSE_2_REG_PARAM;
			ret.bin.lhs.r = lhs->r;
			//ret.bin.lhs = lhs->voffset;
			ret.bin.rhs.r = rhs->r;
		}
		else if (DESCEND_FTP_EQ(lhs, R_PARAM_REG) && DESCEND_FTP_EQ(rhs, R_FLOAT))
		{
			ret.type = byte_code_enum::MOV_F_2_REG_PARAM;
			ret.bin.lhs.r = lhs->r;
			//ret.bin.lhs = lhs->voffset;
			ret.bin.rhs.f32 = rhs->f32;
		}
		else if (DESCEND_FTP_EQ(lhs, R_PARAM_REG) && DESCEND_FTP_EQ(rhs, R_RMEM))
		{
			ret.type = byte_code_enum::MOV_R_2_REG_PARAM;
			ret.bin.lhs.r = lhs->r;
			//ret.bin.lhs = lhs->voffset;
			ret.bin.rhs.lea = rhs->lea;
		}
		else if (DESCEND_FTP_EQ(lhs, R_PARAM_REG) && DESCEND_FTP_EQ(rhs, R_REG))
		{
			ret.type = byte_code_enum::MOV_R_2_REG_PARAM;
			ret.bin.lhs.r = lhs->r;
			//ret.bin.lhs = lhs->voffset;
			ret.bin.rhs.r = rhs->r;
		}
		else if (DESCEND_FTP_EQ(lhs, R_PARAM_REG) && DESCEND_FTP_EQ(rhs, R_INT))
		{
			ret.type = byte_code_enum::MOV_I_2_REG_PARAM;
			ret.bin.lhs.r = lhs->r;
			//ret.bin.lhs = lhs->voffset;
			ret.bin.rhs.s32 = rhs->i;
		}
		else if (DESCEND_FTP_EQ(lhs, R_PARAM_REG) && DESCEND_FTP_EQ(rhs, R_MEM))
		{
			ret.type = byte_code_enum::MOV_M_2_REG_PARAM;
			ret.bin.lhs.reg = lhs->reg;
			ret.bin.lhs.r = lhs->r;
			FROM_DFR_TO_BIN_BC_VAR(rhs, ret.bin.rhs);
		}
		else if (DESCEND_FTP_EQ(lhs, R_SSE_REG) && DESCEND_FTP_EQ(rhs, R_MEM))
		{
			ret.type = byte_code_enum::MOV_M_2_SSE;
			ret.bin.lhs.r = lhs->r;
			FROM_DFR_TO_BIN_BC_VAR(rhs, ret.bin.rhs);
		}
		else if (DESCEND_FTP_EQ(lhs, R_SSE_REG) && DESCEND_FTP_EQ(rhs, R_SSE_REG))
		{
			ret.type = byte_code_enum::MOV_SSE_2_SSE;
			ret.bin.lhs.r = lhs->r;
			FROM_DFR_TO_BIN_BC_VAR(rhs, ret.bin.rhs);
		}
		else if(DESCEND_FTP_EQ(lhs, R_MEM) && DESCEND_FTP_EQ(rhs, R_MEM))
		{
			ret.type = byte_code_enum::STORE_M_2_M;	
			ret.bin.lhs.var = lhs->var;
			ret.bin.rhs.var = rhs->var;
		}
		else if (DESCEND_FTP_EQ(lhs, R_MEM) && DESCEND_FTP_EQ(rhs, R_RMEM))
		{
			ret.type = byte_code_enum::STORE_R_2_M;
			ret.bin.lhs.var = lhs->var;
			ret.bin.rhs.r   = rhs->r;
		}
		else if(DESCEND_FTP_EQ(lhs, R_REG) && DESCEND_FTP_EQ(rhs, R_MEM))
		{
			ret.type = byte_code_enum::MOV_M;	
			ret.bin.lhs.reg = lhs->reg;
			ret.bin.lhs.r = lhs->r;
			FROM_DFR_TO_BIN_BC_VAR(rhs, ret.bin.rhs);

		}
		else if(DESCEND_FTP_EQ(lhs, R_REG) && DESCEND_FTP_EQ(rhs, R_INT))
		{
			ret.type = byte_code_enum::MOV_I;	
			ret.bin.lhs.r = lhs->r;
			ret.bin.rhs.s32 = rhs->i;

		}
		else if (DESCEND_FTP_EQ(lhs, R_RMEM) && DESCEND_FTP_EQ(rhs, R_INT))
		{
			ret.type = byte_code_enum::STORE_I_2_M;
			FROM_DFR_TO_BIN_BC_VAR(lhs, ret.bin.lhs);
			ret.bin.rhs.u64 = rhs->i;

		}
		else if (DESCEND_FTP_EQ(lhs, R_RMEM) && DESCEND_FTP_EQ(rhs, R_SSE_REG))
		{
			ret.type = byte_code_enum::MOV_SSE_2_RM;
			ret.bin.rhs.lea = rhs->lea;
			ret.bin.lhs.r = lhs->r;

		}
		else if (DESCEND_FTP_EQ(lhs, R_RMEM) && DESCEND_FTP_EQ(rhs, R_REG))
		{
			ret.type = byte_code_enum::STORE_R_2_RM;
			ret.bin.lhs.lea = lhs->lea;
			ret.bin.rhs.reg = rhs->reg;
			ret.bin.rhs.r = rhs->r;

		}
		else if(DESCEND_FTP_EQ(lhs, R_REG) && DESCEND_FTP_EQ(rhs, R_REG))
		{
			ret.type = byte_code_enum::MOV_R;	
			ret.bin.lhs.r = lhs->r;
			ret.bin.rhs.r = rhs->r;

		}
		else if (DESCEND_FTP_EQ(lhs, R_MEM) && DESCEND_FTP_EQ(rhs, R_SSE_REG))
		{
			ret.type = byte_code_enum::MOV_SSE_2_MEM;
			FROM_DFR_TO_BIN_BC_VAR(lhs, ret.bin.lhs);

			ret.bin.rhs.r = rhs->r;

		}
		else if (DESCEND_FTP_EQ(lhs, R_MEM) && DESCEND_FTP_EQ(rhs, R_REG))
		{
			ret.type = byte_code_enum::STORE_R_2_M;
			FROM_DFR_TO_BIN_BC_VAR(lhs, ret.bin.lhs);

			ret.bin.rhs.r = rhs->r;

		}
		else if(DESCEND_FTP_EQ(lhs, R_MEM) && DESCEND_FTP_EQ(rhs, R_INT))
		{
			ret.type = byte_code_enum::STORE_I_2_M;	
			FROM_DFR_TO_BIN_BC_VAR(lhs, ret.bin.lhs);
			ret.bin.rhs.s32 = rhs->i;

		}
		else if (DESCEND_FTP_EQ(lhs, R_MEM) && DESCEND_FTP_EQ(rhs, R_REG))
		{
			ret.type = byte_code_enum::STORE_R_2_M;
			FROM_DFR_TO_BIN_BC_VAR(lhs, ret.bin.lhs);
			ret.bin.rhs.s32 = rhs->i;

		}
		else
		{
			ASSERT(false)
		}
	}break;
	}
	return ret;
}
byte_code_instr TokenToInst(tkn_type2 tp)
{
	switch(tp)
	{
		case tkn_type2::T_COND_NE:
		case tkn_type2::T_COND_EQ:
		case tkn_type2::T_LESSER_EQ:
		case tkn_type2::T_GREATER_EQ:
		case tkn_type2::T_LESSER_THAN:
		case tkn_type2::T_GREATER_THAN: return BC_CMP;
		case tkn_type2::T_OPEN_BRACKETS:
		case tkn_type2::T_EQUAL: return BC_EQUAL;
		case tkn_type2::T_MINUS_EQUAL: return BC_MINUS_EQUAL;
		case tkn_type2::T_MINUS: return BC_SUB;
		case tkn_type2::T_PLUS: return BC_PLUS;
		case tkn_type2::T_MUL: return BC_MUL;
		case tkn_type2::T_DIV: return BC_DIV;
		case tkn_type2::T_PERCENT: return BC_MODULO;
		case tkn_type2::T_AMPERSAND: return BC_AND;
		case tkn_type2::T_PIPE: return BC_OR;
		case tkn_type2::T_PLUS_EQUAL: return BC_PLUS_EQUAL;
		default: ASSERT(false)
	}
	return byte_code_instr::BC_EQUAL;
}
void EmplacePopStackSize(func_byte_code *func, descend_func_ret *out)
{
	out->bcodes.emplace_back(byte_code(byte_code_enum::POP_STACK_SIZE));
}
void EmplacePushStackSize(func_byte_code *func, int size, descend_func_ret *out)
{
	out->bcodes.emplace_back(byte_code(byte_code_enum::PUSH_STACK_SIZE, size));
}
#define IREG_TO_REG(reg_src, reg_dst, reg_sz, ret, inst)\
								EmplaceInstRegToReg(final_func,  reg_dst, reg_src, reg_sz, byte_code_instr::inst, &ret);

void EmplaceInstRegToReg(func_byte_code *func, char reg_dst, char reg_src, char reg_sz, byte_code_instr inst, descend_func_ret *out, bool is_sse = false)
{
	if (reg_dst == reg_src && inst == byte_code_instr::BC_EQUAL)
		return;

	descend_func_ret r_src;
	descend_func_ret r_dst;
	if (is_sse)
	{
		r_src.type = fret_type::R_SSE_REG;
		r_dst.type = fret_type::R_SSE_REG;
	}
	else
	{
		r_src.type = fret_type::R_REG;
		r_dst.type = fret_type::R_REG;
	}

	r_src.reg = reg_src;
	r_src.reg_sz  = reg_sz;
	r_dst.reg = reg_dst;
	r_dst.reg_sz  = reg_sz;

	out->bcodes.emplace_back(ReturnBCode(inst, &r_dst , &r_src));

}
void EmplaceRetInst(func_byte_code *func)
{
	func->aux_buffer.emplace_back(ReturnBCode(byte_code_instr::BC_RET, nullptr, nullptr));
}
void EmplacePopReg(func_byte_code *final_func, char reg, descend_func_ret *out)
{
	descend_func_ret r;
	CREATE_REG(r, reg);
	out->bcodes.emplace_back(ReturnBCode(byte_code_instr::BC_POP, nullptr, &r));

}
void EmplaceInstRMToReg(func_byte_code *func, char reg_dst, char reg_base, int offset, byte_code_instr inst, descend_func_ret *out)
{
	
	descend_func_ret r;
	descend_func_ret rm;
	rm.type = fret_type::R_RMEM;
	rm.reg	   = reg_base;
	rm.voffset = offset;
	rm.reg_sz = 8;
	CREATE_REG(r, reg_dst);
	out->bcodes.emplace_back(ReturnBCode(inst, &r, &rm));
	
}
void EmplaceInstImmToMem(func_byte_code *func, int val, decl2 *decl, byte_code_instr inst, descend_func_ret *out)
{
	descend_func_ret imm;
	descend_func_ret var;
	CREATE_VAR(var, decl);
	CREATE_IMM(imm, val);
	out->bcodes.emplace_back(ReturnBCode(inst, &var, &imm));
}
void EmplaceInstImmToMem(func_byte_code* func, int val, decl2* decl, int offset, byte_code_instr inst, descend_func_ret* out, char imm_sz = 4)
{
	descend_func_ret imm;
	descend_func_ret var;
	CREATE_VAR(var, decl);
	CREATE_IMM(imm, val);
	var.voffset = offset;
	var.reg_sz = imm_sz;
	out->bcodes.emplace_back(ReturnBCode(inst, &var, &imm));
}
#define IREG_TO_MEM(reg, ret, off, var, reg_sz, mem_reg, inst)\
EmplaceInstRegToMemOffset(final_func, reg, reg_sz, off, 8, byte_code_instr ::inst, &ret); 

void EmplaceInstRegToMemOffset(func_byte_code* func, char reg, char reg_sz, int offset, char mem_sz, byte_code_instr inst, descend_func_ret* out, bool is_float = false)
{
	descend_func_ret r;
	descend_func_ret var;

	var.type = fret_type::R_MEM;
	var.voffset = offset;
	var.var_size = mem_sz;
	var.reg = 5;
	var.reg_sz = reg_sz;
	r.reg_sz = reg_sz;


	CREATE_REG(r, reg);

	if (is_float)
		r.type = fret_type::R_SSE_REG;
	out->bcodes.emplace_back(ReturnBCode(inst, &var, &r));
}
void EmplaceInstRegToMemOffset(func_byte_code *func, char reg, int offset, byte_code_instr inst, descend_func_ret *out)
{
	descend_func_ret r;
	descend_func_ret var;

	var.type = fret_type::R_MEM;
	var.voffset = offset;
	var.var_size = 8;
	var.reg = 5;

	CREATE_REG(r, reg);
	out->bcodes.emplace_back(ReturnBCode(inst, &var, &r));
}
void EmplaceInstRegToMemSib(func_byte_code *func, char reg, int offset, char var_size, char sib, byte_code_instr inst, descend_func_ret *out)
{
	descend_func_ret r;
	descend_func_ret var;
	var.type = fret_type::R_MEM;
	var.voffset = offset;
	var.var_size = var_size;
	var.sib = 0;
	var.reg = 5;
	CREATE_REG(r, reg);
	out->bcodes.emplace_back(ReturnBCode(inst, &var, &r));
}
void EmplaceInstRegToMem(func_byte_code *func, char reg, decl2 *decl, byte_code_instr inst, descend_func_ret *out, int reg_sz = 8)
{
	descend_func_ret r;
	descend_func_ret var;
	CREATE_VAR(var, decl)
	CREATE_REG(r, reg);
	var.reg_sz = reg_sz;
	r.reg_sz = reg_sz;
	out->bcodes.emplace_back(ReturnBCode(inst, &var, &r));
}
#define IMEM_TO_REG(reg, ret, off, var, reg_sz, mem_reg)\
					EmplaceInstMemOffsetToReg2(final_func, reg, off, mem_reg, byte_code_instr::BC_EQUAL, &ret, var, reg_sz);

void EmplaceInstMemOffsetToReg2(func_byte_code* func, char reg, long long offset, char mem_reg, byte_code_instr inst, descend_func_ret* out, decl2 *decl, char reg_sz = 8, char ptr = 0)
{
	descend_func_ret r;
	descend_func_ret var;
	if(decl->type.type == enum_type2::TYPE_F32 && ptr == 0)
	{
		CREATE_VAR(var, decl)
		r.type = fret_type::R_SSE_REG;
	}
	else
	{
		if (inst == byte_code_instr::BC_EQUAL && ptr == 0 
			&& decl->type.type != TYPE_VOID
			&& decl->type.type != TYPE_STRUCT
			&& decl->type.type != TYPE_STRUCT_TYPE)
		{
			bool is_unsigned = is_type_unsigned(decl->type.type);
			byte_code bc;
			char tp_size = GetTypeSize(&decl->type);
			// if the mem is 4 bytes and unsigned, we'll just do an mov, instead of a movzx
			if (tp_size < 8 && (tp_size != 4 && is_unsigned) || 
				(tp_size <= 4 && !is_unsigned))
			{
				if (is_unsigned)
					bc.type = byte_code_enum::MOVZX_M;

				else
					bc.type = byte_code_enum::MOVSX_M;

				bc.bin.rhs.reg_sz = tp_size;
				bc.bin.lhs.reg = reg;
				bc.bin.lhs.reg_sz = 8;
				bc.bin.rhs.reg = mem_reg;
				bc.bin.rhs.voffset = offset;

				out->bcodes.emplace_back(bc);
				return;
			}
		}
		CREATE_VAR(var, decl)
		CREATE_REG(r, reg);
	}
	r.reg = reg;
	r.reg_sz = reg_sz;
	var.voffset = offset;
	var.reg = mem_reg;
	

	out->bcodes.emplace_back(ReturnBCode(inst, &r, &var));
}

void EmplaceInstMemOffsetToReg(func_byte_code *func, char reg, int offset, byte_code_instr inst, descend_func_ret *out, bool is_sse = false, char mem_reg = 5)
{
	descend_func_ret r;
	descend_func_ret var;

	var.type = fret_type::R_MEM;
	var.voffset = offset;
	var.var_size = 8;
	var.reg = mem_reg;

	CREATE_REG(r, reg);
	if (is_sse)
		r.type = fret_type::R_SSE_REG;

	out->bcodes.emplace_back(ReturnBCode(inst, &r, &var));
}

void EmplaceInstMemToReg(func_byte_code *func, char reg, decl2 *decl, int offset, byte_code_instr inst, descend_func_ret *out)
{
	EmplaceInstMemOffsetToReg2(func, reg, offset, 5, inst, out, decl);
}
void EmplaceInstMemToReg(func_byte_code *func, char reg, decl2 *decl, byte_code_instr inst, descend_func_ret *out)
{
	EmplaceInstMemOffsetToReg2(func, reg, decl->offset, 5, inst, out, decl);

	/*
	descend_func_ret r;
	descend_func_ret var;
	if(decl->type.type == enum_type2::TYPE_F32)
	{
		CREATE_VAR(var, decl)
		r.type = fret_type::R_SSE_REG;
		r.reg  = reg;
		CREATE_VAR(var, decl)
	}
	else
	{
		CREATE_VAR(var, decl)
		CREATE_REG(r, reg);
	}
	out->bcodes.emplace_back(ReturnBCode(inst, &r, &var));
	*/
}
#define IIMM_TO_REG(imm, reg_dst, reg_sz, ret, inst)\
EmplaceInstImmToReg(final_func, reg_dst, imm, byte_code_instr::inst, &ret, reg_sz)

void EmplaceInstImmToReg(func_byte_code *func, char reg, int imm, byte_code_instr inst, descend_func_ret *out, char reg_sz = 8)
{
	descend_func_ret sp;
	descend_func_ret imm_strct;
	memset(&imm_strct, 0, sizeof(descend_func_ret));
	memset(&sp, 0, sizeof(descend_func_ret));
	CREATE_IMM(imm_strct, imm)
	CREATE_REG(sp, reg);
	sp.reg_sz = reg_sz;
	out->bcodes.emplace_back(ReturnBCode(inst, &sp, &imm_strct));
}
void EmplacePushReg(func_byte_code *final_func, char reg, descend_func_ret *out)
{
	descend_func_ret r;
	CREATE_REG(r, reg);
	out->bcodes.emplace_back(ReturnBCode(byte_code_instr::BC_PUSH, nullptr, &r));

}
void EmplaceInstRepStos(func_byte_code* func, char dst_mem_base, int offset_dst, char src_mem_base, int offset_src, char stos_sz, int bytes, descend_func_ret* out)
{
	EmplaceLeaInst(33, dst_mem_base, offset_dst, 8, out);
	EmplaceLeaInst(32, src_mem_base, offset_src, 8, out);
	EmplaceInstImmToReg(func, 1, bytes, byte_code_instr::BC_EQUAL, out, 4);


	byte_code bc;
	bc.bin.lhs.reg = dst_mem_base;
	bc.bin.lhs.voffset = offset_dst;
	bc.bin.rhs.reg = src_mem_base;
	bc.bin.rhs.voffset = offset_src;
	switch (stos_sz)
	{
	case 1:
	{
		bc.type = REP_B;
	}break;
	default:
		ASSERT(false)
	}
	out->bcodes.emplace_back(bc);

}

void interpreter::PushVal(long long  val)
{
	long long *ptr = (long long *)(regs.sp.i64);
	*ptr = val;
	regs.sp.i64 += 8;
}
void EmplaceRetGroup(func_byte_code *final_func, func_decl *fdecl, descend_func_ret *rhs_ret, descend_func_ret * out)
{
	descend_func_ret r0;

	EmplaceComment(out, "// return");
	CREATE_REG(r0, 0);

	if ((rhs_ret && rhs_ret->type == R_SSE_REG) || fdecl->ret_type.IsFloat())
		r0.type = R_SSE_REG;

	if(rhs_ret != nullptr && IS_FLAG_OFF(rhs_ret->flags, DFR_STRCT_VAL_ADDRESS_ALREADY_IN_RAX))
		out->bcodes.emplace_back(ReturnBCode(byte_code_instr::BC_EQUAL, &r0, rhs_ret));


	// moving rsi to rax
	IREG_TO_REG(34, 32, 8, *out, BC_EQUAL);

	// poping last rbx
	int offset = final_func->fdecl->saved_lhs_offset ;
	EmplaceInstMemOffsetToReg(final_func, 3, offset, byte_code_instr::BC_EQUAL, out);
	// poping last rbp
	EmplaceInstMemOffsetToReg(final_func, 34, offset + 8, byte_code_instr::BC_EQUAL, out);

	// moving rax to rsp
	IREG_TO_REG(32, 5, 8, *out, BC_EQUAL);

	// adding the sp reg to the last value
	//EmplaceInstImmToReg(final_func, 5, fdecl->stack_size, byte_code_instr::BC_PLUS, out);


	

	out->bcodes.emplace_back(byte_code(byte_code_enum::RET, nullptr));

}
descend_func_ret DescendFunc(lang_state *, func_byte_code *final_func, node *n, scope *scp, int = 0);

#define INC_PRS_CALL_REGS_USED 1

own_std::vector<descend_func_ret> DescendCommaFunc(lang_state *lang_stat, func_byte_code *final_func, node *n, scope *scp, int flags = INC_PRS_CALL_REGS_USED)
{
	own_std::vector<descend_func_ret> ret;
	if(IS_COMMA(n))
	{
		auto lvalue = DescendCommaFunc(lang_stat, final_func, n->l, scp, flags);
		if (!lvalue.empty())
			ret.insert(ret.end(), lvalue.begin(), lvalue.end());

		auto rvalue = DescendCommaFunc(lang_stat, final_func, n->r, scp, flags);
		if (!rvalue.empty())
			ret.insert(ret.end(), rvalue.begin(), rvalue.end());
	}
	else
	{
		int start_idx = final_func->aux_buffer.size();
		auto lvalue = DescendFunc(lang_stat, final_func, n, scp);

		if(IS_FLAG_ON(flags, INC_PRS_CALL_REGS_USED))
			lang_stat->call_regs_used++;

		int end_idx = final_func->aux_buffer.size();

		lvalue.aux_buffer_start = start_idx;
		lvalue.aux_buffer_end   = end_idx;

		ret.emplace_back(lvalue);
		
	}
	return ret;
}
void EmplaceCondJmpInst2(tkn_type2 t, int offset, own_std::vector<byte_code> &ret, bool is_unsigned)
{
	byte_code bc;

	if(is_unsigned)
	{
		switch(t)
		{
		case tkn_type2::T_EXCLAMATION:
		case tkn_type2::T_COND_EQ: bc.type = byte_code_enum::JMP_E; break;
		case tkn_type2::T_COND_NE: bc.type = byte_code_enum::JMP_NE; break;
		case tkn_type2::T_LESSER_THAN: bc.type = byte_code_enum::JMP_B; break;
		case tkn_type2::T_LESSER_EQ: bc.type = byte_code_enum::JMP_BE; break;
		case tkn_type2::T_GREATER_THAN: bc.type = byte_code_enum::JMP_A; break;
		case tkn_type2::T_GREATER_EQ: bc.type = byte_code_enum::JMP_AE; break;
		}
	}
	else
	{
		switch(t)
		{
		case tkn_type2::T_EXCLAMATION:
		case tkn_type2::T_COND_EQ: bc.type = byte_code_enum::JMP_E; break;
		case tkn_type2::T_COND_NE: bc.type = byte_code_enum::JMP_NE; break;
		case tkn_type2::T_LESSER_THAN: bc.type = byte_code_enum::JMP_L; break;
		case tkn_type2::T_LESSER_EQ: bc.type = byte_code_enum::JMP_LE; break;
		case tkn_type2::T_GREATER_THAN: bc.type = byte_code_enum::JMP_G; break;
		case tkn_type2::T_GREATER_EQ: bc.type = byte_code_enum::JMP_GE; break;
		}
	}
	bc.jmp_rel = offset;
	ret.emplace_back(bc);
}
void EmplaceCondJmpInst(tkn_type2 t, int offset, descend_func_ret *out, bool is_unsigned)
{
	byte_code bc;

	if(is_unsigned)
	{
		switch(t)
		{
		case tkn_type2::T_EXCLAMATION:
		case tkn_type2::T_COND_EQ: bc.type = byte_code_enum::JMP_E; break;
		case tkn_type2::T_COND_NE: bc.type = byte_code_enum::JMP_NE; break;
		case tkn_type2::T_LESSER_THAN: bc.type = byte_code_enum::JMP_B; break;
		case tkn_type2::T_LESSER_EQ: bc.type = byte_code_enum::JMP_BE; break;
		case tkn_type2::T_GREATER_THAN: bc.type = byte_code_enum::JMP_A; break;
		case tkn_type2::T_GREATER_EQ: bc.type = byte_code_enum::JMP_AE; break;
		}
	}
	else
	{
		switch(t)
		{
		case tkn_type2::T_EXCLAMATION:
		case tkn_type2::T_COND_EQ: bc.type = byte_code_enum::JMP_E; break;
		case tkn_type2::T_COND_NE: bc.type = byte_code_enum::JMP_NE; break;
		case tkn_type2::T_LESSER_THAN: bc.type = byte_code_enum::JMP_L; break;
		case tkn_type2::T_LESSER_EQ: bc.type = byte_code_enum::JMP_LE; break;
		case tkn_type2::T_GREATER_THAN: bc.type = byte_code_enum::JMP_G; break;
		case tkn_type2::T_GREATER_EQ: bc.type = byte_code_enum::JMP_GE; break;
		}
	}
	bc.jmp_rel = offset;
	out->bcodes.emplace_back(bc);
}
#define CREATE_LEA(reg_base, reg_dst, offset) (long long)((reg_base & 0xff) | ((reg_dst & 0xff) << 8) | ((offset & 0xffffffff)<16))

void EmplaceDataSectReloc(char reg_dst, int offset, descend_func_ret *ret)
{
	ret->bcodes.emplace_back(byte_code(rel_type::REL_DATA, (char*)nullptr, (int)offset, reg_dst));
}

void MovStrLitToReg(lang_state *lang_stat, char reg, std::string str, descend_func_ret *ret)
{
	int str_sz = str.size();
	char *str_data = (char *)str.data();

	ASSERT((str_sz + 1) < 256)
	
	
	char buffer[256];
	memcpy(buffer, str_data, str_sz);
	buffer[str_sz] = 0;

	EmplaceDataSectReloc(reg, (int)lang_stat->data_sect.size(), ret);
	//ret->bcodes.emplace_back(byte_code(rel_type::REL_DATA, (char*)nullptr, (int)lang_stat->data_sect.size(), (char)reg));
	InsertIntoDataSect(lang_stat, (void *)str_data, str_sz + 1);
}
void MovFloatToSSEReg2(lang_state *lang_stat, char reg, float f, own_std::vector<byte_code> *ret)
{
	char xmm_r = reg | (1 << 6);

	// this will insert a movss instruction to xmm0
	ret->emplace_back(byte_code(rel_type::REL_DATA, (char*)nullptr, (int)lang_stat->data_sect.size(), xmm_r));
	InsertIntoDataSect(lang_stat, (void *)&f, sizeof(float));
}
void MovFloatToSSEReg(lang_state *lang_stat, char reg, float f, descend_func_ret *ret)
{
	char xmm_r = reg | (1 << 6);

	// this will insert a movss instruction to xmm0
	ret->bcodes.emplace_back(byte_code(rel_type::REL_DATA, (char*)nullptr, (int)lang_stat->data_sect.size(), xmm_r));
	InsertIntoDataSect(lang_stat, (void *)&f, sizeof(float));
}
void GenInstFromLhsAndRhs(lang_state *lang_stat, func_byte_code *final_func, node *n, descend_func_ret &lhs_bcode, descend_func_ret &rhs_bcode, descend_func_ret &ret)
{
	auto inst = TokenToInst(n->t->type);


	MaybePushingPramRegsInDivAndMulInsts(lang_stat, final_func, n->t->type, &ret);

	
	if (lhs_bcode.type != R_SSE_REG && lhs_bcode.type != R_FLOAT)
	{
		// div logic
		switch (inst)
		{
		case byte_code_instr::BC_MODULO:
		case byte_code_instr::BC_DIV:
		{
			switch (lhs_bcode.type)
			{
			case fret_type::R_REG:
			{
				// divisor rcx
				// dividend rax
				// remainder rdx

				// and rdx, 0
				EmplaceInstImmToReg(final_func, 2, 0, byte_code_instr::BC_AND, &ret, 8);
				descend_func_ret rcx;
				rcx.type = fret_type::R_REG;
				rcx.reg = 1;
				rcx.reg_sz = 8;
				// mov rcx, rhs
				ret.bcodes.emplace_back(ReturnBCode(byte_code_instr::BC_EQUAL, &rcx, &rhs_bcode));
				// mov rax, lhs
				EmplaceInstRegToReg(final_func, 0, lhs_bcode.reg, lhs_bcode.reg_sz, byte_code_instr::BC_EQUAL, &ret);

				byte_code bc;
				bc.type = byte_code_enum::DIV_R;
				bc.bin.lhs.reg = rcx.reg;
				bc.bin.lhs.reg_sz = rcx.reg_sz;
				// div rcx 
				ret.bcodes.emplace_back(bc);
				if (inst == byte_code_instr::BC_MODULO)
				{
					lhs_bcode.type = fret_type::R_REG;
					lhs_bcode.reg = 2;
				}
			}break;
			default:
				ASSERT(false)
			}
			MaybePoppingPramRegsInDivAndMulInsts(lang_stat, final_func, n->t->type, &ret);
			return;
		}break;
		}
	}
	if (lhs_bcode.type == R_FLOAT)
	{
		char dst_reg = rhs_bcode.reg == 4 ? 5 : 4;
		MovFloatToSSEReg(lang_stat, dst_reg, lhs_bcode.f, &ret);
		lhs_bcode.type = R_SSE_REG;
		lhs_bcode.reg = dst_reg;

		ret.bcodes.emplace_back(ReturnBCode(inst, &lhs_bcode, &rhs_bcode));

	}
	else if (lhs_bcode.type == fret_type::R_REG && rhs_bcode.type == fret_type::R_STR_LIT)
	{
		if (lhs_bcode.bcodes.size() > 0)
			INSERT_VEC(ret.bcodes, lhs_bcode.bcodes);

		ret.bcodes.emplace_back(byte_code(rel_type::REL_DATA, (char*)nullptr, (int)lang_stat->data_sect.size(), (char)lhs_bcode.reg));
		InsertIntoDataSect(lang_stat, (void *)rhs_bcode.str.data(), rhs_bcode.str.size());

	}
	else if(lhs_bcode.type == fret_type::R_INT)
	{
		if (rhs_bcode.bcodes.size() > 0)
			INSERT_VEC(ret.bcodes, rhs_bcode.bcodes);

		descend_func_ret correct_lhs_type;
		// we need to assign later the right side to left side, since the lhs is just an INT
		//memcpy(&correct_lhs_type, &rhs_bcode, sizeof(descend_func_ret));
		//memcpy(&lhs_bcode, &rhs_bcode, sizeof(descend_func_ret));

		switch(rhs_bcode.type)
		{
		case fret_type::R_INT:
		{
			lhs_bcode.i = GetExpressionValT(n->t->type, (int)lhs_bcode.i, (int)rhs_bcode.i);
			lhs_bcode.type = fret_type::R_INT;
			return;
		}break;
		case fret_type::R_REG:
		{
			IREG_TO_REG(rhs_bcode.reg, 1, rhs_bcode.reg_sz, ret, BC_EQUAL)
			rhs_bcode.reg = 1;
		}break;
		case fret_type::R_RMEM:
		case fret_type::R_MEM:
		{
			EmplaceInstMemOffsetToReg2(final_func, 2, rhs_bcode.voffset, rhs_bcode.reg, byte_code_instr::BC_EQUAL, &ret, rhs_bcode.var);
			//EmplaceInstMemToReg(final_func, 1, rhs_bcode.var, rhs_bcode.voffset, byte_code_instr::BC_EQUAL, &ret);
			rhs_bcode.reg = 2;
			rhs_bcode.type = fret_type::R_REG;

			
			
		}break;
		default:
			ASSERT(false)
		}
		EmplaceInstImmToReg(final_func, 0, lhs_bcode.val, byte_code_instr::BC_EQUAL, &ret, rhs_bcode.reg_sz);

		

		lhs_bcode.type = fret_type::R_REG;
		lhs_bcode.reg = 0;
		lhs_bcode.reg_sz = rhs_bcode.reg_sz;
		lhs_bcode.voffset = 0;
		ret.bcodes.emplace_back(ReturnBCode(TokenToInst(n->t->type), &lhs_bcode, &rhs_bcode));

	}
	else if(lhs_bcode.type == fret_type::R_REG || lhs_bcode.type == fret_type::R_MEM || lhs_bcode.type == fret_type::R_SSE_REG)
	{
		if (lhs_bcode.bcodes.size() > 0)
			INSERT_VEC(ret.bcodes, lhs_bcode.bcodes);
		if (rhs_bcode.bcodes.size() > 0)
			INSERT_VEC(ret.bcodes, rhs_bcode.bcodes);

		bool was_pushed = false;

		switch(rhs_bcode.type)
		{
		case fret_type::R_MEM:
		{
			bool is_float = rhs_bcode.var->type.IsFloat();
			char reg_dst = is_float ? 7 : 1;
			// moving rhs to rcx
			EmplaceInstMemOffsetToReg2(final_func, reg_dst, rhs_bcode.voffset, rhs_bcode.reg, byte_code_instr::BC_EQUAL, &ret, rhs_bcode.var);
			rhs_bcode.reg = reg_dst;
			rhs_bcode.reg_sz = 8;
			rhs_bcode.type = rhs_bcode.var->type.IsFloat() ? R_SSE_REG : fret_type::R_REG;
		}break;
		case fret_type::R_SSE_REG:
		case fret_type::R_REG:
		{
			if (rhs_bcode.reg != 3)
			{
				bool is_sse = rhs_bcode.type == R_SSE_REG;
				char reg_dst = is_sse ? 7 : 32;
				// transfering reg to rcx
				EmplaceInstRegToReg(final_func, reg_dst, rhs_bcode.reg, 8, byte_code_instr::BC_EQUAL, &ret, is_sse);
				rhs_bcode.reg = reg_dst;
				rhs_bcode.reg_sz = 8;
			}
		}break;
		case fret_type::R_INT:
		{
		}break;
		case fret_type::R_STR_LIT:
		{
			MovStrLitToReg(lang_stat, 0, rhs_bcode.str, &ret);
			rhs_bcode.reg  = 0;
			rhs_bcode.type = fret_type::R_REG;
		}break;
		case fret_type::R_FLOAT:
		{
			char dst_reg = 6;//lhs_bcode.reg == 0 ? 1 : 0;
			MovFloatToSSEReg(lang_stat, dst_reg, rhs_bcode.f, &ret);
			rhs_bcode.type = fret_type::R_SSE_REG;
			rhs_bcode.reg = dst_reg;
			rhs_bcode.reg_sz = 4;
		}break;
		default:
			ASSERT(false)
		}

		//lhs_bcode.type = fret_type::R_MEM;
		//lhs_bcode.var_size = 8;
		//lhs_bcode.reg_sz = 8;
		//EmplaceInstMemOffsetToReg(final_func, 0, lhs_bcode.voffset, byte_code_instr::BC_EQUAL, &ret);

		ret.bcodes.emplace_back(ReturnBCode(TokenToInst(n->t->type), &lhs_bcode, &rhs_bcode));

	}
	else if (lhs_bcode.type == fret_type::R_REG && (rhs_bcode.type == fret_type::R_MEM || rhs_bcode.type == fret_type::R_REG || rhs_bcode.type == fret_type::R_RMEM))
	{
		ret.bcodes.emplace_back(ReturnBCode(TokenToInst(n->t->type), &lhs_bcode, &rhs_bcode));
    }
	/*
	else if (lhs_bcode.type == fret_type::R_REG && (rhs_bcode.type == fret_type::R_FLO))
	{
		ret.bcodes.emplace_back(ReturnBCode(TokenToInst(n->t->type), &lhs_bcode, &rhs_bcode));
	}
	*/
	else if (lhs_bcode.type == fret_type::R_MEM && rhs_bcode.type == fret_type::R_SSE_REG)
	{
		if (lhs_bcode.bcodes.size() > 0)
			INSERT_VEC(ret.bcodes, lhs_bcode.bcodes);
		if (rhs_bcode.bcodes.size() > 0)
			INSERT_VEC(ret.bcodes, rhs_bcode.bcodes);
		ret.bcodes.emplace_back(ReturnBCode(TokenToInst(n->t->type), &lhs_bcode, &rhs_bcode));
	}
	else if ((lhs_bcode.type == fret_type::R_PARAM_REG || lhs_bcode.type == fret_type::R_RMEM || lhs_bcode.type == fret_type::R_SSE_REG || lhs_bcode.type == fret_type::R_MEM)
		&& rhs_bcode.type == fret_type::R_FLOAT)
	{
		if (lhs_bcode.bcodes.size() > 0)
			INSERT_VEC(ret.bcodes, lhs_bcode.bcodes);

		MovFloatToSSEReg(lang_stat, 4, rhs_bcode.f32, &ret);

		// storing r0 to mem
		descend_func_ret reg;
		reg.type = fret_type::R_SSE_REG;
		reg.reg  = 4;
		ret.bcodes.emplace_back(ReturnBCode(TokenToInst(n->t->type), &lhs_bcode, &reg));

	}
	else if (lhs_bcode.type == fret_type::R_PARAM_REG && rhs_bcode.type == fret_type::R_STR_LIT)
	{
		if (lhs_bcode.bcodes.size() > 0)
			INSERT_VEC(ret.bcodes, lhs_bcode.bcodes);

		ret.bcodes.emplace_back(byte_code(rel_type::REL_DATA, (char*)nullptr, (int)lang_stat->data_sect.size(), (char)lhs_bcode.reg));
		InsertIntoDataSect(lang_stat, (void *)rhs_bcode.str.data(), rhs_bcode.str.size());

		// storing r0 to param reg
		descend_func_ret reg;
		CREATE_REG(reg, 0);
		ret.bcodes.emplace_back(ReturnBCode(byte_code_instr::BC_EQUAL, &lhs_bcode, &reg));

	}
	else if (lhs_bcode.type == fret_type::R_MEM && rhs_bcode.type == fret_type::R_STR_LIT)
	{
		if (lhs_bcode.bcodes.size() > 0)
			INSERT_VEC(ret.bcodes, lhs_bcode.bcodes);
		//ret.bcodes.emplace_back(ReturnBCode(TokenToInst(n->t->type), &lhs_bcode, &rhs_bcode));
		// putting str ptr from the data section to r0
		ret.bcodes.emplace_back(byte_code(rel_type::REL_DATA, (char*)nullptr, (int)lang_stat->data_sect.size(), (char)0));

		// storing r0 to mem
		descend_func_ret reg;
		descend_func_ret var;
		CREATE_VAR(var, lhs_bcode.var)
		var.var_size = 8;
		CREATE_REG(reg, 0);
		ret.bcodes.emplace_back(ReturnBCode(byte_code_instr::BC_EQUAL, &var, &reg));

		InsertIntoDataSect(lang_stat, (void *)rhs_bcode.str.data(), rhs_bcode.str.size());

		// storig str size to len, which is at offset 8
		descend_func_ret imm;
		CREATE_VAR(var, lhs_bcode.var)
		var.var_size = 8;
		CREATE_IMM(imm, rhs_bcode.str.size());
		var.voffset += 8;
		ret.bcodes.emplace_back(ReturnBCode(byte_code_instr::BC_EQUAL, &var, &imm));
	}
	else if ((lhs_bcode.type == fret_type::R_MEM || lhs_bcode.type == fret_type::R_REG)
		&& rhs_bcode.type == fret_type::R_INT)
	{
		if (lhs_bcode.bcodes.size() > 0)
			INSERT_VEC(ret.bcodes, lhs_bcode.bcodes);
		ret.bcodes.emplace_back(ReturnBCode(TokenToInst(n->t->type), &lhs_bcode, &rhs_bcode));

	}
	
	else if ((lhs_bcode.type == fret_type::R_RMEM)
		&& rhs_bcode.type == fret_type::R_INT)
	{
		if (lhs_bcode.bcodes.size() > 0)
			INSERT_VEC(ret.bcodes, lhs_bcode.bcodes);
		ret.bcodes.emplace_back(ReturnBCode(TokenToInst(n->t->type), &lhs_bcode, &rhs_bcode));

	}
	else if ((lhs_bcode.type == fret_type::R_RMEM)
		&& rhs_bcode.type == fret_type::R_MEM)
	{
		if (lhs_bcode.bcodes.size() > 0)
			INSERT_VEC(ret.bcodes, lhs_bcode.bcodes);
		// moving the mem to reg, and then multiplying it by the var size
		EmplaceInstMemToReg(final_func, 0, rhs_bcode.var, byte_code_instr::BC_EQUAL, &ret);
		rhs_bcode.type = fret_type::R_REG;
		rhs_bcode.val = 0;

		descend_func_ret imm;
		CREATE_IMM(imm, lhs_bcode.lea.size);
		// multipying th  reg by the rmsize size
		ret.bcodes.emplace_back(ReturnBCode(TokenToInst(n->t->type), &rhs_bcode, &imm));

		ret.bcodes.emplace_back(ReturnBCode(TokenToInst(n->t->type), &lhs_bcode, &rhs_bcode));

	}
	else if ((lhs_bcode.type == fret_type::R_MEM  || lhs_bcode.type == fret_type::R_RMEM)&& (rhs_bcode.type == fret_type::R_REG || rhs_bcode.type == fret_type::R_RMEM))
	{
		if (lhs_bcode.bcodes.size() > 0)
			INSERT_VEC(ret.bcodes, lhs_bcode.bcodes);
		if (rhs_bcode.bcodes.size() > 0)
			INSERT_VEC(ret.bcodes, rhs_bcode.bcodes);

		ret.bcodes.emplace_back(ReturnBCode(TokenToInst(n->t->type), &lhs_bcode, &rhs_bcode));
	}
	else if (lhs_bcode.type == fret_type::R_MEM && rhs_bcode.type == fret_type::R_RMEM)
	{
		if (rhs_bcode.bcodes.size() > 0)
			INSERT_VEC(ret.bcodes, rhs_bcode.bcodes);

		ret.bcodes.emplace_back(ReturnBCode(TokenToInst(n->t->type), &lhs_bcode, &rhs_bcode));
	}
	else if (lhs_bcode.type == fret_type::R_MEM && rhs_bcode.type == fret_type::R_MEM)
	{
		if (lhs_bcode.bcodes.size() > 0)
			INSERT_VEC(ret.bcodes, lhs_bcode.bcodes);
		if (rhs_bcode.bcodes.size() > 0)
			INSERT_VEC(ret.bcodes, rhs_bcode.bcodes);
		// transfering the mem to r0
		EmplaceInstMemToReg(final_func, 0, lhs_bcode.var, byte_code_instr::BC_EQUAL, &ret);
		lhs_bcode.type = fret_type::R_REG;
		lhs_bcode.reg = 0;



		ret.bcodes.emplace_back(ReturnBCode(TokenToInst(n->t->type), &lhs_bcode, &rhs_bcode));

	}
	else
	{
		// not handled operation
		ASSERT(false)
	}
	MaybePoppingPramRegsInDivAndMulInsts(lang_stat, final_func, n->t->type, &ret);
}

void CondsAndScopeGenBCode(lang_state *lang_stat, func_byte_code *final_func, node *cond_n, node *scp_n, descend_func_ret *ret, scope *scp, int *cond_bc_sz, node *else_block, int *scope_bc_sz, int inst_to_add_to_scp = 0)
{
	descend_func_ret conds;
	descend_func_ret scope_bc;

	if (cond_n )
	{
		int wasm_begin_block_idx = ret->bcodes.size();
        if(lang_stat->gen_wasm)
        {
			ret->bcodes.emplace_back(byte_code(byte_code_enum::X64_WASM_BEGIN_BLOCK));
			ret->bcodes.emplace_back(byte_code(byte_code_enum::X64_WASM_BEGIN_BLOCK));
        }
		if(cond_n->type != N_STMNT)
			conds = DescendFunc(lang_stat, final_func, cond_n, scp);
		else
			conds = DescendFunc(lang_stat, final_func, cond_n->r, scp);

		if (conds.type == fret_type::R_INT)
		{
			// infinite loop
			if (conds.i == 1)
			{

			}
			else
			{
				//conds.false_bool_bcode_idx.emplace_back((int)conds.bcodes.size());
				//EmplaceCondJmpInst(tkn_type2::T_COND_NE, 1, &conds);
			}

			//conds.false_bool_bcode_idx.emplace_back((int)conds.bcodes.size());
			//EmplaceCondJmpInst(tkn_type2::T_COND_NE, 1, &conds);
		}
		
		else if (conds.type == fret_type::R_MEM)
		{
			descend_func_ret imm;
			CREATE_IMM(imm, 0);
			conds.bcodes.emplace_back(ReturnBCode(byte_code_instr::BC_CMP, &conds, &imm));

			conds.false_bool_bcode_idx.emplace_back((int)conds.bcodes.size());
			EmplaceCondJmpInst(tkn_type2::T_COND_EQ, 0, &conds, false);
		}
		
		else if (conds.type == fret_type::R_BOOL )
		{
			conds.false_bool_bcode_idx.emplace_back((int)conds.bcodes.size());
			EmplaceCondJmpInst(OppositeCondCmp(cond_n->t->type), 0, &conds, cond_n->is_unsigned);
		}
		else if(conds.type == fret_type::R_REG)
		{
			conds.type = fret_type::R_REG;
			descend_func_ret imm;
			CREATE_IMM(imm, 1);
			conds.bcodes.emplace_back(ReturnBCode(byte_code_instr::BC_CMP, &conds, &imm));

			conds.false_bool_bcode_idx.emplace_back((int)conds.bcodes.size());
			EmplaceCondJmpInst(tkn_type2::T_COND_NE, 0, &conds, false);
		}
		else if(conds.type == fret_type::R_COND)
		{

		}
		else
		{
			ASSERT(false)
		}

        if(lang_stat->gen_wasm)
        {
			conds.bcodes.emplace_back(byte_code(byte_code_enum::X64_WASM_END_BLOCK));
			auto wasm_bc = ret->bcodes.begin() + wasm_begin_block_idx + 1;
			wasm_bc->val = conds.bcodes.size();
        }
		if(scp_n)
			scope_bc = DescendFunc(lang_stat, final_func, scp_n, scp);
		
		if(else_block)
			scope_bc.bcodes.emplace_back(byte_code(byte_code_enum::JMP));

        if(lang_stat->gen_wasm)
        {
			scope_bc.bcodes.emplace_back(byte_code(byte_code_enum::X64_WASM_END_BLOCK));
			auto wasm_bc = ret->bcodes.begin() + wasm_begin_block_idx;
			wasm_bc->val = conds.bcodes.size() + scope_bc.bcodes.size() + 1;
			int a = 0;
        }
		// assigning true conds to inside the scope
		FOR_VEC(c, conds.true_bool_bcode_idx)
		{
			auto bc_ptr = &conds.bcodes[*c];
			bc_ptr->jmp_rel = conds.bcodes.size() - (*c + 1) ;
		}
		// assigning true conds to after the scope
		FOR_VEC(c, conds.false_bool_bcode_idx)
		{
			auto bc_ptr = &conds.bcodes[*c];
			int diff_to_end_cond = conds.bcodes.size() - (*c + 1);
			bc_ptr->jmp_rel = diff_to_end_cond + scope_bc.bcodes.size() + inst_to_add_to_scp;
			int t = 0;
		}

		INSERT_VEC(ret->bcodes, conds.bcodes);
		INSERT_VEC(ret->bcodes, scope_bc.bcodes);
	}

	if(scope_bc_sz)
		*scope_bc_sz = scope_bc.bcodes.size();

	if(scope_bc_sz)
		*cond_bc_sz = conds.bcodes.size();
}
void EmlaceInstPopParamReg(func_byte_code *final_func, func_decl *fdecl, char reg, descend_func_ret &ret)
{
	ASSERT((final_func->cur_call_size / 8) > 0)
	final_func->cur_call_size -= 8;
	int stack_offset = final_func->fdecl->saved_regs_offset + final_func->cur_call_size;
	byte_code bc;
	bc.type = POP_REG_PARAM;
	bc.bin.rhs.reg = 5;
	bc.bin.rhs.reg_sz = 8;
	bc.bin.rhs.voffset = stack_offset;
	bc.bin.lhs.reg = reg;
	bc.bin.lhs.reg_sz = 8;

	ret.bcodes.emplace_back(bc);
	// kepping track of how many regs were  already "pushed" during the function call
	// so that, if any other func calls are inside ano the call,
	// we can save the previous reg's call to the stack
	
	
	
}
void EmlaceInstPushParamReg(func_byte_code *final_func, func_decl *fdecl, char reg, descend_func_ret &ret)
{
	int stack_offset = final_func->fdecl->saved_regs_offset + final_func->cur_call_size;

	byte_code bc;
	bc.type = PUSH_REG_PARAM;
	bc.bin.lhs.reg = 5;
	bc.bin.lhs.reg_sz = 8;
	bc.bin.lhs.voffset = stack_offset;
	bc.bin.rhs.reg = reg;
	bc.bin.rhs.reg_sz = 8;

	ret.bcodes.emplace_back(bc);
	// kepping track of how many regs were already "pushed" during the function call
	// so that, if any other func calls are inside ano the call,
	// we can save the previous reg's call to the stack
	final_func->cur_call_size += 8;
	int sz = final_func->cur_call_size / 8;
	ASSERT(fdecl->biggest_saved_regs > sz)
}
char *IdxToArgStr(int idx)
{
	switch(idx)
	{
		case 0:
		return "// arg 0\n";

		case 1:
		return "// arg 1\n";

		case 2:
		return "// arg 2\n";

		case 3:
		return "// arg 3\n";

		case 4:
		return "// arg 4\n";
		
		default:
		return "// arg ..\n";
	}
}
#define GEN_CALL_IS_PTR 1
#define GEN_CALL_IS_PTR_FAR 2

void GenCall(lang_state *lang_stat, func_byte_code *final_func, node *n, scope *scp, func_decl *fdecl, 
	descend_func_ret &ret,
	descend_func_ret &lhs_bcode, 
	descend_func_ret &rhs_bcode,
	int flags = 0,
	void *data = nullptr,
	void *data2 = nullptr
	)
{
		int cur_func_stack_size = final_func->fdecl->stack_size;
#ifdef DEBUG_NAME
		EmplaceComment(&ret, std_str_to_heap(lang_stat, &(std::string("// beginning of ") + fdecl->name)));
#endif


		// lang_stat->call_regs_used gets incremented during DescendCommaFunc
		int last_call_regs_used = lang_stat->call_regs_used;

		if(lang_stat->call_regs_used > 0)
			EmplaceComment(&ret, "// saving params");
		// moving call used regs to stack
		for(int i = 0; i < lang_stat->call_regs_used; i++)
		{
			
			EmlaceInstPushParamReg(final_func, final_func->fdecl, 6 + i, ret);
		}

		int last_call_regs_sz = final_func->biggest_call_size;
		lang_stat->call_regs_used = 0;

		bool is_fret_strct_val = fdecl->ret_type.IsStrct(nullptr) && fdecl->ret_type.ptr == 0;
		int strct_sz  = 0;

		if(is_fret_strct_val)
			strct_sz = GetTypeSize(&fdecl->ret_type);

		int args_given = 0;
		if(n->r != nullptr)
		{

			int last_flags = lang_stat->flags;

			lang_stat->flags |= PSR_FLAGS_ON_FUNC_CALL;
			if (fdecl->name == "CreateShader")
				auto a = 0;

			lang_stat->cur_per_stmnt_strct_val_offset += strct_sz;
			ASSERT(lang_stat->cur_per_stmnt_strct_val_offset <= final_func->fdecl->per_stmnt_strct_val_sz);

			auto args =  DescendCommaFunc(lang_stat, final_func, n->r, scp);
			args_given = args.size();

			lang_stat->flags = last_flags;
			lang_stat->cur_per_stmnt_strct_val_offset -= strct_sz;


			int cur_arg = 6;
			int cur_strct_val_offset = final_func->fdecl->call_strcts_val_offset;

			bool in_var_args = false;
			own_std::vector<int> strct_vals_mem_offset;
			int ii = 0; 
			// moving strct vals to mem first
			FOR_VEC(a, args)
			{
				
				switch(a->type)
				{
				case fret_type::R_REG:
				case fret_type::R_MEM:
				{
					if((
						(a->type == fret_type::R_MEM &&						
							(IS_FLAG_ON(a->var->type.flags, TYPE_STRCT_WAS_FROM_VAL) 
							|| (a->var->type.IsStrct(nullptr) && a->var->type.ptr == 0))
						)
					   || IS_FLAG_ON(a->flags, DFR_CALL_STRCT_RET_VAL)
					   )
						&& a->ptr == 0)
					{
						// inserting the call here because we need the call the function first for us, then, to copy the return to the stack
						if(IS_FLAG_ON(a->flags, DFR_CALL_STRCT_RET_VAL))
						{
							INSERT_VEC(ret.bcodes, a->bcodes);
							a->flags |= DFR_ARG_CODE_ALREADY_INSERTED;
						}

						int arg_strct_sz = GetTypeSize(&a->var->type);

						EmplaceInstRepStos(final_func, 5, cur_strct_val_offset, a->reg, a->voffset, 1, arg_strct_sz, &ret);

						a->voffset = cur_strct_val_offset;
						a->type = fret_type::R_MEM;
						a->reg  = 5;
						a->reg_sz = 8;

						cur_strct_val_offset += arg_strct_sz;

						int max_size_to_assert = cur_strct_val_offset - final_func->fdecl->call_strcts_val_offset;
						ASSERT(max_size_to_assert <= final_func->fdecl->call_strcts_val_sz);

						//cur_strct_val_offset = get_even_address_with(16, cur_strct_val_offset);
					}
				}break;
				}
				ii++;
			}
			int cur_strct_val_idx = 0;
			int var_args_offset_start = 0;
			int cur_var_arg = 0;

			type_struct2 *strct_arg = nullptr;
			// regular args passing
			FOR_VEC(a, args)
			{
				if(IS_FLAG_OFF(a->flags, DFR_ARG_CODE_ALREADY_INSERTED))
					INSERT_VEC(ret.bcodes, a->bcodes);

				// debug line arg number
				{
					/*
					char buffer[128];
					snprintf(buffer, 128, "// arg %d\n", cur_arg - 6);
					*/
					EmplaceComment(&ret, IdxToArgStr(cur_arg - 6));
				}


				// becuase we dont add var_args as an argument, and the var_args always stay at the end, eventually we will pass the
				// original count of args
				if (cur_arg >= (fdecl->args.size() + 6))
				{
					if (!in_var_args)
					{
						int cur_arg_correct = (cur_arg - 6);
						int cur_arg_offset = cur_arg_correct * 8 + 8;
						int var_args_size = args.size() - cur_arg_correct;
						//fdecl->var_args_start_offset  = cur_strct_val_offset;

						// inserting an rel_array here
						// 
						// 
						// mov param_rag, 16
						// 16 is the offset to the end of the struct
						descend_func_ret lhs;
						lhs.type = fret_type::R_PARAM_REG;
						lhs.reg  = cur_arg++;
						lhs.reg_sz = 8;

						descend_func_ret rhs;
						rhs.type = fret_type::R_INT;
						rhs.i    = 16;

						ret.bcodes.emplace_back(ReturnBCode(byte_code_instr::BC_EQUAL, &lhs, &rhs));

						// mov param_rag, len
						lhs.reg = cur_arg++;

						rhs.i = var_args_size;

						ret.bcodes.emplace_back(ReturnBCode(byte_code_instr::BC_EQUAL, &lhs, &rhs));
						/*
						// emplacing offset to data
						EmplaceInstImmToMem(final_func, 16, lang_stat->u64_decl, cur_arg_offset, byte_code_instr::BC_EQUAL, &ret);
						// emplacing array len
						EmplaceInstImmToMem(final_func, var_args_size, lang_stat->u64_decl, cur_arg_offset + 8, byte_code_instr::BC_EQUAL, &ret);

						cur_arg += 2;
						*/
						//continue;
					}
					in_var_args = true;
				}

				descend_func_ret param_reg;
				param_reg.type = fret_type::R_PARAM_REG;
				param_reg.reg  = cur_arg;
				param_reg.reg_sz = 8;

				enum_type2 tp;
				int strct_data_info_offset = 0;

				switch(a->type)
				{
				case fret_type::R_REG:
				{
					if (a->voffset != 0)
					{
						EmplaceLeaInst(0, a->reg, a->voffset, 8, &ret);
						a->reg = 0;
						a->voffset = 0;
					}
				}break;
				case fret_type::R_MEM:
				{
					tp = a->var->type.type;
					// transfering the mem into which the struct was copied to rax
					if((IS_FLAG_ON(a->var->type.flags, TYPE_STRCT_WAS_FROM_VAL) || IS_FLAG_ON(a->flags, DFR_CALL_STRCT_RET_VAL)) 
						&& a->ptr == 0)
					{
						EmplaceLeaInst(0, 5, a->voffset, 8, &ret);
						a->type = fret_type::R_REG;

						a->reg = 0;
					}
					// we have to mov float variables to sse registers
					// for the func parameters
					else if(a->ptr == 0 && a->var->type.ptr == 0 && a->var->type.type == enum_type2::TYPE_F32)
					{

						descend_func_ret sse;
						sse.type = fret_type::R_SSE_REG;
						sse.reg  = 4;
						//a->reg = 5;
						ret.bcodes.emplace_back(ReturnBCode(byte_code_instr::BC_EQUAL, &sse, &*a));
						a->reg = 4;
						a->type = fret_type::R_SSE_REG;

					}
					// moving ptr to rax
					else if(a->ptr > 0)
					{
						// getting the ptr from the stack
						if(a->reg == 5 || a->reg == 34)
							EmplaceInstMemOffsetToReg2(final_func, 0, a->voffset, a->reg, byte_code_instr::BC_EQUAL, &ret, a->var, 8, 1);
						// ptr is already in register
						else
							EmplaceLeaInst(0, a->reg, a->voffset, 8, &ret);

						a->type = fret_type::R_REG;
						a->reg  = 0;
					}
					if(a->var->type.type == enum_type2::TYPE_STRUCT)
					{
						strct_arg = a->var->type.strct;
					}
				}break;
				case fret_type::R_STR_LIT:
				{
					tp = enum_type2::TYPE_STR_LIT;
					MovStrLitToReg(lang_stat, 0, a->str, &ret);
					a->reg  = 0;
					a->type = fret_type::R_REG;
				}break;
				case fret_type::R_INT:
				{
					tp = enum_type2::TYPE_INT;
				}break;
				case fret_type::R_FLOAT:
				{
					tp = enum_type2::TYPE_F32;
					MovFloatToSSEReg(lang_stat, 4, a->f32, &ret);
					a->reg  = 4;
					a->type = fret_type::R_SSE_REG;
				}break;
				}

				
				ret.bcodes.emplace_back(ReturnBCode(byte_code_instr::BC_EQUAL, &param_reg, &*a));

				cur_arg++;
			}
		}

		if(IS_FLAG_ON(fdecl->flags, FUNC_DECL_ALIGN_STACK_WHEN_CALL))
		{
			EmplaceComment(&ret, std_str_to_heap(lang_stat, &(std::string("// 8 byte alignment push"))));
			EmplacePushReg(final_func, 0, &ret);
		}
		

		EmplaceComment(&ret, std_str_to_heap(lang_stat, &(std::string("// call to ") + fdecl->name)));
		
		bool is_link_name = IS_FLAG_ON(fdecl->flags, FUNC_DECL_LINK_NAME);
		// calling an outsider func
		if (IS_FLAG_ON(fdecl->flags, FUNC_DECL_IS_OUTSIDER) || is_link_name)
		{
			byte_code out;
			out.type = byte_code_enum::INST_CALL_OUTSIDER;

			if(is_link_name)
			{
				out.out_func.name = (char *)fdecl->link_name.c_str();
				out.out_func.is_link_name = true;
			}
			else
				out.out_func.name = (char*)fdecl->name.c_str();

			out.out_func.total_args_given = args_given;
			ret.bcodes.emplace_back(out);
		}
		else if (IS_FLAG_ON(flags, GEN_CALL_IS_PTR_FAR))
		{
			ret.bcodes.emplace_back(byte_code(byte_code_enum::MOV_ABS, (long long)data, (long long)data2));
			ret.bcodes.emplace_back(byte_code(byte_code_enum::INST_CALL_REG, (long long)0));
		}
		else if (IS_FLAG_ON(flags, GEN_CALL_IS_PTR))
		{
			char ptr_is_in_reg = (char)data;
			int ptr_is_at_offset = (int)(((long long)data) >> 8);


			if (ptr_is_in_reg == 5 || ptr_is_in_reg == 34)
			{
				IMEM_TO_REG(0, ret, ptr_is_at_offset, lang_stat->void_decl, 8, ptr_is_in_reg);
			}
			else
			{
				INSERT_VEC(ret.bcodes, lhs_bcode.bcodes);
			}
			

			ret.bcodes.emplace_back(byte_code(byte_code_enum::INST_CALL_REG, (long long)0));
			//EmplaceInstMemOffsetToReg2(final_func, 0, ptr_is_at_offset, ptr_is_in_reg, )
		}
		else
		{
			ret.bcodes.emplace_back(byte_code(rel_type::REL_FUNC, (char*)n->l->t->str.c_str(), (int)0, (char)0, fdecl));
			ret.bcodes[ret.bcodes.size() - 1].nd = n;
		}

		if(IS_FLAG_ON(fdecl->flags, FUNC_DECL_ALIGN_STACK_WHEN_CALL))
		{
			EmplacePopReg(final_func, 0, &ret);
		}
		// if the function has a struct val return type, the the ret type would an ptr to the strct address
		// in rax
		if (fdecl->ret_type.ptr == 0 && fdecl->ret_type.type == enum_type2::TYPE_STRUCT)
		{
			ret.type = fret_type::R_MEM;
			ret.reg_sz = 8;
			ret.voffset = 0;
		} 
		else if(fdecl->ret_type.ptr == 0)
		{
			auto f_type = fdecl->ret_type.type;
			bool is_float = f_type == TYPE_F32 || f_type == TYPE_F64;

			ret.type = is_float ? R_SSE_REG : fret_type::R_REG;

			ret.reg_sz = GetTypeSize(&fdecl->ret_type);
		}
		else
		{
			ret.type = fret_type::R_REG;
			ret.reg_sz = 8;
		}
		
		ret.var = FromTypeToDecl(lang_stat, &fdecl->ret_type);
		ret.reg = 0;

		ASSERT(ret.reg_sz <= 8);
		ret.ptr = fdecl->ret_type.ptr;

        decl2 *strct_decl;
		if (fdecl->ret_type.IsStrct(&strct_decl))
		{
			ret.var = strct_decl;
			if(is_fret_strct_val)
			{
				ret.flags |= DFR_CALL_STRCT_RET_VAL;
				// transfering the struct to anon stack
				if(IS_FLAG_ON(n->flags, NODE_FLAGS_CALL_RET_ANON))
				{
					ASSERT(final_func->fdecl->per_stmnt_strct_val_sz > 0);
					int dst_strct_offset = final_func->fdecl->per_stmnt_strct_val_offset + lang_stat->cur_per_stmnt_strct_val_offset;

					lang_stat->cur_per_stmnt_strct_val_offset += fdecl->ret_type.strct->size;

					EmplaceInstRepStos(final_func, 5, dst_strct_offset, 0, 0, 1, strct_sz, &ret); 


					EmplaceLeaInst(0, 5, dst_strct_offset, 8, &ret);

					ret.reg     = 0;
					ret.voffset = 0;
					ret.type = fret_type::R_REG;
				}
			}
		}

		

		lang_stat->call_regs_used = last_call_regs_used;

		if (lang_stat->call_regs_used > 0)
			EmplaceComment(&ret, "// popping params");
		//  poping call used regs from stack from the highest number to lower
		for(int i = lang_stat->call_regs_used - 1; i >= 0; i--)
		{
			EmlaceInstPopParamReg(final_func, fdecl, 6 + i, ret);
			/*
			int offset = final_func->fdecl->saved_regs_offset  + final_func->biggest_call_size;
			ret.bcodes.emplace_back(byte_code(POP_REG_PARAM, true, (char)6 + i, (char)8, offset, (int)8));
			final_func->biggest_call_size -= 8;
			*/
		}
#ifdef DEBUG_NAME
		
		
#endif
}
void EmplaceLeaInst2(char reg_dst, char reg_base, int offset, char reg_sz, own_std::vector<byte_code> &ret)
{
	if (reg_dst == reg_base && offset == 0)
		return;
	byte_code lea;
	lea.type = byte_code_enum::INST_LEA;
	lea.bin.lhs.reg = reg_dst;
	lea.bin.rhs.lea.reg_dst = reg_dst;
	lea.bin.rhs.lea.reg_base = reg_base;
	lea.bin.rhs.lea.size = 8;
	lea.bin.rhs.lea.offset = offset;
	ret.emplace_back(lea);
}
void EmplaceLeaInst(char reg_dst, char reg_base, int offset, char reg_sz, descend_func_ret *out)
{
	if (reg_dst == reg_base && offset == 0)
		return;
	byte_code lea;
	lea.type = byte_code_enum::INST_LEA;
	lea.bin.lhs.reg = reg_dst;
	lea.bin.rhs.lea.reg_dst = reg_dst;
	lea.bin.rhs.lea.reg_base = reg_base;
	lea.bin.rhs.lea.size = 8;
	lea.bin.rhs.lea.offset = offset;
	out->bcodes.emplace_back(lea);
}

#define DONT_DEREF_PTR 1
#define HAS_PARENT_COND    2

#define DFR_IS_STRUCT_VAL(r) (r.type == fret_type::R_MEM  && r.var && r.var->type.type == enum_type2::TYPE_STRUCT && r.ptr ==0)

decl2 *FromBuiltinTypeToDecl(lang_state *lang_stat, enum_type2 tp)
{
	switch (tp)
	{
	case enum_type2::TYPE_FUNC_PTR:
	{
		return lang_stat->u64_decl;
	}break;
	case enum_type2::TYPE_S64:
		return lang_stat->s64_decl;

	case enum_type2::TYPE_S32:
		return lang_stat->s32_decl;

	case enum_type2::TYPE_S16:
		return lang_stat->s16_decl;

	case enum_type2::TYPE_S8:
		return lang_stat->s8_decl;

	case enum_type2::TYPE_U64:
		return lang_stat->u64_decl;

	case enum_type2::TYPE_ENUM:
	case enum_type2::TYPE_U32:
		return lang_stat->u32_decl;

	case enum_type2::TYPE_U16:
		return lang_stat->u16_decl;

	case enum_type2::TYPE_U8:
		return lang_stat->u8_decl;
	case enum_type2::TYPE_F64:
		return lang_stat->f64_decl;
	case enum_type2::TYPE_F32:
		return lang_stat->f32_decl;

	case enum_type2::TYPE_BOOL:
		return lang_stat->bool_decl;
	case enum_type2::TYPE_CHAR:
		return lang_stat->char_decl;
	case enum_type2::TYPE_VOID:
		return lang_stat->void_decl;


	default:
		ASSERT(false)
	}
}

decl2 *FromTypeToDecl(lang_state *lang_stat, type2 *tp)
{
    decl2 *decl;
	if(tp->IsStrct(&decl))
		return decl;
	else
		return FromBuiltinTypeToDecl(lang_stat, tp->type);

}

void DerefDFR(func_byte_code *final_func, descend_func_ret *ret)
{
	// the reason for the second check is because the ptr is already in the register,
	// if we dereference it until we hit zero, we'll get to its value.
	// so we still want to maintain the address in reg, and to to that
	// we check just until we hit 1
	bool was_on_stack = ret->reg == 5 || ret->reg == 34;
	while((was_on_stack && ret->ptr > 0) || (!was_on_stack && ret->ptr > 1))
	{
		EmplaceInstMemOffsetToReg2(final_func, 0, ret->voffset, ret->reg, byte_code_instr::BC_EQUAL, ret, ret->var);
		ret->reg = 0;
		ret->voffset = 0;
		ret->ptr--;
	}
	ret->ptr = 1;
}
#define DEREF_DFR(ret, side)\
				DerefDFR(final_func, &side);\
				\
				ret.type = fret_type::R_MEM;\
				ret.reg = 0;\
				ret.ptr = 0;\
				ret.reg_sz = 8;\
				ret.voffset = 0;\
				\
				final_voffset = 0;
std::string TypeToRelType(type2 *tp)
{
	std::string ret = "$$";

	switch(tp->type)
	{
	case enum_type2::TYPE_U64:
	case enum_type2::TYPE_U32:
	case enum_type2::TYPE_U16:
	case enum_type2::TYPE_U8:
	case enum_type2::TYPE_S64:
	case enum_type2::TYPE_S32:
	case enum_type2::TYPE_S16:
	case enum_type2::TYPE_S8:
		ret += "s32";
		break;
	case enum_type2::TYPE_STRUCT:
		ret += tp->strct->name;
		break;
	default:
		ASSERT(false)
	}
	return ret;
}
void MaybePoppingPramRegsInDivAndMulInsts(lang_state *lang_stat, func_byte_code *final_func, tkn_type2 tp, descend_func_ret *ret)
{
	func_decl *fdecl = final_func->fdecl;
	if (IS_FLAG_ON(lang_stat->flags, PSR_FLAGS_ON_FUNC_CALL))
	{
		EmplaceComment(ret, "// popping param regs");
		// popping param registers
		if (tp == tkn_type2::T_DIV )
			EmlaceInstPopParamReg(final_func, fdecl, 6 + 1, *ret);

		// popping param registers
		if (tp == tkn_type2::T_MUL || tp == tkn_type2::T_DIV || tp == tkn_type2::T_PERCENT)
			EmlaceInstPopParamReg(final_func, fdecl, 6, *ret);
	}
}
void MaybePushingPramRegsInDivAndMulInsts(lang_state *lang_stat, func_byte_code *final_func, tkn_type2 tp, descend_func_ret *ret)
{
	func_decl *fdecl = final_func->fdecl;
	if (IS_FLAG_ON(lang_stat->flags, PSR_FLAGS_ON_FUNC_CALL))
	{
		EmplaceComment(ret, "// pushing param regs");
		// pushing param registers
		if (tp == tkn_type2::T_MUL || tp == tkn_type2::T_DIV || tp == tkn_type2::T_PERCENT)
			EmlaceInstPushParamReg(final_func, fdecl, 6, *ret);
		// pushing param registers
		if (tp == tkn_type2::T_DIV)
			EmlaceInstPushParamReg(final_func, fdecl, 6 + 1, *ret);
	}
}

void EmplaceComment(descend_func_ret* ret, char* comment)
{
	byte_code comment_bc;
	comment_bc.type = COMMENT;
	comment_bc.name = comment;
	ret->bcodes.emplace_back(comment_bc);
}

void CommonBinOpStuff(func_byte_code *final_func, descend_func_ret *side, descend_func_ret *ret, int reg = 0)
{
	if (side->ptr > 0 && side->reg != 5)
		side->type = fret_type::R_REG;
	else if (side->ptr > 0 && side->reg == 5)
	{
		IMEM_TO_REG(reg, *ret, side->voffset, side->var, 8, 5);
		side->reg  = reg;
		side->type = fret_type::R_REG;
	}
	else if(side->type == fret_type::R_REG && side->voffset != 0)
	{
		EmplaceLeaInst(reg, side->reg, side->voffset, 8, ret);
		side->reg     = reg;
		side->voffset = 0;
	}
}
void PushDFRToMem(lang_state *lang_stat, func_byte_code *final_func, descend_func_ret &ret, descend_func_ret &lhs_bcode, bool &is_sse)
{
	EmplaceComment(&ret, "// pushing lhs");
	// if lhs is rm wee need to only store its value, not the ptr to the value
	
	int offset = final_func->fdecl->saved_lhs_offset + lang_stat->lhs_saved * 8;
	EmplaceInstRegToMemOffset(final_func, lhs_bcode.reg, 8, offset, 8, byte_code_instr::BC_EQUAL, &ret, is_sse);
	//lhs_bcode.type = is_sse ? fret_type::R_REG;
	lhs_bcode.voffset = offset;
	//lhs_bcode.var_size = 8;
	//lhs_bcode.reg_sz = 8;
	lhs_bcode.bcodes.clear();

	lang_stat->lhs_saved++;
	//ASSERT(lang_stat->lhs_saved <=final_func->fdecl->biggest_saved_lhs)
}

void PopDFR(func_byte_code *final_func, bool &is_sse, descend_func_ret &ret, descend_func_ret &lhs_bcode, descend_func_ret &rhs_bcode)
{
	//transfering the rhs reg to rcx, because we want rax to be for the rm
	if (rhs_bcode.reg == lhs_bcode.reg)
	{
		if ((rhs_bcode.type == fret_type::R_REG || rhs_bcode.type == fret_type::R_MEM) && rhs_bcode.reg != 5)
		{
			EmplaceLeaInst(33, rhs_bcode.reg, rhs_bcode.voffset, 8, &ret);
			rhs_bcode.reg = 33;
		}
		else if (rhs_bcode.type == R_SSE_REG)
		{

			EmplaceInstRegToReg(final_func, 1, rhs_bcode.reg, 4, BC_EQUAL, &ret, true);
			rhs_bcode.reg = 1;
		}
	}
	char reg_dst = 0;
	reg_dst = is_sse ? 2 : reg_dst;
	EmplaceComment(&ret, "// popping lhs");
	EmplaceInstMemOffsetToReg(final_func, reg_dst, lhs_bcode.voffset, byte_code_instr::BC_EQUAL, &ret, is_sse, 5);
	//lhs_bcode.type = fret_type::R_REG;
	lhs_bcode.voffset = 0;
	lhs_bcode.reg = reg_dst;
}
void InsertFalseTrueConds(descend_func_ret &dst, descend_func_ret &src)
{
	// was already added to ret
	int sz = dst.bcodes.size();
	FOR_VEC(c, src.true_bool_bcode_idx)
	{
		dst.true_bool_bcode_idx.emplace_back(*c + sz);
	}
	FOR_VEC(c, src.false_bool_bcode_idx)
	{
		dst.false_bool_bcode_idx.emplace_back(*c + sz);
	}
	//INSERT_VEC(ret.bcodes, rhs_bcode.bcodes);
}

// $DescendFunc
descend_func_ret DescendFunc(lang_state *lang_stat, func_byte_code *final_func, node *n, scope *scp, int flags)
{
	descend_func_ret ret;
	memset(&ret, 0, sizeof(ret));
	descend_func_ret lhs_bcode;
	descend_func_ret rhs_bcode;

	type2 tp;
	bool is_bool = false;

	
	// adding debug lines
	switch (n->type)
	{
	case node_type::N_KEYWORD:
	{
		switch (n->kw)
		{
		case KW_CONTINUE:
			EmplaceComment(&ret, n->t->line_str);
		break;
		}
	}break;
	case node_type::N_IDENTIFIER:
	case node_type::N_STR_LIT:
	case node_type::N_UNOP:
	case node_type::N_FLOAT:
	case node_type::N_INT:
	case node_type::N_STMNT:
		break;
	case node_type::N_WHILE:
	{
		EmplaceComment(&ret, "// WHILE");
	}break;
	case node_type::N_CALL:
	{
		if (n->l->t->line_str)
			EmplaceComment(&ret, n->l->t->line_str);
		
	}break;
	case node_type::N_BINOP:
	{
		switch (n->t->type)
		{
		case tkn_type2::T_MINUS_EQUAL:
		case tkn_type2::T_PLUS_EQUAL:
		case tkn_type2::T_EQUAL:
		{
			if (n->l->t->line_str)
				EmplaceComment(&ret, n->l->t->line_str);
			
		}break;
		}
	}break;
	default:
		if (n->t && n->t->line_str)
			EmplaceComment(&ret, n->t->line_str);
		break;
	}

	if (IS_FLAG_ON(n->flags, NODE_FLAGS_IS_SCOPE))
	{
		//scp = GetScopeFromParent(n, scp);
	}


	switch(n->type)
	{
	case node_type::N_DESUGARED:
	{
		//scp = GetScopeFromParent(n, scp);
		if (n->l)
			lhs_bcode = DescendFunc(lang_stat, final_func, n->l, scp);

		INSERT_VEC(ret.bcodes, lhs_bcode.bcodes);

		if (n->r)
			rhs_bcode = DescendFunc(lang_stat, final_func, n->r, scp);

		INSERT_VEC(ret.bcodes, rhs_bcode.bcodes);
	}break;
	case node_type::N_TYPE:
	{
		ret.type = fret_type::R_INT;
		ret.i = FromTypeToVarType(n->decl_type.type);
	}break;
	case node_type::N_ELSE:
	{
		descend_func_ret scope_bc;
		//scp = GetScopeFromParent(n, scp);
		if (n->r)
			scope_bc = DescendFunc(lang_stat, final_func, n->r, scp);
		INSERT_VEC(ret.bcodes, scope_bc.bcodes);
	}break;
	case node_type::N_FOR:
	{
		// for wasnt desugared
		ASSERT(false)
		int c_sz;
		int scp_sz;
		//scp = GetScopeFromParent(n, scp);


		CondsAndScopeGenBCode(lang_stat, final_func, n->l, n->r, &ret, scp, &c_sz, nullptr, &scp_sz, 1);
		// adding +1 because we accounting for the jmp inst
		int offset = (c_sz + scp_sz) + 1;
		ret.bcodes.emplace_back(byte_code(byte_code_enum::JMP, (long long)-offset));
	}break;
	case node_type::N_WHILE:
	{
		int c_sz;
		int scp_sz;
		//scp = GetScopeFromParent(n, scp);

		CondsAndScopeGenBCode(lang_stat, final_func, n->l, n->r, &ret, scp, &c_sz, nullptr, &scp_sz, 1);
		// adding +1 because we accounting for the jmp inst
		int offset =  (c_sz + scp_sz) + 1;
		ret.bcodes.emplace_back(byte_code(byte_code_enum::JMP, (long long)-offset));

		int idx = 0;
		FOR_VEC(bc, ret.bcodes)
		{
			switch(bc->type)
			{
			case byte_code_enum::BREAK:
			{
				// going out of the loop
				int offset = ret.bcodes.size() - (idx + 1);
				bc->type = byte_code_enum::JMP;
				bc->val = offset;
			}break;
			case byte_code_enum::CONTINUE:
			{
				// going to the beginning of the loop
				bc->type = byte_code_enum::JMP;
				bc->val  = -(idx + 1);
			}break;
			}
			idx++;
		}

	}break;
	case node_type::N_IF:
	case node_type::N_ELSE_IF:
	{
		descend_func_ret else_bc;
		//scp = GetScopeFromParent(n, scp);
		
		int account_for_jmp_at_end_of_scope = (int)(n->r != nullptr);

		int wasm_begin_block_idx = ret.bcodes.size();
		if(lang_stat->gen_wasm && n->type == N_IF)
		{
			ret.bcodes.emplace_back(byte_code(byte_code_enum::X64_WASM_BEGIN_BLOCK));
		}

		CondsAndScopeGenBCode(lang_stat, final_func, n->l->l, n->l->r, &ret, scp, nullptr, n->r, nullptr, account_for_jmp_at_end_of_scope);

		int jmp_idx = ret.bcodes.size() - 2;
		auto jmp_out_of_ifs = ret.bcodes.begin() + jmp_idx;
		// doing this for the conds that are false and need to jmp to the next scope
		
		int else_bc_size = 0;
		if (n->r)
		{
			else_bc = DescendFunc(lang_stat, final_func, n->r, scp);
			//ret.bcodes.emplace_back(byte_code(byte_code_enum::JMP, else_bc.bcodes.size()));

			else_bc_size = else_bc.bcodes.size();

			if (n->r->type == N_ELSE_IF)
			{
				auto last = ret.bcodes.end() - 1;
				ASSERT(last->type == X64_WASM_END_BLOCK);

			}

			ASSERT(jmp_out_of_ifs->type == byte_code_enum::JMP);
			jmp_out_of_ifs->jmp_rel = else_bc.bcodes.size() + 1;
			jmp_out_of_ifs->nd = n;
			account_for_jmp_at_end_of_scope = 1;
		}



		INSERT_VEC(ret.bcodes, else_bc.bcodes);
        if(lang_stat->gen_wasm)
        {
			if(n->type == N_IF)
			{
				wasm_begin_block_idx;
				ret.bcodes.emplace_back(byte_code(byte_code_enum::X64_WASM_END_BLOCK));
				auto wasm_bc = ret.bcodes.begin() + wasm_begin_block_idx;
				wasm_bc->val = ret.bcodes.size() - wasm_begin_block_idx;
				auto jmp_out_of_ifs = ret.bcodes.begin() + jmp_idx;
				if(jmp_out_of_ifs->type == byte_code_enum::JMP) 
					jmp_out_of_ifs->jmp_rel++;


			}
			// if we didnt have a else block, we shouldnt have a jmp inst at the end to modify
			if (n->r && n->r->type == N_ELSE_IF)
			{
				jmp_out_of_ifs = ret.bcodes.begin() + jmp_idx;
				ASSERT(jmp_out_of_ifs->type == byte_code_enum::JMP);

				auto last = ret.bcodes.end() - 1;
				//ASSERT(last->type == WASM_END_BLOCK);
				//ASSERT((jmp_idx + jmp_out_of_ifs->jmp_rel) == ret.bcodes.size() - 1)
				//if we're generating asm, we need to account for a WASM_END_BLOCK
				int i = 0;

				byte_code* cur = ret.bcodes.begin() + jmp_idx + jmp_out_of_ifs->jmp_rel;
				// as the jmp inst is always at the end, the next inst should always be this one
				//ASSERT(cur->type == WASM_END_BLOCK);
				// doing this loop because im not sure if we will only have one WASM_BLOCK
				/*
				while (i < ret.bcodes.size() && cur->type == WASM_END_BLOCK)
				{
					cur++;
					jmp_out_of_ifs->jmp_rel++;
					i++;
				}
				*/
			}
        }

	}break;
	case node_type::N_CAST:
	{
		auto lhs_type    = DescendNode(lang_stat, n->l, scp);
		lhs_type.type = FromTypeToVarType(lhs_type.type);
		auto casted_type = lhs_type;

		ret = DescendFunc(lang_stat, final_func, n->r, scp);
		byte_code bc;

		switch (ret.type)
		{
		case fret_type::R_SSE_REG:
		{
			auto c_type = casted_type.type; 

			switch(c_type)
			{
			case enum_type2::TYPE_F64:
			case enum_type2::TYPE_F32:
			{
				bc.type = ret.reg_sz == 8 ? CVTSD_REG_2_SS : CVTSS_REG_2_SD;
				bc.bin.lhs.reg = ret.reg;
				bc.bin.rhs.reg = ret.reg;
				ret.bcodes.emplace_back(bc);
			}break;
			case enum_type2::TYPE_S64:
			case enum_type2::TYPE_S32:
			{
				bc.type = MOV_SSE_2_R;
				bc.bin.lhs.reg = 0;
				bc.bin.rhs.reg = ret.reg;
				bc.bin.rhs.reg_sz = GetTypeSize(&ret.var->type);
				ret.bcodes.emplace_back(bc);
				ret.reg = 0;
			}break;
			default:
				ASSERT(false)
			}break;
		}break;
		case fret_type::R_STR_LIT:
		{
			MovStrLitToReg(lang_stat, 0, ret.str.substr(), &ret);
			ret.voffset = 0;
		}break;
		case fret_type::R_INT:
		{
			// checking the the number is zero, so that we need to zero the reg
			if (ret.i == 0)
				EmplaceInstImmToReg(final_func, 0, 0, byte_code_instr::BC_AND, &ret, 8);
			else
				EmplaceInstImmToReg(final_func, 0, ret.i, byte_code_instr::BC_EQUAL, &ret, 4);

			ret.reg = 0;
			ret.reg_sz = 8;
		}break;
		case fret_type::R_REG:
		{
			if (ret.var && ret.var->type.type == TYPE_STATIC_ARRAY)
			{
				EmplaceLeaInst(0, ret.reg, ret.voffset, 8, &ret);
				ret.reg = 0;
				ret.voffset = 0;
			
			}

			if (GetTypeSize(&casted_type) <= ret.reg_sz || casted_type.ptr != 0)
				break;
			

			bc.bin.lhs.reg = 0;
			bc.bin.lhs.reg_sz = 8;
			bc.bin.rhs.reg_sz = ret.reg_sz;
			bc.bin.rhs.reg = ret.reg;

			auto c_type = casted_type.type; 

			switch(c_type)
			{
			case enum_type2::TYPE_F64:
			case enum_type2::TYPE_F32:
			{
				bc.type = MOV_R_2_SSE;
				bc.bin.lhs.reg = 0;
				bc.bin.lhs.reg_sz = c_type == TYPE_F32 ? 4 : 8;
				bc.bin.rhs.reg = rhs_bcode.reg;
			}break;
			case enum_type2::TYPE_U64:
			case enum_type2::TYPE_U32:
			case enum_type2::TYPE_U16:
			case enum_type2::TYPE_U8:
			{
				bc.type = MOVZX_R;
			}break;

			case enum_type2::TYPE_S64:
			case enum_type2::TYPE_S32:
			case enum_type2::TYPE_S16:
			case enum_type2::TYPE_S8:
			{
				bc.type = MOVSX_R;
			}break;
			}
			ret.bcodes.emplace_back(bc);
		}break;
		case fret_type::R_MEM:
		{
			// putting the memory to register if it isn't alread in it
			if (IS_FLAG_OFF(ret.flags, DFR_MEM_ALREADY_PULLED) && (ret.reg == 5 || ret.reg == 34))
			{
				bool is_float = ret.var->type.IsFloat();

				switch(casted_type.type)
				{
				case TYPE_F64:
				case TYPE_F32:
				{
					auto c_type = casted_type.type; 
					if(is_float && casted_type.ptr == 0)
					{
						bc.type = c_type == TYPE_F32 ? CVTSD_MEM_2_SS : CVTSS_MEM_2_SD;
						bc.bin.lhs.reg = 0;
						bc.bin.rhs.reg = rhs_bcode.reg;;
						bc.bin.rhs.voffset = rhs_bcode.voffset;
						ret.bcodes.emplace_back(bc);
					}
					else
					{
						char aux_reg = 4;
						EmplaceInstMemOffsetToReg(final_func, aux_reg, ret.voffset, byte_code_instr::BC_EQUAL, &ret, true, ret.reg);
						
						bc.type = MOV_R_2_SSE;
						bc.bin.lhs.reg = aux_reg;
						bc.bin.rhs.reg = 0;
						bc.bin.rhs.reg_sz = GetTypeSize(&ret.var->type);
						ret.bcodes.emplace_back(bc);
					}

				}break;
				default:
				{
					decl2 * built_in = FromBuiltinTypeToDecl(lang_stat, casted_type.type);
					char dst_reg = 0;
					if(is_float && casted_type.ptr == 0)
					{
						char aux_reg = 4;
						EmplaceInstMemOffsetToReg(final_func, aux_reg, ret.voffset, byte_code_instr::BC_EQUAL, &ret, true, ret.reg);
						
						bc.type = MOV_SSE_2_R;
						bc.bin.lhs.reg = dst_reg;
						bc.bin.rhs.reg = aux_reg;
						bc.bin.rhs.reg_sz = GetTypeSize(&ret.var->type);
						ret.bcodes.emplace_back(bc);
					}
					else
					{
						EmplaceInstMemOffsetToReg2(final_func, 0, ret.voffset, ret.reg, byte_code_instr::BC_EQUAL, &ret, ret.var, ret.reg_sz, ret.ptr);
					}
					ret.reg = dst_reg;
					ret.voffset = 0;
				}break;
				}
			}

		}break;
		default:
			//ret.type = fret_type::R_RMEM;
			ASSERT(false)
			break;
		}

		switch (casted_type.type)
		{
		case enum_type2::TYPE_STRUCT:
			ret.var = casted_type.strct->this_decl;
			break;
		case enum_type2::TYPE_FUNC_PTR:
		case enum_type2::TYPE_VOID:
		case enum_type2::TYPE_F64:
		case enum_type2::TYPE_F32:
		case enum_type2::TYPE_S64:
		case enum_type2::TYPE_S32:
		case enum_type2::TYPE_S16:
		case enum_type2::TYPE_S8:
		case enum_type2::TYPE_U64:
		case enum_type2::TYPE_U32:
		case enum_type2::TYPE_U16:
		case enum_type2::TYPE_U8:
		case enum_type2::TYPE_CHAR:
		case enum_type2::TYPE_BOOL:
			//casted_type.type = FromTypeToVarType(casted_type.type);
			
			casted_type.ptr--;
			
			ret.var_size = GetTypeSize(&casted_type);
			ret.reg_sz = ret.var_size;
			casted_type.ptr++;
			//ret.type = fret_type::R_REG;
			if(ret.type != R_REG)
				ret.reg = 0;
			ret.var = FromBuiltinTypeToDecl(lang_stat, casted_type.type);
			break;
		default:
			ASSERT(false)
		}

		bool is_float = casted_type.type == TYPE_F32 || casted_type.type == TYPE_F64;

		ret.ptr = casted_type.ptr;
		ret.type = is_float ? fret_type::R_SSE_REG : fret_type::R_REG;
		


	}break;
	case node_type::N_KEYWORD:
	{
		switch(n->kw)
		{
		case KW_DBG_BREAK:
		{
			ret.bcodes.emplace_back(byte_code(byte_code_enum::INT3));
		}break;
		case KW_TRUE:
		{
			ret.type = fret_type::R_INT;
			ret.i    = 1;
		}break;
		case KW_FALSE:
		case KW_NIL:
		{
			ret.type = fret_type::R_INT;
			ret.i    = 0;
		}break;
		case KW_CONTINUE:
		{
			ret.bcodes.emplace_back(byte_code(byte_code_enum::CONTINUE, (long long)0));
		}break;
		case KW_BREAK:
		{
			ret.bcodes.emplace_back(byte_code(byte_code_enum::BREAK, (long long)0));
		}break;
		case keyword::KW_RETURN:
		{
			if(n->r != nullptr)
			{
				rhs_bcode = DescendFunc(lang_stat, final_func, n->r, scp);
				INSERT_VEC(ret.bcodes, rhs_bcode.bcodes);

				switch(rhs_bcode.type)
				{
				case fret_type::R_MEM:
				{
					if(rhs_bcode.ptr > 0)
					{
						ret.type = fret_type::R_REG;
						ret.reg  = rhs_bcode.reg;
						EmplaceInstRegToReg(final_func, 0, rhs_bcode.reg, 8, byte_code_instr::BC_EQUAL, &ret);
					}
					else
					{
						func_decl *fdecl = final_func->fdecl;
						
						// if the return type is a struct val, we'll have to copy the strct from rhs to the return address
						if(IS_FLAG_ON(fdecl->ret_type.flags, TYPE_STRCT_WAS_FROM_VAL))
						{
							EmplaceComment(&ret, "$// return strct val");

							int ret_offset = fdecl->strct_val_ret_offset;
							EmplaceInstRepStos(final_func, 5, ret_offset, 
									rhs_bcode.reg, rhs_bcode.voffset, 
									1, GetTypeSize(&fdecl->ret_type), &ret); 

							EmplaceLeaInst(0, 5, ret_offset, 8, &ret);
							rhs_bcode.flags |= DFR_STRCT_VAL_ADDRESS_ALREADY_IN_RAX;
						}
						//else
						//	EmplaceInstMemOffsetToReg2(final_func, 0, rhs_bcode.voffset, rhs_bcode.reg, byte_code_instr::BC_EQUAL, &ret,  rhs_bcode.var);
					}
				}break;
				}
				if (lhs_bcode.type == fret_type::R_RMEM)
					lhs_bcode.type = fret_type::R_REG;

				EmplaceRetGroup(final_func, final_func->fdecl, &rhs_bcode, &ret);
			}
			else
			{
				rhs_bcode.flags |= DFR_STRCT_VAL_ADDRESS_ALREADY_IN_RAX;
				// assigning the the return value to the reg
				EmplaceRetGroup(final_func, final_func->fdecl, &rhs_bcode, &ret);
			}
		}break;
		}
	}break;
	case node_type::N_INDEX:
	{
		ASSERT(IS_FLAG_OFF(n->flags, NODE_FLAGS_INDEX_IS_TYPE))
		auto lhs = DescendFunc(lang_stat, final_func, n->l, scp, DONT_DEREF_PTR);

		auto last_flags = lang_stat->flags;

		lang_stat->flags |= PSR_FLAGS_ON_FUNC_CALL;

		MaybePushingPramRegsInDivAndMulInsts(lang_stat, final_func, tkn_type2::T_MUL, &ret);

		auto offset = DescendFunc(lang_stat, final_func, n->r, scp);

		EmplaceComment(&ret, "// indexing begin");



		INSERT_VEC(ret.bcodes, lhs.bcodes);

		switch (lhs.type)
		{
		case fret_type::R_REG:
		case fret_type::R_MEM:
		case fret_type::R_RMEM:
		{
			EmplaceLeaInst(1, lhs.reg, lhs.voffset, 8, &ret);
		}break;
		default:
			ASSERT(false)
		}

		INSERT_VEC(ret.bcodes, offset.bcodes);

		// moving the offset to rax
		switch(offset.type)
		{
		case fret_type::R_REG:
		case fret_type::R_RMEM:
		{
			EmplaceLeaInst(0, offset.reg, offset.voffset, 8, &ret);
			//EmplaceInstRegToReg(final_func,  0, offset.reg, 8, byte_code_instr::BC_EQUAL, &ret);
		}break;
		case fret_type::R_MEM:
		{
			EmplaceInstMemOffsetToReg2(final_func, 0, offset.voffset, offset.reg, byte_code_instr::BC_EQUAL, &ret, offset.var, 8, offset.ptr);
		}break;
		case fret_type::R_INT:
		{
			EmplaceInstImmToReg(final_func, 0, 0, byte_code_instr::BC_AND, &ret, 8);
			EmplaceInstImmToReg(final_func, 0, offset.i, byte_code_instr::BC_EQUAL, &ret, 8);
		}break;
		default:
			ASSERT(false)
		}

		// assign var to ret 
		switch (lhs.var->type.type)
		{
		case enum_type2::TYPE_STRUCT:
		{
			// getting func op overload ret_type 
			auto op = lhs.var->type.strct->FindOpOverload(lang_stat, overload_op::INDEX_OP);
			ret.var    = FromTypeToDecl(lang_stat, &op->ret_type);
			lhs.reg_sz = GetTypeSize(&lhs.var->type);

		}break;
		case enum_type2::TYPE_STATIC_ARRAY:
		{
			type2* tp = lhs.var->type.tp;
			ret.var = FromTypeToDecl(lang_stat, tp);
			lhs.reg_sz = GetTypeSize(lhs.var->type.tp);
		}break;
		default:
			ASSERT(false)
		}
		
		// imul rax by the type size
		EmplaceInstImmToReg(final_func, 0, lhs.reg_sz, byte_code_instr::BC_MUL, &ret, 8);
		// adding the address to the offset
		EmplaceInstRegToReg(final_func, 0, 1, 8, byte_code_instr::BC_PLUS, &ret);
		EmplaceComment(&ret, "// indexing end");

		MaybePoppingPramRegsInDivAndMulInsts(lang_stat, final_func, tkn_type2::T_MUL, &ret);
		

		lang_stat->flags = last_flags;

		ret.type = fret_type::R_MEM;
		char ptr = lhs.var->type.tp->ptr;


		if(lhs.var->type.tp->type == enum_type2::TYPE_STRUCT_TYPE ||
			lhs.var->type.tp->type == enum_type2::TYPE_STRUCT)
			ret.var  = lhs.var->type.tp->strct->this_decl;

		ret.voffset = 0;
		ret.reg_sz = lhs.reg_sz;
		ret.var_size = lhs.var_size;
		ret.ptr  = ptr + 1;

	}break;
	case node_type::N_STR_LIT:
	{
		ret.type = fret_type::R_STR_LIT;
		ret.str  = n->t->str.substr();
	}break;
	case node_type::N_FLOAT:
	{
		ret.type = fret_type::R_FLOAT;
		ret.f32 = n->t->f;
		ret.reg_sz = 4;
	}break;
	case node_type::N_INT:
	{
		ret.type = fret_type::R_INT;
		ret.i = n->t->i;
		//ret.reg_sz = 4;
	}break;
	case node_type::N_IDENTIFIER:
	{
		auto decl = FindIdentifier(n->t->str, scp, &tp);
		// identifier is probably an const 
		switch (decl->type.type)
		{
		case enum_type2::TYPE_INT:
		{
			ret.type = fret_type::R_INT;
			ret.i = decl->type.i;
			ret.var_size = 8;
		}break;
		case enum_type2::TYPE_FUNC_EXTERN:
		case enum_type2::TYPE_IMPORT:
		{
			ret.type = fret_type::R_MEM;
			ret.var = decl;
			ret.voffset = decl->offset;
		}break;
		case enum_type2::TYPE_FUNC_PTR:
		case enum_type2::TYPE_STATIC_ARRAY:
		default:
		{
			ret.type = fret_type::R_MEM;
			ret.var = decl;
			ret.voffset = decl->offset;
			ret.var_size = GetTypeSize(&decl->type);
			ret.ptr = decl->type.ptr;
			ret.reg = 5;
			ret.reg_sz = GetTypeSize(&decl->type);

			if (IS_FLAG_ON(decl->flags, DECL_IS_ARG))
			{
				ret.reg = 34;
			}


			// if the argument of a function is a strct value, the argmuent itself is a ptr to the strct
			if(IS_FLAG_ON(decl->type.flags, TYPE_STRCT_WAS_FROM_VAL) && IS_FLAG_ON(decl->flags, DECL_IS_ARG) && decl->type.type == enum_type2::TYPE_STRUCT)
			{
				EmplaceInstMemOffsetToReg2(final_func, 0, ret.voffset, ret.reg, byte_code_instr::BC_EQUAL, &ret, ret.var);
				ret.reg = 0;
				ret.voffset = 0;
			}
		

			// getting a ptr from the data sect to rax
			if(IS_FLAG_ON(decl->flags, DECL_IS_GLOBAL))
			{
				EmplaceDataSectReloc(0, decl->offset, &ret);
				ret.type = fret_type::R_MEM;
				ret.reg  = 0;
				ret.voffset  = 0;
				if (IS_FLAG_OFF(flags, DONT_DEREF_PTR))
				{
					EmplaceInstMemOffsetToReg2(final_func, 0, 0, 0, byte_code_instr::BC_EQUAL, &ret, decl);
					if(decl->type.IsFloat())
						ret.type = fret_type::R_SSE_REG;
					else
						ret.type = fret_type::R_REG;
				}
			}

			// setting the reg size of a struct val mem to be the biggest type of the struct
			if (decl->type.type == enum_type2::TYPE_STRUCT && decl->type.ptr == 0)
				ret.reg_sz = decl->type.strct->biggest_type;

			if (decl->type.type == enum_type2::TYPE_STATIC_ARRAY)
			{
				ret.reg_sz = 8;
				ret.type = fret_type::R_REG;
			}
		}break;
		}


	}break;
	case node_type::N_STMNT:
	{
		own_std::vector<node*> node_stack;
		node* cur_node = n;
		while (cur_node->l->type == node_type::N_STMNT)
		{
			node_stack.emplace_back(cur_node);
			cur_node = cur_node->l;
		}
		int size = node_stack.size();


		if (cur_node->l != nullptr)
		{
			auto lhs = DescendFunc(lang_stat, final_func, cur_node->l, scp);
			cur_node->l->flags &= ~NODE_FLAGS_IS_PROCESSED;

			INSERT_VEC(ret.bcodes, lhs.bcodes);
			InsertFalseTrueConds(ret, lhs);
		}

		while (true)
		{
			lang_stat->cur_stmnt = cur_node;
			int last_lhs_saved = lang_stat->lhs_saved;


			lang_stat->lhs_saved = last_lhs_saved;
			lang_stat->cur_per_stmnt_strct_val_offset = 0;

			if (cur_node->r != nullptr)
			{
				auto rhs = DescendFunc(lang_stat, final_func, cur_node->r, scp);
				cur_node->r->flags &= ~NODE_FLAGS_IS_PROCESSED;

				INSERT_VEC(ret.bcodes, rhs.bcodes);
				InsertFalseTrueConds(ret, rhs);
			}

			size--;

			cur_node->flags |= NODE_FLAGS_IS_PROCESSED;

			if (size < 0)
				break;

			cur_node = *(node_stack.end() - 1);
			node_stack.pop_back();

		}
	}break;
	case node_type::N_CALL:
	{
		lhs_bcode = DescendFunc(lang_stat, final_func, n->l, scp);
		//ASSERT(lhs_bcode.type == fret_type::R_MEM)

		if(lhs_bcode.var->type.type == enum_type2::TYPE_STRUCT)
			break;


		if (lang_stat->internal_funcs_addr.find(lhs_bcode.var->name) != lang_stat->internal_funcs_addr.end())
		{
			char* addr = lang_stat->internal_funcs_addr[lhs_bcode.var->name];
			GenCall(lang_stat, final_func, n, scp, lhs_bcode.var->type.fdecl, ret, lhs_bcode, rhs_bcode, 
				GEN_CALL_IS_PTR_FAR, (void *)0, (void *) addr);



		}
		else if(lhs_bcode.var->name ==  "get_type_data")
		{
			auto tp = DescendNode(lang_stat, n->r, scp);
			tp.ptr = 0;
			auto t_name = TypeToString(tp);

			//rhs_bcode = DescendFunc(lang_stat, final_func, n->r, scp);

			//if(rhs_bcode.type == fret_type::R_INT
			ret.bcodes.emplace_back(byte_code(rel_type::REL_TYPE, (char*)std_str_to_heap(lang_stat, &t_name), (int)0, (char)0));

			ret.type = fret_type::R_MEM;
			ret.var  = FindIdentifier("type_data", scp, &tp);
			ASSERT(ret.var)
			ret.reg = 0;
			ret.ptr = 1;
			ret.reg_sz = 8;
		}
		else if(lhs_bcode.var->name ==  "GET_VAR_ARGS_OFFSET")
		{
			ret.type = fret_type::R_REG;
			ret.ptr  = 0;
			ret.reg  = 0;

			EmplaceLeaInst(0, 34, final_func->fdecl->var_args_start_offset, 8, &ret);
		}
		else if(lhs_bcode.var->name ==  "enum_count")
		{
			auto tp = DescendNode(lang_stat, n->r, scp);

			ret.type = R_INT;
			ret.i = tp.scp->vars.size();
		}
		else if(lhs_bcode.var->name ==  "sizeof")
		{
			auto tp = DescendNode(lang_stat, n->r, scp);

			if(tp.ptr > 0)
				ret.i = 8;
			else
				ret.i    = GetTypeSize(&tp);
			//ret.reg_sz = 4;
			ret.type = fret_type::R_INT;
		}
		else
		{
			if (lhs_bcode.var->type.type == TYPE_FUNC_PTR)
			{
				long long val = 0;
				val |= lhs_bcode.reg;
				val = (val) | (((long long)lhs_bcode.var->offset) << 8);
				GenCall(lang_stat, final_func, n, scp, lhs_bcode.var->type.fdecl, ret, lhs_bcode, rhs_bcode, 
					GEN_CALL_IS_PTR, (void *)val);
			}
			else
				GenCall(lang_stat, final_func, n, scp, lhs_bcode.var->type.fdecl, ret, lhs_bcode, rhs_bcode);
		}

	}break;
	case node_type::N_APOSTROPHE:
	{
		ret.type = fret_type::R_INT;
		ret.i    = n->t->i;
	}break;
	case node_type::N_UNOP:
	{
		switch (n->t->type)
		{
		case tkn_type2::T_TILDE:
		{
			ret = DescendFunc(lang_stat, final_func, n->r, scp);

			switch(ret.type)
			{
			case R_MEM:
			{
				IMEM_TO_REG(0, ret, ret.voffset, ret.var, ret.reg_sz, ret.reg);
				ret.voffset = 0;
				ret.reg = 0;
				ret.type = R_REG;
				IREG_TO_REG(0, 0, ret.reg_sz, ret, BC_NOT);
				
			}break;
			case R_REG:
			{
				ret.type = R_REG;
				IREG_TO_REG(ret.reg, 0, ret.reg_sz, ret, BC_NOT);
				ret.voffset = 0;
				ret.reg = 0;
			}break;
			case R_INT:
			{
				ret.type = R_INT;
				ret.i = ~ret.i;
			}break;
			default:
				ASSERT(false)
			}

		}break;
		// instantiation array
		case tkn_type2::T_DOLLAR:
		{
			int ar_lit_offset = lang_stat->cur_ar_lit_offset + final_func->fdecl->array_literal_offset;

			if(IS_FLAG_OFF(n->flags, NODE_FLAGS_AR_LIT_ANON))
				ar_lit_offset = n->ar_lit_decl->offset;


			lang_stat->cur_ar_lit_offset += n->ar_byte_sz;

			ret.type = fret_type::R_REG;
			ret.voffset = ar_lit_offset;

			auto args = DescendCommaFunc(lang_stat, final_func, n->r, scp, 0);
			lang_stat->cur_ar_lit_offset -= n->ar_byte_sz;

			descend_func_ret mem;
			mem.reg_sz = GetTypeSize(n->ar_lit_tp->tp);
			int to_increment_with = mem.reg_sz;
			int cur_idx = 0;
			// the first element will have the reg_sz
			char buffer[256];
			FOR_VEC(a, args)
			{
				snprintf(buffer, 256, "// ar lit idx %d", cur_idx);
				EmplaceComment(&ret, std_str_to_heap(lang_stat, &std::string(buffer)));

				INSERT_VEC(ret.bcodes, a->bcodes);
				a->bcodes.clear();

				switch(a->type)
				{
				case fret_type::R_MEM:
				{

					if(IS_FLAG_ON(a->var->type.flags, TYPE_STRCT_WAS_FROM_VAL) && a->ptr == 0)
					{
						int strct_sz = GetTypeSize(&a->var->type);
						EmplaceInstRepStos(final_func, 5, ar_lit_offset, a->reg, a->voffset, 1, strct_sz, &ret); 
						ar_lit_offset += strct_sz;
						continue;
					}

				}break;
				}

				
				mem.type = fret_type::R_MEM;
				mem.reg  = 5;
				//mem.reg_sz = a->reg_sz;
				mem.voffset = ar_lit_offset;


				n->t->type = tkn_type2::T_EQUAL;
				GenInstFromLhsAndRhs(lang_stat, final_func, n, mem, *a, ret);
				n->t->type = tkn_type2::T_DOLLAR;
				
				//if(a->ptr > 0)
				//	ar_lit_offset += 8;
				//else
				//	ar_lit_offset += mem.reg_sz;
				ar_lit_offset += to_increment_with;
				cur_idx++;
			}
			ret.reg_sz = 8;
			ret.ptr = 0;
			EmplaceLeaInst(0, 5, ret.voffset, 8, &ret);

		}break;
		case tkn_type2::T_MINUS:
		{
			ret = DescendFunc(lang_stat, final_func, n->r, scp);
			// negating the values
			switch(ret.type)
			{
			case fret_type::R_INT:
				ret.i *= -1;
				break;
			case fret_type::R_FLOAT:
				ret.f32 *= -1;
				break;
			case fret_type::R_SSE_REG:
			{
				char neg_reg = ret.reg == 4 ? 5 : 4;
				EmplaceInstRegToReg(final_func, neg_reg, neg_reg, 4, BC_XOR, &ret, true);
				EmplaceInstRegToReg(final_func, neg_reg, ret.reg, 4, BC_SUB, &ret, true);
				ret.reg = neg_reg;
			}break;
			case fret_type::R_REG:
			{
				IREG_TO_REG(ret.reg, 0, ret.reg_sz, ret, BC_NEG);
			}break;
			case fret_type::R_MEM:
			{
				bool is_sse = ret.var->type.IsFloat();
				char reg_dst = is_sse ? 4 : 0;
				if (is_sse)
				{
					reg_dst = 4;
					char aux_mem_reg = 5;

					EmplaceInstRegToReg(final_func, reg_dst, reg_dst, 4, BC_XOR, &ret, true);
					EmplaceInstMemOffsetToReg(final_func, aux_mem_reg, ret.voffset, byte_code_instr::BC_EQUAL, &ret, is_sse, ret.reg);
					EmplaceInstRegToReg(final_func, reg_dst, aux_mem_reg, 4, BC_SUB, &ret, true);

					ret.type = fret_type::R_SSE_REG;
				}
				else
				{
					IMEM_TO_REG(0, ret, ret.voffset, ret.var, ret.reg_sz, ret.reg);
					IREG_TO_REG(0, 0, ret.reg_sz, ret, BC_NEG);
					ret.type = fret_type::R_REG;
				}
				
				ret.reg = reg_dst;
				
			}break;
			default:
				ASSERT(false)
			}
			
		}break;
		case tkn_type2::T_AMPERSAND:
		{
			rhs_bcode = DescendFunc(lang_stat, final_func, n->r, scp, DONT_DEREF_PTR);
			INSERT_VEC(ret.bcodes, rhs_bcode.bcodes);
			ret.reg = 0;
			ret.var = rhs_bcode.var;

			switch (rhs_bcode.type)
			{
			case fret_type::R_MEM:
			{
				bool is_func = false;
				if (ret.var->type.type == TYPE_FUNC)
				{
					ret.bcodes.emplace_back(byte_code(rel_type::REL_GET_FUNC_ADDR, (char*)nullptr, (int)0, (char)0, rhs_bcode.var->type.fdecl));
					is_func = true;
				}
				else if (ret.var->type.type == TYPE_FUNC_EXTERN)
				{
					ret.bcodes.emplace_back(byte_code(rel_type::REL_GET_FUNC_ADDR, (char*)n->r->t->str.c_str(), (int)0, (char)0, rhs_bcode.var->type.fdecl));
					is_func = true;
				}
				else
				{
					EmplaceLeaInst(0, rhs_bcode.reg, rhs_bcode.voffset, 8, &ret);
					ret.ptr++;
				}
				ret.reg = 0;
				ret.voffset = 0;
				ret.flags |= DFR_MEM_ALREADY_PULLED;

				if (is_func)
				{
					ret.type = fret_type::R_REG;
					return ret;
				}
				/*
				ret.lea.reg_base = 5;
				ret.lea.reg_dst  = 0;
				ret.lea.size     = 8;
				ret.lea.offset   = rhs_bcode.var->offset;
				*/
			}break;
			case fret_type::R_REG:
			{
				ret.ptr++;
				ret.flags |= DFR_MEM_ALREADY_PULLED;
			}break;
			case fret_type::R_RMEM:
			{
				ret = rhs_bcode;
				//ret.reg = rhs_bcode.reg;
			}break;
			default:
				ASSERT(false)
			}
			
			ret.reg_sz = 8;
			ret.type = fret_type::R_MEM;
		}break;
		case tkn_type2::T_EXCLAMATION:
		{
			rhs_bcode = DescendFunc(lang_stat, final_func, n->r, scp);
			INSERT_VEC(ret.bcodes, rhs_bcode.bcodes);
			if(rhs_bcode.type == fret_type::R_MEM)
			{
				descend_func_ret imm;
				CREATE_IMM(imm, 0);
				ret.bcodes.emplace_back(ReturnBCode(byte_code_instr::BC_CMP, &rhs_bcode, &imm));
			}
			else if (rhs_bcode.type == fret_type::R_INT)
			{
				IIMM_TO_REG(rhs_bcode.i, 0, 4, ret, BC_EQUAL);
				rhs_bcode.type = R_REG;
				rhs_bcode.reg  = 0;
				rhs_bcode.reg_sz = 4;
				descend_func_ret imm;
				CREATE_IMM(imm, 0);
				ret.bcodes.emplace_back(ReturnBCode(byte_code_instr::BC_CMP, &rhs_bcode, &imm));
			}
			else if (rhs_bcode.type == fret_type::R_RMEM || rhs_bcode.type == fret_type::R_REG || rhs_bcode.type == fret_type::R_BOOL)
			{
				rhs_bcode.type = fret_type::R_REG;
				descend_func_ret imm;
				CREATE_IMM(imm, 0);
				ret.bcodes.emplace_back(ReturnBCode(byte_code_instr::BC_CMP, &rhs_bcode, &imm));
			}
			else
			{
				ASSERT(false)
			}
			ret.type = fret_type::R_BOOL;
		}break;
		case tkn_type2::T_MUL:
		{
			rhs_bcode = DescendFunc(lang_stat, final_func, n->r, scp, 0);
			INSERT_VEC(ret.bcodes, rhs_bcode.bcodes);
			ret.ptr = rhs_bcode.ptr;
			ret.reg = rhs_bcode.reg;
			ret.reg_sz = rhs_bcode.reg_sz;
			ret.var_size = rhs_bcode.var_size;
			ret.var = rhs_bcode.var;
			ret.voffset = rhs_bcode.voffset;

			switch (rhs_bcode.type)
			{
			case fret_type::R_REG:
			case fret_type::R_RMEM:
			case fret_type::R_MEM:
			{
				if (IS_FLAG_OFF(flags, DONT_DEREF_PTR))
				{
					// getting the ptr from the stack
					if (rhs_bcode.reg == 5 || rhs_bcode.reg == 34)
					{
						EmplaceInstMemOffsetToReg2(final_func, 0, rhs_bcode.voffset, rhs_bcode.reg, byte_code_instr::BC_EQUAL, &ret, rhs_bcode.var, ret.reg_sz, rhs_bcode.ptr);
						rhs_bcode.voffset = 0;
						rhs_bcode.reg = 0;
					}

					EmplaceInstMemOffsetToReg2(final_func, 0, rhs_bcode.voffset, rhs_bcode.reg, byte_code_instr::BC_EQUAL, &ret, rhs_bcode.var, ret.reg_sz);
					rhs_bcode.var->type.ptr--;
					ret.reg_sz = GetTypeSize(&rhs_bcode.var->type);
					rhs_bcode.var->type.ptr++;
					ret.reg = 0;
					ret.voffset = 0;

					ret.ptr--;
					if (ret.ptr == 0)
					{
						auto is_float = rhs_bcode.var->type.type == TYPE_F32 || rhs_bcode.var->type.type == TYPE_F64;
						if(is_float)
							ret.type = fret_type::R_SSE_REG;
						else
							ret.type = fret_type::R_REG;
					}
				}
			}break;
			}
		
			
		}break;
		}
	}break;
	case node_type::N_BINOP:
	{
		switch(n->t->type)
		{
		case tkn_type2::T_COLON:
		{

			// we're assuming that the var was already declared only in this scope, that's why nulling the parent
			auto last_parent =  scp->parent;
			scp->parent = nullptr;
			auto decl_ident = FindIdentifier(n->l->t->str, scp, &tp);
			//final_func->vars.emplace_back(decl_ident);

			ret.type = fret_type::R_MEM;	
			ret.var = decl_ident;
			ret.voffset = decl_ident->offset;
			ret.var_size = GetTypeSize(&decl_ident->type);
			ret.reg_sz = GetTypeSize(&decl_ident->type);
			ret.reg = 5;

			if (decl_ident->type.type == enum_type2::TYPE_STRUCT && decl_ident->type.ptr == 0)
				ret.reg_sz = decl_ident->type.strct->biggest_type;

			scp->parent = last_parent;

			
			if (decl_ident->type.type == enum_type2::TYPE_STATIC_ARRAY)
			{
				ret.ptr = 1;
				ret.type = fret_type::R_REG;
			}
		}break;
		case tkn_type2::T_COND_OR:
		case tkn_type2::T_COND_AND:
		{
			bool is_or = n->t->type == tkn_type2::T_COND_OR;
			bool is_and = n->t->type == tkn_type2::T_COND_AND;

			int passing_flags = HAS_PARENT_COND | ((int)n->t->type << 16);

			lhs_bcode = DescendFunc(lang_stat, final_func, n->l, scp, passing_flags);
			rhs_bcode = DescendFunc(lang_stat, final_func, n->r, scp, 0);
			
			bool can_emplace_wasm_block = lang_stat->gen_wasm && is_or  && lhs_bcode.type == fret_type::R_BOOL;
			//can_emplace_wasm_block = can_emplace_wasm_block | (lang_stat->gen_wasm && is_and  && lhs_bcode.type == fret_type::R_COND);
			if (can_emplace_wasm_block)
			{
				lhs_bcode.bcodes.insert(0, byte_code(byte_code_enum::X64_WASM_BEGIN_BLOCK));
			}

			tkn_type2 parent_op = (tkn_type2)(flags >> 16);
			bool is_parent_or = IS_FLAG_ON(flags, HAS_PARENT_COND) && parent_op == T_COND_OR;
			if(lhs_bcode.type == fret_type::R_BOOL)
			{
				
				// OR and AND are opposites in jmp inst emplacement
				// and saving the jmp insts to array so that we can cahge its jmp address
				if(is_or)
				{
					ret.true_bool_bcode_idx.emplace_back((int)lhs_bcode.bcodes.size());
					EmplaceCondJmpInst(n->l->t->type, 0, &lhs_bcode, n->l->is_unsigned);
				}
				else
				{
					ret.false_bool_bcode_idx.emplace_back((int)lhs_bcode.bcodes.size());
					EmplaceCondJmpInst(OppositeCondCmp(n->l->t->type), 0, &lhs_bcode, n->l->is_unsigned);
				}
			}
			else if(lhs_bcode.type == fret_type::R_COND)
			{
				if(is_or)
				{
					// assign false conds to the right hand side if this OR cond
					FOR_VEC(c, lhs_bcode.false_bool_bcode_idx)
					{
						auto bc_ptr = &lhs_bcode.bcodes[*c];
						bc_ptr->jmp_rel = lhs_bcode.bcodes.size() - (*c + 1);
					}

					// passing true conds
					FOR_VEC(c, lhs_bcode.true_bool_bcode_idx)
					{
						ret.true_bool_bcode_idx.emplace_back(*c);
					}
				}
				else
				{
					// assign true conds to the right hand side if this AND cond
					FOR_VEC(c, lhs_bcode.true_bool_bcode_idx)
					{
						auto bc_ptr = &lhs_bcode.bcodes[*c];
						bc_ptr->jmp_rel = lhs_bcode.bcodes.size() - *c;
					}
					// passing false conds
					FOR_VEC(c, lhs_bcode.false_bool_bcode_idx)
					{
						ret.false_bool_bcode_idx.emplace_back(*c);
					}
					//ASSIGN_VEC(ret.bcodes, lhs_bcode.bcodes);
				}
			}

			if (can_emplace_wasm_block)
			{
				lhs_bcode.bcodes.emplace_back(byte_code(byte_code_enum::X64_WASM_END_BLOCK));
			}
			INSERT_VEC(ret.bcodes, lhs_bcode.bcodes);
			

			if(rhs_bcode.type == fret_type::R_BOOL)
			{
				INSERT_VEC(ret.bcodes, rhs_bcode.bcodes);
				if((is_parent_or && is_or) || (is_parent_or && !is_or))
				{
					ret.true_bool_bcode_idx.emplace_back((int)ret.bcodes.size());
					EmplaceCondJmpInst(n->r->t->type, 0, &ret, n->r->is_unsigned);
				}
				else
				{
					ret.false_bool_bcode_idx.emplace_back((int)ret.bcodes.size());
					EmplaceCondJmpInst(OppositeCondCmp(n->r->t->type), 0, &ret, n->r->is_unsigned);
				}

			}
			else if(rhs_bcode.type == fret_type::R_COND)
			{
				
				// offseting the rhs's jmp with the lhs bcode size, which was a
				InsertFalseTrueConds(ret, rhs_bcode);
				INSERT_VEC(ret.bcodes, rhs_bcode.bcodes);
			}

			ret.type = fret_type::R_COND;
		}break;
		case tkn_type2::T_POINT:
		{
			lhs_bcode = DescendFunc(lang_stat, final_func, n->l, scp, DONT_DEREF_PTR);
			INSERT_VEC(ret.bcodes, lhs_bcode.bcodes);
			lhs_bcode.bcodes.clear();

			type2 *tp = &lhs_bcode.var->type;
			ret.type = lhs_bcode.type;
			ret.reg = lhs_bcode.reg;

			int final_voffset = lhs_bcode.voffset;

			if (lhs_bcode.ptr > 0)
			{
				int offset = lhs_bcode.voffset;

				DEREF_DFR(ret, lhs_bcode)
				INSERT_VEC(ret.bcodes, lhs_bcode.bcodes);
				ret.ptr = lhs_bcode.ptr;
				final_voffset = lhs_bcode.voffset;
			}

			switch(tp->type)
			{
			case enum_type2::TYPE_ENUM_TYPE:
			{
				auto e_decl = tp->GetEnumDecl(n->r->t->str);
				ret.type = fret_type::R_INT;
				ret.i    = e_decl->type.e_idx;
			}break;
			case enum_type2::TYPE_STATIC_ARRAY:
			{
				ret.var_size = 8;
				ret.type = fret_type::R_MEM;
			}break;
			case enum_type2::TYPE_IMPORT:
			{
				ret.type = fret_type::R_MEM;
				std::string name;

				if (n->r->type == node_type::N_IDENTIFIER)
					name = n->r->t->str;
				else if (n->r->type == node_type::N_CALL)
					name = n->r->l->t->str;

				auto membr = lhs_bcode.var->type.imp->FindDecl(name);

				ret.var = membr;
				ret.type = R_MEM;
				switch (membr->type.type)
				{
				case enum_type2::TYPE_FUNC_EXTERN:
				case enum_type2::TYPE_FUNC:
				{
					if (n->l->t->line_str)
						EmplaceComment(&ret, n->l->t->line_str);
					/*
					GenCall(final_func, n->r, scp, membr->type.fdecl, ret, lhs_bcode, rhs_bcode);
					ret.reg = 0;
					// if the return type of the func call is a ptr
					if (membr->type.fdecl->ret_type.ptr > 0)
					{
						if (membr->type.fdecl->ret_type.type == enum_type2::TYPE_STRUCT)
							ret.var = membr->type.fdecl->ret_type.strct->this_decl;
						else
							ret.var = lang_stat->i64_decl;

						ret.type = fret_type::R_MEM;
						//ret.reg_sz = 8;
					}
					else
					{
						ret.type = fret_type::R_REG;
						//ret.reg_sz = 8;
					}
					*/
				}break;
				case enum_type2::TYPE_INT:
				{
					ret.type = fret_type::R_INT;
					ret.i = membr->type.i;
				}break;
				default:
				{
					ASSERT(false)
				}break;
				}
			}break;
			default:
			{
				auto membr = lhs_bcode.var->type.strct->FindDecl(n->r->t->str);
				final_voffset += membr->offset;
				ret.var = membr;
				ret.ptr += membr->type.ptr;
				ret.var_size = GetTypeSize(&membr->type);
				ret.reg_sz = ret.var_size;
				ret.voffset = final_voffset;

				if (IS_FLAG_OFF(flags, DONT_DEREF_PTR))
				{
					// we can only get the mem if its not a ptr
					if (membr->type.type == enum_type2::TYPE_F32 && membr->type.ptr == 0)
					{
						int r = 0;

						if(IS_PRS_FLAG_ON(PSR_FLAGS_ON_FUNC_CALL))
							r = 5;
						
						EmplaceInstMemOffsetToReg2(final_func, r, ret.voffset, ret.reg, byte_code_instr::BC_EQUAL, &ret, ret.var, ret.reg_sz, membr->type.ptr);

						//ret.ptr--;
						ret.ptr = 0;
						ret.reg = r;
						ret.voffset = 0;
						ret.type = fret_type::R_SSE_REG;
					}
					else
					{
						EmplaceInstMemOffsetToReg2(final_func, 0, ret.voffset, ret.reg, byte_code_instr::BC_EQUAL, &ret, ret.var, ret.reg_sz, ret.ptr);
						ret.type = fret_type::R_REG;
						//ret.ptr--;
						ret.reg = 0;
						ret.voffset = 0;
					}
					final_voffset = 0;
				}
				//ret.ptr += membr->type.ptr;
				

				// we just want the offse of the member if the lhs is already in register
				if(ret.type == fret_type::R_RMEM)
					final_voffset = membr->offset;

			}break;
			}
			ret.voffset = final_voffset;
		}break;
		case tkn_type2::T_COND_EQ:
		case tkn_type2::T_COND_NE:
		case tkn_type2::T_LESSER_EQ:
		case tkn_type2::T_LESSER_THAN:
		case tkn_type2::T_GREATER_EQ:
		case tkn_type2::T_GREATER_THAN:
		{
			is_bool = true;
/*
			lhs_bcode = DescendFunc(lang_stat, final_func, n->l, scp);
			rhs_bcode = DescendFunc(lang_stat, final_func, n->r, scp);
			ret.bcodes.emplace_back(ReturnBCode(byte_code_instr::BC_CMP, &lhs_bcode, &rhs_bcode));
			ret.type = fret_type::R_BOOL;
			*/
			goto binary_label;
		}
		// $DFR EQUAL
		case tkn_type2::T_EQUAL:
		case tkn_type2::T_MINUS_EQUAL:
		case tkn_type2::T_PLUS_EQUAL:
		{
			lhs_bcode = DescendFunc(lang_stat, final_func, n->l, scp, DONT_DEREF_PTR);
			rhs_bcode = DescendFunc(lang_stat, final_func, n->r, scp);

			auto saved_lhs = lhs_bcode;
			bool was_rm = false;
			bool is_sse = rhs_bcode.type == R_SSE_REG;
			
			bool lhs_is_ptr_to_be_deref_held_at_stack = lhs_bcode.ptr > 0 && (lhs_bcode.reg == 5 || lhs_bcode.reg == 34) && n->l->type == node_type::N_UNOP && n->l->t->type == tkn_type2::T_MUL;
			
			if (lhs_is_ptr_to_be_deref_held_at_stack)
			{
				EmplaceInstMemOffsetToReg2(final_func, 0, lhs_bcode.voffset, lhs_bcode.reg, byte_code_instr::BC_EQUAL, &lhs_bcode, lhs_bcode.var, 8, lhs_bcode.ptr);

				lhs_bcode.var->type.ptr--;
				lhs_bcode.reg_sz = GetTypeSize(&lhs_bcode.var->type);
				lhs_bcode.var->type.ptr++;

				lhs_bcode.ptr = 0;
				lhs_bcode.voffset = 0;
				lhs_bcode.reg = 0;
			}

			bool is_strct_val_assignment = DFR_IS_STRUCT_VAL(lhs_bcode) && (DFR_IS_STRUCT_VAL(rhs_bcode) || IS_FLAG_ON(rhs_bcode.flags, DFR_CALL_STRCT_RET_VAL));

			INSERT_VEC(ret.bcodes, rhs_bcode.bcodes);
			rhs_bcode. bcodes.clear();

			if (rhs_bcode.ptr > 0)
			{
				rhs_bcode.type = fret_type::R_REG;
			}



			// transfering the rhs to rbx
			if (rhs_bcode.type != fret_type::R_FLOAT && rhs_bcode.type != fret_type::R_INT
				&& rhs_bcode.type != fret_type::R_STR_LIT)
			{
				descend_func_ret rbx;
				CREATE_REG(rbx, 3);
				rbx.reg_sz = 8;
				bool is_float = false;

				// we want to pull the ptr from the stack
				if ((rhs_bcode.ptr > 0 || is_strct_val_assignment) && (rhs_bcode.reg != 5 || rhs_bcode.reg != 34))
				{
					rhs_bcode.type = fret_type::R_REG;
					EmplaceLeaInst(3, rhs_bcode.reg, rhs_bcode.voffset, 8, &ret);
				}
				if (rhs_bcode.reg == 5 || rhs_bcode.reg == 34)
				{
					is_float = rhs_bcode.var->type.type == TYPE_F32 || rhs_bcode.var->type.type == TYPE_F64;
					rhs_bcode.type = fret_type::R_MEM;
					EmplaceInstMemOffsetToReg(final_func, 3, rhs_bcode.voffset, BC_EQUAL, &ret, is_float, rhs_bcode.reg);
					//ret.bcodes.emplace_back(ReturnBCode(byte_code_instr::BC_EQUAL, &rbx, &rhs_bcode));
				}
				else
				{
					is_float = rhs_bcode.var && rhs_bcode.ptr == 0 && (rhs_bcode.var->type.type == TYPE_F32 || rhs_bcode.var->type.type == TYPE_F64) || rhs_bcode.type == R_SSE_REG;
					rbx.type = is_float && rhs_bcode.ptr == 0? R_SSE_REG : R_REG;
					ret.bcodes.emplace_back(ReturnBCode(byte_code_instr::BC_EQUAL, &rbx, &rhs_bcode));
				}

				rhs_bcode.reg = 3;
				rhs_bcode.type = is_float ? fret_type::R_SSE_REG : fret_type::R_REG;
				rhs_bcode.reg_sz = rhs_bcode.reg_sz;
				rhs_bcode.voffset = 0;
			}


			INSERT_VEC(ret.bcodes, lhs_bcode.bcodes);
			lhs_bcode.bcodes.clear();

			if(lhs_bcode.bcodes.size() > 0)
				PopDFR(final_func, is_sse, ret, rhs_bcode, lhs_bcode);

			
			if(is_strct_val_assignment)
			{
				EmplaceInstRepStos(final_func, 5, lhs_bcode.voffset, 
						rhs_bcode.reg, rhs_bcode.voffset, 
						1, GetTypeSize(&rhs_bcode.var->type), &ret); 
			}
			else
			{
				GenInstFromLhsAndRhs(lang_stat, final_func, n, lhs_bcode, rhs_bcode, ret);
			}

			if(was_rm)
				lang_stat->lhs_saved--;

			ret.type = saved_lhs.type;
			ret.ptr = saved_lhs.ptr;
			ret.var = saved_lhs.var;
			ret.reg = saved_lhs.reg;
			ret.reg_sz = saved_lhs.reg_sz;
			ret.voffset = saved_lhs.voffset;
		}break;
		case tkn_type2::T_MUL:
		case tkn_type2::T_PERCENT:
		case tkn_type2::T_DIV:
		case tkn_type2::T_MINUS:
		case tkn_type2::T_AMPERSAND:
		case tkn_type2::T_PIPE:
		case tkn_type2::T_PLUS:
		{
			binary_label:
			if (n->l->type == N_FLOAT && n->r->type == N_FLOAT)
			{
				ret.type = R_FLOAT;
				ret.f = GetExpressionValT<float>(n->t->type, n->l->t->f, n->r->t->f);
			}
			else
			{

				bool was_equal = n->t->type == tkn_type2::T_EQUAL || n->t->type == tkn_type2::T_PLUS_EQUAL;


				lhs_bcode = DescendFunc(lang_stat, final_func, n->l, scp, 0);

				bool lhs_had_instructions = false;
				bool was_m = lhs_bcode.type == fret_type::R_MEM;

				int last_lhs_bcode_sz = lhs_bcode.bcodes.size() > 0;
				if (last_lhs_bcode_sz > 0)
				{
					MaybePushingPramRegsInDivAndMulInsts(lang_stat, final_func, n->t->type, &ret);
					lhs_had_instructions = true;
				}

				INSERT_VEC(ret.bcodes, lhs_bcode.bcodes);
				lhs_bcode.bcodes.clear();

				auto last_lhs_type = lhs_bcode.type;

				bool was_rm = lhs_bcode.type == fret_type::R_RMEM;


				CommonBinOpStuff(final_func, &lhs_bcode, &ret);

				// moving mem to be assigned to reg so that down below we can transfer it to mem saved
				if (lhs_bcode.type == fret_type::R_MEM)
				{

					//EmplaceLeaInst(0, lhs_bcode.reg, lhs_bcode.voffset, lhs_bcode.reg_sz, &ret);
					char dst_reg = 0;
					if (lhs_bcode.var->type.type == TYPE_F32 || lhs_bcode.var->type.type == TYPE_F64)
					{
						lhs_bcode.type = fret_type::R_SSE_REG;
						dst_reg = 4;
					}
					else
						lhs_bcode.type = fret_type::R_REG;

					//lhs_bcode.reg_sz = 8;

					EmplaceInstMemOffsetToReg2(final_func, dst_reg, lhs_bcode.voffset, lhs_bcode.reg, byte_code_instr::BC_EQUAL, &ret, lhs_bcode.var);

					lhs_bcode.reg = dst_reg;

					lhs_bcode.voffset = 0;
				}

				bool is_sse = lhs_bcode.type == fret_type::R_SSE_REG;

				// moving reg register to mem
				if (lhs_had_instructions && (lhs_bcode.type == fret_type::R_REG || is_sse) 
					||  (last_lhs_bcode_sz == 0 && was_m))
				{
					PushDFRToMem(lang_stat, final_func, ret, lhs_bcode, is_sse);

					was_rm = true;
				}

				rhs_bcode = DescendFunc(lang_stat, final_func, n->r, scp);

				// pushing lhs to mem if regs are equal 
				// this is very hacky, we need to find a way to mo the 
				//	"rhs_bcode = DescendFunc(lang_stat, final_func, n->r, scp);"
				//	below where we get the lhs, so that we don't need to redo a PushDFRToMem
				if ((rhs_bcode.type == R_REG && lhs_bcode.type == R_REG
					|| rhs_bcode.type == R_SSE_REG && lhs_bcode.type == R_SSE_REG)
					)
				{
					if (rhs_bcode.bcodes.size() > 0)
					{
						if (!was_rm)
						{
							PushDFRToMem(lang_stat, final_func, ret, lhs_bcode, is_sse);
							was_rm = true;
						}
					}
					else if (rhs_bcode.reg == lhs_bcode.reg)
					{
						bool is_sse = lhs_bcode.type == fret_type::R_SSE_REG;
						char dst_reg = is_sse ? 5 : 33;
						// moving lhs to rcx
						IREG_TO_REG(lhs_bcode.reg, dst_reg, 8, ret, BC_EQUAL);
						lhs_bcode.reg = dst_reg;
					}
				}

				INSERT_VEC(ret.bcodes, rhs_bcode.bcodes);
				rhs_bcode.bcodes.clear();

				// moving the saved reg back into something, only it was not an reg ptr && the inst isn't equal
				// because we want to assign to address within the reg ptr if it was indeed a ptr
				// if it is not an equal and it was a reg ptr, we're suposed to get the reg ptr value directly from memory
				if (was_rm)
				{

					//transfering the rhs reg to rcx, because we want rax to be for the rm
					if (rhs_bcode.reg == lhs_bcode.reg)
					{
						if ((rhs_bcode.type == fret_type::R_REG || rhs_bcode.type == fret_type::R_MEM) && rhs_bcode.reg != 5)
						{
							EmplaceLeaInst(33, rhs_bcode.reg, rhs_bcode.voffset, 8, &ret);
							rhs_bcode.reg = 33;
						}
						else if (rhs_bcode.type == R_SSE_REG)
						{

							EmplaceInstRegToReg(final_func, 1, rhs_bcode.reg, 4, BC_EQUAL, &ret, true);
							rhs_bcode.reg = 1;
						}
					}
					char reg_dst = 0;
					reg_dst = is_sse ? 2 : reg_dst;
					if (is_sse && rhs_bcode.reg == reg_dst)
						reg_dst = 3;

					EmplaceComment(&ret, "// popping lhs");
					EmplaceInstMemOffsetToReg(final_func, reg_dst, lhs_bcode.voffset, byte_code_instr::BC_EQUAL, &ret, is_sse, 5);
					//lhs_bcode.type = fret_type::R_REG;
					lhs_bcode.voffset = 0;
					lhs_bcode.reg = reg_dst;

				}


				if (lhs_bcode.type != fret_type::R_INT) { ASSERT(lhs_bcode.reg_sz > 0 && lhs_bcode.reg_sz <= 8); }
				if (rhs_bcode.type != fret_type::R_INT) { ASSERT(rhs_bcode.reg_sz > 0 && rhs_bcode.reg_sz <= 8); }

				int last_lhs_reg_sz = lhs_bcode.reg_sz;
				// signed and unsigned 
				if (!is_bool &&
					(rhs_bcode.type != fret_type::R_INT && lhs_bcode.type != fret_type::R_INT && lhs_bcode.reg_sz != rhs_bcode.reg_sz))
				{
					int less = lhs_bcode.reg_sz < rhs_bcode.reg_sz ? lhs_bcode.reg_sz : rhs_bcode.reg_sz;

					lhs_bcode.reg_sz = less;
					rhs_bcode.reg_sz = less;
				}

				CommonBinOpStuff(final_func, &rhs_bcode, &ret, lhs_bcode.reg == 0 ? 1 : 0);


				GenInstFromLhsAndRhs(lang_stat, final_func, n, lhs_bcode, rhs_bcode, ret);

				lhs_bcode.reg_sz = max2(lhs_bcode.reg_sz, last_lhs_reg_sz);

				if (last_lhs_bcode_sz || rhs_bcode.bcodes.size())
					MaybePoppingPramRegsInDivAndMulInsts(lang_stat, final_func, n->t->type, &ret);


				if (is_bool)
				{
					ret.type = fret_type::R_BOOL;
					ret.reg_sz = lhs_bcode.reg_sz;
					//ret.bcodes.emplace_back(ReturnBCode(byte_code_instr::BC_CMP, &lhs_bcode, &rhs_bcode));
				}
				else if (lhs_bcode.type == fret_type::R_REG)
				{
					ret.type = lhs_bcode.type;
					ret.r = lhs_bcode.r;
					ret.reg = lhs_bcode.reg;
					ret.reg_sz = lhs_bcode.reg_sz;
				}
				else
				{
					ret.type = lhs_bcode.type;
					ret.var = lhs_bcode.var;
					ret.voffset = lhs_bcode.voffset;
					ret.reg = lhs_bcode.reg;
					ret.var_size = lhs_bcode.var_size;
					ret.reg_sz = lhs_bcode.reg_sz;
				}

				if (was_rm)
					lang_stat->lhs_saved--;
			}
			
		}break;
		default:
		{
			if (!n->l && &n->r)
				return ret;

			// bin inst not handled
			ASSERT(false)
		}break;
		}
	}break;
	case N_STRUCT_CONSTRUCTION:
	{
		
		printf("***WARNING:  struct construction is currently not handled in the X64 backend, only in WASM\n line: %d, filename %s\n", n->t->line, 
			final_func->fdecl->from_file->name.c_str());
		return DescendFunc(lang_stat,final_func,n->l, scp);
	}break;
	case N_SCOPE:
	{
		scp = n->scp;

		/*
		byte_code bc;
		bc.type = BEGIN_SCP;
		bc.scp  = scp;

		ret.bcodes.emplace_back(bc);
		*/
		if (n->r != nullptr)
			ret = DescendFunc(lang_stat, final_func, n->r, scp);
		/*
		bc.type = END_SCP;
		ret.bcodes.emplace_back(bc);
		*/
	}break;
	default:
	{
		default_label:
		if(n->l != nullptr)
			lhs_bcode = DescendFunc(lang_stat, final_func, n->l, scp);
		if(n->r != nullptr)
			rhs_bcode = DescendFunc(lang_stat, final_func, n->r, scp);

	}break;
	}
	/*
	if(IS_FLAG_ON(n->t->flags, TKN_FLAGS_IS_NEW_LINE))
	{
		ret.bcodes.emplace_back(byte_code(NEW_LINE));
	}
	*/

	return ret;
}
own_std::vector<decl2 *> GetScopeDecls(scope *scp)
{
	own_std::vector<decl2 *> ret;
	return ret;
}
void ParametersToStack(func_decl *fdecl, own_std::vector<byte_code> *out)
{
	int cur_arg = 6;
	//descend_func_ret sp;
	
	// byte code stack
	if (false)
	{
		FOR_VEC(arg, fdecl->args)
		{
			auto a = *arg;

			descend_func_ret var;
			descend_func_ret reg;
			CREATE_VAR(var, a);
			CREATE_REG(reg, cur_arg);

			if(a->type.IsFloat() && a->type.ptr == 0)
				reg.type = R_SSE_REG;
			else
				reg.type = fret_type::R_PARAM_REG;

			// bool param is if the reg is lhs or not
			//out->bcodes.emplace_back(ReturnBCode(byte_code_instr::BC_EQUAL, &var, &reg));
			//EmplaceInstRegToMem(final_func, cur_arg, a, byte_code_instr::BC_EQUAL, out);

			cur_arg++;
			ASSERT(cur_arg < 14)
		}
	}
	// win32 stack
	else
	{
		int offset = 32;

		
		//if(final_func->fdecl->name == "entry")
			//offset -= 8;
			
		for(int i = 3; i >= 0; i--)
		{
			
			decl2* a = nullptr;
			if(i < fdecl->args.size())
				a = fdecl->args[i];

			byte_code bc;
			bc.type = byte_code_enum::STORE_REG_PARAM;
			bc.bin.lhs.reg = 5;
			bc.bin.lhs.voffset = offset;
			bc.bin.lhs.reg_sz = 8;
			bc.bin.lhs.var_size= 8;
			bc.bin.rhs.reg = 6 + i;

			if(a && (a->type.IsFloat() && a->type.ptr == 0))
			{
				bc.bin.rhs.reg = i;
				bc.bin.rhs.reg |= 1 << 4;
			}

			bc.bin.rhs.reg_sz = 8;
			// bool param is if the reg is lhs or not
			out->emplace_back(bc);

			// bool param is if the reg is lhs or not
			//out->bcodes.emplace_back(byte_code(STORE_REG_PARAM, false, (char) 6 + i, (char)8, (int)offset, (int)8));
			offset -= 8;
		}
	}
	
}
func_byte_code *GetFunc(lang_state *lang_stat, func_decl *fdecl)
{
	lang_stat->global_funcs.emplace_back(fdecl);

	ASSERT(IS_FLAG_ON(fdecl->flags, FUNC_DECL_IS_DONE))
	auto final_func = new func_byte_code();
	memset(final_func, 0, sizeof(func_byte_code));
	final_func->fdecl = fdecl;
    fdecl->func_bcode = final_func;

	descend_func_ret ret_bcode;
	memset(&ret_bcode, 0, sizeof(descend_func_ret));
	/*
	byte_code bc;
	bc.type  = BEGIN_FUNC;
	bc.fdecl = fdecl;;
	ret_bcode.bcodes.emplace_back(bc);
	*/

	EmplaceComment(&ret_bcode, fdecl->func_node->t->line_str);
	std::string fname = std::string("// func name ") + fdecl->name;
	EmplaceComment(&ret_bcode, std_str_to_heap(lang_stat, &fname));

	
	
	// moving rsp to rax
	IREG_TO_REG(5, 0, 8, ret_bcode, BC_EQUAL);

	
	
	ParametersToStack(fdecl, &ret_bcode.bcodes);

	// making the stack 16 byte aligned
	EmplaceInstImmToReg(final_func, 5, 0xf0, byte_code_instr::BC_AND, &ret_bcode, 1);
	//EmplaceInstImmToReg(final_func, 5, 16, byte_code_instr::BC_SUB, &ret_bcode, 1);
	//

	// subing the stack pointer
	EmplaceInstImmToReg(final_func, 5, fdecl->stack_size, byte_code_instr::BC_SUB, &ret_bcode);
	//EmplacePushStackSize(final_func, fdecl->stack_size, &ret_bcode);

	
	// pushing rbx
	int offset = final_func->fdecl->saved_lhs_offset;
	EmplaceInstRegToMemOffset(final_func, 3, 8, offset, 8, byte_code_instr::BC_EQUAL, &ret_bcode);

	lang_stat->lhs_saved++;
	// pushing rbp
	EmplaceInstRegToMemOffset(final_func, 34, 8, offset + 8, 8, byte_code_instr::BC_EQUAL, &ret_bcode);
	lang_stat->lhs_saved++;

	// moving rax to rbp
	IREG_TO_REG(0, 34, 8, ret_bcode, BC_EQUAL);

	
	descend_func_ret func_bcodes;
	if(fdecl->func_node->r)
		func_bcodes = DescendFunc(lang_stat, final_func, fdecl->func_node->r->r, fdecl->scp);

	lang_stat->lhs_saved--;
	lang_stat->lhs_saved--;

	ret_bcode.bcodes.insert(ret_bcode.bcodes.end(), func_bcodes.bcodes.begin(), func_bcodes.bcodes.end());


	EmplaceRetGroup(final_func, fdecl, nullptr, &ret_bcode);
	ret_bcode.bcodes.emplace_back(byte_code(byte_code_enum::ASSIGN_FUNC_SIZE, (long long)fdecl));

	/*
	bc.type = END_FUNC;
	ret_bcode.bcodes.emplace_back(bc);
	*/

	//ret_bcode.bcodes.insert(ret_bcode.bcodes.end(), ret_bcode.bcodes.begin(), ret_bcode.bcodes.end());
	ASSIGN_VEC(final_func->bcodes, ret_bcode.bcodes);
    fdecl->flags |= FUNC_DECL_CODE_WAS_GENERATED;
	return final_func;
}

	
void GenFuncByteCode(lang_state *lang_stat, func_decl *fdecl, own_std::vector<func_byte_code *> &ret)
{

    fdecl->biggest_saved_lhs = 6;

    bool is_entry = fdecl->name == "entry";

    int shadow_stack_size = 32 + 8;
    // we already account for 4 args anyway in the shadow stack, so we're checking if the 
    // func call has more than 4 args so that we can add the reamining args to the size of the stack
    if (fdecl->biggest_call_args > 4)
        shadow_stack_size += (fdecl->biggest_call_args - 4) * 8;
    

    int dummy_biggest_size = 0;
    // local vars stack size
    int stack_size = SetVariablesAddress(&fdecl->vars, fdecl->args.size(), &dummy_biggest_size, shadow_stack_size);

    stack_size = get_even_address_with(16, stack_size);
    // getting the offset of the saved regs, this is the place where we store call regs
    // that need to be saved after a func call inside another func call
    // 
    // I dont know if we need to add this 8 here
    stack_size += 8;
    fdecl->biggest_saved_regs += 4;
    fdecl->saved_regs_offset = stack_size;
    stack_size += fdecl->biggest_saved_regs * 8;
    
    // skiping the an saved reg
    stack_size += 8;
    fdecl->saved_rsp_offset = stack_size;
    stack_size += 8;

    

    // strct vals per stmnt
    fdecl->per_stmnt_strct_val_offset = stack_size;
    stack_size += fdecl->per_stmnt_strct_val_sz;

    // making space for lhs saved regs
    fdecl->saved_lhs_offset = stack_size;
    fdecl->biggest_saved_lhs += 4;
    stack_size += fdecl->biggest_saved_lhs * 8;

    // making space for strct_vals
    fdecl->strct_vals_offset = stack_size;

    // offset for the struct ret val
    fdecl->strct_val_ret_offset = stack_size + fdecl->strct_val_ret_offset;
    fdecl->strct_vals_sz += 32;
    stack_size += fdecl->strct_vals_sz;

    // offset to call strct vals
    fdecl->call_strcts_val_offset = stack_size;
    fdecl->call_strcts_val_sz += 16;
    stack_size += fdecl->call_strcts_val_sz;


    // offset for the array literal instantiation
    fdecl->array_literal_offset = stack_size;
    stack_size += fdecl->array_literal_sz;

    // making the satck 16 byte aligned
    //if (fdecl->name == "entry" || fdecl->name == "main")
        stack_size = get_even_address_with(16, stack_size);
    //else
    //	stack_size |= 8;

    /*
    if (fdecl->name == "entry" || fdecl->name == "main")
        stack_size += 16 - (stack_size % 16);
    else
        stack_size += 8 - (stack_size % 8);
    */
    fdecl->stack_size = stack_size;

    // we adding more 8 bytes because we want to skip the ret address

    //int arg_start_addr = stack_size + (is_entry ? 0 : 8);
    int arg_start_addr =  8;
    // getting this func parameters offset
    FOR_VEC(arg, fdecl->args)
    {
        auto a = *arg;
        a->flags |= DECL_IS_ARG;
        a->offset = arg_start_addr;

        arg_start_addr += 8;
        
    }
    auto ret_func = GetFunc(lang_stat, fdecl);
    bool is_test = IS_FLAG_ON(fdecl->flags, FUNC_DECL_TEST);
    ret_func->is_test = is_test;
    ret_func->name = fdecl->name.substr();
    ret.emplace_back(ret_func);
}
own_std::vector<func_byte_code *> GetFuncs(lang_state *lang_stat, scope *scp)
{
	own_std::vector<func_byte_code *> ret;
	FOR_VEC(var, scp->vars)
	{
		auto v = *var;
		switch(v->type.type)
		{
		case enum_type2::TYPE_FUNC_EXTERN:
		{

			auto new_f = new func_byte_code();
			memset(new_f, 0, sizeof(func_byte_code));
			new_f->name = v->name.substr();
			new_f->fdecl = v->type.fdecl;

			bool is_link_name = IS_FLAG_ON(v->type.fdecl->flags, FUNC_DECL_LINK_NAME);
			bool is_outsider = IS_FLAG_ON(v->type.fdecl->flags, FUNC_DECL_IS_OUTSIDER);
			bool is_test = IS_FLAG_ON(v->type.fdecl->flags, FUNC_DECL_TEST);
			new_f->is_outsider  = is_link_name | is_outsider;
			new_f->is_link_name = is_link_name;
			

			if(is_link_name)
				new_f->name = new_f->fdecl->link_name;


			ret.emplace_back(new_f);
			continue;
		}break;
		case enum_type2::TYPE_FUNC:
		{
			if(v->type.fdecl->templates.size() == 0)
			{
				if (IS_FLAG_ON(v->type.fdecl->flags, FUNC_DECL_TEMPLATED)
					|| IS_FLAG_ON(v->type.fdecl->flags, FUNC_DECL_INTERNAL) ||IS_FLAG_ON(v->type.fdecl->flags, FUNC_DECL_MACRO) )
				{
					continue;
				}
				else if (IS_FLAG_ON(v->type.fdecl->flags, FUNC_DECL_IS_OUTSIDER))
				{
					auto new_f = new func_byte_code();
					memset(new_f, 0, sizeof(func_byte_code));
					new_f->name = v->name;
					new_f->fdecl = v->type.fdecl;
					new_f->is_outsider = true;
					ret.emplace_back(new_f);
					continue;
				}
                GenFuncByteCode(lang_stat, v->type.fdecl, ret);

                continue;

				v->type.fdecl->biggest_saved_lhs = 6;

				bool is_entry = v->name == "entry";

				int shadow_stack_size = 32 + 8;
				// we already account for 4 args anyway in the shadow stack, so we're checking if the 
				// func call has more than 4 args so that we can add the reamining args to the size of the stack
				if (v->type.fdecl->biggest_call_args > 4)
					shadow_stack_size += (v->type.fdecl->biggest_call_args - 4) * 8;
				

				int dummy_biggest_size = 0;
				// local vars stack size
				int stack_size = SetVariablesAddress(&v->type.fdecl->vars, v->type.fdecl->args.size(), &dummy_biggest_size, shadow_stack_size);

				stack_size = get_even_address_with(16, stack_size);
				// getting the offset of the saved regs, this is the place where we store call regs
				// that need to be saved after a func call inside another func call
				// 
				// I dont know if we need to add this 8 here
				stack_size += 8;
				v->type.fdecl->biggest_saved_regs += 4;
				v->type.fdecl->saved_regs_offset = stack_size;
				stack_size += v->type.fdecl->biggest_saved_regs * 8;
				
				// skiping the an saved reg
				stack_size += 8;
				v->type.fdecl->saved_rsp_offset = stack_size;
				stack_size += 8;

				

				// strct vals per stmnt
				v->type.fdecl->per_stmnt_strct_val_offset = stack_size;
				stack_size += v->type.fdecl->per_stmnt_strct_val_sz;

				// making space for lhs saved regs
				v->type.fdecl->saved_lhs_offset = stack_size;
				v->type.fdecl->biggest_saved_lhs += 4;
				stack_size += v->type.fdecl->biggest_saved_lhs * 8;

				// making space for strct_vals
				v->type.fdecl->strct_vals_offset = stack_size;

				// offset for the struct ret val
				v->type.fdecl->strct_val_ret_offset = stack_size + v->type.fdecl->strct_val_ret_offset;
				v->type.fdecl->strct_vals_sz += 32;
				stack_size += v->type.fdecl->strct_vals_sz;

				// offset to call strct vals
				v->type.fdecl->call_strcts_val_offset = stack_size;
				v->type.fdecl->call_strcts_val_sz += 16;
				stack_size += v->type.fdecl->call_strcts_val_sz;


				// offset for the array literal instantiation
				v->type.fdecl->array_literal_offset = stack_size;
				stack_size += v->type.fdecl->array_literal_sz;

				// making the satck 16 byte aligned
				//if (v->type.fdecl->name == "entry" || v->type.fdecl->name == "main")
					stack_size = get_even_address_with(16, stack_size);
				//else
				//	stack_size |= 8;

				/*
				if (v->type.fdecl->name == "entry" || v->type.fdecl->name == "main")
					stack_size += 16 - (stack_size % 16);
				else
					stack_size += 8 - (stack_size % 8);
				*/
				v->type.fdecl->stack_size = stack_size;

				// we adding more 8 bytes because we want to skip the ret address

				//int arg_start_addr = stack_size + (is_entry ? 0 : 8);
				int arg_start_addr =  8;
				// getting this func parameters offset
				FOR_VEC(arg, v->type.fdecl->args)
				{
					auto a = *arg;
					a->flags |= DECL_IS_ARG;
					a->offset = arg_start_addr;

					arg_start_addr += 8;
					
				}
				auto ret_func = GetFunc(lang_stat, v->type.fdecl);
				bool is_test = IS_FLAG_ON(v->type.fdecl->flags, FUNC_DECL_TEST);
				ret_func->is_test = is_test;
				ret_func->name = v->name.substr();
				ret.emplace_back(ret_func);
			}
		}break;
		}
	}
	return ret;
}

long long *interpreter::GetRegValPtr(char idx)
{
	long long *r = ((long long *)&regs.r0) + idx;
	return r;
}
long long interpreter::GetRegVal(char idx)
{
	long long* r = (long long *)(((interpreter::reg*) & regs.r0) + idx);
	return *r;
}
void interpreter::NextInst()
{
}

int interpreter::GetCurStackSize()
{
	ASSERT(stack_sizes.size() > 0)
	return *(stack_sizes.end() - 1);
}
long long *interpreter::GetMem(int offset, char reg_idx = 5)
{
	long long reg_val = GetRegVal(reg_idx);
	long long *cur_ptr = (long long *)((reg_val - GetCurStackSize()) + offset);

	return cur_ptr;
}
void interpreter::SetRegFromMem(int offset, char out_reg_idx, char mem_size, char base_reg)
{
	auto mem_ptr = GetMem(offset, base_reg);

	auto out_reg = GetRegValPtr(out_reg_idx);
	ASSERT(mem_size <= 8)
	memcpy(out_reg, mem_ptr, mem_size);
}
void interpreter::SetMemFromReg(char reg_idx, int offset)
{
	auto mem_ptr = GetMem(offset, 5);

	auto reg_val = GetRegVal(reg_idx);
	// getting to the base of the stack and adding the var offset
	

	*mem_ptr = reg_val;
}
#define CREATE_BIN_OP(sgn)\
		if(is_unsigned)\
		{\
			switch(mem_size)\
			{\
			case 1: return ((unsigned char) lhs) sgn ((unsigned char) rhs);\
			case 2: return ((unsigned short) lhs) sgn ((unsigned short) rhs);\
			case 4: return ((unsigned int) lhs) sgn ((unsigned int) rhs);\
			case 8: return ((unsigned long long) lhs) sgn ((unsigned long long) rhs);\
			}\
		}\
		else\
		{\
			switch(mem_size)\
			{\
			case 1: return ((char) lhs) sgn ((char) rhs);\
			case 2: return ((short) lhs) sgn ((short) rhs);\
			case 4: return ((int) lhs) sgn ((int) rhs);\
			case 8: return ((long long) lhs) sgn ((long long) rhs);\
			}\
		}

byte_code_instr bcode_enm_to_bcode_inst(byte_code_enum enm)
{
	switch(enm)
	{
		case byte_code_enum::ADD_I_2_R:
		case byte_code_enum::ADD_I_2_M: 
		case byte_code_enum::ADD_R_2_R:
		case byte_code_enum::ADD_R_2_M:
		case byte_code_enum::ADD_M_2_R:
			return byte_code_instr::BC_PLUS;
		case byte_code_enum::SUB_I_2_R:
		case byte_code_enum::SUB_I_2_M: 
		case byte_code_enum::SUB_R_2_R:
		case byte_code_enum::SUB_R_2_M:
		case byte_code_enum::SUB_M_2_R:
			return byte_code_instr::BC_SUB;
		default: ASSERT(false)
	}
		return byte_code_instr::BC_SUB;
}
long long PerformBinOp(long long lhs, long long rhs, char mem_size, bool is_unsigned, byte_code_instr inst)
{
	
	switch(inst)
	{
	case byte_code_instr::BC_PLUS:
	{
		CREATE_BIN_OP(+)
	}break;
	case byte_code_instr::BC_SUB:
	{
		CREATE_BIN_OP(-)
	}break;
	default:
	{
		ASSERT(false)
	}break;
	}
	return 0;
}
void interpreter::ExecInst()
{

	
}
void *interpreter::GetOutsiderFunc(std::string name)
{
	FOR_VEC(f, outsider_funcs)
	{
		if(f->name == name)
			return f->addr;
	}
	return nullptr;
}
void interpreter::CmpSetFlags(long long lhs, long long rhs, char size, bool is_unsigned)
{
	int res = PerformBinOp(lhs, rhs,
		size,
		is_unsigned,
		byte_code_instr::BC_SUB
	);

	regs.flags.i64 &= ~(ZERO_FLAG | SIGN_FLAG);

	if (res == 0)
		regs.flags.i64 |= ZERO_FLAG;
	if (res < 0)
		regs.flags.i64 |= SIGN_FLAG;
}
/*
void interpreter::Init()
{
	
	mem = (char *)malloc(256);

	regs.ip.i64 = SearchFinalFunc("main")->start_idx;

	regs.sp.ptr = mem;
	PushVal(-1);

	outsider_funcs.emplace_back(interpreter::outsider_func("malloc", malloc));
	outsider_funcs.emplace_back(interpreter::outsider_func("GetStdHandle", GetStdHandle));
	outsider_funcs.emplace_back(interpreter::outsider_func("WriteFile", WriteFile));

	while(true)
	{
		byte_code* inst = &bcode[0] + regs.ip.i64;
		switch (inst->type)
		{
		case byte_code_enum::MOV_I:
		{
			auto reg_rhs = GetRegValPtr(inst->bin.lhs.u8);
			*reg_rhs = inst->bin.rhs.s64;
		}break;
		case byte_code_enum::JMP_E:
		{
			if (IS_FLAG_ON(regs.flags.i64, ZERO_FLAG) && IS_FLAG_OFF(regs.flags.i64, SIGN_FLAG))
				goto JUMP_INST;
		}break;
		case byte_code_enum::JMP_NE:
		{
			if (IS_FLAG_OFF(regs.flags.i64, ZERO_FLAG))
				goto JUMP_INST;
		}break;
		case byte_code_enum::JMP_G:
		{
			if (IS_FLAG_OFF(regs.flags.i64, ZERO_FLAG) && IS_FLAG_OFF(regs.flags.i64, SIGN_FLAG))
				goto JUMP_INST;
		}break;
		case byte_code_enum::JMP_GE:
		{
			if (IS_FLAG_ON(regs.flags.i64, ZERO_FLAG) || IS_FLAG_OFF(regs.flags.i64, SIGN_FLAG))
				goto JUMP_INST;
		}break;
		case byte_code_enum::JMP_L:
		{
			if (IS_FLAG_OFF(regs.flags.i64, ZERO_FLAG) && IS_FLAG_ON(regs.flags.i64, SIGN_FLAG))
				goto JUMP_INST;
		}break;
		case byte_code_enum::JMP_LE:
		{
			if (IS_FLAG_ON(regs.flags.i64, ZERO_FLAG) || IS_FLAG_ON(regs.flags.i64, SIGN_FLAG))
				goto JUMP_INST;
		}break;
		JUMP_INST:
		case byte_code_enum::JMP:
		{
			// skipping this jmp inst
			regs.ip.i64++;
			regs.ip.i64 += inst->jmp_rel;
			continue;
		}break;
		case byte_code_enum::STORE_RM_2_R:
		{
			long long *lhs_ptr = GetRegValPtr(inst->bin.lhs.reg);
			long long rhs = GetRegVal(inst->bin.rhs.lea.reg_dst);

			//*(long long*)(lhs_ptr) = *(long long *)(rhs_ptr);
			ASSERT(inst->bin.rhs.lea.size <= 8)
			memcpy(lhs_ptr, &rhs, inst->bin.rhs.lea.size);
		}break;
		case byte_code_enum::MOV_R:
		{
			auto reg_lhs = GetRegValPtr(inst->bin.lhs.u8);
			auto reg_rhs = GetRegValPtr(inst->bin.rhs.u8);

			*reg_lhs = *reg_rhs;
		}break;
		case byte_code_enum::MOV_RM:
		{
			auto dst_reg_ptr = GetRegValPtr(inst->bin.lhs.u8);
			auto src_mem     = GetRegVal(inst->bin.rhs.lea.reg_base);

			*dst_reg_ptr = *(long long*)(src_mem + inst->bin.rhs.lea.offset);
		}break;
		case byte_code_enum::MOV_M:
		{
			SetRegFromMem((int)inst->bin.rhs.voffset, (char)inst->bin.lhs.u8, (char)inst->bin.rhs.var_size);

		}break;
		case byte_code_enum::CMP_RM_2_I:
		{
			int lhs = inst->bin.lhs.s32;

			auto src_mem = GetRegVal(inst->bin.rhs.lea.reg_base);
			auto rhs = *(long long*)(src_mem + inst->bin.rhs.lea.offset);

			CmpSetFlags(lhs, rhs, inst->bin.rhs.lea.size, inst->bin.rhs.lea.is_unsigned);
		}break;
		case byte_code_enum::CMP_RM_2_R:
		{
			int lhs = GetRegVal(inst->bin.lhs.reg);

			auto src_mem = GetRegVal(inst->bin.rhs.lea.reg_base);
			auto rhs = *(long long*)(src_mem + inst->bin.rhs.lea.offset);

			CmpSetFlags(lhs, rhs, inst->bin.rhs.lea.size, inst->bin.rhs.lea.is_unsigned);
		}break;
		case byte_code_enum::CMP_I_2_RM:
		{
			int rhs      = inst->bin.rhs.s32;

			auto src_mem = GetRegVal(inst->bin.lhs.lea.reg_base);
			auto lhs     = *(long long*)(src_mem + inst->bin.lhs.lea.offset);

			CmpSetFlags(lhs, rhs, inst->bin.lhs.lea.size, inst->bin.lhs.lea.is_unsigned);
		}break;
		case byte_code_enum::CMP_R_2_RM:
		{
			int rhs = GetRegVal(inst->bin.rhs.reg);

			auto src_mem = GetRegVal(inst->bin.lhs.lea.reg_base);
			auto lhs = *(long long*)(src_mem + inst->bin.lhs.lea.offset);

			CmpSetFlags(lhs, rhs, inst->bin.lhs.lea.size, inst->bin.lhs.lea.is_unsigned);
		}break;
		case byte_code_enum::CMP_I_2_R:
		{
			int  val = inst->bin.rhs.s32;
			long long lhs = GetRegVal(inst->bin.lhs.reg);

			CmpSetFlags(lhs, val, 3, false);
		}break;
		case byte_code_enum::CMP_R_2_R:
		{
			long long lhs = GetRegVal(inst->bin.lhs.reg);
			long long rhs = GetRegVal(inst->bin.rhs.reg);

			CmpSetFlags(lhs, rhs, 8, false);
		}break;
		case byte_code_enum::CMP_M_2_R:
		{
			long long lhs = GetRegVal(inst->bin.lhs.reg);
			decl2* var = inst->bin.rhs.var;
			long long rhs = *(long long*)(GetMem(inst->bin.rhs.voffset));
			int size = GetTypeSize(&var->type);

			CmpSetFlags(lhs, rhs, size, is_type_unsigned(var->type.type));
		}break;
		case byte_code_enum::CMP_R_2_M:
		{
			long long lhs = GetRegVal(inst->bin.rhs.reg);
			decl2* var = inst->bin.lhs.var;
			long long rhs = *(long long*)(GetMem(inst->bin.lhs.voffset));
			int size = GetTypeSize(&var->type);

			CmpSetFlags(lhs, rhs, size, is_type_unsigned(var->type.type));
		}break;
		case byte_code_enum::CMP_I_2_M:
		{
			int  val = inst->bin.rhs.s32;
			decl2* var = inst->bin.lhs.var;
			long long* var_ptr = (long long*)GetMem(inst->bin.lhs.voffset);
			

			CmpSetFlags(*var_ptr, val, GetTypeSize(&var->type), is_type_unsigned(var->type.type));

		}break;
		case byte_code_enum::ADD_I_2_R:
		case byte_code_enum::SUB_I_2_R:
		{
			auto reg_ptr = GetRegValPtr(inst->bin.lhs.u8);
			int  val = inst->bin.rhs.s32;


			*reg_ptr = PerformBinOp(*reg_ptr, val,
				8,
				true,
				bcode_enm_to_bcode_inst(inst->type)
			);
		}break;
		case byte_code_enum::SUB_M_2_R:
		case byte_code_enum::ADD_M_2_R:
		{
			auto reg_ptr = GetRegValPtr(inst->bin.lhs.u8);
			decl2* var = inst->bin.rhs.var;
			long long* var_ptr = (long long*)GetMem(inst->bin.rhs.voffset);


			*reg_ptr = PerformBinOp(*reg_ptr, *var_ptr,
				GetTypeSize(&var->type),
				is_type_unsigned(var->type.type),
				bcode_enm_to_bcode_inst(inst->type)
			);
		}break;
		case byte_code_enum::INST_CALL_OUTSIDER:
		{
			void *ret;
			switch(inst->out_func.total_args_given)
			{
			case 0:
			{
				auto zero_arg = (void *(*)())GetOutsiderFunc(inst->out_func.name);
				ASSERT(zero_arg != nullptr)
				ret = zero_arg();
			}break;
			case 1:
			{
				auto one_arg = (void *(*)(void *))GetOutsiderFunc(inst->out_func.name);
				ret = one_arg((void *)regs.r6.i64);
			}break;
			case 2:
			{
				auto two_args = (void *(*)(void *, void *))GetOutsiderFunc(inst->out_func.name);
				ret = two_args((void *)regs.r6.i64, (void *)regs.r7.i64);
			}break;
			case 3:
			{
				auto two_args = (void *(*)(void *, void *, void *))GetOutsiderFunc(inst->out_func.name);
				ret = two_args((void *)regs.r6.i64, (void *)regs.r7.i64,
						(void *)regs.r8.i64);
			}break;
			case 4:
			{
				auto three_args = (void *(*)(void *, void *, void *, void *))GetOutsiderFunc(inst->out_func.name);
				ret = three_args((void *)regs.r6.i64, 
						(void *)regs.r7.i64,
						(void *)regs.r8.i64,
						(void *)regs.r9.i64
						);
			}break;
			case 5:
			{
				auto three_args = (void* (*)(void*, void*, void*, void*, void *))GetOutsiderFunc(inst->out_func.name);
				ret = three_args((void*)regs.r6.i64,
					(void*)regs.r7.i64,
					(void*)regs.r8.i64,
					(void*)regs.r9.i64,
					(void*)regs.r10.i64
				);
			}break;
			case 6:
			{
				auto three_args = (void* (*)(void*, void*, void*, void*, void*, void *))GetOutsiderFunc(inst->out_func.name);
				ret = three_args((void*)regs.r6.i64,
					(void*)regs.r7.i64,
					(void*)regs.r8.i64,
					(void*)regs.r9.i64,
					(void*)regs.r10.i64,
					(void*)regs.r11.i64
					);
			}break;
			default:
				ASSERT(false)
			};
			regs.r0.i64 = (long long) ret;
		}break;
		case byte_code_enum::INST_CALL:
		{
			PushVal(regs.ip.i32);

			regs.ip.i64 = inst->val;
			continue;
		}break;
		case byte_code_enum::STORE_I_2_RM:
		{
			long long lhs_ptr = GetRegVal(inst->bin.lhs.lea.reg_base) + inst->bin.lhs.lea.offset;
inst->bin.lhs.i64;
			long long rhs = inst->bin.lhs.i64;
			memcpy((long long*)lhs_ptr, &rhs, inst->bin.lhs.lea.size);
		}break;
		case byte_code_enum::STORE_R_2_RM:
		{
			long long lhs_ptr = GetRegVal(inst->bin.lhs.reg);
			long long rhs = GetRegVal(inst->bin.rhs.reg);

			ASSERT(inst->bin.lhs.lea.size <= 8)
			//*(long long*)(lhs_ptr) = *(long long *)(rhs_ptr);
			memcpy((long long*)lhs_ptr, &rhs, inst->bin.lhs.lea.size);
		}break;
		case byte_code_enum::STORE_RM_2_RM:
		{
			long long lhs_ptr = GetRegVal(inst->bin.lhs.reg);
			long long rhs_ptr = GetRegVal(inst->bin.rhs.reg);

			*(long long*)(lhs_ptr) = *(long long *)(rhs_ptr);
		}break;
		case byte_code_enum::STORE_RM_2_M:
		{
			long long* var_ptr = (long long*)GetMem(inst->bin.lhs.voffset);
			long long rg_val = GetRegVal(inst->bin.rhs.reg);

			*var_ptr = rg_val;
		}break;
		case byte_code_enum::STORE_I_2_M:
		{
			auto* var = inst->bin.lhs.var;
			long long* var_ptr = (long long*)GetMem(inst->bin.lhs.voffset);
			int val = inst->bin.rhs.s32;


			switch (inst->bin.lhs.var_size)
			{
			case 1: *((char*)var_ptr) = (char)val; break;
			case 2: *((short*)var_ptr) = (short)val; break;
			case 4: *((int*)var_ptr) = (int)val; break;
			case 8: *((long long*)var_ptr) = (long long)val; break;

			}


		}break;
		case byte_code_enum::STORE_R_2_M:
		{
			SetMemFromReg(inst->bin.rhs.u8, inst->bin.lhs.voffset);
		}break;
		case byte_code_enum::POP_STACK_SIZE:
		{
			stack_sizes.pop_back();
		}break;
		case byte_code_enum::PUSH_STACK_SIZE:
		{
			stack_sizes.emplace_back((int)inst->val);
		}break;
		case byte_code_enum::INST_LEA:
		{
			auto reg_ptr = GetRegValPtr(inst->bin.lhs.reg);
			auto sp_ptr = GetMem(inst->bin.rhs.lea.offset, inst->bin.rhs.lea.reg_base);

			*reg_ptr = (long long)sp_ptr;
		}break;
		case byte_code_enum::PUSH_R:
		{
			auto reg_val = GetRegVal(inst->val);
			PushVal(reg_val);
		}break;
		case byte_code_enum::POP_R:
		{
			regs.sp.i64 -= 8;
			auto reg_ptr = GetRegValPtr(inst->val);
			auto sp_ptr = GetRegVal(5);

			*reg_ptr = *((long long *)sp_ptr);

		}break;
		default:
		{
			ASSERT(false)
		}break;
		}

		if(regs.ip.i64 == -1)
			break;

		regs.ip.i64++;
	}

}
*/
