// Seed: 2478510642
module module_0 ();
  final begin : LABEL_0
    id_1 <= 1'b0;
    id_1 = !0;
  end
  assign module_1.id_15 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input tri id_1,
    input supply1 id_2,
    input uwire id_3,
    input supply1 id_4,
    input tri id_5,
    input tri id_6,
    input supply0 id_7,
    input wor id_8,
    output wire id_9,
    input supply0 id_10,
    input tri1 id_11,
    input logic id_12,
    output logic id_13
);
  always
    wait (id_2) begin : LABEL_0
      id_9 = 1;
    end
  wand id_15 = 1 << id_15 + id_10;
  module_0 modCall_1 ();
  always id_13 <= id_12;
endmodule : SymbolIdentifier
