{
	"route__net": 17218,
	"route__net__special": 2,
	"route__drc_errors__iter:1": 6826,
	"route__wirelength__iter:1": 399300,
	"route__drc_errors__iter:2": 1837,
	"route__wirelength__iter:2": 396176,
	"route__drc_errors__iter:3": 1600,
	"route__wirelength__iter:3": 395192,
	"route__drc_errors__iter:4": 59,
	"route__wirelength__iter:4": 395073,
	"route__drc_errors__iter:5": 0,
	"route__wirelength__iter:5": 395068,
	"route__drc_errors": 0,
	"route__wirelength": 395068,
	"route__vias": 127539,
	"route__vias__singlecut": 127539,
	"route__vias__multicut": 0,
	"design__io": 15,
	"design__die__area": 459676,
	"design__core__area": 437212,
	"design__instance__count": 23899,
	"design__instance__area": 212279,
	"design__instance__count__stdcell": 23899,
	"design__instance__area__stdcell": 212279,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__utilization": 0.485528,
	"design__instance__utilization__stdcell": 0.485528,
	"design__instance__count__class:fill_cell": 486,
	"design__instance__count__class:tap_cell": 6247,
	"design__instance__count__class:antenna_cell": 47,
	"design__instance__count__class:buffer": 1,
	"design__instance__count__class:clock_buffer": 539,
	"design__instance__count__class:timing_repair_buffer": 152,
	"design__instance__count__class:inverter": 287,
	"design__instance__count__class:clock_inverter": 316,
	"design__instance__count__class:sequential_cell": 3496,
	"design__instance__count__class:multi_input_combinational_cell": 12814,
	"flow__warnings__count": 43,
	"flow__errors__count": 0
}