<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [MeeGo-Dev][PATCH v2] Topcliff: Update PCH_CAN driver to 2.6.35
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/socketcan-core/2010-September/index.html" >
   <LINK REL="made" HREF="mailto:socketcan-core%40lists.berlios.de?Subject=Re%3A%20%5BMeeGo-Dev%5D%5BPATCH%20v2%5D%20Topcliff%3A%20Update%20PCH_CAN%20driver%20to%202.6.35&In-Reply-To=%3C4C90776C.8040000%40grandegger.com%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="004634.html">
   <LINK REL="Next"  HREF="004650.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[MeeGo-Dev][PATCH v2] Topcliff: Update PCH_CAN driver to 2.6.35</H1>
    <B>Wolfgang Grandegger</B> 
    <A HREF="mailto:socketcan-core%40lists.berlios.de?Subject=Re%3A%20%5BMeeGo-Dev%5D%5BPATCH%20v2%5D%20Topcliff%3A%20Update%20PCH_CAN%20driver%20to%202.6.35&In-Reply-To=%3C4C90776C.8040000%40grandegger.com%3E"
       TITLE="[MeeGo-Dev][PATCH v2] Topcliff: Update PCH_CAN driver to 2.6.35">wg at grandegger.com
       </A><BR>
    <I>Wed Sep 15 09:36:12 CEST 2010</I>
    <P><UL>
        <LI>Previous message: <A HREF="004634.html">[MeeGo-Dev][PATCH v2] Topcliff: Update PCH_CAN driver to 2.6.35
</A></li>
        <LI>Next message: <A HREF="004650.html">Self-reception and more
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#4640">[ date ]</a>
              <a href="thread.html#4640">[ thread ]</a>
              <a href="subject.html#4640">[ subject ]</a>
              <a href="author.html#4640">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>Hi Ohtake,

On 09/13/2010 02:22 PM, Masayuki Ohtak wrote:
&gt;<i> CAN driver of Topcliff PCH
</I>&gt;<i> 
</I>&gt;<i> Topcliff PCH is the platform controller hub that is going to be used in
</I>&gt;<i> Intel's upcoming general embedded platform. All IO peripherals in
</I>&gt;<i> Topcliff PCH are actually devices sitting on AMBA bus. 
</I>&gt;<i> Topcliff PCH has CAN I/F. This driver enables CAN function.
</I>&gt;<i> 
</I>&gt;<i> Signed-off-by: Masayuki Ohtake &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/socketcan-core">masa-korg at dsn.okisemi.com</A>&gt;
</I>
Ouch! Still 3600 lines of code...

&gt;<i> ---
</I>&gt;<i>  drivers/net/can/Kconfig   |    8 +
</I>&gt;<i>  drivers/net/can/Makefile  |    1 +
</I>&gt;<i>  drivers/net/can/pch_can.c | 3601 +++++++++++++++++++++++++++++++++++++++++++++
</I>&gt;<i>  3 files changed, 3610 insertions(+), 0 deletions(-)
</I>&gt;<i>  create mode 100644 drivers/net/can/pch_can.c
</I>&gt;<i> 
</I>&gt;<i> diff --git a/drivers/net/can/Kconfig b/drivers/net/can/Kconfig
</I>&gt;<i> index 2c5227c..5c98a20 100644
</I>&gt;<i> --- a/drivers/net/can/Kconfig
</I>&gt;<i> +++ b/drivers/net/can/Kconfig
</I>&gt;<i> @@ -73,6 +73,14 @@ config CAN_JANZ_ICAN3
</I>&gt;<i>  	  This driver can also be built as a module. If so, the module will be
</I>&gt;<i>  	  called janz-ican3.ko.
</I>&gt;<i>  
</I>&gt;<i> +config PCH_CAN
</I>&gt;<i> +	tristate &quot;PCH CAN&quot;
</I>&gt;<i> +	depends on  CAN_DEV
</I>&gt;<i> +	---help---
</I>&gt;<i> +	  This driver is for PCH CAN of Topcliff which is an IOH for x86
</I>&gt;<i> +	  embedded processor.
</I>&gt;<i> +	  This driver can access CAN bus.
</I>&gt;<i> +
</I>&gt;<i>  source &quot;drivers/net/can/mscan/Kconfig&quot;
</I>&gt;<i>  
</I>&gt;<i>  source &quot;drivers/net/can/sja1000/Kconfig&quot;
</I>&gt;<i> diff --git a/drivers/net/can/Makefile b/drivers/net/can/Makefile
</I>&gt;<i> index 9047cd0..3ddc6a7 100644
</I>&gt;<i> --- a/drivers/net/can/Makefile
</I>&gt;<i> +++ b/drivers/net/can/Makefile
</I>&gt;<i> @@ -16,5 +16,6 @@ obj-$(CONFIG_CAN_TI_HECC)	+= ti_hecc.o
</I>&gt;<i>  obj-$(CONFIG_CAN_MCP251X)	+= mcp251x.o
</I>&gt;<i>  obj-$(CONFIG_CAN_BFIN)		+= bfin_can.o
</I>&gt;<i>  obj-$(CONFIG_CAN_JANZ_ICAN3)	+= janz-ican3.o
</I>&gt;<i> +obj-$(CONFIG_PCH_CAN)		+= pch_can.o
</I>&gt;<i>  
</I>&gt;<i>  ccflags-$(CONFIG_CAN_DEBUG_DEVICES) := -DDEBUG
</I>&gt;<i> diff --git a/drivers/net/can/pch_can.c b/drivers/net/can/pch_can.c
</I>&gt;<i> new file mode 100644
</I>&gt;<i> index 0000000..0de978f
</I>&gt;<i> --- /dev/null
</I>&gt;<i> +++ b/drivers/net/can/pch_can.c
</I>&gt;<i> @@ -0,0 +1,3601 @@
</I>&gt;<i> +/*
</I>&gt;<i> + * Copyright (C) 2010 OKI SEMICONDUCTOR Co., LTD.
</I>&gt;<i> + *
</I>&gt;<i> + * This program is free software; you can redistribute it and/or modify
</I>&gt;<i> + * it under the terms of the GNU General Public License as published by
</I>&gt;<i> + * the Free Software Foundation; version 2 of the License.
</I>&gt;<i> + *
</I>&gt;<i> + * This program is distributed in the hope that it will be useful,
</I>&gt;<i> + * but WITHOUT ANY WARRANTY; without even the implied warranty of
</I>&gt;<i> + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
</I>&gt;<i> + * GNU General Public License for more details.
</I>&gt;<i> + *
</I>&gt;<i> + * You should have received a copy of the GNU General Public License
</I>&gt;<i> + * along with this program; if not, write to the Free Software
</I>&gt;<i> + * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307, USA.
</I>&gt;<i> + */
</I>&gt;<i> +
</I>&gt;<i> +#include &lt;linux/interrupt.h&gt;
</I>&gt;<i> +#include &lt;linux/delay.h&gt;
</I>&gt;<i> +#include &lt;linux/io.h&gt;
</I>&gt;<i> +#include &lt;linux/module.h&gt;
</I>&gt;<i> +#include &lt;linux/sched.h&gt;
</I>&gt;<i> +#include &lt;linux/pci.h&gt;
</I>&gt;<i> +#include &lt;linux/init.h&gt;
</I>&gt;<i> +#include &lt;linux/kernel.h&gt;
</I>&gt;<i> +#include &lt;linux/types.h&gt;
</I>&gt;<i> +#include &lt;linux/errno.h&gt;
</I>&gt;<i> +#include &lt;linux/netdevice.h&gt;
</I>&gt;<i> +#include &lt;linux/skbuff.h&gt;
</I>&gt;<i> +#include &lt;linux/platform_device.h&gt;
</I>&gt;<i> +#include &lt;linux/clk.h&gt;
</I>&gt;<i> +#include &lt;linux/can.h&gt;
</I>&gt;<i> +#include &lt;linux/can/dev.h&gt;
</I>&gt;<i> +#include &lt;linux/can/error.h&gt;
</I>&gt;<i> +
</I>&gt;<i> +#define MAX_CAN_DEVICES		1
</I>&gt;<i> +#define MAX_BITRATE		0x3e8
</I>&gt;<i> +#define NUM_NODES		2000	/* Maximum number of
</I>&gt;<i> +						 Software FIFO nodes. */
</I>&gt;<i> +#define MAX_MSG_OBJ		32
</I>&gt;<i> +#define MSG_OBJ_RX		0 /* The receive message object flag. */
</I>&gt;<i> +#define MSG_OBJ_TX		1 /* The transmit message object flag. */
</I>&gt;<i> +
</I>&gt;<i> +#define ENABLE			1 /* The enable flag */
</I>&gt;<i> +#define DISABLE			0 /* The disable flag */
</I>&gt;<i> +#define CAN_CTRL_INIT		0x0001 /* The INIT bit of CANCONT register. */
</I>&gt;<i> +#define CAN_CTRL_IE		0x0002 /* The IE bit of CAN control register */
</I>&gt;<i> +#define CAN_CTRL_SIE		0x0004
</I>&gt;<i> +#define CAN_CTRL_EIE		0x0008
</I>&gt;<i> +#define CAN_CTRL_DAR		0x0020
</I>&gt;<i> +#define CAN_CTRL_IE_SIE_EIE	0x000e
</I>&gt;<i> +#define CAN_CTRL_CCE		0x0040
</I>&gt;<i> +#define CAN_CTRL_OPT		0x0080 /* The OPT bit of CANCONT register. */
</I>&gt;<i> +#define CAN_OPT_SILENT		0x0008 /* The Silent bit of CANOPT register. */
</I>&gt;<i> +#define CAN_CMASK_RX_TX_SET	0x00f3
</I>&gt;<i> +#define CAN_CMASK_RX_TX_GET	0x0073
</I>&gt;<i> +#define CAN_CMASK_ALL		0xff
</I>&gt;<i> +#define CAN_CMASK_RDWR		0x80
</I>&gt;<i> +#define CAN_CMASK_ARB		0x20
</I>&gt;<i> +#define CAN_CMASK_CTRL		0x10
</I>&gt;<i> +#define CAN_CMASK_MASK		0x40
</I>&gt;<i> +#define CAN_CMASK_CLPNT		0x08
</I>&gt;<i> +
</I>&gt;<i> +#define CAN_CMASK_NEWINT	0x04 /* The TxRqst/NewDat bit for the CMASK
</I>&gt;<i> +					register. */
</I>&gt;<i> +
</I>&gt;<i> +#define CAN_IF_MCONT_NEWDAT	0x8000 /* The NewDat bit of the MCONT
</I>&gt;<i> +					  register. */
</I>&gt;<i> +
</I>&gt;<i> +#define CAN_IF_MCONT_INTPND	0x2000 /* The IntPnd bit of the MCONT
</I>&gt;<i> +					  register. */
</I>&gt;<i> +
</I>&gt;<i> +#define CAN_IF_MCONT_UMASK		0x1000
</I>&gt;<i> +#define CAN_IF_MCONT_TXIE		0x0800
</I>&gt;<i> +#define CAN_IF_MCONT_RXIE		0x0400
</I>&gt;<i> +#define CAN_IF_MCONT_RMTEN		0x0200
</I>&gt;<i> +#define CAN_IF_MCONT_TXRQXT		0x0100
</I>&gt;<i> +#define CAN_IF_MCONT_EOB		0x0080
</I>&gt;<i> +#define CAN_IF_MCONT_MSGLOST		0x4000
</I>&gt;<i> +#define CAN_MASK2_MDIR_MXTD		0xc000
</I>&gt;<i> +#define CAN_ID2_MSGVAL_XTD_DIR		0xe000
</I>&gt;<i> +#define CAN_ID2_MSGVAL_DIR		0xa000
</I>&gt;<i> +#define CAN_ID2_DIR			0x2000
</I>&gt;<i> +#define CAN_ID_MSGVAL			0x8000
</I>&gt;<i> +#define CAN_IF_MASK2_MDIR		((u32)1 &lt;&lt; 14)
</I>&gt;<i> +#define CAN_IF_MASK2_MXTD		((u32)1 &lt;&lt; 15)
</I>&gt;<i> +
</I>&gt;<i> +#define CAN_STATUS_INT			0x8000 /* The status interrupt value of
</I>&gt;<i> +						  the CAN device. */
</I>&gt;<i> +
</I>&gt;<i> +#define CAN_IF_CREQ_BUSY		0x8000 /* The Busy flag bit of the CREQ
</I>&gt;<i> +						  register. */
</I>&gt;<i> +
</I>&gt;<i> +#define CAN_ID2_XTD			0x4000 /* The Xtd bit of ID2
</I>&gt;<i> +						  register. */
</I>&gt;<i> +
</I>&gt;<i> +#define CAN_SRST_BIT			0x0001
</I>&gt;<i> +#define CAN_CONT_OFFSET			0x00	/*Can Control register */
</I>&gt;<i> +#define CAN_STAT_OFFSET			0x04
</I>&gt;<i> +#define CAN_ERRC_OFFSET			0x08
</I>&gt;<i> +#define CAN_BITT_OFFSET			0x0c
</I>&gt;<i> +#define CAN_INT_OFFSET			0x010
</I>&gt;<i> +#define CAN_OPT_OFFSET			0x14	/*Extended function register */
</I>&gt;<i> +#define CAN_BRPE_OFFSET			0x18
</I>&gt;<i> +
</I>&gt;<i> +/* Message interface one (IF1) registers */
</I>&gt;<i> +#define CAN_IF1_CREQ_OFFSET		0x020
</I>&gt;<i> +#define CAN_IF1_CMASK_OFFSET		0x024
</I>&gt;<i> +#define CAN_IF1_ID1_OFFSET		0x030
</I>&gt;<i> +#define CAN_IF1_ID2_OFFSET		0x034
</I>&gt;<i> +#define CAN_IF1_MCONT_OFFSET		0x038
</I>&gt;<i> +#define CAN_IF1_DATAA1_OFFSET		0x03C
</I>&gt;<i> +#define CAN_IF1_DATAA2_OFFSET		0x040
</I>&gt;<i> +#define CAN_IF1_DATAB1_OFFSET		0x044
</I>&gt;<i> +#define CAN_IF1_DATAB2_OFFSET		0x048
</I>&gt;<i> +#define CAN_IF1_MASK1_OFFSET		0x028
</I>&gt;<i> +#define CAN_IF1_MASK2_OFFSET		0x02c
</I>&gt;<i> +#define CAN_IF2_CREQ_OFFSET		0x080
</I>&gt;<i> +#define CAN_IF2_CMASK_OFFSET		0x084
</I>&gt;<i> +#define CAN_IF2_ID1_OFFSET		0x090
</I>&gt;<i> +#define CAN_IF2_ID2_OFFSET		0x094
</I>&gt;<i> +#define CAN_IF2_MCONT_OFFSET		0x098
</I>&gt;<i> +#define CAN_IF2_DATAA1_OFFSET		0x09c
</I>&gt;<i> +#define CAN_IF2_DATAA2_OFFSET		0x0a0
</I>&gt;<i> +#define CAN_IF2_DATAB1_OFFSET		0x0a4
</I>&gt;<i> +#define CAN_IF2_DATAB2_OFFSET		0x0a8
</I>&gt;<i> +#define CAN_IF2_MASK1_OFFSET		0x088
</I>&gt;<i> +#define CAN_IF2_MASK2_OFFSET		0x08c
</I>&gt;<i> +#define CAN_TREQ1_OFFSET		0x100
</I>&gt;<i> +#define CAN_TREQ2_OFFSET		0x104
</I>&gt;<i> +#define CAN_SRST_OFFSET			0x1FC
</I>
Using a structure to describe you register layout seems much more
appropriate for your driver. E.g.:

struct pch_can_regs {
	u32 cont;
	u32 stat;
	u32 errc;
	...
};

Then the registers are accessed via:

ioread32(&amp;regs-&gt;stat);
iowrite32(&amp;regs-&gt;cont, value);

This results in more readable code and you profit from type checking.

&gt;<i> +/* bit position of certain controller bits. */
</I>&gt;<i> +#define BIT_BITT_BRP			0
</I>&gt;<i> +#define BIT_BITT_SJW			6
</I>&gt;<i> +#define BIT_BITT_TSEG1			8
</I>&gt;<i> +#define BIT_BITT_TSEG2			12
</I>&gt;<i> +#define BIT_IF1_MCONT_RXIE		10
</I>&gt;<i> +#define BIT_IF2_MCONT_TXIE		11
</I>&gt;<i> +#define BIT_BRPE_BRPE			6
</I>&gt;<i> +#define BIT_ES_TXERRCNT			0
</I>&gt;<i> +#define BIT_ES_RXERRCNT			8
</I>&gt;<i> +#define MSK_BITT_BRP			0x3f
</I>&gt;<i> +#define MSK_BITT_SJW			0xc0
</I>&gt;<i> +#define MSK_BITT_TSEG1			0xf00
</I>&gt;<i> +#define MSK_BITT_TSEG2			0x7000
</I>&gt;<i> +#define MSK_BRPE_BRPE			0x3c0
</I>&gt;<i> +#define MSK_BRPE_GET			0x0f
</I>&gt;<i> +#define MSK_CTRL_IE_SIE_EIE		0x07
</I>&gt;<i> +#define MSK_MCONT_TXIE			0x08
</I>&gt;<i> +#define MSK_MCONT_RXIE			0x10
</I>&gt;<i> +#define MSK_ALL_THREE			0x07
</I>&gt;<i> +#define MSK_ALL_FOUR			0x0f
</I>&gt;<i> +#define MSK_ALL_EIGHT			0xff
</I>&gt;<i> +#define MSK_ALL_ELEVEN			0x7ff
</I>&gt;<i> +#define MSK_ALL_THIRTEEN		0x1fff
</I>&gt;<i> +#define MSK_ALL_SIXTEEN			0xffff
</I>&gt;<i> +
</I>&gt;<i> +/* Error */
</I>&gt;<i> +#define MSK_ES_TXERRCNT	((u32)0xff &lt;&lt; BIT_ES_TXERRCNT)	/* Tx err count */
</I>&gt;<i> +#define MSK_ES_RXERRCNT	((u32)0x7f &lt;&lt; BIT_ES_RXERRCNT)	/* Rx err count */
</I>&gt;<i> +
</I>&gt;<i> +#define PCH_CAN_BIT_SET(reg, bitmask)	\
</I>&gt;<i> +		(iowrite32((ioread32((reg)) | ((u32)(bitmask))), (reg)))
</I>&gt;<i> +#define PCH_CAN_BIT_CLEAR(reg, bitmask)	\
</I>&gt;<i> +		(iowrite32((ioread32((reg)) &amp; ~((u32)(bitmask))), (reg)))
</I>
Please use static inline functions and try to avoid casts.

&gt;<i> +#define PCH_CAN_NO_TX_BUFF		1 /* The flag value for denoting the
</I>&gt;<i> +					     unavailability of the transmit
</I>&gt;<i> +					     message object. */
</I>&gt;<i> +
</I>&gt;<i> +#define ERROR_COUNT			96
</I>&gt;<i> +#define PCH_CAN_MSG_DATA_LEN		8	/* CAN Msg data length */
</I>&gt;<i> +
</I>&gt;<i> +#define PCH_CAN_NULL			NULL
</I>&gt;<i> +
</I>&gt;<i> +#define PCI_DEVICE_ID_INTEL_PCH1_CAN	0x8818
</I>&gt;<i> +#define DRIVER_NAME			&quot;can&quot;
</I>&gt;<i> +
</I>&gt;<i> +#define PCH_CAN_CLOCK_DEFAULT_OFFSET	0
</I>&gt;<i> +#define PCH_CAN_CLOCK_62_5_OFFSET	0
</I>&gt;<i> +#define PCH_CAN_CLOCK_24_OFFSET		8
</I>&gt;<i> +#define PCH_CAN_CLOCK_50_OFFSET		16
</I>&gt;<i> +
</I>&gt;<i> +#define COUNTER_LIMIT 0xFFFF
</I>&gt;<i> +
</I>&gt;<i> +
</I>&gt;<i> +
</I>&gt;<i> +enum pch_can_listen_mode {
</I>&gt;<i> +	PCH_CAN_ACTIVE = 0,
</I>&gt;<i> +	PCH_CAN_LISTEN
</I>&gt;<i> +};
</I>&gt;<i> +
</I>&gt;<i> +enum pch_can_run_mode {
</I>&gt;<i> +	PCH_CAN_STOP = 0,
</I>&gt;<i> +	PCH_CAN_RUN
</I>&gt;<i> +};
</I>&gt;<i> +
</I>&gt;<i> +enum pch_can_arbiter {
</I>&gt;<i> +	PCH_CAN_ROUND_ROBIN = 0,
</I>&gt;<i> +	PCH_CAN_FIXED_PRIORITY
</I>&gt;<i> +};
</I>&gt;<i> +
</I>&gt;<i> +enum pch_can_auto_restart {
</I>&gt;<i> +	CAN_MANUAL = 0,
</I>&gt;<i> +	CAN_AUTO
</I>&gt;<i> +};
</I>
Please remove the above enums or explain why you need them.

&gt;<i> +enum pch_can_baud {
</I>&gt;<i> +	PCH_CAN_BAUD_10 = 0,
</I>&gt;<i> +	PCH_CAN_BAUD_20,
</I>&gt;<i> +	PCH_CAN_BAUD_50,
</I>&gt;<i> +	PCH_CAN_BAUD_125,
</I>&gt;<i> +	PCH_CAN_BAUD_250,
</I>&gt;<i> +	PCH_CAN_BAUD_500,
</I>&gt;<i> +	PCH_CAN_BAUD_800,
</I>&gt;<i> +	PCH_CAN_BAUD_1000
</I>&gt;<i> +};
</I>
Dead code. Not used anywhere.

&gt;<i> +enum pch_can_interrupt {
</I>&gt;<i> +	CAN_ENABLE,
</I>&gt;<i> +	CAN_DISABLE,
</I>&gt;<i> +	CAN_ALL,
</I>&gt;<i> +	CAN_NONE
</I>&gt;<i> +};
</I>&gt;<i> +
</I>
Please remove the above enum or explain why you need it.

&gt;<i> +/**
</I>&gt;<i> + * struct pch_can_msg - CAN message structure
</I>&gt;<i> + * @ide:	Standard/extended msg
</I>&gt;<i> + * @id:		11 or 29 bit msg id
</I>&gt;<i> + * @dlc:	Size of data
</I>&gt;<i> + * @data:	Message pay load
</I>&gt;<i> + * @rtr:	RTR message
</I>&gt;<i> + */
</I>&gt;<i> +struct pch_can_msg {
</I>&gt;<i> +	unsigned short ide;
</I>&gt;<i> +	unsigned int id;
</I>&gt;<i> +	unsigned short dlc;
</I>&gt;<i> +	unsigned char data[PCH_CAN_MSG_DATA_LEN];
</I>&gt;<i> +	unsigned short rtr;
</I>&gt;<i> +};
</I>

Please remove the above intermediate struct or explain why you need it.

&gt;<i> +/**
</I>&gt;<i> + * pch_can_timing - CAN bittiming structure
</I>&gt;<i> + * @bitrate:	Bitrate (kbps)
</I>&gt;<i> + * @cfg_bitrate:BRP
</I>&gt;<i> + * @cfg_tseg1:	Tseg1
</I>&gt;<i> + * @cfg_tseg2:	Tseg2
</I>&gt;<i> + * @cfg_sjw:	Sync jump width
</I>&gt;<i> + * @smpl_mode:	Sampling mode
</I>&gt;<i> + * @edge_mode:	Edge R / D
</I>&gt;<i> + */
</I>&gt;<i> +struct pch_can_timing {
</I>&gt;<i> +	unsigned int bitrate;
</I>&gt;<i> +	unsigned int cfg_bitrate;
</I>&gt;<i> +	unsigned int cfg_tseg1;
</I>&gt;<i> +	unsigned int cfg_tseg2;
</I>&gt;<i> +	unsigned int cfg_sjw;
</I>&gt;<i> +	unsigned int smpl_mode;
</I>&gt;<i> +	unsigned int edge_mode;
</I>&gt;<i> +};
</I>&gt;<i> +
</I>&gt;<i> +/**
</I>&gt;<i> + * struct pch_can_error - CAN error structure
</I>&gt;<i> + * @rxgte96:	Rx err cnt &gt;=96
</I>&gt;<i> + * @txgte96:	Tx err cnt &gt;=96
</I>&gt;<i> + * @error_stat:	Error state of CAN node,
</I>&gt;<i> + *		00=error active (normal)
</I>&gt;<i> + *		01=error passive
</I>&gt;<i> + *		1x=bus off
</I>&gt;<i> + * @rx_err_cnt:	Rx error count
</I>&gt;<i> + * @tx_err_cnt:	Tx error count
</I>&gt;<i> + */
</I>&gt;<i> +struct pch_can_error {
</I>&gt;<i> +	unsigned int rxgte96;
</I>&gt;<i> +	unsigned int txgte96;
</I>&gt;<i> +	unsigned int error_stat;
</I>&gt;<i> +	unsigned int rx_err_cnt;
</I>&gt;<i> +	unsigned int tx_err_cnt;
</I>&gt;<i> +};
</I>
Ditto.

&gt;<i> +/**
</I>&gt;<i> + * struct pch_can_acc_filter - CAN Filter structure
</I>&gt;<i> + * @id:		The id/mask data
</I>&gt;<i> + * @id_ext:	Standard/extended ID
</I>&gt;<i> + * @rtr:	RTR message
</I>&gt;<i> + */
</I>&gt;<i> +struct pch_can_acc_filter {
</I>&gt;<i> +	unsigned int id;
</I>&gt;<i> +	unsigned int id_ext;
</I>&gt;<i> +	unsigned int rtr;
</I>&gt;<i> +};
</I>
Ditto.

&gt;<i> +/**
</I>&gt;<i> + * struct pch_can_rx_filter - CAN RX filter
</I>&gt;<i> + * @num:	Filter number
</I>&gt;<i> + * @umask:	UMask value
</I>&gt;<i> + * @amr:	Acceptance Mask Reg
</I>&gt;<i> + * @aidr:	Acceptance Control Reg
</I>&gt;<i> + */
</I>&gt;<i> +struct pch_can_rx_filter {
</I>&gt;<i> +	unsigned int num;
</I>&gt;<i> +	unsigned int umask;
</I>&gt;<i> +	struct pch_can_acc_filter amr;
</I>&gt;<i> +	struct pch_can_acc_filter aidr;
</I>&gt;<i> +};
</I>
Ditto.

&gt;<i> +/**
</I>&gt;<i> + * struct pch_can_os - structure to store the CAN device information.
</I>&gt;<i> + * @can:		CAN: device handle
</I>&gt;<i> + * @opened:		Linux opened device
</I>&gt;<i> + * @can_num:		Linux: CAN Number
</I>&gt;<i> + * @pci_remap:		Linux: MMap regs
</I>&gt;<i> + * @dev:		Linux: PCI Device
</I>&gt;<i> + * @irq:		Linux: IRQ
</I>&gt;<i> + * @block_mode:		Blocking / non-blocking
</I>&gt;<i> + * @read_wait_queue:	Linux: Read wait queue
</I>&gt;<i> + * @write_wait_queue:	Linux: Write wait queue
</I>&gt;<i> + * @write_wait_flag:	Linux: Write wait flag
</I>&gt;<i> + * @read_wait_flag:	Linux: Read wait flag
</I>&gt;<i> + * @open_spinlock:	Linux: Open lock variable
</I>&gt;<i> + * @is_suspending:	Linux: Is suspending state
</I>&gt;<i> + * @inode:		Linux: inode
</I>&gt;<i> + * @timing:		CAN: timing
</I>&gt;<i> + * @run_mode:		CAN: run mode
</I>&gt;<i> + * @listen_mode:	CAN: listen mode
</I>&gt;<i> + * @arbiter_mode:	CAN: arbiter mode
</I>&gt;<i> + * @tx_enable:		CAN: Tx buffer state
</I>&gt;<i> + * @rx_enable:		CAN: Rx buffer state
</I>&gt;<i> + * @rx_link:		CAN: Rx link set
</I>&gt;<i> + * @int_enables:	CAN: ints enabled
</I>&gt;<i> + * @int_stat:		CAN: int status
</I>&gt;<i> + * @bus_off_interrupt:	CAN: Buss off int flag
</I>&gt;<i> + * @rx_filter:		CAN: Rx filters
</I>&gt;<i> + * @ndev:		net_device pointer
</I>&gt;<i> + * @tx_spinlock:	CAN: transmission lock variable
</I>&gt;<i> + */
</I>&gt;<i> +struct pch_can_os {
</I>&gt;<i> +	struct can_hw *can;
</I>&gt;<i> +	unsigned int opened;
</I>&gt;<i> +	unsigned int can_num;
</I>&gt;<i> +	void __iomem *pci_remap;
</I>&gt;<i> +	struct pci_dev *dev;
</I>&gt;<i> +	unsigned int irq;
</I>&gt;<i> +	int block_mode;
</I>&gt;<i> +	wait_queue_head_t read_wait_queue;
</I>&gt;<i> +	wait_queue_head_t write_wait_queue;
</I>
Not used anywhere! Dead code :-(.

&gt;<i> +	unsigned int write_wait_flag;
</I>&gt;<i> +	unsigned int read_wait_flag;
</I>&gt;<i> +	spinlock_t open_spinlock;
</I>&gt;<i> +	unsigned int is_suspending;
</I>&gt;<i> +	struct inode *inode;
</I>&gt;<i> +	struct pch_can_timing timing;
</I>&gt;<i> +	enum pch_can_run_mode run_mode;
</I>&gt;<i> +	enum pch_can_listen_mode listen_mode;
</I>&gt;<i> +	enum pch_can_arbiter arbiter_mode;
</I>&gt;<i> +	unsigned int tx_enable[MAX_MSG_OBJ];
</I>&gt;<i> +	unsigned int rx_enable[MAX_MSG_OBJ];
</I>&gt;<i> +	unsigned int rx_link[MAX_MSG_OBJ];
</I>&gt;<i> +	unsigned int int_enables;
</I>&gt;<i> +	unsigned int int_stat;
</I>&gt;<i> +	unsigned int bus_off_interrupt;
</I>&gt;<i> +	struct pch_can_rx_filter rx_filter[MAX_MSG_OBJ];
</I>&gt;<i> +	struct net_device *ndev;
</I>&gt;<i> +	spinlock_t tx_spinlock;
</I>&gt;<i> +	struct mutex pch_mutex;
</I>&gt;<i> +};
</I>
Why do you need an extra structure here? Is pch_can_priv not OK?

&gt;<i> +/**
</I>&gt;<i> + * struct pch_can_priv - CAN driver private data structure
</I>&gt;<i> + * @can:		MUST be first member/field
</I>&gt;<i> + * @ndev:		Pointer to net_device structure
</I>&gt;<i> + * @clk:		unused
</I>&gt;<i> + * @base:		Base address
</I>&gt;<i> + * @pch_can_os_p:	Pointer to CAN device information
</I>&gt;<i> + * @have_msi:		PCI MSI mode flag
</I>&gt;<i> + *
</I>&gt;<i> + * Longer description of this structure.
</I>&gt;<i> + */
</I>&gt;<i> +struct pch_can_priv {
</I>&gt;<i> +	struct can_priv can;
</I>&gt;<i> +	struct net_device *ndev;
</I>&gt;<i> +	struct clk *clk;
</I>&gt;<i> +	void __iomem *base;
</I>&gt;<i> +	struct pch_can_os pch_can_os_p;
</I>&gt;<i> +	unsigned int have_msi;
</I>&gt;<i> +};
</I>&gt;<i> +
</I>&gt;<i> +struct can_hw {
</I>&gt;<i> +	void __iomem *io_base;
</I>&gt;<i> +};
</I>
See above.

&gt;<i> +static unsigned int pch_can_clock = 50000; /*50MH*/
</I>&gt;<i> +
</I>&gt;<i> +/*
</I>&gt;<i> +The number of message objects that has to be configured as receive/send
</I>&gt;<i> +objects.
</I>&gt;<i> +Topcliff CAN has total 32 message objects.
</I>&gt;<i> +*/
</I>&gt;<i> +static unsigned int pch_can_rx_buf_size = 1;
</I>&gt;<i> +static unsigned int pch_can_tx_buf_size = 1;
</I>&gt;<i> +
</I>&gt;<i> +
</I>&gt;<i> +static enum pch_can_auto_restart restat_mode = CAN_MANUAL; /* The variable used
</I>&gt;<i> +							      to store the
</I>&gt;<i> +							      restart mode. */
</I>&gt;<i> +
</I>&gt;<i> +static struct can_bittiming_const pch_can_bittiming_const = {
</I>&gt;<i> +	.name = KBUILD_MODNAME,
</I>&gt;<i> +	.tseg1_min = 1,
</I>&gt;<i> +	.tseg1_max = 16,
</I>&gt;<i> +	.tseg2_min = 1,
</I>&gt;<i> +	.tseg2_max = 8,
</I>&gt;<i> +	.sjw_max = 4,
</I>&gt;<i> +	.brp_min = 1,
</I>&gt;<i> +	.brp_max = 1024, /* 6bit + extended 4bit */
</I>&gt;<i> +	.brp_inc = 1,
</I>&gt;<i> +};
</I>&gt;<i> +
</I>&gt;<i> +static const struct pci_device_id pch_can_pcidev_id[] __devinitdata = {
</I>&gt;<i> +	{PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_PCH1_CAN)},
</I>&gt;<i> +	{}
</I>&gt;<i> +};
</I>&gt;<i> +
</I>&gt;<i> +/*
</I>&gt;<i> +This variable is used to store the configuration (receive /transmit) of the
</I>&gt;<i> +available message objects.
</I>&gt;<i> +This variable is used for storing the message object configuration related
</I>&gt;<i> +information. It includes the information about which message object is used as
</I>&gt;<i> +Receiver and Transmitter.
</I>&gt;<i> +*/
</I>
Please use the usual Linux style for comments:

/*
 *
 */

&gt;<i> +static unsigned int pch_msg_obj_conf[MAX_MSG_OBJ] = {
</I>&gt;<i> +	3, 3, 3, 3,
</I>&gt;<i> +	3, 3, 3, 3,
</I>&gt;<i> +	3, 3, 3, 3,
</I>&gt;<i> +	3, 3, 3, 3,
</I>&gt;<i> +	3, 3, 3, 3,
</I>&gt;<i> +	3, 3, 3, 3,
</I>&gt;<i> +	3, 3, 3, 3,
</I>&gt;<i> +	3, 3, 3, 3
</I>&gt;<i> +};
</I>&gt;<i> +
</I>&gt;<i> +static struct can_hw *pch_can_create(void __iomem *io_base,
</I>&gt;<i> +				     struct net_device *ndev)
</I>&gt;<i> +{
</I>&gt;<i> +	struct can_hw *can;
</I>&gt;<i> +
</I>&gt;<i> +	if (!io_base) {
</I>&gt;<i> +		dev_err(&amp;ndev-&gt;dev, &quot;%s -&gt; Invalid IO Base\n&quot;, __func__);
</I>&gt;<i> +		return NULL;
</I>&gt;<i> +	}
</I>&gt;<i> +
</I>&gt;<i> +	/* Allocates memory for the handle. */
</I>&gt;<i> +	can = kmalloc(sizeof(struct can_hw), GFP_KERNEL);
</I>&gt;<i> +	if (!can) {	/* Allocation failed */
</I>&gt;<i> +		dev_err(&amp;ndev-&gt;dev,
</I>&gt;<i> +			&quot;%s -&gt; CAN Memory allocation failed\n&quot;, __func__);
</I>&gt;<i> +		return NULL;
</I>&gt;<i> +	}
</I>&gt;<i> +
</I>&gt;<i> +	can-&gt;io_base = io_base;
</I>&gt;<i> +	dev_dbg(&amp;ndev-&gt;dev,
</I>&gt;<i> +		&quot;%s -&gt; Handle Creation successful.\n&quot;, __func__);
</I>
Please restrict debugging output to a few useful messages for the final
user. Puh, I stop reviewing here because of too much issues, which have
already been pointed out with you previous patch. I share most of the
other comments on that patch. Please work on your *code quality*. I also
believe that *rewriting* the driver from *scratch* using an existing
Socket-CAN driver as example is the most efficient way towards a clean
and compact driver with, let's say, less than approximately 1000 lines
of code.

Wolfgang.

</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="004634.html">[MeeGo-Dev][PATCH v2] Topcliff: Update PCH_CAN driver to 2.6.35
</A></li>
	<LI>Next message: <A HREF="004650.html">Self-reception and more
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#4640">[ date ]</a>
              <a href="thread.html#4640">[ thread ]</a>
              <a href="subject.html#4640">[ subject ]</a>
              <a href="author.html#4640">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/socketcan-core">More information about the Socketcan-core
mailing list</a><br>
</body></html>
