Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto f2668c57e5f54aac8d4311e862112eaa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot receiver_tb_behav xil_defaultlib.receiver_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.receiver [receiver_default]
Compiling architecture rtl of entity xil_defaultlib.pc_tx [pc_tx_default]
Compiling architecture sim of entity xil_defaultlib.receiver_tb
Built simulation snapshot receiver_tb_behav
