// Seed: 1541954765
module module_0 (
    output wire id_0,
    input wand id_1,
    input supply0 id_2,
    input supply1 id_3,
    input wand id_4,
    output supply1 id_5,
    output supply0 id_6,
    input wor id_7,
    input tri id_8,
    input uwire id_9,
    output uwire id_10,
    input wor id_11,
    input wor id_12,
    output uwire id_13,
    output uwire id_14,
    input uwire id_15,
    output supply0 id_16,
    output supply1 id_17,
    input tri id_18,
    output wor id_19
);
  wire id_21;
  wire id_22;
  assign module_1.type_1 = 0;
  wire id_23;
  tri1 id_24 = id_7 - 1;
endmodule
module module_1 (
    input tri id_0,
    output wor id_1,
    input tri1 id_2
    , id_14,
    output tri1 id_3,
    input supply0 id_4,
    input wand id_5,
    output uwire id_6,
    input supply0 id_7,
    input supply1 id_8,
    input tri1 id_9,
    output uwire id_10,
    output supply1 id_11,
    input tri1 id_12
);
  logic [7:0] id_15;
  wire id_16;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_2,
      id_5,
      id_5,
      id_3,
      id_11,
      id_4,
      id_0,
      id_8,
      id_3,
      id_8,
      id_9,
      id_10,
      id_1,
      id_8,
      id_3,
      id_3,
      id_8,
      id_1
  );
  wire id_17;
  assign id_15[1] = id_0.id_0;
  wire id_18;
endmodule
