<!doctype html>
<html lang="en"><head><meta charSet="utf-8"/><meta http-equiv="X-UA-Compatible" content="IE=edge"/><meta name="viewport" content="width=device-width, initial-scale=1"/><title>Mochawesome Report</title><link rel="stylesheet" href="assets\app.css"/></head><body data-raw="{&quot;stats&quot;:{&quot;suites&quot;:55,&quot;tests&quot;:186,&quot;passes&quot;:182,&quot;pending&quot;:4,&quot;failures&quot;:0,&quot;start&quot;:&quot;2022-07-15T16:32:43.349Z&quot;,&quot;end&quot;:&quot;2022-07-15T16:32:58.162Z&quot;,&quot;duration&quot;:14813,&quot;testsRegistered&quot;:188,&quot;passPercent&quot;:98.91304347826086,&quot;pendingPercent&quot;:2.127659574468085,&quot;other&quot;:0,&quot;hasOther&quot;:false,&quot;skipped&quot;:2,&quot;hasSkipped&quot;:true},&quot;results&quot;:[{&quot;uuid&quot;:&quot;558f7731-161a-4991-9f02-75ad5028268f&quot;,&quot;title&quot;:&quot;&quot;,&quot;fullFile&quot;:&quot;&quot;,&quot;file&quot;:&quot;&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Get top level VHDL&quot;,&quot;fullTitle&quot;:&quot;Get top level VHDL&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = `\nlibrary ieee;\nuse ieee.std_logic_1164.all;\nuse ieee.numeric_std.all;\nentity test_entity_name is\ngeneric (\n    a : integer;\n    b : unsigned;\n    c : signed;\n    d : std_logic;\n    e : std_logic_vector;\n    f : std_logic_vector(5 downto 0)\n  );\nport(\n  g : in std_logic;\n  h : out std_logic;\n  i : inout std_logic\n);\nend test_entity_name;  \narchitecture e_arch of test_entity_name is\nbegin \nend e_arch;\n`;\nconst expected = &#x27;test_entity_name&#x27;;\nconst current = await hdl_utils.get_toplevel(code_dummy, general_1.HDL_LANG.VHDL);\n(0, assert_1.equal)(current, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;a796ccff-2582-4fe7-ac56-8bcc94f48e21&quot;,&quot;parentUUID&quot;:&quot;558f7731-161a-4991-9f02-75ad5028268f&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:true},{&quot;title&quot;:&quot;Get top level Verilog&quot;,&quot;fullTitle&quot;:&quot;Get top level Verilog&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = `\nmodule test_entity_name2 \n    #(\n        parameter a=8,\n        parameter b=9,\n        parameter c=10, d=11\n    )\n    (\n        input e,\n        output f,\n        input reg g,\n        input wire h,\n        input reg [7:0] i, j,\n        input wire [9:0] k,\n        output wire [9:0] l\n    );  \n\n    function [7:0] sum;  \n        input [7:0] a, b;  \n        begin  \n            sum = a + b;  \n        end  \n    endfunction\n\n    wire m;\n    wire n, p;\n    reg [1:0] q;\n\n    localparam r = 2;\n\n    always @(posedge a) begin : label_0\n    end\n\n    always_comb begin\n    end\n\n    always_ff begin : label_1\n    end\n\n    always_latch begin\n    end\n\n    test_entity_name \n    #(\n      .a(a ),\n      .b(b ),\n      .c(c ),\n      .d (d )\n    )\n    test_entity_name_dut (\n      .e (e ),\n      .f (f ),\n      .g (g ),\n      .h (h ),\n      .i (i ),\n      .j (j ),\n      .k (k ),\n      .l  ( l)\n    );\n  \nendmodule\n`;\nconst expected = &#x27;test_entity_name2&#x27;;\nconst current = await hdl_utils.get_toplevel(code_dummy, general_1.HDL_LANG.VERILOG);\n(0, assert_1.equal)(current, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;8e10bcd1-8b03-4f84-8064-42aa9f55fcab&quot;,&quot;parentUUID&quot;:&quot;558f7731-161a-4991-9f02-75ad5028268f&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:true}],&quot;suites&quot;:[{&quot;uuid&quot;:&quot;a548f159-2015-4e6f-b006-901829b07ac4&quot;,&quot;title&quot;:&quot;Check diagram generator&quot;,&quot;fullFile&quot;:&quot;D:\\a\\colibri2\\colibri2\\tests\\documenter\\diagram.spec.ts&quot;,&quot;file&quot;:&quot;\\tests\\documenter\\diagram.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;With ports and generics and color&quot;,&quot;fullTitle&quot;:&quot;Check diagram generator With ports and generics and color&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:385,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = 0;\nconst OPT = {\n    blackandwhite: false\n};\nconst hdl_element = new common_hdl.Hdl_element(general_1.HDL_LANG.VHDL, common_hdl.TYPE_HDL_ELEMENT.ENTITY);\n// Ports\nhdl_element.add_port(port_input);\nhdl_element.add_port(port_output);\n// Generics\nhdl_element.add_generic(generic_0);\nhdl_element.add_generic(generic_1);\nconst svg_diagram = diagram.diagram_generator(hdl_element, OPT);\nconst file_o = paht_lib.join(C_OUTPUT_BASE_PATH, `output_${test_index}.svg`);\nfs.writeFileSync(file_o, svg_diagram);\ncheck_test(test_index);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;f83a965a-3bdf-4f1f-8772-7dca4f1141a2&quot;,&quot;parentUUID&quot;:&quot;a548f159-2015-4e6f-b006-901829b07ac4&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Only ports and color&quot;,&quot;fullTitle&quot;:&quot;Check diagram generator Only ports and color&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:10,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = 1;\nconst OPT = {\n    blackandwhite: false\n};\nconst hdl_element = new common_hdl.Hdl_element(general_1.HDL_LANG.VHDL, common_hdl.TYPE_HDL_ELEMENT.ENTITY);\n// Ports\nhdl_element.add_port(port_input);\nhdl_element.add_port(port_output);\nconst svg_diagram = diagram.diagram_generator(hdl_element, OPT);\nconst file_o = paht_lib.join(C_OUTPUT_BASE_PATH, `output_${test_index}.svg`);\nfs.writeFileSync(file_o, svg_diagram);\ncheck_test(test_index);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;574867eb-afdd-4be4-8225-7131c42f465d&quot;,&quot;parentUUID&quot;:&quot;a548f159-2015-4e6f-b006-901829b07ac4&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Only generics and color&quot;,&quot;fullTitle&quot;:&quot;Check diagram generator Only generics and color&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:9,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = 2;\nconst OPT = {\n    blackandwhite: false\n};\nconst hdl_element = new common_hdl.Hdl_element(general_1.HDL_LANG.VHDL, common_hdl.TYPE_HDL_ELEMENT.ENTITY);\n// Generics\nhdl_element.add_generic(generic_0);\nhdl_element.add_generic(generic_1);\nconst svg_diagram = diagram.diagram_generator(hdl_element, OPT);\nconst file_o = paht_lib.join(C_OUTPUT_BASE_PATH, `output_${test_index}.svg`);\nfs.writeFileSync(file_o, svg_diagram);\ncheck_test(test_index);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;6563d696-05db-4270-b98e-0c0148549e5c&quot;,&quot;parentUUID&quot;:&quot;a548f159-2015-4e6f-b006-901829b07ac4&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Empty and color&quot;,&quot;fullTitle&quot;:&quot;Check diagram generator Empty and color&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:3,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = 3;\nconst OPT = {\n    blackandwhite: false\n};\nconst hdl_element = new common_hdl.Hdl_element(general_1.HDL_LANG.VHDL, common_hdl.TYPE_HDL_ELEMENT.ENTITY);\nconst svg_diagram = diagram.diagram_generator(hdl_element, OPT);\nconst file_o = paht_lib.join(C_OUTPUT_BASE_PATH, `output_${test_index}.svg`);\nfs.writeFileSync(file_o, svg_diagram);\ncheck_test(test_index);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;367d4660-f6ae-41a3-9f70-6f90095f3b34&quot;,&quot;parentUUID&quot;:&quot;a548f159-2015-4e6f-b006-901829b07ac4&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;With ports and generics and black and white&quot;,&quot;fullTitle&quot;:&quot;Check diagram generator With ports and generics and black and white&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:11,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = 4;\nconst OPT = {\n    blackandwhite: true\n};\nconst hdl_element = new common_hdl.Hdl_element(general_1.HDL_LANG.VHDL, common_hdl.TYPE_HDL_ELEMENT.ENTITY);\n// Ports\nhdl_element.add_port(port_input);\nhdl_element.add_port(port_output);\n// Generics\nhdl_element.add_generic(generic_0);\nhdl_element.add_generic(generic_1);\nconst svg_diagram = diagram.diagram_generator(hdl_element, OPT);\nconst file_o = paht_lib.join(C_OUTPUT_BASE_PATH, `output_${test_index}.svg`);\nfs.writeFileSync(file_o, svg_diagram);\ncheck_test(test_index);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;71dfc0e4-247e-429f-9f70-7462117384bb&quot;,&quot;parentUUID&quot;:&quot;a548f159-2015-4e6f-b006-901829b07ac4&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;f83a965a-3bdf-4f1f-8772-7dca4f1141a2&quot;,&quot;574867eb-afdd-4be4-8225-7131c42f465d&quot;,&quot;6563d696-05db-4270-b98e-0c0148549e5c&quot;,&quot;367d4660-f6ae-41a3-9f70-6f90095f3b34&quot;,&quot;71dfc0e4-247e-429f-9f70-7462117384bb&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:418,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;528c288e-b735-4822-9528-a2f6abd596db&quot;,&quot;title&quot;:&quot;Check documenter creator with html&quot;,&quot;fullFile&quot;:&quot;D:\\a\\colibri2\\colibri2\\tests\\documenter\\documenter.spec.ts&quot;,&quot;file&quot;:&quot;\\tests\\documenter\\documenter.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Entity VHDL&quot;,&quot;fullTitle&quot;:&quot;Check documenter creator with html Entity VHDL&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:973,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const hdl_lang = general_1.HDL_LANG.VHDL;\nconst hdl_type = &#x27;entity&#x27;;\nawait run(hdl_type, hdl_lang, output_type_inst);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;e47107e6-f4db-4acc-b47e-dc2398ef49ab&quot;,&quot;parentUUID&quot;:&quot;528c288e-b735-4822-9528-a2f6abd596db&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Package VHDL&quot;,&quot;fullTitle&quot;:&quot;Check documenter creator with html Package VHDL&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:393,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const hdl_lang = general_1.HDL_LANG.VHDL;\nconst hdl_type = &#x27;package&#x27;;\nawait run(hdl_type, hdl_lang, output_type_inst);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;f3d59beb-490b-4390-abae-904f8e8b61ad&quot;,&quot;parentUUID&quot;:&quot;528c288e-b735-4822-9528-a2f6abd596db&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Module Verilog&quot;,&quot;fullTitle&quot;:&quot;Check documenter creator with html Module Verilog&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1282,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const hdl_lang = general_1.HDL_LANG.VERILOG;\nconst hdl_type = &#x27;entity&#x27;;\nawait run(hdl_type, hdl_lang, output_type_inst);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;ee9c7ded-97fa-47d2-ba41-214695e9eab9&quot;,&quot;parentUUID&quot;:&quot;528c288e-b735-4822-9528-a2f6abd596db&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Package SystemVerilog&quot;,&quot;fullTitle&quot;:&quot;Check documenter creator with html Package SystemVerilog&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:305,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const hdl_lang = general_1.HDL_LANG.SYSTEMVERILOG;\nconst hdl_type = &#x27;package&#x27;;\nawait run(hdl_type, hdl_lang, output_type_inst);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;1ff44e53-bcc7-4351-9c39-2f2b24b38f2f&quot;,&quot;parentUUID&quot;:&quot;528c288e-b735-4822-9528-a2f6abd596db&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Interface SystemVerilog&quot;,&quot;fullTitle&quot;:&quot;Check documenter creator with html Interface SystemVerilog&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:340,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const hdl_lang = general_1.HDL_LANG.SYSTEMVERILOG;\nconst hdl_type = &#x27;interface&#x27;;\nawait run(hdl_type, hdl_lang, output_type_inst);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;33ee1031-65b2-47f4-9c27-e99d3d2a4d33&quot;,&quot;parentUUID&quot;:&quot;528c288e-b735-4822-9528-a2f6abd596db&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;e47107e6-f4db-4acc-b47e-dc2398ef49ab&quot;,&quot;f3d59beb-490b-4390-abae-904f8e8b61ad&quot;,&quot;ee9c7ded-97fa-47d2-ba41-214695e9eab9&quot;,&quot;1ff44e53-bcc7-4351-9c39-2f2b24b38f2f&quot;,&quot;33ee1031-65b2-47f4-9c27-e99d3d2a4d33&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:3293,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;68fe7f42-6543-4ef9-b034-fcd30763ad7d&quot;,&quot;title&quot;:&quot;Check documenter creator with markdown&quot;,&quot;fullFile&quot;:&quot;D:\\a\\colibri2\\colibri2\\tests\\documenter\\documenter.spec.ts&quot;,&quot;file&quot;:&quot;\\tests\\documenter\\documenter.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Entity VHDL&quot;,&quot;fullTitle&quot;:&quot;Check documenter creator with markdown Entity VHDL&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:377,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const hdl_lang = general_1.HDL_LANG.VHDL;\nconst hdl_type = &#x27;entity&#x27;;\nawait run(hdl_type, hdl_lang, output_type_inst);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;5784f8b8-8028-41d6-b54a-aa8af0f818f4&quot;,&quot;parentUUID&quot;:&quot;68fe7f42-6543-4ef9-b034-fcd30763ad7d&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Package VHDL&quot;,&quot;fullTitle&quot;:&quot;Check documenter creator with markdown Package VHDL&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:309,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const hdl_lang = general_1.HDL_LANG.VHDL;\nconst hdl_type = &#x27;package&#x27;;\nawait run(hdl_type, hdl_lang, output_type_inst);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;cc6ff622-68b0-466d-b6f0-542b8a82508b&quot;,&quot;parentUUID&quot;:&quot;68fe7f42-6543-4ef9-b034-fcd30763ad7d&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Module Verilog&quot;,&quot;fullTitle&quot;:&quot;Check documenter creator with markdown Module Verilog&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:608,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const hdl_lang = general_1.HDL_LANG.VERILOG;\nconst hdl_type = &#x27;entity&#x27;;\nawait run(hdl_type, hdl_lang, output_type_inst);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;1bb2e801-fc80-44f0-88ee-6daed126860f&quot;,&quot;parentUUID&quot;:&quot;68fe7f42-6543-4ef9-b034-fcd30763ad7d&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Package SystemVerilog&quot;,&quot;fullTitle&quot;:&quot;Check documenter creator with markdown Package SystemVerilog&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:326,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const hdl_lang = general_1.HDL_LANG.SYSTEMVERILOG;\nconst hdl_type = &#x27;package&#x27;;\nawait run(hdl_type, hdl_lang, output_type_inst);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;cf6c1eda-180c-4153-ba57-7c7f509fd8d1&quot;,&quot;parentUUID&quot;:&quot;68fe7f42-6543-4ef9-b034-fcd30763ad7d&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Interface SystemVerilog&quot;,&quot;fullTitle&quot;:&quot;Check documenter creator with markdown Interface SystemVerilog&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:266,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const hdl_lang = general_1.HDL_LANG.SYSTEMVERILOG;\nconst hdl_type = &#x27;interface&#x27;;\nawait run(hdl_type, hdl_lang, output_type_inst);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;a4eb8e89-9e27-4616-b2af-c8a247700efd&quot;,&quot;parentUUID&quot;:&quot;68fe7f42-6543-4ef9-b034-fcd30763ad7d&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;5784f8b8-8028-41d6-b54a-aa8af0f818f4&quot;,&quot;cc6ff622-68b0-466d-b6f0-542b8a82508b&quot;,&quot;1bb2e801-fc80-44f0-88ee-6daed126860f&quot;,&quot;cf6c1eda-180c-4153-ba57-7c7f509fd8d1&quot;,&quot;a4eb8e89-9e27-4616-b2af-c8a247700efd&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:1886,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;8a592e35-df98-48dd-bb95-6f02f5389fbd&quot;,&quot;title&quot;:&quot;Test Doxygen elements single line and only 1 element in the description.&quot;,&quot;fullFile&quot;:&quot;D:\\a\\colibri2\\colibri2\\tests\\documenter\\doxygen.spec.ts&quot;,&quot;file&quot;:&quot;\\tests\\documenter\\doxygen.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Testing author&quot;,&quot;fullTitle&quot;:&quot;Test Doxygen elements single line and only 1 element in the description. Testing author&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const result = (0, doxygen_parser_1.parse_doxygen)(element.input);\n(0, assert_1.equal)(result.element_list[0].description, element.output);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;42c503f9-ba45-436a-808a-efeaed88f28d&quot;,&quot;parentUUID&quot;:&quot;8a592e35-df98-48dd-bb95-6f02f5389fbd&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Testing version&quot;,&quot;fullTitle&quot;:&quot;Test Doxygen elements single line and only 1 element in the description. Testing version&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const result = (0, doxygen_parser_1.parse_doxygen)(element.input);\n(0, assert_1.equal)(result.element_list[0].description, element.output);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;a3de84e3-0638-44a8-b3a4-6ba80ace2288&quot;,&quot;parentUUID&quot;:&quot;8a592e35-df98-48dd-bb95-6f02f5389fbd&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Testing project&quot;,&quot;fullTitle&quot;:&quot;Test Doxygen elements single line and only 1 element in the description. Testing project&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const result = (0, doxygen_parser_1.parse_doxygen)(element.input);\n(0, assert_1.equal)(result.element_list[0].description, element.output);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;8f4e6890-6256-4ebf-a680-b93f72e5d425&quot;,&quot;parentUUID&quot;:&quot;8a592e35-df98-48dd-bb95-6f02f5389fbd&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Testing copyright&quot;,&quot;fullTitle&quot;:&quot;Test Doxygen elements single line and only 1 element in the description. Testing copyright&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const result = (0, doxygen_parser_1.parse_doxygen)(element.input);\n(0, assert_1.equal)(result.element_list[0].description, element.output);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;10b8d067-2427-4bfb-9c79-7efd09e6ee1f&quot;,&quot;parentUUID&quot;:&quot;8a592e35-df98-48dd-bb95-6f02f5389fbd&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Testing brief&quot;,&quot;fullTitle&quot;:&quot;Test Doxygen elements single line and only 1 element in the description. Testing brief&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const result = (0, doxygen_parser_1.parse_doxygen)(element.input);\n(0, assert_1.equal)(result.element_list[0].description, element.output);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;6efcf2f2-cd29-4f30-a516-3a1713490760&quot;,&quot;parentUUID&quot;:&quot;8a592e35-df98-48dd-bb95-6f02f5389fbd&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Testing details&quot;,&quot;fullTitle&quot;:&quot;Test Doxygen elements single line and only 1 element in the description. Testing details&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const result = (0, doxygen_parser_1.parse_doxygen)(element.input);\n(0, assert_1.equal)(result.element_list[0].description, element.output);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;1b9b6ef9-1598-4a97-8552-e5d002fb5819&quot;,&quot;parentUUID&quot;:&quot;8a592e35-df98-48dd-bb95-6f02f5389fbd&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Testing custom_section_begin&quot;,&quot;fullTitle&quot;:&quot;Test Doxygen elements single line and only 1 element in the description. Testing custom_section_begin&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const result = (0, doxygen_parser_1.parse_doxygen)(element.input);\n(0, assert_1.equal)(result.element_list[0].description, element.output);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;e9d2ac35-9123-4479-9c99-1545cf33dc20&quot;,&quot;parentUUID&quot;:&quot;8a592e35-df98-48dd-bb95-6f02f5389fbd&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Testing custom_section_end&quot;,&quot;fullTitle&quot;:&quot;Test Doxygen elements single line and only 1 element in the description. Testing custom_section_end&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const result = (0, doxygen_parser_1.parse_doxygen)(element.input);\n(0, assert_1.equal)(result.element_list[0].description, element.output);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;2f24bd19-4d29-4214-9959-5b40e6211ad7&quot;,&quot;parentUUID&quot;:&quot;8a592e35-df98-48dd-bb95-6f02f5389fbd&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;42c503f9-ba45-436a-808a-efeaed88f28d&quot;,&quot;a3de84e3-0638-44a8-b3a4-6ba80ace2288&quot;,&quot;8f4e6890-6256-4ebf-a680-b93f72e5d425&quot;,&quot;10b8d067-2427-4bfb-9c79-7efd09e6ee1f&quot;,&quot;6efcf2f2-cd29-4f30-a516-3a1713490760&quot;,&quot;1b9b6ef9-1598-4a97-8552-e5d002fb5819&quot;,&quot;e9d2ac35-9123-4479-9c99-1545cf33dc20&quot;,&quot;2f24bd19-4d29-4214-9959-5b40e6211ad7&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;952a2ef3-94d8-4b71-ac31-520cef9b4f82&quot;,&quot;title&quot;:&quot;Test Doxygen elements multi line and only 1 element in the description.&quot;,&quot;fullFile&quot;:&quot;D:\\a\\colibri2\\colibri2\\tests\\documenter\\doxygen.spec.ts&quot;,&quot;file&quot;:&quot;\\tests\\documenter\\doxygen.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Testing author&quot;,&quot;fullTitle&quot;:&quot;Test Doxygen elements multi line and only 1 element in the description. Testing author&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const result = (0, doxygen_parser_1.parse_doxygen)(element.input);\n(0, assert_1.equal)(result.element_list[0].description, element.output);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;ed3d40d9-5c85-4798-a6df-3e84a2a024f8&quot;,&quot;parentUUID&quot;:&quot;952a2ef3-94d8-4b71-ac31-520cef9b4f82&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Testing version&quot;,&quot;fullTitle&quot;:&quot;Test Doxygen elements multi line and only 1 element in the description. Testing version&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const result = (0, doxygen_parser_1.parse_doxygen)(element.input);\n(0, assert_1.equal)(result.element_list[0].description, element.output);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;39810cf8-80b6-4873-a680-5d635e1679f3&quot;,&quot;parentUUID&quot;:&quot;952a2ef3-94d8-4b71-ac31-520cef9b4f82&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Testing project&quot;,&quot;fullTitle&quot;:&quot;Test Doxygen elements multi line and only 1 element in the description. Testing project&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const result = (0, doxygen_parser_1.parse_doxygen)(element.input);\n(0, assert_1.equal)(result.element_list[0].description, element.output);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;0afec1ab-458b-467b-a789-c901510e20f8&quot;,&quot;parentUUID&quot;:&quot;952a2ef3-94d8-4b71-ac31-520cef9b4f82&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Testing copyright&quot;,&quot;fullTitle&quot;:&quot;Test Doxygen elements multi line and only 1 element in the description. Testing copyright&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const result = (0, doxygen_parser_1.parse_doxygen)(element.input);\n(0, assert_1.equal)(result.element_list[0].description, element.output);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;f0784fc5-a1a5-473c-899d-4639eea5d147&quot;,&quot;parentUUID&quot;:&quot;952a2ef3-94d8-4b71-ac31-520cef9b4f82&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Testing brief&quot;,&quot;fullTitle&quot;:&quot;Test Doxygen elements multi line and only 1 element in the description. Testing brief&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const result = (0, doxygen_parser_1.parse_doxygen)(element.input);\n(0, assert_1.equal)(result.element_list[0].description, element.output);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;20c1c48a-a43a-4ff9-b8d0-85f19dcadb6b&quot;,&quot;parentUUID&quot;:&quot;952a2ef3-94d8-4b71-ac31-520cef9b4f82&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Testing details&quot;,&quot;fullTitle&quot;:&quot;Test Doxygen elements multi line and only 1 element in the description. Testing details&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const result = (0, doxygen_parser_1.parse_doxygen)(element.input);\n(0, assert_1.equal)(result.element_list[0].description, element.output);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;ec1685b5-8764-450a-82cd-8785294b68c0&quot;,&quot;parentUUID&quot;:&quot;952a2ef3-94d8-4b71-ac31-520cef9b4f82&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Testing custom_section_begin&quot;,&quot;fullTitle&quot;:&quot;Test Doxygen elements multi line and only 1 element in the description. Testing custom_section_begin&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const result = (0, doxygen_parser_1.parse_doxygen)(element.input);\n(0, assert_1.equal)(result.element_list[0].description, element.output);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;d9c759d0-0e55-49e7-8c4c-72a3e5b8cfa5&quot;,&quot;parentUUID&quot;:&quot;952a2ef3-94d8-4b71-ac31-520cef9b4f82&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Testing custom_section_end&quot;,&quot;fullTitle&quot;:&quot;Test Doxygen elements multi line and only 1 element in the description. Testing custom_section_end&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const result = (0, doxygen_parser_1.parse_doxygen)(element.input);\n(0, assert_1.equal)(result.element_list[0].description, element.output);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;1d09c8a2-057d-409d-98f9-0e6be92fa2a8&quot;,&quot;parentUUID&quot;:&quot;952a2ef3-94d8-4b71-ac31-520cef9b4f82&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;ed3d40d9-5c85-4798-a6df-3e84a2a024f8&quot;,&quot;39810cf8-80b6-4873-a680-5d635e1679f3&quot;,&quot;0afec1ab-458b-467b-a789-c901510e20f8&quot;,&quot;f0784fc5-a1a5-473c-899d-4639eea5d147&quot;,&quot;20c1c48a-a43a-4ff9-b8d0-85f19dcadb6b&quot;,&quot;ec1685b5-8764-450a-82cd-8785294b68c0&quot;,&quot;d9c759d0-0e55-49e7-8c4c-72a3e5b8cfa5&quot;,&quot;1d09c8a2-057d-409d-98f9-0e6be92fa2a8&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:1,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;08162555-023c-4bfd-9471-87b9226a8b4b&quot;,&quot;title&quot;:&quot;Check sections creator with html&quot;,&quot;fullFile&quot;:&quot;D:\\a\\colibri2\\colibri2\\tests\\documenter\\section_creator.spec.ts&quot;,&quot;file&quot;:&quot;\\tests\\documenter\\section_creator.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Title section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with html Title section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:2,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;title\&quot;;\nconst section = creator.get_title_section(hdl_element, configuration);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;21306e83-e850-4f39-b469-843ecd18e374&quot;,&quot;parentUUID&quot;:&quot;08162555-023c-4bfd-9471-87b9226a8b4b&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Input section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with html Input section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;input\&quot;;\nconst file_path = \&quot;/example/of/sample.vhd\&quot;;\nconst section = creator.get_input_section(file_path, configuration);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;91cc92bf-30fe-4f83-bd0f-339b585f5eb1&quot;,&quot;parentUUID&quot;:&quot;08162555-023c-4bfd-9471-87b9226a8b4b&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Info section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with html Info section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;info\&quot;;\nconst section = creator.get_info_section(hdl_element, configuration);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;9ed80115-5b15-40a4-997b-8f5a11ce9958&quot;,&quot;parentUUID&quot;:&quot;08162555-023c-4bfd-9471-87b9226a8b4b&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Diagram section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with html Diagram section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;pending&quot;,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:true,&quot;code&quot;:&quot;this.skip();\nconst section_name = \&quot;diagram\&quot;;\nconst svg_path = paht_lib.join(C_OUTPUT_BASE_PATH, &#x27;input_path.svg&#x27;);\nconst section = creator.get_diagram_section(hdl_element, configuration, svg_path);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, true);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;9762dad7-e90c-40df-aba3-65f1e6002c32&quot;,&quot;parentUUID&quot;:&quot;08162555-023c-4bfd-9471-87b9226a8b4b&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Custom begin section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with html Custom begin section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:168,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;custom_section_begin\&quot;;\nconst input_path = paht_lib.join(__dirname, &#x27;section_creator&#x27;, &#x27;helpers&#x27;, &#x27;input_path.vhd&#x27;);\nconst section = creator.get_custom_section(&#x27;custom_section_begin&#x27;, hdl_element, configuration, input_path);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;d8ea5d16-501d-48a8-867b-e68b535b68f0&quot;,&quot;parentUUID&quot;:&quot;08162555-023c-4bfd-9471-87b9226a8b4b&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Custom end section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with html Custom end section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:2,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;custom_section_end\&quot;;\nconst input_path = paht_lib.join(__dirname, &#x27;section_creator&#x27;, &#x27;helpers&#x27;, &#x27;input_path.vhd&#x27;);\nconst section = creator.get_custom_section(&#x27;custom_section_end&#x27;, hdl_element, configuration, input_path);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;a963d983-96d0-4b0e-bdb5-aba9955410f7&quot;,&quot;parentUUID&quot;:&quot;08162555-023c-4bfd-9471-87b9226a8b4b&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Description section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with html Description section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:5,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;if (configuration.output_type === common_documenter.doc_output_type.MARKDOWN) {\n    this.skip();\n}\nconst section_name = \&quot;description\&quot;;\nconst section = creator.get_description_section(hdl_element, configuration, C_OUTPUT_BASE_PATH);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;e26339cb-117b-4e44-b98a-989bace5f10d&quot;,&quot;parentUUID&quot;:&quot;08162555-023c-4bfd-9471-87b9226a8b4b&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Port section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with html Port section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:3,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;port\&quot;;\nconst section = creator.get_in_out_section(hdl_element, configuration);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;6a7c4bc1-2fb4-4c15-8da7-504218eb531d&quot;,&quot;parentUUID&quot;:&quot;08162555-023c-4bfd-9471-87b9226a8b4b&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Signal-constant section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with html Signal-constant section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:2,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;signal_constant\&quot;;\nconst section = creator.get_signal_constant_section(hdl_element, configuration);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;02fffc68-dafc-4661-9a38-fae230210d6d&quot;,&quot;parentUUID&quot;:&quot;08162555-023c-4bfd-9471-87b9226a8b4b&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Process section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with html Process section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;process\&quot;;\nconst section = creator.get_process_section(hdl_element, configuration);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;e9455f72-34b5-4649-9565-ddea29ea8ef4&quot;,&quot;parentUUID&quot;:&quot;08162555-023c-4bfd-9471-87b9226a8b4b&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Function section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with html Function section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:2,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;function\&quot;;\nconst section = creator.get_function_section(hdl_element, configuration);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;96c86e97-9e40-4ac2-be3e-e01428bf97f3&quot;,&quot;parentUUID&quot;:&quot;08162555-023c-4bfd-9471-87b9226a8b4b&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Instantiation section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with html Instantiation section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:2,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;instantiation\&quot;;\nconst section = creator.get_instantiation_section(hdl_element, configuration);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;f5ee4fa2-2651-4c04-9adb-e40c5fd5d078&quot;,&quot;parentUUID&quot;:&quot;08162555-023c-4bfd-9471-87b9226a8b4b&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;21306e83-e850-4f39-b469-843ecd18e374&quot;,&quot;91cc92bf-30fe-4f83-bd0f-339b585f5eb1&quot;,&quot;9ed80115-5b15-40a4-997b-8f5a11ce9958&quot;,&quot;d8ea5d16-501d-48a8-867b-e68b535b68f0&quot;,&quot;a963d983-96d0-4b0e-bdb5-aba9955410f7&quot;,&quot;e26339cb-117b-4e44-b98a-989bace5f10d&quot;,&quot;6a7c4bc1-2fb4-4c15-8da7-504218eb531d&quot;,&quot;02fffc68-dafc-4661-9a38-fae230210d6d&quot;,&quot;e9455f72-34b5-4649-9565-ddea29ea8ef4&quot;,&quot;96c86e97-9e40-4ac2-be3e-e01428bf97f3&quot;,&quot;f5ee4fa2-2651-4c04-9adb-e40c5fd5d078&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[&quot;9762dad7-e90c-40df-aba3-65f1e6002c32&quot;],&quot;skipped&quot;:[],&quot;duration&quot;:190,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;1d8c6a37-2a16-490a-822f-7e3a9b8f7e2b&quot;,&quot;title&quot;:&quot;Check sections creator with markdown&quot;,&quot;fullFile&quot;:&quot;D:\\a\\colibri2\\colibri2\\tests\\documenter\\section_creator.spec.ts&quot;,&quot;file&quot;:&quot;\\tests\\documenter\\section_creator.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Title section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with markdown Title section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;title\&quot;;\nconst section = creator.get_title_section(hdl_element, configuration);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;bbf092af-7385-4a33-8d36-5224d62e281d&quot;,&quot;parentUUID&quot;:&quot;1d8c6a37-2a16-490a-822f-7e3a9b8f7e2b&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Input section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with markdown Input section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;input\&quot;;\nconst file_path = \&quot;/example/of/sample.vhd\&quot;;\nconst section = creator.get_input_section(file_path, configuration);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;8a40d1cd-18a4-4ef6-ae8b-6061c8147bbd&quot;,&quot;parentUUID&quot;:&quot;1d8c6a37-2a16-490a-822f-7e3a9b8f7e2b&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Info section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with markdown Info section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;info\&quot;;\nconst section = creator.get_info_section(hdl_element, configuration);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;434bede8-531e-4f32-a7e2-5e8a14dfdfa3&quot;,&quot;parentUUID&quot;:&quot;1d8c6a37-2a16-490a-822f-7e3a9b8f7e2b&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Diagram section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with markdown Diagram section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;pending&quot;,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:true,&quot;code&quot;:&quot;this.skip();\nconst section_name = \&quot;diagram\&quot;;\nconst svg_path = paht_lib.join(C_OUTPUT_BASE_PATH, &#x27;input_path.svg&#x27;);\nconst section = creator.get_diagram_section(hdl_element, configuration, svg_path);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, true);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;1520163e-b472-455d-9f99-6ca27a92b593&quot;,&quot;parentUUID&quot;:&quot;1d8c6a37-2a16-490a-822f-7e3a9b8f7e2b&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Custom begin section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with markdown Custom begin section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;custom_section_begin\&quot;;\nconst input_path = paht_lib.join(__dirname, &#x27;section_creator&#x27;, &#x27;helpers&#x27;, &#x27;input_path.vhd&#x27;);\nconst section = creator.get_custom_section(&#x27;custom_section_begin&#x27;, hdl_element, configuration, input_path);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;23be06d1-8ae7-4ca2-8d35-c7741da9766e&quot;,&quot;parentUUID&quot;:&quot;1d8c6a37-2a16-490a-822f-7e3a9b8f7e2b&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Custom end section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with markdown Custom end section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;custom_section_end\&quot;;\nconst input_path = paht_lib.join(__dirname, &#x27;section_creator&#x27;, &#x27;helpers&#x27;, &#x27;input_path.vhd&#x27;);\nconst section = creator.get_custom_section(&#x27;custom_section_end&#x27;, hdl_element, configuration, input_path);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;c540788f-b2d0-4f10-bbdf-e39897e08682&quot;,&quot;parentUUID&quot;:&quot;1d8c6a37-2a16-490a-822f-7e3a9b8f7e2b&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Description section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with markdown Description section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;pending&quot;,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:true,&quot;code&quot;:&quot;if (configuration.output_type === common_documenter.doc_output_type.MARKDOWN) {\n    this.skip();\n}\nconst section_name = \&quot;description\&quot;;\nconst section = creator.get_description_section(hdl_element, configuration, C_OUTPUT_BASE_PATH);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;ae31494c-5d6e-46c1-8a47-911c8cb13aa6&quot;,&quot;parentUUID&quot;:&quot;1d8c6a37-2a16-490a-822f-7e3a9b8f7e2b&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Port section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with markdown Port section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;port\&quot;;\nconst section = creator.get_in_out_section(hdl_element, configuration);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;8eb5ec97-67f6-4307-84cc-398d624409f4&quot;,&quot;parentUUID&quot;:&quot;1d8c6a37-2a16-490a-822f-7e3a9b8f7e2b&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Signal-constant section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with markdown Signal-constant section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:2,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;signal_constant\&quot;;\nconst section = creator.get_signal_constant_section(hdl_element, configuration);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;2d8fb29d-b746-40e3-ac57-4b7373762f2a&quot;,&quot;parentUUID&quot;:&quot;1d8c6a37-2a16-490a-822f-7e3a9b8f7e2b&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Process section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with markdown Process section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;process\&quot;;\nconst section = creator.get_process_section(hdl_element, configuration);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;9291a976-3eaf-43e3-aa10-212ec544be2f&quot;,&quot;parentUUID&quot;:&quot;1d8c6a37-2a16-490a-822f-7e3a9b8f7e2b&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Function section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with markdown Function section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;function\&quot;;\nconst section = creator.get_function_section(hdl_element, configuration);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;8c110193-0ea8-4423-90d5-b01e20efb92f&quot;,&quot;parentUUID&quot;:&quot;1d8c6a37-2a16-490a-822f-7e3a9b8f7e2b&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Instantiation section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with markdown Instantiation section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;instantiation\&quot;;\nconst section = creator.get_instantiation_section(hdl_element, configuration);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;e4cb918a-231f-417a-aa0c-ca9712c478db&quot;,&quot;parentUUID&quot;:&quot;1d8c6a37-2a16-490a-822f-7e3a9b8f7e2b&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;bbf092af-7385-4a33-8d36-5224d62e281d&quot;,&quot;8a40d1cd-18a4-4ef6-ae8b-6061c8147bbd&quot;,&quot;434bede8-531e-4f32-a7e2-5e8a14dfdfa3&quot;,&quot;23be06d1-8ae7-4ca2-8d35-c7741da9766e&quot;,&quot;c540788f-b2d0-4f10-bbdf-e39897e08682&quot;,&quot;8eb5ec97-67f6-4307-84cc-398d624409f4&quot;,&quot;2d8fb29d-b746-40e3-ac57-4b7373762f2a&quot;,&quot;9291a976-3eaf-43e3-aa10-212ec544be2f&quot;,&quot;8c110193-0ea8-4423-90d5-b01e20efb92f&quot;,&quot;e4cb918a-231f-417a-aa0c-ca9712c478db&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[&quot;1520163e-b472-455d-9f99-6ca27a92b593&quot;,&quot;ae31494c-5d6e-46c1-8a47-911c8cb13aa6&quot;],&quot;skipped&quot;:[],&quot;duration&quot;:8,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;cb0e769f-f187-4506-b437-4521f333ff75&quot;,&quot;title&quot;:&quot;Check standalone VHDL formatter&quot;,&quot;fullFile&quot;:&quot;D:\\a\\colibri2\\colibri2\\tests\\formatter\\formatter.spec.ts&quot;,&quot;file&quot;:&quot;\\tests\\formatter\\formatter.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check align comments true, indentation and keyworks lowercase&quot;,&quot;fullTitle&quot;:&quot;Check standalone VHDL formatter Check align comments true, indentation and keyworks lowercase&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:35,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = 0;\nconst options = {\n    remove_comments: false,\n    remove_asserts: false,\n    remove_report: false,\n    check_alias: false,\n    align_comments: true,\n    sign_align_settings: {\n        is_regional: true,\n        is_all: true,\n        mode: common.ALIGN_MODE.LOCAL,\n        keyWords: [\&quot;FUNCTION\&quot;, \&quot;IMPURE FUNCTION\&quot;, \&quot;GENERIC\&quot;, \&quot;PORT\&quot;, \&quot;PROCEDURE\&quot;]\n    },\n    keyword_case: common.LETTER_CASE.LOWERCASE,\n    type_name_case: common.LETTER_CASE.LOWERCASE,\n    indentation: \&quot;    \&quot;,\n    new_line_settings: {\n        new_line_after: [\&quot;;\&quot;, \&quot;then\&quot;],\n        no_new_line_after: []\n    },\n    end_of_line: \&quot;\\n\&quot;\n};\nawait format_and_check(formatter_name, language, test_index, options);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;56b60101-4a63-4e90-9cfa-eca1e9ae6525&quot;,&quot;parentUUID&quot;:&quot;cb0e769f-f187-4506-b437-4521f333ff75&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check align comments false, indentation and keyworks uppercase&quot;,&quot;fullTitle&quot;:&quot;Check standalone VHDL formatter Check align comments false, indentation and keyworks uppercase&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:5,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = 1;\nconst options = {\n    remove_comments: false,\n    remove_asserts: false,\n    remove_report: false,\n    check_alias: false,\n    align_comments: false,\n    sign_align_settings: {\n        is_regional: true,\n        is_all: true,\n        mode: common.ALIGN_MODE.LOCAL,\n        keyWords: [\&quot;FUNCTION\&quot;, \&quot;IMPURE FUNCTION\&quot;, \&quot;GENERIC\&quot;, \&quot;PORT\&quot;, \&quot;PROCEDURE\&quot;]\n    },\n    keyword_case: common.LETTER_CASE.UPPERCASE,\n    type_name_case: common.LETTER_CASE.UPPERCASE,\n    indentation: \&quot;      \&quot;,\n    new_line_settings: {\n        new_line_after: [\&quot;;\&quot;, \&quot;then\&quot;],\n        no_new_line_after: []\n    },\n    end_of_line: \&quot;\\n\&quot;\n};\nawait format_and_check(formatter_name, language, test_index, options);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;8d4aad3a-d811-4a70-8822-26b3ec50d370&quot;,&quot;parentUUID&quot;:&quot;cb0e769f-f187-4506-b437-4521f333ff75&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;56b60101-4a63-4e90-9cfa-eca1e9ae6525&quot;,&quot;8d4aad3a-d811-4a70-8822-26b3ec50d370&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:40,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;4458516e-6fad-4ce0-a74a-756a729f44ab&quot;,&quot;title&quot;:&quot;Check istyle formatter&quot;,&quot;fullFile&quot;:&quot;D:\\a\\colibri2\\colibri2\\tests\\formatter\\formatter.spec.ts&quot;,&quot;file&quot;:&quot;\\tests\\formatter\\formatter.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check ansi with indent = 2&quot;,&quot;fullTitle&quot;:&quot;Check istyle formatter Check ansi with indent = 2&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:110,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = index;\nconst options = { style: style_inst, indent_size: 2 };\nawait format_and_check(formatter_name, language, test_index, options);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;e4c8a3e3-62ba-4d17-b18d-542511ab8bc2&quot;,&quot;parentUUID&quot;:&quot;4458516e-6fad-4ce0-a74a-756a729f44ab&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check kr with indent = 2&quot;,&quot;fullTitle&quot;:&quot;Check istyle formatter Check kr with indent = 2&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:18,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = index;\nconst options = { style: style_inst, indent_size: 2 };\nawait format_and_check(formatter_name, language, test_index, options);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;47675999-caf8-4136-b8ee-c3acea812b50&quot;,&quot;parentUUID&quot;:&quot;4458516e-6fad-4ce0-a74a-756a729f44ab&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check gnu with indent = 2&quot;,&quot;fullTitle&quot;:&quot;Check istyle formatter Check gnu with indent = 2&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:18,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = index;\nconst options = { style: style_inst, indent_size: 2 };\nawait format_and_check(formatter_name, language, test_index, options);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;141aab9f-6d62-43d5-b10a-03f68aad7981&quot;,&quot;parentUUID&quot;:&quot;4458516e-6fad-4ce0-a74a-756a729f44ab&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check onlyindent with indent = 2&quot;,&quot;fullTitle&quot;:&quot;Check istyle formatter Check onlyindent with indent = 2&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:18,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = index;\nconst options = { style: style_inst, indent_size: 2 };\nawait format_and_check(formatter_name, language, test_index, options);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;84813ea2-efeb-4254-83f1-776b6c98f598&quot;,&quot;parentUUID&quot;:&quot;4458516e-6fad-4ce0-a74a-756a729f44ab&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check ansi with indent = 6&quot;,&quot;fullTitle&quot;:&quot;Check istyle formatter Check ansi with indent = 6&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:19,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = index + style_list.length;\nconst options = { style: style_inst, indent_size: 6 };\nawait format_and_check(formatter_name, language, test_index, options);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;bd6a4625-9dfa-40b1-8792-d10433c3dfce&quot;,&quot;parentUUID&quot;:&quot;4458516e-6fad-4ce0-a74a-756a729f44ab&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check kr with indent = 6&quot;,&quot;fullTitle&quot;:&quot;Check istyle formatter Check kr with indent = 6&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:19,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = index + style_list.length;\nconst options = { style: style_inst, indent_size: 6 };\nawait format_and_check(formatter_name, language, test_index, options);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;486554f2-b37b-4ef9-a497-9bb53287ec8f&quot;,&quot;parentUUID&quot;:&quot;4458516e-6fad-4ce0-a74a-756a729f44ab&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check gnu with indent = 6&quot;,&quot;fullTitle&quot;:&quot;Check istyle formatter Check gnu with indent = 6&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:19,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = index + style_list.length;\nconst options = { style: style_inst, indent_size: 6 };\nawait format_and_check(formatter_name, language, test_index, options);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;9a6d750b-8302-4b8b-9a7e-9dd19086a2f2&quot;,&quot;parentUUID&quot;:&quot;4458516e-6fad-4ce0-a74a-756a729f44ab&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check onlyindent with indent = 6&quot;,&quot;fullTitle&quot;:&quot;Check istyle formatter Check onlyindent with indent = 6&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:19,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = index + style_list.length;\nconst options = { style: style_inst, indent_size: 6 };\nawait format_and_check(formatter_name, language, test_index, options);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;b927a3e4-6bf4-4c0d-9262-c01dd34c3833&quot;,&quot;parentUUID&quot;:&quot;4458516e-6fad-4ce0-a74a-756a729f44ab&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;e4c8a3e3-62ba-4d17-b18d-542511ab8bc2&quot;,&quot;47675999-caf8-4136-b8ee-c3acea812b50&quot;,&quot;141aab9f-6d62-43d5-b10a-03f68aad7981&quot;,&quot;84813ea2-efeb-4254-83f1-776b6c98f598&quot;,&quot;bd6a4625-9dfa-40b1-8792-d10433c3dfce&quot;,&quot;486554f2-b37b-4ef9-a497-9bb53287ec8f&quot;,&quot;9a6d750b-8302-4b8b-9a7e-9dd19086a2f2&quot;,&quot;b927a3e4-6bf4-4c0d-9262-c01dd34c3833&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:240,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;247978bb-12f8-4368-beea-b0d4fbc8b4b2&quot;,&quot;title&quot;:&quot;Check s3sv formatter&quot;,&quot;fullFile&quot;:&quot;D:\\a\\colibri2\\colibri2\\tests\\formatter\\formatter.spec.ts&quot;,&quot;file&quot;:&quot;\\tests\\formatter\\formatter.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check config 0&quot;,&quot;fullTitle&quot;:&quot;Check s3sv formatter Check config 0&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1914,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = 0;\nconst options = {\n    python3_path: \&quot;\&quot;,\n    use_tabs: false,\n    indent_size: 2,\n    one_bind_per_line: true,\n    one_decl_per_line: true\n};\nawait format_and_check(formatter_name, language, test_index, options);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;70a7aeb3-5b00-4b73-9478-9fb69ac6ca2a&quot;,&quot;parentUUID&quot;:&quot;247978bb-12f8-4368-beea-b0d4fbc8b4b2&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check config 1&quot;,&quot;fullTitle&quot;:&quot;Check s3sv formatter Check config 1&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:178,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = 1;\nconst options = {\n    python3_path: \&quot;\&quot;,\n    use_tabs: true,\n    indent_size: 4,\n    one_bind_per_line: true,\n    one_decl_per_line: true\n};\nawait format_and_check(formatter_name, language, test_index, options);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;bb06adf0-7ceb-4a34-aec3-6e7ce5e5144f&quot;,&quot;parentUUID&quot;:&quot;247978bb-12f8-4368-beea-b0d4fbc8b4b2&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check config 2 and bad python3 path&quot;,&quot;fullTitle&quot;:&quot;Check s3sv formatter Check config 2 and bad python3 path&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:219,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = 2;\nconst options = {\n    python3_path: \&quot;asdf\&quot;,\n    use_tabs: true,\n    indent_size: 2,\n    one_bind_per_line: false,\n    one_decl_per_line: true\n};\nawait format_and_check(formatter_name, language, test_index, options);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;cceab62d-ca9b-46a9-a8b3-20269e414f80&quot;,&quot;parentUUID&quot;:&quot;247978bb-12f8-4368-beea-b0d4fbc8b4b2&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;70a7aeb3-5b00-4b73-9478-9fb69ac6ca2a&quot;,&quot;bb06adf0-7ceb-4a34-aec3-6e7ce5e5144f&quot;,&quot;cceab62d-ca9b-46a9-a8b3-20269e414f80&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:2311,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:5000},{&quot;uuid&quot;:&quot;90600b16-c35c-4d5e-aa19-0878a5430b2d&quot;,&quot;title&quot;:&quot;Check FSM for vhdl&quot;,&quot;fullFile&quot;:&quot;D:\\a\\colibri2\\colibri2\\tests\\parser\\fsm.spec.ts&quot;,&quot;file&quot;:&quot;\\tests\\parser\\fsm.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Normal&quot;,&quot;fullTitle&quot;:&quot;Check FSM for vhdl Normal&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:113,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = 0;\nawait parse_fsm(lang_inst, test_index);\ncheck_test(test_index, lang_inst);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;13b7d805-8eec-482f-a91c-71ca4a3f4758&quot;,&quot;parentUUID&quot;:&quot;90600b16-c35c-4d5e-aa19-0878a5430b2d&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;13b7d805-8eec-482f-a91c-71ca4a3f4758&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:113,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;83237271-11d8-4429-a43e-e8b31ef131ef&quot;,&quot;title&quot;:&quot;Check FSM for verilog&quot;,&quot;fullFile&quot;:&quot;D:\\a\\colibri2\\colibri2\\tests\\parser\\fsm.spec.ts&quot;,&quot;file&quot;:&quot;\\tests\\parser\\fsm.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Normal&quot;,&quot;fullTitle&quot;:&quot;Check FSM for verilog Normal&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:371,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = 0;\nawait parse_fsm(lang_inst, test_index);\ncheck_test(test_index, lang_inst);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;b6240a64-a27a-46ee-b00f-b9f5663436ed&quot;,&quot;parentUUID&quot;:&quot;83237271-11d8-4429-a43e-e8b31ef131ef&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;b6240a64-a27a-46ee-b00f-b9f5663436ed&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:371,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;dba317c1-8f1c-4e7f-a829-43db5ce7e851&quot;,&quot;title&quot;:&quot;Check entity Verilog&quot;,&quot;fullFile&quot;:&quot;D:\\a\\colibri2\\colibri2\\tests\\parser\\parser_verilog_entity.spec.ts&quot;,&quot;file&quot;:&quot;\\tests\\parser\\parser_verilog_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[],&quot;suites&quot;:[{&quot;uuid&quot;:&quot;f521fbe9-0e7c-4735-9dd8-0375f1ea3024&quot;,&quot;title&quot;:&quot;Check entity.&quot;,&quot;fullFile&quot;:&quot;D:\\a\\colibri2\\colibri2\\tests\\parser\\parser_verilog_entity.spec.ts&quot;,&quot;file&quot;:&quot;\\tests\\parser\\parser_verilog_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check entity.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check entity. \&quot;before all\&quot; hook in \&quot;Check entity.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:212,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;41c15e88-2456-432b-88bb-2f658480f0c7&quot;,&quot;parentUUID&quot;:&quot;f521fbe9-0e7c-4735-9dd8-0375f1ea3024&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check name&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check entity. Check name&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;(0, assert_1.equal)(result.name, &#x27;test_entity_name&#x27;);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;ac6aec2a-7591-4866-a5b1-91b1c42d8832&quot;,&quot;parentUUID&quot;:&quot;f521fbe9-0e7c-4735-9dd8-0375f1ea3024&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check type is entity&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check entity. Check type is entity&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;(0, assert_1.equal)(result.get_hdl_type(), common.TYPE_HDL_ELEMENT.ENTITY);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;96241d0d-fa64-4648-94ff-8487ce1f2133&quot;,&quot;parentUUID&quot;:&quot;f521fbe9-0e7c-4735-9dd8-0375f1ea3024&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;ac6aec2a-7591-4866-a5b1-91b1c42d8832&quot;,&quot;96241d0d-fa64-4648-94ff-8487ce1f2133&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;6a9d978d-4258-418c-a6f6-7b5ae096cae9&quot;,&quot;title&quot;:&quot;Check generic.&quot;,&quot;fullFile&quot;:&quot;D:\\a\\colibri2\\colibri2\\tests\\parser\\parser_verilog_entity.spec.ts&quot;,&quot;file&quot;:&quot;\\tests\\parser\\parser_verilog_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check generic.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check generic. \&quot;before all\&quot; hook in \&quot;Check generic.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:244,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_generic_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;455beb02-1edd-4481-8d54-79b5fe3113c5&quot;,&quot;parentUUID&quot;:&quot;6a9d978d-4258-418c-a6f6-7b5ae096cae9&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check simple&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check generic. Check simple&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;a\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;\&quot;,\n    default_value: \&quot;8\&quot;,\n    type: \&quot;\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_generic(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;a55ef10f-508b-4814-b830-65f798ac75de&quot;,&quot;parentUUID&quot;:&quot;6a9d978d-4258-418c-a6f6-7b5ae096cae9&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check with default value&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check generic. Check with default value&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[1];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;b\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;\&quot;,\n    default_value: \&quot;9\&quot;,\n    type: \&quot;\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_generic(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;4f2f5f24-1972-46c0-a0ad-31c2d6f9fb9c&quot;,&quot;parentUUID&quot;:&quot;6a9d978d-4258-418c-a6f6-7b5ae096cae9&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check multiple declarations and default value in one line 0&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check generic. Check multiple declarations and default value in one line 0&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[2];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;c\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;\&quot;,\n    default_value: \&quot;10\&quot;,\n    type: \&quot;\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_generic(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;23d9a20e-86a2-4cf6-8125-f012761031f1&quot;,&quot;parentUUID&quot;:&quot;6a9d978d-4258-418c-a6f6-7b5ae096cae9&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check multiple declarations and default value in one line 1&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check generic. Check multiple declarations and default value in one line 1&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[3];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;d\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;\&quot;,\n    default_value: \&quot;11\&quot;,\n    type: \&quot;\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_generic(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;eb6147e0-be47-4035-af81-5441c4040e86&quot;,&quot;parentUUID&quot;:&quot;6a9d978d-4258-418c-a6f6-7b5ae096cae9&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;a55ef10f-508b-4814-b830-65f798ac75de&quot;,&quot;4f2f5f24-1972-46c0-a0ad-31c2d6f9fb9c&quot;,&quot;23d9a20e-86a2-4cf6-8125-f012761031f1&quot;,&quot;eb6147e0-be47-4035-af81-5441c4040e86&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;242d7ce6-4645-4077-abc0-bb73213a9204&quot;,&quot;title&quot;:&quot;Check port.&quot;,&quot;fullFile&quot;:&quot;D:\\a\\colibri2\\colibri2\\tests\\parser\\parser_verilog_entity.spec.ts&quot;,&quot;file&quot;:&quot;\\tests\\parser\\parser_verilog_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check port.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check port. \&quot;before all\&quot; hook in \&quot;Check port.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:252,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_port_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;c59905c1-0bd9-49ee-bfa5-8a6a2de99109&quot;,&quot;parentUUID&quot;:&quot;242d7ce6-4645-4077-abc0-bb73213a9204&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check input port&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check port. Check input port&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;e\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;input\&quot;,\n    default_value: \&quot;\&quot;,\n    type: \&quot;\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_port(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;30ff03c3-4d16-4afa-b993-af0243bf251a&quot;,&quot;parentUUID&quot;:&quot;242d7ce6-4645-4077-abc0-bb73213a9204&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check output port&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check port. Check output port&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[1];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;f\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;output\&quot;,\n    default_value: \&quot;\&quot;,\n    type: \&quot;\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_port(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;f5f2cb7d-7079-4d88-aad2-2eb337cb434f&quot;,&quot;parentUUID&quot;:&quot;242d7ce6-4645-4077-abc0-bb73213a9204&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check input reg port&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check port. Check input reg port&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[2];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;g\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;input\&quot;,\n    default_value: \&quot;\&quot;,\n    type: \&quot;\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_port(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;bdbf5b80-688b-4505-831e-706741662c22&quot;,&quot;parentUUID&quot;:&quot;242d7ce6-4645-4077-abc0-bb73213a9204&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check input wire port&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check port. Check input wire port&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[3];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;h\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;input\&quot;,\n    default_value: \&quot;\&quot;,\n    type: \&quot;wire\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_port(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;673141a1-03fe-4d82-9271-702114df206e&quot;,&quot;parentUUID&quot;:&quot;242d7ce6-4645-4077-abc0-bb73213a9204&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check input multiple reg array 0&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check port. Check input multiple reg array 0&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[4];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;i\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;input\&quot;,\n    default_value: \&quot;\&quot;,\n    type: \&quot;[7:0]\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_port(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;32e341b0-0cd0-4340-92b2-c675f6db8f4a&quot;,&quot;parentUUID&quot;:&quot;242d7ce6-4645-4077-abc0-bb73213a9204&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check input multiple reg array 1&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check port. Check input multiple reg array 1&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;pending&quot;,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:true,&quot;code&quot;:&quot;this.skip();\nconst actual = element_array[5];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;j\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;input\&quot;,\n    default_value: \&quot;\&quot;,\n    type: \&quot;[7:0]\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_port(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;e39c15a4-6c05-4e7d-936c-c4ea4d904f2d&quot;,&quot;parentUUID&quot;:&quot;242d7ce6-4645-4077-abc0-bb73213a9204&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check input wire array&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check port. Check input wire array&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[6];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;k\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;input\&quot;,\n    default_value: \&quot;\&quot;,\n    type: \&quot;wire [9:0]\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_port(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;421cc7d3-f188-41e3-a359-9b271ff9cb3a&quot;,&quot;parentUUID&quot;:&quot;242d7ce6-4645-4077-abc0-bb73213a9204&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check output wire array&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check port. Check output wire array&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[7];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;l\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;output\&quot;,\n    default_value: \&quot;\&quot;,\n    type: \&quot;wire [9:0]\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_port(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;e04b80da-9ad0-4989-8135-326a0fb4b955&quot;,&quot;parentUUID&quot;:&quot;242d7ce6-4645-4077-abc0-bb73213a9204&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;30ff03c3-4d16-4afa-b993-af0243bf251a&quot;,&quot;f5f2cb7d-7079-4d88-aad2-2eb337cb434f&quot;,&quot;bdbf5b80-688b-4505-831e-706741662c22&quot;,&quot;673141a1-03fe-4d82-9271-702114df206e&quot;,&quot;32e341b0-0cd0-4340-92b2-c675f6db8f4a&quot;,&quot;421cc7d3-f188-41e3-a359-9b271ff9cb3a&quot;,&quot;e04b80da-9ad0-4989-8135-326a0fb4b955&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[&quot;e39c15a4-6c05-4e7d-936c-c4ea4d904f2d&quot;],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;07456c7e-5fe3-43a7-85dc-a0ae7f3f2377&quot;,&quot;title&quot;:&quot;Check signal.&quot;,&quot;fullFile&quot;:&quot;D:\\a\\colibri2\\colibri2\\tests\\parser\\parser_verilog_entity.spec.ts&quot;,&quot;file&quot;:&quot;\\tests\\parser\\parser_verilog_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check signal.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check signal. \&quot;before all\&quot; hook in \&quot;Check signal.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:309,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_signal_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;196bc8bc-dc43-42f1-9a9f-96ef6eb3a344&quot;,&quot;parentUUID&quot;:&quot;07456c7e-5fe3-43a7-85dc-a0ae7f3f2377&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check simple&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check signal. Check simple&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.SIGNAL,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;m\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;wire\&quot;\n};\ncheck_signal(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;a97356ec-dc8f-47f3-8f27-a09beec4192b&quot;,&quot;parentUUID&quot;:&quot;07456c7e-5fe3-43a7-85dc-a0ae7f3f2377&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check multimple declaration in one line 0&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check signal. Check multimple declaration in one line 0&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[1];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.SIGNAL,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;n\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;wire\&quot;\n};\ncheck_signal(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;c99098f5-bcde-478e-8a59-4029bb4c4096&quot;,&quot;parentUUID&quot;:&quot;07456c7e-5fe3-43a7-85dc-a0ae7f3f2377&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check multimple declaration in one line 1&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check signal. Check multimple declaration in one line 1&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[2];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.SIGNAL,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;p\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;wire\&quot;\n};\ncheck_signal(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;e492949c-101a-478c-a009-0975fedf9f8f&quot;,&quot;parentUUID&quot;:&quot;07456c7e-5fe3-43a7-85dc-a0ae7f3f2377&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check array&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check signal. Check array&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[3];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.SIGNAL,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;q\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;reg [1:0]\&quot;\n};\ncheck_signal(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;061d260a-2535-4dee-a00b-e198d0acb4ba&quot;,&quot;parentUUID&quot;:&quot;07456c7e-5fe3-43a7-85dc-a0ae7f3f2377&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;a97356ec-dc8f-47f3-8f27-a09beec4192b&quot;,&quot;c99098f5-bcde-478e-8a59-4029bb4c4096&quot;,&quot;e492949c-101a-478c-a009-0975fedf9f8f&quot;,&quot;061d260a-2535-4dee-a00b-e198d0acb4ba&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;b1f70845-94df-4cb8-a846-d940fa2d9430&quot;,&quot;title&quot;:&quot;Check constant.&quot;,&quot;fullFile&quot;:&quot;D:\\a\\colibri2\\colibri2\\tests\\parser\\parser_verilog_entity.spec.ts&quot;,&quot;file&quot;:&quot;\\tests\\parser\\parser_verilog_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check constant.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check constant. \&quot;before all\&quot; hook in \&quot;Check constant.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:204,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_constant_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;deed1a6d-b45a-429e-9f9d-b36c9e0e114d&quot;,&quot;parentUUID&quot;:&quot;b1f70845-94df-4cb8-a846-d940fa2d9430&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check simple&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check constant. Check simple&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.CONSTANT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;r\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;\&quot;,\n    default_value: \&quot;2\&quot;\n};\ncheck_constant(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;5f9c3c80-7dff-4679-9969-ab60b3e980d1&quot;,&quot;parentUUID&quot;:&quot;b1f70845-94df-4cb8-a846-d940fa2d9430&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;5f9c3c80-7dff-4679-9969-ab60b3e980d1&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:1,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;b4bc2057-4374-4157-9167-ea1f032fd4be&quot;,&quot;title&quot;:&quot;Check function.&quot;,&quot;fullFile&quot;:&quot;D:\\a\\colibri2\\colibri2\\tests\\parser\\parser_verilog_entity.spec.ts&quot;,&quot;file&quot;:&quot;\\tests\\parser\\parser_verilog_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check function.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check function. \&quot;before all\&quot; hook in \&quot;Check function.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:308,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_function_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;f34073fa-955b-4a51-98b1-2f2b6d7a53e3&quot;,&quot;parentUUID&quot;:&quot;b4bc2057-4374-4157-9167-ea1f032fd4be&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check with arguments and return&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check function. Check with arguments and return&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.FUNCTION,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;sum\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;\&quot;,\n    arguments: \&quot;(input [7:0] a, b;)\&quot;,\n    return: \&quot;return ([7:0])\&quot;\n};\ncheck_function(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;9c5816a0-f1de-49a6-98b0-ec87b8351a7a&quot;,&quot;parentUUID&quot;:&quot;b4bc2057-4374-4157-9167-ea1f032fd4be&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;9c5816a0-f1de-49a6-98b0-ec87b8351a7a&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;3aa2f952-f17c-4a84-9fd7-bbc89ea2ec76&quot;,&quot;title&quot;:&quot;Check always.&quot;,&quot;fullFile&quot;:&quot;D:\\a\\colibri2\\colibri2\\tests\\parser\\parser_verilog_entity.spec.ts&quot;,&quot;file&quot;:&quot;\\tests\\parser\\parser_verilog_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check always.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check always. \&quot;before all\&quot; hook in \&quot;Check always.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:306,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_process_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;ea201ed2-d38f-4b73-9840-63d0ad0abeaf&quot;,&quot;parentUUID&quot;:&quot;3aa2f952-f17c-4a84-9fd7-bbc89ea2ec76&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check always with sensitive list and label&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check always. Check always with sensitive list and label&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PROCESS,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;label_0\&quot;,\n        description: \&quot;\&quot;\n    },\n    sens_list: \&quot;@(posedge a)\&quot;,\n    type: \&quot;always\&quot;\n};\ncheck_process(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;9227750e-ba02-49ae-b3b6-ab2eedde3910&quot;,&quot;parentUUID&quot;:&quot;3aa2f952-f17c-4a84-9fd7-bbc89ea2ec76&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check always_comb without sensitive list and label&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check always. Check always_comb without sensitive list and label&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[1];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PROCESS,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;unnamed\&quot;,\n        description: \&quot;\&quot;\n    },\n    sens_list: \&quot;\&quot;,\n    type: \&quot;always_comb\&quot;\n};\ncheck_process(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;2efb7c2f-0eda-4a48-8e37-cb7252c059dc&quot;,&quot;parentUUID&quot;:&quot;3aa2f952-f17c-4a84-9fd7-bbc89ea2ec76&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check always_ff without sensitive list and with label&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check always. Check always_ff without sensitive list and with label&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[2];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PROCESS,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;label_1\&quot;,\n        description: \&quot;\&quot;\n    },\n    sens_list: \&quot;\&quot;,\n    type: \&quot;always_ff\&quot;\n};\ncheck_process(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;93cdf555-5738-4aaf-b120-f0c52e241bf5&quot;,&quot;parentUUID&quot;:&quot;3aa2f952-f17c-4a84-9fd7-bbc89ea2ec76&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check always_latch without sensitive list and label&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check always. Check always_latch without sensitive list and label&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[3];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PROCESS,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;unnamed\&quot;,\n        description: \&quot;\&quot;\n    },\n    sens_list: \&quot;\&quot;,\n    type: \&quot;always_latch\&quot;\n};\ncheck_process(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;ec651c38-11dc-4dbc-85da-b697338f5be2&quot;,&quot;parentUUID&quot;:&quot;3aa2f952-f17c-4a84-9fd7-bbc89ea2ec76&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;9227750e-ba02-49ae-b3b6-ab2eedde3910&quot;,&quot;2efb7c2f-0eda-4a48-8e37-cb7252c059dc&quot;,&quot;93cdf555-5738-4aaf-b120-f0c52e241bf5&quot;,&quot;ec651c38-11dc-4dbc-85da-b697338f5be2&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:1,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;2628ddd8-8251-4ea7-b9e7-da4991066090&quot;,&quot;title&quot;:&quot;Check instantiation.&quot;,&quot;fullFile&quot;:&quot;D:\\a\\colibri2\\colibri2\\tests\\parser\\parser_verilog_entity.spec.ts&quot;,&quot;file&quot;:&quot;\\tests\\parser\\parser_verilog_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check instantiation.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check instantiation. \&quot;before all\&quot; hook in \&quot;Check instantiation.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:307,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_instantiation_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;db10ca62-07f9-42bd-98c4-08b7e05eabc6&quot;,&quot;parentUUID&quot;:&quot;2628ddd8-8251-4ea7-b9e7-da4991066090&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check with label&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check instantiation. Check with label&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.INSTANTIATION,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;test_entity_name_dut\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;test_entity_name\&quot;\n};\ncheck_instantiation(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;382c6f29-a083-4d6f-b5d5-6f43f16b632d&quot;,&quot;parentUUID&quot;:&quot;2628ddd8-8251-4ea7-b9e7-da4991066090&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;382c6f29-a083-4d6f-b5d5-6f43f16b632d&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000}],&quot;passes&quot;:[],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;2e4e4611-3bd7-46fa-b8b9-973a9e932492&quot;,&quot;title&quot;:&quot;Check interface declaration Verilog&quot;,&quot;fullFile&quot;:&quot;D:\\a\\colibri2\\colibri2\\tests\\parser\\parser_verilog_interface.spec.ts&quot;,&quot;file&quot;:&quot;\\tests\\parser\\parser_verilog_interface.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[],&quot;suites&quot;:[{&quot;uuid&quot;:&quot;b71d939e-4669-4444-9561-941a97a7bb34&quot;,&quot;title&quot;:&quot;Check global.&quot;,&quot;fullFile&quot;:&quot;D:\\a\\colibri2\\colibri2\\tests\\parser\\parser_verilog_interface.spec.ts&quot;,&quot;file&quot;:&quot;\\tests\\parser\\parser_verilog_interface.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check global.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check interface declaration Verilog Check global. \&quot;before all\&quot; hook in \&quot;Check global.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:259,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;f55f2441-03b5-4214-936c-dd36845662bb&quot;,&quot;parentUUID&quot;:&quot;b71d939e-4669-4444-9561-941a97a7bb34&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check name&quot;,&quot;fullTitle&quot;:&quot;Check interface declaration Verilog Check global. Check name&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;(0, assert_1.equal)(result.name, &#x27;&#x27;);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;4d43a2ef-d253-457f-baa0-4beb17640ca6&quot;,&quot;parentUUID&quot;:&quot;b71d939e-4669-4444-9561-941a97a7bb34&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check type is interface declaration&quot;,&quot;fullTitle&quot;:&quot;Check interface declaration Verilog Check global. Check type is interface declaration&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;(0, assert_1.equal)(result.get_hdl_type(), common.TYPE_HDL_ELEMENT.INTERFACE_DECLARATION);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;7d77ee60-ac6d-4960-83ba-ea45936eff49&quot;,&quot;parentUUID&quot;:&quot;b71d939e-4669-4444-9561-941a97a7bb34&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;4d43a2ef-d253-457f-baa0-4beb17640ca6&quot;,&quot;7d77ee60-ac6d-4960-83ba-ea45936eff49&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:1,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;a3a8af24-d8cf-49c1-b574-c89f06f049cb&quot;,&quot;title&quot;:&quot;Check interfaces.&quot;,&quot;fullFile&quot;:&quot;D:\\a\\colibri2\\colibri2\\tests\\parser\\parser_verilog_interface.spec.ts&quot;,&quot;file&quot;:&quot;\\tests\\parser\\parser_verilog_interface.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check interfaces.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check interface declaration Verilog Check interfaces. \&quot;before all\&quot; hook in \&quot;Check interfaces.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:314,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_interface_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;76882a8c-4ed9-43c4-82ba-d21584fc715a&quot;,&quot;parentUUID&quot;:&quot;a3a8af24-d8cf-49c1-b574-c89f06f049cb&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check interface 0&quot;,&quot;fullTitle&quot;:&quot;Check interface declaration Verilog Check interfaces. Check interface 0&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;check_interface(element_array[0], \&quot;interface_0\&quot;);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;b4450ece-f6e4-4880-9127-07ecf1dda291&quot;,&quot;parentUUID&quot;:&quot;a3a8af24-d8cf-49c1-b574-c89f06f049cb&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check interface 1&quot;,&quot;fullTitle&quot;:&quot;Check interface declaration Verilog Check interfaces. Check interface 1&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;check_interface(element_array[1], \&quot;interface_1\&quot;);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;05c1601c-e75b-4e1c-9341-27c82f153281&quot;,&quot;parentUUID&quot;:&quot;a3a8af24-d8cf-49c1-b574-c89f06f049cb&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;b4450ece-f6e4-4880-9127-07ecf1dda291&quot;,&quot;05c1601c-e75b-4e1c-9341-27c82f153281&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;30cf8435-c9a8-4d80-b96c-834b5a997cc0&quot;,&quot;title&quot;:&quot;Check type.&quot;,&quot;fullFile&quot;:&quot;D:\\a\\colibri2\\colibri2\\tests\\parser\\parser_verilog_interface.spec.ts&quot;,&quot;file&quot;:&quot;\\tests\\parser\\parser_verilog_interface.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check type.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check interface declaration Verilog Check type. \&quot;before all\&quot; hook in \&quot;Check type.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:225,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_type_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;d3e634bc-ea00-448d-a070-1fe7b9f233de&quot;,&quot;parentUUID&quot;:&quot;30cf8435-c9a8-4d80-b96c-834b5a997cc0&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check simple&quot;,&quot;fullTitle&quot;:&quot;Check interface declaration Verilog Check type. Check simple&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst logic_item_0 = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.LOGIC,\n    info: {\n        position: {\n            line: 9,\n            column: 0\n        },\n        name: \&quot;l_0\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;logic\&quot;\n};\nconst logic_item_1 = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.LOGIC,\n    info: {\n        position: {\n            line: 10,\n            column: 0\n        },\n        name: \&quot;l_1\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;logic\&quot;\n};\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.TYPE,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;slot_t\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;\&quot;,\n    logic: [logic_item_0, logic_item_1]\n};\ncheck_type(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;f884656a-98eb-4c53-b487-870bf12f3062&quot;,&quot;parentUUID&quot;:&quot;30cf8435-c9a8-4d80-b96c-834b5a997cc0&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;f884656a-98eb-4c53-b487-870bf12f3062&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000}],&quot;passes&quot;:[],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;5cc7bebb-c445-45a9-80d9-af7abbfc4005&quot;,&quot;title&quot;:&quot;Check package Verilog&quot;,&quot;fullFile&quot;:&quot;D:\\a\\colibri2\\colibri2\\tests\\parser\\parser_verilog_package.spec.ts&quot;,&quot;file&quot;:&quot;\\tests\\parser\\parser_verilog_package.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[],&quot;suites&quot;:[{&quot;uuid&quot;:&quot;1d47100b-383a-4c74-8f04-328c8b41107c&quot;,&quot;title&quot;:&quot;Check package.&quot;,&quot;fullFile&quot;:&quot;D:\\a\\colibri2\\colibri2\\tests\\parser\\parser_verilog_package.spec.ts&quot;,&quot;file&quot;:&quot;\\tests\\parser\\parser_verilog_package.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check package.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check package Verilog Check package. \&quot;before all\&quot; hook in \&quot;Check package.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:302,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;010330ea-766b-48f6-af06-94177ff10c43&quot;,&quot;parentUUID&quot;:&quot;1d47100b-383a-4c74-8f04-328c8b41107c&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check name&quot;,&quot;fullTitle&quot;:&quot;Check package Verilog Check package. Check name&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;(0, assert_1.equal)(result.name, &#x27;test_pkg&#x27;);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;52927f48-3ab6-4b93-a17a-1a911139bec8&quot;,&quot;parentUUID&quot;:&quot;1d47100b-383a-4c74-8f04-328c8b41107c&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check type is package&quot;,&quot;fullTitle&quot;:&quot;Check package Verilog Check package. Check type is package&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;(0, assert_1.equal)(result.get_hdl_type(), common.TYPE_HDL_ELEMENT.PACKAGE);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;f0ed0579-4e6d-451b-94ad-7dc81f009895&quot;,&quot;parentUUID&quot;:&quot;1d47100b-383a-4c74-8f04-328c8b41107c&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;52927f48-3ab6-4b93-a17a-1a911139bec8&quot;,&quot;f0ed0579-4e6d-451b-94ad-7dc81f009895&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;79f4a3ca-4655-43bb-93de-7c23f9989782&quot;,&quot;title&quot;:&quot;Check constant.&quot;,&quot;fullFile&quot;:&quot;D:\\a\\colibri2\\colibri2\\tests\\parser\\parser_verilog_package.spec.ts&quot;,&quot;file&quot;:&quot;\\tests\\parser\\parser_verilog_package.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check constant.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check package Verilog Check constant. \&quot;before all\&quot; hook in \&quot;Check constant.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:254,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_constant_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;da391b55-106a-41aa-8efc-31433fcab493&quot;,&quot;parentUUID&quot;:&quot;79f4a3ca-4655-43bb-93de-7c23f9989782&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check simple&quot;,&quot;fullTitle&quot;:&quot;Check package Verilog Check constant. Check simple&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.CONSTANT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;a\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;\&quot;,\n    default_value: \&quot;8\&quot;\n};\ncheck_constant(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;32feffce-20b3-43ff-aa34-02dadfb82b37&quot;,&quot;parentUUID&quot;:&quot;79f4a3ca-4655-43bb-93de-7c23f9989782&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check simple&quot;,&quot;fullTitle&quot;:&quot;Check package Verilog Check constant. Check simple&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[1];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.CONSTANT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;b\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;\&quot;,\n    default_value: \&quot;9\&quot;\n};\ncheck_constant(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;5e9fa89c-ce74-4642-994b-67abac40a8fe&quot;,&quot;parentUUID&quot;:&quot;79f4a3ca-4655-43bb-93de-7c23f9989782&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check simple&quot;,&quot;fullTitle&quot;:&quot;Check package Verilog Check constant. Check simple&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[2];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.CONSTANT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;c\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;\&quot;,\n    default_value: \&quot;10\&quot;\n};\ncheck_constant(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;5515ca1b-78d0-447f-88bb-a70cf0d9200a&quot;,&quot;parentUUID&quot;:&quot;79f4a3ca-4655-43bb-93de-7c23f9989782&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;32feffce-20b3-43ff-aa34-02dadfb82b37&quot;,&quot;5e9fa89c-ce74-4642-994b-67abac40a8fe&quot;,&quot;5515ca1b-78d0-447f-88bb-a70cf0d9200a&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:1,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;953b49af-e0cc-4e8d-a44e-0ae2d7107a16&quot;,&quot;title&quot;:&quot;Check function.&quot;,&quot;fullFile&quot;:&quot;D:\\a\\colibri2\\colibri2\\tests\\parser\\parser_verilog_package.spec.ts&quot;,&quot;file&quot;:&quot;\\tests\\parser\\parser_verilog_package.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check function.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check package Verilog Check function. \&quot;before all\&quot; hook in \&quot;Check function.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:302,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_function_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;c4f09d4f-469d-46dd-a9a1-67d644efaa22&quot;,&quot;parentUUID&quot;:&quot;953b49af-e0cc-4e8d-a44e-0ae2d7107a16&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check with arguments and return&quot;,&quot;fullTitle&quot;:&quot;Check package Verilog Check function. Check with arguments and return&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.FUNCTION,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;sum\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;\&quot;,\n    arguments: \&quot;(input [7:0] a, b;)\&quot;,\n    return: \&quot;return ([7:0])\&quot;\n};\ncheck_function(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;1c3d32bb-d0bf-4068-9275-129a70ec75e0&quot;,&quot;parentUUID&quot;:&quot;953b49af-e0cc-4e8d-a44e-0ae2d7107a16&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;1c3d32bb-d0bf-4068-9275-129a70ec75e0&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;95ccff78-e647-4979-84c2-4d025d309d67&quot;,&quot;title&quot;:&quot;Check type.&quot;,&quot;fullFile&quot;:&quot;D:\\a\\colibri2\\colibri2\\tests\\parser\\parser_verilog_package.spec.ts&quot;,&quot;file&quot;:&quot;\\tests\\parser\\parser_verilog_package.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check type.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check package Verilog Check type. \&quot;before all\&quot; hook in \&quot;Check type.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:285,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_type_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;2628d4bd-e735-4aa0-b234-2d1aa986b21a&quot;,&quot;parentUUID&quot;:&quot;95ccff78-e647-4979-84c2-4d025d309d67&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check simple&quot;,&quot;fullTitle&quot;:&quot;Check package Verilog Check type. Check simple&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.TYPE,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;op_list\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;enum {ADD, SUB}\&quot;,\n    logic: []\n};\ncheck_type(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;4d246ebf-815c-43b6-8286-6db0f66e81b3&quot;,&quot;parentUUID&quot;:&quot;95ccff78-e647-4979-84c2-4d025d309d67&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check simple&quot;,&quot;fullTitle&quot;:&quot;Check package Verilog Check type. Check simple&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[1];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.TYPE,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;port_t\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;struct {logic [4:0] a, b; logic [9:0] m;}\&quot;,\n    logic: []\n};\ncheck_type(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;c7a2a87b-3ff8-4363-91ab-b65e4675d9d6&quot;,&quot;parentUUID&quot;:&quot;95ccff78-e647-4979-84c2-4d025d309d67&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;4d246ebf-815c-43b6-8286-6db0f66e81b3&quot;,&quot;c7a2a87b-3ff8-4363-91ab-b65e4675d9d6&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000}],&quot;passes&quot;:[],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;2eb95865-d5ef-4981-b0f6-6ff595e18770&quot;,&quot;title&quot;:&quot;Check entity VHDL&quot;,&quot;fullFile&quot;:&quot;D:\\a\\colibri2\\colibri2\\tests\\parser\\parser_vhdl_entity.spec.ts&quot;,&quot;file&quot;:&quot;\\tests\\parser\\parser_vhdl_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[],&quot;suites&quot;:[{&quot;uuid&quot;:&quot;bd865924-7bcc-417b-ab11-7cf3f6e383f4&quot;,&quot;title&quot;:&quot;Check entity.&quot;,&quot;fullFile&quot;:&quot;D:\\a\\colibri2\\colibri2\\tests\\parser\\parser_vhdl_entity.spec.ts&quot;,&quot;file&quot;:&quot;\\tests\\parser\\parser_vhdl_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check entity.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check entity. \&quot;before all\&quot; hook in \&quot;Check entity.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:33,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;e4c7d2d9-fe9f-459f-b797-26e3bbf8646b&quot;,&quot;parentUUID&quot;:&quot;bd865924-7bcc-417b-ab11-7cf3f6e383f4&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check name&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check entity. Check name&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;(0, assert_1.equal)(result.name, &#x27;test_entity_name&#x27;);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;d3aaa432-3d14-4ef2-a447-4df6dec7d818&quot;,&quot;parentUUID&quot;:&quot;bd865924-7bcc-417b-ab11-7cf3f6e383f4&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check type is entity&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check entity. Check type is entity&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;(0, assert_1.equal)(result.get_hdl_type(), common.TYPE_HDL_ELEMENT.ENTITY);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;dbb3d9e4-2497-4a53-97e8-abe161c288b7&quot;,&quot;parentUUID&quot;:&quot;bd865924-7bcc-417b-ab11-7cf3f6e383f4&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;d3aaa432-3d14-4ef2-a447-4df6dec7d818&quot;,&quot;dbb3d9e4-2497-4a53-97e8-abe161c288b7&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;9e9d3096-e66e-481a-842e-e19fc03ed103&quot;,&quot;title&quot;:&quot;Check generic.&quot;,&quot;fullFile&quot;:&quot;D:\\a\\colibri2\\colibri2\\tests\\parser\\parser_vhdl_entity.spec.ts&quot;,&quot;file&quot;:&quot;\\tests\\parser\\parser_vhdl_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check generic.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check generic. \&quot;before all\&quot; hook in \&quot;Check generic.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:22,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_generic_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;c5f240dc-04bb-40be-923e-168c67f4dcd0&quot;,&quot;parentUUID&quot;:&quot;9e9d3096-e66e-481a-842e-e19fc03ed103&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check simple&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check generic. Check simple&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;a\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;\&quot;,\n    default_value: \&quot;\&quot;,\n    type: \&quot;integer\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_generic(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;f064e79e-8f84-445f-8d0a-219e0f8f9ecc&quot;,&quot;parentUUID&quot;:&quot;9e9d3096-e66e-481a-842e-e19fc03ed103&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check with default value&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check generic. Check with default value&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[1];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;b\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;\&quot;,\n    default_value: \&quot;&#x27;1&#x27;\&quot;,\n    type: \&quot;std_logic\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_generic(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;2a248f69-1434-4fe3-af8f-d787af5e85e4&quot;,&quot;parentUUID&quot;:&quot;9e9d3096-e66e-481a-842e-e19fc03ed103&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check multiple declarations and default value in one line 0&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check generic. Check multiple declarations and default value in one line 0&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[2];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;c\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;\&quot;,\n    default_value: &#x27;\&quot;1\&quot;&#x27;,\n    type: \&quot;std_logic_vector(1 downto 0)\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_generic(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;41d44669-2c5c-47d8-aeeb-3dcbbed4fdb7&quot;,&quot;parentUUID&quot;:&quot;9e9d3096-e66e-481a-842e-e19fc03ed103&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check multiple declarations and default value in one line 1&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check generic. Check multiple declarations and default value in one line 1&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[3];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;d\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;\&quot;,\n    default_value: &#x27;\&quot;1\&quot;&#x27;,\n    type: \&quot;std_logic_vector(1 downto 0)\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_generic(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;77da2fa9-e904-4294-a233-1f97e5b1abd0&quot;,&quot;parentUUID&quot;:&quot;9e9d3096-e66e-481a-842e-e19fc03ed103&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;f064e79e-8f84-445f-8d0a-219e0f8f9ecc&quot;,&quot;2a248f69-1434-4fe3-af8f-d787af5e85e4&quot;,&quot;41d44669-2c5c-47d8-aeeb-3dcbbed4fdb7&quot;,&quot;77da2fa9-e904-4294-a233-1f97e5b1abd0&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;7c40d885-54b4-4262-a0b9-d2d52419b9a7&quot;,&quot;title&quot;:&quot;Check port.&quot;,&quot;fullFile&quot;:&quot;D:\\a\\colibri2\\colibri2\\tests\\parser\\parser_vhdl_entity.spec.ts&quot;,&quot;file&quot;:&quot;\\tests\\parser\\parser_vhdl_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check port.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check port. \&quot;before all\&quot; hook in \&quot;Check port.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:23,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_port_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;e231a27d-a9a2-4839-924b-dd4e55200cd1&quot;,&quot;parentUUID&quot;:&quot;7c40d885-54b4-4262-a0b9-d2d52419b9a7&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check input port&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check port. Check input port&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;x\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;in\&quot;,\n    default_value: \&quot;\&quot;,\n    type: \&quot;std_logic\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_port(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;9ca33c4e-e38c-47d2-9bf8-da37d5cabcdc&quot;,&quot;parentUUID&quot;:&quot;7c40d885-54b4-4262-a0b9-d2d52419b9a7&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check output port&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check port. Check output port&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[1];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;y\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;out\&quot;,\n    default_value: \&quot;\&quot;,\n    type: \&quot;std_logic\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_port(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;c1db542b-7ae4-4a18-b761-0c8791bd4764&quot;,&quot;parentUUID&quot;:&quot;7c40d885-54b4-4262-a0b9-d2d52419b9a7&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check inout port&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check port. Check inout port&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[2];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;z\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;inout\&quot;,\n    default_value: \&quot;\&quot;,\n    type: \&quot;std_logic\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_port(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;5a430de0-af30-4c58-b93b-3f537acef3d7&quot;,&quot;parentUUID&quot;:&quot;7c40d885-54b4-4262-a0b9-d2d52419b9a7&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check std_logic_vector port&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check port. Check std_logic_vector port&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[3];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;m\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;in\&quot;,\n    default_value: \&quot;\&quot;,\n    type: \&quot;std_logic_vector(31 downto 0)\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_port(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;bdb965b8-a766-4440-9e3e-d3713398251d&quot;,&quot;parentUUID&quot;:&quot;7c40d885-54b4-4262-a0b9-d2d52419b9a7&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check port with default value&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check port. Check port with default value&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[4];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;b\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;in\&quot;,\n    default_value: &#x27;\&quot;0010\&quot;&#x27;,\n    type: \&quot;std_logic_vector(31 downto 0)\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_port(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;5c0caa1f-3480-4276-ba74-7ede404fbd97&quot;,&quot;parentUUID&quot;:&quot;7c40d885-54b4-4262-a0b9-d2d52419b9a7&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check multi declaration in one line 0&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check port. Check multi declaration in one line 0&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[5];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;c\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;in\&quot;,\n    default_value: \&quot;&#x27;1&#x27;\&quot;,\n    type: \&quot;std_logic\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_port(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;05dc4062-4220-4907-acfe-9fa16019a70b&quot;,&quot;parentUUID&quot;:&quot;7c40d885-54b4-4262-a0b9-d2d52419b9a7&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check multi declaration in one line 1&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check port. Check multi declaration in one line 1&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[6];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;d\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;in\&quot;,\n    default_value: \&quot;&#x27;1&#x27;\&quot;,\n    type: \&quot;std_logic\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_port(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;28667147-055d-4c7e-95ac-bf39979bf69b&quot;,&quot;parentUUID&quot;:&quot;7c40d885-54b4-4262-a0b9-d2d52419b9a7&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;9ca33c4e-e38c-47d2-9bf8-da37d5cabcdc&quot;,&quot;c1db542b-7ae4-4a18-b761-0c8791bd4764&quot;,&quot;5a430de0-af30-4c58-b93b-3f537acef3d7&quot;,&quot;bdb965b8-a766-4440-9e3e-d3713398251d&quot;,&quot;5c0caa1f-3480-4276-ba74-7ede404fbd97&quot;,&quot;05dc4062-4220-4907-acfe-9fa16019a70b&quot;,&quot;28667147-055d-4c7e-95ac-bf39979bf69b&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:1,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;4c2a4ab1-e462-4721-b917-1033138c3adf&quot;,&quot;title&quot;:&quot;Check signal.&quot;,&quot;fullFile&quot;:&quot;D:\\a\\colibri2\\colibri2\\tests\\parser\\parser_vhdl_entity.spec.ts&quot;,&quot;file&quot;:&quot;\\tests\\parser\\parser_vhdl_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check signal.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check signal. \&quot;before all\&quot; hook in \&quot;Check signal.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:23,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_signal_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;63c10d1a-10e1-4368-b5cc-b6cc5e28d83c&quot;,&quot;parentUUID&quot;:&quot;4c2a4ab1-e462-4721-b917-1033138c3adf&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check simple&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check signal. Check simple&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.SIGNAL,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;a\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;integer\&quot;\n};\ncheck_signal(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;aff7d5c7-6d74-4b3e-b262-ec3e5fa1d867&quot;,&quot;parentUUID&quot;:&quot;4c2a4ab1-e462-4721-b917-1033138c3adf&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check multimple declaration in one line 0&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check signal. Check multimple declaration in one line 0&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[1];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.SIGNAL,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;b\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;std_logic_vector(1 downto 0)\&quot;\n};\ncheck_signal(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;72544463-5d6d-4268-9567-e17d4509e758&quot;,&quot;parentUUID&quot;:&quot;4c2a4ab1-e462-4721-b917-1033138c3adf&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check multimple declaration in one line 1&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check signal. Check multimple declaration in one line 1&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[2];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.SIGNAL,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;c\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;std_logic_vector(1 downto 0)\&quot;\n};\ncheck_signal(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;ee26e899-8ddd-4e4e-b5f5-6e90fac7d675&quot;,&quot;parentUUID&quot;:&quot;4c2a4ab1-e462-4721-b917-1033138c3adf&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;aff7d5c7-6d74-4b3e-b262-ec3e5fa1d867&quot;,&quot;72544463-5d6d-4268-9567-e17d4509e758&quot;,&quot;ee26e899-8ddd-4e4e-b5f5-6e90fac7d675&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:1,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;489cb7bd-fe81-4fdd-9c81-1d14ef032043&quot;,&quot;title&quot;:&quot;Check constant.&quot;,&quot;fullFile&quot;:&quot;D:\\a\\colibri2\\colibri2\\tests\\parser\\parser_vhdl_entity.spec.ts&quot;,&quot;file&quot;:&quot;\\tests\\parser\\parser_vhdl_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check constant.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check constant. \&quot;before all\&quot; hook in \&quot;Check constant.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:24,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_constant_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;2f5e8a3c-5009-4816-9220-bf6faa39f58a&quot;,&quot;parentUUID&quot;:&quot;489cb7bd-fe81-4fdd-9c81-1d14ef032043&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check multimple declaration in one line 0&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check constant. Check multimple declaration in one line 0&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.CONSTANT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;e\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;integer\&quot;,\n    default_value: \&quot;0\&quot;\n};\ncheck_constant(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;304a3105-18c8-4815-9b04-4c3d6753566b&quot;,&quot;parentUUID&quot;:&quot;489cb7bd-fe81-4fdd-9c81-1d14ef032043&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check multimple declaration in one line 1&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check constant. Check multimple declaration in one line 1&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[1];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.CONSTANT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;f\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;integer\&quot;,\n    default_value: \&quot;0\&quot;\n};\ncheck_constant(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;b26a7168-a349-4acf-85fb-27cdc9399f0c&quot;,&quot;parentUUID&quot;:&quot;489cb7bd-fe81-4fdd-9c81-1d14ef032043&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;304a3105-18c8-4815-9b04-4c3d6753566b&quot;,&quot;b26a7168-a349-4acf-85fb-27cdc9399f0c&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;630dacdb-600c-472f-9ecd-1d3e5f903b43&quot;,&quot;title&quot;:&quot;Check type.&quot;,&quot;fullFile&quot;:&quot;D:\\a\\colibri2\\colibri2\\tests\\parser\\parser_vhdl_entity.spec.ts&quot;,&quot;file&quot;:&quot;\\tests\\parser\\parser_vhdl_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check type.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check type. \&quot;before all\&quot; hook in \&quot;Check type.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:23,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_type_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;805ae6bb-7bd4-44c7-a0b2-0889b13aac8a&quot;,&quot;parentUUID&quot;:&quot;630dacdb-600c-472f-9ecd-1d3e5f903b43&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check simple&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check type. Check simple&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.TYPE,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;state_0\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;(INIT, END)\&quot;,\n    logic: []\n};\ncheck_type(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;17e5cf1b-d075-4b94-9fd8-96d5a0b7123a&quot;,&quot;parentUUID&quot;:&quot;630dacdb-600c-472f-9ecd-1d3e5f903b43&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;17e5cf1b-d075-4b94-9fd8-96d5a0b7123a&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;38ce30f6-9cf0-4b98-91da-5b6ab1e3d722&quot;,&quot;title&quot;:&quot;Check function.&quot;,&quot;fullFile&quot;:&quot;D:\\a\\colibri2\\colibri2\\tests\\parser\\parser_vhdl_entity.spec.ts&quot;,&quot;file&quot;:&quot;\\tests\\parser\\parser_vhdl_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check function.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check function. \&quot;before all\&quot; hook in \&quot;Check function.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:21,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_function_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;97b17dea-06f2-4bc9-9bdc-a42f4dae23e5&quot;,&quot;parentUUID&quot;:&quot;38ce30f6-9cf0-4b98-91da-5b6ab1e3d722&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check with arguments and return&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check function. Check with arguments and return&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.FUNCTION,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;counter\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;\&quot;,\n    arguments: \&quot;(minutes : integer := 0; seconds : integer := 0)\&quot;,\n    return: \&quot;return integer\&quot;\n};\ncheck_function(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;6adf990b-275e-4004-8c3f-cfba5b6ae4b8&quot;,&quot;parentUUID&quot;:&quot;38ce30f6-9cf0-4b98-91da-5b6ab1e3d722&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;6adf990b-275e-4004-8c3f-cfba5b6ae4b8&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:1,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;30b9603a-3ada-4ee1-9f7c-6991579c6b19&quot;,&quot;title&quot;:&quot;Check process.&quot;,&quot;fullFile&quot;:&quot;D:\\a\\colibri2\\colibri2\\tests\\parser\\parser_vhdl_entity.spec.ts&quot;,&quot;file&quot;:&quot;\\tests\\parser\\parser_vhdl_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check process.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check process. \&quot;before all\&quot; hook in \&quot;Check process.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:133,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_process_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;d7959936-61f1-4f82-93b2-5fc6e626b18c&quot;,&quot;parentUUID&quot;:&quot;30b9603a-3ada-4ee1-9f7c-6991579c6b19&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check without sensitive list&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check process. Check without sensitive list&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PROCESS,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;label_0\&quot;,\n        description: \&quot;\&quot;\n    },\n    sens_list: \&quot;\&quot;,\n    type: \&quot;\&quot;\n};\ncheck_process(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;c82e0a93-c139-4bd2-89f1-ac5f59030843&quot;,&quot;parentUUID&quot;:&quot;30b9603a-3ada-4ee1-9f7c-6991579c6b19&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check with sensitive list&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check process. Check with sensitive list&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[1];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PROCESS,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;label_1\&quot;,\n        description: \&quot;\&quot;\n    },\n    sens_list: \&quot;clk0, reset\&quot;,\n    type: \&quot;\&quot;\n};\ncheck_process(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;fa2c2822-bd98-49ce-9471-595961a9d844&quot;,&quot;parentUUID&quot;:&quot;30b9603a-3ada-4ee1-9f7c-6991579c6b19&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check without label&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check process. Check without label&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[2];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PROCESS,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;unnamed\&quot;,\n        description: \&quot;\&quot;\n    },\n    sens_list: \&quot;\&quot;,\n    type: \&quot;\&quot;\n};\ncheck_process(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;4c6b2809-0080-4665-bb48-f122ae2e3a45&quot;,&quot;parentUUID&quot;:&quot;30b9603a-3ada-4ee1-9f7c-6991579c6b19&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;c82e0a93-c139-4bd2-89f1-ac5f59030843&quot;,&quot;fa2c2822-bd98-49ce-9471-595961a9d844&quot;,&quot;4c6b2809-0080-4665-bb48-f122ae2e3a45&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;e3097e61-007d-46a6-b1ae-ca3e6bac35e9&quot;,&quot;title&quot;:&quot;Check instantiation.&quot;,&quot;fullFile&quot;:&quot;D:\\a\\colibri2\\colibri2\\tests\\parser\\parser_vhdl_entity.spec.ts&quot;,&quot;file&quot;:&quot;\\tests\\parser\\parser_vhdl_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check instantiation.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check instantiation. \&quot;before all\&quot; hook in \&quot;Check instantiation.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:22,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_instantiation_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;b7d9069f-64cc-45c4-b6fb-14cb42c6a0c1&quot;,&quot;parentUUID&quot;:&quot;e3097e61-007d-46a6-b1ae-ca3e6bac35e9&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check with label&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check instantiation. Check with label&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.INSTANTIATION,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;uut_0\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;half_adder\&quot;\n};\ncheck_instantiation(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;696dafa5-cf80-424a-9d21-32a766554457&quot;,&quot;parentUUID&quot;:&quot;e3097e61-007d-46a6-b1ae-ca3e6bac35e9&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check without label&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check instantiation. Check without label&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[1];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.INSTANTIATION,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;unnamed\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;half_adder\&quot;\n};\ncheck_instantiation(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;001222ea-65b0-4c52-9b31-f7a46585a039&quot;,&quot;parentUUID&quot;:&quot;e3097e61-007d-46a6-b1ae-ca3e6bac35e9&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;696dafa5-cf80-424a-9d21-32a766554457&quot;,&quot;001222ea-65b0-4c52-9b31-f7a46585a039&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000}],&quot;passes&quot;:[],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;c180d29b-8ad0-4ea5-a22e-05cfb219e3da&quot;,&quot;title&quot;:&quot;Check package VHDL&quot;,&quot;fullFile&quot;:&quot;D:\\a\\colibri2\\colibri2\\tests\\parser\\parser_vhdl_package.spec.ts&quot;,&quot;file&quot;:&quot;\\tests\\parser\\parser_vhdl_package.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[],&quot;suites&quot;:[{&quot;uuid&quot;:&quot;f3aa26fb-3748-444f-833c-18b405f8f76a&quot;,&quot;title&quot;:&quot;Check pacakge.&quot;,&quot;fullFile&quot;:&quot;D:\\a\\colibri2\\colibri2\\tests\\parser\\parser_vhdl_package.spec.ts&quot;,&quot;file&quot;:&quot;\\tests\\parser\\parser_vhdl_package.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check pacakge.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check package VHDL Check pacakge. \&quot;before all\&quot; hook in \&quot;Check pacakge.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:21,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;5b9006f6-247f-48d8-9e99-ff14fa39bf86&quot;,&quot;parentUUID&quot;:&quot;f3aa26fb-3748-444f-833c-18b405f8f76a&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check name&quot;,&quot;fullTitle&quot;:&quot;Check package VHDL Check pacakge. Check name&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;(0, assert_1.equal)(result.name, &#x27;test_package_name&#x27;);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;d1a2c2ce-999d-4b75-a0fa-2e0a08ce65d1&quot;,&quot;parentUUID&quot;:&quot;f3aa26fb-3748-444f-833c-18b405f8f76a&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check type is entity&quot;,&quot;fullTitle&quot;:&quot;Check package VHDL Check pacakge. Check type is entity&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;(0, assert_1.equal)(result.get_hdl_type(), common_1.TYPE_HDL_ELEMENT.PACKAGE);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;9be06dcb-78d0-4614-bc81-235f07d0dd12&quot;,&quot;parentUUID&quot;:&quot;f3aa26fb-3748-444f-833c-18b405f8f76a&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;d1a2c2ce-999d-4b75-a0fa-2e0a08ce65d1&quot;,&quot;9be06dcb-78d0-4614-bc81-235f07d0dd12&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:1,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;46de4ab6-a866-4ae5-8661-b9302458e2c2&quot;,&quot;title&quot;:&quot;Check signal.&quot;,&quot;fullFile&quot;:&quot;D:\\a\\colibri2\\colibri2\\tests\\parser\\parser_vhdl_package.spec.ts&quot;,&quot;file&quot;:&quot;\\tests\\parser\\parser_vhdl_package.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check signal.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check package VHDL Check signal. \&quot;before all\&quot; hook in \&quot;Check signal.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:21,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_signal_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;ba3521be-8191-4e58-a2e8-d73845535fe2&quot;,&quot;parentUUID&quot;:&quot;46de4ab6-a866-4ae5-8661-b9302458e2c2&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check simple&quot;,&quot;fullTitle&quot;:&quot;Check package VHDL Check signal. Check simple&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common_1.TYPE_HDL_ELEMENT.SIGNAL,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;a\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;integer\&quot;\n};\ncheck_signal(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;98180085-eb47-4e1d-9bb8-cbcb78ab1a4f&quot;,&quot;parentUUID&quot;:&quot;46de4ab6-a866-4ae5-8661-b9302458e2c2&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check multimple declaration in one line 0&quot;,&quot;fullTitle&quot;:&quot;Check package VHDL Check signal. Check multimple declaration in one line 0&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[1];\nconst expected = {\n    hdl_element_type: common_1.TYPE_HDL_ELEMENT.SIGNAL,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;b\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;std_logic_vector(1 downto 0)\&quot;\n};\ncheck_signal(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;e0a89641-b9bb-4f48-b989-f1fdb60e70f6&quot;,&quot;parentUUID&quot;:&quot;46de4ab6-a866-4ae5-8661-b9302458e2c2&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check multimple declaration in one line 1&quot;,&quot;fullTitle&quot;:&quot;Check package VHDL Check signal. Check multimple declaration in one line 1&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[2];\nconst expected = {\n    hdl_element_type: common_1.TYPE_HDL_ELEMENT.SIGNAL,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;c\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;std_logic_vector(1 downto 0)\&quot;\n};\ncheck_signal(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;6713996f-9ee0-4dc3-9a47-c315a7503b20&quot;,&quot;parentUUID&quot;:&quot;46de4ab6-a866-4ae5-8661-b9302458e2c2&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;98180085-eb47-4e1d-9bb8-cbcb78ab1a4f&quot;,&quot;e0a89641-b9bb-4f48-b989-f1fdb60e70f6&quot;,&quot;6713996f-9ee0-4dc3-9a47-c315a7503b20&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:1,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;32584be4-f742-4b59-a1a1-089ea2770a3f&quot;,&quot;title&quot;:&quot;Check constant.&quot;,&quot;fullFile&quot;:&quot;D:\\a\\colibri2\\colibri2\\tests\\parser\\parser_vhdl_package.spec.ts&quot;,&quot;file&quot;:&quot;\\tests\\parser\\parser_vhdl_package.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check constant.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check package VHDL Check constant. \&quot;before all\&quot; hook in \&quot;Check constant.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:22,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_constant_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;d475bd76-6780-4596-94a8-177ac158e7e2&quot;,&quot;parentUUID&quot;:&quot;32584be4-f742-4b59-a1a1-089ea2770a3f&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check simple&quot;,&quot;fullTitle&quot;:&quot;Check package VHDL Check constant. Check simple&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common_1.TYPE_HDL_ELEMENT.CONSTANT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;d\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;integer\&quot;,\n    default_value: \&quot;8\&quot;\n};\ncheck_constant(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;ccae0de4-2bc1-4249-ab9f-add93c7506f5&quot;,&quot;parentUUID&quot;:&quot;32584be4-f742-4b59-a1a1-089ea2770a3f&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check multimple declaration in one line 0&quot;,&quot;fullTitle&quot;:&quot;Check package VHDL Check constant. Check multimple declaration in one line 0&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[1];\nconst expected = {\n    hdl_element_type: common_1.TYPE_HDL_ELEMENT.CONSTANT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;e\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;integer\&quot;,\n    default_value: \&quot;0\&quot;\n};\ncheck_constant(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;cd8a5194-6611-4a84-8c8e-f0adabdc970b&quot;,&quot;parentUUID&quot;:&quot;32584be4-f742-4b59-a1a1-089ea2770a3f&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check multimple declaration in one line 1&quot;,&quot;fullTitle&quot;:&quot;Check package VHDL Check constant. Check multimple declaration in one line 1&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[2];\nconst expected = {\n    hdl_element_type: common_1.TYPE_HDL_ELEMENT.CONSTANT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;f\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;integer\&quot;,\n    default_value: \&quot;0\&quot;\n};\ncheck_constant(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;17add2fd-57d2-4da6-a92a-489363a22755&quot;,&quot;parentUUID&quot;:&quot;32584be4-f742-4b59-a1a1-089ea2770a3f&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;ccae0de4-2bc1-4249-ab9f-add93c7506f5&quot;,&quot;cd8a5194-6611-4a84-8c8e-f0adabdc970b&quot;,&quot;17add2fd-57d2-4da6-a92a-489363a22755&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;3a14bce3-d774-4c6f-9b0a-c8ce6f792a5d&quot;,&quot;title&quot;:&quot;Check type.&quot;,&quot;fullFile&quot;:&quot;D:\\a\\colibri2\\colibri2\\tests\\parser\\parser_vhdl_package.spec.ts&quot;,&quot;file&quot;:&quot;\\tests\\parser\\parser_vhdl_package.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check type.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check package VHDL Check type. \&quot;before all\&quot; hook in \&quot;Check type.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:21,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_type_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;5a46624d-57cf-4a31-a80a-c4c60a1e26e2&quot;,&quot;parentUUID&quot;:&quot;3a14bce3-d774-4c6f-9b0a-c8ce6f792a5d&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check simple&quot;,&quot;fullTitle&quot;:&quot;Check package VHDL Check type. Check simple&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common_1.TYPE_HDL_ELEMENT.TYPE,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;state_0\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;(INIT, ENDS)\&quot;,\n    logic: []\n};\ncheck_type(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;81e054c6-051b-4ee7-987b-dfeb2064dfaa&quot;,&quot;parentUUID&quot;:&quot;3a14bce3-d774-4c6f-9b0a-c8ce6f792a5d&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;81e054c6-051b-4ee7-987b-dfeb2064dfaa&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;8aacca99-89cc-4068-b1ea-368fbcf92d81&quot;,&quot;title&quot;:&quot;Check function.&quot;,&quot;fullFile&quot;:&quot;D:\\a\\colibri2\\colibri2\\tests\\parser\\parser_vhdl_package.spec.ts&quot;,&quot;file&quot;:&quot;\\tests\\parser\\parser_vhdl_package.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check function.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check package VHDL Check function. \&quot;before all\&quot; hook in \&quot;Check function.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:22,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_function_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;f9496be6-a0e0-444f-a59e-ed7e4c051d24&quot;,&quot;parentUUID&quot;:&quot;8aacca99-89cc-4068-b1ea-368fbcf92d81&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check with arguments and return&quot;,&quot;fullTitle&quot;:&quot;Check package VHDL Check function. Check with arguments and return&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common_1.TYPE_HDL_ELEMENT.FUNCTION,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;counter\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;\&quot;,\n    arguments: \&quot;(signal minutes: in integer; signal seconds: out integer;)\&quot;,\n    return: \&quot;\&quot;\n};\ncheck_function(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;f5db3833-3ffb-4b3a-836e-4aed67bdbb7e&quot;,&quot;parentUUID&quot;:&quot;8aacca99-89cc-4068-b1ea-368fbcf92d81&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;f5db3833-3ffb-4b3a-836e-4aed67bdbb7e&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:1,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000}],&quot;passes&quot;:[],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;61a82323-ead8-486c-8453-87829bf0b86f&quot;,&quot;title&quot;:&quot;Test local process&quot;,&quot;fullFile&quot;:&quot;D:\\a\\colibri2\\colibri2\\tests\\process\\process.spec.ts&quot;,&quot;file&quot;:&quot;\\tests\\process\\process.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check exec successful&quot;,&quot;fullTitle&quot;:&quot;Test local process Check exec successful&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:11,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const process_i = new process_1.Process();\nconst command = &#x27;echo \&quot;hello world!\&quot;&#x27;;\nconst result = await process_i.exec_wait(command);\nconst expected_result = {\n    command: command,\n    stdout: &#x27;hello world!&#x27;,\n    stderr: &#x27;&#x27;,\n    return_value: 0,\n    successful: true\n};\nconst os = process.platform;\nif (os === &#x27;win32&#x27;) {\n    expected_result.stdout = \&quot;\\\&quot;hello world!\\\&quot;\&quot;;\n}\n(0, assert_1.deepEqual)(result, expected_result);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;9a00e207-bc65-4419-bf85-6b925b55359a&quot;,&quot;parentUUID&quot;:&quot;61a82323-ead8-486c-8453-87829bf0b86f&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check exec not successful&quot;,&quot;fullTitle&quot;:&quot;Test local process Check exec not successful&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:12,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const process_i = new process_1.Process();\nconst command = &#x27;asdf&#x27;;\nconst result = await process_i.exec_wait(command);\nconst expected_result = {\n    command: command,\n    stdout: &#x27;&#x27;,\n    stderr: &#x27;/bin/sh: 1: asdf: not found&#x27;,\n    return_value: -1,\n    successful: false\n};\nconst os = process.platform;\nif (os === &#x27;darwin&#x27; || os === &#x27;win32&#x27;) {\n    expected_result.stderr = &#x27;&#x27;;\n    result.stderr = &#x27;&#x27;;\n}\n(0, assert_1.deepEqual)(result, expected_result);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;3c7bf551-1c68-42c6-9dbd-d6d80ae5b2e6&quot;,&quot;parentUUID&quot;:&quot;61a82323-ead8-486c-8453-87829bf0b86f&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;9a00e207-bc65-4419-bf85-6b925b55359a&quot;,&quot;3c7bf551-1c68-42c6-9dbd-d6d80ae5b2e6&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:23,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;bf8d4e53-7de1-43a8-9725-396ceca23d81&quot;,&quot;title&quot;:&quot;Test utils&quot;,&quot;fullFile&quot;:&quot;D:\\a\\colibri2\\colibri2\\tests\\process\\process.spec.ts&quot;,&quot;file&quot;:&quot;\\tests\\process\\process.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check create temporal file&quot;,&quot;fullTitle&quot;:&quot;Test utils Check create temporal file&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const expected_text = \&quot;sample of text\&quot;;\nconst tmp_file_path = await (0, utils_1.create_temp_file)(expected_text);\nconst fs = require(&#x27;fs&#x27;);\nconst current_text = fs.readFileSync(tmp_file_path);\n(0, assert_1.equal)(current_text, expected_text);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;44e160a4-0e4b-453a-aaa7-52da79509d14&quot;,&quot;parentUUID&quot;:&quot;bf8d4e53-7de1-43a8-9725-396ceca23d81&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;44e160a4-0e4b-453a-aaa7-52da79509d14&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:1,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;31156617-6374-4985-b53a-2aeb080892ca&quot;,&quot;title&quot;:&quot;Test Python utils&quot;,&quot;fullFile&quot;:&quot;D:\\a\\colibri2\\colibri2\\tests\\process\\python.spec.ts&quot;,&quot;file&quot;:&quot;\\tests\\process\\python.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check get_python3_path in system path&quot;,&quot;fullTitle&quot;:&quot;Test Python utils Check get_python3_path in system path&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:91,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const opt = {\n    path: \&quot;\&quot;\n};\nconst result = await python.get_python_path(opt);\ncheck_python_system_path(result.python_path);\n(0, assert_1.equal)(result.successful, true);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;aa59a11a-3e0d-4284-91e5-43b53aaeef22&quot;,&quot;parentUUID&quot;:&quot;31156617-6374-4985-b53a-2aeb080892ca&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check get_python3_path in custom path&quot;,&quot;fullTitle&quot;:&quot;Test Python utils Check get_python3_path in custom path&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:83,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;this.timeout(5000);\nconst opt = {\n    path: \&quot;/usr/bin/python3\&quot;\n};\nconst system_os = (0, utils_1.get_os)();\nif (system_os === common.OS.MAC) {\n    opt.path = \&quot;/usr/local/opt/python@3.9/bin/python3.9\&quot;;\n}\nelse if (system_os === common.OS.WINDOWS) {\n    opt.path = \&quot;C:\\\\hostedtoolcache\\\\windows\\\\Python\\\\3.9.13\\\\x64\\\\python3.exe\&quot;;\n}\nconst result = await python.get_python_path(opt);\ncheck_python_system_path(result.python_path);\n(0, assert_1.equal)(result.successful, true);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;2bcf5b28-e6c1-4ff4-ae2b-2143775abf73&quot;,&quot;parentUUID&quot;:&quot;31156617-6374-4985-b53a-2aeb080892ca&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check get_python3_path in a bad custom path &quot;,&quot;fullTitle&quot;:&quot;Test Python utils Check get_python3_path in a bad custom path &quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:115,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const opt = {\n    path: \&quot;/usr/bin/python999\&quot;\n};\nconst result = await python.get_python_path(opt);\ncheck_python_system_path(result.python_path);\n(0, assert_1.equal)(result.successful, true);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;0e681da3-608b-4765-9506-92fd66acfbf1&quot;,&quot;parentUUID&quot;:&quot;31156617-6374-4985-b53a-2aeb080892ca&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check python3 package and true&quot;,&quot;fullTitle&quot;:&quot;Test Python utils Check python3 package and true&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:153,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const package_name = &#x27;time&#x27;;\nconst opt = {\n    path: \&quot;/usr/bin/python\&quot;\n};\nconst result_path = await python.get_python_path(opt);\nconst result = await python.check_python_package(result_path.python_path, package_name);\n(0, assert_1.equal)(result, true);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;99824742-a198-40ab-8741-a8ae1eae04ef&quot;,&quot;parentUUID&quot;:&quot;31156617-6374-4985-b53a-2aeb080892ca&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check python3 package and false&quot;,&quot;fullTitle&quot;:&quot;Test Python utils Check python3 package and false&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:202,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const package_name = &#x27;time1234&#x27;;\nconst opt = {\n    path: \&quot;/usr/bin/python\&quot;\n};\nconst result_path = await python.get_python_path(opt);\nconst result = await python.check_python_package(result_path.python_path, package_name);\n(0, assert_1.equal)(result, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;9a3124f6-5337-4f39-928e-88efbaf70eb3&quot;,&quot;parentUUID&quot;:&quot;31156617-6374-4985-b53a-2aeb080892ca&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check python3 package list and true&quot;,&quot;fullTitle&quot;:&quot;Test Python utils Check python3 package list and true&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:196,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const package_name = [&#x27;time&#x27;, &#x27;os&#x27;];\nconst opt = {\n    path: \&quot;/usr/bin/python\&quot;\n};\nconst result_path = await python.get_python_path(opt);\nconst result = await python.check_python_package_list(result_path.python_path, package_name);\n(0, assert_1.equal)(result, true);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;4cc1a084-aaab-4591-99dd-00cb7eea0975&quot;,&quot;parentUUID&quot;:&quot;31156617-6374-4985-b53a-2aeb080892ca&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check python3 package list and false&quot;,&quot;fullTitle&quot;:&quot;Test Python utils Check python3 package list and false&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:195,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const package_name = [&#x27;time&#x27;, &#x27;os123&#x27;];\nconst opt = {\n    path: \&quot;/usr/bin/python\&quot;\n};\nconst result_path = await python.get_python_path(opt);\nconst result = await python.check_python_package_list(result_path.python_path, package_name);\n(0, assert_1.equal)(result, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;e6b14cee-7178-4acc-b2b1-420c528d2dd2&quot;,&quot;parentUUID&quot;:&quot;31156617-6374-4985-b53a-2aeb080892ca&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;aa59a11a-3e0d-4284-91e5-43b53aaeef22&quot;,&quot;2bcf5b28-e6c1-4ff4-ae2b-2143775abf73&quot;,&quot;0e681da3-608b-4765-9506-92fd66acfbf1&quot;,&quot;99824742-a198-40ab-8741-a8ae1eae04ef&quot;,&quot;9a3124f6-5337-4f39-928e-88efbaf70eb3&quot;,&quot;4cc1a084-aaab-4591-99dd-00cb7eea0975&quot;,&quot;e6b14cee-7178-4acc-b2b1-420c528d2dd2&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:1035,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;9af1c64a-4ad7-49cd-9366-5c15e39cfe9b&quot;,&quot;title&quot;:&quot;Check template VHDL element&quot;,&quot;fullFile&quot;:&quot;D:\\a\\colibri2\\colibri2\\tests\\template\\template.spec.ts&quot;,&quot;file&quot;:&quot;\\tests\\template\\template.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check cocotb&quot;,&quot;fullTitle&quot;:&quot;Check template VHDL element Check cocotb&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:35,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;let code_hdl = verilog_code;\nif (language === general_1.HDL_LANG.VHDL) {\n    code_hdl = vhdl_code;\n}\nconst options = {\n    header_file_path: \&quot;\&quot;,\n    indent_char: \&quot;  \&quot;\n};\nconst template_manager = await generate_template_manager(language);\nconst template = await template_manager.generate(code_hdl, template_type, options);\nconst output_path = paht_lib.join(C_OUTPUT_BASE_PATH, `${language}_${template_type}.${language}`);\nfs.writeFileSync(output_path, template);\n//Get exepcted template\nconst input_path = paht_lib.join(__dirname, &#x27;expected&#x27;, `${language}_${template_type}.${language}`);\nconst expected = fs.readFileSync(input_path);\n(0, assert_1.equal)(template, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;6e8f2dc3-e397-463f-97fc-196501400133&quot;,&quot;parentUUID&quot;:&quot;9af1c64a-4ad7-49cd-9366-5c15e39cfe9b&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check testbench_normal&quot;,&quot;fullTitle&quot;:&quot;Check template VHDL element Check testbench_normal&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:33,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;let code_hdl = verilog_code;\nif (language === general_1.HDL_LANG.VHDL) {\n    code_hdl = vhdl_code;\n}\nconst options = {\n    header_file_path: \&quot;\&quot;,\n    indent_char: \&quot;  \&quot;\n};\nconst template_manager = await generate_template_manager(language);\nconst template = await template_manager.generate(code_hdl, template_type, options);\nconst output_path = paht_lib.join(C_OUTPUT_BASE_PATH, `${language}_${template_type}.${language}`);\nfs.writeFileSync(output_path, template);\n//Get exepcted template\nconst input_path = paht_lib.join(__dirname, &#x27;expected&#x27;, `${language}_${template_type}.${language}`);\nconst expected = fs.readFileSync(input_path);\n(0, assert_1.equal)(template, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;42516437-926b-4f74-a032-23ccca1bdd21&quot;,&quot;parentUUID&quot;:&quot;9af1c64a-4ad7-49cd-9366-5c15e39cfe9b&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check testbench_vunit&quot;,&quot;fullTitle&quot;:&quot;Check template VHDL element Check testbench_vunit&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:27,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;let code_hdl = verilog_code;\nif (language === general_1.HDL_LANG.VHDL) {\n    code_hdl = vhdl_code;\n}\nconst options = {\n    header_file_path: \&quot;\&quot;,\n    indent_char: \&quot;  \&quot;\n};\nconst template_manager = await generate_template_manager(language);\nconst template = await template_manager.generate(code_hdl, template_type, options);\nconst output_path = paht_lib.join(C_OUTPUT_BASE_PATH, `${language}_${template_type}.${language}`);\nfs.writeFileSync(output_path, template);\n//Get exepcted template\nconst input_path = paht_lib.join(__dirname, &#x27;expected&#x27;, `${language}_${template_type}.${language}`);\nconst expected = fs.readFileSync(input_path);\n(0, assert_1.equal)(template, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;5a4ce771-7a66-48ce-9779-037f7feab6ee&quot;,&quot;parentUUID&quot;:&quot;9af1c64a-4ad7-49cd-9366-5c15e39cfe9b&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check hdl_element_component&quot;,&quot;fullTitle&quot;:&quot;Check template VHDL element Check hdl_element_component&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:26,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;let code_hdl = verilog_code;\nif (language === general_1.HDL_LANG.VHDL) {\n    code_hdl = vhdl_code;\n}\nconst options = {\n    header_file_path: \&quot;\&quot;,\n    indent_char: \&quot;  \&quot;\n};\nconst template_manager = await generate_template_manager(language);\nconst template = await template_manager.generate(code_hdl, template_type, options);\nconst output_path = paht_lib.join(C_OUTPUT_BASE_PATH, `${language}_${template_type}.${language}`);\nfs.writeFileSync(output_path, template);\n//Get exepcted template\nconst input_path = paht_lib.join(__dirname, &#x27;expected&#x27;, `${language}_${template_type}.${language}`);\nconst expected = fs.readFileSync(input_path);\n(0, assert_1.equal)(template, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;cf6d9fec-ff88-4e3a-b237-5eb1b4fe4d28&quot;,&quot;parentUUID&quot;:&quot;9af1c64a-4ad7-49cd-9366-5c15e39cfe9b&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check hdl_element_instance_vhdl_new&quot;,&quot;fullTitle&quot;:&quot;Check template VHDL element Check hdl_element_instance_vhdl_new&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:23,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;let code_hdl = verilog_code;\nif (language === general_1.HDL_LANG.VHDL) {\n    code_hdl = vhdl_code;\n}\nconst options = {\n    header_file_path: \&quot;\&quot;,\n    indent_char: \&quot;  \&quot;\n};\nconst template_manager = await generate_template_manager(language);\nconst template = await template_manager.generate(code_hdl, template_type, options);\nconst output_path = paht_lib.join(C_OUTPUT_BASE_PATH, `${language}_${template_type}.${language}`);\nfs.writeFileSync(output_path, template);\n//Get exepcted template\nconst input_path = paht_lib.join(__dirname, &#x27;expected&#x27;, `${language}_${template_type}.${language}`);\nconst expected = fs.readFileSync(input_path);\n(0, assert_1.equal)(template, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;ed327a88-d04f-46af-8806-a554529c5587&quot;,&quot;parentUUID&quot;:&quot;9af1c64a-4ad7-49cd-9366-5c15e39cfe9b&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check hdl_element_instance&quot;,&quot;fullTitle&quot;:&quot;Check template VHDL element Check hdl_element_instance&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:26,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;let code_hdl = verilog_code;\nif (language === general_1.HDL_LANG.VHDL) {\n    code_hdl = vhdl_code;\n}\nconst options = {\n    header_file_path: \&quot;\&quot;,\n    indent_char: \&quot;  \&quot;\n};\nconst template_manager = await generate_template_manager(language);\nconst template = await template_manager.generate(code_hdl, template_type, options);\nconst output_path = paht_lib.join(C_OUTPUT_BASE_PATH, `${language}_${template_type}.${language}`);\nfs.writeFileSync(output_path, template);\n//Get exepcted template\nconst input_path = paht_lib.join(__dirname, &#x27;expected&#x27;, `${language}_${template_type}.${language}`);\nconst expected = fs.readFileSync(input_path);\n(0, assert_1.equal)(template, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;d5dad150-c4e3-43e3-8a3f-2b712c2fee02&quot;,&quot;parentUUID&quot;:&quot;9af1c64a-4ad7-49cd-9366-5c15e39cfe9b&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check hdl_element_signal&quot;,&quot;fullTitle&quot;:&quot;Check template VHDL element Check hdl_element_signal&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:25,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;let code_hdl = verilog_code;\nif (language === general_1.HDL_LANG.VHDL) {\n    code_hdl = vhdl_code;\n}\nconst options = {\n    header_file_path: \&quot;\&quot;,\n    indent_char: \&quot;  \&quot;\n};\nconst template_manager = await generate_template_manager(language);\nconst template = await template_manager.generate(code_hdl, template_type, options);\nconst output_path = paht_lib.join(C_OUTPUT_BASE_PATH, `${language}_${template_type}.${language}`);\nfs.writeFileSync(output_path, template);\n//Get exepcted template\nconst input_path = paht_lib.join(__dirname, &#x27;expected&#x27;, `${language}_${template_type}.${language}`);\nconst expected = fs.readFileSync(input_path);\n(0, assert_1.equal)(template, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;88c9bc31-50e0-4995-9e05-ae923e4e5f62&quot;,&quot;parentUUID&quot;:&quot;9af1c64a-4ad7-49cd-9366-5c15e39cfe9b&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check hdl_element_mix_component&quot;,&quot;fullTitle&quot;:&quot;Check template VHDL element Check hdl_element_mix_component&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:25,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;let code_hdl = verilog_code;\nif (language === general_1.HDL_LANG.VHDL) {\n    code_hdl = vhdl_code;\n}\nconst options = {\n    header_file_path: \&quot;\&quot;,\n    indent_char: \&quot;  \&quot;\n};\nconst template_manager = await generate_template_manager(language);\nconst template = await template_manager.generate(code_hdl, template_type, options);\nconst output_path = paht_lib.join(C_OUTPUT_BASE_PATH, `${language}_${template_type}.${language}`);\nfs.writeFileSync(output_path, template);\n//Get exepcted template\nconst input_path = paht_lib.join(__dirname, &#x27;expected&#x27;, `${language}_${template_type}.${language}`);\nconst expected = fs.readFileSync(input_path);\n(0, assert_1.equal)(template, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;eab9913e-fed1-444b-bafd-d902f8bd5664&quot;,&quot;parentUUID&quot;:&quot;9af1c64a-4ad7-49cd-9366-5c15e39cfe9b&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;6e8f2dc3-e397-463f-97fc-196501400133&quot;,&quot;42516437-926b-4f74-a032-23ccca1bdd21&quot;,&quot;5a4ce771-7a66-48ce-9779-037f7feab6ee&quot;,&quot;cf6d9fec-ff88-4e3a-b237-5eb1b4fe4d28&quot;,&quot;ed327a88-d04f-46af-8806-a554529c5587&quot;,&quot;d5dad150-c4e3-43e3-8a3f-2b712c2fee02&quot;,&quot;88c9bc31-50e0-4995-9e05-ae923e4e5f62&quot;,&quot;eab9913e-fed1-444b-bafd-d902f8bd5664&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:220,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;8dfa455d-dcbc-4356-865f-0a9f8fced098&quot;,&quot;title&quot;:&quot;Check get language&quot;,&quot;fullFile&quot;:&quot;D:\\a\\colibri2\\colibri2\\tests\\utils\\hdl_utils.spec.ts&quot;,&quot;file&quot;:&quot;\\tests\\utils\\hdl_utils.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;From path Verilog&quot;,&quot;fullTitle&quot;:&quot;Check get language From path Verilog&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const path_dummy = &#x27;/home/user/file.v&#x27;;\nconst lang_expected = general_1.HDL_LANG.VERILOG;\nconst lang_current = hdl_utils.get_lang_from_path(path_dummy);\n(0, assert_1.equal)(lang_current, lang_expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;3d907f9d-e476-49dd-bbf8-a8a41a8b304f&quot;,&quot;parentUUID&quot;:&quot;8dfa455d-dcbc-4356-865f-0a9f8fced098&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;From path SystemVerilog&quot;,&quot;fullTitle&quot;:&quot;Check get language From path SystemVerilog&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const path_dummy = &#x27;/home/user/file.sv&#x27;;\nconst lang_expected = general_1.HDL_LANG.SYSTEMVERILOG;\nconst lang_current = hdl_utils.get_lang_from_path(path_dummy);\n(0, assert_1.equal)(lang_current, lang_expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;bd9cfa80-022e-41f6-b95a-7a7d702e98a9&quot;,&quot;parentUUID&quot;:&quot;8dfa455d-dcbc-4356-865f-0a9f8fced098&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;From path VHDL&quot;,&quot;fullTitle&quot;:&quot;Check get language From path VHDL&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const path_dummy = &#x27;/home/user/file.vhd&#x27;;\nconst lang_expected = general_1.HDL_LANG.VHDL;\nconst lang_current = hdl_utils.get_lang_from_path(path_dummy);\n(0, assert_1.equal)(lang_current, lang_expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;36f74313-eaa6-468d-b5a5-1445332bc34c&quot;,&quot;parentUUID&quot;:&quot;8dfa455d-dcbc-4356-865f-0a9f8fced098&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;From path NONE&quot;,&quot;fullTitle&quot;:&quot;Check get language From path NONE&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const path_dummy = &#x27;/home/user/file.txt&#x27;;\nconst lang_expected = general_1.HDL_LANG.NONE;\nconst lang_current = hdl_utils.get_lang_from_path(path_dummy);\n(0, assert_1.equal)(lang_current, lang_expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;edf2ceec-6e84-4a8c-81aa-142d9bc6ff75&quot;,&quot;parentUUID&quot;:&quot;8dfa455d-dcbc-4356-865f-0a9f8fced098&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;3d907f9d-e476-49dd-bbf8-a8a41a8b304f&quot;,&quot;bd9cfa80-022e-41f6-b95a-7a7d702e98a9&quot;,&quot;36f74313-eaa6-468d-b5a5-1445332bc34c&quot;,&quot;edf2ceec-6e84-4a8c-81aa-142d9bc6ff75&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:1,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;a21aecb4-d145-413a-bab8-c73c35e9b23c&quot;,&quot;title&quot;:&quot;Check remove comments&quot;,&quot;fullFile&quot;:&quot;D:\\a\\colibri2\\colibri2\\tests\\utils\\hdl_utils.spec.ts&quot;,&quot;file&quot;:&quot;\\tests\\utils\\hdl_utils.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Remove comments VHDL&quot;,&quot;fullTitle&quot;:&quot;Check remove comments Remove comments VHDL&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = `\n-- One line comment\n-- One line comment 2\nTest no comment\n/* multiline\ncomment\nexample*/\nTest no comment 2`;\n// eslint-disable-next-line max-len\nconst code_expected = \&quot;\\n                   \\n                     \\nTest no comment\\n/           \\n       \\n         \\nTest no comment 2\&quot;;\nconst code_current = hdl_utils.remove_comments_vhdl(code_dummy);\n(0, assert_1.equal)(code_current, code_expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;f1151c9f-6366-4e06-a7ce-d663e7605653&quot;,&quot;parentUUID&quot;:&quot;a21aecb4-d145-413a-bab8-c73c35e9b23c&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Remove comments Verilog&quot;,&quot;fullTitle&quot;:&quot;Check remove comments Remove comments Verilog&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = `\n// One line comment\n// One line comment 2\nTest no comment\n/* multiline\ncomment\nexample*/\nTest no comment 2`;\n// eslint-disable-next-line max-len\nconst code_expected = \&quot;\\n                   \\n                     \\nTest no comment\\n            \\n       \\n         \\nTest no comment 2\&quot;;\nconst code_current = hdl_utils.remove_comments_verilog(code_dummy);\n(0, assert_1.equal)(code_current, code_expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;e0916df0-8caf-4c32-8c5d-e6e333ad79be&quot;,&quot;parentUUID&quot;:&quot;a21aecb4-d145-413a-bab8-c73c35e9b23c&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;f1151c9f-6366-4e06-a7ce-d663e7605653&quot;,&quot;e0916df0-8caf-4c32-8c5d-e6e333ad79be&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;2d260a4b-7195-4364-ba00-ea071b043938&quot;,&quot;title&quot;:&quot;Check get top level with regex&quot;,&quot;fullFile&quot;:&quot;D:\\a\\colibri2\\colibri2\\tests\\utils\\hdl_utils.spec.ts&quot;,&quot;file&quot;:&quot;\\tests\\utils\\hdl_utils.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;From VHDL code&quot;,&quot;fullTitle&quot;:&quot;Check get top level with regex From VHDL code&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;it(`Get top level VHDL`, async function () {\n    const code_dummy = `\n    library ieee;\n    use ieee.std_logic_1164.all;\n    use ieee.numeric_std.all;\n    entity test_entity_name is\n    generic (\n        a : integer;\n        b : unsigned;\n        c : signed;\n        d : std_logic;\n        e : std_logic_vector;\n        f : std_logic_vector(5 downto 0)\n      );\n    port(\n      g : in std_logic;\n      h : out std_logic;\n      i : inout std_logic\n    );\n    end test_entity_name;  \n    architecture e_arch of test_entity_name is\n    begin \n    end e_arch;\n    `;\n    const expected = &#x27;test_entity_name&#x27;;\n    const current = await hdl_utils.get_toplevel(code_dummy, general_1.HDL_LANG.VHDL);\n    (0, assert_1.equal)(current, expected);\n});\nit(`Get top level Verilog`, async function () {\n    const code_dummy = `\n    module test_entity_name2 \n        #(\n            parameter a=8,\n            parameter b=9,\n            parameter c=10, d=11\n        )\n        (\n            input e,\n            output f,\n            input reg g,\n            input wire h,\n            input reg [7:0] i, j,\n            input wire [9:0] k,\n            output wire [9:0] l\n        );  \n    \n        function [7:0] sum;  \n            input [7:0] a, b;  \n            begin  \n                sum = a + b;  \n            end  \n        endfunction\n    \n        wire m;\n        wire n, p;\n        reg [1:0] q;\n    \n        localparam r = 2;\n    \n        always @(posedge a) begin : label_0\n        end\n    \n        always_comb begin\n        end\n    \n        always_ff begin : label_1\n        end\n    \n        always_latch begin\n        end\n    \n        test_entity_name \n        #(\n          .a(a ),\n          .b(b ),\n          .c(c ),\n          .d (d )\n        )\n        test_entity_name_dut (\n          .e (e ),\n          .f (f ),\n          .g (g ),\n          .h (h ),\n          .i (i ),\n          .j (j ),\n          .k (k ),\n          .l  ( l)\n        );\n      \n    endmodule\n    `;\n    const expected = &#x27;test_entity_name2&#x27;;\n    const current = await hdl_utils.get_toplevel(code_dummy, general_1.HDL_LANG.VERILOG);\n    (0, assert_1.equal)(current, expected);\n});&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;59b4d60d-4096-447b-bfc4-f91664cf8f65&quot;,&quot;parentUUID&quot;:&quot;2d260a4b-7195-4364-ba00-ea071b043938&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;59b4d60d-4096-447b-bfc4-f91664cf8f65&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:1,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;6cc395c3-4c78-46cf-8a0b-86b88053d25e&quot;,&quot;title&quot;:&quot;Check hover VHDL&quot;,&quot;fullFile&quot;:&quot;D:\\a\\colibri2\\colibri2\\tests\\utils\\number.spec.ts&quot;,&quot;file&quot;:&quot;\\tests\\utils\\number.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Binary unsigned&quot;,&quot;fullTitle&quot;:&quot;Check hover VHDL Binary unsigned&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = &#x27;\&quot;0011\&quot;&#x27;;\nconst expected_number = {\n    signed_n: 0,\n    unsigned_n: 3,\n    is_multi: false,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;dc49ae6e-f023-4b06-bc6f-2f45de548682&quot;,&quot;parentUUID&quot;:&quot;6cc395c3-4c78-46cf-8a0b-86b88053d25e&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Binary unsigned or signed&quot;,&quot;fullTitle&quot;:&quot;Check hover VHDL Binary unsigned or signed&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = &#x27;\&quot;1101\&quot;&#x27;;\nconst expected_number = {\n    signed_n: -3,\n    unsigned_n: 13,\n    is_multi: true,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;091b0be3-d561-4adf-8f62-843ff862761a&quot;,&quot;parentUUID&quot;:&quot;6cc395c3-4c78-46cf-8a0b-86b88053d25e&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Binary unsigned or signed with separator&quot;,&quot;fullTitle&quot;:&quot;Check hover VHDL Binary unsigned or signed with separator&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = &#x27;\&quot;1_10_0\&quot;&#x27;;\nconst expected_number = {\n    signed_n: -4,\n    unsigned_n: 12,\n    is_multi: true,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;8669cc8a-1060-441f-b241-3b30f3970b15&quot;,&quot;parentUUID&quot;:&quot;6cc395c3-4c78-46cf-8a0b-86b88053d25e&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Hexadeximal unsigned&quot;,&quot;fullTitle&quot;:&quot;Check hover VHDL Hexadeximal unsigned&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = &#x27;x\&quot;0aB0\&quot;&#x27;;\nconst expected_number = {\n    signed_n: 0,\n    unsigned_n: 2736,\n    is_multi: false,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;68c441b5-7ebe-4a9a-8f95-3e4d5e1300fd&quot;,&quot;parentUUID&quot;:&quot;6cc395c3-4c78-46cf-8a0b-86b88053d25e&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Hexadeximal unsigned or signed&quot;,&quot;fullTitle&quot;:&quot;Check hover VHDL Hexadeximal unsigned or signed&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = &#x27;x\&quot;aaB0\&quot;&#x27;;\nconst expected_number = {\n    signed_n: -21840,\n    unsigned_n: 43696,\n    is_multi: true,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;f6bfc43e-8fd2-49e9-9c10-3c5b1d26a793&quot;,&quot;parentUUID&quot;:&quot;6cc395c3-4c78-46cf-8a0b-86b88053d25e&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Hexadeximal unsigned or signed with separator&quot;,&quot;fullTitle&quot;:&quot;Check hover VHDL Hexadeximal unsigned or signed with separator&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = &#x27;x\&quot;a_a_b0\&quot;&#x27;;\nconst expected_number = {\n    signed_n: -21840,\n    unsigned_n: 43696,\n    is_multi: true,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;a2f8adef-9a24-457d-82ca-cd25c9754699&quot;,&quot;parentUUID&quot;:&quot;6cc395c3-4c78-46cf-8a0b-86b88053d25e&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Octal unsigned&quot;,&quot;fullTitle&quot;:&quot;Check hover VHDL Octal unsigned&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = &#x27;o\&quot;0175\&quot;&#x27;;\nconst expected_number = {\n    signed_n: 0,\n    unsigned_n: 125,\n    is_multi: false,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;97d0370c-1b28-4cc9-9830-a5035e840c6e&quot;,&quot;parentUUID&quot;:&quot;6cc395c3-4c78-46cf-8a0b-86b88053d25e&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Octal unsigned or signed&quot;,&quot;fullTitle&quot;:&quot;Check hover VHDL Octal unsigned or signed&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = &#x27;O\&quot;232\&quot;&#x27;;\nconst expected_number = {\n    signed_n: -102,\n    unsigned_n: 154,\n    is_multi: true,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;9c064efd-b0ef-4392-89fb-085350a36cd0&quot;,&quot;parentUUID&quot;:&quot;6cc395c3-4c78-46cf-8a0b-86b88053d25e&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Octal unsigned or signed with separator&quot;,&quot;fullTitle&quot;:&quot;Check hover VHDL Octal unsigned or signed with separator&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = &#x27;o\&quot;2_3_2\&quot;&#x27;;\nconst expected_number = {\n    signed_n: -102,\n    unsigned_n: 154,\n    is_multi: true,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;55ec1f0e-7950-4a6b-a4cc-d1bffea7f50c&quot;,&quot;parentUUID&quot;:&quot;6cc395c3-4c78-46cf-8a0b-86b88053d25e&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;dc49ae6e-f023-4b06-bc6f-2f45de548682&quot;,&quot;091b0be3-d561-4adf-8f62-843ff862761a&quot;,&quot;8669cc8a-1060-441f-b241-3b30f3970b15&quot;,&quot;68c441b5-7ebe-4a9a-8f95-3e4d5e1300fd&quot;,&quot;f6bfc43e-8fd2-49e9-9c10-3c5b1d26a793&quot;,&quot;a2f8adef-9a24-457d-82ca-cd25c9754699&quot;,&quot;97d0370c-1b28-4cc9-9830-a5035e840c6e&quot;,&quot;9c064efd-b0ef-4392-89fb-085350a36cd0&quot;,&quot;55ec1f0e-7950-4a6b-a4cc-d1bffea7f50c&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:3,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;486c84ba-6688-4010-8db6-a279bfb34376&quot;,&quot;title&quot;:&quot;Check hover Verilog&quot;,&quot;fullFile&quot;:&quot;D:\\a\\colibri2\\colibri2\\tests\\utils\\number.spec.ts&quot;,&quot;file&quot;:&quot;\\tests\\utils\\number.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Binary unsigned&quot;,&quot;fullTitle&quot;:&quot;Check hover Verilog Binary unsigned&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = \&quot;4&#x27;b0011&#x27;\&quot;;\nconst expected_number = {\n    signed_n: 0,\n    unsigned_n: 3,\n    is_multi: false,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;37df1f52-89a4-401d-81e6-14e258899443&quot;,&quot;parentUUID&quot;:&quot;486c84ba-6688-4010-8db6-a279bfb34376&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Binary unsigned or signed&quot;,&quot;fullTitle&quot;:&quot;Check hover Verilog Binary unsigned or signed&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = \&quot;4&#x27;b1101&#x27;\&quot;;\nconst expected_number = {\n    signed_n: -3,\n    unsigned_n: 13,\n    is_multi: true,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;0a65548b-306b-4bff-965f-a865ada9882d&quot;,&quot;parentUUID&quot;:&quot;486c84ba-6688-4010-8db6-a279bfb34376&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Binary unsigned or signed with separator&quot;,&quot;fullTitle&quot;:&quot;Check hover Verilog Binary unsigned or signed with separator&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = \&quot;4&#x27;b1_10_0&#x27;\&quot;;\nconst expected_number = {\n    signed_n: -4,\n    unsigned_n: 12,\n    is_multi: true,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;b2e5894d-d4cf-42b0-a324-37cfe1f93ca2&quot;,&quot;parentUUID&quot;:&quot;486c84ba-6688-4010-8db6-a279bfb34376&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Hexadeximal unsigned&quot;,&quot;fullTitle&quot;:&quot;Check hover Verilog Hexadeximal unsigned&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = \&quot;4&#x27;h0aB0&#x27;\&quot;;\nconst expected_number = {\n    signed_n: 0,\n    unsigned_n: 2736,\n    is_multi: false,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;34b457d6-1435-4061-a0f4-2741b43d0a4b&quot;,&quot;parentUUID&quot;:&quot;486c84ba-6688-4010-8db6-a279bfb34376&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Hexadeximal unsigned or signed&quot;,&quot;fullTitle&quot;:&quot;Check hover Verilog Hexadeximal unsigned or signed&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = \&quot;4&#x27;haaB0&#x27;\&quot;;\nconst expected_number = {\n    signed_n: -21840,\n    unsigned_n: 43696,\n    is_multi: true,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;0cc203e6-1486-49dd-b6a2-40d2ca90fed2&quot;,&quot;parentUUID&quot;:&quot;486c84ba-6688-4010-8db6-a279bfb34376&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Hexadeximal unsigned or signed with separator&quot;,&quot;fullTitle&quot;:&quot;Check hover Verilog Hexadeximal unsigned or signed with separator&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = \&quot;4&#x27;ha_a_b0&#x27;\&quot;;\nconst expected_number = {\n    signed_n: -21840,\n    unsigned_n: 43696,\n    is_multi: true,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;94830aa2-338f-4793-a3a3-48d5823c13a6&quot;,&quot;parentUUID&quot;:&quot;486c84ba-6688-4010-8db6-a279bfb34376&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Octal unsigned&quot;,&quot;fullTitle&quot;:&quot;Check hover Verilog Octal unsigned&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = \&quot;4&#x27;o0175&#x27;\&quot;;\nconst expected_number = {\n    signed_n: 0,\n    unsigned_n: 125,\n    is_multi: false,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;c2403c0f-7808-4ae5-a3ad-467465dbaa98&quot;,&quot;parentUUID&quot;:&quot;486c84ba-6688-4010-8db6-a279bfb34376&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Octal unsigned or signed&quot;,&quot;fullTitle&quot;:&quot;Check hover Verilog Octal unsigned or signed&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = \&quot;4&#x27;o232&#x27;\&quot;;\nconst expected_number = {\n    signed_n: -102,\n    unsigned_n: 154,\n    is_multi: true,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;7c9ca269-8615-4235-934e-461fe6db682a&quot;,&quot;parentUUID&quot;:&quot;486c84ba-6688-4010-8db6-a279bfb34376&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Octal unsigned or signed with separator&quot;,&quot;fullTitle&quot;:&quot;Check hover Verilog Octal unsigned or signed with separator&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = \&quot;4&#x27;o2_3_2&#x27;\&quot;;\nconst expected_number = {\n    signed_n: -102,\n    unsigned_n: 154,\n    is_multi: true,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;99681804-b8be-4930-88c1-cec48d5dbb50&quot;,&quot;parentUUID&quot;:&quot;486c84ba-6688-4010-8db6-a279bfb34376&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;37df1f52-89a4-401d-81e6-14e258899443&quot;,&quot;0a65548b-306b-4bff-965f-a865ada9882d&quot;,&quot;b2e5894d-d4cf-42b0-a324-37cfe1f93ca2&quot;,&quot;34b457d6-1435-4061-a0f4-2741b43d0a4b&quot;,&quot;0cc203e6-1486-49dd-b6a2-40d2ca90fed2&quot;,&quot;94830aa2-338f-4793-a3a3-48d5823c13a6&quot;,&quot;c2403c0f-7808-4ae5-a3ad-467465dbaa98&quot;,&quot;7c9ca269-8615-4235-934e-461fe6db682a&quot;,&quot;99681804-b8be-4930-88c1-cec48d5dbb50&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:2,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000}],&quot;passes&quot;:[],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[&quot;a796ccff-2582-4fe7-ac56-8bcc94f48e21&quot;,&quot;8e10bcd1-8b03-4f84-8064-42aa9f55fcab&quot;],&quot;duration&quot;:0,&quot;root&quot;:true,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000}],&quot;meta&quot;:{&quot;mocha&quot;:{&quot;version&quot;:&quot;9.2.2&quot;},&quot;mochawesome&quot;:{&quot;options&quot;:{&quot;quiet&quot;:false,&quot;reportFilename&quot;:&quot;mochawesome&quot;,&quot;saveHtml&quot;:true,&quot;saveJson&quot;:true,&quot;consoleReporter&quot;:&quot;spec&quot;,&quot;useInlineDiffs&quot;:false,&quot;code&quot;:true},&quot;version&quot;:&quot;7.1.3&quot;},&quot;marge&quot;:{&quot;options&quot;:{&quot;id&quot;:&quot;default&quot;},&quot;version&quot;:&quot;6.2.0&quot;}}}" data-config="{&quot;reportFilename&quot;:&quot;mochawesome&quot;,&quot;reportDir&quot;:&quot;mochawesome-report&quot;,&quot;reportTitle&quot;:&quot;colibri2&quot;,&quot;reportPageTitle&quot;:&quot;Mochawesome Report&quot;,&quot;inline&quot;:false,&quot;inlineAssets&quot;:false,&quot;cdn&quot;:false,&quot;charts&quot;:false,&quot;enableCharts&quot;:false,&quot;code&quot;:true,&quot;enableCode&quot;:true,&quot;autoOpen&quot;:false,&quot;overwrite&quot;:true,&quot;timestamp&quot;:false,&quot;ts&quot;:false,&quot;showPassed&quot;:true,&quot;showFailed&quot;:true,&quot;showPending&quot;:true,&quot;showSkipped&quot;:false,&quot;showHooks&quot;:&quot;failed&quot;,&quot;saveJson&quot;:true,&quot;saveHtml&quot;:true,&quot;dev&quot;:false,&quot;assetsDir&quot;:&quot;mochawesome-report\\assets&quot;,&quot;jsonFile&quot;:&quot;D:\\a\\colibri2\\colibri2\\mochawesome-report\\mochawesome.json&quot;,&quot;htmlFile&quot;:&quot;D:\\a\\colibri2\\colibri2\\mochawesome-report\\mochawesome.html&quot;}"><div id="report"></div><script src="assets\app.js"></script></body></html>