This is a VS code extension for the [DigitalJS](https://github.com/tilk/digitaljs)
digital logic simulator and the [yosys2digitaljs](https://github.com/tilk/yosys2digitaljs)
netlist format converter, by [Marek Materzok](http://www.tilk.eu/),
[University of Wroc≈Çaw](http://www.ii.uni.wroc.pl/).
Contributions are welcome!
This was made possible by the [Yosys](http://www.clifford.at/yosys/)
open-source hardware synthesis framework.
