Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simcpu_behav xil_defaultlib.simcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'imm' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v:54]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'offset' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'imm' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'imm' [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.insMem
WARNING: [VRFC 10-3705] select index 255 into 'target_table' is out of bounds [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/two_bit_saturating_counter.v:18]
WARNING: [VRFC 10-3705] select index 255 into 'state_table' is out of bounds [C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/two_bit_saturating_counter.v:17]
Compiling module xil_defaultlib.two_bit_saturating_counter
Compiling module xil_defaultlib.sign_extend_imm
Compiling module xil_defaultlib.sign_extend_offset
Compiling module xil_defaultlib.decoder_stage
Compiling module xil_defaultlib.hazard_judge
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.regbank
Compiling module xil_defaultlib.data_foward
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.complement
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.SignedDivider
Compiling module xil_defaultlib.execute_stage
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.write_back_stage
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simcpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot simcpu_behav
