{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1614309386805 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1614309386805 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 26 00:16:26 2021 " "Processing started: Fri Feb 26 00:16:26 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1614309386805 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1614309386805 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1614309386805 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1614309387036 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "i I Processor.v(7) " "Verilog HDL Declaration information at Processor.v(7): object \"i\" differs only in case from object \"I\" in the same scope" {  } { { "Processor.v" "" { Text "E:/School/AOC2/Pratica02/Processor/Processor.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614309387066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "Processor.v" "" { Text "E:/School/AOC2/Pratica02/Processor/Processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614309387067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614309387067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upcount.v 1 1 " "Found 1 design units, including 1 entities, in source file upcount.v" { { "Info" "ISGN_ENTITY_NAME" "1 upcount " "Found entity 1: upcount" {  } { { "upcount.v" "" { Text "E:/School/AOC2/Pratica02/Processor/upcount.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614309387068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614309387068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec3to8.v 1 1 " "Found 1 design units, including 1 entities, in source file dec3to8.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec3to8 " "Found entity 1: dec3to8" {  } { { "dec3to8.v" "" { Text "E:/School/AOC2/Pratica02/Processor/dec3to8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614309387069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614309387069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regn.v 1 1 " "Found 1 design units, including 1 entities, in source file regn.v" { { "Info" "ISGN_ENTITY_NAME" "1 regn " "Found entity 1: regn" {  } { { "regn.v" "" { Text "E:/School/AOC2/Pratica02/Processor/regn.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614309387071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614309387071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub.v 1 1 " "Found 1 design units, including 1 entities, in source file addsub.v" { { "Info" "ISGN_ENTITY_NAME" "1 Addsub " "Found entity 1: Addsub" {  } { { "Addsub.v" "" { Text "E:/School/AOC2/Pratica02/Processor/Addsub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614309387072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614309387072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer " "Found entity 1: Multiplexer" {  } { { "Multiplexer.v" "" { Text "E:/School/AOC2/Pratica02/Processor/Multiplexer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614309387073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614309387073 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processor " "Elaborating entity \"Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1614309387094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upcount upcount:Tstrp " "Elaborating entity \"upcount\" for hierarchy \"upcount:Tstrp\"" {  } { { "Processor.v" "Tstrp" { Text "E:/School/AOC2/Pratica02/Processor/Processor.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614309387107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn regn:reg_IR " "Elaborating entity \"regn\" for hierarchy \"regn:reg_IR\"" {  } { { "Processor.v" "reg_IR" { Text "E:/School/AOC2/Pratica02/Processor/Processor.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614309387108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn regn:reg_A " "Elaborating entity \"regn\" for hierarchy \"regn:reg_A\"" {  } { { "Processor.v" "reg_A" { Text "E:/School/AOC2/Pratica02/Processor/Processor.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614309387109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Addsub Addsub:addSub " "Elaborating entity \"Addsub\" for hierarchy \"Addsub:addSub\"" {  } { { "Processor.v" "addSub" { Text "E:/School/AOC2/Pratica02/Processor/Processor.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614309387110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer Multiplexer:mux " "Elaborating entity \"Multiplexer\" for hierarchy \"Multiplexer:mux\"" {  } { { "Processor.v" "mux" { Text "E:/School/AOC2/Pratica02/Processor/Processor.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614309387116 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Multiplexer.v(10) " "Verilog HDL Case Statement information at Multiplexer.v(10): all case item expressions in this case statement are onehot" {  } { { "Multiplexer.v" "" { Text "E:/School/AOC2/Pratica02/Processor/Multiplexer.v" 10 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1614309387117 "|Processor|Multiplexer:mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3to8 dec3to8:decX " "Elaborating entity \"dec3to8\" for hierarchy \"dec3to8:decX\"" {  } { { "Processor.v" "decX" { Text "E:/School/AOC2/Pratica02/Processor/Processor.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614309387118 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1614309387506 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/School/AOC2/Pratica02/Processor/output_files/Processor.map.smsg " "Generated suppressed messages file E:/School/AOC2/Pratica02/Processor/output_files/Processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1614309387532 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1614309387585 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614309387585 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Resetn " "No output dependent on input pin \"Resetn\"" {  } { { "Processor.v" "" { Text "E:/School/AOC2/Pratica02/Processor/Processor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614309387611 "|Processor|Resetn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Run " "No output dependent on input pin \"Run\"" {  } { { "Processor.v" "" { Text "E:/School/AOC2/Pratica02/Processor/Processor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614309387611 "|Processor|Run"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1614309387611 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "284 " "Implemented 284 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1614309387611 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1614309387611 ""} { "Info" "ICUT_CUT_TM_LCELLS" "248 " "Implemented 248 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1614309387611 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1614309387611 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4598 " "Peak virtual memory: 4598 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1614309387622 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 26 00:16:27 2021 " "Processing ended: Fri Feb 26 00:16:27 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1614309387622 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1614309387622 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1614309387622 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1614309387622 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1614309388538 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1614309388538 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 26 00:16:28 2021 " "Processing started: Fri Feb 26 00:16:28 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1614309388538 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1614309388538 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Processor -c Processor " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1614309388538 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1614309388598 ""}
{ "Info" "0" "" "Project  = Processor" {  } {  } 0 0 "Project  = Processor" 0 0 "Fitter" 0 0 1614309388598 ""}
{ "Info" "0" "" "Revision = Processor" {  } {  } 0 0 "Revision = Processor" 0 0 "Fitter" 0 0 1614309388598 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1614309388646 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Processor EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"Processor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1614309388651 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1614309388671 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1614309388671 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1614309388709 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1614309388715 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1614309389069 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1614309389069 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1614309389069 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "h:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/School/AOC2/Pratica02/Processor/" { { 0 { 0 ""} 0 348 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1614309389071 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "h:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/School/AOC2/Pratica02/Processor/" { { 0 { 0 ""} 0 349 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1614309389071 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "h:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/School/AOC2/Pratica02/Processor/" { { 0 { 0 ""} 0 350 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1614309389071 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1614309389071 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "36 36 " "No exact pin location assignment(s) for 36 pins of 36 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Resetn " "Pin Resetn not assigned to an exact location on the device" {  } { { "h:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/altera/13.0/quartus/bin64/pin_planner.ppl" { Resetn } } } { "Processor.v" "" { Text "E:/School/AOC2/Pratica02/Processor/Processor.v" 3 0 0 } } { "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Resetn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/School/AOC2/Pratica02/Processor/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614309389160 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Run " "Pin Run not assigned to an exact location on the device" {  } { { "h:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/altera/13.0/quartus/bin64/pin_planner.ppl" { Run } } } { "Processor.v" "" { Text "E:/School/AOC2/Pratica02/Processor/Processor.v" 3 0 0 } } { "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Run } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/School/AOC2/Pratica02/Processor/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614309389160 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Done " "Pin Done not assigned to an exact location on the device" {  } { { "h:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/altera/13.0/quartus/bin64/pin_planner.ppl" { Done } } } { "Processor.v" "" { Text "E:/School/AOC2/Pratica02/Processor/Processor.v" 4 0 0 } } { "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Done } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/School/AOC2/Pratica02/Processor/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614309389160 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusWires\[0\] " "Pin BusWires\[0\] not assigned to an exact location on the device" {  } { { "h:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/altera/13.0/quartus/bin64/pin_planner.ppl" { BusWires[0] } } } { "Processor.v" "" { Text "E:/School/AOC2/Pratica02/Processor/Processor.v" 5 0 0 } } { "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusWires[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/School/AOC2/Pratica02/Processor/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614309389160 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusWires\[1\] " "Pin BusWires\[1\] not assigned to an exact location on the device" {  } { { "h:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/altera/13.0/quartus/bin64/pin_planner.ppl" { BusWires[1] } } } { "Processor.v" "" { Text "E:/School/AOC2/Pratica02/Processor/Processor.v" 5 0 0 } } { "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusWires[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/School/AOC2/Pratica02/Processor/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614309389160 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusWires\[2\] " "Pin BusWires\[2\] not assigned to an exact location on the device" {  } { { "h:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/altera/13.0/quartus/bin64/pin_planner.ppl" { BusWires[2] } } } { "Processor.v" "" { Text "E:/School/AOC2/Pratica02/Processor/Processor.v" 5 0 0 } } { "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusWires[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/School/AOC2/Pratica02/Processor/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614309389160 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusWires\[3\] " "Pin BusWires\[3\] not assigned to an exact location on the device" {  } { { "h:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/altera/13.0/quartus/bin64/pin_planner.ppl" { BusWires[3] } } } { "Processor.v" "" { Text "E:/School/AOC2/Pratica02/Processor/Processor.v" 5 0 0 } } { "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusWires[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/School/AOC2/Pratica02/Processor/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614309389160 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusWires\[4\] " "Pin BusWires\[4\] not assigned to an exact location on the device" {  } { { "h:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/altera/13.0/quartus/bin64/pin_planner.ppl" { BusWires[4] } } } { "Processor.v" "" { Text "E:/School/AOC2/Pratica02/Processor/Processor.v" 5 0 0 } } { "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusWires[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/School/AOC2/Pratica02/Processor/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614309389160 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusWires\[5\] " "Pin BusWires\[5\] not assigned to an exact location on the device" {  } { { "h:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/altera/13.0/quartus/bin64/pin_planner.ppl" { BusWires[5] } } } { "Processor.v" "" { Text "E:/School/AOC2/Pratica02/Processor/Processor.v" 5 0 0 } } { "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusWires[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/School/AOC2/Pratica02/Processor/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614309389160 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusWires\[6\] " "Pin BusWires\[6\] not assigned to an exact location on the device" {  } { { "h:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/altera/13.0/quartus/bin64/pin_planner.ppl" { BusWires[6] } } } { "Processor.v" "" { Text "E:/School/AOC2/Pratica02/Processor/Processor.v" 5 0 0 } } { "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusWires[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/School/AOC2/Pratica02/Processor/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614309389160 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusWires\[7\] " "Pin BusWires\[7\] not assigned to an exact location on the device" {  } { { "h:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/altera/13.0/quartus/bin64/pin_planner.ppl" { BusWires[7] } } } { "Processor.v" "" { Text "E:/School/AOC2/Pratica02/Processor/Processor.v" 5 0 0 } } { "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusWires[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/School/AOC2/Pratica02/Processor/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614309389160 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusWires\[8\] " "Pin BusWires\[8\] not assigned to an exact location on the device" {  } { { "h:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/altera/13.0/quartus/bin64/pin_planner.ppl" { BusWires[8] } } } { "Processor.v" "" { Text "E:/School/AOC2/Pratica02/Processor/Processor.v" 5 0 0 } } { "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusWires[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/School/AOC2/Pratica02/Processor/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614309389160 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusWires\[9\] " "Pin BusWires\[9\] not assigned to an exact location on the device" {  } { { "h:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/altera/13.0/quartus/bin64/pin_planner.ppl" { BusWires[9] } } } { "Processor.v" "" { Text "E:/School/AOC2/Pratica02/Processor/Processor.v" 5 0 0 } } { "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusWires[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/School/AOC2/Pratica02/Processor/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614309389160 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusWires\[10\] " "Pin BusWires\[10\] not assigned to an exact location on the device" {  } { { "h:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/altera/13.0/quartus/bin64/pin_planner.ppl" { BusWires[10] } } } { "Processor.v" "" { Text "E:/School/AOC2/Pratica02/Processor/Processor.v" 5 0 0 } } { "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusWires[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/School/AOC2/Pratica02/Processor/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614309389160 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusWires\[11\] " "Pin BusWires\[11\] not assigned to an exact location on the device" {  } { { "h:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/altera/13.0/quartus/bin64/pin_planner.ppl" { BusWires[11] } } } { "Processor.v" "" { Text "E:/School/AOC2/Pratica02/Processor/Processor.v" 5 0 0 } } { "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusWires[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/School/AOC2/Pratica02/Processor/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614309389160 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusWires\[12\] " "Pin BusWires\[12\] not assigned to an exact location on the device" {  } { { "h:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/altera/13.0/quartus/bin64/pin_planner.ppl" { BusWires[12] } } } { "Processor.v" "" { Text "E:/School/AOC2/Pratica02/Processor/Processor.v" 5 0 0 } } { "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusWires[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/School/AOC2/Pratica02/Processor/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614309389160 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusWires\[13\] " "Pin BusWires\[13\] not assigned to an exact location on the device" {  } { { "h:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/altera/13.0/quartus/bin64/pin_planner.ppl" { BusWires[13] } } } { "Processor.v" "" { Text "E:/School/AOC2/Pratica02/Processor/Processor.v" 5 0 0 } } { "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusWires[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/School/AOC2/Pratica02/Processor/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614309389160 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusWires\[14\] " "Pin BusWires\[14\] not assigned to an exact location on the device" {  } { { "h:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/altera/13.0/quartus/bin64/pin_planner.ppl" { BusWires[14] } } } { "Processor.v" "" { Text "E:/School/AOC2/Pratica02/Processor/Processor.v" 5 0 0 } } { "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusWires[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/School/AOC2/Pratica02/Processor/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614309389160 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusWires\[15\] " "Pin BusWires\[15\] not assigned to an exact location on the device" {  } { { "h:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/altera/13.0/quartus/bin64/pin_planner.ppl" { BusWires[15] } } } { "Processor.v" "" { Text "E:/School/AOC2/Pratica02/Processor/Processor.v" 5 0 0 } } { "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusWires[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/School/AOC2/Pratica02/Processor/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614309389160 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[0\] " "Pin DIN\[0\] not assigned to an exact location on the device" {  } { { "h:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/altera/13.0/quartus/bin64/pin_planner.ppl" { DIN[0] } } } { "Processor.v" "" { Text "E:/School/AOC2/Pratica02/Processor/Processor.v" 2 0 0 } } { "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DIN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/School/AOC2/Pratica02/Processor/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614309389160 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[1\] " "Pin DIN\[1\] not assigned to an exact location on the device" {  } { { "h:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/altera/13.0/quartus/bin64/pin_planner.ppl" { DIN[1] } } } { "Processor.v" "" { Text "E:/School/AOC2/Pratica02/Processor/Processor.v" 2 0 0 } } { "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DIN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/School/AOC2/Pratica02/Processor/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614309389160 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[2\] " "Pin DIN\[2\] not assigned to an exact location on the device" {  } { { "h:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/altera/13.0/quartus/bin64/pin_planner.ppl" { DIN[2] } } } { "Processor.v" "" { Text "E:/School/AOC2/Pratica02/Processor/Processor.v" 2 0 0 } } { "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DIN[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/School/AOC2/Pratica02/Processor/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614309389160 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[3\] " "Pin DIN\[3\] not assigned to an exact location on the device" {  } { { "h:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/altera/13.0/quartus/bin64/pin_planner.ppl" { DIN[3] } } } { "Processor.v" "" { Text "E:/School/AOC2/Pratica02/Processor/Processor.v" 2 0 0 } } { "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DIN[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/School/AOC2/Pratica02/Processor/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614309389160 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[4\] " "Pin DIN\[4\] not assigned to an exact location on the device" {  } { { "h:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/altera/13.0/quartus/bin64/pin_planner.ppl" { DIN[4] } } } { "Processor.v" "" { Text "E:/School/AOC2/Pratica02/Processor/Processor.v" 2 0 0 } } { "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DIN[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/School/AOC2/Pratica02/Processor/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614309389160 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[5\] " "Pin DIN\[5\] not assigned to an exact location on the device" {  } { { "h:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/altera/13.0/quartus/bin64/pin_planner.ppl" { DIN[5] } } } { "Processor.v" "" { Text "E:/School/AOC2/Pratica02/Processor/Processor.v" 2 0 0 } } { "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DIN[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/School/AOC2/Pratica02/Processor/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614309389160 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[6\] " "Pin DIN\[6\] not assigned to an exact location on the device" {  } { { "h:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/altera/13.0/quartus/bin64/pin_planner.ppl" { DIN[6] } } } { "Processor.v" "" { Text "E:/School/AOC2/Pratica02/Processor/Processor.v" 2 0 0 } } { "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DIN[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/School/AOC2/Pratica02/Processor/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614309389160 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[7\] " "Pin DIN\[7\] not assigned to an exact location on the device" {  } { { "h:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/altera/13.0/quartus/bin64/pin_planner.ppl" { DIN[7] } } } { "Processor.v" "" { Text "E:/School/AOC2/Pratica02/Processor/Processor.v" 2 0 0 } } { "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DIN[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/School/AOC2/Pratica02/Processor/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614309389160 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[8\] " "Pin DIN\[8\] not assigned to an exact location on the device" {  } { { "h:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/altera/13.0/quartus/bin64/pin_planner.ppl" { DIN[8] } } } { "Processor.v" "" { Text "E:/School/AOC2/Pratica02/Processor/Processor.v" 2 0 0 } } { "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DIN[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/School/AOC2/Pratica02/Processor/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614309389160 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[9\] " "Pin DIN\[9\] not assigned to an exact location on the device" {  } { { "h:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/altera/13.0/quartus/bin64/pin_planner.ppl" { DIN[9] } } } { "Processor.v" "" { Text "E:/School/AOC2/Pratica02/Processor/Processor.v" 2 0 0 } } { "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DIN[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/School/AOC2/Pratica02/Processor/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614309389160 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[10\] " "Pin DIN\[10\] not assigned to an exact location on the device" {  } { { "h:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/altera/13.0/quartus/bin64/pin_planner.ppl" { DIN[10] } } } { "Processor.v" "" { Text "E:/School/AOC2/Pratica02/Processor/Processor.v" 2 0 0 } } { "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DIN[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/School/AOC2/Pratica02/Processor/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614309389160 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[11\] " "Pin DIN\[11\] not assigned to an exact location on the device" {  } { { "h:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/altera/13.0/quartus/bin64/pin_planner.ppl" { DIN[11] } } } { "Processor.v" "" { Text "E:/School/AOC2/Pratica02/Processor/Processor.v" 2 0 0 } } { "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DIN[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/School/AOC2/Pratica02/Processor/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614309389160 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[12\] " "Pin DIN\[12\] not assigned to an exact location on the device" {  } { { "h:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/altera/13.0/quartus/bin64/pin_planner.ppl" { DIN[12] } } } { "Processor.v" "" { Text "E:/School/AOC2/Pratica02/Processor/Processor.v" 2 0 0 } } { "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DIN[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/School/AOC2/Pratica02/Processor/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614309389160 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[13\] " "Pin DIN\[13\] not assigned to an exact location on the device" {  } { { "h:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/altera/13.0/quartus/bin64/pin_planner.ppl" { DIN[13] } } } { "Processor.v" "" { Text "E:/School/AOC2/Pratica02/Processor/Processor.v" 2 0 0 } } { "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DIN[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/School/AOC2/Pratica02/Processor/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614309389160 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[14\] " "Pin DIN\[14\] not assigned to an exact location on the device" {  } { { "h:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/altera/13.0/quartus/bin64/pin_planner.ppl" { DIN[14] } } } { "Processor.v" "" { Text "E:/School/AOC2/Pratica02/Processor/Processor.v" 2 0 0 } } { "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DIN[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/School/AOC2/Pratica02/Processor/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614309389160 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIN\[15\] " "Pin DIN\[15\] not assigned to an exact location on the device" {  } { { "h:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/altera/13.0/quartus/bin64/pin_planner.ppl" { DIN[15] } } } { "Processor.v" "" { Text "E:/School/AOC2/Pratica02/Processor/Processor.v" 2 0 0 } } { "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DIN[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/School/AOC2/Pratica02/Processor/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614309389160 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clock " "Pin Clock not assigned to an exact location on the device" {  } { { "h:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/altera/13.0/quartus/bin64/pin_planner.ppl" { Clock } } } { "Processor.v" "" { Text "E:/School/AOC2/Pratica02/Processor/Processor.v" 3 0 0 } } { "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/School/AOC2/Pratica02/Processor/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614309389160 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1614309389160 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Processor.sdc " "Synopsys Design Constraints File file not found: 'Processor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1614309389240 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1614309389240 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1614309389242 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node Clock (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1614309389256 ""}  } { { "h:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/altera/13.0/quartus/bin64/pin_planner.ppl" { Clock } } } { "Processor.v" "" { Text "E:/School/AOC2/Pratica02/Processor/Processor.v" 3 0 0 } } { "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/School/AOC2/Pratica02/Processor/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1614309389256 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1614309389302 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1614309389303 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1614309389303 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1614309389303 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1614309389304 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1614309389305 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1614309389305 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1614309389305 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1614309389315 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1614309389316 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1614309389316 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "35 unused 3.3V 18 17 0 " "Number of I/O pins in group: 35 (unused VREF, 3.3V VCCIO, 18 input, 17 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1614309389317 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1614309389317 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1614309389317 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 63 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1614309389318 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1614309389318 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1614309389318 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1614309389318 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1614309389318 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1614309389318 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1614309389318 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1614309389318 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1614309389318 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1614309389318 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1614309389334 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1614309390691 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1614309390779 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1614309390784 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1614309391505 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1614309391505 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1614309391549 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X44_Y24 X54_Y36 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X44_Y24 to location X54_Y36" {  } { { "loc" "" { Generic "E:/School/AOC2/Pratica02/Processor/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X44_Y24 to location X54_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X44_Y24 to location X54_Y36"} 44 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1614309393249 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1614309393249 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1614309393601 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1614309393602 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1614309393602 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.22 " "Total time spent on timing analysis during the Fitter is 0.22 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1614309393609 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1614309393611 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "17 " "Found 17 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Done 0 " "Pin \"Done\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614309393615 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BusWires\[0\] 0 " "Pin \"BusWires\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614309393615 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BusWires\[1\] 0 " "Pin \"BusWires\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614309393615 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BusWires\[2\] 0 " "Pin \"BusWires\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614309393615 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BusWires\[3\] 0 " "Pin \"BusWires\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614309393615 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BusWires\[4\] 0 " "Pin \"BusWires\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614309393615 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BusWires\[5\] 0 " "Pin \"BusWires\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614309393615 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BusWires\[6\] 0 " "Pin \"BusWires\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614309393615 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BusWires\[7\] 0 " "Pin \"BusWires\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614309393615 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BusWires\[8\] 0 " "Pin \"BusWires\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614309393615 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BusWires\[9\] 0 " "Pin \"BusWires\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614309393615 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BusWires\[10\] 0 " "Pin \"BusWires\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614309393615 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BusWires\[11\] 0 " "Pin \"BusWires\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614309393615 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BusWires\[12\] 0 " "Pin \"BusWires\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614309393615 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BusWires\[13\] 0 " "Pin \"BusWires\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614309393615 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BusWires\[14\] 0 " "Pin \"BusWires\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614309393615 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BusWires\[15\] 0 " "Pin \"BusWires\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614309393615 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1614309393615 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1614309393691 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1614309393707 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1614309393787 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1614309394005 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1614309394083 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/School/AOC2/Pratica02/Processor/output_files/Processor.fit.smsg " "Generated suppressed messages file E:/School/AOC2/Pratica02/Processor/output_files/Processor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1614309394143 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4879 " "Peak virtual memory: 4879 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1614309394235 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 26 00:16:34 2021 " "Processing ended: Fri Feb 26 00:16:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1614309394235 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1614309394235 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1614309394235 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1614309394235 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1614309395092 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1614309395092 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 26 00:16:34 2021 " "Processing started: Fri Feb 26 00:16:34 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1614309395092 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1614309395092 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Processor -c Processor " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1614309395093 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1614309396030 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1614309396073 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4560 " "Peak virtual memory: 4560 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1614309396442 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 26 00:16:36 2021 " "Processing ended: Fri Feb 26 00:16:36 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1614309396442 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1614309396442 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1614309396442 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1614309396442 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1614309396999 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1614309397314 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1614309397314 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 26 00:16:37 2021 " "Processing started: Fri Feb 26 00:16:37 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1614309397314 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1614309397314 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Processor -c Processor " "Command: quartus_sta Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1614309397314 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1614309397368 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1614309397451 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1614309397474 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1614309397474 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Processor.sdc " "Synopsys Design Constraints File file not found: 'Processor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1614309397530 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1614309397530 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock Clock " "create_clock -period 1.000 -name Clock Clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1614309397531 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1614309397531 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1614309397532 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1614309397537 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1614309397541 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.756 " "Worst-case setup slack is -3.756" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1614309397542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1614309397542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.756      -426.497 Clock  " "   -3.756      -426.497 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1614309397542 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1614309397542 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.391 " "Worst-case hold slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1614309397544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1614309397544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 Clock  " "    0.391         0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1614309397544 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1614309397544 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1614309397545 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1614309397546 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1614309397547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1614309397547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380      -140.380 Clock  " "   -1.380      -140.380 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1614309397547 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1614309397547 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1614309397567 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1614309397567 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1614309397577 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.147 " "Worst-case setup slack is -1.147" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1614309397578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1614309397578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.147      -120.444 Clock  " "   -1.147      -120.444 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1614309397578 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1614309397578 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1614309397580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1614309397580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 Clock  " "    0.215         0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1614309397580 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1614309397580 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1614309397582 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1614309397584 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1614309397585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1614309397585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380      -140.380 Clock  " "   -1.380      -140.380 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1614309397585 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1614309397585 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1614309397605 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1614309397619 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1614309397620 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4539 " "Peak virtual memory: 4539 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1614309397661 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 26 00:16:37 2021 " "Processing ended: Fri Feb 26 00:16:37 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1614309397661 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1614309397661 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1614309397661 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1614309397661 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1614309398474 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1614309398475 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 26 00:16:38 2021 " "Processing started: Fri Feb 26 00:16:38 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1614309398475 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1614309398475 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Processor -c Processor " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1614309398475 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "Processor.vo\", \"Processor_fast.vo Processor_v.sdo Processor_v_fast.sdo E:/School/AOC2/Pratica02/Processor/simulation/modelsim/ simulation " "Generated files \"Processor.vo\", \"Processor_fast.vo\", \"Processor_v.sdo\" and \"Processor_v_fast.sdo\" in directory \"E:/School/AOC2/Pratica02/Processor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1614309398723 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4519 " "Peak virtual memory: 4519 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1614309398747 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 26 00:16:38 2021 " "Processing ended: Fri Feb 26 00:16:38 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1614309398747 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1614309398747 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1614309398747 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1614309398747 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 14 s " "Quartus II Full Compilation was successful. 0 errors, 14 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1614309399314 ""}
