{
  "design": {
    "design_info": {
      "boundary_crc": "0x41BEBAD703E280EF",
      "device": "xc7a200tsbg484-1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.1",
      "validated": "true"
    },
    "design_tree": {
      "debug_subsystem": {
        "axi_uartlite_0": "",
        "mdm_0": "",
        "microblaze_0": "",
        "microblaze_0_local_memory": {
          "blk_mem_gen_0": "",
          "dlmb_bram_if_cntrl_0": "",
          "dlmb_v10": "",
          "ilmb_bram_if_cntrl_0": "",
          "ilmb_v10": ""
        },
        "proc_sys_reset_0": ""
      },
      "ethernet_subsystem": {
        "axi_mm2s_mapper_0": "",
        "axis_data_fifo_rx_udp": "",
        "axis_data_fifo_tx_udp": "",
        "axis_rx_tagger_0": "",
        "axis_tx_tagger_0": "",
        "axis_udp_ethernet_0": ""
      },
      "graphics_subsystem": {
        "sgp_vertexFetch": {
          "attrib_000_fifo": "",
          "attrib_001_fifo": "",
          "attrib_010_fifo": "",
          "attrib_011_fifo": "",
          "vertexFetch_core_0": "",
          "vertex_attrib_switch": "",
          "vertex_buffer_FIFO": ""
        },
        "system_ila_0": "",
        "vertexfetch_fifo": "",
        "viewport_fifo": "",
        "sgp_viewPort": "",
        "sgp_renderOutput": ""
      },
      "memory_subsystem": {
        "mem_interface": "",
        "memory_dma": "",
        "memory_intercon": ""
      },
      "system_intercon": {
        "periph_intercon": {
          "xbar": "",
          "s00_couplers": {
            "auto_pc": ""
          },
          "s01_couplers": {},
          "s02_couplers": {},
          "m00_couplers": {
            "auto_pc": ""
          },
          "m01_couplers": {
            "auto_pc": ""
          },
          "m02_couplers": {
            "auto_pc": ""
          },
          "m03_couplers": {
            "auto_pc": ""
          },
          "m04_couplers": {
            "auto_pc": ""
          },
          "m05_couplers": {},
          "m06_couplers": {
            "auto_pc": ""
          },
          "m07_couplers": {
            "auto_pc": ""
          },
          "m08_couplers": {
            "auto_pc": ""
          },
          "m09_couplers": {
            "auto_pc": ""
          },
          "m10_couplers": {},
          "m11_couplers": {
            "auto_pc": ""
          },
          "m12_couplers": {}
        },
        "system_dma": ""
      },
      "video_subsystem": {
        "axi_dynclk_0": "",
        "axi_vdma_0": "",
        "rgb2dvi_0": "",
        "v_axi4s_vid_out_0": "",
        "v_tc_0": ""
      }
    },
    "interface_ports": {
      "DDR3": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          }
        }
      },
      "RGMII_eth": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:eth_rtl:1.0"
      },
      "TMDS_OUT": {
        "mode": "Master",
        "vlnv": "digilentinc.com:interface:tmds_rtl:1.0"
      },
      "usb_uart": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:uart_rtl:1.0"
      }
    },
    "ports": {
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "sys_clk_i": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_sys_clk_i",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "debug_subsystem": {
        "interface_ports": {
          "M_AXI_DC": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI_DP": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_SYSTEM_DMA": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "usb_uart": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:uart_rtl:1.0"
          }
        },
        "ports": {
          "dcm_locked": {
            "direction": "I"
          },
          "ext_reset_in": {
            "type": "rst",
            "direction": "I"
          },
          "interconnect_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "system_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "system_clk": {
            "type": "clk",
            "direction": "I"
          }
        },
        "components": {
          "axi_uartlite_0": {
            "vlnv": "xilinx.com:ip:axi_uartlite:2.0",
            "xci_name": "design_1_axi_uartlite_0_0",
            "parameters": {
              "C_BAUDRATE": {
                "value": "115200"
              },
              "UARTLITE_BOARD_INTERFACE": {
                "value": "usb_uart"
              },
              "USE_BOARD_FLOW": {
                "value": "true"
              }
            }
          },
          "mdm_0": {
            "vlnv": "xilinx.com:ip:mdm:3.2",
            "xci_name": "design_1_mdm_0_0"
          },
          "microblaze_0": {
            "vlnv": "xilinx.com:ip:microblaze:11.0",
            "xci_name": "design_1_microblaze_0_0",
            "parameters": {
              "C_ADDR_TAG_BITS": {
                "value": "0"
              },
              "C_DCACHE_ADDR_TAG": {
                "value": "16"
              },
              "C_DCACHE_ALWAYS_USED": {
                "value": "1"
              },
              "C_DCACHE_BASEADDR": {
                "value": "0x0000000080000000"
              },
              "C_DCACHE_DATA_WIDTH": {
                "value": "1"
              },
              "C_DCACHE_HIGHADDR": {
                "value": "0x000000009FFFFFFF"
              },
              "C_DCACHE_USE_WRITEBACK": {
                "value": "1"
              },
              "C_DCACHE_VICTIMS": {
                "value": "8"
              },
              "C_D_AXI": {
                "value": "1"
              },
              "C_FSL_LINKS": {
                "value": "1"
              },
              "C_USE_DCACHE": {
                "value": "1"
              },
              "C_USE_EXTENDED_FSL_INSTR": {
                "value": "1"
              },
              "C_USE_ICACHE": {
                "value": "0"
              },
              "C_USE_MSR_INSTR": {
                "value": "1"
              },
              "C_USE_REORDER_INSTR": {
                "value": "0"
              }
            },
            "addressing": {
              "address_spaces": {
                "Data": {
                  "range": "4G",
                  "width": "32"
                },
                "Instruction": {
                  "range": "4G",
                  "width": "32"
                }
              },
              "interface_ports": {
                "DLMB": {
                  "mode": "Master",
                  "address_space_ref": "Data",
                  "base_address": {
                    "minimum": "0x00000000",
                    "maximum": "0xFFFFFFFF"
                  }
                },
                "ILMB": {
                  "mode": "Master",
                  "address_space_ref": "Instruction",
                  "base_address": {
                    "minimum": "0x00000000",
                    "maximum": "0xFFFFFFFF"
                  }
                },
                "M_AXI_DP": {
                  "mode": "Master",
                  "address_space_ref": "Data",
                  "base_address": {
                    "minimum": "0x00000000",
                    "maximum": "0xFFFFFFFF"
                  },
                  "master_id": "0",
                  "parameters": {
                    "master_id": {
                      "value": "0"
                    }
                  }
                },
                "M_AXI_DC": {
                  "mode": "Master",
                  "address_space_ref": "Data",
                  "base_address": {
                    "minimum": "0x00000000",
                    "maximum": "0xFFFFFFFF"
                  },
                  "master_id": "1",
                  "parameters": {
                    "master_id": {
                      "value": "1"
                    }
                  }
                }
              }
            },
            "hdl_attributes": {
              "BMM_INFO_PROCESSOR": {
                "value": "microblaze-le > design_1 debug_subsystem/microblaze_0_local_memory/dlmb_bram_if_cntrl_0",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "microblaze_0_local_memory": {
            "interface_ports": {
              "DLMB": {
                "mode": "MirroredMaster",
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
              },
              "ILMB": {
                "mode": "MirroredMaster",
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
              }
            },
            "ports": {
              "LMB_clk": {
                "type": "clk",
                "direction": "I"
              },
              "LMB_rst": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "blk_mem_gen_0": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "xci_name": "design_1_blk_mem_gen_0_0",
                "parameters": {
                  "Assume_Synchronous_Clk": {
                    "value": "false"
                  },
                  "EN_SAFETY_CKT": {
                    "value": "false"
                  },
                  "Enable_32bit_Address": {
                    "value": "true"
                  },
                  "Enable_B": {
                    "value": "Use_ENB_Pin"
                  },
                  "Memory_Type": {
                    "value": "True_Dual_Port_RAM"
                  },
                  "Port_B_Clock": {
                    "value": "100"
                  },
                  "Port_B_Enable_Rate": {
                    "value": "100"
                  },
                  "Port_B_Write_Rate": {
                    "value": "50"
                  },
                  "Register_PortA_Output_of_Memory_Primitives": {
                    "value": "false"
                  },
                  "Register_PortB_Output_of_Memory_Primitives": {
                    "value": "false"
                  },
                  "Use_RSTA_Pin": {
                    "value": "true"
                  },
                  "Use_RSTB_Pin": {
                    "value": "true"
                  },
                  "use_bram_block": {
                    "value": "BRAM_Controller"
                  }
                }
              },
              "dlmb_bram_if_cntrl_0": {
                "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
                "xci_name": "design_1_dlmb_bram_if_cntrl_0_0",
                "hdl_attributes": {
                  "BMM_INFO_ADDRESS_SPACE": {
                    "value": "byte  0x00000000 32 > design_1 debug_subsystem/microblaze_0_local_memory/blk_mem_gen_0",
                    "value_src": "default"
                  },
                  "KEEP_HIERARCHY": {
                    "value": "yes",
                    "value_src": "default"
                  }
                }
              },
              "dlmb_v10": {
                "vlnv": "xilinx.com:ip:lmb_v10:3.0",
                "xci_name": "design_1_dlmb_v10_0",
                "addressing": {
                  "interface_ports": {
                    "LMB_M": {
                      "mode": "MirroredMaster",
                      "bridges": [
                        "LMB_Sl_0"
                      ]
                    }
                  }
                }
              },
              "ilmb_bram_if_cntrl_0": {
                "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
                "xci_name": "design_1_ilmb_bram_if_cntrl_0_0"
              },
              "ilmb_v10": {
                "vlnv": "xilinx.com:ip:lmb_v10:3.0",
                "xci_name": "design_1_ilmb_v10_0",
                "addressing": {
                  "interface_ports": {
                    "LMB_M": {
                      "mode": "MirroredMaster",
                      "bridges": [
                        "LMB_Sl_0"
                      ]
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "microblaze_0_DLMB": {
                "interface_ports": [
                  "DLMB",
                  "dlmb_v10/LMB_M"
                ]
              },
              "ilmb_bram_if_cntrl_0_BRAM_PORT": {
                "interface_ports": [
                  "blk_mem_gen_0/BRAM_PORTB",
                  "ilmb_bram_if_cntrl_0/BRAM_PORT"
                ]
              },
              "dlmb_bram_if_cntrl_0_BRAM_PORT": {
                "interface_ports": [
                  "blk_mem_gen_0/BRAM_PORTA",
                  "dlmb_bram_if_cntrl_0/BRAM_PORT"
                ]
              },
              "Conn": {
                "interface_ports": [
                  "ilmb_bram_if_cntrl_0/SLMB",
                  "ilmb_v10/LMB_Sl_0"
                ]
              },
              "Conn1": {
                "interface_ports": [
                  "dlmb_bram_if_cntrl_0/SLMB",
                  "dlmb_v10/LMB_Sl_0"
                ]
              },
              "microblaze_0_ILMB": {
                "interface_ports": [
                  "ILMB",
                  "ilmb_v10/LMB_M"
                ]
              }
            },
            "nets": {
              "Net": {
                "ports": [
                  "LMB_clk",
                  "dlmb_bram_if_cntrl_0/LMB_Clk",
                  "dlmb_v10/LMB_Clk",
                  "ilmb_bram_if_cntrl_0/LMB_Clk",
                  "ilmb_v10/LMB_Clk"
                ]
              },
              "Net1": {
                "ports": [
                  "LMB_rst",
                  "dlmb_bram_if_cntrl_0/LMB_Rst",
                  "dlmb_v10/SYS_Rst",
                  "ilmb_bram_if_cntrl_0/LMB_Rst",
                  "ilmb_v10/SYS_Rst"
                ]
              }
            }
          },
          "proc_sys_reset_0": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_1_proc_sys_reset_0_0"
          }
        },
        "interface_nets": {
          "mdm_0_MBDEBUG_0": {
            "interface_ports": [
              "mdm_0/MBDEBUG_0",
              "microblaze_0/DEBUG"
            ]
          },
          "microblaze_0_DLMB": {
            "interface_ports": [
              "microblaze_0/DLMB",
              "microblaze_0_local_memory/DLMB"
            ]
          },
          "microblaze_0_ILMB": {
            "interface_ports": [
              "microblaze_0/ILMB",
              "microblaze_0_local_memory/ILMB"
            ]
          },
          "microblaze_0_M_AXI_DC": {
            "interface_ports": [
              "M_AXI_DC",
              "microblaze_0/M_AXI_DC"
            ]
          },
          "axi_interconnect_0_M00_AXI": {
            "interface_ports": [
              "S_AXI_SYSTEM_DMA",
              "axi_uartlite_0/S_AXI"
            ]
          },
          "axi_uartlite_0_UART": {
            "interface_ports": [
              "usb_uart",
              "axi_uartlite_0/UART"
            ]
          },
          "microblaze_0_M_AXI_DP": {
            "interface_ports": [
              "M_AXI_DP",
              "microblaze_0/M_AXI_DP"
            ]
          }
        },
        "nets": {
          "ARESETN_1": {
            "ports": [
              "proc_sys_reset_0/interconnect_aresetn",
              "interconnect_aresetn"
            ]
          },
          "mdm_0_Debug_SYS_Rst": {
            "ports": [
              "mdm_0/Debug_SYS_Rst",
              "proc_sys_reset_0/mb_debug_sys_rst"
            ]
          },
          "mem_interface_mmcm_locked": {
            "ports": [
              "dcm_locked",
              "proc_sys_reset_0/dcm_locked"
            ]
          },
          "mem_interface_ui_clk": {
            "ports": [
              "system_clk",
              "axi_uartlite_0/s_axi_aclk",
              "microblaze_0/Clk",
              "microblaze_0_local_memory/LMB_clk",
              "proc_sys_reset_0/slowest_sync_clk"
            ]
          },
          "mem_interface_ui_clk_sync_rst": {
            "ports": [
              "ext_reset_in",
              "proc_sys_reset_0/ext_reset_in"
            ]
          },
          "proc_sys_reset_0_bus_struct_reset": {
            "ports": [
              "proc_sys_reset_0/bus_struct_reset",
              "microblaze_0_local_memory/LMB_rst"
            ]
          },
          "proc_sys_reset_0_mb_reset": {
            "ports": [
              "proc_sys_reset_0/mb_reset",
              "microblaze_0/Reset"
            ]
          },
          "proc_sys_reset_0_peripheral_aresetn": {
            "ports": [
              "proc_sys_reset_0/peripheral_aresetn",
              "system_aresetn",
              "axi_uartlite_0/s_axi_aresetn"
            ]
          }
        }
      },
      "ethernet_subsystem": {
        "interface_ports": {
          "M_AXI_ETH": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "RGMII_eth": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:eth_rtl:1.0"
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "reset_n": {
            "type": "rst",
            "direction": "I"
          },
          "s_axis_aresetn": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "axi_mm2s_mapper_0": {
            "vlnv": "xilinx.com:ip:axi_mm2s_mapper:1.1",
            "xci_name": "design_1_axi_mm2s_mapper_0_0",
            "parameters": {
              "INTERFACES": {
                "value": "M_AXI"
              }
            },
            "addressing": {
              "address_spaces": {
                "Bridge": {
                  "range": "4G",
                  "width": "32"
                }
              },
              "interface_ports": {
                "M_AXI": {
                  "mode": "Master",
                  "address_space_ref": "Bridge",
                  "base_address": {
                    "minimum": "0x00000000",
                    "maximum": "0xFFFFFFFF"
                  },
                  "master_id": "4",
                  "parameters": {
                    "master_id": {
                      "value": "4"
                    }
                  }
                }
              }
            }
          },
          "axis_data_fifo_rx_udp": {
            "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
            "xci_name": "design_1_axis_data_fifo_rx_udp_0",
            "parameters": {
              "FIFO_DEPTH": {
                "value": "2048"
              },
              "IS_ACLK_ASYNC": {
                "value": "1"
              }
            }
          },
          "axis_data_fifo_tx_udp": {
            "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
            "xci_name": "design_1_axis_data_fifo_tx_udp_0",
            "parameters": {
              "FIFO_DEPTH": {
                "value": "2048"
              },
              "IS_ACLK_ASYNC": {
                "value": "1"
              }
            }
          },
          "axis_rx_tagger_0": {
            "vlnv": "xilinx.com:user:axis_rx_tagger:1.0",
            "xci_name": "design_1_axis_rx_tagger_0_0"
          },
          "axis_tx_tagger_0": {
            "vlnv": "xilinx.com:user:axis_tx_tagger:1.0",
            "xci_name": "design_1_axis_tx_tagger_0_0"
          },
          "axis_udp_ethernet_0": {
            "vlnv": "xilinx.com:ip:axis_udp_ethernet:1.0",
            "xci_name": "design_1_axis_udp_ethernet_0_0"
          }
        },
        "interface_nets": {
          "axi_mm2s_mapper_0_M_AXI": {
            "interface_ports": [
              "M_AXI_ETH",
              "axi_mm2s_mapper_0/M_AXI"
            ]
          },
          "axi_mm2s_mapper_0_M_AXIS": {
            "interface_ports": [
              "axi_mm2s_mapper_0/M_AXIS",
              "axis_tx_tagger_0/S_AXIS"
            ]
          },
          "axis_data_fifo_3_M_AXIS": {
            "interface_ports": [
              "axis_data_fifo_tx_udp/M_AXIS",
              "axis_udp_ethernet_0/S_AXIS_tx_udp_payload"
            ]
          },
          "axis_udp_ethernet_0_M_AXIS_rx_udp_payload": {
            "interface_ports": [
              "axis_data_fifo_rx_udp/S_AXIS",
              "axis_udp_ethernet_0/M_AXIS_rx_udp_payload"
            ]
          },
          "axis_tx_tagger_0_M_AXIS": {
            "interface_ports": [
              "axis_data_fifo_tx_udp/S_AXIS",
              "axis_tx_tagger_0/M_AXIS"
            ]
          },
          "axis_data_fifo_2_M_AXIS": {
            "interface_ports": [
              "axis_data_fifo_rx_udp/M_AXIS",
              "axis_rx_tagger_0/S_AXIS"
            ]
          },
          "axis_udp_ethernet_0_RGMII_eth": {
            "interface_ports": [
              "RGMII_eth",
              "axis_udp_ethernet_0/RGMII_eth"
            ]
          },
          "axi_tagger_0_M_AXIS": {
            "interface_ports": [
              "axi_mm2s_mapper_0/S_AXIS",
              "axis_rx_tagger_0/M_AXIS"
            ]
          }
        },
        "nets": {
          "ARESETN_1": {
            "ports": [
              "s_axis_aresetn",
              "axi_mm2s_mapper_0/aresetn",
              "axis_data_fifo_tx_udp/s_axis_aresetn",
              "axis_rx_tagger_0/ARESETN",
              "axis_tx_tagger_0/ARESETN"
            ]
          },
          "axis_udp_ethernet_0_clk_out": {
            "ports": [
              "axis_udp_ethernet_0/clk_out",
              "axis_data_fifo_rx_udp/s_axis_aclk",
              "axis_data_fifo_tx_udp/m_axis_aclk"
            ]
          },
          "axis_udp_ethernet_0_reset_out": {
            "ports": [
              "axis_udp_ethernet_0/reset_out",
              "axis_data_fifo_rx_udp/s_axis_aresetn"
            ]
          },
          "mem_interface_ui_clk": {
            "ports": [
              "clk",
              "axi_mm2s_mapper_0/aclk",
              "axis_data_fifo_rx_udp/m_axis_aclk",
              "axis_data_fifo_tx_udp/s_axis_aclk",
              "axis_rx_tagger_0/ACLK",
              "axis_tx_tagger_0/ACLK",
              "axis_udp_ethernet_0/clk"
            ]
          },
          "proc_sys_reset_0_peripheral_aresetn": {
            "ports": [
              "reset_n",
              "axis_udp_ethernet_0/reset_n"
            ]
          }
        }
      },
      "graphics_subsystem": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_FULL": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "renderOutput_dcache_0_M0_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "s_axi_lite": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "s_axi_lite1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "s_axi_lite2": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "s_axi_lite3": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "s_axis_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axis_aresetn": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "sgp_vertexFetch": {
            "interface_ports": {
              "M_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_FULL": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "s_axi_lite": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "m_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "m_axis_aclk": {
                "type": "clk",
                "direction": "I"
              }
            },
            "components": {
              "attrib_000_fifo": {
                "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
                "xci_name": "design_1_attrib_000_fifo_0",
                "parameters": {
                  "FIFO_DEPTH": {
                    "value": "1024"
                  }
                }
              },
              "attrib_001_fifo": {
                "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
                "xci_name": "design_1_attrib_001_fifo_0",
                "parameters": {
                  "FIFO_DEPTH": {
                    "value": "1024"
                  }
                }
              },
              "attrib_010_fifo": {
                "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
                "xci_name": "design_1_attrib_010_fifo_0",
                "parameters": {
                  "FIFO_DEPTH": {
                    "value": "1024"
                  }
                }
              },
              "attrib_011_fifo": {
                "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
                "xci_name": "design_1_attrib_011_fifo_0",
                "parameters": {
                  "FIFO_DEPTH": {
                    "value": "1024"
                  }
                }
              },
              "vertexFetch_core_0": {
                "vlnv": "xilinx.com:user:vertexFetch_core:1.0",
                "xci_name": "design_1_vertexFetch_core_0_0"
              },
              "vertex_attrib_switch": {
                "vlnv": "xilinx.com:ip:axis_switch:1.1",
                "xci_name": "design_1_vertex_attrib_switch_0",
                "parameters": {
                  "DECODER_REG": {
                    "value": "1"
                  },
                  "NUM_MI": {
                    "value": "4"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "ROUTING_MODE": {
                    "value": "0"
                  }
                }
              },
              "vertex_buffer_FIFO": {
                "vlnv": "xilinx.com:ip:axi_fifo_mm_s:4.2",
                "xci_name": "design_1_vertex_buffer_FIFO_0",
                "parameters": {
                  "C_DATA_INTERFACE_TYPE": {
                    "value": "1"
                  },
                  "C_HAS_AXIS_TDEST": {
                    "value": "true"
                  },
                  "C_TX_FIFO_DEPTH": {
                    "value": "4096"
                  },
                  "C_TX_FIFO_PE_THRESHOLD": {
                    "value": "5"
                  },
                  "C_TX_FIFO_PF_THRESHOLD": {
                    "value": "507"
                  },
                  "C_USE_RX_DATA": {
                    "value": "0"
                  },
                  "C_USE_TX_CTRL": {
                    "value": "0"
                  }
                }
              }
            },
            "interface_nets": {
              "S_AXI_FULL_1": {
                "interface_ports": [
                  "S_AXI_FULL",
                  "vertex_buffer_FIFO/S_AXI_FULL"
                ]
              },
              "S_AXI_LITE0_1": {
                "interface_ports": [
                  "S_AXI",
                  "vertex_buffer_FIFO/S_AXI"
                ]
              },
              "S_AXI_LITE1_1": {
                "interface_ports": [
                  "s_axi_lite",
                  "vertexFetch_core_0/s_axi_lite"
                ]
              },
              "attrib_000_fifo_M_AXIS": {
                "interface_ports": [
                  "attrib_000_fifo/M_AXIS",
                  "vertexFetch_core_0/S000_AXIS"
                ]
              },
              "attrib_010_fifo_M_AXIS": {
                "interface_ports": [
                  "attrib_010_fifo/M_AXIS",
                  "vertexFetch_core_0/S010_AXIS"
                ]
              },
              "vertex_attrib_switch_M01_AXIS": {
                "interface_ports": [
                  "attrib_001_fifo/S_AXIS",
                  "vertex_attrib_switch/M01_AXIS"
                ]
              },
              "attrib_011_fifo_M_AXIS": {
                "interface_ports": [
                  "attrib_011_fifo/M_AXIS",
                  "vertexFetch_core_0/S011_AXIS"
                ]
              },
              "vertex_attrib_switch_M02_AXIS": {
                "interface_ports": [
                  "attrib_010_fifo/S_AXIS",
                  "vertex_attrib_switch/M02_AXIS"
                ]
              },
              "vertex_buffer_FIFO_AXI_STR_TXD": {
                "interface_ports": [
                  "vertex_attrib_switch/S00_AXIS",
                  "vertex_buffer_FIFO/AXI_STR_TXD"
                ]
              },
              "attrib_001_fifo_M_AXIS": {
                "interface_ports": [
                  "attrib_001_fifo/M_AXIS",
                  "vertexFetch_core_0/S001_AXIS"
                ]
              },
              "vertex_attrib_switch_M00_AXIS": {
                "interface_ports": [
                  "attrib_000_fifo/S_AXIS",
                  "vertex_attrib_switch/M00_AXIS"
                ]
              },
              "vertex_attrib_switch_M03_AXIS": {
                "interface_ports": [
                  "attrib_011_fifo/S_AXIS",
                  "vertex_attrib_switch/M03_AXIS"
                ]
              },
              "vertexFetch_core_0_M_AXIS": {
                "interface_ports": [
                  "M_AXIS",
                  "vertexFetch_core_0/M_AXIS"
                ]
              }
            },
            "nets": {
              "ARESETN_1": {
                "ports": [
                  "m_axi_aresetn",
                  "attrib_000_fifo/s_axis_aresetn",
                  "attrib_001_fifo/s_axis_aresetn",
                  "attrib_010_fifo/s_axis_aresetn",
                  "attrib_011_fifo/s_axis_aresetn",
                  "vertexFetch_core_0/ARESETN",
                  "vertex_attrib_switch/aresetn",
                  "vertex_buffer_FIFO/s_axi_aresetn"
                ]
              },
              "mem_interface_ui_clk": {
                "ports": [
                  "m_axis_aclk",
                  "attrib_000_fifo/s_axis_aclk",
                  "attrib_001_fifo/s_axis_aclk",
                  "attrib_010_fifo/s_axis_aclk",
                  "attrib_011_fifo/s_axis_aclk",
                  "vertexFetch_core_0/ACLK",
                  "vertex_attrib_switch/aclk",
                  "vertex_buffer_FIFO/s_axi_aclk"
                ]
              }
            }
          },
          "system_ila_0": {
            "vlnv": "xilinx.com:ip:system_ila:1.1",
            "xci_name": "design_1_system_ila_0_0",
            "parameters": {
              "C_NUM_MONITOR_SLOTS": {
                "value": "3"
              },
              "C_SLOT": {
                "value": "2"
              },
              "C_SLOT_1_INTF_TYPE": {
                "value": "xilinx.com:interface:axis_rtl:1.0"
              },
              "C_SLOT_2_INTF_TYPE": {
                "value": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "interface_ports": {
              "SLOT_0_AXI": {
                "mode": "Monitor",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "SLOT_1_AXIS": {
                "mode": "Monitor",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "SLOT_2_AXIS": {
                "mode": "Monitor",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            }
          },
          "vertexfetch_fifo": {
            "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
            "xci_name": "design_1_vertexfetch_fifo_0",
            "parameters": {
              "FIFO_DEPTH": {
                "value": "16"
              }
            }
          },
          "viewport_fifo": {
            "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
            "xci_name": "design_1_viewport_fifo_0"
          },
          "sgp_viewPort": {
            "vlnv": "xilinx.com:user:sgp_viewPort:1.0",
            "xci_name": "design_1_sgp_viewPort_0"
          },
          "sgp_renderOutput": {
            "vlnv": "xilinx.com:user:sgp_renderOutput:1.0",
            "xci_name": "design_1_sgp_renderOutput_0",
            "parameters": {
              "C_M_AXI_ID_WIDTH": {
                "value": "4"
              }
            },
            "addressing": {
              "address_spaces": {
                "m_axi": {
                  "range": "4G",
                  "width": "32"
                }
              },
              "interface_ports": {
                "m_axi": {
                  "mode": "Master",
                  "address_space_ref": "m_axi",
                  "base_address": {
                    "minimum": "0x00000000",
                    "maximum": "0xFFFFFFFF"
                  },
                  "master_id": "6",
                  "parameters": {
                    "master_id": {
                      "value": "6"
                    }
                  }
                },
                "s_axi_lite": {
                  "mode": "Slave",
                  "memory_map_ref": "s_axi_lite"
                }
              }
            }
          }
        },
        "interface_nets": {
          "renderOutput_dcache_0_M0_AXI": {
            "interface_ports": [
              "renderOutput_dcache_0_M0_AXI",
              "sgp_renderOutput/m_axi",
              "system_ila_0/SLOT_0_AXI"
            ]
          },
          "system_intercon_M09_AXI": {
            "interface_ports": [
              "s_axi_lite1",
              "sgp_viewPort/s_axi_lite"
            ]
          },
          "system_intercon_M08_AXI": {
            "interface_ports": [
              "s_axi_lite2",
              "sgp_vertexFetch/s_axi_lite"
            ]
          },
          "system_intercon_M07_AXI": {
            "interface_ports": [
              "S_AXI",
              "sgp_vertexFetch/S_AXI"
            ]
          },
          "sgp_viewPort_0_M_AXIS": {
            "interface_ports": [
              "sgp_viewPort/M_AXIS",
              "viewport_fifo/S_AXIS"
            ]
          },
          "system_intercon_M11_AXI": {
            "interface_ports": [
              "s_axi_lite",
              "sgp_renderOutput/s_axi_lite"
            ]
          },
          "vertexfetch_fifo_M_AXIS": {
            "interface_ports": [
              "sgp_viewPort/S_AXIS",
              "vertexfetch_fifo/M_AXIS"
            ]
          },
          "vertexFetch_core_0_M_AXIS": {
            "interface_ports": [
              "sgp_vertexFetch/M_AXIS",
              "vertexfetch_fifo/S_AXIS"
            ]
          },
          "viewport_fifo_M_AXIS": {
            "interface_ports": [
              "sgp_renderOutput/S_AXIS",
              "viewport_fifo/M_AXIS",
              "system_ila_0/SLOT_2_AXIS"
            ]
          },
          "system_intercon_M10_AXI": {
            "interface_ports": [
              "S_AXI_FULL",
              "sgp_vertexFetch/S_AXI_FULL"
            ]
          }
        },
        "nets": {
          "ARESETN_1": {
            "ports": [
              "s_axis_aresetn",
              "sgp_vertexFetch/m_axi_aresetn",
              "system_ila_0/resetn",
              "vertexfetch_fifo/s_axis_aresetn",
              "viewport_fifo/s_axis_aresetn",
              "sgp_viewPort/ARESETN",
              "sgp_renderOutput/ARESETN"
            ]
          },
          "mem_interface_ui_clk": {
            "ports": [
              "s_axis_aclk",
              "sgp_vertexFetch/m_axis_aclk",
              "system_ila_0/clk",
              "vertexfetch_fifo/s_axis_aclk",
              "viewport_fifo/s_axis_aclk",
              "sgp_viewPort/ACLK",
              "sgp_renderOutput/ACLK"
            ]
          }
        }
      },
      "memory_subsystem": {
        "interface_ports": {
          "DDR3": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:ddrx_rtl:1.0"
          },
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S03_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_GRAPHICS_CACHE": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_MEMORY_DMA": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "PIXEL_CLK_I": {
            "type": "clk",
            "direction": "I"
          },
          "aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "mmcm_locked": {
            "direction": "O"
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "s_axi_lite_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "sys_clk_i": {
            "type": "clk",
            "direction": "I"
          },
          "system_clk": {
            "type": "clk",
            "direction": "O"
          },
          "ui_clk_sync_rst": {
            "type": "rst",
            "direction": "O"
          }
        },
        "components": {
          "mem_interface": {
            "vlnv": "xilinx.com:ip:mig_7series:4.2",
            "xci_name": "design_1_mem_interface_0",
            "parameters": {
              "BOARD_MIG_PARAM": {
                "value": "Custom"
              },
              "MIG_DONT_TOUCH_PARAM": {
                "value": "Custom"
              },
              "RESET_BOARD_INTERFACE": {
                "value": "Custom"
              },
              "XML_INPUT_FILE": {
                "value": "mig_b.prj"
              }
            }
          },
          "memory_dma": {
            "vlnv": "xilinx.com:ip:axi_cdma:4.1",
            "xci_name": "design_1_memory_dma_0",
            "parameters": {
              "C_INCLUDE_DRE": {
                "value": "1"
              },
              "C_INCLUDE_SF": {
                "value": "1"
              },
              "C_INCLUDE_SG": {
                "value": "0"
              },
              "C_M_AXI_DATA_WIDTH": {
                "value": "32"
              },
              "C_M_AXI_MAX_BURST_LEN": {
                "value": "16"
              }
            },
            "addressing": {
              "address_spaces": {
                "Data": {
                  "range": "4G",
                  "width": "32"
                }
              },
              "interface_ports": {
                "M_AXI": {
                  "mode": "Master",
                  "address_space_ref": "Data",
                  "base_address": {
                    "minimum": "0x00000000",
                    "maximum": "0xFFFFFFFF"
                  },
                  "master_id": "3",
                  "parameters": {
                    "master_id": {
                      "value": "3"
                    }
                  }
                },
                "S_AXI_LITE": {
                  "mode": "Slave",
                  "memory_map_ref": "S_AXI_LITE"
                }
              }
            }
          },
          "memory_intercon": {
            "vlnv": "xilinx.com:ip:smartconnect:1.0",
            "xci_name": "design_1_memory_intercon_0",
            "parameters": {
              "ADVANCED_PROPERTIES": {
                "value": "  __view__ { clocking { S03_Entry { ASSOCIATED_CLK aclk } } } "
              },
              "NUM_CLKS": {
                "value": "2"
              },
              "NUM_SI": {
                "value": "5"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "bridges": [
                  "M00_AXI"
                ],
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "32"
                  }
                }
              },
              "S01_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "bridges": [
                  "M00_AXI"
                ],
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  }
                }
              },
              "S02_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "bridges": [
                  "M00_AXI"
                ],
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  }
                }
              },
              "S03_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "bridges": [
                  "M00_AXI"
                ],
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  }
                }
              },
              "S04_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "bridges": [
                  "M00_AXI"
                ],
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  }
                }
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "64"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "32"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              }
            },
            "addressing": {
              "interface_ports": {
                "S00_AXI": {
                  "mode": "Slave",
                  "bridges": [
                    "M00_AXI"
                  ]
                },
                "S01_AXI": {
                  "mode": "Slave",
                  "bridges": [
                    "M00_AXI"
                  ]
                },
                "S02_AXI": {
                  "mode": "Slave",
                  "bridges": [
                    "M00_AXI"
                  ]
                },
                "S03_AXI": {
                  "mode": "Slave",
                  "bridges": [
                    "M00_AXI"
                  ]
                },
                "S04_AXI": {
                  "mode": "Slave",
                  "bridges": [
                    "M00_AXI"
                  ]
                }
              }
            }
          }
        },
        "interface_nets": {
          "Conn2": {
            "interface_ports": [
              "S_AXI_GRAPHICS_CACHE",
              "memory_intercon/S04_AXI"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "S03_AXI",
              "memory_intercon/S03_AXI"
            ]
          },
          "mem_interface_DDR3": {
            "interface_ports": [
              "DDR3",
              "mem_interface/DDR3"
            ]
          },
          "S_AXI_LITE_2": {
            "interface_ports": [
              "S_AXI_MEMORY_DMA",
              "memory_dma/S_AXI_LITE"
            ]
          },
          "memory_intercon_M00_AXI": {
            "interface_ports": [
              "mem_interface/S_AXI",
              "memory_intercon/M00_AXI"
            ]
          },
          "memory_subsystem_M_AXI": {
            "interface_ports": [
              "memory_dma/M_AXI",
              "memory_intercon/S02_AXI"
            ]
          },
          "microblaze_0_M_AXI_DC": {
            "interface_ports": [
              "S00_AXI",
              "memory_intercon/S00_AXI"
            ]
          },
          "video_subsystem_M_AXI_MM2S": {
            "interface_ports": [
              "S01_AXI",
              "memory_intercon/S01_AXI"
            ]
          }
        },
        "nets": {
          "ARESETN_1": {
            "ports": [
              "aresetn",
              "memory_intercon/aresetn"
            ]
          },
          "aclk1_1": {
            "ports": [
              "PIXEL_CLK_I",
              "memory_intercon/aclk1"
            ]
          },
          "mem_interface_mmcm_locked": {
            "ports": [
              "mem_interface/mmcm_locked",
              "mmcm_locked"
            ]
          },
          "mem_interface_ui_addn_clk_1": {
            "ports": [
              "mem_interface/ui_addn_clk_1",
              "mem_interface/clk_ref_i"
            ]
          },
          "mem_interface_ui_clk": {
            "ports": [
              "mem_interface/ui_clk",
              "system_clk",
              "memory_dma/m_axi_aclk",
              "memory_dma/s_axi_lite_aclk",
              "memory_intercon/aclk"
            ]
          },
          "mem_interface_ui_clk_sync_rst": {
            "ports": [
              "mem_interface/ui_clk_sync_rst",
              "ui_clk_sync_rst"
            ]
          },
          "proc_sys_reset_0_peripheral_aresetn": {
            "ports": [
              "s_axi_lite_aresetn",
              "mem_interface/aresetn",
              "memory_dma/s_axi_lite_aresetn"
            ]
          },
          "reset_1": {
            "ports": [
              "reset",
              "mem_interface/sys_rst"
            ]
          },
          "sys_clk_i_1": {
            "ports": [
              "sys_clk_i",
              "mem_interface/sys_clk_i"
            ]
          }
        }
      },
      "system_intercon": {
        "interface_ports": {
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M08_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M09_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M10_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M11_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M12_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I"
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "periph_intercon": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_name": "design_1_periph_intercon_0",
            "parameters": {
              "ENABLE_ADVANCED_OPTIONS": {
                "value": "1"
              },
              "NUM_MI": {
                "value": "13"
              },
              "NUM_SI": {
                "value": "3"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S01_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S02_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M04_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M05_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M06_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M07_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M08_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M09_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M10_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M11_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M12_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S01_ARESETN"
                  }
                }
              },
              "S01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S02_ARESETN"
                  }
                }
              },
              "S02_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M03_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M03_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M03_ARESETN"
                  }
                }
              },
              "M03_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M04_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M04_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M04_ARESETN"
                  }
                }
              },
              "M04_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M05_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M05_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M05_ARESETN"
                  }
                }
              },
              "M05_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M06_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M06_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M06_ARESETN"
                  }
                }
              },
              "M06_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M07_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M07_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M07_ARESETN"
                  }
                }
              },
              "M07_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M08_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M08_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M08_ARESETN"
                  }
                }
              },
              "M08_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M09_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M09_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M09_ARESETN"
                  }
                }
              },
              "M09_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M10_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M10_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M10_ARESETN"
                  }
                }
              },
              "M10_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M11_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M11_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M11_ARESETN"
                  }
                }
              },
              "M11_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M12_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M12_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M12_ARESETN"
                  }
                }
              },
              "M12_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "design_1_xbar_0",
                "parameters": {
                  "NUM_MI": {
                    "value": "13"
                  },
                  "NUM_SI": {
                    "value": "3"
                  },
                  "S00_ARB_PRIORITY": {
                    "value": "0"
                  },
                  "S01_ARB_PRIORITY": {
                    "value": "0"
                  },
                  "S02_ARB_PRIORITY": {
                    "value": "0"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                },
                "addressing": {
                  "interface_ports": {
                    "S00_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M00_AXI",
                        "M01_AXI",
                        "M02_AXI",
                        "M03_AXI",
                        "M04_AXI",
                        "M05_AXI",
                        "M06_AXI",
                        "M07_AXI",
                        "M08_AXI",
                        "M09_AXI",
                        "M10_AXI",
                        "M11_AXI",
                        "M12_AXI"
                      ]
                    },
                    "S01_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M00_AXI",
                        "M01_AXI",
                        "M02_AXI",
                        "M03_AXI",
                        "M04_AXI",
                        "M05_AXI",
                        "M06_AXI",
                        "M07_AXI",
                        "M08_AXI",
                        "M09_AXI",
                        "M10_AXI",
                        "M11_AXI",
                        "M12_AXI"
                      ]
                    },
                    "S02_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M00_AXI",
                        "M01_AXI",
                        "M02_AXI",
                        "M03_AXI",
                        "M04_AXI",
                        "M05_AXI",
                        "M06_AXI",
                        "M07_AXI",
                        "M08_AXI",
                        "M09_AXI",
                        "M10_AXI",
                        "M11_AXI",
                        "M12_AXI"
                      ]
                    }
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "design_1_auto_pc_10",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4LITE"
                      }
                    },
                    "addressing": {
                      "interface_ports": {
                        "S_AXI": {
                          "mode": "Slave",
                          "bridges": [
                            "M_AXI"
                          ]
                        }
                      }
                    }
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  },
                  "auto_pc_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "s01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s01_couplers_to_s01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "s02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s02_couplers_to_s02_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "design_1_auto_pc_0",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "addressing": {
                      "interface_ports": {
                        "S_AXI": {
                          "mode": "Slave",
                          "bridges": [
                            "M_AXI"
                          ]
                        }
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_m00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "m00_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "design_1_auto_pc_1",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "addressing": {
                      "interface_ports": {
                        "S_AXI": {
                          "mode": "Slave",
                          "bridges": [
                            "M_AXI"
                          ]
                        }
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_m01_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "m01_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "design_1_auto_pc_2",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "addressing": {
                      "interface_ports": {
                        "S_AXI": {
                          "mode": "Slave",
                          "bridges": [
                            "M_AXI"
                          ]
                        }
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_m02_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "m02_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m03_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "design_1_auto_pc_3",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "addressing": {
                      "interface_ports": {
                        "S_AXI": {
                          "mode": "Slave",
                          "bridges": [
                            "M_AXI"
                          ]
                        }
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_m03_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "m03_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m04_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "design_1_auto_pc_4",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "addressing": {
                      "interface_ports": {
                        "S_AXI": {
                          "mode": "Slave",
                          "bridges": [
                            "M_AXI"
                          ]
                        }
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m04_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  },
                  "auto_pc_to_m04_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m05_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m05_couplers_to_m05_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m06_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "design_1_auto_pc_5",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "addressing": {
                      "interface_ports": {
                        "S_AXI": {
                          "mode": "Slave",
                          "bridges": [
                            "M_AXI"
                          ]
                        }
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_m06_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "m06_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m07_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "design_1_auto_pc_6",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "addressing": {
                      "interface_ports": {
                        "S_AXI": {
                          "mode": "Slave",
                          "bridges": [
                            "M_AXI"
                          ]
                        }
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_m07_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "m07_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m08_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "design_1_auto_pc_7",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "addressing": {
                      "interface_ports": {
                        "S_AXI": {
                          "mode": "Slave",
                          "bridges": [
                            "M_AXI"
                          ]
                        }
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_m08_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "m08_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m09_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "design_1_auto_pc_8",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "addressing": {
                      "interface_ports": {
                        "S_AXI": {
                          "mode": "Slave",
                          "bridges": [
                            "M_AXI"
                          ]
                        }
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_m09_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "m09_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m10_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m10_couplers_to_m10_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m11_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "design_1_auto_pc_9",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "addressing": {
                      "interface_ports": {
                        "S_AXI": {
                          "mode": "Slave",
                          "bridges": [
                            "M_AXI"
                          ]
                        }
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_m11_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "m11_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m12_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m12_couplers_to_m12_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "m07_couplers_to_periph_intercon": {
                "interface_ports": [
                  "M07_AXI",
                  "m07_couplers/M_AXI"
                ]
              },
              "m03_couplers_to_periph_intercon": {
                "interface_ports": [
                  "M03_AXI",
                  "m03_couplers/M_AXI"
                ]
              },
              "xbar_to_m03_couplers": {
                "interface_ports": [
                  "xbar/M03_AXI",
                  "m03_couplers/S_AXI"
                ]
              },
              "xbar_to_m04_couplers": {
                "interface_ports": [
                  "xbar/M04_AXI",
                  "m04_couplers/S_AXI"
                ]
              },
              "m04_couplers_to_periph_intercon": {
                "interface_ports": [
                  "M04_AXI",
                  "m04_couplers/M_AXI"
                ]
              },
              "m05_couplers_to_periph_intercon": {
                "interface_ports": [
                  "M05_AXI",
                  "m05_couplers/M_AXI"
                ]
              },
              "xbar_to_m05_couplers": {
                "interface_ports": [
                  "xbar/M05_AXI",
                  "m05_couplers/S_AXI"
                ]
              },
              "m06_couplers_to_periph_intercon": {
                "interface_ports": [
                  "M06_AXI",
                  "m06_couplers/M_AXI"
                ]
              },
              "xbar_to_m06_couplers": {
                "interface_ports": [
                  "xbar/M06_AXI",
                  "m06_couplers/S_AXI"
                ]
              },
              "periph_intercon_to_s02_couplers": {
                "interface_ports": [
                  "S02_AXI",
                  "s02_couplers/S_AXI"
                ]
              },
              "s01_couplers_to_xbar": {
                "interface_ports": [
                  "s01_couplers/M_AXI",
                  "xbar/S01_AXI"
                ]
              },
              "s02_couplers_to_xbar": {
                "interface_ports": [
                  "s02_couplers/M_AXI",
                  "xbar/S02_AXI"
                ]
              },
              "m00_couplers_to_periph_intercon": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "m12_couplers_to_periph_intercon": {
                "interface_ports": [
                  "M12_AXI",
                  "m12_couplers/M_AXI"
                ]
              },
              "xbar_to_m07_couplers": {
                "interface_ports": [
                  "xbar/M07_AXI",
                  "m07_couplers/S_AXI"
                ]
              },
              "m08_couplers_to_periph_intercon": {
                "interface_ports": [
                  "M08_AXI",
                  "m08_couplers/M_AXI"
                ]
              },
              "xbar_to_m08_couplers": {
                "interface_ports": [
                  "xbar/M08_AXI",
                  "m08_couplers/S_AXI"
                ]
              },
              "m09_couplers_to_periph_intercon": {
                "interface_ports": [
                  "M09_AXI",
                  "m09_couplers/M_AXI"
                ]
              },
              "xbar_to_m09_couplers": {
                "interface_ports": [
                  "xbar/M09_AXI",
                  "m09_couplers/S_AXI"
                ]
              },
              "xbar_to_m10_couplers": {
                "interface_ports": [
                  "xbar/M10_AXI",
                  "m10_couplers/S_AXI"
                ]
              },
              "m10_couplers_to_periph_intercon": {
                "interface_ports": [
                  "M10_AXI",
                  "m10_couplers/M_AXI"
                ]
              },
              "m11_couplers_to_periph_intercon": {
                "interface_ports": [
                  "M11_AXI",
                  "m11_couplers/M_AXI"
                ]
              },
              "xbar_to_m11_couplers": {
                "interface_ports": [
                  "xbar/M11_AXI",
                  "m11_couplers/S_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "m01_couplers_to_periph_intercon": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "xbar_to_m02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              },
              "m02_couplers_to_periph_intercon": {
                "interface_ports": [
                  "M02_AXI",
                  "m02_couplers/M_AXI"
                ]
              },
              "xbar_to_m12_couplers": {
                "interface_ports": [
                  "xbar/M12_AXI",
                  "m12_couplers/S_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "periph_intercon_to_s01_couplers": {
                "interface_ports": [
                  "S01_AXI",
                  "s01_couplers/S_AXI"
                ]
              },
              "periph_intercon_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "periph_intercon_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/S_ACLK",
                  "s01_couplers/S_ACLK",
                  "s02_couplers/S_ACLK",
                  "s00_couplers/M_ACLK",
                  "s01_couplers/M_ACLK",
                  "s02_couplers/M_ACLK",
                  "m00_couplers/M_ACLK",
                  "m01_couplers/M_ACLK",
                  "m02_couplers/M_ACLK",
                  "m03_couplers/M_ACLK",
                  "m04_couplers/M_ACLK",
                  "m05_couplers/M_ACLK",
                  "m06_couplers/M_ACLK",
                  "m07_couplers/M_ACLK",
                  "m08_couplers/M_ACLK",
                  "m09_couplers/M_ACLK",
                  "m10_couplers/M_ACLK",
                  "m11_couplers/M_ACLK",
                  "m12_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK",
                  "m03_couplers/S_ACLK",
                  "m04_couplers/S_ACLK",
                  "m05_couplers/S_ACLK",
                  "m06_couplers/S_ACLK",
                  "m07_couplers/S_ACLK",
                  "m08_couplers/S_ACLK",
                  "m09_couplers/S_ACLK",
                  "m10_couplers/S_ACLK",
                  "m11_couplers/S_ACLK",
                  "m12_couplers/S_ACLK"
                ]
              },
              "periph_intercon_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/S_ARESETN",
                  "s01_couplers/S_ARESETN",
                  "s02_couplers/S_ARESETN",
                  "s00_couplers/M_ARESETN",
                  "s01_couplers/M_ARESETN",
                  "s02_couplers/M_ARESETN",
                  "m00_couplers/M_ARESETN",
                  "m01_couplers/M_ARESETN",
                  "m02_couplers/M_ARESETN",
                  "m03_couplers/M_ARESETN",
                  "m04_couplers/M_ARESETN",
                  "m05_couplers/M_ARESETN",
                  "m06_couplers/M_ARESETN",
                  "m07_couplers/M_ARESETN",
                  "m08_couplers/M_ARESETN",
                  "m09_couplers/M_ARESETN",
                  "m10_couplers/M_ARESETN",
                  "m11_couplers/M_ARESETN",
                  "m12_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN",
                  "m03_couplers/S_ARESETN",
                  "m04_couplers/S_ARESETN",
                  "m05_couplers/S_ARESETN",
                  "m06_couplers/S_ARESETN",
                  "m07_couplers/S_ARESETN",
                  "m08_couplers/S_ARESETN",
                  "m09_couplers/S_ARESETN",
                  "m10_couplers/S_ARESETN",
                  "m11_couplers/S_ARESETN",
                  "m12_couplers/S_ARESETN"
                ]
              }
            }
          },
          "system_dma": {
            "vlnv": "xilinx.com:ip:axi_cdma:4.1",
            "xci_name": "design_1_system_dma_0",
            "parameters": {
              "C_INCLUDE_DRE": {
                "value": "1"
              },
              "C_INCLUDE_SF": {
                "value": "1"
              },
              "C_INCLUDE_SG": {
                "value": "0"
              }
            },
            "addressing": {
              "address_spaces": {
                "Data": {
                  "range": "4G",
                  "width": "32"
                }
              },
              "interface_ports": {
                "M_AXI": {
                  "mode": "Master",
                  "address_space_ref": "Data",
                  "base_address": {
                    "minimum": "0x00000000",
                    "maximum": "0xFFFFFFFF"
                  },
                  "master_id": "5",
                  "parameters": {
                    "master_id": {
                      "value": "5"
                    }
                  }
                },
                "S_AXI_LITE": {
                  "mode": "Slave",
                  "memory_map_ref": "S_AXI_LITE"
                }
              }
            }
          }
        },
        "interface_nets": {
          "system_dma_M_AXI": {
            "interface_ports": [
              "periph_intercon/S02_AXI",
              "system_dma/M_AXI"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "M07_AXI",
              "periph_intercon/M07_AXI"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "M08_AXI",
              "periph_intercon/M08_AXI"
            ]
          },
          "Conn3": {
            "interface_ports": [
              "M09_AXI",
              "periph_intercon/M09_AXI"
            ]
          },
          "S_AXI_LITE_1": {
            "interface_ports": [
              "M01_AXI",
              "periph_intercon/M01_AXI"
            ]
          },
          "S03_AXI_1": {
            "interface_ports": [
              "M05_AXI",
              "periph_intercon/M05_AXI"
            ]
          },
          "S_AXI_LITE_2": {
            "interface_ports": [
              "M04_AXI",
              "periph_intercon/M04_AXI"
            ]
          },
          "axi_interconnect_0_M00_AXI": {
            "interface_ports": [
              "M00_AXI",
              "periph_intercon/M00_AXI"
            ]
          },
          "ethernet_subsystem_M00_AXI": {
            "interface_ports": [
              "S01_AXI",
              "periph_intercon/S01_AXI"
            ]
          },
          "ctrl_1": {
            "interface_ports": [
              "M02_AXI",
              "periph_intercon/M02_AXI"
            ]
          },
          "periph_intercon_M10_AXI": {
            "interface_ports": [
              "M10_AXI",
              "periph_intercon/M10_AXI"
            ]
          },
          "periph_intercon_M06_AXI": {
            "interface_ports": [
              "periph_intercon/M06_AXI",
              "system_dma/S_AXI_LITE"
            ]
          },
          "microblaze_0_M_AXI_DP": {
            "interface_ports": [
              "S00_AXI",
              "periph_intercon/S00_AXI"
            ]
          },
          "s00_axi_1": {
            "interface_ports": [
              "M03_AXI",
              "periph_intercon/M03_AXI"
            ]
          },
          "periph_intercon_M12_AXI": {
            "interface_ports": [
              "M12_AXI",
              "periph_intercon/M12_AXI"
            ]
          },
          "periph_intercon_M11_AXI": {
            "interface_ports": [
              "M11_AXI",
              "periph_intercon/M11_AXI"
            ]
          }
        },
        "nets": {
          "ARESETN_1": {
            "ports": [
              "ARESETN",
              "periph_intercon/ARESETN",
              "periph_intercon/M00_ARESETN",
              "periph_intercon/M01_ARESETN",
              "periph_intercon/M02_ARESETN",
              "periph_intercon/M03_ARESETN",
              "periph_intercon/M04_ARESETN",
              "periph_intercon/M05_ARESETN",
              "periph_intercon/M06_ARESETN",
              "periph_intercon/M07_ARESETN",
              "periph_intercon/M08_ARESETN",
              "periph_intercon/M09_ARESETN",
              "periph_intercon/M10_ARESETN",
              "periph_intercon/M11_ARESETN",
              "periph_intercon/M12_ARESETN",
              "periph_intercon/S00_ARESETN",
              "periph_intercon/S01_ARESETN",
              "periph_intercon/S02_ARESETN",
              "system_dma/s_axi_lite_aresetn"
            ]
          },
          "mem_interface_ui_clk": {
            "ports": [
              "ACLK",
              "periph_intercon/ACLK",
              "periph_intercon/M00_ACLK",
              "periph_intercon/M01_ACLK",
              "periph_intercon/M02_ACLK",
              "periph_intercon/M03_ACLK",
              "periph_intercon/M04_ACLK",
              "periph_intercon/M05_ACLK",
              "periph_intercon/M06_ACLK",
              "periph_intercon/M07_ACLK",
              "periph_intercon/M08_ACLK",
              "periph_intercon/M09_ACLK",
              "periph_intercon/M10_ACLK",
              "periph_intercon/M11_ACLK",
              "periph_intercon/M12_ACLK",
              "periph_intercon/S00_ACLK",
              "periph_intercon/S01_ACLK",
              "periph_intercon/S02_ACLK",
              "system_dma/m_axi_aclk",
              "system_dma/s_axi_lite_aclk"
            ]
          }
        }
      },
      "video_subsystem": {
        "interface_ports": {
          "M_AXI_VDMA_MM2S": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_DYNCLK": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_VDMA": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_V_TC": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "TMDS_OUT": {
            "mode": "Master",
            "vlnv": "digilentinc.com:interface:tmds_rtl:1.0"
          }
        },
        "ports": {
          "PIXEL_CLK_O": {
            "type": "clk",
            "direction": "O"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "system_clk": {
            "type": "clk",
            "direction": "I"
          }
        },
        "components": {
          "axi_dynclk_0": {
            "vlnv": "digilentinc.com:ip:axi_dynclk:1.0",
            "xci_name": "design_1_axi_dynclk_0_0",
            "parameters": {
              "ADD_BUFMR": {
                "value": "true"
              }
            }
          },
          "axi_vdma_0": {
            "vlnv": "xilinx.com:ip:axi_vdma:6.3",
            "xci_name": "design_1_axi_vdma_0_0",
            "parameters": {
              "c_include_s2mm": {
                "value": "0"
              },
              "c_m_axi_mm2s_data_width": {
                "value": "128"
              },
              "c_m_axis_mm2s_tdata_width": {
                "value": "32"
              },
              "c_mm2s_genlock_mode": {
                "value": "0"
              },
              "c_mm2s_linebuffer_depth": {
                "value": "512"
              },
              "c_mm2s_max_burst_length": {
                "value": "32"
              }
            },
            "addressing": {
              "address_spaces": {
                "Data_MM2S": {
                  "range": "4G",
                  "width": "32"
                }
              },
              "interface_ports": {
                "S_AXI_LITE": {
                  "mode": "Slave",
                  "memory_map_ref": "S_AXI_LITE"
                },
                "M_AXI_MM2S": {
                  "mode": "Master",
                  "address_space_ref": "Data_MM2S",
                  "base_address": {
                    "minimum": "0x00000000",
                    "maximum": "0xFFFFFFFF"
                  },
                  "master_id": "2",
                  "parameters": {
                    "master_id": {
                      "value": "2"
                    }
                  }
                }
              }
            }
          },
          "rgb2dvi_0": {
            "vlnv": "digilentinc.com:ip:rgb2dvi:1.4",
            "xci_name": "design_1_rgb2dvi_0_0",
            "parameters": {
              "kGenerateSerialClk": {
                "value": "false"
              },
              "kRstActiveHigh": {
                "value": "false"
              }
            }
          },
          "v_axi4s_vid_out_0": {
            "vlnv": "xilinx.com:ip:v_axi4s_vid_out:4.0",
            "xci_name": "design_1_v_axi4s_vid_out_0_0",
            "parameters": {
              "C_ADDR_WIDTH": {
                "value": "5"
              },
              "C_S_AXIS_VIDEO_DATA_WIDTH": {
                "value": "8"
              },
              "C_S_AXIS_VIDEO_FORMAT": {
                "value": "6"
              },
              "C_VTG_MASTER_SLAVE": {
                "value": "1"
              }
            }
          },
          "v_tc_0": {
            "vlnv": "xilinx.com:ip:v_tc:6.2",
            "xci_name": "design_1_v_tc_0_0",
            "parameters": {
              "VIDEO_MODE": {
                "value": "1080p"
              },
              "enable_detection": {
                "value": "false"
              }
            }
          }
        },
        "interface_nets": {
          "axi_vdma_0_M_AXI_MM2S": {
            "interface_ports": [
              "M_AXI_VDMA_MM2S",
              "axi_vdma_0/M_AXI_MM2S"
            ]
          },
          "periph_intercon_M01_AXI": {
            "interface_ports": [
              "S_AXI_VDMA",
              "axi_vdma_0/S_AXI_LITE"
            ]
          },
          "axi_vdma_0_M_AXIS_MM2S": {
            "interface_ports": [
              "axi_vdma_0/M_AXIS_MM2S",
              "v_axi4s_vid_out_0/video_in"
            ]
          },
          "periph_intercon_M02_AXI": {
            "interface_ports": [
              "S_AXI_V_TC",
              "v_tc_0/ctrl"
            ]
          },
          "v_axi4s_vid_out_0_vid_io_out": {
            "interface_ports": [
              "rgb2dvi_0/RGB",
              "v_axi4s_vid_out_0/vid_io_out"
            ]
          },
          "periph_intercon_M03_AXI": {
            "interface_ports": [
              "S_AXI_DYNCLK",
              "axi_dynclk_0/s00_axi"
            ]
          },
          "rgb2dvi_0_TMDS": {
            "interface_ports": [
              "TMDS_OUT",
              "rgb2dvi_0/TMDS"
            ]
          },
          "v_tc_0_vtiming_out": {
            "interface_ports": [
              "v_axi4s_vid_out_0/vtiming_in",
              "v_tc_0/vtiming_out"
            ]
          }
        },
        "nets": {
          "axi_dynclk_0_PXL_CLK_5X_O": {
            "ports": [
              "axi_dynclk_0/PXL_CLK_5X_O",
              "rgb2dvi_0/SerialClk"
            ]
          },
          "axi_dynclk_0_PXL_CLK_O": {
            "ports": [
              "axi_dynclk_0/PXL_CLK_O",
              "PIXEL_CLK_O",
              "axi_vdma_0/m_axi_mm2s_aclk",
              "axi_vdma_0/m_axis_mm2s_aclk",
              "rgb2dvi_0/PixelClk",
              "v_axi4s_vid_out_0/aclk",
              "v_tc_0/clk"
            ]
          },
          "mem_interface_ui_clk": {
            "ports": [
              "system_clk",
              "axi_dynclk_0/REF_CLK_I",
              "axi_dynclk_0/s00_axi_aclk",
              "axi_vdma_0/s_axi_lite_aclk",
              "v_tc_0/s_axi_aclk"
            ]
          },
          "proc_sys_reset_0_peripheral_aresetn": {
            "ports": [
              "s_axi_aresetn",
              "axi_dynclk_0/s00_axi_aresetn",
              "axi_vdma_0/axi_resetn",
              "v_axi4s_vid_out_0/aresetn",
              "v_tc_0/s_axi_aresetn"
            ]
          }
        }
      }
    },
    "interface_nets": {
      "S_AXI_LITE_2": {
        "interface_ports": [
          "memory_subsystem/S_AXI_MEMORY_DMA",
          "system_intercon/M04_AXI"
        ]
      },
      "axi_interconnect_0_M00_AXI": {
        "interface_ports": [
          "debug_subsystem/S_AXI_SYSTEM_DMA",
          "system_intercon/M00_AXI"
        ]
      },
      "axi_uartlite_0_UART": {
        "interface_ports": [
          "usb_uart",
          "debug_subsystem/usb_uart"
        ]
      },
      "microblaze_0_M_AXI_DP": {
        "interface_ports": [
          "debug_subsystem/M_AXI_DP",
          "system_intercon/S00_AXI"
        ]
      },
      "S03_AXI_1": {
        "interface_ports": [
          "memory_subsystem/S03_AXI",
          "system_intercon/M05_AXI"
        ]
      },
      "ctrl_1": {
        "interface_ports": [
          "system_intercon/M02_AXI",
          "video_subsystem/S_AXI_V_TC"
        ]
      },
      "axis_udp_ethernet_0_RGMII_eth": {
        "interface_ports": [
          "RGMII_eth",
          "ethernet_subsystem/RGMII_eth"
        ]
      },
      "mem_interface_DDR3": {
        "interface_ports": [
          "DDR3",
          "memory_subsystem/DDR3"
        ]
      },
      "S_AXI_LITE_1": {
        "interface_ports": [
          "system_intercon/M01_AXI",
          "video_subsystem/S_AXI_VDMA"
        ]
      },
      "renderOutput_dcache_0_M0_AXI": {
        "interface_ports": [
          "graphics_subsystem/renderOutput_dcache_0_M0_AXI",
          "memory_subsystem/S_AXI_GRAPHICS_CACHE"
        ]
      },
      "video_subsystem_M_AXI_MM2S": {
        "interface_ports": [
          "memory_subsystem/S01_AXI",
          "video_subsystem/M_AXI_VDMA_MM2S"
        ]
      },
      "system_intercon_M10_AXI": {
        "interface_ports": [
          "graphics_subsystem/S_AXI_FULL",
          "system_intercon/M10_AXI"
        ]
      },
      "rgb2dvi_0_TMDS": {
        "interface_ports": [
          "TMDS_OUT",
          "video_subsystem/TMDS_OUT"
        ]
      },
      "system_intercon_M12_AXI": {
        "interface_ports": [
          "graphics_subsystem/s_axi_lite3",
          "system_intercon/M12_AXI"
        ]
      },
      "ethernet_subsystem_M00_AXI": {
        "interface_ports": [
          "ethernet_subsystem/M_AXI_ETH",
          "system_intercon/S01_AXI"
        ]
      },
      "s00_axi_1": {
        "interface_ports": [
          "system_intercon/M03_AXI",
          "video_subsystem/S_AXI_DYNCLK"
        ]
      },
      "system_intercon_M08_AXI": {
        "interface_ports": [
          "graphics_subsystem/s_axi_lite2",
          "system_intercon/M08_AXI"
        ]
      },
      "system_intercon_M11_AXI": {
        "interface_ports": [
          "graphics_subsystem/s_axi_lite",
          "system_intercon/M11_AXI"
        ]
      },
      "system_intercon_M07_AXI": {
        "interface_ports": [
          "graphics_subsystem/S_AXI",
          "system_intercon/M07_AXI"
        ]
      },
      "system_intercon_M09_AXI": {
        "interface_ports": [
          "graphics_subsystem/s_axi_lite1",
          "system_intercon/M09_AXI"
        ]
      },
      "microblaze_0_M_AXI_DC": {
        "interface_ports": [
          "debug_subsystem/M_AXI_DC",
          "memory_subsystem/S00_AXI"
        ]
      }
    },
    "nets": {
      "ARESETN_1": {
        "ports": [
          "debug_subsystem/interconnect_aresetn",
          "ethernet_subsystem/s_axis_aresetn",
          "graphics_subsystem/s_axis_aresetn",
          "memory_subsystem/aresetn",
          "system_intercon/ARESETN"
        ]
      },
      "mem_interface_mmcm_locked": {
        "ports": [
          "memory_subsystem/mmcm_locked",
          "debug_subsystem/dcm_locked"
        ]
      },
      "mem_interface_ui_clk": {
        "ports": [
          "memory_subsystem/system_clk",
          "debug_subsystem/system_clk",
          "ethernet_subsystem/clk",
          "graphics_subsystem/s_axis_aclk",
          "system_intercon/ACLK",
          "video_subsystem/system_clk"
        ]
      },
      "mem_interface_ui_clk_sync_rst": {
        "ports": [
          "memory_subsystem/ui_clk_sync_rst",
          "debug_subsystem/ext_reset_in"
        ]
      },
      "proc_sys_reset_0_peripheral_aresetn": {
        "ports": [
          "debug_subsystem/system_aresetn",
          "ethernet_subsystem/reset_n",
          "memory_subsystem/s_axi_lite_aresetn",
          "video_subsystem/s_axi_aresetn"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "memory_subsystem/reset"
        ]
      },
      "sys_clk_i_1": {
        "ports": [
          "sys_clk_i",
          "memory_subsystem/sys_clk_i"
        ]
      },
      "video_subsystem_VDMA_CLK_O": {
        "ports": [
          "video_subsystem/PIXEL_CLK_O",
          "memory_subsystem/PIXEL_CLK_I"
        ]
      }
    },
    "addressing": {
      "/debug_subsystem/microblaze_0": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_dynclk_0_reg0": {
                "address_block": "/video_subsystem/axi_dynclk_0/s00_axi/reg0",
                "offset": "0x44A20000",
                "range": "64K"
              },
              "SEG_axi_uartlite_0_Reg": {
                "address_block": "/debug_subsystem/axi_uartlite_0/S_AXI/Reg",
                "offset": "0x40600000",
                "range": "64K"
              },
              "SEG_axi_vdma_0_Reg": {
                "address_block": "/video_subsystem/axi_vdma_0/S_AXI_LITE/Reg",
                "offset": "0x44A00000",
                "range": "64K"
              },
              "SEG_dlmb_bram_if_cntrl_0_Mem": {
                "address_block": "/debug_subsystem/microblaze_0_local_memory/dlmb_bram_if_cntrl_0/SLMB/Mem",
                "offset": "0x00000000",
                "range": "32K"
              },
              "SEG_mem_interface_memaddr": {
                "address_block": "/memory_subsystem/mem_interface/memmap/memaddr",
                "offset": "0x80000000",
                "range": "512M"
              },
              "SEG_memory_dma_Reg": {
                "address_block": "/memory_subsystem/memory_dma/S_AXI_LITE/Reg",
                "offset": "0x44A30000",
                "range": "64K"
              },
              "SEG_sgp_renderOutput_reg0": {
                "address_block": "/graphics_subsystem/sgp_renderOutput/s_axi_lite/reg0",
                "offset": "0x44A90000",
                "range": "64K"
              },
              "SEG_sgp_viewPort_reg0": {
                "address_block": "/graphics_subsystem/sgp_viewPort/s_axi_lite/reg0",
                "offset": "0x44A80000",
                "range": "64K"
              },
              "SEG_system_dma_Reg": {
                "address_block": "/system_intercon/system_dma/S_AXI_LITE/Reg",
                "offset": "0x44A40000",
                "range": "64K"
              },
              "SEG_v_tc_0_Reg": {
                "address_block": "/video_subsystem/v_tc_0/ctrl/Reg",
                "offset": "0x44A10000",
                "range": "64K"
              },
              "SEG_vertexFetch_core_0_reg0": {
                "address_block": "/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/s_axi_lite/reg0",
                "offset": "0x44A70000",
                "range": "64K"
              },
              "SEG_vertex_buffer_FIFO_Mem0": {
                "address_block": "/graphics_subsystem/sgp_vertexFetch/vertex_buffer_FIFO/S_AXI/Mem0",
                "offset": "0x44A50000",
                "range": "64K"
              },
              "SEG_vertex_buffer_FIFO_Mem1": {
                "address_block": "/graphics_subsystem/sgp_vertexFetch/vertex_buffer_FIFO/S_AXI_FULL/Mem1",
                "offset": "0x44A60000",
                "range": "64K"
              }
            }
          },
          "Instruction": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_ilmb_bram_if_cntrl_0_Mem": {
                "address_block": "/debug_subsystem/microblaze_0_local_memory/ilmb_bram_if_cntrl_0/SLMB/Mem",
                "offset": "0x00000000",
                "range": "32K"
              }
            }
          }
        }
      },
      "/ethernet_subsystem/axi_mm2s_mapper_0": {
        "address_spaces": {
          "Bridge": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_dynclk_0_reg0": {
                "address_block": "/video_subsystem/axi_dynclk_0/s00_axi/reg0",
                "offset": "0x44A20000",
                "range": "64K"
              },
              "SEG_axi_uartlite_0_Reg": {
                "address_block": "/debug_subsystem/axi_uartlite_0/S_AXI/Reg",
                "offset": "0x40600000",
                "range": "64K"
              },
              "SEG_axi_vdma_0_Reg": {
                "address_block": "/video_subsystem/axi_vdma_0/S_AXI_LITE/Reg",
                "offset": "0x44A00000",
                "range": "64K"
              },
              "SEG_mem_interface_memaddr": {
                "address_block": "/memory_subsystem/mem_interface/memmap/memaddr",
                "offset": "0x80000000",
                "range": "512M"
              },
              "SEG_memory_dma_Reg": {
                "address_block": "/memory_subsystem/memory_dma/S_AXI_LITE/Reg",
                "offset": "0x44A30000",
                "range": "64K"
              },
              "SEG_sgp_renderOutput_reg0": {
                "address_block": "/graphics_subsystem/sgp_renderOutput/s_axi_lite/reg0",
                "offset": "0x44A90000",
                "range": "64K"
              },
              "SEG_sgp_viewPort_reg0": {
                "address_block": "/graphics_subsystem/sgp_viewPort/s_axi_lite/reg0",
                "offset": "0x44A80000",
                "range": "64K"
              },
              "SEG_system_dma_Reg": {
                "address_block": "/system_intercon/system_dma/S_AXI_LITE/Reg",
                "offset": "0x44A40000",
                "range": "64K"
              },
              "SEG_v_tc_0_Reg": {
                "address_block": "/video_subsystem/v_tc_0/ctrl/Reg",
                "offset": "0x44A10000",
                "range": "64K"
              },
              "SEG_vertexFetch_core_0_reg0": {
                "address_block": "/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/s_axi_lite/reg0",
                "offset": "0x44A70000",
                "range": "64K"
              },
              "SEG_vertex_buffer_FIFO_Mem0": {
                "address_block": "/graphics_subsystem/sgp_vertexFetch/vertex_buffer_FIFO/S_AXI/Mem0",
                "offset": "0x44A50000",
                "range": "64K"
              },
              "SEG_vertex_buffer_FIFO_Mem1": {
                "address_block": "/graphics_subsystem/sgp_vertexFetch/vertex_buffer_FIFO/S_AXI_FULL/Mem1",
                "offset": "0x44A60000",
                "range": "64K"
              }
            }
          }
        }
      },
      "/graphics_subsystem/sgp_renderOutput": {
        "address_spaces": {
          "m_axi": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_mem_interface_memaddr": {
                "address_block": "/memory_subsystem/mem_interface/memmap/memaddr",
                "offset": "0x80000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/memory_subsystem/memory_dma": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_mem_interface_memaddr": {
                "address_block": "/memory_subsystem/mem_interface/memmap/memaddr",
                "offset": "0x80000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/system_intercon/system_dma": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_dynclk_0_reg0": {
                "address_block": "/video_subsystem/axi_dynclk_0/s00_axi/reg0",
                "offset": "0x44A20000",
                "range": "64K"
              },
              "SEG_axi_uartlite_0_Reg": {
                "address_block": "/debug_subsystem/axi_uartlite_0/S_AXI/Reg",
                "offset": "0x40600000",
                "range": "64K"
              },
              "SEG_axi_vdma_0_Reg": {
                "address_block": "/video_subsystem/axi_vdma_0/S_AXI_LITE/Reg",
                "offset": "0x44A00000",
                "range": "64K"
              },
              "SEG_mem_interface_memaddr": {
                "address_block": "/memory_subsystem/mem_interface/memmap/memaddr",
                "offset": "0x80000000",
                "range": "512M"
              },
              "SEG_memory_dma_Reg": {
                "address_block": "/memory_subsystem/memory_dma/S_AXI_LITE/Reg",
                "offset": "0x44A30000",
                "range": "64K"
              },
              "SEG_sgp_renderOutput_reg0": {
                "address_block": "/graphics_subsystem/sgp_renderOutput/s_axi_lite/reg0",
                "offset": "0x44A90000",
                "range": "64K"
              },
              "SEG_sgp_viewPort_reg0": {
                "address_block": "/graphics_subsystem/sgp_viewPort/s_axi_lite/reg0",
                "offset": "0x44A80000",
                "range": "64K"
              },
              "SEG_system_dma_Reg": {
                "address_block": "/system_intercon/system_dma/S_AXI_LITE/Reg",
                "offset": "0x44A40000",
                "range": "64K"
              },
              "SEG_v_tc_0_Reg": {
                "address_block": "/video_subsystem/v_tc_0/ctrl/Reg",
                "offset": "0x44A10000",
                "range": "64K"
              },
              "SEG_vertexFetch_core_0_reg0": {
                "address_block": "/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/s_axi_lite/reg0",
                "offset": "0x44A70000",
                "range": "64K"
              },
              "SEG_vertex_buffer_FIFO_Mem0": {
                "address_block": "/graphics_subsystem/sgp_vertexFetch/vertex_buffer_FIFO/S_AXI/Mem0",
                "offset": "0x44A50000",
                "range": "64K"
              },
              "SEG_vertex_buffer_FIFO_Mem1": {
                "address_block": "/graphics_subsystem/sgp_vertexFetch/vertex_buffer_FIFO/S_AXI_FULL/Mem1",
                "offset": "0x44A60000",
                "range": "64K"
              }
            }
          }
        }
      },
      "/video_subsystem/axi_vdma_0": {
        "address_spaces": {
          "Data_MM2S": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_mem_interface_memaddr": {
                "address_block": "/memory_subsystem/mem_interface/memmap/memaddr",
                "offset": "0x80000000",
                "range": "512M"
              }
            }
          }
        }
      }
    }
  }
}