module top_module (
    input clk,
    input [7:0] in,
    output [7:0] anyedge
);

    always @(posedge clk) begin
        for (int i = 0; i < 8; i++) begin
            anyedge[i] <= (in[i] & ~prev_in[i]) | (~in[i] & prev_in[i]);
        end
        prev_in <= in;
    end

endmodule

The above code uses a D flip-flop to store the previous value of the input signal, and a combinational circuit to detect when the input changes from one clock cycle to the next. The output of the combinational circuit is asserted on the clock edge following a 0 to 1 transition on the input.