[
  {
    "author": [
      {
        "family": "Adiga",
        "given": "N.R."
      },
      {
        "family": "Blumrich",
        "given": "M.A."
      },
      {
        "family": "Chen",
        "given": "D."
      },
      {
        "family": "Coteus",
        "given": "P."
      },
      {
        "family": "Gara",
        "given": "A."
      },
      {
        "family": "Giampapa",
        "given": "M.E."
      },
      {
        "family": "Heidelberger",
        "given": "P."
      },
      {
        "family": "Singh",
        "given": "S."
      },
      {
        "family": "Steinmacher-Burow",
        "given": "B.D."
      },
      {
        "family": "Takken",
        "given": "T."
      },
      {
        "family": "Tsao",
        "given": "M."
      },
      {
        "family": "Vranas",
        "given": "P."
      }
    ],
    "container-title": [
      "IBM J. Res. Dev"
    ],
    "date": [
      "2005-03"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "265–276,"
    ],
    "title": [
      "Blue Gene/L torus interconnection network"
    ],
    "type": "article-journal",
    "volume": [
      "49"
    ]
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "O.T.-C."
      },
      {
        "family": "Sheen",
        "given": "R.R.-B."
      }
    ],
    "container-title": [
      "Solid-State Circuits, IEEE Journal of"
    ],
    "date": [
      "2002-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "51–62,"
    ],
    "title": [
      "A power-efficient wide-range phase-locked loop"
    ],
    "type": "article-journal",
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "family": "Dally",
        "given": "W.J."
      },
      {
        "family": "Seitz",
        "given": "C.L."
      }
    ],
    "container-title": [
      "The Journal of Distributed Computing"
    ],
    "date": [
      "1986"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "187–196,"
    ],
    "title": [
      "The Torus Routing Chip"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Dally",
        "given": "W.J."
      },
      {
        "family": "Towles",
        "given": "B."
      }
    ],
    "container-title": [
      "Design Automation Conference",
      "Proceedings"
    ],
    "date": [
      "2001",
      "2001"
    ],
    "pages": [
      "684–689"
    ],
    "title": [
      "Route packets, not wires: on-chip interconnection networks"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Duato",
        "given": "Jose"
      },
      {
        "family": "Yalamanchili",
        "given": "Sudhakar"
      },
      {
        "family": "Lionel",
        "given": "Ni"
      }
    ],
    "date": [
      "2002"
    ],
    "location": [
      "San Francisco, CA, USA"
    ],
    "publisher": [
      "Morgan Kaufmann Publishers Inc"
    ],
    "title": [
      "Interconnection Networks: An Engineering Approach"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Hajimiri",
        "given": "A."
      },
      {
        "family": "Limotyrakis",
        "given": "S."
      },
      {
        "family": "Lee",
        "given": "T.H."
      }
    ],
    "container-title": [
      "Solid-State Circuits, IEEE Journal of"
    ],
    "date": [
      "1999-06"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "790–804,"
    ],
    "title": [
      "Jitter and phase noise in ring oscillators"
    ],
    "type": "article-journal",
    "volume": [
      "34"
    ]
  },
  {
    "author": [
      {
        "family": "Hiroshi",
        "given": "Yamagata"
      },
      {
        "family": "Takaaki",
        "given": "Yamada"
      },
      {
        "family": "Jovanovic",
        "given": "G.S."
      },
      {
        "family": "Stojcev",
        "given": "M.K."
      }
    ],
    "container-title": [
      "International Journal of Electronics"
    ],
    "date": [
      "1993-08",
      "2006-03"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "167–175,"
    ],
    "title": [
      "Digital voltage controlled oscillator having a ring oscillator with selectable output taps",
      "Current starved delay element with symmetric load"
    ],
    "type": "article-journal",
    "volume": [
      "93"
    ]
  },
  {
    "author": [
      {
        "family": "Karim",
        "given": "F."
      },
      {
        "family": "Nguyen",
        "given": "A."
      },
      {
        "family": "Dey",
        "given": "S."
      }
    ],
    "container-title": [
      "Micro, IEEE"
    ],
    "date": [
      "Sep/Oct 2002"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "36–45,"
    ],
    "title": [
      "An interconnect architecture for networking systems on chips"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Kermani",
        "given": "Parviz"
      },
      {
        "family": "Kleinrock",
        "given": "Leonard"
      }
    ],
    "container-title": [
      "Computer Networks"
    ],
    "date": [
      "1979"
    ],
    "pages": [
      "267–286,"
    ],
    "title": [
      "Virtual cut-through: a new computer communication switching technique"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "J."
      },
      {
        "family": "Balfour",
        "given": "J."
      },
      {
        "family": "Dally",
        "given": "W.J."
      }
    ],
    "container-title": [
      "Computer Architecture Letters"
    ],
    "date": [
      "2007-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "37–40,"
    ],
    "title": [
      "Flattened butterfly topology for on-chip networks"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Kwon",
        "given": "Woo-Cheol"
      },
      {
        "family": "Yoo",
        "given": "Sungjoo"
      },
      {
        "family": "Um",
        "given": "Junhyung"
      },
      {
        "family": "Jeong",
        "given": "Seh-Woong"
      }
    ],
    "container-title": [
      "Design, Automation Test in Europe Conference Exhibition, 2009. DATE ’09"
    ],
    "date": [
      "2009-04"
    ],
    "pages": [
      "1058–1063"
    ],
    "title": [
      "In-network reorder buffer to improve overall noc performance while resolving the in-order requirement problem"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Leiserson",
        "given": "Charles E."
      }
    ],
    "container-title": [
      "IEEE Trans. Comput"
    ],
    "date": [
      "1985-10"
    ],
    "pages": [
      "892–901,"
    ],
    "title": [
      "Fat-trees: universal networks for hardware-efficient supercomputing"
    ],
    "type": "article-journal",
    "volume": [
      "34"
    ]
  },
  {
    "author": [
      {
        "family": "Lenoski",
        "given": "Daniel"
      },
      {
        "family": "Laudon",
        "given": "James"
      },
      {
        "family": "Gharachorloo",
        "given": "Kourosh"
      },
      {
        "family": "Weber",
        "given": "Wolf",
        "particle": "dietrich"
      },
      {
        "family": "Gupta",
        "given": "Anoop"
      },
      {
        "family": "Hennessy",
        "given": "John"
      },
      {
        "family": "Horowitz",
        "given": "Mark"
      },
      {
        "family": "Lam",
        "given": "Monica S."
      },
      {
        "family": "use",
        "given": "Dash The Ease",
        "particle": "of"
      }
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "1992"
    ],
    "pages": [
      "63–79"
    ],
    "title": [
      "The Stanford DASH multiprocessor”"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Megej",
        "given": "A."
      },
      {
        "family": "Beilenhoff",
        "given": "K."
      },
      {
        "family": "Hartnagel",
        "given": "H.L."
      }
    ],
    "container-title": [
      "Microwave and Guided Wave Letters, IEEE"
    ],
    "date": [
      "2000-06"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "239–241,"
    ],
    "title": [
      "Fully monolithically integrated feedback voltage controlled oscillator [using PHEMTs"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Muller",
        "given": "Matthias M."
      },
      {
        "family": "Warschko",
        "given": "Thomas M."
      },
      {
        "family": "Tichy",
        "given": "Walter F."
      }
    ],
    "container-title": [
      "Proceedings of the 12th international conference on Supercomputing",
      "ICS"
    ],
    "date": [
      "1998"
    ],
    "location": [
      "New York, NY, USA"
    ],
    "pages": [
      "361–368,"
    ],
    "publisher": [
      "ACM"
    ],
    "title": [
      "Prefetching on the Cray-T3E"
    ],
    "type": "article-journal",
    "volume": [
      "98"
    ]
  },
  {
    "author": [
      {
        "family": "Samuelsson",
        "given": "H."
      },
      {
        "family": "Kumar",
        "given": "S."
      }
    ],
    "container-title": [
      "Norchip"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "16–19"
    ],
    "title": [
      "Ring Road NoC architecture"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Sethuraman",
        "given": "Balasubramanian"
      },
      {
        "family": "Bhattacharya",
        "given": "Prasun"
      },
      {
        "family": "Khan",
        "given": "Jawad"
      },
      {
        "family": "Vemuri",
        "given": "Ranga"
      },
      {
        "family": "Tasic",
        "given": "A.C.M.A."
      },
      {
        "family": "Serdijn",
        "given": "W.A."
      },
      {
        "family": "Long",
        "given": "J.R."
      }
    ],
    "container-title": [
      "Proceedings of the 15th ACM Great Lakes symposium on VLSI",
      "Circuits and Systems I: Regular Papers, IEEE Transactions on"
    ],
    "date": [
      "2005",
      "2005-05"
    ],
    "issue": [
      "5"
    ],
    "location": [
      "New York, NY, USA"
    ],
    "pages": [
      "452–457,",
      "894–901,"
    ],
    "title": [
      "Lipar: A light-weight parallel router for fpga-based networks-on-chip",
      "Adaptivity of voltage-controlled oscillators—theory and design"
    ],
    "type": "article-journal",
    "volume": [
      "GLSVLSI ’05",
      "52"
    ]
  },
  {
    "author": [
      {
        "family": "Taylor",
        "given": "Michael"
      },
      {
        "family": "Taylor",
        "given": "Michael Bedford"
      },
      {
        "family": "Lee",
        "given": "Walter"
      },
      {
        "family": "Amarasinghe",
        "given": "Saman"
      },
      {
        "family": "Agarwal",
        "given": "Anant"
      }
    ],
    "container-title": [
      "In International Symposium on High Performance Computer Architecture"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "341–353"
    ],
    "title": [
      "Scalar Operand Networks: On-chip Interconnect for ILP in Partitioned Architectures"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Thamsirianunt",
        "given": "M."
      },
      {
        "family": "Kwasniewski",
        "given": "T.A."
      }
    ],
    "container-title": [
      "Solid-State Circuits, IEEE Journal of"
    ],
    "date": [
      "1997-10"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "1511–1524,"
    ],
    "title": [
      "CMOS VCO’s for PLL frequency synthesis in GHz digital mobile radio communications"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "Anceau",
        "given": "F."
      }
    ],
    "container-title": [
      "Solid-State Circuits, IEEE Journal of"
    ],
    "date": [
      "1982-02"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "51–56,"
    ],
    "title": [
      "A synchronous approach for clocking VLSI systems"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "Y."
      },
      {
        "family": "Wong",
        "given": "D.F."
      }
    ],
    "container-title": [
      "Design and Test of Computers"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "230–236,"
    ],
    "title": [
      "An algorithm for zero-skew clock tree routing with buffer insertion"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Chan",
        "given": "S.C."
      },
      {
        "family": "Restle",
        "given": "P.J."
      },
      {
        "family": "Shepard",
        "given": "K.L."
      },
      {
        "family": "James",
        "given": "N.K."
      },
      {
        "family": "Franch",
        "given": "R.L."
      }
    ],
    "container-title": [
      "Solid-State Circuits Conference",
      "ISSCC. 2004 IEEE International"
    ],
    "date": [
      "2004",
      "2004-02-01"
    ],
    "pages": [
      "342–343"
    ],
    "title": [
      "A 4.6 GHz resonant global clock distribution network",
      "Digest of Technical Papers"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chao",
        "given": "T.-H."
      },
      {
        "family": "Hsu",
        "given": "Y.-C."
      },
      {
        "family": "Ho",
        "given": "J.-M."
      },
      {
        "family": "Kahng",
        "given": "A.B."
      }
    ],
    "container-title": [
      "IEEE Transactions on Circuits and Systems"
    ],
    "date": [
      "1992-11"
    ],
    "pages": [
      "779–814,"
    ],
    "title": [
      "Zero skew clock routing with minimum wirelength"
    ],
    "type": "article-journal",
    "volume": [
      "II, vol. 39"
    ]
  },
  {
    "author": [
      {
        "family": "Chaturvedi",
        "given": "R."
      },
      {
        "family": "Hu",
        "given": "J."
      }
    ],
    "container-title": [
      "Proceedings, International Symposium on Quality Electronic Design"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "381–386"
    ],
    "title": [
      "Buffered clock tree for high quality IC design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chueh",
        "given": "J.-Y."
      },
      {
        "family": "Ziesler",
        "given": "C."
      },
      {
        "family": "Papaefthymiou",
        "given": "M."
      }
    ],
    "container-title": [
      "Proceedings, IEEE Computer society Annual Symposium on VLSI"
    ],
    "date": [
      "2004-02"
    ],
    "pages": [
      "135–140"
    ],
    "title": [
      "Experimental evaluation of resonant clock distribution"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "Transactions on Design Automation of Electronic Systems"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "341–388,"
    ],
    "title": [
      "Bounded-skew clock and Steiner routing,”ACM"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Cordero",
        "given": "V."
      },
      {
        "family": "Khatri",
        "given": "S."
      }
    ],
    "container-title": [
      "DATE"
    ],
    "date": [
      "2008"
    ],
    "pages": [
      "985–990"
    ],
    "title": [
      "Clock distribution scheme using coplanar transmission lines"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Friedman",
        "given": "E.G."
      }
    ],
    "container-title": [
      "Proceedings of the IEEE"
    ],
    "date": [
      "2001-05"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "665–692,"
    ],
    "title": [
      "Clock distribution networks in synchronous digital integrated circuits"
    ],
    "type": "article-journal",
    "volume": [
      "89"
    ]
  },
  {
    "author": [
      {
        "family": "Jayakumar",
        "given": "Juniper Networks San Jose C.A.N."
      }
    ],
    "date": [
      "2010-07"
    ],
    "title": [
      "VLSI Design Engineer, “Private Communication"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Meta-Software",
        "given": "Inc"
      },
      {
        "family": "Karkala",
        "given": "C.A.V."
      },
      {
        "family": "Bollapalli",
        "given": "K.C."
      },
      {
        "family": "Garg",
        "given": "R."
      },
      {
        "family": "Khatri",
        "given": "S.P."
      }
    ],
    "container-title": [
      "IEEE International Conference on Computer Design (ICCD"
    ],
    "date": [
      "2009-10"
    ],
    "location": [
      "Campbell"
    ],
    "pages": [
      "511–516"
    ],
    "title": [
      "HSPICE user’s manual",
      "A PLL design based on a standing wave resonant oscillator"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "T.H."
      },
      {
        "family": "Kaiser",
        "given": "W.J."
      }
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "424–431,"
    ],
    "title": [
      "A 900-MHz 2.5-mA CMOS Frequency Synthesizer with an Automatic SC Tuning Loop"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Liu",
        "given": "I."
      },
      {
        "family": "Chou",
        "given": "T."
      },
      {
        "family": "Aziz",
        "given": "A."
      },
      {
        "family": "Wong",
        "given": "D.F."
      }
    ],
    "container-title": [
      "Proceedings, Intl Symposium on Physical Design"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "33–38"
    ],
    "title": [
      "Zero-skew clock tree construction by simultaneous routing, wire sizing and buffer insertion"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "T.H."
      },
      {
        "family": "Lai",
        "given": "Y.J."
      }
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "2007"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "340–349,"
    ],
    "title": [
      "An Agile VCO Frequency Calibration Technique for a 10-GHz CMOS PLL"
    ],
    "type": "article-journal",
    "volume": [
      "42"
    ]
  },
  {
    "author": [
      {
        "family": "O’Mahony",
        "given": "F."
      }
    ],
    "date": [
      "2003"
    ],
    "genre": [
      "Ph.D. dissertation,"
    ],
    "publisher": [
      "Stanford University"
    ],
    "title": [
      "10 GHz Global Clock Distribution using Coupled Standing-Wave Oscillators"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "O’Mahony",
        "given": "F."
      },
      {
        "family": "Yue",
        "given": "P."
      },
      {
        "family": "Horowitz",
        "given": "M."
      },
      {
        "family": "Wong",
        "given": "S."
      },
      {
        "given": "A.C.M."
      }
    ],
    "container-title": [
      "DAC ’03: Proceedings of the 40th conference on Design automation"
    ],
    "date": [
      "2003"
    ],
    "note": [
      "Accessed April 22, 2013)."
    ],
    "pages": [
      "682–687,"
    ],
    "title": [
      "Design of a 10GHz clock distribution network using coupled standing-wave oscillators",
      "MultiGig"
    ],
    "type": "paper-conference",
    "url": [
      "http://www.multigig.com"
    ]
  },
  {
    "author": [
      {
        "family": "Nedovic",
        "given": "N."
      },
      {
        "family": "Tzartzanis",
        "given": "N."
      },
      {
        "family": "Tamura",
        "given": "H."
      },
      {
        "family": "Rotella",
        "given": "F.M."
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "2007"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "2726–2735,"
    ],
    "title": [
      "Wiklund “A 40-44 Gb/s 3 X Oversampling CMOS CDR/1:16 DEMUX"
    ],
    "type": "article-journal",
    "volume": [
      "42"
    ]
  },
  {
    "note": [
      "Accessed April 22, 2013)."
    ],
    "title": [
      "PTM website"
    ],
    "type": null,
    "url": [
      "http://www.eas.asu.edu/"
    ]
  },
  {
    "author": [
      {
        "family": "Rajaram",
        "given": "A."
      },
      {
        "family": "Pan",
        "given": "D."
      }
    ],
    "container-title": [
      "Proceedings, Intl Symposium on Physical Design"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "157–164,"
    ],
    "title": [
      "Variation tolerant buffered clock network synthesis with cross links"
    ],
    "type": "paper-conference"
  },
  {
    "container-title": [],
    "title": [
      "Raphael Interconnect Analysis Tool: User’s Guide"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Wilson",
        "given": "W.B."
      },
      {
        "family": "Moon",
        "given": "U.K."
      },
      {
        "family": "Lakshmikumar",
        "given": "K."
      },
      {
        "family": "Dai",
        "given": "L."
      }
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "1437–1444,"
    ],
    "title": [
      "A CMOS Self-Calibrating Frequency Synthesizer"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "given": "Wood"
      },
      {
        "others": true
      },
      {
        "family": "J",
        "given": "T.Edwards"
      },
      {
        "family": "Lipa",
        "given": "S."
      }
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "2001",
      "2001-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1654–1665,"
    ],
    "title": [
      "Rotary traveling-wave oscillator arrays: a new clock technology"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Wood",
        "given": "J."
      },
      {
        "family": "Edwards",
        "given": "T."
      },
      {
        "family": "Ziesler",
        "given": "C."
      }
    ],
    "container-title": [
      "Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International"
    ],
    "date": [
      "2006-02"
    ],
    "note": [
      "Accessed April 22, 2013), 2007."
    ],
    "pages": [
      "1550–1557,"
    ],
    "title": [
      "A 3.5 GHz Rotary-Traveling-Wave-Oscillator Clocked Dynamic Logic Family in 0.25 m CMOS",
      "itrs“The International Technology Roadmap for Semiconductors"
    ],
    "type": "paper-conference",
    "url": [
      "http://public.itrs.net/"
    ]
  },
  {
    "author": [
      {
        "family": "Tsai",
        "given": "J.-L."
      },
      {
        "family": "Chen",
        "given": "T.-H."
      },
      {
        "family": "Chen",
        "given": "C."
      }
    ],
    "container-title": [
      "IEEE Transactions on CAD"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "565–572,"
    ],
    "title": [
      "Zero skew clock-tree optimization with buffer insertion/sizing and wire sizing"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "Balasubramonian",
        "given": "Rajeev"
      },
      {
        "family": "Muralimanohar",
        "given": "Naveen"
      },
      {
        "family": "Ramani",
        "given": "Karthik"
      },
      {
        "family": "Venkatachalapathy",
        "given": "Venkatanand"
      }
    ],
    "container-title": [
      "Proceedings of the 11th International Symposium on High-Performance Computer Architecture"
    ],
    "date": [
      "2005"
    ],
    "location": [
      "Washington, DC, USA"
    ],
    "pages": [
      "28–39,"
    ],
    "publisher": [
      "IEEE Computer Society"
    ],
    "title": [
      "Microarchitectural Wire Management for Performance and Power in Partitioned Architectures"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Balfour",
        "given": "James D."
      },
      {
        "family": "Dally",
        "given": "William J."
      }
    ],
    "container-title": [
      "International Conference on Supercomputing"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "187–198"
    ],
    "title": [
      "Design tradeoffs for tiled CMP on-chip networks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bienia",
        "given": "Christian"
      },
      {
        "family": "Kumar",
        "given": "Sanjeev"
      },
      {
        "family": "Singh",
        "given": "Jaswinder Pal"
      },
      {
        "family": "Li",
        "given": "Kai"
      }
    ],
    "date": [
      "2008"
    ],
    "genre": [
      "Tech. Rep.,"
    ],
    "publisher": [
      "IN PRINCETON UNIVERSITY"
    ],
    "title": [
      "The PARSEC benchmark suite: Characterization and architectural implications"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Binkert",
        "given": "Nathan"
      },
      {
        "family": "Beckmann",
        "given": "Bradford"
      },
      {
        "family": "Black",
        "given": "Gabriel"
      },
      {
        "family": "Reinhardt",
        "given": "Steven K."
      },
      {
        "family": "Saidi",
        "given": "Ali"
      },
      {
        "family": "Basu",
        "given": "Arkaprava"
      },
      {
        "family": "Hestness",
        "given": "Joel"
      },
      {
        "family": "Hower",
        "given": "Derek R."
      },
      {
        "family": "Krishna",
        "given": "Tushar"
      },
      {
        "family": "Sardashti",
        "given": "Somayeh"
      },
      {
        "family": "Sen",
        "given": "Rathijit"
      },
      {
        "family": "Sewell",
        "given": "Korey"
      },
      {
        "family": "Shoaib",
        "given": "Muhammad"
      },
      {
        "family": "Vaish",
        "given": "Nilay"
      },
      {
        "family": "Hill",
        "given": "Mark D."
      },
      {
        "family": "Wood",
        "given": "David A."
      }
    ],
    "container-title": [
      "SIGARCH Comput. Archit. News"
    ],
    "date": [
      "2011-08"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "1–7,"
    ],
    "title": [
      "The GEM5 simulator"
    ],
    "type": "article-journal",
    "volume": [
      "39"
    ]
  },
  {
    "author": [
      {
        "family": "Bjerregaard",
        "given": "T."
      },
      {
        "family": "Assoc. Prof. Jens Sparsø",
        "given": "I.M.M.L.Bononi",
        "particle": "Supervised by"
      },
      {
        "family": "Concer",
        "given": "N."
      },
      {
        "family": "Grammatikakis",
        "given": "M."
      },
      {
        "family": "Coppola",
        "given": "M."
      },
      {
        "family": "Locatelli",
        "given": "R."
      }
    ],
    "container-title": [
      "Digital System Design Architectures, Methods and Tools, 2007. DSD 2007. 10th Euromicro Conference on"
    ],
    "date": [
      "2005",
      "2007"
    ],
    "pages": [
      "543–546"
    ],
    "title": [
      "The MANGO clockless network-on-chip: Concepts and implementation",
      "NoC Topologies Exploration based on Mapping and Simulation Models"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chelcea",
        "given": "T."
      },
      {
        "family": "Nowick",
        "given": "S.M."
      }
    ],
    "container-title": [
      "VLSI"
    ],
    "date": [
      "2000",
      "2000"
    ],
    "pages": [
      "119–126"
    ],
    "publisher": [
      "IEEE Computer Society Workshop on"
    ],
    "title": [
      "A low-latency FIFO for mixed-clock systems",
      "Proceedings"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Chiu",
        "given": "D.M."
      },
      {
        "family": "Kadansky",
        "given": "M."
      },
      {
        "family": "Perlman",
        "given": "R."
      },
      {
        "family": "Reynders",
        "given": "J."
      },
      {
        "family": "Steele",
        "given": "G."
      },
      {
        "family": "Yuksel",
        "given": "M."
      }
    ],
    "container-title": [
      "Proceedings of the 27th Annual IEEE Conference on Local Computer Networks",
      "LCN"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "Washington, DC, USA"
    ],
    "pages": [
      "0062–,"
    ],
    "publisher": [
      "IEEE Computer Society"
    ],
    "title": [
      "Deadlock-free routing based on ordered links"
    ],
    "type": "article-journal",
    "volume": [
      "02"
    ]
  },
  {
    "author": [
      {
        "family": "Cummings",
        "given": "E.C."
      },
      {
        "family": "Alfke",
        "given": "Peter"
      }
    ],
    "date": [
      "2002"
    ],
    "genre": [
      "Technical Report,"
    ],
    "publisher": [
      "Sunburst Design"
    ],
    "title": [
      "Simulation and Synthesis Techniques for Asynchronous FIFO Design with Asynchronous Pointer Comparisons"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Dally",
        "given": "W.J."
      },
      {
        "family": "Seitz",
        "given": "C.L."
      }
    ],
    "container-title": [
      "The Journal of Distributed Computing"
    ],
    "date": [
      "1986"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "187–196,"
    ],
    "title": [
      "The Torus Routing Chip"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Dally",
        "given": "W.J."
      },
      {
        "family": "Seitz",
        "given": "C.L."
      }
    ],
    "container-title": [
      "IEEE Trans. Comput"
    ],
    "date": [
      "1987-05"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "547–553,"
    ],
    "title": [
      "Deadlock-free message routing in multiprocessor interconnection networks"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Dally",
        "given": "W.J."
      },
      {
        "family": "Poulton",
        "given": "J.W."
      }
    ],
    "date": [
      "1998"
    ],
    "publisher": [
      "Cambridge University Press"
    ],
    "title": [
      "Digital Systems Engineering"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Dally",
        "given": "W.J."
      },
      {
        "family": "Towles",
        "given": "B."
      }
    ],
    "container-title": [
      "Design Automation Conference",
      "Proceedings"
    ],
    "date": [
      "2001",
      "2001"
    ],
    "pages": [
      "684–689"
    ],
    "title": [
      "Route packets, not wires: on-chip interconnection networks"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Duato",
        "given": "Jose"
      },
      {
        "family": "Yalamanchili",
        "given": "Sudhakar"
      },
      {
        "family": "Lionel",
        "given": "Ni"
      }
    ],
    "date": [
      "2002"
    ],
    "location": [
      "San Francisco, CA, USA"
    ],
    "publisher": [
      "Morgan Kaufmann Publishers Inc"
    ],
    "title": [
      "Interconnection Networks: An Engineering Approach"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Gerosa",
        "given": "G."
      },
      {
        "family": "Curtis",
        "given": "S."
      },
      {
        "family": "D’Addeo",
        "given": "M."
      },
      {
        "family": "Bo Jiang",
        "given": "B.Kuttanna"
      },
      {
        "family": "Merchant",
        "given": "F."
      },
      {
        "family": "Patel",
        "given": "B."
      },
      {
        "family": "Taufique",
        "given": "M.H."
      },
      {
        "family": "Samarchi",
        "given": "H."
      }
    ],
    "container-title": [
      "Solid-State Circuits, IEEE Journal of"
    ],
    "date": [
      "2009"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "73–82,"
    ],
    "title": [
      "A Sub-2W Low Power IA Processor for Mobile Internet Devices in 45 nm High-k Metal Gate CMOS"
    ],
    "type": "article-journal",
    "volume": [
      "44"
    ]
  },
  {
    "author": [
      {
        "family": "Gratz",
        "given": "P."
      },
      {
        "family": "Changkyu Kim",
        "given": "R.McDonald"
      },
      {
        "family": "Keckler",
        "given": "S.W."
      },
      {
        "family": "Burger",
        "given": "D."
      }
    ],
    "container-title": [
      "Computer Design, 2006. ICCD 2006. International Conference on"
    ],
    "date": [
      "2006-10"
    ],
    "pages": [
      "477–484"
    ],
    "title": [
      "Implementation and Evaluation of On-Chip Network Architectures"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Horak",
        "given": "M.N."
      },
      {
        "family": "Nowick",
        "given": "S.M."
      },
      {
        "family": "Carlberg",
        "given": "M."
      },
      {
        "family": "Vishkin",
        "given": "U."
      }
    ],
    "container-title": [
      "Networks-on-Chip (NOCS), 2010 Fourth ACM/IEEE International Symposium on"
    ],
    "date": [
      "2010-05"
    ],
    "pages": [
      "43–50"
    ],
    "title": [
      "A Low-Overhead Asynchronous Interconnection Network for GALS Chip Multiprocessors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hu",
        "given": "Jingcao"
      },
      {
        "family": "Deng",
        "given": "Yangdong"
      },
      {
        "family": "Marculescu",
        "given": "Radu"
      }
    ],
    "container-title": [
      "Proceedings of the 2002 Asia and South Pacific Design Automation Conference",
      "ASP-DAC"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "Washington, DC, USA"
    ],
    "pages": [
      "573–,"
    ],
    "publisher": [
      "IEEE Computer Society"
    ],
    "title": [
      "System-level point-to-point communication synthesis using floorplanning information"
    ],
    "type": "article-journal",
    "volume": [
      "02"
    ]
  },
  {
    "author": [
      {
        "family": "Meta-Software",
        "given": "Inc"
      },
      {
        "family": "Karim",
        "given": "C.A.F."
      },
      {
        "family": "Nguyen",
        "given": "A."
      },
      {
        "family": "Dey",
        "given": "S."
      }
    ],
    "container-title": [
      "Micro, IEEE"
    ],
    "date": [
      "Sep/Oct 2002"
    ],
    "issue": [
      "5"
    ],
    "location": [
      "Campbell"
    ],
    "pages": [
      "36–45,"
    ],
    "title": [
      "HSPICE user’s manual",
      "An interconnect architecture for networking systems on chips"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "J."
      },
      {
        "family": "Balfour",
        "given": "J."
      },
      {
        "family": "Dally",
        "given": "W.J."
      }
    ],
    "container-title": [
      "Computer Architecture Letters"
    ],
    "date": [
      "2007-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "37–40,"
    ],
    "title": [
      "Flattened butterfly topology for on-chip networks"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "M.M."
      },
      {
        "family": "Davis",
        "given": "J.D."
      },
      {
        "family": "Oskin",
        "given": "M."
      },
      {
        "family": "Austin",
        "given": "T."
      }
    ],
    "container-title": [
      "Computer Architecture, 2008. ISCA ’08. 35th International Symposium on"
    ],
    "date": [
      "2008-06"
    ],
    "pages": [
      "101–112"
    ],
    "title": [
      "Polymorphic On-Chip Networks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Leiserson",
        "given": "Charles E."
      }
    ],
    "container-title": [
      "IEEE Trans. Comput"
    ],
    "date": [
      "1985-10"
    ],
    "pages": [
      "892–901,"
    ],
    "title": [
      "Fat-trees: universal networks for hardware-efficient supercomputing"
    ],
    "type": "article-journal",
    "volume": [
      "34"
    ]
  },
  {
    "author": [
      {
        "family": "Ludovici",
        "given": "Daniele"
      },
      {
        "family": "Strano",
        "given": "Alessandro"
      },
      {
        "family": "Gaydadjiev",
        "given": "Georgi N."
      },
      {
        "family": "Bertozzi",
        "given": "Davide"
      },
      {
        "family": "Michelogiannakis",
        "given": "A.C.M.George"
      },
      {
        "family": "Sanchez",
        "given": "Daniel"
      },
      {
        "family": "Dally",
        "given": "William J."
      },
      {
        "family": "Kozyrakis",
        "given": "Christos"
      }
    ],
    "container-title": [
      "Proceedings of the Fifth International Workshop on Interconnection Network Architecture: On-Chip, Multi-Chip",
      "Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip"
    ],
    "date": [
      "2011",
      "2010"
    ],
    "genre": [
      "INA-OCMC ’11,"
    ],
    "issue": [
      "CS ’10"
    ],
    "location": [
      "NewYork, NY, USA",
      "Washington, DC, USA"
    ],
    "pages": [
      "27–30,",
      "9–16,"
    ],
    "publisher": [
      "IEEE Computer Society"
    ],
    "title": [
      "Mesochronous NoC technology for power-efficient GALS MPSoCs",
      "Evaluating bufferless flow control for on-chip networks"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "Nawathe",
        "given": "U."
      }
    ],
    "date": [
      "2007"
    ],
    "genre": [
      "Technical Report,"
    ],
    "publisher": [
      "Sun Microsystems"
    ],
    "title": [
      "Design and implementation of Sun’s Niagara2 processor"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "L.Peh H."
      },
      {
        "family": "Malik",
        "given": "S."
      }
    ],
    "container-title": [
      "Microarchitecture",
      "Proceedings. 36th Annual IEEE/ACM International Symposium on"
    ],
    "date": [
      "2003",
      "2003-12"
    ],
    "pages": [
      "105–116"
    ],
    "title": [
      "Power-driven design of router microarchitectures in on-chip networks",
      "MICRO-36"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Samuelsson",
        "given": "H."
      },
      {
        "family": "Kumar",
        "given": "S."
      },
      {
        "family": "Sanchez",
        "given": "Daniel"
      },
      {
        "family": "Michelogiannakis",
        "given": "George"
      },
      {
        "family": "Kozyrakis",
        "given": "Christos"
      },
      {
        "family": "Design",
        "given": "European"
      },
      {
        "family": "Tota",
        "given": "Automation Association Sergio"
      },
      {
        "family": "Casu",
        "given": "Mario R."
      },
      {
        "family": "Macchiarulo",
        "given": "Luca"
      }
    ],
    "container-title": [
      "Proceedings of the Conference on Design, Automation and Test in Europe",
      "Proceedings of the 16th ACM Great Lakes symposium on VLSI. 2006, GLSVLSI ’06",
      "Norchip",
      "ACM Trans. Archit. Code Optim",
      "IEEE Transactions on"
    ],
    "date": [
      "2013",
      "2004",
      "2010-05",
      "2010",
      "2010-06"
    ],
    "issue": [
      "6"
    ],
    "location": [
      "Leuven, Belgium, Belgium"
    ],
    "note": [
      "Accessed April 22,",
      "ACM. Anh Thien Tran, Dean Nguyen Truong, and B. Baas, “A Reconfigurable Source-Synchronous On-Chip Network for GALS Many-Core Platforms,” Computer-Aided Design of Integrated Circuits and Systems,"
    ],
    "pages": [
      "16–19",
      "1–4 28,",
      "33–38,",
      "204–209,",
      "897–910,"
    ],
    "title": [
      "PTM website",
      "Raphael Interconnect Analysis Tool: User’s Guide",
      "Ring Road NoC architecture",
      "An analysis of on-chip interconnection networks for large-scale chip multiprocessors",
      "Yvain Thonnart, Pascal Vivet, and Fabien Clermidy, “A fully-asynchronous low-power framework for GALS NoC integration",
      "Implementation analysis of NoC: a MPSoC trace-driven approach"
    ],
    "type": "article-journal",
    "url": [
      "http://www.eas.asu.edu/"
    ],
    "volume": [
      "7",
      "3001",
      "DATE ’10",
      "29",
      4
    ]
  },
  {
    "author": [
      {
        "family": "Balfour",
        "given": "James D."
      },
      {
        "family": "Dally",
        "given": "William J."
      }
    ],
    "container-title": [
      "International Conference on Supercomputing"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "187–198"
    ],
    "title": [
      "Design tradeoffs for tiled CMP on-chip networks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Beckmann",
        "given": "Bradford M."
      },
      {
        "family": "Wood",
        "given": "David A."
      }
    ],
    "container-title": [
      "Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture",
      "MICRO"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Washington, DC, USA"
    ],
    "pages": [
      "43–,"
    ],
    "publisher": [
      "IEEE Computer Society"
    ],
    "title": [
      "Tlc: Transmission line caches"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "M.-C.Frank"
      },
      {
        "family": "Socher",
        "given": "Eran"
      },
      {
        "family": "Tam",
        "given": "Sai-Wang"
      },
      {
        "family": "Cong",
        "given": "Jason"
      },
      {
        "family": "Reinman",
        "given": "Glenn"
      },
      {
        "family": "Cordero",
        "given": "A.C.M.Victor H."
      },
      {
        "family": "Khatri",
        "given": "Sunil P."
      },
      {
        "family": "Meta-Software",
        "given": "A.C.M.Inc"
      },
      {
        "family": "Kirman",
        "given": "C.A.Nevin"
      },
      {
        "family": "Kirman",
        "given": "Meyrem"
      },
      {
        "family": "Dokania",
        "given": "Rajeev K."
      },
      {
        "family": "Martinez",
        "given": "Jose F."
      },
      {
        "family": "Apsel",
        "given": "Alyssa B."
      },
      {
        "family": "Watkins",
        "given": "Matthew A."
      },
      {
        "family": "Albonesi",
        "given": "David H."
      },
      {
        "family": "Watkins",
        "given": "Matthew A."
      },
      {
        "family": "Albonesi",
        "given": "David H."
      }
    ],
    "container-title": [
      "Proceedings of the 2008 international symposium on Physical design",
      "Proceedings of the conference on Design, automation and test in Europe",
      "Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture",
      "MICRO"
    ],
    "date": [
      "2008",
      "2008",
      "2006"
    ],
    "issue": [
      "PD ’08"
    ],
    "location": [
      "New York, NY, USA",
      "New York, NY, USA",
      "Campbell",
      "Washington, DC, USA"
    ],
    "pages": [
      "78–83,",
      "985–990,",
      "492–503,"
    ],
    "publisher": [
      "IEEE Computer Society"
    ],
    "title": [
      "RF Interconnects for Communications On-chip",
      "Clock distribution scheme using coplanar transmission lines",
      "HSPICE user’s manual",
      "Leveraging optical technology in future bus-based chip multiprocessors"
    ],
    "type": "article-journal",
    "volume": [
      "DATE ’08",
      "39"
    ]
  },
  {
    "author": [
      {
        "family": "Ogras",
        "given": "Umit Y."
      },
      {
        "family": "Member",
        "given": "Student"
      },
      {
        "family": "Marculescu",
        "given": "Radu"
      }
    ],
    "container-title": [
      "IEEE Trans. Very Large Scale Integration Systems"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "693–706,"
    ],
    "title": [
      "Its a small world after all: NoC performance optimization via long-range link insertion"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "Sanchez",
        "given": "Daniel"
      },
      {
        "family": "Michelogiannakis",
        "given": "George"
      },
      {
        "family": "Kozyrakis",
        "given": "Christos"
      }
    ],
    "container-title": [
      "ACM Trans. Archit. Code Optim"
    ],
    "date": [
      "2013",
      "2010-05"
    ],
    "note": [
      "Accessed April 22,"
    ],
    "pages": [
      "1–4 28,"
    ],
    "title": [
      "PTM website",
      "Raphael Interconnect Analysis Tool: User’s Guide,”",
      "An analysis of on-chip interconnection networks for large-scale chip multiprocessors"
    ],
    "type": "article-journal",
    "url": [
      "http://www.eas.asu.edu/"
    ],
    "volume": [
      "7",
      4
    ]
  }
]
