# my-RISC-V
Step by step to complete the design of the reduced instryction set CPU and FPGA impementation.
