// Seed: 1778990361
module module_0 (
    input tri  id_0,
    input tri1 id_1,
    input wor  id_2,
    input wand id_3
);
  logic id_5 = 1, id_6;
endmodule
module module_1 (
    output logic id_0,
    input supply0 id_1,
    output tri id_2,
    input tri1 id_3,
    output tri1 id_4,
    output logic id_5
);
  assign id_0 = -1 + 1;
  always @(id_1) begin : LABEL_0
    id_0 = -1;
    id_5 = -1;
  end
  always @(posedge id_3 + id_1) id_5 <= -1'h0;
  wire id_7;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3,
      id_3
  );
  assign modCall_1.id_6 = 0;
  logic id_8;
  assign id_8 = id_3(id_8, -1, ~|-1) + -1'b0;
endmodule
