{"Jason Cong": [0, ["Physical Planning with Retiming", ["Jason Cong", "Sung Kyu Lim"], "https://doi.org/10.1109/ICCAD.2000.896441", 6, "iccad", 2000], ["Multilevel Optimization for Large-Scale Circuit Placement", ["Tony F. Chan", "Jason Cong", "Tianming Kong", "Joseph R. Shinnerl"], "https://doi.org/10.1109/ICCAD.2000.896469", 6, "iccad", 2000], ["Incremental CAD", ["Olivier Coudert", "Jason Cong", "Sharad Malik", "Majid Sarrafzadeh"], "https://doi.org/10.1109/ICCAD.2000.896480", 8, "iccad", 2000]], "Sung Kyu Lim": [0.9975332617759705, ["Physical Planning with Retiming", ["Jason Cong", "Sung Kyu Lim"], "https://doi.org/10.1109/ICCAD.2000.896441", 6, "iccad", 2000]], "Xianlong Hong": [5.6014105354051935e-08, ["Corner Block List: An Effective and Efficient Topological Representation of Non-Slicing Floorplan", ["Xianlong Hong", "Gang Huang", "Yici Cai", "Jiangchun Gu", "Sheqin Dong", "Chung-Kuan Cheng", "Jun Gu"], "https://doi.org/10.1109/ICCAD.2000.896442", 5, "iccad", 2000]], "Gang Huang": [0, ["Corner Block List: An Effective and Efficient Topological Representation of Non-Slicing Floorplan", ["Xianlong Hong", "Gang Huang", "Yici Cai", "Jiangchun Gu", "Sheqin Dong", "Chung-Kuan Cheng", "Jun Gu"], "https://doi.org/10.1109/ICCAD.2000.896442", 5, "iccad", 2000]], "Yici Cai": [0, ["Corner Block List: An Effective and Efficient Topological Representation of Non-Slicing Floorplan", ["Xianlong Hong", "Gang Huang", "Yici Cai", "Jiangchun Gu", "Sheqin Dong", "Chung-Kuan Cheng", "Jun Gu"], "https://doi.org/10.1109/ICCAD.2000.896442", 5, "iccad", 2000]], "Jiangchun Gu": [0.001847730134613812, ["Corner Block List: An Effective and Efficient Topological Representation of Non-Slicing Floorplan", ["Xianlong Hong", "Gang Huang", "Yici Cai", "Jiangchun Gu", "Sheqin Dong", "Chung-Kuan Cheng", "Jun Gu"], "https://doi.org/10.1109/ICCAD.2000.896442", 5, "iccad", 2000]], "Sheqin Dong": [3.6851851064056973e-06, ["Corner Block List: An Effective and Efficient Topological Representation of Non-Slicing Floorplan", ["Xianlong Hong", "Gang Huang", "Yici Cai", "Jiangchun Gu", "Sheqin Dong", "Chung-Kuan Cheng", "Jun Gu"], "https://doi.org/10.1109/ICCAD.2000.896442", 5, "iccad", 2000]], "Chung-Kuan Cheng": [0, ["Corner Block List: An Effective and Efficient Topological Representation of Non-Slicing Floorplan", ["Xianlong Hong", "Gang Huang", "Yici Cai", "Jiangchun Gu", "Sheqin Dong", "Chung-Kuan Cheng", "Jun Gu"], "https://doi.org/10.1109/ICCAD.2000.896442", 5, "iccad", 2000], ["Hurwitz Stable Reduced Order Modelling for RLC Interconnect Trees", ["Xiaodong Yang", "Chung-Kuan Cheng", "Walter H. Ku", "Robert J. Carragher"], "https://doi.org/10.1109/ICCAD.2000.896478", 7, "iccad", 2000]], "Jun Gu": [0.07243934646248817, ["Corner Block List: An Effective and Efficient Topological Representation of Non-Slicing Floorplan", ["Xianlong Hong", "Gang Huang", "Yici Cai", "Jiangchun Gu", "Sheqin Dong", "Chung-Kuan Cheng", "Jun Gu"], "https://doi.org/10.1109/ICCAD.2000.896442", 5, "iccad", 2000]], "Florin Balasa": [0, ["Modeling Non-Slicing Floorplans with Binary Trees", ["Florin Balasa"], "https://doi.org/10.1109/ICCAD.2000.896443", 4, "iccad", 2000]], "Andrew B. Kahng": [8.938514595158153e-09, ["On Mismatches between Incremental Optimizers and Instance Perturbations in Physical Design Tools", ["Andrew B. Kahng", "Stefanus Mantik"], "https://doi.org/10.1109/ICCAD.2000.896444", 5, "iccad", 2000], ["Effects of Global Interconnect Optimizations on Performance Estimation of Deep Submicron Design", ["Yu Cao", "Chenming Hu", "Xuejue Huang", "Andrew B. Kahng", "Sudhakar Muddu", "Dirk Stroobandt", "Dennis Sylvester"], "https://doi.org/10.1109/ICCAD.2000.896451", 6, "iccad", 2000], ["Provably Good Global Buffering Using an Available Buffer Block Plan", ["Feodor F. Dragan", "Andrew B. Kahng", "Ion I. Mandoiu", "Sudhakar Muddu", "Alexander Zelikovsky"], "https://doi.org/10.1109/ICCAD.2000.896458", 6, "iccad", 2000]], "Stefanus Mantik": [0, ["On Mismatches between Incremental Optimizers and Instance Perturbations in Physical Design Tools", ["Andrew B. Kahng", "Stefanus Mantik"], "https://doi.org/10.1109/ICCAD.2000.896444", 5, "iccad", 2000]], "Peter M. Maurer": [0, ["Event Driven Simulation Without Loops or Conditionals", ["Peter M. Maurer"], "https://doi.org/10.1109/ICCAD.2000.896445", 4, "iccad", 2000]], "Jose C. Costa": [0, ["Observability Analysis of Embedded Software for Coverage-Directed Validation", ["Jose C. Costa", "Srinivas Devadas", "Jose Monteiro"], "https://doi.org/10.1109/ICCAD.2000.896446", 6, "iccad", 2000]], "Srinivas Devadas": [0, ["Observability Analysis of Embedded Software for Coverage-Directed Validation", ["Jose C. Costa", "Srinivas Devadas", "Jose Monteiro"], "https://doi.org/10.1109/ICCAD.2000.896446", 6, "iccad", 2000]], "Jose Monteiro": [0, ["Observability Analysis of Embedded Software for Coverage-Directed Validation", ["Jose C. Costa", "Srinivas Devadas", "Jose Monteiro"], "https://doi.org/10.1109/ICCAD.2000.896446", 6, "iccad", 2000]], "Gernot Koch": [0, ["A Methodology for Verifying Memory Access Protocols in Behavioral Synthesis", ["Gernot Koch", "Taewhan Kim", "Reiner Genevriere"], "https://doi.org/10.1109/ICCAD.2000.896447", 6, "iccad", 2000]], "Taewhan Kim": [1, ["A Methodology for Verifying Memory Access Protocols in Behavioral Synthesis", ["Gernot Koch", "Taewhan Kim", "Reiner Genevriere"], "https://doi.org/10.1109/ICCAD.2000.896447", 6, "iccad", 2000], ["Bus Optimization for Low-Power Data Path Synthesis Based on Network Flow Method", ["Sungpack Hong", "Taewhan Kim"], "https://doi.org/10.1109/ICCAD.2000.896491", 6, "iccad", 2000]], "Reiner Genevriere": [0, ["A Methodology for Verifying Memory Access Protocols in Behavioral Synthesis", ["Gernot Koch", "Taewhan Kim", "Reiner Genevriere"], "https://doi.org/10.1109/ICCAD.2000.896447", 6, "iccad", 2000]], "Farinaz Koushanfar": [0, ["Symbolic Debugging Scheme for Optimized Hardware and Software", ["Farinaz Koushanfar", "Darko Kirovski", "Miodrag Potkonjak"], "https://doi.org/10.1109/ICCAD.2000.896448", 4, "iccad", 2000], ["Challenges and Opportunities in Broadband and Wireless Communication Designs", ["Jan M. Rabaey", "Miodrag Potkonjak", "Farinaz Koushanfar", "Suet-Fei Li", "Tim Tuan"], "https://doi.org/10.1109/ICCAD.2000.896454", 7, "iccad", 2000]], "Darko Kirovski": [0, ["Symbolic Debugging Scheme for Optimized Hardware and Software", ["Farinaz Koushanfar", "Darko Kirovski", "Miodrag Potkonjak"], "https://doi.org/10.1109/ICCAD.2000.896448", 4, "iccad", 2000], ["Latency-Guided On-Chip Bus Network Design", ["Milenko Drinic", "Darko Kirovski", "Seapahn Meguerdichian", "Miodrag Potkonjak"], "https://doi.org/10.1109/ICCAD.2000.896508", 4, "iccad", 2000]], "Miodrag Potkonjak": [0, ["Symbolic Debugging Scheme for Optimized Hardware and Software", ["Farinaz Koushanfar", "Darko Kirovski", "Miodrag Potkonjak"], "https://doi.org/10.1109/ICCAD.2000.896448", 4, "iccad", 2000], ["Challenges and Opportunities in Broadband and Wireless Communication Designs", ["Jan M. Rabaey", "Miodrag Potkonjak", "Farinaz Koushanfar", "Suet-Fei Li", "Tim Tuan"], "https://doi.org/10.1109/ICCAD.2000.896454", 7, "iccad", 2000], ["Latency-Guided On-Chip Bus Network Design", ["Milenko Drinic", "Darko Kirovski", "Seapahn Meguerdichian", "Miodrag Potkonjak"], "https://doi.org/10.1109/ICCAD.2000.896508", 4, "iccad", 2000]], "Per Gunnar Kjeldsberg": [0, ["Automated Data Dependency Size Estimation with a Partially Fixed Execution Ordering", ["Per Gunnar Kjeldsberg", "Francky Catthoor", "Einar J. Aas"], "https://doi.org/10.1109/ICCAD.2000.896449", 7, "iccad", 2000]], "Francky Catthoor": [0, ["Automated Data Dependency Size Estimation with a Partially Fixed Execution Ordering", ["Per Gunnar Kjeldsberg", "Francky Catthoor", "Einar J. Aas"], "https://doi.org/10.1109/ICCAD.2000.896449", 7, "iccad", 2000]], "Einar J. Aas": [0, ["Automated Data Dependency Size Estimation with a Partially Fixed Execution Ordering", ["Per Gunnar Kjeldsberg", "Francky Catthoor", "Einar J. Aas"], "https://doi.org/10.1109/ICCAD.2000.896449", 7, "iccad", 2000]], "Hyeong-Ju Kang": [0.9946451038122177, ["FIR Filter Synthesis Algorithms for Minimizing the Delay and the Number of Adders", ["Hyeong-Ju Kang", "Hansoo Kim", "In-Cheol Park"], "https://doi.org/10.1109/ICCAD.2000.896450", 4, "iccad", 2000]], "Hansoo Kim": [0.9988974332809448, ["FIR Filter Synthesis Algorithms for Minimizing the Delay and the Number of Adders", ["Hyeong-Ju Kang", "Hansoo Kim", "In-Cheol Park"], "https://doi.org/10.1109/ICCAD.2000.896450", 4, "iccad", 2000]], "In-Cheol Park": [0.9998304396867752, ["FIR Filter Synthesis Algorithms for Minimizing the Delay and the Number of Adders", ["Hyeong-Ju Kang", "Hansoo Kim", "In-Cheol Park"], "https://doi.org/10.1109/ICCAD.2000.896450", 4, "iccad", 2000]], "Yu Cao": [0, ["Effects of Global Interconnect Optimizations on Performance Estimation of Deep Submicron Design", ["Yu Cao", "Chenming Hu", "Xuejue Huang", "Andrew B. Kahng", "Sudhakar Muddu", "Dirk Stroobandt", "Dennis Sylvester"], "https://doi.org/10.1109/ICCAD.2000.896451", 6, "iccad", 2000]], "Chenming Hu": [0, ["Effects of Global Interconnect Optimizations on Performance Estimation of Deep Submicron Design", ["Yu Cao", "Chenming Hu", "Xuejue Huang", "Andrew B. Kahng", "Sudhakar Muddu", "Dirk Stroobandt", "Dennis Sylvester"], "https://doi.org/10.1109/ICCAD.2000.896451", 6, "iccad", 2000], ["Impact of Systematic Spatial Intra-Chip Gate Length Variability on Performance of High-Speed Digital Circuits", ["Michael Orshansky", "Linda Milor", "Pinhong Chen", "Kurt Keutzer", "Chenming Hu"], "https://doi.org/10.1109/ICCAD.2000.896452", 6, "iccad", 2000]], "Xuejue Huang": [0, ["Effects of Global Interconnect Optimizations on Performance Estimation of Deep Submicron Design", ["Yu Cao", "Chenming Hu", "Xuejue Huang", "Andrew B. Kahng", "Sudhakar Muddu", "Dirk Stroobandt", "Dennis Sylvester"], "https://doi.org/10.1109/ICCAD.2000.896451", 6, "iccad", 2000]], "Sudhakar Muddu": [0, ["Effects of Global Interconnect Optimizations on Performance Estimation of Deep Submicron Design", ["Yu Cao", "Chenming Hu", "Xuejue Huang", "Andrew B. Kahng", "Sudhakar Muddu", "Dirk Stroobandt", "Dennis Sylvester"], "https://doi.org/10.1109/ICCAD.2000.896451", 6, "iccad", 2000], ["Provably Good Global Buffering Using an Available Buffer Block Plan", ["Feodor F. Dragan", "Andrew B. Kahng", "Ion I. Mandoiu", "Sudhakar Muddu", "Alexander Zelikovsky"], "https://doi.org/10.1109/ICCAD.2000.896458", 6, "iccad", 2000]], "Dirk Stroobandt": [0, ["Effects of Global Interconnect Optimizations on Performance Estimation of Deep Submicron Design", ["Yu Cao", "Chenming Hu", "Xuejue Huang", "Andrew B. Kahng", "Sudhakar Muddu", "Dirk Stroobandt", "Dennis Sylvester"], "https://doi.org/10.1109/ICCAD.2000.896451", 6, "iccad", 2000]], "Dennis Sylvester": [0, ["Effects of Global Interconnect Optimizations on Performance Estimation of Deep Submicron Design", ["Yu Cao", "Chenming Hu", "Xuejue Huang", "Andrew B. Kahng", "Sudhakar Muddu", "Dirk Stroobandt", "Dennis Sylvester"], "https://doi.org/10.1109/ICCAD.2000.896451", 6, "iccad", 2000]], "Michael Orshansky": [0, ["Impact of Systematic Spatial Intra-Chip Gate Length Variability on Performance of High-Speed Digital Circuits", ["Michael Orshansky", "Linda Milor", "Pinhong Chen", "Kurt Keutzer", "Chenming Hu"], "https://doi.org/10.1109/ICCAD.2000.896452", 6, "iccad", 2000]], "Linda Milor": [0, ["Impact of Systematic Spatial Intra-Chip Gate Length Variability on Performance of High-Speed Digital Circuits", ["Michael Orshansky", "Linda Milor", "Pinhong Chen", "Kurt Keutzer", "Chenming Hu"], "https://doi.org/10.1109/ICCAD.2000.896452", 6, "iccad", 2000]], "Pinhong Chen": [0, ["Impact of Systematic Spatial Intra-Chip Gate Length Variability on Performance of High-Speed Digital Circuits", ["Michael Orshansky", "Linda Milor", "Pinhong Chen", "Kurt Keutzer", "Chenming Hu"], "https://doi.org/10.1109/ICCAD.2000.896452", 6, "iccad", 2000], ["Miller Factor for Gate-Level Coupling Delay Calculation", ["Pinhong Chen", "Desmond Kirkpatrick", "Kurt Keutzer"], "https://doi.org/10.1109/ICCAD.2000.896453", 7, "iccad", 2000], ["Switching Window Computation for Static Timing Analysis in Presence of Crosstalk Noise", ["Pinhong Chen", "Desmond Kirkpatrick", "Kurt Keutzer"], "https://doi.org/10.1109/ICCAD.2000.896494", 7, "iccad", 2000]], "Kurt Keutzer": [0, ["Impact of Systematic Spatial Intra-Chip Gate Length Variability on Performance of High-Speed Digital Circuits", ["Michael Orshansky", "Linda Milor", "Pinhong Chen", "Kurt Keutzer", "Chenming Hu"], "https://doi.org/10.1109/ICCAD.2000.896452", 6, "iccad", 2000], ["Miller Factor for Gate-Level Coupling Delay Calculation", ["Pinhong Chen", "Desmond Kirkpatrick", "Kurt Keutzer"], "https://doi.org/10.1109/ICCAD.2000.896453", 7, "iccad", 2000], ["Switching Window Computation for Static Timing Analysis in Presence of Crosstalk Noise", ["Pinhong Chen", "Desmond Kirkpatrick", "Kurt Keutzer"], "https://doi.org/10.1109/ICCAD.2000.896494", 7, "iccad", 2000]], "Desmond Kirkpatrick": [0, ["Miller Factor for Gate-Level Coupling Delay Calculation", ["Pinhong Chen", "Desmond Kirkpatrick", "Kurt Keutzer"], "https://doi.org/10.1109/ICCAD.2000.896453", 7, "iccad", 2000], ["Switching Window Computation for Static Timing Analysis in Presence of Crosstalk Noise", ["Pinhong Chen", "Desmond Kirkpatrick", "Kurt Keutzer"], "https://doi.org/10.1109/ICCAD.2000.896494", 7, "iccad", 2000]], "Jan M. Rabaey": [0, ["Challenges and Opportunities in Broadband and Wireless Communication Designs", ["Jan M. Rabaey", "Miodrag Potkonjak", "Farinaz Koushanfar", "Suet-Fei Li", "Tim Tuan"], "https://doi.org/10.1109/ICCAD.2000.896454", 7, "iccad", 2000]], "Suet-Fei Li": [0, ["Challenges and Opportunities in Broadband and Wireless Communication Designs", ["Jan M. Rabaey", "Miodrag Potkonjak", "Farinaz Koushanfar", "Suet-Fei Li", "Tim Tuan"], "https://doi.org/10.1109/ICCAD.2000.896454", 7, "iccad", 2000]], "Tim Tuan": [0, ["Challenges and Opportunities in Broadband and Wireless Communication Designs", ["Jan M. Rabaey", "Miodrag Potkonjak", "Farinaz Koushanfar", "Suet-Fei Li", "Tim Tuan"], "https://doi.org/10.1109/ICCAD.2000.896454", 7, "iccad", 2000]], "Ralph H. J. M. Otten": [0, ["Challenges in Physical Chip Design", ["Ralph H. J. M. Otten", "Paul Stravers"], "https://doi.org/10.1109/ICCAD.2000.896455", 8, "iccad", 2000]], "Paul Stravers": [0, ["Challenges in Physical Chip Design", ["Ralph H. J. M. Otten", "Paul Stravers"], "https://doi.org/10.1109/ICCAD.2000.896455", 8, "iccad", 2000]], "Hongbing Fan": [0, ["General Models for Optimum Arbitrary-Dimension FPGA Switch Box Designs", ["Hongbing Fan", "Jiping Liu", "Yu-Liang Wu"], "https://doi.org/10.1109/ICCAD.2000.896456", 6, "iccad", 2000]], "Jiping Liu": [0, ["General Models for Optimum Arbitrary-Dimension FPGA Switch Box Designs", ["Hongbing Fan", "Jiping Liu", "Yu-Liang Wu"], "https://doi.org/10.1109/ICCAD.2000.896456", 6, "iccad", 2000]], "Yu-Liang Wu": [0.00020033385953865945, ["General Models for Optimum Arbitrary-Dimension FPGA Switch Box Designs", ["Hongbing Fan", "Jiping Liu", "Yu-Liang Wu"], "https://doi.org/10.1109/ICCAD.2000.896456", 6, "iccad", 2000]], "Jiang Hu": [0, ["A Timing-Constrained Algorithm for Simultaneous Global Routing of Multiple Nets", ["Jiang Hu", "Sachin S. Sapatnekar"], "https://doi.org/10.1109/ICCAD.2000.896457", 5, "iccad", 2000]], "Sachin S. Sapatnekar": [0, ["A Timing-Constrained Algorithm for Simultaneous Global Routing of Multiple Nets", ["Jiang Hu", "Sachin S. Sapatnekar"], "https://doi.org/10.1109/ICCAD.2000.896457", 5, "iccad", 2000], ["Fast Analysis and Optimization of Power/Ground Networks", ["Haihua Su", "Kaushik Gala", "Sachin S. Sapatnekar"], "https://doi.org/10.1109/ICCAD.2000.896518", 4, "iccad", 2000]], "Feodor F. Dragan": [0, ["Provably Good Global Buffering Using an Available Buffer Block Plan", ["Feodor F. Dragan", "Andrew B. Kahng", "Ion I. Mandoiu", "Sudhakar Muddu", "Alexander Zelikovsky"], "https://doi.org/10.1109/ICCAD.2000.896458", 6, "iccad", 2000]], "Ion I. Mandoiu": [0, ["Provably Good Global Buffering Using an Available Buffer Block Plan", ["Feodor F. Dragan", "Andrew B. Kahng", "Ion I. Mandoiu", "Sudhakar Muddu", "Alexander Zelikovsky"], "https://doi.org/10.1109/ICCAD.2000.896458", 6, "iccad", 2000]], "Alexander Zelikovsky": [0, ["Provably Good Global Buffering Using an Available Buffer Block Plan", ["Feodor F. Dragan", "Andrew B. Kahng", "Ion I. Mandoiu", "Sudhakar Muddu", "Alexander Zelikovsky"], "https://doi.org/10.1109/ICCAD.2000.896458", 6, "iccad", 2000]], "Ryan Kastner": [0, ["Predictable Routing", ["Ryan Kastner", "Elaheh Bozorgzadeh", "Majid Sarrafzadeh"], "https://doi.org/10.1109/ICCAD.2000.896459", 4, "iccad", 2000], ["Timing Driven Gate Duplication: Complexity Issues and Algorithms", ["Ankur Srivastava", "Ryan Kastner", "Majid Sarrafzadeh"], "https://doi.org/10.1109/ICCAD.2000.896512", 4, "iccad", 2000]], "Elaheh Bozorgzadeh": [0, ["Predictable Routing", ["Ryan Kastner", "Elaheh Bozorgzadeh", "Majid Sarrafzadeh"], "https://doi.org/10.1109/ICCAD.2000.896459", 4, "iccad", 2000]], "Majid Sarrafzadeh": [0, ["Predictable Routing", ["Ryan Kastner", "Elaheh Bozorgzadeh", "Majid Sarrafzadeh"], "https://doi.org/10.1109/ICCAD.2000.896459", 4, "iccad", 2000], ["Potential Slack: An Effective Metric of Combinational Circuit Performance", ["Chunhong Chen", "Xiaojian Yang", "Majid Sarrafzadeh"], "https://doi.org/10.1109/ICCAD.2000.896474", 4, "iccad", 2000], ["Incremental CAD", ["Olivier Coudert", "Jason Cong", "Sharad Malik", "Majid Sarrafzadeh"], "https://doi.org/10.1109/ICCAD.2000.896480", 8, "iccad", 2000], ["DRAGON2000: Standard-Cell Placement Tool for Large Industry Circuits", ["Maogang Wang", "Xiaojian Yang", "Majid Sarrafzadeh"], "https://doi.org/10.1109/ICCAD.2000.896483", 4, "iccad", 2000], ["Timing Driven Gate Duplication: Complexity Issues and Algorithms", ["Ankur Srivastava", "Ryan Kastner", "Majid Sarrafzadeh"], "https://doi.org/10.1109/ICCAD.2000.896512", 4, "iccad", 2000]], "Shankar G. Govindaraju": [0, ["Counterexample-Guided Choice of Projections in Approximate Symbolic Model Checking", ["Shankar G. Govindaraju", "David L. Dill"], "https://doi.org/10.1109/ICCAD.2000.896460", 5, "iccad", 2000]], "David L. Dill": [0, ["Counterexample-Guided Choice of Projections in Approximate Symbolic Model Checking", ["Shankar G. Govindaraju", "David L. Dill"], "https://doi.org/10.1109/ICCAD.2000.896460", 5, "iccad", 2000]], "Pei-Hsin Ho": [0, ["Smart Simulation Using Collaborative Formal and Simulation Engines", ["Pei-Hsin Ho", "Thomas R. Shiple", "Kevin Harer", "James H. Kukula", "Robert F. Damiano", "Valeria Bertacco", "Jerry Taylor", "Jiang Long"], "https://doi.org/10.1109/ICCAD.2000.896461", 7, "iccad", 2000]], "Thomas R. Shiple": [0, ["Smart Simulation Using Collaborative Formal and Simulation Engines", ["Pei-Hsin Ho", "Thomas R. Shiple", "Kevin Harer", "James H. Kukula", "Robert F. Damiano", "Valeria Bertacco", "Jerry Taylor", "Jiang Long"], "https://doi.org/10.1109/ICCAD.2000.896461", 7, "iccad", 2000]], "Kevin Harer": [0, ["Smart Simulation Using Collaborative Formal and Simulation Engines", ["Pei-Hsin Ho", "Thomas R. Shiple", "Kevin Harer", "James H. Kukula", "Robert F. Damiano", "Valeria Bertacco", "Jerry Taylor", "Jiang Long"], "https://doi.org/10.1109/ICCAD.2000.896461", 7, "iccad", 2000]], "James H. Kukula": [0, ["Smart Simulation Using Collaborative Formal and Simulation Engines", ["Pei-Hsin Ho", "Thomas R. Shiple", "Kevin Harer", "James H. Kukula", "Robert F. Damiano", "Valeria Bertacco", "Jerry Taylor", "Jiang Long"], "https://doi.org/10.1109/ICCAD.2000.896461", 7, "iccad", 2000]], "Robert F. Damiano": [0, ["Smart Simulation Using Collaborative Formal and Simulation Engines", ["Pei-Hsin Ho", "Thomas R. Shiple", "Kevin Harer", "James H. Kukula", "Robert F. Damiano", "Valeria Bertacco", "Jerry Taylor", "Jiang Long"], "https://doi.org/10.1109/ICCAD.2000.896461", 7, "iccad", 2000]], "Valeria Bertacco": [0, ["Smart Simulation Using Collaborative Formal and Simulation Engines", ["Pei-Hsin Ho", "Thomas R. Shiple", "Kevin Harer", "James H. Kukula", "Robert F. Damiano", "Valeria Bertacco", "Jerry Taylor", "Jiang Long"], "https://doi.org/10.1109/ICCAD.2000.896461", 7, "iccad", 2000]], "Jerry Taylor": [0, ["Smart Simulation Using Collaborative Formal and Simulation Engines", ["Pei-Hsin Ho", "Thomas R. Shiple", "Kevin Harer", "James H. Kukula", "Robert F. Damiano", "Valeria Bertacco", "Jerry Taylor", "Jiang Long"], "https://doi.org/10.1109/ICCAD.2000.896461", 7, "iccad", 2000]], "Jiang Long": [0, ["Smart Simulation Using Collaborative Formal and Simulation Engines", ["Pei-Hsin Ho", "Thomas R. Shiple", "Kevin Harer", "James H. Kukula", "Robert F. Damiano", "Valeria Bertacco", "Jerry Taylor", "Jiang Long"], "https://doi.org/10.1109/ICCAD.2000.896461", 7, "iccad", 2000]], "C. Norris Ip": [0, ["Simulation Coverage Enhancement Using Test Stimulus Transformations", ["C. Norris Ip"], "https://doi.org/10.1109/ICCAD.2000.896462", 7, "iccad", 2000]], "Dirk Ziegenbein": [0, ["Dynamic Response Time Optimization for SDF Graphs", ["Dirk Ziegenbein", "Jan Uerpmann", "Ralph Ernst"], "https://doi.org/10.1109/ICCAD.2000.896463", 6, "iccad", 2000]], "Jan Uerpmann": [0, ["Dynamic Response Time Optimization for SDF Graphs", ["Dirk Ziegenbein", "Jan Uerpmann", "Ralph Ernst"], "https://doi.org/10.1109/ICCAD.2000.896463", 6, "iccad", 2000]], "Ralph Ernst": [0, ["Dynamic Response Time Optimization for SDF Graphs", ["Dirk Ziegenbein", "Jan Uerpmann", "Ralph Ernst"], "https://doi.org/10.1109/ICCAD.2000.896463", 6, "iccad", 2000]], "Kenneth L. Shepard": [0, ["Full-Chip, Three-Dimensional, Shapes-Based RLC Extraction", ["Kenneth L. Shepard", "Dipak Sitaram", "Yu Zheng"], "https://doi.org/10.1109/ICCAD.2000.896464", 8, "iccad", 2000]], "Dipak Sitaram": [0, ["Full-Chip, Three-Dimensional, Shapes-Based RLC Extraction", ["Kenneth L. Shepard", "Dipak Sitaram", "Yu Zheng"], "https://doi.org/10.1109/ICCAD.2000.896464", 8, "iccad", 2000]], "Yu Zheng": [0, ["Full-Chip, Three-Dimensional, Shapes-Based RLC Extraction", ["Kenneth L. Shepard", "Dipak Sitaram", "Yu Zheng"], "https://doi.org/10.1109/ICCAD.2000.896464", 8, "iccad", 2000]], "Anirudh Devgan": [0, ["How to Efficiently Capture On-Chip Inductance Effects: Introducing a New Circuit Element K", ["Anirudh Devgan", "Hao Ji", "Wayne Wei-Ming Dai"], "https://doi.org/10.1109/ICCAD.2000.896465", 6, "iccad", 2000], ["An \"Effective\" Capacitance Based Delay Metric for RC Interconnect", ["Chandramouli V. Kashyap", "Charles J. Alpert", "Anirudh Devgan"], "https://doi.org/10.1109/ICCAD.2000.896479", 6, "iccad", 2000]], "Hao Ji": [0.05930126644670963, ["How to Efficiently Capture On-Chip Inductance Effects: Introducing a New Circuit Element K", ["Anirudh Devgan", "Hao Ji", "Wayne Wei-Ming Dai"], "https://doi.org/10.1109/ICCAD.2000.896465", 6, "iccad", 2000]], "Wayne Wei-Ming Dai": [0, ["How to Efficiently Capture On-Chip Inductance Effects: Introducing a New Circuit Element K", ["Anirudh Devgan", "Hao Ji", "Wayne Wei-Ming Dai"], "https://doi.org/10.1109/ICCAD.2000.896465", 6, "iccad", 2000]], "Charlie Chung-Ping Chen": [0, ["Generalized FDTD-ADI: An Unconditionally Stable Full-Wave Maxwell's Equations Solver for VLSI Interconnect Modeling", ["Charlie Chung-Ping Chen", "Tae-Woo Lee", "Narayanan Murugesan", "Susan C. Hagness"], "https://doi.org/10.1109/ICCAD.2000.896466", 8, "iccad", 2000]], "Tae-Woo Lee": [0.9343016147613525, ["Generalized FDTD-ADI: An Unconditionally Stable Full-Wave Maxwell's Equations Solver for VLSI Interconnect Modeling", ["Charlie Chung-Ping Chen", "Tae-Woo Lee", "Narayanan Murugesan", "Susan C. Hagness"], "https://doi.org/10.1109/ICCAD.2000.896466", 8, "iccad", 2000]], "Narayanan Murugesan": [0, ["Generalized FDTD-ADI: An Unconditionally Stable Full-Wave Maxwell's Equations Solver for VLSI Interconnect Modeling", ["Charlie Chung-Ping Chen", "Tae-Woo Lee", "Narayanan Murugesan", "Susan C. Hagness"], "https://doi.org/10.1109/ICCAD.2000.896466", 8, "iccad", 2000]], "Susan C. Hagness": [0, ["Generalized FDTD-ADI: An Unconditionally Stable Full-Wave Maxwell's Equations Solver for VLSI Interconnect Modeling", ["Charlie Chung-Ping Chen", "Tae-Woo Lee", "Narayanan Murugesan", "Susan C. Hagness"], "https://doi.org/10.1109/ICCAD.2000.896466", 8, "iccad", 2000]], "Sung-Woo Hur": [0.9945598095655441, ["MONGREL: Hybrid Techniques for Standard Cell Placement", ["Sung-Woo Hur", "John Lillis"], "https://doi.org/10.1109/ICCAD.2000.896468", 6, "iccad", 2000]], "John Lillis": [0, ["MONGREL: Hybrid Techniques for Standard Cell Placement", ["Sung-Woo Hur", "John Lillis"], "https://doi.org/10.1109/ICCAD.2000.896468", 6, "iccad", 2000]], "Tony F. Chan": [0, ["Multilevel Optimization for Large-Scale Circuit Placement", ["Tony F. Chan", "Jason Cong", "Tianming Kong", "Joseph R. Shinnerl"], "https://doi.org/10.1109/ICCAD.2000.896469", 6, "iccad", 2000]], "Tianming Kong": [2.1774163722065865e-10, ["Multilevel Optimization for Large-Scale Circuit Placement", ["Tony F. Chan", "Jason Cong", "Tianming Kong", "Joseph R. Shinnerl"], "https://doi.org/10.1109/ICCAD.2000.896469", 6, "iccad", 2000]], "Joseph R. Shinnerl": [0, ["Multilevel Optimization for Large-Scale Circuit Placement", ["Tony F. Chan", "Jason Cong", "Tianming Kong", "Joseph R. Shinnerl"], "https://doi.org/10.1109/ICCAD.2000.896469", 6, "iccad", 2000]], "Fan Mo": [0, ["A Force-Directed Macro-Cell Placer", ["Fan Mo", "Abdallah Tabbara", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.2000.896470", 4, "iccad", 2000]], "Abdallah Tabbara": [0, ["A Force-Directed Macro-Cell Placer", ["Fan Mo", "Abdallah Tabbara", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.2000.896470", 4, "iccad", 2000]], "Robert K. Brayton": [0, ["A Force-Directed Macro-Cell Placer", ["Fan Mo", "Abdallah Tabbara", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.2000.896470", 4, "iccad", 2000], ["Cross-Talk Immune VLSI Design Using a Network of PLAs Embedded in a Regular Layout Fabric", ["Sunil P. Khatri", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.2000.896507", 7, "iccad", 2000], ["Don't Cares and Multi-Valued Logic Network Minimization", ["Yunjian Jiang", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.2000.896525", 6, "iccad", 2000]], "Jeongjin Roh": [0.9996931105852127, ["Verification of Delta-Sigma Converters Using Adaptive Regression Modeling", ["Jeongjin Roh", "Suresh Seshadri", "Jacob A. Abraham"], "https://doi.org/10.1109/ICCAD.2000.896471", 6, "iccad", 2000]], "Suresh Seshadri": [0, ["Verification of Delta-Sigma Converters Using Adaptive Regression Modeling", ["Jeongjin Roh", "Suresh Seshadri", "Jacob A. Abraham"], "https://doi.org/10.1109/ICCAD.2000.896471", 6, "iccad", 2000]], "Jacob A. Abraham": [0, ["Verification of Delta-Sigma Converters Using Adaptive Regression Modeling", ["Jeongjin Roh", "Suresh Seshadri", "Jacob A. Abraham"], "https://doi.org/10.1109/ICCAD.2000.896471", 6, "iccad", 2000]], "Kenneth Francken": [0, ["DAISY: A Simulation-Based High-Level Synthesis Tool for Delta-Sigma Modulators", ["Kenneth Francken", "Peter J. Vancorenland", "Georges G. E. Gielen"], "https://doi.org/10.1109/ICCAD.2000.896472", 5, "iccad", 2000]], "Peter J. Vancorenland": [0, ["DAISY: A Simulation-Based High-Level Synthesis Tool for Delta-Sigma Modulators", ["Kenneth Francken", "Peter J. Vancorenland", "Georges G. E. Gielen"], "https://doi.org/10.1109/ICCAD.2000.896472", 5, "iccad", 2000]], "Georges G. E. Gielen": [0, ["DAISY: A Simulation-Based High-Level Synthesis Tool for Delta-Sigma Modulators", ["Kenneth Francken", "Peter J. Vancorenland", "Georges G. E. Gielen"], "https://doi.org/10.1109/ICCAD.2000.896472", 5, "iccad", 2000], ["ACTIF: A High-Level Power Estimation Tool for Analog Continuous-Time-Filters", ["Erik Lauwers", "Georges G. E. Gielen"], "https://doi.org/10.1109/ICCAD.2000.896473", 4, "iccad", 2000]], "Erik Lauwers": [0, ["ACTIF: A High-Level Power Estimation Tool for Analog Continuous-Time-Filters", ["Erik Lauwers", "Georges G. E. Gielen"], "https://doi.org/10.1109/ICCAD.2000.896473", 4, "iccad", 2000]], "Chunhong Chen": [0, ["Potential Slack: An Effective Metric of Combinational Circuit Performance", ["Chunhong Chen", "Xiaojian Yang", "Majid Sarrafzadeh"], "https://doi.org/10.1109/ICCAD.2000.896474", 4, "iccad", 2000]], "Xiaojian Yang": [2.019705854384296e-12, ["Potential Slack: An Effective Metric of Combinational Circuit Performance", ["Chunhong Chen", "Xiaojian Yang", "Majid Sarrafzadeh"], "https://doi.org/10.1109/ICCAD.2000.896474", 4, "iccad", 2000], ["DRAGON2000: Standard-Cell Placement Tool for Large Industry Circuits", ["Maogang Wang", "Xiaojian Yang", "Majid Sarrafzadeh"], "https://doi.org/10.1109/ICCAD.2000.896483", 4, "iccad", 2000]], "Chien-Chu Kuo": [0, ["Delay Budgeting for a Timing-Closure-Driven Design Method", ["Chien-Chu Kuo", "Allen C.-H. Wu"], "https://doi.org/10.1109/ICCAD.2000.896475", 6, "iccad", 2000]], "Allen C.-H. Wu": [1.6829647050964347e-10, ["Delay Budgeting for a Timing-Closure-Driven Design Method", ["Chien-Chu Kuo", "Allen C.-H. Wu"], "https://doi.org/10.1109/ICCAD.2000.896475", 6, "iccad", 2000]], "Rongtian Zhang": [0, ["Stochastic Wire-Length and Delay Distribution of 3-Dimensional Circuits", ["Rongtian Zhang", "Kaushik Roy", "Cheng-Kok Koh", "David B. Janes"], "https://doi.org/10.1109/ICCAD.2000.896476", 6, "iccad", 2000]], "Kaushik Roy": [0, ["Stochastic Wire-Length and Delay Distribution of 3-Dimensional Circuits", ["Rongtian Zhang", "Kaushik Roy", "Cheng-Kok Koh", "David B. Janes"], "https://doi.org/10.1109/ICCAD.2000.896476", 6, "iccad", 2000], ["A Twisted Bundle Layout Structure for Minimizing Inductive Coupling Noise", ["Guoan Zhong", "Cheng-Kok Koh", "Kaushik Roy"], "https://doi.org/10.1109/ICCAD.2000.896506", 6, "iccad", 2000], ["Frequency Domain Analysis of Switching Noise on Power Supply Network", ["Shiyou Zhao", "Kaushik Roy", "Cheng-Kok Koh"], "https://doi.org/10.1109/ICCAD.2000.896520", 6, "iccad", 2000]], "Cheng-Kok Koh": [0.0002752652144408785, ["Stochastic Wire-Length and Delay Distribution of 3-Dimensional Circuits", ["Rongtian Zhang", "Kaushik Roy", "Cheng-Kok Koh", "David B. Janes"], "https://doi.org/10.1109/ICCAD.2000.896476", 6, "iccad", 2000], ["UST/DME: A Clock Tree Router for General Skew Constraints", ["Chung-Wen Albert Tsao", "Cheng-Kok Koh"], "https://doi.org/10.1109/ICCAD.2000.896505", 6, "iccad", 2000], ["A Twisted Bundle Layout Structure for Minimizing Inductive Coupling Noise", ["Guoan Zhong", "Cheng-Kok Koh", "Kaushik Roy"], "https://doi.org/10.1109/ICCAD.2000.896506", 6, "iccad", 2000], ["Frequency Domain Analysis of Switching Noise on Power Supply Network", ["Shiyou Zhao", "Kaushik Roy", "Cheng-Kok Koh"], "https://doi.org/10.1109/ICCAD.2000.896520", 6, "iccad", 2000]], "David B. Janes": [0, ["Stochastic Wire-Length and Delay Distribution of 3-Dimensional Circuits", ["Rongtian Zhang", "Kaushik Roy", "Cheng-Kok Koh", "David B. Janes"], "https://doi.org/10.1109/ICCAD.2000.896476", 6, "iccad", 2000]], "Michael W. Beattie": [0, ["Hierarchical Interconnect Circuit Models", ["Michael W. Beattie", "Satrajit Gupta", "Lawrence T. Pileggi"], "https://doi.org/10.1109/ICCAD.2000.896477", 7, "iccad", 2000]], "Satrajit Gupta": [0, ["Hierarchical Interconnect Circuit Models", ["Michael W. Beattie", "Satrajit Gupta", "Lawrence T. Pileggi"], "https://doi.org/10.1109/ICCAD.2000.896477", 7, "iccad", 2000]], "Lawrence T. Pileggi": [0, ["Hierarchical Interconnect Circuit Models", ["Michael W. Beattie", "Satrajit Gupta", "Lawrence T. Pileggi"], "https://doi.org/10.1109/ICCAD.2000.896477", 7, "iccad", 2000]], "Xiaodong Yang": [2.8858707423751184e-07, ["Hurwitz Stable Reduced Order Modelling for RLC Interconnect Trees", ["Xiaodong Yang", "Chung-Kuan Cheng", "Walter H. Ku", "Robert J. Carragher"], "https://doi.org/10.1109/ICCAD.2000.896478", 7, "iccad", 2000]], "Walter H. Ku": [1.262624510153798e-11, ["Hurwitz Stable Reduced Order Modelling for RLC Interconnect Trees", ["Xiaodong Yang", "Chung-Kuan Cheng", "Walter H. Ku", "Robert J. Carragher"], "https://doi.org/10.1109/ICCAD.2000.896478", 7, "iccad", 2000]], "Robert J. Carragher": [0, ["Hurwitz Stable Reduced Order Modelling for RLC Interconnect Trees", ["Xiaodong Yang", "Chung-Kuan Cheng", "Walter H. Ku", "Robert J. Carragher"], "https://doi.org/10.1109/ICCAD.2000.896478", 7, "iccad", 2000]], "Chandramouli V. Kashyap": [0, ["An \"Effective\" Capacitance Based Delay Metric for RC Interconnect", ["Chandramouli V. Kashyap", "Charles J. Alpert", "Anirudh Devgan"], "https://doi.org/10.1109/ICCAD.2000.896479", 6, "iccad", 2000]], "Charles J. Alpert": [0, ["An \"Effective\" Capacitance Based Delay Metric for RC Interconnect", ["Chandramouli V. Kashyap", "Charles J. Alpert", "Anirudh Devgan"], "https://doi.org/10.1109/ICCAD.2000.896479", 6, "iccad", 2000]], "Olivier Coudert": [0, ["Incremental CAD", ["Olivier Coudert", "Jason Cong", "Sharad Malik", "Majid Sarrafzadeh"], "https://doi.org/10.1109/ICCAD.2000.896480", 8, "iccad", 2000]], "Sharad Malik": [0, ["Incremental CAD", ["Olivier Coudert", "Jason Cong", "Sharad Malik", "Majid Sarrafzadeh"], "https://doi.org/10.1109/ICCAD.2000.896480", 8, "iccad", 2000]], "Thomas A. Henzinger": [0, ["Decomposing Refinement Proofs Using Assume-Guarantee Reasoning", ["Thomas A. Henzinger", "Shaz Qadeer", "Sriram K. Rajamani"], "https://doi.org/10.1109/ICCAD.2000.896481", 8, "iccad", 2000]], "Shaz Qadeer": [0, ["Decomposing Refinement Proofs Using Assume-Guarantee Reasoning", ["Thomas A. Henzinger", "Shaz Qadeer", "Sriram K. Rajamani"], "https://doi.org/10.1109/ICCAD.2000.896481", 8, "iccad", 2000]], "Sriram K. Rajamani": [0, ["Decomposing Refinement Proofs Using Assume-Guarantee Reasoning", ["Thomas A. Henzinger", "Shaz Qadeer", "Sriram K. Rajamani"], "https://doi.org/10.1109/ICCAD.2000.896481", 8, "iccad", 2000]], "Ke Zhong": [0, ["Effective Partition-Driven Placement with Simultaneous Level Processing and a Global Net Views", ["Ke Zhong", "Shantanu Dutt"], "https://doi.org/10.1109/ICCAD.2000.896482", 6, "iccad", 2000]], "Shantanu Dutt": [0, ["Effective Partition-Driven Placement with Simultaneous Level Processing and a Global Net Views", ["Ke Zhong", "Shantanu Dutt"], "https://doi.org/10.1109/ICCAD.2000.896482", 6, "iccad", 2000]], "Maogang Wang": [0.02582751028239727, ["DRAGON2000: Standard-Cell Placement Tool for Large Industry Circuits", ["Maogang Wang", "Xiaojian Yang", "Majid Sarrafzadeh"], "https://doi.org/10.1109/ICCAD.2000.896483", 4, "iccad", 2000]], "Terry Tao Ye": [1.8377736313947074e-14, ["Data Path Placement with Regularity", ["Terry Tao Ye", "Giovanni De Micheli"], "https://doi.org/10.1109/ICCAD.2000.896484", 7, "iccad", 2000]], "Giovanni De Micheli": [0, ["Data Path Placement with Regularity", ["Terry Tao Ye", "Giovanni De Micheli"], "https://doi.org/10.1109/ICCAD.2000.896484", 7, "iccad", 2000]], "Baolin Yang": [0.0002187388381571509, ["Efficient Finite-Difference Method for Quasi-Periodic Steady-State and Small Signal Analyses", ["Baolin Yang", "Dan Feng"], "https://doi.org/10.1109/ICCAD.2000.896485", 5, "iccad", 2000]], "Dan Feng": [0, ["Efficient Finite-Difference Method for Quasi-Periodic Steady-State and Small Signal Analyses", ["Baolin Yang", "Dan Feng"], "https://doi.org/10.1109/ICCAD.2000.896485", 5, "iccad", 2000]], "Amit Mehrotra": [0, ["Noise Analysis of Phase-Locked Loops", ["Amit Mehrotra"], "https://doi.org/10.1109/ICCAD.2000.896486", 6, "iccad", 2000]], "Alper Demir": [0, ["Computing Phase Noise Eigenfunctions Directly from Steady-State Jacobian Matrices", ["Alper Demir", "David E. Long", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1109/ICCAD.2000.896487", 6, "iccad", 2000], ["Modelling and Analysis of Communication Circuit Performance Using Markov Chains and Efficient Graph Representations", ["Alper Demir", "Peter Feldmann"], "https://doi.org/10.1109/ICCAD.2000.896488", 6, "iccad", 2000]], "David E. Long": [0, ["Computing Phase Noise Eigenfunctions Directly from Steady-State Jacobian Matrices", ["Alper Demir", "David E. Long", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1109/ICCAD.2000.896487", 6, "iccad", 2000]], "Jaijeet S. Roychowdhury": [0, ["Computing Phase Noise Eigenfunctions Directly from Steady-State Jacobian Matrices", ["Alper Demir", "David E. Long", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1109/ICCAD.2000.896487", 6, "iccad", 2000]], "Peter Feldmann": [0, ["Modelling and Analysis of Communication Circuit Performance Using Markov Chains and Efficient Graph Representations", ["Alper Demir", "Peter Feldmann"], "https://doi.org/10.1109/ICCAD.2000.896488", 6, "iccad", 2000]], "Sangyun Kim": [0.7819360494613647, ["Pipeline Optimization for Asynchronous Circuits: Complexity Analysis and an Efficient Optimal Algorithm", ["Sangyun Kim", "Peter A. Beerel"], "https://doi.org/10.1109/ICCAD.2000.896489", 7, "iccad", 2000]], "Peter A. Beerel": [0, ["Pipeline Optimization for Asynchronous Circuits: Complexity Analysis and an Efficient Optimal Algorithm", ["Sangyun Kim", "Peter A. Beerel"], "https://doi.org/10.1109/ICCAD.2000.896489", 7, "iccad", 2000]], "Hans M. Jacobson": [0, ["Achieving Fast and Exact Hazard-Free Logic Minimization of Extended Burst-Mode gC Finite State Machines", ["Hans M. Jacobson", "Chris J. Myers", "Ganesh Gopalakrishnan"], "https://doi.org/10.1109/ICCAD.2000.896490", 8, "iccad", 2000]], "Chris J. Myers": [0, ["Achieving Fast and Exact Hazard-Free Logic Minimization of Extended Burst-Mode gC Finite State Machines", ["Hans M. Jacobson", "Chris J. Myers", "Ganesh Gopalakrishnan"], "https://doi.org/10.1109/ICCAD.2000.896490", 8, "iccad", 2000]], "Ganesh Gopalakrishnan": [0, ["Achieving Fast and Exact Hazard-Free Logic Minimization of Extended Burst-Mode gC Finite State Machines", ["Hans M. Jacobson", "Chris J. Myers", "Ganesh Gopalakrishnan"], "https://doi.org/10.1109/ICCAD.2000.896490", 8, "iccad", 2000]], "Sungpack Hong": [0.9929379224777222, ["Bus Optimization for Low-Power Data Path Synthesis Based on Network Flow Method", ["Sungpack Hong", "Taewhan Kim"], "https://doi.org/10.1109/ICCAD.2000.896491", 6, "iccad", 2000]], "Ki-Wook Kim": [0.9571953415870667, ["Coupling-Driven Signal Encoding Scheme for Low-Power Interface Design", ["Ki-Wook Kim", "Kwang-Hyun Baek", "Naresh R. Shanbhag", "C. L. Liu", "Sung-Mo Kang"], "https://doi.org/10.1109/ICCAD.2000.896492", 4, "iccad", 2000]], "Kwang-Hyun Baek": [0.9993762075901031, ["Coupling-Driven Signal Encoding Scheme for Low-Power Interface Design", ["Ki-Wook Kim", "Kwang-Hyun Baek", "Naresh R. Shanbhag", "C. L. Liu", "Sung-Mo Kang"], "https://doi.org/10.1109/ICCAD.2000.896492", 4, "iccad", 2000]], "Naresh R. Shanbhag": [0, ["Coupling-Driven Signal Encoding Scheme for Low-Power Interface Design", ["Ki-Wook Kim", "Kwang-Hyun Baek", "Naresh R. Shanbhag", "C. L. Liu", "Sung-Mo Kang"], "https://doi.org/10.1109/ICCAD.2000.896492", 4, "iccad", 2000]], "C. L. Liu": [0, ["Coupling-Driven Signal Encoding Scheme for Low-Power Interface Design", ["Ki-Wook Kim", "Kwang-Hyun Baek", "Naresh R. Shanbhag", "C. L. Liu", "Sung-Mo Kang"], "https://doi.org/10.1109/ICCAD.2000.896492", 4, "iccad", 2000]], "Sung-Mo Kang": [0.8804953843355179, ["Coupling-Driven Signal Encoding Scheme for Low-Power Interface Design", ["Ki-Wook Kim", "Kwang-Hyun Baek", "Naresh R. Shanbhag", "C. L. Liu", "Sung-Mo Kang"], "https://doi.org/10.1109/ICCAD.2000.896492", 4, "iccad", 2000]], "Paul-Peter Sotiriadis": [0, ["Bus Energy Minimization by Transition Pattern Coding (TPC) in Deep Submicron Technologies", ["Paul-Peter Sotiriadis", "Anantha Chandrakasan"], "https://doi.org/10.1109/ICCAD.2000.896493", 6, "iccad", 2000]], "Anantha Chandrakasan": [0, ["Bus Energy Minimization by Transition Pattern Coding (TPC) in Deep Submicron Technologies", ["Paul-Peter Sotiriadis", "Anantha Chandrakasan"], "https://doi.org/10.1109/ICCAD.2000.896493", 6, "iccad", 2000]], "Andreas von Bechtolsheim": [0, ["Why Doesn't EDA Get Enough Respect?", ["Andreas von Bechtolsheim", "Joe Costello", "Aart de Gues", "Patrick Scaglia", "Jennifer Smith"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2000.10011", 0, "iccad", 2000]], "Joe Costello": [0, ["Why Doesn't EDA Get Enough Respect?", ["Andreas von Bechtolsheim", "Joe Costello", "Aart de Gues", "Patrick Scaglia", "Jennifer Smith"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2000.10011", 0, "iccad", 2000]], "Aart de Gues": [0, ["Why Doesn't EDA Get Enough Respect?", ["Andreas von Bechtolsheim", "Joe Costello", "Aart de Gues", "Patrick Scaglia", "Jennifer Smith"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2000.10011", 0, "iccad", 2000]], "Patrick Scaglia": [0, ["Why Doesn't EDA Get Enough Respect?", ["Andreas von Bechtolsheim", "Joe Costello", "Aart de Gues", "Patrick Scaglia", "Jennifer Smith"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2000.10011", 0, "iccad", 2000]], "Jennifer Smith": [0, ["Why Doesn't EDA Get Enough Respect?", ["Andreas von Bechtolsheim", "Joe Costello", "Aart de Gues", "Patrick Scaglia", "Jennifer Smith"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2000.10011", 0, "iccad", 2000]], "David T. Blaauw": [0, ["Slope Propagation in Static Timing Analysis", ["David T. Blaauw", "Vladimir Zolotov", "Savithri Sundareswaran", "Chanhee Oh", "Rajendran Panda"], "https://doi.org/10.1109/ICCAD.2000.896495", 6, "iccad", 2000]], "Vladimir Zolotov": [0, ["Slope Propagation in Static Timing Analysis", ["David T. Blaauw", "Vladimir Zolotov", "Savithri Sundareswaran", "Chanhee Oh", "Rajendran Panda"], "https://doi.org/10.1109/ICCAD.2000.896495", 6, "iccad", 2000]], "Savithri Sundareswaran": [0, ["Slope Propagation in Static Timing Analysis", ["David T. Blaauw", "Vladimir Zolotov", "Savithri Sundareswaran", "Chanhee Oh", "Rajendran Panda"], "https://doi.org/10.1109/ICCAD.2000.896495", 6, "iccad", 2000]], "Chanhee Oh": [0.7742483913898468, ["Slope Propagation in Static Timing Analysis", ["David T. Blaauw", "Vladimir Zolotov", "Savithri Sundareswaran", "Chanhee Oh", "Rajendran Panda"], "https://doi.org/10.1109/ICCAD.2000.896495", 6, "iccad", 2000]], "Rajendran Panda": [0, ["Slope Propagation in Static Timing Analysis", ["David T. Blaauw", "Vladimir Zolotov", "Savithri Sundareswaran", "Chanhee Oh", "Rajendran Panda"], "https://doi.org/10.1109/ICCAD.2000.896495", 6, "iccad", 2000]], "Pawan Kulshreshtha": [0, ["Transistor-Level Timing Analysis Using Embedded Simulation", ["Pawan Kulshreshtha", "Robert Palermo", "Mohammad Mortazavi", "Cyrus Bamji", "Hakan Yalcin"], "https://doi.org/10.1109/ICCAD.2000.896496", 5, "iccad", 2000]], "Robert Palermo": [0, ["Transistor-Level Timing Analysis Using Embedded Simulation", ["Pawan Kulshreshtha", "Robert Palermo", "Mohammad Mortazavi", "Cyrus Bamji", "Hakan Yalcin"], "https://doi.org/10.1109/ICCAD.2000.896496", 5, "iccad", 2000]], "Mohammad Mortazavi": [0, ["Transistor-Level Timing Analysis Using Embedded Simulation", ["Pawan Kulshreshtha", "Robert Palermo", "Mohammad Mortazavi", "Cyrus Bamji", "Hakan Yalcin"], "https://doi.org/10.1109/ICCAD.2000.896496", 5, "iccad", 2000]], "Cyrus Bamji": [0, ["Transistor-Level Timing Analysis Using Embedded Simulation", ["Pawan Kulshreshtha", "Robert Palermo", "Mohammad Mortazavi", "Cyrus Bamji", "Hakan Yalcin"], "https://doi.org/10.1109/ICCAD.2000.896496", 5, "iccad", 2000]], "Hakan Yalcin": [0, ["Transistor-Level Timing Analysis Using Embedded Simulation", ["Pawan Kulshreshtha", "Robert Palermo", "Mohammad Mortazavi", "Cyrus Bamji", "Hakan Yalcin"], "https://doi.org/10.1109/ICCAD.2000.896496", 5, "iccad", 2000]], "Dinesh Ramanathan": [0, ["Latency Effects of System Level Power Management Algorithms", ["Dinesh Ramanathan", "Sandy Irani", "Rajesh K. Gupta"], "https://doi.org/10.1109/ICCAD.2000.896497", 7, "iccad", 2000]], "Sandy Irani": [0, ["Latency Effects of System Level Power Management Algorithms", ["Dinesh Ramanathan", "Sandy Irani", "Rajesh K. Gupta"], "https://doi.org/10.1109/ICCAD.2000.896497", 7, "iccad", 2000]], "Rajesh K. Gupta": [0, ["Latency Effects of System Level Power Management Algorithms", ["Dinesh Ramanathan", "Sandy Irani", "Rajesh K. Gupta"], "https://doi.org/10.1109/ICCAD.2000.896497", 7, "iccad", 2000]], "Jiong Luo": [0, ["Power-Conscious Joint Scheduling of Periodic Task Graphs and Aperiodic Tasks in Distributed Real-Time Embedded Systems", ["Jiong Luo", "Niraj K. Jha"], "https://doi.org/10.1109/ICCAD.2000.896498", 8, "iccad", 2000]], "Niraj K. Jha": [0, ["Power-Conscious Joint Scheduling of Periodic Task Graphs and Aperiodic Tasks in Distributed Real-Time Embedded Systems", ["Jiong Luo", "Niraj K. Jha"], "https://doi.org/10.1109/ICCAD.2000.896498", 8, "iccad", 2000]], "Youngsoo Shin": [0.9997629821300507, ["Power Optimization of Real-Time Embedded Systems on Variable Speed Processors", ["Youngsoo Shin", "Kiyoung Choi", "Takayasu Sakurai"], "https://doi.org/10.1109/ICCAD.2000.896499", 4, "iccad", 2000]], "Kiyoung Choi": [1, ["Power Optimization of Real-Time Embedded Systems on Variable Speed Processors", ["Youngsoo Shin", "Kiyoung Choi", "Takayasu Sakurai"], "https://doi.org/10.1109/ICCAD.2000.896499", 4, "iccad", 2000]], "Takayasu Sakurai": [0, ["Power Optimization of Real-Time Embedded Systems on Variable Speed Processors", ["Youngsoo Shin", "Kiyoung Choi", "Takayasu Sakurai"], "https://doi.org/10.1109/ICCAD.2000.896499", 4, "iccad", 2000]], "Qiushuang Zhang": [0, ["A Data Flow Fault Coverage Metric for Validation of Behavioral HDL Descriptions", ["Qiushuang Zhang", "Ian G. Harris"], "https://doi.org/10.1109/ICCAD.2000.896500", 4, "iccad", 2000]], "Ian G. Harris": [0, ["A Data Flow Fault Coverage Metric for Validation of Behavioral HDL Descriptions", ["Qiushuang Zhang", "Ian G. Harris"], "https://doi.org/10.1109/ICCAD.2000.896500", 4, "iccad", 2000], ["Diagnosis of Interconnect Faults in Cluster-Based FPGA Architectures", ["Ian G. Harris", "Russell Tessier"], "https://doi.org/10.1109/ICCAD.2000.896517", 4, "iccad", 2000]], "Wei Chen": [0, ["Simultaneous Gate Sizing and Fanout Optimization", ["Wei Chen", "Cheng-Ta Hsieh", "Massoud Pedram"], "https://doi.org/10.1109/ICCAD.2000.896501", 5, "iccad", 2000]], "Cheng-Ta Hsieh": [0, ["Simultaneous Gate Sizing and Fanout Optimization", ["Wei Chen", "Cheng-Ta Hsieh", "Massoud Pedram"], "https://doi.org/10.1109/ICCAD.2000.896501", 5, "iccad", 2000]], "Massoud Pedram": [0, ["Simultaneous Gate Sizing and Fanout Optimization", ["Wei Chen", "Cheng-Ta Hsieh", "Massoud Pedram"], "https://doi.org/10.1109/ICCAD.2000.896501", 5, "iccad", 2000]], "Rajeev Murgai": [0, ["Layout-Driven Area-Constrained Timing Optimization by Net Buffering", ["Rajeev Murgai"], "https://doi.org/10.1109/ICCAD.2000.896502", 8, "iccad", 2000], ["An Exact Gate Assignment Algorithm for Tree Circuits Under Rise and Fall Delays", ["Arlindo L. Oliveira", "Rajeev Murgai"], "https://doi.org/10.1109/ICCAD.2000.896513", 7, "iccad", 2000]], "Ching-Hwa Cheng": [0, ["Synthesis of CMOS Domino Circuits for Charge Sharing Alleviation", ["Ching-Hwa Cheng", "Shih-Chieh Chang", "Shin-De Li", "Wen-Ben Jone", "Jinn-Shyan Wang"], "https://doi.org/10.1109/ICCAD.2000.896503", 4, "iccad", 2000]], "Shih-Chieh Chang": [2.970255916223685e-10, ["Synthesis of CMOS Domino Circuits for Charge Sharing Alleviation", ["Ching-Hwa Cheng", "Shih-Chieh Chang", "Shin-De Li", "Wen-Ben Jone", "Jinn-Shyan Wang"], "https://doi.org/10.1109/ICCAD.2000.896503", 4, "iccad", 2000], ["Wire Reconnections Based on Implication Flow Graph", ["Shih-Chieh Chang", "Zhong-Zhen Wu", "He-Zhe Yu"], "https://doi.org/10.1109/ICCAD.2000.896527", 4, "iccad", 2000]], "Shin-De Li": [0, ["Synthesis of CMOS Domino Circuits for Charge Sharing Alleviation", ["Ching-Hwa Cheng", "Shih-Chieh Chang", "Shin-De Li", "Wen-Ben Jone", "Jinn-Shyan Wang"], "https://doi.org/10.1109/ICCAD.2000.896503", 4, "iccad", 2000]], "Wen-Ben Jone": [0, ["Synthesis of CMOS Domino Circuits for Charge Sharing Alleviation", ["Ching-Hwa Cheng", "Shih-Chieh Chang", "Shin-De Li", "Wen-Ben Jone", "Jinn-Shyan Wang"], "https://doi.org/10.1109/ICCAD.2000.896503", 4, "iccad", 2000]], "Jinn-Shyan Wang": [1.5903423900454072e-05, ["Synthesis of CMOS Domino Circuits for Charge Sharing Alleviation", ["Ching-Hwa Cheng", "Shih-Chieh Chang", "Shin-De Li", "Wen-Ben Jone", "Jinn-Shyan Wang"], "https://doi.org/10.1109/ICCAD.2000.896503", 4, "iccad", 2000]], "Yervant Zorian": [0, ["Test of Future System-on-Chips", ["Yervant Zorian", "Sujit Dey", "Mike Rodgers"], "https://doi.org/10.1109/ICCAD.2000.896504", 7, "iccad", 2000]], "Sujit Dey": [0, ["Test of Future System-on-Chips", ["Yervant Zorian", "Sujit Dey", "Mike Rodgers"], "https://doi.org/10.1109/ICCAD.2000.896504", 7, "iccad", 2000], ["Efficient Exploration of the SoC Communication Architecture Design Space", ["Kanishka Lahiri", "Anand Raghunathan", "Sujit Dey"], "https://doi.org/10.1109/ICCAD.2000.896509", 7, "iccad", 2000]], "Mike Rodgers": [0, ["Test of Future System-on-Chips", ["Yervant Zorian", "Sujit Dey", "Mike Rodgers"], "https://doi.org/10.1109/ICCAD.2000.896504", 7, "iccad", 2000]], "Chung-Wen Albert Tsao": [0, ["UST/DME: A Clock Tree Router for General Skew Constraints", ["Chung-Wen Albert Tsao", "Cheng-Kok Koh"], "https://doi.org/10.1109/ICCAD.2000.896505", 6, "iccad", 2000]], "Guoan Zhong": [0, ["A Twisted Bundle Layout Structure for Minimizing Inductive Coupling Noise", ["Guoan Zhong", "Cheng-Kok Koh", "Kaushik Roy"], "https://doi.org/10.1109/ICCAD.2000.896506", 6, "iccad", 2000]], "Sunil P. Khatri": [0, ["Cross-Talk Immune VLSI Design Using a Network of PLAs Embedded in a Regular Layout Fabric", ["Sunil P. Khatri", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.2000.896507", 7, "iccad", 2000]], "Alberto L. Sangiovanni-Vincentelli": [0, ["Cross-Talk Immune VLSI Design Using a Network of PLAs Embedded in a Regular Layout Fabric", ["Sunil P. Khatri", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.2000.896507", 7, "iccad", 2000]], "Milenko Drinic": [0, ["Latency-Guided On-Chip Bus Network Design", ["Milenko Drinic", "Darko Kirovski", "Seapahn Meguerdichian", "Miodrag Potkonjak"], "https://doi.org/10.1109/ICCAD.2000.896508", 4, "iccad", 2000]], "Seapahn Meguerdichian": [0, ["Latency-Guided On-Chip Bus Network Design", ["Milenko Drinic", "Darko Kirovski", "Seapahn Meguerdichian", "Miodrag Potkonjak"], "https://doi.org/10.1109/ICCAD.2000.896508", 4, "iccad", 2000]], "Kanishka Lahiri": [0, ["Efficient Exploration of the SoC Communication Architecture Design Space", ["Kanishka Lahiri", "Anand Raghunathan", "Sujit Dey"], "https://doi.org/10.1109/ICCAD.2000.896509", 7, "iccad", 2000]], "Anand Raghunathan": [0, ["Efficient Exploration of the SoC Communication Architecture Design Space", ["Kanishka Lahiri", "Anand Raghunathan", "Sujit Dey"], "https://doi.org/10.1109/ICCAD.2000.896509", 7, "iccad", 2000]], "Peter Grun": [0, ["MIST: An Algorithm for Memory Miss Traffic Management", ["Peter Grun", "Nikil D. Dutt", "Alexandru Nicolau"], "https://doi.org/10.1109/ICCAD.2000.896510", 7, "iccad", 2000]], "Nikil D. Dutt": [0, ["MIST: An Algorithm for Memory Miss Traffic Management", ["Peter Grun", "Nikil D. Dutt", "Alexandru Nicolau"], "https://doi.org/10.1109/ICCAD.2000.896510", 7, "iccad", 2000], ["System and Architecture-Level Power Reduction for Microprocessor-Based Communication and Multi-Media Applications", ["Lode Nachtergaele", "Vivek Tiwari", "Nikil D. Dutt"], "https://doi.org/10.1109/ICCAD.2000.896533", 5, "iccad", 2000]], "Alexandru Nicolau": [0, ["MIST: An Algorithm for Memory Miss Traffic Management", ["Peter Grun", "Nikil D. Dutt", "Alexandru Nicolau"], "https://doi.org/10.1109/ICCAD.2000.896510", 7, "iccad", 2000]], "Thomas Kutzschebauch": [0, ["Regularity Driven Logic Synthesis", ["Thomas Kutzschebauch", "Leon Stok"], "https://doi.org/10.1109/ICCAD.2000.896511", 8, "iccad", 2000]], "Leon Stok": [0, ["Regularity Driven Logic Synthesis", ["Thomas Kutzschebauch", "Leon Stok"], "https://doi.org/10.1109/ICCAD.2000.896511", 8, "iccad", 2000]], "Ankur Srivastava": [0, ["Timing Driven Gate Duplication: Complexity Issues and Algorithms", ["Ankur Srivastava", "Ryan Kastner", "Majid Sarrafzadeh"], "https://doi.org/10.1109/ICCAD.2000.896512", 4, "iccad", 2000]], "Arlindo L. Oliveira": [0, ["An Exact Gate Assignment Algorithm for Tree Circuits Under Rise and Fall Delays", ["Arlindo L. Oliveira", "Rajeev Murgai"], "https://doi.org/10.1109/ICCAD.2000.896513", 7, "iccad", 2000]], "Yu Huang": [0, ["Improving the Proportion of At-Speed Tests in Scan BIST", ["Yu Huang", "Irith Pomeranz", "Sudhakar M. Reddy", "Janusz Rajski"], "https://doi.org/10.1109/ICCAD.2000.896514", 5, "iccad", 2000]], "Irith Pomeranz": [0, ["Improving the Proportion of At-Speed Tests in Scan BIST", ["Yu Huang", "Irith Pomeranz", "Sudhakar M. Reddy", "Janusz Rajski"], "https://doi.org/10.1109/ICCAD.2000.896514", 5, "iccad", 2000], ["Simulation Based Test Generation for Scan Designs", ["Irith Pomeranz", "Sudhakar M. Reddy"], "https://doi.org/10.1109/ICCAD.2000.896529", 6, "iccad", 2000]], "Sudhakar M. Reddy": [0, ["Improving the Proportion of At-Speed Tests in Scan BIST", ["Yu Huang", "Irith Pomeranz", "Sudhakar M. Reddy", "Janusz Rajski"], "https://doi.org/10.1109/ICCAD.2000.896514", 5, "iccad", 2000], ["Simulation Based Test Generation for Scan Designs", ["Irith Pomeranz", "Sudhakar M. Reddy"], "https://doi.org/10.1109/ICCAD.2000.896529", 6, "iccad", 2000]], "Janusz Rajski": [0, ["Improving the Proportion of At-Speed Tests in Scan BIST", ["Yu Huang", "Irith Pomeranz", "Sudhakar M. Reddy", "Janusz Rajski"], "https://doi.org/10.1109/ICCAD.2000.896514", 5, "iccad", 2000]], "Seonki Kim": [0.9999279379844666, ["Fast Test Application Technique Without Fast Scan Clocks", ["Seonki Kim", "Bapiraju Vinnakota"], "https://doi.org/10.1109/ICCAD.2000.896515", 4, "iccad", 2000]], "Bapiraju Vinnakota": [0, ["Fast Test Application Technique Without Fast Scan Clocks", ["Seonki Kim", "Bapiraju Vinnakota"], "https://doi.org/10.1109/ICCAD.2000.896515", 4, "iccad", 2000]], "Chi-Feng Wu": [1.1204367865502718e-05, ["Error Catch and Analysis for Semiconductor Memories Using March Tests", ["Chi-Feng Wu", "Chih-Tsun Huang", "Chih-Wea Wang", "Kuo-Liang Cheng", "Cheng-Wen Wu"], "https://doi.org/10.1109/ICCAD.2000.896516", 4, "iccad", 2000]], "Chih-Tsun Huang": [0, ["Error Catch and Analysis for Semiconductor Memories Using March Tests", ["Chi-Feng Wu", "Chih-Tsun Huang", "Chih-Wea Wang", "Kuo-Liang Cheng", "Cheng-Wen Wu"], "https://doi.org/10.1109/ICCAD.2000.896516", 4, "iccad", 2000]], "Chih-Wea Wang": [0.9873044788837433, ["Error Catch and Analysis for Semiconductor Memories Using March Tests", ["Chi-Feng Wu", "Chih-Tsun Huang", "Chih-Wea Wang", "Kuo-Liang Cheng", "Cheng-Wen Wu"], "https://doi.org/10.1109/ICCAD.2000.896516", 4, "iccad", 2000]], "Kuo-Liang Cheng": [0, ["Error Catch and Analysis for Semiconductor Memories Using March Tests", ["Chi-Feng Wu", "Chih-Tsun Huang", "Chih-Wea Wang", "Kuo-Liang Cheng", "Cheng-Wen Wu"], "https://doi.org/10.1109/ICCAD.2000.896516", 4, "iccad", 2000]], "Cheng-Wen Wu": [5.882169951121341e-08, ["Error Catch and Analysis for Semiconductor Memories Using March Tests", ["Chi-Feng Wu", "Chih-Tsun Huang", "Chih-Wea Wang", "Kuo-Liang Cheng", "Cheng-Wen Wu"], "https://doi.org/10.1109/ICCAD.2000.896516", 4, "iccad", 2000]], "Russell Tessier": [0, ["Diagnosis of Interconnect Faults in Cluster-Based FPGA Architectures", ["Ian G. Harris", "Russell Tessier"], "https://doi.org/10.1109/ICCAD.2000.896517", 4, "iccad", 2000]], "Haihua Su": [0, ["Fast Analysis and Optimization of Power/Ground Networks", ["Haihua Su", "Kaushik Gala", "Sachin S. Sapatnekar"], "https://doi.org/10.1109/ICCAD.2000.896518", 4, "iccad", 2000]], "Kaushik Gala": [0, ["Fast Analysis and Optimization of Power/Ground Networks", ["Haihua Su", "Kaushik Gala", "Sachin S. Sapatnekar"], "https://doi.org/10.1109/ICCAD.2000.896518", 4, "iccad", 2000]], "Geng Bai": [0.000903396459762007, ["Simulation and Optimization of the Power Distribution Network in VLSI Circuits", ["Geng Bai", "Sudhakar Bobba", "Ibrahim N. Hajj"], "https://doi.org/10.1109/ICCAD.2000.896519", 6, "iccad", 2000]], "Sudhakar Bobba": [0, ["Simulation and Optimization of the Power Distribution Network in VLSI Circuits", ["Geng Bai", "Sudhakar Bobba", "Ibrahim N. Hajj"], "https://doi.org/10.1109/ICCAD.2000.896519", 6, "iccad", 2000]], "Ibrahim N. Hajj": [0, ["Simulation and Optimization of the Power Distribution Network in VLSI Circuits", ["Geng Bai", "Sudhakar Bobba", "Ibrahim N. Hajj"], "https://doi.org/10.1109/ICCAD.2000.896519", 6, "iccad", 2000]], "Shiyou Zhao": [0, ["Frequency Domain Analysis of Switching Noise on Power Supply Network", ["Shiyou Zhao", "Kaushik Roy", "Cheng-Kok Koh"], "https://doi.org/10.1109/ICCAD.2000.896520", 6, "iccad", 2000]], "Jing-Jia Liou": [0, ["Path Selection and Pattern Generation for Dynamic Timing Analysis Considering Power Supply Noise Effects", ["Jing-Jia Liou", "Angela Krstic", "Yi-Min Jiang", "Kwang-Ting Cheng"], "https://doi.org/10.1109/ICCAD.2000.896521", 4, "iccad", 2000]], "Angela Krstic": [0, ["Path Selection and Pattern Generation for Dynamic Timing Analysis Considering Power Supply Noise Effects", ["Jing-Jia Liou", "Angela Krstic", "Yi-Min Jiang", "Kwang-Ting Cheng"], "https://doi.org/10.1109/ICCAD.2000.896521", 4, "iccad", 2000]], "Yi-Min Jiang": [0, ["Path Selection and Pattern Generation for Dynamic Timing Analysis Considering Power Supply Noise Effects", ["Jing-Jia Liou", "Angela Krstic", "Yi-Min Jiang", "Kwang-Ting Cheng"], "https://doi.org/10.1109/ICCAD.2000.896521", 4, "iccad", 2000]], "Kwang-Ting Cheng": [0, ["Path Selection and Pattern Generation for Dynamic Timing Analysis Considering Power Supply Noise Effects", ["Jing-Jia Liou", "Angela Krstic", "Yi-Min Jiang", "Kwang-Ting Cheng"], "https://doi.org/10.1109/ICCAD.2000.896521", 4, "iccad", 2000]], "Mariagiovanna Sami": [0, ["Power Exploration for Embedded VLIW Architectures", ["Mariagiovanna Sami", "Donatella Sciuto", "Cristina Silvano", "Vittorio Zaccaria"], "https://doi.org/10.1109/ICCAD.2000.896522", 6, "iccad", 2000]], "Donatella Sciuto": [0, ["Power Exploration for Embedded VLIW Architectures", ["Mariagiovanna Sami", "Donatella Sciuto", "Cristina Silvano", "Vittorio Zaccaria"], "https://doi.org/10.1109/ICCAD.2000.896522", 6, "iccad", 2000]], "Cristina Silvano": [0, ["Power Exploration for Embedded VLIW Architectures", ["Mariagiovanna Sami", "Donatella Sciuto", "Cristina Silvano", "Vittorio Zaccaria"], "https://doi.org/10.1109/ICCAD.2000.896522", 6, "iccad", 2000]], "Vittorio Zaccaria": [0, ["Power Exploration for Embedded VLIW Architectures", ["Mariagiovanna Sami", "Donatella Sciuto", "Cristina Silvano", "Vittorio Zaccaria"], "https://doi.org/10.1109/ICCAD.2000.896522", 6, "iccad", 2000]], "Margarida F. Jacome": [0, ["Exploring Performance Tradeoffs for Clustered VLIW ASIPs", ["Margarida F. Jacome", "Gustavo de Veciana", "Viktor S. Lapinskii"], "https://doi.org/10.1109/ICCAD.2000.896523", 7, "iccad", 2000]], "Gustavo de Veciana": [0, ["Exploring Performance Tradeoffs for Clustered VLIW ASIPs", ["Margarida F. Jacome", "Gustavo de Veciana", "Viktor S. Lapinskii"], "https://doi.org/10.1109/ICCAD.2000.896523", 7, "iccad", 2000]], "Viktor S. Lapinskii": [0, ["Exploring Performance Tradeoffs for Clustered VLIW ASIPs", ["Margarida F. Jacome", "Gustavo de Veciana", "Viktor S. Lapinskii"], "https://doi.org/10.1109/ICCAD.2000.896523", 7, "iccad", 2000]], "James C. Hoe": [0, ["Synthesis of Operation-Centric Hardware Descriptions", ["James C. Hoe", "Arvind"], "https://doi.org/10.1109/ICCAD.2000.896524", 8, "iccad", 2000]], "Arvind": [0, ["Synthesis of Operation-Centric Hardware Descriptions", ["James C. Hoe", "Arvind"], "https://doi.org/10.1109/ICCAD.2000.896524", 8, "iccad", 2000]], "Yunjian Jiang": [0, ["Don't Cares and Multi-Valued Logic Network Minimization", ["Yunjian Jiang", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.2000.896525", 6, "iccad", 2000]], "Victor N. Kravets": [0, ["Generalized Symmetries in Boolean Functions", ["Victor N. Kravets", "Karem A. Sakallah"], "https://doi.org/10.1109/ICCAD.2000.896526", 7, "iccad", 2000]], "Karem A. Sakallah": [0, ["Generalized Symmetries in Boolean Functions", ["Victor N. Kravets", "Karem A. Sakallah"], "https://doi.org/10.1109/ICCAD.2000.896526", 7, "iccad", 2000]], "Zhong-Zhen Wu": [1.2899613831534457e-12, ["Wire Reconnections Based on Implication Flow Graph", ["Shih-Chieh Chang", "Zhong-Zhen Wu", "He-Zhe Yu"], "https://doi.org/10.1109/ICCAD.2000.896527", 4, "iccad", 2000]], "He-Zhe Yu": [0.000410792970797047, ["Wire Reconnections Based on Implication Flow Graph", ["Shih-Chieh Chang", "Zhong-Zhen Wu", "He-Zhe Yu"], "https://doi.org/10.1109/ICCAD.2000.896527", 4, "iccad", 2000]], "Ilker Hamzaoglu": [0, ["Deterministic Test Pattern Generation Techniques for Sequential Circuits", ["Ilker Hamzaoglu", "Janak H. Patel"], "https://doi.org/10.1109/ICCAD.2000.896528", 6, "iccad", 2000]], "Janak H. Patel": [0, ["Deterministic Test Pattern Generation Techniques for Sequential Circuits", ["Ilker Hamzaoglu", "Janak H. Patel"], "https://doi.org/10.1109/ICCAD.2000.896528", 6, "iccad", 2000]], "Tomoo Inoue": [0, ["Test Generation for Acyclic Sequential Circuits with Hold Registers", ["Tomoo Inoue", "Debesh Kumar Das", "Chiiho Sano", "Takahiro Mihara", "Hideo Fujiwara"], "https://doi.org/10.1109/ICCAD.2000.896530", 7, "iccad", 2000]], "Debesh Kumar Das": [0, ["Test Generation for Acyclic Sequential Circuits with Hold Registers", ["Tomoo Inoue", "Debesh Kumar Das", "Chiiho Sano", "Takahiro Mihara", "Hideo Fujiwara"], "https://doi.org/10.1109/ICCAD.2000.896530", 7, "iccad", 2000]], "Chiiho Sano": [0, ["Test Generation for Acyclic Sequential Circuits with Hold Registers", ["Tomoo Inoue", "Debesh Kumar Das", "Chiiho Sano", "Takahiro Mihara", "Hideo Fujiwara"], "https://doi.org/10.1109/ICCAD.2000.896530", 7, "iccad", 2000]], "Takahiro Mihara": [0, ["Test Generation for Acyclic Sequential Circuits with Hold Registers", ["Tomoo Inoue", "Debesh Kumar Das", "Chiiho Sano", "Takahiro Mihara", "Hideo Fujiwara"], "https://doi.org/10.1109/ICCAD.2000.896530", 7, "iccad", 2000]], "Hideo Fujiwara": [0, ["Test Generation for Acyclic Sequential Circuits with Hold Registers", ["Tomoo Inoue", "Debesh Kumar Das", "Chiiho Sano", "Takahiro Mihara", "Hideo Fujiwara"], "https://doi.org/10.1109/ICCAD.2000.896530", 7, "iccad", 2000]], "Michael Pronath": [0, ["A Parametric Test Method for Analog Components in Integrated Mixed-Signal Circuits", ["Michael Pronath", "Volker Gloeckel", "Helmut E. Graeb"], "https://doi.org/10.1109/ICCAD.2000.896531", 5, "iccad", 2000]], "Volker Gloeckel": [0, ["A Parametric Test Method for Analog Components in Integrated Mixed-Signal Circuits", ["Michael Pronath", "Volker Gloeckel", "Helmut E. Graeb"], "https://doi.org/10.1109/ICCAD.2000.896531", 5, "iccad", 2000]], "Helmut E. Graeb": [0, ["A Parametric Test Method for Analog Components in Integrated Mixed-Signal Circuits", ["Michael Pronath", "Volker Gloeckel", "Helmut E. Graeb"], "https://doi.org/10.1109/ICCAD.2000.896531", 5, "iccad", 2000]], "Sudip Chakrabarti": [0, ["Partial Simulation-Driven ATPG for Detection and Diagnosis of Faults in Analog Circuits", ["Sudip Chakrabarti", "Abhijit Chatterjee"], "https://doi.org/10.1109/ICCAD.2000.896532", 6, "iccad", 2000]], "Abhijit Chatterjee": [0, ["Partial Simulation-Driven ATPG for Detection and Diagnosis of Faults in Analog Circuits", ["Sudip Chakrabarti", "Abhijit Chatterjee"], "https://doi.org/10.1109/ICCAD.2000.896532", 6, "iccad", 2000]], "Lode Nachtergaele": [0, ["System and Architecture-Level Power Reduction for Microprocessor-Based Communication and Multi-Media Applications", ["Lode Nachtergaele", "Vivek Tiwari", "Nikil D. Dutt"], "https://doi.org/10.1109/ICCAD.2000.896533", 5, "iccad", 2000]], "Vivek Tiwari": [0, ["System and Architecture-Level Power Reduction for Microprocessor-Based Communication and Multi-Media Applications", ["Lode Nachtergaele", "Vivek Tiwari", "Nikil D. Dutt"], "https://doi.org/10.1109/ICCAD.2000.896533", 5, "iccad", 2000]], "Andrzej J. Strojwas": [0, ["Design-Manufacturing Interface for 0.13 Micron and Below", ["Andrzej J. Strojwas"], "https://doi.org/10.1109/ICCAD.2000.896534", 0, "iccad", 2000]]}