{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1616251573507 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616251573507 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 20 20:16:13 2021 " "Processing started: Sat Mar 20 20:16:13 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616251573507 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616251573507 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ThreebitUpDownCount -c ThreebitUpDownCount " "Command: quartus_map --read_settings_files=on --write_settings_files=off ThreebitUpDownCount -c ThreebitUpDownCount" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616251573508 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1616251573725 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1616251573725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ThreebitUpDownCount.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ThreebitUpDownCount.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ThreebitUpDownCount-structure " "Found design unit 1: ThreebitUpDownCount-structure" {  } { { "ThreebitUpDownCount.vhd" "" { Text "/home/sahasra/Documents/dld/6/q2/ThreebitUpDownCount.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616251580405 ""} { "Info" "ISGN_ENTITY_NAME" "1 ThreebitUpDownCount " "Found entity 1: ThreebitUpDownCount" {  } { { "ThreebitUpDownCount.vhd" "" { Text "/home/sahasra/Documents/dld/6/q2/ThreebitUpDownCount.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616251580405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616251580405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TestBench-tb " "Found design unit 1: TestBench-tb" {  } { { "Testbench.vhd" "" { Text "/home/sahasra/Documents/dld/6/q2/Testbench.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616251580407 ""} { "Info" "ISGN_ENTITY_NAME" "1 TestBench " "Found entity 1: TestBench" {  } { { "Testbench.vhd" "" { Text "/home/sahasra/Documents/dld/6/q2/Testbench.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616251580407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616251580407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DFlipFlop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DFlipFlop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DFlipFlop-behave " "Found design unit 1: DFlipFlop-behave" {  } { { "DFlipFlop.vhd" "" { Text "/home/sahasra/Documents/dld/6/q2/DFlipFlop.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616251580407 ""} { "Info" "ISGN_ENTITY_NAME" "1 DFlipFlop " "Found entity 1: DFlipFlop" {  } { { "DFlipFlop.vhd" "" { Text "/home/sahasra/Documents/dld/6/q2/DFlipFlop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616251580407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616251580407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_gates.vhd 8 4 " "Found 8 design units, including 4 entities, in source file basic_gates.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_gate-and_behaviour " "Found design unit 1: and_gate-and_behaviour" {  } { { "basic_gates.vhd" "" { Text "/home/sahasra/Documents/dld/6/q2/basic_gates.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616251580408 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 or_gate-or_behaviour " "Found design unit 2: or_gate-or_behaviour" {  } { { "basic_gates.vhd" "" { Text "/home/sahasra/Documents/dld/6/q2/basic_gates.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616251580408 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 not_gate-not_behaviour " "Found design unit 3: not_gate-not_behaviour" {  } { { "basic_gates.vhd" "" { Text "/home/sahasra/Documents/dld/6/q2/basic_gates.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616251580408 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 and3_gate-and3_behaviour " "Found design unit 4: and3_gate-and3_behaviour" {  } { { "basic_gates.vhd" "" { Text "/home/sahasra/Documents/dld/6/q2/basic_gates.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616251580408 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_gate " "Found entity 1: and_gate" {  } { { "basic_gates.vhd" "" { Text "/home/sahasra/Documents/dld/6/q2/basic_gates.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616251580408 ""} { "Info" "ISGN_ENTITY_NAME" "2 or_gate " "Found entity 2: or_gate" {  } { { "basic_gates.vhd" "" { Text "/home/sahasra/Documents/dld/6/q2/basic_gates.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616251580408 ""} { "Info" "ISGN_ENTITY_NAME" "3 not_gate " "Found entity 3: not_gate" {  } { { "basic_gates.vhd" "" { Text "/home/sahasra/Documents/dld/6/q2/basic_gates.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616251580408 ""} { "Info" "ISGN_ENTITY_NAME" "4 and3_gate " "Found entity 4: and3_gate" {  } { { "basic_gates.vhd" "" { Text "/home/sahasra/Documents/dld/6/q2/basic_gates.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616251580408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616251580408 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "cound ThreebitUpDownCount.vhd(93) " "VHDL error at ThreebitUpDownCount.vhd(93): object \"cound\" is used but not declared" {  } { { "ThreebitUpDownCount.vhd" "" { Text "/home/sahasra/Documents/dld/6/q2/ThreebitUpDownCount.vhd" 93 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1616251580408 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "473 " "Peak virtual memory: 473 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616251580488 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Mar 20 20:16:20 2021 " "Processing ended: Sat Mar 20 20:16:20 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616251580488 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616251580488 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616251580488 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1616251580488 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1616251580610 ""}
