// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition"

// DATE "08/07/2023 15:10:12"

// 
// Device: Altera EP4CE6E22C8 Package TQFP144
// 

// 
// This greybox netlist file is for third party Synthesis Tools
// for timing and resource estimation only.
// 


module cycloneiv (
	altpll_0_c1_clk,
	altpll_0_locked_conduit_export,
	altpll_0_pll_slave_read,
	altpll_0_pll_slave_write,
	altpll_0_pll_slave_address,
	altpll_0_pll_slave_readdata,
	altpll_0_pll_slave_writedata,
	axi_bridge_0_s0_awid,
	axi_bridge_0_s0_awaddr,
	axi_bridge_0_s0_awlen,
	axi_bridge_0_s0_awsize,
	axi_bridge_0_s0_awburst,
	axi_bridge_0_s0_awlock,
	axi_bridge_0_s0_awcache,
	axi_bridge_0_s0_awprot,
	axi_bridge_0_s0_awqos,
	axi_bridge_0_s0_awregion,
	axi_bridge_0_s0_awvalid,
	axi_bridge_0_s0_awready,
	axi_bridge_0_s0_wdata,
	axi_bridge_0_s0_wstrb,
	axi_bridge_0_s0_wlast,
	axi_bridge_0_s0_wvalid,
	axi_bridge_0_s0_wready,
	axi_bridge_0_s0_bid,
	axi_bridge_0_s0_bresp,
	axi_bridge_0_s0_bvalid,
	axi_bridge_0_s0_bready,
	axi_bridge_0_s0_arid,
	axi_bridge_0_s0_araddr,
	axi_bridge_0_s0_arlen,
	axi_bridge_0_s0_arsize,
	axi_bridge_0_s0_arburst,
	axi_bridge_0_s0_arlock,
	axi_bridge_0_s0_arcache,
	axi_bridge_0_s0_arprot,
	axi_bridge_0_s0_arqos,
	axi_bridge_0_s0_arregion,
	axi_bridge_0_s0_arvalid,
	axi_bridge_0_s0_arready,
	axi_bridge_0_s0_rid,
	axi_bridge_0_s0_rdata,
	axi_bridge_0_s0_rresp,
	axi_bridge_0_s0_rlast,
	axi_bridge_0_s0_rvalid,
	axi_bridge_0_s0_rready,
	clk_clk,
	clock_bridge_0_in_clk_clk,
	rst_n_reset_n)/* synthesis synthesis_greybox=0 */;
output 	altpll_0_c1_clk;
output 	altpll_0_locked_conduit_export;
input 	altpll_0_pll_slave_read;
input 	altpll_0_pll_slave_write;
input 	[1:0] altpll_0_pll_slave_address;
output 	[31:0] altpll_0_pll_slave_readdata;
input 	[31:0] altpll_0_pll_slave_writedata;
input 	[1:0] axi_bridge_0_s0_awid;
input 	[31:0] axi_bridge_0_s0_awaddr;
input 	[7:0] axi_bridge_0_s0_awlen;
input 	[2:0] axi_bridge_0_s0_awsize;
input 	[1:0] axi_bridge_0_s0_awburst;
input 	[0:0] axi_bridge_0_s0_awlock;
input 	[3:0] axi_bridge_0_s0_awcache;
input 	[2:0] axi_bridge_0_s0_awprot;
input 	[3:0] axi_bridge_0_s0_awqos;
input 	[3:0] axi_bridge_0_s0_awregion;
input 	axi_bridge_0_s0_awvalid;
output 	axi_bridge_0_s0_awready;
input 	[63:0] axi_bridge_0_s0_wdata;
input 	[7:0] axi_bridge_0_s0_wstrb;
input 	axi_bridge_0_s0_wlast;
input 	axi_bridge_0_s0_wvalid;
output 	axi_bridge_0_s0_wready;
output 	[1:0] axi_bridge_0_s0_bid;
output 	[1:0] axi_bridge_0_s0_bresp;
output 	axi_bridge_0_s0_bvalid;
input 	axi_bridge_0_s0_bready;
input 	[1:0] axi_bridge_0_s0_arid;
input 	[31:0] axi_bridge_0_s0_araddr;
input 	[7:0] axi_bridge_0_s0_arlen;
input 	[2:0] axi_bridge_0_s0_arsize;
input 	[1:0] axi_bridge_0_s0_arburst;
input 	[0:0] axi_bridge_0_s0_arlock;
input 	[3:0] axi_bridge_0_s0_arcache;
input 	[2:0] axi_bridge_0_s0_arprot;
input 	[3:0] axi_bridge_0_s0_arqos;
input 	[3:0] axi_bridge_0_s0_arregion;
input 	axi_bridge_0_s0_arvalid;
output 	axi_bridge_0_s0_arready;
output 	[1:0] axi_bridge_0_s0_rid;
output 	[63:0] axi_bridge_0_s0_rdata;
output 	[1:0] axi_bridge_0_s0_rresp;
output 	axi_bridge_0_s0_rlast;
output 	axi_bridge_0_s0_rvalid;
input 	axi_bridge_0_s0_rready;
input 	clk_clk;
input 	clock_bridge_0_in_clk_clk;
input 	rst_n_reset_n;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \altpll_0|sd1|wire_pll7_clk[0] ;
wire \altpll_0|sd1|wire_pll7_clk[1] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[0] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[0] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[1] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[1] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[2] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[2] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[3] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[3] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[4] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[4] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[5] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[5] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[6] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[6] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[7] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[7] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[8] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[8] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[9] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[9] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[10] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[10] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[11] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[11] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[12] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[12] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[13] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[13] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[14] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[14] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[15] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[15] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[16] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[16] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[17] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[17] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[18] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[18] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[19] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[19] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[20] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[20] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[21] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[21] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[22] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[22] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[23] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[23] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[24] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[24] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[25] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[25] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[26] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[26] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[27] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[27] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[28] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[28] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[29] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[29] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[30] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[30] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[31] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[31] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[32] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[32] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[33] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[33] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[34] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[34] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[35] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[35] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[36] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[36] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[37] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[37] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[38] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[38] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[39] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[39] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[40] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[40] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[41] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[41] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[42] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[42] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[43] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[43] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[44] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[44] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[45] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[45] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[46] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[46] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[47] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[47] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[48] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[48] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[49] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[49] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[50] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[50] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[51] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[51] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[52] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[52] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[53] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[53] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[54] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[54] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[55] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[55] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[56] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[56] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[57] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[57] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[58] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[58] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[59] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[59] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[60] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[60] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[61] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[61] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[62] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[62] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[63] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[63] ;
wire \altpll_0|sd1|locked~combout ;
wire \altpll_0|readdata[0]~1_combout ;
wire \altpll_0|readdata[1]~2_combout ;
wire \axi_bridge_0|aw_channel_pipeline|full0~q ;
wire \axi_bridge_0|w_channel_pipeline|full0~q ;
wire \axi_bridge_0|b_channel_pipeline|data1[2]~q ;
wire \axi_bridge_0|b_channel_pipeline|data1[3]~q ;
wire \axi_bridge_0|b_channel_pipeline|full1~q ;
wire \axi_bridge_0|ar_channel_pipeline|full0~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[67]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[68]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[3]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[4]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[5]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[6]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[7]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[8]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[9]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[10]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[11]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[12]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[13]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[14]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[15]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[16]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[17]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[18]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[19]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[20]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[21]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[22]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[23]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[24]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[25]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[26]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[27]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[28]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[29]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[30]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[31]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[32]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[33]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[34]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[35]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[36]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[37]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[38]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[39]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[40]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[41]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[42]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[43]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[44]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[45]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[46]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[47]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[48]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[49]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[50]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[51]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[52]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[53]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[54]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[55]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[56]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[57]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[58]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[59]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[60]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[61]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[62]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[63]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[64]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[65]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[66]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[0]~q ;
wire \axi_bridge_0|r_channel_pipeline|full1~q ;
wire \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ;
wire \axi_bridge_0|aw_channel_pipeline|data1[35]~q ;
wire \axi_bridge_0|aw_channel_pipeline|data1[33]~q ;
wire \axi_bridge_0|aw_channel_pipeline|data1[34]~q ;
wire \axi_bridge_0|aw_channel_pipeline|data1[36]~q ;
wire \mm_interconnect_0|router|Equal1~0_combout ;
wire \mm_interconnect_0|cmd_demux|WideOr0~0_combout ;
wire \axi_bridge_0|w_channel_pipeline|data1[0]~q ;
wire \axi_bridge_0|aw_channel_pipeline|full1~q ;
wire \axi_bridge_0|w_channel_pipeline|full1~q ;
wire \mm_interconnect_0|axi_bridge_0_m0_wr_limiter|last_dest_id[0]~q ;
wire \mm_interconnect_0|axi_bridge_0_m0_wr_limiter|has_pending_responses~q ;
wire \mm_interconnect_0|axi_bridge_0_m0_agent|wready~0_combout ;
wire \mm_interconnect_0|axi_bridge_0_m0_agent|awready~0_combout ;
wire \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ;
wire \mm_interconnect_0|axi_bridge_0_m0_agent|align_address_to_size|always2~0_combout ;
wire \mm_interconnect_0|async_fifo_004|out_valid~q ;
wire \mm_interconnect_0|async_fifo_006|out_valid~q ;
wire \mm_interconnect_0|rsp_mux|src_data[144]~combout ;
wire \axi_bridge_0|b_channel_pipeline|full0~q ;
wire \mm_interconnect_0|rsp_mux|src_data[145]~combout ;
wire \axi_bridge_0|ar_channel_pipeline|full1~q ;
wire \axi_bridge_0|ar_channel_pipeline|data1[36]~q ;
wire \axi_bridge_0|ar_channel_pipeline|data1[35]~q ;
wire \axi_bridge_0|ar_channel_pipeline|data1[34]~q ;
wire \axi_bridge_0|ar_channel_pipeline|data1[33]~q ;
wire \mm_interconnect_0|router_001|Equal1~0_combout ;
wire \mm_interconnect_0|axi_bridge_0_m0_rd_limiter|last_dest_id[0]~q ;
wire \mm_interconnect_0|axi_bridge_0_m0_rd_limiter|has_pending_responses~q ;
wire \mm_interconnect_0|cmd_demux_001|WideOr0~0_combout ;
wire \mm_interconnect_0|async_fifo_005|out_valid~q ;
wire \mm_interconnect_0|async_fifo_007|out_valid~q ;
wire \mm_interconnect_0|rsp_mux_001|src_data[144]~combout ;
wire \axi_bridge_0|r_channel_pipeline|full0~q ;
wire \mm_interconnect_0|rsp_mux_001|src_data[145]~combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[0]~combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[1]~combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[2]~combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[3]~combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[4]~combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[5]~combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[6]~combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[7]~combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[8]~combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[9]~combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[10]~combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[11]~combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[12]~combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[13]~combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[14]~combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[15]~combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[16]~combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[17]~combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[18]~combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[19]~combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[20]~combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[21]~combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[22]~combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[23]~combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[24]~combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[25]~combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[26]~combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[27]~combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[28]~combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[29]~combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[30]~combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[31]~combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[32]~combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[33]~combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[34]~combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[35]~combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[36]~combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[37]~combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[38]~combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[39]~combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[40]~combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[41]~combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[42]~combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[43]~combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[44]~combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[45]~combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[46]~combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[47]~combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[48]~combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[49]~combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[50]~combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[51]~combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[52]~combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[53]~combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[54]~combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[55]~combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[56]~combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[57]~combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[58]~combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[59]~combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[60]~combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[61]~combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[62]~combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[63]~combout ;
wire \mm_interconnect_0|rsp_mux_001|src_payload[0]~combout ;
wire \axi_bridge_0|aw_channel_pipeline|data1[32]~q ;
wire \axi_bridge_0|aw_channel_pipeline|data1[31]~q ;
wire \axi_bridge_0|aw_channel_pipeline|data1[30]~q ;
wire \axi_bridge_0|aw_channel_pipeline|data1[29]~q ;
wire \axi_bridge_0|aw_channel_pipeline|data1[12]~q ;
wire \axi_bridge_0|aw_channel_pipeline|data1[11]~q ;
wire \axi_bridge_0|aw_channel_pipeline|data1[10]~q ;
wire \axi_bridge_0|aw_channel_pipeline|data1[28]~q ;
wire \axi_bridge_0|aw_channel_pipeline|data1[27]~q ;
wire \axi_bridge_0|aw_channel_pipeline|data1[26]~q ;
wire \axi_bridge_0|aw_channel_pipeline|data1[25]~q ;
wire \axi_bridge_0|aw_channel_pipeline|data1[24]~q ;
wire \axi_bridge_0|aw_channel_pipeline|data1[23]~q ;
wire \axi_bridge_0|aw_channel_pipeline|data1[22]~q ;
wire \axi_bridge_0|aw_channel_pipeline|data1[21]~q ;
wire \axi_bridge_0|aw_channel_pipeline|data1[8]~q ;
wire \axi_bridge_0|aw_channel_pipeline|data1[9]~q ;
wire \axi_bridge_0|aw_channel_pipeline|data1[20]~q ;
wire \axi_bridge_0|aw_channel_pipeline|data1[19]~q ;
wire \axi_bridge_0|aw_channel_pipeline|data1[18]~q ;
wire \axi_bridge_0|aw_channel_pipeline|data1[17]~q ;
wire \axi_bridge_0|aw_channel_pipeline|data1[16]~q ;
wire \axi_bridge_0|aw_channel_pipeline|data1[15]~q ;
wire \axi_bridge_0|aw_channel_pipeline|data1[14]~q ;
wire \axi_bridge_0|aw_channel_pipeline|data1[13]~q ;
wire \rst_controller_002|r_sync_rst~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[65]~15_combout ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[69]~19_combout ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[68]~21_combout ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[70]~23_combout ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[66]~24_combout ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[64]~25_combout ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[71]~16_combout ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[66]~19_combout ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[69]~22_combout ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[65]~24_combout ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[64]~25_combout ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[68]~27_combout ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[70]~29_combout ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_agent|m0_write~1_combout ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_agent|m0_write~1_combout ;
wire \rst_controller_002|r_early_rst~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[32]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[32]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[33]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[33]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[34]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[34]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[35]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[35]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[36]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[36]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[37]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[37]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[38]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[38]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[39]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[39]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[40]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[40]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[41]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[41]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[42]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[42]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[43]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[43]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[44]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[44]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[45]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[45]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[46]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[46]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[47]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[47]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[48]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[48]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[49]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[49]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[50]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[50]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[51]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[51]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[52]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[52]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[53]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[53]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[54]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[54]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[55]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[55]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[56]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[56]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[61]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[61]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[62]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[62]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[63]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[63]~q ;
wire \axi_bridge_0|ar_channel_pipeline|data1[53]~q ;
wire \axi_bridge_0|aw_channel_pipeline|data1[53]~q ;
wire \axi_bridge_0|ar_channel_pipeline|data1[22]~q ;
wire \axi_bridge_0|ar_channel_pipeline|data1[12]~q ;
wire \axi_bridge_0|ar_channel_pipeline|data1[11]~q ;
wire \axi_bridge_0|ar_channel_pipeline|data1[10]~q ;
wire \axi_bridge_0|ar_channel_pipeline|data1[21]~q ;
wire \axi_bridge_0|ar_channel_pipeline|data1[23]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[8]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[4]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[2]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[6]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[5]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[7]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[3]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[1]~q ;
wire \axi_bridge_0|ar_channel_pipeline|data1[20]~q ;
wire \axi_bridge_0|ar_channel_pipeline|data1[19]~q ;
wire \axi_bridge_0|ar_channel_pipeline|data1[18]~q ;
wire \axi_bridge_0|ar_channel_pipeline|data1[17]~q ;
wire \axi_bridge_0|ar_channel_pipeline|data1[16]~q ;
wire \axi_bridge_0|ar_channel_pipeline|data1[15]~q ;
wire \axi_bridge_0|ar_channel_pipeline|data1[14]~q ;
wire \axi_bridge_0|ar_channel_pipeline|data1[13]~q ;
wire \axi_bridge_0|ar_channel_pipeline|data1[54]~q ;
wire \axi_bridge_0|aw_channel_pipeline|data1[54]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[9]~q ;
wire \axi_bridge_0|ar_channel_pipeline|data1[24]~q ;
wire \axi_bridge_0|ar_channel_pipeline|data1[25]~q ;
wire \axi_bridge_0|ar_channel_pipeline|data1[26]~q ;
wire \axi_bridge_0|ar_channel_pipeline|data1[27]~q ;
wire \axi_bridge_0|ar_channel_pipeline|data1[28]~q ;
wire \axi_bridge_0|ar_channel_pipeline|data1[29]~q ;
wire \axi_bridge_0|ar_channel_pipeline|data1[30]~q ;
wire \axi_bridge_0|ar_channel_pipeline|data1[31]~q ;
wire \axi_bridge_0|ar_channel_pipeline|data1[32]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[10]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[11]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[12]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[13]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[14]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[15]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[16]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[17]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[18]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[19]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[20]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[21]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[22]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[23]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[24]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[25]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[26]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[27]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[28]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[29]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[30]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[31]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[32]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[33]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[34]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[35]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[36]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[37]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[38]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[39]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[40]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[41]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[42]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[43]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[44]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[45]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[46]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[47]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[48]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[49]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[50]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[51]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[52]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[53]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[54]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[55]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[56]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[57]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[58]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[59]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[60]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[61]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[62]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[63]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[64]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[65]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[66]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[67]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[68]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[69]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[70]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[71]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[72]~q ;
wire \axi_bridge_0|ar_channel_pipeline|data1[8]~q ;
wire \axi_bridge_0|ar_channel_pipeline|data1[9]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[71]~33_combout ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[67]~34_combout ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[67]~37_combout ;
wire \altpll_0_pll_slave_writedata[2]~input_o ;
wire \altpll_0_pll_slave_writedata[3]~input_o ;
wire \altpll_0_pll_slave_writedata[4]~input_o ;
wire \altpll_0_pll_slave_writedata[5]~input_o ;
wire \altpll_0_pll_slave_writedata[6]~input_o ;
wire \altpll_0_pll_slave_writedata[7]~input_o ;
wire \altpll_0_pll_slave_writedata[8]~input_o ;
wire \altpll_0_pll_slave_writedata[9]~input_o ;
wire \altpll_0_pll_slave_writedata[10]~input_o ;
wire \altpll_0_pll_slave_writedata[11]~input_o ;
wire \altpll_0_pll_slave_writedata[12]~input_o ;
wire \altpll_0_pll_slave_writedata[13]~input_o ;
wire \altpll_0_pll_slave_writedata[14]~input_o ;
wire \altpll_0_pll_slave_writedata[15]~input_o ;
wire \altpll_0_pll_slave_writedata[16]~input_o ;
wire \altpll_0_pll_slave_writedata[17]~input_o ;
wire \altpll_0_pll_slave_writedata[18]~input_o ;
wire \altpll_0_pll_slave_writedata[19]~input_o ;
wire \altpll_0_pll_slave_writedata[20]~input_o ;
wire \altpll_0_pll_slave_writedata[21]~input_o ;
wire \altpll_0_pll_slave_writedata[22]~input_o ;
wire \altpll_0_pll_slave_writedata[23]~input_o ;
wire \altpll_0_pll_slave_writedata[24]~input_o ;
wire \altpll_0_pll_slave_writedata[25]~input_o ;
wire \altpll_0_pll_slave_writedata[26]~input_o ;
wire \altpll_0_pll_slave_writedata[27]~input_o ;
wire \altpll_0_pll_slave_writedata[28]~input_o ;
wire \altpll_0_pll_slave_writedata[29]~input_o ;
wire \altpll_0_pll_slave_writedata[30]~input_o ;
wire \altpll_0_pll_slave_writedata[31]~input_o ;
wire \axi_bridge_0_s0_awlock[0]~input_o ;
wire \axi_bridge_0_s0_awcache[0]~input_o ;
wire \axi_bridge_0_s0_awcache[1]~input_o ;
wire \axi_bridge_0_s0_awcache[2]~input_o ;
wire \axi_bridge_0_s0_awcache[3]~input_o ;
wire \axi_bridge_0_s0_awprot[0]~input_o ;
wire \axi_bridge_0_s0_awprot[1]~input_o ;
wire \axi_bridge_0_s0_awprot[2]~input_o ;
wire \axi_bridge_0_s0_awqos[0]~input_o ;
wire \axi_bridge_0_s0_awqos[1]~input_o ;
wire \axi_bridge_0_s0_awqos[2]~input_o ;
wire \axi_bridge_0_s0_awqos[3]~input_o ;
wire \axi_bridge_0_s0_awregion[0]~input_o ;
wire \axi_bridge_0_s0_awregion[1]~input_o ;
wire \axi_bridge_0_s0_awregion[2]~input_o ;
wire \axi_bridge_0_s0_awregion[3]~input_o ;
wire \axi_bridge_0_s0_arlock[0]~input_o ;
wire \axi_bridge_0_s0_arcache[0]~input_o ;
wire \axi_bridge_0_s0_arcache[1]~input_o ;
wire \axi_bridge_0_s0_arcache[2]~input_o ;
wire \axi_bridge_0_s0_arcache[3]~input_o ;
wire \axi_bridge_0_s0_arprot[0]~input_o ;
wire \axi_bridge_0_s0_arprot[1]~input_o ;
wire \axi_bridge_0_s0_arprot[2]~input_o ;
wire \axi_bridge_0_s0_arqos[0]~input_o ;
wire \axi_bridge_0_s0_arqos[1]~input_o ;
wire \axi_bridge_0_s0_arqos[2]~input_o ;
wire \axi_bridge_0_s0_arqos[3]~input_o ;
wire \axi_bridge_0_s0_arregion[0]~input_o ;
wire \axi_bridge_0_s0_arregion[1]~input_o ;
wire \axi_bridge_0_s0_arregion[2]~input_o ;
wire \axi_bridge_0_s0_arregion[3]~input_o ;
wire \axi_bridge_0_s0_awaddr[31]~input_o ;
wire \axi_bridge_0_s0_awaddr[30]~input_o ;
wire \axi_bridge_0_s0_awaddr[29]~input_o ;
wire \axi_bridge_0_s0_awaddr[28]~input_o ;
wire \axi_bridge_0_s0_awaddr[27]~input_o ;
wire \axi_bridge_0_s0_awaddr[26]~input_o ;
wire \axi_bridge_0_s0_awaddr[25]~input_o ;
wire \axi_bridge_0_s0_awaddr[24]~input_o ;
wire \axi_bridge_0_s0_awaddr[23]~input_o ;
wire \axi_bridge_0_s0_awaddr[22]~input_o ;
wire \axi_bridge_0_s0_awaddr[21]~input_o ;
wire \axi_bridge_0_s0_awaddr[20]~input_o ;
wire \axi_bridge_0_s0_awaddr[19]~input_o ;
wire \axi_bridge_0_s0_awaddr[18]~input_o ;
wire \axi_bridge_0_s0_awaddr[17]~input_o ;
wire \axi_bridge_0_s0_awaddr[16]~input_o ;
wire \axi_bridge_0_s0_araddr[31]~input_o ;
wire \axi_bridge_0_s0_araddr[30]~input_o ;
wire \axi_bridge_0_s0_araddr[29]~input_o ;
wire \axi_bridge_0_s0_araddr[28]~input_o ;
wire \axi_bridge_0_s0_araddr[27]~input_o ;
wire \axi_bridge_0_s0_araddr[26]~input_o ;
wire \axi_bridge_0_s0_araddr[25]~input_o ;
wire \axi_bridge_0_s0_araddr[24]~input_o ;
wire \axi_bridge_0_s0_araddr[23]~input_o ;
wire \axi_bridge_0_s0_araddr[22]~input_o ;
wire \axi_bridge_0_s0_araddr[21]~input_o ;
wire \axi_bridge_0_s0_araddr[20]~input_o ;
wire \axi_bridge_0_s0_araddr[19]~input_o ;
wire \axi_bridge_0_s0_araddr[18]~input_o ;
wire \axi_bridge_0_s0_araddr[17]~input_o ;
wire \axi_bridge_0_s0_araddr[16]~input_o ;
wire \altpll_0_pll_slave_address[0]~input_o ;
wire \altpll_0_pll_slave_read~input_o ;
wire \altpll_0_pll_slave_address[1]~input_o ;
wire \clk_clk~input_o ;
wire \altpll_0_pll_slave_writedata[0]~input_o ;
wire \altpll_0_pll_slave_write~input_o ;
wire \altpll_0_pll_slave_writedata[1]~input_o ;
wire \axi_bridge_0_s0_awvalid~input_o ;
wire \clock_bridge_0_in_clk_clk~input_o ;
wire \axi_bridge_0_s0_wvalid~input_o ;
wire \axi_bridge_0_s0_bready~input_o ;
wire \axi_bridge_0_s0_arvalid~input_o ;
wire \axi_bridge_0_s0_rready~input_o ;
wire \rst_n_reset_n~input_o ;
wire \axi_bridge_0_s0_awaddr[14]~input_o ;
wire \axi_bridge_0_s0_awaddr[12]~input_o ;
wire \axi_bridge_0_s0_awaddr[13]~input_o ;
wire \axi_bridge_0_s0_awaddr[15]~input_o ;
wire \axi_bridge_0_s0_wlast~input_o ;
wire \axi_bridge_0_s0_araddr[15]~input_o ;
wire \axi_bridge_0_s0_araddr[14]~input_o ;
wire \axi_bridge_0_s0_araddr[13]~input_o ;
wire \axi_bridge_0_s0_araddr[12]~input_o ;
wire \axi_bridge_0_s0_awaddr[11]~input_o ;
wire \axi_bridge_0_s0_awaddr[10]~input_o ;
wire \axi_bridge_0_s0_awaddr[9]~input_o ;
wire \axi_bridge_0_s0_awaddr[8]~input_o ;
wire \axi_bridge_0_s0_awsize[2]~input_o ;
wire \axi_bridge_0_s0_awsize[1]~input_o ;
wire \axi_bridge_0_s0_awsize[0]~input_o ;
wire \axi_bridge_0_s0_awaddr[7]~input_o ;
wire \axi_bridge_0_s0_awaddr[6]~input_o ;
wire \axi_bridge_0_s0_awaddr[5]~input_o ;
wire \axi_bridge_0_s0_awaddr[4]~input_o ;
wire \axi_bridge_0_s0_awaddr[3]~input_o ;
wire \axi_bridge_0_s0_awaddr[2]~input_o ;
wire \axi_bridge_0_s0_awaddr[1]~input_o ;
wire \axi_bridge_0_s0_awaddr[0]~input_o ;
wire \axi_bridge_0_s0_awburst[0]~input_o ;
wire \axi_bridge_0_s0_awburst[1]~input_o ;
wire \axi_bridge_0_s0_awlen[7]~input_o ;
wire \axi_bridge_0_s0_awlen[6]~input_o ;
wire \axi_bridge_0_s0_awlen[5]~input_o ;
wire \axi_bridge_0_s0_awlen[4]~input_o ;
wire \axi_bridge_0_s0_awlen[3]~input_o ;
wire \axi_bridge_0_s0_awlen[2]~input_o ;
wire \axi_bridge_0_s0_awlen[1]~input_o ;
wire \axi_bridge_0_s0_awlen[0]~input_o ;
wire \axi_bridge_0_s0_arid[0]~input_o ;
wire \axi_bridge_0_s0_awid[0]~input_o ;
wire \axi_bridge_0_s0_araddr[1]~input_o ;
wire \axi_bridge_0_s0_arsize[2]~input_o ;
wire \axi_bridge_0_s0_arsize[1]~input_o ;
wire \axi_bridge_0_s0_arsize[0]~input_o ;
wire \axi_bridge_0_s0_araddr[0]~input_o ;
wire \axi_bridge_0_s0_araddr[2]~input_o ;
wire \axi_bridge_0_s0_wstrb[7]~input_o ;
wire \axi_bridge_0_s0_wstrb[3]~input_o ;
wire \axi_bridge_0_s0_wstrb[1]~input_o ;
wire \axi_bridge_0_s0_wstrb[5]~input_o ;
wire \axi_bridge_0_s0_wstrb[4]~input_o ;
wire \axi_bridge_0_s0_wstrb[6]~input_o ;
wire \axi_bridge_0_s0_wstrb[2]~input_o ;
wire \axi_bridge_0_s0_wstrb[0]~input_o ;
wire \axi_bridge_0_s0_arlen[7]~input_o ;
wire \axi_bridge_0_s0_arlen[6]~input_o ;
wire \axi_bridge_0_s0_arlen[5]~input_o ;
wire \axi_bridge_0_s0_arlen[4]~input_o ;
wire \axi_bridge_0_s0_arlen[3]~input_o ;
wire \axi_bridge_0_s0_arlen[2]~input_o ;
wire \axi_bridge_0_s0_arlen[1]~input_o ;
wire \axi_bridge_0_s0_arlen[0]~input_o ;
wire \axi_bridge_0_s0_arid[1]~input_o ;
wire \axi_bridge_0_s0_awid[1]~input_o ;
wire \axi_bridge_0_s0_wdata[0]~input_o ;
wire \axi_bridge_0_s0_araddr[3]~input_o ;
wire \axi_bridge_0_s0_araddr[4]~input_o ;
wire \axi_bridge_0_s0_araddr[5]~input_o ;
wire \axi_bridge_0_s0_araddr[6]~input_o ;
wire \axi_bridge_0_s0_araddr[7]~input_o ;
wire \axi_bridge_0_s0_araddr[8]~input_o ;
wire \axi_bridge_0_s0_araddr[9]~input_o ;
wire \axi_bridge_0_s0_araddr[10]~input_o ;
wire \axi_bridge_0_s0_araddr[11]~input_o ;
wire \axi_bridge_0_s0_wdata[1]~input_o ;
wire \axi_bridge_0_s0_wdata[2]~input_o ;
wire \axi_bridge_0_s0_wdata[3]~input_o ;
wire \axi_bridge_0_s0_wdata[4]~input_o ;
wire \axi_bridge_0_s0_wdata[5]~input_o ;
wire \axi_bridge_0_s0_wdata[6]~input_o ;
wire \axi_bridge_0_s0_wdata[7]~input_o ;
wire \axi_bridge_0_s0_wdata[8]~input_o ;
wire \axi_bridge_0_s0_wdata[9]~input_o ;
wire \axi_bridge_0_s0_wdata[10]~input_o ;
wire \axi_bridge_0_s0_wdata[11]~input_o ;
wire \axi_bridge_0_s0_wdata[12]~input_o ;
wire \axi_bridge_0_s0_wdata[13]~input_o ;
wire \axi_bridge_0_s0_wdata[14]~input_o ;
wire \axi_bridge_0_s0_wdata[15]~input_o ;
wire \axi_bridge_0_s0_wdata[16]~input_o ;
wire \axi_bridge_0_s0_wdata[17]~input_o ;
wire \axi_bridge_0_s0_wdata[18]~input_o ;
wire \axi_bridge_0_s0_wdata[19]~input_o ;
wire \axi_bridge_0_s0_wdata[20]~input_o ;
wire \axi_bridge_0_s0_wdata[21]~input_o ;
wire \axi_bridge_0_s0_wdata[22]~input_o ;
wire \axi_bridge_0_s0_wdata[23]~input_o ;
wire \axi_bridge_0_s0_wdata[24]~input_o ;
wire \axi_bridge_0_s0_wdata[25]~input_o ;
wire \axi_bridge_0_s0_wdata[26]~input_o ;
wire \axi_bridge_0_s0_wdata[27]~input_o ;
wire \axi_bridge_0_s0_wdata[28]~input_o ;
wire \axi_bridge_0_s0_wdata[29]~input_o ;
wire \axi_bridge_0_s0_wdata[30]~input_o ;
wire \axi_bridge_0_s0_wdata[31]~input_o ;
wire \axi_bridge_0_s0_wdata[32]~input_o ;
wire \axi_bridge_0_s0_wdata[33]~input_o ;
wire \axi_bridge_0_s0_wdata[34]~input_o ;
wire \axi_bridge_0_s0_wdata[35]~input_o ;
wire \axi_bridge_0_s0_wdata[36]~input_o ;
wire \axi_bridge_0_s0_wdata[37]~input_o ;
wire \axi_bridge_0_s0_wdata[38]~input_o ;
wire \axi_bridge_0_s0_wdata[39]~input_o ;
wire \axi_bridge_0_s0_wdata[40]~input_o ;
wire \axi_bridge_0_s0_wdata[41]~input_o ;
wire \axi_bridge_0_s0_wdata[42]~input_o ;
wire \axi_bridge_0_s0_wdata[43]~input_o ;
wire \axi_bridge_0_s0_wdata[44]~input_o ;
wire \axi_bridge_0_s0_wdata[45]~input_o ;
wire \axi_bridge_0_s0_wdata[46]~input_o ;
wire \axi_bridge_0_s0_wdata[47]~input_o ;
wire \axi_bridge_0_s0_wdata[48]~input_o ;
wire \axi_bridge_0_s0_wdata[49]~input_o ;
wire \axi_bridge_0_s0_wdata[50]~input_o ;
wire \axi_bridge_0_s0_wdata[51]~input_o ;
wire \axi_bridge_0_s0_wdata[52]~input_o ;
wire \axi_bridge_0_s0_wdata[53]~input_o ;
wire \axi_bridge_0_s0_wdata[54]~input_o ;
wire \axi_bridge_0_s0_wdata[55]~input_o ;
wire \axi_bridge_0_s0_wdata[56]~input_o ;
wire \axi_bridge_0_s0_wdata[57]~input_o ;
wire \axi_bridge_0_s0_wdata[58]~input_o ;
wire \axi_bridge_0_s0_wdata[59]~input_o ;
wire \axi_bridge_0_s0_wdata[60]~input_o ;
wire \axi_bridge_0_s0_wdata[61]~input_o ;
wire \axi_bridge_0_s0_wdata[62]~input_o ;
wire \axi_bridge_0_s0_wdata[63]~input_o ;
wire \axi_bridge_0_s0_arburst[0]~input_o ;
wire \axi_bridge_0_s0_arburst[1]~input_o ;


cycloneiv_altera_reset_controller_2 rst_controller_002(
	.wire_pll7_clk_0(\altpll_0|sd1|wire_pll7_clk[0] ),
	.r_sync_rst1(\rst_controller_002|r_sync_rst~q ),
	.r_early_rst1(\rst_controller_002|r_early_rst~q ),
	.rst_n_reset_n(\rst_n_reset_n~input_o ));

cycloneiv_altera_reset_controller_1 rst_controller_001(
	.altera_reset_synchronizer_int_chain_out(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.clock_bridge_0_in_clk_clk(\clock_bridge_0_in_clk_clk~input_o ),
	.rst_n_reset_n(\rst_n_reset_n~input_o ));

cycloneiv_altera_reset_controller rst_controller(
	.altera_reset_synchronizer_int_chain_out(\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.clk_clk(\clk_clk~input_o ),
	.rst_n_reset_n(\rst_n_reset_n~input_o ));

cycloneiv_altera_axi_bridge axi_bridge_0(
	.full0(\axi_bridge_0|aw_channel_pipeline|full0~q ),
	.full01(\axi_bridge_0|w_channel_pipeline|full0~q ),
	.data1_2(\axi_bridge_0|b_channel_pipeline|data1[2]~q ),
	.data1_3(\axi_bridge_0|b_channel_pipeline|data1[3]~q ),
	.full1(\axi_bridge_0|b_channel_pipeline|full1~q ),
	.full02(\axi_bridge_0|ar_channel_pipeline|full0~q ),
	.data1_67(\axi_bridge_0|r_channel_pipeline|data1[67]~q ),
	.data1_68(\axi_bridge_0|r_channel_pipeline|data1[68]~q ),
	.data1_31(\axi_bridge_0|r_channel_pipeline|data1[3]~q ),
	.data1_4(\axi_bridge_0|r_channel_pipeline|data1[4]~q ),
	.data1_5(\axi_bridge_0|r_channel_pipeline|data1[5]~q ),
	.data1_6(\axi_bridge_0|r_channel_pipeline|data1[6]~q ),
	.data1_7(\axi_bridge_0|r_channel_pipeline|data1[7]~q ),
	.data1_8(\axi_bridge_0|r_channel_pipeline|data1[8]~q ),
	.data1_9(\axi_bridge_0|r_channel_pipeline|data1[9]~q ),
	.data1_10(\axi_bridge_0|r_channel_pipeline|data1[10]~q ),
	.data1_11(\axi_bridge_0|r_channel_pipeline|data1[11]~q ),
	.data1_12(\axi_bridge_0|r_channel_pipeline|data1[12]~q ),
	.data1_13(\axi_bridge_0|r_channel_pipeline|data1[13]~q ),
	.data1_14(\axi_bridge_0|r_channel_pipeline|data1[14]~q ),
	.data1_15(\axi_bridge_0|r_channel_pipeline|data1[15]~q ),
	.data1_16(\axi_bridge_0|r_channel_pipeline|data1[16]~q ),
	.data1_17(\axi_bridge_0|r_channel_pipeline|data1[17]~q ),
	.data1_18(\axi_bridge_0|r_channel_pipeline|data1[18]~q ),
	.data1_19(\axi_bridge_0|r_channel_pipeline|data1[19]~q ),
	.data1_20(\axi_bridge_0|r_channel_pipeline|data1[20]~q ),
	.data1_21(\axi_bridge_0|r_channel_pipeline|data1[21]~q ),
	.data1_22(\axi_bridge_0|r_channel_pipeline|data1[22]~q ),
	.data1_23(\axi_bridge_0|r_channel_pipeline|data1[23]~q ),
	.data1_24(\axi_bridge_0|r_channel_pipeline|data1[24]~q ),
	.data1_25(\axi_bridge_0|r_channel_pipeline|data1[25]~q ),
	.data1_26(\axi_bridge_0|r_channel_pipeline|data1[26]~q ),
	.data1_27(\axi_bridge_0|r_channel_pipeline|data1[27]~q ),
	.data1_28(\axi_bridge_0|r_channel_pipeline|data1[28]~q ),
	.data1_29(\axi_bridge_0|r_channel_pipeline|data1[29]~q ),
	.data1_30(\axi_bridge_0|r_channel_pipeline|data1[30]~q ),
	.data1_311(\axi_bridge_0|r_channel_pipeline|data1[31]~q ),
	.data1_32(\axi_bridge_0|r_channel_pipeline|data1[32]~q ),
	.data1_33(\axi_bridge_0|r_channel_pipeline|data1[33]~q ),
	.data1_34(\axi_bridge_0|r_channel_pipeline|data1[34]~q ),
	.data1_35(\axi_bridge_0|r_channel_pipeline|data1[35]~q ),
	.data1_36(\axi_bridge_0|r_channel_pipeline|data1[36]~q ),
	.data1_37(\axi_bridge_0|r_channel_pipeline|data1[37]~q ),
	.data1_38(\axi_bridge_0|r_channel_pipeline|data1[38]~q ),
	.data1_39(\axi_bridge_0|r_channel_pipeline|data1[39]~q ),
	.data1_40(\axi_bridge_0|r_channel_pipeline|data1[40]~q ),
	.data1_41(\axi_bridge_0|r_channel_pipeline|data1[41]~q ),
	.data1_42(\axi_bridge_0|r_channel_pipeline|data1[42]~q ),
	.data1_43(\axi_bridge_0|r_channel_pipeline|data1[43]~q ),
	.data1_44(\axi_bridge_0|r_channel_pipeline|data1[44]~q ),
	.data1_45(\axi_bridge_0|r_channel_pipeline|data1[45]~q ),
	.data1_46(\axi_bridge_0|r_channel_pipeline|data1[46]~q ),
	.data1_47(\axi_bridge_0|r_channel_pipeline|data1[47]~q ),
	.data1_48(\axi_bridge_0|r_channel_pipeline|data1[48]~q ),
	.data1_49(\axi_bridge_0|r_channel_pipeline|data1[49]~q ),
	.data1_50(\axi_bridge_0|r_channel_pipeline|data1[50]~q ),
	.data1_51(\axi_bridge_0|r_channel_pipeline|data1[51]~q ),
	.data1_52(\axi_bridge_0|r_channel_pipeline|data1[52]~q ),
	.data1_53(\axi_bridge_0|r_channel_pipeline|data1[53]~q ),
	.data1_54(\axi_bridge_0|r_channel_pipeline|data1[54]~q ),
	.data1_55(\axi_bridge_0|r_channel_pipeline|data1[55]~q ),
	.data1_56(\axi_bridge_0|r_channel_pipeline|data1[56]~q ),
	.data1_57(\axi_bridge_0|r_channel_pipeline|data1[57]~q ),
	.data1_58(\axi_bridge_0|r_channel_pipeline|data1[58]~q ),
	.data1_59(\axi_bridge_0|r_channel_pipeline|data1[59]~q ),
	.data1_60(\axi_bridge_0|r_channel_pipeline|data1[60]~q ),
	.data1_61(\axi_bridge_0|r_channel_pipeline|data1[61]~q ),
	.data1_62(\axi_bridge_0|r_channel_pipeline|data1[62]~q ),
	.data1_63(\axi_bridge_0|r_channel_pipeline|data1[63]~q ),
	.data1_64(\axi_bridge_0|r_channel_pipeline|data1[64]~q ),
	.data1_65(\axi_bridge_0|r_channel_pipeline|data1[65]~q ),
	.data1_66(\axi_bridge_0|r_channel_pipeline|data1[66]~q ),
	.data1_0(\axi_bridge_0|r_channel_pipeline|data1[0]~q ),
	.full11(\axi_bridge_0|r_channel_pipeline|full1~q ),
	.data1_351(\axi_bridge_0|aw_channel_pipeline|data1[35]~q ),
	.data1_331(\axi_bridge_0|aw_channel_pipeline|data1[33]~q ),
	.data1_341(\axi_bridge_0|aw_channel_pipeline|data1[34]~q ),
	.data1_361(\axi_bridge_0|aw_channel_pipeline|data1[36]~q ),
	.Equal1(\mm_interconnect_0|router|Equal1~0_combout ),
	.WideOr0(\mm_interconnect_0|cmd_demux|WideOr0~0_combout ),
	.data1_01(\axi_bridge_0|w_channel_pipeline|data1[0]~q ),
	.full12(\axi_bridge_0|aw_channel_pipeline|full1~q ),
	.full13(\axi_bridge_0|w_channel_pipeline|full1~q ),
	.last_dest_id_0(\mm_interconnect_0|axi_bridge_0_m0_wr_limiter|last_dest_id[0]~q ),
	.has_pending_responses(\mm_interconnect_0|axi_bridge_0_m0_wr_limiter|has_pending_responses~q ),
	.wready(\mm_interconnect_0|axi_bridge_0_m0_agent|wready~0_combout ),
	.awready(\mm_interconnect_0|axi_bridge_0_m0_agent|awready~0_combout ),
	.altera_reset_synchronizer_int_chain_out(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.always2(\mm_interconnect_0|axi_bridge_0_m0_agent|align_address_to_size|always2~0_combout ),
	.out_valid(\mm_interconnect_0|async_fifo_004|out_valid~q ),
	.out_valid1(\mm_interconnect_0|async_fifo_006|out_valid~q ),
	.src_data_144(\mm_interconnect_0|rsp_mux|src_data[144]~combout ),
	.full03(\axi_bridge_0|b_channel_pipeline|full0~q ),
	.src_data_145(\mm_interconnect_0|rsp_mux|src_data[145]~combout ),
	.full14(\axi_bridge_0|ar_channel_pipeline|full1~q ),
	.data1_362(\axi_bridge_0|ar_channel_pipeline|data1[36]~q ),
	.data1_352(\axi_bridge_0|ar_channel_pipeline|data1[35]~q ),
	.data1_342(\axi_bridge_0|ar_channel_pipeline|data1[34]~q ),
	.data1_332(\axi_bridge_0|ar_channel_pipeline|data1[33]~q ),
	.Equal11(\mm_interconnect_0|router_001|Equal1~0_combout ),
	.last_dest_id_01(\mm_interconnect_0|axi_bridge_0_m0_rd_limiter|last_dest_id[0]~q ),
	.has_pending_responses1(\mm_interconnect_0|axi_bridge_0_m0_rd_limiter|has_pending_responses~q ),
	.WideOr01(\mm_interconnect_0|cmd_demux_001|WideOr0~0_combout ),
	.out_valid2(\mm_interconnect_0|async_fifo_005|out_valid~q ),
	.out_valid3(\mm_interconnect_0|async_fifo_007|out_valid~q ),
	.src_data_1441(\mm_interconnect_0|rsp_mux_001|src_data[144]~combout ),
	.full04(\axi_bridge_0|r_channel_pipeline|full0~q ),
	.src_data_1451(\mm_interconnect_0|rsp_mux_001|src_data[145]~combout ),
	.src_data_0(\mm_interconnect_0|rsp_mux_001|src_data[0]~combout ),
	.src_data_1(\mm_interconnect_0|rsp_mux_001|src_data[1]~combout ),
	.src_data_2(\mm_interconnect_0|rsp_mux_001|src_data[2]~combout ),
	.src_data_3(\mm_interconnect_0|rsp_mux_001|src_data[3]~combout ),
	.src_data_4(\mm_interconnect_0|rsp_mux_001|src_data[4]~combout ),
	.src_data_5(\mm_interconnect_0|rsp_mux_001|src_data[5]~combout ),
	.src_data_6(\mm_interconnect_0|rsp_mux_001|src_data[6]~combout ),
	.src_data_7(\mm_interconnect_0|rsp_mux_001|src_data[7]~combout ),
	.src_data_8(\mm_interconnect_0|rsp_mux_001|src_data[8]~combout ),
	.src_data_9(\mm_interconnect_0|rsp_mux_001|src_data[9]~combout ),
	.src_data_10(\mm_interconnect_0|rsp_mux_001|src_data[10]~combout ),
	.src_data_11(\mm_interconnect_0|rsp_mux_001|src_data[11]~combout ),
	.src_data_12(\mm_interconnect_0|rsp_mux_001|src_data[12]~combout ),
	.src_data_13(\mm_interconnect_0|rsp_mux_001|src_data[13]~combout ),
	.src_data_14(\mm_interconnect_0|rsp_mux_001|src_data[14]~combout ),
	.src_data_15(\mm_interconnect_0|rsp_mux_001|src_data[15]~combout ),
	.src_data_16(\mm_interconnect_0|rsp_mux_001|src_data[16]~combout ),
	.src_data_17(\mm_interconnect_0|rsp_mux_001|src_data[17]~combout ),
	.src_data_18(\mm_interconnect_0|rsp_mux_001|src_data[18]~combout ),
	.src_data_19(\mm_interconnect_0|rsp_mux_001|src_data[19]~combout ),
	.src_data_20(\mm_interconnect_0|rsp_mux_001|src_data[20]~combout ),
	.src_data_21(\mm_interconnect_0|rsp_mux_001|src_data[21]~combout ),
	.src_data_22(\mm_interconnect_0|rsp_mux_001|src_data[22]~combout ),
	.src_data_23(\mm_interconnect_0|rsp_mux_001|src_data[23]~combout ),
	.src_data_24(\mm_interconnect_0|rsp_mux_001|src_data[24]~combout ),
	.src_data_25(\mm_interconnect_0|rsp_mux_001|src_data[25]~combout ),
	.src_data_26(\mm_interconnect_0|rsp_mux_001|src_data[26]~combout ),
	.src_data_27(\mm_interconnect_0|rsp_mux_001|src_data[27]~combout ),
	.src_data_28(\mm_interconnect_0|rsp_mux_001|src_data[28]~combout ),
	.src_data_29(\mm_interconnect_0|rsp_mux_001|src_data[29]~combout ),
	.src_data_30(\mm_interconnect_0|rsp_mux_001|src_data[30]~combout ),
	.src_data_31(\mm_interconnect_0|rsp_mux_001|src_data[31]~combout ),
	.src_data_32(\mm_interconnect_0|rsp_mux_001|src_data[32]~combout ),
	.src_data_33(\mm_interconnect_0|rsp_mux_001|src_data[33]~combout ),
	.src_data_34(\mm_interconnect_0|rsp_mux_001|src_data[34]~combout ),
	.src_data_35(\mm_interconnect_0|rsp_mux_001|src_data[35]~combout ),
	.src_data_36(\mm_interconnect_0|rsp_mux_001|src_data[36]~combout ),
	.src_data_37(\mm_interconnect_0|rsp_mux_001|src_data[37]~combout ),
	.src_data_38(\mm_interconnect_0|rsp_mux_001|src_data[38]~combout ),
	.src_data_39(\mm_interconnect_0|rsp_mux_001|src_data[39]~combout ),
	.src_data_40(\mm_interconnect_0|rsp_mux_001|src_data[40]~combout ),
	.src_data_41(\mm_interconnect_0|rsp_mux_001|src_data[41]~combout ),
	.src_data_42(\mm_interconnect_0|rsp_mux_001|src_data[42]~combout ),
	.src_data_43(\mm_interconnect_0|rsp_mux_001|src_data[43]~combout ),
	.src_data_44(\mm_interconnect_0|rsp_mux_001|src_data[44]~combout ),
	.src_data_45(\mm_interconnect_0|rsp_mux_001|src_data[45]~combout ),
	.src_data_46(\mm_interconnect_0|rsp_mux_001|src_data[46]~combout ),
	.src_data_47(\mm_interconnect_0|rsp_mux_001|src_data[47]~combout ),
	.src_data_48(\mm_interconnect_0|rsp_mux_001|src_data[48]~combout ),
	.src_data_49(\mm_interconnect_0|rsp_mux_001|src_data[49]~combout ),
	.src_data_50(\mm_interconnect_0|rsp_mux_001|src_data[50]~combout ),
	.src_data_51(\mm_interconnect_0|rsp_mux_001|src_data[51]~combout ),
	.src_data_52(\mm_interconnect_0|rsp_mux_001|src_data[52]~combout ),
	.src_data_53(\mm_interconnect_0|rsp_mux_001|src_data[53]~combout ),
	.src_data_54(\mm_interconnect_0|rsp_mux_001|src_data[54]~combout ),
	.src_data_55(\mm_interconnect_0|rsp_mux_001|src_data[55]~combout ),
	.src_data_56(\mm_interconnect_0|rsp_mux_001|src_data[56]~combout ),
	.src_data_57(\mm_interconnect_0|rsp_mux_001|src_data[57]~combout ),
	.src_data_58(\mm_interconnect_0|rsp_mux_001|src_data[58]~combout ),
	.src_data_59(\mm_interconnect_0|rsp_mux_001|src_data[59]~combout ),
	.src_data_60(\mm_interconnect_0|rsp_mux_001|src_data[60]~combout ),
	.src_data_61(\mm_interconnect_0|rsp_mux_001|src_data[61]~combout ),
	.src_data_62(\mm_interconnect_0|rsp_mux_001|src_data[62]~combout ),
	.src_data_63(\mm_interconnect_0|rsp_mux_001|src_data[63]~combout ),
	.src_payload_0(\mm_interconnect_0|rsp_mux_001|src_payload[0]~combout ),
	.data1_321(\axi_bridge_0|aw_channel_pipeline|data1[32]~q ),
	.data1_312(\axi_bridge_0|aw_channel_pipeline|data1[31]~q ),
	.data1_301(\axi_bridge_0|aw_channel_pipeline|data1[30]~q ),
	.data1_291(\axi_bridge_0|aw_channel_pipeline|data1[29]~q ),
	.data1_121(\axi_bridge_0|aw_channel_pipeline|data1[12]~q ),
	.data1_111(\axi_bridge_0|aw_channel_pipeline|data1[11]~q ),
	.data1_101(\axi_bridge_0|aw_channel_pipeline|data1[10]~q ),
	.data1_281(\axi_bridge_0|aw_channel_pipeline|data1[28]~q ),
	.data1_271(\axi_bridge_0|aw_channel_pipeline|data1[27]~q ),
	.data1_261(\axi_bridge_0|aw_channel_pipeline|data1[26]~q ),
	.data1_251(\axi_bridge_0|aw_channel_pipeline|data1[25]~q ),
	.data1_241(\axi_bridge_0|aw_channel_pipeline|data1[24]~q ),
	.data1_231(\axi_bridge_0|aw_channel_pipeline|data1[23]~q ),
	.data1_221(\axi_bridge_0|aw_channel_pipeline|data1[22]~q ),
	.data1_211(\axi_bridge_0|aw_channel_pipeline|data1[21]~q ),
	.data1_81(\axi_bridge_0|aw_channel_pipeline|data1[8]~q ),
	.data1_91(\axi_bridge_0|aw_channel_pipeline|data1[9]~q ),
	.data1_201(\axi_bridge_0|aw_channel_pipeline|data1[20]~q ),
	.data1_191(\axi_bridge_0|aw_channel_pipeline|data1[19]~q ),
	.data1_181(\axi_bridge_0|aw_channel_pipeline|data1[18]~q ),
	.data1_171(\axi_bridge_0|aw_channel_pipeline|data1[17]~q ),
	.data1_161(\axi_bridge_0|aw_channel_pipeline|data1[16]~q ),
	.data1_151(\axi_bridge_0|aw_channel_pipeline|data1[15]~q ),
	.data1_141(\axi_bridge_0|aw_channel_pipeline|data1[14]~q ),
	.data1_131(\axi_bridge_0|aw_channel_pipeline|data1[13]~q ),
	.data1_531(\axi_bridge_0|ar_channel_pipeline|data1[53]~q ),
	.data1_532(\axi_bridge_0|aw_channel_pipeline|data1[53]~q ),
	.data1_222(\axi_bridge_0|ar_channel_pipeline|data1[22]~q ),
	.data1_122(\axi_bridge_0|ar_channel_pipeline|data1[12]~q ),
	.data1_112(\axi_bridge_0|ar_channel_pipeline|data1[11]~q ),
	.data1_102(\axi_bridge_0|ar_channel_pipeline|data1[10]~q ),
	.data1_212(\axi_bridge_0|ar_channel_pipeline|data1[21]~q ),
	.data1_232(\axi_bridge_0|ar_channel_pipeline|data1[23]~q ),
	.data1_82(\axi_bridge_0|w_channel_pipeline|data1[8]~q ),
	.data1_410(\axi_bridge_0|w_channel_pipeline|data1[4]~q ),
	.data1_210(\axi_bridge_0|w_channel_pipeline|data1[2]~q ),
	.data1_69(\axi_bridge_0|w_channel_pipeline|data1[6]~q ),
	.data1_510(\axi_bridge_0|w_channel_pipeline|data1[5]~q ),
	.data1_71(\axi_bridge_0|w_channel_pipeline|data1[7]~q ),
	.data1_310(\axi_bridge_0|w_channel_pipeline|data1[3]~q ),
	.data1_1(\axi_bridge_0|w_channel_pipeline|data1[1]~q ),
	.data1_202(\axi_bridge_0|ar_channel_pipeline|data1[20]~q ),
	.data1_192(\axi_bridge_0|ar_channel_pipeline|data1[19]~q ),
	.data1_182(\axi_bridge_0|ar_channel_pipeline|data1[18]~q ),
	.data1_172(\axi_bridge_0|ar_channel_pipeline|data1[17]~q ),
	.data1_162(\axi_bridge_0|ar_channel_pipeline|data1[16]~q ),
	.data1_152(\axi_bridge_0|ar_channel_pipeline|data1[15]~q ),
	.data1_142(\axi_bridge_0|ar_channel_pipeline|data1[14]~q ),
	.data1_132(\axi_bridge_0|ar_channel_pipeline|data1[13]~q ),
	.data1_541(\axi_bridge_0|ar_channel_pipeline|data1[54]~q ),
	.data1_542(\axi_bridge_0|aw_channel_pipeline|data1[54]~q ),
	.data1_92(\axi_bridge_0|w_channel_pipeline|data1[9]~q ),
	.data1_242(\axi_bridge_0|ar_channel_pipeline|data1[24]~q ),
	.data1_252(\axi_bridge_0|ar_channel_pipeline|data1[25]~q ),
	.data1_262(\axi_bridge_0|ar_channel_pipeline|data1[26]~q ),
	.data1_272(\axi_bridge_0|ar_channel_pipeline|data1[27]~q ),
	.data1_282(\axi_bridge_0|ar_channel_pipeline|data1[28]~q ),
	.data1_292(\axi_bridge_0|ar_channel_pipeline|data1[29]~q ),
	.data1_302(\axi_bridge_0|ar_channel_pipeline|data1[30]~q ),
	.data1_313(\axi_bridge_0|ar_channel_pipeline|data1[31]~q ),
	.data1_322(\axi_bridge_0|ar_channel_pipeline|data1[32]~q ),
	.data1_103(\axi_bridge_0|w_channel_pipeline|data1[10]~q ),
	.data1_113(\axi_bridge_0|w_channel_pipeline|data1[11]~q ),
	.data1_123(\axi_bridge_0|w_channel_pipeline|data1[12]~q ),
	.data1_133(\axi_bridge_0|w_channel_pipeline|data1[13]~q ),
	.data1_143(\axi_bridge_0|w_channel_pipeline|data1[14]~q ),
	.data1_153(\axi_bridge_0|w_channel_pipeline|data1[15]~q ),
	.data1_163(\axi_bridge_0|w_channel_pipeline|data1[16]~q ),
	.data1_173(\axi_bridge_0|w_channel_pipeline|data1[17]~q ),
	.data1_183(\axi_bridge_0|w_channel_pipeline|data1[18]~q ),
	.data1_193(\axi_bridge_0|w_channel_pipeline|data1[19]~q ),
	.data1_203(\axi_bridge_0|w_channel_pipeline|data1[20]~q ),
	.data1_213(\axi_bridge_0|w_channel_pipeline|data1[21]~q ),
	.data1_223(\axi_bridge_0|w_channel_pipeline|data1[22]~q ),
	.data1_233(\axi_bridge_0|w_channel_pipeline|data1[23]~q ),
	.data1_243(\axi_bridge_0|w_channel_pipeline|data1[24]~q ),
	.data1_253(\axi_bridge_0|w_channel_pipeline|data1[25]~q ),
	.data1_263(\axi_bridge_0|w_channel_pipeline|data1[26]~q ),
	.data1_273(\axi_bridge_0|w_channel_pipeline|data1[27]~q ),
	.data1_283(\axi_bridge_0|w_channel_pipeline|data1[28]~q ),
	.data1_293(\axi_bridge_0|w_channel_pipeline|data1[29]~q ),
	.data1_303(\axi_bridge_0|w_channel_pipeline|data1[30]~q ),
	.data1_314(\axi_bridge_0|w_channel_pipeline|data1[31]~q ),
	.data1_323(\axi_bridge_0|w_channel_pipeline|data1[32]~q ),
	.data1_333(\axi_bridge_0|w_channel_pipeline|data1[33]~q ),
	.data1_343(\axi_bridge_0|w_channel_pipeline|data1[34]~q ),
	.data1_353(\axi_bridge_0|w_channel_pipeline|data1[35]~q ),
	.data1_363(\axi_bridge_0|w_channel_pipeline|data1[36]~q ),
	.data1_371(\axi_bridge_0|w_channel_pipeline|data1[37]~q ),
	.data1_381(\axi_bridge_0|w_channel_pipeline|data1[38]~q ),
	.data1_391(\axi_bridge_0|w_channel_pipeline|data1[39]~q ),
	.data1_401(\axi_bridge_0|w_channel_pipeline|data1[40]~q ),
	.data1_411(\axi_bridge_0|w_channel_pipeline|data1[41]~q ),
	.data1_421(\axi_bridge_0|w_channel_pipeline|data1[42]~q ),
	.data1_431(\axi_bridge_0|w_channel_pipeline|data1[43]~q ),
	.data1_441(\axi_bridge_0|w_channel_pipeline|data1[44]~q ),
	.data1_451(\axi_bridge_0|w_channel_pipeline|data1[45]~q ),
	.data1_461(\axi_bridge_0|w_channel_pipeline|data1[46]~q ),
	.data1_471(\axi_bridge_0|w_channel_pipeline|data1[47]~q ),
	.data1_481(\axi_bridge_0|w_channel_pipeline|data1[48]~q ),
	.data1_491(\axi_bridge_0|w_channel_pipeline|data1[49]~q ),
	.data1_501(\axi_bridge_0|w_channel_pipeline|data1[50]~q ),
	.data1_511(\axi_bridge_0|w_channel_pipeline|data1[51]~q ),
	.data1_521(\axi_bridge_0|w_channel_pipeline|data1[52]~q ),
	.data1_533(\axi_bridge_0|w_channel_pipeline|data1[53]~q ),
	.data1_543(\axi_bridge_0|w_channel_pipeline|data1[54]~q ),
	.data1_551(\axi_bridge_0|w_channel_pipeline|data1[55]~q ),
	.data1_561(\axi_bridge_0|w_channel_pipeline|data1[56]~q ),
	.data1_571(\axi_bridge_0|w_channel_pipeline|data1[57]~q ),
	.data1_581(\axi_bridge_0|w_channel_pipeline|data1[58]~q ),
	.data1_591(\axi_bridge_0|w_channel_pipeline|data1[59]~q ),
	.data1_601(\axi_bridge_0|w_channel_pipeline|data1[60]~q ),
	.data1_611(\axi_bridge_0|w_channel_pipeline|data1[61]~q ),
	.data1_621(\axi_bridge_0|w_channel_pipeline|data1[62]~q ),
	.data1_631(\axi_bridge_0|w_channel_pipeline|data1[63]~q ),
	.data1_641(\axi_bridge_0|w_channel_pipeline|data1[64]~q ),
	.data1_651(\axi_bridge_0|w_channel_pipeline|data1[65]~q ),
	.data1_661(\axi_bridge_0|w_channel_pipeline|data1[66]~q ),
	.data1_671(\axi_bridge_0|w_channel_pipeline|data1[67]~q ),
	.data1_681(\axi_bridge_0|w_channel_pipeline|data1[68]~q ),
	.data1_691(\axi_bridge_0|w_channel_pipeline|data1[69]~q ),
	.data1_70(\axi_bridge_0|w_channel_pipeline|data1[70]~q ),
	.data1_711(\axi_bridge_0|w_channel_pipeline|data1[71]~q ),
	.data1_72(\axi_bridge_0|w_channel_pipeline|data1[72]~q ),
	.data1_83(\axi_bridge_0|ar_channel_pipeline|data1[8]~q ),
	.data1_93(\axi_bridge_0|ar_channel_pipeline|data1[9]~q ),
	.axi_bridge_0_s0_awvalid(\axi_bridge_0_s0_awvalid~input_o ),
	.clock_bridge_0_in_clk_clk(\clock_bridge_0_in_clk_clk~input_o ),
	.axi_bridge_0_s0_wvalid(\axi_bridge_0_s0_wvalid~input_o ),
	.axi_bridge_0_s0_bready(\axi_bridge_0_s0_bready~input_o ),
	.axi_bridge_0_s0_arvalid(\axi_bridge_0_s0_arvalid~input_o ),
	.axi_bridge_0_s0_rready(\axi_bridge_0_s0_rready~input_o ),
	.axi_bridge_0_s0_awaddr_14(\axi_bridge_0_s0_awaddr[14]~input_o ),
	.axi_bridge_0_s0_awaddr_12(\axi_bridge_0_s0_awaddr[12]~input_o ),
	.axi_bridge_0_s0_awaddr_13(\axi_bridge_0_s0_awaddr[13]~input_o ),
	.axi_bridge_0_s0_awaddr_15(\axi_bridge_0_s0_awaddr[15]~input_o ),
	.axi_bridge_0_s0_wlast(\axi_bridge_0_s0_wlast~input_o ),
	.axi_bridge_0_s0_araddr_15(\axi_bridge_0_s0_araddr[15]~input_o ),
	.axi_bridge_0_s0_araddr_14(\axi_bridge_0_s0_araddr[14]~input_o ),
	.axi_bridge_0_s0_araddr_13(\axi_bridge_0_s0_araddr[13]~input_o ),
	.axi_bridge_0_s0_araddr_12(\axi_bridge_0_s0_araddr[12]~input_o ),
	.axi_bridge_0_s0_awaddr_11(\axi_bridge_0_s0_awaddr[11]~input_o ),
	.axi_bridge_0_s0_awaddr_10(\axi_bridge_0_s0_awaddr[10]~input_o ),
	.axi_bridge_0_s0_awaddr_9(\axi_bridge_0_s0_awaddr[9]~input_o ),
	.axi_bridge_0_s0_awaddr_8(\axi_bridge_0_s0_awaddr[8]~input_o ),
	.axi_bridge_0_s0_awsize_2(\axi_bridge_0_s0_awsize[2]~input_o ),
	.axi_bridge_0_s0_awsize_1(\axi_bridge_0_s0_awsize[1]~input_o ),
	.axi_bridge_0_s0_awsize_0(\axi_bridge_0_s0_awsize[0]~input_o ),
	.axi_bridge_0_s0_awaddr_7(\axi_bridge_0_s0_awaddr[7]~input_o ),
	.axi_bridge_0_s0_awaddr_6(\axi_bridge_0_s0_awaddr[6]~input_o ),
	.axi_bridge_0_s0_awaddr_5(\axi_bridge_0_s0_awaddr[5]~input_o ),
	.axi_bridge_0_s0_awaddr_4(\axi_bridge_0_s0_awaddr[4]~input_o ),
	.axi_bridge_0_s0_awaddr_3(\axi_bridge_0_s0_awaddr[3]~input_o ),
	.axi_bridge_0_s0_awaddr_2(\axi_bridge_0_s0_awaddr[2]~input_o ),
	.axi_bridge_0_s0_awaddr_1(\axi_bridge_0_s0_awaddr[1]~input_o ),
	.axi_bridge_0_s0_awaddr_0(\axi_bridge_0_s0_awaddr[0]~input_o ),
	.axi_bridge_0_s0_awburst_0(\axi_bridge_0_s0_awburst[0]~input_o ),
	.axi_bridge_0_s0_awburst_1(\axi_bridge_0_s0_awburst[1]~input_o ),
	.axi_bridge_0_s0_awlen_7(\axi_bridge_0_s0_awlen[7]~input_o ),
	.axi_bridge_0_s0_awlen_6(\axi_bridge_0_s0_awlen[6]~input_o ),
	.axi_bridge_0_s0_awlen_5(\axi_bridge_0_s0_awlen[5]~input_o ),
	.axi_bridge_0_s0_awlen_4(\axi_bridge_0_s0_awlen[4]~input_o ),
	.axi_bridge_0_s0_awlen_3(\axi_bridge_0_s0_awlen[3]~input_o ),
	.axi_bridge_0_s0_awlen_2(\axi_bridge_0_s0_awlen[2]~input_o ),
	.axi_bridge_0_s0_awlen_1(\axi_bridge_0_s0_awlen[1]~input_o ),
	.axi_bridge_0_s0_awlen_0(\axi_bridge_0_s0_awlen[0]~input_o ),
	.axi_bridge_0_s0_arid_0(\axi_bridge_0_s0_arid[0]~input_o ),
	.axi_bridge_0_s0_awid_0(\axi_bridge_0_s0_awid[0]~input_o ),
	.axi_bridge_0_s0_araddr_1(\axi_bridge_0_s0_araddr[1]~input_o ),
	.axi_bridge_0_s0_arsize_2(\axi_bridge_0_s0_arsize[2]~input_o ),
	.axi_bridge_0_s0_arsize_1(\axi_bridge_0_s0_arsize[1]~input_o ),
	.axi_bridge_0_s0_arsize_0(\axi_bridge_0_s0_arsize[0]~input_o ),
	.axi_bridge_0_s0_araddr_0(\axi_bridge_0_s0_araddr[0]~input_o ),
	.axi_bridge_0_s0_araddr_2(\axi_bridge_0_s0_araddr[2]~input_o ),
	.axi_bridge_0_s0_wstrb_7(\axi_bridge_0_s0_wstrb[7]~input_o ),
	.axi_bridge_0_s0_wstrb_3(\axi_bridge_0_s0_wstrb[3]~input_o ),
	.axi_bridge_0_s0_wstrb_1(\axi_bridge_0_s0_wstrb[1]~input_o ),
	.axi_bridge_0_s0_wstrb_5(\axi_bridge_0_s0_wstrb[5]~input_o ),
	.axi_bridge_0_s0_wstrb_4(\axi_bridge_0_s0_wstrb[4]~input_o ),
	.axi_bridge_0_s0_wstrb_6(\axi_bridge_0_s0_wstrb[6]~input_o ),
	.axi_bridge_0_s0_wstrb_2(\axi_bridge_0_s0_wstrb[2]~input_o ),
	.axi_bridge_0_s0_wstrb_0(\axi_bridge_0_s0_wstrb[0]~input_o ),
	.axi_bridge_0_s0_arlen_7(\axi_bridge_0_s0_arlen[7]~input_o ),
	.axi_bridge_0_s0_arlen_6(\axi_bridge_0_s0_arlen[6]~input_o ),
	.axi_bridge_0_s0_arlen_5(\axi_bridge_0_s0_arlen[5]~input_o ),
	.axi_bridge_0_s0_arlen_4(\axi_bridge_0_s0_arlen[4]~input_o ),
	.axi_bridge_0_s0_arlen_3(\axi_bridge_0_s0_arlen[3]~input_o ),
	.axi_bridge_0_s0_arlen_2(\axi_bridge_0_s0_arlen[2]~input_o ),
	.axi_bridge_0_s0_arlen_1(\axi_bridge_0_s0_arlen[1]~input_o ),
	.axi_bridge_0_s0_arlen_0(\axi_bridge_0_s0_arlen[0]~input_o ),
	.axi_bridge_0_s0_arid_1(\axi_bridge_0_s0_arid[1]~input_o ),
	.axi_bridge_0_s0_awid_1(\axi_bridge_0_s0_awid[1]~input_o ),
	.axi_bridge_0_s0_wdata_0(\axi_bridge_0_s0_wdata[0]~input_o ),
	.axi_bridge_0_s0_araddr_3(\axi_bridge_0_s0_araddr[3]~input_o ),
	.axi_bridge_0_s0_araddr_4(\axi_bridge_0_s0_araddr[4]~input_o ),
	.axi_bridge_0_s0_araddr_5(\axi_bridge_0_s0_araddr[5]~input_o ),
	.axi_bridge_0_s0_araddr_6(\axi_bridge_0_s0_araddr[6]~input_o ),
	.axi_bridge_0_s0_araddr_7(\axi_bridge_0_s0_araddr[7]~input_o ),
	.axi_bridge_0_s0_araddr_8(\axi_bridge_0_s0_araddr[8]~input_o ),
	.axi_bridge_0_s0_araddr_9(\axi_bridge_0_s0_araddr[9]~input_o ),
	.axi_bridge_0_s0_araddr_10(\axi_bridge_0_s0_araddr[10]~input_o ),
	.axi_bridge_0_s0_araddr_11(\axi_bridge_0_s0_araddr[11]~input_o ),
	.axi_bridge_0_s0_wdata_1(\axi_bridge_0_s0_wdata[1]~input_o ),
	.axi_bridge_0_s0_wdata_2(\axi_bridge_0_s0_wdata[2]~input_o ),
	.axi_bridge_0_s0_wdata_3(\axi_bridge_0_s0_wdata[3]~input_o ),
	.axi_bridge_0_s0_wdata_4(\axi_bridge_0_s0_wdata[4]~input_o ),
	.axi_bridge_0_s0_wdata_5(\axi_bridge_0_s0_wdata[5]~input_o ),
	.axi_bridge_0_s0_wdata_6(\axi_bridge_0_s0_wdata[6]~input_o ),
	.axi_bridge_0_s0_wdata_7(\axi_bridge_0_s0_wdata[7]~input_o ),
	.axi_bridge_0_s0_wdata_8(\axi_bridge_0_s0_wdata[8]~input_o ),
	.axi_bridge_0_s0_wdata_9(\axi_bridge_0_s0_wdata[9]~input_o ),
	.axi_bridge_0_s0_wdata_10(\axi_bridge_0_s0_wdata[10]~input_o ),
	.axi_bridge_0_s0_wdata_11(\axi_bridge_0_s0_wdata[11]~input_o ),
	.axi_bridge_0_s0_wdata_12(\axi_bridge_0_s0_wdata[12]~input_o ),
	.axi_bridge_0_s0_wdata_13(\axi_bridge_0_s0_wdata[13]~input_o ),
	.axi_bridge_0_s0_wdata_14(\axi_bridge_0_s0_wdata[14]~input_o ),
	.axi_bridge_0_s0_wdata_15(\axi_bridge_0_s0_wdata[15]~input_o ),
	.axi_bridge_0_s0_wdata_16(\axi_bridge_0_s0_wdata[16]~input_o ),
	.axi_bridge_0_s0_wdata_17(\axi_bridge_0_s0_wdata[17]~input_o ),
	.axi_bridge_0_s0_wdata_18(\axi_bridge_0_s0_wdata[18]~input_o ),
	.axi_bridge_0_s0_wdata_19(\axi_bridge_0_s0_wdata[19]~input_o ),
	.axi_bridge_0_s0_wdata_20(\axi_bridge_0_s0_wdata[20]~input_o ),
	.axi_bridge_0_s0_wdata_21(\axi_bridge_0_s0_wdata[21]~input_o ),
	.axi_bridge_0_s0_wdata_22(\axi_bridge_0_s0_wdata[22]~input_o ),
	.axi_bridge_0_s0_wdata_23(\axi_bridge_0_s0_wdata[23]~input_o ),
	.axi_bridge_0_s0_wdata_24(\axi_bridge_0_s0_wdata[24]~input_o ),
	.axi_bridge_0_s0_wdata_25(\axi_bridge_0_s0_wdata[25]~input_o ),
	.axi_bridge_0_s0_wdata_26(\axi_bridge_0_s0_wdata[26]~input_o ),
	.axi_bridge_0_s0_wdata_27(\axi_bridge_0_s0_wdata[27]~input_o ),
	.axi_bridge_0_s0_wdata_28(\axi_bridge_0_s0_wdata[28]~input_o ),
	.axi_bridge_0_s0_wdata_29(\axi_bridge_0_s0_wdata[29]~input_o ),
	.axi_bridge_0_s0_wdata_30(\axi_bridge_0_s0_wdata[30]~input_o ),
	.axi_bridge_0_s0_wdata_31(\axi_bridge_0_s0_wdata[31]~input_o ),
	.axi_bridge_0_s0_wdata_32(\axi_bridge_0_s0_wdata[32]~input_o ),
	.axi_bridge_0_s0_wdata_33(\axi_bridge_0_s0_wdata[33]~input_o ),
	.axi_bridge_0_s0_wdata_34(\axi_bridge_0_s0_wdata[34]~input_o ),
	.axi_bridge_0_s0_wdata_35(\axi_bridge_0_s0_wdata[35]~input_o ),
	.axi_bridge_0_s0_wdata_36(\axi_bridge_0_s0_wdata[36]~input_o ),
	.axi_bridge_0_s0_wdata_37(\axi_bridge_0_s0_wdata[37]~input_o ),
	.axi_bridge_0_s0_wdata_38(\axi_bridge_0_s0_wdata[38]~input_o ),
	.axi_bridge_0_s0_wdata_39(\axi_bridge_0_s0_wdata[39]~input_o ),
	.axi_bridge_0_s0_wdata_40(\axi_bridge_0_s0_wdata[40]~input_o ),
	.axi_bridge_0_s0_wdata_41(\axi_bridge_0_s0_wdata[41]~input_o ),
	.axi_bridge_0_s0_wdata_42(\axi_bridge_0_s0_wdata[42]~input_o ),
	.axi_bridge_0_s0_wdata_43(\axi_bridge_0_s0_wdata[43]~input_o ),
	.axi_bridge_0_s0_wdata_44(\axi_bridge_0_s0_wdata[44]~input_o ),
	.axi_bridge_0_s0_wdata_45(\axi_bridge_0_s0_wdata[45]~input_o ),
	.axi_bridge_0_s0_wdata_46(\axi_bridge_0_s0_wdata[46]~input_o ),
	.axi_bridge_0_s0_wdata_47(\axi_bridge_0_s0_wdata[47]~input_o ),
	.axi_bridge_0_s0_wdata_48(\axi_bridge_0_s0_wdata[48]~input_o ),
	.axi_bridge_0_s0_wdata_49(\axi_bridge_0_s0_wdata[49]~input_o ),
	.axi_bridge_0_s0_wdata_50(\axi_bridge_0_s0_wdata[50]~input_o ),
	.axi_bridge_0_s0_wdata_51(\axi_bridge_0_s0_wdata[51]~input_o ),
	.axi_bridge_0_s0_wdata_52(\axi_bridge_0_s0_wdata[52]~input_o ),
	.axi_bridge_0_s0_wdata_53(\axi_bridge_0_s0_wdata[53]~input_o ),
	.axi_bridge_0_s0_wdata_54(\axi_bridge_0_s0_wdata[54]~input_o ),
	.axi_bridge_0_s0_wdata_55(\axi_bridge_0_s0_wdata[55]~input_o ),
	.axi_bridge_0_s0_wdata_56(\axi_bridge_0_s0_wdata[56]~input_o ),
	.axi_bridge_0_s0_wdata_57(\axi_bridge_0_s0_wdata[57]~input_o ),
	.axi_bridge_0_s0_wdata_58(\axi_bridge_0_s0_wdata[58]~input_o ),
	.axi_bridge_0_s0_wdata_59(\axi_bridge_0_s0_wdata[59]~input_o ),
	.axi_bridge_0_s0_wdata_60(\axi_bridge_0_s0_wdata[60]~input_o ),
	.axi_bridge_0_s0_wdata_61(\axi_bridge_0_s0_wdata[61]~input_o ),
	.axi_bridge_0_s0_wdata_62(\axi_bridge_0_s0_wdata[62]~input_o ),
	.axi_bridge_0_s0_wdata_63(\axi_bridge_0_s0_wdata[63]~input_o ),
	.axi_bridge_0_s0_arburst_0(\axi_bridge_0_s0_arburst[0]~input_o ),
	.axi_bridge_0_s0_arburst_1(\axi_bridge_0_s0_arburst[1]~input_o ));

cycloneiv_cycloneiv_mm_interconnect_0 mm_interconnect_0(
	.wire_pll7_clk_0(\altpll_0|sd1|wire_pll7_clk[0] ),
	.q_a_0(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[0] ),
	.q_b_0(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[0] ),
	.q_a_1(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[1] ),
	.q_b_1(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[1] ),
	.q_a_2(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[2] ),
	.q_b_2(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[2] ),
	.q_a_3(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[3] ),
	.q_b_3(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[3] ),
	.q_a_4(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[4] ),
	.q_b_4(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[4] ),
	.q_a_5(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[5] ),
	.q_b_5(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[5] ),
	.q_a_6(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[6] ),
	.q_b_6(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[6] ),
	.q_a_7(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[7] ),
	.q_b_7(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[7] ),
	.q_a_8(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[8] ),
	.q_b_8(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[8] ),
	.q_a_9(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[9] ),
	.q_b_9(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[9] ),
	.q_a_10(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[10] ),
	.q_b_10(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[10] ),
	.q_a_11(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[11] ),
	.q_b_11(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[11] ),
	.q_a_12(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[12] ),
	.q_b_12(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[12] ),
	.q_a_13(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[13] ),
	.q_b_13(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[13] ),
	.q_a_14(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[14] ),
	.q_b_14(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[14] ),
	.q_a_15(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[15] ),
	.q_b_15(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[15] ),
	.q_a_16(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[16] ),
	.q_b_16(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[16] ),
	.q_a_17(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[17] ),
	.q_b_17(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[17] ),
	.q_a_18(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[18] ),
	.q_b_18(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[18] ),
	.q_a_19(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[19] ),
	.q_b_19(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[19] ),
	.q_a_20(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[20] ),
	.q_b_20(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[20] ),
	.q_a_21(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[21] ),
	.q_b_21(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[21] ),
	.q_a_22(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[22] ),
	.q_b_22(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[22] ),
	.q_a_23(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[23] ),
	.q_b_23(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[23] ),
	.q_a_24(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[24] ),
	.q_b_24(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[24] ),
	.q_a_25(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[25] ),
	.q_b_25(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[25] ),
	.q_a_26(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[26] ),
	.q_b_26(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[26] ),
	.q_a_27(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[27] ),
	.q_b_27(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[27] ),
	.q_a_28(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[28] ),
	.q_b_28(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[28] ),
	.q_a_29(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[29] ),
	.q_b_29(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[29] ),
	.q_a_30(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[30] ),
	.q_b_30(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[30] ),
	.q_a_31(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[31] ),
	.q_b_31(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[31] ),
	.q_a_32(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[32] ),
	.q_b_32(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[32] ),
	.q_a_33(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[33] ),
	.q_b_33(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[33] ),
	.q_a_34(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[34] ),
	.q_b_34(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[34] ),
	.q_a_35(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[35] ),
	.q_b_35(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[35] ),
	.q_a_36(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[36] ),
	.q_b_36(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[36] ),
	.q_a_37(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[37] ),
	.q_b_37(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[37] ),
	.q_a_38(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[38] ),
	.q_b_38(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[38] ),
	.q_a_39(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[39] ),
	.q_b_39(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[39] ),
	.q_a_40(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[40] ),
	.q_b_40(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[40] ),
	.q_a_41(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[41] ),
	.q_b_41(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[41] ),
	.q_a_42(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[42] ),
	.q_b_42(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[42] ),
	.q_a_43(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[43] ),
	.q_b_43(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[43] ),
	.q_a_44(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[44] ),
	.q_b_44(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[44] ),
	.q_a_45(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[45] ),
	.q_b_45(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[45] ),
	.q_a_46(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[46] ),
	.q_b_46(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[46] ),
	.q_a_47(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[47] ),
	.q_b_47(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[47] ),
	.q_a_48(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[48] ),
	.q_b_48(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[48] ),
	.q_a_49(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[49] ),
	.q_b_49(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[49] ),
	.q_a_50(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[50] ),
	.q_b_50(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[50] ),
	.q_a_51(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[51] ),
	.q_b_51(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[51] ),
	.q_a_52(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[52] ),
	.q_b_52(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[52] ),
	.q_a_53(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[53] ),
	.q_b_53(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[53] ),
	.q_a_54(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[54] ),
	.q_b_54(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[54] ),
	.q_a_55(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[55] ),
	.q_b_55(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[55] ),
	.q_a_56(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[56] ),
	.q_b_56(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[56] ),
	.q_a_57(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[57] ),
	.q_b_57(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[57] ),
	.q_a_58(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[58] ),
	.q_b_58(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[58] ),
	.q_a_59(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[59] ),
	.q_b_59(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[59] ),
	.q_a_60(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[60] ),
	.q_b_60(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[60] ),
	.q_a_61(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[61] ),
	.q_b_61(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[61] ),
	.q_a_62(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[62] ),
	.q_b_62(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[62] ),
	.q_a_63(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[63] ),
	.q_b_63(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[63] ),
	.data1_35(\axi_bridge_0|aw_channel_pipeline|data1[35]~q ),
	.data1_33(\axi_bridge_0|aw_channel_pipeline|data1[33]~q ),
	.data1_34(\axi_bridge_0|aw_channel_pipeline|data1[34]~q ),
	.data1_36(\axi_bridge_0|aw_channel_pipeline|data1[36]~q ),
	.Equal1(\mm_interconnect_0|router|Equal1~0_combout ),
	.WideOr0(\mm_interconnect_0|cmd_demux|WideOr0~0_combout ),
	.data1_0(\axi_bridge_0|w_channel_pipeline|data1[0]~q ),
	.full1(\axi_bridge_0|aw_channel_pipeline|full1~q ),
	.full11(\axi_bridge_0|w_channel_pipeline|full1~q ),
	.last_dest_id_0(\mm_interconnect_0|axi_bridge_0_m0_wr_limiter|last_dest_id[0]~q ),
	.has_pending_responses(\mm_interconnect_0|axi_bridge_0_m0_wr_limiter|has_pending_responses~q ),
	.wready(\mm_interconnect_0|axi_bridge_0_m0_agent|wready~0_combout ),
	.awready(\mm_interconnect_0|axi_bridge_0_m0_agent|awready~0_combout ),
	.altera_reset_synchronizer_int_chain_out(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.always2(\mm_interconnect_0|axi_bridge_0_m0_agent|align_address_to_size|always2~0_combout ),
	.out_valid(\mm_interconnect_0|async_fifo_004|out_valid~q ),
	.out_valid1(\mm_interconnect_0|async_fifo_006|out_valid~q ),
	.src_data_144(\mm_interconnect_0|rsp_mux|src_data[144]~combout ),
	.full0(\axi_bridge_0|b_channel_pipeline|full0~q ),
	.src_data_145(\mm_interconnect_0|rsp_mux|src_data[145]~combout ),
	.full12(\axi_bridge_0|ar_channel_pipeline|full1~q ),
	.data1_361(\axi_bridge_0|ar_channel_pipeline|data1[36]~q ),
	.data1_351(\axi_bridge_0|ar_channel_pipeline|data1[35]~q ),
	.data1_341(\axi_bridge_0|ar_channel_pipeline|data1[34]~q ),
	.data1_331(\axi_bridge_0|ar_channel_pipeline|data1[33]~q ),
	.Equal11(\mm_interconnect_0|router_001|Equal1~0_combout ),
	.last_dest_id_01(\mm_interconnect_0|axi_bridge_0_m0_rd_limiter|last_dest_id[0]~q ),
	.has_pending_responses1(\mm_interconnect_0|axi_bridge_0_m0_rd_limiter|has_pending_responses~q ),
	.WideOr01(\mm_interconnect_0|cmd_demux_001|WideOr0~0_combout ),
	.out_valid2(\mm_interconnect_0|async_fifo_005|out_valid~q ),
	.out_valid3(\mm_interconnect_0|async_fifo_007|out_valid~q ),
	.src_data_1441(\mm_interconnect_0|rsp_mux_001|src_data[144]~combout ),
	.full01(\axi_bridge_0|r_channel_pipeline|full0~q ),
	.src_data_1451(\mm_interconnect_0|rsp_mux_001|src_data[145]~combout ),
	.src_data_0(\mm_interconnect_0|rsp_mux_001|src_data[0]~combout ),
	.src_data_1(\mm_interconnect_0|rsp_mux_001|src_data[1]~combout ),
	.src_data_2(\mm_interconnect_0|rsp_mux_001|src_data[2]~combout ),
	.src_data_3(\mm_interconnect_0|rsp_mux_001|src_data[3]~combout ),
	.src_data_4(\mm_interconnect_0|rsp_mux_001|src_data[4]~combout ),
	.src_data_5(\mm_interconnect_0|rsp_mux_001|src_data[5]~combout ),
	.src_data_6(\mm_interconnect_0|rsp_mux_001|src_data[6]~combout ),
	.src_data_7(\mm_interconnect_0|rsp_mux_001|src_data[7]~combout ),
	.src_data_8(\mm_interconnect_0|rsp_mux_001|src_data[8]~combout ),
	.src_data_9(\mm_interconnect_0|rsp_mux_001|src_data[9]~combout ),
	.src_data_10(\mm_interconnect_0|rsp_mux_001|src_data[10]~combout ),
	.src_data_11(\mm_interconnect_0|rsp_mux_001|src_data[11]~combout ),
	.src_data_12(\mm_interconnect_0|rsp_mux_001|src_data[12]~combout ),
	.src_data_13(\mm_interconnect_0|rsp_mux_001|src_data[13]~combout ),
	.src_data_14(\mm_interconnect_0|rsp_mux_001|src_data[14]~combout ),
	.src_data_15(\mm_interconnect_0|rsp_mux_001|src_data[15]~combout ),
	.src_data_16(\mm_interconnect_0|rsp_mux_001|src_data[16]~combout ),
	.src_data_17(\mm_interconnect_0|rsp_mux_001|src_data[17]~combout ),
	.src_data_18(\mm_interconnect_0|rsp_mux_001|src_data[18]~combout ),
	.src_data_19(\mm_interconnect_0|rsp_mux_001|src_data[19]~combout ),
	.src_data_20(\mm_interconnect_0|rsp_mux_001|src_data[20]~combout ),
	.src_data_21(\mm_interconnect_0|rsp_mux_001|src_data[21]~combout ),
	.src_data_22(\mm_interconnect_0|rsp_mux_001|src_data[22]~combout ),
	.src_data_23(\mm_interconnect_0|rsp_mux_001|src_data[23]~combout ),
	.src_data_24(\mm_interconnect_0|rsp_mux_001|src_data[24]~combout ),
	.src_data_25(\mm_interconnect_0|rsp_mux_001|src_data[25]~combout ),
	.src_data_26(\mm_interconnect_0|rsp_mux_001|src_data[26]~combout ),
	.src_data_27(\mm_interconnect_0|rsp_mux_001|src_data[27]~combout ),
	.src_data_28(\mm_interconnect_0|rsp_mux_001|src_data[28]~combout ),
	.src_data_29(\mm_interconnect_0|rsp_mux_001|src_data[29]~combout ),
	.src_data_30(\mm_interconnect_0|rsp_mux_001|src_data[30]~combout ),
	.src_data_31(\mm_interconnect_0|rsp_mux_001|src_data[31]~combout ),
	.src_data_32(\mm_interconnect_0|rsp_mux_001|src_data[32]~combout ),
	.src_data_33(\mm_interconnect_0|rsp_mux_001|src_data[33]~combout ),
	.src_data_34(\mm_interconnect_0|rsp_mux_001|src_data[34]~combout ),
	.src_data_35(\mm_interconnect_0|rsp_mux_001|src_data[35]~combout ),
	.src_data_36(\mm_interconnect_0|rsp_mux_001|src_data[36]~combout ),
	.src_data_37(\mm_interconnect_0|rsp_mux_001|src_data[37]~combout ),
	.src_data_38(\mm_interconnect_0|rsp_mux_001|src_data[38]~combout ),
	.src_data_39(\mm_interconnect_0|rsp_mux_001|src_data[39]~combout ),
	.src_data_40(\mm_interconnect_0|rsp_mux_001|src_data[40]~combout ),
	.src_data_41(\mm_interconnect_0|rsp_mux_001|src_data[41]~combout ),
	.src_data_42(\mm_interconnect_0|rsp_mux_001|src_data[42]~combout ),
	.src_data_43(\mm_interconnect_0|rsp_mux_001|src_data[43]~combout ),
	.src_data_44(\mm_interconnect_0|rsp_mux_001|src_data[44]~combout ),
	.src_data_45(\mm_interconnect_0|rsp_mux_001|src_data[45]~combout ),
	.src_data_46(\mm_interconnect_0|rsp_mux_001|src_data[46]~combout ),
	.src_data_47(\mm_interconnect_0|rsp_mux_001|src_data[47]~combout ),
	.src_data_48(\mm_interconnect_0|rsp_mux_001|src_data[48]~combout ),
	.src_data_49(\mm_interconnect_0|rsp_mux_001|src_data[49]~combout ),
	.src_data_50(\mm_interconnect_0|rsp_mux_001|src_data[50]~combout ),
	.src_data_51(\mm_interconnect_0|rsp_mux_001|src_data[51]~combout ),
	.src_data_52(\mm_interconnect_0|rsp_mux_001|src_data[52]~combout ),
	.src_data_53(\mm_interconnect_0|rsp_mux_001|src_data[53]~combout ),
	.src_data_54(\mm_interconnect_0|rsp_mux_001|src_data[54]~combout ),
	.src_data_55(\mm_interconnect_0|rsp_mux_001|src_data[55]~combout ),
	.src_data_56(\mm_interconnect_0|rsp_mux_001|src_data[56]~combout ),
	.src_data_57(\mm_interconnect_0|rsp_mux_001|src_data[57]~combout ),
	.src_data_58(\mm_interconnect_0|rsp_mux_001|src_data[58]~combout ),
	.src_data_59(\mm_interconnect_0|rsp_mux_001|src_data[59]~combout ),
	.src_data_60(\mm_interconnect_0|rsp_mux_001|src_data[60]~combout ),
	.src_data_61(\mm_interconnect_0|rsp_mux_001|src_data[61]~combout ),
	.src_data_62(\mm_interconnect_0|rsp_mux_001|src_data[62]~combout ),
	.src_data_63(\mm_interconnect_0|rsp_mux_001|src_data[63]~combout ),
	.src_payload_0(\mm_interconnect_0|rsp_mux_001|src_payload[0]~combout ),
	.data1_32(\axi_bridge_0|aw_channel_pipeline|data1[32]~q ),
	.data1_31(\axi_bridge_0|aw_channel_pipeline|data1[31]~q ),
	.data1_30(\axi_bridge_0|aw_channel_pipeline|data1[30]~q ),
	.data1_29(\axi_bridge_0|aw_channel_pipeline|data1[29]~q ),
	.data1_12(\axi_bridge_0|aw_channel_pipeline|data1[12]~q ),
	.data1_11(\axi_bridge_0|aw_channel_pipeline|data1[11]~q ),
	.data1_10(\axi_bridge_0|aw_channel_pipeline|data1[10]~q ),
	.data1_28(\axi_bridge_0|aw_channel_pipeline|data1[28]~q ),
	.data1_27(\axi_bridge_0|aw_channel_pipeline|data1[27]~q ),
	.data1_26(\axi_bridge_0|aw_channel_pipeline|data1[26]~q ),
	.data1_25(\axi_bridge_0|aw_channel_pipeline|data1[25]~q ),
	.data1_24(\axi_bridge_0|aw_channel_pipeline|data1[24]~q ),
	.data1_23(\axi_bridge_0|aw_channel_pipeline|data1[23]~q ),
	.data1_22(\axi_bridge_0|aw_channel_pipeline|data1[22]~q ),
	.data1_21(\axi_bridge_0|aw_channel_pipeline|data1[21]~q ),
	.data1_8(\axi_bridge_0|aw_channel_pipeline|data1[8]~q ),
	.data1_9(\axi_bridge_0|aw_channel_pipeline|data1[9]~q ),
	.data1_20(\axi_bridge_0|aw_channel_pipeline|data1[20]~q ),
	.data1_19(\axi_bridge_0|aw_channel_pipeline|data1[19]~q ),
	.data1_18(\axi_bridge_0|aw_channel_pipeline|data1[18]~q ),
	.data1_17(\axi_bridge_0|aw_channel_pipeline|data1[17]~q ),
	.data1_16(\axi_bridge_0|aw_channel_pipeline|data1[16]~q ),
	.data1_15(\axi_bridge_0|aw_channel_pipeline|data1[15]~q ),
	.data1_14(\axi_bridge_0|aw_channel_pipeline|data1[14]~q ),
	.data1_13(\axi_bridge_0|aw_channel_pipeline|data1[13]~q ),
	.r_sync_rst(\rst_controller_002|r_sync_rst~q ),
	.source0_data_65(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[65]~15_combout ),
	.source0_data_69(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[69]~19_combout ),
	.source0_data_68(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[68]~21_combout ),
	.source0_data_70(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[70]~23_combout ),
	.source0_data_66(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[66]~24_combout ),
	.source0_data_64(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[64]~25_combout ),
	.source0_data_71(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[71]~16_combout ),
	.source0_data_661(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[66]~19_combout ),
	.source0_data_691(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[69]~22_combout ),
	.source0_data_651(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[65]~24_combout ),
	.source0_data_641(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[64]~25_combout ),
	.source0_data_681(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[68]~27_combout ),
	.source0_data_701(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[70]~29_combout ),
	.m0_write(\mm_interconnect_0|intel_onchip_ssram_drw_s1_agent|m0_write~1_combout ),
	.m0_write1(\mm_interconnect_0|intel_onchip_ssram_drw_s2_agent|m0_write~1_combout ),
	.in_data_reg_0(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]~q ),
	.int_nxt_addr_reg_dly_3(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~q ),
	.int_nxt_addr_reg_dly_4(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]~q ),
	.int_nxt_addr_reg_dly_5(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]~q ),
	.int_nxt_addr_reg_dly_6(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]~q ),
	.int_nxt_addr_reg_dly_7(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]~q ),
	.int_nxt_addr_reg_dly_8(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]~q ),
	.int_nxt_addr_reg_dly_9(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]~q ),
	.int_nxt_addr_reg_dly_10(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]~q ),
	.int_nxt_addr_reg_dly_11(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11]~q ),
	.in_data_reg_01(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]~q ),
	.int_nxt_addr_reg_dly_31(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~q ),
	.int_nxt_addr_reg_dly_41(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]~q ),
	.int_nxt_addr_reg_dly_51(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]~q ),
	.int_nxt_addr_reg_dly_61(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]~q ),
	.int_nxt_addr_reg_dly_71(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]~q ),
	.int_nxt_addr_reg_dly_81(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]~q ),
	.int_nxt_addr_reg_dly_91(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]~q ),
	.int_nxt_addr_reg_dly_101(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]~q ),
	.int_nxt_addr_reg_dly_111(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11]~q ),
	.in_data_reg_1(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]~q ),
	.in_data_reg_11(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]~q ),
	.in_data_reg_2(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]~q ),
	.in_data_reg_21(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]~q ),
	.in_data_reg_3(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]~q ),
	.in_data_reg_31(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]~q ),
	.in_data_reg_4(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]~q ),
	.in_data_reg_41(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]~q ),
	.in_data_reg_5(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]~q ),
	.in_data_reg_51(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]~q ),
	.in_data_reg_6(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]~q ),
	.in_data_reg_61(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]~q ),
	.in_data_reg_7(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]~q ),
	.in_data_reg_71(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]~q ),
	.in_data_reg_8(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]~q ),
	.in_data_reg_81(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]~q ),
	.in_data_reg_9(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]~q ),
	.in_data_reg_91(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]~q ),
	.in_data_reg_10(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]~q ),
	.in_data_reg_101(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]~q ),
	.in_data_reg_111(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11]~q ),
	.in_data_reg_112(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11]~q ),
	.in_data_reg_12(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12]~q ),
	.in_data_reg_121(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12]~q ),
	.in_data_reg_13(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13]~q ),
	.in_data_reg_131(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13]~q ),
	.in_data_reg_14(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14]~q ),
	.in_data_reg_141(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14]~q ),
	.in_data_reg_15(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15]~q ),
	.in_data_reg_151(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15]~q ),
	.in_data_reg_16(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16]~q ),
	.in_data_reg_161(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16]~q ),
	.in_data_reg_17(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17]~q ),
	.in_data_reg_171(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17]~q ),
	.in_data_reg_18(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18]~q ),
	.in_data_reg_181(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18]~q ),
	.in_data_reg_19(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19]~q ),
	.in_data_reg_191(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19]~q ),
	.in_data_reg_20(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20]~q ),
	.in_data_reg_201(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20]~q ),
	.in_data_reg_211(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21]~q ),
	.in_data_reg_212(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21]~q ),
	.in_data_reg_22(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22]~q ),
	.in_data_reg_221(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22]~q ),
	.in_data_reg_23(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23]~q ),
	.in_data_reg_231(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23]~q ),
	.in_data_reg_24(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24]~q ),
	.in_data_reg_241(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24]~q ),
	.in_data_reg_25(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25]~q ),
	.in_data_reg_251(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25]~q ),
	.in_data_reg_26(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26]~q ),
	.in_data_reg_261(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26]~q ),
	.in_data_reg_27(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27]~q ),
	.in_data_reg_271(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27]~q ),
	.in_data_reg_28(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28]~q ),
	.in_data_reg_281(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28]~q ),
	.in_data_reg_29(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29]~q ),
	.in_data_reg_291(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29]~q ),
	.in_data_reg_30(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30]~q ),
	.in_data_reg_301(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30]~q ),
	.in_data_reg_311(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31]~q ),
	.in_data_reg_312(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31]~q ),
	.in_data_reg_32(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[32]~q ),
	.in_data_reg_321(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[32]~q ),
	.in_data_reg_33(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[33]~q ),
	.in_data_reg_331(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[33]~q ),
	.in_data_reg_34(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[34]~q ),
	.in_data_reg_341(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[34]~q ),
	.in_data_reg_35(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[35]~q ),
	.in_data_reg_351(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[35]~q ),
	.in_data_reg_36(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[36]~q ),
	.in_data_reg_361(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[36]~q ),
	.in_data_reg_37(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[37]~q ),
	.in_data_reg_371(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[37]~q ),
	.in_data_reg_38(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[38]~q ),
	.in_data_reg_381(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[38]~q ),
	.in_data_reg_39(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[39]~q ),
	.in_data_reg_391(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[39]~q ),
	.in_data_reg_40(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[40]~q ),
	.in_data_reg_401(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[40]~q ),
	.in_data_reg_411(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[41]~q ),
	.in_data_reg_412(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[41]~q ),
	.in_data_reg_42(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[42]~q ),
	.in_data_reg_421(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[42]~q ),
	.in_data_reg_43(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[43]~q ),
	.in_data_reg_431(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[43]~q ),
	.in_data_reg_44(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[44]~q ),
	.in_data_reg_441(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[44]~q ),
	.in_data_reg_45(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[45]~q ),
	.in_data_reg_451(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[45]~q ),
	.in_data_reg_46(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[46]~q ),
	.in_data_reg_461(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[46]~q ),
	.in_data_reg_47(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[47]~q ),
	.in_data_reg_471(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[47]~q ),
	.in_data_reg_48(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[48]~q ),
	.in_data_reg_481(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[48]~q ),
	.in_data_reg_49(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[49]~q ),
	.in_data_reg_491(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[49]~q ),
	.in_data_reg_50(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[50]~q ),
	.in_data_reg_501(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[50]~q ),
	.in_data_reg_511(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[51]~q ),
	.in_data_reg_512(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[51]~q ),
	.in_data_reg_52(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[52]~q ),
	.in_data_reg_521(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[52]~q ),
	.in_data_reg_53(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[53]~q ),
	.in_data_reg_531(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[53]~q ),
	.in_data_reg_54(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[54]~q ),
	.in_data_reg_541(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[54]~q ),
	.in_data_reg_55(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[55]~q ),
	.in_data_reg_551(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[55]~q ),
	.in_data_reg_56(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[56]~q ),
	.in_data_reg_561(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[56]~q ),
	.in_data_reg_57(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57]~q ),
	.in_data_reg_571(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57]~q ),
	.in_data_reg_58(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58]~q ),
	.in_data_reg_581(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58]~q ),
	.in_data_reg_59(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]~q ),
	.in_data_reg_591(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]~q ),
	.in_data_reg_60(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~q ),
	.in_data_reg_601(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~q ),
	.in_data_reg_611(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[61]~q ),
	.in_data_reg_612(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[61]~q ),
	.in_data_reg_62(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[62]~q ),
	.in_data_reg_621(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[62]~q ),
	.in_data_reg_63(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[63]~q ),
	.in_data_reg_631(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[63]~q ),
	.data1_53(\axi_bridge_0|ar_channel_pipeline|data1[53]~q ),
	.data1_531(\axi_bridge_0|aw_channel_pipeline|data1[53]~q ),
	.data1_221(\axi_bridge_0|ar_channel_pipeline|data1[22]~q ),
	.data1_121(\axi_bridge_0|ar_channel_pipeline|data1[12]~q ),
	.data1_111(\axi_bridge_0|ar_channel_pipeline|data1[11]~q ),
	.data1_101(\axi_bridge_0|ar_channel_pipeline|data1[10]~q ),
	.data1_211(\axi_bridge_0|ar_channel_pipeline|data1[21]~q ),
	.data1_231(\axi_bridge_0|ar_channel_pipeline|data1[23]~q ),
	.data1_81(\axi_bridge_0|w_channel_pipeline|data1[8]~q ),
	.data1_4(\axi_bridge_0|w_channel_pipeline|data1[4]~q ),
	.data1_2(\axi_bridge_0|w_channel_pipeline|data1[2]~q ),
	.data1_6(\axi_bridge_0|w_channel_pipeline|data1[6]~q ),
	.data1_5(\axi_bridge_0|w_channel_pipeline|data1[5]~q ),
	.data1_7(\axi_bridge_0|w_channel_pipeline|data1[7]~q ),
	.data1_3(\axi_bridge_0|w_channel_pipeline|data1[3]~q ),
	.data1_1(\axi_bridge_0|w_channel_pipeline|data1[1]~q ),
	.data1_201(\axi_bridge_0|ar_channel_pipeline|data1[20]~q ),
	.data1_191(\axi_bridge_0|ar_channel_pipeline|data1[19]~q ),
	.data1_181(\axi_bridge_0|ar_channel_pipeline|data1[18]~q ),
	.data1_171(\axi_bridge_0|ar_channel_pipeline|data1[17]~q ),
	.data1_161(\axi_bridge_0|ar_channel_pipeline|data1[16]~q ),
	.data1_151(\axi_bridge_0|ar_channel_pipeline|data1[15]~q ),
	.data1_141(\axi_bridge_0|ar_channel_pipeline|data1[14]~q ),
	.data1_131(\axi_bridge_0|ar_channel_pipeline|data1[13]~q ),
	.data1_54(\axi_bridge_0|ar_channel_pipeline|data1[54]~q ),
	.data1_541(\axi_bridge_0|aw_channel_pipeline|data1[54]~q ),
	.data1_91(\axi_bridge_0|w_channel_pipeline|data1[9]~q ),
	.data1_241(\axi_bridge_0|ar_channel_pipeline|data1[24]~q ),
	.data1_251(\axi_bridge_0|ar_channel_pipeline|data1[25]~q ),
	.data1_261(\axi_bridge_0|ar_channel_pipeline|data1[26]~q ),
	.data1_271(\axi_bridge_0|ar_channel_pipeline|data1[27]~q ),
	.data1_281(\axi_bridge_0|ar_channel_pipeline|data1[28]~q ),
	.data1_291(\axi_bridge_0|ar_channel_pipeline|data1[29]~q ),
	.data1_301(\axi_bridge_0|ar_channel_pipeline|data1[30]~q ),
	.data1_311(\axi_bridge_0|ar_channel_pipeline|data1[31]~q ),
	.data1_321(\axi_bridge_0|ar_channel_pipeline|data1[32]~q ),
	.data1_102(\axi_bridge_0|w_channel_pipeline|data1[10]~q ),
	.data1_112(\axi_bridge_0|w_channel_pipeline|data1[11]~q ),
	.data1_122(\axi_bridge_0|w_channel_pipeline|data1[12]~q ),
	.data1_132(\axi_bridge_0|w_channel_pipeline|data1[13]~q ),
	.data1_142(\axi_bridge_0|w_channel_pipeline|data1[14]~q ),
	.data1_152(\axi_bridge_0|w_channel_pipeline|data1[15]~q ),
	.data1_162(\axi_bridge_0|w_channel_pipeline|data1[16]~q ),
	.data1_172(\axi_bridge_0|w_channel_pipeline|data1[17]~q ),
	.data1_182(\axi_bridge_0|w_channel_pipeline|data1[18]~q ),
	.data1_192(\axi_bridge_0|w_channel_pipeline|data1[19]~q ),
	.data1_202(\axi_bridge_0|w_channel_pipeline|data1[20]~q ),
	.data1_212(\axi_bridge_0|w_channel_pipeline|data1[21]~q ),
	.data1_222(\axi_bridge_0|w_channel_pipeline|data1[22]~q ),
	.data1_232(\axi_bridge_0|w_channel_pipeline|data1[23]~q ),
	.data1_242(\axi_bridge_0|w_channel_pipeline|data1[24]~q ),
	.data1_252(\axi_bridge_0|w_channel_pipeline|data1[25]~q ),
	.data1_262(\axi_bridge_0|w_channel_pipeline|data1[26]~q ),
	.data1_272(\axi_bridge_0|w_channel_pipeline|data1[27]~q ),
	.data1_282(\axi_bridge_0|w_channel_pipeline|data1[28]~q ),
	.data1_292(\axi_bridge_0|w_channel_pipeline|data1[29]~q ),
	.data1_302(\axi_bridge_0|w_channel_pipeline|data1[30]~q ),
	.data1_312(\axi_bridge_0|w_channel_pipeline|data1[31]~q ),
	.data1_322(\axi_bridge_0|w_channel_pipeline|data1[32]~q ),
	.data1_332(\axi_bridge_0|w_channel_pipeline|data1[33]~q ),
	.data1_342(\axi_bridge_0|w_channel_pipeline|data1[34]~q ),
	.data1_352(\axi_bridge_0|w_channel_pipeline|data1[35]~q ),
	.data1_362(\axi_bridge_0|w_channel_pipeline|data1[36]~q ),
	.data1_37(\axi_bridge_0|w_channel_pipeline|data1[37]~q ),
	.data1_38(\axi_bridge_0|w_channel_pipeline|data1[38]~q ),
	.data1_39(\axi_bridge_0|w_channel_pipeline|data1[39]~q ),
	.data1_40(\axi_bridge_0|w_channel_pipeline|data1[40]~q ),
	.data1_41(\axi_bridge_0|w_channel_pipeline|data1[41]~q ),
	.data1_42(\axi_bridge_0|w_channel_pipeline|data1[42]~q ),
	.data1_43(\axi_bridge_0|w_channel_pipeline|data1[43]~q ),
	.data1_44(\axi_bridge_0|w_channel_pipeline|data1[44]~q ),
	.data1_45(\axi_bridge_0|w_channel_pipeline|data1[45]~q ),
	.data1_46(\axi_bridge_0|w_channel_pipeline|data1[46]~q ),
	.data1_47(\axi_bridge_0|w_channel_pipeline|data1[47]~q ),
	.data1_48(\axi_bridge_0|w_channel_pipeline|data1[48]~q ),
	.data1_49(\axi_bridge_0|w_channel_pipeline|data1[49]~q ),
	.data1_50(\axi_bridge_0|w_channel_pipeline|data1[50]~q ),
	.data1_51(\axi_bridge_0|w_channel_pipeline|data1[51]~q ),
	.data1_52(\axi_bridge_0|w_channel_pipeline|data1[52]~q ),
	.data1_532(\axi_bridge_0|w_channel_pipeline|data1[53]~q ),
	.data1_542(\axi_bridge_0|w_channel_pipeline|data1[54]~q ),
	.data1_55(\axi_bridge_0|w_channel_pipeline|data1[55]~q ),
	.data1_56(\axi_bridge_0|w_channel_pipeline|data1[56]~q ),
	.data1_57(\axi_bridge_0|w_channel_pipeline|data1[57]~q ),
	.data1_58(\axi_bridge_0|w_channel_pipeline|data1[58]~q ),
	.data1_59(\axi_bridge_0|w_channel_pipeline|data1[59]~q ),
	.data1_60(\axi_bridge_0|w_channel_pipeline|data1[60]~q ),
	.data1_61(\axi_bridge_0|w_channel_pipeline|data1[61]~q ),
	.data1_62(\axi_bridge_0|w_channel_pipeline|data1[62]~q ),
	.data1_63(\axi_bridge_0|w_channel_pipeline|data1[63]~q ),
	.data1_64(\axi_bridge_0|w_channel_pipeline|data1[64]~q ),
	.data1_65(\axi_bridge_0|w_channel_pipeline|data1[65]~q ),
	.data1_66(\axi_bridge_0|w_channel_pipeline|data1[66]~q ),
	.data1_67(\axi_bridge_0|w_channel_pipeline|data1[67]~q ),
	.data1_68(\axi_bridge_0|w_channel_pipeline|data1[68]~q ),
	.data1_69(\axi_bridge_0|w_channel_pipeline|data1[69]~q ),
	.data1_70(\axi_bridge_0|w_channel_pipeline|data1[70]~q ),
	.data1_71(\axi_bridge_0|w_channel_pipeline|data1[71]~q ),
	.data1_72(\axi_bridge_0|w_channel_pipeline|data1[72]~q ),
	.data1_82(\axi_bridge_0|ar_channel_pipeline|data1[8]~q ),
	.data1_92(\axi_bridge_0|ar_channel_pipeline|data1[9]~q ),
	.source0_data_711(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[71]~33_combout ),
	.source0_data_67(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[67]~34_combout ),
	.source0_data_671(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[67]~37_combout ),
	.clock_bridge_0_in_clk_clk(\clock_bridge_0_in_clk_clk~input_o ));

cycloneiv_cycloneiv_intel_onchip_ssram_drw intel_onchip_ssram_drw(
	.wire_pll7_clk_0(\altpll_0|sd1|wire_pll7_clk[0] ),
	.q_a_0(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[0] ),
	.q_b_0(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[0] ),
	.q_a_1(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[1] ),
	.q_b_1(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[1] ),
	.q_a_2(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[2] ),
	.q_b_2(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[2] ),
	.q_a_3(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[3] ),
	.q_b_3(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[3] ),
	.q_a_4(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[4] ),
	.q_b_4(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[4] ),
	.q_a_5(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[5] ),
	.q_b_5(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[5] ),
	.q_a_6(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[6] ),
	.q_b_6(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[6] ),
	.q_a_7(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[7] ),
	.q_b_7(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[7] ),
	.q_a_8(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[8] ),
	.q_b_8(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[8] ),
	.q_a_9(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[9] ),
	.q_b_9(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[9] ),
	.q_a_10(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[10] ),
	.q_b_10(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[10] ),
	.q_a_11(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[11] ),
	.q_b_11(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[11] ),
	.q_a_12(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[12] ),
	.q_b_12(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[12] ),
	.q_a_13(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[13] ),
	.q_b_13(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[13] ),
	.q_a_14(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[14] ),
	.q_b_14(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[14] ),
	.q_a_15(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[15] ),
	.q_b_15(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[15] ),
	.q_a_16(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[16] ),
	.q_b_16(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[16] ),
	.q_a_17(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[17] ),
	.q_b_17(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[17] ),
	.q_a_18(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[18] ),
	.q_b_18(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[18] ),
	.q_a_19(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[19] ),
	.q_b_19(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[19] ),
	.q_a_20(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[20] ),
	.q_b_20(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[20] ),
	.q_a_21(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[21] ),
	.q_b_21(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[21] ),
	.q_a_22(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[22] ),
	.q_b_22(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[22] ),
	.q_a_23(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[23] ),
	.q_b_23(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[23] ),
	.q_a_24(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[24] ),
	.q_b_24(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[24] ),
	.q_a_25(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[25] ),
	.q_b_25(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[25] ),
	.q_a_26(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[26] ),
	.q_b_26(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[26] ),
	.q_a_27(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[27] ),
	.q_b_27(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[27] ),
	.q_a_28(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[28] ),
	.q_b_28(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[28] ),
	.q_a_29(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[29] ),
	.q_b_29(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[29] ),
	.q_a_30(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[30] ),
	.q_b_30(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[30] ),
	.q_a_31(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[31] ),
	.q_b_31(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[31] ),
	.q_a_32(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[32] ),
	.q_b_32(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[32] ),
	.q_a_33(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[33] ),
	.q_b_33(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[33] ),
	.q_a_34(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[34] ),
	.q_b_34(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[34] ),
	.q_a_35(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[35] ),
	.q_b_35(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[35] ),
	.q_a_36(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[36] ),
	.q_b_36(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[36] ),
	.q_a_37(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[37] ),
	.q_b_37(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[37] ),
	.q_a_38(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[38] ),
	.q_b_38(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[38] ),
	.q_a_39(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[39] ),
	.q_b_39(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[39] ),
	.q_a_40(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[40] ),
	.q_b_40(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[40] ),
	.q_a_41(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[41] ),
	.q_b_41(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[41] ),
	.q_a_42(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[42] ),
	.q_b_42(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[42] ),
	.q_a_43(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[43] ),
	.q_b_43(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[43] ),
	.q_a_44(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[44] ),
	.q_b_44(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[44] ),
	.q_a_45(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[45] ),
	.q_b_45(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[45] ),
	.q_a_46(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[46] ),
	.q_b_46(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[46] ),
	.q_a_47(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[47] ),
	.q_b_47(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[47] ),
	.q_a_48(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[48] ),
	.q_b_48(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[48] ),
	.q_a_49(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[49] ),
	.q_b_49(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[49] ),
	.q_a_50(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[50] ),
	.q_b_50(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[50] ),
	.q_a_51(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[51] ),
	.q_b_51(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[51] ),
	.q_a_52(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[52] ),
	.q_b_52(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[52] ),
	.q_a_53(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[53] ),
	.q_b_53(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[53] ),
	.q_a_54(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[54] ),
	.q_b_54(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[54] ),
	.q_a_55(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[55] ),
	.q_b_55(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[55] ),
	.q_a_56(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[56] ),
	.q_b_56(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[56] ),
	.q_a_57(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[57] ),
	.q_b_57(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[57] ),
	.q_a_58(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[58] ),
	.q_b_58(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[58] ),
	.q_a_59(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[59] ),
	.q_b_59(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[59] ),
	.q_a_60(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[60] ),
	.q_b_60(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[60] ),
	.q_a_61(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[61] ),
	.q_b_61(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[61] ),
	.q_a_62(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[62] ),
	.q_b_62(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[62] ),
	.q_a_63(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[63] ),
	.q_b_63(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[63] ),
	.source0_data_65(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[65]~15_combout ),
	.source0_data_69(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[69]~19_combout ),
	.source0_data_68(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[68]~21_combout ),
	.source0_data_70(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[70]~23_combout ),
	.source0_data_66(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[66]~24_combout ),
	.source0_data_64(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[64]~25_combout ),
	.source0_data_71(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[71]~16_combout ),
	.source0_data_661(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[66]~19_combout ),
	.source0_data_691(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[69]~22_combout ),
	.source0_data_651(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[65]~24_combout ),
	.source0_data_641(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[64]~25_combout ),
	.source0_data_681(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[68]~27_combout ),
	.source0_data_701(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[70]~29_combout ),
	.m0_write(\mm_interconnect_0|intel_onchip_ssram_drw_s1_agent|m0_write~1_combout ),
	.m0_write1(\mm_interconnect_0|intel_onchip_ssram_drw_s2_agent|m0_write~1_combout ),
	.r_early_rst(\rst_controller_002|r_early_rst~q ),
	.in_data_reg_0(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]~q ),
	.int_nxt_addr_reg_dly_3(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~q ),
	.int_nxt_addr_reg_dly_4(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]~q ),
	.int_nxt_addr_reg_dly_5(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]~q ),
	.int_nxt_addr_reg_dly_6(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]~q ),
	.int_nxt_addr_reg_dly_7(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]~q ),
	.int_nxt_addr_reg_dly_8(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]~q ),
	.int_nxt_addr_reg_dly_9(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]~q ),
	.int_nxt_addr_reg_dly_10(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]~q ),
	.int_nxt_addr_reg_dly_11(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11]~q ),
	.in_data_reg_01(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]~q ),
	.int_nxt_addr_reg_dly_31(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~q ),
	.int_nxt_addr_reg_dly_41(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]~q ),
	.int_nxt_addr_reg_dly_51(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]~q ),
	.int_nxt_addr_reg_dly_61(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]~q ),
	.int_nxt_addr_reg_dly_71(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]~q ),
	.int_nxt_addr_reg_dly_81(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]~q ),
	.int_nxt_addr_reg_dly_91(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]~q ),
	.int_nxt_addr_reg_dly_101(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]~q ),
	.int_nxt_addr_reg_dly_111(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11]~q ),
	.in_data_reg_1(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]~q ),
	.in_data_reg_11(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]~q ),
	.in_data_reg_2(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]~q ),
	.in_data_reg_21(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]~q ),
	.in_data_reg_3(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]~q ),
	.in_data_reg_31(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]~q ),
	.in_data_reg_4(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]~q ),
	.in_data_reg_41(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]~q ),
	.in_data_reg_5(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]~q ),
	.in_data_reg_51(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]~q ),
	.in_data_reg_6(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]~q ),
	.in_data_reg_61(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]~q ),
	.in_data_reg_7(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]~q ),
	.in_data_reg_71(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]~q ),
	.in_data_reg_8(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]~q ),
	.in_data_reg_81(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]~q ),
	.in_data_reg_9(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]~q ),
	.in_data_reg_91(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]~q ),
	.in_data_reg_10(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]~q ),
	.in_data_reg_101(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]~q ),
	.in_data_reg_111(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11]~q ),
	.in_data_reg_112(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11]~q ),
	.in_data_reg_12(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12]~q ),
	.in_data_reg_121(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12]~q ),
	.in_data_reg_13(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13]~q ),
	.in_data_reg_131(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13]~q ),
	.in_data_reg_14(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14]~q ),
	.in_data_reg_141(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14]~q ),
	.in_data_reg_15(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15]~q ),
	.in_data_reg_151(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15]~q ),
	.in_data_reg_16(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16]~q ),
	.in_data_reg_161(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16]~q ),
	.in_data_reg_17(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17]~q ),
	.in_data_reg_171(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17]~q ),
	.in_data_reg_18(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18]~q ),
	.in_data_reg_181(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18]~q ),
	.in_data_reg_19(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19]~q ),
	.in_data_reg_191(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19]~q ),
	.in_data_reg_20(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20]~q ),
	.in_data_reg_201(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20]~q ),
	.in_data_reg_211(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21]~q ),
	.in_data_reg_212(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21]~q ),
	.in_data_reg_22(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22]~q ),
	.in_data_reg_221(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22]~q ),
	.in_data_reg_23(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23]~q ),
	.in_data_reg_231(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23]~q ),
	.in_data_reg_24(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24]~q ),
	.in_data_reg_241(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24]~q ),
	.in_data_reg_25(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25]~q ),
	.in_data_reg_251(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25]~q ),
	.in_data_reg_26(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26]~q ),
	.in_data_reg_261(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26]~q ),
	.in_data_reg_27(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27]~q ),
	.in_data_reg_271(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27]~q ),
	.in_data_reg_28(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28]~q ),
	.in_data_reg_281(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28]~q ),
	.in_data_reg_29(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29]~q ),
	.in_data_reg_291(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29]~q ),
	.in_data_reg_30(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30]~q ),
	.in_data_reg_301(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30]~q ),
	.in_data_reg_311(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31]~q ),
	.in_data_reg_312(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31]~q ),
	.in_data_reg_32(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[32]~q ),
	.in_data_reg_321(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[32]~q ),
	.in_data_reg_33(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[33]~q ),
	.in_data_reg_331(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[33]~q ),
	.in_data_reg_34(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[34]~q ),
	.in_data_reg_341(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[34]~q ),
	.in_data_reg_35(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[35]~q ),
	.in_data_reg_351(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[35]~q ),
	.in_data_reg_36(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[36]~q ),
	.in_data_reg_361(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[36]~q ),
	.in_data_reg_37(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[37]~q ),
	.in_data_reg_371(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[37]~q ),
	.in_data_reg_38(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[38]~q ),
	.in_data_reg_381(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[38]~q ),
	.in_data_reg_39(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[39]~q ),
	.in_data_reg_391(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[39]~q ),
	.in_data_reg_40(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[40]~q ),
	.in_data_reg_401(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[40]~q ),
	.in_data_reg_411(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[41]~q ),
	.in_data_reg_412(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[41]~q ),
	.in_data_reg_42(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[42]~q ),
	.in_data_reg_421(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[42]~q ),
	.in_data_reg_43(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[43]~q ),
	.in_data_reg_431(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[43]~q ),
	.in_data_reg_44(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[44]~q ),
	.in_data_reg_441(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[44]~q ),
	.in_data_reg_45(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[45]~q ),
	.in_data_reg_451(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[45]~q ),
	.in_data_reg_46(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[46]~q ),
	.in_data_reg_461(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[46]~q ),
	.in_data_reg_47(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[47]~q ),
	.in_data_reg_471(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[47]~q ),
	.in_data_reg_48(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[48]~q ),
	.in_data_reg_481(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[48]~q ),
	.in_data_reg_49(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[49]~q ),
	.in_data_reg_491(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[49]~q ),
	.in_data_reg_50(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[50]~q ),
	.in_data_reg_501(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[50]~q ),
	.in_data_reg_511(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[51]~q ),
	.in_data_reg_512(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[51]~q ),
	.in_data_reg_52(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[52]~q ),
	.in_data_reg_521(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[52]~q ),
	.in_data_reg_53(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[53]~q ),
	.in_data_reg_531(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[53]~q ),
	.in_data_reg_54(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[54]~q ),
	.in_data_reg_541(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[54]~q ),
	.in_data_reg_55(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[55]~q ),
	.in_data_reg_551(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[55]~q ),
	.in_data_reg_56(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[56]~q ),
	.in_data_reg_561(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[56]~q ),
	.in_data_reg_57(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57]~q ),
	.in_data_reg_571(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57]~q ),
	.in_data_reg_58(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58]~q ),
	.in_data_reg_581(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58]~q ),
	.in_data_reg_59(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]~q ),
	.in_data_reg_591(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]~q ),
	.in_data_reg_60(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~q ),
	.in_data_reg_601(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~q ),
	.in_data_reg_611(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[61]~q ),
	.in_data_reg_612(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[61]~q ),
	.in_data_reg_62(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[62]~q ),
	.in_data_reg_621(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[62]~q ),
	.in_data_reg_63(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[63]~q ),
	.in_data_reg_631(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[63]~q ),
	.source0_data_711(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[71]~33_combout ),
	.source0_data_67(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[67]~34_combout ),
	.source0_data_671(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[67]~37_combout ));

cycloneiv_cycloneiv_altpll_0 altpll_0(
	.wire_pll7_clk_0(\altpll_0|sd1|wire_pll7_clk[0] ),
	.wire_pll7_clk_1(\altpll_0|sd1|wire_pll7_clk[1] ),
	.locked(\altpll_0|sd1|locked~combout ),
	.readdata_0(\altpll_0|readdata[0]~1_combout ),
	.readdata_1(\altpll_0|readdata[1]~2_combout ),
	.reset(\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.altpll_0_pll_slave_address_0(\altpll_0_pll_slave_address[0]~input_o ),
	.altpll_0_pll_slave_read(\altpll_0_pll_slave_read~input_o ),
	.altpll_0_pll_slave_address_1(\altpll_0_pll_slave_address[1]~input_o ),
	.clk_clk(\clk_clk~input_o ),
	.altpll_0_pll_slave_writedata_0(\altpll_0_pll_slave_writedata[0]~input_o ),
	.altpll_0_pll_slave_write(\altpll_0_pll_slave_write~input_o ),
	.altpll_0_pll_slave_writedata_1(\altpll_0_pll_slave_writedata[1]~input_o ));

assign \altpll_0_pll_slave_address[0]~input_o  = altpll_0_pll_slave_address[0];

assign \altpll_0_pll_slave_read~input_o  = altpll_0_pll_slave_read;

assign \altpll_0_pll_slave_address[1]~input_o  = altpll_0_pll_slave_address[1];

assign \clk_clk~input_o  = clk_clk;

assign \altpll_0_pll_slave_writedata[0]~input_o  = altpll_0_pll_slave_writedata[0];

assign \altpll_0_pll_slave_write~input_o  = altpll_0_pll_slave_write;

assign \altpll_0_pll_slave_writedata[1]~input_o  = altpll_0_pll_slave_writedata[1];

assign \axi_bridge_0_s0_awvalid~input_o  = axi_bridge_0_s0_awvalid;

assign \clock_bridge_0_in_clk_clk~input_o  = clock_bridge_0_in_clk_clk;

assign \axi_bridge_0_s0_wvalid~input_o  = axi_bridge_0_s0_wvalid;

assign \axi_bridge_0_s0_bready~input_o  = axi_bridge_0_s0_bready;

assign \axi_bridge_0_s0_arvalid~input_o  = axi_bridge_0_s0_arvalid;

assign \axi_bridge_0_s0_rready~input_o  = axi_bridge_0_s0_rready;

assign \rst_n_reset_n~input_o  = rst_n_reset_n;

assign \axi_bridge_0_s0_awaddr[14]~input_o  = axi_bridge_0_s0_awaddr[14];

assign \axi_bridge_0_s0_awaddr[12]~input_o  = axi_bridge_0_s0_awaddr[12];

assign \axi_bridge_0_s0_awaddr[13]~input_o  = axi_bridge_0_s0_awaddr[13];

assign \axi_bridge_0_s0_awaddr[15]~input_o  = axi_bridge_0_s0_awaddr[15];

assign \axi_bridge_0_s0_wlast~input_o  = axi_bridge_0_s0_wlast;

assign \axi_bridge_0_s0_araddr[15]~input_o  = axi_bridge_0_s0_araddr[15];

assign \axi_bridge_0_s0_araddr[14]~input_o  = axi_bridge_0_s0_araddr[14];

assign \axi_bridge_0_s0_araddr[13]~input_o  = axi_bridge_0_s0_araddr[13];

assign \axi_bridge_0_s0_araddr[12]~input_o  = axi_bridge_0_s0_araddr[12];

assign \axi_bridge_0_s0_awaddr[11]~input_o  = axi_bridge_0_s0_awaddr[11];

assign \axi_bridge_0_s0_awaddr[10]~input_o  = axi_bridge_0_s0_awaddr[10];

assign \axi_bridge_0_s0_awaddr[9]~input_o  = axi_bridge_0_s0_awaddr[9];

assign \axi_bridge_0_s0_awaddr[8]~input_o  = axi_bridge_0_s0_awaddr[8];

assign \axi_bridge_0_s0_awsize[2]~input_o  = axi_bridge_0_s0_awsize[2];

assign \axi_bridge_0_s0_awsize[1]~input_o  = axi_bridge_0_s0_awsize[1];

assign \axi_bridge_0_s0_awsize[0]~input_o  = axi_bridge_0_s0_awsize[0];

assign \axi_bridge_0_s0_awaddr[7]~input_o  = axi_bridge_0_s0_awaddr[7];

assign \axi_bridge_0_s0_awaddr[6]~input_o  = axi_bridge_0_s0_awaddr[6];

assign \axi_bridge_0_s0_awaddr[5]~input_o  = axi_bridge_0_s0_awaddr[5];

assign \axi_bridge_0_s0_awaddr[4]~input_o  = axi_bridge_0_s0_awaddr[4];

assign \axi_bridge_0_s0_awaddr[3]~input_o  = axi_bridge_0_s0_awaddr[3];

assign \axi_bridge_0_s0_awaddr[2]~input_o  = axi_bridge_0_s0_awaddr[2];

assign \axi_bridge_0_s0_awaddr[1]~input_o  = axi_bridge_0_s0_awaddr[1];

assign \axi_bridge_0_s0_awaddr[0]~input_o  = axi_bridge_0_s0_awaddr[0];

assign \axi_bridge_0_s0_awburst[0]~input_o  = axi_bridge_0_s0_awburst[0];

assign \axi_bridge_0_s0_awburst[1]~input_o  = axi_bridge_0_s0_awburst[1];

assign \axi_bridge_0_s0_awlen[7]~input_o  = axi_bridge_0_s0_awlen[7];

assign \axi_bridge_0_s0_awlen[6]~input_o  = axi_bridge_0_s0_awlen[6];

assign \axi_bridge_0_s0_awlen[5]~input_o  = axi_bridge_0_s0_awlen[5];

assign \axi_bridge_0_s0_awlen[4]~input_o  = axi_bridge_0_s0_awlen[4];

assign \axi_bridge_0_s0_awlen[3]~input_o  = axi_bridge_0_s0_awlen[3];

assign \axi_bridge_0_s0_awlen[2]~input_o  = axi_bridge_0_s0_awlen[2];

assign \axi_bridge_0_s0_awlen[1]~input_o  = axi_bridge_0_s0_awlen[1];

assign \axi_bridge_0_s0_awlen[0]~input_o  = axi_bridge_0_s0_awlen[0];

assign \axi_bridge_0_s0_arid[0]~input_o  = axi_bridge_0_s0_arid[0];

assign \axi_bridge_0_s0_awid[0]~input_o  = axi_bridge_0_s0_awid[0];

assign \axi_bridge_0_s0_araddr[1]~input_o  = axi_bridge_0_s0_araddr[1];

assign \axi_bridge_0_s0_arsize[2]~input_o  = axi_bridge_0_s0_arsize[2];

assign \axi_bridge_0_s0_arsize[1]~input_o  = axi_bridge_0_s0_arsize[1];

assign \axi_bridge_0_s0_arsize[0]~input_o  = axi_bridge_0_s0_arsize[0];

assign \axi_bridge_0_s0_araddr[0]~input_o  = axi_bridge_0_s0_araddr[0];

assign \axi_bridge_0_s0_araddr[2]~input_o  = axi_bridge_0_s0_araddr[2];

assign \axi_bridge_0_s0_wstrb[7]~input_o  = axi_bridge_0_s0_wstrb[7];

assign \axi_bridge_0_s0_wstrb[3]~input_o  = axi_bridge_0_s0_wstrb[3];

assign \axi_bridge_0_s0_wstrb[1]~input_o  = axi_bridge_0_s0_wstrb[1];

assign \axi_bridge_0_s0_wstrb[5]~input_o  = axi_bridge_0_s0_wstrb[5];

assign \axi_bridge_0_s0_wstrb[4]~input_o  = axi_bridge_0_s0_wstrb[4];

assign \axi_bridge_0_s0_wstrb[6]~input_o  = axi_bridge_0_s0_wstrb[6];

assign \axi_bridge_0_s0_wstrb[2]~input_o  = axi_bridge_0_s0_wstrb[2];

assign \axi_bridge_0_s0_wstrb[0]~input_o  = axi_bridge_0_s0_wstrb[0];

assign \axi_bridge_0_s0_arlen[7]~input_o  = axi_bridge_0_s0_arlen[7];

assign \axi_bridge_0_s0_arlen[6]~input_o  = axi_bridge_0_s0_arlen[6];

assign \axi_bridge_0_s0_arlen[5]~input_o  = axi_bridge_0_s0_arlen[5];

assign \axi_bridge_0_s0_arlen[4]~input_o  = axi_bridge_0_s0_arlen[4];

assign \axi_bridge_0_s0_arlen[3]~input_o  = axi_bridge_0_s0_arlen[3];

assign \axi_bridge_0_s0_arlen[2]~input_o  = axi_bridge_0_s0_arlen[2];

assign \axi_bridge_0_s0_arlen[1]~input_o  = axi_bridge_0_s0_arlen[1];

assign \axi_bridge_0_s0_arlen[0]~input_o  = axi_bridge_0_s0_arlen[0];

assign \axi_bridge_0_s0_arid[1]~input_o  = axi_bridge_0_s0_arid[1];

assign \axi_bridge_0_s0_awid[1]~input_o  = axi_bridge_0_s0_awid[1];

assign \axi_bridge_0_s0_wdata[0]~input_o  = axi_bridge_0_s0_wdata[0];

assign \axi_bridge_0_s0_araddr[3]~input_o  = axi_bridge_0_s0_araddr[3];

assign \axi_bridge_0_s0_araddr[4]~input_o  = axi_bridge_0_s0_araddr[4];

assign \axi_bridge_0_s0_araddr[5]~input_o  = axi_bridge_0_s0_araddr[5];

assign \axi_bridge_0_s0_araddr[6]~input_o  = axi_bridge_0_s0_araddr[6];

assign \axi_bridge_0_s0_araddr[7]~input_o  = axi_bridge_0_s0_araddr[7];

assign \axi_bridge_0_s0_araddr[8]~input_o  = axi_bridge_0_s0_araddr[8];

assign \axi_bridge_0_s0_araddr[9]~input_o  = axi_bridge_0_s0_araddr[9];

assign \axi_bridge_0_s0_araddr[10]~input_o  = axi_bridge_0_s0_araddr[10];

assign \axi_bridge_0_s0_araddr[11]~input_o  = axi_bridge_0_s0_araddr[11];

assign \axi_bridge_0_s0_wdata[1]~input_o  = axi_bridge_0_s0_wdata[1];

assign \axi_bridge_0_s0_wdata[2]~input_o  = axi_bridge_0_s0_wdata[2];

assign \axi_bridge_0_s0_wdata[3]~input_o  = axi_bridge_0_s0_wdata[3];

assign \axi_bridge_0_s0_wdata[4]~input_o  = axi_bridge_0_s0_wdata[4];

assign \axi_bridge_0_s0_wdata[5]~input_o  = axi_bridge_0_s0_wdata[5];

assign \axi_bridge_0_s0_wdata[6]~input_o  = axi_bridge_0_s0_wdata[6];

assign \axi_bridge_0_s0_wdata[7]~input_o  = axi_bridge_0_s0_wdata[7];

assign \axi_bridge_0_s0_wdata[8]~input_o  = axi_bridge_0_s0_wdata[8];

assign \axi_bridge_0_s0_wdata[9]~input_o  = axi_bridge_0_s0_wdata[9];

assign \axi_bridge_0_s0_wdata[10]~input_o  = axi_bridge_0_s0_wdata[10];

assign \axi_bridge_0_s0_wdata[11]~input_o  = axi_bridge_0_s0_wdata[11];

assign \axi_bridge_0_s0_wdata[12]~input_o  = axi_bridge_0_s0_wdata[12];

assign \axi_bridge_0_s0_wdata[13]~input_o  = axi_bridge_0_s0_wdata[13];

assign \axi_bridge_0_s0_wdata[14]~input_o  = axi_bridge_0_s0_wdata[14];

assign \axi_bridge_0_s0_wdata[15]~input_o  = axi_bridge_0_s0_wdata[15];

assign \axi_bridge_0_s0_wdata[16]~input_o  = axi_bridge_0_s0_wdata[16];

assign \axi_bridge_0_s0_wdata[17]~input_o  = axi_bridge_0_s0_wdata[17];

assign \axi_bridge_0_s0_wdata[18]~input_o  = axi_bridge_0_s0_wdata[18];

assign \axi_bridge_0_s0_wdata[19]~input_o  = axi_bridge_0_s0_wdata[19];

assign \axi_bridge_0_s0_wdata[20]~input_o  = axi_bridge_0_s0_wdata[20];

assign \axi_bridge_0_s0_wdata[21]~input_o  = axi_bridge_0_s0_wdata[21];

assign \axi_bridge_0_s0_wdata[22]~input_o  = axi_bridge_0_s0_wdata[22];

assign \axi_bridge_0_s0_wdata[23]~input_o  = axi_bridge_0_s0_wdata[23];

assign \axi_bridge_0_s0_wdata[24]~input_o  = axi_bridge_0_s0_wdata[24];

assign \axi_bridge_0_s0_wdata[25]~input_o  = axi_bridge_0_s0_wdata[25];

assign \axi_bridge_0_s0_wdata[26]~input_o  = axi_bridge_0_s0_wdata[26];

assign \axi_bridge_0_s0_wdata[27]~input_o  = axi_bridge_0_s0_wdata[27];

assign \axi_bridge_0_s0_wdata[28]~input_o  = axi_bridge_0_s0_wdata[28];

assign \axi_bridge_0_s0_wdata[29]~input_o  = axi_bridge_0_s0_wdata[29];

assign \axi_bridge_0_s0_wdata[30]~input_o  = axi_bridge_0_s0_wdata[30];

assign \axi_bridge_0_s0_wdata[31]~input_o  = axi_bridge_0_s0_wdata[31];

assign \axi_bridge_0_s0_wdata[32]~input_o  = axi_bridge_0_s0_wdata[32];

assign \axi_bridge_0_s0_wdata[33]~input_o  = axi_bridge_0_s0_wdata[33];

assign \axi_bridge_0_s0_wdata[34]~input_o  = axi_bridge_0_s0_wdata[34];

assign \axi_bridge_0_s0_wdata[35]~input_o  = axi_bridge_0_s0_wdata[35];

assign \axi_bridge_0_s0_wdata[36]~input_o  = axi_bridge_0_s0_wdata[36];

assign \axi_bridge_0_s0_wdata[37]~input_o  = axi_bridge_0_s0_wdata[37];

assign \axi_bridge_0_s0_wdata[38]~input_o  = axi_bridge_0_s0_wdata[38];

assign \axi_bridge_0_s0_wdata[39]~input_o  = axi_bridge_0_s0_wdata[39];

assign \axi_bridge_0_s0_wdata[40]~input_o  = axi_bridge_0_s0_wdata[40];

assign \axi_bridge_0_s0_wdata[41]~input_o  = axi_bridge_0_s0_wdata[41];

assign \axi_bridge_0_s0_wdata[42]~input_o  = axi_bridge_0_s0_wdata[42];

assign \axi_bridge_0_s0_wdata[43]~input_o  = axi_bridge_0_s0_wdata[43];

assign \axi_bridge_0_s0_wdata[44]~input_o  = axi_bridge_0_s0_wdata[44];

assign \axi_bridge_0_s0_wdata[45]~input_o  = axi_bridge_0_s0_wdata[45];

assign \axi_bridge_0_s0_wdata[46]~input_o  = axi_bridge_0_s0_wdata[46];

assign \axi_bridge_0_s0_wdata[47]~input_o  = axi_bridge_0_s0_wdata[47];

assign \axi_bridge_0_s0_wdata[48]~input_o  = axi_bridge_0_s0_wdata[48];

assign \axi_bridge_0_s0_wdata[49]~input_o  = axi_bridge_0_s0_wdata[49];

assign \axi_bridge_0_s0_wdata[50]~input_o  = axi_bridge_0_s0_wdata[50];

assign \axi_bridge_0_s0_wdata[51]~input_o  = axi_bridge_0_s0_wdata[51];

assign \axi_bridge_0_s0_wdata[52]~input_o  = axi_bridge_0_s0_wdata[52];

assign \axi_bridge_0_s0_wdata[53]~input_o  = axi_bridge_0_s0_wdata[53];

assign \axi_bridge_0_s0_wdata[54]~input_o  = axi_bridge_0_s0_wdata[54];

assign \axi_bridge_0_s0_wdata[55]~input_o  = axi_bridge_0_s0_wdata[55];

assign \axi_bridge_0_s0_wdata[56]~input_o  = axi_bridge_0_s0_wdata[56];

assign \axi_bridge_0_s0_wdata[57]~input_o  = axi_bridge_0_s0_wdata[57];

assign \axi_bridge_0_s0_wdata[58]~input_o  = axi_bridge_0_s0_wdata[58];

assign \axi_bridge_0_s0_wdata[59]~input_o  = axi_bridge_0_s0_wdata[59];

assign \axi_bridge_0_s0_wdata[60]~input_o  = axi_bridge_0_s0_wdata[60];

assign \axi_bridge_0_s0_wdata[61]~input_o  = axi_bridge_0_s0_wdata[61];

assign \axi_bridge_0_s0_wdata[62]~input_o  = axi_bridge_0_s0_wdata[62];

assign \axi_bridge_0_s0_wdata[63]~input_o  = axi_bridge_0_s0_wdata[63];

assign \axi_bridge_0_s0_arburst[0]~input_o  = axi_bridge_0_s0_arburst[0];

assign \axi_bridge_0_s0_arburst[1]~input_o  = axi_bridge_0_s0_arburst[1];

assign altpll_0_c1_clk = \altpll_0|sd1|wire_pll7_clk[1] ;

assign altpll_0_locked_conduit_export = \altpll_0|sd1|locked~combout ;

assign altpll_0_pll_slave_readdata[0] = \altpll_0|readdata[0]~1_combout ;

assign altpll_0_pll_slave_readdata[1] = \altpll_0|readdata[1]~2_combout ;

assign altpll_0_pll_slave_readdata[2] = gnd;

assign altpll_0_pll_slave_readdata[3] = gnd;

assign altpll_0_pll_slave_readdata[4] = gnd;

assign altpll_0_pll_slave_readdata[5] = gnd;

assign altpll_0_pll_slave_readdata[6] = gnd;

assign altpll_0_pll_slave_readdata[7] = gnd;

assign altpll_0_pll_slave_readdata[8] = gnd;

assign altpll_0_pll_slave_readdata[9] = gnd;

assign altpll_0_pll_slave_readdata[10] = gnd;

assign altpll_0_pll_slave_readdata[11] = gnd;

assign altpll_0_pll_slave_readdata[12] = gnd;

assign altpll_0_pll_slave_readdata[13] = gnd;

assign altpll_0_pll_slave_readdata[14] = gnd;

assign altpll_0_pll_slave_readdata[15] = gnd;

assign altpll_0_pll_slave_readdata[16] = gnd;

assign altpll_0_pll_slave_readdata[17] = gnd;

assign altpll_0_pll_slave_readdata[18] = gnd;

assign altpll_0_pll_slave_readdata[19] = gnd;

assign altpll_0_pll_slave_readdata[20] = gnd;

assign altpll_0_pll_slave_readdata[21] = gnd;

assign altpll_0_pll_slave_readdata[22] = gnd;

assign altpll_0_pll_slave_readdata[23] = gnd;

assign altpll_0_pll_slave_readdata[24] = gnd;

assign altpll_0_pll_slave_readdata[25] = gnd;

assign altpll_0_pll_slave_readdata[26] = gnd;

assign altpll_0_pll_slave_readdata[27] = gnd;

assign altpll_0_pll_slave_readdata[28] = gnd;

assign altpll_0_pll_slave_readdata[29] = gnd;

assign altpll_0_pll_slave_readdata[30] = gnd;

assign altpll_0_pll_slave_readdata[31] = gnd;

assign axi_bridge_0_s0_awready = ~ \axi_bridge_0|aw_channel_pipeline|full0~q ;

assign axi_bridge_0_s0_wready = ~ \axi_bridge_0|w_channel_pipeline|full0~q ;

assign axi_bridge_0_s0_bid[0] = \axi_bridge_0|b_channel_pipeline|data1[2]~q ;

assign axi_bridge_0_s0_bid[1] = \axi_bridge_0|b_channel_pipeline|data1[3]~q ;

assign axi_bridge_0_s0_bresp[0] = gnd;

assign axi_bridge_0_s0_bresp[1] = gnd;

assign axi_bridge_0_s0_bvalid = \axi_bridge_0|b_channel_pipeline|full1~q ;

assign axi_bridge_0_s0_arready = ~ \axi_bridge_0|ar_channel_pipeline|full0~q ;

assign axi_bridge_0_s0_rid[0] = \axi_bridge_0|r_channel_pipeline|data1[67]~q ;

assign axi_bridge_0_s0_rid[1] = \axi_bridge_0|r_channel_pipeline|data1[68]~q ;

assign axi_bridge_0_s0_rdata[0] = \axi_bridge_0|r_channel_pipeline|data1[3]~q ;

assign axi_bridge_0_s0_rdata[1] = \axi_bridge_0|r_channel_pipeline|data1[4]~q ;

assign axi_bridge_0_s0_rdata[2] = \axi_bridge_0|r_channel_pipeline|data1[5]~q ;

assign axi_bridge_0_s0_rdata[3] = \axi_bridge_0|r_channel_pipeline|data1[6]~q ;

assign axi_bridge_0_s0_rdata[4] = \axi_bridge_0|r_channel_pipeline|data1[7]~q ;

assign axi_bridge_0_s0_rdata[5] = \axi_bridge_0|r_channel_pipeline|data1[8]~q ;

assign axi_bridge_0_s0_rdata[6] = \axi_bridge_0|r_channel_pipeline|data1[9]~q ;

assign axi_bridge_0_s0_rdata[7] = \axi_bridge_0|r_channel_pipeline|data1[10]~q ;

assign axi_bridge_0_s0_rdata[8] = \axi_bridge_0|r_channel_pipeline|data1[11]~q ;

assign axi_bridge_0_s0_rdata[9] = \axi_bridge_0|r_channel_pipeline|data1[12]~q ;

assign axi_bridge_0_s0_rdata[10] = \axi_bridge_0|r_channel_pipeline|data1[13]~q ;

assign axi_bridge_0_s0_rdata[11] = \axi_bridge_0|r_channel_pipeline|data1[14]~q ;

assign axi_bridge_0_s0_rdata[12] = \axi_bridge_0|r_channel_pipeline|data1[15]~q ;

assign axi_bridge_0_s0_rdata[13] = \axi_bridge_0|r_channel_pipeline|data1[16]~q ;

assign axi_bridge_0_s0_rdata[14] = \axi_bridge_0|r_channel_pipeline|data1[17]~q ;

assign axi_bridge_0_s0_rdata[15] = \axi_bridge_0|r_channel_pipeline|data1[18]~q ;

assign axi_bridge_0_s0_rdata[16] = \axi_bridge_0|r_channel_pipeline|data1[19]~q ;

assign axi_bridge_0_s0_rdata[17] = \axi_bridge_0|r_channel_pipeline|data1[20]~q ;

assign axi_bridge_0_s0_rdata[18] = \axi_bridge_0|r_channel_pipeline|data1[21]~q ;

assign axi_bridge_0_s0_rdata[19] = \axi_bridge_0|r_channel_pipeline|data1[22]~q ;

assign axi_bridge_0_s0_rdata[20] = \axi_bridge_0|r_channel_pipeline|data1[23]~q ;

assign axi_bridge_0_s0_rdata[21] = \axi_bridge_0|r_channel_pipeline|data1[24]~q ;

assign axi_bridge_0_s0_rdata[22] = \axi_bridge_0|r_channel_pipeline|data1[25]~q ;

assign axi_bridge_0_s0_rdata[23] = \axi_bridge_0|r_channel_pipeline|data1[26]~q ;

assign axi_bridge_0_s0_rdata[24] = \axi_bridge_0|r_channel_pipeline|data1[27]~q ;

assign axi_bridge_0_s0_rdata[25] = \axi_bridge_0|r_channel_pipeline|data1[28]~q ;

assign axi_bridge_0_s0_rdata[26] = \axi_bridge_0|r_channel_pipeline|data1[29]~q ;

assign axi_bridge_0_s0_rdata[27] = \axi_bridge_0|r_channel_pipeline|data1[30]~q ;

assign axi_bridge_0_s0_rdata[28] = \axi_bridge_0|r_channel_pipeline|data1[31]~q ;

assign axi_bridge_0_s0_rdata[29] = \axi_bridge_0|r_channel_pipeline|data1[32]~q ;

assign axi_bridge_0_s0_rdata[30] = \axi_bridge_0|r_channel_pipeline|data1[33]~q ;

assign axi_bridge_0_s0_rdata[31] = \axi_bridge_0|r_channel_pipeline|data1[34]~q ;

assign axi_bridge_0_s0_rdata[32] = \axi_bridge_0|r_channel_pipeline|data1[35]~q ;

assign axi_bridge_0_s0_rdata[33] = \axi_bridge_0|r_channel_pipeline|data1[36]~q ;

assign axi_bridge_0_s0_rdata[34] = \axi_bridge_0|r_channel_pipeline|data1[37]~q ;

assign axi_bridge_0_s0_rdata[35] = \axi_bridge_0|r_channel_pipeline|data1[38]~q ;

assign axi_bridge_0_s0_rdata[36] = \axi_bridge_0|r_channel_pipeline|data1[39]~q ;

assign axi_bridge_0_s0_rdata[37] = \axi_bridge_0|r_channel_pipeline|data1[40]~q ;

assign axi_bridge_0_s0_rdata[38] = \axi_bridge_0|r_channel_pipeline|data1[41]~q ;

assign axi_bridge_0_s0_rdata[39] = \axi_bridge_0|r_channel_pipeline|data1[42]~q ;

assign axi_bridge_0_s0_rdata[40] = \axi_bridge_0|r_channel_pipeline|data1[43]~q ;

assign axi_bridge_0_s0_rdata[41] = \axi_bridge_0|r_channel_pipeline|data1[44]~q ;

assign axi_bridge_0_s0_rdata[42] = \axi_bridge_0|r_channel_pipeline|data1[45]~q ;

assign axi_bridge_0_s0_rdata[43] = \axi_bridge_0|r_channel_pipeline|data1[46]~q ;

assign axi_bridge_0_s0_rdata[44] = \axi_bridge_0|r_channel_pipeline|data1[47]~q ;

assign axi_bridge_0_s0_rdata[45] = \axi_bridge_0|r_channel_pipeline|data1[48]~q ;

assign axi_bridge_0_s0_rdata[46] = \axi_bridge_0|r_channel_pipeline|data1[49]~q ;

assign axi_bridge_0_s0_rdata[47] = \axi_bridge_0|r_channel_pipeline|data1[50]~q ;

assign axi_bridge_0_s0_rdata[48] = \axi_bridge_0|r_channel_pipeline|data1[51]~q ;

assign axi_bridge_0_s0_rdata[49] = \axi_bridge_0|r_channel_pipeline|data1[52]~q ;

assign axi_bridge_0_s0_rdata[50] = \axi_bridge_0|r_channel_pipeline|data1[53]~q ;

assign axi_bridge_0_s0_rdata[51] = \axi_bridge_0|r_channel_pipeline|data1[54]~q ;

assign axi_bridge_0_s0_rdata[52] = \axi_bridge_0|r_channel_pipeline|data1[55]~q ;

assign axi_bridge_0_s0_rdata[53] = \axi_bridge_0|r_channel_pipeline|data1[56]~q ;

assign axi_bridge_0_s0_rdata[54] = \axi_bridge_0|r_channel_pipeline|data1[57]~q ;

assign axi_bridge_0_s0_rdata[55] = \axi_bridge_0|r_channel_pipeline|data1[58]~q ;

assign axi_bridge_0_s0_rdata[56] = \axi_bridge_0|r_channel_pipeline|data1[59]~q ;

assign axi_bridge_0_s0_rdata[57] = \axi_bridge_0|r_channel_pipeline|data1[60]~q ;

assign axi_bridge_0_s0_rdata[58] = \axi_bridge_0|r_channel_pipeline|data1[61]~q ;

assign axi_bridge_0_s0_rdata[59] = \axi_bridge_0|r_channel_pipeline|data1[62]~q ;

assign axi_bridge_0_s0_rdata[60] = \axi_bridge_0|r_channel_pipeline|data1[63]~q ;

assign axi_bridge_0_s0_rdata[61] = \axi_bridge_0|r_channel_pipeline|data1[64]~q ;

assign axi_bridge_0_s0_rdata[62] = \axi_bridge_0|r_channel_pipeline|data1[65]~q ;

assign axi_bridge_0_s0_rdata[63] = \axi_bridge_0|r_channel_pipeline|data1[66]~q ;

assign axi_bridge_0_s0_rresp[0] = gnd;

assign axi_bridge_0_s0_rresp[1] = gnd;

assign axi_bridge_0_s0_rlast = \axi_bridge_0|r_channel_pipeline|data1[0]~q ;

assign axi_bridge_0_s0_rvalid = \axi_bridge_0|r_channel_pipeline|full1~q ;

assign \altpll_0_pll_slave_writedata[2]~input_o  = altpll_0_pll_slave_writedata[2];

assign \altpll_0_pll_slave_writedata[3]~input_o  = altpll_0_pll_slave_writedata[3];

assign \altpll_0_pll_slave_writedata[4]~input_o  = altpll_0_pll_slave_writedata[4];

assign \altpll_0_pll_slave_writedata[5]~input_o  = altpll_0_pll_slave_writedata[5];

assign \altpll_0_pll_slave_writedata[6]~input_o  = altpll_0_pll_slave_writedata[6];

assign \altpll_0_pll_slave_writedata[7]~input_o  = altpll_0_pll_slave_writedata[7];

assign \altpll_0_pll_slave_writedata[8]~input_o  = altpll_0_pll_slave_writedata[8];

assign \altpll_0_pll_slave_writedata[9]~input_o  = altpll_0_pll_slave_writedata[9];

assign \altpll_0_pll_slave_writedata[10]~input_o  = altpll_0_pll_slave_writedata[10];

assign \altpll_0_pll_slave_writedata[11]~input_o  = altpll_0_pll_slave_writedata[11];

assign \altpll_0_pll_slave_writedata[12]~input_o  = altpll_0_pll_slave_writedata[12];

assign \altpll_0_pll_slave_writedata[13]~input_o  = altpll_0_pll_slave_writedata[13];

assign \altpll_0_pll_slave_writedata[14]~input_o  = altpll_0_pll_slave_writedata[14];

assign \altpll_0_pll_slave_writedata[15]~input_o  = altpll_0_pll_slave_writedata[15];

assign \altpll_0_pll_slave_writedata[16]~input_o  = altpll_0_pll_slave_writedata[16];

assign \altpll_0_pll_slave_writedata[17]~input_o  = altpll_0_pll_slave_writedata[17];

assign \altpll_0_pll_slave_writedata[18]~input_o  = altpll_0_pll_slave_writedata[18];

assign \altpll_0_pll_slave_writedata[19]~input_o  = altpll_0_pll_slave_writedata[19];

assign \altpll_0_pll_slave_writedata[20]~input_o  = altpll_0_pll_slave_writedata[20];

assign \altpll_0_pll_slave_writedata[21]~input_o  = altpll_0_pll_slave_writedata[21];

assign \altpll_0_pll_slave_writedata[22]~input_o  = altpll_0_pll_slave_writedata[22];

assign \altpll_0_pll_slave_writedata[23]~input_o  = altpll_0_pll_slave_writedata[23];

assign \altpll_0_pll_slave_writedata[24]~input_o  = altpll_0_pll_slave_writedata[24];

assign \altpll_0_pll_slave_writedata[25]~input_o  = altpll_0_pll_slave_writedata[25];

assign \altpll_0_pll_slave_writedata[26]~input_o  = altpll_0_pll_slave_writedata[26];

assign \altpll_0_pll_slave_writedata[27]~input_o  = altpll_0_pll_slave_writedata[27];

assign \altpll_0_pll_slave_writedata[28]~input_o  = altpll_0_pll_slave_writedata[28];

assign \altpll_0_pll_slave_writedata[29]~input_o  = altpll_0_pll_slave_writedata[29];

assign \altpll_0_pll_slave_writedata[30]~input_o  = altpll_0_pll_slave_writedata[30];

assign \altpll_0_pll_slave_writedata[31]~input_o  = altpll_0_pll_slave_writedata[31];

assign \axi_bridge_0_s0_awlock[0]~input_o  = axi_bridge_0_s0_awlock[0];

assign \axi_bridge_0_s0_awcache[0]~input_o  = axi_bridge_0_s0_awcache[0];

assign \axi_bridge_0_s0_awcache[1]~input_o  = axi_bridge_0_s0_awcache[1];

assign \axi_bridge_0_s0_awcache[2]~input_o  = axi_bridge_0_s0_awcache[2];

assign \axi_bridge_0_s0_awcache[3]~input_o  = axi_bridge_0_s0_awcache[3];

assign \axi_bridge_0_s0_awprot[0]~input_o  = axi_bridge_0_s0_awprot[0];

assign \axi_bridge_0_s0_awprot[1]~input_o  = axi_bridge_0_s0_awprot[1];

assign \axi_bridge_0_s0_awprot[2]~input_o  = axi_bridge_0_s0_awprot[2];

assign \axi_bridge_0_s0_awqos[0]~input_o  = axi_bridge_0_s0_awqos[0];

assign \axi_bridge_0_s0_awqos[1]~input_o  = axi_bridge_0_s0_awqos[1];

assign \axi_bridge_0_s0_awqos[2]~input_o  = axi_bridge_0_s0_awqos[2];

assign \axi_bridge_0_s0_awqos[3]~input_o  = axi_bridge_0_s0_awqos[3];

assign \axi_bridge_0_s0_awregion[0]~input_o  = axi_bridge_0_s0_awregion[0];

assign \axi_bridge_0_s0_awregion[1]~input_o  = axi_bridge_0_s0_awregion[1];

assign \axi_bridge_0_s0_awregion[2]~input_o  = axi_bridge_0_s0_awregion[2];

assign \axi_bridge_0_s0_awregion[3]~input_o  = axi_bridge_0_s0_awregion[3];

assign \axi_bridge_0_s0_arlock[0]~input_o  = axi_bridge_0_s0_arlock[0];

assign \axi_bridge_0_s0_arcache[0]~input_o  = axi_bridge_0_s0_arcache[0];

assign \axi_bridge_0_s0_arcache[1]~input_o  = axi_bridge_0_s0_arcache[1];

assign \axi_bridge_0_s0_arcache[2]~input_o  = axi_bridge_0_s0_arcache[2];

assign \axi_bridge_0_s0_arcache[3]~input_o  = axi_bridge_0_s0_arcache[3];

assign \axi_bridge_0_s0_arprot[0]~input_o  = axi_bridge_0_s0_arprot[0];

assign \axi_bridge_0_s0_arprot[1]~input_o  = axi_bridge_0_s0_arprot[1];

assign \axi_bridge_0_s0_arprot[2]~input_o  = axi_bridge_0_s0_arprot[2];

assign \axi_bridge_0_s0_arqos[0]~input_o  = axi_bridge_0_s0_arqos[0];

assign \axi_bridge_0_s0_arqos[1]~input_o  = axi_bridge_0_s0_arqos[1];

assign \axi_bridge_0_s0_arqos[2]~input_o  = axi_bridge_0_s0_arqos[2];

assign \axi_bridge_0_s0_arqos[3]~input_o  = axi_bridge_0_s0_arqos[3];

assign \axi_bridge_0_s0_arregion[0]~input_o  = axi_bridge_0_s0_arregion[0];

assign \axi_bridge_0_s0_arregion[1]~input_o  = axi_bridge_0_s0_arregion[1];

assign \axi_bridge_0_s0_arregion[2]~input_o  = axi_bridge_0_s0_arregion[2];

assign \axi_bridge_0_s0_arregion[3]~input_o  = axi_bridge_0_s0_arregion[3];

assign \axi_bridge_0_s0_awaddr[31]~input_o  = axi_bridge_0_s0_awaddr[31];

assign \axi_bridge_0_s0_awaddr[30]~input_o  = axi_bridge_0_s0_awaddr[30];

assign \axi_bridge_0_s0_awaddr[29]~input_o  = axi_bridge_0_s0_awaddr[29];

assign \axi_bridge_0_s0_awaddr[28]~input_o  = axi_bridge_0_s0_awaddr[28];

assign \axi_bridge_0_s0_awaddr[27]~input_o  = axi_bridge_0_s0_awaddr[27];

assign \axi_bridge_0_s0_awaddr[26]~input_o  = axi_bridge_0_s0_awaddr[26];

assign \axi_bridge_0_s0_awaddr[25]~input_o  = axi_bridge_0_s0_awaddr[25];

assign \axi_bridge_0_s0_awaddr[24]~input_o  = axi_bridge_0_s0_awaddr[24];

assign \axi_bridge_0_s0_awaddr[23]~input_o  = axi_bridge_0_s0_awaddr[23];

assign \axi_bridge_0_s0_awaddr[22]~input_o  = axi_bridge_0_s0_awaddr[22];

assign \axi_bridge_0_s0_awaddr[21]~input_o  = axi_bridge_0_s0_awaddr[21];

assign \axi_bridge_0_s0_awaddr[20]~input_o  = axi_bridge_0_s0_awaddr[20];

assign \axi_bridge_0_s0_awaddr[19]~input_o  = axi_bridge_0_s0_awaddr[19];

assign \axi_bridge_0_s0_awaddr[18]~input_o  = axi_bridge_0_s0_awaddr[18];

assign \axi_bridge_0_s0_awaddr[17]~input_o  = axi_bridge_0_s0_awaddr[17];

assign \axi_bridge_0_s0_awaddr[16]~input_o  = axi_bridge_0_s0_awaddr[16];

assign \axi_bridge_0_s0_araddr[31]~input_o  = axi_bridge_0_s0_araddr[31];

assign \axi_bridge_0_s0_araddr[30]~input_o  = axi_bridge_0_s0_araddr[30];

assign \axi_bridge_0_s0_araddr[29]~input_o  = axi_bridge_0_s0_araddr[29];

assign \axi_bridge_0_s0_araddr[28]~input_o  = axi_bridge_0_s0_araddr[28];

assign \axi_bridge_0_s0_araddr[27]~input_o  = axi_bridge_0_s0_araddr[27];

assign \axi_bridge_0_s0_araddr[26]~input_o  = axi_bridge_0_s0_araddr[26];

assign \axi_bridge_0_s0_araddr[25]~input_o  = axi_bridge_0_s0_araddr[25];

assign \axi_bridge_0_s0_araddr[24]~input_o  = axi_bridge_0_s0_araddr[24];

assign \axi_bridge_0_s0_araddr[23]~input_o  = axi_bridge_0_s0_araddr[23];

assign \axi_bridge_0_s0_araddr[22]~input_o  = axi_bridge_0_s0_araddr[22];

assign \axi_bridge_0_s0_araddr[21]~input_o  = axi_bridge_0_s0_araddr[21];

assign \axi_bridge_0_s0_araddr[20]~input_o  = axi_bridge_0_s0_araddr[20];

assign \axi_bridge_0_s0_araddr[19]~input_o  = axi_bridge_0_s0_araddr[19];

assign \axi_bridge_0_s0_araddr[18]~input_o  = axi_bridge_0_s0_araddr[18];

assign \axi_bridge_0_s0_araddr[17]~input_o  = axi_bridge_0_s0_araddr[17];

assign \axi_bridge_0_s0_araddr[16]~input_o  = axi_bridge_0_s0_araddr[16];

endmodule

module cycloneiv_altera_axi_bridge (
	full0,
	full01,
	data1_2,
	data1_3,
	full1,
	full02,
	data1_67,
	data1_68,
	data1_31,
	data1_4,
	data1_5,
	data1_6,
	data1_7,
	data1_8,
	data1_9,
	data1_10,
	data1_11,
	data1_12,
	data1_13,
	data1_14,
	data1_15,
	data1_16,
	data1_17,
	data1_18,
	data1_19,
	data1_20,
	data1_21,
	data1_22,
	data1_23,
	data1_24,
	data1_25,
	data1_26,
	data1_27,
	data1_28,
	data1_29,
	data1_30,
	data1_311,
	data1_32,
	data1_33,
	data1_34,
	data1_35,
	data1_36,
	data1_37,
	data1_38,
	data1_39,
	data1_40,
	data1_41,
	data1_42,
	data1_43,
	data1_44,
	data1_45,
	data1_46,
	data1_47,
	data1_48,
	data1_49,
	data1_50,
	data1_51,
	data1_52,
	data1_53,
	data1_54,
	data1_55,
	data1_56,
	data1_57,
	data1_58,
	data1_59,
	data1_60,
	data1_61,
	data1_62,
	data1_63,
	data1_64,
	data1_65,
	data1_66,
	data1_0,
	full11,
	data1_351,
	data1_331,
	data1_341,
	data1_361,
	Equal1,
	WideOr0,
	data1_01,
	full12,
	full13,
	last_dest_id_0,
	has_pending_responses,
	wready,
	awready,
	altera_reset_synchronizer_int_chain_out,
	always2,
	out_valid,
	out_valid1,
	src_data_144,
	full03,
	src_data_145,
	full14,
	data1_362,
	data1_352,
	data1_342,
	data1_332,
	Equal11,
	last_dest_id_01,
	has_pending_responses1,
	WideOr01,
	out_valid2,
	out_valid3,
	src_data_1441,
	full04,
	src_data_1451,
	src_data_0,
	src_data_1,
	src_data_2,
	src_data_3,
	src_data_4,
	src_data_5,
	src_data_6,
	src_data_7,
	src_data_8,
	src_data_9,
	src_data_10,
	src_data_11,
	src_data_12,
	src_data_13,
	src_data_14,
	src_data_15,
	src_data_16,
	src_data_17,
	src_data_18,
	src_data_19,
	src_data_20,
	src_data_21,
	src_data_22,
	src_data_23,
	src_data_24,
	src_data_25,
	src_data_26,
	src_data_27,
	src_data_28,
	src_data_29,
	src_data_30,
	src_data_31,
	src_data_32,
	src_data_33,
	src_data_34,
	src_data_35,
	src_data_36,
	src_data_37,
	src_data_38,
	src_data_39,
	src_data_40,
	src_data_41,
	src_data_42,
	src_data_43,
	src_data_44,
	src_data_45,
	src_data_46,
	src_data_47,
	src_data_48,
	src_data_49,
	src_data_50,
	src_data_51,
	src_data_52,
	src_data_53,
	src_data_54,
	src_data_55,
	src_data_56,
	src_data_57,
	src_data_58,
	src_data_59,
	src_data_60,
	src_data_61,
	src_data_62,
	src_data_63,
	src_payload_0,
	data1_321,
	data1_312,
	data1_301,
	data1_291,
	data1_121,
	data1_111,
	data1_101,
	data1_281,
	data1_271,
	data1_261,
	data1_251,
	data1_241,
	data1_231,
	data1_221,
	data1_211,
	data1_81,
	data1_91,
	data1_201,
	data1_191,
	data1_181,
	data1_171,
	data1_161,
	data1_151,
	data1_141,
	data1_131,
	data1_531,
	data1_532,
	data1_222,
	data1_122,
	data1_112,
	data1_102,
	data1_212,
	data1_232,
	data1_82,
	data1_410,
	data1_210,
	data1_69,
	data1_510,
	data1_71,
	data1_310,
	data1_1,
	data1_202,
	data1_192,
	data1_182,
	data1_172,
	data1_162,
	data1_152,
	data1_142,
	data1_132,
	data1_541,
	data1_542,
	data1_92,
	data1_242,
	data1_252,
	data1_262,
	data1_272,
	data1_282,
	data1_292,
	data1_302,
	data1_313,
	data1_322,
	data1_103,
	data1_113,
	data1_123,
	data1_133,
	data1_143,
	data1_153,
	data1_163,
	data1_173,
	data1_183,
	data1_193,
	data1_203,
	data1_213,
	data1_223,
	data1_233,
	data1_243,
	data1_253,
	data1_263,
	data1_273,
	data1_283,
	data1_293,
	data1_303,
	data1_314,
	data1_323,
	data1_333,
	data1_343,
	data1_353,
	data1_363,
	data1_371,
	data1_381,
	data1_391,
	data1_401,
	data1_411,
	data1_421,
	data1_431,
	data1_441,
	data1_451,
	data1_461,
	data1_471,
	data1_481,
	data1_491,
	data1_501,
	data1_511,
	data1_521,
	data1_533,
	data1_543,
	data1_551,
	data1_561,
	data1_571,
	data1_581,
	data1_591,
	data1_601,
	data1_611,
	data1_621,
	data1_631,
	data1_641,
	data1_651,
	data1_661,
	data1_671,
	data1_681,
	data1_691,
	data1_70,
	data1_711,
	data1_72,
	data1_83,
	data1_93,
	axi_bridge_0_s0_awvalid,
	clock_bridge_0_in_clk_clk,
	axi_bridge_0_s0_wvalid,
	axi_bridge_0_s0_bready,
	axi_bridge_0_s0_arvalid,
	axi_bridge_0_s0_rready,
	axi_bridge_0_s0_awaddr_14,
	axi_bridge_0_s0_awaddr_12,
	axi_bridge_0_s0_awaddr_13,
	axi_bridge_0_s0_awaddr_15,
	axi_bridge_0_s0_wlast,
	axi_bridge_0_s0_araddr_15,
	axi_bridge_0_s0_araddr_14,
	axi_bridge_0_s0_araddr_13,
	axi_bridge_0_s0_araddr_12,
	axi_bridge_0_s0_awaddr_11,
	axi_bridge_0_s0_awaddr_10,
	axi_bridge_0_s0_awaddr_9,
	axi_bridge_0_s0_awaddr_8,
	axi_bridge_0_s0_awsize_2,
	axi_bridge_0_s0_awsize_1,
	axi_bridge_0_s0_awsize_0,
	axi_bridge_0_s0_awaddr_7,
	axi_bridge_0_s0_awaddr_6,
	axi_bridge_0_s0_awaddr_5,
	axi_bridge_0_s0_awaddr_4,
	axi_bridge_0_s0_awaddr_3,
	axi_bridge_0_s0_awaddr_2,
	axi_bridge_0_s0_awaddr_1,
	axi_bridge_0_s0_awaddr_0,
	axi_bridge_0_s0_awburst_0,
	axi_bridge_0_s0_awburst_1,
	axi_bridge_0_s0_awlen_7,
	axi_bridge_0_s0_awlen_6,
	axi_bridge_0_s0_awlen_5,
	axi_bridge_0_s0_awlen_4,
	axi_bridge_0_s0_awlen_3,
	axi_bridge_0_s0_awlen_2,
	axi_bridge_0_s0_awlen_1,
	axi_bridge_0_s0_awlen_0,
	axi_bridge_0_s0_arid_0,
	axi_bridge_0_s0_awid_0,
	axi_bridge_0_s0_araddr_1,
	axi_bridge_0_s0_arsize_2,
	axi_bridge_0_s0_arsize_1,
	axi_bridge_0_s0_arsize_0,
	axi_bridge_0_s0_araddr_0,
	axi_bridge_0_s0_araddr_2,
	axi_bridge_0_s0_wstrb_7,
	axi_bridge_0_s0_wstrb_3,
	axi_bridge_0_s0_wstrb_1,
	axi_bridge_0_s0_wstrb_5,
	axi_bridge_0_s0_wstrb_4,
	axi_bridge_0_s0_wstrb_6,
	axi_bridge_0_s0_wstrb_2,
	axi_bridge_0_s0_wstrb_0,
	axi_bridge_0_s0_arlen_7,
	axi_bridge_0_s0_arlen_6,
	axi_bridge_0_s0_arlen_5,
	axi_bridge_0_s0_arlen_4,
	axi_bridge_0_s0_arlen_3,
	axi_bridge_0_s0_arlen_2,
	axi_bridge_0_s0_arlen_1,
	axi_bridge_0_s0_arlen_0,
	axi_bridge_0_s0_arid_1,
	axi_bridge_0_s0_awid_1,
	axi_bridge_0_s0_wdata_0,
	axi_bridge_0_s0_araddr_3,
	axi_bridge_0_s0_araddr_4,
	axi_bridge_0_s0_araddr_5,
	axi_bridge_0_s0_araddr_6,
	axi_bridge_0_s0_araddr_7,
	axi_bridge_0_s0_araddr_8,
	axi_bridge_0_s0_araddr_9,
	axi_bridge_0_s0_araddr_10,
	axi_bridge_0_s0_araddr_11,
	axi_bridge_0_s0_wdata_1,
	axi_bridge_0_s0_wdata_2,
	axi_bridge_0_s0_wdata_3,
	axi_bridge_0_s0_wdata_4,
	axi_bridge_0_s0_wdata_5,
	axi_bridge_0_s0_wdata_6,
	axi_bridge_0_s0_wdata_7,
	axi_bridge_0_s0_wdata_8,
	axi_bridge_0_s0_wdata_9,
	axi_bridge_0_s0_wdata_10,
	axi_bridge_0_s0_wdata_11,
	axi_bridge_0_s0_wdata_12,
	axi_bridge_0_s0_wdata_13,
	axi_bridge_0_s0_wdata_14,
	axi_bridge_0_s0_wdata_15,
	axi_bridge_0_s0_wdata_16,
	axi_bridge_0_s0_wdata_17,
	axi_bridge_0_s0_wdata_18,
	axi_bridge_0_s0_wdata_19,
	axi_bridge_0_s0_wdata_20,
	axi_bridge_0_s0_wdata_21,
	axi_bridge_0_s0_wdata_22,
	axi_bridge_0_s0_wdata_23,
	axi_bridge_0_s0_wdata_24,
	axi_bridge_0_s0_wdata_25,
	axi_bridge_0_s0_wdata_26,
	axi_bridge_0_s0_wdata_27,
	axi_bridge_0_s0_wdata_28,
	axi_bridge_0_s0_wdata_29,
	axi_bridge_0_s0_wdata_30,
	axi_bridge_0_s0_wdata_31,
	axi_bridge_0_s0_wdata_32,
	axi_bridge_0_s0_wdata_33,
	axi_bridge_0_s0_wdata_34,
	axi_bridge_0_s0_wdata_35,
	axi_bridge_0_s0_wdata_36,
	axi_bridge_0_s0_wdata_37,
	axi_bridge_0_s0_wdata_38,
	axi_bridge_0_s0_wdata_39,
	axi_bridge_0_s0_wdata_40,
	axi_bridge_0_s0_wdata_41,
	axi_bridge_0_s0_wdata_42,
	axi_bridge_0_s0_wdata_43,
	axi_bridge_0_s0_wdata_44,
	axi_bridge_0_s0_wdata_45,
	axi_bridge_0_s0_wdata_46,
	axi_bridge_0_s0_wdata_47,
	axi_bridge_0_s0_wdata_48,
	axi_bridge_0_s0_wdata_49,
	axi_bridge_0_s0_wdata_50,
	axi_bridge_0_s0_wdata_51,
	axi_bridge_0_s0_wdata_52,
	axi_bridge_0_s0_wdata_53,
	axi_bridge_0_s0_wdata_54,
	axi_bridge_0_s0_wdata_55,
	axi_bridge_0_s0_wdata_56,
	axi_bridge_0_s0_wdata_57,
	axi_bridge_0_s0_wdata_58,
	axi_bridge_0_s0_wdata_59,
	axi_bridge_0_s0_wdata_60,
	axi_bridge_0_s0_wdata_61,
	axi_bridge_0_s0_wdata_62,
	axi_bridge_0_s0_wdata_63,
	axi_bridge_0_s0_arburst_0,
	axi_bridge_0_s0_arburst_1)/* synthesis synthesis_greybox=0 */;
output 	full0;
output 	full01;
output 	data1_2;
output 	data1_3;
output 	full1;
output 	full02;
output 	data1_67;
output 	data1_68;
output 	data1_31;
output 	data1_4;
output 	data1_5;
output 	data1_6;
output 	data1_7;
output 	data1_8;
output 	data1_9;
output 	data1_10;
output 	data1_11;
output 	data1_12;
output 	data1_13;
output 	data1_14;
output 	data1_15;
output 	data1_16;
output 	data1_17;
output 	data1_18;
output 	data1_19;
output 	data1_20;
output 	data1_21;
output 	data1_22;
output 	data1_23;
output 	data1_24;
output 	data1_25;
output 	data1_26;
output 	data1_27;
output 	data1_28;
output 	data1_29;
output 	data1_30;
output 	data1_311;
output 	data1_32;
output 	data1_33;
output 	data1_34;
output 	data1_35;
output 	data1_36;
output 	data1_37;
output 	data1_38;
output 	data1_39;
output 	data1_40;
output 	data1_41;
output 	data1_42;
output 	data1_43;
output 	data1_44;
output 	data1_45;
output 	data1_46;
output 	data1_47;
output 	data1_48;
output 	data1_49;
output 	data1_50;
output 	data1_51;
output 	data1_52;
output 	data1_53;
output 	data1_54;
output 	data1_55;
output 	data1_56;
output 	data1_57;
output 	data1_58;
output 	data1_59;
output 	data1_60;
output 	data1_61;
output 	data1_62;
output 	data1_63;
output 	data1_64;
output 	data1_65;
output 	data1_66;
output 	data1_0;
output 	full11;
output 	data1_351;
output 	data1_331;
output 	data1_341;
output 	data1_361;
input 	Equal1;
input 	WideOr0;
output 	data1_01;
output 	full12;
output 	full13;
input 	last_dest_id_0;
input 	has_pending_responses;
input 	wready;
input 	awready;
input 	altera_reset_synchronizer_int_chain_out;
input 	always2;
input 	out_valid;
input 	out_valid1;
input 	src_data_144;
output 	full03;
input 	src_data_145;
output 	full14;
output 	data1_362;
output 	data1_352;
output 	data1_342;
output 	data1_332;
input 	Equal11;
input 	last_dest_id_01;
input 	has_pending_responses1;
input 	WideOr01;
input 	out_valid2;
input 	out_valid3;
input 	src_data_1441;
output 	full04;
input 	src_data_1451;
input 	src_data_0;
input 	src_data_1;
input 	src_data_2;
input 	src_data_3;
input 	src_data_4;
input 	src_data_5;
input 	src_data_6;
input 	src_data_7;
input 	src_data_8;
input 	src_data_9;
input 	src_data_10;
input 	src_data_11;
input 	src_data_12;
input 	src_data_13;
input 	src_data_14;
input 	src_data_15;
input 	src_data_16;
input 	src_data_17;
input 	src_data_18;
input 	src_data_19;
input 	src_data_20;
input 	src_data_21;
input 	src_data_22;
input 	src_data_23;
input 	src_data_24;
input 	src_data_25;
input 	src_data_26;
input 	src_data_27;
input 	src_data_28;
input 	src_data_29;
input 	src_data_30;
input 	src_data_31;
input 	src_data_32;
input 	src_data_33;
input 	src_data_34;
input 	src_data_35;
input 	src_data_36;
input 	src_data_37;
input 	src_data_38;
input 	src_data_39;
input 	src_data_40;
input 	src_data_41;
input 	src_data_42;
input 	src_data_43;
input 	src_data_44;
input 	src_data_45;
input 	src_data_46;
input 	src_data_47;
input 	src_data_48;
input 	src_data_49;
input 	src_data_50;
input 	src_data_51;
input 	src_data_52;
input 	src_data_53;
input 	src_data_54;
input 	src_data_55;
input 	src_data_56;
input 	src_data_57;
input 	src_data_58;
input 	src_data_59;
input 	src_data_60;
input 	src_data_61;
input 	src_data_62;
input 	src_data_63;
input 	src_payload_0;
output 	data1_321;
output 	data1_312;
output 	data1_301;
output 	data1_291;
output 	data1_121;
output 	data1_111;
output 	data1_101;
output 	data1_281;
output 	data1_271;
output 	data1_261;
output 	data1_251;
output 	data1_241;
output 	data1_231;
output 	data1_221;
output 	data1_211;
output 	data1_81;
output 	data1_91;
output 	data1_201;
output 	data1_191;
output 	data1_181;
output 	data1_171;
output 	data1_161;
output 	data1_151;
output 	data1_141;
output 	data1_131;
output 	data1_531;
output 	data1_532;
output 	data1_222;
output 	data1_122;
output 	data1_112;
output 	data1_102;
output 	data1_212;
output 	data1_232;
output 	data1_82;
output 	data1_410;
output 	data1_210;
output 	data1_69;
output 	data1_510;
output 	data1_71;
output 	data1_310;
output 	data1_1;
output 	data1_202;
output 	data1_192;
output 	data1_182;
output 	data1_172;
output 	data1_162;
output 	data1_152;
output 	data1_142;
output 	data1_132;
output 	data1_541;
output 	data1_542;
output 	data1_92;
output 	data1_242;
output 	data1_252;
output 	data1_262;
output 	data1_272;
output 	data1_282;
output 	data1_292;
output 	data1_302;
output 	data1_313;
output 	data1_322;
output 	data1_103;
output 	data1_113;
output 	data1_123;
output 	data1_133;
output 	data1_143;
output 	data1_153;
output 	data1_163;
output 	data1_173;
output 	data1_183;
output 	data1_193;
output 	data1_203;
output 	data1_213;
output 	data1_223;
output 	data1_233;
output 	data1_243;
output 	data1_253;
output 	data1_263;
output 	data1_273;
output 	data1_283;
output 	data1_293;
output 	data1_303;
output 	data1_314;
output 	data1_323;
output 	data1_333;
output 	data1_343;
output 	data1_353;
output 	data1_363;
output 	data1_371;
output 	data1_381;
output 	data1_391;
output 	data1_401;
output 	data1_411;
output 	data1_421;
output 	data1_431;
output 	data1_441;
output 	data1_451;
output 	data1_461;
output 	data1_471;
output 	data1_481;
output 	data1_491;
output 	data1_501;
output 	data1_511;
output 	data1_521;
output 	data1_533;
output 	data1_543;
output 	data1_551;
output 	data1_561;
output 	data1_571;
output 	data1_581;
output 	data1_591;
output 	data1_601;
output 	data1_611;
output 	data1_621;
output 	data1_631;
output 	data1_641;
output 	data1_651;
output 	data1_661;
output 	data1_671;
output 	data1_681;
output 	data1_691;
output 	data1_70;
output 	data1_711;
output 	data1_72;
output 	data1_83;
output 	data1_93;
input 	axi_bridge_0_s0_awvalid;
input 	clock_bridge_0_in_clk_clk;
input 	axi_bridge_0_s0_wvalid;
input 	axi_bridge_0_s0_bready;
input 	axi_bridge_0_s0_arvalid;
input 	axi_bridge_0_s0_rready;
input 	axi_bridge_0_s0_awaddr_14;
input 	axi_bridge_0_s0_awaddr_12;
input 	axi_bridge_0_s0_awaddr_13;
input 	axi_bridge_0_s0_awaddr_15;
input 	axi_bridge_0_s0_wlast;
input 	axi_bridge_0_s0_araddr_15;
input 	axi_bridge_0_s0_araddr_14;
input 	axi_bridge_0_s0_araddr_13;
input 	axi_bridge_0_s0_araddr_12;
input 	axi_bridge_0_s0_awaddr_11;
input 	axi_bridge_0_s0_awaddr_10;
input 	axi_bridge_0_s0_awaddr_9;
input 	axi_bridge_0_s0_awaddr_8;
input 	axi_bridge_0_s0_awsize_2;
input 	axi_bridge_0_s0_awsize_1;
input 	axi_bridge_0_s0_awsize_0;
input 	axi_bridge_0_s0_awaddr_7;
input 	axi_bridge_0_s0_awaddr_6;
input 	axi_bridge_0_s0_awaddr_5;
input 	axi_bridge_0_s0_awaddr_4;
input 	axi_bridge_0_s0_awaddr_3;
input 	axi_bridge_0_s0_awaddr_2;
input 	axi_bridge_0_s0_awaddr_1;
input 	axi_bridge_0_s0_awaddr_0;
input 	axi_bridge_0_s0_awburst_0;
input 	axi_bridge_0_s0_awburst_1;
input 	axi_bridge_0_s0_awlen_7;
input 	axi_bridge_0_s0_awlen_6;
input 	axi_bridge_0_s0_awlen_5;
input 	axi_bridge_0_s0_awlen_4;
input 	axi_bridge_0_s0_awlen_3;
input 	axi_bridge_0_s0_awlen_2;
input 	axi_bridge_0_s0_awlen_1;
input 	axi_bridge_0_s0_awlen_0;
input 	axi_bridge_0_s0_arid_0;
input 	axi_bridge_0_s0_awid_0;
input 	axi_bridge_0_s0_araddr_1;
input 	axi_bridge_0_s0_arsize_2;
input 	axi_bridge_0_s0_arsize_1;
input 	axi_bridge_0_s0_arsize_0;
input 	axi_bridge_0_s0_araddr_0;
input 	axi_bridge_0_s0_araddr_2;
input 	axi_bridge_0_s0_wstrb_7;
input 	axi_bridge_0_s0_wstrb_3;
input 	axi_bridge_0_s0_wstrb_1;
input 	axi_bridge_0_s0_wstrb_5;
input 	axi_bridge_0_s0_wstrb_4;
input 	axi_bridge_0_s0_wstrb_6;
input 	axi_bridge_0_s0_wstrb_2;
input 	axi_bridge_0_s0_wstrb_0;
input 	axi_bridge_0_s0_arlen_7;
input 	axi_bridge_0_s0_arlen_6;
input 	axi_bridge_0_s0_arlen_5;
input 	axi_bridge_0_s0_arlen_4;
input 	axi_bridge_0_s0_arlen_3;
input 	axi_bridge_0_s0_arlen_2;
input 	axi_bridge_0_s0_arlen_1;
input 	axi_bridge_0_s0_arlen_0;
input 	axi_bridge_0_s0_arid_1;
input 	axi_bridge_0_s0_awid_1;
input 	axi_bridge_0_s0_wdata_0;
input 	axi_bridge_0_s0_araddr_3;
input 	axi_bridge_0_s0_araddr_4;
input 	axi_bridge_0_s0_araddr_5;
input 	axi_bridge_0_s0_araddr_6;
input 	axi_bridge_0_s0_araddr_7;
input 	axi_bridge_0_s0_araddr_8;
input 	axi_bridge_0_s0_araddr_9;
input 	axi_bridge_0_s0_araddr_10;
input 	axi_bridge_0_s0_araddr_11;
input 	axi_bridge_0_s0_wdata_1;
input 	axi_bridge_0_s0_wdata_2;
input 	axi_bridge_0_s0_wdata_3;
input 	axi_bridge_0_s0_wdata_4;
input 	axi_bridge_0_s0_wdata_5;
input 	axi_bridge_0_s0_wdata_6;
input 	axi_bridge_0_s0_wdata_7;
input 	axi_bridge_0_s0_wdata_8;
input 	axi_bridge_0_s0_wdata_9;
input 	axi_bridge_0_s0_wdata_10;
input 	axi_bridge_0_s0_wdata_11;
input 	axi_bridge_0_s0_wdata_12;
input 	axi_bridge_0_s0_wdata_13;
input 	axi_bridge_0_s0_wdata_14;
input 	axi_bridge_0_s0_wdata_15;
input 	axi_bridge_0_s0_wdata_16;
input 	axi_bridge_0_s0_wdata_17;
input 	axi_bridge_0_s0_wdata_18;
input 	axi_bridge_0_s0_wdata_19;
input 	axi_bridge_0_s0_wdata_20;
input 	axi_bridge_0_s0_wdata_21;
input 	axi_bridge_0_s0_wdata_22;
input 	axi_bridge_0_s0_wdata_23;
input 	axi_bridge_0_s0_wdata_24;
input 	axi_bridge_0_s0_wdata_25;
input 	axi_bridge_0_s0_wdata_26;
input 	axi_bridge_0_s0_wdata_27;
input 	axi_bridge_0_s0_wdata_28;
input 	axi_bridge_0_s0_wdata_29;
input 	axi_bridge_0_s0_wdata_30;
input 	axi_bridge_0_s0_wdata_31;
input 	axi_bridge_0_s0_wdata_32;
input 	axi_bridge_0_s0_wdata_33;
input 	axi_bridge_0_s0_wdata_34;
input 	axi_bridge_0_s0_wdata_35;
input 	axi_bridge_0_s0_wdata_36;
input 	axi_bridge_0_s0_wdata_37;
input 	axi_bridge_0_s0_wdata_38;
input 	axi_bridge_0_s0_wdata_39;
input 	axi_bridge_0_s0_wdata_40;
input 	axi_bridge_0_s0_wdata_41;
input 	axi_bridge_0_s0_wdata_42;
input 	axi_bridge_0_s0_wdata_43;
input 	axi_bridge_0_s0_wdata_44;
input 	axi_bridge_0_s0_wdata_45;
input 	axi_bridge_0_s0_wdata_46;
input 	axi_bridge_0_s0_wdata_47;
input 	axi_bridge_0_s0_wdata_48;
input 	axi_bridge_0_s0_wdata_49;
input 	axi_bridge_0_s0_wdata_50;
input 	axi_bridge_0_s0_wdata_51;
input 	axi_bridge_0_s0_wdata_52;
input 	axi_bridge_0_s0_wdata_53;
input 	axi_bridge_0_s0_wdata_54;
input 	axi_bridge_0_s0_wdata_55;
input 	axi_bridge_0_s0_wdata_56;
input 	axi_bridge_0_s0_wdata_57;
input 	axi_bridge_0_s0_wdata_58;
input 	axi_bridge_0_s0_wdata_59;
input 	axi_bridge_0_s0_wdata_60;
input 	axi_bridge_0_s0_wdata_61;
input 	axi_bridge_0_s0_wdata_62;
input 	axi_bridge_0_s0_wdata_63;
input 	axi_bridge_0_s0_arburst_0;
input 	axi_bridge_0_s0_arburst_1;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \aw_channel_pipeline|full1~1_combout ;


cycloneiv_altera_avalon_st_pipeline_base ar_channel_pipeline(
	.full01(full02),
	.reset(altera_reset_synchronizer_int_chain_out),
	.full11(full14),
	.data1_36(data1_362),
	.data1_35(data1_352),
	.data1_34(data1_342),
	.data1_33(data1_332),
	.Equal1(Equal11),
	.last_dest_id_0(last_dest_id_01),
	.has_pending_responses(has_pending_responses1),
	.WideOr0(WideOr01),
	.data1_53(data1_531),
	.data1_22(data1_222),
	.data1_12(data1_122),
	.data1_11(data1_112),
	.data1_10(data1_102),
	.data1_21(data1_212),
	.data1_23(data1_232),
	.data1_20(data1_202),
	.data1_19(data1_192),
	.data1_18(data1_182),
	.data1_17(data1_172),
	.data1_16(data1_162),
	.data1_15(data1_152),
	.data1_14(data1_142),
	.data1_13(data1_132),
	.data1_54(data1_541),
	.data1_24(data1_242),
	.data1_25(data1_252),
	.data1_26(data1_262),
	.data1_27(data1_272),
	.data1_28(data1_282),
	.data1_29(data1_292),
	.data1_30(data1_302),
	.data1_31(data1_313),
	.data1_32(data1_322),
	.data1_8(data1_83),
	.data1_9(data1_93),
	.clk(clock_bridge_0_in_clk_clk),
	.axi_bridge_0_s0_arvalid(axi_bridge_0_s0_arvalid),
	.in_data({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,axi_bridge_0_s0_arid_1,axi_bridge_0_s0_arid_0,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,axi_bridge_0_s0_araddr_15,axi_bridge_0_s0_araddr_14,
axi_bridge_0_s0_araddr_13,axi_bridge_0_s0_araddr_12,axi_bridge_0_s0_araddr_11,axi_bridge_0_s0_araddr_10,axi_bridge_0_s0_araddr_9,axi_bridge_0_s0_araddr_8,axi_bridge_0_s0_araddr_7,axi_bridge_0_s0_araddr_6,axi_bridge_0_s0_araddr_5,axi_bridge_0_s0_araddr_4,
axi_bridge_0_s0_araddr_3,axi_bridge_0_s0_araddr_2,axi_bridge_0_s0_araddr_1,axi_bridge_0_s0_araddr_0,axi_bridge_0_s0_arlen_7,axi_bridge_0_s0_arlen_6,axi_bridge_0_s0_arlen_5,axi_bridge_0_s0_arlen_4,axi_bridge_0_s0_arlen_3,axi_bridge_0_s0_arlen_2,
axi_bridge_0_s0_arlen_1,axi_bridge_0_s0_arlen_0,axi_bridge_0_s0_arsize_2,axi_bridge_0_s0_arsize_1,axi_bridge_0_s0_arsize_0,axi_bridge_0_s0_arburst_1,axi_bridge_0_s0_arburst_0,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}));

cycloneiv_altera_avalon_st_pipeline_base_2 b_channel_pipeline(
	.data1_2(data1_2),
	.data1_3(data1_3),
	.full11(full1),
	.reset(altera_reset_synchronizer_int_chain_out),
	.out_valid(out_valid),
	.out_valid1(out_valid1),
	.in_data({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
src_data_145,src_data_144,gnd,gnd}),
	.full01(full03),
	.clk(clock_bridge_0_in_clk_clk),
	.axi_bridge_0_s0_bready(axi_bridge_0_s0_bready));

cycloneiv_altera_avalon_st_pipeline_base_4 w_channel_pipeline(
	.full01(full01),
	.WideOr0(WideOr0),
	.data1_0(data1_01),
	.full11(full12),
	.full12(full13),
	.wready(wready),
	.reset(altera_reset_synchronizer_int_chain_out),
	.always2(always2),
	.full13(\aw_channel_pipeline|full1~1_combout ),
	.data1_8(data1_82),
	.data1_4(data1_410),
	.data1_2(data1_210),
	.data1_6(data1_69),
	.data1_5(data1_510),
	.data1_7(data1_71),
	.data1_3(data1_310),
	.data1_1(data1_1),
	.data1_9(data1_92),
	.data1_10(data1_103),
	.data1_11(data1_113),
	.data1_12(data1_123),
	.data1_13(data1_133),
	.data1_14(data1_143),
	.data1_15(data1_153),
	.data1_16(data1_163),
	.data1_17(data1_173),
	.data1_18(data1_183),
	.data1_19(data1_193),
	.data1_20(data1_203),
	.data1_21(data1_213),
	.data1_22(data1_223),
	.data1_23(data1_233),
	.data1_24(data1_243),
	.data1_25(data1_253),
	.data1_26(data1_263),
	.data1_27(data1_273),
	.data1_28(data1_283),
	.data1_29(data1_293),
	.data1_30(data1_303),
	.data1_31(data1_314),
	.data1_32(data1_323),
	.data1_33(data1_333),
	.data1_34(data1_343),
	.data1_35(data1_353),
	.data1_36(data1_363),
	.data1_37(data1_371),
	.data1_38(data1_381),
	.data1_39(data1_391),
	.data1_40(data1_401),
	.data1_41(data1_411),
	.data1_42(data1_421),
	.data1_43(data1_431),
	.data1_44(data1_441),
	.data1_45(data1_451),
	.data1_46(data1_461),
	.data1_47(data1_471),
	.data1_48(data1_481),
	.data1_49(data1_491),
	.data1_50(data1_501),
	.data1_51(data1_511),
	.data1_52(data1_521),
	.data1_53(data1_533),
	.data1_54(data1_543),
	.data1_55(data1_551),
	.data1_56(data1_561),
	.data1_57(data1_571),
	.data1_58(data1_581),
	.data1_59(data1_591),
	.data1_60(data1_601),
	.data1_61(data1_611),
	.data1_62(data1_621),
	.data1_63(data1_631),
	.data1_64(data1_641),
	.data1_65(data1_651),
	.data1_66(data1_661),
	.data1_67(data1_671),
	.data1_68(data1_681),
	.data1_69(data1_691),
	.data1_70(data1_70),
	.data1_71(data1_711),
	.data1_72(data1_72),
	.clk(clock_bridge_0_in_clk_clk),
	.axi_bridge_0_s0_wvalid(axi_bridge_0_s0_wvalid),
	.in_data({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,axi_bridge_0_s0_wdata_63,axi_bridge_0_s0_wdata_62,axi_bridge_0_s0_wdata_61,axi_bridge_0_s0_wdata_60,axi_bridge_0_s0_wdata_59,axi_bridge_0_s0_wdata_58,axi_bridge_0_s0_wdata_57,axi_bridge_0_s0_wdata_56,axi_bridge_0_s0_wdata_55,
axi_bridge_0_s0_wdata_54,axi_bridge_0_s0_wdata_53,axi_bridge_0_s0_wdata_52,axi_bridge_0_s0_wdata_51,axi_bridge_0_s0_wdata_50,axi_bridge_0_s0_wdata_49,axi_bridge_0_s0_wdata_48,axi_bridge_0_s0_wdata_47,axi_bridge_0_s0_wdata_46,axi_bridge_0_s0_wdata_45,
axi_bridge_0_s0_wdata_44,axi_bridge_0_s0_wdata_43,axi_bridge_0_s0_wdata_42,axi_bridge_0_s0_wdata_41,axi_bridge_0_s0_wdata_40,axi_bridge_0_s0_wdata_39,axi_bridge_0_s0_wdata_38,axi_bridge_0_s0_wdata_37,axi_bridge_0_s0_wdata_36,axi_bridge_0_s0_wdata_35,
axi_bridge_0_s0_wdata_34,axi_bridge_0_s0_wdata_33,axi_bridge_0_s0_wdata_32,axi_bridge_0_s0_wdata_31,axi_bridge_0_s0_wdata_30,axi_bridge_0_s0_wdata_29,axi_bridge_0_s0_wdata_28,axi_bridge_0_s0_wdata_27,axi_bridge_0_s0_wdata_26,axi_bridge_0_s0_wdata_25,
axi_bridge_0_s0_wdata_24,axi_bridge_0_s0_wdata_23,axi_bridge_0_s0_wdata_22,axi_bridge_0_s0_wdata_21,axi_bridge_0_s0_wdata_20,axi_bridge_0_s0_wdata_19,axi_bridge_0_s0_wdata_18,axi_bridge_0_s0_wdata_17,axi_bridge_0_s0_wdata_16,axi_bridge_0_s0_wdata_15,
axi_bridge_0_s0_wdata_14,axi_bridge_0_s0_wdata_13,axi_bridge_0_s0_wdata_12,axi_bridge_0_s0_wdata_11,axi_bridge_0_s0_wdata_10,axi_bridge_0_s0_wdata_9,axi_bridge_0_s0_wdata_8,axi_bridge_0_s0_wdata_7,axi_bridge_0_s0_wdata_6,axi_bridge_0_s0_wdata_5,
axi_bridge_0_s0_wdata_4,axi_bridge_0_s0_wdata_3,axi_bridge_0_s0_wdata_2,axi_bridge_0_s0_wdata_1,axi_bridge_0_s0_wdata_0,axi_bridge_0_s0_wstrb_7,axi_bridge_0_s0_wstrb_6,axi_bridge_0_s0_wstrb_5,axi_bridge_0_s0_wstrb_4,axi_bridge_0_s0_wstrb_3,axi_bridge_0_s0_wstrb_2,
axi_bridge_0_s0_wstrb_1,axi_bridge_0_s0_wstrb_0,axi_bridge_0_s0_wlast}));

cycloneiv_altera_avalon_st_pipeline_base_1 aw_channel_pipeline(
	.full01(full0),
	.data1_35(data1_351),
	.data1_33(data1_331),
	.data1_34(data1_341),
	.data1_36(data1_361),
	.Equal1(Equal1),
	.WideOr0(WideOr0),
	.data1_0(data1_01),
	.full11(full12),
	.full12(full13),
	.last_dest_id_0(last_dest_id_0),
	.has_pending_responses(has_pending_responses),
	.wready(wready),
	.awready(awready),
	.reset(altera_reset_synchronizer_int_chain_out),
	.data1_32(data1_321),
	.data1_31(data1_312),
	.data1_30(data1_301),
	.data1_29(data1_291),
	.data1_12(data1_121),
	.data1_11(data1_111),
	.data1_10(data1_101),
	.data1_28(data1_281),
	.data1_27(data1_271),
	.data1_26(data1_261),
	.data1_25(data1_251),
	.data1_24(data1_241),
	.data1_23(data1_231),
	.data1_22(data1_221),
	.data1_21(data1_211),
	.data1_8(data1_81),
	.full13(\aw_channel_pipeline|full1~1_combout ),
	.data1_9(data1_91),
	.data1_20(data1_201),
	.data1_19(data1_191),
	.data1_18(data1_181),
	.data1_17(data1_171),
	.data1_16(data1_161),
	.data1_15(data1_151),
	.data1_14(data1_141),
	.data1_13(data1_131),
	.data1_53(data1_532),
	.data1_54(data1_542),
	.axi_bridge_0_s0_awvalid(axi_bridge_0_s0_awvalid),
	.clk(clock_bridge_0_in_clk_clk),
	.in_data({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,axi_bridge_0_s0_awid_1,axi_bridge_0_s0_awid_0,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,axi_bridge_0_s0_awaddr_15,axi_bridge_0_s0_awaddr_14,
axi_bridge_0_s0_awaddr_13,axi_bridge_0_s0_awaddr_12,axi_bridge_0_s0_awaddr_11,axi_bridge_0_s0_awaddr_10,axi_bridge_0_s0_awaddr_9,axi_bridge_0_s0_awaddr_8,axi_bridge_0_s0_awaddr_7,axi_bridge_0_s0_awaddr_6,axi_bridge_0_s0_awaddr_5,axi_bridge_0_s0_awaddr_4,
axi_bridge_0_s0_awaddr_3,axi_bridge_0_s0_awaddr_2,axi_bridge_0_s0_awaddr_1,axi_bridge_0_s0_awaddr_0,axi_bridge_0_s0_awlen_7,axi_bridge_0_s0_awlen_6,axi_bridge_0_s0_awlen_5,axi_bridge_0_s0_awlen_4,axi_bridge_0_s0_awlen_3,axi_bridge_0_s0_awlen_2,
axi_bridge_0_s0_awlen_1,axi_bridge_0_s0_awlen_0,axi_bridge_0_s0_awsize_2,axi_bridge_0_s0_awsize_1,axi_bridge_0_s0_awsize_0,axi_bridge_0_s0_awburst_1,axi_bridge_0_s0_awburst_0,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}));

cycloneiv_altera_avalon_st_pipeline_base_3 r_channel_pipeline(
	.data1_67(data1_67),
	.data1_68(data1_68),
	.data1_3(data1_31),
	.data1_4(data1_4),
	.data1_5(data1_5),
	.data1_6(data1_6),
	.data1_7(data1_7),
	.data1_8(data1_8),
	.data1_9(data1_9),
	.data1_10(data1_10),
	.data1_11(data1_11),
	.data1_12(data1_12),
	.data1_13(data1_13),
	.data1_14(data1_14),
	.data1_15(data1_15),
	.data1_16(data1_16),
	.data1_17(data1_17),
	.data1_18(data1_18),
	.data1_19(data1_19),
	.data1_20(data1_20),
	.data1_21(data1_21),
	.data1_22(data1_22),
	.data1_23(data1_23),
	.data1_24(data1_24),
	.data1_25(data1_25),
	.data1_26(data1_26),
	.data1_27(data1_27),
	.data1_28(data1_28),
	.data1_29(data1_29),
	.data1_30(data1_30),
	.data1_31(data1_311),
	.data1_32(data1_32),
	.data1_33(data1_33),
	.data1_34(data1_34),
	.data1_35(data1_35),
	.data1_36(data1_36),
	.data1_37(data1_37),
	.data1_38(data1_38),
	.data1_39(data1_39),
	.data1_40(data1_40),
	.data1_41(data1_41),
	.data1_42(data1_42),
	.data1_43(data1_43),
	.data1_44(data1_44),
	.data1_45(data1_45),
	.data1_46(data1_46),
	.data1_47(data1_47),
	.data1_48(data1_48),
	.data1_49(data1_49),
	.data1_50(data1_50),
	.data1_51(data1_51),
	.data1_52(data1_52),
	.data1_53(data1_53),
	.data1_54(data1_54),
	.data1_55(data1_55),
	.data1_56(data1_56),
	.data1_57(data1_57),
	.data1_58(data1_58),
	.data1_59(data1_59),
	.data1_60(data1_60),
	.data1_61(data1_61),
	.data1_62(data1_62),
	.data1_63(data1_63),
	.data1_64(data1_64),
	.data1_65(data1_65),
	.data1_66(data1_66),
	.data1_0(data1_0),
	.full11(full11),
	.reset(altera_reset_synchronizer_int_chain_out),
	.out_valid(out_valid2),
	.out_valid1(out_valid3),
	.in_data({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,src_data_1451,src_data_1441,src_data_63,src_data_62,src_data_61,src_data_60,src_data_59,src_data_58,src_data_57,src_data_56,src_data_55,src_data_54,src_data_53,src_data_52,src_data_51,src_data_50,src_data_49,src_data_48,
src_data_47,src_data_46,src_data_45,src_data_44,src_data_43,src_data_42,src_data_41,src_data_40,src_data_39,src_data_38,src_data_37,src_data_36,src_data_35,src_data_34,src_data_33,src_data_32,src_data_31,src_data_30,src_data_29,src_data_28,src_data_27,src_data_26,src_data_25,
src_data_24,src_data_23,src_data_22,src_data_21,src_data_20,src_data_19,src_data_18,src_data_17,src_data_16,src_data_15,src_data_14,src_data_13,src_data_12,src_data_11,src_data_10,src_data_9,src_data_8,src_data_7,src_data_6,src_data_5,src_data_4,src_data_3,src_data_2,src_data_1,
src_data_0,gnd,gnd,src_payload_0}),
	.full01(full04),
	.clk(clock_bridge_0_in_clk_clk),
	.axi_bridge_0_s0_rready(axi_bridge_0_s0_rready));

endmodule

module cycloneiv_altera_avalon_st_pipeline_base (
	full01,
	reset,
	full11,
	data1_36,
	data1_35,
	data1_34,
	data1_33,
	Equal1,
	last_dest_id_0,
	has_pending_responses,
	WideOr0,
	data1_53,
	data1_22,
	data1_12,
	data1_11,
	data1_10,
	data1_21,
	data1_23,
	data1_20,
	data1_19,
	data1_18,
	data1_17,
	data1_16,
	data1_15,
	data1_14,
	data1_13,
	data1_54,
	data1_24,
	data1_25,
	data1_26,
	data1_27,
	data1_28,
	data1_29,
	data1_30,
	data1_31,
	data1_32,
	data1_8,
	data1_9,
	clk,
	axi_bridge_0_s0_arvalid,
	in_data)/* synthesis synthesis_greybox=0 */;
output 	full01;
input 	reset;
output 	full11;
output 	data1_36;
output 	data1_35;
output 	data1_34;
output 	data1_33;
input 	Equal1;
input 	last_dest_id_0;
input 	has_pending_responses;
input 	WideOr0;
output 	data1_53;
output 	data1_22;
output 	data1_12;
output 	data1_11;
output 	data1_10;
output 	data1_21;
output 	data1_23;
output 	data1_20;
output 	data1_19;
output 	data1_18;
output 	data1_17;
output 	data1_16;
output 	data1_15;
output 	data1_14;
output 	data1_13;
output 	data1_54;
output 	data1_24;
output 	data1_25;
output 	data1_26;
output 	data1_27;
output 	data1_28;
output 	data1_29;
output 	data1_30;
output 	data1_31;
output 	data1_32;
output 	data1_8;
output 	data1_9;
input 	clk;
input 	axi_bridge_0_s0_arvalid;
input 	[170:0] in_data;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \always0~0_combout ;
wire \full0~0_combout ;
wire \full1~0_combout ;
wire \data0[36]~q ;
wire \data1~0_combout ;
wire \always0~1_combout ;
wire \data0[35]~q ;
wire \data1~1_combout ;
wire \data0[34]~q ;
wire \data1~2_combout ;
wire \data0[33]~q ;
wire \data1~3_combout ;
wire \data0[53]~q ;
wire \data1~4_combout ;
wire \data0[22]~q ;
wire \data1~5_combout ;
wire \data0[12]~q ;
wire \data1~6_combout ;
wire \data0[11]~q ;
wire \data1~7_combout ;
wire \data0[10]~q ;
wire \data1~8_combout ;
wire \data0[21]~q ;
wire \data1~9_combout ;
wire \data0[23]~q ;
wire \data1~10_combout ;
wire \data0[20]~q ;
wire \data1~11_combout ;
wire \data0[19]~q ;
wire \data1~12_combout ;
wire \data0[18]~q ;
wire \data1~13_combout ;
wire \data0[17]~q ;
wire \data1~14_combout ;
wire \data0[16]~q ;
wire \data1~15_combout ;
wire \data0[15]~q ;
wire \data1~16_combout ;
wire \data0[14]~q ;
wire \data1~17_combout ;
wire \data0[13]~q ;
wire \data1~18_combout ;
wire \data0[54]~q ;
wire \data1~19_combout ;
wire \data0[24]~q ;
wire \data1~20_combout ;
wire \data0[25]~q ;
wire \data1~21_combout ;
wire \data0[26]~q ;
wire \data1~22_combout ;
wire \data0[27]~q ;
wire \data1~23_combout ;
wire \data0[28]~q ;
wire \data1~24_combout ;
wire \data0[29]~q ;
wire \data1~25_combout ;
wire \data0[30]~q ;
wire \data1~26_combout ;
wire \data0[31]~q ;
wire \data1~27_combout ;
wire \data0[32]~q ;
wire \data1~28_combout ;
wire \data0[8]~q ;
wire \data1~29_combout ;
wire \data0[9]~q ;
wire \data1~30_combout ;


dffeas full0(
	.clk(clk),
	.d(\full0~0_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(full01),
	.prn(vcc));
defparam full0.is_wysiwyg = "true";
defparam full0.power_up = "low";

dffeas full1(
	.clk(clk),
	.d(\full1~0_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(full11),
	.prn(vcc));
defparam full1.is_wysiwyg = "true";
defparam full1.power_up = "low";

dffeas \data1[36] (
	.clk(clk),
	.d(\data1~0_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~1_combout ),
	.q(data1_36),
	.prn(vcc));
defparam \data1[36] .is_wysiwyg = "true";
defparam \data1[36] .power_up = "low";

dffeas \data1[35] (
	.clk(clk),
	.d(\data1~1_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~1_combout ),
	.q(data1_35),
	.prn(vcc));
defparam \data1[35] .is_wysiwyg = "true";
defparam \data1[35] .power_up = "low";

dffeas \data1[34] (
	.clk(clk),
	.d(\data1~2_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~1_combout ),
	.q(data1_34),
	.prn(vcc));
defparam \data1[34] .is_wysiwyg = "true";
defparam \data1[34] .power_up = "low";

dffeas \data1[33] (
	.clk(clk),
	.d(\data1~3_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~1_combout ),
	.q(data1_33),
	.prn(vcc));
defparam \data1[33] .is_wysiwyg = "true";
defparam \data1[33] .power_up = "low";

dffeas \data1[53] (
	.clk(clk),
	.d(\data1~4_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~1_combout ),
	.q(data1_53),
	.prn(vcc));
defparam \data1[53] .is_wysiwyg = "true";
defparam \data1[53] .power_up = "low";

dffeas \data1[22] (
	.clk(clk),
	.d(\data1~5_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~1_combout ),
	.q(data1_22),
	.prn(vcc));
defparam \data1[22] .is_wysiwyg = "true";
defparam \data1[22] .power_up = "low";

dffeas \data1[12] (
	.clk(clk),
	.d(\data1~6_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~1_combout ),
	.q(data1_12),
	.prn(vcc));
defparam \data1[12] .is_wysiwyg = "true";
defparam \data1[12] .power_up = "low";

dffeas \data1[11] (
	.clk(clk),
	.d(\data1~7_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~1_combout ),
	.q(data1_11),
	.prn(vcc));
defparam \data1[11] .is_wysiwyg = "true";
defparam \data1[11] .power_up = "low";

dffeas \data1[10] (
	.clk(clk),
	.d(\data1~8_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~1_combout ),
	.q(data1_10),
	.prn(vcc));
defparam \data1[10] .is_wysiwyg = "true";
defparam \data1[10] .power_up = "low";

dffeas \data1[21] (
	.clk(clk),
	.d(\data1~9_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~1_combout ),
	.q(data1_21),
	.prn(vcc));
defparam \data1[21] .is_wysiwyg = "true";
defparam \data1[21] .power_up = "low";

dffeas \data1[23] (
	.clk(clk),
	.d(\data1~10_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~1_combout ),
	.q(data1_23),
	.prn(vcc));
defparam \data1[23] .is_wysiwyg = "true";
defparam \data1[23] .power_up = "low";

dffeas \data1[20] (
	.clk(clk),
	.d(\data1~11_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~1_combout ),
	.q(data1_20),
	.prn(vcc));
defparam \data1[20] .is_wysiwyg = "true";
defparam \data1[20] .power_up = "low";

dffeas \data1[19] (
	.clk(clk),
	.d(\data1~12_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~1_combout ),
	.q(data1_19),
	.prn(vcc));
defparam \data1[19] .is_wysiwyg = "true";
defparam \data1[19] .power_up = "low";

dffeas \data1[18] (
	.clk(clk),
	.d(\data1~13_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~1_combout ),
	.q(data1_18),
	.prn(vcc));
defparam \data1[18] .is_wysiwyg = "true";
defparam \data1[18] .power_up = "low";

dffeas \data1[17] (
	.clk(clk),
	.d(\data1~14_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~1_combout ),
	.q(data1_17),
	.prn(vcc));
defparam \data1[17] .is_wysiwyg = "true";
defparam \data1[17] .power_up = "low";

dffeas \data1[16] (
	.clk(clk),
	.d(\data1~15_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~1_combout ),
	.q(data1_16),
	.prn(vcc));
defparam \data1[16] .is_wysiwyg = "true";
defparam \data1[16] .power_up = "low";

dffeas \data1[15] (
	.clk(clk),
	.d(\data1~16_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~1_combout ),
	.q(data1_15),
	.prn(vcc));
defparam \data1[15] .is_wysiwyg = "true";
defparam \data1[15] .power_up = "low";

dffeas \data1[14] (
	.clk(clk),
	.d(\data1~17_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~1_combout ),
	.q(data1_14),
	.prn(vcc));
defparam \data1[14] .is_wysiwyg = "true";
defparam \data1[14] .power_up = "low";

dffeas \data1[13] (
	.clk(clk),
	.d(\data1~18_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~1_combout ),
	.q(data1_13),
	.prn(vcc));
defparam \data1[13] .is_wysiwyg = "true";
defparam \data1[13] .power_up = "low";

dffeas \data1[54] (
	.clk(clk),
	.d(\data1~19_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~1_combout ),
	.q(data1_54),
	.prn(vcc));
defparam \data1[54] .is_wysiwyg = "true";
defparam \data1[54] .power_up = "low";

dffeas \data1[24] (
	.clk(clk),
	.d(\data1~20_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~1_combout ),
	.q(data1_24),
	.prn(vcc));
defparam \data1[24] .is_wysiwyg = "true";
defparam \data1[24] .power_up = "low";

dffeas \data1[25] (
	.clk(clk),
	.d(\data1~21_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~1_combout ),
	.q(data1_25),
	.prn(vcc));
defparam \data1[25] .is_wysiwyg = "true";
defparam \data1[25] .power_up = "low";

dffeas \data1[26] (
	.clk(clk),
	.d(\data1~22_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~1_combout ),
	.q(data1_26),
	.prn(vcc));
defparam \data1[26] .is_wysiwyg = "true";
defparam \data1[26] .power_up = "low";

dffeas \data1[27] (
	.clk(clk),
	.d(\data1~23_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~1_combout ),
	.q(data1_27),
	.prn(vcc));
defparam \data1[27] .is_wysiwyg = "true";
defparam \data1[27] .power_up = "low";

dffeas \data1[28] (
	.clk(clk),
	.d(\data1~24_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~1_combout ),
	.q(data1_28),
	.prn(vcc));
defparam \data1[28] .is_wysiwyg = "true";
defparam \data1[28] .power_up = "low";

dffeas \data1[29] (
	.clk(clk),
	.d(\data1~25_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~1_combout ),
	.q(data1_29),
	.prn(vcc));
defparam \data1[29] .is_wysiwyg = "true";
defparam \data1[29] .power_up = "low";

dffeas \data1[30] (
	.clk(clk),
	.d(\data1~26_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~1_combout ),
	.q(data1_30),
	.prn(vcc));
defparam \data1[30] .is_wysiwyg = "true";
defparam \data1[30] .power_up = "low";

dffeas \data1[31] (
	.clk(clk),
	.d(\data1~27_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~1_combout ),
	.q(data1_31),
	.prn(vcc));
defparam \data1[31] .is_wysiwyg = "true";
defparam \data1[31] .power_up = "low";

dffeas \data1[32] (
	.clk(clk),
	.d(\data1~28_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~1_combout ),
	.q(data1_32),
	.prn(vcc));
defparam \data1[32] .is_wysiwyg = "true";
defparam \data1[32] .power_up = "low";

dffeas \data1[8] (
	.clk(clk),
	.d(\data1~29_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~1_combout ),
	.q(data1_8),
	.prn(vcc));
defparam \data1[8] .is_wysiwyg = "true";
defparam \data1[8] .power_up = "low";

dffeas \data1[9] (
	.clk(clk),
	.d(\data1~30_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~1_combout ),
	.q(data1_9),
	.prn(vcc));
defparam \data1[9] .is_wysiwyg = "true";
defparam \data1[9] .power_up = "low";

cycloneive_lcell_comb \always0~0 (
	.dataa(Equal1),
	.datab(last_dest_id_0),
	.datac(has_pending_responses),
	.datad(WideOr0),
	.cin(gnd),
	.combout(\always0~0_combout ),
	.cout());
defparam \always0~0 .lut_mask = 16'h009F;
defparam \always0~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \full0~0 (
	.dataa(full01),
	.datab(axi_bridge_0_s0_arvalid),
	.datac(full11),
	.datad(\always0~0_combout ),
	.cin(gnd),
	.combout(\full0~0_combout ),
	.cout());
defparam \full0~0 .lut_mask = 16'h0AEA;
defparam \full0~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \full1~0 (
	.dataa(axi_bridge_0_s0_arvalid),
	.datab(full11),
	.datac(gnd),
	.datad(\always0~0_combout ),
	.cin(gnd),
	.combout(\full1~0_combout ),
	.cout());
defparam \full1~0 .lut_mask = 16'hAAEE;
defparam \full1~0 .sum_lutc_input = "datac";

dffeas \data0[36] (
	.clk(clk),
	.d(in_data[36]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[36]~q ),
	.prn(vcc));
defparam \data0[36] .is_wysiwyg = "true";
defparam \data0[36] .power_up = "low";

cycloneive_lcell_comb \data1~0 (
	.dataa(\data0[36]~q ),
	.datab(in_data[36]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~0_combout ),
	.cout());
defparam \data1~0 .lut_mask = 16'hAACC;
defparam \data1~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \always0~1 (
	.dataa(\always0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(full11),
	.cin(gnd),
	.combout(\always0~1_combout ),
	.cout());
defparam \always0~1 .lut_mask = 16'hAAFF;
defparam \always0~1 .sum_lutc_input = "datac";

dffeas \data0[35] (
	.clk(clk),
	.d(in_data[35]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[35]~q ),
	.prn(vcc));
defparam \data0[35] .is_wysiwyg = "true";
defparam \data0[35] .power_up = "low";

cycloneive_lcell_comb \data1~1 (
	.dataa(\data0[35]~q ),
	.datab(in_data[35]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~1_combout ),
	.cout());
defparam \data1~1 .lut_mask = 16'hAACC;
defparam \data1~1 .sum_lutc_input = "datac";

dffeas \data0[34] (
	.clk(clk),
	.d(in_data[34]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[34]~q ),
	.prn(vcc));
defparam \data0[34] .is_wysiwyg = "true";
defparam \data0[34] .power_up = "low";

cycloneive_lcell_comb \data1~2 (
	.dataa(\data0[34]~q ),
	.datab(in_data[34]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~2_combout ),
	.cout());
defparam \data1~2 .lut_mask = 16'hAACC;
defparam \data1~2 .sum_lutc_input = "datac";

dffeas \data0[33] (
	.clk(clk),
	.d(in_data[33]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[33]~q ),
	.prn(vcc));
defparam \data0[33] .is_wysiwyg = "true";
defparam \data0[33] .power_up = "low";

cycloneive_lcell_comb \data1~3 (
	.dataa(\data0[33]~q ),
	.datab(in_data[33]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~3_combout ),
	.cout());
defparam \data1~3 .lut_mask = 16'hAACC;
defparam \data1~3 .sum_lutc_input = "datac";

dffeas \data0[53] (
	.clk(clk),
	.d(in_data[53]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[53]~q ),
	.prn(vcc));
defparam \data0[53] .is_wysiwyg = "true";
defparam \data0[53] .power_up = "low";

cycloneive_lcell_comb \data1~4 (
	.dataa(\data0[53]~q ),
	.datab(in_data[53]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~4_combout ),
	.cout());
defparam \data1~4 .lut_mask = 16'hAACC;
defparam \data1~4 .sum_lutc_input = "datac";

dffeas \data0[22] (
	.clk(clk),
	.d(in_data[22]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[22]~q ),
	.prn(vcc));
defparam \data0[22] .is_wysiwyg = "true";
defparam \data0[22] .power_up = "low";

cycloneive_lcell_comb \data1~5 (
	.dataa(\data0[22]~q ),
	.datab(in_data[22]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~5_combout ),
	.cout());
defparam \data1~5 .lut_mask = 16'hAACC;
defparam \data1~5 .sum_lutc_input = "datac";

dffeas \data0[12] (
	.clk(clk),
	.d(in_data[12]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[12]~q ),
	.prn(vcc));
defparam \data0[12] .is_wysiwyg = "true";
defparam \data0[12] .power_up = "low";

cycloneive_lcell_comb \data1~6 (
	.dataa(\data0[12]~q ),
	.datab(in_data[12]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~6_combout ),
	.cout());
defparam \data1~6 .lut_mask = 16'hAACC;
defparam \data1~6 .sum_lutc_input = "datac";

dffeas \data0[11] (
	.clk(clk),
	.d(in_data[11]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[11]~q ),
	.prn(vcc));
defparam \data0[11] .is_wysiwyg = "true";
defparam \data0[11] .power_up = "low";

cycloneive_lcell_comb \data1~7 (
	.dataa(\data0[11]~q ),
	.datab(in_data[11]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~7_combout ),
	.cout());
defparam \data1~7 .lut_mask = 16'hAACC;
defparam \data1~7 .sum_lutc_input = "datac";

dffeas \data0[10] (
	.clk(clk),
	.d(in_data[10]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[10]~q ),
	.prn(vcc));
defparam \data0[10] .is_wysiwyg = "true";
defparam \data0[10] .power_up = "low";

cycloneive_lcell_comb \data1~8 (
	.dataa(\data0[10]~q ),
	.datab(in_data[10]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~8_combout ),
	.cout());
defparam \data1~8 .lut_mask = 16'hAACC;
defparam \data1~8 .sum_lutc_input = "datac";

dffeas \data0[21] (
	.clk(clk),
	.d(in_data[21]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[21]~q ),
	.prn(vcc));
defparam \data0[21] .is_wysiwyg = "true";
defparam \data0[21] .power_up = "low";

cycloneive_lcell_comb \data1~9 (
	.dataa(\data0[21]~q ),
	.datab(in_data[21]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~9_combout ),
	.cout());
defparam \data1~9 .lut_mask = 16'hAACC;
defparam \data1~9 .sum_lutc_input = "datac";

dffeas \data0[23] (
	.clk(clk),
	.d(in_data[23]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[23]~q ),
	.prn(vcc));
defparam \data0[23] .is_wysiwyg = "true";
defparam \data0[23] .power_up = "low";

cycloneive_lcell_comb \data1~10 (
	.dataa(\data0[23]~q ),
	.datab(in_data[23]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~10_combout ),
	.cout());
defparam \data1~10 .lut_mask = 16'hAACC;
defparam \data1~10 .sum_lutc_input = "datac";

dffeas \data0[20] (
	.clk(clk),
	.d(in_data[20]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[20]~q ),
	.prn(vcc));
defparam \data0[20] .is_wysiwyg = "true";
defparam \data0[20] .power_up = "low";

cycloneive_lcell_comb \data1~11 (
	.dataa(\data0[20]~q ),
	.datab(in_data[20]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~11_combout ),
	.cout());
defparam \data1~11 .lut_mask = 16'hAACC;
defparam \data1~11 .sum_lutc_input = "datac";

dffeas \data0[19] (
	.clk(clk),
	.d(in_data[19]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[19]~q ),
	.prn(vcc));
defparam \data0[19] .is_wysiwyg = "true";
defparam \data0[19] .power_up = "low";

cycloneive_lcell_comb \data1~12 (
	.dataa(\data0[19]~q ),
	.datab(in_data[19]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~12_combout ),
	.cout());
defparam \data1~12 .lut_mask = 16'hAACC;
defparam \data1~12 .sum_lutc_input = "datac";

dffeas \data0[18] (
	.clk(clk),
	.d(in_data[18]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[18]~q ),
	.prn(vcc));
defparam \data0[18] .is_wysiwyg = "true";
defparam \data0[18] .power_up = "low";

cycloneive_lcell_comb \data1~13 (
	.dataa(\data0[18]~q ),
	.datab(in_data[18]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~13_combout ),
	.cout());
defparam \data1~13 .lut_mask = 16'hAACC;
defparam \data1~13 .sum_lutc_input = "datac";

dffeas \data0[17] (
	.clk(clk),
	.d(in_data[17]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[17]~q ),
	.prn(vcc));
defparam \data0[17] .is_wysiwyg = "true";
defparam \data0[17] .power_up = "low";

cycloneive_lcell_comb \data1~14 (
	.dataa(\data0[17]~q ),
	.datab(in_data[17]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~14_combout ),
	.cout());
defparam \data1~14 .lut_mask = 16'hAACC;
defparam \data1~14 .sum_lutc_input = "datac";

dffeas \data0[16] (
	.clk(clk),
	.d(in_data[16]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[16]~q ),
	.prn(vcc));
defparam \data0[16] .is_wysiwyg = "true";
defparam \data0[16] .power_up = "low";

cycloneive_lcell_comb \data1~15 (
	.dataa(\data0[16]~q ),
	.datab(in_data[16]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~15_combout ),
	.cout());
defparam \data1~15 .lut_mask = 16'hAACC;
defparam \data1~15 .sum_lutc_input = "datac";

dffeas \data0[15] (
	.clk(clk),
	.d(in_data[15]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[15]~q ),
	.prn(vcc));
defparam \data0[15] .is_wysiwyg = "true";
defparam \data0[15] .power_up = "low";

cycloneive_lcell_comb \data1~16 (
	.dataa(\data0[15]~q ),
	.datab(in_data[15]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~16_combout ),
	.cout());
defparam \data1~16 .lut_mask = 16'hAACC;
defparam \data1~16 .sum_lutc_input = "datac";

dffeas \data0[14] (
	.clk(clk),
	.d(in_data[14]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[14]~q ),
	.prn(vcc));
defparam \data0[14] .is_wysiwyg = "true";
defparam \data0[14] .power_up = "low";

cycloneive_lcell_comb \data1~17 (
	.dataa(\data0[14]~q ),
	.datab(in_data[14]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~17_combout ),
	.cout());
defparam \data1~17 .lut_mask = 16'hAACC;
defparam \data1~17 .sum_lutc_input = "datac";

dffeas \data0[13] (
	.clk(clk),
	.d(in_data[13]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[13]~q ),
	.prn(vcc));
defparam \data0[13] .is_wysiwyg = "true";
defparam \data0[13] .power_up = "low";

cycloneive_lcell_comb \data1~18 (
	.dataa(\data0[13]~q ),
	.datab(in_data[13]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~18_combout ),
	.cout());
defparam \data1~18 .lut_mask = 16'hAACC;
defparam \data1~18 .sum_lutc_input = "datac";

dffeas \data0[54] (
	.clk(clk),
	.d(in_data[54]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[54]~q ),
	.prn(vcc));
defparam \data0[54] .is_wysiwyg = "true";
defparam \data0[54] .power_up = "low";

cycloneive_lcell_comb \data1~19 (
	.dataa(\data0[54]~q ),
	.datab(in_data[54]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~19_combout ),
	.cout());
defparam \data1~19 .lut_mask = 16'hAACC;
defparam \data1~19 .sum_lutc_input = "datac";

dffeas \data0[24] (
	.clk(clk),
	.d(in_data[24]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[24]~q ),
	.prn(vcc));
defparam \data0[24] .is_wysiwyg = "true";
defparam \data0[24] .power_up = "low";

cycloneive_lcell_comb \data1~20 (
	.dataa(\data0[24]~q ),
	.datab(in_data[24]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~20_combout ),
	.cout());
defparam \data1~20 .lut_mask = 16'hAACC;
defparam \data1~20 .sum_lutc_input = "datac";

dffeas \data0[25] (
	.clk(clk),
	.d(in_data[25]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[25]~q ),
	.prn(vcc));
defparam \data0[25] .is_wysiwyg = "true";
defparam \data0[25] .power_up = "low";

cycloneive_lcell_comb \data1~21 (
	.dataa(\data0[25]~q ),
	.datab(in_data[25]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~21_combout ),
	.cout());
defparam \data1~21 .lut_mask = 16'hAACC;
defparam \data1~21 .sum_lutc_input = "datac";

dffeas \data0[26] (
	.clk(clk),
	.d(in_data[26]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[26]~q ),
	.prn(vcc));
defparam \data0[26] .is_wysiwyg = "true";
defparam \data0[26] .power_up = "low";

cycloneive_lcell_comb \data1~22 (
	.dataa(\data0[26]~q ),
	.datab(in_data[26]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~22_combout ),
	.cout());
defparam \data1~22 .lut_mask = 16'hAACC;
defparam \data1~22 .sum_lutc_input = "datac";

dffeas \data0[27] (
	.clk(clk),
	.d(in_data[27]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[27]~q ),
	.prn(vcc));
defparam \data0[27] .is_wysiwyg = "true";
defparam \data0[27] .power_up = "low";

cycloneive_lcell_comb \data1~23 (
	.dataa(\data0[27]~q ),
	.datab(in_data[27]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~23_combout ),
	.cout());
defparam \data1~23 .lut_mask = 16'hAACC;
defparam \data1~23 .sum_lutc_input = "datac";

dffeas \data0[28] (
	.clk(clk),
	.d(in_data[28]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[28]~q ),
	.prn(vcc));
defparam \data0[28] .is_wysiwyg = "true";
defparam \data0[28] .power_up = "low";

cycloneive_lcell_comb \data1~24 (
	.dataa(\data0[28]~q ),
	.datab(in_data[28]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~24_combout ),
	.cout());
defparam \data1~24 .lut_mask = 16'hAACC;
defparam \data1~24 .sum_lutc_input = "datac";

dffeas \data0[29] (
	.clk(clk),
	.d(in_data[29]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[29]~q ),
	.prn(vcc));
defparam \data0[29] .is_wysiwyg = "true";
defparam \data0[29] .power_up = "low";

cycloneive_lcell_comb \data1~25 (
	.dataa(\data0[29]~q ),
	.datab(in_data[29]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~25_combout ),
	.cout());
defparam \data1~25 .lut_mask = 16'hAACC;
defparam \data1~25 .sum_lutc_input = "datac";

dffeas \data0[30] (
	.clk(clk),
	.d(in_data[30]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[30]~q ),
	.prn(vcc));
defparam \data0[30] .is_wysiwyg = "true";
defparam \data0[30] .power_up = "low";

cycloneive_lcell_comb \data1~26 (
	.dataa(\data0[30]~q ),
	.datab(in_data[30]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~26_combout ),
	.cout());
defparam \data1~26 .lut_mask = 16'hAACC;
defparam \data1~26 .sum_lutc_input = "datac";

dffeas \data0[31] (
	.clk(clk),
	.d(in_data[31]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[31]~q ),
	.prn(vcc));
defparam \data0[31] .is_wysiwyg = "true";
defparam \data0[31] .power_up = "low";

cycloneive_lcell_comb \data1~27 (
	.dataa(\data0[31]~q ),
	.datab(in_data[31]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~27_combout ),
	.cout());
defparam \data1~27 .lut_mask = 16'hAACC;
defparam \data1~27 .sum_lutc_input = "datac";

dffeas \data0[32] (
	.clk(clk),
	.d(in_data[32]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[32]~q ),
	.prn(vcc));
defparam \data0[32] .is_wysiwyg = "true";
defparam \data0[32] .power_up = "low";

cycloneive_lcell_comb \data1~28 (
	.dataa(\data0[32]~q ),
	.datab(in_data[32]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~28_combout ),
	.cout());
defparam \data1~28 .lut_mask = 16'hAACC;
defparam \data1~28 .sum_lutc_input = "datac";

dffeas \data0[8] (
	.clk(clk),
	.d(in_data[8]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[8]~q ),
	.prn(vcc));
defparam \data0[8] .is_wysiwyg = "true";
defparam \data0[8] .power_up = "low";

cycloneive_lcell_comb \data1~29 (
	.dataa(\data0[8]~q ),
	.datab(in_data[8]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~29_combout ),
	.cout());
defparam \data1~29 .lut_mask = 16'hAACC;
defparam \data1~29 .sum_lutc_input = "datac";

dffeas \data0[9] (
	.clk(clk),
	.d(in_data[9]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[9]~q ),
	.prn(vcc));
defparam \data0[9] .is_wysiwyg = "true";
defparam \data0[9] .power_up = "low";

cycloneive_lcell_comb \data1~30 (
	.dataa(\data0[9]~q ),
	.datab(in_data[9]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~30_combout ),
	.cout());
defparam \data1~30 .lut_mask = 16'hAACC;
defparam \data1~30 .sum_lutc_input = "datac";

endmodule

module cycloneiv_altera_avalon_st_pipeline_base_1 (
	full01,
	data1_35,
	data1_33,
	data1_34,
	data1_36,
	Equal1,
	WideOr0,
	data1_0,
	full11,
	full12,
	last_dest_id_0,
	has_pending_responses,
	wready,
	awready,
	reset,
	data1_32,
	data1_31,
	data1_30,
	data1_29,
	data1_12,
	data1_11,
	data1_10,
	data1_28,
	data1_27,
	data1_26,
	data1_25,
	data1_24,
	data1_23,
	data1_22,
	data1_21,
	data1_8,
	full13,
	data1_9,
	data1_20,
	data1_19,
	data1_18,
	data1_17,
	data1_16,
	data1_15,
	data1_14,
	data1_13,
	data1_53,
	data1_54,
	axi_bridge_0_s0_awvalid,
	clk,
	in_data)/* synthesis synthesis_greybox=0 */;
output 	full01;
output 	data1_35;
output 	data1_33;
output 	data1_34;
output 	data1_36;
input 	Equal1;
input 	WideOr0;
input 	data1_0;
output 	full11;
input 	full12;
input 	last_dest_id_0;
input 	has_pending_responses;
input 	wready;
input 	awready;
input 	reset;
output 	data1_32;
output 	data1_31;
output 	data1_30;
output 	data1_29;
output 	data1_12;
output 	data1_11;
output 	data1_10;
output 	data1_28;
output 	data1_27;
output 	data1_26;
output 	data1_25;
output 	data1_24;
output 	data1_23;
output 	data1_22;
output 	data1_21;
output 	data1_8;
output 	full13;
output 	data1_9;
output 	data1_20;
output 	data1_19;
output 	data1_18;
output 	data1_17;
output 	data1_16;
output 	data1_15;
output 	data1_14;
output 	data1_13;
output 	data1_53;
output 	data1_54;
input 	axi_bridge_0_s0_awvalid;
input 	clk;
input 	[170:0] in_data;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \full0~0_combout ;
wire \data0[35]~q ;
wire \data1~0_combout ;
wire \full0~1_combout ;
wire \data0[33]~q ;
wire \data1~1_combout ;
wire \data0[34]~q ;
wire \data1~2_combout ;
wire \data0[36]~q ;
wire \data1~3_combout ;
wire \full1~0_combout ;
wire \full1~2_combout ;
wire \data0[32]~q ;
wire \data1~4_combout ;
wire \data0[31]~q ;
wire \data1~5_combout ;
wire \data0[30]~q ;
wire \data1~6_combout ;
wire \data0[29]~q ;
wire \data1~7_combout ;
wire \data0[12]~q ;
wire \data1~8_combout ;
wire \data0[11]~q ;
wire \data1~9_combout ;
wire \data0[10]~q ;
wire \data1~10_combout ;
wire \data0[28]~q ;
wire \data1~11_combout ;
wire \data0[27]~q ;
wire \data1~12_combout ;
wire \data0[26]~q ;
wire \data1~13_combout ;
wire \data0[25]~q ;
wire \data1~14_combout ;
wire \data0[24]~q ;
wire \data1~15_combout ;
wire \data0[23]~q ;
wire \data1~16_combout ;
wire \data0[22]~q ;
wire \data1~17_combout ;
wire \data0[21]~q ;
wire \data1~18_combout ;
wire \data0[8]~q ;
wire \data1~19_combout ;
wire \data0[9]~q ;
wire \data1~20_combout ;
wire \data0[20]~q ;
wire \data1~21_combout ;
wire \data0[19]~q ;
wire \data1~22_combout ;
wire \data0[18]~q ;
wire \data1~23_combout ;
wire \data0[17]~q ;
wire \data1~24_combout ;
wire \data0[16]~q ;
wire \data1~25_combout ;
wire \data0[15]~q ;
wire \data1~26_combout ;
wire \data0[14]~q ;
wire \data1~27_combout ;
wire \data0[13]~q ;
wire \data1~28_combout ;
wire \data0[53]~q ;
wire \data1~29_combout ;
wire \data0[54]~q ;
wire \data1~30_combout ;


dffeas full0(
	.clk(clk),
	.d(\full0~0_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(full01),
	.prn(vcc));
defparam full0.is_wysiwyg = "true";
defparam full0.power_up = "low";

dffeas \data1[35] (
	.clk(clk),
	.d(\data1~0_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~1_combout ),
	.q(data1_35),
	.prn(vcc));
defparam \data1[35] .is_wysiwyg = "true";
defparam \data1[35] .power_up = "low";

dffeas \data1[33] (
	.clk(clk),
	.d(\data1~1_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~1_combout ),
	.q(data1_33),
	.prn(vcc));
defparam \data1[33] .is_wysiwyg = "true";
defparam \data1[33] .power_up = "low";

dffeas \data1[34] (
	.clk(clk),
	.d(\data1~2_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~1_combout ),
	.q(data1_34),
	.prn(vcc));
defparam \data1[34] .is_wysiwyg = "true";
defparam \data1[34] .power_up = "low";

dffeas \data1[36] (
	.clk(clk),
	.d(\data1~3_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~1_combout ),
	.q(data1_36),
	.prn(vcc));
defparam \data1[36] .is_wysiwyg = "true";
defparam \data1[36] .power_up = "low";

dffeas full1(
	.clk(clk),
	.d(\full1~2_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(full11),
	.prn(vcc));
defparam full1.is_wysiwyg = "true";
defparam full1.power_up = "low";

dffeas \data1[32] (
	.clk(clk),
	.d(\data1~4_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~1_combout ),
	.q(data1_32),
	.prn(vcc));
defparam \data1[32] .is_wysiwyg = "true";
defparam \data1[32] .power_up = "low";

dffeas \data1[31] (
	.clk(clk),
	.d(\data1~5_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~1_combout ),
	.q(data1_31),
	.prn(vcc));
defparam \data1[31] .is_wysiwyg = "true";
defparam \data1[31] .power_up = "low";

dffeas \data1[30] (
	.clk(clk),
	.d(\data1~6_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~1_combout ),
	.q(data1_30),
	.prn(vcc));
defparam \data1[30] .is_wysiwyg = "true";
defparam \data1[30] .power_up = "low";

dffeas \data1[29] (
	.clk(clk),
	.d(\data1~7_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~1_combout ),
	.q(data1_29),
	.prn(vcc));
defparam \data1[29] .is_wysiwyg = "true";
defparam \data1[29] .power_up = "low";

dffeas \data1[12] (
	.clk(clk),
	.d(\data1~8_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~1_combout ),
	.q(data1_12),
	.prn(vcc));
defparam \data1[12] .is_wysiwyg = "true";
defparam \data1[12] .power_up = "low";

dffeas \data1[11] (
	.clk(clk),
	.d(\data1~9_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~1_combout ),
	.q(data1_11),
	.prn(vcc));
defparam \data1[11] .is_wysiwyg = "true";
defparam \data1[11] .power_up = "low";

dffeas \data1[10] (
	.clk(clk),
	.d(\data1~10_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~1_combout ),
	.q(data1_10),
	.prn(vcc));
defparam \data1[10] .is_wysiwyg = "true";
defparam \data1[10] .power_up = "low";

dffeas \data1[28] (
	.clk(clk),
	.d(\data1~11_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~1_combout ),
	.q(data1_28),
	.prn(vcc));
defparam \data1[28] .is_wysiwyg = "true";
defparam \data1[28] .power_up = "low";

dffeas \data1[27] (
	.clk(clk),
	.d(\data1~12_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~1_combout ),
	.q(data1_27),
	.prn(vcc));
defparam \data1[27] .is_wysiwyg = "true";
defparam \data1[27] .power_up = "low";

dffeas \data1[26] (
	.clk(clk),
	.d(\data1~13_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~1_combout ),
	.q(data1_26),
	.prn(vcc));
defparam \data1[26] .is_wysiwyg = "true";
defparam \data1[26] .power_up = "low";

dffeas \data1[25] (
	.clk(clk),
	.d(\data1~14_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~1_combout ),
	.q(data1_25),
	.prn(vcc));
defparam \data1[25] .is_wysiwyg = "true";
defparam \data1[25] .power_up = "low";

dffeas \data1[24] (
	.clk(clk),
	.d(\data1~15_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~1_combout ),
	.q(data1_24),
	.prn(vcc));
defparam \data1[24] .is_wysiwyg = "true";
defparam \data1[24] .power_up = "low";

dffeas \data1[23] (
	.clk(clk),
	.d(\data1~16_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~1_combout ),
	.q(data1_23),
	.prn(vcc));
defparam \data1[23] .is_wysiwyg = "true";
defparam \data1[23] .power_up = "low";

dffeas \data1[22] (
	.clk(clk),
	.d(\data1~17_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~1_combout ),
	.q(data1_22),
	.prn(vcc));
defparam \data1[22] .is_wysiwyg = "true";
defparam \data1[22] .power_up = "low";

dffeas \data1[21] (
	.clk(clk),
	.d(\data1~18_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~1_combout ),
	.q(data1_21),
	.prn(vcc));
defparam \data1[21] .is_wysiwyg = "true";
defparam \data1[21] .power_up = "low";

dffeas \data1[8] (
	.clk(clk),
	.d(\data1~19_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~1_combout ),
	.q(data1_8),
	.prn(vcc));
defparam \data1[8] .is_wysiwyg = "true";
defparam \data1[8] .power_up = "low";

cycloneive_lcell_comb \full1~1 (
	.dataa(Equal1),
	.datab(last_dest_id_0),
	.datac(has_pending_responses),
	.datad(WideOr0),
	.cin(gnd),
	.combout(full13),
	.cout());
defparam \full1~1 .lut_mask = 16'h009F;
defparam \full1~1 .sum_lutc_input = "datac";

dffeas \data1[9] (
	.clk(clk),
	.d(\data1~20_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~1_combout ),
	.q(data1_9),
	.prn(vcc));
defparam \data1[9] .is_wysiwyg = "true";
defparam \data1[9] .power_up = "low";

dffeas \data1[20] (
	.clk(clk),
	.d(\data1~21_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~1_combout ),
	.q(data1_20),
	.prn(vcc));
defparam \data1[20] .is_wysiwyg = "true";
defparam \data1[20] .power_up = "low";

dffeas \data1[19] (
	.clk(clk),
	.d(\data1~22_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~1_combout ),
	.q(data1_19),
	.prn(vcc));
defparam \data1[19] .is_wysiwyg = "true";
defparam \data1[19] .power_up = "low";

dffeas \data1[18] (
	.clk(clk),
	.d(\data1~23_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~1_combout ),
	.q(data1_18),
	.prn(vcc));
defparam \data1[18] .is_wysiwyg = "true";
defparam \data1[18] .power_up = "low";

dffeas \data1[17] (
	.clk(clk),
	.d(\data1~24_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~1_combout ),
	.q(data1_17),
	.prn(vcc));
defparam \data1[17] .is_wysiwyg = "true";
defparam \data1[17] .power_up = "low";

dffeas \data1[16] (
	.clk(clk),
	.d(\data1~25_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~1_combout ),
	.q(data1_16),
	.prn(vcc));
defparam \data1[16] .is_wysiwyg = "true";
defparam \data1[16] .power_up = "low";

dffeas \data1[15] (
	.clk(clk),
	.d(\data1~26_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~1_combout ),
	.q(data1_15),
	.prn(vcc));
defparam \data1[15] .is_wysiwyg = "true";
defparam \data1[15] .power_up = "low";

dffeas \data1[14] (
	.clk(clk),
	.d(\data1~27_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~1_combout ),
	.q(data1_14),
	.prn(vcc));
defparam \data1[14] .is_wysiwyg = "true";
defparam \data1[14] .power_up = "low";

dffeas \data1[13] (
	.clk(clk),
	.d(\data1~28_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~1_combout ),
	.q(data1_13),
	.prn(vcc));
defparam \data1[13] .is_wysiwyg = "true";
defparam \data1[13] .power_up = "low";

dffeas \data1[53] (
	.clk(clk),
	.d(\data1~29_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~1_combout ),
	.q(data1_53),
	.prn(vcc));
defparam \data1[53] .is_wysiwyg = "true";
defparam \data1[53] .power_up = "low";

dffeas \data1[54] (
	.clk(clk),
	.d(\data1~30_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~1_combout ),
	.q(data1_54),
	.prn(vcc));
defparam \data1[54] .is_wysiwyg = "true";
defparam \data1[54] .power_up = "low";

cycloneive_lcell_comb \full0~0 (
	.dataa(awready),
	.datab(full01),
	.datac(axi_bridge_0_s0_awvalid),
	.datad(full11),
	.cin(gnd),
	.combout(\full0~0_combout ),
	.cout());
defparam \full0~0 .lut_mask = 16'hA8CC;
defparam \full0~0 .sum_lutc_input = "datac";

dffeas \data0[35] (
	.clk(clk),
	.d(in_data[35]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[35]~q ),
	.prn(vcc));
defparam \data0[35] .is_wysiwyg = "true";
defparam \data0[35] .power_up = "low";

cycloneive_lcell_comb \data1~0 (
	.dataa(\data0[35]~q ),
	.datab(in_data[35]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~0_combout ),
	.cout());
defparam \data1~0 .lut_mask = 16'hAACC;
defparam \data1~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \full0~1 (
	.dataa(full11),
	.datab(WideOr0),
	.datac(data1_0),
	.datad(wready),
	.cin(gnd),
	.combout(\full0~1_combout ),
	.cout());
defparam \full0~1 .lut_mask = 16'h7555;
defparam \full0~1 .sum_lutc_input = "datac";

dffeas \data0[33] (
	.clk(clk),
	.d(in_data[33]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[33]~q ),
	.prn(vcc));
defparam \data0[33] .is_wysiwyg = "true";
defparam \data0[33] .power_up = "low";

cycloneive_lcell_comb \data1~1 (
	.dataa(\data0[33]~q ),
	.datab(in_data[33]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~1_combout ),
	.cout());
defparam \data1~1 .lut_mask = 16'hAACC;
defparam \data1~1 .sum_lutc_input = "datac";

dffeas \data0[34] (
	.clk(clk),
	.d(in_data[34]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[34]~q ),
	.prn(vcc));
defparam \data0[34] .is_wysiwyg = "true";
defparam \data0[34] .power_up = "low";

cycloneive_lcell_comb \data1~2 (
	.dataa(\data0[34]~q ),
	.datab(in_data[34]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~2_combout ),
	.cout());
defparam \data1~2 .lut_mask = 16'hAACC;
defparam \data1~2 .sum_lutc_input = "datac";

dffeas \data0[36] (
	.clk(clk),
	.d(in_data[36]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[36]~q ),
	.prn(vcc));
defparam \data0[36] .is_wysiwyg = "true";
defparam \data0[36] .power_up = "low";

cycloneive_lcell_comb \data1~3 (
	.dataa(\data0[36]~q ),
	.datab(in_data[36]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~3_combout ),
	.cout());
defparam \data1~3 .lut_mask = 16'hAACC;
defparam \data1~3 .sum_lutc_input = "datac";

cycloneive_lcell_comb \full1~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(data1_0),
	.datad(full12),
	.cin(gnd),
	.combout(\full1~0_combout ),
	.cout());
defparam \full1~0 .lut_mask = 16'h0FFF;
defparam \full1~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \full1~2 (
	.dataa(axi_bridge_0_s0_awvalid),
	.datab(full11),
	.datac(\full1~0_combout ),
	.datad(full13),
	.cin(gnd),
	.combout(\full1~2_combout ),
	.cout());
defparam \full1~2 .lut_mask = 16'hEAEE;
defparam \full1~2 .sum_lutc_input = "datac";

dffeas \data0[32] (
	.clk(clk),
	.d(in_data[32]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[32]~q ),
	.prn(vcc));
defparam \data0[32] .is_wysiwyg = "true";
defparam \data0[32] .power_up = "low";

cycloneive_lcell_comb \data1~4 (
	.dataa(\data0[32]~q ),
	.datab(in_data[32]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~4_combout ),
	.cout());
defparam \data1~4 .lut_mask = 16'hAACC;
defparam \data1~4 .sum_lutc_input = "datac";

dffeas \data0[31] (
	.clk(clk),
	.d(in_data[31]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[31]~q ),
	.prn(vcc));
defparam \data0[31] .is_wysiwyg = "true";
defparam \data0[31] .power_up = "low";

cycloneive_lcell_comb \data1~5 (
	.dataa(\data0[31]~q ),
	.datab(in_data[31]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~5_combout ),
	.cout());
defparam \data1~5 .lut_mask = 16'hAACC;
defparam \data1~5 .sum_lutc_input = "datac";

dffeas \data0[30] (
	.clk(clk),
	.d(in_data[30]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[30]~q ),
	.prn(vcc));
defparam \data0[30] .is_wysiwyg = "true";
defparam \data0[30] .power_up = "low";

cycloneive_lcell_comb \data1~6 (
	.dataa(\data0[30]~q ),
	.datab(in_data[30]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~6_combout ),
	.cout());
defparam \data1~6 .lut_mask = 16'hAACC;
defparam \data1~6 .sum_lutc_input = "datac";

dffeas \data0[29] (
	.clk(clk),
	.d(in_data[29]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[29]~q ),
	.prn(vcc));
defparam \data0[29] .is_wysiwyg = "true";
defparam \data0[29] .power_up = "low";

cycloneive_lcell_comb \data1~7 (
	.dataa(\data0[29]~q ),
	.datab(in_data[29]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~7_combout ),
	.cout());
defparam \data1~7 .lut_mask = 16'hAACC;
defparam \data1~7 .sum_lutc_input = "datac";

dffeas \data0[12] (
	.clk(clk),
	.d(in_data[12]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[12]~q ),
	.prn(vcc));
defparam \data0[12] .is_wysiwyg = "true";
defparam \data0[12] .power_up = "low";

cycloneive_lcell_comb \data1~8 (
	.dataa(\data0[12]~q ),
	.datab(in_data[12]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~8_combout ),
	.cout());
defparam \data1~8 .lut_mask = 16'hAACC;
defparam \data1~8 .sum_lutc_input = "datac";

dffeas \data0[11] (
	.clk(clk),
	.d(in_data[11]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[11]~q ),
	.prn(vcc));
defparam \data0[11] .is_wysiwyg = "true";
defparam \data0[11] .power_up = "low";

cycloneive_lcell_comb \data1~9 (
	.dataa(\data0[11]~q ),
	.datab(in_data[11]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~9_combout ),
	.cout());
defparam \data1~9 .lut_mask = 16'hAACC;
defparam \data1~9 .sum_lutc_input = "datac";

dffeas \data0[10] (
	.clk(clk),
	.d(in_data[10]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[10]~q ),
	.prn(vcc));
defparam \data0[10] .is_wysiwyg = "true";
defparam \data0[10] .power_up = "low";

cycloneive_lcell_comb \data1~10 (
	.dataa(\data0[10]~q ),
	.datab(in_data[10]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~10_combout ),
	.cout());
defparam \data1~10 .lut_mask = 16'hAACC;
defparam \data1~10 .sum_lutc_input = "datac";

dffeas \data0[28] (
	.clk(clk),
	.d(in_data[28]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[28]~q ),
	.prn(vcc));
defparam \data0[28] .is_wysiwyg = "true";
defparam \data0[28] .power_up = "low";

cycloneive_lcell_comb \data1~11 (
	.dataa(\data0[28]~q ),
	.datab(in_data[28]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~11_combout ),
	.cout());
defparam \data1~11 .lut_mask = 16'hAACC;
defparam \data1~11 .sum_lutc_input = "datac";

dffeas \data0[27] (
	.clk(clk),
	.d(in_data[27]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[27]~q ),
	.prn(vcc));
defparam \data0[27] .is_wysiwyg = "true";
defparam \data0[27] .power_up = "low";

cycloneive_lcell_comb \data1~12 (
	.dataa(\data0[27]~q ),
	.datab(in_data[27]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~12_combout ),
	.cout());
defparam \data1~12 .lut_mask = 16'hAACC;
defparam \data1~12 .sum_lutc_input = "datac";

dffeas \data0[26] (
	.clk(clk),
	.d(in_data[26]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[26]~q ),
	.prn(vcc));
defparam \data0[26] .is_wysiwyg = "true";
defparam \data0[26] .power_up = "low";

cycloneive_lcell_comb \data1~13 (
	.dataa(\data0[26]~q ),
	.datab(in_data[26]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~13_combout ),
	.cout());
defparam \data1~13 .lut_mask = 16'hAACC;
defparam \data1~13 .sum_lutc_input = "datac";

dffeas \data0[25] (
	.clk(clk),
	.d(in_data[25]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[25]~q ),
	.prn(vcc));
defparam \data0[25] .is_wysiwyg = "true";
defparam \data0[25] .power_up = "low";

cycloneive_lcell_comb \data1~14 (
	.dataa(\data0[25]~q ),
	.datab(in_data[25]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~14_combout ),
	.cout());
defparam \data1~14 .lut_mask = 16'hAACC;
defparam \data1~14 .sum_lutc_input = "datac";

dffeas \data0[24] (
	.clk(clk),
	.d(in_data[24]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[24]~q ),
	.prn(vcc));
defparam \data0[24] .is_wysiwyg = "true";
defparam \data0[24] .power_up = "low";

cycloneive_lcell_comb \data1~15 (
	.dataa(\data0[24]~q ),
	.datab(in_data[24]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~15_combout ),
	.cout());
defparam \data1~15 .lut_mask = 16'hAACC;
defparam \data1~15 .sum_lutc_input = "datac";

dffeas \data0[23] (
	.clk(clk),
	.d(in_data[23]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[23]~q ),
	.prn(vcc));
defparam \data0[23] .is_wysiwyg = "true";
defparam \data0[23] .power_up = "low";

cycloneive_lcell_comb \data1~16 (
	.dataa(\data0[23]~q ),
	.datab(in_data[23]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~16_combout ),
	.cout());
defparam \data1~16 .lut_mask = 16'hAACC;
defparam \data1~16 .sum_lutc_input = "datac";

dffeas \data0[22] (
	.clk(clk),
	.d(in_data[22]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[22]~q ),
	.prn(vcc));
defparam \data0[22] .is_wysiwyg = "true";
defparam \data0[22] .power_up = "low";

cycloneive_lcell_comb \data1~17 (
	.dataa(\data0[22]~q ),
	.datab(in_data[22]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~17_combout ),
	.cout());
defparam \data1~17 .lut_mask = 16'hAACC;
defparam \data1~17 .sum_lutc_input = "datac";

dffeas \data0[21] (
	.clk(clk),
	.d(in_data[21]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[21]~q ),
	.prn(vcc));
defparam \data0[21] .is_wysiwyg = "true";
defparam \data0[21] .power_up = "low";

cycloneive_lcell_comb \data1~18 (
	.dataa(\data0[21]~q ),
	.datab(in_data[21]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~18_combout ),
	.cout());
defparam \data1~18 .lut_mask = 16'hAACC;
defparam \data1~18 .sum_lutc_input = "datac";

dffeas \data0[8] (
	.clk(clk),
	.d(in_data[8]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[8]~q ),
	.prn(vcc));
defparam \data0[8] .is_wysiwyg = "true";
defparam \data0[8] .power_up = "low";

cycloneive_lcell_comb \data1~19 (
	.dataa(\data0[8]~q ),
	.datab(in_data[8]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~19_combout ),
	.cout());
defparam \data1~19 .lut_mask = 16'hAACC;
defparam \data1~19 .sum_lutc_input = "datac";

dffeas \data0[9] (
	.clk(clk),
	.d(in_data[9]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[9]~q ),
	.prn(vcc));
defparam \data0[9] .is_wysiwyg = "true";
defparam \data0[9] .power_up = "low";

cycloneive_lcell_comb \data1~20 (
	.dataa(\data0[9]~q ),
	.datab(in_data[9]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~20_combout ),
	.cout());
defparam \data1~20 .lut_mask = 16'hAACC;
defparam \data1~20 .sum_lutc_input = "datac";

dffeas \data0[20] (
	.clk(clk),
	.d(in_data[20]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[20]~q ),
	.prn(vcc));
defparam \data0[20] .is_wysiwyg = "true";
defparam \data0[20] .power_up = "low";

cycloneive_lcell_comb \data1~21 (
	.dataa(\data0[20]~q ),
	.datab(in_data[20]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~21_combout ),
	.cout());
defparam \data1~21 .lut_mask = 16'hAACC;
defparam \data1~21 .sum_lutc_input = "datac";

dffeas \data0[19] (
	.clk(clk),
	.d(in_data[19]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[19]~q ),
	.prn(vcc));
defparam \data0[19] .is_wysiwyg = "true";
defparam \data0[19] .power_up = "low";

cycloneive_lcell_comb \data1~22 (
	.dataa(\data0[19]~q ),
	.datab(in_data[19]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~22_combout ),
	.cout());
defparam \data1~22 .lut_mask = 16'hAACC;
defparam \data1~22 .sum_lutc_input = "datac";

dffeas \data0[18] (
	.clk(clk),
	.d(in_data[18]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[18]~q ),
	.prn(vcc));
defparam \data0[18] .is_wysiwyg = "true";
defparam \data0[18] .power_up = "low";

cycloneive_lcell_comb \data1~23 (
	.dataa(\data0[18]~q ),
	.datab(in_data[18]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~23_combout ),
	.cout());
defparam \data1~23 .lut_mask = 16'hAACC;
defparam \data1~23 .sum_lutc_input = "datac";

dffeas \data0[17] (
	.clk(clk),
	.d(in_data[17]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[17]~q ),
	.prn(vcc));
defparam \data0[17] .is_wysiwyg = "true";
defparam \data0[17] .power_up = "low";

cycloneive_lcell_comb \data1~24 (
	.dataa(\data0[17]~q ),
	.datab(in_data[17]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~24_combout ),
	.cout());
defparam \data1~24 .lut_mask = 16'hAACC;
defparam \data1~24 .sum_lutc_input = "datac";

dffeas \data0[16] (
	.clk(clk),
	.d(in_data[16]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[16]~q ),
	.prn(vcc));
defparam \data0[16] .is_wysiwyg = "true";
defparam \data0[16] .power_up = "low";

cycloneive_lcell_comb \data1~25 (
	.dataa(\data0[16]~q ),
	.datab(in_data[16]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~25_combout ),
	.cout());
defparam \data1~25 .lut_mask = 16'hAACC;
defparam \data1~25 .sum_lutc_input = "datac";

dffeas \data0[15] (
	.clk(clk),
	.d(in_data[15]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[15]~q ),
	.prn(vcc));
defparam \data0[15] .is_wysiwyg = "true";
defparam \data0[15] .power_up = "low";

cycloneive_lcell_comb \data1~26 (
	.dataa(\data0[15]~q ),
	.datab(in_data[15]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~26_combout ),
	.cout());
defparam \data1~26 .lut_mask = 16'hAACC;
defparam \data1~26 .sum_lutc_input = "datac";

dffeas \data0[14] (
	.clk(clk),
	.d(in_data[14]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[14]~q ),
	.prn(vcc));
defparam \data0[14] .is_wysiwyg = "true";
defparam \data0[14] .power_up = "low";

cycloneive_lcell_comb \data1~27 (
	.dataa(\data0[14]~q ),
	.datab(in_data[14]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~27_combout ),
	.cout());
defparam \data1~27 .lut_mask = 16'hAACC;
defparam \data1~27 .sum_lutc_input = "datac";

dffeas \data0[13] (
	.clk(clk),
	.d(in_data[13]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[13]~q ),
	.prn(vcc));
defparam \data0[13] .is_wysiwyg = "true";
defparam \data0[13] .power_up = "low";

cycloneive_lcell_comb \data1~28 (
	.dataa(\data0[13]~q ),
	.datab(in_data[13]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~28_combout ),
	.cout());
defparam \data1~28 .lut_mask = 16'hAACC;
defparam \data1~28 .sum_lutc_input = "datac";

dffeas \data0[53] (
	.clk(clk),
	.d(in_data[53]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[53]~q ),
	.prn(vcc));
defparam \data0[53] .is_wysiwyg = "true";
defparam \data0[53] .power_up = "low";

cycloneive_lcell_comb \data1~29 (
	.dataa(\data0[53]~q ),
	.datab(in_data[53]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~29_combout ),
	.cout());
defparam \data1~29 .lut_mask = 16'hAACC;
defparam \data1~29 .sum_lutc_input = "datac";

dffeas \data0[54] (
	.clk(clk),
	.d(in_data[54]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[54]~q ),
	.prn(vcc));
defparam \data0[54] .is_wysiwyg = "true";
defparam \data0[54] .power_up = "low";

cycloneive_lcell_comb \data1~30 (
	.dataa(\data0[54]~q ),
	.datab(in_data[54]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~30_combout ),
	.cout());
defparam \data1~30 .lut_mask = 16'hAACC;
defparam \data1~30 .sum_lutc_input = "datac";

endmodule

module cycloneiv_altera_avalon_st_pipeline_base_2 (
	data1_2,
	data1_3,
	full11,
	reset,
	out_valid,
	out_valid1,
	in_data,
	full01,
	clk,
	axi_bridge_0_s0_bready)/* synthesis synthesis_greybox=0 */;
output 	data1_2;
output 	data1_3;
output 	full11;
input 	reset;
input 	out_valid;
input 	out_valid1;
input 	[170:0] in_data;
output 	full01;
input 	clk;
input 	axi_bridge_0_s0_bready;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \data0[2]~q ;
wire \data1~0_combout ;
wire \full0~0_combout ;
wire \data0[3]~q ;
wire \data1~1_combout ;
wire \full1~0_combout ;
wire \full1~1_combout ;
wire \full0~1_combout ;


dffeas \data1[2] (
	.clk(clk),
	.d(\data1~0_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_2),
	.prn(vcc));
defparam \data1[2] .is_wysiwyg = "true";
defparam \data1[2] .power_up = "low";

dffeas \data1[3] (
	.clk(clk),
	.d(\data1~1_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_3),
	.prn(vcc));
defparam \data1[3] .is_wysiwyg = "true";
defparam \data1[3] .power_up = "low";

dffeas full1(
	.clk(clk),
	.d(\full1~0_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(full11),
	.prn(vcc));
defparam full1.is_wysiwyg = "true";
defparam full1.power_up = "low";

dffeas full0(
	.clk(clk),
	.d(\full0~1_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(full01),
	.prn(vcc));
defparam full0.is_wysiwyg = "true";
defparam full0.power_up = "low";

dffeas \data0[2] (
	.clk(clk),
	.d(in_data[2]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[2]~q ),
	.prn(vcc));
defparam \data0[2] .is_wysiwyg = "true";
defparam \data0[2] .power_up = "low";

cycloneive_lcell_comb \data1~0 (
	.dataa(\data0[2]~q ),
	.datab(in_data[2]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~0_combout ),
	.cout());
defparam \data1~0 .lut_mask = 16'hAACC;
defparam \data1~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \full0~0 (
	.dataa(full11),
	.datab(gnd),
	.datac(gnd),
	.datad(axi_bridge_0_s0_bready),
	.cin(gnd),
	.combout(\full0~0_combout ),
	.cout());
defparam \full0~0 .lut_mask = 16'hFF55;
defparam \full0~0 .sum_lutc_input = "datac";

dffeas \data0[3] (
	.clk(clk),
	.d(in_data[3]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[3]~q ),
	.prn(vcc));
defparam \data0[3] .is_wysiwyg = "true";
defparam \data0[3] .power_up = "low";

cycloneive_lcell_comb \data1~1 (
	.dataa(\data0[3]~q ),
	.datab(in_data[3]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~1_combout ),
	.cout());
defparam \data1~1 .lut_mask = 16'hAACC;
defparam \data1~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \full1~0 (
	.dataa(out_valid),
	.datab(out_valid1),
	.datac(full11),
	.datad(axi_bridge_0_s0_bready),
	.cin(gnd),
	.combout(\full1~0_combout ),
	.cout());
defparam \full1~0 .lut_mask = 16'hEEFE;
defparam \full1~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \full1~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(out_valid),
	.datad(out_valid1),
	.cin(gnd),
	.combout(\full1~1_combout ),
	.cout());
defparam \full1~1 .lut_mask = 16'h000F;
defparam \full1~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \full0~1 (
	.dataa(full01),
	.datab(\full1~1_combout ),
	.datac(full11),
	.datad(axi_bridge_0_s0_bready),
	.cin(gnd),
	.combout(\full0~1_combout ),
	.cout());
defparam \full0~1 .lut_mask = 16'h0ABA;
defparam \full0~1 .sum_lutc_input = "datac";

endmodule

module cycloneiv_altera_avalon_st_pipeline_base_3 (
	data1_67,
	data1_68,
	data1_3,
	data1_4,
	data1_5,
	data1_6,
	data1_7,
	data1_8,
	data1_9,
	data1_10,
	data1_11,
	data1_12,
	data1_13,
	data1_14,
	data1_15,
	data1_16,
	data1_17,
	data1_18,
	data1_19,
	data1_20,
	data1_21,
	data1_22,
	data1_23,
	data1_24,
	data1_25,
	data1_26,
	data1_27,
	data1_28,
	data1_29,
	data1_30,
	data1_31,
	data1_32,
	data1_33,
	data1_34,
	data1_35,
	data1_36,
	data1_37,
	data1_38,
	data1_39,
	data1_40,
	data1_41,
	data1_42,
	data1_43,
	data1_44,
	data1_45,
	data1_46,
	data1_47,
	data1_48,
	data1_49,
	data1_50,
	data1_51,
	data1_52,
	data1_53,
	data1_54,
	data1_55,
	data1_56,
	data1_57,
	data1_58,
	data1_59,
	data1_60,
	data1_61,
	data1_62,
	data1_63,
	data1_64,
	data1_65,
	data1_66,
	data1_0,
	full11,
	reset,
	out_valid,
	out_valid1,
	in_data,
	full01,
	clk,
	axi_bridge_0_s0_rready)/* synthesis synthesis_greybox=0 */;
output 	data1_67;
output 	data1_68;
output 	data1_3;
output 	data1_4;
output 	data1_5;
output 	data1_6;
output 	data1_7;
output 	data1_8;
output 	data1_9;
output 	data1_10;
output 	data1_11;
output 	data1_12;
output 	data1_13;
output 	data1_14;
output 	data1_15;
output 	data1_16;
output 	data1_17;
output 	data1_18;
output 	data1_19;
output 	data1_20;
output 	data1_21;
output 	data1_22;
output 	data1_23;
output 	data1_24;
output 	data1_25;
output 	data1_26;
output 	data1_27;
output 	data1_28;
output 	data1_29;
output 	data1_30;
output 	data1_31;
output 	data1_32;
output 	data1_33;
output 	data1_34;
output 	data1_35;
output 	data1_36;
output 	data1_37;
output 	data1_38;
output 	data1_39;
output 	data1_40;
output 	data1_41;
output 	data1_42;
output 	data1_43;
output 	data1_44;
output 	data1_45;
output 	data1_46;
output 	data1_47;
output 	data1_48;
output 	data1_49;
output 	data1_50;
output 	data1_51;
output 	data1_52;
output 	data1_53;
output 	data1_54;
output 	data1_55;
output 	data1_56;
output 	data1_57;
output 	data1_58;
output 	data1_59;
output 	data1_60;
output 	data1_61;
output 	data1_62;
output 	data1_63;
output 	data1_64;
output 	data1_65;
output 	data1_66;
output 	data1_0;
output 	full11;
input 	reset;
input 	out_valid;
input 	out_valid1;
input 	[170:0] in_data;
output 	full01;
input 	clk;
input 	axi_bridge_0_s0_rready;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \data0[67]~q ;
wire \data1~0_combout ;
wire \full0~0_combout ;
wire \data0[68]~q ;
wire \data1~1_combout ;
wire \data0[3]~q ;
wire \data1~2_combout ;
wire \data0[4]~q ;
wire \data1~3_combout ;
wire \data0[5]~q ;
wire \data1~4_combout ;
wire \data0[6]~q ;
wire \data1~5_combout ;
wire \data0[7]~q ;
wire \data1~6_combout ;
wire \data0[8]~q ;
wire \data1~7_combout ;
wire \data0[9]~q ;
wire \data1~8_combout ;
wire \data0[10]~q ;
wire \data1~9_combout ;
wire \data0[11]~q ;
wire \data1~10_combout ;
wire \data0[12]~q ;
wire \data1~11_combout ;
wire \data0[13]~q ;
wire \data1~12_combout ;
wire \data0[14]~q ;
wire \data1~13_combout ;
wire \data0[15]~q ;
wire \data1~14_combout ;
wire \data0[16]~q ;
wire \data1~15_combout ;
wire \data0[17]~q ;
wire \data1~16_combout ;
wire \data0[18]~q ;
wire \data1~17_combout ;
wire \data0[19]~q ;
wire \data1~18_combout ;
wire \data0[20]~q ;
wire \data1~19_combout ;
wire \data0[21]~q ;
wire \data1~20_combout ;
wire \data0[22]~q ;
wire \data1~21_combout ;
wire \data0[23]~q ;
wire \data1~22_combout ;
wire \data0[24]~q ;
wire \data1~23_combout ;
wire \data0[25]~q ;
wire \data1~24_combout ;
wire \data0[26]~q ;
wire \data1~25_combout ;
wire \data0[27]~q ;
wire \data1~26_combout ;
wire \data0[28]~q ;
wire \data1~27_combout ;
wire \data0[29]~q ;
wire \data1~28_combout ;
wire \data0[30]~q ;
wire \data1~29_combout ;
wire \data0[31]~q ;
wire \data1~30_combout ;
wire \data0[32]~q ;
wire \data1~31_combout ;
wire \data0[33]~q ;
wire \data1~32_combout ;
wire \data0[34]~q ;
wire \data1~33_combout ;
wire \data0[35]~q ;
wire \data1~34_combout ;
wire \data0[36]~q ;
wire \data1~35_combout ;
wire \data0[37]~q ;
wire \data1~36_combout ;
wire \data0[38]~q ;
wire \data1~37_combout ;
wire \data0[39]~q ;
wire \data1~38_combout ;
wire \data0[40]~q ;
wire \data1~39_combout ;
wire \data0[41]~q ;
wire \data1~40_combout ;
wire \data0[42]~q ;
wire \data1~41_combout ;
wire \data0[43]~q ;
wire \data1~42_combout ;
wire \data0[44]~q ;
wire \data1~43_combout ;
wire \data0[45]~q ;
wire \data1~44_combout ;
wire \data0[46]~q ;
wire \data1~45_combout ;
wire \data0[47]~q ;
wire \data1~46_combout ;
wire \data0[48]~q ;
wire \data1~47_combout ;
wire \data0[49]~q ;
wire \data1~48_combout ;
wire \data0[50]~q ;
wire \data1~49_combout ;
wire \data0[51]~q ;
wire \data1~50_combout ;
wire \data0[52]~q ;
wire \data1~51_combout ;
wire \data0[53]~q ;
wire \data1~52_combout ;
wire \data0[54]~q ;
wire \data1~53_combout ;
wire \data0[55]~q ;
wire \data1~54_combout ;
wire \data0[56]~q ;
wire \data1~55_combout ;
wire \data0[57]~q ;
wire \data1~56_combout ;
wire \data0[58]~q ;
wire \data1~57_combout ;
wire \data0[59]~q ;
wire \data1~58_combout ;
wire \data0[60]~q ;
wire \data1~59_combout ;
wire \data0[61]~q ;
wire \data1~60_combout ;
wire \data0[62]~q ;
wire \data1~61_combout ;
wire \data0[63]~q ;
wire \data1~62_combout ;
wire \data0[64]~q ;
wire \data1~63_combout ;
wire \data0[65]~q ;
wire \data1~64_combout ;
wire \data0[66]~q ;
wire \data1~65_combout ;
wire \data0[0]~q ;
wire \data1~66_combout ;
wire \full1~0_combout ;
wire \full1~1_combout ;
wire \full0~1_combout ;


dffeas \data1[67] (
	.clk(clk),
	.d(\data1~0_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_67),
	.prn(vcc));
defparam \data1[67] .is_wysiwyg = "true";
defparam \data1[67] .power_up = "low";

dffeas \data1[68] (
	.clk(clk),
	.d(\data1~1_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_68),
	.prn(vcc));
defparam \data1[68] .is_wysiwyg = "true";
defparam \data1[68] .power_up = "low";

dffeas \data1[3] (
	.clk(clk),
	.d(\data1~2_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_3),
	.prn(vcc));
defparam \data1[3] .is_wysiwyg = "true";
defparam \data1[3] .power_up = "low";

dffeas \data1[4] (
	.clk(clk),
	.d(\data1~3_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_4),
	.prn(vcc));
defparam \data1[4] .is_wysiwyg = "true";
defparam \data1[4] .power_up = "low";

dffeas \data1[5] (
	.clk(clk),
	.d(\data1~4_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_5),
	.prn(vcc));
defparam \data1[5] .is_wysiwyg = "true";
defparam \data1[5] .power_up = "low";

dffeas \data1[6] (
	.clk(clk),
	.d(\data1~5_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_6),
	.prn(vcc));
defparam \data1[6] .is_wysiwyg = "true";
defparam \data1[6] .power_up = "low";

dffeas \data1[7] (
	.clk(clk),
	.d(\data1~6_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_7),
	.prn(vcc));
defparam \data1[7] .is_wysiwyg = "true";
defparam \data1[7] .power_up = "low";

dffeas \data1[8] (
	.clk(clk),
	.d(\data1~7_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_8),
	.prn(vcc));
defparam \data1[8] .is_wysiwyg = "true";
defparam \data1[8] .power_up = "low";

dffeas \data1[9] (
	.clk(clk),
	.d(\data1~8_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_9),
	.prn(vcc));
defparam \data1[9] .is_wysiwyg = "true";
defparam \data1[9] .power_up = "low";

dffeas \data1[10] (
	.clk(clk),
	.d(\data1~9_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_10),
	.prn(vcc));
defparam \data1[10] .is_wysiwyg = "true";
defparam \data1[10] .power_up = "low";

dffeas \data1[11] (
	.clk(clk),
	.d(\data1~10_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_11),
	.prn(vcc));
defparam \data1[11] .is_wysiwyg = "true";
defparam \data1[11] .power_up = "low";

dffeas \data1[12] (
	.clk(clk),
	.d(\data1~11_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_12),
	.prn(vcc));
defparam \data1[12] .is_wysiwyg = "true";
defparam \data1[12] .power_up = "low";

dffeas \data1[13] (
	.clk(clk),
	.d(\data1~12_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_13),
	.prn(vcc));
defparam \data1[13] .is_wysiwyg = "true";
defparam \data1[13] .power_up = "low";

dffeas \data1[14] (
	.clk(clk),
	.d(\data1~13_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_14),
	.prn(vcc));
defparam \data1[14] .is_wysiwyg = "true";
defparam \data1[14] .power_up = "low";

dffeas \data1[15] (
	.clk(clk),
	.d(\data1~14_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_15),
	.prn(vcc));
defparam \data1[15] .is_wysiwyg = "true";
defparam \data1[15] .power_up = "low";

dffeas \data1[16] (
	.clk(clk),
	.d(\data1~15_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_16),
	.prn(vcc));
defparam \data1[16] .is_wysiwyg = "true";
defparam \data1[16] .power_up = "low";

dffeas \data1[17] (
	.clk(clk),
	.d(\data1~16_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_17),
	.prn(vcc));
defparam \data1[17] .is_wysiwyg = "true";
defparam \data1[17] .power_up = "low";

dffeas \data1[18] (
	.clk(clk),
	.d(\data1~17_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_18),
	.prn(vcc));
defparam \data1[18] .is_wysiwyg = "true";
defparam \data1[18] .power_up = "low";

dffeas \data1[19] (
	.clk(clk),
	.d(\data1~18_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_19),
	.prn(vcc));
defparam \data1[19] .is_wysiwyg = "true";
defparam \data1[19] .power_up = "low";

dffeas \data1[20] (
	.clk(clk),
	.d(\data1~19_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_20),
	.prn(vcc));
defparam \data1[20] .is_wysiwyg = "true";
defparam \data1[20] .power_up = "low";

dffeas \data1[21] (
	.clk(clk),
	.d(\data1~20_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_21),
	.prn(vcc));
defparam \data1[21] .is_wysiwyg = "true";
defparam \data1[21] .power_up = "low";

dffeas \data1[22] (
	.clk(clk),
	.d(\data1~21_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_22),
	.prn(vcc));
defparam \data1[22] .is_wysiwyg = "true";
defparam \data1[22] .power_up = "low";

dffeas \data1[23] (
	.clk(clk),
	.d(\data1~22_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_23),
	.prn(vcc));
defparam \data1[23] .is_wysiwyg = "true";
defparam \data1[23] .power_up = "low";

dffeas \data1[24] (
	.clk(clk),
	.d(\data1~23_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_24),
	.prn(vcc));
defparam \data1[24] .is_wysiwyg = "true";
defparam \data1[24] .power_up = "low";

dffeas \data1[25] (
	.clk(clk),
	.d(\data1~24_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_25),
	.prn(vcc));
defparam \data1[25] .is_wysiwyg = "true";
defparam \data1[25] .power_up = "low";

dffeas \data1[26] (
	.clk(clk),
	.d(\data1~25_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_26),
	.prn(vcc));
defparam \data1[26] .is_wysiwyg = "true";
defparam \data1[26] .power_up = "low";

dffeas \data1[27] (
	.clk(clk),
	.d(\data1~26_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_27),
	.prn(vcc));
defparam \data1[27] .is_wysiwyg = "true";
defparam \data1[27] .power_up = "low";

dffeas \data1[28] (
	.clk(clk),
	.d(\data1~27_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_28),
	.prn(vcc));
defparam \data1[28] .is_wysiwyg = "true";
defparam \data1[28] .power_up = "low";

dffeas \data1[29] (
	.clk(clk),
	.d(\data1~28_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_29),
	.prn(vcc));
defparam \data1[29] .is_wysiwyg = "true";
defparam \data1[29] .power_up = "low";

dffeas \data1[30] (
	.clk(clk),
	.d(\data1~29_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_30),
	.prn(vcc));
defparam \data1[30] .is_wysiwyg = "true";
defparam \data1[30] .power_up = "low";

dffeas \data1[31] (
	.clk(clk),
	.d(\data1~30_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_31),
	.prn(vcc));
defparam \data1[31] .is_wysiwyg = "true";
defparam \data1[31] .power_up = "low";

dffeas \data1[32] (
	.clk(clk),
	.d(\data1~31_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_32),
	.prn(vcc));
defparam \data1[32] .is_wysiwyg = "true";
defparam \data1[32] .power_up = "low";

dffeas \data1[33] (
	.clk(clk),
	.d(\data1~32_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_33),
	.prn(vcc));
defparam \data1[33] .is_wysiwyg = "true";
defparam \data1[33] .power_up = "low";

dffeas \data1[34] (
	.clk(clk),
	.d(\data1~33_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_34),
	.prn(vcc));
defparam \data1[34] .is_wysiwyg = "true";
defparam \data1[34] .power_up = "low";

dffeas \data1[35] (
	.clk(clk),
	.d(\data1~34_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_35),
	.prn(vcc));
defparam \data1[35] .is_wysiwyg = "true";
defparam \data1[35] .power_up = "low";

dffeas \data1[36] (
	.clk(clk),
	.d(\data1~35_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_36),
	.prn(vcc));
defparam \data1[36] .is_wysiwyg = "true";
defparam \data1[36] .power_up = "low";

dffeas \data1[37] (
	.clk(clk),
	.d(\data1~36_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_37),
	.prn(vcc));
defparam \data1[37] .is_wysiwyg = "true";
defparam \data1[37] .power_up = "low";

dffeas \data1[38] (
	.clk(clk),
	.d(\data1~37_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_38),
	.prn(vcc));
defparam \data1[38] .is_wysiwyg = "true";
defparam \data1[38] .power_up = "low";

dffeas \data1[39] (
	.clk(clk),
	.d(\data1~38_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_39),
	.prn(vcc));
defparam \data1[39] .is_wysiwyg = "true";
defparam \data1[39] .power_up = "low";

dffeas \data1[40] (
	.clk(clk),
	.d(\data1~39_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_40),
	.prn(vcc));
defparam \data1[40] .is_wysiwyg = "true";
defparam \data1[40] .power_up = "low";

dffeas \data1[41] (
	.clk(clk),
	.d(\data1~40_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_41),
	.prn(vcc));
defparam \data1[41] .is_wysiwyg = "true";
defparam \data1[41] .power_up = "low";

dffeas \data1[42] (
	.clk(clk),
	.d(\data1~41_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_42),
	.prn(vcc));
defparam \data1[42] .is_wysiwyg = "true";
defparam \data1[42] .power_up = "low";

dffeas \data1[43] (
	.clk(clk),
	.d(\data1~42_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_43),
	.prn(vcc));
defparam \data1[43] .is_wysiwyg = "true";
defparam \data1[43] .power_up = "low";

dffeas \data1[44] (
	.clk(clk),
	.d(\data1~43_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_44),
	.prn(vcc));
defparam \data1[44] .is_wysiwyg = "true";
defparam \data1[44] .power_up = "low";

dffeas \data1[45] (
	.clk(clk),
	.d(\data1~44_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_45),
	.prn(vcc));
defparam \data1[45] .is_wysiwyg = "true";
defparam \data1[45] .power_up = "low";

dffeas \data1[46] (
	.clk(clk),
	.d(\data1~45_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_46),
	.prn(vcc));
defparam \data1[46] .is_wysiwyg = "true";
defparam \data1[46] .power_up = "low";

dffeas \data1[47] (
	.clk(clk),
	.d(\data1~46_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_47),
	.prn(vcc));
defparam \data1[47] .is_wysiwyg = "true";
defparam \data1[47] .power_up = "low";

dffeas \data1[48] (
	.clk(clk),
	.d(\data1~47_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_48),
	.prn(vcc));
defparam \data1[48] .is_wysiwyg = "true";
defparam \data1[48] .power_up = "low";

dffeas \data1[49] (
	.clk(clk),
	.d(\data1~48_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_49),
	.prn(vcc));
defparam \data1[49] .is_wysiwyg = "true";
defparam \data1[49] .power_up = "low";

dffeas \data1[50] (
	.clk(clk),
	.d(\data1~49_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_50),
	.prn(vcc));
defparam \data1[50] .is_wysiwyg = "true";
defparam \data1[50] .power_up = "low";

dffeas \data1[51] (
	.clk(clk),
	.d(\data1~50_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_51),
	.prn(vcc));
defparam \data1[51] .is_wysiwyg = "true";
defparam \data1[51] .power_up = "low";

dffeas \data1[52] (
	.clk(clk),
	.d(\data1~51_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_52),
	.prn(vcc));
defparam \data1[52] .is_wysiwyg = "true";
defparam \data1[52] .power_up = "low";

dffeas \data1[53] (
	.clk(clk),
	.d(\data1~52_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_53),
	.prn(vcc));
defparam \data1[53] .is_wysiwyg = "true";
defparam \data1[53] .power_up = "low";

dffeas \data1[54] (
	.clk(clk),
	.d(\data1~53_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_54),
	.prn(vcc));
defparam \data1[54] .is_wysiwyg = "true";
defparam \data1[54] .power_up = "low";

dffeas \data1[55] (
	.clk(clk),
	.d(\data1~54_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_55),
	.prn(vcc));
defparam \data1[55] .is_wysiwyg = "true";
defparam \data1[55] .power_up = "low";

dffeas \data1[56] (
	.clk(clk),
	.d(\data1~55_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_56),
	.prn(vcc));
defparam \data1[56] .is_wysiwyg = "true";
defparam \data1[56] .power_up = "low";

dffeas \data1[57] (
	.clk(clk),
	.d(\data1~56_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_57),
	.prn(vcc));
defparam \data1[57] .is_wysiwyg = "true";
defparam \data1[57] .power_up = "low";

dffeas \data1[58] (
	.clk(clk),
	.d(\data1~57_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_58),
	.prn(vcc));
defparam \data1[58] .is_wysiwyg = "true";
defparam \data1[58] .power_up = "low";

dffeas \data1[59] (
	.clk(clk),
	.d(\data1~58_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_59),
	.prn(vcc));
defparam \data1[59] .is_wysiwyg = "true";
defparam \data1[59] .power_up = "low";

dffeas \data1[60] (
	.clk(clk),
	.d(\data1~59_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_60),
	.prn(vcc));
defparam \data1[60] .is_wysiwyg = "true";
defparam \data1[60] .power_up = "low";

dffeas \data1[61] (
	.clk(clk),
	.d(\data1~60_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_61),
	.prn(vcc));
defparam \data1[61] .is_wysiwyg = "true";
defparam \data1[61] .power_up = "low";

dffeas \data1[62] (
	.clk(clk),
	.d(\data1~61_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_62),
	.prn(vcc));
defparam \data1[62] .is_wysiwyg = "true";
defparam \data1[62] .power_up = "low";

dffeas \data1[63] (
	.clk(clk),
	.d(\data1~62_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_63),
	.prn(vcc));
defparam \data1[63] .is_wysiwyg = "true";
defparam \data1[63] .power_up = "low";

dffeas \data1[64] (
	.clk(clk),
	.d(\data1~63_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_64),
	.prn(vcc));
defparam \data1[64] .is_wysiwyg = "true";
defparam \data1[64] .power_up = "low";

dffeas \data1[65] (
	.clk(clk),
	.d(\data1~64_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_65),
	.prn(vcc));
defparam \data1[65] .is_wysiwyg = "true";
defparam \data1[65] .power_up = "low";

dffeas \data1[66] (
	.clk(clk),
	.d(\data1~65_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_66),
	.prn(vcc));
defparam \data1[66] .is_wysiwyg = "true";
defparam \data1[66] .power_up = "low";

dffeas \data1[0] (
	.clk(clk),
	.d(\data1~66_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_0),
	.prn(vcc));
defparam \data1[0] .is_wysiwyg = "true";
defparam \data1[0] .power_up = "low";

dffeas full1(
	.clk(clk),
	.d(\full1~0_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(full11),
	.prn(vcc));
defparam full1.is_wysiwyg = "true";
defparam full1.power_up = "low";

dffeas full0(
	.clk(clk),
	.d(\full0~1_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(full01),
	.prn(vcc));
defparam full0.is_wysiwyg = "true";
defparam full0.power_up = "low";

dffeas \data0[67] (
	.clk(clk),
	.d(in_data[67]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[67]~q ),
	.prn(vcc));
defparam \data0[67] .is_wysiwyg = "true";
defparam \data0[67] .power_up = "low";

cycloneive_lcell_comb \data1~0 (
	.dataa(\data0[67]~q ),
	.datab(in_data[67]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~0_combout ),
	.cout());
defparam \data1~0 .lut_mask = 16'hAACC;
defparam \data1~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \full0~0 (
	.dataa(full11),
	.datab(gnd),
	.datac(gnd),
	.datad(axi_bridge_0_s0_rready),
	.cin(gnd),
	.combout(\full0~0_combout ),
	.cout());
defparam \full0~0 .lut_mask = 16'hFF55;
defparam \full0~0 .sum_lutc_input = "datac";

dffeas \data0[68] (
	.clk(clk),
	.d(in_data[68]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[68]~q ),
	.prn(vcc));
defparam \data0[68] .is_wysiwyg = "true";
defparam \data0[68] .power_up = "low";

cycloneive_lcell_comb \data1~1 (
	.dataa(\data0[68]~q ),
	.datab(in_data[68]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~1_combout ),
	.cout());
defparam \data1~1 .lut_mask = 16'hAACC;
defparam \data1~1 .sum_lutc_input = "datac";

dffeas \data0[3] (
	.clk(clk),
	.d(in_data[3]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[3]~q ),
	.prn(vcc));
defparam \data0[3] .is_wysiwyg = "true";
defparam \data0[3] .power_up = "low";

cycloneive_lcell_comb \data1~2 (
	.dataa(\data0[3]~q ),
	.datab(in_data[3]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~2_combout ),
	.cout());
defparam \data1~2 .lut_mask = 16'hAACC;
defparam \data1~2 .sum_lutc_input = "datac";

dffeas \data0[4] (
	.clk(clk),
	.d(in_data[4]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[4]~q ),
	.prn(vcc));
defparam \data0[4] .is_wysiwyg = "true";
defparam \data0[4] .power_up = "low";

cycloneive_lcell_comb \data1~3 (
	.dataa(\data0[4]~q ),
	.datab(in_data[4]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~3_combout ),
	.cout());
defparam \data1~3 .lut_mask = 16'hAACC;
defparam \data1~3 .sum_lutc_input = "datac";

dffeas \data0[5] (
	.clk(clk),
	.d(in_data[5]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[5]~q ),
	.prn(vcc));
defparam \data0[5] .is_wysiwyg = "true";
defparam \data0[5] .power_up = "low";

cycloneive_lcell_comb \data1~4 (
	.dataa(\data0[5]~q ),
	.datab(in_data[5]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~4_combout ),
	.cout());
defparam \data1~4 .lut_mask = 16'hAACC;
defparam \data1~4 .sum_lutc_input = "datac";

dffeas \data0[6] (
	.clk(clk),
	.d(in_data[6]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[6]~q ),
	.prn(vcc));
defparam \data0[6] .is_wysiwyg = "true";
defparam \data0[6] .power_up = "low";

cycloneive_lcell_comb \data1~5 (
	.dataa(\data0[6]~q ),
	.datab(in_data[6]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~5_combout ),
	.cout());
defparam \data1~5 .lut_mask = 16'hAACC;
defparam \data1~5 .sum_lutc_input = "datac";

dffeas \data0[7] (
	.clk(clk),
	.d(in_data[7]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[7]~q ),
	.prn(vcc));
defparam \data0[7] .is_wysiwyg = "true";
defparam \data0[7] .power_up = "low";

cycloneive_lcell_comb \data1~6 (
	.dataa(\data0[7]~q ),
	.datab(in_data[7]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~6_combout ),
	.cout());
defparam \data1~6 .lut_mask = 16'hAACC;
defparam \data1~6 .sum_lutc_input = "datac";

dffeas \data0[8] (
	.clk(clk),
	.d(in_data[8]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[8]~q ),
	.prn(vcc));
defparam \data0[8] .is_wysiwyg = "true";
defparam \data0[8] .power_up = "low";

cycloneive_lcell_comb \data1~7 (
	.dataa(\data0[8]~q ),
	.datab(in_data[8]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~7_combout ),
	.cout());
defparam \data1~7 .lut_mask = 16'hAACC;
defparam \data1~7 .sum_lutc_input = "datac";

dffeas \data0[9] (
	.clk(clk),
	.d(in_data[9]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[9]~q ),
	.prn(vcc));
defparam \data0[9] .is_wysiwyg = "true";
defparam \data0[9] .power_up = "low";

cycloneive_lcell_comb \data1~8 (
	.dataa(\data0[9]~q ),
	.datab(in_data[9]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~8_combout ),
	.cout());
defparam \data1~8 .lut_mask = 16'hAACC;
defparam \data1~8 .sum_lutc_input = "datac";

dffeas \data0[10] (
	.clk(clk),
	.d(in_data[10]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[10]~q ),
	.prn(vcc));
defparam \data0[10] .is_wysiwyg = "true";
defparam \data0[10] .power_up = "low";

cycloneive_lcell_comb \data1~9 (
	.dataa(\data0[10]~q ),
	.datab(in_data[10]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~9_combout ),
	.cout());
defparam \data1~9 .lut_mask = 16'hAACC;
defparam \data1~9 .sum_lutc_input = "datac";

dffeas \data0[11] (
	.clk(clk),
	.d(in_data[11]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[11]~q ),
	.prn(vcc));
defparam \data0[11] .is_wysiwyg = "true";
defparam \data0[11] .power_up = "low";

cycloneive_lcell_comb \data1~10 (
	.dataa(\data0[11]~q ),
	.datab(in_data[11]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~10_combout ),
	.cout());
defparam \data1~10 .lut_mask = 16'hAACC;
defparam \data1~10 .sum_lutc_input = "datac";

dffeas \data0[12] (
	.clk(clk),
	.d(in_data[12]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[12]~q ),
	.prn(vcc));
defparam \data0[12] .is_wysiwyg = "true";
defparam \data0[12] .power_up = "low";

cycloneive_lcell_comb \data1~11 (
	.dataa(\data0[12]~q ),
	.datab(in_data[12]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~11_combout ),
	.cout());
defparam \data1~11 .lut_mask = 16'hAACC;
defparam \data1~11 .sum_lutc_input = "datac";

dffeas \data0[13] (
	.clk(clk),
	.d(in_data[13]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[13]~q ),
	.prn(vcc));
defparam \data0[13] .is_wysiwyg = "true";
defparam \data0[13] .power_up = "low";

cycloneive_lcell_comb \data1~12 (
	.dataa(\data0[13]~q ),
	.datab(in_data[13]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~12_combout ),
	.cout());
defparam \data1~12 .lut_mask = 16'hAACC;
defparam \data1~12 .sum_lutc_input = "datac";

dffeas \data0[14] (
	.clk(clk),
	.d(in_data[14]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[14]~q ),
	.prn(vcc));
defparam \data0[14] .is_wysiwyg = "true";
defparam \data0[14] .power_up = "low";

cycloneive_lcell_comb \data1~13 (
	.dataa(\data0[14]~q ),
	.datab(in_data[14]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~13_combout ),
	.cout());
defparam \data1~13 .lut_mask = 16'hAACC;
defparam \data1~13 .sum_lutc_input = "datac";

dffeas \data0[15] (
	.clk(clk),
	.d(in_data[15]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[15]~q ),
	.prn(vcc));
defparam \data0[15] .is_wysiwyg = "true";
defparam \data0[15] .power_up = "low";

cycloneive_lcell_comb \data1~14 (
	.dataa(\data0[15]~q ),
	.datab(in_data[15]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~14_combout ),
	.cout());
defparam \data1~14 .lut_mask = 16'hAACC;
defparam \data1~14 .sum_lutc_input = "datac";

dffeas \data0[16] (
	.clk(clk),
	.d(in_data[16]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[16]~q ),
	.prn(vcc));
defparam \data0[16] .is_wysiwyg = "true";
defparam \data0[16] .power_up = "low";

cycloneive_lcell_comb \data1~15 (
	.dataa(\data0[16]~q ),
	.datab(in_data[16]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~15_combout ),
	.cout());
defparam \data1~15 .lut_mask = 16'hAACC;
defparam \data1~15 .sum_lutc_input = "datac";

dffeas \data0[17] (
	.clk(clk),
	.d(in_data[17]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[17]~q ),
	.prn(vcc));
defparam \data0[17] .is_wysiwyg = "true";
defparam \data0[17] .power_up = "low";

cycloneive_lcell_comb \data1~16 (
	.dataa(\data0[17]~q ),
	.datab(in_data[17]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~16_combout ),
	.cout());
defparam \data1~16 .lut_mask = 16'hAACC;
defparam \data1~16 .sum_lutc_input = "datac";

dffeas \data0[18] (
	.clk(clk),
	.d(in_data[18]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[18]~q ),
	.prn(vcc));
defparam \data0[18] .is_wysiwyg = "true";
defparam \data0[18] .power_up = "low";

cycloneive_lcell_comb \data1~17 (
	.dataa(\data0[18]~q ),
	.datab(in_data[18]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~17_combout ),
	.cout());
defparam \data1~17 .lut_mask = 16'hAACC;
defparam \data1~17 .sum_lutc_input = "datac";

dffeas \data0[19] (
	.clk(clk),
	.d(in_data[19]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[19]~q ),
	.prn(vcc));
defparam \data0[19] .is_wysiwyg = "true";
defparam \data0[19] .power_up = "low";

cycloneive_lcell_comb \data1~18 (
	.dataa(\data0[19]~q ),
	.datab(in_data[19]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~18_combout ),
	.cout());
defparam \data1~18 .lut_mask = 16'hAACC;
defparam \data1~18 .sum_lutc_input = "datac";

dffeas \data0[20] (
	.clk(clk),
	.d(in_data[20]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[20]~q ),
	.prn(vcc));
defparam \data0[20] .is_wysiwyg = "true";
defparam \data0[20] .power_up = "low";

cycloneive_lcell_comb \data1~19 (
	.dataa(\data0[20]~q ),
	.datab(in_data[20]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~19_combout ),
	.cout());
defparam \data1~19 .lut_mask = 16'hAACC;
defparam \data1~19 .sum_lutc_input = "datac";

dffeas \data0[21] (
	.clk(clk),
	.d(in_data[21]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[21]~q ),
	.prn(vcc));
defparam \data0[21] .is_wysiwyg = "true";
defparam \data0[21] .power_up = "low";

cycloneive_lcell_comb \data1~20 (
	.dataa(\data0[21]~q ),
	.datab(in_data[21]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~20_combout ),
	.cout());
defparam \data1~20 .lut_mask = 16'hAACC;
defparam \data1~20 .sum_lutc_input = "datac";

dffeas \data0[22] (
	.clk(clk),
	.d(in_data[22]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[22]~q ),
	.prn(vcc));
defparam \data0[22] .is_wysiwyg = "true";
defparam \data0[22] .power_up = "low";

cycloneive_lcell_comb \data1~21 (
	.dataa(\data0[22]~q ),
	.datab(in_data[22]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~21_combout ),
	.cout());
defparam \data1~21 .lut_mask = 16'hAACC;
defparam \data1~21 .sum_lutc_input = "datac";

dffeas \data0[23] (
	.clk(clk),
	.d(in_data[23]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[23]~q ),
	.prn(vcc));
defparam \data0[23] .is_wysiwyg = "true";
defparam \data0[23] .power_up = "low";

cycloneive_lcell_comb \data1~22 (
	.dataa(\data0[23]~q ),
	.datab(in_data[23]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~22_combout ),
	.cout());
defparam \data1~22 .lut_mask = 16'hAACC;
defparam \data1~22 .sum_lutc_input = "datac";

dffeas \data0[24] (
	.clk(clk),
	.d(in_data[24]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[24]~q ),
	.prn(vcc));
defparam \data0[24] .is_wysiwyg = "true";
defparam \data0[24] .power_up = "low";

cycloneive_lcell_comb \data1~23 (
	.dataa(\data0[24]~q ),
	.datab(in_data[24]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~23_combout ),
	.cout());
defparam \data1~23 .lut_mask = 16'hAACC;
defparam \data1~23 .sum_lutc_input = "datac";

dffeas \data0[25] (
	.clk(clk),
	.d(in_data[25]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[25]~q ),
	.prn(vcc));
defparam \data0[25] .is_wysiwyg = "true";
defparam \data0[25] .power_up = "low";

cycloneive_lcell_comb \data1~24 (
	.dataa(\data0[25]~q ),
	.datab(in_data[25]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~24_combout ),
	.cout());
defparam \data1~24 .lut_mask = 16'hAACC;
defparam \data1~24 .sum_lutc_input = "datac";

dffeas \data0[26] (
	.clk(clk),
	.d(in_data[26]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[26]~q ),
	.prn(vcc));
defparam \data0[26] .is_wysiwyg = "true";
defparam \data0[26] .power_up = "low";

cycloneive_lcell_comb \data1~25 (
	.dataa(\data0[26]~q ),
	.datab(in_data[26]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~25_combout ),
	.cout());
defparam \data1~25 .lut_mask = 16'hAACC;
defparam \data1~25 .sum_lutc_input = "datac";

dffeas \data0[27] (
	.clk(clk),
	.d(in_data[27]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[27]~q ),
	.prn(vcc));
defparam \data0[27] .is_wysiwyg = "true";
defparam \data0[27] .power_up = "low";

cycloneive_lcell_comb \data1~26 (
	.dataa(\data0[27]~q ),
	.datab(in_data[27]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~26_combout ),
	.cout());
defparam \data1~26 .lut_mask = 16'hAACC;
defparam \data1~26 .sum_lutc_input = "datac";

dffeas \data0[28] (
	.clk(clk),
	.d(in_data[28]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[28]~q ),
	.prn(vcc));
defparam \data0[28] .is_wysiwyg = "true";
defparam \data0[28] .power_up = "low";

cycloneive_lcell_comb \data1~27 (
	.dataa(\data0[28]~q ),
	.datab(in_data[28]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~27_combout ),
	.cout());
defparam \data1~27 .lut_mask = 16'hAACC;
defparam \data1~27 .sum_lutc_input = "datac";

dffeas \data0[29] (
	.clk(clk),
	.d(in_data[29]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[29]~q ),
	.prn(vcc));
defparam \data0[29] .is_wysiwyg = "true";
defparam \data0[29] .power_up = "low";

cycloneive_lcell_comb \data1~28 (
	.dataa(\data0[29]~q ),
	.datab(in_data[29]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~28_combout ),
	.cout());
defparam \data1~28 .lut_mask = 16'hAACC;
defparam \data1~28 .sum_lutc_input = "datac";

dffeas \data0[30] (
	.clk(clk),
	.d(in_data[30]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[30]~q ),
	.prn(vcc));
defparam \data0[30] .is_wysiwyg = "true";
defparam \data0[30] .power_up = "low";

cycloneive_lcell_comb \data1~29 (
	.dataa(\data0[30]~q ),
	.datab(in_data[30]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~29_combout ),
	.cout());
defparam \data1~29 .lut_mask = 16'hAACC;
defparam \data1~29 .sum_lutc_input = "datac";

dffeas \data0[31] (
	.clk(clk),
	.d(in_data[31]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[31]~q ),
	.prn(vcc));
defparam \data0[31] .is_wysiwyg = "true";
defparam \data0[31] .power_up = "low";

cycloneive_lcell_comb \data1~30 (
	.dataa(\data0[31]~q ),
	.datab(in_data[31]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~30_combout ),
	.cout());
defparam \data1~30 .lut_mask = 16'hAACC;
defparam \data1~30 .sum_lutc_input = "datac";

dffeas \data0[32] (
	.clk(clk),
	.d(in_data[32]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[32]~q ),
	.prn(vcc));
defparam \data0[32] .is_wysiwyg = "true";
defparam \data0[32] .power_up = "low";

cycloneive_lcell_comb \data1~31 (
	.dataa(\data0[32]~q ),
	.datab(in_data[32]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~31_combout ),
	.cout());
defparam \data1~31 .lut_mask = 16'hAACC;
defparam \data1~31 .sum_lutc_input = "datac";

dffeas \data0[33] (
	.clk(clk),
	.d(in_data[33]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[33]~q ),
	.prn(vcc));
defparam \data0[33] .is_wysiwyg = "true";
defparam \data0[33] .power_up = "low";

cycloneive_lcell_comb \data1~32 (
	.dataa(\data0[33]~q ),
	.datab(in_data[33]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~32_combout ),
	.cout());
defparam \data1~32 .lut_mask = 16'hAACC;
defparam \data1~32 .sum_lutc_input = "datac";

dffeas \data0[34] (
	.clk(clk),
	.d(in_data[34]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[34]~q ),
	.prn(vcc));
defparam \data0[34] .is_wysiwyg = "true";
defparam \data0[34] .power_up = "low";

cycloneive_lcell_comb \data1~33 (
	.dataa(\data0[34]~q ),
	.datab(in_data[34]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~33_combout ),
	.cout());
defparam \data1~33 .lut_mask = 16'hAACC;
defparam \data1~33 .sum_lutc_input = "datac";

dffeas \data0[35] (
	.clk(clk),
	.d(in_data[35]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[35]~q ),
	.prn(vcc));
defparam \data0[35] .is_wysiwyg = "true";
defparam \data0[35] .power_up = "low";

cycloneive_lcell_comb \data1~34 (
	.dataa(\data0[35]~q ),
	.datab(in_data[35]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~34_combout ),
	.cout());
defparam \data1~34 .lut_mask = 16'hAACC;
defparam \data1~34 .sum_lutc_input = "datac";

dffeas \data0[36] (
	.clk(clk),
	.d(in_data[36]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[36]~q ),
	.prn(vcc));
defparam \data0[36] .is_wysiwyg = "true";
defparam \data0[36] .power_up = "low";

cycloneive_lcell_comb \data1~35 (
	.dataa(\data0[36]~q ),
	.datab(in_data[36]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~35_combout ),
	.cout());
defparam \data1~35 .lut_mask = 16'hAACC;
defparam \data1~35 .sum_lutc_input = "datac";

dffeas \data0[37] (
	.clk(clk),
	.d(in_data[37]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[37]~q ),
	.prn(vcc));
defparam \data0[37] .is_wysiwyg = "true";
defparam \data0[37] .power_up = "low";

cycloneive_lcell_comb \data1~36 (
	.dataa(\data0[37]~q ),
	.datab(in_data[37]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~36_combout ),
	.cout());
defparam \data1~36 .lut_mask = 16'hAACC;
defparam \data1~36 .sum_lutc_input = "datac";

dffeas \data0[38] (
	.clk(clk),
	.d(in_data[38]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[38]~q ),
	.prn(vcc));
defparam \data0[38] .is_wysiwyg = "true";
defparam \data0[38] .power_up = "low";

cycloneive_lcell_comb \data1~37 (
	.dataa(\data0[38]~q ),
	.datab(in_data[38]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~37_combout ),
	.cout());
defparam \data1~37 .lut_mask = 16'hAACC;
defparam \data1~37 .sum_lutc_input = "datac";

dffeas \data0[39] (
	.clk(clk),
	.d(in_data[39]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[39]~q ),
	.prn(vcc));
defparam \data0[39] .is_wysiwyg = "true";
defparam \data0[39] .power_up = "low";

cycloneive_lcell_comb \data1~38 (
	.dataa(\data0[39]~q ),
	.datab(in_data[39]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~38_combout ),
	.cout());
defparam \data1~38 .lut_mask = 16'hAACC;
defparam \data1~38 .sum_lutc_input = "datac";

dffeas \data0[40] (
	.clk(clk),
	.d(in_data[40]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[40]~q ),
	.prn(vcc));
defparam \data0[40] .is_wysiwyg = "true";
defparam \data0[40] .power_up = "low";

cycloneive_lcell_comb \data1~39 (
	.dataa(\data0[40]~q ),
	.datab(in_data[40]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~39_combout ),
	.cout());
defparam \data1~39 .lut_mask = 16'hAACC;
defparam \data1~39 .sum_lutc_input = "datac";

dffeas \data0[41] (
	.clk(clk),
	.d(in_data[41]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[41]~q ),
	.prn(vcc));
defparam \data0[41] .is_wysiwyg = "true";
defparam \data0[41] .power_up = "low";

cycloneive_lcell_comb \data1~40 (
	.dataa(\data0[41]~q ),
	.datab(in_data[41]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~40_combout ),
	.cout());
defparam \data1~40 .lut_mask = 16'hAACC;
defparam \data1~40 .sum_lutc_input = "datac";

dffeas \data0[42] (
	.clk(clk),
	.d(in_data[42]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[42]~q ),
	.prn(vcc));
defparam \data0[42] .is_wysiwyg = "true";
defparam \data0[42] .power_up = "low";

cycloneive_lcell_comb \data1~41 (
	.dataa(\data0[42]~q ),
	.datab(in_data[42]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~41_combout ),
	.cout());
defparam \data1~41 .lut_mask = 16'hAACC;
defparam \data1~41 .sum_lutc_input = "datac";

dffeas \data0[43] (
	.clk(clk),
	.d(in_data[43]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[43]~q ),
	.prn(vcc));
defparam \data0[43] .is_wysiwyg = "true";
defparam \data0[43] .power_up = "low";

cycloneive_lcell_comb \data1~42 (
	.dataa(\data0[43]~q ),
	.datab(in_data[43]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~42_combout ),
	.cout());
defparam \data1~42 .lut_mask = 16'hAACC;
defparam \data1~42 .sum_lutc_input = "datac";

dffeas \data0[44] (
	.clk(clk),
	.d(in_data[44]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[44]~q ),
	.prn(vcc));
defparam \data0[44] .is_wysiwyg = "true";
defparam \data0[44] .power_up = "low";

cycloneive_lcell_comb \data1~43 (
	.dataa(\data0[44]~q ),
	.datab(in_data[44]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~43_combout ),
	.cout());
defparam \data1~43 .lut_mask = 16'hAACC;
defparam \data1~43 .sum_lutc_input = "datac";

dffeas \data0[45] (
	.clk(clk),
	.d(in_data[45]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[45]~q ),
	.prn(vcc));
defparam \data0[45] .is_wysiwyg = "true";
defparam \data0[45] .power_up = "low";

cycloneive_lcell_comb \data1~44 (
	.dataa(\data0[45]~q ),
	.datab(in_data[45]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~44_combout ),
	.cout());
defparam \data1~44 .lut_mask = 16'hAACC;
defparam \data1~44 .sum_lutc_input = "datac";

dffeas \data0[46] (
	.clk(clk),
	.d(in_data[46]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[46]~q ),
	.prn(vcc));
defparam \data0[46] .is_wysiwyg = "true";
defparam \data0[46] .power_up = "low";

cycloneive_lcell_comb \data1~45 (
	.dataa(\data0[46]~q ),
	.datab(in_data[46]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~45_combout ),
	.cout());
defparam \data1~45 .lut_mask = 16'hAACC;
defparam \data1~45 .sum_lutc_input = "datac";

dffeas \data0[47] (
	.clk(clk),
	.d(in_data[47]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[47]~q ),
	.prn(vcc));
defparam \data0[47] .is_wysiwyg = "true";
defparam \data0[47] .power_up = "low";

cycloneive_lcell_comb \data1~46 (
	.dataa(\data0[47]~q ),
	.datab(in_data[47]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~46_combout ),
	.cout());
defparam \data1~46 .lut_mask = 16'hAACC;
defparam \data1~46 .sum_lutc_input = "datac";

dffeas \data0[48] (
	.clk(clk),
	.d(in_data[48]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[48]~q ),
	.prn(vcc));
defparam \data0[48] .is_wysiwyg = "true";
defparam \data0[48] .power_up = "low";

cycloneive_lcell_comb \data1~47 (
	.dataa(\data0[48]~q ),
	.datab(in_data[48]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~47_combout ),
	.cout());
defparam \data1~47 .lut_mask = 16'hAACC;
defparam \data1~47 .sum_lutc_input = "datac";

dffeas \data0[49] (
	.clk(clk),
	.d(in_data[49]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[49]~q ),
	.prn(vcc));
defparam \data0[49] .is_wysiwyg = "true";
defparam \data0[49] .power_up = "low";

cycloneive_lcell_comb \data1~48 (
	.dataa(\data0[49]~q ),
	.datab(in_data[49]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~48_combout ),
	.cout());
defparam \data1~48 .lut_mask = 16'hAACC;
defparam \data1~48 .sum_lutc_input = "datac";

dffeas \data0[50] (
	.clk(clk),
	.d(in_data[50]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[50]~q ),
	.prn(vcc));
defparam \data0[50] .is_wysiwyg = "true";
defparam \data0[50] .power_up = "low";

cycloneive_lcell_comb \data1~49 (
	.dataa(\data0[50]~q ),
	.datab(in_data[50]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~49_combout ),
	.cout());
defparam \data1~49 .lut_mask = 16'hAACC;
defparam \data1~49 .sum_lutc_input = "datac";

dffeas \data0[51] (
	.clk(clk),
	.d(in_data[51]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[51]~q ),
	.prn(vcc));
defparam \data0[51] .is_wysiwyg = "true";
defparam \data0[51] .power_up = "low";

cycloneive_lcell_comb \data1~50 (
	.dataa(\data0[51]~q ),
	.datab(in_data[51]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~50_combout ),
	.cout());
defparam \data1~50 .lut_mask = 16'hAACC;
defparam \data1~50 .sum_lutc_input = "datac";

dffeas \data0[52] (
	.clk(clk),
	.d(in_data[52]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[52]~q ),
	.prn(vcc));
defparam \data0[52] .is_wysiwyg = "true";
defparam \data0[52] .power_up = "low";

cycloneive_lcell_comb \data1~51 (
	.dataa(\data0[52]~q ),
	.datab(in_data[52]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~51_combout ),
	.cout());
defparam \data1~51 .lut_mask = 16'hAACC;
defparam \data1~51 .sum_lutc_input = "datac";

dffeas \data0[53] (
	.clk(clk),
	.d(in_data[53]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[53]~q ),
	.prn(vcc));
defparam \data0[53] .is_wysiwyg = "true";
defparam \data0[53] .power_up = "low";

cycloneive_lcell_comb \data1~52 (
	.dataa(\data0[53]~q ),
	.datab(in_data[53]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~52_combout ),
	.cout());
defparam \data1~52 .lut_mask = 16'hAACC;
defparam \data1~52 .sum_lutc_input = "datac";

dffeas \data0[54] (
	.clk(clk),
	.d(in_data[54]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[54]~q ),
	.prn(vcc));
defparam \data0[54] .is_wysiwyg = "true";
defparam \data0[54] .power_up = "low";

cycloneive_lcell_comb \data1~53 (
	.dataa(\data0[54]~q ),
	.datab(in_data[54]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~53_combout ),
	.cout());
defparam \data1~53 .lut_mask = 16'hAACC;
defparam \data1~53 .sum_lutc_input = "datac";

dffeas \data0[55] (
	.clk(clk),
	.d(in_data[55]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[55]~q ),
	.prn(vcc));
defparam \data0[55] .is_wysiwyg = "true";
defparam \data0[55] .power_up = "low";

cycloneive_lcell_comb \data1~54 (
	.dataa(\data0[55]~q ),
	.datab(in_data[55]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~54_combout ),
	.cout());
defparam \data1~54 .lut_mask = 16'hAACC;
defparam \data1~54 .sum_lutc_input = "datac";

dffeas \data0[56] (
	.clk(clk),
	.d(in_data[56]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[56]~q ),
	.prn(vcc));
defparam \data0[56] .is_wysiwyg = "true";
defparam \data0[56] .power_up = "low";

cycloneive_lcell_comb \data1~55 (
	.dataa(\data0[56]~q ),
	.datab(in_data[56]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~55_combout ),
	.cout());
defparam \data1~55 .lut_mask = 16'hAACC;
defparam \data1~55 .sum_lutc_input = "datac";

dffeas \data0[57] (
	.clk(clk),
	.d(in_data[57]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[57]~q ),
	.prn(vcc));
defparam \data0[57] .is_wysiwyg = "true";
defparam \data0[57] .power_up = "low";

cycloneive_lcell_comb \data1~56 (
	.dataa(\data0[57]~q ),
	.datab(in_data[57]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~56_combout ),
	.cout());
defparam \data1~56 .lut_mask = 16'hAACC;
defparam \data1~56 .sum_lutc_input = "datac";

dffeas \data0[58] (
	.clk(clk),
	.d(in_data[58]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[58]~q ),
	.prn(vcc));
defparam \data0[58] .is_wysiwyg = "true";
defparam \data0[58] .power_up = "low";

cycloneive_lcell_comb \data1~57 (
	.dataa(\data0[58]~q ),
	.datab(in_data[58]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~57_combout ),
	.cout());
defparam \data1~57 .lut_mask = 16'hAACC;
defparam \data1~57 .sum_lutc_input = "datac";

dffeas \data0[59] (
	.clk(clk),
	.d(in_data[59]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[59]~q ),
	.prn(vcc));
defparam \data0[59] .is_wysiwyg = "true";
defparam \data0[59] .power_up = "low";

cycloneive_lcell_comb \data1~58 (
	.dataa(\data0[59]~q ),
	.datab(in_data[59]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~58_combout ),
	.cout());
defparam \data1~58 .lut_mask = 16'hAACC;
defparam \data1~58 .sum_lutc_input = "datac";

dffeas \data0[60] (
	.clk(clk),
	.d(in_data[60]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[60]~q ),
	.prn(vcc));
defparam \data0[60] .is_wysiwyg = "true";
defparam \data0[60] .power_up = "low";

cycloneive_lcell_comb \data1~59 (
	.dataa(\data0[60]~q ),
	.datab(in_data[60]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~59_combout ),
	.cout());
defparam \data1~59 .lut_mask = 16'hAACC;
defparam \data1~59 .sum_lutc_input = "datac";

dffeas \data0[61] (
	.clk(clk),
	.d(in_data[61]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[61]~q ),
	.prn(vcc));
defparam \data0[61] .is_wysiwyg = "true";
defparam \data0[61] .power_up = "low";

cycloneive_lcell_comb \data1~60 (
	.dataa(\data0[61]~q ),
	.datab(in_data[61]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~60_combout ),
	.cout());
defparam \data1~60 .lut_mask = 16'hAACC;
defparam \data1~60 .sum_lutc_input = "datac";

dffeas \data0[62] (
	.clk(clk),
	.d(in_data[62]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[62]~q ),
	.prn(vcc));
defparam \data0[62] .is_wysiwyg = "true";
defparam \data0[62] .power_up = "low";

cycloneive_lcell_comb \data1~61 (
	.dataa(\data0[62]~q ),
	.datab(in_data[62]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~61_combout ),
	.cout());
defparam \data1~61 .lut_mask = 16'hAACC;
defparam \data1~61 .sum_lutc_input = "datac";

dffeas \data0[63] (
	.clk(clk),
	.d(in_data[63]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[63]~q ),
	.prn(vcc));
defparam \data0[63] .is_wysiwyg = "true";
defparam \data0[63] .power_up = "low";

cycloneive_lcell_comb \data1~62 (
	.dataa(\data0[63]~q ),
	.datab(in_data[63]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~62_combout ),
	.cout());
defparam \data1~62 .lut_mask = 16'hAACC;
defparam \data1~62 .sum_lutc_input = "datac";

dffeas \data0[64] (
	.clk(clk),
	.d(in_data[64]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[64]~q ),
	.prn(vcc));
defparam \data0[64] .is_wysiwyg = "true";
defparam \data0[64] .power_up = "low";

cycloneive_lcell_comb \data1~63 (
	.dataa(\data0[64]~q ),
	.datab(in_data[64]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~63_combout ),
	.cout());
defparam \data1~63 .lut_mask = 16'hAACC;
defparam \data1~63 .sum_lutc_input = "datac";

dffeas \data0[65] (
	.clk(clk),
	.d(in_data[65]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[65]~q ),
	.prn(vcc));
defparam \data0[65] .is_wysiwyg = "true";
defparam \data0[65] .power_up = "low";

cycloneive_lcell_comb \data1~64 (
	.dataa(\data0[65]~q ),
	.datab(in_data[65]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~64_combout ),
	.cout());
defparam \data1~64 .lut_mask = 16'hAACC;
defparam \data1~64 .sum_lutc_input = "datac";

dffeas \data0[66] (
	.clk(clk),
	.d(in_data[66]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[66]~q ),
	.prn(vcc));
defparam \data0[66] .is_wysiwyg = "true";
defparam \data0[66] .power_up = "low";

cycloneive_lcell_comb \data1~65 (
	.dataa(\data0[66]~q ),
	.datab(in_data[66]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~65_combout ),
	.cout());
defparam \data1~65 .lut_mask = 16'hAACC;
defparam \data1~65 .sum_lutc_input = "datac";

dffeas \data0[0] (
	.clk(clk),
	.d(in_data[0]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[0]~q ),
	.prn(vcc));
defparam \data0[0] .is_wysiwyg = "true";
defparam \data0[0] .power_up = "low";

cycloneive_lcell_comb \data1~66 (
	.dataa(\data0[0]~q ),
	.datab(in_data[0]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~66_combout ),
	.cout());
defparam \data1~66 .lut_mask = 16'hAACC;
defparam \data1~66 .sum_lutc_input = "datac";

cycloneive_lcell_comb \full1~0 (
	.dataa(out_valid),
	.datab(out_valid1),
	.datac(full11),
	.datad(axi_bridge_0_s0_rready),
	.cin(gnd),
	.combout(\full1~0_combout ),
	.cout());
defparam \full1~0 .lut_mask = 16'hEEFE;
defparam \full1~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \full1~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(out_valid),
	.datad(out_valid1),
	.cin(gnd),
	.combout(\full1~1_combout ),
	.cout());
defparam \full1~1 .lut_mask = 16'h000F;
defparam \full1~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \full0~1 (
	.dataa(full01),
	.datab(\full1~1_combout ),
	.datac(full11),
	.datad(axi_bridge_0_s0_rready),
	.cin(gnd),
	.combout(\full0~1_combout ),
	.cout());
defparam \full0~1 .lut_mask = 16'h0ABA;
defparam \full0~1 .sum_lutc_input = "datac";

endmodule

module cycloneiv_altera_avalon_st_pipeline_base_4 (
	full01,
	WideOr0,
	data1_0,
	full11,
	full12,
	wready,
	reset,
	always2,
	full13,
	data1_8,
	data1_4,
	data1_2,
	data1_6,
	data1_5,
	data1_7,
	data1_3,
	data1_1,
	data1_9,
	data1_10,
	data1_11,
	data1_12,
	data1_13,
	data1_14,
	data1_15,
	data1_16,
	data1_17,
	data1_18,
	data1_19,
	data1_20,
	data1_21,
	data1_22,
	data1_23,
	data1_24,
	data1_25,
	data1_26,
	data1_27,
	data1_28,
	data1_29,
	data1_30,
	data1_31,
	data1_32,
	data1_33,
	data1_34,
	data1_35,
	data1_36,
	data1_37,
	data1_38,
	data1_39,
	data1_40,
	data1_41,
	data1_42,
	data1_43,
	data1_44,
	data1_45,
	data1_46,
	data1_47,
	data1_48,
	data1_49,
	data1_50,
	data1_51,
	data1_52,
	data1_53,
	data1_54,
	data1_55,
	data1_56,
	data1_57,
	data1_58,
	data1_59,
	data1_60,
	data1_61,
	data1_62,
	data1_63,
	data1_64,
	data1_65,
	data1_66,
	data1_67,
	data1_68,
	data1_69,
	data1_70,
	data1_71,
	data1_72,
	clk,
	axi_bridge_0_s0_wvalid,
	in_data)/* synthesis synthesis_greybox=0 */;
output 	full01;
input 	WideOr0;
output 	data1_0;
input 	full11;
output 	full12;
input 	wready;
input 	reset;
input 	always2;
input 	full13;
output 	data1_8;
output 	data1_4;
output 	data1_2;
output 	data1_6;
output 	data1_5;
output 	data1_7;
output 	data1_3;
output 	data1_1;
output 	data1_9;
output 	data1_10;
output 	data1_11;
output 	data1_12;
output 	data1_13;
output 	data1_14;
output 	data1_15;
output 	data1_16;
output 	data1_17;
output 	data1_18;
output 	data1_19;
output 	data1_20;
output 	data1_21;
output 	data1_22;
output 	data1_23;
output 	data1_24;
output 	data1_25;
output 	data1_26;
output 	data1_27;
output 	data1_28;
output 	data1_29;
output 	data1_30;
output 	data1_31;
output 	data1_32;
output 	data1_33;
output 	data1_34;
output 	data1_35;
output 	data1_36;
output 	data1_37;
output 	data1_38;
output 	data1_39;
output 	data1_40;
output 	data1_41;
output 	data1_42;
output 	data1_43;
output 	data1_44;
output 	data1_45;
output 	data1_46;
output 	data1_47;
output 	data1_48;
output 	data1_49;
output 	data1_50;
output 	data1_51;
output 	data1_52;
output 	data1_53;
output 	data1_54;
output 	data1_55;
output 	data1_56;
output 	data1_57;
output 	data1_58;
output 	data1_59;
output 	data1_60;
output 	data1_61;
output 	data1_62;
output 	data1_63;
output 	data1_64;
output 	data1_65;
output 	data1_66;
output 	data1_67;
output 	data1_68;
output 	data1_69;
output 	data1_70;
output 	data1_71;
output 	data1_72;
input 	clk;
input 	axi_bridge_0_s0_wvalid;
input 	[170:0] in_data;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \full0~0_combout ;
wire \data0[0]~q ;
wire \data1~0_combout ;
wire \always0~0_combout ;
wire \full1~0_combout ;
wire \data0[8]~q ;
wire \data1~1_combout ;
wire \data0[4]~q ;
wire \data1~2_combout ;
wire \data0[2]~q ;
wire \data1~3_combout ;
wire \data0[6]~q ;
wire \data1~4_combout ;
wire \data0[5]~q ;
wire \data1~5_combout ;
wire \data0[7]~q ;
wire \data1~6_combout ;
wire \data0[3]~q ;
wire \data1~7_combout ;
wire \data0[1]~q ;
wire \data1~8_combout ;
wire \data0[9]~q ;
wire \data1~9_combout ;
wire \data0[10]~q ;
wire \data1~10_combout ;
wire \data0[11]~q ;
wire \data1~11_combout ;
wire \data0[12]~q ;
wire \data1~12_combout ;
wire \data0[13]~q ;
wire \data1~13_combout ;
wire \data0[14]~q ;
wire \data1~14_combout ;
wire \data0[15]~q ;
wire \data1~15_combout ;
wire \data0[16]~q ;
wire \data1~16_combout ;
wire \data0[17]~q ;
wire \data1~17_combout ;
wire \data0[18]~q ;
wire \data1~18_combout ;
wire \data0[19]~q ;
wire \data1~19_combout ;
wire \data0[20]~q ;
wire \data1~20_combout ;
wire \data0[21]~q ;
wire \data1~21_combout ;
wire \data0[22]~q ;
wire \data1~22_combout ;
wire \data0[23]~q ;
wire \data1~23_combout ;
wire \data0[24]~q ;
wire \data1~24_combout ;
wire \data0[25]~q ;
wire \data1~25_combout ;
wire \data0[26]~q ;
wire \data1~26_combout ;
wire \data0[27]~q ;
wire \data1~27_combout ;
wire \data0[28]~q ;
wire \data1~28_combout ;
wire \data0[29]~q ;
wire \data1~29_combout ;
wire \data0[30]~q ;
wire \data1~30_combout ;
wire \data0[31]~q ;
wire \data1~31_combout ;
wire \data0[32]~q ;
wire \data1~32_combout ;
wire \data0[33]~q ;
wire \data1~33_combout ;
wire \data0[34]~q ;
wire \data1~34_combout ;
wire \data0[35]~q ;
wire \data1~35_combout ;
wire \data0[36]~q ;
wire \data1~36_combout ;
wire \data0[37]~q ;
wire \data1~37_combout ;
wire \data0[38]~q ;
wire \data1~38_combout ;
wire \data0[39]~q ;
wire \data1~39_combout ;
wire \data0[40]~q ;
wire \data1~40_combout ;
wire \data0[41]~q ;
wire \data1~41_combout ;
wire \data0[42]~q ;
wire \data1~42_combout ;
wire \data0[43]~q ;
wire \data1~43_combout ;
wire \data0[44]~q ;
wire \data1~44_combout ;
wire \data0[45]~q ;
wire \data1~45_combout ;
wire \data0[46]~q ;
wire \data1~46_combout ;
wire \data0[47]~q ;
wire \data1~47_combout ;
wire \data0[48]~q ;
wire \data1~48_combout ;
wire \data0[49]~q ;
wire \data1~49_combout ;
wire \data0[50]~q ;
wire \data1~50_combout ;
wire \data0[51]~q ;
wire \data1~51_combout ;
wire \data0[52]~q ;
wire \data1~52_combout ;
wire \data0[53]~q ;
wire \data1~53_combout ;
wire \data0[54]~q ;
wire \data1~54_combout ;
wire \data0[55]~q ;
wire \data1~55_combout ;
wire \data0[56]~q ;
wire \data1~56_combout ;
wire \data0[57]~q ;
wire \data1~57_combout ;
wire \data0[58]~q ;
wire \data1~58_combout ;
wire \data0[59]~q ;
wire \data1~59_combout ;
wire \data0[60]~q ;
wire \data1~60_combout ;
wire \data0[61]~q ;
wire \data1~61_combout ;
wire \data0[62]~q ;
wire \data1~62_combout ;
wire \data0[63]~q ;
wire \data1~63_combout ;
wire \data0[64]~q ;
wire \data1~64_combout ;
wire \data0[65]~q ;
wire \data1~65_combout ;
wire \data0[66]~q ;
wire \data1~66_combout ;
wire \data0[67]~q ;
wire \data1~67_combout ;
wire \data0[68]~q ;
wire \data1~68_combout ;
wire \data0[69]~q ;
wire \data1~69_combout ;
wire \data0[70]~q ;
wire \data1~70_combout ;
wire \data0[71]~q ;
wire \data1~71_combout ;
wire \data0[72]~q ;
wire \data1~72_combout ;


dffeas full0(
	.clk(clk),
	.d(\full0~0_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(full01),
	.prn(vcc));
defparam full0.is_wysiwyg = "true";
defparam full0.power_up = "low";

dffeas \data1[0] (
	.clk(clk),
	.d(\data1~0_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_0),
	.prn(vcc));
defparam \data1[0] .is_wysiwyg = "true";
defparam \data1[0] .power_up = "low";

dffeas full1(
	.clk(clk),
	.d(\full1~0_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(full12),
	.prn(vcc));
defparam full1.is_wysiwyg = "true";
defparam full1.power_up = "low";

dffeas \data1[8] (
	.clk(clk),
	.d(\data1~1_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_8),
	.prn(vcc));
defparam \data1[8] .is_wysiwyg = "true";
defparam \data1[8] .power_up = "low";

dffeas \data1[4] (
	.clk(clk),
	.d(\data1~2_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_4),
	.prn(vcc));
defparam \data1[4] .is_wysiwyg = "true";
defparam \data1[4] .power_up = "low";

dffeas \data1[2] (
	.clk(clk),
	.d(\data1~3_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_2),
	.prn(vcc));
defparam \data1[2] .is_wysiwyg = "true";
defparam \data1[2] .power_up = "low";

dffeas \data1[6] (
	.clk(clk),
	.d(\data1~4_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_6),
	.prn(vcc));
defparam \data1[6] .is_wysiwyg = "true";
defparam \data1[6] .power_up = "low";

dffeas \data1[5] (
	.clk(clk),
	.d(\data1~5_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_5),
	.prn(vcc));
defparam \data1[5] .is_wysiwyg = "true";
defparam \data1[5] .power_up = "low";

dffeas \data1[7] (
	.clk(clk),
	.d(\data1~6_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_7),
	.prn(vcc));
defparam \data1[7] .is_wysiwyg = "true";
defparam \data1[7] .power_up = "low";

dffeas \data1[3] (
	.clk(clk),
	.d(\data1~7_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_3),
	.prn(vcc));
defparam \data1[3] .is_wysiwyg = "true";
defparam \data1[3] .power_up = "low";

dffeas \data1[1] (
	.clk(clk),
	.d(\data1~8_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_1),
	.prn(vcc));
defparam \data1[1] .is_wysiwyg = "true";
defparam \data1[1] .power_up = "low";

dffeas \data1[9] (
	.clk(clk),
	.d(\data1~9_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_9),
	.prn(vcc));
defparam \data1[9] .is_wysiwyg = "true";
defparam \data1[9] .power_up = "low";

dffeas \data1[10] (
	.clk(clk),
	.d(\data1~10_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_10),
	.prn(vcc));
defparam \data1[10] .is_wysiwyg = "true";
defparam \data1[10] .power_up = "low";

dffeas \data1[11] (
	.clk(clk),
	.d(\data1~11_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_11),
	.prn(vcc));
defparam \data1[11] .is_wysiwyg = "true";
defparam \data1[11] .power_up = "low";

dffeas \data1[12] (
	.clk(clk),
	.d(\data1~12_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_12),
	.prn(vcc));
defparam \data1[12] .is_wysiwyg = "true";
defparam \data1[12] .power_up = "low";

dffeas \data1[13] (
	.clk(clk),
	.d(\data1~13_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_13),
	.prn(vcc));
defparam \data1[13] .is_wysiwyg = "true";
defparam \data1[13] .power_up = "low";

dffeas \data1[14] (
	.clk(clk),
	.d(\data1~14_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_14),
	.prn(vcc));
defparam \data1[14] .is_wysiwyg = "true";
defparam \data1[14] .power_up = "low";

dffeas \data1[15] (
	.clk(clk),
	.d(\data1~15_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_15),
	.prn(vcc));
defparam \data1[15] .is_wysiwyg = "true";
defparam \data1[15] .power_up = "low";

dffeas \data1[16] (
	.clk(clk),
	.d(\data1~16_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_16),
	.prn(vcc));
defparam \data1[16] .is_wysiwyg = "true";
defparam \data1[16] .power_up = "low";

dffeas \data1[17] (
	.clk(clk),
	.d(\data1~17_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_17),
	.prn(vcc));
defparam \data1[17] .is_wysiwyg = "true";
defparam \data1[17] .power_up = "low";

dffeas \data1[18] (
	.clk(clk),
	.d(\data1~18_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_18),
	.prn(vcc));
defparam \data1[18] .is_wysiwyg = "true";
defparam \data1[18] .power_up = "low";

dffeas \data1[19] (
	.clk(clk),
	.d(\data1~19_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_19),
	.prn(vcc));
defparam \data1[19] .is_wysiwyg = "true";
defparam \data1[19] .power_up = "low";

dffeas \data1[20] (
	.clk(clk),
	.d(\data1~20_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_20),
	.prn(vcc));
defparam \data1[20] .is_wysiwyg = "true";
defparam \data1[20] .power_up = "low";

dffeas \data1[21] (
	.clk(clk),
	.d(\data1~21_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_21),
	.prn(vcc));
defparam \data1[21] .is_wysiwyg = "true";
defparam \data1[21] .power_up = "low";

dffeas \data1[22] (
	.clk(clk),
	.d(\data1~22_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_22),
	.prn(vcc));
defparam \data1[22] .is_wysiwyg = "true";
defparam \data1[22] .power_up = "low";

dffeas \data1[23] (
	.clk(clk),
	.d(\data1~23_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_23),
	.prn(vcc));
defparam \data1[23] .is_wysiwyg = "true";
defparam \data1[23] .power_up = "low";

dffeas \data1[24] (
	.clk(clk),
	.d(\data1~24_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_24),
	.prn(vcc));
defparam \data1[24] .is_wysiwyg = "true";
defparam \data1[24] .power_up = "low";

dffeas \data1[25] (
	.clk(clk),
	.d(\data1~25_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_25),
	.prn(vcc));
defparam \data1[25] .is_wysiwyg = "true";
defparam \data1[25] .power_up = "low";

dffeas \data1[26] (
	.clk(clk),
	.d(\data1~26_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_26),
	.prn(vcc));
defparam \data1[26] .is_wysiwyg = "true";
defparam \data1[26] .power_up = "low";

dffeas \data1[27] (
	.clk(clk),
	.d(\data1~27_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_27),
	.prn(vcc));
defparam \data1[27] .is_wysiwyg = "true";
defparam \data1[27] .power_up = "low";

dffeas \data1[28] (
	.clk(clk),
	.d(\data1~28_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_28),
	.prn(vcc));
defparam \data1[28] .is_wysiwyg = "true";
defparam \data1[28] .power_up = "low";

dffeas \data1[29] (
	.clk(clk),
	.d(\data1~29_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_29),
	.prn(vcc));
defparam \data1[29] .is_wysiwyg = "true";
defparam \data1[29] .power_up = "low";

dffeas \data1[30] (
	.clk(clk),
	.d(\data1~30_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_30),
	.prn(vcc));
defparam \data1[30] .is_wysiwyg = "true";
defparam \data1[30] .power_up = "low";

dffeas \data1[31] (
	.clk(clk),
	.d(\data1~31_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_31),
	.prn(vcc));
defparam \data1[31] .is_wysiwyg = "true";
defparam \data1[31] .power_up = "low";

dffeas \data1[32] (
	.clk(clk),
	.d(\data1~32_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_32),
	.prn(vcc));
defparam \data1[32] .is_wysiwyg = "true";
defparam \data1[32] .power_up = "low";

dffeas \data1[33] (
	.clk(clk),
	.d(\data1~33_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_33),
	.prn(vcc));
defparam \data1[33] .is_wysiwyg = "true";
defparam \data1[33] .power_up = "low";

dffeas \data1[34] (
	.clk(clk),
	.d(\data1~34_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_34),
	.prn(vcc));
defparam \data1[34] .is_wysiwyg = "true";
defparam \data1[34] .power_up = "low";

dffeas \data1[35] (
	.clk(clk),
	.d(\data1~35_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_35),
	.prn(vcc));
defparam \data1[35] .is_wysiwyg = "true";
defparam \data1[35] .power_up = "low";

dffeas \data1[36] (
	.clk(clk),
	.d(\data1~36_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_36),
	.prn(vcc));
defparam \data1[36] .is_wysiwyg = "true";
defparam \data1[36] .power_up = "low";

dffeas \data1[37] (
	.clk(clk),
	.d(\data1~37_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_37),
	.prn(vcc));
defparam \data1[37] .is_wysiwyg = "true";
defparam \data1[37] .power_up = "low";

dffeas \data1[38] (
	.clk(clk),
	.d(\data1~38_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_38),
	.prn(vcc));
defparam \data1[38] .is_wysiwyg = "true";
defparam \data1[38] .power_up = "low";

dffeas \data1[39] (
	.clk(clk),
	.d(\data1~39_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_39),
	.prn(vcc));
defparam \data1[39] .is_wysiwyg = "true";
defparam \data1[39] .power_up = "low";

dffeas \data1[40] (
	.clk(clk),
	.d(\data1~40_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_40),
	.prn(vcc));
defparam \data1[40] .is_wysiwyg = "true";
defparam \data1[40] .power_up = "low";

dffeas \data1[41] (
	.clk(clk),
	.d(\data1~41_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_41),
	.prn(vcc));
defparam \data1[41] .is_wysiwyg = "true";
defparam \data1[41] .power_up = "low";

dffeas \data1[42] (
	.clk(clk),
	.d(\data1~42_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_42),
	.prn(vcc));
defparam \data1[42] .is_wysiwyg = "true";
defparam \data1[42] .power_up = "low";

dffeas \data1[43] (
	.clk(clk),
	.d(\data1~43_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_43),
	.prn(vcc));
defparam \data1[43] .is_wysiwyg = "true";
defparam \data1[43] .power_up = "low";

dffeas \data1[44] (
	.clk(clk),
	.d(\data1~44_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_44),
	.prn(vcc));
defparam \data1[44] .is_wysiwyg = "true";
defparam \data1[44] .power_up = "low";

dffeas \data1[45] (
	.clk(clk),
	.d(\data1~45_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_45),
	.prn(vcc));
defparam \data1[45] .is_wysiwyg = "true";
defparam \data1[45] .power_up = "low";

dffeas \data1[46] (
	.clk(clk),
	.d(\data1~46_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_46),
	.prn(vcc));
defparam \data1[46] .is_wysiwyg = "true";
defparam \data1[46] .power_up = "low";

dffeas \data1[47] (
	.clk(clk),
	.d(\data1~47_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_47),
	.prn(vcc));
defparam \data1[47] .is_wysiwyg = "true";
defparam \data1[47] .power_up = "low";

dffeas \data1[48] (
	.clk(clk),
	.d(\data1~48_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_48),
	.prn(vcc));
defparam \data1[48] .is_wysiwyg = "true";
defparam \data1[48] .power_up = "low";

dffeas \data1[49] (
	.clk(clk),
	.d(\data1~49_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_49),
	.prn(vcc));
defparam \data1[49] .is_wysiwyg = "true";
defparam \data1[49] .power_up = "low";

dffeas \data1[50] (
	.clk(clk),
	.d(\data1~50_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_50),
	.prn(vcc));
defparam \data1[50] .is_wysiwyg = "true";
defparam \data1[50] .power_up = "low";

dffeas \data1[51] (
	.clk(clk),
	.d(\data1~51_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_51),
	.prn(vcc));
defparam \data1[51] .is_wysiwyg = "true";
defparam \data1[51] .power_up = "low";

dffeas \data1[52] (
	.clk(clk),
	.d(\data1~52_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_52),
	.prn(vcc));
defparam \data1[52] .is_wysiwyg = "true";
defparam \data1[52] .power_up = "low";

dffeas \data1[53] (
	.clk(clk),
	.d(\data1~53_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_53),
	.prn(vcc));
defparam \data1[53] .is_wysiwyg = "true";
defparam \data1[53] .power_up = "low";

dffeas \data1[54] (
	.clk(clk),
	.d(\data1~54_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_54),
	.prn(vcc));
defparam \data1[54] .is_wysiwyg = "true";
defparam \data1[54] .power_up = "low";

dffeas \data1[55] (
	.clk(clk),
	.d(\data1~55_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_55),
	.prn(vcc));
defparam \data1[55] .is_wysiwyg = "true";
defparam \data1[55] .power_up = "low";

dffeas \data1[56] (
	.clk(clk),
	.d(\data1~56_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_56),
	.prn(vcc));
defparam \data1[56] .is_wysiwyg = "true";
defparam \data1[56] .power_up = "low";

dffeas \data1[57] (
	.clk(clk),
	.d(\data1~57_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_57),
	.prn(vcc));
defparam \data1[57] .is_wysiwyg = "true";
defparam \data1[57] .power_up = "low";

dffeas \data1[58] (
	.clk(clk),
	.d(\data1~58_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_58),
	.prn(vcc));
defparam \data1[58] .is_wysiwyg = "true";
defparam \data1[58] .power_up = "low";

dffeas \data1[59] (
	.clk(clk),
	.d(\data1~59_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_59),
	.prn(vcc));
defparam \data1[59] .is_wysiwyg = "true";
defparam \data1[59] .power_up = "low";

dffeas \data1[60] (
	.clk(clk),
	.d(\data1~60_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_60),
	.prn(vcc));
defparam \data1[60] .is_wysiwyg = "true";
defparam \data1[60] .power_up = "low";

dffeas \data1[61] (
	.clk(clk),
	.d(\data1~61_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_61),
	.prn(vcc));
defparam \data1[61] .is_wysiwyg = "true";
defparam \data1[61] .power_up = "low";

dffeas \data1[62] (
	.clk(clk),
	.d(\data1~62_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_62),
	.prn(vcc));
defparam \data1[62] .is_wysiwyg = "true";
defparam \data1[62] .power_up = "low";

dffeas \data1[63] (
	.clk(clk),
	.d(\data1~63_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_63),
	.prn(vcc));
defparam \data1[63] .is_wysiwyg = "true";
defparam \data1[63] .power_up = "low";

dffeas \data1[64] (
	.clk(clk),
	.d(\data1~64_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_64),
	.prn(vcc));
defparam \data1[64] .is_wysiwyg = "true";
defparam \data1[64] .power_up = "low";

dffeas \data1[65] (
	.clk(clk),
	.d(\data1~65_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_65),
	.prn(vcc));
defparam \data1[65] .is_wysiwyg = "true";
defparam \data1[65] .power_up = "low";

dffeas \data1[66] (
	.clk(clk),
	.d(\data1~66_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_66),
	.prn(vcc));
defparam \data1[66] .is_wysiwyg = "true";
defparam \data1[66] .power_up = "low";

dffeas \data1[67] (
	.clk(clk),
	.d(\data1~67_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_67),
	.prn(vcc));
defparam \data1[67] .is_wysiwyg = "true";
defparam \data1[67] .power_up = "low";

dffeas \data1[68] (
	.clk(clk),
	.d(\data1~68_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_68),
	.prn(vcc));
defparam \data1[68] .is_wysiwyg = "true";
defparam \data1[68] .power_up = "low";

dffeas \data1[69] (
	.clk(clk),
	.d(\data1~69_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_69),
	.prn(vcc));
defparam \data1[69] .is_wysiwyg = "true";
defparam \data1[69] .power_up = "low";

dffeas \data1[70] (
	.clk(clk),
	.d(\data1~70_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_70),
	.prn(vcc));
defparam \data1[70] .is_wysiwyg = "true";
defparam \data1[70] .power_up = "low";

dffeas \data1[71] (
	.clk(clk),
	.d(\data1~71_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_71),
	.prn(vcc));
defparam \data1[71] .is_wysiwyg = "true";
defparam \data1[71] .power_up = "low";

dffeas \data1[72] (
	.clk(clk),
	.d(\data1~72_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_72),
	.prn(vcc));
defparam \data1[72] .is_wysiwyg = "true";
defparam \data1[72] .power_up = "low";

cycloneive_lcell_comb \full0~0 (
	.dataa(full01),
	.datab(axi_bridge_0_s0_wvalid),
	.datac(full12),
	.datad(always2),
	.cin(gnd),
	.combout(\full0~0_combout ),
	.cout());
defparam \full0~0 .lut_mask = 16'h0AEA;
defparam \full0~0 .sum_lutc_input = "datac";

dffeas \data0[0] (
	.clk(clk),
	.d(in_data[0]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[0]~q ),
	.prn(vcc));
defparam \data0[0] .is_wysiwyg = "true";
defparam \data0[0] .power_up = "low";

cycloneive_lcell_comb \data1~0 (
	.dataa(\data0[0]~q ),
	.datab(in_data[0]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~0_combout ),
	.cout());
defparam \data1~0 .lut_mask = 16'hAACC;
defparam \data1~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \always0~0 (
	.dataa(wready),
	.datab(gnd),
	.datac(WideOr0),
	.datad(full12),
	.cin(gnd),
	.combout(\always0~0_combout ),
	.cout());
defparam \always0~0 .lut_mask = 16'h0AFF;
defparam \always0~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \full1~0 (
	.dataa(axi_bridge_0_s0_wvalid),
	.datab(full12),
	.datac(full11),
	.datad(full13),
	.cin(gnd),
	.combout(\full1~0_combout ),
	.cout());
defparam \full1~0 .lut_mask = 16'hAEEE;
defparam \full1~0 .sum_lutc_input = "datac";

dffeas \data0[8] (
	.clk(clk),
	.d(in_data[8]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[8]~q ),
	.prn(vcc));
defparam \data0[8] .is_wysiwyg = "true";
defparam \data0[8] .power_up = "low";

cycloneive_lcell_comb \data1~1 (
	.dataa(\data0[8]~q ),
	.datab(in_data[8]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~1_combout ),
	.cout());
defparam \data1~1 .lut_mask = 16'hAACC;
defparam \data1~1 .sum_lutc_input = "datac";

dffeas \data0[4] (
	.clk(clk),
	.d(in_data[4]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[4]~q ),
	.prn(vcc));
defparam \data0[4] .is_wysiwyg = "true";
defparam \data0[4] .power_up = "low";

cycloneive_lcell_comb \data1~2 (
	.dataa(\data0[4]~q ),
	.datab(in_data[4]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~2_combout ),
	.cout());
defparam \data1~2 .lut_mask = 16'hAACC;
defparam \data1~2 .sum_lutc_input = "datac";

dffeas \data0[2] (
	.clk(clk),
	.d(in_data[2]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[2]~q ),
	.prn(vcc));
defparam \data0[2] .is_wysiwyg = "true";
defparam \data0[2] .power_up = "low";

cycloneive_lcell_comb \data1~3 (
	.dataa(\data0[2]~q ),
	.datab(in_data[2]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~3_combout ),
	.cout());
defparam \data1~3 .lut_mask = 16'hAACC;
defparam \data1~3 .sum_lutc_input = "datac";

dffeas \data0[6] (
	.clk(clk),
	.d(in_data[6]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[6]~q ),
	.prn(vcc));
defparam \data0[6] .is_wysiwyg = "true";
defparam \data0[6] .power_up = "low";

cycloneive_lcell_comb \data1~4 (
	.dataa(\data0[6]~q ),
	.datab(in_data[6]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~4_combout ),
	.cout());
defparam \data1~4 .lut_mask = 16'hAACC;
defparam \data1~4 .sum_lutc_input = "datac";

dffeas \data0[5] (
	.clk(clk),
	.d(in_data[5]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[5]~q ),
	.prn(vcc));
defparam \data0[5] .is_wysiwyg = "true";
defparam \data0[5] .power_up = "low";

cycloneive_lcell_comb \data1~5 (
	.dataa(\data0[5]~q ),
	.datab(in_data[5]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~5_combout ),
	.cout());
defparam \data1~5 .lut_mask = 16'hAACC;
defparam \data1~5 .sum_lutc_input = "datac";

dffeas \data0[7] (
	.clk(clk),
	.d(in_data[7]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[7]~q ),
	.prn(vcc));
defparam \data0[7] .is_wysiwyg = "true";
defparam \data0[7] .power_up = "low";

cycloneive_lcell_comb \data1~6 (
	.dataa(\data0[7]~q ),
	.datab(in_data[7]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~6_combout ),
	.cout());
defparam \data1~6 .lut_mask = 16'hAACC;
defparam \data1~6 .sum_lutc_input = "datac";

dffeas \data0[3] (
	.clk(clk),
	.d(in_data[3]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[3]~q ),
	.prn(vcc));
defparam \data0[3] .is_wysiwyg = "true";
defparam \data0[3] .power_up = "low";

cycloneive_lcell_comb \data1~7 (
	.dataa(\data0[3]~q ),
	.datab(in_data[3]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~7_combout ),
	.cout());
defparam \data1~7 .lut_mask = 16'hAACC;
defparam \data1~7 .sum_lutc_input = "datac";

dffeas \data0[1] (
	.clk(clk),
	.d(in_data[1]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[1]~q ),
	.prn(vcc));
defparam \data0[1] .is_wysiwyg = "true";
defparam \data0[1] .power_up = "low";

cycloneive_lcell_comb \data1~8 (
	.dataa(\data0[1]~q ),
	.datab(in_data[1]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~8_combout ),
	.cout());
defparam \data1~8 .lut_mask = 16'hAACC;
defparam \data1~8 .sum_lutc_input = "datac";

dffeas \data0[9] (
	.clk(clk),
	.d(in_data[9]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[9]~q ),
	.prn(vcc));
defparam \data0[9] .is_wysiwyg = "true";
defparam \data0[9] .power_up = "low";

cycloneive_lcell_comb \data1~9 (
	.dataa(\data0[9]~q ),
	.datab(in_data[9]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~9_combout ),
	.cout());
defparam \data1~9 .lut_mask = 16'hAACC;
defparam \data1~9 .sum_lutc_input = "datac";

dffeas \data0[10] (
	.clk(clk),
	.d(in_data[10]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[10]~q ),
	.prn(vcc));
defparam \data0[10] .is_wysiwyg = "true";
defparam \data0[10] .power_up = "low";

cycloneive_lcell_comb \data1~10 (
	.dataa(\data0[10]~q ),
	.datab(in_data[10]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~10_combout ),
	.cout());
defparam \data1~10 .lut_mask = 16'hAACC;
defparam \data1~10 .sum_lutc_input = "datac";

dffeas \data0[11] (
	.clk(clk),
	.d(in_data[11]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[11]~q ),
	.prn(vcc));
defparam \data0[11] .is_wysiwyg = "true";
defparam \data0[11] .power_up = "low";

cycloneive_lcell_comb \data1~11 (
	.dataa(\data0[11]~q ),
	.datab(in_data[11]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~11_combout ),
	.cout());
defparam \data1~11 .lut_mask = 16'hAACC;
defparam \data1~11 .sum_lutc_input = "datac";

dffeas \data0[12] (
	.clk(clk),
	.d(in_data[12]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[12]~q ),
	.prn(vcc));
defparam \data0[12] .is_wysiwyg = "true";
defparam \data0[12] .power_up = "low";

cycloneive_lcell_comb \data1~12 (
	.dataa(\data0[12]~q ),
	.datab(in_data[12]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~12_combout ),
	.cout());
defparam \data1~12 .lut_mask = 16'hAACC;
defparam \data1~12 .sum_lutc_input = "datac";

dffeas \data0[13] (
	.clk(clk),
	.d(in_data[13]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[13]~q ),
	.prn(vcc));
defparam \data0[13] .is_wysiwyg = "true";
defparam \data0[13] .power_up = "low";

cycloneive_lcell_comb \data1~13 (
	.dataa(\data0[13]~q ),
	.datab(in_data[13]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~13_combout ),
	.cout());
defparam \data1~13 .lut_mask = 16'hAACC;
defparam \data1~13 .sum_lutc_input = "datac";

dffeas \data0[14] (
	.clk(clk),
	.d(in_data[14]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[14]~q ),
	.prn(vcc));
defparam \data0[14] .is_wysiwyg = "true";
defparam \data0[14] .power_up = "low";

cycloneive_lcell_comb \data1~14 (
	.dataa(\data0[14]~q ),
	.datab(in_data[14]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~14_combout ),
	.cout());
defparam \data1~14 .lut_mask = 16'hAACC;
defparam \data1~14 .sum_lutc_input = "datac";

dffeas \data0[15] (
	.clk(clk),
	.d(in_data[15]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[15]~q ),
	.prn(vcc));
defparam \data0[15] .is_wysiwyg = "true";
defparam \data0[15] .power_up = "low";

cycloneive_lcell_comb \data1~15 (
	.dataa(\data0[15]~q ),
	.datab(in_data[15]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~15_combout ),
	.cout());
defparam \data1~15 .lut_mask = 16'hAACC;
defparam \data1~15 .sum_lutc_input = "datac";

dffeas \data0[16] (
	.clk(clk),
	.d(in_data[16]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[16]~q ),
	.prn(vcc));
defparam \data0[16] .is_wysiwyg = "true";
defparam \data0[16] .power_up = "low";

cycloneive_lcell_comb \data1~16 (
	.dataa(\data0[16]~q ),
	.datab(in_data[16]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~16_combout ),
	.cout());
defparam \data1~16 .lut_mask = 16'hAACC;
defparam \data1~16 .sum_lutc_input = "datac";

dffeas \data0[17] (
	.clk(clk),
	.d(in_data[17]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[17]~q ),
	.prn(vcc));
defparam \data0[17] .is_wysiwyg = "true";
defparam \data0[17] .power_up = "low";

cycloneive_lcell_comb \data1~17 (
	.dataa(\data0[17]~q ),
	.datab(in_data[17]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~17_combout ),
	.cout());
defparam \data1~17 .lut_mask = 16'hAACC;
defparam \data1~17 .sum_lutc_input = "datac";

dffeas \data0[18] (
	.clk(clk),
	.d(in_data[18]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[18]~q ),
	.prn(vcc));
defparam \data0[18] .is_wysiwyg = "true";
defparam \data0[18] .power_up = "low";

cycloneive_lcell_comb \data1~18 (
	.dataa(\data0[18]~q ),
	.datab(in_data[18]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~18_combout ),
	.cout());
defparam \data1~18 .lut_mask = 16'hAACC;
defparam \data1~18 .sum_lutc_input = "datac";

dffeas \data0[19] (
	.clk(clk),
	.d(in_data[19]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[19]~q ),
	.prn(vcc));
defparam \data0[19] .is_wysiwyg = "true";
defparam \data0[19] .power_up = "low";

cycloneive_lcell_comb \data1~19 (
	.dataa(\data0[19]~q ),
	.datab(in_data[19]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~19_combout ),
	.cout());
defparam \data1~19 .lut_mask = 16'hAACC;
defparam \data1~19 .sum_lutc_input = "datac";

dffeas \data0[20] (
	.clk(clk),
	.d(in_data[20]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[20]~q ),
	.prn(vcc));
defparam \data0[20] .is_wysiwyg = "true";
defparam \data0[20] .power_up = "low";

cycloneive_lcell_comb \data1~20 (
	.dataa(\data0[20]~q ),
	.datab(in_data[20]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~20_combout ),
	.cout());
defparam \data1~20 .lut_mask = 16'hAACC;
defparam \data1~20 .sum_lutc_input = "datac";

dffeas \data0[21] (
	.clk(clk),
	.d(in_data[21]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[21]~q ),
	.prn(vcc));
defparam \data0[21] .is_wysiwyg = "true";
defparam \data0[21] .power_up = "low";

cycloneive_lcell_comb \data1~21 (
	.dataa(\data0[21]~q ),
	.datab(in_data[21]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~21_combout ),
	.cout());
defparam \data1~21 .lut_mask = 16'hAACC;
defparam \data1~21 .sum_lutc_input = "datac";

dffeas \data0[22] (
	.clk(clk),
	.d(in_data[22]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[22]~q ),
	.prn(vcc));
defparam \data0[22] .is_wysiwyg = "true";
defparam \data0[22] .power_up = "low";

cycloneive_lcell_comb \data1~22 (
	.dataa(\data0[22]~q ),
	.datab(in_data[22]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~22_combout ),
	.cout());
defparam \data1~22 .lut_mask = 16'hAACC;
defparam \data1~22 .sum_lutc_input = "datac";

dffeas \data0[23] (
	.clk(clk),
	.d(in_data[23]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[23]~q ),
	.prn(vcc));
defparam \data0[23] .is_wysiwyg = "true";
defparam \data0[23] .power_up = "low";

cycloneive_lcell_comb \data1~23 (
	.dataa(\data0[23]~q ),
	.datab(in_data[23]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~23_combout ),
	.cout());
defparam \data1~23 .lut_mask = 16'hAACC;
defparam \data1~23 .sum_lutc_input = "datac";

dffeas \data0[24] (
	.clk(clk),
	.d(in_data[24]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[24]~q ),
	.prn(vcc));
defparam \data0[24] .is_wysiwyg = "true";
defparam \data0[24] .power_up = "low";

cycloneive_lcell_comb \data1~24 (
	.dataa(\data0[24]~q ),
	.datab(in_data[24]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~24_combout ),
	.cout());
defparam \data1~24 .lut_mask = 16'hAACC;
defparam \data1~24 .sum_lutc_input = "datac";

dffeas \data0[25] (
	.clk(clk),
	.d(in_data[25]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[25]~q ),
	.prn(vcc));
defparam \data0[25] .is_wysiwyg = "true";
defparam \data0[25] .power_up = "low";

cycloneive_lcell_comb \data1~25 (
	.dataa(\data0[25]~q ),
	.datab(in_data[25]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~25_combout ),
	.cout());
defparam \data1~25 .lut_mask = 16'hAACC;
defparam \data1~25 .sum_lutc_input = "datac";

dffeas \data0[26] (
	.clk(clk),
	.d(in_data[26]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[26]~q ),
	.prn(vcc));
defparam \data0[26] .is_wysiwyg = "true";
defparam \data0[26] .power_up = "low";

cycloneive_lcell_comb \data1~26 (
	.dataa(\data0[26]~q ),
	.datab(in_data[26]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~26_combout ),
	.cout());
defparam \data1~26 .lut_mask = 16'hAACC;
defparam \data1~26 .sum_lutc_input = "datac";

dffeas \data0[27] (
	.clk(clk),
	.d(in_data[27]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[27]~q ),
	.prn(vcc));
defparam \data0[27] .is_wysiwyg = "true";
defparam \data0[27] .power_up = "low";

cycloneive_lcell_comb \data1~27 (
	.dataa(\data0[27]~q ),
	.datab(in_data[27]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~27_combout ),
	.cout());
defparam \data1~27 .lut_mask = 16'hAACC;
defparam \data1~27 .sum_lutc_input = "datac";

dffeas \data0[28] (
	.clk(clk),
	.d(in_data[28]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[28]~q ),
	.prn(vcc));
defparam \data0[28] .is_wysiwyg = "true";
defparam \data0[28] .power_up = "low";

cycloneive_lcell_comb \data1~28 (
	.dataa(\data0[28]~q ),
	.datab(in_data[28]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~28_combout ),
	.cout());
defparam \data1~28 .lut_mask = 16'hAACC;
defparam \data1~28 .sum_lutc_input = "datac";

dffeas \data0[29] (
	.clk(clk),
	.d(in_data[29]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[29]~q ),
	.prn(vcc));
defparam \data0[29] .is_wysiwyg = "true";
defparam \data0[29] .power_up = "low";

cycloneive_lcell_comb \data1~29 (
	.dataa(\data0[29]~q ),
	.datab(in_data[29]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~29_combout ),
	.cout());
defparam \data1~29 .lut_mask = 16'hAACC;
defparam \data1~29 .sum_lutc_input = "datac";

dffeas \data0[30] (
	.clk(clk),
	.d(in_data[30]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[30]~q ),
	.prn(vcc));
defparam \data0[30] .is_wysiwyg = "true";
defparam \data0[30] .power_up = "low";

cycloneive_lcell_comb \data1~30 (
	.dataa(\data0[30]~q ),
	.datab(in_data[30]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~30_combout ),
	.cout());
defparam \data1~30 .lut_mask = 16'hAACC;
defparam \data1~30 .sum_lutc_input = "datac";

dffeas \data0[31] (
	.clk(clk),
	.d(in_data[31]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[31]~q ),
	.prn(vcc));
defparam \data0[31] .is_wysiwyg = "true";
defparam \data0[31] .power_up = "low";

cycloneive_lcell_comb \data1~31 (
	.dataa(\data0[31]~q ),
	.datab(in_data[31]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~31_combout ),
	.cout());
defparam \data1~31 .lut_mask = 16'hAACC;
defparam \data1~31 .sum_lutc_input = "datac";

dffeas \data0[32] (
	.clk(clk),
	.d(in_data[32]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[32]~q ),
	.prn(vcc));
defparam \data0[32] .is_wysiwyg = "true";
defparam \data0[32] .power_up = "low";

cycloneive_lcell_comb \data1~32 (
	.dataa(\data0[32]~q ),
	.datab(in_data[32]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~32_combout ),
	.cout());
defparam \data1~32 .lut_mask = 16'hAACC;
defparam \data1~32 .sum_lutc_input = "datac";

dffeas \data0[33] (
	.clk(clk),
	.d(in_data[33]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[33]~q ),
	.prn(vcc));
defparam \data0[33] .is_wysiwyg = "true";
defparam \data0[33] .power_up = "low";

cycloneive_lcell_comb \data1~33 (
	.dataa(\data0[33]~q ),
	.datab(in_data[33]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~33_combout ),
	.cout());
defparam \data1~33 .lut_mask = 16'hAACC;
defparam \data1~33 .sum_lutc_input = "datac";

dffeas \data0[34] (
	.clk(clk),
	.d(in_data[34]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[34]~q ),
	.prn(vcc));
defparam \data0[34] .is_wysiwyg = "true";
defparam \data0[34] .power_up = "low";

cycloneive_lcell_comb \data1~34 (
	.dataa(\data0[34]~q ),
	.datab(in_data[34]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~34_combout ),
	.cout());
defparam \data1~34 .lut_mask = 16'hAACC;
defparam \data1~34 .sum_lutc_input = "datac";

dffeas \data0[35] (
	.clk(clk),
	.d(in_data[35]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[35]~q ),
	.prn(vcc));
defparam \data0[35] .is_wysiwyg = "true";
defparam \data0[35] .power_up = "low";

cycloneive_lcell_comb \data1~35 (
	.dataa(\data0[35]~q ),
	.datab(in_data[35]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~35_combout ),
	.cout());
defparam \data1~35 .lut_mask = 16'hAACC;
defparam \data1~35 .sum_lutc_input = "datac";

dffeas \data0[36] (
	.clk(clk),
	.d(in_data[36]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[36]~q ),
	.prn(vcc));
defparam \data0[36] .is_wysiwyg = "true";
defparam \data0[36] .power_up = "low";

cycloneive_lcell_comb \data1~36 (
	.dataa(\data0[36]~q ),
	.datab(in_data[36]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~36_combout ),
	.cout());
defparam \data1~36 .lut_mask = 16'hAACC;
defparam \data1~36 .sum_lutc_input = "datac";

dffeas \data0[37] (
	.clk(clk),
	.d(in_data[37]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[37]~q ),
	.prn(vcc));
defparam \data0[37] .is_wysiwyg = "true";
defparam \data0[37] .power_up = "low";

cycloneive_lcell_comb \data1~37 (
	.dataa(\data0[37]~q ),
	.datab(in_data[37]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~37_combout ),
	.cout());
defparam \data1~37 .lut_mask = 16'hAACC;
defparam \data1~37 .sum_lutc_input = "datac";

dffeas \data0[38] (
	.clk(clk),
	.d(in_data[38]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[38]~q ),
	.prn(vcc));
defparam \data0[38] .is_wysiwyg = "true";
defparam \data0[38] .power_up = "low";

cycloneive_lcell_comb \data1~38 (
	.dataa(\data0[38]~q ),
	.datab(in_data[38]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~38_combout ),
	.cout());
defparam \data1~38 .lut_mask = 16'hAACC;
defparam \data1~38 .sum_lutc_input = "datac";

dffeas \data0[39] (
	.clk(clk),
	.d(in_data[39]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[39]~q ),
	.prn(vcc));
defparam \data0[39] .is_wysiwyg = "true";
defparam \data0[39] .power_up = "low";

cycloneive_lcell_comb \data1~39 (
	.dataa(\data0[39]~q ),
	.datab(in_data[39]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~39_combout ),
	.cout());
defparam \data1~39 .lut_mask = 16'hAACC;
defparam \data1~39 .sum_lutc_input = "datac";

dffeas \data0[40] (
	.clk(clk),
	.d(in_data[40]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[40]~q ),
	.prn(vcc));
defparam \data0[40] .is_wysiwyg = "true";
defparam \data0[40] .power_up = "low";

cycloneive_lcell_comb \data1~40 (
	.dataa(\data0[40]~q ),
	.datab(in_data[40]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~40_combout ),
	.cout());
defparam \data1~40 .lut_mask = 16'hAACC;
defparam \data1~40 .sum_lutc_input = "datac";

dffeas \data0[41] (
	.clk(clk),
	.d(in_data[41]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[41]~q ),
	.prn(vcc));
defparam \data0[41] .is_wysiwyg = "true";
defparam \data0[41] .power_up = "low";

cycloneive_lcell_comb \data1~41 (
	.dataa(\data0[41]~q ),
	.datab(in_data[41]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~41_combout ),
	.cout());
defparam \data1~41 .lut_mask = 16'hAACC;
defparam \data1~41 .sum_lutc_input = "datac";

dffeas \data0[42] (
	.clk(clk),
	.d(in_data[42]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[42]~q ),
	.prn(vcc));
defparam \data0[42] .is_wysiwyg = "true";
defparam \data0[42] .power_up = "low";

cycloneive_lcell_comb \data1~42 (
	.dataa(\data0[42]~q ),
	.datab(in_data[42]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~42_combout ),
	.cout());
defparam \data1~42 .lut_mask = 16'hAACC;
defparam \data1~42 .sum_lutc_input = "datac";

dffeas \data0[43] (
	.clk(clk),
	.d(in_data[43]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[43]~q ),
	.prn(vcc));
defparam \data0[43] .is_wysiwyg = "true";
defparam \data0[43] .power_up = "low";

cycloneive_lcell_comb \data1~43 (
	.dataa(\data0[43]~q ),
	.datab(in_data[43]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~43_combout ),
	.cout());
defparam \data1~43 .lut_mask = 16'hAACC;
defparam \data1~43 .sum_lutc_input = "datac";

dffeas \data0[44] (
	.clk(clk),
	.d(in_data[44]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[44]~q ),
	.prn(vcc));
defparam \data0[44] .is_wysiwyg = "true";
defparam \data0[44] .power_up = "low";

cycloneive_lcell_comb \data1~44 (
	.dataa(\data0[44]~q ),
	.datab(in_data[44]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~44_combout ),
	.cout());
defparam \data1~44 .lut_mask = 16'hAACC;
defparam \data1~44 .sum_lutc_input = "datac";

dffeas \data0[45] (
	.clk(clk),
	.d(in_data[45]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[45]~q ),
	.prn(vcc));
defparam \data0[45] .is_wysiwyg = "true";
defparam \data0[45] .power_up = "low";

cycloneive_lcell_comb \data1~45 (
	.dataa(\data0[45]~q ),
	.datab(in_data[45]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~45_combout ),
	.cout());
defparam \data1~45 .lut_mask = 16'hAACC;
defparam \data1~45 .sum_lutc_input = "datac";

dffeas \data0[46] (
	.clk(clk),
	.d(in_data[46]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[46]~q ),
	.prn(vcc));
defparam \data0[46] .is_wysiwyg = "true";
defparam \data0[46] .power_up = "low";

cycloneive_lcell_comb \data1~46 (
	.dataa(\data0[46]~q ),
	.datab(in_data[46]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~46_combout ),
	.cout());
defparam \data1~46 .lut_mask = 16'hAACC;
defparam \data1~46 .sum_lutc_input = "datac";

dffeas \data0[47] (
	.clk(clk),
	.d(in_data[47]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[47]~q ),
	.prn(vcc));
defparam \data0[47] .is_wysiwyg = "true";
defparam \data0[47] .power_up = "low";

cycloneive_lcell_comb \data1~47 (
	.dataa(\data0[47]~q ),
	.datab(in_data[47]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~47_combout ),
	.cout());
defparam \data1~47 .lut_mask = 16'hAACC;
defparam \data1~47 .sum_lutc_input = "datac";

dffeas \data0[48] (
	.clk(clk),
	.d(in_data[48]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[48]~q ),
	.prn(vcc));
defparam \data0[48] .is_wysiwyg = "true";
defparam \data0[48] .power_up = "low";

cycloneive_lcell_comb \data1~48 (
	.dataa(\data0[48]~q ),
	.datab(in_data[48]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~48_combout ),
	.cout());
defparam \data1~48 .lut_mask = 16'hAACC;
defparam \data1~48 .sum_lutc_input = "datac";

dffeas \data0[49] (
	.clk(clk),
	.d(in_data[49]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[49]~q ),
	.prn(vcc));
defparam \data0[49] .is_wysiwyg = "true";
defparam \data0[49] .power_up = "low";

cycloneive_lcell_comb \data1~49 (
	.dataa(\data0[49]~q ),
	.datab(in_data[49]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~49_combout ),
	.cout());
defparam \data1~49 .lut_mask = 16'hAACC;
defparam \data1~49 .sum_lutc_input = "datac";

dffeas \data0[50] (
	.clk(clk),
	.d(in_data[50]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[50]~q ),
	.prn(vcc));
defparam \data0[50] .is_wysiwyg = "true";
defparam \data0[50] .power_up = "low";

cycloneive_lcell_comb \data1~50 (
	.dataa(\data0[50]~q ),
	.datab(in_data[50]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~50_combout ),
	.cout());
defparam \data1~50 .lut_mask = 16'hAACC;
defparam \data1~50 .sum_lutc_input = "datac";

dffeas \data0[51] (
	.clk(clk),
	.d(in_data[51]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[51]~q ),
	.prn(vcc));
defparam \data0[51] .is_wysiwyg = "true";
defparam \data0[51] .power_up = "low";

cycloneive_lcell_comb \data1~51 (
	.dataa(\data0[51]~q ),
	.datab(in_data[51]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~51_combout ),
	.cout());
defparam \data1~51 .lut_mask = 16'hAACC;
defparam \data1~51 .sum_lutc_input = "datac";

dffeas \data0[52] (
	.clk(clk),
	.d(in_data[52]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[52]~q ),
	.prn(vcc));
defparam \data0[52] .is_wysiwyg = "true";
defparam \data0[52] .power_up = "low";

cycloneive_lcell_comb \data1~52 (
	.dataa(\data0[52]~q ),
	.datab(in_data[52]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~52_combout ),
	.cout());
defparam \data1~52 .lut_mask = 16'hAACC;
defparam \data1~52 .sum_lutc_input = "datac";

dffeas \data0[53] (
	.clk(clk),
	.d(in_data[53]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[53]~q ),
	.prn(vcc));
defparam \data0[53] .is_wysiwyg = "true";
defparam \data0[53] .power_up = "low";

cycloneive_lcell_comb \data1~53 (
	.dataa(\data0[53]~q ),
	.datab(in_data[53]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~53_combout ),
	.cout());
defparam \data1~53 .lut_mask = 16'hAACC;
defparam \data1~53 .sum_lutc_input = "datac";

dffeas \data0[54] (
	.clk(clk),
	.d(in_data[54]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[54]~q ),
	.prn(vcc));
defparam \data0[54] .is_wysiwyg = "true";
defparam \data0[54] .power_up = "low";

cycloneive_lcell_comb \data1~54 (
	.dataa(\data0[54]~q ),
	.datab(in_data[54]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~54_combout ),
	.cout());
defparam \data1~54 .lut_mask = 16'hAACC;
defparam \data1~54 .sum_lutc_input = "datac";

dffeas \data0[55] (
	.clk(clk),
	.d(in_data[55]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[55]~q ),
	.prn(vcc));
defparam \data0[55] .is_wysiwyg = "true";
defparam \data0[55] .power_up = "low";

cycloneive_lcell_comb \data1~55 (
	.dataa(\data0[55]~q ),
	.datab(in_data[55]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~55_combout ),
	.cout());
defparam \data1~55 .lut_mask = 16'hAACC;
defparam \data1~55 .sum_lutc_input = "datac";

dffeas \data0[56] (
	.clk(clk),
	.d(in_data[56]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[56]~q ),
	.prn(vcc));
defparam \data0[56] .is_wysiwyg = "true";
defparam \data0[56] .power_up = "low";

cycloneive_lcell_comb \data1~56 (
	.dataa(\data0[56]~q ),
	.datab(in_data[56]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~56_combout ),
	.cout());
defparam \data1~56 .lut_mask = 16'hAACC;
defparam \data1~56 .sum_lutc_input = "datac";

dffeas \data0[57] (
	.clk(clk),
	.d(in_data[57]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[57]~q ),
	.prn(vcc));
defparam \data0[57] .is_wysiwyg = "true";
defparam \data0[57] .power_up = "low";

cycloneive_lcell_comb \data1~57 (
	.dataa(\data0[57]~q ),
	.datab(in_data[57]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~57_combout ),
	.cout());
defparam \data1~57 .lut_mask = 16'hAACC;
defparam \data1~57 .sum_lutc_input = "datac";

dffeas \data0[58] (
	.clk(clk),
	.d(in_data[58]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[58]~q ),
	.prn(vcc));
defparam \data0[58] .is_wysiwyg = "true";
defparam \data0[58] .power_up = "low";

cycloneive_lcell_comb \data1~58 (
	.dataa(\data0[58]~q ),
	.datab(in_data[58]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~58_combout ),
	.cout());
defparam \data1~58 .lut_mask = 16'hAACC;
defparam \data1~58 .sum_lutc_input = "datac";

dffeas \data0[59] (
	.clk(clk),
	.d(in_data[59]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[59]~q ),
	.prn(vcc));
defparam \data0[59] .is_wysiwyg = "true";
defparam \data0[59] .power_up = "low";

cycloneive_lcell_comb \data1~59 (
	.dataa(\data0[59]~q ),
	.datab(in_data[59]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~59_combout ),
	.cout());
defparam \data1~59 .lut_mask = 16'hAACC;
defparam \data1~59 .sum_lutc_input = "datac";

dffeas \data0[60] (
	.clk(clk),
	.d(in_data[60]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[60]~q ),
	.prn(vcc));
defparam \data0[60] .is_wysiwyg = "true";
defparam \data0[60] .power_up = "low";

cycloneive_lcell_comb \data1~60 (
	.dataa(\data0[60]~q ),
	.datab(in_data[60]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~60_combout ),
	.cout());
defparam \data1~60 .lut_mask = 16'hAACC;
defparam \data1~60 .sum_lutc_input = "datac";

dffeas \data0[61] (
	.clk(clk),
	.d(in_data[61]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[61]~q ),
	.prn(vcc));
defparam \data0[61] .is_wysiwyg = "true";
defparam \data0[61] .power_up = "low";

cycloneive_lcell_comb \data1~61 (
	.dataa(\data0[61]~q ),
	.datab(in_data[61]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~61_combout ),
	.cout());
defparam \data1~61 .lut_mask = 16'hAACC;
defparam \data1~61 .sum_lutc_input = "datac";

dffeas \data0[62] (
	.clk(clk),
	.d(in_data[62]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[62]~q ),
	.prn(vcc));
defparam \data0[62] .is_wysiwyg = "true";
defparam \data0[62] .power_up = "low";

cycloneive_lcell_comb \data1~62 (
	.dataa(\data0[62]~q ),
	.datab(in_data[62]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~62_combout ),
	.cout());
defparam \data1~62 .lut_mask = 16'hAACC;
defparam \data1~62 .sum_lutc_input = "datac";

dffeas \data0[63] (
	.clk(clk),
	.d(in_data[63]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[63]~q ),
	.prn(vcc));
defparam \data0[63] .is_wysiwyg = "true";
defparam \data0[63] .power_up = "low";

cycloneive_lcell_comb \data1~63 (
	.dataa(\data0[63]~q ),
	.datab(in_data[63]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~63_combout ),
	.cout());
defparam \data1~63 .lut_mask = 16'hAACC;
defparam \data1~63 .sum_lutc_input = "datac";

dffeas \data0[64] (
	.clk(clk),
	.d(in_data[64]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[64]~q ),
	.prn(vcc));
defparam \data0[64] .is_wysiwyg = "true";
defparam \data0[64] .power_up = "low";

cycloneive_lcell_comb \data1~64 (
	.dataa(\data0[64]~q ),
	.datab(in_data[64]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~64_combout ),
	.cout());
defparam \data1~64 .lut_mask = 16'hAACC;
defparam \data1~64 .sum_lutc_input = "datac";

dffeas \data0[65] (
	.clk(clk),
	.d(in_data[65]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[65]~q ),
	.prn(vcc));
defparam \data0[65] .is_wysiwyg = "true";
defparam \data0[65] .power_up = "low";

cycloneive_lcell_comb \data1~65 (
	.dataa(\data0[65]~q ),
	.datab(in_data[65]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~65_combout ),
	.cout());
defparam \data1~65 .lut_mask = 16'hAACC;
defparam \data1~65 .sum_lutc_input = "datac";

dffeas \data0[66] (
	.clk(clk),
	.d(in_data[66]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[66]~q ),
	.prn(vcc));
defparam \data0[66] .is_wysiwyg = "true";
defparam \data0[66] .power_up = "low";

cycloneive_lcell_comb \data1~66 (
	.dataa(\data0[66]~q ),
	.datab(in_data[66]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~66_combout ),
	.cout());
defparam \data1~66 .lut_mask = 16'hAACC;
defparam \data1~66 .sum_lutc_input = "datac";

dffeas \data0[67] (
	.clk(clk),
	.d(in_data[67]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[67]~q ),
	.prn(vcc));
defparam \data0[67] .is_wysiwyg = "true";
defparam \data0[67] .power_up = "low";

cycloneive_lcell_comb \data1~67 (
	.dataa(\data0[67]~q ),
	.datab(in_data[67]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~67_combout ),
	.cout());
defparam \data1~67 .lut_mask = 16'hAACC;
defparam \data1~67 .sum_lutc_input = "datac";

dffeas \data0[68] (
	.clk(clk),
	.d(in_data[68]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[68]~q ),
	.prn(vcc));
defparam \data0[68] .is_wysiwyg = "true";
defparam \data0[68] .power_up = "low";

cycloneive_lcell_comb \data1~68 (
	.dataa(\data0[68]~q ),
	.datab(in_data[68]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~68_combout ),
	.cout());
defparam \data1~68 .lut_mask = 16'hAACC;
defparam \data1~68 .sum_lutc_input = "datac";

dffeas \data0[69] (
	.clk(clk),
	.d(in_data[69]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[69]~q ),
	.prn(vcc));
defparam \data0[69] .is_wysiwyg = "true";
defparam \data0[69] .power_up = "low";

cycloneive_lcell_comb \data1~69 (
	.dataa(\data0[69]~q ),
	.datab(in_data[69]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~69_combout ),
	.cout());
defparam \data1~69 .lut_mask = 16'hAACC;
defparam \data1~69 .sum_lutc_input = "datac";

dffeas \data0[70] (
	.clk(clk),
	.d(in_data[70]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[70]~q ),
	.prn(vcc));
defparam \data0[70] .is_wysiwyg = "true";
defparam \data0[70] .power_up = "low";

cycloneive_lcell_comb \data1~70 (
	.dataa(\data0[70]~q ),
	.datab(in_data[70]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~70_combout ),
	.cout());
defparam \data1~70 .lut_mask = 16'hAACC;
defparam \data1~70 .sum_lutc_input = "datac";

dffeas \data0[71] (
	.clk(clk),
	.d(in_data[71]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[71]~q ),
	.prn(vcc));
defparam \data0[71] .is_wysiwyg = "true";
defparam \data0[71] .power_up = "low";

cycloneive_lcell_comb \data1~71 (
	.dataa(\data0[71]~q ),
	.datab(in_data[71]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~71_combout ),
	.cout());
defparam \data1~71 .lut_mask = 16'hAACC;
defparam \data1~71 .sum_lutc_input = "datac";

dffeas \data0[72] (
	.clk(clk),
	.d(in_data[72]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[72]~q ),
	.prn(vcc));
defparam \data0[72] .is_wysiwyg = "true";
defparam \data0[72] .power_up = "low";

cycloneive_lcell_comb \data1~72 (
	.dataa(\data0[72]~q ),
	.datab(in_data[72]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~72_combout ),
	.cout());
defparam \data1~72 .lut_mask = 16'hAACC;
defparam \data1~72 .sum_lutc_input = "datac";

endmodule

module cycloneiv_altera_reset_controller (
	altera_reset_synchronizer_int_chain_out,
	clk_clk,
	rst_n_reset_n)/* synthesis synthesis_greybox=0 */;
output 	altera_reset_synchronizer_int_chain_out;
input 	clk_clk;
input 	rst_n_reset_n;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;



cycloneiv_altera_reset_synchronizer_5 alt_rst_sync_uq1(
	.altera_reset_synchronizer_int_chain_out1(altera_reset_synchronizer_int_chain_out),
	.clk(clk_clk),
	.rst_n_reset_n(rst_n_reset_n));

endmodule

module cycloneiv_altera_reset_controller_1 (
	altera_reset_synchronizer_int_chain_out,
	clock_bridge_0_in_clk_clk,
	rst_n_reset_n)/* synthesis synthesis_greybox=0 */;
output 	altera_reset_synchronizer_int_chain_out;
input 	clock_bridge_0_in_clk_clk;
input 	rst_n_reset_n;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;



cycloneiv_altera_reset_synchronizer_1 alt_rst_sync_uq1(
	.altera_reset_synchronizer_int_chain_out1(altera_reset_synchronizer_int_chain_out),
	.clk(clock_bridge_0_in_clk_clk),
	.rst_n_reset_n(rst_n_reset_n));

endmodule

module cycloneiv_altera_reset_synchronizer_1 (
	altera_reset_synchronizer_int_chain_out1,
	clk,
	rst_n_reset_n)/* synthesis synthesis_greybox=0 */;
output 	altera_reset_synchronizer_int_chain_out1;
input 	clk;
input 	rst_n_reset_n;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \altera_reset_synchronizer_int_chain[1]~q ;
wire \altera_reset_synchronizer_int_chain[0]~q ;


dffeas altera_reset_synchronizer_int_chain_out(
	.clk(clk),
	.d(\altera_reset_synchronizer_int_chain[0]~q ),
	.asdata(vcc),
	.clrn(rst_n_reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(altera_reset_synchronizer_int_chain_out1),
	.prn(vcc));
defparam altera_reset_synchronizer_int_chain_out.is_wysiwyg = "true";
defparam altera_reset_synchronizer_int_chain_out.power_up = "low";

dffeas \altera_reset_synchronizer_int_chain[1] (
	.clk(clk),
	.d(vcc),
	.asdata(vcc),
	.clrn(rst_n_reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\altera_reset_synchronizer_int_chain[1]~q ),
	.prn(vcc));
defparam \altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \altera_reset_synchronizer_int_chain[1] .power_up = "low";

dffeas \altera_reset_synchronizer_int_chain[0] (
	.clk(clk),
	.d(\altera_reset_synchronizer_int_chain[1]~q ),
	.asdata(vcc),
	.clrn(rst_n_reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\altera_reset_synchronizer_int_chain[0]~q ),
	.prn(vcc));
defparam \altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \altera_reset_synchronizer_int_chain[0] .power_up = "low";

endmodule

module cycloneiv_altera_reset_controller_2 (
	wire_pll7_clk_0,
	r_sync_rst1,
	r_early_rst1,
	rst_n_reset_n)/* synthesis synthesis_greybox=0 */;
input 	wire_pll7_clk_0;
output 	r_sync_rst1;
output 	r_early_rst1;
input 	rst_n_reset_n;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q ;
wire \alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ;
wire \altera_reset_synchronizer_int_chain[0]~q ;
wire \altera_reset_synchronizer_int_chain[1]~q ;
wire \altera_reset_synchronizer_int_chain[2]~q ;
wire \altera_reset_synchronizer_int_chain[3]~q ;
wire \altera_reset_synchronizer_int_chain[4]~0_combout ;
wire \altera_reset_synchronizer_int_chain[4]~q ;
wire \r_sync_rst_chain[3]~q ;
wire \r_sync_rst_chain~1_combout ;
wire \r_sync_rst_chain[2]~q ;
wire \r_sync_rst_chain~0_combout ;
wire \r_sync_rst_chain[1]~q ;
wire \WideOr0~0_combout ;
wire \always2~0_combout ;


cycloneiv_altera_reset_synchronizer_2 alt_rst_req_sync_uq1(
	.clk(wire_pll7_clk_0),
	.altera_reset_synchronizer_int_chain_out1(\alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q ));

cycloneiv_altera_reset_synchronizer_3 alt_rst_sync_uq1(
	.clk(wire_pll7_clk_0),
	.altera_reset_synchronizer_int_chain_out1(\alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.rst_n_reset_n(rst_n_reset_n));

dffeas r_sync_rst(
	.clk(wire_pll7_clk_0),
	.d(\WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(r_sync_rst1),
	.prn(vcc));
defparam r_sync_rst.is_wysiwyg = "true";
defparam r_sync_rst.power_up = "low";

dffeas r_early_rst(
	.clk(wire_pll7_clk_0),
	.d(\always2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(r_early_rst1),
	.prn(vcc));
defparam r_early_rst.is_wysiwyg = "true";
defparam r_early_rst.power_up = "low";

dffeas \altera_reset_synchronizer_int_chain[0] (
	.clk(wire_pll7_clk_0),
	.d(\alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\altera_reset_synchronizer_int_chain[0]~q ),
	.prn(vcc));
defparam \altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \altera_reset_synchronizer_int_chain[0] .power_up = "low";

dffeas \altera_reset_synchronizer_int_chain[1] (
	.clk(wire_pll7_clk_0),
	.d(\altera_reset_synchronizer_int_chain[0]~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\altera_reset_synchronizer_int_chain[1]~q ),
	.prn(vcc));
defparam \altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \altera_reset_synchronizer_int_chain[1] .power_up = "low";

dffeas \altera_reset_synchronizer_int_chain[2] (
	.clk(wire_pll7_clk_0),
	.d(\altera_reset_synchronizer_int_chain[1]~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\altera_reset_synchronizer_int_chain[2]~q ),
	.prn(vcc));
defparam \altera_reset_synchronizer_int_chain[2] .is_wysiwyg = "true";
defparam \altera_reset_synchronizer_int_chain[2] .power_up = "low";

dffeas \altera_reset_synchronizer_int_chain[3] (
	.clk(wire_pll7_clk_0),
	.d(\altera_reset_synchronizer_int_chain[2]~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\altera_reset_synchronizer_int_chain[3]~q ),
	.prn(vcc));
defparam \altera_reset_synchronizer_int_chain[3] .is_wysiwyg = "true";
defparam \altera_reset_synchronizer_int_chain[3] .power_up = "low";

cycloneive_lcell_comb \altera_reset_synchronizer_int_chain[4]~0 (
	.dataa(\altera_reset_synchronizer_int_chain[3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\altera_reset_synchronizer_int_chain[4]~0_combout ),
	.cout());
defparam \altera_reset_synchronizer_int_chain[4]~0 .lut_mask = 16'h5555;
defparam \altera_reset_synchronizer_int_chain[4]~0 .sum_lutc_input = "datac";

dffeas \altera_reset_synchronizer_int_chain[4] (
	.clk(wire_pll7_clk_0),
	.d(\altera_reset_synchronizer_int_chain[4]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\altera_reset_synchronizer_int_chain[4]~q ),
	.prn(vcc));
defparam \altera_reset_synchronizer_int_chain[4] .is_wysiwyg = "true";
defparam \altera_reset_synchronizer_int_chain[4] .power_up = "low";

dffeas \r_sync_rst_chain[3] (
	.clk(wire_pll7_clk_0),
	.d(\altera_reset_synchronizer_int_chain[2]~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\r_sync_rst_chain[3]~q ),
	.prn(vcc));
defparam \r_sync_rst_chain[3] .is_wysiwyg = "true";
defparam \r_sync_rst_chain[3] .power_up = "low";

cycloneive_lcell_comb \r_sync_rst_chain~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_reset_synchronizer_int_chain[2]~q ),
	.datad(\r_sync_rst_chain[3]~q ),
	.cin(gnd),
	.combout(\r_sync_rst_chain~1_combout ),
	.cout());
defparam \r_sync_rst_chain~1 .lut_mask = 16'hF000;
defparam \r_sync_rst_chain~1 .sum_lutc_input = "datac";

dffeas \r_sync_rst_chain[2] (
	.clk(wire_pll7_clk_0),
	.d(\r_sync_rst_chain~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\r_sync_rst_chain[2]~q ),
	.prn(vcc));
defparam \r_sync_rst_chain[2] .is_wysiwyg = "true";
defparam \r_sync_rst_chain[2] .power_up = "low";

cycloneive_lcell_comb \r_sync_rst_chain~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\r_sync_rst_chain[2]~q ),
	.datad(\altera_reset_synchronizer_int_chain[2]~q ),
	.cin(gnd),
	.combout(\r_sync_rst_chain~0_combout ),
	.cout());
defparam \r_sync_rst_chain~0 .lut_mask = 16'hF000;
defparam \r_sync_rst_chain~0 .sum_lutc_input = "datac";

dffeas \r_sync_rst_chain[1] (
	.clk(wire_pll7_clk_0),
	.d(\r_sync_rst_chain~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\r_sync_rst_chain[1]~q ),
	.prn(vcc));
defparam \r_sync_rst_chain[1] .is_wysiwyg = "true";
defparam \r_sync_rst_chain[1] .power_up = "low";

cycloneive_lcell_comb \WideOr0~0 (
	.dataa(\altera_reset_synchronizer_int_chain[4]~q ),
	.datab(r_sync_rst1),
	.datac(gnd),
	.datad(\r_sync_rst_chain[1]~q ),
	.cin(gnd),
	.combout(\WideOr0~0_combout ),
	.cout());
defparam \WideOr0~0 .lut_mask = 16'hAAEE;
defparam \WideOr0~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \always2~0 (
	.dataa(\alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\r_sync_rst_chain[2]~q ),
	.cin(gnd),
	.combout(\always2~0_combout ),
	.cout());
defparam \always2~0 .lut_mask = 16'hAAFF;
defparam \always2~0 .sum_lutc_input = "datac";

endmodule

module cycloneiv_altera_reset_synchronizer_2 (
	clk,
	altera_reset_synchronizer_int_chain_out1)/* synthesis synthesis_greybox=0 */;
input 	clk;
output 	altera_reset_synchronizer_int_chain_out1;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \altera_reset_synchronizer_int_chain[1]~0_combout ;
wire \altera_reset_synchronizer_int_chain[1]~q ;
wire \altera_reset_synchronizer_int_chain[0]~q ;


dffeas altera_reset_synchronizer_int_chain_out(
	.clk(clk),
	.d(\altera_reset_synchronizer_int_chain[0]~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(altera_reset_synchronizer_int_chain_out1),
	.prn(vcc));
defparam altera_reset_synchronizer_int_chain_out.is_wysiwyg = "true";
defparam altera_reset_synchronizer_int_chain_out.power_up = "low";

cycloneive_lcell_comb \altera_reset_synchronizer_int_chain[1]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\altera_reset_synchronizer_int_chain[1]~0_combout ),
	.cout());
defparam \altera_reset_synchronizer_int_chain[1]~0 .lut_mask = 16'h0000;
defparam \altera_reset_synchronizer_int_chain[1]~0 .sum_lutc_input = "datac";

dffeas \altera_reset_synchronizer_int_chain[1] (
	.clk(clk),
	.d(\altera_reset_synchronizer_int_chain[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\altera_reset_synchronizer_int_chain[1]~q ),
	.prn(vcc));
defparam \altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \altera_reset_synchronizer_int_chain[1] .power_up = "low";

dffeas \altera_reset_synchronizer_int_chain[0] (
	.clk(clk),
	.d(\altera_reset_synchronizer_int_chain[1]~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\altera_reset_synchronizer_int_chain[0]~q ),
	.prn(vcc));
defparam \altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \altera_reset_synchronizer_int_chain[0] .power_up = "low";

endmodule

module cycloneiv_altera_reset_synchronizer_3 (
	clk,
	altera_reset_synchronizer_int_chain_out1,
	rst_n_reset_n)/* synthesis synthesis_greybox=0 */;
input 	clk;
output 	altera_reset_synchronizer_int_chain_out1;
input 	rst_n_reset_n;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \altera_reset_synchronizer_int_chain[1]~q ;
wire \altera_reset_synchronizer_int_chain[0]~q ;


dffeas altera_reset_synchronizer_int_chain_out(
	.clk(clk),
	.d(\altera_reset_synchronizer_int_chain[0]~q ),
	.asdata(vcc),
	.clrn(rst_n_reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(altera_reset_synchronizer_int_chain_out1),
	.prn(vcc));
defparam altera_reset_synchronizer_int_chain_out.is_wysiwyg = "true";
defparam altera_reset_synchronizer_int_chain_out.power_up = "low";

dffeas \altera_reset_synchronizer_int_chain[1] (
	.clk(clk),
	.d(vcc),
	.asdata(vcc),
	.clrn(rst_n_reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\altera_reset_synchronizer_int_chain[1]~q ),
	.prn(vcc));
defparam \altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \altera_reset_synchronizer_int_chain[1] .power_up = "low";

dffeas \altera_reset_synchronizer_int_chain[0] (
	.clk(clk),
	.d(\altera_reset_synchronizer_int_chain[1]~q ),
	.asdata(vcc),
	.clrn(rst_n_reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\altera_reset_synchronizer_int_chain[0]~q ),
	.prn(vcc));
defparam \altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \altera_reset_synchronizer_int_chain[0] .power_up = "low";

endmodule

module cycloneiv_altera_reset_synchronizer_5 (
	altera_reset_synchronizer_int_chain_out1,
	clk,
	rst_n_reset_n)/* synthesis synthesis_greybox=0 */;
output 	altera_reset_synchronizer_int_chain_out1;
input 	clk;
input 	rst_n_reset_n;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \altera_reset_synchronizer_int_chain[1]~q ;
wire \altera_reset_synchronizer_int_chain[0]~q ;


dffeas altera_reset_synchronizer_int_chain_out(
	.clk(clk),
	.d(\altera_reset_synchronizer_int_chain[0]~q ),
	.asdata(vcc),
	.clrn(rst_n_reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(altera_reset_synchronizer_int_chain_out1),
	.prn(vcc));
defparam altera_reset_synchronizer_int_chain_out.is_wysiwyg = "true";
defparam altera_reset_synchronizer_int_chain_out.power_up = "low";

dffeas \altera_reset_synchronizer_int_chain[1] (
	.clk(clk),
	.d(vcc),
	.asdata(vcc),
	.clrn(rst_n_reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\altera_reset_synchronizer_int_chain[1]~q ),
	.prn(vcc));
defparam \altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \altera_reset_synchronizer_int_chain[1] .power_up = "low";

dffeas \altera_reset_synchronizer_int_chain[0] (
	.clk(clk),
	.d(\altera_reset_synchronizer_int_chain[1]~q ),
	.asdata(vcc),
	.clrn(rst_n_reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\altera_reset_synchronizer_int_chain[0]~q ),
	.prn(vcc));
defparam \altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \altera_reset_synchronizer_int_chain[0] .power_up = "low";

endmodule

module cycloneiv_cycloneiv_altpll_0 (
	wire_pll7_clk_0,
	wire_pll7_clk_1,
	locked,
	readdata_0,
	readdata_1,
	reset,
	altpll_0_pll_slave_address_0,
	altpll_0_pll_slave_read,
	altpll_0_pll_slave_address_1,
	clk_clk,
	altpll_0_pll_slave_writedata_0,
	altpll_0_pll_slave_write,
	altpll_0_pll_slave_writedata_1)/* synthesis synthesis_greybox=0 */;
output 	wire_pll7_clk_0;
output 	wire_pll7_clk_1;
output 	locked;
output 	readdata_0;
output 	readdata_1;
input 	reset;
input 	altpll_0_pll_slave_address_0;
input 	altpll_0_pll_slave_read;
input 	altpll_0_pll_slave_address_1;
input 	clk_clk;
input 	altpll_0_pll_slave_writedata_0;
input 	altpll_0_pll_slave_write;
input 	altpll_0_pll_slave_writedata_1;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \stdsync2|dffpipe3|dffe6a[0]~q ;
wire \w_reset~0_combout ;
wire \prev_reset~q ;
wire \readdata[0]~0_combout ;
wire \w_reset~1_combout ;
wire \pfdena_reg~0_combout ;
wire \pfdena_reg~q ;


cycloneiv_cycloneiv_altpll_0_altpll_4oa2 sd1(
	.clk({clk_unconnected_wire_4,clk_unconnected_wire_3,clk_unconnected_wire_2,wire_pll7_clk_1,wire_pll7_clk_0}),
	.locked1(locked),
	.areset(\prev_reset~q ),
	.inclk({gnd,clk_clk}));

cycloneiv_cycloneiv_altpll_0_stdsync_sv6 stdsync2(
	.locked(locked),
	.dffe6a_0(\stdsync2|dffpipe3|dffe6a[0]~q ),
	.altera_reset_synchronizer_int_chain_out(reset),
	.clk_clk(clk_clk));

cycloneive_lcell_comb \readdata[0]~1 (
	.dataa(\readdata[0]~0_combout ),
	.datab(altpll_0_pll_slave_read),
	.datac(gnd),
	.datad(altpll_0_pll_slave_address_1),
	.cin(gnd),
	.combout(readdata_0),
	.cout());
defparam \readdata[0]~1 .lut_mask = 16'h0088;
defparam \readdata[0]~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \readdata[1]~2 (
	.dataa(altpll_0_pll_slave_read),
	.datab(altpll_0_pll_slave_address_0),
	.datac(\pfdena_reg~q ),
	.datad(altpll_0_pll_slave_address_1),
	.cin(gnd),
	.combout(readdata_1),
	.cout());
defparam \readdata[1]~2 .lut_mask = 16'h002A;
defparam \readdata[1]~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \w_reset~0 (
	.dataa(altpll_0_pll_slave_address_0),
	.datab(altpll_0_pll_slave_writedata_0),
	.datac(altpll_0_pll_slave_write),
	.datad(altpll_0_pll_slave_address_1),
	.cin(gnd),
	.combout(\w_reset~0_combout ),
	.cout());
defparam \w_reset~0 .lut_mask = 16'h0080;
defparam \w_reset~0 .sum_lutc_input = "datac";

dffeas prev_reset(
	.clk(clk_clk),
	.d(\w_reset~0_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\prev_reset~q ),
	.prn(vcc));
defparam prev_reset.is_wysiwyg = "true";
defparam prev_reset.power_up = "low";

cycloneive_lcell_comb \readdata[0]~0 (
	.dataa(\prev_reset~q ),
	.datab(\stdsync2|dffpipe3|dffe6a[0]~q ),
	.datac(gnd),
	.datad(altpll_0_pll_slave_address_0),
	.cin(gnd),
	.combout(\readdata[0]~0_combout ),
	.cout());
defparam \readdata[0]~0 .lut_mask = 16'hAACC;
defparam \readdata[0]~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \w_reset~1 (
	.dataa(altpll_0_pll_slave_address_0),
	.datab(altpll_0_pll_slave_write),
	.datac(gnd),
	.datad(altpll_0_pll_slave_address_1),
	.cin(gnd),
	.combout(\w_reset~1_combout ),
	.cout());
defparam \w_reset~1 .lut_mask = 16'h0088;
defparam \w_reset~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \pfdena_reg~0 (
	.dataa(altpll_0_pll_slave_writedata_1),
	.datab(\w_reset~1_combout ),
	.datac(gnd),
	.datad(\pfdena_reg~q ),
	.cin(gnd),
	.combout(\pfdena_reg~0_combout ),
	.cout());
defparam \pfdena_reg~0 .lut_mask = 16'h7744;
defparam \pfdena_reg~0 .sum_lutc_input = "datac";

dffeas pfdena_reg(
	.clk(clk_clk),
	.d(\pfdena_reg~0_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\pfdena_reg~q ),
	.prn(vcc));
defparam pfdena_reg.is_wysiwyg = "true";
defparam pfdena_reg.power_up = "low";

endmodule

module cycloneiv_cycloneiv_altpll_0_altpll_4oa2 (
	clk,
	locked1,
	areset,
	inclk)/* synthesis synthesis_greybox=0 */;
output 	[4:0] clk;
output 	locked1;
input 	areset;
input 	[1:0] inclk;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \wire_pll7_clk[2] ;
wire \wire_pll7_clk[3] ;
wire \wire_pll7_clk[4] ;
wire wire_pll7_locked;
wire wire_pll7_fbout;
wire \pll_lock_sync~q ;

wire [4:0] pll7_CLK_bus;

assign clk[0] = pll7_CLK_bus[0];
assign clk[1] = pll7_CLK_bus[1];
assign \wire_pll7_clk[2]  = pll7_CLK_bus[2];
assign \wire_pll7_clk[3]  = pll7_CLK_bus[3];
assign \wire_pll7_clk[4]  = pll7_CLK_bus[4];

cycloneive_pll pll7(
	.areset(areset),
	.pfdena(vcc),
	.fbin(wire_pll7_fbout),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,inclk[0]}),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(wire_pll7_locked),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(wire_pll7_fbout),
	.clk(pll7_CLK_bus),
	.clkbad());
defparam pll7.auto_settings = "false";
defparam pll7.bandwidth_type = "auto";
defparam pll7.c0_high = 5;
defparam pll7.c0_initial = 1;
defparam pll7.c0_low = 5;
defparam pll7.c0_mode = "even";
defparam pll7.c0_ph = 0;
defparam pll7.c1_high = 3;
defparam pll7.c1_initial = 1;
defparam pll7.c1_low = 2;
defparam pll7.c1_mode = "odd";
defparam pll7.c1_ph = 0;
defparam pll7.c1_use_casc_in = "off";
defparam pll7.c2_high = 1;
defparam pll7.c2_initial = 1;
defparam pll7.c2_low = 1;
defparam pll7.c2_mode = "bypass";
defparam pll7.c2_ph = 0;
defparam pll7.c2_use_casc_in = "off";
defparam pll7.c3_high = 1;
defparam pll7.c3_initial = 1;
defparam pll7.c3_low = 1;
defparam pll7.c3_mode = "bypass";
defparam pll7.c3_ph = 0;
defparam pll7.c3_use_casc_in = "off";
defparam pll7.c4_high = 1;
defparam pll7.c4_initial = 1;
defparam pll7.c4_low = 1;
defparam pll7.c4_mode = "bypass";
defparam pll7.c4_ph = 0;
defparam pll7.c4_use_casc_in = "off";
defparam pll7.charge_pump_current_bits = 2;
defparam pll7.clk0_counter = "c0";
defparam pll7.clk0_divide_by = 5;
defparam pll7.clk0_duty_cycle = 50;
defparam pll7.clk0_multiply_by = 12;
defparam pll7.clk0_phase_shift = "0";
defparam pll7.clk1_counter = "c1";
defparam pll7.clk1_divide_by = 5;
defparam pll7.clk1_duty_cycle = 50;
defparam pll7.clk1_multiply_by = 24;
defparam pll7.clk1_phase_shift = "0";
defparam pll7.clk2_counter = "unused";
defparam pll7.clk2_divide_by = 0;
defparam pll7.clk2_duty_cycle = 50;
defparam pll7.clk2_multiply_by = 0;
defparam pll7.clk2_phase_shift = "0";
defparam pll7.clk3_counter = "unused";
defparam pll7.clk3_divide_by = 0;
defparam pll7.clk3_duty_cycle = 50;
defparam pll7.clk3_multiply_by = 0;
defparam pll7.clk3_phase_shift = "0";
defparam pll7.clk4_counter = "unused";
defparam pll7.clk4_divide_by = 0;
defparam pll7.clk4_duty_cycle = 50;
defparam pll7.clk4_multiply_by = 0;
defparam pll7.clk4_phase_shift = "0";
defparam pll7.compensate_clock = "clock0";
defparam pll7.inclk0_input_frequency = 20000;
defparam pll7.inclk1_input_frequency = 0;
defparam pll7.loop_filter_c_bits = 2;
defparam pll7.loop_filter_r_bits = 1;
defparam pll7.m = 24;
defparam pll7.m_initial = 1;
defparam pll7.m_ph = 0;
defparam pll7.n = 1;
defparam pll7.operation_mode = "normal";
defparam pll7.pfd_max = 0;
defparam pll7.pfd_min = 0;
defparam pll7.self_reset_on_loss_lock = "off";
defparam pll7.simulation_type = "timing";
defparam pll7.switch_over_type = "auto";
defparam pll7.vco_center = 0;
defparam pll7.vco_divide_by = 0;
defparam pll7.vco_frequency_control = "auto";
defparam pll7.vco_max = 0;
defparam pll7.vco_min = 0;
defparam pll7.vco_multiply_by = 0;
defparam pll7.vco_phase_shift_step = 0;
defparam pll7.vco_post_scale = 1;

cycloneive_lcell_comb locked(
	.dataa(wire_pll7_locked),
	.datab(\pll_lock_sync~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(locked1),
	.cout());
defparam locked.lut_mask = 16'h8888;
defparam locked.sum_lutc_input = "datac";

dffeas pll_lock_sync(
	.clk(wire_pll7_locked),
	.d(vcc),
	.asdata(vcc),
	.clrn(!areset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\pll_lock_sync~q ),
	.prn(vcc));
defparam pll_lock_sync.is_wysiwyg = "true";
defparam pll_lock_sync.power_up = "low";

endmodule

module cycloneiv_cycloneiv_altpll_0_stdsync_sv6 (
	locked,
	dffe6a_0,
	altera_reset_synchronizer_int_chain_out,
	clk_clk)/* synthesis synthesis_greybox=0 */;
input 	locked;
output 	dffe6a_0;
input 	altera_reset_synchronizer_int_chain_out;
input 	clk_clk;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;



cycloneiv_cycloneiv_altpll_0_dffpipe_l2c dffpipe3(
	.d({locked}),
	.dffe6a_0(dffe6a_0),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.clock(clk_clk));

endmodule

module cycloneiv_cycloneiv_altpll_0_dffpipe_l2c (
	d,
	dffe6a_0,
	clrn,
	clock)/* synthesis synthesis_greybox=0 */;
input 	[0:0] d;
output 	dffe6a_0;
input 	clrn;
input 	clock;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \dffe4a[0]~q ;
wire \dffe5a[0]~q ;


dffeas \dffe6a[0] (
	.clk(clock),
	.d(\dffe5a[0]~q ),
	.asdata(vcc),
	.clrn(clrn),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(dffe6a_0),
	.prn(vcc));
defparam \dffe6a[0] .is_wysiwyg = "true";
defparam \dffe6a[0] .power_up = "low";

dffeas \dffe4a[0] (
	.clk(clock),
	.d(d[0]),
	.asdata(vcc),
	.clrn(clrn),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\dffe4a[0]~q ),
	.prn(vcc));
defparam \dffe4a[0] .is_wysiwyg = "true";
defparam \dffe4a[0] .power_up = "low";

dffeas \dffe5a[0] (
	.clk(clock),
	.d(\dffe4a[0]~q ),
	.asdata(vcc),
	.clrn(clrn),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\dffe5a[0]~q ),
	.prn(vcc));
defparam \dffe5a[0] .is_wysiwyg = "true";
defparam \dffe5a[0] .power_up = "low";

endmodule

module cycloneiv_cycloneiv_intel_onchip_ssram_drw (
	wire_pll7_clk_0,
	q_a_0,
	q_b_0,
	q_a_1,
	q_b_1,
	q_a_2,
	q_b_2,
	q_a_3,
	q_b_3,
	q_a_4,
	q_b_4,
	q_a_5,
	q_b_5,
	q_a_6,
	q_b_6,
	q_a_7,
	q_b_7,
	q_a_8,
	q_b_8,
	q_a_9,
	q_b_9,
	q_a_10,
	q_b_10,
	q_a_11,
	q_b_11,
	q_a_12,
	q_b_12,
	q_a_13,
	q_b_13,
	q_a_14,
	q_b_14,
	q_a_15,
	q_b_15,
	q_a_16,
	q_b_16,
	q_a_17,
	q_b_17,
	q_a_18,
	q_b_18,
	q_a_19,
	q_b_19,
	q_a_20,
	q_b_20,
	q_a_21,
	q_b_21,
	q_a_22,
	q_b_22,
	q_a_23,
	q_b_23,
	q_a_24,
	q_b_24,
	q_a_25,
	q_b_25,
	q_a_26,
	q_b_26,
	q_a_27,
	q_b_27,
	q_a_28,
	q_b_28,
	q_a_29,
	q_b_29,
	q_a_30,
	q_b_30,
	q_a_31,
	q_b_31,
	q_a_32,
	q_b_32,
	q_a_33,
	q_b_33,
	q_a_34,
	q_b_34,
	q_a_35,
	q_b_35,
	q_a_36,
	q_b_36,
	q_a_37,
	q_b_37,
	q_a_38,
	q_b_38,
	q_a_39,
	q_b_39,
	q_a_40,
	q_b_40,
	q_a_41,
	q_b_41,
	q_a_42,
	q_b_42,
	q_a_43,
	q_b_43,
	q_a_44,
	q_b_44,
	q_a_45,
	q_b_45,
	q_a_46,
	q_b_46,
	q_a_47,
	q_b_47,
	q_a_48,
	q_b_48,
	q_a_49,
	q_b_49,
	q_a_50,
	q_b_50,
	q_a_51,
	q_b_51,
	q_a_52,
	q_b_52,
	q_a_53,
	q_b_53,
	q_a_54,
	q_b_54,
	q_a_55,
	q_b_55,
	q_a_56,
	q_b_56,
	q_a_57,
	q_b_57,
	q_a_58,
	q_b_58,
	q_a_59,
	q_b_59,
	q_a_60,
	q_b_60,
	q_a_61,
	q_b_61,
	q_a_62,
	q_b_62,
	q_a_63,
	q_b_63,
	source0_data_65,
	source0_data_69,
	source0_data_68,
	source0_data_70,
	source0_data_66,
	source0_data_64,
	source0_data_71,
	source0_data_661,
	source0_data_691,
	source0_data_651,
	source0_data_641,
	source0_data_681,
	source0_data_701,
	m0_write,
	m0_write1,
	r_early_rst,
	in_data_reg_0,
	int_nxt_addr_reg_dly_3,
	int_nxt_addr_reg_dly_4,
	int_nxt_addr_reg_dly_5,
	int_nxt_addr_reg_dly_6,
	int_nxt_addr_reg_dly_7,
	int_nxt_addr_reg_dly_8,
	int_nxt_addr_reg_dly_9,
	int_nxt_addr_reg_dly_10,
	int_nxt_addr_reg_dly_11,
	in_data_reg_01,
	int_nxt_addr_reg_dly_31,
	int_nxt_addr_reg_dly_41,
	int_nxt_addr_reg_dly_51,
	int_nxt_addr_reg_dly_61,
	int_nxt_addr_reg_dly_71,
	int_nxt_addr_reg_dly_81,
	int_nxt_addr_reg_dly_91,
	int_nxt_addr_reg_dly_101,
	int_nxt_addr_reg_dly_111,
	in_data_reg_1,
	in_data_reg_11,
	in_data_reg_2,
	in_data_reg_21,
	in_data_reg_3,
	in_data_reg_31,
	in_data_reg_4,
	in_data_reg_41,
	in_data_reg_5,
	in_data_reg_51,
	in_data_reg_6,
	in_data_reg_61,
	in_data_reg_7,
	in_data_reg_71,
	in_data_reg_8,
	in_data_reg_81,
	in_data_reg_9,
	in_data_reg_91,
	in_data_reg_10,
	in_data_reg_101,
	in_data_reg_111,
	in_data_reg_112,
	in_data_reg_12,
	in_data_reg_121,
	in_data_reg_13,
	in_data_reg_131,
	in_data_reg_14,
	in_data_reg_141,
	in_data_reg_15,
	in_data_reg_151,
	in_data_reg_16,
	in_data_reg_161,
	in_data_reg_17,
	in_data_reg_171,
	in_data_reg_18,
	in_data_reg_181,
	in_data_reg_19,
	in_data_reg_191,
	in_data_reg_20,
	in_data_reg_201,
	in_data_reg_211,
	in_data_reg_212,
	in_data_reg_22,
	in_data_reg_221,
	in_data_reg_23,
	in_data_reg_231,
	in_data_reg_24,
	in_data_reg_241,
	in_data_reg_25,
	in_data_reg_251,
	in_data_reg_26,
	in_data_reg_261,
	in_data_reg_27,
	in_data_reg_271,
	in_data_reg_28,
	in_data_reg_281,
	in_data_reg_29,
	in_data_reg_291,
	in_data_reg_30,
	in_data_reg_301,
	in_data_reg_311,
	in_data_reg_312,
	in_data_reg_32,
	in_data_reg_321,
	in_data_reg_33,
	in_data_reg_331,
	in_data_reg_34,
	in_data_reg_341,
	in_data_reg_35,
	in_data_reg_351,
	in_data_reg_36,
	in_data_reg_361,
	in_data_reg_37,
	in_data_reg_371,
	in_data_reg_38,
	in_data_reg_381,
	in_data_reg_39,
	in_data_reg_391,
	in_data_reg_40,
	in_data_reg_401,
	in_data_reg_411,
	in_data_reg_412,
	in_data_reg_42,
	in_data_reg_421,
	in_data_reg_43,
	in_data_reg_431,
	in_data_reg_44,
	in_data_reg_441,
	in_data_reg_45,
	in_data_reg_451,
	in_data_reg_46,
	in_data_reg_461,
	in_data_reg_47,
	in_data_reg_471,
	in_data_reg_48,
	in_data_reg_481,
	in_data_reg_49,
	in_data_reg_491,
	in_data_reg_50,
	in_data_reg_501,
	in_data_reg_511,
	in_data_reg_512,
	in_data_reg_52,
	in_data_reg_521,
	in_data_reg_53,
	in_data_reg_531,
	in_data_reg_54,
	in_data_reg_541,
	in_data_reg_55,
	in_data_reg_551,
	in_data_reg_56,
	in_data_reg_561,
	in_data_reg_57,
	in_data_reg_571,
	in_data_reg_58,
	in_data_reg_581,
	in_data_reg_59,
	in_data_reg_591,
	in_data_reg_60,
	in_data_reg_601,
	in_data_reg_611,
	in_data_reg_612,
	in_data_reg_62,
	in_data_reg_621,
	in_data_reg_63,
	in_data_reg_631,
	source0_data_711,
	source0_data_67,
	source0_data_671)/* synthesis synthesis_greybox=0 */;
input 	wire_pll7_clk_0;
output 	q_a_0;
output 	q_b_0;
output 	q_a_1;
output 	q_b_1;
output 	q_a_2;
output 	q_b_2;
output 	q_a_3;
output 	q_b_3;
output 	q_a_4;
output 	q_b_4;
output 	q_a_5;
output 	q_b_5;
output 	q_a_6;
output 	q_b_6;
output 	q_a_7;
output 	q_b_7;
output 	q_a_8;
output 	q_b_8;
output 	q_a_9;
output 	q_b_9;
output 	q_a_10;
output 	q_b_10;
output 	q_a_11;
output 	q_b_11;
output 	q_a_12;
output 	q_b_12;
output 	q_a_13;
output 	q_b_13;
output 	q_a_14;
output 	q_b_14;
output 	q_a_15;
output 	q_b_15;
output 	q_a_16;
output 	q_b_16;
output 	q_a_17;
output 	q_b_17;
output 	q_a_18;
output 	q_b_18;
output 	q_a_19;
output 	q_b_19;
output 	q_a_20;
output 	q_b_20;
output 	q_a_21;
output 	q_b_21;
output 	q_a_22;
output 	q_b_22;
output 	q_a_23;
output 	q_b_23;
output 	q_a_24;
output 	q_b_24;
output 	q_a_25;
output 	q_b_25;
output 	q_a_26;
output 	q_b_26;
output 	q_a_27;
output 	q_b_27;
output 	q_a_28;
output 	q_b_28;
output 	q_a_29;
output 	q_b_29;
output 	q_a_30;
output 	q_b_30;
output 	q_a_31;
output 	q_b_31;
output 	q_a_32;
output 	q_b_32;
output 	q_a_33;
output 	q_b_33;
output 	q_a_34;
output 	q_b_34;
output 	q_a_35;
output 	q_b_35;
output 	q_a_36;
output 	q_b_36;
output 	q_a_37;
output 	q_b_37;
output 	q_a_38;
output 	q_b_38;
output 	q_a_39;
output 	q_b_39;
output 	q_a_40;
output 	q_b_40;
output 	q_a_41;
output 	q_b_41;
output 	q_a_42;
output 	q_b_42;
output 	q_a_43;
output 	q_b_43;
output 	q_a_44;
output 	q_b_44;
output 	q_a_45;
output 	q_b_45;
output 	q_a_46;
output 	q_b_46;
output 	q_a_47;
output 	q_b_47;
output 	q_a_48;
output 	q_b_48;
output 	q_a_49;
output 	q_b_49;
output 	q_a_50;
output 	q_b_50;
output 	q_a_51;
output 	q_b_51;
output 	q_a_52;
output 	q_b_52;
output 	q_a_53;
output 	q_b_53;
output 	q_a_54;
output 	q_b_54;
output 	q_a_55;
output 	q_b_55;
output 	q_a_56;
output 	q_b_56;
output 	q_a_57;
output 	q_b_57;
output 	q_a_58;
output 	q_b_58;
output 	q_a_59;
output 	q_b_59;
output 	q_a_60;
output 	q_b_60;
output 	q_a_61;
output 	q_b_61;
output 	q_a_62;
output 	q_b_62;
output 	q_a_63;
output 	q_b_63;
input 	source0_data_65;
input 	source0_data_69;
input 	source0_data_68;
input 	source0_data_70;
input 	source0_data_66;
input 	source0_data_64;
input 	source0_data_71;
input 	source0_data_661;
input 	source0_data_691;
input 	source0_data_651;
input 	source0_data_641;
input 	source0_data_681;
input 	source0_data_701;
input 	m0_write;
input 	m0_write1;
input 	r_early_rst;
input 	in_data_reg_0;
input 	int_nxt_addr_reg_dly_3;
input 	int_nxt_addr_reg_dly_4;
input 	int_nxt_addr_reg_dly_5;
input 	int_nxt_addr_reg_dly_6;
input 	int_nxt_addr_reg_dly_7;
input 	int_nxt_addr_reg_dly_8;
input 	int_nxt_addr_reg_dly_9;
input 	int_nxt_addr_reg_dly_10;
input 	int_nxt_addr_reg_dly_11;
input 	in_data_reg_01;
input 	int_nxt_addr_reg_dly_31;
input 	int_nxt_addr_reg_dly_41;
input 	int_nxt_addr_reg_dly_51;
input 	int_nxt_addr_reg_dly_61;
input 	int_nxt_addr_reg_dly_71;
input 	int_nxt_addr_reg_dly_81;
input 	int_nxt_addr_reg_dly_91;
input 	int_nxt_addr_reg_dly_101;
input 	int_nxt_addr_reg_dly_111;
input 	in_data_reg_1;
input 	in_data_reg_11;
input 	in_data_reg_2;
input 	in_data_reg_21;
input 	in_data_reg_3;
input 	in_data_reg_31;
input 	in_data_reg_4;
input 	in_data_reg_41;
input 	in_data_reg_5;
input 	in_data_reg_51;
input 	in_data_reg_6;
input 	in_data_reg_61;
input 	in_data_reg_7;
input 	in_data_reg_71;
input 	in_data_reg_8;
input 	in_data_reg_81;
input 	in_data_reg_9;
input 	in_data_reg_91;
input 	in_data_reg_10;
input 	in_data_reg_101;
input 	in_data_reg_111;
input 	in_data_reg_112;
input 	in_data_reg_12;
input 	in_data_reg_121;
input 	in_data_reg_13;
input 	in_data_reg_131;
input 	in_data_reg_14;
input 	in_data_reg_141;
input 	in_data_reg_15;
input 	in_data_reg_151;
input 	in_data_reg_16;
input 	in_data_reg_161;
input 	in_data_reg_17;
input 	in_data_reg_171;
input 	in_data_reg_18;
input 	in_data_reg_181;
input 	in_data_reg_19;
input 	in_data_reg_191;
input 	in_data_reg_20;
input 	in_data_reg_201;
input 	in_data_reg_211;
input 	in_data_reg_212;
input 	in_data_reg_22;
input 	in_data_reg_221;
input 	in_data_reg_23;
input 	in_data_reg_231;
input 	in_data_reg_24;
input 	in_data_reg_241;
input 	in_data_reg_25;
input 	in_data_reg_251;
input 	in_data_reg_26;
input 	in_data_reg_261;
input 	in_data_reg_27;
input 	in_data_reg_271;
input 	in_data_reg_28;
input 	in_data_reg_281;
input 	in_data_reg_29;
input 	in_data_reg_291;
input 	in_data_reg_30;
input 	in_data_reg_301;
input 	in_data_reg_311;
input 	in_data_reg_312;
input 	in_data_reg_32;
input 	in_data_reg_321;
input 	in_data_reg_33;
input 	in_data_reg_331;
input 	in_data_reg_34;
input 	in_data_reg_341;
input 	in_data_reg_35;
input 	in_data_reg_351;
input 	in_data_reg_36;
input 	in_data_reg_361;
input 	in_data_reg_37;
input 	in_data_reg_371;
input 	in_data_reg_38;
input 	in_data_reg_381;
input 	in_data_reg_39;
input 	in_data_reg_391;
input 	in_data_reg_40;
input 	in_data_reg_401;
input 	in_data_reg_411;
input 	in_data_reg_412;
input 	in_data_reg_42;
input 	in_data_reg_421;
input 	in_data_reg_43;
input 	in_data_reg_431;
input 	in_data_reg_44;
input 	in_data_reg_441;
input 	in_data_reg_45;
input 	in_data_reg_451;
input 	in_data_reg_46;
input 	in_data_reg_461;
input 	in_data_reg_47;
input 	in_data_reg_471;
input 	in_data_reg_48;
input 	in_data_reg_481;
input 	in_data_reg_49;
input 	in_data_reg_491;
input 	in_data_reg_50;
input 	in_data_reg_501;
input 	in_data_reg_511;
input 	in_data_reg_512;
input 	in_data_reg_52;
input 	in_data_reg_521;
input 	in_data_reg_53;
input 	in_data_reg_531;
input 	in_data_reg_54;
input 	in_data_reg_541;
input 	in_data_reg_55;
input 	in_data_reg_551;
input 	in_data_reg_56;
input 	in_data_reg_561;
input 	in_data_reg_57;
input 	in_data_reg_571;
input 	in_data_reg_58;
input 	in_data_reg_581;
input 	in_data_reg_59;
input 	in_data_reg_591;
input 	in_data_reg_60;
input 	in_data_reg_601;
input 	in_data_reg_611;
input 	in_data_reg_612;
input 	in_data_reg_62;
input 	in_data_reg_621;
input 	in_data_reg_63;
input 	in_data_reg_631;
input 	source0_data_711;
input 	source0_data_67;
input 	source0_data_671;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;



cycloneiv_altsyncram_1 the_altsyncram(
	.clock0(wire_pll7_clk_0),
	.q_a({q_a_63,q_a_62,q_a_61,q_a_60,q_a_59,q_a_58,q_a_57,q_a_56,q_a_55,q_a_54,q_a_53,q_a_52,q_a_51,q_a_50,q_a_49,q_a_48,q_a_47,q_a_46,q_a_45,q_a_44,q_a_43,q_a_42,q_a_41,q_a_40,q_a_39,q_a_38,q_a_37,q_a_36,q_a_35,q_a_34,q_a_33,q_a_32,q_a_31,q_a_30,q_a_29,q_a_28,q_a_27,q_a_26,q_a_25,q_a_24,q_a_23,q_a_22,
q_a_21,q_a_20,q_a_19,q_a_18,q_a_17,q_a_16,q_a_15,q_a_14,q_a_13,q_a_12,q_a_11,q_a_10,q_a_9,q_a_8,q_a_7,q_a_6,q_a_5,q_a_4,q_a_3,q_a_2,q_a_1,q_a_0}),
	.q_b({q_b_63,q_b_62,q_b_61,q_b_60,q_b_59,q_b_58,q_b_57,q_b_56,q_b_55,q_b_54,q_b_53,q_b_52,q_b_51,q_b_50,q_b_49,q_b_48,q_b_47,q_b_46,q_b_45,q_b_44,q_b_43,q_b_42,q_b_41,q_b_40,q_b_39,q_b_38,q_b_37,q_b_36,q_b_35,q_b_34,q_b_33,q_b_32,q_b_31,q_b_30,q_b_29,q_b_28,q_b_27,q_b_26,q_b_25,q_b_24,q_b_23,q_b_22,
q_b_21,q_b_20,q_b_19,q_b_18,q_b_17,q_b_16,q_b_15,q_b_14,q_b_13,q_b_12,q_b_11,q_b_10,q_b_9,q_b_8,q_b_7,q_b_6,q_b_5,q_b_4,q_b_3,q_b_2,q_b_1,q_b_0}),
	.byteena_b({source0_data_711,source0_data_70,source0_data_69,source0_data_68,source0_data_67,source0_data_66,source0_data_65,source0_data_64}),
	.byteena_a({source0_data_71,source0_data_701,source0_data_691,source0_data_681,source0_data_671,source0_data_661,source0_data_651,source0_data_641}),
	.wren_a(m0_write),
	.wren_b(m0_write1),
	.clocken0(r_early_rst),
	.data_a({in_data_reg_63,in_data_reg_62,in_data_reg_611,in_data_reg_60,in_data_reg_59,in_data_reg_58,in_data_reg_57,in_data_reg_56,in_data_reg_55,in_data_reg_54,in_data_reg_53,in_data_reg_52,in_data_reg_511,in_data_reg_50,in_data_reg_49,in_data_reg_48,in_data_reg_47,in_data_reg_46,
in_data_reg_45,in_data_reg_44,in_data_reg_43,in_data_reg_42,in_data_reg_411,in_data_reg_40,in_data_reg_39,in_data_reg_38,in_data_reg_37,in_data_reg_36,in_data_reg_35,in_data_reg_34,in_data_reg_33,in_data_reg_32,in_data_reg_311,in_data_reg_30,in_data_reg_29,in_data_reg_28,
in_data_reg_27,in_data_reg_26,in_data_reg_25,in_data_reg_24,in_data_reg_23,in_data_reg_22,in_data_reg_211,in_data_reg_20,in_data_reg_19,in_data_reg_18,in_data_reg_17,in_data_reg_16,in_data_reg_15,in_data_reg_14,in_data_reg_13,in_data_reg_12,in_data_reg_111,in_data_reg_10,
in_data_reg_9,in_data_reg_8,in_data_reg_7,in_data_reg_6,in_data_reg_5,in_data_reg_4,in_data_reg_3,in_data_reg_2,in_data_reg_1,in_data_reg_0}),
	.address_a({int_nxt_addr_reg_dly_11,int_nxt_addr_reg_dly_10,int_nxt_addr_reg_dly_9,int_nxt_addr_reg_dly_8,int_nxt_addr_reg_dly_7,int_nxt_addr_reg_dly_6,int_nxt_addr_reg_dly_5,int_nxt_addr_reg_dly_4,int_nxt_addr_reg_dly_3}),
	.data_b({in_data_reg_631,in_data_reg_621,in_data_reg_612,in_data_reg_601,in_data_reg_591,in_data_reg_581,in_data_reg_571,in_data_reg_561,in_data_reg_551,in_data_reg_541,in_data_reg_531,in_data_reg_521,in_data_reg_512,in_data_reg_501,in_data_reg_491,in_data_reg_481,in_data_reg_471,
in_data_reg_461,in_data_reg_451,in_data_reg_441,in_data_reg_431,in_data_reg_421,in_data_reg_412,in_data_reg_401,in_data_reg_391,in_data_reg_381,in_data_reg_371,in_data_reg_361,in_data_reg_351,in_data_reg_341,in_data_reg_331,in_data_reg_321,in_data_reg_312,in_data_reg_301,
in_data_reg_291,in_data_reg_281,in_data_reg_271,in_data_reg_261,in_data_reg_251,in_data_reg_241,in_data_reg_231,in_data_reg_221,in_data_reg_212,in_data_reg_201,in_data_reg_191,in_data_reg_181,in_data_reg_171,in_data_reg_161,in_data_reg_151,in_data_reg_141,in_data_reg_131,
in_data_reg_121,in_data_reg_112,in_data_reg_101,in_data_reg_91,in_data_reg_81,in_data_reg_71,in_data_reg_61,in_data_reg_51,in_data_reg_41,in_data_reg_31,in_data_reg_21,in_data_reg_11,in_data_reg_01}),
	.address_b({int_nxt_addr_reg_dly_111,int_nxt_addr_reg_dly_101,int_nxt_addr_reg_dly_91,int_nxt_addr_reg_dly_81,int_nxt_addr_reg_dly_71,int_nxt_addr_reg_dly_61,int_nxt_addr_reg_dly_51,int_nxt_addr_reg_dly_41,int_nxt_addr_reg_dly_31}));

endmodule

module cycloneiv_altsyncram_1 (
	clock0,
	q_a,
	q_b,
	byteena_b,
	byteena_a,
	wren_a,
	wren_b,
	clocken0,
	data_a,
	address_a,
	data_b,
	address_b)/* synthesis synthesis_greybox=0 */;
input 	clock0;
output 	[63:0] q_a;
output 	[63:0] q_b;
input 	[7:0] byteena_b;
input 	[7:0] byteena_a;
input 	wren_a;
input 	wren_b;
input 	clocken0;
input 	[63:0] data_a;
input 	[8:0] address_a;
input 	[63:0] data_b;
input 	[8:0] address_b;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;



cycloneiv_altsyncram_mdv1 auto_generated(
	.clock0(clock0),
	.q_a({q_a[63],q_a[62],q_a[61],q_a[60],q_a[59],q_a[58],q_a[57],q_a[56],q_a[55],q_a[54],q_a[53],q_a[52],q_a[51],q_a[50],q_a[49],q_a[48],q_a[47],q_a[46],q_a[45],q_a[44],q_a[43],q_a[42],q_a[41],q_a[40],q_a[39],q_a[38],q_a[37],q_a[36],q_a[35],q_a[34],q_a[33],q_a[32],q_a[31],q_a[30],q_a[29],q_a[28],q_a[27],q_a[26],q_a[25],q_a[24],q_a[23],q_a[22],q_a[21],q_a[20],q_a[19],q_a[18],q_a[17],q_a[16],q_a[15],q_a[14],q_a[13],q_a[12],q_a[11],q_a[10],q_a[9],q_a[8],q_a[7],q_a[6],q_a[5],q_a[4],q_a[3],q_a[2],q_a[1],q_a[0]}),
	.q_b({q_b[63],q_b[62],q_b[61],q_b[60],q_b[59],q_b[58],q_b[57],q_b[56],q_b[55],q_b[54],q_b[53],q_b[52],q_b[51],q_b[50],q_b[49],q_b[48],q_b[47],q_b[46],q_b[45],q_b[44],q_b[43],q_b[42],q_b[41],q_b[40],q_b[39],q_b[38],q_b[37],q_b[36],q_b[35],q_b[34],q_b[33],q_b[32],q_b[31],q_b[30],q_b[29],q_b[28],q_b[27],q_b[26],q_b[25],q_b[24],q_b[23],q_b[22],q_b[21],q_b[20],q_b[19],q_b[18],q_b[17],q_b[16],q_b[15],q_b[14],q_b[13],q_b[12],q_b[11],q_b[10],q_b[9],q_b[8],q_b[7],q_b[6],q_b[5],q_b[4],q_b[3],q_b[2],q_b[1],q_b[0]}),
	.byteena_b({byteena_b[7],byteena_b[6],byteena_b[5],byteena_b[4],byteena_b[3],byteena_b[2],byteena_b[1],byteena_b[0]}),
	.byteena_a({byteena_a[7],byteena_a[6],byteena_a[5],byteena_a[4],byteena_a[3],byteena_a[2],byteena_a[1],byteena_a[0]}),
	.wren_a(wren_a),
	.wren_b(wren_b),
	.clocken0(clocken0),
	.data_a({data_a[63],data_a[62],data_a[61],data_a[60],data_a[59],data_a[58],data_a[57],data_a[56],data_a[55],data_a[54],data_a[53],data_a[52],data_a[51],data_a[50],data_a[49],data_a[48],data_a[47],data_a[46],data_a[45],data_a[44],data_a[43],data_a[42],data_a[41],data_a[40],data_a[39],data_a[38],data_a[37],data_a[36],data_a[35],data_a[34],data_a[33],data_a[32],data_a[31],data_a[30],data_a[29],data_a[28],data_a[27],data_a[26],data_a[25],data_a[24],data_a[23],data_a[22],
data_a[21],data_a[20],data_a[19],data_a[18],data_a[17],data_a[16],data_a[15],data_a[14],data_a[13],data_a[12],data_a[11],data_a[10],data_a[9],data_a[8],data_a[7],data_a[6],data_a[5],data_a[4],data_a[3],data_a[2],data_a[1],data_a[0]}),
	.address_a({address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.data_b({data_b[63],data_b[62],data_b[61],data_b[60],data_b[59],data_b[58],data_b[57],data_b[56],data_b[55],data_b[54],data_b[53],data_b[52],data_b[51],data_b[50],data_b[49],data_b[48],data_b[47],data_b[46],data_b[45],data_b[44],data_b[43],data_b[42],data_b[41],data_b[40],data_b[39],data_b[38],data_b[37],data_b[36],data_b[35],data_b[34],data_b[33],data_b[32],data_b[31],data_b[30],data_b[29],data_b[28],data_b[27],data_b[26],data_b[25],data_b[24],data_b[23],data_b[22],
data_b[21],data_b[20],data_b[19],data_b[18],data_b[17],data_b[16],data_b[15],data_b[14],data_b[13],data_b[12],data_b[11],data_b[10],data_b[9],data_b[8],data_b[7],data_b[6],data_b[5],data_b[4],data_b[3],data_b[2],data_b[1],data_b[0]}),
	.address_b({address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}));

endmodule

module cycloneiv_altsyncram_mdv1 (
	clock0,
	q_a,
	q_b,
	byteena_b,
	byteena_a,
	wren_a,
	wren_b,
	clocken0,
	data_a,
	address_a,
	data_b,
	address_b)/* synthesis synthesis_greybox=0 */;
input 	clock0;
output 	[63:0] q_a;
output 	[63:0] q_b;
input 	[7:0] byteena_b;
input 	[7:0] byteena_a;
input 	wren_a;
input 	wren_b;
input 	clocken0;
input 	[63:0] data_a;
input 	[8:0] address_a;
input 	[63:0] data_b;
input 	[8:0] address_b;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;


wire [143:0] ram_block1a0_PORTADATAOUT_bus;
wire [143:0] ram_block1a0_PORTBDATAOUT_bus;
wire [143:0] ram_block1a1_PORTADATAOUT_bus;
wire [143:0] ram_block1a1_PORTBDATAOUT_bus;
wire [143:0] ram_block1a2_PORTADATAOUT_bus;
wire [143:0] ram_block1a2_PORTBDATAOUT_bus;
wire [143:0] ram_block1a3_PORTADATAOUT_bus;
wire [143:0] ram_block1a3_PORTBDATAOUT_bus;
wire [143:0] ram_block1a4_PORTADATAOUT_bus;
wire [143:0] ram_block1a4_PORTBDATAOUT_bus;
wire [143:0] ram_block1a5_PORTADATAOUT_bus;
wire [143:0] ram_block1a5_PORTBDATAOUT_bus;
wire [143:0] ram_block1a6_PORTADATAOUT_bus;
wire [143:0] ram_block1a6_PORTBDATAOUT_bus;
wire [143:0] ram_block1a7_PORTADATAOUT_bus;
wire [143:0] ram_block1a7_PORTBDATAOUT_bus;
wire [143:0] ram_block1a8_PORTADATAOUT_bus;
wire [143:0] ram_block1a8_PORTBDATAOUT_bus;
wire [143:0] ram_block1a9_PORTADATAOUT_bus;
wire [143:0] ram_block1a9_PORTBDATAOUT_bus;
wire [143:0] ram_block1a10_PORTADATAOUT_bus;
wire [143:0] ram_block1a10_PORTBDATAOUT_bus;
wire [143:0] ram_block1a11_PORTADATAOUT_bus;
wire [143:0] ram_block1a11_PORTBDATAOUT_bus;
wire [143:0] ram_block1a12_PORTADATAOUT_bus;
wire [143:0] ram_block1a12_PORTBDATAOUT_bus;
wire [143:0] ram_block1a13_PORTADATAOUT_bus;
wire [143:0] ram_block1a13_PORTBDATAOUT_bus;
wire [143:0] ram_block1a14_PORTADATAOUT_bus;
wire [143:0] ram_block1a14_PORTBDATAOUT_bus;
wire [143:0] ram_block1a15_PORTADATAOUT_bus;
wire [143:0] ram_block1a15_PORTBDATAOUT_bus;
wire [143:0] ram_block1a16_PORTADATAOUT_bus;
wire [143:0] ram_block1a16_PORTBDATAOUT_bus;
wire [143:0] ram_block1a17_PORTADATAOUT_bus;
wire [143:0] ram_block1a17_PORTBDATAOUT_bus;
wire [143:0] ram_block1a18_PORTADATAOUT_bus;
wire [143:0] ram_block1a18_PORTBDATAOUT_bus;
wire [143:0] ram_block1a19_PORTADATAOUT_bus;
wire [143:0] ram_block1a19_PORTBDATAOUT_bus;
wire [143:0] ram_block1a20_PORTADATAOUT_bus;
wire [143:0] ram_block1a20_PORTBDATAOUT_bus;
wire [143:0] ram_block1a21_PORTADATAOUT_bus;
wire [143:0] ram_block1a21_PORTBDATAOUT_bus;
wire [143:0] ram_block1a22_PORTADATAOUT_bus;
wire [143:0] ram_block1a22_PORTBDATAOUT_bus;
wire [143:0] ram_block1a23_PORTADATAOUT_bus;
wire [143:0] ram_block1a23_PORTBDATAOUT_bus;
wire [143:0] ram_block1a24_PORTADATAOUT_bus;
wire [143:0] ram_block1a24_PORTBDATAOUT_bus;
wire [143:0] ram_block1a25_PORTADATAOUT_bus;
wire [143:0] ram_block1a25_PORTBDATAOUT_bus;
wire [143:0] ram_block1a26_PORTADATAOUT_bus;
wire [143:0] ram_block1a26_PORTBDATAOUT_bus;
wire [143:0] ram_block1a27_PORTADATAOUT_bus;
wire [143:0] ram_block1a27_PORTBDATAOUT_bus;
wire [143:0] ram_block1a28_PORTADATAOUT_bus;
wire [143:0] ram_block1a28_PORTBDATAOUT_bus;
wire [143:0] ram_block1a29_PORTADATAOUT_bus;
wire [143:0] ram_block1a29_PORTBDATAOUT_bus;
wire [143:0] ram_block1a30_PORTADATAOUT_bus;
wire [143:0] ram_block1a30_PORTBDATAOUT_bus;
wire [143:0] ram_block1a31_PORTADATAOUT_bus;
wire [143:0] ram_block1a31_PORTBDATAOUT_bus;
wire [143:0] ram_block1a32_PORTADATAOUT_bus;
wire [143:0] ram_block1a32_PORTBDATAOUT_bus;
wire [143:0] ram_block1a33_PORTADATAOUT_bus;
wire [143:0] ram_block1a33_PORTBDATAOUT_bus;
wire [143:0] ram_block1a34_PORTADATAOUT_bus;
wire [143:0] ram_block1a34_PORTBDATAOUT_bus;
wire [143:0] ram_block1a35_PORTADATAOUT_bus;
wire [143:0] ram_block1a35_PORTBDATAOUT_bus;
wire [143:0] ram_block1a36_PORTADATAOUT_bus;
wire [143:0] ram_block1a36_PORTBDATAOUT_bus;
wire [143:0] ram_block1a37_PORTADATAOUT_bus;
wire [143:0] ram_block1a37_PORTBDATAOUT_bus;
wire [143:0] ram_block1a38_PORTADATAOUT_bus;
wire [143:0] ram_block1a38_PORTBDATAOUT_bus;
wire [143:0] ram_block1a39_PORTADATAOUT_bus;
wire [143:0] ram_block1a39_PORTBDATAOUT_bus;
wire [143:0] ram_block1a40_PORTADATAOUT_bus;
wire [143:0] ram_block1a40_PORTBDATAOUT_bus;
wire [143:0] ram_block1a41_PORTADATAOUT_bus;
wire [143:0] ram_block1a41_PORTBDATAOUT_bus;
wire [143:0] ram_block1a42_PORTADATAOUT_bus;
wire [143:0] ram_block1a42_PORTBDATAOUT_bus;
wire [143:0] ram_block1a43_PORTADATAOUT_bus;
wire [143:0] ram_block1a43_PORTBDATAOUT_bus;
wire [143:0] ram_block1a44_PORTADATAOUT_bus;
wire [143:0] ram_block1a44_PORTBDATAOUT_bus;
wire [143:0] ram_block1a45_PORTADATAOUT_bus;
wire [143:0] ram_block1a45_PORTBDATAOUT_bus;
wire [143:0] ram_block1a46_PORTADATAOUT_bus;
wire [143:0] ram_block1a46_PORTBDATAOUT_bus;
wire [143:0] ram_block1a47_PORTADATAOUT_bus;
wire [143:0] ram_block1a47_PORTBDATAOUT_bus;
wire [143:0] ram_block1a48_PORTADATAOUT_bus;
wire [143:0] ram_block1a48_PORTBDATAOUT_bus;
wire [143:0] ram_block1a49_PORTADATAOUT_bus;
wire [143:0] ram_block1a49_PORTBDATAOUT_bus;
wire [143:0] ram_block1a50_PORTADATAOUT_bus;
wire [143:0] ram_block1a50_PORTBDATAOUT_bus;
wire [143:0] ram_block1a51_PORTADATAOUT_bus;
wire [143:0] ram_block1a51_PORTBDATAOUT_bus;
wire [143:0] ram_block1a52_PORTADATAOUT_bus;
wire [143:0] ram_block1a52_PORTBDATAOUT_bus;
wire [143:0] ram_block1a53_PORTADATAOUT_bus;
wire [143:0] ram_block1a53_PORTBDATAOUT_bus;
wire [143:0] ram_block1a54_PORTADATAOUT_bus;
wire [143:0] ram_block1a54_PORTBDATAOUT_bus;
wire [143:0] ram_block1a55_PORTADATAOUT_bus;
wire [143:0] ram_block1a55_PORTBDATAOUT_bus;
wire [143:0] ram_block1a56_PORTADATAOUT_bus;
wire [143:0] ram_block1a56_PORTBDATAOUT_bus;
wire [143:0] ram_block1a57_PORTADATAOUT_bus;
wire [143:0] ram_block1a57_PORTBDATAOUT_bus;
wire [143:0] ram_block1a58_PORTADATAOUT_bus;
wire [143:0] ram_block1a58_PORTBDATAOUT_bus;
wire [143:0] ram_block1a59_PORTADATAOUT_bus;
wire [143:0] ram_block1a59_PORTBDATAOUT_bus;
wire [143:0] ram_block1a60_PORTADATAOUT_bus;
wire [143:0] ram_block1a60_PORTBDATAOUT_bus;
wire [143:0] ram_block1a61_PORTADATAOUT_bus;
wire [143:0] ram_block1a61_PORTBDATAOUT_bus;
wire [143:0] ram_block1a62_PORTADATAOUT_bus;
wire [143:0] ram_block1a62_PORTBDATAOUT_bus;
wire [143:0] ram_block1a63_PORTADATAOUT_bus;
wire [143:0] ram_block1a63_PORTBDATAOUT_bus;

assign q_a[0] = ram_block1a0_PORTADATAOUT_bus[0];

assign q_b[0] = ram_block1a0_PORTBDATAOUT_bus[0];

assign q_a[1] = ram_block1a1_PORTADATAOUT_bus[0];

assign q_b[1] = ram_block1a1_PORTBDATAOUT_bus[0];

assign q_a[2] = ram_block1a2_PORTADATAOUT_bus[0];

assign q_b[2] = ram_block1a2_PORTBDATAOUT_bus[0];

assign q_a[3] = ram_block1a3_PORTADATAOUT_bus[0];

assign q_b[3] = ram_block1a3_PORTBDATAOUT_bus[0];

assign q_a[4] = ram_block1a4_PORTADATAOUT_bus[0];

assign q_b[4] = ram_block1a4_PORTBDATAOUT_bus[0];

assign q_a[5] = ram_block1a5_PORTADATAOUT_bus[0];

assign q_b[5] = ram_block1a5_PORTBDATAOUT_bus[0];

assign q_a[6] = ram_block1a6_PORTADATAOUT_bus[0];

assign q_b[6] = ram_block1a6_PORTBDATAOUT_bus[0];

assign q_a[7] = ram_block1a7_PORTADATAOUT_bus[0];

assign q_b[7] = ram_block1a7_PORTBDATAOUT_bus[0];

assign q_a[8] = ram_block1a8_PORTADATAOUT_bus[0];

assign q_b[8] = ram_block1a8_PORTBDATAOUT_bus[0];

assign q_a[9] = ram_block1a9_PORTADATAOUT_bus[0];

assign q_b[9] = ram_block1a9_PORTBDATAOUT_bus[0];

assign q_a[10] = ram_block1a10_PORTADATAOUT_bus[0];

assign q_b[10] = ram_block1a10_PORTBDATAOUT_bus[0];

assign q_a[11] = ram_block1a11_PORTADATAOUT_bus[0];

assign q_b[11] = ram_block1a11_PORTBDATAOUT_bus[0];

assign q_a[12] = ram_block1a12_PORTADATAOUT_bus[0];

assign q_b[12] = ram_block1a12_PORTBDATAOUT_bus[0];

assign q_a[13] = ram_block1a13_PORTADATAOUT_bus[0];

assign q_b[13] = ram_block1a13_PORTBDATAOUT_bus[0];

assign q_a[14] = ram_block1a14_PORTADATAOUT_bus[0];

assign q_b[14] = ram_block1a14_PORTBDATAOUT_bus[0];

assign q_a[15] = ram_block1a15_PORTADATAOUT_bus[0];

assign q_b[15] = ram_block1a15_PORTBDATAOUT_bus[0];

assign q_a[16] = ram_block1a16_PORTADATAOUT_bus[0];

assign q_b[16] = ram_block1a16_PORTBDATAOUT_bus[0];

assign q_a[17] = ram_block1a17_PORTADATAOUT_bus[0];

assign q_b[17] = ram_block1a17_PORTBDATAOUT_bus[0];

assign q_a[18] = ram_block1a18_PORTADATAOUT_bus[0];

assign q_b[18] = ram_block1a18_PORTBDATAOUT_bus[0];

assign q_a[19] = ram_block1a19_PORTADATAOUT_bus[0];

assign q_b[19] = ram_block1a19_PORTBDATAOUT_bus[0];

assign q_a[20] = ram_block1a20_PORTADATAOUT_bus[0];

assign q_b[20] = ram_block1a20_PORTBDATAOUT_bus[0];

assign q_a[21] = ram_block1a21_PORTADATAOUT_bus[0];

assign q_b[21] = ram_block1a21_PORTBDATAOUT_bus[0];

assign q_a[22] = ram_block1a22_PORTADATAOUT_bus[0];

assign q_b[22] = ram_block1a22_PORTBDATAOUT_bus[0];

assign q_a[23] = ram_block1a23_PORTADATAOUT_bus[0];

assign q_b[23] = ram_block1a23_PORTBDATAOUT_bus[0];

assign q_a[24] = ram_block1a24_PORTADATAOUT_bus[0];

assign q_b[24] = ram_block1a24_PORTBDATAOUT_bus[0];

assign q_a[25] = ram_block1a25_PORTADATAOUT_bus[0];

assign q_b[25] = ram_block1a25_PORTBDATAOUT_bus[0];

assign q_a[26] = ram_block1a26_PORTADATAOUT_bus[0];

assign q_b[26] = ram_block1a26_PORTBDATAOUT_bus[0];

assign q_a[27] = ram_block1a27_PORTADATAOUT_bus[0];

assign q_b[27] = ram_block1a27_PORTBDATAOUT_bus[0];

assign q_a[28] = ram_block1a28_PORTADATAOUT_bus[0];

assign q_b[28] = ram_block1a28_PORTBDATAOUT_bus[0];

assign q_a[29] = ram_block1a29_PORTADATAOUT_bus[0];

assign q_b[29] = ram_block1a29_PORTBDATAOUT_bus[0];

assign q_a[30] = ram_block1a30_PORTADATAOUT_bus[0];

assign q_b[30] = ram_block1a30_PORTBDATAOUT_bus[0];

assign q_a[31] = ram_block1a31_PORTADATAOUT_bus[0];

assign q_b[31] = ram_block1a31_PORTBDATAOUT_bus[0];

assign q_a[32] = ram_block1a32_PORTADATAOUT_bus[0];

assign q_b[32] = ram_block1a32_PORTBDATAOUT_bus[0];

assign q_a[33] = ram_block1a33_PORTADATAOUT_bus[0];

assign q_b[33] = ram_block1a33_PORTBDATAOUT_bus[0];

assign q_a[34] = ram_block1a34_PORTADATAOUT_bus[0];

assign q_b[34] = ram_block1a34_PORTBDATAOUT_bus[0];

assign q_a[35] = ram_block1a35_PORTADATAOUT_bus[0];

assign q_b[35] = ram_block1a35_PORTBDATAOUT_bus[0];

assign q_a[36] = ram_block1a36_PORTADATAOUT_bus[0];

assign q_b[36] = ram_block1a36_PORTBDATAOUT_bus[0];

assign q_a[37] = ram_block1a37_PORTADATAOUT_bus[0];

assign q_b[37] = ram_block1a37_PORTBDATAOUT_bus[0];

assign q_a[38] = ram_block1a38_PORTADATAOUT_bus[0];

assign q_b[38] = ram_block1a38_PORTBDATAOUT_bus[0];

assign q_a[39] = ram_block1a39_PORTADATAOUT_bus[0];

assign q_b[39] = ram_block1a39_PORTBDATAOUT_bus[0];

assign q_a[40] = ram_block1a40_PORTADATAOUT_bus[0];

assign q_b[40] = ram_block1a40_PORTBDATAOUT_bus[0];

assign q_a[41] = ram_block1a41_PORTADATAOUT_bus[0];

assign q_b[41] = ram_block1a41_PORTBDATAOUT_bus[0];

assign q_a[42] = ram_block1a42_PORTADATAOUT_bus[0];

assign q_b[42] = ram_block1a42_PORTBDATAOUT_bus[0];

assign q_a[43] = ram_block1a43_PORTADATAOUT_bus[0];

assign q_b[43] = ram_block1a43_PORTBDATAOUT_bus[0];

assign q_a[44] = ram_block1a44_PORTADATAOUT_bus[0];

assign q_b[44] = ram_block1a44_PORTBDATAOUT_bus[0];

assign q_a[45] = ram_block1a45_PORTADATAOUT_bus[0];

assign q_b[45] = ram_block1a45_PORTBDATAOUT_bus[0];

assign q_a[46] = ram_block1a46_PORTADATAOUT_bus[0];

assign q_b[46] = ram_block1a46_PORTBDATAOUT_bus[0];

assign q_a[47] = ram_block1a47_PORTADATAOUT_bus[0];

assign q_b[47] = ram_block1a47_PORTBDATAOUT_bus[0];

assign q_a[48] = ram_block1a48_PORTADATAOUT_bus[0];

assign q_b[48] = ram_block1a48_PORTBDATAOUT_bus[0];

assign q_a[49] = ram_block1a49_PORTADATAOUT_bus[0];

assign q_b[49] = ram_block1a49_PORTBDATAOUT_bus[0];

assign q_a[50] = ram_block1a50_PORTADATAOUT_bus[0];

assign q_b[50] = ram_block1a50_PORTBDATAOUT_bus[0];

assign q_a[51] = ram_block1a51_PORTADATAOUT_bus[0];

assign q_b[51] = ram_block1a51_PORTBDATAOUT_bus[0];

assign q_a[52] = ram_block1a52_PORTADATAOUT_bus[0];

assign q_b[52] = ram_block1a52_PORTBDATAOUT_bus[0];

assign q_a[53] = ram_block1a53_PORTADATAOUT_bus[0];

assign q_b[53] = ram_block1a53_PORTBDATAOUT_bus[0];

assign q_a[54] = ram_block1a54_PORTADATAOUT_bus[0];

assign q_b[54] = ram_block1a54_PORTBDATAOUT_bus[0];

assign q_a[55] = ram_block1a55_PORTADATAOUT_bus[0];

assign q_b[55] = ram_block1a55_PORTBDATAOUT_bus[0];

assign q_a[56] = ram_block1a56_PORTADATAOUT_bus[0];

assign q_b[56] = ram_block1a56_PORTBDATAOUT_bus[0];

assign q_a[57] = ram_block1a57_PORTADATAOUT_bus[0];

assign q_b[57] = ram_block1a57_PORTBDATAOUT_bus[0];

assign q_a[58] = ram_block1a58_PORTADATAOUT_bus[0];

assign q_b[58] = ram_block1a58_PORTBDATAOUT_bus[0];

assign q_a[59] = ram_block1a59_PORTADATAOUT_bus[0];

assign q_b[59] = ram_block1a59_PORTBDATAOUT_bus[0];

assign q_a[60] = ram_block1a60_PORTADATAOUT_bus[0];

assign q_b[60] = ram_block1a60_PORTBDATAOUT_bus[0];

assign q_a[61] = ram_block1a61_PORTADATAOUT_bus[0];

assign q_b[61] = ram_block1a61_PORTBDATAOUT_bus[0];

assign q_a[62] = ram_block1a62_PORTADATAOUT_bus[0];

assign q_b[62] = ram_block1a62_PORTBDATAOUT_bus[0];

assign q_a[63] = ram_block1a63_PORTADATAOUT_bus[0];

assign q_b[63] = ram_block1a63_PORTBDATAOUT_bus[0];

cycloneive_ram_block ram_block1a0(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[0]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[0]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[0]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[0]}),
	.portadataout(ram_block1a0_PORTADATAOUT_bus),
	.portbdataout(ram_block1a0_PORTBDATAOUT_bus));
defparam ram_block1a0.clk0_core_clock_enable = "ena0";
defparam ram_block1a0.clk0_input_clock_enable = "ena0";
defparam ram_block1a0.data_interleave_offset_in_bits = 1;
defparam ram_block1a0.data_interleave_width_in_bits = 1;
defparam ram_block1a0.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a0.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a0.operation_mode = "bidir_dual_port";
defparam ram_block1a0.port_a_address_clear = "none";
defparam ram_block1a0.port_a_address_width = 9;
defparam ram_block1a0.port_a_byte_enable_mask_width = 1;
defparam ram_block1a0.port_a_byte_size = 1;
defparam ram_block1a0.port_a_data_out_clear = "none";
defparam ram_block1a0.port_a_data_out_clock = "none";
defparam ram_block1a0.port_a_data_width = 1;
defparam ram_block1a0.port_a_first_address = 0;
defparam ram_block1a0.port_a_first_bit_number = 0;
defparam ram_block1a0.port_a_last_address = 511;
defparam ram_block1a0.port_a_logical_ram_depth = 512;
defparam ram_block1a0.port_a_logical_ram_width = 64;
defparam ram_block1a0.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a0.port_b_address_clear = "none";
defparam ram_block1a0.port_b_address_clock = "clock0";
defparam ram_block1a0.port_b_address_width = 9;
defparam ram_block1a0.port_b_byte_enable_clock = "clock0";
defparam ram_block1a0.port_b_byte_enable_mask_width = 1;
defparam ram_block1a0.port_b_byte_size = 1;
defparam ram_block1a0.port_b_data_in_clock = "clock0";
defparam ram_block1a0.port_b_data_out_clear = "none";
defparam ram_block1a0.port_b_data_out_clock = "none";
defparam ram_block1a0.port_b_data_width = 1;
defparam ram_block1a0.port_b_first_address = 0;
defparam ram_block1a0.port_b_first_bit_number = 0;
defparam ram_block1a0.port_b_last_address = 511;
defparam ram_block1a0.port_b_logical_ram_depth = 512;
defparam ram_block1a0.port_b_logical_ram_width = 64;
defparam ram_block1a0.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a0.port_b_read_enable_clock = "clock0";
defparam ram_block1a0.port_b_write_enable_clock = "clock0";
defparam ram_block1a0.ram_block_type = "auto";

cycloneive_ram_block ram_block1a1(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[1]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[0]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[1]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[0]}),
	.portadataout(ram_block1a1_PORTADATAOUT_bus),
	.portbdataout(ram_block1a1_PORTBDATAOUT_bus));
defparam ram_block1a1.clk0_core_clock_enable = "ena0";
defparam ram_block1a1.clk0_input_clock_enable = "ena0";
defparam ram_block1a1.data_interleave_offset_in_bits = 1;
defparam ram_block1a1.data_interleave_width_in_bits = 1;
defparam ram_block1a1.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a1.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a1.operation_mode = "bidir_dual_port";
defparam ram_block1a1.port_a_address_clear = "none";
defparam ram_block1a1.port_a_address_width = 9;
defparam ram_block1a1.port_a_byte_enable_mask_width = 1;
defparam ram_block1a1.port_a_byte_size = 1;
defparam ram_block1a1.port_a_data_out_clear = "none";
defparam ram_block1a1.port_a_data_out_clock = "none";
defparam ram_block1a1.port_a_data_width = 1;
defparam ram_block1a1.port_a_first_address = 0;
defparam ram_block1a1.port_a_first_bit_number = 1;
defparam ram_block1a1.port_a_last_address = 511;
defparam ram_block1a1.port_a_logical_ram_depth = 512;
defparam ram_block1a1.port_a_logical_ram_width = 64;
defparam ram_block1a1.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a1.port_b_address_clear = "none";
defparam ram_block1a1.port_b_address_clock = "clock0";
defparam ram_block1a1.port_b_address_width = 9;
defparam ram_block1a1.port_b_byte_enable_clock = "clock0";
defparam ram_block1a1.port_b_byte_enable_mask_width = 1;
defparam ram_block1a1.port_b_byte_size = 1;
defparam ram_block1a1.port_b_data_in_clock = "clock0";
defparam ram_block1a1.port_b_data_out_clear = "none";
defparam ram_block1a1.port_b_data_out_clock = "none";
defparam ram_block1a1.port_b_data_width = 1;
defparam ram_block1a1.port_b_first_address = 0;
defparam ram_block1a1.port_b_first_bit_number = 1;
defparam ram_block1a1.port_b_last_address = 511;
defparam ram_block1a1.port_b_logical_ram_depth = 512;
defparam ram_block1a1.port_b_logical_ram_width = 64;
defparam ram_block1a1.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a1.port_b_read_enable_clock = "clock0";
defparam ram_block1a1.port_b_write_enable_clock = "clock0";
defparam ram_block1a1.ram_block_type = "auto";

cycloneive_ram_block ram_block1a2(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[2]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[0]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[2]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[0]}),
	.portadataout(ram_block1a2_PORTADATAOUT_bus),
	.portbdataout(ram_block1a2_PORTBDATAOUT_bus));
defparam ram_block1a2.clk0_core_clock_enable = "ena0";
defparam ram_block1a2.clk0_input_clock_enable = "ena0";
defparam ram_block1a2.data_interleave_offset_in_bits = 1;
defparam ram_block1a2.data_interleave_width_in_bits = 1;
defparam ram_block1a2.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a2.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a2.operation_mode = "bidir_dual_port";
defparam ram_block1a2.port_a_address_clear = "none";
defparam ram_block1a2.port_a_address_width = 9;
defparam ram_block1a2.port_a_byte_enable_mask_width = 1;
defparam ram_block1a2.port_a_byte_size = 1;
defparam ram_block1a2.port_a_data_out_clear = "none";
defparam ram_block1a2.port_a_data_out_clock = "none";
defparam ram_block1a2.port_a_data_width = 1;
defparam ram_block1a2.port_a_first_address = 0;
defparam ram_block1a2.port_a_first_bit_number = 2;
defparam ram_block1a2.port_a_last_address = 511;
defparam ram_block1a2.port_a_logical_ram_depth = 512;
defparam ram_block1a2.port_a_logical_ram_width = 64;
defparam ram_block1a2.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a2.port_b_address_clear = "none";
defparam ram_block1a2.port_b_address_clock = "clock0";
defparam ram_block1a2.port_b_address_width = 9;
defparam ram_block1a2.port_b_byte_enable_clock = "clock0";
defparam ram_block1a2.port_b_byte_enable_mask_width = 1;
defparam ram_block1a2.port_b_byte_size = 1;
defparam ram_block1a2.port_b_data_in_clock = "clock0";
defparam ram_block1a2.port_b_data_out_clear = "none";
defparam ram_block1a2.port_b_data_out_clock = "none";
defparam ram_block1a2.port_b_data_width = 1;
defparam ram_block1a2.port_b_first_address = 0;
defparam ram_block1a2.port_b_first_bit_number = 2;
defparam ram_block1a2.port_b_last_address = 511;
defparam ram_block1a2.port_b_logical_ram_depth = 512;
defparam ram_block1a2.port_b_logical_ram_width = 64;
defparam ram_block1a2.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a2.port_b_read_enable_clock = "clock0";
defparam ram_block1a2.port_b_write_enable_clock = "clock0";
defparam ram_block1a2.ram_block_type = "auto";

cycloneive_ram_block ram_block1a3(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[3]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[0]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[3]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[0]}),
	.portadataout(ram_block1a3_PORTADATAOUT_bus),
	.portbdataout(ram_block1a3_PORTBDATAOUT_bus));
defparam ram_block1a3.clk0_core_clock_enable = "ena0";
defparam ram_block1a3.clk0_input_clock_enable = "ena0";
defparam ram_block1a3.data_interleave_offset_in_bits = 1;
defparam ram_block1a3.data_interleave_width_in_bits = 1;
defparam ram_block1a3.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a3.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a3.operation_mode = "bidir_dual_port";
defparam ram_block1a3.port_a_address_clear = "none";
defparam ram_block1a3.port_a_address_width = 9;
defparam ram_block1a3.port_a_byte_enable_mask_width = 1;
defparam ram_block1a3.port_a_byte_size = 1;
defparam ram_block1a3.port_a_data_out_clear = "none";
defparam ram_block1a3.port_a_data_out_clock = "none";
defparam ram_block1a3.port_a_data_width = 1;
defparam ram_block1a3.port_a_first_address = 0;
defparam ram_block1a3.port_a_first_bit_number = 3;
defparam ram_block1a3.port_a_last_address = 511;
defparam ram_block1a3.port_a_logical_ram_depth = 512;
defparam ram_block1a3.port_a_logical_ram_width = 64;
defparam ram_block1a3.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a3.port_b_address_clear = "none";
defparam ram_block1a3.port_b_address_clock = "clock0";
defparam ram_block1a3.port_b_address_width = 9;
defparam ram_block1a3.port_b_byte_enable_clock = "clock0";
defparam ram_block1a3.port_b_byte_enable_mask_width = 1;
defparam ram_block1a3.port_b_byte_size = 1;
defparam ram_block1a3.port_b_data_in_clock = "clock0";
defparam ram_block1a3.port_b_data_out_clear = "none";
defparam ram_block1a3.port_b_data_out_clock = "none";
defparam ram_block1a3.port_b_data_width = 1;
defparam ram_block1a3.port_b_first_address = 0;
defparam ram_block1a3.port_b_first_bit_number = 3;
defparam ram_block1a3.port_b_last_address = 511;
defparam ram_block1a3.port_b_logical_ram_depth = 512;
defparam ram_block1a3.port_b_logical_ram_width = 64;
defparam ram_block1a3.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a3.port_b_read_enable_clock = "clock0";
defparam ram_block1a3.port_b_write_enable_clock = "clock0";
defparam ram_block1a3.ram_block_type = "auto";

cycloneive_ram_block ram_block1a4(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[4]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[0]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[4]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[0]}),
	.portadataout(ram_block1a4_PORTADATAOUT_bus),
	.portbdataout(ram_block1a4_PORTBDATAOUT_bus));
defparam ram_block1a4.clk0_core_clock_enable = "ena0";
defparam ram_block1a4.clk0_input_clock_enable = "ena0";
defparam ram_block1a4.data_interleave_offset_in_bits = 1;
defparam ram_block1a4.data_interleave_width_in_bits = 1;
defparam ram_block1a4.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a4.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a4.operation_mode = "bidir_dual_port";
defparam ram_block1a4.port_a_address_clear = "none";
defparam ram_block1a4.port_a_address_width = 9;
defparam ram_block1a4.port_a_byte_enable_mask_width = 1;
defparam ram_block1a4.port_a_byte_size = 1;
defparam ram_block1a4.port_a_data_out_clear = "none";
defparam ram_block1a4.port_a_data_out_clock = "none";
defparam ram_block1a4.port_a_data_width = 1;
defparam ram_block1a4.port_a_first_address = 0;
defparam ram_block1a4.port_a_first_bit_number = 4;
defparam ram_block1a4.port_a_last_address = 511;
defparam ram_block1a4.port_a_logical_ram_depth = 512;
defparam ram_block1a4.port_a_logical_ram_width = 64;
defparam ram_block1a4.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a4.port_b_address_clear = "none";
defparam ram_block1a4.port_b_address_clock = "clock0";
defparam ram_block1a4.port_b_address_width = 9;
defparam ram_block1a4.port_b_byte_enable_clock = "clock0";
defparam ram_block1a4.port_b_byte_enable_mask_width = 1;
defparam ram_block1a4.port_b_byte_size = 1;
defparam ram_block1a4.port_b_data_in_clock = "clock0";
defparam ram_block1a4.port_b_data_out_clear = "none";
defparam ram_block1a4.port_b_data_out_clock = "none";
defparam ram_block1a4.port_b_data_width = 1;
defparam ram_block1a4.port_b_first_address = 0;
defparam ram_block1a4.port_b_first_bit_number = 4;
defparam ram_block1a4.port_b_last_address = 511;
defparam ram_block1a4.port_b_logical_ram_depth = 512;
defparam ram_block1a4.port_b_logical_ram_width = 64;
defparam ram_block1a4.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a4.port_b_read_enable_clock = "clock0";
defparam ram_block1a4.port_b_write_enable_clock = "clock0";
defparam ram_block1a4.ram_block_type = "auto";

cycloneive_ram_block ram_block1a5(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[5]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[0]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[5]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[0]}),
	.portadataout(ram_block1a5_PORTADATAOUT_bus),
	.portbdataout(ram_block1a5_PORTBDATAOUT_bus));
defparam ram_block1a5.clk0_core_clock_enable = "ena0";
defparam ram_block1a5.clk0_input_clock_enable = "ena0";
defparam ram_block1a5.data_interleave_offset_in_bits = 1;
defparam ram_block1a5.data_interleave_width_in_bits = 1;
defparam ram_block1a5.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a5.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a5.operation_mode = "bidir_dual_port";
defparam ram_block1a5.port_a_address_clear = "none";
defparam ram_block1a5.port_a_address_width = 9;
defparam ram_block1a5.port_a_byte_enable_mask_width = 1;
defparam ram_block1a5.port_a_byte_size = 1;
defparam ram_block1a5.port_a_data_out_clear = "none";
defparam ram_block1a5.port_a_data_out_clock = "none";
defparam ram_block1a5.port_a_data_width = 1;
defparam ram_block1a5.port_a_first_address = 0;
defparam ram_block1a5.port_a_first_bit_number = 5;
defparam ram_block1a5.port_a_last_address = 511;
defparam ram_block1a5.port_a_logical_ram_depth = 512;
defparam ram_block1a5.port_a_logical_ram_width = 64;
defparam ram_block1a5.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a5.port_b_address_clear = "none";
defparam ram_block1a5.port_b_address_clock = "clock0";
defparam ram_block1a5.port_b_address_width = 9;
defparam ram_block1a5.port_b_byte_enable_clock = "clock0";
defparam ram_block1a5.port_b_byte_enable_mask_width = 1;
defparam ram_block1a5.port_b_byte_size = 1;
defparam ram_block1a5.port_b_data_in_clock = "clock0";
defparam ram_block1a5.port_b_data_out_clear = "none";
defparam ram_block1a5.port_b_data_out_clock = "none";
defparam ram_block1a5.port_b_data_width = 1;
defparam ram_block1a5.port_b_first_address = 0;
defparam ram_block1a5.port_b_first_bit_number = 5;
defparam ram_block1a5.port_b_last_address = 511;
defparam ram_block1a5.port_b_logical_ram_depth = 512;
defparam ram_block1a5.port_b_logical_ram_width = 64;
defparam ram_block1a5.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a5.port_b_read_enable_clock = "clock0";
defparam ram_block1a5.port_b_write_enable_clock = "clock0";
defparam ram_block1a5.ram_block_type = "auto";

cycloneive_ram_block ram_block1a6(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[6]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[0]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[6]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[0]}),
	.portadataout(ram_block1a6_PORTADATAOUT_bus),
	.portbdataout(ram_block1a6_PORTBDATAOUT_bus));
defparam ram_block1a6.clk0_core_clock_enable = "ena0";
defparam ram_block1a6.clk0_input_clock_enable = "ena0";
defparam ram_block1a6.data_interleave_offset_in_bits = 1;
defparam ram_block1a6.data_interleave_width_in_bits = 1;
defparam ram_block1a6.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a6.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a6.operation_mode = "bidir_dual_port";
defparam ram_block1a6.port_a_address_clear = "none";
defparam ram_block1a6.port_a_address_width = 9;
defparam ram_block1a6.port_a_byte_enable_mask_width = 1;
defparam ram_block1a6.port_a_byte_size = 1;
defparam ram_block1a6.port_a_data_out_clear = "none";
defparam ram_block1a6.port_a_data_out_clock = "none";
defparam ram_block1a6.port_a_data_width = 1;
defparam ram_block1a6.port_a_first_address = 0;
defparam ram_block1a6.port_a_first_bit_number = 6;
defparam ram_block1a6.port_a_last_address = 511;
defparam ram_block1a6.port_a_logical_ram_depth = 512;
defparam ram_block1a6.port_a_logical_ram_width = 64;
defparam ram_block1a6.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a6.port_b_address_clear = "none";
defparam ram_block1a6.port_b_address_clock = "clock0";
defparam ram_block1a6.port_b_address_width = 9;
defparam ram_block1a6.port_b_byte_enable_clock = "clock0";
defparam ram_block1a6.port_b_byte_enable_mask_width = 1;
defparam ram_block1a6.port_b_byte_size = 1;
defparam ram_block1a6.port_b_data_in_clock = "clock0";
defparam ram_block1a6.port_b_data_out_clear = "none";
defparam ram_block1a6.port_b_data_out_clock = "none";
defparam ram_block1a6.port_b_data_width = 1;
defparam ram_block1a6.port_b_first_address = 0;
defparam ram_block1a6.port_b_first_bit_number = 6;
defparam ram_block1a6.port_b_last_address = 511;
defparam ram_block1a6.port_b_logical_ram_depth = 512;
defparam ram_block1a6.port_b_logical_ram_width = 64;
defparam ram_block1a6.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a6.port_b_read_enable_clock = "clock0";
defparam ram_block1a6.port_b_write_enable_clock = "clock0";
defparam ram_block1a6.ram_block_type = "auto";

cycloneive_ram_block ram_block1a7(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[7]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[0]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[7]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[0]}),
	.portadataout(ram_block1a7_PORTADATAOUT_bus),
	.portbdataout(ram_block1a7_PORTBDATAOUT_bus));
defparam ram_block1a7.clk0_core_clock_enable = "ena0";
defparam ram_block1a7.clk0_input_clock_enable = "ena0";
defparam ram_block1a7.data_interleave_offset_in_bits = 1;
defparam ram_block1a7.data_interleave_width_in_bits = 1;
defparam ram_block1a7.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a7.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a7.operation_mode = "bidir_dual_port";
defparam ram_block1a7.port_a_address_clear = "none";
defparam ram_block1a7.port_a_address_width = 9;
defparam ram_block1a7.port_a_byte_enable_mask_width = 1;
defparam ram_block1a7.port_a_byte_size = 1;
defparam ram_block1a7.port_a_data_out_clear = "none";
defparam ram_block1a7.port_a_data_out_clock = "none";
defparam ram_block1a7.port_a_data_width = 1;
defparam ram_block1a7.port_a_first_address = 0;
defparam ram_block1a7.port_a_first_bit_number = 7;
defparam ram_block1a7.port_a_last_address = 511;
defparam ram_block1a7.port_a_logical_ram_depth = 512;
defparam ram_block1a7.port_a_logical_ram_width = 64;
defparam ram_block1a7.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a7.port_b_address_clear = "none";
defparam ram_block1a7.port_b_address_clock = "clock0";
defparam ram_block1a7.port_b_address_width = 9;
defparam ram_block1a7.port_b_byte_enable_clock = "clock0";
defparam ram_block1a7.port_b_byte_enable_mask_width = 1;
defparam ram_block1a7.port_b_byte_size = 1;
defparam ram_block1a7.port_b_data_in_clock = "clock0";
defparam ram_block1a7.port_b_data_out_clear = "none";
defparam ram_block1a7.port_b_data_out_clock = "none";
defparam ram_block1a7.port_b_data_width = 1;
defparam ram_block1a7.port_b_first_address = 0;
defparam ram_block1a7.port_b_first_bit_number = 7;
defparam ram_block1a7.port_b_last_address = 511;
defparam ram_block1a7.port_b_logical_ram_depth = 512;
defparam ram_block1a7.port_b_logical_ram_width = 64;
defparam ram_block1a7.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a7.port_b_read_enable_clock = "clock0";
defparam ram_block1a7.port_b_write_enable_clock = "clock0";
defparam ram_block1a7.ram_block_type = "auto";

cycloneive_ram_block ram_block1a8(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[8]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[1]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[8]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[1]}),
	.portadataout(ram_block1a8_PORTADATAOUT_bus),
	.portbdataout(ram_block1a8_PORTBDATAOUT_bus));
defparam ram_block1a8.clk0_core_clock_enable = "ena0";
defparam ram_block1a8.clk0_input_clock_enable = "ena0";
defparam ram_block1a8.data_interleave_offset_in_bits = 1;
defparam ram_block1a8.data_interleave_width_in_bits = 1;
defparam ram_block1a8.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a8.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a8.operation_mode = "bidir_dual_port";
defparam ram_block1a8.port_a_address_clear = "none";
defparam ram_block1a8.port_a_address_width = 9;
defparam ram_block1a8.port_a_byte_enable_mask_width = 1;
defparam ram_block1a8.port_a_byte_size = 1;
defparam ram_block1a8.port_a_data_out_clear = "none";
defparam ram_block1a8.port_a_data_out_clock = "none";
defparam ram_block1a8.port_a_data_width = 1;
defparam ram_block1a8.port_a_first_address = 0;
defparam ram_block1a8.port_a_first_bit_number = 8;
defparam ram_block1a8.port_a_last_address = 511;
defparam ram_block1a8.port_a_logical_ram_depth = 512;
defparam ram_block1a8.port_a_logical_ram_width = 64;
defparam ram_block1a8.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a8.port_b_address_clear = "none";
defparam ram_block1a8.port_b_address_clock = "clock0";
defparam ram_block1a8.port_b_address_width = 9;
defparam ram_block1a8.port_b_byte_enable_clock = "clock0";
defparam ram_block1a8.port_b_byte_enable_mask_width = 1;
defparam ram_block1a8.port_b_byte_size = 1;
defparam ram_block1a8.port_b_data_in_clock = "clock0";
defparam ram_block1a8.port_b_data_out_clear = "none";
defparam ram_block1a8.port_b_data_out_clock = "none";
defparam ram_block1a8.port_b_data_width = 1;
defparam ram_block1a8.port_b_first_address = 0;
defparam ram_block1a8.port_b_first_bit_number = 8;
defparam ram_block1a8.port_b_last_address = 511;
defparam ram_block1a8.port_b_logical_ram_depth = 512;
defparam ram_block1a8.port_b_logical_ram_width = 64;
defparam ram_block1a8.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a8.port_b_read_enable_clock = "clock0";
defparam ram_block1a8.port_b_write_enable_clock = "clock0";
defparam ram_block1a8.ram_block_type = "auto";

cycloneive_ram_block ram_block1a9(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[9]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[1]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[9]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[1]}),
	.portadataout(ram_block1a9_PORTADATAOUT_bus),
	.portbdataout(ram_block1a9_PORTBDATAOUT_bus));
defparam ram_block1a9.clk0_core_clock_enable = "ena0";
defparam ram_block1a9.clk0_input_clock_enable = "ena0";
defparam ram_block1a9.data_interleave_offset_in_bits = 1;
defparam ram_block1a9.data_interleave_width_in_bits = 1;
defparam ram_block1a9.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a9.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a9.operation_mode = "bidir_dual_port";
defparam ram_block1a9.port_a_address_clear = "none";
defparam ram_block1a9.port_a_address_width = 9;
defparam ram_block1a9.port_a_byte_enable_mask_width = 1;
defparam ram_block1a9.port_a_byte_size = 1;
defparam ram_block1a9.port_a_data_out_clear = "none";
defparam ram_block1a9.port_a_data_out_clock = "none";
defparam ram_block1a9.port_a_data_width = 1;
defparam ram_block1a9.port_a_first_address = 0;
defparam ram_block1a9.port_a_first_bit_number = 9;
defparam ram_block1a9.port_a_last_address = 511;
defparam ram_block1a9.port_a_logical_ram_depth = 512;
defparam ram_block1a9.port_a_logical_ram_width = 64;
defparam ram_block1a9.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a9.port_b_address_clear = "none";
defparam ram_block1a9.port_b_address_clock = "clock0";
defparam ram_block1a9.port_b_address_width = 9;
defparam ram_block1a9.port_b_byte_enable_clock = "clock0";
defparam ram_block1a9.port_b_byte_enable_mask_width = 1;
defparam ram_block1a9.port_b_byte_size = 1;
defparam ram_block1a9.port_b_data_in_clock = "clock0";
defparam ram_block1a9.port_b_data_out_clear = "none";
defparam ram_block1a9.port_b_data_out_clock = "none";
defparam ram_block1a9.port_b_data_width = 1;
defparam ram_block1a9.port_b_first_address = 0;
defparam ram_block1a9.port_b_first_bit_number = 9;
defparam ram_block1a9.port_b_last_address = 511;
defparam ram_block1a9.port_b_logical_ram_depth = 512;
defparam ram_block1a9.port_b_logical_ram_width = 64;
defparam ram_block1a9.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a9.port_b_read_enable_clock = "clock0";
defparam ram_block1a9.port_b_write_enable_clock = "clock0";
defparam ram_block1a9.ram_block_type = "auto";

cycloneive_ram_block ram_block1a10(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[10]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[1]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[10]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[1]}),
	.portadataout(ram_block1a10_PORTADATAOUT_bus),
	.portbdataout(ram_block1a10_PORTBDATAOUT_bus));
defparam ram_block1a10.clk0_core_clock_enable = "ena0";
defparam ram_block1a10.clk0_input_clock_enable = "ena0";
defparam ram_block1a10.data_interleave_offset_in_bits = 1;
defparam ram_block1a10.data_interleave_width_in_bits = 1;
defparam ram_block1a10.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a10.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a10.operation_mode = "bidir_dual_port";
defparam ram_block1a10.port_a_address_clear = "none";
defparam ram_block1a10.port_a_address_width = 9;
defparam ram_block1a10.port_a_byte_enable_mask_width = 1;
defparam ram_block1a10.port_a_byte_size = 1;
defparam ram_block1a10.port_a_data_out_clear = "none";
defparam ram_block1a10.port_a_data_out_clock = "none";
defparam ram_block1a10.port_a_data_width = 1;
defparam ram_block1a10.port_a_first_address = 0;
defparam ram_block1a10.port_a_first_bit_number = 10;
defparam ram_block1a10.port_a_last_address = 511;
defparam ram_block1a10.port_a_logical_ram_depth = 512;
defparam ram_block1a10.port_a_logical_ram_width = 64;
defparam ram_block1a10.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a10.port_b_address_clear = "none";
defparam ram_block1a10.port_b_address_clock = "clock0";
defparam ram_block1a10.port_b_address_width = 9;
defparam ram_block1a10.port_b_byte_enable_clock = "clock0";
defparam ram_block1a10.port_b_byte_enable_mask_width = 1;
defparam ram_block1a10.port_b_byte_size = 1;
defparam ram_block1a10.port_b_data_in_clock = "clock0";
defparam ram_block1a10.port_b_data_out_clear = "none";
defparam ram_block1a10.port_b_data_out_clock = "none";
defparam ram_block1a10.port_b_data_width = 1;
defparam ram_block1a10.port_b_first_address = 0;
defparam ram_block1a10.port_b_first_bit_number = 10;
defparam ram_block1a10.port_b_last_address = 511;
defparam ram_block1a10.port_b_logical_ram_depth = 512;
defparam ram_block1a10.port_b_logical_ram_width = 64;
defparam ram_block1a10.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a10.port_b_read_enable_clock = "clock0";
defparam ram_block1a10.port_b_write_enable_clock = "clock0";
defparam ram_block1a10.ram_block_type = "auto";

cycloneive_ram_block ram_block1a11(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[11]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[1]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[11]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[1]}),
	.portadataout(ram_block1a11_PORTADATAOUT_bus),
	.portbdataout(ram_block1a11_PORTBDATAOUT_bus));
defparam ram_block1a11.clk0_core_clock_enable = "ena0";
defparam ram_block1a11.clk0_input_clock_enable = "ena0";
defparam ram_block1a11.data_interleave_offset_in_bits = 1;
defparam ram_block1a11.data_interleave_width_in_bits = 1;
defparam ram_block1a11.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a11.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a11.operation_mode = "bidir_dual_port";
defparam ram_block1a11.port_a_address_clear = "none";
defparam ram_block1a11.port_a_address_width = 9;
defparam ram_block1a11.port_a_byte_enable_mask_width = 1;
defparam ram_block1a11.port_a_byte_size = 1;
defparam ram_block1a11.port_a_data_out_clear = "none";
defparam ram_block1a11.port_a_data_out_clock = "none";
defparam ram_block1a11.port_a_data_width = 1;
defparam ram_block1a11.port_a_first_address = 0;
defparam ram_block1a11.port_a_first_bit_number = 11;
defparam ram_block1a11.port_a_last_address = 511;
defparam ram_block1a11.port_a_logical_ram_depth = 512;
defparam ram_block1a11.port_a_logical_ram_width = 64;
defparam ram_block1a11.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a11.port_b_address_clear = "none";
defparam ram_block1a11.port_b_address_clock = "clock0";
defparam ram_block1a11.port_b_address_width = 9;
defparam ram_block1a11.port_b_byte_enable_clock = "clock0";
defparam ram_block1a11.port_b_byte_enable_mask_width = 1;
defparam ram_block1a11.port_b_byte_size = 1;
defparam ram_block1a11.port_b_data_in_clock = "clock0";
defparam ram_block1a11.port_b_data_out_clear = "none";
defparam ram_block1a11.port_b_data_out_clock = "none";
defparam ram_block1a11.port_b_data_width = 1;
defparam ram_block1a11.port_b_first_address = 0;
defparam ram_block1a11.port_b_first_bit_number = 11;
defparam ram_block1a11.port_b_last_address = 511;
defparam ram_block1a11.port_b_logical_ram_depth = 512;
defparam ram_block1a11.port_b_logical_ram_width = 64;
defparam ram_block1a11.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a11.port_b_read_enable_clock = "clock0";
defparam ram_block1a11.port_b_write_enable_clock = "clock0";
defparam ram_block1a11.ram_block_type = "auto";

cycloneive_ram_block ram_block1a12(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[12]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[1]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[12]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[1]}),
	.portadataout(ram_block1a12_PORTADATAOUT_bus),
	.portbdataout(ram_block1a12_PORTBDATAOUT_bus));
defparam ram_block1a12.clk0_core_clock_enable = "ena0";
defparam ram_block1a12.clk0_input_clock_enable = "ena0";
defparam ram_block1a12.data_interleave_offset_in_bits = 1;
defparam ram_block1a12.data_interleave_width_in_bits = 1;
defparam ram_block1a12.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a12.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a12.operation_mode = "bidir_dual_port";
defparam ram_block1a12.port_a_address_clear = "none";
defparam ram_block1a12.port_a_address_width = 9;
defparam ram_block1a12.port_a_byte_enable_mask_width = 1;
defparam ram_block1a12.port_a_byte_size = 1;
defparam ram_block1a12.port_a_data_out_clear = "none";
defparam ram_block1a12.port_a_data_out_clock = "none";
defparam ram_block1a12.port_a_data_width = 1;
defparam ram_block1a12.port_a_first_address = 0;
defparam ram_block1a12.port_a_first_bit_number = 12;
defparam ram_block1a12.port_a_last_address = 511;
defparam ram_block1a12.port_a_logical_ram_depth = 512;
defparam ram_block1a12.port_a_logical_ram_width = 64;
defparam ram_block1a12.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a12.port_b_address_clear = "none";
defparam ram_block1a12.port_b_address_clock = "clock0";
defparam ram_block1a12.port_b_address_width = 9;
defparam ram_block1a12.port_b_byte_enable_clock = "clock0";
defparam ram_block1a12.port_b_byte_enable_mask_width = 1;
defparam ram_block1a12.port_b_byte_size = 1;
defparam ram_block1a12.port_b_data_in_clock = "clock0";
defparam ram_block1a12.port_b_data_out_clear = "none";
defparam ram_block1a12.port_b_data_out_clock = "none";
defparam ram_block1a12.port_b_data_width = 1;
defparam ram_block1a12.port_b_first_address = 0;
defparam ram_block1a12.port_b_first_bit_number = 12;
defparam ram_block1a12.port_b_last_address = 511;
defparam ram_block1a12.port_b_logical_ram_depth = 512;
defparam ram_block1a12.port_b_logical_ram_width = 64;
defparam ram_block1a12.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a12.port_b_read_enable_clock = "clock0";
defparam ram_block1a12.port_b_write_enable_clock = "clock0";
defparam ram_block1a12.ram_block_type = "auto";

cycloneive_ram_block ram_block1a13(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[13]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[1]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[13]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[1]}),
	.portadataout(ram_block1a13_PORTADATAOUT_bus),
	.portbdataout(ram_block1a13_PORTBDATAOUT_bus));
defparam ram_block1a13.clk0_core_clock_enable = "ena0";
defparam ram_block1a13.clk0_input_clock_enable = "ena0";
defparam ram_block1a13.data_interleave_offset_in_bits = 1;
defparam ram_block1a13.data_interleave_width_in_bits = 1;
defparam ram_block1a13.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a13.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a13.operation_mode = "bidir_dual_port";
defparam ram_block1a13.port_a_address_clear = "none";
defparam ram_block1a13.port_a_address_width = 9;
defparam ram_block1a13.port_a_byte_enable_mask_width = 1;
defparam ram_block1a13.port_a_byte_size = 1;
defparam ram_block1a13.port_a_data_out_clear = "none";
defparam ram_block1a13.port_a_data_out_clock = "none";
defparam ram_block1a13.port_a_data_width = 1;
defparam ram_block1a13.port_a_first_address = 0;
defparam ram_block1a13.port_a_first_bit_number = 13;
defparam ram_block1a13.port_a_last_address = 511;
defparam ram_block1a13.port_a_logical_ram_depth = 512;
defparam ram_block1a13.port_a_logical_ram_width = 64;
defparam ram_block1a13.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a13.port_b_address_clear = "none";
defparam ram_block1a13.port_b_address_clock = "clock0";
defparam ram_block1a13.port_b_address_width = 9;
defparam ram_block1a13.port_b_byte_enable_clock = "clock0";
defparam ram_block1a13.port_b_byte_enable_mask_width = 1;
defparam ram_block1a13.port_b_byte_size = 1;
defparam ram_block1a13.port_b_data_in_clock = "clock0";
defparam ram_block1a13.port_b_data_out_clear = "none";
defparam ram_block1a13.port_b_data_out_clock = "none";
defparam ram_block1a13.port_b_data_width = 1;
defparam ram_block1a13.port_b_first_address = 0;
defparam ram_block1a13.port_b_first_bit_number = 13;
defparam ram_block1a13.port_b_last_address = 511;
defparam ram_block1a13.port_b_logical_ram_depth = 512;
defparam ram_block1a13.port_b_logical_ram_width = 64;
defparam ram_block1a13.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a13.port_b_read_enable_clock = "clock0";
defparam ram_block1a13.port_b_write_enable_clock = "clock0";
defparam ram_block1a13.ram_block_type = "auto";

cycloneive_ram_block ram_block1a14(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[14]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[1]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[14]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[1]}),
	.portadataout(ram_block1a14_PORTADATAOUT_bus),
	.portbdataout(ram_block1a14_PORTBDATAOUT_bus));
defparam ram_block1a14.clk0_core_clock_enable = "ena0";
defparam ram_block1a14.clk0_input_clock_enable = "ena0";
defparam ram_block1a14.data_interleave_offset_in_bits = 1;
defparam ram_block1a14.data_interleave_width_in_bits = 1;
defparam ram_block1a14.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a14.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a14.operation_mode = "bidir_dual_port";
defparam ram_block1a14.port_a_address_clear = "none";
defparam ram_block1a14.port_a_address_width = 9;
defparam ram_block1a14.port_a_byte_enable_mask_width = 1;
defparam ram_block1a14.port_a_byte_size = 1;
defparam ram_block1a14.port_a_data_out_clear = "none";
defparam ram_block1a14.port_a_data_out_clock = "none";
defparam ram_block1a14.port_a_data_width = 1;
defparam ram_block1a14.port_a_first_address = 0;
defparam ram_block1a14.port_a_first_bit_number = 14;
defparam ram_block1a14.port_a_last_address = 511;
defparam ram_block1a14.port_a_logical_ram_depth = 512;
defparam ram_block1a14.port_a_logical_ram_width = 64;
defparam ram_block1a14.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a14.port_b_address_clear = "none";
defparam ram_block1a14.port_b_address_clock = "clock0";
defparam ram_block1a14.port_b_address_width = 9;
defparam ram_block1a14.port_b_byte_enable_clock = "clock0";
defparam ram_block1a14.port_b_byte_enable_mask_width = 1;
defparam ram_block1a14.port_b_byte_size = 1;
defparam ram_block1a14.port_b_data_in_clock = "clock0";
defparam ram_block1a14.port_b_data_out_clear = "none";
defparam ram_block1a14.port_b_data_out_clock = "none";
defparam ram_block1a14.port_b_data_width = 1;
defparam ram_block1a14.port_b_first_address = 0;
defparam ram_block1a14.port_b_first_bit_number = 14;
defparam ram_block1a14.port_b_last_address = 511;
defparam ram_block1a14.port_b_logical_ram_depth = 512;
defparam ram_block1a14.port_b_logical_ram_width = 64;
defparam ram_block1a14.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a14.port_b_read_enable_clock = "clock0";
defparam ram_block1a14.port_b_write_enable_clock = "clock0";
defparam ram_block1a14.ram_block_type = "auto";

cycloneive_ram_block ram_block1a15(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[15]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[1]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[15]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[1]}),
	.portadataout(ram_block1a15_PORTADATAOUT_bus),
	.portbdataout(ram_block1a15_PORTBDATAOUT_bus));
defparam ram_block1a15.clk0_core_clock_enable = "ena0";
defparam ram_block1a15.clk0_input_clock_enable = "ena0";
defparam ram_block1a15.data_interleave_offset_in_bits = 1;
defparam ram_block1a15.data_interleave_width_in_bits = 1;
defparam ram_block1a15.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a15.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a15.operation_mode = "bidir_dual_port";
defparam ram_block1a15.port_a_address_clear = "none";
defparam ram_block1a15.port_a_address_width = 9;
defparam ram_block1a15.port_a_byte_enable_mask_width = 1;
defparam ram_block1a15.port_a_byte_size = 1;
defparam ram_block1a15.port_a_data_out_clear = "none";
defparam ram_block1a15.port_a_data_out_clock = "none";
defparam ram_block1a15.port_a_data_width = 1;
defparam ram_block1a15.port_a_first_address = 0;
defparam ram_block1a15.port_a_first_bit_number = 15;
defparam ram_block1a15.port_a_last_address = 511;
defparam ram_block1a15.port_a_logical_ram_depth = 512;
defparam ram_block1a15.port_a_logical_ram_width = 64;
defparam ram_block1a15.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a15.port_b_address_clear = "none";
defparam ram_block1a15.port_b_address_clock = "clock0";
defparam ram_block1a15.port_b_address_width = 9;
defparam ram_block1a15.port_b_byte_enable_clock = "clock0";
defparam ram_block1a15.port_b_byte_enable_mask_width = 1;
defparam ram_block1a15.port_b_byte_size = 1;
defparam ram_block1a15.port_b_data_in_clock = "clock0";
defparam ram_block1a15.port_b_data_out_clear = "none";
defparam ram_block1a15.port_b_data_out_clock = "none";
defparam ram_block1a15.port_b_data_width = 1;
defparam ram_block1a15.port_b_first_address = 0;
defparam ram_block1a15.port_b_first_bit_number = 15;
defparam ram_block1a15.port_b_last_address = 511;
defparam ram_block1a15.port_b_logical_ram_depth = 512;
defparam ram_block1a15.port_b_logical_ram_width = 64;
defparam ram_block1a15.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a15.port_b_read_enable_clock = "clock0";
defparam ram_block1a15.port_b_write_enable_clock = "clock0";
defparam ram_block1a15.ram_block_type = "auto";

cycloneive_ram_block ram_block1a16(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[16]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[2]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[16]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[2]}),
	.portadataout(ram_block1a16_PORTADATAOUT_bus),
	.portbdataout(ram_block1a16_PORTBDATAOUT_bus));
defparam ram_block1a16.clk0_core_clock_enable = "ena0";
defparam ram_block1a16.clk0_input_clock_enable = "ena0";
defparam ram_block1a16.data_interleave_offset_in_bits = 1;
defparam ram_block1a16.data_interleave_width_in_bits = 1;
defparam ram_block1a16.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a16.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a16.operation_mode = "bidir_dual_port";
defparam ram_block1a16.port_a_address_clear = "none";
defparam ram_block1a16.port_a_address_width = 9;
defparam ram_block1a16.port_a_byte_enable_mask_width = 1;
defparam ram_block1a16.port_a_byte_size = 1;
defparam ram_block1a16.port_a_data_out_clear = "none";
defparam ram_block1a16.port_a_data_out_clock = "none";
defparam ram_block1a16.port_a_data_width = 1;
defparam ram_block1a16.port_a_first_address = 0;
defparam ram_block1a16.port_a_first_bit_number = 16;
defparam ram_block1a16.port_a_last_address = 511;
defparam ram_block1a16.port_a_logical_ram_depth = 512;
defparam ram_block1a16.port_a_logical_ram_width = 64;
defparam ram_block1a16.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a16.port_b_address_clear = "none";
defparam ram_block1a16.port_b_address_clock = "clock0";
defparam ram_block1a16.port_b_address_width = 9;
defparam ram_block1a16.port_b_byte_enable_clock = "clock0";
defparam ram_block1a16.port_b_byte_enable_mask_width = 1;
defparam ram_block1a16.port_b_byte_size = 1;
defparam ram_block1a16.port_b_data_in_clock = "clock0";
defparam ram_block1a16.port_b_data_out_clear = "none";
defparam ram_block1a16.port_b_data_out_clock = "none";
defparam ram_block1a16.port_b_data_width = 1;
defparam ram_block1a16.port_b_first_address = 0;
defparam ram_block1a16.port_b_first_bit_number = 16;
defparam ram_block1a16.port_b_last_address = 511;
defparam ram_block1a16.port_b_logical_ram_depth = 512;
defparam ram_block1a16.port_b_logical_ram_width = 64;
defparam ram_block1a16.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a16.port_b_read_enable_clock = "clock0";
defparam ram_block1a16.port_b_write_enable_clock = "clock0";
defparam ram_block1a16.ram_block_type = "auto";

cycloneive_ram_block ram_block1a17(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[17]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[2]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[17]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[2]}),
	.portadataout(ram_block1a17_PORTADATAOUT_bus),
	.portbdataout(ram_block1a17_PORTBDATAOUT_bus));
defparam ram_block1a17.clk0_core_clock_enable = "ena0";
defparam ram_block1a17.clk0_input_clock_enable = "ena0";
defparam ram_block1a17.data_interleave_offset_in_bits = 1;
defparam ram_block1a17.data_interleave_width_in_bits = 1;
defparam ram_block1a17.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a17.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a17.operation_mode = "bidir_dual_port";
defparam ram_block1a17.port_a_address_clear = "none";
defparam ram_block1a17.port_a_address_width = 9;
defparam ram_block1a17.port_a_byte_enable_mask_width = 1;
defparam ram_block1a17.port_a_byte_size = 1;
defparam ram_block1a17.port_a_data_out_clear = "none";
defparam ram_block1a17.port_a_data_out_clock = "none";
defparam ram_block1a17.port_a_data_width = 1;
defparam ram_block1a17.port_a_first_address = 0;
defparam ram_block1a17.port_a_first_bit_number = 17;
defparam ram_block1a17.port_a_last_address = 511;
defparam ram_block1a17.port_a_logical_ram_depth = 512;
defparam ram_block1a17.port_a_logical_ram_width = 64;
defparam ram_block1a17.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a17.port_b_address_clear = "none";
defparam ram_block1a17.port_b_address_clock = "clock0";
defparam ram_block1a17.port_b_address_width = 9;
defparam ram_block1a17.port_b_byte_enable_clock = "clock0";
defparam ram_block1a17.port_b_byte_enable_mask_width = 1;
defparam ram_block1a17.port_b_byte_size = 1;
defparam ram_block1a17.port_b_data_in_clock = "clock0";
defparam ram_block1a17.port_b_data_out_clear = "none";
defparam ram_block1a17.port_b_data_out_clock = "none";
defparam ram_block1a17.port_b_data_width = 1;
defparam ram_block1a17.port_b_first_address = 0;
defparam ram_block1a17.port_b_first_bit_number = 17;
defparam ram_block1a17.port_b_last_address = 511;
defparam ram_block1a17.port_b_logical_ram_depth = 512;
defparam ram_block1a17.port_b_logical_ram_width = 64;
defparam ram_block1a17.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a17.port_b_read_enable_clock = "clock0";
defparam ram_block1a17.port_b_write_enable_clock = "clock0";
defparam ram_block1a17.ram_block_type = "auto";

cycloneive_ram_block ram_block1a18(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[18]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[2]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[18]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[2]}),
	.portadataout(ram_block1a18_PORTADATAOUT_bus),
	.portbdataout(ram_block1a18_PORTBDATAOUT_bus));
defparam ram_block1a18.clk0_core_clock_enable = "ena0";
defparam ram_block1a18.clk0_input_clock_enable = "ena0";
defparam ram_block1a18.data_interleave_offset_in_bits = 1;
defparam ram_block1a18.data_interleave_width_in_bits = 1;
defparam ram_block1a18.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a18.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a18.operation_mode = "bidir_dual_port";
defparam ram_block1a18.port_a_address_clear = "none";
defparam ram_block1a18.port_a_address_width = 9;
defparam ram_block1a18.port_a_byte_enable_mask_width = 1;
defparam ram_block1a18.port_a_byte_size = 1;
defparam ram_block1a18.port_a_data_out_clear = "none";
defparam ram_block1a18.port_a_data_out_clock = "none";
defparam ram_block1a18.port_a_data_width = 1;
defparam ram_block1a18.port_a_first_address = 0;
defparam ram_block1a18.port_a_first_bit_number = 18;
defparam ram_block1a18.port_a_last_address = 511;
defparam ram_block1a18.port_a_logical_ram_depth = 512;
defparam ram_block1a18.port_a_logical_ram_width = 64;
defparam ram_block1a18.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a18.port_b_address_clear = "none";
defparam ram_block1a18.port_b_address_clock = "clock0";
defparam ram_block1a18.port_b_address_width = 9;
defparam ram_block1a18.port_b_byte_enable_clock = "clock0";
defparam ram_block1a18.port_b_byte_enable_mask_width = 1;
defparam ram_block1a18.port_b_byte_size = 1;
defparam ram_block1a18.port_b_data_in_clock = "clock0";
defparam ram_block1a18.port_b_data_out_clear = "none";
defparam ram_block1a18.port_b_data_out_clock = "none";
defparam ram_block1a18.port_b_data_width = 1;
defparam ram_block1a18.port_b_first_address = 0;
defparam ram_block1a18.port_b_first_bit_number = 18;
defparam ram_block1a18.port_b_last_address = 511;
defparam ram_block1a18.port_b_logical_ram_depth = 512;
defparam ram_block1a18.port_b_logical_ram_width = 64;
defparam ram_block1a18.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a18.port_b_read_enable_clock = "clock0";
defparam ram_block1a18.port_b_write_enable_clock = "clock0";
defparam ram_block1a18.ram_block_type = "auto";

cycloneive_ram_block ram_block1a19(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[19]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[2]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[19]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[2]}),
	.portadataout(ram_block1a19_PORTADATAOUT_bus),
	.portbdataout(ram_block1a19_PORTBDATAOUT_bus));
defparam ram_block1a19.clk0_core_clock_enable = "ena0";
defparam ram_block1a19.clk0_input_clock_enable = "ena0";
defparam ram_block1a19.data_interleave_offset_in_bits = 1;
defparam ram_block1a19.data_interleave_width_in_bits = 1;
defparam ram_block1a19.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a19.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a19.operation_mode = "bidir_dual_port";
defparam ram_block1a19.port_a_address_clear = "none";
defparam ram_block1a19.port_a_address_width = 9;
defparam ram_block1a19.port_a_byte_enable_mask_width = 1;
defparam ram_block1a19.port_a_byte_size = 1;
defparam ram_block1a19.port_a_data_out_clear = "none";
defparam ram_block1a19.port_a_data_out_clock = "none";
defparam ram_block1a19.port_a_data_width = 1;
defparam ram_block1a19.port_a_first_address = 0;
defparam ram_block1a19.port_a_first_bit_number = 19;
defparam ram_block1a19.port_a_last_address = 511;
defparam ram_block1a19.port_a_logical_ram_depth = 512;
defparam ram_block1a19.port_a_logical_ram_width = 64;
defparam ram_block1a19.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a19.port_b_address_clear = "none";
defparam ram_block1a19.port_b_address_clock = "clock0";
defparam ram_block1a19.port_b_address_width = 9;
defparam ram_block1a19.port_b_byte_enable_clock = "clock0";
defparam ram_block1a19.port_b_byte_enable_mask_width = 1;
defparam ram_block1a19.port_b_byte_size = 1;
defparam ram_block1a19.port_b_data_in_clock = "clock0";
defparam ram_block1a19.port_b_data_out_clear = "none";
defparam ram_block1a19.port_b_data_out_clock = "none";
defparam ram_block1a19.port_b_data_width = 1;
defparam ram_block1a19.port_b_first_address = 0;
defparam ram_block1a19.port_b_first_bit_number = 19;
defparam ram_block1a19.port_b_last_address = 511;
defparam ram_block1a19.port_b_logical_ram_depth = 512;
defparam ram_block1a19.port_b_logical_ram_width = 64;
defparam ram_block1a19.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a19.port_b_read_enable_clock = "clock0";
defparam ram_block1a19.port_b_write_enable_clock = "clock0";
defparam ram_block1a19.ram_block_type = "auto";

cycloneive_ram_block ram_block1a20(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[20]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[2]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[20]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[2]}),
	.portadataout(ram_block1a20_PORTADATAOUT_bus),
	.portbdataout(ram_block1a20_PORTBDATAOUT_bus));
defparam ram_block1a20.clk0_core_clock_enable = "ena0";
defparam ram_block1a20.clk0_input_clock_enable = "ena0";
defparam ram_block1a20.data_interleave_offset_in_bits = 1;
defparam ram_block1a20.data_interleave_width_in_bits = 1;
defparam ram_block1a20.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a20.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a20.operation_mode = "bidir_dual_port";
defparam ram_block1a20.port_a_address_clear = "none";
defparam ram_block1a20.port_a_address_width = 9;
defparam ram_block1a20.port_a_byte_enable_mask_width = 1;
defparam ram_block1a20.port_a_byte_size = 1;
defparam ram_block1a20.port_a_data_out_clear = "none";
defparam ram_block1a20.port_a_data_out_clock = "none";
defparam ram_block1a20.port_a_data_width = 1;
defparam ram_block1a20.port_a_first_address = 0;
defparam ram_block1a20.port_a_first_bit_number = 20;
defparam ram_block1a20.port_a_last_address = 511;
defparam ram_block1a20.port_a_logical_ram_depth = 512;
defparam ram_block1a20.port_a_logical_ram_width = 64;
defparam ram_block1a20.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a20.port_b_address_clear = "none";
defparam ram_block1a20.port_b_address_clock = "clock0";
defparam ram_block1a20.port_b_address_width = 9;
defparam ram_block1a20.port_b_byte_enable_clock = "clock0";
defparam ram_block1a20.port_b_byte_enable_mask_width = 1;
defparam ram_block1a20.port_b_byte_size = 1;
defparam ram_block1a20.port_b_data_in_clock = "clock0";
defparam ram_block1a20.port_b_data_out_clear = "none";
defparam ram_block1a20.port_b_data_out_clock = "none";
defparam ram_block1a20.port_b_data_width = 1;
defparam ram_block1a20.port_b_first_address = 0;
defparam ram_block1a20.port_b_first_bit_number = 20;
defparam ram_block1a20.port_b_last_address = 511;
defparam ram_block1a20.port_b_logical_ram_depth = 512;
defparam ram_block1a20.port_b_logical_ram_width = 64;
defparam ram_block1a20.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a20.port_b_read_enable_clock = "clock0";
defparam ram_block1a20.port_b_write_enable_clock = "clock0";
defparam ram_block1a20.ram_block_type = "auto";

cycloneive_ram_block ram_block1a21(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[21]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[2]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[21]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[2]}),
	.portadataout(ram_block1a21_PORTADATAOUT_bus),
	.portbdataout(ram_block1a21_PORTBDATAOUT_bus));
defparam ram_block1a21.clk0_core_clock_enable = "ena0";
defparam ram_block1a21.clk0_input_clock_enable = "ena0";
defparam ram_block1a21.data_interleave_offset_in_bits = 1;
defparam ram_block1a21.data_interleave_width_in_bits = 1;
defparam ram_block1a21.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a21.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a21.operation_mode = "bidir_dual_port";
defparam ram_block1a21.port_a_address_clear = "none";
defparam ram_block1a21.port_a_address_width = 9;
defparam ram_block1a21.port_a_byte_enable_mask_width = 1;
defparam ram_block1a21.port_a_byte_size = 1;
defparam ram_block1a21.port_a_data_out_clear = "none";
defparam ram_block1a21.port_a_data_out_clock = "none";
defparam ram_block1a21.port_a_data_width = 1;
defparam ram_block1a21.port_a_first_address = 0;
defparam ram_block1a21.port_a_first_bit_number = 21;
defparam ram_block1a21.port_a_last_address = 511;
defparam ram_block1a21.port_a_logical_ram_depth = 512;
defparam ram_block1a21.port_a_logical_ram_width = 64;
defparam ram_block1a21.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a21.port_b_address_clear = "none";
defparam ram_block1a21.port_b_address_clock = "clock0";
defparam ram_block1a21.port_b_address_width = 9;
defparam ram_block1a21.port_b_byte_enable_clock = "clock0";
defparam ram_block1a21.port_b_byte_enable_mask_width = 1;
defparam ram_block1a21.port_b_byte_size = 1;
defparam ram_block1a21.port_b_data_in_clock = "clock0";
defparam ram_block1a21.port_b_data_out_clear = "none";
defparam ram_block1a21.port_b_data_out_clock = "none";
defparam ram_block1a21.port_b_data_width = 1;
defparam ram_block1a21.port_b_first_address = 0;
defparam ram_block1a21.port_b_first_bit_number = 21;
defparam ram_block1a21.port_b_last_address = 511;
defparam ram_block1a21.port_b_logical_ram_depth = 512;
defparam ram_block1a21.port_b_logical_ram_width = 64;
defparam ram_block1a21.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a21.port_b_read_enable_clock = "clock0";
defparam ram_block1a21.port_b_write_enable_clock = "clock0";
defparam ram_block1a21.ram_block_type = "auto";

cycloneive_ram_block ram_block1a22(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[22]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[2]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[22]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[2]}),
	.portadataout(ram_block1a22_PORTADATAOUT_bus),
	.portbdataout(ram_block1a22_PORTBDATAOUT_bus));
defparam ram_block1a22.clk0_core_clock_enable = "ena0";
defparam ram_block1a22.clk0_input_clock_enable = "ena0";
defparam ram_block1a22.data_interleave_offset_in_bits = 1;
defparam ram_block1a22.data_interleave_width_in_bits = 1;
defparam ram_block1a22.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a22.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a22.operation_mode = "bidir_dual_port";
defparam ram_block1a22.port_a_address_clear = "none";
defparam ram_block1a22.port_a_address_width = 9;
defparam ram_block1a22.port_a_byte_enable_mask_width = 1;
defparam ram_block1a22.port_a_byte_size = 1;
defparam ram_block1a22.port_a_data_out_clear = "none";
defparam ram_block1a22.port_a_data_out_clock = "none";
defparam ram_block1a22.port_a_data_width = 1;
defparam ram_block1a22.port_a_first_address = 0;
defparam ram_block1a22.port_a_first_bit_number = 22;
defparam ram_block1a22.port_a_last_address = 511;
defparam ram_block1a22.port_a_logical_ram_depth = 512;
defparam ram_block1a22.port_a_logical_ram_width = 64;
defparam ram_block1a22.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a22.port_b_address_clear = "none";
defparam ram_block1a22.port_b_address_clock = "clock0";
defparam ram_block1a22.port_b_address_width = 9;
defparam ram_block1a22.port_b_byte_enable_clock = "clock0";
defparam ram_block1a22.port_b_byte_enable_mask_width = 1;
defparam ram_block1a22.port_b_byte_size = 1;
defparam ram_block1a22.port_b_data_in_clock = "clock0";
defparam ram_block1a22.port_b_data_out_clear = "none";
defparam ram_block1a22.port_b_data_out_clock = "none";
defparam ram_block1a22.port_b_data_width = 1;
defparam ram_block1a22.port_b_first_address = 0;
defparam ram_block1a22.port_b_first_bit_number = 22;
defparam ram_block1a22.port_b_last_address = 511;
defparam ram_block1a22.port_b_logical_ram_depth = 512;
defparam ram_block1a22.port_b_logical_ram_width = 64;
defparam ram_block1a22.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a22.port_b_read_enable_clock = "clock0";
defparam ram_block1a22.port_b_write_enable_clock = "clock0";
defparam ram_block1a22.ram_block_type = "auto";

cycloneive_ram_block ram_block1a23(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[23]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[2]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[23]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[2]}),
	.portadataout(ram_block1a23_PORTADATAOUT_bus),
	.portbdataout(ram_block1a23_PORTBDATAOUT_bus));
defparam ram_block1a23.clk0_core_clock_enable = "ena0";
defparam ram_block1a23.clk0_input_clock_enable = "ena0";
defparam ram_block1a23.data_interleave_offset_in_bits = 1;
defparam ram_block1a23.data_interleave_width_in_bits = 1;
defparam ram_block1a23.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a23.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a23.operation_mode = "bidir_dual_port";
defparam ram_block1a23.port_a_address_clear = "none";
defparam ram_block1a23.port_a_address_width = 9;
defparam ram_block1a23.port_a_byte_enable_mask_width = 1;
defparam ram_block1a23.port_a_byte_size = 1;
defparam ram_block1a23.port_a_data_out_clear = "none";
defparam ram_block1a23.port_a_data_out_clock = "none";
defparam ram_block1a23.port_a_data_width = 1;
defparam ram_block1a23.port_a_first_address = 0;
defparam ram_block1a23.port_a_first_bit_number = 23;
defparam ram_block1a23.port_a_last_address = 511;
defparam ram_block1a23.port_a_logical_ram_depth = 512;
defparam ram_block1a23.port_a_logical_ram_width = 64;
defparam ram_block1a23.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a23.port_b_address_clear = "none";
defparam ram_block1a23.port_b_address_clock = "clock0";
defparam ram_block1a23.port_b_address_width = 9;
defparam ram_block1a23.port_b_byte_enable_clock = "clock0";
defparam ram_block1a23.port_b_byte_enable_mask_width = 1;
defparam ram_block1a23.port_b_byte_size = 1;
defparam ram_block1a23.port_b_data_in_clock = "clock0";
defparam ram_block1a23.port_b_data_out_clear = "none";
defparam ram_block1a23.port_b_data_out_clock = "none";
defparam ram_block1a23.port_b_data_width = 1;
defparam ram_block1a23.port_b_first_address = 0;
defparam ram_block1a23.port_b_first_bit_number = 23;
defparam ram_block1a23.port_b_last_address = 511;
defparam ram_block1a23.port_b_logical_ram_depth = 512;
defparam ram_block1a23.port_b_logical_ram_width = 64;
defparam ram_block1a23.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a23.port_b_read_enable_clock = "clock0";
defparam ram_block1a23.port_b_write_enable_clock = "clock0";
defparam ram_block1a23.ram_block_type = "auto";

cycloneive_ram_block ram_block1a24(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[24]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[3]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[24]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[3]}),
	.portadataout(ram_block1a24_PORTADATAOUT_bus),
	.portbdataout(ram_block1a24_PORTBDATAOUT_bus));
defparam ram_block1a24.clk0_core_clock_enable = "ena0";
defparam ram_block1a24.clk0_input_clock_enable = "ena0";
defparam ram_block1a24.data_interleave_offset_in_bits = 1;
defparam ram_block1a24.data_interleave_width_in_bits = 1;
defparam ram_block1a24.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a24.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a24.operation_mode = "bidir_dual_port";
defparam ram_block1a24.port_a_address_clear = "none";
defparam ram_block1a24.port_a_address_width = 9;
defparam ram_block1a24.port_a_byte_enable_mask_width = 1;
defparam ram_block1a24.port_a_byte_size = 1;
defparam ram_block1a24.port_a_data_out_clear = "none";
defparam ram_block1a24.port_a_data_out_clock = "none";
defparam ram_block1a24.port_a_data_width = 1;
defparam ram_block1a24.port_a_first_address = 0;
defparam ram_block1a24.port_a_first_bit_number = 24;
defparam ram_block1a24.port_a_last_address = 511;
defparam ram_block1a24.port_a_logical_ram_depth = 512;
defparam ram_block1a24.port_a_logical_ram_width = 64;
defparam ram_block1a24.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a24.port_b_address_clear = "none";
defparam ram_block1a24.port_b_address_clock = "clock0";
defparam ram_block1a24.port_b_address_width = 9;
defparam ram_block1a24.port_b_byte_enable_clock = "clock0";
defparam ram_block1a24.port_b_byte_enable_mask_width = 1;
defparam ram_block1a24.port_b_byte_size = 1;
defparam ram_block1a24.port_b_data_in_clock = "clock0";
defparam ram_block1a24.port_b_data_out_clear = "none";
defparam ram_block1a24.port_b_data_out_clock = "none";
defparam ram_block1a24.port_b_data_width = 1;
defparam ram_block1a24.port_b_first_address = 0;
defparam ram_block1a24.port_b_first_bit_number = 24;
defparam ram_block1a24.port_b_last_address = 511;
defparam ram_block1a24.port_b_logical_ram_depth = 512;
defparam ram_block1a24.port_b_logical_ram_width = 64;
defparam ram_block1a24.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a24.port_b_read_enable_clock = "clock0";
defparam ram_block1a24.port_b_write_enable_clock = "clock0";
defparam ram_block1a24.ram_block_type = "auto";

cycloneive_ram_block ram_block1a25(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[25]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[3]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[25]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[3]}),
	.portadataout(ram_block1a25_PORTADATAOUT_bus),
	.portbdataout(ram_block1a25_PORTBDATAOUT_bus));
defparam ram_block1a25.clk0_core_clock_enable = "ena0";
defparam ram_block1a25.clk0_input_clock_enable = "ena0";
defparam ram_block1a25.data_interleave_offset_in_bits = 1;
defparam ram_block1a25.data_interleave_width_in_bits = 1;
defparam ram_block1a25.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a25.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a25.operation_mode = "bidir_dual_port";
defparam ram_block1a25.port_a_address_clear = "none";
defparam ram_block1a25.port_a_address_width = 9;
defparam ram_block1a25.port_a_byte_enable_mask_width = 1;
defparam ram_block1a25.port_a_byte_size = 1;
defparam ram_block1a25.port_a_data_out_clear = "none";
defparam ram_block1a25.port_a_data_out_clock = "none";
defparam ram_block1a25.port_a_data_width = 1;
defparam ram_block1a25.port_a_first_address = 0;
defparam ram_block1a25.port_a_first_bit_number = 25;
defparam ram_block1a25.port_a_last_address = 511;
defparam ram_block1a25.port_a_logical_ram_depth = 512;
defparam ram_block1a25.port_a_logical_ram_width = 64;
defparam ram_block1a25.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a25.port_b_address_clear = "none";
defparam ram_block1a25.port_b_address_clock = "clock0";
defparam ram_block1a25.port_b_address_width = 9;
defparam ram_block1a25.port_b_byte_enable_clock = "clock0";
defparam ram_block1a25.port_b_byte_enable_mask_width = 1;
defparam ram_block1a25.port_b_byte_size = 1;
defparam ram_block1a25.port_b_data_in_clock = "clock0";
defparam ram_block1a25.port_b_data_out_clear = "none";
defparam ram_block1a25.port_b_data_out_clock = "none";
defparam ram_block1a25.port_b_data_width = 1;
defparam ram_block1a25.port_b_first_address = 0;
defparam ram_block1a25.port_b_first_bit_number = 25;
defparam ram_block1a25.port_b_last_address = 511;
defparam ram_block1a25.port_b_logical_ram_depth = 512;
defparam ram_block1a25.port_b_logical_ram_width = 64;
defparam ram_block1a25.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a25.port_b_read_enable_clock = "clock0";
defparam ram_block1a25.port_b_write_enable_clock = "clock0";
defparam ram_block1a25.ram_block_type = "auto";

cycloneive_ram_block ram_block1a26(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[26]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[3]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[26]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[3]}),
	.portadataout(ram_block1a26_PORTADATAOUT_bus),
	.portbdataout(ram_block1a26_PORTBDATAOUT_bus));
defparam ram_block1a26.clk0_core_clock_enable = "ena0";
defparam ram_block1a26.clk0_input_clock_enable = "ena0";
defparam ram_block1a26.data_interleave_offset_in_bits = 1;
defparam ram_block1a26.data_interleave_width_in_bits = 1;
defparam ram_block1a26.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a26.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a26.operation_mode = "bidir_dual_port";
defparam ram_block1a26.port_a_address_clear = "none";
defparam ram_block1a26.port_a_address_width = 9;
defparam ram_block1a26.port_a_byte_enable_mask_width = 1;
defparam ram_block1a26.port_a_byte_size = 1;
defparam ram_block1a26.port_a_data_out_clear = "none";
defparam ram_block1a26.port_a_data_out_clock = "none";
defparam ram_block1a26.port_a_data_width = 1;
defparam ram_block1a26.port_a_first_address = 0;
defparam ram_block1a26.port_a_first_bit_number = 26;
defparam ram_block1a26.port_a_last_address = 511;
defparam ram_block1a26.port_a_logical_ram_depth = 512;
defparam ram_block1a26.port_a_logical_ram_width = 64;
defparam ram_block1a26.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a26.port_b_address_clear = "none";
defparam ram_block1a26.port_b_address_clock = "clock0";
defparam ram_block1a26.port_b_address_width = 9;
defparam ram_block1a26.port_b_byte_enable_clock = "clock0";
defparam ram_block1a26.port_b_byte_enable_mask_width = 1;
defparam ram_block1a26.port_b_byte_size = 1;
defparam ram_block1a26.port_b_data_in_clock = "clock0";
defparam ram_block1a26.port_b_data_out_clear = "none";
defparam ram_block1a26.port_b_data_out_clock = "none";
defparam ram_block1a26.port_b_data_width = 1;
defparam ram_block1a26.port_b_first_address = 0;
defparam ram_block1a26.port_b_first_bit_number = 26;
defparam ram_block1a26.port_b_last_address = 511;
defparam ram_block1a26.port_b_logical_ram_depth = 512;
defparam ram_block1a26.port_b_logical_ram_width = 64;
defparam ram_block1a26.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a26.port_b_read_enable_clock = "clock0";
defparam ram_block1a26.port_b_write_enable_clock = "clock0";
defparam ram_block1a26.ram_block_type = "auto";

cycloneive_ram_block ram_block1a27(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[27]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[3]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[27]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[3]}),
	.portadataout(ram_block1a27_PORTADATAOUT_bus),
	.portbdataout(ram_block1a27_PORTBDATAOUT_bus));
defparam ram_block1a27.clk0_core_clock_enable = "ena0";
defparam ram_block1a27.clk0_input_clock_enable = "ena0";
defparam ram_block1a27.data_interleave_offset_in_bits = 1;
defparam ram_block1a27.data_interleave_width_in_bits = 1;
defparam ram_block1a27.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a27.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a27.operation_mode = "bidir_dual_port";
defparam ram_block1a27.port_a_address_clear = "none";
defparam ram_block1a27.port_a_address_width = 9;
defparam ram_block1a27.port_a_byte_enable_mask_width = 1;
defparam ram_block1a27.port_a_byte_size = 1;
defparam ram_block1a27.port_a_data_out_clear = "none";
defparam ram_block1a27.port_a_data_out_clock = "none";
defparam ram_block1a27.port_a_data_width = 1;
defparam ram_block1a27.port_a_first_address = 0;
defparam ram_block1a27.port_a_first_bit_number = 27;
defparam ram_block1a27.port_a_last_address = 511;
defparam ram_block1a27.port_a_logical_ram_depth = 512;
defparam ram_block1a27.port_a_logical_ram_width = 64;
defparam ram_block1a27.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a27.port_b_address_clear = "none";
defparam ram_block1a27.port_b_address_clock = "clock0";
defparam ram_block1a27.port_b_address_width = 9;
defparam ram_block1a27.port_b_byte_enable_clock = "clock0";
defparam ram_block1a27.port_b_byte_enable_mask_width = 1;
defparam ram_block1a27.port_b_byte_size = 1;
defparam ram_block1a27.port_b_data_in_clock = "clock0";
defparam ram_block1a27.port_b_data_out_clear = "none";
defparam ram_block1a27.port_b_data_out_clock = "none";
defparam ram_block1a27.port_b_data_width = 1;
defparam ram_block1a27.port_b_first_address = 0;
defparam ram_block1a27.port_b_first_bit_number = 27;
defparam ram_block1a27.port_b_last_address = 511;
defparam ram_block1a27.port_b_logical_ram_depth = 512;
defparam ram_block1a27.port_b_logical_ram_width = 64;
defparam ram_block1a27.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a27.port_b_read_enable_clock = "clock0";
defparam ram_block1a27.port_b_write_enable_clock = "clock0";
defparam ram_block1a27.ram_block_type = "auto";

cycloneive_ram_block ram_block1a28(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[28]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[3]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[28]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[3]}),
	.portadataout(ram_block1a28_PORTADATAOUT_bus),
	.portbdataout(ram_block1a28_PORTBDATAOUT_bus));
defparam ram_block1a28.clk0_core_clock_enable = "ena0";
defparam ram_block1a28.clk0_input_clock_enable = "ena0";
defparam ram_block1a28.data_interleave_offset_in_bits = 1;
defparam ram_block1a28.data_interleave_width_in_bits = 1;
defparam ram_block1a28.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a28.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a28.operation_mode = "bidir_dual_port";
defparam ram_block1a28.port_a_address_clear = "none";
defparam ram_block1a28.port_a_address_width = 9;
defparam ram_block1a28.port_a_byte_enable_mask_width = 1;
defparam ram_block1a28.port_a_byte_size = 1;
defparam ram_block1a28.port_a_data_out_clear = "none";
defparam ram_block1a28.port_a_data_out_clock = "none";
defparam ram_block1a28.port_a_data_width = 1;
defparam ram_block1a28.port_a_first_address = 0;
defparam ram_block1a28.port_a_first_bit_number = 28;
defparam ram_block1a28.port_a_last_address = 511;
defparam ram_block1a28.port_a_logical_ram_depth = 512;
defparam ram_block1a28.port_a_logical_ram_width = 64;
defparam ram_block1a28.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a28.port_b_address_clear = "none";
defparam ram_block1a28.port_b_address_clock = "clock0";
defparam ram_block1a28.port_b_address_width = 9;
defparam ram_block1a28.port_b_byte_enable_clock = "clock0";
defparam ram_block1a28.port_b_byte_enable_mask_width = 1;
defparam ram_block1a28.port_b_byte_size = 1;
defparam ram_block1a28.port_b_data_in_clock = "clock0";
defparam ram_block1a28.port_b_data_out_clear = "none";
defparam ram_block1a28.port_b_data_out_clock = "none";
defparam ram_block1a28.port_b_data_width = 1;
defparam ram_block1a28.port_b_first_address = 0;
defparam ram_block1a28.port_b_first_bit_number = 28;
defparam ram_block1a28.port_b_last_address = 511;
defparam ram_block1a28.port_b_logical_ram_depth = 512;
defparam ram_block1a28.port_b_logical_ram_width = 64;
defparam ram_block1a28.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a28.port_b_read_enable_clock = "clock0";
defparam ram_block1a28.port_b_write_enable_clock = "clock0";
defparam ram_block1a28.ram_block_type = "auto";

cycloneive_ram_block ram_block1a29(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[29]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[3]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[29]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[3]}),
	.portadataout(ram_block1a29_PORTADATAOUT_bus),
	.portbdataout(ram_block1a29_PORTBDATAOUT_bus));
defparam ram_block1a29.clk0_core_clock_enable = "ena0";
defparam ram_block1a29.clk0_input_clock_enable = "ena0";
defparam ram_block1a29.data_interleave_offset_in_bits = 1;
defparam ram_block1a29.data_interleave_width_in_bits = 1;
defparam ram_block1a29.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a29.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a29.operation_mode = "bidir_dual_port";
defparam ram_block1a29.port_a_address_clear = "none";
defparam ram_block1a29.port_a_address_width = 9;
defparam ram_block1a29.port_a_byte_enable_mask_width = 1;
defparam ram_block1a29.port_a_byte_size = 1;
defparam ram_block1a29.port_a_data_out_clear = "none";
defparam ram_block1a29.port_a_data_out_clock = "none";
defparam ram_block1a29.port_a_data_width = 1;
defparam ram_block1a29.port_a_first_address = 0;
defparam ram_block1a29.port_a_first_bit_number = 29;
defparam ram_block1a29.port_a_last_address = 511;
defparam ram_block1a29.port_a_logical_ram_depth = 512;
defparam ram_block1a29.port_a_logical_ram_width = 64;
defparam ram_block1a29.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a29.port_b_address_clear = "none";
defparam ram_block1a29.port_b_address_clock = "clock0";
defparam ram_block1a29.port_b_address_width = 9;
defparam ram_block1a29.port_b_byte_enable_clock = "clock0";
defparam ram_block1a29.port_b_byte_enable_mask_width = 1;
defparam ram_block1a29.port_b_byte_size = 1;
defparam ram_block1a29.port_b_data_in_clock = "clock0";
defparam ram_block1a29.port_b_data_out_clear = "none";
defparam ram_block1a29.port_b_data_out_clock = "none";
defparam ram_block1a29.port_b_data_width = 1;
defparam ram_block1a29.port_b_first_address = 0;
defparam ram_block1a29.port_b_first_bit_number = 29;
defparam ram_block1a29.port_b_last_address = 511;
defparam ram_block1a29.port_b_logical_ram_depth = 512;
defparam ram_block1a29.port_b_logical_ram_width = 64;
defparam ram_block1a29.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a29.port_b_read_enable_clock = "clock0";
defparam ram_block1a29.port_b_write_enable_clock = "clock0";
defparam ram_block1a29.ram_block_type = "auto";

cycloneive_ram_block ram_block1a30(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[30]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[3]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[30]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[3]}),
	.portadataout(ram_block1a30_PORTADATAOUT_bus),
	.portbdataout(ram_block1a30_PORTBDATAOUT_bus));
defparam ram_block1a30.clk0_core_clock_enable = "ena0";
defparam ram_block1a30.clk0_input_clock_enable = "ena0";
defparam ram_block1a30.data_interleave_offset_in_bits = 1;
defparam ram_block1a30.data_interleave_width_in_bits = 1;
defparam ram_block1a30.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a30.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a30.operation_mode = "bidir_dual_port";
defparam ram_block1a30.port_a_address_clear = "none";
defparam ram_block1a30.port_a_address_width = 9;
defparam ram_block1a30.port_a_byte_enable_mask_width = 1;
defparam ram_block1a30.port_a_byte_size = 1;
defparam ram_block1a30.port_a_data_out_clear = "none";
defparam ram_block1a30.port_a_data_out_clock = "none";
defparam ram_block1a30.port_a_data_width = 1;
defparam ram_block1a30.port_a_first_address = 0;
defparam ram_block1a30.port_a_first_bit_number = 30;
defparam ram_block1a30.port_a_last_address = 511;
defparam ram_block1a30.port_a_logical_ram_depth = 512;
defparam ram_block1a30.port_a_logical_ram_width = 64;
defparam ram_block1a30.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a30.port_b_address_clear = "none";
defparam ram_block1a30.port_b_address_clock = "clock0";
defparam ram_block1a30.port_b_address_width = 9;
defparam ram_block1a30.port_b_byte_enable_clock = "clock0";
defparam ram_block1a30.port_b_byte_enable_mask_width = 1;
defparam ram_block1a30.port_b_byte_size = 1;
defparam ram_block1a30.port_b_data_in_clock = "clock0";
defparam ram_block1a30.port_b_data_out_clear = "none";
defparam ram_block1a30.port_b_data_out_clock = "none";
defparam ram_block1a30.port_b_data_width = 1;
defparam ram_block1a30.port_b_first_address = 0;
defparam ram_block1a30.port_b_first_bit_number = 30;
defparam ram_block1a30.port_b_last_address = 511;
defparam ram_block1a30.port_b_logical_ram_depth = 512;
defparam ram_block1a30.port_b_logical_ram_width = 64;
defparam ram_block1a30.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a30.port_b_read_enable_clock = "clock0";
defparam ram_block1a30.port_b_write_enable_clock = "clock0";
defparam ram_block1a30.ram_block_type = "auto";

cycloneive_ram_block ram_block1a31(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[31]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[3]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[31]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[3]}),
	.portadataout(ram_block1a31_PORTADATAOUT_bus),
	.portbdataout(ram_block1a31_PORTBDATAOUT_bus));
defparam ram_block1a31.clk0_core_clock_enable = "ena0";
defparam ram_block1a31.clk0_input_clock_enable = "ena0";
defparam ram_block1a31.data_interleave_offset_in_bits = 1;
defparam ram_block1a31.data_interleave_width_in_bits = 1;
defparam ram_block1a31.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a31.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a31.operation_mode = "bidir_dual_port";
defparam ram_block1a31.port_a_address_clear = "none";
defparam ram_block1a31.port_a_address_width = 9;
defparam ram_block1a31.port_a_byte_enable_mask_width = 1;
defparam ram_block1a31.port_a_byte_size = 1;
defparam ram_block1a31.port_a_data_out_clear = "none";
defparam ram_block1a31.port_a_data_out_clock = "none";
defparam ram_block1a31.port_a_data_width = 1;
defparam ram_block1a31.port_a_first_address = 0;
defparam ram_block1a31.port_a_first_bit_number = 31;
defparam ram_block1a31.port_a_last_address = 511;
defparam ram_block1a31.port_a_logical_ram_depth = 512;
defparam ram_block1a31.port_a_logical_ram_width = 64;
defparam ram_block1a31.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a31.port_b_address_clear = "none";
defparam ram_block1a31.port_b_address_clock = "clock0";
defparam ram_block1a31.port_b_address_width = 9;
defparam ram_block1a31.port_b_byte_enable_clock = "clock0";
defparam ram_block1a31.port_b_byte_enable_mask_width = 1;
defparam ram_block1a31.port_b_byte_size = 1;
defparam ram_block1a31.port_b_data_in_clock = "clock0";
defparam ram_block1a31.port_b_data_out_clear = "none";
defparam ram_block1a31.port_b_data_out_clock = "none";
defparam ram_block1a31.port_b_data_width = 1;
defparam ram_block1a31.port_b_first_address = 0;
defparam ram_block1a31.port_b_first_bit_number = 31;
defparam ram_block1a31.port_b_last_address = 511;
defparam ram_block1a31.port_b_logical_ram_depth = 512;
defparam ram_block1a31.port_b_logical_ram_width = 64;
defparam ram_block1a31.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a31.port_b_read_enable_clock = "clock0";
defparam ram_block1a31.port_b_write_enable_clock = "clock0";
defparam ram_block1a31.ram_block_type = "auto";

cycloneive_ram_block ram_block1a32(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[32]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[4]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[32]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[4]}),
	.portadataout(ram_block1a32_PORTADATAOUT_bus),
	.portbdataout(ram_block1a32_PORTBDATAOUT_bus));
defparam ram_block1a32.clk0_core_clock_enable = "ena0";
defparam ram_block1a32.clk0_input_clock_enable = "ena0";
defparam ram_block1a32.data_interleave_offset_in_bits = 1;
defparam ram_block1a32.data_interleave_width_in_bits = 1;
defparam ram_block1a32.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a32.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a32.operation_mode = "bidir_dual_port";
defparam ram_block1a32.port_a_address_clear = "none";
defparam ram_block1a32.port_a_address_width = 9;
defparam ram_block1a32.port_a_byte_enable_mask_width = 1;
defparam ram_block1a32.port_a_byte_size = 1;
defparam ram_block1a32.port_a_data_out_clear = "none";
defparam ram_block1a32.port_a_data_out_clock = "none";
defparam ram_block1a32.port_a_data_width = 1;
defparam ram_block1a32.port_a_first_address = 0;
defparam ram_block1a32.port_a_first_bit_number = 32;
defparam ram_block1a32.port_a_last_address = 511;
defparam ram_block1a32.port_a_logical_ram_depth = 512;
defparam ram_block1a32.port_a_logical_ram_width = 64;
defparam ram_block1a32.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a32.port_b_address_clear = "none";
defparam ram_block1a32.port_b_address_clock = "clock0";
defparam ram_block1a32.port_b_address_width = 9;
defparam ram_block1a32.port_b_byte_enable_clock = "clock0";
defparam ram_block1a32.port_b_byte_enable_mask_width = 1;
defparam ram_block1a32.port_b_byte_size = 1;
defparam ram_block1a32.port_b_data_in_clock = "clock0";
defparam ram_block1a32.port_b_data_out_clear = "none";
defparam ram_block1a32.port_b_data_out_clock = "none";
defparam ram_block1a32.port_b_data_width = 1;
defparam ram_block1a32.port_b_first_address = 0;
defparam ram_block1a32.port_b_first_bit_number = 32;
defparam ram_block1a32.port_b_last_address = 511;
defparam ram_block1a32.port_b_logical_ram_depth = 512;
defparam ram_block1a32.port_b_logical_ram_width = 64;
defparam ram_block1a32.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a32.port_b_read_enable_clock = "clock0";
defparam ram_block1a32.port_b_write_enable_clock = "clock0";
defparam ram_block1a32.ram_block_type = "auto";

cycloneive_ram_block ram_block1a33(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[33]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[4]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[33]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[4]}),
	.portadataout(ram_block1a33_PORTADATAOUT_bus),
	.portbdataout(ram_block1a33_PORTBDATAOUT_bus));
defparam ram_block1a33.clk0_core_clock_enable = "ena0";
defparam ram_block1a33.clk0_input_clock_enable = "ena0";
defparam ram_block1a33.data_interleave_offset_in_bits = 1;
defparam ram_block1a33.data_interleave_width_in_bits = 1;
defparam ram_block1a33.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a33.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a33.operation_mode = "bidir_dual_port";
defparam ram_block1a33.port_a_address_clear = "none";
defparam ram_block1a33.port_a_address_width = 9;
defparam ram_block1a33.port_a_byte_enable_mask_width = 1;
defparam ram_block1a33.port_a_byte_size = 1;
defparam ram_block1a33.port_a_data_out_clear = "none";
defparam ram_block1a33.port_a_data_out_clock = "none";
defparam ram_block1a33.port_a_data_width = 1;
defparam ram_block1a33.port_a_first_address = 0;
defparam ram_block1a33.port_a_first_bit_number = 33;
defparam ram_block1a33.port_a_last_address = 511;
defparam ram_block1a33.port_a_logical_ram_depth = 512;
defparam ram_block1a33.port_a_logical_ram_width = 64;
defparam ram_block1a33.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a33.port_b_address_clear = "none";
defparam ram_block1a33.port_b_address_clock = "clock0";
defparam ram_block1a33.port_b_address_width = 9;
defparam ram_block1a33.port_b_byte_enable_clock = "clock0";
defparam ram_block1a33.port_b_byte_enable_mask_width = 1;
defparam ram_block1a33.port_b_byte_size = 1;
defparam ram_block1a33.port_b_data_in_clock = "clock0";
defparam ram_block1a33.port_b_data_out_clear = "none";
defparam ram_block1a33.port_b_data_out_clock = "none";
defparam ram_block1a33.port_b_data_width = 1;
defparam ram_block1a33.port_b_first_address = 0;
defparam ram_block1a33.port_b_first_bit_number = 33;
defparam ram_block1a33.port_b_last_address = 511;
defparam ram_block1a33.port_b_logical_ram_depth = 512;
defparam ram_block1a33.port_b_logical_ram_width = 64;
defparam ram_block1a33.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a33.port_b_read_enable_clock = "clock0";
defparam ram_block1a33.port_b_write_enable_clock = "clock0";
defparam ram_block1a33.ram_block_type = "auto";

cycloneive_ram_block ram_block1a34(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[34]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[4]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[34]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[4]}),
	.portadataout(ram_block1a34_PORTADATAOUT_bus),
	.portbdataout(ram_block1a34_PORTBDATAOUT_bus));
defparam ram_block1a34.clk0_core_clock_enable = "ena0";
defparam ram_block1a34.clk0_input_clock_enable = "ena0";
defparam ram_block1a34.data_interleave_offset_in_bits = 1;
defparam ram_block1a34.data_interleave_width_in_bits = 1;
defparam ram_block1a34.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a34.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a34.operation_mode = "bidir_dual_port";
defparam ram_block1a34.port_a_address_clear = "none";
defparam ram_block1a34.port_a_address_width = 9;
defparam ram_block1a34.port_a_byte_enable_mask_width = 1;
defparam ram_block1a34.port_a_byte_size = 1;
defparam ram_block1a34.port_a_data_out_clear = "none";
defparam ram_block1a34.port_a_data_out_clock = "none";
defparam ram_block1a34.port_a_data_width = 1;
defparam ram_block1a34.port_a_first_address = 0;
defparam ram_block1a34.port_a_first_bit_number = 34;
defparam ram_block1a34.port_a_last_address = 511;
defparam ram_block1a34.port_a_logical_ram_depth = 512;
defparam ram_block1a34.port_a_logical_ram_width = 64;
defparam ram_block1a34.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a34.port_b_address_clear = "none";
defparam ram_block1a34.port_b_address_clock = "clock0";
defparam ram_block1a34.port_b_address_width = 9;
defparam ram_block1a34.port_b_byte_enable_clock = "clock0";
defparam ram_block1a34.port_b_byte_enable_mask_width = 1;
defparam ram_block1a34.port_b_byte_size = 1;
defparam ram_block1a34.port_b_data_in_clock = "clock0";
defparam ram_block1a34.port_b_data_out_clear = "none";
defparam ram_block1a34.port_b_data_out_clock = "none";
defparam ram_block1a34.port_b_data_width = 1;
defparam ram_block1a34.port_b_first_address = 0;
defparam ram_block1a34.port_b_first_bit_number = 34;
defparam ram_block1a34.port_b_last_address = 511;
defparam ram_block1a34.port_b_logical_ram_depth = 512;
defparam ram_block1a34.port_b_logical_ram_width = 64;
defparam ram_block1a34.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a34.port_b_read_enable_clock = "clock0";
defparam ram_block1a34.port_b_write_enable_clock = "clock0";
defparam ram_block1a34.ram_block_type = "auto";

cycloneive_ram_block ram_block1a35(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[35]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[4]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[35]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[4]}),
	.portadataout(ram_block1a35_PORTADATAOUT_bus),
	.portbdataout(ram_block1a35_PORTBDATAOUT_bus));
defparam ram_block1a35.clk0_core_clock_enable = "ena0";
defparam ram_block1a35.clk0_input_clock_enable = "ena0";
defparam ram_block1a35.data_interleave_offset_in_bits = 1;
defparam ram_block1a35.data_interleave_width_in_bits = 1;
defparam ram_block1a35.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a35.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a35.operation_mode = "bidir_dual_port";
defparam ram_block1a35.port_a_address_clear = "none";
defparam ram_block1a35.port_a_address_width = 9;
defparam ram_block1a35.port_a_byte_enable_mask_width = 1;
defparam ram_block1a35.port_a_byte_size = 1;
defparam ram_block1a35.port_a_data_out_clear = "none";
defparam ram_block1a35.port_a_data_out_clock = "none";
defparam ram_block1a35.port_a_data_width = 1;
defparam ram_block1a35.port_a_first_address = 0;
defparam ram_block1a35.port_a_first_bit_number = 35;
defparam ram_block1a35.port_a_last_address = 511;
defparam ram_block1a35.port_a_logical_ram_depth = 512;
defparam ram_block1a35.port_a_logical_ram_width = 64;
defparam ram_block1a35.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a35.port_b_address_clear = "none";
defparam ram_block1a35.port_b_address_clock = "clock0";
defparam ram_block1a35.port_b_address_width = 9;
defparam ram_block1a35.port_b_byte_enable_clock = "clock0";
defparam ram_block1a35.port_b_byte_enable_mask_width = 1;
defparam ram_block1a35.port_b_byte_size = 1;
defparam ram_block1a35.port_b_data_in_clock = "clock0";
defparam ram_block1a35.port_b_data_out_clear = "none";
defparam ram_block1a35.port_b_data_out_clock = "none";
defparam ram_block1a35.port_b_data_width = 1;
defparam ram_block1a35.port_b_first_address = 0;
defparam ram_block1a35.port_b_first_bit_number = 35;
defparam ram_block1a35.port_b_last_address = 511;
defparam ram_block1a35.port_b_logical_ram_depth = 512;
defparam ram_block1a35.port_b_logical_ram_width = 64;
defparam ram_block1a35.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a35.port_b_read_enable_clock = "clock0";
defparam ram_block1a35.port_b_write_enable_clock = "clock0";
defparam ram_block1a35.ram_block_type = "auto";

cycloneive_ram_block ram_block1a36(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[36]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[4]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[36]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[4]}),
	.portadataout(ram_block1a36_PORTADATAOUT_bus),
	.portbdataout(ram_block1a36_PORTBDATAOUT_bus));
defparam ram_block1a36.clk0_core_clock_enable = "ena0";
defparam ram_block1a36.clk0_input_clock_enable = "ena0";
defparam ram_block1a36.data_interleave_offset_in_bits = 1;
defparam ram_block1a36.data_interleave_width_in_bits = 1;
defparam ram_block1a36.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a36.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a36.operation_mode = "bidir_dual_port";
defparam ram_block1a36.port_a_address_clear = "none";
defparam ram_block1a36.port_a_address_width = 9;
defparam ram_block1a36.port_a_byte_enable_mask_width = 1;
defparam ram_block1a36.port_a_byte_size = 1;
defparam ram_block1a36.port_a_data_out_clear = "none";
defparam ram_block1a36.port_a_data_out_clock = "none";
defparam ram_block1a36.port_a_data_width = 1;
defparam ram_block1a36.port_a_first_address = 0;
defparam ram_block1a36.port_a_first_bit_number = 36;
defparam ram_block1a36.port_a_last_address = 511;
defparam ram_block1a36.port_a_logical_ram_depth = 512;
defparam ram_block1a36.port_a_logical_ram_width = 64;
defparam ram_block1a36.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a36.port_b_address_clear = "none";
defparam ram_block1a36.port_b_address_clock = "clock0";
defparam ram_block1a36.port_b_address_width = 9;
defparam ram_block1a36.port_b_byte_enable_clock = "clock0";
defparam ram_block1a36.port_b_byte_enable_mask_width = 1;
defparam ram_block1a36.port_b_byte_size = 1;
defparam ram_block1a36.port_b_data_in_clock = "clock0";
defparam ram_block1a36.port_b_data_out_clear = "none";
defparam ram_block1a36.port_b_data_out_clock = "none";
defparam ram_block1a36.port_b_data_width = 1;
defparam ram_block1a36.port_b_first_address = 0;
defparam ram_block1a36.port_b_first_bit_number = 36;
defparam ram_block1a36.port_b_last_address = 511;
defparam ram_block1a36.port_b_logical_ram_depth = 512;
defparam ram_block1a36.port_b_logical_ram_width = 64;
defparam ram_block1a36.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a36.port_b_read_enable_clock = "clock0";
defparam ram_block1a36.port_b_write_enable_clock = "clock0";
defparam ram_block1a36.ram_block_type = "auto";

cycloneive_ram_block ram_block1a37(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[37]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[4]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[37]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[4]}),
	.portadataout(ram_block1a37_PORTADATAOUT_bus),
	.portbdataout(ram_block1a37_PORTBDATAOUT_bus));
defparam ram_block1a37.clk0_core_clock_enable = "ena0";
defparam ram_block1a37.clk0_input_clock_enable = "ena0";
defparam ram_block1a37.data_interleave_offset_in_bits = 1;
defparam ram_block1a37.data_interleave_width_in_bits = 1;
defparam ram_block1a37.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a37.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a37.operation_mode = "bidir_dual_port";
defparam ram_block1a37.port_a_address_clear = "none";
defparam ram_block1a37.port_a_address_width = 9;
defparam ram_block1a37.port_a_byte_enable_mask_width = 1;
defparam ram_block1a37.port_a_byte_size = 1;
defparam ram_block1a37.port_a_data_out_clear = "none";
defparam ram_block1a37.port_a_data_out_clock = "none";
defparam ram_block1a37.port_a_data_width = 1;
defparam ram_block1a37.port_a_first_address = 0;
defparam ram_block1a37.port_a_first_bit_number = 37;
defparam ram_block1a37.port_a_last_address = 511;
defparam ram_block1a37.port_a_logical_ram_depth = 512;
defparam ram_block1a37.port_a_logical_ram_width = 64;
defparam ram_block1a37.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a37.port_b_address_clear = "none";
defparam ram_block1a37.port_b_address_clock = "clock0";
defparam ram_block1a37.port_b_address_width = 9;
defparam ram_block1a37.port_b_byte_enable_clock = "clock0";
defparam ram_block1a37.port_b_byte_enable_mask_width = 1;
defparam ram_block1a37.port_b_byte_size = 1;
defparam ram_block1a37.port_b_data_in_clock = "clock0";
defparam ram_block1a37.port_b_data_out_clear = "none";
defparam ram_block1a37.port_b_data_out_clock = "none";
defparam ram_block1a37.port_b_data_width = 1;
defparam ram_block1a37.port_b_first_address = 0;
defparam ram_block1a37.port_b_first_bit_number = 37;
defparam ram_block1a37.port_b_last_address = 511;
defparam ram_block1a37.port_b_logical_ram_depth = 512;
defparam ram_block1a37.port_b_logical_ram_width = 64;
defparam ram_block1a37.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a37.port_b_read_enable_clock = "clock0";
defparam ram_block1a37.port_b_write_enable_clock = "clock0";
defparam ram_block1a37.ram_block_type = "auto";

cycloneive_ram_block ram_block1a38(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[38]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[4]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[38]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[4]}),
	.portadataout(ram_block1a38_PORTADATAOUT_bus),
	.portbdataout(ram_block1a38_PORTBDATAOUT_bus));
defparam ram_block1a38.clk0_core_clock_enable = "ena0";
defparam ram_block1a38.clk0_input_clock_enable = "ena0";
defparam ram_block1a38.data_interleave_offset_in_bits = 1;
defparam ram_block1a38.data_interleave_width_in_bits = 1;
defparam ram_block1a38.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a38.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a38.operation_mode = "bidir_dual_port";
defparam ram_block1a38.port_a_address_clear = "none";
defparam ram_block1a38.port_a_address_width = 9;
defparam ram_block1a38.port_a_byte_enable_mask_width = 1;
defparam ram_block1a38.port_a_byte_size = 1;
defparam ram_block1a38.port_a_data_out_clear = "none";
defparam ram_block1a38.port_a_data_out_clock = "none";
defparam ram_block1a38.port_a_data_width = 1;
defparam ram_block1a38.port_a_first_address = 0;
defparam ram_block1a38.port_a_first_bit_number = 38;
defparam ram_block1a38.port_a_last_address = 511;
defparam ram_block1a38.port_a_logical_ram_depth = 512;
defparam ram_block1a38.port_a_logical_ram_width = 64;
defparam ram_block1a38.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a38.port_b_address_clear = "none";
defparam ram_block1a38.port_b_address_clock = "clock0";
defparam ram_block1a38.port_b_address_width = 9;
defparam ram_block1a38.port_b_byte_enable_clock = "clock0";
defparam ram_block1a38.port_b_byte_enable_mask_width = 1;
defparam ram_block1a38.port_b_byte_size = 1;
defparam ram_block1a38.port_b_data_in_clock = "clock0";
defparam ram_block1a38.port_b_data_out_clear = "none";
defparam ram_block1a38.port_b_data_out_clock = "none";
defparam ram_block1a38.port_b_data_width = 1;
defparam ram_block1a38.port_b_first_address = 0;
defparam ram_block1a38.port_b_first_bit_number = 38;
defparam ram_block1a38.port_b_last_address = 511;
defparam ram_block1a38.port_b_logical_ram_depth = 512;
defparam ram_block1a38.port_b_logical_ram_width = 64;
defparam ram_block1a38.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a38.port_b_read_enable_clock = "clock0";
defparam ram_block1a38.port_b_write_enable_clock = "clock0";
defparam ram_block1a38.ram_block_type = "auto";

cycloneive_ram_block ram_block1a39(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[39]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[4]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[39]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[4]}),
	.portadataout(ram_block1a39_PORTADATAOUT_bus),
	.portbdataout(ram_block1a39_PORTBDATAOUT_bus));
defparam ram_block1a39.clk0_core_clock_enable = "ena0";
defparam ram_block1a39.clk0_input_clock_enable = "ena0";
defparam ram_block1a39.data_interleave_offset_in_bits = 1;
defparam ram_block1a39.data_interleave_width_in_bits = 1;
defparam ram_block1a39.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a39.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a39.operation_mode = "bidir_dual_port";
defparam ram_block1a39.port_a_address_clear = "none";
defparam ram_block1a39.port_a_address_width = 9;
defparam ram_block1a39.port_a_byte_enable_mask_width = 1;
defparam ram_block1a39.port_a_byte_size = 1;
defparam ram_block1a39.port_a_data_out_clear = "none";
defparam ram_block1a39.port_a_data_out_clock = "none";
defparam ram_block1a39.port_a_data_width = 1;
defparam ram_block1a39.port_a_first_address = 0;
defparam ram_block1a39.port_a_first_bit_number = 39;
defparam ram_block1a39.port_a_last_address = 511;
defparam ram_block1a39.port_a_logical_ram_depth = 512;
defparam ram_block1a39.port_a_logical_ram_width = 64;
defparam ram_block1a39.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a39.port_b_address_clear = "none";
defparam ram_block1a39.port_b_address_clock = "clock0";
defparam ram_block1a39.port_b_address_width = 9;
defparam ram_block1a39.port_b_byte_enable_clock = "clock0";
defparam ram_block1a39.port_b_byte_enable_mask_width = 1;
defparam ram_block1a39.port_b_byte_size = 1;
defparam ram_block1a39.port_b_data_in_clock = "clock0";
defparam ram_block1a39.port_b_data_out_clear = "none";
defparam ram_block1a39.port_b_data_out_clock = "none";
defparam ram_block1a39.port_b_data_width = 1;
defparam ram_block1a39.port_b_first_address = 0;
defparam ram_block1a39.port_b_first_bit_number = 39;
defparam ram_block1a39.port_b_last_address = 511;
defparam ram_block1a39.port_b_logical_ram_depth = 512;
defparam ram_block1a39.port_b_logical_ram_width = 64;
defparam ram_block1a39.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a39.port_b_read_enable_clock = "clock0";
defparam ram_block1a39.port_b_write_enable_clock = "clock0";
defparam ram_block1a39.ram_block_type = "auto";

cycloneive_ram_block ram_block1a40(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[40]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[5]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[40]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[5]}),
	.portadataout(ram_block1a40_PORTADATAOUT_bus),
	.portbdataout(ram_block1a40_PORTBDATAOUT_bus));
defparam ram_block1a40.clk0_core_clock_enable = "ena0";
defparam ram_block1a40.clk0_input_clock_enable = "ena0";
defparam ram_block1a40.data_interleave_offset_in_bits = 1;
defparam ram_block1a40.data_interleave_width_in_bits = 1;
defparam ram_block1a40.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a40.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a40.operation_mode = "bidir_dual_port";
defparam ram_block1a40.port_a_address_clear = "none";
defparam ram_block1a40.port_a_address_width = 9;
defparam ram_block1a40.port_a_byte_enable_mask_width = 1;
defparam ram_block1a40.port_a_byte_size = 1;
defparam ram_block1a40.port_a_data_out_clear = "none";
defparam ram_block1a40.port_a_data_out_clock = "none";
defparam ram_block1a40.port_a_data_width = 1;
defparam ram_block1a40.port_a_first_address = 0;
defparam ram_block1a40.port_a_first_bit_number = 40;
defparam ram_block1a40.port_a_last_address = 511;
defparam ram_block1a40.port_a_logical_ram_depth = 512;
defparam ram_block1a40.port_a_logical_ram_width = 64;
defparam ram_block1a40.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a40.port_b_address_clear = "none";
defparam ram_block1a40.port_b_address_clock = "clock0";
defparam ram_block1a40.port_b_address_width = 9;
defparam ram_block1a40.port_b_byte_enable_clock = "clock0";
defparam ram_block1a40.port_b_byte_enable_mask_width = 1;
defparam ram_block1a40.port_b_byte_size = 1;
defparam ram_block1a40.port_b_data_in_clock = "clock0";
defparam ram_block1a40.port_b_data_out_clear = "none";
defparam ram_block1a40.port_b_data_out_clock = "none";
defparam ram_block1a40.port_b_data_width = 1;
defparam ram_block1a40.port_b_first_address = 0;
defparam ram_block1a40.port_b_first_bit_number = 40;
defparam ram_block1a40.port_b_last_address = 511;
defparam ram_block1a40.port_b_logical_ram_depth = 512;
defparam ram_block1a40.port_b_logical_ram_width = 64;
defparam ram_block1a40.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a40.port_b_read_enable_clock = "clock0";
defparam ram_block1a40.port_b_write_enable_clock = "clock0";
defparam ram_block1a40.ram_block_type = "auto";

cycloneive_ram_block ram_block1a41(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[41]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[5]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[41]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[5]}),
	.portadataout(ram_block1a41_PORTADATAOUT_bus),
	.portbdataout(ram_block1a41_PORTBDATAOUT_bus));
defparam ram_block1a41.clk0_core_clock_enable = "ena0";
defparam ram_block1a41.clk0_input_clock_enable = "ena0";
defparam ram_block1a41.data_interleave_offset_in_bits = 1;
defparam ram_block1a41.data_interleave_width_in_bits = 1;
defparam ram_block1a41.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a41.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a41.operation_mode = "bidir_dual_port";
defparam ram_block1a41.port_a_address_clear = "none";
defparam ram_block1a41.port_a_address_width = 9;
defparam ram_block1a41.port_a_byte_enable_mask_width = 1;
defparam ram_block1a41.port_a_byte_size = 1;
defparam ram_block1a41.port_a_data_out_clear = "none";
defparam ram_block1a41.port_a_data_out_clock = "none";
defparam ram_block1a41.port_a_data_width = 1;
defparam ram_block1a41.port_a_first_address = 0;
defparam ram_block1a41.port_a_first_bit_number = 41;
defparam ram_block1a41.port_a_last_address = 511;
defparam ram_block1a41.port_a_logical_ram_depth = 512;
defparam ram_block1a41.port_a_logical_ram_width = 64;
defparam ram_block1a41.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a41.port_b_address_clear = "none";
defparam ram_block1a41.port_b_address_clock = "clock0";
defparam ram_block1a41.port_b_address_width = 9;
defparam ram_block1a41.port_b_byte_enable_clock = "clock0";
defparam ram_block1a41.port_b_byte_enable_mask_width = 1;
defparam ram_block1a41.port_b_byte_size = 1;
defparam ram_block1a41.port_b_data_in_clock = "clock0";
defparam ram_block1a41.port_b_data_out_clear = "none";
defparam ram_block1a41.port_b_data_out_clock = "none";
defparam ram_block1a41.port_b_data_width = 1;
defparam ram_block1a41.port_b_first_address = 0;
defparam ram_block1a41.port_b_first_bit_number = 41;
defparam ram_block1a41.port_b_last_address = 511;
defparam ram_block1a41.port_b_logical_ram_depth = 512;
defparam ram_block1a41.port_b_logical_ram_width = 64;
defparam ram_block1a41.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a41.port_b_read_enable_clock = "clock0";
defparam ram_block1a41.port_b_write_enable_clock = "clock0";
defparam ram_block1a41.ram_block_type = "auto";

cycloneive_ram_block ram_block1a42(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[42]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[5]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[42]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[5]}),
	.portadataout(ram_block1a42_PORTADATAOUT_bus),
	.portbdataout(ram_block1a42_PORTBDATAOUT_bus));
defparam ram_block1a42.clk0_core_clock_enable = "ena0";
defparam ram_block1a42.clk0_input_clock_enable = "ena0";
defparam ram_block1a42.data_interleave_offset_in_bits = 1;
defparam ram_block1a42.data_interleave_width_in_bits = 1;
defparam ram_block1a42.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a42.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a42.operation_mode = "bidir_dual_port";
defparam ram_block1a42.port_a_address_clear = "none";
defparam ram_block1a42.port_a_address_width = 9;
defparam ram_block1a42.port_a_byte_enable_mask_width = 1;
defparam ram_block1a42.port_a_byte_size = 1;
defparam ram_block1a42.port_a_data_out_clear = "none";
defparam ram_block1a42.port_a_data_out_clock = "none";
defparam ram_block1a42.port_a_data_width = 1;
defparam ram_block1a42.port_a_first_address = 0;
defparam ram_block1a42.port_a_first_bit_number = 42;
defparam ram_block1a42.port_a_last_address = 511;
defparam ram_block1a42.port_a_logical_ram_depth = 512;
defparam ram_block1a42.port_a_logical_ram_width = 64;
defparam ram_block1a42.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a42.port_b_address_clear = "none";
defparam ram_block1a42.port_b_address_clock = "clock0";
defparam ram_block1a42.port_b_address_width = 9;
defparam ram_block1a42.port_b_byte_enable_clock = "clock0";
defparam ram_block1a42.port_b_byte_enable_mask_width = 1;
defparam ram_block1a42.port_b_byte_size = 1;
defparam ram_block1a42.port_b_data_in_clock = "clock0";
defparam ram_block1a42.port_b_data_out_clear = "none";
defparam ram_block1a42.port_b_data_out_clock = "none";
defparam ram_block1a42.port_b_data_width = 1;
defparam ram_block1a42.port_b_first_address = 0;
defparam ram_block1a42.port_b_first_bit_number = 42;
defparam ram_block1a42.port_b_last_address = 511;
defparam ram_block1a42.port_b_logical_ram_depth = 512;
defparam ram_block1a42.port_b_logical_ram_width = 64;
defparam ram_block1a42.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a42.port_b_read_enable_clock = "clock0";
defparam ram_block1a42.port_b_write_enable_clock = "clock0";
defparam ram_block1a42.ram_block_type = "auto";

cycloneive_ram_block ram_block1a43(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[43]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[5]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[43]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[5]}),
	.portadataout(ram_block1a43_PORTADATAOUT_bus),
	.portbdataout(ram_block1a43_PORTBDATAOUT_bus));
defparam ram_block1a43.clk0_core_clock_enable = "ena0";
defparam ram_block1a43.clk0_input_clock_enable = "ena0";
defparam ram_block1a43.data_interleave_offset_in_bits = 1;
defparam ram_block1a43.data_interleave_width_in_bits = 1;
defparam ram_block1a43.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a43.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a43.operation_mode = "bidir_dual_port";
defparam ram_block1a43.port_a_address_clear = "none";
defparam ram_block1a43.port_a_address_width = 9;
defparam ram_block1a43.port_a_byte_enable_mask_width = 1;
defparam ram_block1a43.port_a_byte_size = 1;
defparam ram_block1a43.port_a_data_out_clear = "none";
defparam ram_block1a43.port_a_data_out_clock = "none";
defparam ram_block1a43.port_a_data_width = 1;
defparam ram_block1a43.port_a_first_address = 0;
defparam ram_block1a43.port_a_first_bit_number = 43;
defparam ram_block1a43.port_a_last_address = 511;
defparam ram_block1a43.port_a_logical_ram_depth = 512;
defparam ram_block1a43.port_a_logical_ram_width = 64;
defparam ram_block1a43.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a43.port_b_address_clear = "none";
defparam ram_block1a43.port_b_address_clock = "clock0";
defparam ram_block1a43.port_b_address_width = 9;
defparam ram_block1a43.port_b_byte_enable_clock = "clock0";
defparam ram_block1a43.port_b_byte_enable_mask_width = 1;
defparam ram_block1a43.port_b_byte_size = 1;
defparam ram_block1a43.port_b_data_in_clock = "clock0";
defparam ram_block1a43.port_b_data_out_clear = "none";
defparam ram_block1a43.port_b_data_out_clock = "none";
defparam ram_block1a43.port_b_data_width = 1;
defparam ram_block1a43.port_b_first_address = 0;
defparam ram_block1a43.port_b_first_bit_number = 43;
defparam ram_block1a43.port_b_last_address = 511;
defparam ram_block1a43.port_b_logical_ram_depth = 512;
defparam ram_block1a43.port_b_logical_ram_width = 64;
defparam ram_block1a43.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a43.port_b_read_enable_clock = "clock0";
defparam ram_block1a43.port_b_write_enable_clock = "clock0";
defparam ram_block1a43.ram_block_type = "auto";

cycloneive_ram_block ram_block1a44(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[44]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[5]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[44]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[5]}),
	.portadataout(ram_block1a44_PORTADATAOUT_bus),
	.portbdataout(ram_block1a44_PORTBDATAOUT_bus));
defparam ram_block1a44.clk0_core_clock_enable = "ena0";
defparam ram_block1a44.clk0_input_clock_enable = "ena0";
defparam ram_block1a44.data_interleave_offset_in_bits = 1;
defparam ram_block1a44.data_interleave_width_in_bits = 1;
defparam ram_block1a44.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a44.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a44.operation_mode = "bidir_dual_port";
defparam ram_block1a44.port_a_address_clear = "none";
defparam ram_block1a44.port_a_address_width = 9;
defparam ram_block1a44.port_a_byte_enable_mask_width = 1;
defparam ram_block1a44.port_a_byte_size = 1;
defparam ram_block1a44.port_a_data_out_clear = "none";
defparam ram_block1a44.port_a_data_out_clock = "none";
defparam ram_block1a44.port_a_data_width = 1;
defparam ram_block1a44.port_a_first_address = 0;
defparam ram_block1a44.port_a_first_bit_number = 44;
defparam ram_block1a44.port_a_last_address = 511;
defparam ram_block1a44.port_a_logical_ram_depth = 512;
defparam ram_block1a44.port_a_logical_ram_width = 64;
defparam ram_block1a44.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a44.port_b_address_clear = "none";
defparam ram_block1a44.port_b_address_clock = "clock0";
defparam ram_block1a44.port_b_address_width = 9;
defparam ram_block1a44.port_b_byte_enable_clock = "clock0";
defparam ram_block1a44.port_b_byte_enable_mask_width = 1;
defparam ram_block1a44.port_b_byte_size = 1;
defparam ram_block1a44.port_b_data_in_clock = "clock0";
defparam ram_block1a44.port_b_data_out_clear = "none";
defparam ram_block1a44.port_b_data_out_clock = "none";
defparam ram_block1a44.port_b_data_width = 1;
defparam ram_block1a44.port_b_first_address = 0;
defparam ram_block1a44.port_b_first_bit_number = 44;
defparam ram_block1a44.port_b_last_address = 511;
defparam ram_block1a44.port_b_logical_ram_depth = 512;
defparam ram_block1a44.port_b_logical_ram_width = 64;
defparam ram_block1a44.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a44.port_b_read_enable_clock = "clock0";
defparam ram_block1a44.port_b_write_enable_clock = "clock0";
defparam ram_block1a44.ram_block_type = "auto";

cycloneive_ram_block ram_block1a45(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[45]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[5]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[45]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[5]}),
	.portadataout(ram_block1a45_PORTADATAOUT_bus),
	.portbdataout(ram_block1a45_PORTBDATAOUT_bus));
defparam ram_block1a45.clk0_core_clock_enable = "ena0";
defparam ram_block1a45.clk0_input_clock_enable = "ena0";
defparam ram_block1a45.data_interleave_offset_in_bits = 1;
defparam ram_block1a45.data_interleave_width_in_bits = 1;
defparam ram_block1a45.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a45.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a45.operation_mode = "bidir_dual_port";
defparam ram_block1a45.port_a_address_clear = "none";
defparam ram_block1a45.port_a_address_width = 9;
defparam ram_block1a45.port_a_byte_enable_mask_width = 1;
defparam ram_block1a45.port_a_byte_size = 1;
defparam ram_block1a45.port_a_data_out_clear = "none";
defparam ram_block1a45.port_a_data_out_clock = "none";
defparam ram_block1a45.port_a_data_width = 1;
defparam ram_block1a45.port_a_first_address = 0;
defparam ram_block1a45.port_a_first_bit_number = 45;
defparam ram_block1a45.port_a_last_address = 511;
defparam ram_block1a45.port_a_logical_ram_depth = 512;
defparam ram_block1a45.port_a_logical_ram_width = 64;
defparam ram_block1a45.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a45.port_b_address_clear = "none";
defparam ram_block1a45.port_b_address_clock = "clock0";
defparam ram_block1a45.port_b_address_width = 9;
defparam ram_block1a45.port_b_byte_enable_clock = "clock0";
defparam ram_block1a45.port_b_byte_enable_mask_width = 1;
defparam ram_block1a45.port_b_byte_size = 1;
defparam ram_block1a45.port_b_data_in_clock = "clock0";
defparam ram_block1a45.port_b_data_out_clear = "none";
defparam ram_block1a45.port_b_data_out_clock = "none";
defparam ram_block1a45.port_b_data_width = 1;
defparam ram_block1a45.port_b_first_address = 0;
defparam ram_block1a45.port_b_first_bit_number = 45;
defparam ram_block1a45.port_b_last_address = 511;
defparam ram_block1a45.port_b_logical_ram_depth = 512;
defparam ram_block1a45.port_b_logical_ram_width = 64;
defparam ram_block1a45.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a45.port_b_read_enable_clock = "clock0";
defparam ram_block1a45.port_b_write_enable_clock = "clock0";
defparam ram_block1a45.ram_block_type = "auto";

cycloneive_ram_block ram_block1a46(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[46]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[5]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[46]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[5]}),
	.portadataout(ram_block1a46_PORTADATAOUT_bus),
	.portbdataout(ram_block1a46_PORTBDATAOUT_bus));
defparam ram_block1a46.clk0_core_clock_enable = "ena0";
defparam ram_block1a46.clk0_input_clock_enable = "ena0";
defparam ram_block1a46.data_interleave_offset_in_bits = 1;
defparam ram_block1a46.data_interleave_width_in_bits = 1;
defparam ram_block1a46.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a46.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a46.operation_mode = "bidir_dual_port";
defparam ram_block1a46.port_a_address_clear = "none";
defparam ram_block1a46.port_a_address_width = 9;
defparam ram_block1a46.port_a_byte_enable_mask_width = 1;
defparam ram_block1a46.port_a_byte_size = 1;
defparam ram_block1a46.port_a_data_out_clear = "none";
defparam ram_block1a46.port_a_data_out_clock = "none";
defparam ram_block1a46.port_a_data_width = 1;
defparam ram_block1a46.port_a_first_address = 0;
defparam ram_block1a46.port_a_first_bit_number = 46;
defparam ram_block1a46.port_a_last_address = 511;
defparam ram_block1a46.port_a_logical_ram_depth = 512;
defparam ram_block1a46.port_a_logical_ram_width = 64;
defparam ram_block1a46.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a46.port_b_address_clear = "none";
defparam ram_block1a46.port_b_address_clock = "clock0";
defparam ram_block1a46.port_b_address_width = 9;
defparam ram_block1a46.port_b_byte_enable_clock = "clock0";
defparam ram_block1a46.port_b_byte_enable_mask_width = 1;
defparam ram_block1a46.port_b_byte_size = 1;
defparam ram_block1a46.port_b_data_in_clock = "clock0";
defparam ram_block1a46.port_b_data_out_clear = "none";
defparam ram_block1a46.port_b_data_out_clock = "none";
defparam ram_block1a46.port_b_data_width = 1;
defparam ram_block1a46.port_b_first_address = 0;
defparam ram_block1a46.port_b_first_bit_number = 46;
defparam ram_block1a46.port_b_last_address = 511;
defparam ram_block1a46.port_b_logical_ram_depth = 512;
defparam ram_block1a46.port_b_logical_ram_width = 64;
defparam ram_block1a46.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a46.port_b_read_enable_clock = "clock0";
defparam ram_block1a46.port_b_write_enable_clock = "clock0";
defparam ram_block1a46.ram_block_type = "auto";

cycloneive_ram_block ram_block1a47(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[47]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[5]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[47]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[5]}),
	.portadataout(ram_block1a47_PORTADATAOUT_bus),
	.portbdataout(ram_block1a47_PORTBDATAOUT_bus));
defparam ram_block1a47.clk0_core_clock_enable = "ena0";
defparam ram_block1a47.clk0_input_clock_enable = "ena0";
defparam ram_block1a47.data_interleave_offset_in_bits = 1;
defparam ram_block1a47.data_interleave_width_in_bits = 1;
defparam ram_block1a47.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a47.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a47.operation_mode = "bidir_dual_port";
defparam ram_block1a47.port_a_address_clear = "none";
defparam ram_block1a47.port_a_address_width = 9;
defparam ram_block1a47.port_a_byte_enable_mask_width = 1;
defparam ram_block1a47.port_a_byte_size = 1;
defparam ram_block1a47.port_a_data_out_clear = "none";
defparam ram_block1a47.port_a_data_out_clock = "none";
defparam ram_block1a47.port_a_data_width = 1;
defparam ram_block1a47.port_a_first_address = 0;
defparam ram_block1a47.port_a_first_bit_number = 47;
defparam ram_block1a47.port_a_last_address = 511;
defparam ram_block1a47.port_a_logical_ram_depth = 512;
defparam ram_block1a47.port_a_logical_ram_width = 64;
defparam ram_block1a47.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a47.port_b_address_clear = "none";
defparam ram_block1a47.port_b_address_clock = "clock0";
defparam ram_block1a47.port_b_address_width = 9;
defparam ram_block1a47.port_b_byte_enable_clock = "clock0";
defparam ram_block1a47.port_b_byte_enable_mask_width = 1;
defparam ram_block1a47.port_b_byte_size = 1;
defparam ram_block1a47.port_b_data_in_clock = "clock0";
defparam ram_block1a47.port_b_data_out_clear = "none";
defparam ram_block1a47.port_b_data_out_clock = "none";
defparam ram_block1a47.port_b_data_width = 1;
defparam ram_block1a47.port_b_first_address = 0;
defparam ram_block1a47.port_b_first_bit_number = 47;
defparam ram_block1a47.port_b_last_address = 511;
defparam ram_block1a47.port_b_logical_ram_depth = 512;
defparam ram_block1a47.port_b_logical_ram_width = 64;
defparam ram_block1a47.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a47.port_b_read_enable_clock = "clock0";
defparam ram_block1a47.port_b_write_enable_clock = "clock0";
defparam ram_block1a47.ram_block_type = "auto";

cycloneive_ram_block ram_block1a48(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[48]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[6]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[48]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[6]}),
	.portadataout(ram_block1a48_PORTADATAOUT_bus),
	.portbdataout(ram_block1a48_PORTBDATAOUT_bus));
defparam ram_block1a48.clk0_core_clock_enable = "ena0";
defparam ram_block1a48.clk0_input_clock_enable = "ena0";
defparam ram_block1a48.data_interleave_offset_in_bits = 1;
defparam ram_block1a48.data_interleave_width_in_bits = 1;
defparam ram_block1a48.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a48.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a48.operation_mode = "bidir_dual_port";
defparam ram_block1a48.port_a_address_clear = "none";
defparam ram_block1a48.port_a_address_width = 9;
defparam ram_block1a48.port_a_byte_enable_mask_width = 1;
defparam ram_block1a48.port_a_byte_size = 1;
defparam ram_block1a48.port_a_data_out_clear = "none";
defparam ram_block1a48.port_a_data_out_clock = "none";
defparam ram_block1a48.port_a_data_width = 1;
defparam ram_block1a48.port_a_first_address = 0;
defparam ram_block1a48.port_a_first_bit_number = 48;
defparam ram_block1a48.port_a_last_address = 511;
defparam ram_block1a48.port_a_logical_ram_depth = 512;
defparam ram_block1a48.port_a_logical_ram_width = 64;
defparam ram_block1a48.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a48.port_b_address_clear = "none";
defparam ram_block1a48.port_b_address_clock = "clock0";
defparam ram_block1a48.port_b_address_width = 9;
defparam ram_block1a48.port_b_byte_enable_clock = "clock0";
defparam ram_block1a48.port_b_byte_enable_mask_width = 1;
defparam ram_block1a48.port_b_byte_size = 1;
defparam ram_block1a48.port_b_data_in_clock = "clock0";
defparam ram_block1a48.port_b_data_out_clear = "none";
defparam ram_block1a48.port_b_data_out_clock = "none";
defparam ram_block1a48.port_b_data_width = 1;
defparam ram_block1a48.port_b_first_address = 0;
defparam ram_block1a48.port_b_first_bit_number = 48;
defparam ram_block1a48.port_b_last_address = 511;
defparam ram_block1a48.port_b_logical_ram_depth = 512;
defparam ram_block1a48.port_b_logical_ram_width = 64;
defparam ram_block1a48.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a48.port_b_read_enable_clock = "clock0";
defparam ram_block1a48.port_b_write_enable_clock = "clock0";
defparam ram_block1a48.ram_block_type = "auto";

cycloneive_ram_block ram_block1a49(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[49]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[6]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[49]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[6]}),
	.portadataout(ram_block1a49_PORTADATAOUT_bus),
	.portbdataout(ram_block1a49_PORTBDATAOUT_bus));
defparam ram_block1a49.clk0_core_clock_enable = "ena0";
defparam ram_block1a49.clk0_input_clock_enable = "ena0";
defparam ram_block1a49.data_interleave_offset_in_bits = 1;
defparam ram_block1a49.data_interleave_width_in_bits = 1;
defparam ram_block1a49.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a49.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a49.operation_mode = "bidir_dual_port";
defparam ram_block1a49.port_a_address_clear = "none";
defparam ram_block1a49.port_a_address_width = 9;
defparam ram_block1a49.port_a_byte_enable_mask_width = 1;
defparam ram_block1a49.port_a_byte_size = 1;
defparam ram_block1a49.port_a_data_out_clear = "none";
defparam ram_block1a49.port_a_data_out_clock = "none";
defparam ram_block1a49.port_a_data_width = 1;
defparam ram_block1a49.port_a_first_address = 0;
defparam ram_block1a49.port_a_first_bit_number = 49;
defparam ram_block1a49.port_a_last_address = 511;
defparam ram_block1a49.port_a_logical_ram_depth = 512;
defparam ram_block1a49.port_a_logical_ram_width = 64;
defparam ram_block1a49.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a49.port_b_address_clear = "none";
defparam ram_block1a49.port_b_address_clock = "clock0";
defparam ram_block1a49.port_b_address_width = 9;
defparam ram_block1a49.port_b_byte_enable_clock = "clock0";
defparam ram_block1a49.port_b_byte_enable_mask_width = 1;
defparam ram_block1a49.port_b_byte_size = 1;
defparam ram_block1a49.port_b_data_in_clock = "clock0";
defparam ram_block1a49.port_b_data_out_clear = "none";
defparam ram_block1a49.port_b_data_out_clock = "none";
defparam ram_block1a49.port_b_data_width = 1;
defparam ram_block1a49.port_b_first_address = 0;
defparam ram_block1a49.port_b_first_bit_number = 49;
defparam ram_block1a49.port_b_last_address = 511;
defparam ram_block1a49.port_b_logical_ram_depth = 512;
defparam ram_block1a49.port_b_logical_ram_width = 64;
defparam ram_block1a49.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a49.port_b_read_enable_clock = "clock0";
defparam ram_block1a49.port_b_write_enable_clock = "clock0";
defparam ram_block1a49.ram_block_type = "auto";

cycloneive_ram_block ram_block1a50(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[50]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[6]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[50]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[6]}),
	.portadataout(ram_block1a50_PORTADATAOUT_bus),
	.portbdataout(ram_block1a50_PORTBDATAOUT_bus));
defparam ram_block1a50.clk0_core_clock_enable = "ena0";
defparam ram_block1a50.clk0_input_clock_enable = "ena0";
defparam ram_block1a50.data_interleave_offset_in_bits = 1;
defparam ram_block1a50.data_interleave_width_in_bits = 1;
defparam ram_block1a50.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a50.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a50.operation_mode = "bidir_dual_port";
defparam ram_block1a50.port_a_address_clear = "none";
defparam ram_block1a50.port_a_address_width = 9;
defparam ram_block1a50.port_a_byte_enable_mask_width = 1;
defparam ram_block1a50.port_a_byte_size = 1;
defparam ram_block1a50.port_a_data_out_clear = "none";
defparam ram_block1a50.port_a_data_out_clock = "none";
defparam ram_block1a50.port_a_data_width = 1;
defparam ram_block1a50.port_a_first_address = 0;
defparam ram_block1a50.port_a_first_bit_number = 50;
defparam ram_block1a50.port_a_last_address = 511;
defparam ram_block1a50.port_a_logical_ram_depth = 512;
defparam ram_block1a50.port_a_logical_ram_width = 64;
defparam ram_block1a50.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a50.port_b_address_clear = "none";
defparam ram_block1a50.port_b_address_clock = "clock0";
defparam ram_block1a50.port_b_address_width = 9;
defparam ram_block1a50.port_b_byte_enable_clock = "clock0";
defparam ram_block1a50.port_b_byte_enable_mask_width = 1;
defparam ram_block1a50.port_b_byte_size = 1;
defparam ram_block1a50.port_b_data_in_clock = "clock0";
defparam ram_block1a50.port_b_data_out_clear = "none";
defparam ram_block1a50.port_b_data_out_clock = "none";
defparam ram_block1a50.port_b_data_width = 1;
defparam ram_block1a50.port_b_first_address = 0;
defparam ram_block1a50.port_b_first_bit_number = 50;
defparam ram_block1a50.port_b_last_address = 511;
defparam ram_block1a50.port_b_logical_ram_depth = 512;
defparam ram_block1a50.port_b_logical_ram_width = 64;
defparam ram_block1a50.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a50.port_b_read_enable_clock = "clock0";
defparam ram_block1a50.port_b_write_enable_clock = "clock0";
defparam ram_block1a50.ram_block_type = "auto";

cycloneive_ram_block ram_block1a51(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[51]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[6]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[51]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[6]}),
	.portadataout(ram_block1a51_PORTADATAOUT_bus),
	.portbdataout(ram_block1a51_PORTBDATAOUT_bus));
defparam ram_block1a51.clk0_core_clock_enable = "ena0";
defparam ram_block1a51.clk0_input_clock_enable = "ena0";
defparam ram_block1a51.data_interleave_offset_in_bits = 1;
defparam ram_block1a51.data_interleave_width_in_bits = 1;
defparam ram_block1a51.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a51.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a51.operation_mode = "bidir_dual_port";
defparam ram_block1a51.port_a_address_clear = "none";
defparam ram_block1a51.port_a_address_width = 9;
defparam ram_block1a51.port_a_byte_enable_mask_width = 1;
defparam ram_block1a51.port_a_byte_size = 1;
defparam ram_block1a51.port_a_data_out_clear = "none";
defparam ram_block1a51.port_a_data_out_clock = "none";
defparam ram_block1a51.port_a_data_width = 1;
defparam ram_block1a51.port_a_first_address = 0;
defparam ram_block1a51.port_a_first_bit_number = 51;
defparam ram_block1a51.port_a_last_address = 511;
defparam ram_block1a51.port_a_logical_ram_depth = 512;
defparam ram_block1a51.port_a_logical_ram_width = 64;
defparam ram_block1a51.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a51.port_b_address_clear = "none";
defparam ram_block1a51.port_b_address_clock = "clock0";
defparam ram_block1a51.port_b_address_width = 9;
defparam ram_block1a51.port_b_byte_enable_clock = "clock0";
defparam ram_block1a51.port_b_byte_enable_mask_width = 1;
defparam ram_block1a51.port_b_byte_size = 1;
defparam ram_block1a51.port_b_data_in_clock = "clock0";
defparam ram_block1a51.port_b_data_out_clear = "none";
defparam ram_block1a51.port_b_data_out_clock = "none";
defparam ram_block1a51.port_b_data_width = 1;
defparam ram_block1a51.port_b_first_address = 0;
defparam ram_block1a51.port_b_first_bit_number = 51;
defparam ram_block1a51.port_b_last_address = 511;
defparam ram_block1a51.port_b_logical_ram_depth = 512;
defparam ram_block1a51.port_b_logical_ram_width = 64;
defparam ram_block1a51.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a51.port_b_read_enable_clock = "clock0";
defparam ram_block1a51.port_b_write_enable_clock = "clock0";
defparam ram_block1a51.ram_block_type = "auto";

cycloneive_ram_block ram_block1a52(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[52]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[6]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[52]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[6]}),
	.portadataout(ram_block1a52_PORTADATAOUT_bus),
	.portbdataout(ram_block1a52_PORTBDATAOUT_bus));
defparam ram_block1a52.clk0_core_clock_enable = "ena0";
defparam ram_block1a52.clk0_input_clock_enable = "ena0";
defparam ram_block1a52.data_interleave_offset_in_bits = 1;
defparam ram_block1a52.data_interleave_width_in_bits = 1;
defparam ram_block1a52.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a52.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a52.operation_mode = "bidir_dual_port";
defparam ram_block1a52.port_a_address_clear = "none";
defparam ram_block1a52.port_a_address_width = 9;
defparam ram_block1a52.port_a_byte_enable_mask_width = 1;
defparam ram_block1a52.port_a_byte_size = 1;
defparam ram_block1a52.port_a_data_out_clear = "none";
defparam ram_block1a52.port_a_data_out_clock = "none";
defparam ram_block1a52.port_a_data_width = 1;
defparam ram_block1a52.port_a_first_address = 0;
defparam ram_block1a52.port_a_first_bit_number = 52;
defparam ram_block1a52.port_a_last_address = 511;
defparam ram_block1a52.port_a_logical_ram_depth = 512;
defparam ram_block1a52.port_a_logical_ram_width = 64;
defparam ram_block1a52.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a52.port_b_address_clear = "none";
defparam ram_block1a52.port_b_address_clock = "clock0";
defparam ram_block1a52.port_b_address_width = 9;
defparam ram_block1a52.port_b_byte_enable_clock = "clock0";
defparam ram_block1a52.port_b_byte_enable_mask_width = 1;
defparam ram_block1a52.port_b_byte_size = 1;
defparam ram_block1a52.port_b_data_in_clock = "clock0";
defparam ram_block1a52.port_b_data_out_clear = "none";
defparam ram_block1a52.port_b_data_out_clock = "none";
defparam ram_block1a52.port_b_data_width = 1;
defparam ram_block1a52.port_b_first_address = 0;
defparam ram_block1a52.port_b_first_bit_number = 52;
defparam ram_block1a52.port_b_last_address = 511;
defparam ram_block1a52.port_b_logical_ram_depth = 512;
defparam ram_block1a52.port_b_logical_ram_width = 64;
defparam ram_block1a52.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a52.port_b_read_enable_clock = "clock0";
defparam ram_block1a52.port_b_write_enable_clock = "clock0";
defparam ram_block1a52.ram_block_type = "auto";

cycloneive_ram_block ram_block1a53(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[53]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[6]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[53]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[6]}),
	.portadataout(ram_block1a53_PORTADATAOUT_bus),
	.portbdataout(ram_block1a53_PORTBDATAOUT_bus));
defparam ram_block1a53.clk0_core_clock_enable = "ena0";
defparam ram_block1a53.clk0_input_clock_enable = "ena0";
defparam ram_block1a53.data_interleave_offset_in_bits = 1;
defparam ram_block1a53.data_interleave_width_in_bits = 1;
defparam ram_block1a53.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a53.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a53.operation_mode = "bidir_dual_port";
defparam ram_block1a53.port_a_address_clear = "none";
defparam ram_block1a53.port_a_address_width = 9;
defparam ram_block1a53.port_a_byte_enable_mask_width = 1;
defparam ram_block1a53.port_a_byte_size = 1;
defparam ram_block1a53.port_a_data_out_clear = "none";
defparam ram_block1a53.port_a_data_out_clock = "none";
defparam ram_block1a53.port_a_data_width = 1;
defparam ram_block1a53.port_a_first_address = 0;
defparam ram_block1a53.port_a_first_bit_number = 53;
defparam ram_block1a53.port_a_last_address = 511;
defparam ram_block1a53.port_a_logical_ram_depth = 512;
defparam ram_block1a53.port_a_logical_ram_width = 64;
defparam ram_block1a53.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a53.port_b_address_clear = "none";
defparam ram_block1a53.port_b_address_clock = "clock0";
defparam ram_block1a53.port_b_address_width = 9;
defparam ram_block1a53.port_b_byte_enable_clock = "clock0";
defparam ram_block1a53.port_b_byte_enable_mask_width = 1;
defparam ram_block1a53.port_b_byte_size = 1;
defparam ram_block1a53.port_b_data_in_clock = "clock0";
defparam ram_block1a53.port_b_data_out_clear = "none";
defparam ram_block1a53.port_b_data_out_clock = "none";
defparam ram_block1a53.port_b_data_width = 1;
defparam ram_block1a53.port_b_first_address = 0;
defparam ram_block1a53.port_b_first_bit_number = 53;
defparam ram_block1a53.port_b_last_address = 511;
defparam ram_block1a53.port_b_logical_ram_depth = 512;
defparam ram_block1a53.port_b_logical_ram_width = 64;
defparam ram_block1a53.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a53.port_b_read_enable_clock = "clock0";
defparam ram_block1a53.port_b_write_enable_clock = "clock0";
defparam ram_block1a53.ram_block_type = "auto";

cycloneive_ram_block ram_block1a54(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[54]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[6]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[54]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[6]}),
	.portadataout(ram_block1a54_PORTADATAOUT_bus),
	.portbdataout(ram_block1a54_PORTBDATAOUT_bus));
defparam ram_block1a54.clk0_core_clock_enable = "ena0";
defparam ram_block1a54.clk0_input_clock_enable = "ena0";
defparam ram_block1a54.data_interleave_offset_in_bits = 1;
defparam ram_block1a54.data_interleave_width_in_bits = 1;
defparam ram_block1a54.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a54.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a54.operation_mode = "bidir_dual_port";
defparam ram_block1a54.port_a_address_clear = "none";
defparam ram_block1a54.port_a_address_width = 9;
defparam ram_block1a54.port_a_byte_enable_mask_width = 1;
defparam ram_block1a54.port_a_byte_size = 1;
defparam ram_block1a54.port_a_data_out_clear = "none";
defparam ram_block1a54.port_a_data_out_clock = "none";
defparam ram_block1a54.port_a_data_width = 1;
defparam ram_block1a54.port_a_first_address = 0;
defparam ram_block1a54.port_a_first_bit_number = 54;
defparam ram_block1a54.port_a_last_address = 511;
defparam ram_block1a54.port_a_logical_ram_depth = 512;
defparam ram_block1a54.port_a_logical_ram_width = 64;
defparam ram_block1a54.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a54.port_b_address_clear = "none";
defparam ram_block1a54.port_b_address_clock = "clock0";
defparam ram_block1a54.port_b_address_width = 9;
defparam ram_block1a54.port_b_byte_enable_clock = "clock0";
defparam ram_block1a54.port_b_byte_enable_mask_width = 1;
defparam ram_block1a54.port_b_byte_size = 1;
defparam ram_block1a54.port_b_data_in_clock = "clock0";
defparam ram_block1a54.port_b_data_out_clear = "none";
defparam ram_block1a54.port_b_data_out_clock = "none";
defparam ram_block1a54.port_b_data_width = 1;
defparam ram_block1a54.port_b_first_address = 0;
defparam ram_block1a54.port_b_first_bit_number = 54;
defparam ram_block1a54.port_b_last_address = 511;
defparam ram_block1a54.port_b_logical_ram_depth = 512;
defparam ram_block1a54.port_b_logical_ram_width = 64;
defparam ram_block1a54.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a54.port_b_read_enable_clock = "clock0";
defparam ram_block1a54.port_b_write_enable_clock = "clock0";
defparam ram_block1a54.ram_block_type = "auto";

cycloneive_ram_block ram_block1a55(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[55]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[6]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[55]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[6]}),
	.portadataout(ram_block1a55_PORTADATAOUT_bus),
	.portbdataout(ram_block1a55_PORTBDATAOUT_bus));
defparam ram_block1a55.clk0_core_clock_enable = "ena0";
defparam ram_block1a55.clk0_input_clock_enable = "ena0";
defparam ram_block1a55.data_interleave_offset_in_bits = 1;
defparam ram_block1a55.data_interleave_width_in_bits = 1;
defparam ram_block1a55.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a55.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a55.operation_mode = "bidir_dual_port";
defparam ram_block1a55.port_a_address_clear = "none";
defparam ram_block1a55.port_a_address_width = 9;
defparam ram_block1a55.port_a_byte_enable_mask_width = 1;
defparam ram_block1a55.port_a_byte_size = 1;
defparam ram_block1a55.port_a_data_out_clear = "none";
defparam ram_block1a55.port_a_data_out_clock = "none";
defparam ram_block1a55.port_a_data_width = 1;
defparam ram_block1a55.port_a_first_address = 0;
defparam ram_block1a55.port_a_first_bit_number = 55;
defparam ram_block1a55.port_a_last_address = 511;
defparam ram_block1a55.port_a_logical_ram_depth = 512;
defparam ram_block1a55.port_a_logical_ram_width = 64;
defparam ram_block1a55.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a55.port_b_address_clear = "none";
defparam ram_block1a55.port_b_address_clock = "clock0";
defparam ram_block1a55.port_b_address_width = 9;
defparam ram_block1a55.port_b_byte_enable_clock = "clock0";
defparam ram_block1a55.port_b_byte_enable_mask_width = 1;
defparam ram_block1a55.port_b_byte_size = 1;
defparam ram_block1a55.port_b_data_in_clock = "clock0";
defparam ram_block1a55.port_b_data_out_clear = "none";
defparam ram_block1a55.port_b_data_out_clock = "none";
defparam ram_block1a55.port_b_data_width = 1;
defparam ram_block1a55.port_b_first_address = 0;
defparam ram_block1a55.port_b_first_bit_number = 55;
defparam ram_block1a55.port_b_last_address = 511;
defparam ram_block1a55.port_b_logical_ram_depth = 512;
defparam ram_block1a55.port_b_logical_ram_width = 64;
defparam ram_block1a55.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a55.port_b_read_enable_clock = "clock0";
defparam ram_block1a55.port_b_write_enable_clock = "clock0";
defparam ram_block1a55.ram_block_type = "auto";

cycloneive_ram_block ram_block1a56(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[56]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[7]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[56]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[7]}),
	.portadataout(ram_block1a56_PORTADATAOUT_bus),
	.portbdataout(ram_block1a56_PORTBDATAOUT_bus));
defparam ram_block1a56.clk0_core_clock_enable = "ena0";
defparam ram_block1a56.clk0_input_clock_enable = "ena0";
defparam ram_block1a56.data_interleave_offset_in_bits = 1;
defparam ram_block1a56.data_interleave_width_in_bits = 1;
defparam ram_block1a56.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a56.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a56.operation_mode = "bidir_dual_port";
defparam ram_block1a56.port_a_address_clear = "none";
defparam ram_block1a56.port_a_address_width = 9;
defparam ram_block1a56.port_a_byte_enable_mask_width = 1;
defparam ram_block1a56.port_a_byte_size = 1;
defparam ram_block1a56.port_a_data_out_clear = "none";
defparam ram_block1a56.port_a_data_out_clock = "none";
defparam ram_block1a56.port_a_data_width = 1;
defparam ram_block1a56.port_a_first_address = 0;
defparam ram_block1a56.port_a_first_bit_number = 56;
defparam ram_block1a56.port_a_last_address = 511;
defparam ram_block1a56.port_a_logical_ram_depth = 512;
defparam ram_block1a56.port_a_logical_ram_width = 64;
defparam ram_block1a56.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a56.port_b_address_clear = "none";
defparam ram_block1a56.port_b_address_clock = "clock0";
defparam ram_block1a56.port_b_address_width = 9;
defparam ram_block1a56.port_b_byte_enable_clock = "clock0";
defparam ram_block1a56.port_b_byte_enable_mask_width = 1;
defparam ram_block1a56.port_b_byte_size = 1;
defparam ram_block1a56.port_b_data_in_clock = "clock0";
defparam ram_block1a56.port_b_data_out_clear = "none";
defparam ram_block1a56.port_b_data_out_clock = "none";
defparam ram_block1a56.port_b_data_width = 1;
defparam ram_block1a56.port_b_first_address = 0;
defparam ram_block1a56.port_b_first_bit_number = 56;
defparam ram_block1a56.port_b_last_address = 511;
defparam ram_block1a56.port_b_logical_ram_depth = 512;
defparam ram_block1a56.port_b_logical_ram_width = 64;
defparam ram_block1a56.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a56.port_b_read_enable_clock = "clock0";
defparam ram_block1a56.port_b_write_enable_clock = "clock0";
defparam ram_block1a56.ram_block_type = "auto";

cycloneive_ram_block ram_block1a57(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[57]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[7]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[57]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[7]}),
	.portadataout(ram_block1a57_PORTADATAOUT_bus),
	.portbdataout(ram_block1a57_PORTBDATAOUT_bus));
defparam ram_block1a57.clk0_core_clock_enable = "ena0";
defparam ram_block1a57.clk0_input_clock_enable = "ena0";
defparam ram_block1a57.data_interleave_offset_in_bits = 1;
defparam ram_block1a57.data_interleave_width_in_bits = 1;
defparam ram_block1a57.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a57.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a57.operation_mode = "bidir_dual_port";
defparam ram_block1a57.port_a_address_clear = "none";
defparam ram_block1a57.port_a_address_width = 9;
defparam ram_block1a57.port_a_byte_enable_mask_width = 1;
defparam ram_block1a57.port_a_byte_size = 1;
defparam ram_block1a57.port_a_data_out_clear = "none";
defparam ram_block1a57.port_a_data_out_clock = "none";
defparam ram_block1a57.port_a_data_width = 1;
defparam ram_block1a57.port_a_first_address = 0;
defparam ram_block1a57.port_a_first_bit_number = 57;
defparam ram_block1a57.port_a_last_address = 511;
defparam ram_block1a57.port_a_logical_ram_depth = 512;
defparam ram_block1a57.port_a_logical_ram_width = 64;
defparam ram_block1a57.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a57.port_b_address_clear = "none";
defparam ram_block1a57.port_b_address_clock = "clock0";
defparam ram_block1a57.port_b_address_width = 9;
defparam ram_block1a57.port_b_byte_enable_clock = "clock0";
defparam ram_block1a57.port_b_byte_enable_mask_width = 1;
defparam ram_block1a57.port_b_byte_size = 1;
defparam ram_block1a57.port_b_data_in_clock = "clock0";
defparam ram_block1a57.port_b_data_out_clear = "none";
defparam ram_block1a57.port_b_data_out_clock = "none";
defparam ram_block1a57.port_b_data_width = 1;
defparam ram_block1a57.port_b_first_address = 0;
defparam ram_block1a57.port_b_first_bit_number = 57;
defparam ram_block1a57.port_b_last_address = 511;
defparam ram_block1a57.port_b_logical_ram_depth = 512;
defparam ram_block1a57.port_b_logical_ram_width = 64;
defparam ram_block1a57.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a57.port_b_read_enable_clock = "clock0";
defparam ram_block1a57.port_b_write_enable_clock = "clock0";
defparam ram_block1a57.ram_block_type = "auto";

cycloneive_ram_block ram_block1a58(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[58]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[7]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[58]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[7]}),
	.portadataout(ram_block1a58_PORTADATAOUT_bus),
	.portbdataout(ram_block1a58_PORTBDATAOUT_bus));
defparam ram_block1a58.clk0_core_clock_enable = "ena0";
defparam ram_block1a58.clk0_input_clock_enable = "ena0";
defparam ram_block1a58.data_interleave_offset_in_bits = 1;
defparam ram_block1a58.data_interleave_width_in_bits = 1;
defparam ram_block1a58.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a58.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a58.operation_mode = "bidir_dual_port";
defparam ram_block1a58.port_a_address_clear = "none";
defparam ram_block1a58.port_a_address_width = 9;
defparam ram_block1a58.port_a_byte_enable_mask_width = 1;
defparam ram_block1a58.port_a_byte_size = 1;
defparam ram_block1a58.port_a_data_out_clear = "none";
defparam ram_block1a58.port_a_data_out_clock = "none";
defparam ram_block1a58.port_a_data_width = 1;
defparam ram_block1a58.port_a_first_address = 0;
defparam ram_block1a58.port_a_first_bit_number = 58;
defparam ram_block1a58.port_a_last_address = 511;
defparam ram_block1a58.port_a_logical_ram_depth = 512;
defparam ram_block1a58.port_a_logical_ram_width = 64;
defparam ram_block1a58.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a58.port_b_address_clear = "none";
defparam ram_block1a58.port_b_address_clock = "clock0";
defparam ram_block1a58.port_b_address_width = 9;
defparam ram_block1a58.port_b_byte_enable_clock = "clock0";
defparam ram_block1a58.port_b_byte_enable_mask_width = 1;
defparam ram_block1a58.port_b_byte_size = 1;
defparam ram_block1a58.port_b_data_in_clock = "clock0";
defparam ram_block1a58.port_b_data_out_clear = "none";
defparam ram_block1a58.port_b_data_out_clock = "none";
defparam ram_block1a58.port_b_data_width = 1;
defparam ram_block1a58.port_b_first_address = 0;
defparam ram_block1a58.port_b_first_bit_number = 58;
defparam ram_block1a58.port_b_last_address = 511;
defparam ram_block1a58.port_b_logical_ram_depth = 512;
defparam ram_block1a58.port_b_logical_ram_width = 64;
defparam ram_block1a58.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a58.port_b_read_enable_clock = "clock0";
defparam ram_block1a58.port_b_write_enable_clock = "clock0";
defparam ram_block1a58.ram_block_type = "auto";

cycloneive_ram_block ram_block1a59(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[59]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[7]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[59]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[7]}),
	.portadataout(ram_block1a59_PORTADATAOUT_bus),
	.portbdataout(ram_block1a59_PORTBDATAOUT_bus));
defparam ram_block1a59.clk0_core_clock_enable = "ena0";
defparam ram_block1a59.clk0_input_clock_enable = "ena0";
defparam ram_block1a59.data_interleave_offset_in_bits = 1;
defparam ram_block1a59.data_interleave_width_in_bits = 1;
defparam ram_block1a59.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a59.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a59.operation_mode = "bidir_dual_port";
defparam ram_block1a59.port_a_address_clear = "none";
defparam ram_block1a59.port_a_address_width = 9;
defparam ram_block1a59.port_a_byte_enable_mask_width = 1;
defparam ram_block1a59.port_a_byte_size = 1;
defparam ram_block1a59.port_a_data_out_clear = "none";
defparam ram_block1a59.port_a_data_out_clock = "none";
defparam ram_block1a59.port_a_data_width = 1;
defparam ram_block1a59.port_a_first_address = 0;
defparam ram_block1a59.port_a_first_bit_number = 59;
defparam ram_block1a59.port_a_last_address = 511;
defparam ram_block1a59.port_a_logical_ram_depth = 512;
defparam ram_block1a59.port_a_logical_ram_width = 64;
defparam ram_block1a59.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a59.port_b_address_clear = "none";
defparam ram_block1a59.port_b_address_clock = "clock0";
defparam ram_block1a59.port_b_address_width = 9;
defparam ram_block1a59.port_b_byte_enable_clock = "clock0";
defparam ram_block1a59.port_b_byte_enable_mask_width = 1;
defparam ram_block1a59.port_b_byte_size = 1;
defparam ram_block1a59.port_b_data_in_clock = "clock0";
defparam ram_block1a59.port_b_data_out_clear = "none";
defparam ram_block1a59.port_b_data_out_clock = "none";
defparam ram_block1a59.port_b_data_width = 1;
defparam ram_block1a59.port_b_first_address = 0;
defparam ram_block1a59.port_b_first_bit_number = 59;
defparam ram_block1a59.port_b_last_address = 511;
defparam ram_block1a59.port_b_logical_ram_depth = 512;
defparam ram_block1a59.port_b_logical_ram_width = 64;
defparam ram_block1a59.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a59.port_b_read_enable_clock = "clock0";
defparam ram_block1a59.port_b_write_enable_clock = "clock0";
defparam ram_block1a59.ram_block_type = "auto";

cycloneive_ram_block ram_block1a60(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[60]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[7]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[60]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[7]}),
	.portadataout(ram_block1a60_PORTADATAOUT_bus),
	.portbdataout(ram_block1a60_PORTBDATAOUT_bus));
defparam ram_block1a60.clk0_core_clock_enable = "ena0";
defparam ram_block1a60.clk0_input_clock_enable = "ena0";
defparam ram_block1a60.data_interleave_offset_in_bits = 1;
defparam ram_block1a60.data_interleave_width_in_bits = 1;
defparam ram_block1a60.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a60.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a60.operation_mode = "bidir_dual_port";
defparam ram_block1a60.port_a_address_clear = "none";
defparam ram_block1a60.port_a_address_width = 9;
defparam ram_block1a60.port_a_byte_enable_mask_width = 1;
defparam ram_block1a60.port_a_byte_size = 1;
defparam ram_block1a60.port_a_data_out_clear = "none";
defparam ram_block1a60.port_a_data_out_clock = "none";
defparam ram_block1a60.port_a_data_width = 1;
defparam ram_block1a60.port_a_first_address = 0;
defparam ram_block1a60.port_a_first_bit_number = 60;
defparam ram_block1a60.port_a_last_address = 511;
defparam ram_block1a60.port_a_logical_ram_depth = 512;
defparam ram_block1a60.port_a_logical_ram_width = 64;
defparam ram_block1a60.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a60.port_b_address_clear = "none";
defparam ram_block1a60.port_b_address_clock = "clock0";
defparam ram_block1a60.port_b_address_width = 9;
defparam ram_block1a60.port_b_byte_enable_clock = "clock0";
defparam ram_block1a60.port_b_byte_enable_mask_width = 1;
defparam ram_block1a60.port_b_byte_size = 1;
defparam ram_block1a60.port_b_data_in_clock = "clock0";
defparam ram_block1a60.port_b_data_out_clear = "none";
defparam ram_block1a60.port_b_data_out_clock = "none";
defparam ram_block1a60.port_b_data_width = 1;
defparam ram_block1a60.port_b_first_address = 0;
defparam ram_block1a60.port_b_first_bit_number = 60;
defparam ram_block1a60.port_b_last_address = 511;
defparam ram_block1a60.port_b_logical_ram_depth = 512;
defparam ram_block1a60.port_b_logical_ram_width = 64;
defparam ram_block1a60.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a60.port_b_read_enable_clock = "clock0";
defparam ram_block1a60.port_b_write_enable_clock = "clock0";
defparam ram_block1a60.ram_block_type = "auto";

cycloneive_ram_block ram_block1a61(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[61]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[7]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[61]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[7]}),
	.portadataout(ram_block1a61_PORTADATAOUT_bus),
	.portbdataout(ram_block1a61_PORTBDATAOUT_bus));
defparam ram_block1a61.clk0_core_clock_enable = "ena0";
defparam ram_block1a61.clk0_input_clock_enable = "ena0";
defparam ram_block1a61.data_interleave_offset_in_bits = 1;
defparam ram_block1a61.data_interleave_width_in_bits = 1;
defparam ram_block1a61.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a61.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a61.operation_mode = "bidir_dual_port";
defparam ram_block1a61.port_a_address_clear = "none";
defparam ram_block1a61.port_a_address_width = 9;
defparam ram_block1a61.port_a_byte_enable_mask_width = 1;
defparam ram_block1a61.port_a_byte_size = 1;
defparam ram_block1a61.port_a_data_out_clear = "none";
defparam ram_block1a61.port_a_data_out_clock = "none";
defparam ram_block1a61.port_a_data_width = 1;
defparam ram_block1a61.port_a_first_address = 0;
defparam ram_block1a61.port_a_first_bit_number = 61;
defparam ram_block1a61.port_a_last_address = 511;
defparam ram_block1a61.port_a_logical_ram_depth = 512;
defparam ram_block1a61.port_a_logical_ram_width = 64;
defparam ram_block1a61.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a61.port_b_address_clear = "none";
defparam ram_block1a61.port_b_address_clock = "clock0";
defparam ram_block1a61.port_b_address_width = 9;
defparam ram_block1a61.port_b_byte_enable_clock = "clock0";
defparam ram_block1a61.port_b_byte_enable_mask_width = 1;
defparam ram_block1a61.port_b_byte_size = 1;
defparam ram_block1a61.port_b_data_in_clock = "clock0";
defparam ram_block1a61.port_b_data_out_clear = "none";
defparam ram_block1a61.port_b_data_out_clock = "none";
defparam ram_block1a61.port_b_data_width = 1;
defparam ram_block1a61.port_b_first_address = 0;
defparam ram_block1a61.port_b_first_bit_number = 61;
defparam ram_block1a61.port_b_last_address = 511;
defparam ram_block1a61.port_b_logical_ram_depth = 512;
defparam ram_block1a61.port_b_logical_ram_width = 64;
defparam ram_block1a61.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a61.port_b_read_enable_clock = "clock0";
defparam ram_block1a61.port_b_write_enable_clock = "clock0";
defparam ram_block1a61.ram_block_type = "auto";

cycloneive_ram_block ram_block1a62(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[62]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[7]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[62]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[7]}),
	.portadataout(ram_block1a62_PORTADATAOUT_bus),
	.portbdataout(ram_block1a62_PORTBDATAOUT_bus));
defparam ram_block1a62.clk0_core_clock_enable = "ena0";
defparam ram_block1a62.clk0_input_clock_enable = "ena0";
defparam ram_block1a62.data_interleave_offset_in_bits = 1;
defparam ram_block1a62.data_interleave_width_in_bits = 1;
defparam ram_block1a62.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a62.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a62.operation_mode = "bidir_dual_port";
defparam ram_block1a62.port_a_address_clear = "none";
defparam ram_block1a62.port_a_address_width = 9;
defparam ram_block1a62.port_a_byte_enable_mask_width = 1;
defparam ram_block1a62.port_a_byte_size = 1;
defparam ram_block1a62.port_a_data_out_clear = "none";
defparam ram_block1a62.port_a_data_out_clock = "none";
defparam ram_block1a62.port_a_data_width = 1;
defparam ram_block1a62.port_a_first_address = 0;
defparam ram_block1a62.port_a_first_bit_number = 62;
defparam ram_block1a62.port_a_last_address = 511;
defparam ram_block1a62.port_a_logical_ram_depth = 512;
defparam ram_block1a62.port_a_logical_ram_width = 64;
defparam ram_block1a62.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a62.port_b_address_clear = "none";
defparam ram_block1a62.port_b_address_clock = "clock0";
defparam ram_block1a62.port_b_address_width = 9;
defparam ram_block1a62.port_b_byte_enable_clock = "clock0";
defparam ram_block1a62.port_b_byte_enable_mask_width = 1;
defparam ram_block1a62.port_b_byte_size = 1;
defparam ram_block1a62.port_b_data_in_clock = "clock0";
defparam ram_block1a62.port_b_data_out_clear = "none";
defparam ram_block1a62.port_b_data_out_clock = "none";
defparam ram_block1a62.port_b_data_width = 1;
defparam ram_block1a62.port_b_first_address = 0;
defparam ram_block1a62.port_b_first_bit_number = 62;
defparam ram_block1a62.port_b_last_address = 511;
defparam ram_block1a62.port_b_logical_ram_depth = 512;
defparam ram_block1a62.port_b_logical_ram_width = 64;
defparam ram_block1a62.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a62.port_b_read_enable_clock = "clock0";
defparam ram_block1a62.port_b_write_enable_clock = "clock0";
defparam ram_block1a62.ram_block_type = "auto";

cycloneive_ram_block ram_block1a63(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[63]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[7]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[63]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[7]}),
	.portadataout(ram_block1a63_PORTADATAOUT_bus),
	.portbdataout(ram_block1a63_PORTBDATAOUT_bus));
defparam ram_block1a63.clk0_core_clock_enable = "ena0";
defparam ram_block1a63.clk0_input_clock_enable = "ena0";
defparam ram_block1a63.data_interleave_offset_in_bits = 1;
defparam ram_block1a63.data_interleave_width_in_bits = 1;
defparam ram_block1a63.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a63.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a63.operation_mode = "bidir_dual_port";
defparam ram_block1a63.port_a_address_clear = "none";
defparam ram_block1a63.port_a_address_width = 9;
defparam ram_block1a63.port_a_byte_enable_mask_width = 1;
defparam ram_block1a63.port_a_byte_size = 1;
defparam ram_block1a63.port_a_data_out_clear = "none";
defparam ram_block1a63.port_a_data_out_clock = "none";
defparam ram_block1a63.port_a_data_width = 1;
defparam ram_block1a63.port_a_first_address = 0;
defparam ram_block1a63.port_a_first_bit_number = 63;
defparam ram_block1a63.port_a_last_address = 511;
defparam ram_block1a63.port_a_logical_ram_depth = 512;
defparam ram_block1a63.port_a_logical_ram_width = 64;
defparam ram_block1a63.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a63.port_b_address_clear = "none";
defparam ram_block1a63.port_b_address_clock = "clock0";
defparam ram_block1a63.port_b_address_width = 9;
defparam ram_block1a63.port_b_byte_enable_clock = "clock0";
defparam ram_block1a63.port_b_byte_enable_mask_width = 1;
defparam ram_block1a63.port_b_byte_size = 1;
defparam ram_block1a63.port_b_data_in_clock = "clock0";
defparam ram_block1a63.port_b_data_out_clear = "none";
defparam ram_block1a63.port_b_data_out_clock = "none";
defparam ram_block1a63.port_b_data_width = 1;
defparam ram_block1a63.port_b_first_address = 0;
defparam ram_block1a63.port_b_first_bit_number = 63;
defparam ram_block1a63.port_b_last_address = 511;
defparam ram_block1a63.port_b_logical_ram_depth = 512;
defparam ram_block1a63.port_b_logical_ram_width = 64;
defparam ram_block1a63.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a63.port_b_read_enable_clock = "clock0";
defparam ram_block1a63.port_b_write_enable_clock = "clock0";
defparam ram_block1a63.ram_block_type = "auto";

endmodule

module cycloneiv_cycloneiv_mm_interconnect_0 (
	wire_pll7_clk_0,
	q_a_0,
	q_b_0,
	q_a_1,
	q_b_1,
	q_a_2,
	q_b_2,
	q_a_3,
	q_b_3,
	q_a_4,
	q_b_4,
	q_a_5,
	q_b_5,
	q_a_6,
	q_b_6,
	q_a_7,
	q_b_7,
	q_a_8,
	q_b_8,
	q_a_9,
	q_b_9,
	q_a_10,
	q_b_10,
	q_a_11,
	q_b_11,
	q_a_12,
	q_b_12,
	q_a_13,
	q_b_13,
	q_a_14,
	q_b_14,
	q_a_15,
	q_b_15,
	q_a_16,
	q_b_16,
	q_a_17,
	q_b_17,
	q_a_18,
	q_b_18,
	q_a_19,
	q_b_19,
	q_a_20,
	q_b_20,
	q_a_21,
	q_b_21,
	q_a_22,
	q_b_22,
	q_a_23,
	q_b_23,
	q_a_24,
	q_b_24,
	q_a_25,
	q_b_25,
	q_a_26,
	q_b_26,
	q_a_27,
	q_b_27,
	q_a_28,
	q_b_28,
	q_a_29,
	q_b_29,
	q_a_30,
	q_b_30,
	q_a_31,
	q_b_31,
	q_a_32,
	q_b_32,
	q_a_33,
	q_b_33,
	q_a_34,
	q_b_34,
	q_a_35,
	q_b_35,
	q_a_36,
	q_b_36,
	q_a_37,
	q_b_37,
	q_a_38,
	q_b_38,
	q_a_39,
	q_b_39,
	q_a_40,
	q_b_40,
	q_a_41,
	q_b_41,
	q_a_42,
	q_b_42,
	q_a_43,
	q_b_43,
	q_a_44,
	q_b_44,
	q_a_45,
	q_b_45,
	q_a_46,
	q_b_46,
	q_a_47,
	q_b_47,
	q_a_48,
	q_b_48,
	q_a_49,
	q_b_49,
	q_a_50,
	q_b_50,
	q_a_51,
	q_b_51,
	q_a_52,
	q_b_52,
	q_a_53,
	q_b_53,
	q_a_54,
	q_b_54,
	q_a_55,
	q_b_55,
	q_a_56,
	q_b_56,
	q_a_57,
	q_b_57,
	q_a_58,
	q_b_58,
	q_a_59,
	q_b_59,
	q_a_60,
	q_b_60,
	q_a_61,
	q_b_61,
	q_a_62,
	q_b_62,
	q_a_63,
	q_b_63,
	data1_35,
	data1_33,
	data1_34,
	data1_36,
	Equal1,
	WideOr0,
	data1_0,
	full1,
	full11,
	last_dest_id_0,
	has_pending_responses,
	wready,
	awready,
	altera_reset_synchronizer_int_chain_out,
	always2,
	out_valid,
	out_valid1,
	src_data_144,
	full0,
	src_data_145,
	full12,
	data1_361,
	data1_351,
	data1_341,
	data1_331,
	Equal11,
	last_dest_id_01,
	has_pending_responses1,
	WideOr01,
	out_valid2,
	out_valid3,
	src_data_1441,
	full01,
	src_data_1451,
	src_data_0,
	src_data_1,
	src_data_2,
	src_data_3,
	src_data_4,
	src_data_5,
	src_data_6,
	src_data_7,
	src_data_8,
	src_data_9,
	src_data_10,
	src_data_11,
	src_data_12,
	src_data_13,
	src_data_14,
	src_data_15,
	src_data_16,
	src_data_17,
	src_data_18,
	src_data_19,
	src_data_20,
	src_data_21,
	src_data_22,
	src_data_23,
	src_data_24,
	src_data_25,
	src_data_26,
	src_data_27,
	src_data_28,
	src_data_29,
	src_data_30,
	src_data_31,
	src_data_32,
	src_data_33,
	src_data_34,
	src_data_35,
	src_data_36,
	src_data_37,
	src_data_38,
	src_data_39,
	src_data_40,
	src_data_41,
	src_data_42,
	src_data_43,
	src_data_44,
	src_data_45,
	src_data_46,
	src_data_47,
	src_data_48,
	src_data_49,
	src_data_50,
	src_data_51,
	src_data_52,
	src_data_53,
	src_data_54,
	src_data_55,
	src_data_56,
	src_data_57,
	src_data_58,
	src_data_59,
	src_data_60,
	src_data_61,
	src_data_62,
	src_data_63,
	src_payload_0,
	data1_32,
	data1_31,
	data1_30,
	data1_29,
	data1_12,
	data1_11,
	data1_10,
	data1_28,
	data1_27,
	data1_26,
	data1_25,
	data1_24,
	data1_23,
	data1_22,
	data1_21,
	data1_8,
	data1_9,
	data1_20,
	data1_19,
	data1_18,
	data1_17,
	data1_16,
	data1_15,
	data1_14,
	data1_13,
	r_sync_rst,
	source0_data_65,
	source0_data_69,
	source0_data_68,
	source0_data_70,
	source0_data_66,
	source0_data_64,
	source0_data_71,
	source0_data_661,
	source0_data_691,
	source0_data_651,
	source0_data_641,
	source0_data_681,
	source0_data_701,
	m0_write,
	m0_write1,
	in_data_reg_0,
	int_nxt_addr_reg_dly_3,
	int_nxt_addr_reg_dly_4,
	int_nxt_addr_reg_dly_5,
	int_nxt_addr_reg_dly_6,
	int_nxt_addr_reg_dly_7,
	int_nxt_addr_reg_dly_8,
	int_nxt_addr_reg_dly_9,
	int_nxt_addr_reg_dly_10,
	int_nxt_addr_reg_dly_11,
	in_data_reg_01,
	int_nxt_addr_reg_dly_31,
	int_nxt_addr_reg_dly_41,
	int_nxt_addr_reg_dly_51,
	int_nxt_addr_reg_dly_61,
	int_nxt_addr_reg_dly_71,
	int_nxt_addr_reg_dly_81,
	int_nxt_addr_reg_dly_91,
	int_nxt_addr_reg_dly_101,
	int_nxt_addr_reg_dly_111,
	in_data_reg_1,
	in_data_reg_11,
	in_data_reg_2,
	in_data_reg_21,
	in_data_reg_3,
	in_data_reg_31,
	in_data_reg_4,
	in_data_reg_41,
	in_data_reg_5,
	in_data_reg_51,
	in_data_reg_6,
	in_data_reg_61,
	in_data_reg_7,
	in_data_reg_71,
	in_data_reg_8,
	in_data_reg_81,
	in_data_reg_9,
	in_data_reg_91,
	in_data_reg_10,
	in_data_reg_101,
	in_data_reg_111,
	in_data_reg_112,
	in_data_reg_12,
	in_data_reg_121,
	in_data_reg_13,
	in_data_reg_131,
	in_data_reg_14,
	in_data_reg_141,
	in_data_reg_15,
	in_data_reg_151,
	in_data_reg_16,
	in_data_reg_161,
	in_data_reg_17,
	in_data_reg_171,
	in_data_reg_18,
	in_data_reg_181,
	in_data_reg_19,
	in_data_reg_191,
	in_data_reg_20,
	in_data_reg_201,
	in_data_reg_211,
	in_data_reg_212,
	in_data_reg_22,
	in_data_reg_221,
	in_data_reg_23,
	in_data_reg_231,
	in_data_reg_24,
	in_data_reg_241,
	in_data_reg_25,
	in_data_reg_251,
	in_data_reg_26,
	in_data_reg_261,
	in_data_reg_27,
	in_data_reg_271,
	in_data_reg_28,
	in_data_reg_281,
	in_data_reg_29,
	in_data_reg_291,
	in_data_reg_30,
	in_data_reg_301,
	in_data_reg_311,
	in_data_reg_312,
	in_data_reg_32,
	in_data_reg_321,
	in_data_reg_33,
	in_data_reg_331,
	in_data_reg_34,
	in_data_reg_341,
	in_data_reg_35,
	in_data_reg_351,
	in_data_reg_36,
	in_data_reg_361,
	in_data_reg_37,
	in_data_reg_371,
	in_data_reg_38,
	in_data_reg_381,
	in_data_reg_39,
	in_data_reg_391,
	in_data_reg_40,
	in_data_reg_401,
	in_data_reg_411,
	in_data_reg_412,
	in_data_reg_42,
	in_data_reg_421,
	in_data_reg_43,
	in_data_reg_431,
	in_data_reg_44,
	in_data_reg_441,
	in_data_reg_45,
	in_data_reg_451,
	in_data_reg_46,
	in_data_reg_461,
	in_data_reg_47,
	in_data_reg_471,
	in_data_reg_48,
	in_data_reg_481,
	in_data_reg_49,
	in_data_reg_491,
	in_data_reg_50,
	in_data_reg_501,
	in_data_reg_511,
	in_data_reg_512,
	in_data_reg_52,
	in_data_reg_521,
	in_data_reg_53,
	in_data_reg_531,
	in_data_reg_54,
	in_data_reg_541,
	in_data_reg_55,
	in_data_reg_551,
	in_data_reg_56,
	in_data_reg_561,
	in_data_reg_57,
	in_data_reg_571,
	in_data_reg_58,
	in_data_reg_581,
	in_data_reg_59,
	in_data_reg_591,
	in_data_reg_60,
	in_data_reg_601,
	in_data_reg_611,
	in_data_reg_612,
	in_data_reg_62,
	in_data_reg_621,
	in_data_reg_63,
	in_data_reg_631,
	data1_53,
	data1_531,
	data1_221,
	data1_121,
	data1_111,
	data1_101,
	data1_211,
	data1_231,
	data1_81,
	data1_4,
	data1_2,
	data1_6,
	data1_5,
	data1_7,
	data1_3,
	data1_1,
	data1_201,
	data1_191,
	data1_181,
	data1_171,
	data1_161,
	data1_151,
	data1_141,
	data1_131,
	data1_54,
	data1_541,
	data1_91,
	data1_241,
	data1_251,
	data1_261,
	data1_271,
	data1_281,
	data1_291,
	data1_301,
	data1_311,
	data1_321,
	data1_102,
	data1_112,
	data1_122,
	data1_132,
	data1_142,
	data1_152,
	data1_162,
	data1_172,
	data1_182,
	data1_192,
	data1_202,
	data1_212,
	data1_222,
	data1_232,
	data1_242,
	data1_252,
	data1_262,
	data1_272,
	data1_282,
	data1_292,
	data1_302,
	data1_312,
	data1_322,
	data1_332,
	data1_342,
	data1_352,
	data1_362,
	data1_37,
	data1_38,
	data1_39,
	data1_40,
	data1_41,
	data1_42,
	data1_43,
	data1_44,
	data1_45,
	data1_46,
	data1_47,
	data1_48,
	data1_49,
	data1_50,
	data1_51,
	data1_52,
	data1_532,
	data1_542,
	data1_55,
	data1_56,
	data1_57,
	data1_58,
	data1_59,
	data1_60,
	data1_61,
	data1_62,
	data1_63,
	data1_64,
	data1_65,
	data1_66,
	data1_67,
	data1_68,
	data1_69,
	data1_70,
	data1_71,
	data1_72,
	data1_82,
	data1_92,
	source0_data_711,
	source0_data_67,
	source0_data_671,
	clock_bridge_0_in_clk_clk)/* synthesis synthesis_greybox=0 */;
input 	wire_pll7_clk_0;
input 	q_a_0;
input 	q_b_0;
input 	q_a_1;
input 	q_b_1;
input 	q_a_2;
input 	q_b_2;
input 	q_a_3;
input 	q_b_3;
input 	q_a_4;
input 	q_b_4;
input 	q_a_5;
input 	q_b_5;
input 	q_a_6;
input 	q_b_6;
input 	q_a_7;
input 	q_b_7;
input 	q_a_8;
input 	q_b_8;
input 	q_a_9;
input 	q_b_9;
input 	q_a_10;
input 	q_b_10;
input 	q_a_11;
input 	q_b_11;
input 	q_a_12;
input 	q_b_12;
input 	q_a_13;
input 	q_b_13;
input 	q_a_14;
input 	q_b_14;
input 	q_a_15;
input 	q_b_15;
input 	q_a_16;
input 	q_b_16;
input 	q_a_17;
input 	q_b_17;
input 	q_a_18;
input 	q_b_18;
input 	q_a_19;
input 	q_b_19;
input 	q_a_20;
input 	q_b_20;
input 	q_a_21;
input 	q_b_21;
input 	q_a_22;
input 	q_b_22;
input 	q_a_23;
input 	q_b_23;
input 	q_a_24;
input 	q_b_24;
input 	q_a_25;
input 	q_b_25;
input 	q_a_26;
input 	q_b_26;
input 	q_a_27;
input 	q_b_27;
input 	q_a_28;
input 	q_b_28;
input 	q_a_29;
input 	q_b_29;
input 	q_a_30;
input 	q_b_30;
input 	q_a_31;
input 	q_b_31;
input 	q_a_32;
input 	q_b_32;
input 	q_a_33;
input 	q_b_33;
input 	q_a_34;
input 	q_b_34;
input 	q_a_35;
input 	q_b_35;
input 	q_a_36;
input 	q_b_36;
input 	q_a_37;
input 	q_b_37;
input 	q_a_38;
input 	q_b_38;
input 	q_a_39;
input 	q_b_39;
input 	q_a_40;
input 	q_b_40;
input 	q_a_41;
input 	q_b_41;
input 	q_a_42;
input 	q_b_42;
input 	q_a_43;
input 	q_b_43;
input 	q_a_44;
input 	q_b_44;
input 	q_a_45;
input 	q_b_45;
input 	q_a_46;
input 	q_b_46;
input 	q_a_47;
input 	q_b_47;
input 	q_a_48;
input 	q_b_48;
input 	q_a_49;
input 	q_b_49;
input 	q_a_50;
input 	q_b_50;
input 	q_a_51;
input 	q_b_51;
input 	q_a_52;
input 	q_b_52;
input 	q_a_53;
input 	q_b_53;
input 	q_a_54;
input 	q_b_54;
input 	q_a_55;
input 	q_b_55;
input 	q_a_56;
input 	q_b_56;
input 	q_a_57;
input 	q_b_57;
input 	q_a_58;
input 	q_b_58;
input 	q_a_59;
input 	q_b_59;
input 	q_a_60;
input 	q_b_60;
input 	q_a_61;
input 	q_b_61;
input 	q_a_62;
input 	q_b_62;
input 	q_a_63;
input 	q_b_63;
input 	data1_35;
input 	data1_33;
input 	data1_34;
input 	data1_36;
output 	Equal1;
output 	WideOr0;
input 	data1_0;
input 	full1;
input 	full11;
output 	last_dest_id_0;
output 	has_pending_responses;
output 	wready;
output 	awready;
input 	altera_reset_synchronizer_int_chain_out;
output 	always2;
output 	out_valid;
output 	out_valid1;
output 	src_data_144;
input 	full0;
output 	src_data_145;
input 	full12;
input 	data1_361;
input 	data1_351;
input 	data1_341;
input 	data1_331;
output 	Equal11;
output 	last_dest_id_01;
output 	has_pending_responses1;
output 	WideOr01;
output 	out_valid2;
output 	out_valid3;
output 	src_data_1441;
input 	full01;
output 	src_data_1451;
output 	src_data_0;
output 	src_data_1;
output 	src_data_2;
output 	src_data_3;
output 	src_data_4;
output 	src_data_5;
output 	src_data_6;
output 	src_data_7;
output 	src_data_8;
output 	src_data_9;
output 	src_data_10;
output 	src_data_11;
output 	src_data_12;
output 	src_data_13;
output 	src_data_14;
output 	src_data_15;
output 	src_data_16;
output 	src_data_17;
output 	src_data_18;
output 	src_data_19;
output 	src_data_20;
output 	src_data_21;
output 	src_data_22;
output 	src_data_23;
output 	src_data_24;
output 	src_data_25;
output 	src_data_26;
output 	src_data_27;
output 	src_data_28;
output 	src_data_29;
output 	src_data_30;
output 	src_data_31;
output 	src_data_32;
output 	src_data_33;
output 	src_data_34;
output 	src_data_35;
output 	src_data_36;
output 	src_data_37;
output 	src_data_38;
output 	src_data_39;
output 	src_data_40;
output 	src_data_41;
output 	src_data_42;
output 	src_data_43;
output 	src_data_44;
output 	src_data_45;
output 	src_data_46;
output 	src_data_47;
output 	src_data_48;
output 	src_data_49;
output 	src_data_50;
output 	src_data_51;
output 	src_data_52;
output 	src_data_53;
output 	src_data_54;
output 	src_data_55;
output 	src_data_56;
output 	src_data_57;
output 	src_data_58;
output 	src_data_59;
output 	src_data_60;
output 	src_data_61;
output 	src_data_62;
output 	src_data_63;
output 	src_payload_0;
input 	data1_32;
input 	data1_31;
input 	data1_30;
input 	data1_29;
input 	data1_12;
input 	data1_11;
input 	data1_10;
input 	data1_28;
input 	data1_27;
input 	data1_26;
input 	data1_25;
input 	data1_24;
input 	data1_23;
input 	data1_22;
input 	data1_21;
input 	data1_8;
input 	data1_9;
input 	data1_20;
input 	data1_19;
input 	data1_18;
input 	data1_17;
input 	data1_16;
input 	data1_15;
input 	data1_14;
input 	data1_13;
input 	r_sync_rst;
output 	source0_data_65;
output 	source0_data_69;
output 	source0_data_68;
output 	source0_data_70;
output 	source0_data_66;
output 	source0_data_64;
output 	source0_data_71;
output 	source0_data_661;
output 	source0_data_691;
output 	source0_data_651;
output 	source0_data_641;
output 	source0_data_681;
output 	source0_data_701;
output 	m0_write;
output 	m0_write1;
output 	in_data_reg_0;
output 	int_nxt_addr_reg_dly_3;
output 	int_nxt_addr_reg_dly_4;
output 	int_nxt_addr_reg_dly_5;
output 	int_nxt_addr_reg_dly_6;
output 	int_nxt_addr_reg_dly_7;
output 	int_nxt_addr_reg_dly_8;
output 	int_nxt_addr_reg_dly_9;
output 	int_nxt_addr_reg_dly_10;
output 	int_nxt_addr_reg_dly_11;
output 	in_data_reg_01;
output 	int_nxt_addr_reg_dly_31;
output 	int_nxt_addr_reg_dly_41;
output 	int_nxt_addr_reg_dly_51;
output 	int_nxt_addr_reg_dly_61;
output 	int_nxt_addr_reg_dly_71;
output 	int_nxt_addr_reg_dly_81;
output 	int_nxt_addr_reg_dly_91;
output 	int_nxt_addr_reg_dly_101;
output 	int_nxt_addr_reg_dly_111;
output 	in_data_reg_1;
output 	in_data_reg_11;
output 	in_data_reg_2;
output 	in_data_reg_21;
output 	in_data_reg_3;
output 	in_data_reg_31;
output 	in_data_reg_4;
output 	in_data_reg_41;
output 	in_data_reg_5;
output 	in_data_reg_51;
output 	in_data_reg_6;
output 	in_data_reg_61;
output 	in_data_reg_7;
output 	in_data_reg_71;
output 	in_data_reg_8;
output 	in_data_reg_81;
output 	in_data_reg_9;
output 	in_data_reg_91;
output 	in_data_reg_10;
output 	in_data_reg_101;
output 	in_data_reg_111;
output 	in_data_reg_112;
output 	in_data_reg_12;
output 	in_data_reg_121;
output 	in_data_reg_13;
output 	in_data_reg_131;
output 	in_data_reg_14;
output 	in_data_reg_141;
output 	in_data_reg_15;
output 	in_data_reg_151;
output 	in_data_reg_16;
output 	in_data_reg_161;
output 	in_data_reg_17;
output 	in_data_reg_171;
output 	in_data_reg_18;
output 	in_data_reg_181;
output 	in_data_reg_19;
output 	in_data_reg_191;
output 	in_data_reg_20;
output 	in_data_reg_201;
output 	in_data_reg_211;
output 	in_data_reg_212;
output 	in_data_reg_22;
output 	in_data_reg_221;
output 	in_data_reg_23;
output 	in_data_reg_231;
output 	in_data_reg_24;
output 	in_data_reg_241;
output 	in_data_reg_25;
output 	in_data_reg_251;
output 	in_data_reg_26;
output 	in_data_reg_261;
output 	in_data_reg_27;
output 	in_data_reg_271;
output 	in_data_reg_28;
output 	in_data_reg_281;
output 	in_data_reg_29;
output 	in_data_reg_291;
output 	in_data_reg_30;
output 	in_data_reg_301;
output 	in_data_reg_311;
output 	in_data_reg_312;
output 	in_data_reg_32;
output 	in_data_reg_321;
output 	in_data_reg_33;
output 	in_data_reg_331;
output 	in_data_reg_34;
output 	in_data_reg_341;
output 	in_data_reg_35;
output 	in_data_reg_351;
output 	in_data_reg_36;
output 	in_data_reg_361;
output 	in_data_reg_37;
output 	in_data_reg_371;
output 	in_data_reg_38;
output 	in_data_reg_381;
output 	in_data_reg_39;
output 	in_data_reg_391;
output 	in_data_reg_40;
output 	in_data_reg_401;
output 	in_data_reg_411;
output 	in_data_reg_412;
output 	in_data_reg_42;
output 	in_data_reg_421;
output 	in_data_reg_43;
output 	in_data_reg_431;
output 	in_data_reg_44;
output 	in_data_reg_441;
output 	in_data_reg_45;
output 	in_data_reg_451;
output 	in_data_reg_46;
output 	in_data_reg_461;
output 	in_data_reg_47;
output 	in_data_reg_471;
output 	in_data_reg_48;
output 	in_data_reg_481;
output 	in_data_reg_49;
output 	in_data_reg_491;
output 	in_data_reg_50;
output 	in_data_reg_501;
output 	in_data_reg_511;
output 	in_data_reg_512;
output 	in_data_reg_52;
output 	in_data_reg_521;
output 	in_data_reg_53;
output 	in_data_reg_531;
output 	in_data_reg_54;
output 	in_data_reg_541;
output 	in_data_reg_55;
output 	in_data_reg_551;
output 	in_data_reg_56;
output 	in_data_reg_561;
output 	in_data_reg_57;
output 	in_data_reg_571;
output 	in_data_reg_58;
output 	in_data_reg_581;
output 	in_data_reg_59;
output 	in_data_reg_591;
output 	in_data_reg_60;
output 	in_data_reg_601;
output 	in_data_reg_611;
output 	in_data_reg_612;
output 	in_data_reg_62;
output 	in_data_reg_621;
output 	in_data_reg_63;
output 	in_data_reg_631;
input 	data1_53;
input 	data1_531;
input 	data1_221;
input 	data1_121;
input 	data1_111;
input 	data1_101;
input 	data1_211;
input 	data1_231;
input 	data1_81;
input 	data1_4;
input 	data1_2;
input 	data1_6;
input 	data1_5;
input 	data1_7;
input 	data1_3;
input 	data1_1;
input 	data1_201;
input 	data1_191;
input 	data1_181;
input 	data1_171;
input 	data1_161;
input 	data1_151;
input 	data1_141;
input 	data1_131;
input 	data1_54;
input 	data1_541;
input 	data1_91;
input 	data1_241;
input 	data1_251;
input 	data1_261;
input 	data1_271;
input 	data1_281;
input 	data1_291;
input 	data1_301;
input 	data1_311;
input 	data1_321;
input 	data1_102;
input 	data1_112;
input 	data1_122;
input 	data1_132;
input 	data1_142;
input 	data1_152;
input 	data1_162;
input 	data1_172;
input 	data1_182;
input 	data1_192;
input 	data1_202;
input 	data1_212;
input 	data1_222;
input 	data1_232;
input 	data1_242;
input 	data1_252;
input 	data1_262;
input 	data1_272;
input 	data1_282;
input 	data1_292;
input 	data1_302;
input 	data1_312;
input 	data1_322;
input 	data1_332;
input 	data1_342;
input 	data1_352;
input 	data1_362;
input 	data1_37;
input 	data1_38;
input 	data1_39;
input 	data1_40;
input 	data1_41;
input 	data1_42;
input 	data1_43;
input 	data1_44;
input 	data1_45;
input 	data1_46;
input 	data1_47;
input 	data1_48;
input 	data1_49;
input 	data1_50;
input 	data1_51;
input 	data1_52;
input 	data1_532;
input 	data1_542;
input 	data1_55;
input 	data1_56;
input 	data1_57;
input 	data1_58;
input 	data1_59;
input 	data1_60;
input 	data1_61;
input 	data1_62;
input 	data1_63;
input 	data1_64;
input 	data1_65;
input 	data1_66;
input 	data1_67;
input 	data1_68;
input 	data1_69;
input 	data1_70;
input 	data1_71;
input 	data1_72;
input 	data1_82;
input 	data1_92;
output 	source0_data_711;
output 	source0_data_67;
output 	source0_data_671;
input 	clock_bridge_0_in_clk_clk;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \axi_bridge_0_m0_agent|read_cp_data[113]~0_combout ;
wire \axi_bridge_0_m0_agent|read_cp_data[114]~2_combout ;
wire \axi_bridge_0_m0_agent|read_cp_data[115]~4_combout ;
wire \axi_bridge_0_m0_agent|read_cp_data[116]~6_combout ;
wire \axi_bridge_0_m0_agent|read_cp_data[117]~8_combout ;
wire \axi_bridge_0_m0_agent|read_cp_data[118]~10_combout ;
wire \axi_bridge_0_m0_agent|read_cp_data[119]~12_combout ;
wire \axi_bridge_0_m0_agent|read_cp_data[120]~14_combout ;
wire \axi_bridge_0_m0_agent|read_cp_data[121]~16_combout ;
wire \async_fifo_001|full~q ;
wire \async_fifo|full~q ;
wire \axi_bridge_0_m0_agent|align_address_to_size|out_data[14]~0_combout ;
wire \axi_bridge_0_m0_agent|align_address_to_size|out_data[12]~1_combout ;
wire \axi_bridge_0_m0_agent|align_address_to_size|out_data[13]~2_combout ;
wire \axi_bridge_0_m0_agent|align_address_to_size|out_data[15]~3_combout ;
wire \async_fifo_001|next_in_wr_ptr~0_combout ;
wire \async_fifo_006|out_payload[146]~q ;
wire \async_fifo_004|out_payload[146]~q ;
wire \async_fifo_006|out_payload[147]~q ;
wire \async_fifo_004|out_payload[147]~q ;
wire \async_fifo_003|full~q ;
wire \async_fifo_002|full~q ;
wire \async_fifo_007|out_payload[146]~q ;
wire \async_fifo_005|out_payload[146]~q ;
wire \async_fifo_007|out_payload[147]~q ;
wire \async_fifo_005|out_payload[147]~q ;
wire \async_fifo_007|out_payload[2]~q ;
wire \async_fifo_005|out_payload[2]~q ;
wire \async_fifo_007|out_payload[3]~q ;
wire \async_fifo_005|out_payload[3]~q ;
wire \async_fifo_007|out_payload[4]~q ;
wire \async_fifo_005|out_payload[4]~q ;
wire \async_fifo_007|out_payload[5]~q ;
wire \async_fifo_005|out_payload[5]~q ;
wire \async_fifo_007|out_payload[6]~q ;
wire \async_fifo_005|out_payload[6]~q ;
wire \async_fifo_007|out_payload[7]~q ;
wire \async_fifo_005|out_payload[7]~q ;
wire \async_fifo_007|out_payload[8]~q ;
wire \async_fifo_005|out_payload[8]~q ;
wire \async_fifo_007|out_payload[9]~q ;
wire \async_fifo_005|out_payload[9]~q ;
wire \async_fifo_007|out_payload[10]~q ;
wire \async_fifo_005|out_payload[10]~q ;
wire \async_fifo_007|out_payload[11]~q ;
wire \async_fifo_005|out_payload[11]~q ;
wire \async_fifo_007|out_payload[12]~q ;
wire \async_fifo_005|out_payload[12]~q ;
wire \async_fifo_007|out_payload[13]~q ;
wire \async_fifo_005|out_payload[13]~q ;
wire \async_fifo_007|out_payload[14]~q ;
wire \async_fifo_005|out_payload[14]~q ;
wire \async_fifo_007|out_payload[15]~q ;
wire \async_fifo_005|out_payload[15]~q ;
wire \async_fifo_007|out_payload[16]~q ;
wire \async_fifo_005|out_payload[16]~q ;
wire \async_fifo_007|out_payload[17]~q ;
wire \async_fifo_005|out_payload[17]~q ;
wire \async_fifo_007|out_payload[18]~q ;
wire \async_fifo_005|out_payload[18]~q ;
wire \async_fifo_007|out_payload[19]~q ;
wire \async_fifo_005|out_payload[19]~q ;
wire \async_fifo_007|out_payload[20]~q ;
wire \async_fifo_005|out_payload[20]~q ;
wire \async_fifo_007|out_payload[21]~q ;
wire \async_fifo_005|out_payload[21]~q ;
wire \async_fifo_007|out_payload[22]~q ;
wire \async_fifo_005|out_payload[22]~q ;
wire \async_fifo_007|out_payload[23]~q ;
wire \async_fifo_005|out_payload[23]~q ;
wire \async_fifo_007|out_payload[24]~q ;
wire \async_fifo_005|out_payload[24]~q ;
wire \async_fifo_007|out_payload[25]~q ;
wire \async_fifo_005|out_payload[25]~q ;
wire \async_fifo_007|out_payload[26]~q ;
wire \async_fifo_005|out_payload[26]~q ;
wire \async_fifo_007|out_payload[27]~q ;
wire \async_fifo_005|out_payload[27]~q ;
wire \async_fifo_007|out_payload[28]~q ;
wire \async_fifo_005|out_payload[28]~q ;
wire \async_fifo_007|out_payload[29]~q ;
wire \async_fifo_005|out_payload[29]~q ;
wire \async_fifo_007|out_payload[30]~q ;
wire \async_fifo_005|out_payload[30]~q ;
wire \async_fifo_007|out_payload[31]~q ;
wire \async_fifo_005|out_payload[31]~q ;
wire \async_fifo_007|out_payload[32]~q ;
wire \async_fifo_005|out_payload[32]~q ;
wire \async_fifo_007|out_payload[33]~q ;
wire \async_fifo_005|out_payload[33]~q ;
wire \async_fifo_007|out_payload[34]~q ;
wire \async_fifo_005|out_payload[34]~q ;
wire \async_fifo_007|out_payload[35]~q ;
wire \async_fifo_005|out_payload[35]~q ;
wire \async_fifo_007|out_payload[36]~q ;
wire \async_fifo_005|out_payload[36]~q ;
wire \async_fifo_007|out_payload[37]~q ;
wire \async_fifo_005|out_payload[37]~q ;
wire \async_fifo_007|out_payload[38]~q ;
wire \async_fifo_005|out_payload[38]~q ;
wire \async_fifo_007|out_payload[39]~q ;
wire \async_fifo_005|out_payload[39]~q ;
wire \async_fifo_007|out_payload[40]~q ;
wire \async_fifo_005|out_payload[40]~q ;
wire \async_fifo_007|out_payload[41]~q ;
wire \async_fifo_005|out_payload[41]~q ;
wire \async_fifo_007|out_payload[42]~q ;
wire \async_fifo_005|out_payload[42]~q ;
wire \async_fifo_007|out_payload[43]~q ;
wire \async_fifo_005|out_payload[43]~q ;
wire \async_fifo_007|out_payload[44]~q ;
wire \async_fifo_005|out_payload[44]~q ;
wire \async_fifo_007|out_payload[45]~q ;
wire \async_fifo_005|out_payload[45]~q ;
wire \async_fifo_007|out_payload[46]~q ;
wire \async_fifo_005|out_payload[46]~q ;
wire \async_fifo_007|out_payload[47]~q ;
wire \async_fifo_005|out_payload[47]~q ;
wire \async_fifo_007|out_payload[48]~q ;
wire \async_fifo_005|out_payload[48]~q ;
wire \async_fifo_007|out_payload[49]~q ;
wire \async_fifo_005|out_payload[49]~q ;
wire \async_fifo_007|out_payload[50]~q ;
wire \async_fifo_005|out_payload[50]~q ;
wire \async_fifo_007|out_payload[51]~q ;
wire \async_fifo_005|out_payload[51]~q ;
wire \async_fifo_007|out_payload[52]~q ;
wire \async_fifo_005|out_payload[52]~q ;
wire \async_fifo_007|out_payload[53]~q ;
wire \async_fifo_005|out_payload[53]~q ;
wire \async_fifo_007|out_payload[54]~q ;
wire \async_fifo_005|out_payload[54]~q ;
wire \async_fifo_007|out_payload[55]~q ;
wire \async_fifo_005|out_payload[55]~q ;
wire \async_fifo_007|out_payload[56]~q ;
wire \async_fifo_005|out_payload[56]~q ;
wire \async_fifo_007|out_payload[57]~q ;
wire \async_fifo_005|out_payload[57]~q ;
wire \async_fifo_007|out_payload[58]~q ;
wire \async_fifo_005|out_payload[58]~q ;
wire \async_fifo_007|out_payload[59]~q ;
wire \async_fifo_005|out_payload[59]~q ;
wire \async_fifo_007|out_payload[60]~q ;
wire \async_fifo_005|out_payload[60]~q ;
wire \async_fifo_007|out_payload[61]~q ;
wire \async_fifo_005|out_payload[61]~q ;
wire \async_fifo_007|out_payload[62]~q ;
wire \async_fifo_005|out_payload[62]~q ;
wire \async_fifo_007|out_payload[63]~q ;
wire \async_fifo_005|out_payload[63]~q ;
wire \async_fifo_007|out_payload[64]~q ;
wire \async_fifo_005|out_payload[64]~q ;
wire \async_fifo_007|out_payload[65]~q ;
wire \async_fifo_005|out_payload[65]~q ;
wire \async_fifo_007|out_payload[160]~q ;
wire \async_fifo_005|out_payload[160]~q ;
wire \axi_bridge_0_m0_wr_limiter|last_channel[0]~q ;
wire \axi_bridge_0_m0_agent|align_address_to_size|base_address[11]~0_combout ;
wire \axi_bridge_0_m0_agent|align_address_to_size|base_address[10]~1_combout ;
wire \axi_bridge_0_m0_agent|align_address_to_size|base_address[9]~2_combout ;
wire \axi_bridge_0_m0_agent|align_address_to_size|base_address[8]~3_combout ;
wire \axi_bridge_0_m0_agent|align_address_to_size|base_address[7]~4_combout ;
wire \axi_bridge_0_m0_agent|align_address_to_size|base_address[6]~5_combout ;
wire \axi_bridge_0_m0_agent|align_address_to_size|base_address[5]~6_combout ;
wire \axi_bridge_0_m0_agent|align_address_to_size|base_address[4]~7_combout ;
wire \axi_bridge_0_m0_agent|align_address_to_size|base_address[3]~8_combout ;
wire \async_fifo_006|out_payload[160]~q ;
wire \async_fifo_004|out_payload[160]~q ;
wire \axi_bridge_0_m0_rd_limiter|last_channel[0]~q ;
wire \axi_bridge_0_m0_agent|align_address_to_size|out_data[2]~4_combout ;
wire \axi_bridge_0_m0_agent|align_address_to_size|out_data[1]~5_combout ;
wire \axi_bridge_0_m0_agent|align_address_to_size|out_data[0]~6_combout ;
wire \intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][144]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][106]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][107]~q ;
wire \async_fifo_006|next_in_wr_ptr~2_combout ;
wire \intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem_used[0]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][158]~q ;
wire \intel_onchip_ssram_drw_s2_translator|read_latency_shift_reg[0]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem_used[0]~q ;
wire \intel_onchip_ssram_drw_s2_agent|uncompressor|always0~0_combout ;
wire \intel_onchip_ssram_drw_s2_agent|rp_valid~0_combout ;
wire \async_fifo_006|full~q ;
wire \intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][144]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][106]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][107]~q ;
wire \async_fifo_004|next_in_wr_ptr~2_combout ;
wire \intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem_used[0]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][158]~q ;
wire \intel_onchip_ssram_drw_s1_translator|read_latency_shift_reg[0]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem_used[0]~q ;
wire \intel_onchip_ssram_drw_s1_agent|uncompressor|always0~0_combout ;
wire \intel_onchip_ssram_drw_s1_agent|rp_valid~0_combout ;
wire \async_fifo_004|full~q ;
wire \intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][145]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][145]~q ;
wire \async_fifo_007|full~q ;
wire \async_fifo_005|full~q ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[0]~0_combout ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[0]~0_combout ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[1]~1_combout ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[1]~1_combout ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[2]~2_combout ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[2]~2_combout ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[3]~3_combout ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[3]~3_combout ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[4]~4_combout ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[4]~4_combout ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[5]~5_combout ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[5]~5_combout ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[6]~6_combout ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[6]~6_combout ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[7]~7_combout ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[7]~7_combout ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[8]~8_combout ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[8]~8_combout ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[9]~9_combout ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[9]~9_combout ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[10]~10_combout ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[10]~10_combout ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[11]~11_combout ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[11]~11_combout ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[12]~12_combout ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[12]~12_combout ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[13]~13_combout ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[13]~13_combout ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[14]~14_combout ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[14]~14_combout ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[15]~15_combout ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[15]~15_combout ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[16]~16_combout ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[16]~16_combout ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[17]~17_combout ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[17]~17_combout ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[18]~18_combout ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[18]~18_combout ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[19]~19_combout ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[19]~19_combout ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[20]~20_combout ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[20]~20_combout ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[21]~21_combout ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[21]~21_combout ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[22]~22_combout ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[22]~22_combout ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[23]~23_combout ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[23]~23_combout ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[24]~24_combout ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[24]~24_combout ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[25]~25_combout ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[25]~25_combout ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[26]~26_combout ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[26]~26_combout ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[27]~27_combout ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[27]~27_combout ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[28]~28_combout ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[28]~28_combout ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[29]~29_combout ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[29]~29_combout ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[30]~30_combout ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[30]~30_combout ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[31]~31_combout ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[31]~31_combout ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[32]~32_combout ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[32]~32_combout ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[33]~33_combout ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[33]~33_combout ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[34]~34_combout ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[34]~34_combout ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[35]~35_combout ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[35]~35_combout ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[36]~36_combout ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[36]~36_combout ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[37]~37_combout ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[37]~37_combout ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[38]~38_combout ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[38]~38_combout ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[39]~39_combout ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[39]~39_combout ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[40]~40_combout ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[40]~40_combout ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[41]~41_combout ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[41]~41_combout ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[42]~42_combout ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[42]~42_combout ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[43]~43_combout ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[43]~43_combout ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[44]~44_combout ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[44]~44_combout ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[45]~45_combout ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[45]~45_combout ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[46]~46_combout ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[46]~46_combout ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[47]~47_combout ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[47]~47_combout ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[48]~48_combout ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[48]~48_combout ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[49]~49_combout ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[49]~49_combout ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[50]~50_combout ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[50]~50_combout ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[51]~51_combout ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[51]~51_combout ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[52]~52_combout ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[52]~52_combout ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[53]~53_combout ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[53]~53_combout ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[54]~54_combout ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[54]~54_combout ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[55]~55_combout ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[55]~55_combout ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[56]~56_combout ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[56]~56_combout ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[57]~57_combout ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[57]~57_combout ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[58]~58_combout ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[58]~58_combout ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[59]~59_combout ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[59]~59_combout ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[60]~60_combout ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[60]~60_combout ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[61]~61_combout ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[61]~61_combout ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[62]~62_combout ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[62]~62_combout ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[63]~63_combout ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[63]~63_combout ;
wire \intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][159]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][121]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][120]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][119]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][118]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][117]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][116]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][115]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][113]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][114]~q ;
wire \intel_onchip_ssram_drw_s2_agent|uncompressor|last_packet_beat~6_combout ;
wire \intel_onchip_ssram_drw_s2_agent|uncompressor|source_endofpacket~combout ;
wire \intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][159]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][121]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][120]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][119]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][118]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][117]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][116]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][115]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][113]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][114]~q ;
wire \intel_onchip_ssram_drw_s1_agent|uncompressor|last_packet_beat~6_combout ;
wire \intel_onchip_ssram_drw_s1_agent|uncompressor|source_endofpacket~combout ;
wire \intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[144]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem_used[1]~q ;
wire \rsp_demux_001|WideOr0~0_combout ;
wire \intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[106]~q ;
wire \intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107]~q ;
wire \intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ;
wire \intel_onchip_ssram_drw_s2_agent|m0_write~0_combout ;
wire \intel_onchip_ssram_drw_s1_translator|waitrequest_reset_override~q ;
wire \intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]~q ;
wire \intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]~q ;
wire \intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]~q ;
wire \intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft1~2_combout ;
wire \intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~q ;
wire \intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[67]~13_combout ;
wire \intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]~q ;
wire \intel_onchip_ssram_drw_s2_agent|WideOr0~1_combout ;
wire \intel_onchip_ssram_drw_s2_agent|cp_ready~0_combout ;
wire \intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2_combout ;
wire \intel_onchip_ssram_drw_s2_agent|WideOr0~2_combout ;
wire \intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[144]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem_used[1]~q ;
wire \rsp_demux|WideOr0~0_combout ;
wire \intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[106]~q ;
wire \intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107]~q ;
wire \intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ;
wire \intel_onchip_ssram_drw_s1_agent|m0_write~0_combout ;
wire \intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~q ;
wire \intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]~q ;
wire \intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]~q ;
wire \intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]~q ;
wire \intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft1~1_combout ;
wire \intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Decoder1~0_combout ;
wire \intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[67]~17_combout ;
wire \intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]~q ;
wire \intel_onchip_ssram_drw_s1_agent|WideOr0~1_combout ;
wire \intel_onchip_ssram_drw_s1_agent|cp_ready~1_combout ;
wire \intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout ;
wire \intel_onchip_ssram_drw_s1_agent|WideOr0~3_combout ;
wire \intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[145]~q ;
wire \intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[145]~q ;
wire \intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[11]~q ;
wire \intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ;
wire \intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[10]~q ;
wire \intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[9]~q ;
wire \intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[8]~q ;
wire \intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[7]~q ;
wire \intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6]~q ;
wire \intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]~q ;
wire \intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]~q ;
wire \intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[3]~q ;
wire \intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]~q ;
wire \intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[11]~q ;
wire \intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ;
wire \intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[10]~q ;
wire \intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[9]~q ;
wire \intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[8]~q ;
wire \intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[7]~q ;
wire \intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6]~q ;
wire \intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]~q ;
wire \intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]~q ;
wire \intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[3]~q ;
wire \intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]~q ;
wire \cmd_mux_001|saved_grant[0]~q ;
wire \cmd_mux_001|saved_grant[1]~q ;
wire \async_fifo_003|out_payload[146]~q ;
wire \async_fifo_001|out_payload[146]~q ;
wire \cmd_mux_001|src_data[144]~combout ;
wire \intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ;
wire \async_fifo_003|out_valid~q ;
wire \async_fifo_001|out_valid~q ;
wire \cmd_mux_001|WideOr1~combout ;
wire \intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3_combout ;
wire \async_fifo_001|out_payload[108]~q ;
wire \cmd_mux_001|src_payload~0_combout ;
wire \async_fifo_003|out_payload[72]~q ;
wire \cmd_mux_001|src_payload~1_combout ;
wire \intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout ;
wire \intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[69]~29_combout ;
wire \intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[70]~32_combout ;
wire \intel_onchip_ssram_drw_s2_agent|cp_ready~5_combout ;
wire \async_fifo_003|out_payload[75]~q ;
wire \async_fifo_001|out_payload[75]~q ;
wire \async_fifo_003|out_payload[134]~q ;
wire \async_fifo_001|out_payload[134]~q ;
wire \cmd_mux_001|src_data[132]~combout ;
wire \async_fifo_003|out_payload[133]~q ;
wire \async_fifo_001|out_payload[133]~q ;
wire \cmd_mux_001|src_data[131]~combout ;
wire \async_fifo_003|out_payload[132]~q ;
wire \async_fifo_001|out_payload[132]~q ;
wire \cmd_mux_001|src_data[130]~combout ;
wire \async_fifo_003|out_payload[74]~q ;
wire \async_fifo_001|out_payload[74]~q ;
wire \async_fifo_003|out_payload[76]~q ;
wire \async_fifo_001|out_payload[76]~q ;
wire \async_fifo_001|out_payload[73]~q ;
wire \cmd_mux_001|src_data[71]~combout ;
wire \async_fifo_001|out_payload[69]~q ;
wire \cmd_mux_001|src_data[67]~combout ;
wire \async_fifo_001|out_payload[67]~q ;
wire \cmd_mux_001|src_data[65]~combout ;
wire \async_fifo_001|out_payload[71]~q ;
wire \cmd_mux_001|src_data[69]~combout ;
wire \async_fifo_001|out_payload[70]~q ;
wire \cmd_mux_001|src_data[68]~combout ;
wire \async_fifo_001|out_payload[72]~q ;
wire \cmd_mux_001|src_data[70]~combout ;
wire \async_fifo_001|out_payload[68]~q ;
wire \cmd_mux_001|src_data[66]~combout ;
wire \async_fifo_001|out_payload[66]~q ;
wire \cmd_mux_001|src_data[64]~combout ;
wire \async_fifo_001|out_payload[160]~q ;
wire \cmd_mux_001|src_payload[0]~combout ;
wire \async_fifo_001|out_payload[115]~q ;
wire \async_fifo_001|out_payload[123]~q ;
wire \async_fifo_001|out_payload[120]~q ;
wire \async_fifo_001|out_payload[121]~q ;
wire \async_fifo_001|out_payload[122]~q ;
wire \async_fifo_001|out_payload[116]~q ;
wire \async_fifo_001|out_payload[117]~q ;
wire \async_fifo_001|out_payload[118]~q ;
wire \async_fifo_001|out_payload[119]~q ;
wire \async_fifo_003|out_payload[123]~q ;
wire \async_fifo_003|out_payload[120]~q ;
wire \async_fifo_003|out_payload[121]~q ;
wire \async_fifo_003|out_payload[122]~q ;
wire \async_fifo_003|out_payload[115]~q ;
wire \async_fifo_003|out_payload[116]~q ;
wire \async_fifo_003|out_payload[117]~q ;
wire \async_fifo_003|out_payload[118]~q ;
wire \async_fifo_003|out_payload[119]~q ;
wire \cmd_mux|saved_grant[0]~q ;
wire \cmd_mux|saved_grant[1]~q ;
wire \async_fifo_002|out_payload[146]~q ;
wire \async_fifo|out_payload[146]~q ;
wire \cmd_mux|src_data[144]~combout ;
wire \async_fifo_002|out_valid~q ;
wire \async_fifo|out_valid~q ;
wire \cmd_mux|WideOr1~combout ;
wire \async_fifo|out_payload[108]~q ;
wire \cmd_mux|src_payload~0_combout ;
wire \async_fifo_002|out_payload[71]~q ;
wire \cmd_mux|src_payload~1_combout ;
wire \intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout ;
wire \intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[68]~33_combout ;
wire \intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[70]~36_combout ;
wire \intel_onchip_ssram_drw_s1_agent|cp_ready~6_combout ;
wire \async_fifo_002|out_payload[132]~q ;
wire \async_fifo|out_payload[132]~q ;
wire \cmd_mux|src_data[130]~combout ;
wire \async_fifo_002|out_payload[133]~q ;
wire \async_fifo|out_payload[133]~q ;
wire \cmd_mux|src_data[131]~combout ;
wire \async_fifo_002|out_payload[134]~q ;
wire \async_fifo|out_payload[134]~q ;
wire \cmd_mux|src_data[132]~combout ;
wire \async_fifo_002|out_payload[75]~q ;
wire \async_fifo|out_payload[75]~q ;
wire \async_fifo_002|out_payload[74]~q ;
wire \async_fifo|out_payload[74]~q ;
wire \async_fifo_002|out_payload[76]~q ;
wire \async_fifo|out_payload[76]~q ;
wire \async_fifo|out_payload[73]~q ;
wire \cmd_mux|src_data[71]~combout ;
wire \async_fifo|out_payload[69]~q ;
wire \cmd_mux|src_data[67]~combout ;
wire \async_fifo|out_payload[68]~q ;
wire \cmd_mux|src_data[66]~combout ;
wire \async_fifo|out_payload[71]~q ;
wire \cmd_mux|src_data[69]~combout ;
wire \async_fifo|out_payload[67]~q ;
wire \cmd_mux|src_data[65]~combout ;
wire \async_fifo|out_payload[66]~q ;
wire \cmd_mux|src_data[64]~combout ;
wire \async_fifo|out_payload[70]~q ;
wire \cmd_mux|src_data[68]~combout ;
wire \async_fifo|out_payload[72]~q ;
wire \cmd_mux|src_data[70]~combout ;
wire \async_fifo|out_payload[160]~q ;
wire \cmd_mux|src_payload[0]~combout ;
wire \async_fifo|out_payload[115]~q ;
wire \async_fifo|out_payload[123]~q ;
wire \async_fifo|out_payload[120]~q ;
wire \async_fifo|out_payload[121]~q ;
wire \async_fifo|out_payload[122]~q ;
wire \async_fifo|out_payload[116]~q ;
wire \async_fifo|out_payload[117]~q ;
wire \async_fifo|out_payload[118]~q ;
wire \async_fifo|out_payload[119]~q ;
wire \async_fifo_002|out_payload[123]~q ;
wire \async_fifo_002|out_payload[120]~q ;
wire \async_fifo_002|out_payload[121]~q ;
wire \async_fifo_002|out_payload[122]~q ;
wire \async_fifo_002|out_payload[115]~q ;
wire \async_fifo_002|out_payload[116]~q ;
wire \async_fifo_002|out_payload[117]~q ;
wire \async_fifo_002|out_payload[118]~q ;
wire \async_fifo_002|out_payload[119]~q ;
wire \async_fifo_003|out_payload[147]~q ;
wire \async_fifo_001|out_payload[147]~q ;
wire \cmd_mux_001|src_data[145]~combout ;
wire \async_fifo_002|out_payload[147]~q ;
wire \async_fifo|out_payload[147]~q ;
wire \cmd_mux|src_data[145]~combout ;
wire \async_fifo|out_payload[2]~q ;
wire \cmd_mux|src_payload~2_combout ;
wire \async_fifo_002|out_payload[77]~q ;
wire \async_fifo|out_payload[77]~q ;
wire \async_fifo_002|out_payload[78]~q ;
wire \async_fifo|out_payload[78]~q ;
wire \async_fifo_002|out_payload[79]~q ;
wire \async_fifo|out_payload[79]~q ;
wire \async_fifo_002|out_payload[80]~q ;
wire \async_fifo|out_payload[80]~q ;
wire \async_fifo_002|out_payload[81]~q ;
wire \async_fifo|out_payload[81]~q ;
wire \async_fifo_002|out_payload[82]~q ;
wire \async_fifo|out_payload[82]~q ;
wire \async_fifo_002|out_payload[83]~q ;
wire \async_fifo|out_payload[83]~q ;
wire \async_fifo_002|out_payload[84]~q ;
wire \async_fifo|out_payload[84]~q ;
wire \async_fifo_002|out_payload[85]~q ;
wire \async_fifo|out_payload[85]~q ;
wire \async_fifo_001|out_payload[2]~q ;
wire \cmd_mux_001|src_payload~2_combout ;
wire \async_fifo_003|out_payload[77]~q ;
wire \async_fifo_001|out_payload[77]~q ;
wire \async_fifo_003|out_payload[78]~q ;
wire \async_fifo_001|out_payload[78]~q ;
wire \async_fifo_003|out_payload[79]~q ;
wire \async_fifo_001|out_payload[79]~q ;
wire \async_fifo_003|out_payload[80]~q ;
wire \async_fifo_001|out_payload[80]~q ;
wire \async_fifo_003|out_payload[81]~q ;
wire \async_fifo_001|out_payload[81]~q ;
wire \async_fifo_003|out_payload[82]~q ;
wire \async_fifo_001|out_payload[82]~q ;
wire \async_fifo_003|out_payload[83]~q ;
wire \async_fifo_001|out_payload[83]~q ;
wire \async_fifo_003|out_payload[84]~q ;
wire \async_fifo_001|out_payload[84]~q ;
wire \async_fifo_003|out_payload[85]~q ;
wire \async_fifo_001|out_payload[85]~q ;
wire \async_fifo|out_payload[3]~q ;
wire \cmd_mux|src_payload~3_combout ;
wire \async_fifo_001|out_payload[3]~q ;
wire \cmd_mux_001|src_payload~3_combout ;
wire \async_fifo|out_payload[4]~q ;
wire \cmd_mux|src_payload~4_combout ;
wire \async_fifo_001|out_payload[4]~q ;
wire \cmd_mux_001|src_payload~4_combout ;
wire \async_fifo|out_payload[5]~q ;
wire \cmd_mux|src_payload~5_combout ;
wire \async_fifo_001|out_payload[5]~q ;
wire \cmd_mux_001|src_payload~5_combout ;
wire \async_fifo|out_payload[6]~q ;
wire \cmd_mux|src_payload~6_combout ;
wire \async_fifo_001|out_payload[6]~q ;
wire \cmd_mux_001|src_payload~6_combout ;
wire \async_fifo|out_payload[7]~q ;
wire \cmd_mux|src_payload~7_combout ;
wire \async_fifo_001|out_payload[7]~q ;
wire \cmd_mux_001|src_payload~7_combout ;
wire \async_fifo|out_payload[8]~q ;
wire \cmd_mux|src_payload~8_combout ;
wire \async_fifo_001|out_payload[8]~q ;
wire \cmd_mux_001|src_payload~8_combout ;
wire \async_fifo|out_payload[9]~q ;
wire \cmd_mux|src_payload~9_combout ;
wire \async_fifo_001|out_payload[9]~q ;
wire \cmd_mux_001|src_payload~9_combout ;
wire \async_fifo|out_payload[10]~q ;
wire \cmd_mux|src_payload~10_combout ;
wire \async_fifo_001|out_payload[10]~q ;
wire \cmd_mux_001|src_payload~10_combout ;
wire \async_fifo|out_payload[11]~q ;
wire \cmd_mux|src_payload~11_combout ;
wire \async_fifo_001|out_payload[11]~q ;
wire \cmd_mux_001|src_payload~11_combout ;
wire \async_fifo|out_payload[12]~q ;
wire \cmd_mux|src_payload~12_combout ;
wire \async_fifo_001|out_payload[12]~q ;
wire \cmd_mux_001|src_payload~12_combout ;
wire \async_fifo|out_payload[13]~q ;
wire \cmd_mux|src_payload~13_combout ;
wire \async_fifo_001|out_payload[13]~q ;
wire \cmd_mux_001|src_payload~13_combout ;
wire \async_fifo|out_payload[14]~q ;
wire \cmd_mux|src_payload~14_combout ;
wire \async_fifo_001|out_payload[14]~q ;
wire \cmd_mux_001|src_payload~14_combout ;
wire \async_fifo|out_payload[15]~q ;
wire \cmd_mux|src_payload~15_combout ;
wire \async_fifo_001|out_payload[15]~q ;
wire \cmd_mux_001|src_payload~15_combout ;
wire \async_fifo|out_payload[16]~q ;
wire \cmd_mux|src_payload~16_combout ;
wire \async_fifo_001|out_payload[16]~q ;
wire \cmd_mux_001|src_payload~16_combout ;
wire \async_fifo|out_payload[17]~q ;
wire \cmd_mux|src_payload~17_combout ;
wire \async_fifo_001|out_payload[17]~q ;
wire \cmd_mux_001|src_payload~17_combout ;
wire \async_fifo|out_payload[18]~q ;
wire \cmd_mux|src_payload~18_combout ;
wire \async_fifo_001|out_payload[18]~q ;
wire \cmd_mux_001|src_payload~18_combout ;
wire \async_fifo|out_payload[19]~q ;
wire \cmd_mux|src_payload~19_combout ;
wire \async_fifo_001|out_payload[19]~q ;
wire \cmd_mux_001|src_payload~19_combout ;
wire \async_fifo|out_payload[20]~q ;
wire \cmd_mux|src_payload~20_combout ;
wire \async_fifo_001|out_payload[20]~q ;
wire \cmd_mux_001|src_payload~20_combout ;
wire \async_fifo|out_payload[21]~q ;
wire \cmd_mux|src_payload~21_combout ;
wire \async_fifo_001|out_payload[21]~q ;
wire \cmd_mux_001|src_payload~21_combout ;
wire \async_fifo|out_payload[22]~q ;
wire \cmd_mux|src_payload~22_combout ;
wire \async_fifo_001|out_payload[22]~q ;
wire \cmd_mux_001|src_payload~22_combout ;
wire \async_fifo|out_payload[23]~q ;
wire \cmd_mux|src_payload~23_combout ;
wire \async_fifo_001|out_payload[23]~q ;
wire \cmd_mux_001|src_payload~23_combout ;
wire \async_fifo|out_payload[24]~q ;
wire \cmd_mux|src_payload~24_combout ;
wire \async_fifo_001|out_payload[24]~q ;
wire \cmd_mux_001|src_payload~24_combout ;
wire \async_fifo|out_payload[25]~q ;
wire \cmd_mux|src_payload~25_combout ;
wire \async_fifo_001|out_payload[25]~q ;
wire \cmd_mux_001|src_payload~25_combout ;
wire \async_fifo|out_payload[26]~q ;
wire \cmd_mux|src_payload~26_combout ;
wire \async_fifo_001|out_payload[26]~q ;
wire \cmd_mux_001|src_payload~26_combout ;
wire \async_fifo|out_payload[27]~q ;
wire \cmd_mux|src_payload~27_combout ;
wire \async_fifo_001|out_payload[27]~q ;
wire \cmd_mux_001|src_payload~27_combout ;
wire \async_fifo|out_payload[28]~q ;
wire \cmd_mux|src_payload~28_combout ;
wire \async_fifo_001|out_payload[28]~q ;
wire \cmd_mux_001|src_payload~28_combout ;
wire \async_fifo|out_payload[29]~q ;
wire \cmd_mux|src_payload~29_combout ;
wire \async_fifo_001|out_payload[29]~q ;
wire \cmd_mux_001|src_payload~29_combout ;
wire \async_fifo|out_payload[30]~q ;
wire \cmd_mux|src_payload~30_combout ;
wire \async_fifo_001|out_payload[30]~q ;
wire \cmd_mux_001|src_payload~30_combout ;
wire \async_fifo|out_payload[31]~q ;
wire \cmd_mux|src_payload~31_combout ;
wire \async_fifo_001|out_payload[31]~q ;
wire \cmd_mux_001|src_payload~31_combout ;
wire \async_fifo|out_payload[32]~q ;
wire \cmd_mux|src_payload~32_combout ;
wire \async_fifo_001|out_payload[32]~q ;
wire \cmd_mux_001|src_payload~32_combout ;
wire \async_fifo|out_payload[33]~q ;
wire \cmd_mux|src_payload~33_combout ;
wire \async_fifo_001|out_payload[33]~q ;
wire \cmd_mux_001|src_payload~33_combout ;
wire \async_fifo|out_payload[34]~q ;
wire \cmd_mux|src_payload~34_combout ;
wire \async_fifo_001|out_payload[34]~q ;
wire \cmd_mux_001|src_payload~34_combout ;
wire \async_fifo|out_payload[35]~q ;
wire \cmd_mux|src_payload~35_combout ;
wire \async_fifo_001|out_payload[35]~q ;
wire \cmd_mux_001|src_payload~35_combout ;
wire \async_fifo|out_payload[36]~q ;
wire \cmd_mux|src_payload~36_combout ;
wire \async_fifo_001|out_payload[36]~q ;
wire \cmd_mux_001|src_payload~36_combout ;
wire \async_fifo|out_payload[37]~q ;
wire \cmd_mux|src_payload~37_combout ;
wire \async_fifo_001|out_payload[37]~q ;
wire \cmd_mux_001|src_payload~37_combout ;
wire \async_fifo|out_payload[38]~q ;
wire \cmd_mux|src_payload~38_combout ;
wire \async_fifo_001|out_payload[38]~q ;
wire \cmd_mux_001|src_payload~38_combout ;
wire \async_fifo|out_payload[39]~q ;
wire \cmd_mux|src_payload~39_combout ;
wire \async_fifo_001|out_payload[39]~q ;
wire \cmd_mux_001|src_payload~39_combout ;
wire \async_fifo|out_payload[40]~q ;
wire \cmd_mux|src_payload~40_combout ;
wire \async_fifo_001|out_payload[40]~q ;
wire \cmd_mux_001|src_payload~40_combout ;
wire \async_fifo|out_payload[41]~q ;
wire \cmd_mux|src_payload~41_combout ;
wire \async_fifo_001|out_payload[41]~q ;
wire \cmd_mux_001|src_payload~41_combout ;
wire \async_fifo|out_payload[42]~q ;
wire \cmd_mux|src_payload~42_combout ;
wire \async_fifo_001|out_payload[42]~q ;
wire \cmd_mux_001|src_payload~42_combout ;
wire \async_fifo|out_payload[43]~q ;
wire \cmd_mux|src_payload~43_combout ;
wire \async_fifo_001|out_payload[43]~q ;
wire \cmd_mux_001|src_payload~43_combout ;
wire \async_fifo|out_payload[44]~q ;
wire \cmd_mux|src_payload~44_combout ;
wire \async_fifo_001|out_payload[44]~q ;
wire \cmd_mux_001|src_payload~44_combout ;
wire \async_fifo|out_payload[45]~q ;
wire \cmd_mux|src_payload~45_combout ;
wire \async_fifo_001|out_payload[45]~q ;
wire \cmd_mux_001|src_payload~45_combout ;
wire \async_fifo|out_payload[46]~q ;
wire \cmd_mux|src_payload~46_combout ;
wire \async_fifo_001|out_payload[46]~q ;
wire \cmd_mux_001|src_payload~46_combout ;
wire \async_fifo|out_payload[47]~q ;
wire \cmd_mux|src_payload~47_combout ;
wire \async_fifo_001|out_payload[47]~q ;
wire \cmd_mux_001|src_payload~47_combout ;
wire \async_fifo|out_payload[48]~q ;
wire \cmd_mux|src_payload~48_combout ;
wire \async_fifo_001|out_payload[48]~q ;
wire \cmd_mux_001|src_payload~48_combout ;
wire \async_fifo|out_payload[49]~q ;
wire \cmd_mux|src_payload~49_combout ;
wire \async_fifo_001|out_payload[49]~q ;
wire \cmd_mux_001|src_payload~49_combout ;
wire \async_fifo|out_payload[50]~q ;
wire \cmd_mux|src_payload~50_combout ;
wire \async_fifo_001|out_payload[50]~q ;
wire \cmd_mux_001|src_payload~50_combout ;
wire \async_fifo|out_payload[51]~q ;
wire \cmd_mux|src_payload~51_combout ;
wire \async_fifo_001|out_payload[51]~q ;
wire \cmd_mux_001|src_payload~51_combout ;
wire \async_fifo|out_payload[52]~q ;
wire \cmd_mux|src_payload~52_combout ;
wire \async_fifo_001|out_payload[52]~q ;
wire \cmd_mux_001|src_payload~52_combout ;
wire \async_fifo|out_payload[53]~q ;
wire \cmd_mux|src_payload~53_combout ;
wire \async_fifo_001|out_payload[53]~q ;
wire \cmd_mux_001|src_payload~53_combout ;
wire \async_fifo|out_payload[54]~q ;
wire \cmd_mux|src_payload~54_combout ;
wire \async_fifo_001|out_payload[54]~q ;
wire \cmd_mux_001|src_payload~54_combout ;
wire \async_fifo|out_payload[55]~q ;
wire \cmd_mux|src_payload~55_combout ;
wire \async_fifo_001|out_payload[55]~q ;
wire \cmd_mux_001|src_payload~55_combout ;
wire \async_fifo|out_payload[56]~q ;
wire \cmd_mux|src_payload~56_combout ;
wire \async_fifo_001|out_payload[56]~q ;
wire \cmd_mux_001|src_payload~56_combout ;
wire \async_fifo|out_payload[57]~q ;
wire \cmd_mux|src_payload~57_combout ;
wire \async_fifo_001|out_payload[57]~q ;
wire \cmd_mux_001|src_payload~57_combout ;
wire \async_fifo|out_payload[58]~q ;
wire \cmd_mux|src_payload~58_combout ;
wire \async_fifo_001|out_payload[58]~q ;
wire \cmd_mux_001|src_payload~58_combout ;
wire \async_fifo|out_payload[59]~q ;
wire \cmd_mux|src_payload~59_combout ;
wire \async_fifo_001|out_payload[59]~q ;
wire \cmd_mux_001|src_payload~59_combout ;
wire \async_fifo|out_payload[60]~q ;
wire \cmd_mux|src_payload~60_combout ;
wire \async_fifo_001|out_payload[60]~q ;
wire \cmd_mux_001|src_payload~60_combout ;
wire \async_fifo|out_payload[61]~q ;
wire \cmd_mux|src_payload~61_combout ;
wire \async_fifo_001|out_payload[61]~q ;
wire \cmd_mux_001|src_payload~61_combout ;
wire \async_fifo|out_payload[62]~q ;
wire \cmd_mux|src_payload~62_combout ;
wire \async_fifo_001|out_payload[62]~q ;
wire \cmd_mux_001|src_payload~62_combout ;
wire \async_fifo|out_payload[63]~q ;
wire \cmd_mux|src_payload~63_combout ;
wire \async_fifo_001|out_payload[63]~q ;
wire \cmd_mux_001|src_payload~63_combout ;
wire \async_fifo|out_payload[64]~q ;
wire \cmd_mux|src_payload~64_combout ;
wire \async_fifo_001|out_payload[64]~q ;
wire \cmd_mux_001|src_payload~64_combout ;
wire \async_fifo|out_payload[65]~q ;
wire \cmd_mux|src_payload~65_combout ;
wire \async_fifo_001|out_payload[65]~q ;
wire \cmd_mux_001|src_payload~65_combout ;
wire \async_fifo_003|out_payload[125]~q ;
wire \async_fifo_001|out_payload[125]~q ;
wire \cmd_mux_001|src_data[123]~combout ;
wire \async_fifo_003|out_payload[124]~q ;
wire \async_fifo_001|out_payload[124]~q ;
wire \cmd_mux_001|src_data[122]~combout ;
wire \async_fifo_003|out_payload[126]~q ;
wire \async_fifo_001|out_payload[126]~q ;
wire \cmd_mux_001|src_data[124]~combout ;
wire \async_fifo_002|out_payload[125]~q ;
wire \async_fifo|out_payload[125]~q ;
wire \cmd_mux|src_data[123]~combout ;
wire \async_fifo_002|out_payload[124]~q ;
wire \async_fifo|out_payload[124]~q ;
wire \cmd_mux|src_data[122]~combout ;
wire \async_fifo_002|out_payload[126]~q ;
wire \async_fifo|out_payload[126]~q ;
wire \cmd_mux|src_data[124]~combout ;
wire \async_fifo_002|out_payload[127]~q ;
wire \async_fifo|out_payload[127]~q ;
wire \cmd_mux|src_data[125]~combout ;
wire \async_fifo_002|out_payload[128]~q ;
wire \async_fifo|out_payload[128]~q ;
wire \cmd_mux|src_data[126]~combout ;
wire \async_fifo_002|out_payload[129]~q ;
wire \async_fifo|out_payload[129]~q ;
wire \cmd_mux|src_data[127]~combout ;
wire \async_fifo_002|out_payload[130]~q ;
wire \async_fifo|out_payload[130]~q ;
wire \cmd_mux|src_data[128]~combout ;
wire \async_fifo_002|out_payload[131]~q ;
wire \async_fifo|out_payload[131]~q ;
wire \cmd_mux|src_data[129]~combout ;
wire \async_fifo_003|out_payload[127]~q ;
wire \async_fifo_001|out_payload[127]~q ;
wire \cmd_mux_001|src_data[125]~combout ;
wire \async_fifo_003|out_payload[128]~q ;
wire \async_fifo_001|out_payload[128]~q ;
wire \cmd_mux_001|src_data[126]~combout ;
wire \async_fifo_003|out_payload[129]~q ;
wire \async_fifo_001|out_payload[129]~q ;
wire \cmd_mux_001|src_data[127]~combout ;
wire \async_fifo_003|out_payload[130]~q ;
wire \async_fifo_001|out_payload[130]~q ;
wire \cmd_mux_001|src_data[128]~combout ;
wire \async_fifo_003|out_payload[131]~q ;
wire \async_fifo_001|out_payload[131]~q ;
wire \cmd_mux_001|src_data[129]~combout ;
wire \axi_bridge_0_m0_agent|write_cp_data[113]~0_combout ;
wire \axi_bridge_0_m0_agent|write_cp_data[121]~1_combout ;
wire \axi_bridge_0_m0_agent|write_cp_data[118]~2_combout ;
wire \axi_bridge_0_m0_agent|write_cp_data[119]~3_combout ;
wire \axi_bridge_0_m0_agent|write_cp_data[120]~4_combout ;
wire \axi_bridge_0_m0_agent|write_cp_data[114]~5_combout ;
wire \axi_bridge_0_m0_agent|write_cp_data[115]~6_combout ;
wire \axi_bridge_0_m0_agent|write_cp_data[116]~7_combout ;
wire \axi_bridge_0_m0_agent|write_cp_data[117]~8_combout ;
wire \axi_bridge_0_m0_agent|Selector14~1_combout ;
wire \axi_bridge_0_m0_agent|Selector6~0_combout ;
wire \axi_bridge_0_m0_agent|Selector15~2_combout ;
wire \axi_bridge_0_m0_agent|Selector7~0_combout ;
wire \axi_bridge_0_m0_agent|Selector13~2_combout ;
wire \axi_bridge_0_m0_agent|Selector5~1_combout ;
wire \axi_bridge_0_m0_agent|Selector12~1_combout ;
wire \axi_bridge_0_m0_agent|Selector4~0_combout ;
wire \axi_bridge_0_m0_agent|Selector11~1_combout ;
wire \axi_bridge_0_m0_agent|Selector3~0_combout ;
wire \axi_bridge_0_m0_agent|Selector10~1_combout ;
wire \axi_bridge_0_m0_agent|Selector2~1_combout ;
wire \axi_bridge_0_m0_agent|Selector9~1_combout ;
wire \axi_bridge_0_m0_agent|Selector1~1_combout ;
wire \axi_bridge_0_m0_agent|Selector8~0_combout ;
wire \axi_bridge_0_m0_agent|Selector0~0_combout ;
wire \intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[69]~40_combout ;
wire \intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~7_combout ;
wire \intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[68]~36_combout ;


cycloneiv_altera_avalon_dc_fifo_7 async_fifo_007(
	.wire_pll7_clk_0(wire_pll7_clk_0),
	.altera_reset_synchronizer_int_chain_out(altera_reset_synchronizer_int_chain_out),
	.out_valid1(out_valid3),
	.out_payload_146(\async_fifo_007|out_payload[146]~q ),
	.full0(full01),
	.out_payload_147(\async_fifo_007|out_payload[147]~q ),
	.out_payload_2(\async_fifo_007|out_payload[2]~q ),
	.out_payload_3(\async_fifo_007|out_payload[3]~q ),
	.out_payload_4(\async_fifo_007|out_payload[4]~q ),
	.out_payload_5(\async_fifo_007|out_payload[5]~q ),
	.out_payload_6(\async_fifo_007|out_payload[6]~q ),
	.out_payload_7(\async_fifo_007|out_payload[7]~q ),
	.out_payload_8(\async_fifo_007|out_payload[8]~q ),
	.out_payload_9(\async_fifo_007|out_payload[9]~q ),
	.out_payload_10(\async_fifo_007|out_payload[10]~q ),
	.out_payload_11(\async_fifo_007|out_payload[11]~q ),
	.out_payload_12(\async_fifo_007|out_payload[12]~q ),
	.out_payload_13(\async_fifo_007|out_payload[13]~q ),
	.out_payload_14(\async_fifo_007|out_payload[14]~q ),
	.out_payload_15(\async_fifo_007|out_payload[15]~q ),
	.out_payload_16(\async_fifo_007|out_payload[16]~q ),
	.out_payload_17(\async_fifo_007|out_payload[17]~q ),
	.out_payload_18(\async_fifo_007|out_payload[18]~q ),
	.out_payload_19(\async_fifo_007|out_payload[19]~q ),
	.out_payload_20(\async_fifo_007|out_payload[20]~q ),
	.out_payload_21(\async_fifo_007|out_payload[21]~q ),
	.out_payload_22(\async_fifo_007|out_payload[22]~q ),
	.out_payload_23(\async_fifo_007|out_payload[23]~q ),
	.out_payload_24(\async_fifo_007|out_payload[24]~q ),
	.out_payload_25(\async_fifo_007|out_payload[25]~q ),
	.out_payload_26(\async_fifo_007|out_payload[26]~q ),
	.out_payload_27(\async_fifo_007|out_payload[27]~q ),
	.out_payload_28(\async_fifo_007|out_payload[28]~q ),
	.out_payload_29(\async_fifo_007|out_payload[29]~q ),
	.out_payload_30(\async_fifo_007|out_payload[30]~q ),
	.out_payload_31(\async_fifo_007|out_payload[31]~q ),
	.out_payload_32(\async_fifo_007|out_payload[32]~q ),
	.out_payload_33(\async_fifo_007|out_payload[33]~q ),
	.out_payload_34(\async_fifo_007|out_payload[34]~q ),
	.out_payload_35(\async_fifo_007|out_payload[35]~q ),
	.out_payload_36(\async_fifo_007|out_payload[36]~q ),
	.out_payload_37(\async_fifo_007|out_payload[37]~q ),
	.out_payload_38(\async_fifo_007|out_payload[38]~q ),
	.out_payload_39(\async_fifo_007|out_payload[39]~q ),
	.out_payload_40(\async_fifo_007|out_payload[40]~q ),
	.out_payload_41(\async_fifo_007|out_payload[41]~q ),
	.out_payload_42(\async_fifo_007|out_payload[42]~q ),
	.out_payload_43(\async_fifo_007|out_payload[43]~q ),
	.out_payload_44(\async_fifo_007|out_payload[44]~q ),
	.out_payload_45(\async_fifo_007|out_payload[45]~q ),
	.out_payload_46(\async_fifo_007|out_payload[46]~q ),
	.out_payload_47(\async_fifo_007|out_payload[47]~q ),
	.out_payload_48(\async_fifo_007|out_payload[48]~q ),
	.out_payload_49(\async_fifo_007|out_payload[49]~q ),
	.out_payload_50(\async_fifo_007|out_payload[50]~q ),
	.out_payload_51(\async_fifo_007|out_payload[51]~q ),
	.out_payload_52(\async_fifo_007|out_payload[52]~q ),
	.out_payload_53(\async_fifo_007|out_payload[53]~q ),
	.out_payload_54(\async_fifo_007|out_payload[54]~q ),
	.out_payload_55(\async_fifo_007|out_payload[55]~q ),
	.out_payload_56(\async_fifo_007|out_payload[56]~q ),
	.out_payload_57(\async_fifo_007|out_payload[57]~q ),
	.out_payload_58(\async_fifo_007|out_payload[58]~q ),
	.out_payload_59(\async_fifo_007|out_payload[59]~q ),
	.out_payload_60(\async_fifo_007|out_payload[60]~q ),
	.out_payload_61(\async_fifo_007|out_payload[61]~q ),
	.out_payload_62(\async_fifo_007|out_payload[62]~q ),
	.out_payload_63(\async_fifo_007|out_payload[63]~q ),
	.out_payload_64(\async_fifo_007|out_payload[64]~q ),
	.out_payload_65(\async_fifo_007|out_payload[65]~q ),
	.out_payload_160(\async_fifo_007|out_payload[160]~q ),
	.mem_144_0(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][144]~q ),
	.next_in_wr_ptr(\async_fifo_006|next_in_wr_ptr~2_combout ),
	.always0(\intel_onchip_ssram_drw_s2_agent|uncompressor|always0~0_combout ),
	.rp_valid(\intel_onchip_ssram_drw_s2_agent|rp_valid~0_combout ),
	.mem_145_0(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][145]~q ),
	.full1(\async_fifo_007|full~q ),
	.out_data_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[0]~0_combout ),
	.out_data_1(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[1]~1_combout ),
	.out_data_2(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[2]~2_combout ),
	.out_data_3(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[3]~3_combout ),
	.out_data_4(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[4]~4_combout ),
	.out_data_5(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[5]~5_combout ),
	.out_data_6(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[6]~6_combout ),
	.out_data_7(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[7]~7_combout ),
	.out_data_8(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[8]~8_combout ),
	.out_data_9(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[9]~9_combout ),
	.out_data_10(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[10]~10_combout ),
	.out_data_11(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[11]~11_combout ),
	.out_data_12(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[12]~12_combout ),
	.out_data_13(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[13]~13_combout ),
	.out_data_14(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[14]~14_combout ),
	.out_data_15(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[15]~15_combout ),
	.out_data_16(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[16]~16_combout ),
	.out_data_17(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[17]~17_combout ),
	.out_data_18(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[18]~18_combout ),
	.out_data_19(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[19]~19_combout ),
	.out_data_20(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[20]~20_combout ),
	.out_data_21(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[21]~21_combout ),
	.out_data_22(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[22]~22_combout ),
	.out_data_23(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[23]~23_combout ),
	.out_data_24(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[24]~24_combout ),
	.out_data_25(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[25]~25_combout ),
	.out_data_26(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[26]~26_combout ),
	.out_data_27(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[27]~27_combout ),
	.out_data_28(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[28]~28_combout ),
	.out_data_29(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[29]~29_combout ),
	.out_data_30(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[30]~30_combout ),
	.out_data_31(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[31]~31_combout ),
	.out_data_32(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[32]~32_combout ),
	.out_data_33(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[33]~33_combout ),
	.out_data_34(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[34]~34_combout ),
	.out_data_35(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[35]~35_combout ),
	.out_data_36(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[36]~36_combout ),
	.out_data_37(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[37]~37_combout ),
	.out_data_38(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[38]~38_combout ),
	.out_data_39(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[39]~39_combout ),
	.out_data_40(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[40]~40_combout ),
	.out_data_41(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[41]~41_combout ),
	.out_data_42(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[42]~42_combout ),
	.out_data_43(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[43]~43_combout ),
	.out_data_44(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[44]~44_combout ),
	.out_data_45(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[45]~45_combout ),
	.out_data_46(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[46]~46_combout ),
	.out_data_47(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[47]~47_combout ),
	.out_data_48(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[48]~48_combout ),
	.out_data_49(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[49]~49_combout ),
	.out_data_50(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[50]~50_combout ),
	.out_data_51(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[51]~51_combout ),
	.out_data_52(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[52]~52_combout ),
	.out_data_53(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[53]~53_combout ),
	.out_data_54(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[54]~54_combout ),
	.out_data_55(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[55]~55_combout ),
	.out_data_56(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[56]~56_combout ),
	.out_data_57(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[57]~57_combout ),
	.out_data_58(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[58]~58_combout ),
	.out_data_59(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[59]~59_combout ),
	.out_data_60(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[60]~60_combout ),
	.out_data_61(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[61]~61_combout ),
	.out_data_62(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[62]~62_combout ),
	.out_data_63(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[63]~63_combout ),
	.source_endofpacket(\intel_onchip_ssram_drw_s2_agent|uncompressor|source_endofpacket~combout ),
	.r_sync_rst(r_sync_rst),
	.clock_bridge_0_in_clk_clk(clock_bridge_0_in_clk_clk));

cycloneiv_altera_avalon_dc_fifo_6 async_fifo_006(
	.wire_pll7_clk_0(wire_pll7_clk_0),
	.altera_reset_synchronizer_int_chain_out(altera_reset_synchronizer_int_chain_out),
	.out_valid1(out_valid1),
	.out_payload_146(\async_fifo_006|out_payload[146]~q ),
	.full0(full0),
	.out_payload_147(\async_fifo_006|out_payload[147]~q ),
	.out_payload_160(\async_fifo_006|out_payload[160]~q ),
	.mem_144_0(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][144]~q ),
	.mem_106_0(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][106]~q ),
	.mem_107_0(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][107]~q ),
	.next_in_wr_ptr(\async_fifo_006|next_in_wr_ptr~2_combout ),
	.always0(\intel_onchip_ssram_drw_s2_agent|uncompressor|always0~0_combout ),
	.rp_valid(\intel_onchip_ssram_drw_s2_agent|rp_valid~0_combout ),
	.full1(\async_fifo_006|full~q ),
	.mem_145_0(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][145]~q ),
	.source_endofpacket(\intel_onchip_ssram_drw_s2_agent|uncompressor|source_endofpacket~combout ),
	.r_sync_rst(r_sync_rst),
	.clock_bridge_0_in_clk_clk(clock_bridge_0_in_clk_clk));

cycloneiv_altera_avalon_dc_fifo_5 async_fifo_005(
	.wire_pll7_clk_0(wire_pll7_clk_0),
	.altera_reset_synchronizer_int_chain_out(altera_reset_synchronizer_int_chain_out),
	.out_valid1(out_valid2),
	.out_payload_146(\async_fifo_005|out_payload[146]~q ),
	.full0(full01),
	.out_payload_147(\async_fifo_005|out_payload[147]~q ),
	.out_payload_2(\async_fifo_005|out_payload[2]~q ),
	.out_payload_3(\async_fifo_005|out_payload[3]~q ),
	.out_payload_4(\async_fifo_005|out_payload[4]~q ),
	.out_payload_5(\async_fifo_005|out_payload[5]~q ),
	.out_payload_6(\async_fifo_005|out_payload[6]~q ),
	.out_payload_7(\async_fifo_005|out_payload[7]~q ),
	.out_payload_8(\async_fifo_005|out_payload[8]~q ),
	.out_payload_9(\async_fifo_005|out_payload[9]~q ),
	.out_payload_10(\async_fifo_005|out_payload[10]~q ),
	.out_payload_11(\async_fifo_005|out_payload[11]~q ),
	.out_payload_12(\async_fifo_005|out_payload[12]~q ),
	.out_payload_13(\async_fifo_005|out_payload[13]~q ),
	.out_payload_14(\async_fifo_005|out_payload[14]~q ),
	.out_payload_15(\async_fifo_005|out_payload[15]~q ),
	.out_payload_16(\async_fifo_005|out_payload[16]~q ),
	.out_payload_17(\async_fifo_005|out_payload[17]~q ),
	.out_payload_18(\async_fifo_005|out_payload[18]~q ),
	.out_payload_19(\async_fifo_005|out_payload[19]~q ),
	.out_payload_20(\async_fifo_005|out_payload[20]~q ),
	.out_payload_21(\async_fifo_005|out_payload[21]~q ),
	.out_payload_22(\async_fifo_005|out_payload[22]~q ),
	.out_payload_23(\async_fifo_005|out_payload[23]~q ),
	.out_payload_24(\async_fifo_005|out_payload[24]~q ),
	.out_payload_25(\async_fifo_005|out_payload[25]~q ),
	.out_payload_26(\async_fifo_005|out_payload[26]~q ),
	.out_payload_27(\async_fifo_005|out_payload[27]~q ),
	.out_payload_28(\async_fifo_005|out_payload[28]~q ),
	.out_payload_29(\async_fifo_005|out_payload[29]~q ),
	.out_payload_30(\async_fifo_005|out_payload[30]~q ),
	.out_payload_31(\async_fifo_005|out_payload[31]~q ),
	.out_payload_32(\async_fifo_005|out_payload[32]~q ),
	.out_payload_33(\async_fifo_005|out_payload[33]~q ),
	.out_payload_34(\async_fifo_005|out_payload[34]~q ),
	.out_payload_35(\async_fifo_005|out_payload[35]~q ),
	.out_payload_36(\async_fifo_005|out_payload[36]~q ),
	.out_payload_37(\async_fifo_005|out_payload[37]~q ),
	.out_payload_38(\async_fifo_005|out_payload[38]~q ),
	.out_payload_39(\async_fifo_005|out_payload[39]~q ),
	.out_payload_40(\async_fifo_005|out_payload[40]~q ),
	.out_payload_41(\async_fifo_005|out_payload[41]~q ),
	.out_payload_42(\async_fifo_005|out_payload[42]~q ),
	.out_payload_43(\async_fifo_005|out_payload[43]~q ),
	.out_payload_44(\async_fifo_005|out_payload[44]~q ),
	.out_payload_45(\async_fifo_005|out_payload[45]~q ),
	.out_payload_46(\async_fifo_005|out_payload[46]~q ),
	.out_payload_47(\async_fifo_005|out_payload[47]~q ),
	.out_payload_48(\async_fifo_005|out_payload[48]~q ),
	.out_payload_49(\async_fifo_005|out_payload[49]~q ),
	.out_payload_50(\async_fifo_005|out_payload[50]~q ),
	.out_payload_51(\async_fifo_005|out_payload[51]~q ),
	.out_payload_52(\async_fifo_005|out_payload[52]~q ),
	.out_payload_53(\async_fifo_005|out_payload[53]~q ),
	.out_payload_54(\async_fifo_005|out_payload[54]~q ),
	.out_payload_55(\async_fifo_005|out_payload[55]~q ),
	.out_payload_56(\async_fifo_005|out_payload[56]~q ),
	.out_payload_57(\async_fifo_005|out_payload[57]~q ),
	.out_payload_58(\async_fifo_005|out_payload[58]~q ),
	.out_payload_59(\async_fifo_005|out_payload[59]~q ),
	.out_payload_60(\async_fifo_005|out_payload[60]~q ),
	.out_payload_61(\async_fifo_005|out_payload[61]~q ),
	.out_payload_62(\async_fifo_005|out_payload[62]~q ),
	.out_payload_63(\async_fifo_005|out_payload[63]~q ),
	.out_payload_64(\async_fifo_005|out_payload[64]~q ),
	.out_payload_65(\async_fifo_005|out_payload[65]~q ),
	.out_payload_160(\async_fifo_005|out_payload[160]~q ),
	.mem_144_0(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][144]~q ),
	.next_in_wr_ptr(\async_fifo_004|next_in_wr_ptr~2_combout ),
	.always0(\intel_onchip_ssram_drw_s1_agent|uncompressor|always0~0_combout ),
	.rp_valid(\intel_onchip_ssram_drw_s1_agent|rp_valid~0_combout ),
	.mem_145_0(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][145]~q ),
	.full1(\async_fifo_005|full~q ),
	.out_data_0(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[0]~0_combout ),
	.out_data_1(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[1]~1_combout ),
	.out_data_2(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[2]~2_combout ),
	.out_data_3(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[3]~3_combout ),
	.out_data_4(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[4]~4_combout ),
	.out_data_5(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[5]~5_combout ),
	.out_data_6(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[6]~6_combout ),
	.out_data_7(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[7]~7_combout ),
	.out_data_8(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[8]~8_combout ),
	.out_data_9(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[9]~9_combout ),
	.out_data_10(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[10]~10_combout ),
	.out_data_11(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[11]~11_combout ),
	.out_data_12(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[12]~12_combout ),
	.out_data_13(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[13]~13_combout ),
	.out_data_14(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[14]~14_combout ),
	.out_data_15(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[15]~15_combout ),
	.out_data_16(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[16]~16_combout ),
	.out_data_17(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[17]~17_combout ),
	.out_data_18(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[18]~18_combout ),
	.out_data_19(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[19]~19_combout ),
	.out_data_20(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[20]~20_combout ),
	.out_data_21(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[21]~21_combout ),
	.out_data_22(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[22]~22_combout ),
	.out_data_23(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[23]~23_combout ),
	.out_data_24(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[24]~24_combout ),
	.out_data_25(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[25]~25_combout ),
	.out_data_26(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[26]~26_combout ),
	.out_data_27(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[27]~27_combout ),
	.out_data_28(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[28]~28_combout ),
	.out_data_29(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[29]~29_combout ),
	.out_data_30(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[30]~30_combout ),
	.out_data_31(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[31]~31_combout ),
	.out_data_32(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[32]~32_combout ),
	.out_data_33(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[33]~33_combout ),
	.out_data_34(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[34]~34_combout ),
	.out_data_35(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[35]~35_combout ),
	.out_data_36(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[36]~36_combout ),
	.out_data_37(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[37]~37_combout ),
	.out_data_38(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[38]~38_combout ),
	.out_data_39(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[39]~39_combout ),
	.out_data_40(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[40]~40_combout ),
	.out_data_41(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[41]~41_combout ),
	.out_data_42(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[42]~42_combout ),
	.out_data_43(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[43]~43_combout ),
	.out_data_44(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[44]~44_combout ),
	.out_data_45(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[45]~45_combout ),
	.out_data_46(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[46]~46_combout ),
	.out_data_47(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[47]~47_combout ),
	.out_data_48(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[48]~48_combout ),
	.out_data_49(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[49]~49_combout ),
	.out_data_50(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[50]~50_combout ),
	.out_data_51(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[51]~51_combout ),
	.out_data_52(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[52]~52_combout ),
	.out_data_53(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[53]~53_combout ),
	.out_data_54(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[54]~54_combout ),
	.out_data_55(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[55]~55_combout ),
	.out_data_56(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[56]~56_combout ),
	.out_data_57(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[57]~57_combout ),
	.out_data_58(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[58]~58_combout ),
	.out_data_59(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[59]~59_combout ),
	.out_data_60(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[60]~60_combout ),
	.out_data_61(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[61]~61_combout ),
	.out_data_62(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[62]~62_combout ),
	.out_data_63(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[63]~63_combout ),
	.source_endofpacket(\intel_onchip_ssram_drw_s1_agent|uncompressor|source_endofpacket~combout ),
	.r_sync_rst(r_sync_rst),
	.clock_bridge_0_in_clk_clk(clock_bridge_0_in_clk_clk));

cycloneiv_altera_avalon_dc_fifo_4 async_fifo_004(
	.wire_pll7_clk_0(wire_pll7_clk_0),
	.altera_reset_synchronizer_int_chain_out(altera_reset_synchronizer_int_chain_out),
	.out_valid1(out_valid),
	.out_payload_146(\async_fifo_004|out_payload[146]~q ),
	.full0(full0),
	.out_payload_147(\async_fifo_004|out_payload[147]~q ),
	.out_payload_160(\async_fifo_004|out_payload[160]~q ),
	.mem_144_0(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][144]~q ),
	.mem_106_0(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][106]~q ),
	.mem_107_0(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][107]~q ),
	.next_in_wr_ptr(\async_fifo_004|next_in_wr_ptr~2_combout ),
	.always0(\intel_onchip_ssram_drw_s1_agent|uncompressor|always0~0_combout ),
	.rp_valid(\intel_onchip_ssram_drw_s1_agent|rp_valid~0_combout ),
	.full1(\async_fifo_004|full~q ),
	.mem_145_0(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][145]~q ),
	.source_endofpacket(\intel_onchip_ssram_drw_s1_agent|uncompressor|source_endofpacket~combout ),
	.r_sync_rst(r_sync_rst),
	.clock_bridge_0_in_clk_clk(clock_bridge_0_in_clk_clk));

cycloneiv_altera_avalon_dc_fifo_3 async_fifo_003(
	.wire_pll7_clk_0(wire_pll7_clk_0),
	.read_cp_data_113(\axi_bridge_0_m0_agent|read_cp_data[113]~0_combout ),
	.read_cp_data_114(\axi_bridge_0_m0_agent|read_cp_data[114]~2_combout ),
	.read_cp_data_115(\axi_bridge_0_m0_agent|read_cp_data[115]~4_combout ),
	.read_cp_data_116(\axi_bridge_0_m0_agent|read_cp_data[116]~6_combout ),
	.read_cp_data_117(\axi_bridge_0_m0_agent|read_cp_data[117]~8_combout ),
	.read_cp_data_118(\axi_bridge_0_m0_agent|read_cp_data[118]~10_combout ),
	.read_cp_data_119(\axi_bridge_0_m0_agent|read_cp_data[119]~12_combout ),
	.read_cp_data_120(\axi_bridge_0_m0_agent|read_cp_data[120]~14_combout ),
	.read_cp_data_121(\axi_bridge_0_m0_agent|read_cp_data[121]~16_combout ),
	.altera_reset_synchronizer_int_chain_out(altera_reset_synchronizer_int_chain_out),
	.full1(full12),
	.Equal1(Equal11),
	.last_dest_id_0(last_dest_id_01),
	.has_pending_responses(has_pending_responses1),
	.full2(\async_fifo_003|full~q ),
	.r_sync_rst(r_sync_rst),
	.saved_grant_1(\cmd_mux_001|saved_grant[1]~q ),
	.out_payload_146(\async_fifo_003|out_payload[146]~q ),
	.out_valid1(\async_fifo_003|out_valid~q ),
	.nxt_in_ready(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3_combout ),
	.out_payload_72(\async_fifo_003|out_payload[72]~q ),
	.out_payload_75(\async_fifo_003|out_payload[75]~q ),
	.out_payload_134(\async_fifo_003|out_payload[134]~q ),
	.out_payload_133(\async_fifo_003|out_payload[133]~q ),
	.out_payload_132(\async_fifo_003|out_payload[132]~q ),
	.out_payload_74(\async_fifo_003|out_payload[74]~q ),
	.out_payload_76(\async_fifo_003|out_payload[76]~q ),
	.out_payload_123(\async_fifo_003|out_payload[123]~q ),
	.out_payload_120(\async_fifo_003|out_payload[120]~q ),
	.out_payload_121(\async_fifo_003|out_payload[121]~q ),
	.out_payload_122(\async_fifo_003|out_payload[122]~q ),
	.out_payload_115(\async_fifo_003|out_payload[115]~q ),
	.out_payload_116(\async_fifo_003|out_payload[116]~q ),
	.out_payload_117(\async_fifo_003|out_payload[117]~q ),
	.out_payload_118(\async_fifo_003|out_payload[118]~q ),
	.out_payload_119(\async_fifo_003|out_payload[119]~q ),
	.out_payload_147(\async_fifo_003|out_payload[147]~q ),
	.out_payload_77(\async_fifo_003|out_payload[77]~q ),
	.out_payload_78(\async_fifo_003|out_payload[78]~q ),
	.out_payload_79(\async_fifo_003|out_payload[79]~q ),
	.out_payload_80(\async_fifo_003|out_payload[80]~q ),
	.out_payload_81(\async_fifo_003|out_payload[81]~q ),
	.out_payload_82(\async_fifo_003|out_payload[82]~q ),
	.out_payload_83(\async_fifo_003|out_payload[83]~q ),
	.out_payload_84(\async_fifo_003|out_payload[84]~q ),
	.out_payload_85(\async_fifo_003|out_payload[85]~q ),
	.out_payload_125(\async_fifo_003|out_payload[125]~q ),
	.out_payload_124(\async_fifo_003|out_payload[124]~q ),
	.out_payload_126(\async_fifo_003|out_payload[126]~q ),
	.out_payload_127(\async_fifo_003|out_payload[127]~q ),
	.out_payload_128(\async_fifo_003|out_payload[128]~q ),
	.out_payload_129(\async_fifo_003|out_payload[129]~q ),
	.out_payload_130(\async_fifo_003|out_payload[130]~q ),
	.out_payload_131(\async_fifo_003|out_payload[131]~q ),
	.data1_53(data1_53),
	.data1_22(data1_221),
	.data1_12(data1_121),
	.data1_11(data1_111),
	.data1_10(data1_101),
	.data1_21(data1_211),
	.data1_23(data1_231),
	.data1_54(data1_54),
	.data1_24(data1_241),
	.data1_25(data1_251),
	.data1_26(data1_261),
	.data1_27(data1_271),
	.data1_28(data1_281),
	.data1_29(data1_291),
	.data1_30(data1_301),
	.data1_31(data1_311),
	.data1_32(data1_321),
	.Selector14(\axi_bridge_0_m0_agent|Selector14~1_combout ),
	.Selector15(\axi_bridge_0_m0_agent|Selector15~2_combout ),
	.Selector13(\axi_bridge_0_m0_agent|Selector13~2_combout ),
	.Selector12(\axi_bridge_0_m0_agent|Selector12~1_combout ),
	.Selector11(\axi_bridge_0_m0_agent|Selector11~1_combout ),
	.Selector10(\axi_bridge_0_m0_agent|Selector10~1_combout ),
	.Selector9(\axi_bridge_0_m0_agent|Selector9~1_combout ),
	.Selector8(\axi_bridge_0_m0_agent|Selector8~0_combout ),
	.clock_bridge_0_in_clk_clk(clock_bridge_0_in_clk_clk));

cycloneiv_altera_avalon_dc_fifo_2 async_fifo_002(
	.wire_pll7_clk_0(wire_pll7_clk_0),
	.read_cp_data_113(\axi_bridge_0_m0_agent|read_cp_data[113]~0_combout ),
	.read_cp_data_114(\axi_bridge_0_m0_agent|read_cp_data[114]~2_combout ),
	.read_cp_data_115(\axi_bridge_0_m0_agent|read_cp_data[115]~4_combout ),
	.read_cp_data_116(\axi_bridge_0_m0_agent|read_cp_data[116]~6_combout ),
	.read_cp_data_117(\axi_bridge_0_m0_agent|read_cp_data[117]~8_combout ),
	.read_cp_data_118(\axi_bridge_0_m0_agent|read_cp_data[118]~10_combout ),
	.read_cp_data_119(\axi_bridge_0_m0_agent|read_cp_data[119]~12_combout ),
	.read_cp_data_120(\axi_bridge_0_m0_agent|read_cp_data[120]~14_combout ),
	.read_cp_data_121(\axi_bridge_0_m0_agent|read_cp_data[121]~16_combout ),
	.altera_reset_synchronizer_int_chain_out(altera_reset_synchronizer_int_chain_out),
	.full1(full12),
	.Equal1(Equal11),
	.has_pending_responses(has_pending_responses1),
	.full2(\async_fifo_002|full~q ),
	.last_channel_0(\axi_bridge_0_m0_rd_limiter|last_channel[0]~q ),
	.r_sync_rst(r_sync_rst),
	.saved_grant_1(\cmd_mux|saved_grant[1]~q ),
	.out_payload_146(\async_fifo_002|out_payload[146]~q ),
	.out_valid1(\async_fifo_002|out_valid~q ),
	.out_payload_71(\async_fifo_002|out_payload[71]~q ),
	.out_payload_132(\async_fifo_002|out_payload[132]~q ),
	.out_payload_133(\async_fifo_002|out_payload[133]~q ),
	.out_payload_134(\async_fifo_002|out_payload[134]~q ),
	.out_payload_75(\async_fifo_002|out_payload[75]~q ),
	.out_payload_74(\async_fifo_002|out_payload[74]~q ),
	.out_payload_76(\async_fifo_002|out_payload[76]~q ),
	.out_payload_123(\async_fifo_002|out_payload[123]~q ),
	.out_payload_120(\async_fifo_002|out_payload[120]~q ),
	.out_payload_121(\async_fifo_002|out_payload[121]~q ),
	.out_payload_122(\async_fifo_002|out_payload[122]~q ),
	.out_payload_115(\async_fifo_002|out_payload[115]~q ),
	.out_payload_116(\async_fifo_002|out_payload[116]~q ),
	.out_payload_117(\async_fifo_002|out_payload[117]~q ),
	.out_payload_118(\async_fifo_002|out_payload[118]~q ),
	.out_payload_119(\async_fifo_002|out_payload[119]~q ),
	.out_payload_147(\async_fifo_002|out_payload[147]~q ),
	.out_payload_77(\async_fifo_002|out_payload[77]~q ),
	.out_payload_78(\async_fifo_002|out_payload[78]~q ),
	.out_payload_79(\async_fifo_002|out_payload[79]~q ),
	.out_payload_80(\async_fifo_002|out_payload[80]~q ),
	.out_payload_81(\async_fifo_002|out_payload[81]~q ),
	.out_payload_82(\async_fifo_002|out_payload[82]~q ),
	.out_payload_83(\async_fifo_002|out_payload[83]~q ),
	.out_payload_84(\async_fifo_002|out_payload[84]~q ),
	.out_payload_85(\async_fifo_002|out_payload[85]~q ),
	.out_payload_125(\async_fifo_002|out_payload[125]~q ),
	.out_payload_124(\async_fifo_002|out_payload[124]~q ),
	.out_payload_126(\async_fifo_002|out_payload[126]~q ),
	.out_payload_127(\async_fifo_002|out_payload[127]~q ),
	.out_payload_128(\async_fifo_002|out_payload[128]~q ),
	.out_payload_129(\async_fifo_002|out_payload[129]~q ),
	.out_payload_130(\async_fifo_002|out_payload[130]~q ),
	.out_payload_131(\async_fifo_002|out_payload[131]~q ),
	.data1_53(data1_53),
	.data1_22(data1_221),
	.data1_12(data1_121),
	.data1_11(data1_111),
	.data1_10(data1_101),
	.data1_21(data1_211),
	.data1_23(data1_231),
	.data1_54(data1_54),
	.data1_24(data1_241),
	.data1_25(data1_251),
	.data1_26(data1_261),
	.data1_27(data1_271),
	.data1_28(data1_281),
	.data1_29(data1_291),
	.data1_30(data1_301),
	.data1_31(data1_311),
	.data1_32(data1_321),
	.Selector14(\axi_bridge_0_m0_agent|Selector14~1_combout ),
	.Selector15(\axi_bridge_0_m0_agent|Selector15~2_combout ),
	.Selector13(\axi_bridge_0_m0_agent|Selector13~2_combout ),
	.Selector12(\axi_bridge_0_m0_agent|Selector12~1_combout ),
	.Selector11(\axi_bridge_0_m0_agent|Selector11~1_combout ),
	.Selector10(\axi_bridge_0_m0_agent|Selector10~1_combout ),
	.Selector9(\axi_bridge_0_m0_agent|Selector9~1_combout ),
	.Selector8(\axi_bridge_0_m0_agent|Selector8~0_combout ),
	.nxt_in_ready(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~7_combout ),
	.clock_bridge_0_in_clk_clk(clock_bridge_0_in_clk_clk));

cycloneiv_altera_avalon_dc_fifo_1 async_fifo_001(
	.wire_pll7_clk_0(wire_pll7_clk_0),
	.full1(\async_fifo_001|full~q ),
	.Equal1(Equal1),
	.data1_0(data1_0),
	.full11(full1),
	.full12(full11),
	.next_in_wr_ptr(\async_fifo_001|next_in_wr_ptr~0_combout ),
	.last_dest_id_0(last_dest_id_0),
	.has_pending_responses(has_pending_responses),
	.altera_reset_synchronizer_int_chain_out(altera_reset_synchronizer_int_chain_out),
	.base_address_11(\axi_bridge_0_m0_agent|align_address_to_size|base_address[11]~0_combout ),
	.base_address_10(\axi_bridge_0_m0_agent|align_address_to_size|base_address[10]~1_combout ),
	.base_address_9(\axi_bridge_0_m0_agent|align_address_to_size|base_address[9]~2_combout ),
	.base_address_8(\axi_bridge_0_m0_agent|align_address_to_size|base_address[8]~3_combout ),
	.data1_12(data1_12),
	.data1_11(data1_11),
	.data1_10(data1_10),
	.base_address_7(\axi_bridge_0_m0_agent|align_address_to_size|base_address[7]~4_combout ),
	.base_address_6(\axi_bridge_0_m0_agent|align_address_to_size|base_address[6]~5_combout ),
	.base_address_5(\axi_bridge_0_m0_agent|align_address_to_size|base_address[5]~6_combout ),
	.base_address_4(\axi_bridge_0_m0_agent|align_address_to_size|base_address[4]~7_combout ),
	.base_address_3(\axi_bridge_0_m0_agent|align_address_to_size|base_address[3]~8_combout ),
	.out_data_2(\axi_bridge_0_m0_agent|align_address_to_size|out_data[2]~4_combout ),
	.out_data_1(\axi_bridge_0_m0_agent|align_address_to_size|out_data[1]~5_combout ),
	.out_data_0(\axi_bridge_0_m0_agent|align_address_to_size|out_data[0]~6_combout ),
	.r_sync_rst(r_sync_rst),
	.saved_grant_0(\cmd_mux_001|saved_grant[0]~q ),
	.out_payload_146(\async_fifo_001|out_payload[146]~q ),
	.out_valid1(\async_fifo_001|out_valid~q ),
	.nxt_in_ready(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3_combout ),
	.out_payload_108(\async_fifo_001|out_payload[108]~q ),
	.out_payload_75(\async_fifo_001|out_payload[75]~q ),
	.out_payload_134(\async_fifo_001|out_payload[134]~q ),
	.out_payload_133(\async_fifo_001|out_payload[133]~q ),
	.out_payload_132(\async_fifo_001|out_payload[132]~q ),
	.out_payload_74(\async_fifo_001|out_payload[74]~q ),
	.out_payload_76(\async_fifo_001|out_payload[76]~q ),
	.out_payload_73(\async_fifo_001|out_payload[73]~q ),
	.out_payload_69(\async_fifo_001|out_payload[69]~q ),
	.out_payload_67(\async_fifo_001|out_payload[67]~q ),
	.out_payload_71(\async_fifo_001|out_payload[71]~q ),
	.out_payload_70(\async_fifo_001|out_payload[70]~q ),
	.out_payload_72(\async_fifo_001|out_payload[72]~q ),
	.out_payload_68(\async_fifo_001|out_payload[68]~q ),
	.out_payload_66(\async_fifo_001|out_payload[66]~q ),
	.out_payload_160(\async_fifo_001|out_payload[160]~q ),
	.out_payload_115(\async_fifo_001|out_payload[115]~q ),
	.out_payload_123(\async_fifo_001|out_payload[123]~q ),
	.out_payload_120(\async_fifo_001|out_payload[120]~q ),
	.out_payload_121(\async_fifo_001|out_payload[121]~q ),
	.out_payload_122(\async_fifo_001|out_payload[122]~q ),
	.out_payload_116(\async_fifo_001|out_payload[116]~q ),
	.out_payload_117(\async_fifo_001|out_payload[117]~q ),
	.out_payload_118(\async_fifo_001|out_payload[118]~q ),
	.out_payload_119(\async_fifo_001|out_payload[119]~q ),
	.out_payload_147(\async_fifo_001|out_payload[147]~q ),
	.out_payload_2(\async_fifo_001|out_payload[2]~q ),
	.out_payload_77(\async_fifo_001|out_payload[77]~q ),
	.out_payload_78(\async_fifo_001|out_payload[78]~q ),
	.out_payload_79(\async_fifo_001|out_payload[79]~q ),
	.out_payload_80(\async_fifo_001|out_payload[80]~q ),
	.out_payload_81(\async_fifo_001|out_payload[81]~q ),
	.out_payload_82(\async_fifo_001|out_payload[82]~q ),
	.out_payload_83(\async_fifo_001|out_payload[83]~q ),
	.out_payload_84(\async_fifo_001|out_payload[84]~q ),
	.out_payload_85(\async_fifo_001|out_payload[85]~q ),
	.out_payload_3(\async_fifo_001|out_payload[3]~q ),
	.out_payload_4(\async_fifo_001|out_payload[4]~q ),
	.out_payload_5(\async_fifo_001|out_payload[5]~q ),
	.out_payload_6(\async_fifo_001|out_payload[6]~q ),
	.out_payload_7(\async_fifo_001|out_payload[7]~q ),
	.out_payload_8(\async_fifo_001|out_payload[8]~q ),
	.out_payload_9(\async_fifo_001|out_payload[9]~q ),
	.out_payload_10(\async_fifo_001|out_payload[10]~q ),
	.out_payload_11(\async_fifo_001|out_payload[11]~q ),
	.out_payload_12(\async_fifo_001|out_payload[12]~q ),
	.out_payload_13(\async_fifo_001|out_payload[13]~q ),
	.out_payload_14(\async_fifo_001|out_payload[14]~q ),
	.out_payload_15(\async_fifo_001|out_payload[15]~q ),
	.out_payload_16(\async_fifo_001|out_payload[16]~q ),
	.out_payload_17(\async_fifo_001|out_payload[17]~q ),
	.out_payload_18(\async_fifo_001|out_payload[18]~q ),
	.out_payload_19(\async_fifo_001|out_payload[19]~q ),
	.out_payload_20(\async_fifo_001|out_payload[20]~q ),
	.out_payload_21(\async_fifo_001|out_payload[21]~q ),
	.out_payload_22(\async_fifo_001|out_payload[22]~q ),
	.out_payload_23(\async_fifo_001|out_payload[23]~q ),
	.out_payload_24(\async_fifo_001|out_payload[24]~q ),
	.out_payload_25(\async_fifo_001|out_payload[25]~q ),
	.out_payload_26(\async_fifo_001|out_payload[26]~q ),
	.out_payload_27(\async_fifo_001|out_payload[27]~q ),
	.out_payload_28(\async_fifo_001|out_payload[28]~q ),
	.out_payload_29(\async_fifo_001|out_payload[29]~q ),
	.out_payload_30(\async_fifo_001|out_payload[30]~q ),
	.out_payload_31(\async_fifo_001|out_payload[31]~q ),
	.out_payload_32(\async_fifo_001|out_payload[32]~q ),
	.out_payload_33(\async_fifo_001|out_payload[33]~q ),
	.out_payload_34(\async_fifo_001|out_payload[34]~q ),
	.out_payload_35(\async_fifo_001|out_payload[35]~q ),
	.out_payload_36(\async_fifo_001|out_payload[36]~q ),
	.out_payload_37(\async_fifo_001|out_payload[37]~q ),
	.out_payload_38(\async_fifo_001|out_payload[38]~q ),
	.out_payload_39(\async_fifo_001|out_payload[39]~q ),
	.out_payload_40(\async_fifo_001|out_payload[40]~q ),
	.out_payload_41(\async_fifo_001|out_payload[41]~q ),
	.out_payload_42(\async_fifo_001|out_payload[42]~q ),
	.out_payload_43(\async_fifo_001|out_payload[43]~q ),
	.out_payload_44(\async_fifo_001|out_payload[44]~q ),
	.out_payload_45(\async_fifo_001|out_payload[45]~q ),
	.out_payload_46(\async_fifo_001|out_payload[46]~q ),
	.out_payload_47(\async_fifo_001|out_payload[47]~q ),
	.out_payload_48(\async_fifo_001|out_payload[48]~q ),
	.out_payload_49(\async_fifo_001|out_payload[49]~q ),
	.out_payload_50(\async_fifo_001|out_payload[50]~q ),
	.out_payload_51(\async_fifo_001|out_payload[51]~q ),
	.out_payload_52(\async_fifo_001|out_payload[52]~q ),
	.out_payload_53(\async_fifo_001|out_payload[53]~q ),
	.out_payload_54(\async_fifo_001|out_payload[54]~q ),
	.out_payload_55(\async_fifo_001|out_payload[55]~q ),
	.out_payload_56(\async_fifo_001|out_payload[56]~q ),
	.out_payload_57(\async_fifo_001|out_payload[57]~q ),
	.out_payload_58(\async_fifo_001|out_payload[58]~q ),
	.out_payload_59(\async_fifo_001|out_payload[59]~q ),
	.out_payload_60(\async_fifo_001|out_payload[60]~q ),
	.out_payload_61(\async_fifo_001|out_payload[61]~q ),
	.out_payload_62(\async_fifo_001|out_payload[62]~q ),
	.out_payload_63(\async_fifo_001|out_payload[63]~q ),
	.out_payload_64(\async_fifo_001|out_payload[64]~q ),
	.out_payload_65(\async_fifo_001|out_payload[65]~q ),
	.out_payload_125(\async_fifo_001|out_payload[125]~q ),
	.out_payload_124(\async_fifo_001|out_payload[124]~q ),
	.out_payload_126(\async_fifo_001|out_payload[126]~q ),
	.out_payload_127(\async_fifo_001|out_payload[127]~q ),
	.out_payload_128(\async_fifo_001|out_payload[128]~q ),
	.out_payload_129(\async_fifo_001|out_payload[129]~q ),
	.out_payload_130(\async_fifo_001|out_payload[130]~q ),
	.out_payload_131(\async_fifo_001|out_payload[131]~q ),
	.data1_53(data1_531),
	.data1_8(data1_81),
	.data1_4(data1_4),
	.data1_2(data1_2),
	.data1_6(data1_6),
	.data1_5(data1_5),
	.data1_7(data1_7),
	.data1_3(data1_3),
	.data1_1(data1_1),
	.write_cp_data_113(\axi_bridge_0_m0_agent|write_cp_data[113]~0_combout ),
	.write_cp_data_121(\axi_bridge_0_m0_agent|write_cp_data[121]~1_combout ),
	.write_cp_data_118(\axi_bridge_0_m0_agent|write_cp_data[118]~2_combout ),
	.write_cp_data_119(\axi_bridge_0_m0_agent|write_cp_data[119]~3_combout ),
	.write_cp_data_120(\axi_bridge_0_m0_agent|write_cp_data[120]~4_combout ),
	.write_cp_data_114(\axi_bridge_0_m0_agent|write_cp_data[114]~5_combout ),
	.write_cp_data_115(\axi_bridge_0_m0_agent|write_cp_data[115]~6_combout ),
	.write_cp_data_116(\axi_bridge_0_m0_agent|write_cp_data[116]~7_combout ),
	.write_cp_data_117(\axi_bridge_0_m0_agent|write_cp_data[117]~8_combout ),
	.data1_54(data1_541),
	.data1_9(data1_91),
	.data1_101(data1_102),
	.data1_111(data1_112),
	.data1_121(data1_122),
	.data1_13(data1_132),
	.data1_14(data1_142),
	.data1_15(data1_152),
	.data1_16(data1_162),
	.data1_17(data1_172),
	.data1_18(data1_182),
	.data1_19(data1_192),
	.data1_20(data1_202),
	.data1_21(data1_212),
	.data1_22(data1_222),
	.data1_23(data1_232),
	.data1_24(data1_242),
	.data1_25(data1_252),
	.data1_26(data1_262),
	.data1_27(data1_272),
	.data1_28(data1_282),
	.data1_29(data1_292),
	.data1_30(data1_302),
	.data1_31(data1_312),
	.data1_32(data1_322),
	.data1_33(data1_332),
	.data1_34(data1_342),
	.data1_35(data1_352),
	.data1_36(data1_362),
	.data1_37(data1_37),
	.data1_38(data1_38),
	.data1_39(data1_39),
	.data1_40(data1_40),
	.data1_41(data1_41),
	.data1_42(data1_42),
	.data1_43(data1_43),
	.data1_44(data1_44),
	.data1_45(data1_45),
	.data1_46(data1_46),
	.data1_47(data1_47),
	.data1_48(data1_48),
	.data1_49(data1_49),
	.data1_50(data1_50),
	.data1_51(data1_51),
	.data1_52(data1_52),
	.data1_531(data1_532),
	.data1_541(data1_542),
	.data1_55(data1_55),
	.data1_56(data1_56),
	.data1_57(data1_57),
	.data1_58(data1_58),
	.data1_59(data1_59),
	.data1_60(data1_60),
	.data1_61(data1_61),
	.data1_62(data1_62),
	.data1_63(data1_63),
	.data1_64(data1_64),
	.data1_65(data1_65),
	.data1_66(data1_66),
	.data1_67(data1_67),
	.data1_68(data1_68),
	.data1_69(data1_69),
	.data1_70(data1_70),
	.data1_71(data1_71),
	.data1_72(data1_72),
	.Selector6(\axi_bridge_0_m0_agent|Selector6~0_combout ),
	.Selector7(\axi_bridge_0_m0_agent|Selector7~0_combout ),
	.Selector5(\axi_bridge_0_m0_agent|Selector5~1_combout ),
	.Selector4(\axi_bridge_0_m0_agent|Selector4~0_combout ),
	.Selector3(\axi_bridge_0_m0_agent|Selector3~0_combout ),
	.Selector2(\axi_bridge_0_m0_agent|Selector2~1_combout ),
	.Selector1(\axi_bridge_0_m0_agent|Selector1~1_combout ),
	.Selector0(\axi_bridge_0_m0_agent|Selector0~0_combout ),
	.clock_bridge_0_in_clk_clk(clock_bridge_0_in_clk_clk));

cycloneiv_altera_avalon_dc_fifo async_fifo(
	.wire_pll7_clk_0(wire_pll7_clk_0),
	.full1(\async_fifo|full~q ),
	.Equal1(Equal1),
	.data1_0(data1_0),
	.full11(full1),
	.full12(full11),
	.has_pending_responses(has_pending_responses),
	.altera_reset_synchronizer_int_chain_out(altera_reset_synchronizer_int_chain_out),
	.last_channel_0(\axi_bridge_0_m0_wr_limiter|last_channel[0]~q ),
	.base_address_11(\axi_bridge_0_m0_agent|align_address_to_size|base_address[11]~0_combout ),
	.base_address_10(\axi_bridge_0_m0_agent|align_address_to_size|base_address[10]~1_combout ),
	.base_address_9(\axi_bridge_0_m0_agent|align_address_to_size|base_address[9]~2_combout ),
	.base_address_8(\axi_bridge_0_m0_agent|align_address_to_size|base_address[8]~3_combout ),
	.data1_12(data1_12),
	.data1_11(data1_11),
	.data1_10(data1_10),
	.base_address_7(\axi_bridge_0_m0_agent|align_address_to_size|base_address[7]~4_combout ),
	.base_address_6(\axi_bridge_0_m0_agent|align_address_to_size|base_address[6]~5_combout ),
	.base_address_5(\axi_bridge_0_m0_agent|align_address_to_size|base_address[5]~6_combout ),
	.base_address_4(\axi_bridge_0_m0_agent|align_address_to_size|base_address[4]~7_combout ),
	.base_address_3(\axi_bridge_0_m0_agent|align_address_to_size|base_address[3]~8_combout ),
	.out_data_2(\axi_bridge_0_m0_agent|align_address_to_size|out_data[2]~4_combout ),
	.out_data_1(\axi_bridge_0_m0_agent|align_address_to_size|out_data[1]~5_combout ),
	.out_data_0(\axi_bridge_0_m0_agent|align_address_to_size|out_data[0]~6_combout ),
	.r_sync_rst(r_sync_rst),
	.saved_grant_0(\cmd_mux|saved_grant[0]~q ),
	.out_payload_146(\async_fifo|out_payload[146]~q ),
	.out_valid1(\async_fifo|out_valid~q ),
	.out_payload_108(\async_fifo|out_payload[108]~q ),
	.out_payload_132(\async_fifo|out_payload[132]~q ),
	.out_payload_133(\async_fifo|out_payload[133]~q ),
	.out_payload_134(\async_fifo|out_payload[134]~q ),
	.out_payload_75(\async_fifo|out_payload[75]~q ),
	.out_payload_74(\async_fifo|out_payload[74]~q ),
	.out_payload_76(\async_fifo|out_payload[76]~q ),
	.out_payload_73(\async_fifo|out_payload[73]~q ),
	.out_payload_69(\async_fifo|out_payload[69]~q ),
	.out_payload_68(\async_fifo|out_payload[68]~q ),
	.out_payload_71(\async_fifo|out_payload[71]~q ),
	.out_payload_67(\async_fifo|out_payload[67]~q ),
	.out_payload_66(\async_fifo|out_payload[66]~q ),
	.out_payload_70(\async_fifo|out_payload[70]~q ),
	.out_payload_72(\async_fifo|out_payload[72]~q ),
	.out_payload_160(\async_fifo|out_payload[160]~q ),
	.out_payload_115(\async_fifo|out_payload[115]~q ),
	.out_payload_123(\async_fifo|out_payload[123]~q ),
	.out_payload_120(\async_fifo|out_payload[120]~q ),
	.out_payload_121(\async_fifo|out_payload[121]~q ),
	.out_payload_122(\async_fifo|out_payload[122]~q ),
	.out_payload_116(\async_fifo|out_payload[116]~q ),
	.out_payload_117(\async_fifo|out_payload[117]~q ),
	.out_payload_118(\async_fifo|out_payload[118]~q ),
	.out_payload_119(\async_fifo|out_payload[119]~q ),
	.out_payload_147(\async_fifo|out_payload[147]~q ),
	.out_payload_2(\async_fifo|out_payload[2]~q ),
	.out_payload_77(\async_fifo|out_payload[77]~q ),
	.out_payload_78(\async_fifo|out_payload[78]~q ),
	.out_payload_79(\async_fifo|out_payload[79]~q ),
	.out_payload_80(\async_fifo|out_payload[80]~q ),
	.out_payload_81(\async_fifo|out_payload[81]~q ),
	.out_payload_82(\async_fifo|out_payload[82]~q ),
	.out_payload_83(\async_fifo|out_payload[83]~q ),
	.out_payload_84(\async_fifo|out_payload[84]~q ),
	.out_payload_85(\async_fifo|out_payload[85]~q ),
	.out_payload_3(\async_fifo|out_payload[3]~q ),
	.out_payload_4(\async_fifo|out_payload[4]~q ),
	.out_payload_5(\async_fifo|out_payload[5]~q ),
	.out_payload_6(\async_fifo|out_payload[6]~q ),
	.out_payload_7(\async_fifo|out_payload[7]~q ),
	.out_payload_8(\async_fifo|out_payload[8]~q ),
	.out_payload_9(\async_fifo|out_payload[9]~q ),
	.out_payload_10(\async_fifo|out_payload[10]~q ),
	.out_payload_11(\async_fifo|out_payload[11]~q ),
	.out_payload_12(\async_fifo|out_payload[12]~q ),
	.out_payload_13(\async_fifo|out_payload[13]~q ),
	.out_payload_14(\async_fifo|out_payload[14]~q ),
	.out_payload_15(\async_fifo|out_payload[15]~q ),
	.out_payload_16(\async_fifo|out_payload[16]~q ),
	.out_payload_17(\async_fifo|out_payload[17]~q ),
	.out_payload_18(\async_fifo|out_payload[18]~q ),
	.out_payload_19(\async_fifo|out_payload[19]~q ),
	.out_payload_20(\async_fifo|out_payload[20]~q ),
	.out_payload_21(\async_fifo|out_payload[21]~q ),
	.out_payload_22(\async_fifo|out_payload[22]~q ),
	.out_payload_23(\async_fifo|out_payload[23]~q ),
	.out_payload_24(\async_fifo|out_payload[24]~q ),
	.out_payload_25(\async_fifo|out_payload[25]~q ),
	.out_payload_26(\async_fifo|out_payload[26]~q ),
	.out_payload_27(\async_fifo|out_payload[27]~q ),
	.out_payload_28(\async_fifo|out_payload[28]~q ),
	.out_payload_29(\async_fifo|out_payload[29]~q ),
	.out_payload_30(\async_fifo|out_payload[30]~q ),
	.out_payload_31(\async_fifo|out_payload[31]~q ),
	.out_payload_32(\async_fifo|out_payload[32]~q ),
	.out_payload_33(\async_fifo|out_payload[33]~q ),
	.out_payload_34(\async_fifo|out_payload[34]~q ),
	.out_payload_35(\async_fifo|out_payload[35]~q ),
	.out_payload_36(\async_fifo|out_payload[36]~q ),
	.out_payload_37(\async_fifo|out_payload[37]~q ),
	.out_payload_38(\async_fifo|out_payload[38]~q ),
	.out_payload_39(\async_fifo|out_payload[39]~q ),
	.out_payload_40(\async_fifo|out_payload[40]~q ),
	.out_payload_41(\async_fifo|out_payload[41]~q ),
	.out_payload_42(\async_fifo|out_payload[42]~q ),
	.out_payload_43(\async_fifo|out_payload[43]~q ),
	.out_payload_44(\async_fifo|out_payload[44]~q ),
	.out_payload_45(\async_fifo|out_payload[45]~q ),
	.out_payload_46(\async_fifo|out_payload[46]~q ),
	.out_payload_47(\async_fifo|out_payload[47]~q ),
	.out_payload_48(\async_fifo|out_payload[48]~q ),
	.out_payload_49(\async_fifo|out_payload[49]~q ),
	.out_payload_50(\async_fifo|out_payload[50]~q ),
	.out_payload_51(\async_fifo|out_payload[51]~q ),
	.out_payload_52(\async_fifo|out_payload[52]~q ),
	.out_payload_53(\async_fifo|out_payload[53]~q ),
	.out_payload_54(\async_fifo|out_payload[54]~q ),
	.out_payload_55(\async_fifo|out_payload[55]~q ),
	.out_payload_56(\async_fifo|out_payload[56]~q ),
	.out_payload_57(\async_fifo|out_payload[57]~q ),
	.out_payload_58(\async_fifo|out_payload[58]~q ),
	.out_payload_59(\async_fifo|out_payload[59]~q ),
	.out_payload_60(\async_fifo|out_payload[60]~q ),
	.out_payload_61(\async_fifo|out_payload[61]~q ),
	.out_payload_62(\async_fifo|out_payload[62]~q ),
	.out_payload_63(\async_fifo|out_payload[63]~q ),
	.out_payload_64(\async_fifo|out_payload[64]~q ),
	.out_payload_65(\async_fifo|out_payload[65]~q ),
	.out_payload_125(\async_fifo|out_payload[125]~q ),
	.out_payload_124(\async_fifo|out_payload[124]~q ),
	.out_payload_126(\async_fifo|out_payload[126]~q ),
	.out_payload_127(\async_fifo|out_payload[127]~q ),
	.out_payload_128(\async_fifo|out_payload[128]~q ),
	.out_payload_129(\async_fifo|out_payload[129]~q ),
	.out_payload_130(\async_fifo|out_payload[130]~q ),
	.out_payload_131(\async_fifo|out_payload[131]~q ),
	.data1_53(data1_531),
	.data1_8(data1_81),
	.data1_4(data1_4),
	.data1_2(data1_2),
	.data1_6(data1_6),
	.data1_5(data1_5),
	.data1_7(data1_7),
	.data1_3(data1_3),
	.data1_1(data1_1),
	.write_cp_data_113(\axi_bridge_0_m0_agent|write_cp_data[113]~0_combout ),
	.write_cp_data_121(\axi_bridge_0_m0_agent|write_cp_data[121]~1_combout ),
	.write_cp_data_118(\axi_bridge_0_m0_agent|write_cp_data[118]~2_combout ),
	.write_cp_data_119(\axi_bridge_0_m0_agent|write_cp_data[119]~3_combout ),
	.write_cp_data_120(\axi_bridge_0_m0_agent|write_cp_data[120]~4_combout ),
	.write_cp_data_114(\axi_bridge_0_m0_agent|write_cp_data[114]~5_combout ),
	.write_cp_data_115(\axi_bridge_0_m0_agent|write_cp_data[115]~6_combout ),
	.write_cp_data_116(\axi_bridge_0_m0_agent|write_cp_data[116]~7_combout ),
	.write_cp_data_117(\axi_bridge_0_m0_agent|write_cp_data[117]~8_combout ),
	.data1_54(data1_541),
	.data1_9(data1_91),
	.data1_101(data1_102),
	.data1_111(data1_112),
	.data1_121(data1_122),
	.data1_13(data1_132),
	.data1_14(data1_142),
	.data1_15(data1_152),
	.data1_16(data1_162),
	.data1_17(data1_172),
	.data1_18(data1_182),
	.data1_19(data1_192),
	.data1_20(data1_202),
	.data1_21(data1_212),
	.data1_22(data1_222),
	.data1_23(data1_232),
	.data1_24(data1_242),
	.data1_25(data1_252),
	.data1_26(data1_262),
	.data1_27(data1_272),
	.data1_28(data1_282),
	.data1_29(data1_292),
	.data1_30(data1_302),
	.data1_31(data1_312),
	.data1_32(data1_322),
	.data1_33(data1_332),
	.data1_34(data1_342),
	.data1_35(data1_352),
	.data1_36(data1_362),
	.data1_37(data1_37),
	.data1_38(data1_38),
	.data1_39(data1_39),
	.data1_40(data1_40),
	.data1_41(data1_41),
	.data1_42(data1_42),
	.data1_43(data1_43),
	.data1_44(data1_44),
	.data1_45(data1_45),
	.data1_46(data1_46),
	.data1_47(data1_47),
	.data1_48(data1_48),
	.data1_49(data1_49),
	.data1_50(data1_50),
	.data1_51(data1_51),
	.data1_52(data1_52),
	.data1_531(data1_532),
	.data1_541(data1_542),
	.data1_55(data1_55),
	.data1_56(data1_56),
	.data1_57(data1_57),
	.data1_58(data1_58),
	.data1_59(data1_59),
	.data1_60(data1_60),
	.data1_61(data1_61),
	.data1_62(data1_62),
	.data1_63(data1_63),
	.data1_64(data1_64),
	.data1_65(data1_65),
	.data1_66(data1_66),
	.data1_67(data1_67),
	.data1_68(data1_68),
	.data1_69(data1_69),
	.data1_70(data1_70),
	.data1_71(data1_71),
	.data1_72(data1_72),
	.Selector6(\axi_bridge_0_m0_agent|Selector6~0_combout ),
	.Selector7(\axi_bridge_0_m0_agent|Selector7~0_combout ),
	.Selector5(\axi_bridge_0_m0_agent|Selector5~1_combout ),
	.Selector4(\axi_bridge_0_m0_agent|Selector4~0_combout ),
	.Selector3(\axi_bridge_0_m0_agent|Selector3~0_combout ),
	.Selector2(\axi_bridge_0_m0_agent|Selector2~1_combout ),
	.Selector1(\axi_bridge_0_m0_agent|Selector1~1_combout ),
	.Selector0(\axi_bridge_0_m0_agent|Selector0~0_combout ),
	.nxt_in_ready(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~7_combout ),
	.clock_bridge_0_in_clk_clk(clock_bridge_0_in_clk_clk));

cycloneiv_cycloneiv_mm_interconnect_0_rsp_mux_1 rsp_mux_001(
	.out_valid(out_valid2),
	.out_valid1(out_valid3),
	.out_payload_146(\async_fifo_007|out_payload[146]~q ),
	.out_payload_1461(\async_fifo_005|out_payload[146]~q ),
	.src_data_144(src_data_1441),
	.out_payload_147(\async_fifo_007|out_payload[147]~q ),
	.out_payload_1471(\async_fifo_005|out_payload[147]~q ),
	.src_data_145(src_data_1451),
	.out_payload_2(\async_fifo_007|out_payload[2]~q ),
	.out_payload_21(\async_fifo_005|out_payload[2]~q ),
	.src_data_0(src_data_0),
	.out_payload_3(\async_fifo_007|out_payload[3]~q ),
	.out_payload_31(\async_fifo_005|out_payload[3]~q ),
	.src_data_1(src_data_1),
	.out_payload_4(\async_fifo_007|out_payload[4]~q ),
	.out_payload_41(\async_fifo_005|out_payload[4]~q ),
	.src_data_2(src_data_2),
	.out_payload_5(\async_fifo_007|out_payload[5]~q ),
	.out_payload_51(\async_fifo_005|out_payload[5]~q ),
	.src_data_3(src_data_3),
	.out_payload_6(\async_fifo_007|out_payload[6]~q ),
	.out_payload_61(\async_fifo_005|out_payload[6]~q ),
	.src_data_4(src_data_4),
	.out_payload_7(\async_fifo_007|out_payload[7]~q ),
	.out_payload_71(\async_fifo_005|out_payload[7]~q ),
	.src_data_5(src_data_5),
	.out_payload_8(\async_fifo_007|out_payload[8]~q ),
	.out_payload_81(\async_fifo_005|out_payload[8]~q ),
	.src_data_6(src_data_6),
	.out_payload_9(\async_fifo_007|out_payload[9]~q ),
	.out_payload_91(\async_fifo_005|out_payload[9]~q ),
	.src_data_7(src_data_7),
	.out_payload_10(\async_fifo_007|out_payload[10]~q ),
	.out_payload_101(\async_fifo_005|out_payload[10]~q ),
	.src_data_8(src_data_8),
	.out_payload_11(\async_fifo_007|out_payload[11]~q ),
	.out_payload_111(\async_fifo_005|out_payload[11]~q ),
	.src_data_9(src_data_9),
	.out_payload_12(\async_fifo_007|out_payload[12]~q ),
	.out_payload_121(\async_fifo_005|out_payload[12]~q ),
	.src_data_10(src_data_10),
	.out_payload_13(\async_fifo_007|out_payload[13]~q ),
	.out_payload_131(\async_fifo_005|out_payload[13]~q ),
	.src_data_11(src_data_11),
	.out_payload_14(\async_fifo_007|out_payload[14]~q ),
	.out_payload_141(\async_fifo_005|out_payload[14]~q ),
	.src_data_12(src_data_12),
	.out_payload_15(\async_fifo_007|out_payload[15]~q ),
	.out_payload_151(\async_fifo_005|out_payload[15]~q ),
	.src_data_13(src_data_13),
	.out_payload_16(\async_fifo_007|out_payload[16]~q ),
	.out_payload_161(\async_fifo_005|out_payload[16]~q ),
	.src_data_14(src_data_14),
	.out_payload_17(\async_fifo_007|out_payload[17]~q ),
	.out_payload_171(\async_fifo_005|out_payload[17]~q ),
	.src_data_15(src_data_15),
	.out_payload_18(\async_fifo_007|out_payload[18]~q ),
	.out_payload_181(\async_fifo_005|out_payload[18]~q ),
	.src_data_16(src_data_16),
	.out_payload_19(\async_fifo_007|out_payload[19]~q ),
	.out_payload_191(\async_fifo_005|out_payload[19]~q ),
	.src_data_17(src_data_17),
	.out_payload_20(\async_fifo_007|out_payload[20]~q ),
	.out_payload_201(\async_fifo_005|out_payload[20]~q ),
	.src_data_18(src_data_18),
	.out_payload_211(\async_fifo_007|out_payload[21]~q ),
	.out_payload_212(\async_fifo_005|out_payload[21]~q ),
	.src_data_19(src_data_19),
	.out_payload_22(\async_fifo_007|out_payload[22]~q ),
	.out_payload_221(\async_fifo_005|out_payload[22]~q ),
	.src_data_20(src_data_20),
	.out_payload_23(\async_fifo_007|out_payload[23]~q ),
	.out_payload_231(\async_fifo_005|out_payload[23]~q ),
	.src_data_21(src_data_21),
	.out_payload_24(\async_fifo_007|out_payload[24]~q ),
	.out_payload_241(\async_fifo_005|out_payload[24]~q ),
	.src_data_22(src_data_22),
	.out_payload_25(\async_fifo_007|out_payload[25]~q ),
	.out_payload_251(\async_fifo_005|out_payload[25]~q ),
	.src_data_23(src_data_23),
	.out_payload_26(\async_fifo_007|out_payload[26]~q ),
	.out_payload_261(\async_fifo_005|out_payload[26]~q ),
	.src_data_24(src_data_24),
	.out_payload_27(\async_fifo_007|out_payload[27]~q ),
	.out_payload_271(\async_fifo_005|out_payload[27]~q ),
	.src_data_25(src_data_25),
	.out_payload_28(\async_fifo_007|out_payload[28]~q ),
	.out_payload_281(\async_fifo_005|out_payload[28]~q ),
	.src_data_26(src_data_26),
	.out_payload_29(\async_fifo_007|out_payload[29]~q ),
	.out_payload_291(\async_fifo_005|out_payload[29]~q ),
	.src_data_27(src_data_27),
	.out_payload_30(\async_fifo_007|out_payload[30]~q ),
	.out_payload_301(\async_fifo_005|out_payload[30]~q ),
	.src_data_28(src_data_28),
	.out_payload_311(\async_fifo_007|out_payload[31]~q ),
	.out_payload_312(\async_fifo_005|out_payload[31]~q ),
	.src_data_29(src_data_29),
	.out_payload_32(\async_fifo_007|out_payload[32]~q ),
	.out_payload_321(\async_fifo_005|out_payload[32]~q ),
	.src_data_30(src_data_30),
	.out_payload_33(\async_fifo_007|out_payload[33]~q ),
	.out_payload_331(\async_fifo_005|out_payload[33]~q ),
	.src_data_31(src_data_31),
	.out_payload_34(\async_fifo_007|out_payload[34]~q ),
	.out_payload_341(\async_fifo_005|out_payload[34]~q ),
	.src_data_32(src_data_32),
	.out_payload_35(\async_fifo_007|out_payload[35]~q ),
	.out_payload_351(\async_fifo_005|out_payload[35]~q ),
	.src_data_33(src_data_33),
	.out_payload_36(\async_fifo_007|out_payload[36]~q ),
	.out_payload_361(\async_fifo_005|out_payload[36]~q ),
	.src_data_34(src_data_34),
	.out_payload_37(\async_fifo_007|out_payload[37]~q ),
	.out_payload_371(\async_fifo_005|out_payload[37]~q ),
	.src_data_35(src_data_35),
	.out_payload_38(\async_fifo_007|out_payload[38]~q ),
	.out_payload_381(\async_fifo_005|out_payload[38]~q ),
	.src_data_36(src_data_36),
	.out_payload_39(\async_fifo_007|out_payload[39]~q ),
	.out_payload_391(\async_fifo_005|out_payload[39]~q ),
	.src_data_37(src_data_37),
	.out_payload_40(\async_fifo_007|out_payload[40]~q ),
	.out_payload_401(\async_fifo_005|out_payload[40]~q ),
	.src_data_38(src_data_38),
	.out_payload_411(\async_fifo_007|out_payload[41]~q ),
	.out_payload_412(\async_fifo_005|out_payload[41]~q ),
	.src_data_39(src_data_39),
	.out_payload_42(\async_fifo_007|out_payload[42]~q ),
	.out_payload_421(\async_fifo_005|out_payload[42]~q ),
	.src_data_40(src_data_40),
	.out_payload_43(\async_fifo_007|out_payload[43]~q ),
	.out_payload_431(\async_fifo_005|out_payload[43]~q ),
	.src_data_41(src_data_41),
	.out_payload_44(\async_fifo_007|out_payload[44]~q ),
	.out_payload_441(\async_fifo_005|out_payload[44]~q ),
	.src_data_42(src_data_42),
	.out_payload_45(\async_fifo_007|out_payload[45]~q ),
	.out_payload_451(\async_fifo_005|out_payload[45]~q ),
	.src_data_43(src_data_43),
	.out_payload_46(\async_fifo_007|out_payload[46]~q ),
	.out_payload_461(\async_fifo_005|out_payload[46]~q ),
	.src_data_44(src_data_44),
	.out_payload_47(\async_fifo_007|out_payload[47]~q ),
	.out_payload_471(\async_fifo_005|out_payload[47]~q ),
	.src_data_45(src_data_45),
	.out_payload_48(\async_fifo_007|out_payload[48]~q ),
	.out_payload_481(\async_fifo_005|out_payload[48]~q ),
	.src_data_46(src_data_46),
	.out_payload_49(\async_fifo_007|out_payload[49]~q ),
	.out_payload_491(\async_fifo_005|out_payload[49]~q ),
	.src_data_47(src_data_47),
	.out_payload_50(\async_fifo_007|out_payload[50]~q ),
	.out_payload_501(\async_fifo_005|out_payload[50]~q ),
	.src_data_48(src_data_48),
	.out_payload_511(\async_fifo_007|out_payload[51]~q ),
	.out_payload_512(\async_fifo_005|out_payload[51]~q ),
	.src_data_49(src_data_49),
	.out_payload_52(\async_fifo_007|out_payload[52]~q ),
	.out_payload_521(\async_fifo_005|out_payload[52]~q ),
	.src_data_50(src_data_50),
	.out_payload_53(\async_fifo_007|out_payload[53]~q ),
	.out_payload_531(\async_fifo_005|out_payload[53]~q ),
	.src_data_51(src_data_51),
	.out_payload_54(\async_fifo_007|out_payload[54]~q ),
	.out_payload_541(\async_fifo_005|out_payload[54]~q ),
	.src_data_52(src_data_52),
	.out_payload_55(\async_fifo_007|out_payload[55]~q ),
	.out_payload_551(\async_fifo_005|out_payload[55]~q ),
	.src_data_53(src_data_53),
	.out_payload_56(\async_fifo_007|out_payload[56]~q ),
	.out_payload_561(\async_fifo_005|out_payload[56]~q ),
	.src_data_54(src_data_54),
	.out_payload_57(\async_fifo_007|out_payload[57]~q ),
	.out_payload_571(\async_fifo_005|out_payload[57]~q ),
	.src_data_55(src_data_55),
	.out_payload_58(\async_fifo_007|out_payload[58]~q ),
	.out_payload_581(\async_fifo_005|out_payload[58]~q ),
	.src_data_56(src_data_56),
	.out_payload_59(\async_fifo_007|out_payload[59]~q ),
	.out_payload_591(\async_fifo_005|out_payload[59]~q ),
	.src_data_57(src_data_57),
	.out_payload_60(\async_fifo_007|out_payload[60]~q ),
	.out_payload_601(\async_fifo_005|out_payload[60]~q ),
	.src_data_58(src_data_58),
	.out_payload_611(\async_fifo_007|out_payload[61]~q ),
	.out_payload_612(\async_fifo_005|out_payload[61]~q ),
	.src_data_59(src_data_59),
	.out_payload_62(\async_fifo_007|out_payload[62]~q ),
	.out_payload_621(\async_fifo_005|out_payload[62]~q ),
	.src_data_60(src_data_60),
	.out_payload_63(\async_fifo_007|out_payload[63]~q ),
	.out_payload_631(\async_fifo_005|out_payload[63]~q ),
	.src_data_61(src_data_61),
	.out_payload_64(\async_fifo_007|out_payload[64]~q ),
	.out_payload_641(\async_fifo_005|out_payload[64]~q ),
	.src_data_62(src_data_62),
	.out_payload_65(\async_fifo_007|out_payload[65]~q ),
	.out_payload_651(\async_fifo_005|out_payload[65]~q ),
	.src_data_63(src_data_63),
	.out_payload_160(\async_fifo_007|out_payload[160]~q ),
	.out_payload_1601(\async_fifo_005|out_payload[160]~q ),
	.src_payload_0(src_payload_0));

cycloneiv_cycloneiv_mm_interconnect_0_rsp_mux rsp_mux(
	.out_valid(out_valid),
	.out_valid1(out_valid1),
	.out_payload_146(\async_fifo_006|out_payload[146]~q ),
	.out_payload_1461(\async_fifo_004|out_payload[146]~q ),
	.src_data_144(src_data_144),
	.out_payload_147(\async_fifo_006|out_payload[147]~q ),
	.out_payload_1471(\async_fifo_004|out_payload[147]~q ),
	.src_data_145(src_data_145));

cycloneiv_cycloneiv_mm_interconnect_0_rsp_demux_1 rsp_demux_001(
	.mem_106_0(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][106]~q ),
	.mem_107_0(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][107]~q ),
	.full(\async_fifo_006|full~q ),
	.full1(\async_fifo_007|full~q ),
	.WideOr0(\rsp_demux_001|WideOr0~0_combout ));

cycloneiv_cycloneiv_mm_interconnect_0_rsp_demux rsp_demux(
	.mem_106_0(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][106]~q ),
	.mem_107_0(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][107]~q ),
	.full(\async_fifo_004|full~q ),
	.full1(\async_fifo_005|full~q ),
	.WideOr0(\rsp_demux|WideOr0~0_combout ));

cycloneiv_cycloneiv_mm_interconnect_0_cmd_mux_1 cmd_mux_001(
	.wire_pll7_clk_0(wire_pll7_clk_0),
	.r_sync_rst(r_sync_rst),
	.saved_grant_0(\cmd_mux_001|saved_grant[0]~q ),
	.saved_grant_1(\cmd_mux_001|saved_grant[1]~q ),
	.out_payload_146(\async_fifo_003|out_payload[146]~q ),
	.out_payload_1461(\async_fifo_001|out_payload[146]~q ),
	.src_data_144(\cmd_mux_001|src_data[144]~combout ),
	.out_valid(\async_fifo_003|out_valid~q ),
	.out_valid1(\async_fifo_001|out_valid~q ),
	.WideOr11(\cmd_mux_001|WideOr1~combout ),
	.nxt_in_ready(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3_combout ),
	.out_payload_108(\async_fifo_001|out_payload[108]~q ),
	.src_payload(\cmd_mux_001|src_payload~0_combout ),
	.out_payload_72(\async_fifo_003|out_payload[72]~q ),
	.src_payload1(\cmd_mux_001|src_payload~1_combout ),
	.out_payload_134(\async_fifo_003|out_payload[134]~q ),
	.out_payload_1341(\async_fifo_001|out_payload[134]~q ),
	.src_data_132(\cmd_mux_001|src_data[132]~combout ),
	.out_payload_133(\async_fifo_003|out_payload[133]~q ),
	.out_payload_1331(\async_fifo_001|out_payload[133]~q ),
	.src_data_131(\cmd_mux_001|src_data[131]~combout ),
	.out_payload_132(\async_fifo_003|out_payload[132]~q ),
	.out_payload_1321(\async_fifo_001|out_payload[132]~q ),
	.src_data_130(\cmd_mux_001|src_data[130]~combout ),
	.out_payload_73(\async_fifo_001|out_payload[73]~q ),
	.src_data_71(\cmd_mux_001|src_data[71]~combout ),
	.out_payload_69(\async_fifo_001|out_payload[69]~q ),
	.src_data_67(\cmd_mux_001|src_data[67]~combout ),
	.out_payload_67(\async_fifo_001|out_payload[67]~q ),
	.src_data_65(\cmd_mux_001|src_data[65]~combout ),
	.out_payload_71(\async_fifo_001|out_payload[71]~q ),
	.src_data_69(\cmd_mux_001|src_data[69]~combout ),
	.out_payload_70(\async_fifo_001|out_payload[70]~q ),
	.src_data_68(\cmd_mux_001|src_data[68]~combout ),
	.out_payload_721(\async_fifo_001|out_payload[72]~q ),
	.src_data_70(\cmd_mux_001|src_data[70]~combout ),
	.out_payload_68(\async_fifo_001|out_payload[68]~q ),
	.src_data_66(\cmd_mux_001|src_data[66]~combout ),
	.out_payload_66(\async_fifo_001|out_payload[66]~q ),
	.src_data_64(\cmd_mux_001|src_data[64]~combout ),
	.out_payload_160(\async_fifo_001|out_payload[160]~q ),
	.src_payload_0(\cmd_mux_001|src_payload[0]~combout ),
	.out_payload_147(\async_fifo_003|out_payload[147]~q ),
	.out_payload_1471(\async_fifo_001|out_payload[147]~q ),
	.src_data_145(\cmd_mux_001|src_data[145]~combout ),
	.out_payload_2(\async_fifo_001|out_payload[2]~q ),
	.src_payload2(\cmd_mux_001|src_payload~2_combout ),
	.out_payload_3(\async_fifo_001|out_payload[3]~q ),
	.src_payload3(\cmd_mux_001|src_payload~3_combout ),
	.out_payload_4(\async_fifo_001|out_payload[4]~q ),
	.src_payload4(\cmd_mux_001|src_payload~4_combout ),
	.out_payload_5(\async_fifo_001|out_payload[5]~q ),
	.src_payload5(\cmd_mux_001|src_payload~5_combout ),
	.out_payload_6(\async_fifo_001|out_payload[6]~q ),
	.src_payload6(\cmd_mux_001|src_payload~6_combout ),
	.out_payload_7(\async_fifo_001|out_payload[7]~q ),
	.src_payload7(\cmd_mux_001|src_payload~7_combout ),
	.out_payload_8(\async_fifo_001|out_payload[8]~q ),
	.src_payload8(\cmd_mux_001|src_payload~8_combout ),
	.out_payload_9(\async_fifo_001|out_payload[9]~q ),
	.src_payload9(\cmd_mux_001|src_payload~9_combout ),
	.out_payload_10(\async_fifo_001|out_payload[10]~q ),
	.src_payload10(\cmd_mux_001|src_payload~10_combout ),
	.out_payload_11(\async_fifo_001|out_payload[11]~q ),
	.src_payload11(\cmd_mux_001|src_payload~11_combout ),
	.out_payload_12(\async_fifo_001|out_payload[12]~q ),
	.src_payload12(\cmd_mux_001|src_payload~12_combout ),
	.out_payload_13(\async_fifo_001|out_payload[13]~q ),
	.src_payload13(\cmd_mux_001|src_payload~13_combout ),
	.out_payload_14(\async_fifo_001|out_payload[14]~q ),
	.src_payload14(\cmd_mux_001|src_payload~14_combout ),
	.out_payload_15(\async_fifo_001|out_payload[15]~q ),
	.src_payload15(\cmd_mux_001|src_payload~15_combout ),
	.out_payload_16(\async_fifo_001|out_payload[16]~q ),
	.src_payload16(\cmd_mux_001|src_payload~16_combout ),
	.out_payload_17(\async_fifo_001|out_payload[17]~q ),
	.src_payload17(\cmd_mux_001|src_payload~17_combout ),
	.out_payload_18(\async_fifo_001|out_payload[18]~q ),
	.src_payload18(\cmd_mux_001|src_payload~18_combout ),
	.out_payload_19(\async_fifo_001|out_payload[19]~q ),
	.src_payload19(\cmd_mux_001|src_payload~19_combout ),
	.out_payload_20(\async_fifo_001|out_payload[20]~q ),
	.src_payload20(\cmd_mux_001|src_payload~20_combout ),
	.out_payload_21(\async_fifo_001|out_payload[21]~q ),
	.src_payload21(\cmd_mux_001|src_payload~21_combout ),
	.out_payload_22(\async_fifo_001|out_payload[22]~q ),
	.src_payload22(\cmd_mux_001|src_payload~22_combout ),
	.out_payload_23(\async_fifo_001|out_payload[23]~q ),
	.src_payload23(\cmd_mux_001|src_payload~23_combout ),
	.out_payload_24(\async_fifo_001|out_payload[24]~q ),
	.src_payload24(\cmd_mux_001|src_payload~24_combout ),
	.out_payload_25(\async_fifo_001|out_payload[25]~q ),
	.src_payload25(\cmd_mux_001|src_payload~25_combout ),
	.out_payload_26(\async_fifo_001|out_payload[26]~q ),
	.src_payload26(\cmd_mux_001|src_payload~26_combout ),
	.out_payload_27(\async_fifo_001|out_payload[27]~q ),
	.src_payload27(\cmd_mux_001|src_payload~27_combout ),
	.out_payload_28(\async_fifo_001|out_payload[28]~q ),
	.src_payload28(\cmd_mux_001|src_payload~28_combout ),
	.out_payload_29(\async_fifo_001|out_payload[29]~q ),
	.src_payload29(\cmd_mux_001|src_payload~29_combout ),
	.out_payload_30(\async_fifo_001|out_payload[30]~q ),
	.src_payload30(\cmd_mux_001|src_payload~30_combout ),
	.out_payload_31(\async_fifo_001|out_payload[31]~q ),
	.src_payload31(\cmd_mux_001|src_payload~31_combout ),
	.out_payload_32(\async_fifo_001|out_payload[32]~q ),
	.src_payload32(\cmd_mux_001|src_payload~32_combout ),
	.out_payload_33(\async_fifo_001|out_payload[33]~q ),
	.src_payload33(\cmd_mux_001|src_payload~33_combout ),
	.out_payload_34(\async_fifo_001|out_payload[34]~q ),
	.src_payload34(\cmd_mux_001|src_payload~34_combout ),
	.out_payload_35(\async_fifo_001|out_payload[35]~q ),
	.src_payload35(\cmd_mux_001|src_payload~35_combout ),
	.out_payload_36(\async_fifo_001|out_payload[36]~q ),
	.src_payload36(\cmd_mux_001|src_payload~36_combout ),
	.out_payload_37(\async_fifo_001|out_payload[37]~q ),
	.src_payload37(\cmd_mux_001|src_payload~37_combout ),
	.out_payload_38(\async_fifo_001|out_payload[38]~q ),
	.src_payload38(\cmd_mux_001|src_payload~38_combout ),
	.out_payload_39(\async_fifo_001|out_payload[39]~q ),
	.src_payload39(\cmd_mux_001|src_payload~39_combout ),
	.out_payload_40(\async_fifo_001|out_payload[40]~q ),
	.src_payload40(\cmd_mux_001|src_payload~40_combout ),
	.out_payload_41(\async_fifo_001|out_payload[41]~q ),
	.src_payload41(\cmd_mux_001|src_payload~41_combout ),
	.out_payload_42(\async_fifo_001|out_payload[42]~q ),
	.src_payload42(\cmd_mux_001|src_payload~42_combout ),
	.out_payload_43(\async_fifo_001|out_payload[43]~q ),
	.src_payload43(\cmd_mux_001|src_payload~43_combout ),
	.out_payload_44(\async_fifo_001|out_payload[44]~q ),
	.src_payload44(\cmd_mux_001|src_payload~44_combout ),
	.out_payload_45(\async_fifo_001|out_payload[45]~q ),
	.src_payload45(\cmd_mux_001|src_payload~45_combout ),
	.out_payload_46(\async_fifo_001|out_payload[46]~q ),
	.src_payload46(\cmd_mux_001|src_payload~46_combout ),
	.out_payload_47(\async_fifo_001|out_payload[47]~q ),
	.src_payload47(\cmd_mux_001|src_payload~47_combout ),
	.out_payload_48(\async_fifo_001|out_payload[48]~q ),
	.src_payload48(\cmd_mux_001|src_payload~48_combout ),
	.out_payload_49(\async_fifo_001|out_payload[49]~q ),
	.src_payload49(\cmd_mux_001|src_payload~49_combout ),
	.out_payload_50(\async_fifo_001|out_payload[50]~q ),
	.src_payload50(\cmd_mux_001|src_payload~50_combout ),
	.out_payload_51(\async_fifo_001|out_payload[51]~q ),
	.src_payload51(\cmd_mux_001|src_payload~51_combout ),
	.out_payload_52(\async_fifo_001|out_payload[52]~q ),
	.src_payload52(\cmd_mux_001|src_payload~52_combout ),
	.out_payload_53(\async_fifo_001|out_payload[53]~q ),
	.src_payload53(\cmd_mux_001|src_payload~53_combout ),
	.out_payload_54(\async_fifo_001|out_payload[54]~q ),
	.src_payload54(\cmd_mux_001|src_payload~54_combout ),
	.out_payload_55(\async_fifo_001|out_payload[55]~q ),
	.src_payload55(\cmd_mux_001|src_payload~55_combout ),
	.out_payload_56(\async_fifo_001|out_payload[56]~q ),
	.src_payload56(\cmd_mux_001|src_payload~56_combout ),
	.out_payload_57(\async_fifo_001|out_payload[57]~q ),
	.src_payload57(\cmd_mux_001|src_payload~57_combout ),
	.out_payload_58(\async_fifo_001|out_payload[58]~q ),
	.src_payload58(\cmd_mux_001|src_payload~58_combout ),
	.out_payload_59(\async_fifo_001|out_payload[59]~q ),
	.src_payload59(\cmd_mux_001|src_payload~59_combout ),
	.out_payload_60(\async_fifo_001|out_payload[60]~q ),
	.src_payload60(\cmd_mux_001|src_payload~60_combout ),
	.out_payload_61(\async_fifo_001|out_payload[61]~q ),
	.src_payload61(\cmd_mux_001|src_payload~61_combout ),
	.out_payload_62(\async_fifo_001|out_payload[62]~q ),
	.src_payload62(\cmd_mux_001|src_payload~62_combout ),
	.out_payload_63(\async_fifo_001|out_payload[63]~q ),
	.src_payload63(\cmd_mux_001|src_payload~63_combout ),
	.out_payload_64(\async_fifo_001|out_payload[64]~q ),
	.src_payload64(\cmd_mux_001|src_payload~64_combout ),
	.out_payload_65(\async_fifo_001|out_payload[65]~q ),
	.src_payload65(\cmd_mux_001|src_payload~65_combout ),
	.out_payload_125(\async_fifo_003|out_payload[125]~q ),
	.out_payload_1251(\async_fifo_001|out_payload[125]~q ),
	.src_data_123(\cmd_mux_001|src_data[123]~combout ),
	.out_payload_124(\async_fifo_003|out_payload[124]~q ),
	.out_payload_1241(\async_fifo_001|out_payload[124]~q ),
	.src_data_122(\cmd_mux_001|src_data[122]~combout ),
	.out_payload_126(\async_fifo_003|out_payload[126]~q ),
	.out_payload_1261(\async_fifo_001|out_payload[126]~q ),
	.src_data_124(\cmd_mux_001|src_data[124]~combout ),
	.out_payload_127(\async_fifo_003|out_payload[127]~q ),
	.out_payload_1271(\async_fifo_001|out_payload[127]~q ),
	.src_data_125(\cmd_mux_001|src_data[125]~combout ),
	.out_payload_128(\async_fifo_003|out_payload[128]~q ),
	.out_payload_1281(\async_fifo_001|out_payload[128]~q ),
	.src_data_126(\cmd_mux_001|src_data[126]~combout ),
	.out_payload_129(\async_fifo_003|out_payload[129]~q ),
	.out_payload_1291(\async_fifo_001|out_payload[129]~q ),
	.src_data_127(\cmd_mux_001|src_data[127]~combout ),
	.out_payload_130(\async_fifo_003|out_payload[130]~q ),
	.out_payload_1301(\async_fifo_001|out_payload[130]~q ),
	.src_data_128(\cmd_mux_001|src_data[128]~combout ),
	.out_payload_131(\async_fifo_003|out_payload[131]~q ),
	.out_payload_1311(\async_fifo_001|out_payload[131]~q ),
	.src_data_129(\cmd_mux_001|src_data[129]~combout ));

cycloneiv_cycloneiv_mm_interconnect_0_cmd_mux cmd_mux(
	.wire_pll7_clk_0(wire_pll7_clk_0),
	.r_sync_rst(r_sync_rst),
	.saved_grant_0(\cmd_mux|saved_grant[0]~q ),
	.saved_grant_1(\cmd_mux|saved_grant[1]~q ),
	.out_payload_146(\async_fifo_002|out_payload[146]~q ),
	.out_payload_1461(\async_fifo|out_payload[146]~q ),
	.src_data_144(\cmd_mux|src_data[144]~combout ),
	.out_valid(\async_fifo_002|out_valid~q ),
	.out_valid1(\async_fifo|out_valid~q ),
	.WideOr11(\cmd_mux|WideOr1~combout ),
	.out_payload_108(\async_fifo|out_payload[108]~q ),
	.src_payload(\cmd_mux|src_payload~0_combout ),
	.out_payload_71(\async_fifo_002|out_payload[71]~q ),
	.src_payload1(\cmd_mux|src_payload~1_combout ),
	.out_payload_132(\async_fifo_002|out_payload[132]~q ),
	.out_payload_1321(\async_fifo|out_payload[132]~q ),
	.src_data_130(\cmd_mux|src_data[130]~combout ),
	.out_payload_133(\async_fifo_002|out_payload[133]~q ),
	.out_payload_1331(\async_fifo|out_payload[133]~q ),
	.src_data_131(\cmd_mux|src_data[131]~combout ),
	.out_payload_134(\async_fifo_002|out_payload[134]~q ),
	.out_payload_1341(\async_fifo|out_payload[134]~q ),
	.src_data_132(\cmd_mux|src_data[132]~combout ),
	.out_payload_73(\async_fifo|out_payload[73]~q ),
	.src_data_71(\cmd_mux|src_data[71]~combout ),
	.out_payload_69(\async_fifo|out_payload[69]~q ),
	.src_data_67(\cmd_mux|src_data[67]~combout ),
	.out_payload_68(\async_fifo|out_payload[68]~q ),
	.src_data_66(\cmd_mux|src_data[66]~combout ),
	.out_payload_711(\async_fifo|out_payload[71]~q ),
	.src_data_69(\cmd_mux|src_data[69]~combout ),
	.out_payload_67(\async_fifo|out_payload[67]~q ),
	.src_data_65(\cmd_mux|src_data[65]~combout ),
	.out_payload_66(\async_fifo|out_payload[66]~q ),
	.src_data_64(\cmd_mux|src_data[64]~combout ),
	.out_payload_70(\async_fifo|out_payload[70]~q ),
	.src_data_68(\cmd_mux|src_data[68]~combout ),
	.out_payload_72(\async_fifo|out_payload[72]~q ),
	.src_data_70(\cmd_mux|src_data[70]~combout ),
	.out_payload_160(\async_fifo|out_payload[160]~q ),
	.src_payload_0(\cmd_mux|src_payload[0]~combout ),
	.out_payload_147(\async_fifo_002|out_payload[147]~q ),
	.out_payload_1471(\async_fifo|out_payload[147]~q ),
	.src_data_145(\cmd_mux|src_data[145]~combout ),
	.out_payload_2(\async_fifo|out_payload[2]~q ),
	.src_payload2(\cmd_mux|src_payload~2_combout ),
	.out_payload_3(\async_fifo|out_payload[3]~q ),
	.src_payload3(\cmd_mux|src_payload~3_combout ),
	.out_payload_4(\async_fifo|out_payload[4]~q ),
	.src_payload4(\cmd_mux|src_payload~4_combout ),
	.out_payload_5(\async_fifo|out_payload[5]~q ),
	.src_payload5(\cmd_mux|src_payload~5_combout ),
	.out_payload_6(\async_fifo|out_payload[6]~q ),
	.src_payload6(\cmd_mux|src_payload~6_combout ),
	.out_payload_7(\async_fifo|out_payload[7]~q ),
	.src_payload7(\cmd_mux|src_payload~7_combout ),
	.out_payload_8(\async_fifo|out_payload[8]~q ),
	.src_payload8(\cmd_mux|src_payload~8_combout ),
	.out_payload_9(\async_fifo|out_payload[9]~q ),
	.src_payload9(\cmd_mux|src_payload~9_combout ),
	.out_payload_10(\async_fifo|out_payload[10]~q ),
	.src_payload10(\cmd_mux|src_payload~10_combout ),
	.out_payload_11(\async_fifo|out_payload[11]~q ),
	.src_payload11(\cmd_mux|src_payload~11_combout ),
	.out_payload_12(\async_fifo|out_payload[12]~q ),
	.src_payload12(\cmd_mux|src_payload~12_combout ),
	.out_payload_13(\async_fifo|out_payload[13]~q ),
	.src_payload13(\cmd_mux|src_payload~13_combout ),
	.out_payload_14(\async_fifo|out_payload[14]~q ),
	.src_payload14(\cmd_mux|src_payload~14_combout ),
	.out_payload_15(\async_fifo|out_payload[15]~q ),
	.src_payload15(\cmd_mux|src_payload~15_combout ),
	.out_payload_16(\async_fifo|out_payload[16]~q ),
	.src_payload16(\cmd_mux|src_payload~16_combout ),
	.out_payload_17(\async_fifo|out_payload[17]~q ),
	.src_payload17(\cmd_mux|src_payload~17_combout ),
	.out_payload_18(\async_fifo|out_payload[18]~q ),
	.src_payload18(\cmd_mux|src_payload~18_combout ),
	.out_payload_19(\async_fifo|out_payload[19]~q ),
	.src_payload19(\cmd_mux|src_payload~19_combout ),
	.out_payload_20(\async_fifo|out_payload[20]~q ),
	.src_payload20(\cmd_mux|src_payload~20_combout ),
	.out_payload_21(\async_fifo|out_payload[21]~q ),
	.src_payload21(\cmd_mux|src_payload~21_combout ),
	.out_payload_22(\async_fifo|out_payload[22]~q ),
	.src_payload22(\cmd_mux|src_payload~22_combout ),
	.out_payload_23(\async_fifo|out_payload[23]~q ),
	.src_payload23(\cmd_mux|src_payload~23_combout ),
	.out_payload_24(\async_fifo|out_payload[24]~q ),
	.src_payload24(\cmd_mux|src_payload~24_combout ),
	.out_payload_25(\async_fifo|out_payload[25]~q ),
	.src_payload25(\cmd_mux|src_payload~25_combout ),
	.out_payload_26(\async_fifo|out_payload[26]~q ),
	.src_payload26(\cmd_mux|src_payload~26_combout ),
	.out_payload_27(\async_fifo|out_payload[27]~q ),
	.src_payload27(\cmd_mux|src_payload~27_combout ),
	.out_payload_28(\async_fifo|out_payload[28]~q ),
	.src_payload28(\cmd_mux|src_payload~28_combout ),
	.out_payload_29(\async_fifo|out_payload[29]~q ),
	.src_payload29(\cmd_mux|src_payload~29_combout ),
	.out_payload_30(\async_fifo|out_payload[30]~q ),
	.src_payload30(\cmd_mux|src_payload~30_combout ),
	.out_payload_31(\async_fifo|out_payload[31]~q ),
	.src_payload31(\cmd_mux|src_payload~31_combout ),
	.out_payload_32(\async_fifo|out_payload[32]~q ),
	.src_payload32(\cmd_mux|src_payload~32_combout ),
	.out_payload_33(\async_fifo|out_payload[33]~q ),
	.src_payload33(\cmd_mux|src_payload~33_combout ),
	.out_payload_34(\async_fifo|out_payload[34]~q ),
	.src_payload34(\cmd_mux|src_payload~34_combout ),
	.out_payload_35(\async_fifo|out_payload[35]~q ),
	.src_payload35(\cmd_mux|src_payload~35_combout ),
	.out_payload_36(\async_fifo|out_payload[36]~q ),
	.src_payload36(\cmd_mux|src_payload~36_combout ),
	.out_payload_37(\async_fifo|out_payload[37]~q ),
	.src_payload37(\cmd_mux|src_payload~37_combout ),
	.out_payload_38(\async_fifo|out_payload[38]~q ),
	.src_payload38(\cmd_mux|src_payload~38_combout ),
	.out_payload_39(\async_fifo|out_payload[39]~q ),
	.src_payload39(\cmd_mux|src_payload~39_combout ),
	.out_payload_40(\async_fifo|out_payload[40]~q ),
	.src_payload40(\cmd_mux|src_payload~40_combout ),
	.out_payload_41(\async_fifo|out_payload[41]~q ),
	.src_payload41(\cmd_mux|src_payload~41_combout ),
	.out_payload_42(\async_fifo|out_payload[42]~q ),
	.src_payload42(\cmd_mux|src_payload~42_combout ),
	.out_payload_43(\async_fifo|out_payload[43]~q ),
	.src_payload43(\cmd_mux|src_payload~43_combout ),
	.out_payload_44(\async_fifo|out_payload[44]~q ),
	.src_payload44(\cmd_mux|src_payload~44_combout ),
	.out_payload_45(\async_fifo|out_payload[45]~q ),
	.src_payload45(\cmd_mux|src_payload~45_combout ),
	.out_payload_46(\async_fifo|out_payload[46]~q ),
	.src_payload46(\cmd_mux|src_payload~46_combout ),
	.out_payload_47(\async_fifo|out_payload[47]~q ),
	.src_payload47(\cmd_mux|src_payload~47_combout ),
	.out_payload_48(\async_fifo|out_payload[48]~q ),
	.src_payload48(\cmd_mux|src_payload~48_combout ),
	.out_payload_49(\async_fifo|out_payload[49]~q ),
	.src_payload49(\cmd_mux|src_payload~49_combout ),
	.out_payload_50(\async_fifo|out_payload[50]~q ),
	.src_payload50(\cmd_mux|src_payload~50_combout ),
	.out_payload_51(\async_fifo|out_payload[51]~q ),
	.src_payload51(\cmd_mux|src_payload~51_combout ),
	.out_payload_52(\async_fifo|out_payload[52]~q ),
	.src_payload52(\cmd_mux|src_payload~52_combout ),
	.out_payload_53(\async_fifo|out_payload[53]~q ),
	.src_payload53(\cmd_mux|src_payload~53_combout ),
	.out_payload_54(\async_fifo|out_payload[54]~q ),
	.src_payload54(\cmd_mux|src_payload~54_combout ),
	.out_payload_55(\async_fifo|out_payload[55]~q ),
	.src_payload55(\cmd_mux|src_payload~55_combout ),
	.out_payload_56(\async_fifo|out_payload[56]~q ),
	.src_payload56(\cmd_mux|src_payload~56_combout ),
	.out_payload_57(\async_fifo|out_payload[57]~q ),
	.src_payload57(\cmd_mux|src_payload~57_combout ),
	.out_payload_58(\async_fifo|out_payload[58]~q ),
	.src_payload58(\cmd_mux|src_payload~58_combout ),
	.out_payload_59(\async_fifo|out_payload[59]~q ),
	.src_payload59(\cmd_mux|src_payload~59_combout ),
	.out_payload_60(\async_fifo|out_payload[60]~q ),
	.src_payload60(\cmd_mux|src_payload~60_combout ),
	.out_payload_61(\async_fifo|out_payload[61]~q ),
	.src_payload61(\cmd_mux|src_payload~61_combout ),
	.out_payload_62(\async_fifo|out_payload[62]~q ),
	.src_payload62(\cmd_mux|src_payload~62_combout ),
	.out_payload_63(\async_fifo|out_payload[63]~q ),
	.src_payload63(\cmd_mux|src_payload~63_combout ),
	.out_payload_64(\async_fifo|out_payload[64]~q ),
	.src_payload64(\cmd_mux|src_payload~64_combout ),
	.out_payload_65(\async_fifo|out_payload[65]~q ),
	.src_payload65(\cmd_mux|src_payload~65_combout ),
	.out_payload_125(\async_fifo_002|out_payload[125]~q ),
	.out_payload_1251(\async_fifo|out_payload[125]~q ),
	.src_data_123(\cmd_mux|src_data[123]~combout ),
	.out_payload_124(\async_fifo_002|out_payload[124]~q ),
	.out_payload_1241(\async_fifo|out_payload[124]~q ),
	.src_data_122(\cmd_mux|src_data[122]~combout ),
	.out_payload_126(\async_fifo_002|out_payload[126]~q ),
	.out_payload_1261(\async_fifo|out_payload[126]~q ),
	.src_data_124(\cmd_mux|src_data[124]~combout ),
	.out_payload_127(\async_fifo_002|out_payload[127]~q ),
	.out_payload_1271(\async_fifo|out_payload[127]~q ),
	.src_data_125(\cmd_mux|src_data[125]~combout ),
	.out_payload_128(\async_fifo_002|out_payload[128]~q ),
	.out_payload_1281(\async_fifo|out_payload[128]~q ),
	.src_data_126(\cmd_mux|src_data[126]~combout ),
	.out_payload_129(\async_fifo_002|out_payload[129]~q ),
	.out_payload_1291(\async_fifo|out_payload[129]~q ),
	.src_data_127(\cmd_mux|src_data[127]~combout ),
	.out_payload_130(\async_fifo_002|out_payload[130]~q ),
	.out_payload_1301(\async_fifo|out_payload[130]~q ),
	.src_data_128(\cmd_mux|src_data[128]~combout ),
	.out_payload_131(\async_fifo_002|out_payload[131]~q ),
	.out_payload_1311(\async_fifo|out_payload[131]~q ),
	.src_data_129(\cmd_mux|src_data[129]~combout ),
	.nxt_in_ready(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~7_combout ));

cycloneiv_cycloneiv_mm_interconnect_0_cmd_demux_1 cmd_demux_001(
	.Equal1(Equal11),
	.full(\async_fifo_003|full~q ),
	.full1(\async_fifo_002|full~q ),
	.WideOr0(WideOr01));

cycloneiv_cycloneiv_mm_interconnect_0_cmd_demux cmd_demux(
	.full(\async_fifo_001|full~q ),
	.full1(\async_fifo|full~q ),
	.Equal1(Equal1),
	.WideOr0(WideOr0));

cycloneiv_altera_merlin_burst_adapter_1 intel_onchip_ssram_drw_s2_burst_adapter(
	.wire_pll7_clk_0(wire_pll7_clk_0),
	.in_data_reg_144(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[144]~q ),
	.mem_used_1(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem_used[1]~q ),
	.r_sync_rst(r_sync_rst),
	.in_data_reg_106(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[106]~q ),
	.in_data_reg_107(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107]~q ),
	.out_valid_reg(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ),
	.waitrequest_reset_override(\intel_onchip_ssram_drw_s1_translator|waitrequest_reset_override~q ),
	.int_nxt_addr_reg_dly_1(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]~q ),
	.int_nxt_addr_reg_dly_0(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]~q ),
	.int_nxt_addr_reg_dly_2(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]~q ),
	.ShiftLeft1(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft1~2_combout ),
	.in_narrow_reg(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~q ),
	.source0_data_67(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[67]~13_combout ),
	.source0_data_65(source0_data_65),
	.source0_data_69(source0_data_69),
	.source0_data_68(source0_data_68),
	.source0_data_70(source0_data_70),
	.source0_data_66(source0_data_66),
	.in_byteen_reg_0(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]~q ),
	.source0_data_64(source0_data_64),
	.WideOr0(\intel_onchip_ssram_drw_s2_agent|WideOr0~1_combout ),
	.cp_ready(\intel_onchip_ssram_drw_s2_agent|cp_ready~0_combout ),
	.nxt_out_eop(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2_combout ),
	.in_data_reg_145(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[145]~q ),
	.in_data_reg_0(in_data_reg_01),
	.int_nxt_addr_reg_dly_3(int_nxt_addr_reg_dly_31),
	.int_nxt_addr_reg_dly_4(int_nxt_addr_reg_dly_41),
	.int_nxt_addr_reg_dly_5(int_nxt_addr_reg_dly_51),
	.int_nxt_addr_reg_dly_6(int_nxt_addr_reg_dly_61),
	.int_nxt_addr_reg_dly_7(int_nxt_addr_reg_dly_71),
	.int_nxt_addr_reg_dly_8(int_nxt_addr_reg_dly_81),
	.int_nxt_addr_reg_dly_9(int_nxt_addr_reg_dly_91),
	.int_nxt_addr_reg_dly_10(int_nxt_addr_reg_dly_101),
	.int_nxt_addr_reg_dly_11(int_nxt_addr_reg_dly_111),
	.in_data_reg_1(in_data_reg_11),
	.in_data_reg_2(in_data_reg_21),
	.in_data_reg_3(in_data_reg_31),
	.in_data_reg_4(in_data_reg_41),
	.in_data_reg_5(in_data_reg_51),
	.in_data_reg_6(in_data_reg_61),
	.in_data_reg_7(in_data_reg_71),
	.in_data_reg_8(in_data_reg_81),
	.in_data_reg_9(in_data_reg_91),
	.in_data_reg_10(in_data_reg_101),
	.in_data_reg_11(in_data_reg_112),
	.in_data_reg_12(in_data_reg_121),
	.in_data_reg_13(in_data_reg_131),
	.in_data_reg_14(in_data_reg_141),
	.in_data_reg_15(in_data_reg_151),
	.in_data_reg_16(in_data_reg_161),
	.in_data_reg_17(in_data_reg_171),
	.in_data_reg_18(in_data_reg_181),
	.in_data_reg_19(in_data_reg_191),
	.in_data_reg_20(in_data_reg_201),
	.in_data_reg_21(in_data_reg_212),
	.in_data_reg_22(in_data_reg_221),
	.in_data_reg_23(in_data_reg_231),
	.in_data_reg_24(in_data_reg_241),
	.in_data_reg_25(in_data_reg_251),
	.in_data_reg_26(in_data_reg_261),
	.in_data_reg_27(in_data_reg_271),
	.in_data_reg_28(in_data_reg_281),
	.in_data_reg_29(in_data_reg_291),
	.in_data_reg_30(in_data_reg_301),
	.in_data_reg_31(in_data_reg_312),
	.in_data_reg_32(in_data_reg_321),
	.in_data_reg_33(in_data_reg_331),
	.in_data_reg_34(in_data_reg_341),
	.in_data_reg_35(in_data_reg_351),
	.in_data_reg_36(in_data_reg_361),
	.in_data_reg_37(in_data_reg_371),
	.in_data_reg_38(in_data_reg_381),
	.in_data_reg_39(in_data_reg_391),
	.in_data_reg_40(in_data_reg_401),
	.in_data_reg_41(in_data_reg_412),
	.in_data_reg_42(in_data_reg_421),
	.in_data_reg_43(in_data_reg_431),
	.in_data_reg_44(in_data_reg_441),
	.in_data_reg_45(in_data_reg_451),
	.in_data_reg_46(in_data_reg_461),
	.in_data_reg_47(in_data_reg_471),
	.in_data_reg_48(in_data_reg_481),
	.in_data_reg_49(in_data_reg_491),
	.in_data_reg_50(in_data_reg_501),
	.in_data_reg_51(in_data_reg_512),
	.in_data_reg_52(in_data_reg_521),
	.in_data_reg_53(in_data_reg_531),
	.in_data_reg_54(in_data_reg_541),
	.in_data_reg_55(in_data_reg_551),
	.in_data_reg_56(in_data_reg_561),
	.in_data_reg_57(in_data_reg_571),
	.in_data_reg_58(in_data_reg_581),
	.in_data_reg_59(in_data_reg_591),
	.in_data_reg_60(in_data_reg_601),
	.in_data_reg_61(in_data_reg_612),
	.in_data_reg_62(in_data_reg_621),
	.in_data_reg_63(in_data_reg_631),
	.out_uncomp_byte_cnt_reg_11(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[11]~q ),
	.stateST_UNCOMP_WR_SUBBURST(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.out_uncomp_byte_cnt_reg_10(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[10]~q ),
	.out_uncomp_byte_cnt_reg_9(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[9]~q ),
	.out_uncomp_byte_cnt_reg_8(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[8]~q ),
	.out_uncomp_byte_cnt_reg_7(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[7]~q ),
	.out_uncomp_byte_cnt_reg_6(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6]~q ),
	.out_uncomp_byte_cnt_reg_5(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]~q ),
	.out_uncomp_byte_cnt_reg_3(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]~q ),
	.out_byte_cnt_reg_3(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[3]~q ),
	.out_uncomp_byte_cnt_reg_4(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]~q ),
	.saved_grant_0(\cmd_mux_001|saved_grant[0]~q ),
	.saved_grant_1(\cmd_mux_001|saved_grant[1]~q ),
	.src_data_144(\cmd_mux_001|src_data[144]~combout ),
	.in_ready_hold(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ),
	.WideOr1(\cmd_mux_001|WideOr1~combout ),
	.nxt_in_ready(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3_combout ),
	.out_payload_108(\async_fifo_001|out_payload[108]~q ),
	.src_payload(\cmd_mux_001|src_payload~0_combout ),
	.src_payload1(\cmd_mux_001|src_payload~1_combout ),
	.nxt_uncomp_subburst_byte_cnt(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout ),
	.source0_data_691(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[69]~29_combout ),
	.source0_data_701(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[70]~32_combout ),
	.cp_ready1(\intel_onchip_ssram_drw_s2_agent|cp_ready~5_combout ),
	.out_payload_75(\async_fifo_003|out_payload[75]~q ),
	.out_payload_751(\async_fifo_001|out_payload[75]~q ),
	.src_data_132(\cmd_mux_001|src_data[132]~combout ),
	.src_data_131(\cmd_mux_001|src_data[131]~combout ),
	.src_data_130(\cmd_mux_001|src_data[130]~combout ),
	.out_payload_74(\async_fifo_003|out_payload[74]~q ),
	.out_payload_741(\async_fifo_001|out_payload[74]~q ),
	.out_payload_76(\async_fifo_003|out_payload[76]~q ),
	.out_payload_761(\async_fifo_001|out_payload[76]~q ),
	.src_data_71(\cmd_mux_001|src_data[71]~combout ),
	.src_data_67(\cmd_mux_001|src_data[67]~combout ),
	.src_data_65(\cmd_mux_001|src_data[65]~combout ),
	.src_data_69(\cmd_mux_001|src_data[69]~combout ),
	.src_data_68(\cmd_mux_001|src_data[68]~combout ),
	.src_data_70(\cmd_mux_001|src_data[70]~combout ),
	.src_data_66(\cmd_mux_001|src_data[66]~combout ),
	.src_data_64(\cmd_mux_001|src_data[64]~combout ),
	.src_payload_0(\cmd_mux_001|src_payload[0]~combout ),
	.out_payload_115(\async_fifo_001|out_payload[115]~q ),
	.out_payload_123(\async_fifo_001|out_payload[123]~q ),
	.out_payload_120(\async_fifo_001|out_payload[120]~q ),
	.out_payload_121(\async_fifo_001|out_payload[121]~q ),
	.out_payload_122(\async_fifo_001|out_payload[122]~q ),
	.out_payload_116(\async_fifo_001|out_payload[116]~q ),
	.out_payload_117(\async_fifo_001|out_payload[117]~q ),
	.out_payload_118(\async_fifo_001|out_payload[118]~q ),
	.out_payload_119(\async_fifo_001|out_payload[119]~q ),
	.out_payload_1231(\async_fifo_003|out_payload[123]~q ),
	.out_payload_1201(\async_fifo_003|out_payload[120]~q ),
	.out_payload_1211(\async_fifo_003|out_payload[121]~q ),
	.out_payload_1221(\async_fifo_003|out_payload[122]~q ),
	.out_payload_1151(\async_fifo_003|out_payload[115]~q ),
	.out_payload_1161(\async_fifo_003|out_payload[116]~q ),
	.out_payload_1171(\async_fifo_003|out_payload[117]~q ),
	.out_payload_1181(\async_fifo_003|out_payload[118]~q ),
	.out_payload_1191(\async_fifo_003|out_payload[119]~q ),
	.src_data_145(\cmd_mux_001|src_data[145]~combout ),
	.src_payload2(\cmd_mux_001|src_payload~2_combout ),
	.out_payload_77(\async_fifo_003|out_payload[77]~q ),
	.out_payload_771(\async_fifo_001|out_payload[77]~q ),
	.out_payload_78(\async_fifo_003|out_payload[78]~q ),
	.out_payload_781(\async_fifo_001|out_payload[78]~q ),
	.out_payload_79(\async_fifo_003|out_payload[79]~q ),
	.out_payload_791(\async_fifo_001|out_payload[79]~q ),
	.out_payload_80(\async_fifo_003|out_payload[80]~q ),
	.out_payload_801(\async_fifo_001|out_payload[80]~q ),
	.out_payload_81(\async_fifo_003|out_payload[81]~q ),
	.out_payload_811(\async_fifo_001|out_payload[81]~q ),
	.out_payload_82(\async_fifo_003|out_payload[82]~q ),
	.out_payload_821(\async_fifo_001|out_payload[82]~q ),
	.out_payload_83(\async_fifo_003|out_payload[83]~q ),
	.out_payload_831(\async_fifo_001|out_payload[83]~q ),
	.out_payload_84(\async_fifo_003|out_payload[84]~q ),
	.out_payload_841(\async_fifo_001|out_payload[84]~q ),
	.out_payload_85(\async_fifo_003|out_payload[85]~q ),
	.out_payload_851(\async_fifo_001|out_payload[85]~q ),
	.src_payload3(\cmd_mux_001|src_payload~3_combout ),
	.src_payload4(\cmd_mux_001|src_payload~4_combout ),
	.src_payload5(\cmd_mux_001|src_payload~5_combout ),
	.src_payload6(\cmd_mux_001|src_payload~6_combout ),
	.src_payload7(\cmd_mux_001|src_payload~7_combout ),
	.src_payload8(\cmd_mux_001|src_payload~8_combout ),
	.src_payload9(\cmd_mux_001|src_payload~9_combout ),
	.src_payload10(\cmd_mux_001|src_payload~10_combout ),
	.src_payload11(\cmd_mux_001|src_payload~11_combout ),
	.src_payload12(\cmd_mux_001|src_payload~12_combout ),
	.src_payload13(\cmd_mux_001|src_payload~13_combout ),
	.src_payload14(\cmd_mux_001|src_payload~14_combout ),
	.src_payload15(\cmd_mux_001|src_payload~15_combout ),
	.src_payload16(\cmd_mux_001|src_payload~16_combout ),
	.src_payload17(\cmd_mux_001|src_payload~17_combout ),
	.src_payload18(\cmd_mux_001|src_payload~18_combout ),
	.src_payload19(\cmd_mux_001|src_payload~19_combout ),
	.src_payload20(\cmd_mux_001|src_payload~20_combout ),
	.src_payload21(\cmd_mux_001|src_payload~21_combout ),
	.src_payload22(\cmd_mux_001|src_payload~22_combout ),
	.src_payload23(\cmd_mux_001|src_payload~23_combout ),
	.src_payload24(\cmd_mux_001|src_payload~24_combout ),
	.src_payload25(\cmd_mux_001|src_payload~25_combout ),
	.src_payload26(\cmd_mux_001|src_payload~26_combout ),
	.src_payload27(\cmd_mux_001|src_payload~27_combout ),
	.src_payload28(\cmd_mux_001|src_payload~28_combout ),
	.src_payload29(\cmd_mux_001|src_payload~29_combout ),
	.src_payload30(\cmd_mux_001|src_payload~30_combout ),
	.src_payload31(\cmd_mux_001|src_payload~31_combout ),
	.src_payload32(\cmd_mux_001|src_payload~32_combout ),
	.src_payload33(\cmd_mux_001|src_payload~33_combout ),
	.src_payload34(\cmd_mux_001|src_payload~34_combout ),
	.src_payload35(\cmd_mux_001|src_payload~35_combout ),
	.src_payload36(\cmd_mux_001|src_payload~36_combout ),
	.src_payload37(\cmd_mux_001|src_payload~37_combout ),
	.src_payload38(\cmd_mux_001|src_payload~38_combout ),
	.src_payload39(\cmd_mux_001|src_payload~39_combout ),
	.src_payload40(\cmd_mux_001|src_payload~40_combout ),
	.src_payload41(\cmd_mux_001|src_payload~41_combout ),
	.src_payload42(\cmd_mux_001|src_payload~42_combout ),
	.src_payload43(\cmd_mux_001|src_payload~43_combout ),
	.src_payload44(\cmd_mux_001|src_payload~44_combout ),
	.src_payload45(\cmd_mux_001|src_payload~45_combout ),
	.src_payload46(\cmd_mux_001|src_payload~46_combout ),
	.src_payload47(\cmd_mux_001|src_payload~47_combout ),
	.src_payload48(\cmd_mux_001|src_payload~48_combout ),
	.src_payload49(\cmd_mux_001|src_payload~49_combout ),
	.src_payload50(\cmd_mux_001|src_payload~50_combout ),
	.src_payload51(\cmd_mux_001|src_payload~51_combout ),
	.src_payload52(\cmd_mux_001|src_payload~52_combout ),
	.src_payload53(\cmd_mux_001|src_payload~53_combout ),
	.src_payload54(\cmd_mux_001|src_payload~54_combout ),
	.src_payload55(\cmd_mux_001|src_payload~55_combout ),
	.src_payload56(\cmd_mux_001|src_payload~56_combout ),
	.src_payload57(\cmd_mux_001|src_payload~57_combout ),
	.src_payload58(\cmd_mux_001|src_payload~58_combout ),
	.src_payload59(\cmd_mux_001|src_payload~59_combout ),
	.src_payload60(\cmd_mux_001|src_payload~60_combout ),
	.src_payload61(\cmd_mux_001|src_payload~61_combout ),
	.src_payload62(\cmd_mux_001|src_payload~62_combout ),
	.src_payload63(\cmd_mux_001|src_payload~63_combout ),
	.src_payload64(\cmd_mux_001|src_payload~64_combout ),
	.src_payload65(\cmd_mux_001|src_payload~65_combout ),
	.src_data_123(\cmd_mux_001|src_data[123]~combout ),
	.src_data_122(\cmd_mux_001|src_data[122]~combout ),
	.src_data_124(\cmd_mux_001|src_data[124]~combout ),
	.src_data_125(\cmd_mux_001|src_data[125]~combout ),
	.src_data_126(\cmd_mux_001|src_data[126]~combout ),
	.src_data_127(\cmd_mux_001|src_data[127]~combout ),
	.src_data_128(\cmd_mux_001|src_data[128]~combout ),
	.src_data_129(\cmd_mux_001|src_data[129]~combout ),
	.source0_data_71(source0_data_711),
	.source0_data_671(source0_data_67),
	.source0_data_681(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[68]~36_combout ));

cycloneiv_altera_merlin_burst_adapter intel_onchip_ssram_drw_s1_burst_adapter(
	.wire_pll7_clk_0(wire_pll7_clk_0),
	.r_sync_rst(r_sync_rst),
	.waitrequest_reset_override(\intel_onchip_ssram_drw_s1_translator|waitrequest_reset_override~q ),
	.in_data_reg_144(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[144]~q ),
	.mem_used_1(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem_used[1]~q ),
	.in_data_reg_106(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[106]~q ),
	.in_data_reg_107(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107]~q ),
	.out_valid_reg(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ),
	.in_narrow_reg(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~q ),
	.int_nxt_addr_reg_dly_1(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]~q ),
	.int_nxt_addr_reg_dly_0(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]~q ),
	.int_nxt_addr_reg_dly_2(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]~q ),
	.ShiftLeft1(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft1~1_combout ),
	.Decoder1(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Decoder1~0_combout ),
	.source0_data_71(source0_data_71),
	.source0_data_67(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[67]~17_combout ),
	.source0_data_66(source0_data_661),
	.source0_data_69(source0_data_691),
	.source0_data_65(source0_data_651),
	.in_byteen_reg_0(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]~q ),
	.source0_data_64(source0_data_641),
	.source0_data_68(source0_data_681),
	.source0_data_70(source0_data_701),
	.WideOr0(\intel_onchip_ssram_drw_s1_agent|WideOr0~1_combout ),
	.cp_ready(\intel_onchip_ssram_drw_s1_agent|cp_ready~1_combout ),
	.nxt_out_eop(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout ),
	.in_data_reg_145(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[145]~q ),
	.in_data_reg_0(in_data_reg_0),
	.int_nxt_addr_reg_dly_3(int_nxt_addr_reg_dly_3),
	.int_nxt_addr_reg_dly_4(int_nxt_addr_reg_dly_4),
	.int_nxt_addr_reg_dly_5(int_nxt_addr_reg_dly_5),
	.int_nxt_addr_reg_dly_6(int_nxt_addr_reg_dly_6),
	.int_nxt_addr_reg_dly_7(int_nxt_addr_reg_dly_7),
	.int_nxt_addr_reg_dly_8(int_nxt_addr_reg_dly_8),
	.int_nxt_addr_reg_dly_9(int_nxt_addr_reg_dly_9),
	.int_nxt_addr_reg_dly_10(int_nxt_addr_reg_dly_10),
	.int_nxt_addr_reg_dly_11(int_nxt_addr_reg_dly_11),
	.in_data_reg_1(in_data_reg_1),
	.in_data_reg_2(in_data_reg_2),
	.in_data_reg_3(in_data_reg_3),
	.in_data_reg_4(in_data_reg_4),
	.in_data_reg_5(in_data_reg_5),
	.in_data_reg_6(in_data_reg_6),
	.in_data_reg_7(in_data_reg_7),
	.in_data_reg_8(in_data_reg_8),
	.in_data_reg_9(in_data_reg_9),
	.in_data_reg_10(in_data_reg_10),
	.in_data_reg_11(in_data_reg_111),
	.in_data_reg_12(in_data_reg_12),
	.in_data_reg_13(in_data_reg_13),
	.in_data_reg_14(in_data_reg_14),
	.in_data_reg_15(in_data_reg_15),
	.in_data_reg_16(in_data_reg_16),
	.in_data_reg_17(in_data_reg_17),
	.in_data_reg_18(in_data_reg_18),
	.in_data_reg_19(in_data_reg_19),
	.in_data_reg_20(in_data_reg_20),
	.in_data_reg_21(in_data_reg_211),
	.in_data_reg_22(in_data_reg_22),
	.in_data_reg_23(in_data_reg_23),
	.in_data_reg_24(in_data_reg_24),
	.in_data_reg_25(in_data_reg_25),
	.in_data_reg_26(in_data_reg_26),
	.in_data_reg_27(in_data_reg_27),
	.in_data_reg_28(in_data_reg_28),
	.in_data_reg_29(in_data_reg_29),
	.in_data_reg_30(in_data_reg_30),
	.in_data_reg_31(in_data_reg_311),
	.in_data_reg_32(in_data_reg_32),
	.in_data_reg_33(in_data_reg_33),
	.in_data_reg_34(in_data_reg_34),
	.in_data_reg_35(in_data_reg_35),
	.in_data_reg_36(in_data_reg_36),
	.in_data_reg_37(in_data_reg_37),
	.in_data_reg_38(in_data_reg_38),
	.in_data_reg_39(in_data_reg_39),
	.in_data_reg_40(in_data_reg_40),
	.in_data_reg_41(in_data_reg_411),
	.in_data_reg_42(in_data_reg_42),
	.in_data_reg_43(in_data_reg_43),
	.in_data_reg_44(in_data_reg_44),
	.in_data_reg_45(in_data_reg_45),
	.in_data_reg_46(in_data_reg_46),
	.in_data_reg_47(in_data_reg_47),
	.in_data_reg_48(in_data_reg_48),
	.in_data_reg_49(in_data_reg_49),
	.in_data_reg_50(in_data_reg_50),
	.in_data_reg_51(in_data_reg_511),
	.in_data_reg_52(in_data_reg_52),
	.in_data_reg_53(in_data_reg_53),
	.in_data_reg_54(in_data_reg_54),
	.in_data_reg_55(in_data_reg_55),
	.in_data_reg_56(in_data_reg_56),
	.in_data_reg_57(in_data_reg_57),
	.in_data_reg_58(in_data_reg_58),
	.in_data_reg_59(in_data_reg_59),
	.in_data_reg_60(in_data_reg_60),
	.in_data_reg_61(in_data_reg_611),
	.in_data_reg_62(in_data_reg_62),
	.in_data_reg_63(in_data_reg_63),
	.out_uncomp_byte_cnt_reg_11(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[11]~q ),
	.stateST_UNCOMP_WR_SUBBURST(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.out_uncomp_byte_cnt_reg_10(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[10]~q ),
	.out_uncomp_byte_cnt_reg_9(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[9]~q ),
	.out_uncomp_byte_cnt_reg_8(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[8]~q ),
	.out_uncomp_byte_cnt_reg_7(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[7]~q ),
	.out_uncomp_byte_cnt_reg_6(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6]~q ),
	.out_uncomp_byte_cnt_reg_5(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]~q ),
	.out_uncomp_byte_cnt_reg_3(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]~q ),
	.out_byte_cnt_reg_3(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[3]~q ),
	.out_uncomp_byte_cnt_reg_4(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]~q ),
	.in_ready_hold(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ),
	.saved_grant_0(\cmd_mux|saved_grant[0]~q ),
	.saved_grant_1(\cmd_mux|saved_grant[1]~q ),
	.src_data_144(\cmd_mux|src_data[144]~combout ),
	.WideOr1(\cmd_mux|WideOr1~combout ),
	.out_payload_108(\async_fifo|out_payload[108]~q ),
	.src_payload(\cmd_mux|src_payload~0_combout ),
	.src_payload1(\cmd_mux|src_payload~1_combout ),
	.nxt_uncomp_subburst_byte_cnt(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout ),
	.source0_data_681(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[68]~33_combout ),
	.source0_data_701(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[70]~36_combout ),
	.cp_ready1(\intel_onchip_ssram_drw_s1_agent|cp_ready~6_combout ),
	.src_data_130(\cmd_mux|src_data[130]~combout ),
	.src_data_131(\cmd_mux|src_data[131]~combout ),
	.src_data_132(\cmd_mux|src_data[132]~combout ),
	.out_payload_75(\async_fifo_002|out_payload[75]~q ),
	.out_payload_751(\async_fifo|out_payload[75]~q ),
	.out_payload_74(\async_fifo_002|out_payload[74]~q ),
	.out_payload_741(\async_fifo|out_payload[74]~q ),
	.out_payload_76(\async_fifo_002|out_payload[76]~q ),
	.out_payload_761(\async_fifo|out_payload[76]~q ),
	.src_data_71(\cmd_mux|src_data[71]~combout ),
	.src_data_67(\cmd_mux|src_data[67]~combout ),
	.src_data_66(\cmd_mux|src_data[66]~combout ),
	.src_data_69(\cmd_mux|src_data[69]~combout ),
	.src_data_65(\cmd_mux|src_data[65]~combout ),
	.src_data_64(\cmd_mux|src_data[64]~combout ),
	.src_data_68(\cmd_mux|src_data[68]~combout ),
	.src_data_70(\cmd_mux|src_data[70]~combout ),
	.src_payload_0(\cmd_mux|src_payload[0]~combout ),
	.out_payload_115(\async_fifo|out_payload[115]~q ),
	.out_payload_123(\async_fifo|out_payload[123]~q ),
	.out_payload_120(\async_fifo|out_payload[120]~q ),
	.out_payload_121(\async_fifo|out_payload[121]~q ),
	.out_payload_122(\async_fifo|out_payload[122]~q ),
	.out_payload_116(\async_fifo|out_payload[116]~q ),
	.out_payload_117(\async_fifo|out_payload[117]~q ),
	.out_payload_118(\async_fifo|out_payload[118]~q ),
	.out_payload_119(\async_fifo|out_payload[119]~q ),
	.out_payload_1231(\async_fifo_002|out_payload[123]~q ),
	.out_payload_1201(\async_fifo_002|out_payload[120]~q ),
	.out_payload_1211(\async_fifo_002|out_payload[121]~q ),
	.out_payload_1221(\async_fifo_002|out_payload[122]~q ),
	.out_payload_1151(\async_fifo_002|out_payload[115]~q ),
	.out_payload_1161(\async_fifo_002|out_payload[116]~q ),
	.out_payload_1171(\async_fifo_002|out_payload[117]~q ),
	.out_payload_1181(\async_fifo_002|out_payload[118]~q ),
	.out_payload_1191(\async_fifo_002|out_payload[119]~q ),
	.src_data_145(\cmd_mux|src_data[145]~combout ),
	.src_payload2(\cmd_mux|src_payload~2_combout ),
	.out_payload_77(\async_fifo_002|out_payload[77]~q ),
	.out_payload_771(\async_fifo|out_payload[77]~q ),
	.out_payload_78(\async_fifo_002|out_payload[78]~q ),
	.out_payload_781(\async_fifo|out_payload[78]~q ),
	.out_payload_79(\async_fifo_002|out_payload[79]~q ),
	.out_payload_791(\async_fifo|out_payload[79]~q ),
	.out_payload_80(\async_fifo_002|out_payload[80]~q ),
	.out_payload_801(\async_fifo|out_payload[80]~q ),
	.out_payload_81(\async_fifo_002|out_payload[81]~q ),
	.out_payload_811(\async_fifo|out_payload[81]~q ),
	.out_payload_82(\async_fifo_002|out_payload[82]~q ),
	.out_payload_821(\async_fifo|out_payload[82]~q ),
	.out_payload_83(\async_fifo_002|out_payload[83]~q ),
	.out_payload_831(\async_fifo|out_payload[83]~q ),
	.out_payload_84(\async_fifo_002|out_payload[84]~q ),
	.out_payload_841(\async_fifo|out_payload[84]~q ),
	.out_payload_85(\async_fifo_002|out_payload[85]~q ),
	.out_payload_851(\async_fifo|out_payload[85]~q ),
	.src_payload3(\cmd_mux|src_payload~3_combout ),
	.src_payload4(\cmd_mux|src_payload~4_combout ),
	.src_payload5(\cmd_mux|src_payload~5_combout ),
	.src_payload6(\cmd_mux|src_payload~6_combout ),
	.src_payload7(\cmd_mux|src_payload~7_combout ),
	.src_payload8(\cmd_mux|src_payload~8_combout ),
	.src_payload9(\cmd_mux|src_payload~9_combout ),
	.src_payload10(\cmd_mux|src_payload~10_combout ),
	.src_payload11(\cmd_mux|src_payload~11_combout ),
	.src_payload12(\cmd_mux|src_payload~12_combout ),
	.src_payload13(\cmd_mux|src_payload~13_combout ),
	.src_payload14(\cmd_mux|src_payload~14_combout ),
	.src_payload15(\cmd_mux|src_payload~15_combout ),
	.src_payload16(\cmd_mux|src_payload~16_combout ),
	.src_payload17(\cmd_mux|src_payload~17_combout ),
	.src_payload18(\cmd_mux|src_payload~18_combout ),
	.src_payload19(\cmd_mux|src_payload~19_combout ),
	.src_payload20(\cmd_mux|src_payload~20_combout ),
	.src_payload21(\cmd_mux|src_payload~21_combout ),
	.src_payload22(\cmd_mux|src_payload~22_combout ),
	.src_payload23(\cmd_mux|src_payload~23_combout ),
	.src_payload24(\cmd_mux|src_payload~24_combout ),
	.src_payload25(\cmd_mux|src_payload~25_combout ),
	.src_payload26(\cmd_mux|src_payload~26_combout ),
	.src_payload27(\cmd_mux|src_payload~27_combout ),
	.src_payload28(\cmd_mux|src_payload~28_combout ),
	.src_payload29(\cmd_mux|src_payload~29_combout ),
	.src_payload30(\cmd_mux|src_payload~30_combout ),
	.src_payload31(\cmd_mux|src_payload~31_combout ),
	.src_payload32(\cmd_mux|src_payload~32_combout ),
	.src_payload33(\cmd_mux|src_payload~33_combout ),
	.src_payload34(\cmd_mux|src_payload~34_combout ),
	.src_payload35(\cmd_mux|src_payload~35_combout ),
	.src_payload36(\cmd_mux|src_payload~36_combout ),
	.src_payload37(\cmd_mux|src_payload~37_combout ),
	.src_payload38(\cmd_mux|src_payload~38_combout ),
	.src_payload39(\cmd_mux|src_payload~39_combout ),
	.src_payload40(\cmd_mux|src_payload~40_combout ),
	.src_payload41(\cmd_mux|src_payload~41_combout ),
	.src_payload42(\cmd_mux|src_payload~42_combout ),
	.src_payload43(\cmd_mux|src_payload~43_combout ),
	.src_payload44(\cmd_mux|src_payload~44_combout ),
	.src_payload45(\cmd_mux|src_payload~45_combout ),
	.src_payload46(\cmd_mux|src_payload~46_combout ),
	.src_payload47(\cmd_mux|src_payload~47_combout ),
	.src_payload48(\cmd_mux|src_payload~48_combout ),
	.src_payload49(\cmd_mux|src_payload~49_combout ),
	.src_payload50(\cmd_mux|src_payload~50_combout ),
	.src_payload51(\cmd_mux|src_payload~51_combout ),
	.src_payload52(\cmd_mux|src_payload~52_combout ),
	.src_payload53(\cmd_mux|src_payload~53_combout ),
	.src_payload54(\cmd_mux|src_payload~54_combout ),
	.src_payload55(\cmd_mux|src_payload~55_combout ),
	.src_payload56(\cmd_mux|src_payload~56_combout ),
	.src_payload57(\cmd_mux|src_payload~57_combout ),
	.src_payload58(\cmd_mux|src_payload~58_combout ),
	.src_payload59(\cmd_mux|src_payload~59_combout ),
	.src_payload60(\cmd_mux|src_payload~60_combout ),
	.src_payload61(\cmd_mux|src_payload~61_combout ),
	.src_payload62(\cmd_mux|src_payload~62_combout ),
	.src_payload63(\cmd_mux|src_payload~63_combout ),
	.src_payload64(\cmd_mux|src_payload~64_combout ),
	.src_payload65(\cmd_mux|src_payload~65_combout ),
	.src_data_123(\cmd_mux|src_data[123]~combout ),
	.src_data_122(\cmd_mux|src_data[122]~combout ),
	.src_data_124(\cmd_mux|src_data[124]~combout ),
	.src_data_125(\cmd_mux|src_data[125]~combout ),
	.src_data_126(\cmd_mux|src_data[126]~combout ),
	.src_data_127(\cmd_mux|src_data[127]~combout ),
	.src_data_128(\cmd_mux|src_data[128]~combout ),
	.src_data_129(\cmd_mux|src_data[129]~combout ),
	.source0_data_671(source0_data_671),
	.source0_data_691(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[69]~40_combout ),
	.nxt_in_ready(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~7_combout ));

cycloneiv_altera_merlin_traffic_limiter axi_bridge_0_m0_rd_limiter(
	.reset(altera_reset_synchronizer_int_chain_out),
	.full1(full12),
	.cmd_sink_data({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,Equal11,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.last_dest_id_0(last_dest_id_01),
	.has_pending_responses1(has_pending_responses1),
	.WideOr0(WideOr01),
	.out_valid(out_valid2),
	.out_valid1(out_valid3),
	.full0(full01),
	.src_payload_0(src_payload_0),
	.last_channel_0(\axi_bridge_0_m0_rd_limiter|last_channel[0]~q ),
	.clk(clock_bridge_0_in_clk_clk));

cycloneiv_altera_merlin_traffic_limiter_1 axi_bridge_0_m0_wr_limiter(
	.cmd_sink_data({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,Equal1,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.WideOr0(WideOr0),
	.data1_0(data1_0),
	.last_dest_id_0(last_dest_id_0),
	.has_pending_responses1(has_pending_responses),
	.wready(wready),
	.awready(awready),
	.reset(altera_reset_synchronizer_int_chain_out),
	.out_valid(out_valid),
	.out_valid1(out_valid1),
	.full0(full0),
	.last_channel_0(\axi_bridge_0_m0_wr_limiter|last_channel[0]~q ),
	.out_payload_160(\async_fifo_006|out_payload[160]~q ),
	.out_payload_1601(\async_fifo_004|out_payload[160]~q ),
	.clk(clock_bridge_0_in_clk_clk));

cycloneiv_altera_avalon_sc_fifo intel_onchip_ssram_drw_s1_agent_rdata_fifo(
	.clk(wire_pll7_clk_0),
	.q_a_0(q_a_0),
	.q_a_1(q_a_1),
	.q_a_2(q_a_2),
	.q_a_3(q_a_3),
	.q_a_4(q_a_4),
	.q_a_5(q_a_5),
	.q_a_6(q_a_6),
	.q_a_7(q_a_7),
	.q_a_8(q_a_8),
	.q_a_9(q_a_9),
	.q_a_10(q_a_10),
	.q_a_11(q_a_11),
	.q_a_12(q_a_12),
	.q_a_13(q_a_13),
	.q_a_14(q_a_14),
	.q_a_15(q_a_15),
	.q_a_16(q_a_16),
	.q_a_17(q_a_17),
	.q_a_18(q_a_18),
	.q_a_19(q_a_19),
	.q_a_20(q_a_20),
	.q_a_21(q_a_21),
	.q_a_22(q_a_22),
	.q_a_23(q_a_23),
	.q_a_24(q_a_24),
	.q_a_25(q_a_25),
	.q_a_26(q_a_26),
	.q_a_27(q_a_27),
	.q_a_28(q_a_28),
	.q_a_29(q_a_29),
	.q_a_30(q_a_30),
	.q_a_31(q_a_31),
	.q_a_32(q_a_32),
	.q_a_33(q_a_33),
	.q_a_34(q_a_34),
	.q_a_35(q_a_35),
	.q_a_36(q_a_36),
	.q_a_37(q_a_37),
	.q_a_38(q_a_38),
	.q_a_39(q_a_39),
	.q_a_40(q_a_40),
	.q_a_41(q_a_41),
	.q_a_42(q_a_42),
	.q_a_43(q_a_43),
	.q_a_44(q_a_44),
	.q_a_45(q_a_45),
	.q_a_46(q_a_46),
	.q_a_47(q_a_47),
	.q_a_48(q_a_48),
	.q_a_49(q_a_49),
	.q_a_50(q_a_50),
	.q_a_51(q_a_51),
	.q_a_52(q_a_52),
	.q_a_53(q_a_53),
	.q_a_54(q_a_54),
	.q_a_55(q_a_55),
	.q_a_56(q_a_56),
	.q_a_57(q_a_57),
	.q_a_58(q_a_58),
	.q_a_59(q_a_59),
	.q_a_60(q_a_60),
	.q_a_61(q_a_61),
	.q_a_62(q_a_62),
	.q_a_63(q_a_63),
	.mem_used_0(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem_used[0]~q ),
	.mem_158_0(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][158]~q ),
	.read_latency_shift_reg_0(\intel_onchip_ssram_drw_s1_translator|read_latency_shift_reg[0]~q ),
	.mem_used_01(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem_used[0]~q ),
	.rp_valid(\intel_onchip_ssram_drw_s1_agent|rp_valid~0_combout ),
	.out_data_0(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[0]~0_combout ),
	.out_data_1(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[1]~1_combout ),
	.out_data_2(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[2]~2_combout ),
	.out_data_3(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[3]~3_combout ),
	.out_data_4(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[4]~4_combout ),
	.out_data_5(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[5]~5_combout ),
	.out_data_6(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[6]~6_combout ),
	.out_data_7(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[7]~7_combout ),
	.out_data_8(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[8]~8_combout ),
	.out_data_9(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[9]~9_combout ),
	.out_data_10(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[10]~10_combout ),
	.out_data_11(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[11]~11_combout ),
	.out_data_12(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[12]~12_combout ),
	.out_data_13(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[13]~13_combout ),
	.out_data_14(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[14]~14_combout ),
	.out_data_15(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[15]~15_combout ),
	.out_data_16(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[16]~16_combout ),
	.out_data_17(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[17]~17_combout ),
	.out_data_18(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[18]~18_combout ),
	.out_data_19(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[19]~19_combout ),
	.out_data_20(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[20]~20_combout ),
	.out_data_21(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[21]~21_combout ),
	.out_data_22(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[22]~22_combout ),
	.out_data_23(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[23]~23_combout ),
	.out_data_24(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[24]~24_combout ),
	.out_data_25(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[25]~25_combout ),
	.out_data_26(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[26]~26_combout ),
	.out_data_27(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[27]~27_combout ),
	.out_data_28(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[28]~28_combout ),
	.out_data_29(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[29]~29_combout ),
	.out_data_30(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[30]~30_combout ),
	.out_data_31(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[31]~31_combout ),
	.out_data_32(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[32]~32_combout ),
	.out_data_33(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[33]~33_combout ),
	.out_data_34(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[34]~34_combout ),
	.out_data_35(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[35]~35_combout ),
	.out_data_36(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[36]~36_combout ),
	.out_data_37(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[37]~37_combout ),
	.out_data_38(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[38]~38_combout ),
	.out_data_39(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[39]~39_combout ),
	.out_data_40(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[40]~40_combout ),
	.out_data_41(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[41]~41_combout ),
	.out_data_42(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[42]~42_combout ),
	.out_data_43(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[43]~43_combout ),
	.out_data_44(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[44]~44_combout ),
	.out_data_45(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[45]~45_combout ),
	.out_data_46(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[46]~46_combout ),
	.out_data_47(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[47]~47_combout ),
	.out_data_48(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[48]~48_combout ),
	.out_data_49(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[49]~49_combout ),
	.out_data_50(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[50]~50_combout ),
	.out_data_51(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[51]~51_combout ),
	.out_data_52(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[52]~52_combout ),
	.out_data_53(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[53]~53_combout ),
	.out_data_54(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[54]~54_combout ),
	.out_data_55(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[55]~55_combout ),
	.out_data_56(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[56]~56_combout ),
	.out_data_57(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[57]~57_combout ),
	.out_data_58(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[58]~58_combout ),
	.out_data_59(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[59]~59_combout ),
	.out_data_60(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[60]~60_combout ),
	.out_data_61(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[61]~61_combout ),
	.out_data_62(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[62]~62_combout ),
	.out_data_63(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|out_data[63]~63_combout ),
	.reset(r_sync_rst),
	.WideOr0(\rsp_demux|WideOr0~0_combout ));

cycloneiv_altera_avalon_sc_fifo_1 intel_onchip_ssram_drw_s1_agent_rsp_fifo(
	.clk(wire_pll7_clk_0),
	.mem_144_0(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][144]~q ),
	.mem_106_0(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][106]~q ),
	.mem_107_0(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][107]~q ),
	.mem_used_0(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem_used[0]~q ),
	.mem_158_0(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][158]~q ),
	.rp_valid(\intel_onchip_ssram_drw_s1_agent|rp_valid~0_combout ),
	.mem_145_0(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][145]~q ),
	.mem_159_0(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][159]~q ),
	.mem_121_0(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][121]~q ),
	.mem_120_0(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][120]~q ),
	.mem_119_0(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][119]~q ),
	.mem_118_0(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][118]~q ),
	.mem_117_0(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][117]~q ),
	.mem_116_0(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][116]~q ),
	.mem_115_0(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][115]~q ),
	.mem_113_0(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][113]~q ),
	.mem_114_0(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][114]~q ),
	.last_packet_beat(\intel_onchip_ssram_drw_s1_agent|uncompressor|last_packet_beat~6_combout ),
	.reset(r_sync_rst),
	.waitrequest_reset_override(\intel_onchip_ssram_drw_s1_translator|waitrequest_reset_override~q ),
	.in_data_reg_144(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[144]~q ),
	.mem_used_1(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem_used[1]~q ),
	.WideOr0(\rsp_demux|WideOr0~0_combout ),
	.in_data_reg_106(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[106]~q ),
	.in_data_reg_107(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107]~q ),
	.out_valid_reg(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ),
	.m0_write(\intel_onchip_ssram_drw_s1_agent|m0_write~0_combout ),
	.source0_data_71(source0_data_71),
	.WideOr01(\intel_onchip_ssram_drw_s1_agent|WideOr0~1_combout ),
	.nxt_out_eop(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout ),
	.WideOr02(\intel_onchip_ssram_drw_s1_agent|WideOr0~3_combout ),
	.in_data_reg_145(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[145]~q ),
	.out_uncomp_byte_cnt_reg_11(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[11]~q ),
	.stateST_UNCOMP_WR_SUBBURST(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.out_uncomp_byte_cnt_reg_10(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[10]~q ),
	.out_uncomp_byte_cnt_reg_9(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[9]~q ),
	.out_uncomp_byte_cnt_reg_8(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[8]~q ),
	.out_uncomp_byte_cnt_reg_7(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[7]~q ),
	.out_uncomp_byte_cnt_reg_6(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6]~q ),
	.out_uncomp_byte_cnt_reg_5(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]~q ),
	.out_uncomp_byte_cnt_reg_3(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]~q ),
	.out_byte_cnt_reg_3(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[3]~q ),
	.out_uncomp_byte_cnt_reg_4(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]~q ));

cycloneiv_altera_merlin_slave_agent intel_onchip_ssram_drw_s1_agent(
	.wire_pll7_clk_0(wire_pll7_clk_0),
	.mem_107_0(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][107]~q ),
	.mem_used_0(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem_used[0]~q ),
	.mem_158_0(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][158]~q ),
	.read_latency_shift_reg_0(\intel_onchip_ssram_drw_s1_translator|read_latency_shift_reg[0]~q ),
	.mem_used_01(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem_used[0]~q ),
	.always0(\intel_onchip_ssram_drw_s1_agent|uncompressor|always0~0_combout ),
	.rp_valid(\intel_onchip_ssram_drw_s1_agent|rp_valid~0_combout ),
	.mem_159_0(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][159]~q ),
	.mem_121_0(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][121]~q ),
	.mem_120_0(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][120]~q ),
	.mem_119_0(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][119]~q ),
	.mem_118_0(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][118]~q ),
	.mem_117_0(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][117]~q ),
	.mem_116_0(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][116]~q ),
	.mem_115_0(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][115]~q ),
	.mem_113_0(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][113]~q ),
	.mem_114_0(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][114]~q ),
	.last_packet_beat(\intel_onchip_ssram_drw_s1_agent|uncompressor|last_packet_beat~6_combout ),
	.source_endofpacket(\intel_onchip_ssram_drw_s1_agent|uncompressor|source_endofpacket~combout ),
	.r_sync_rst(r_sync_rst),
	.waitrequest_reset_override(\intel_onchip_ssram_drw_s1_translator|waitrequest_reset_override~q ),
	.mem_used_1(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem_used[1]~q ),
	.WideOr0(\rsp_demux|WideOr0~0_combout ),
	.in_data_reg_106(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[106]~q ),
	.out_valid_reg(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ),
	.m0_write(\intel_onchip_ssram_drw_s1_agent|m0_write~0_combout ),
	.in_narrow_reg(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~q ),
	.int_nxt_addr_reg_dly_1(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]~q ),
	.int_nxt_addr_reg_dly_0(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]~q ),
	.int_nxt_addr_reg_dly_2(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]~q ),
	.ShiftLeft1(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft1~1_combout ),
	.Decoder1(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Decoder1~0_combout ),
	.source0_data_71(source0_data_71),
	.source0_data_67(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[67]~17_combout ),
	.source0_data_66(source0_data_661),
	.source0_data_69(source0_data_691),
	.source0_data_65(source0_data_651),
	.in_byteen_reg_0(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]~q ),
	.source0_data_64(source0_data_641),
	.source0_data_68(source0_data_681),
	.source0_data_70(source0_data_701),
	.WideOr01(\intel_onchip_ssram_drw_s1_agent|WideOr0~1_combout ),
	.cp_ready(\intel_onchip_ssram_drw_s1_agent|cp_ready~1_combout ),
	.WideOr02(\intel_onchip_ssram_drw_s1_agent|WideOr0~3_combout ),
	.m0_write1(m0_write),
	.nxt_uncomp_subburst_byte_cnt(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout ),
	.source0_data_681(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[68]~33_combout ),
	.source0_data_701(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[70]~36_combout ),
	.cp_ready1(\intel_onchip_ssram_drw_s1_agent|cp_ready~6_combout ),
	.source0_data_671(source0_data_671),
	.source0_data_691(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[69]~40_combout ));

cycloneiv_altera_merlin_axi_master_ni axi_bridge_0_m0_agent(
	.read_cp_data_113(\axi_bridge_0_m0_agent|read_cp_data[113]~0_combout ),
	.read_cp_data_114(\axi_bridge_0_m0_agent|read_cp_data[114]~2_combout ),
	.read_cp_data_115(\axi_bridge_0_m0_agent|read_cp_data[115]~4_combout ),
	.read_cp_data_116(\axi_bridge_0_m0_agent|read_cp_data[116]~6_combout ),
	.read_cp_data_117(\axi_bridge_0_m0_agent|read_cp_data[117]~8_combout ),
	.read_cp_data_118(\axi_bridge_0_m0_agent|read_cp_data[118]~10_combout ),
	.read_cp_data_119(\axi_bridge_0_m0_agent|read_cp_data[119]~12_combout ),
	.read_cp_data_120(\axi_bridge_0_m0_agent|read_cp_data[120]~14_combout ),
	.read_cp_data_121(\axi_bridge_0_m0_agent|read_cp_data[121]~16_combout ),
	.full(\async_fifo_001|full~q ),
	.full1(\async_fifo|full~q ),
	.data1_35(data1_35),
	.out_data_14(\axi_bridge_0_m0_agent|align_address_to_size|out_data[14]~0_combout ),
	.data1_33(data1_33),
	.out_data_12(\axi_bridge_0_m0_agent|align_address_to_size|out_data[12]~1_combout ),
	.data1_34(data1_34),
	.out_data_13(\axi_bridge_0_m0_agent|align_address_to_size|out_data[13]~2_combout ),
	.data1_36(data1_36),
	.out_data_15(\axi_bridge_0_m0_agent|align_address_to_size|out_data[15]~3_combout ),
	.Equal1(Equal1),
	.WideOr0(WideOr0),
	.data1_0(data1_0),
	.next_in_wr_ptr(\async_fifo_001|next_in_wr_ptr~0_combout ),
	.last_dest_id_0(last_dest_id_0),
	.has_pending_responses(has_pending_responses),
	.wready(wready),
	.awready(awready),
	.altera_reset_synchronizer_int_chain_out(altera_reset_synchronizer_int_chain_out),
	.always2(always2),
	.data1_32(data1_32),
	.base_address_11(\axi_bridge_0_m0_agent|align_address_to_size|base_address[11]~0_combout ),
	.data1_31(data1_31),
	.base_address_10(\axi_bridge_0_m0_agent|align_address_to_size|base_address[10]~1_combout ),
	.data1_30(data1_30),
	.base_address_9(\axi_bridge_0_m0_agent|align_address_to_size|base_address[9]~2_combout ),
	.data1_29(data1_29),
	.base_address_8(\axi_bridge_0_m0_agent|align_address_to_size|base_address[8]~3_combout ),
	.data1_12(data1_12),
	.data1_11(data1_11),
	.data1_10(data1_10),
	.data1_28(data1_28),
	.base_address_7(\axi_bridge_0_m0_agent|align_address_to_size|base_address[7]~4_combout ),
	.data1_27(data1_27),
	.base_address_6(\axi_bridge_0_m0_agent|align_address_to_size|base_address[6]~5_combout ),
	.data1_26(data1_26),
	.base_address_5(\axi_bridge_0_m0_agent|align_address_to_size|base_address[5]~6_combout ),
	.data1_25(data1_25),
	.base_address_4(\axi_bridge_0_m0_agent|align_address_to_size|base_address[4]~7_combout ),
	.data1_24(data1_24),
	.base_address_3(\axi_bridge_0_m0_agent|align_address_to_size|base_address[3]~8_combout ),
	.data1_23(data1_23),
	.data1_22(data1_22),
	.data1_21(data1_21),
	.data1_8(data1_8),
	.out_data_2(\axi_bridge_0_m0_agent|align_address_to_size|out_data[2]~4_combout ),
	.out_data_1(\axi_bridge_0_m0_agent|align_address_to_size|out_data[1]~5_combout ),
	.out_data_0(\axi_bridge_0_m0_agent|align_address_to_size|out_data[0]~6_combout ),
	.data1_9(data1_9),
	.data1_20(data1_20),
	.data1_19(data1_19),
	.data1_18(data1_18),
	.data1_17(data1_17),
	.data1_16(data1_16),
	.data1_15(data1_15),
	.data1_14(data1_14),
	.data1_13(data1_13),
	.data1_121(data1_121),
	.data1_111(data1_111),
	.data1_101(data1_101),
	.write_cp_data_113(\axi_bridge_0_m0_agent|write_cp_data[113]~0_combout ),
	.write_cp_data_121(\axi_bridge_0_m0_agent|write_cp_data[121]~1_combout ),
	.write_cp_data_118(\axi_bridge_0_m0_agent|write_cp_data[118]~2_combout ),
	.write_cp_data_119(\axi_bridge_0_m0_agent|write_cp_data[119]~3_combout ),
	.write_cp_data_120(\axi_bridge_0_m0_agent|write_cp_data[120]~4_combout ),
	.write_cp_data_114(\axi_bridge_0_m0_agent|write_cp_data[114]~5_combout ),
	.write_cp_data_115(\axi_bridge_0_m0_agent|write_cp_data[115]~6_combout ),
	.write_cp_data_116(\axi_bridge_0_m0_agent|write_cp_data[116]~7_combout ),
	.write_cp_data_117(\axi_bridge_0_m0_agent|write_cp_data[117]~8_combout ),
	.data1_201(data1_201),
	.data1_191(data1_191),
	.data1_181(data1_181),
	.data1_171(data1_171),
	.data1_161(data1_161),
	.data1_151(data1_151),
	.data1_141(data1_141),
	.data1_131(data1_131),
	.data1_81(data1_82),
	.data1_91(data1_92),
	.Selector14(\axi_bridge_0_m0_agent|Selector14~1_combout ),
	.Selector6(\axi_bridge_0_m0_agent|Selector6~0_combout ),
	.Selector15(\axi_bridge_0_m0_agent|Selector15~2_combout ),
	.Selector7(\axi_bridge_0_m0_agent|Selector7~0_combout ),
	.Selector13(\axi_bridge_0_m0_agent|Selector13~2_combout ),
	.Selector5(\axi_bridge_0_m0_agent|Selector5~1_combout ),
	.Selector12(\axi_bridge_0_m0_agent|Selector12~1_combout ),
	.Selector4(\axi_bridge_0_m0_agent|Selector4~0_combout ),
	.Selector11(\axi_bridge_0_m0_agent|Selector11~1_combout ),
	.Selector3(\axi_bridge_0_m0_agent|Selector3~0_combout ),
	.Selector10(\axi_bridge_0_m0_agent|Selector10~1_combout ),
	.Selector2(\axi_bridge_0_m0_agent|Selector2~1_combout ),
	.Selector9(\axi_bridge_0_m0_agent|Selector9~1_combout ),
	.Selector1(\axi_bridge_0_m0_agent|Selector1~1_combout ),
	.Selector8(\axi_bridge_0_m0_agent|Selector8~0_combout ),
	.Selector0(\axi_bridge_0_m0_agent|Selector0~0_combout ),
	.clock_bridge_0_in_clk_clk(clock_bridge_0_in_clk_clk));

cycloneiv_altera_merlin_slave_translator_1 intel_onchip_ssram_drw_s2_translator(
	.clk(wire_pll7_clk_0),
	.read_latency_shift_reg_0(\intel_onchip_ssram_drw_s2_translator|read_latency_shift_reg[0]~q ),
	.reset(r_sync_rst),
	.in_data_reg_107(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107]~q ),
	.m0_write(\intel_onchip_ssram_drw_s2_agent|m0_write~0_combout ),
	.waitrequest_reset_override(\intel_onchip_ssram_drw_s1_translator|waitrequest_reset_override~q ),
	.WideOr0(\intel_onchip_ssram_drw_s2_agent|WideOr0~2_combout ));

cycloneiv_altera_merlin_slave_translator intel_onchip_ssram_drw_s1_translator(
	.clk(wire_pll7_clk_0),
	.read_latency_shift_reg_0(\intel_onchip_ssram_drw_s1_translator|read_latency_shift_reg[0]~q ),
	.reset(r_sync_rst),
	.waitrequest_reset_override1(\intel_onchip_ssram_drw_s1_translator|waitrequest_reset_override~q ),
	.in_data_reg_107(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107]~q ),
	.m0_write(\intel_onchip_ssram_drw_s1_agent|m0_write~0_combout ),
	.WideOr0(\intel_onchip_ssram_drw_s1_agent|WideOr0~3_combout ));

cycloneiv_cycloneiv_mm_interconnect_0_router router(
	.out_data_14(\axi_bridge_0_m0_agent|align_address_to_size|out_data[14]~0_combout ),
	.out_data_12(\axi_bridge_0_m0_agent|align_address_to_size|out_data[12]~1_combout ),
	.out_data_13(\axi_bridge_0_m0_agent|align_address_to_size|out_data[13]~2_combout ),
	.out_data_15(\axi_bridge_0_m0_agent|align_address_to_size|out_data[15]~3_combout ),
	.Equal1(Equal1));

cycloneiv_altera_avalon_sc_fifo_2 intel_onchip_ssram_drw_s2_agent_rdata_fifo(
	.clk(wire_pll7_clk_0),
	.q_b_0(q_b_0),
	.q_b_1(q_b_1),
	.q_b_2(q_b_2),
	.q_b_3(q_b_3),
	.q_b_4(q_b_4),
	.q_b_5(q_b_5),
	.q_b_6(q_b_6),
	.q_b_7(q_b_7),
	.q_b_8(q_b_8),
	.q_b_9(q_b_9),
	.q_b_10(q_b_10),
	.q_b_11(q_b_11),
	.q_b_12(q_b_12),
	.q_b_13(q_b_13),
	.q_b_14(q_b_14),
	.q_b_15(q_b_15),
	.q_b_16(q_b_16),
	.q_b_17(q_b_17),
	.q_b_18(q_b_18),
	.q_b_19(q_b_19),
	.q_b_20(q_b_20),
	.q_b_21(q_b_21),
	.q_b_22(q_b_22),
	.q_b_23(q_b_23),
	.q_b_24(q_b_24),
	.q_b_25(q_b_25),
	.q_b_26(q_b_26),
	.q_b_27(q_b_27),
	.q_b_28(q_b_28),
	.q_b_29(q_b_29),
	.q_b_30(q_b_30),
	.q_b_31(q_b_31),
	.q_b_32(q_b_32),
	.q_b_33(q_b_33),
	.q_b_34(q_b_34),
	.q_b_35(q_b_35),
	.q_b_36(q_b_36),
	.q_b_37(q_b_37),
	.q_b_38(q_b_38),
	.q_b_39(q_b_39),
	.q_b_40(q_b_40),
	.q_b_41(q_b_41),
	.q_b_42(q_b_42),
	.q_b_43(q_b_43),
	.q_b_44(q_b_44),
	.q_b_45(q_b_45),
	.q_b_46(q_b_46),
	.q_b_47(q_b_47),
	.q_b_48(q_b_48),
	.q_b_49(q_b_49),
	.q_b_50(q_b_50),
	.q_b_51(q_b_51),
	.q_b_52(q_b_52),
	.q_b_53(q_b_53),
	.q_b_54(q_b_54),
	.q_b_55(q_b_55),
	.q_b_56(q_b_56),
	.q_b_57(q_b_57),
	.q_b_58(q_b_58),
	.q_b_59(q_b_59),
	.q_b_60(q_b_60),
	.q_b_61(q_b_61),
	.q_b_62(q_b_62),
	.q_b_63(q_b_63),
	.mem_used_0(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem_used[0]~q ),
	.mem_158_0(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][158]~q ),
	.read_latency_shift_reg_0(\intel_onchip_ssram_drw_s2_translator|read_latency_shift_reg[0]~q ),
	.mem_used_01(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem_used[0]~q ),
	.rp_valid(\intel_onchip_ssram_drw_s2_agent|rp_valid~0_combout ),
	.out_data_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[0]~0_combout ),
	.out_data_1(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[1]~1_combout ),
	.out_data_2(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[2]~2_combout ),
	.out_data_3(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[3]~3_combout ),
	.out_data_4(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[4]~4_combout ),
	.out_data_5(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[5]~5_combout ),
	.out_data_6(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[6]~6_combout ),
	.out_data_7(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[7]~7_combout ),
	.out_data_8(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[8]~8_combout ),
	.out_data_9(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[9]~9_combout ),
	.out_data_10(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[10]~10_combout ),
	.out_data_11(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[11]~11_combout ),
	.out_data_12(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[12]~12_combout ),
	.out_data_13(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[13]~13_combout ),
	.out_data_14(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[14]~14_combout ),
	.out_data_15(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[15]~15_combout ),
	.out_data_16(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[16]~16_combout ),
	.out_data_17(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[17]~17_combout ),
	.out_data_18(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[18]~18_combout ),
	.out_data_19(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[19]~19_combout ),
	.out_data_20(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[20]~20_combout ),
	.out_data_21(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[21]~21_combout ),
	.out_data_22(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[22]~22_combout ),
	.out_data_23(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[23]~23_combout ),
	.out_data_24(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[24]~24_combout ),
	.out_data_25(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[25]~25_combout ),
	.out_data_26(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[26]~26_combout ),
	.out_data_27(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[27]~27_combout ),
	.out_data_28(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[28]~28_combout ),
	.out_data_29(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[29]~29_combout ),
	.out_data_30(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[30]~30_combout ),
	.out_data_31(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[31]~31_combout ),
	.out_data_32(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[32]~32_combout ),
	.out_data_33(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[33]~33_combout ),
	.out_data_34(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[34]~34_combout ),
	.out_data_35(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[35]~35_combout ),
	.out_data_36(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[36]~36_combout ),
	.out_data_37(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[37]~37_combout ),
	.out_data_38(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[38]~38_combout ),
	.out_data_39(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[39]~39_combout ),
	.out_data_40(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[40]~40_combout ),
	.out_data_41(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[41]~41_combout ),
	.out_data_42(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[42]~42_combout ),
	.out_data_43(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[43]~43_combout ),
	.out_data_44(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[44]~44_combout ),
	.out_data_45(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[45]~45_combout ),
	.out_data_46(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[46]~46_combout ),
	.out_data_47(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[47]~47_combout ),
	.out_data_48(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[48]~48_combout ),
	.out_data_49(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[49]~49_combout ),
	.out_data_50(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[50]~50_combout ),
	.out_data_51(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[51]~51_combout ),
	.out_data_52(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[52]~52_combout ),
	.out_data_53(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[53]~53_combout ),
	.out_data_54(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[54]~54_combout ),
	.out_data_55(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[55]~55_combout ),
	.out_data_56(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[56]~56_combout ),
	.out_data_57(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[57]~57_combout ),
	.out_data_58(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[58]~58_combout ),
	.out_data_59(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[59]~59_combout ),
	.out_data_60(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[60]~60_combout ),
	.out_data_61(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[61]~61_combout ),
	.out_data_62(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[62]~62_combout ),
	.out_data_63(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|out_data[63]~63_combout ),
	.reset(r_sync_rst),
	.WideOr0(\rsp_demux_001|WideOr0~0_combout ));

cycloneiv_altera_avalon_sc_fifo_3 intel_onchip_ssram_drw_s2_agent_rsp_fifo(
	.clk(wire_pll7_clk_0),
	.mem_144_0(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][144]~q ),
	.mem_106_0(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][106]~q ),
	.mem_107_0(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][107]~q ),
	.mem_used_0(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem_used[0]~q ),
	.mem_158_0(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][158]~q ),
	.rp_valid(\intel_onchip_ssram_drw_s2_agent|rp_valid~0_combout ),
	.mem_145_0(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][145]~q ),
	.mem_159_0(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][159]~q ),
	.mem_121_0(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][121]~q ),
	.mem_120_0(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][120]~q ),
	.mem_119_0(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][119]~q ),
	.mem_118_0(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][118]~q ),
	.mem_117_0(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][117]~q ),
	.mem_116_0(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][116]~q ),
	.mem_115_0(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][115]~q ),
	.mem_113_0(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][113]~q ),
	.mem_114_0(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][114]~q ),
	.last_packet_beat(\intel_onchip_ssram_drw_s2_agent|uncompressor|last_packet_beat~6_combout ),
	.in_data_reg_144(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[144]~q ),
	.mem_used_1(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem_used[1]~q ),
	.reset(r_sync_rst),
	.WideOr0(\rsp_demux_001|WideOr0~0_combout ),
	.in_data_reg_106(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[106]~q ),
	.in_data_reg_107(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107]~q ),
	.out_valid_reg(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ),
	.m0_write(\intel_onchip_ssram_drw_s2_agent|m0_write~0_combout ),
	.waitrequest_reset_override(\intel_onchip_ssram_drw_s1_translator|waitrequest_reset_override~q ),
	.WideOr01(\intel_onchip_ssram_drw_s2_agent|WideOr0~1_combout ),
	.nxt_out_eop(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2_combout ),
	.WideOr02(\intel_onchip_ssram_drw_s2_agent|WideOr0~2_combout ),
	.in_data_reg_145(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[145]~q ),
	.out_uncomp_byte_cnt_reg_11(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[11]~q ),
	.stateST_UNCOMP_WR_SUBBURST(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.out_uncomp_byte_cnt_reg_10(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[10]~q ),
	.out_uncomp_byte_cnt_reg_9(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[9]~q ),
	.out_uncomp_byte_cnt_reg_8(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[8]~q ),
	.out_uncomp_byte_cnt_reg_7(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[7]~q ),
	.out_uncomp_byte_cnt_reg_6(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6]~q ),
	.out_uncomp_byte_cnt_reg_5(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]~q ),
	.out_uncomp_byte_cnt_reg_3(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]~q ),
	.out_byte_cnt_reg_3(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[3]~q ),
	.out_uncomp_byte_cnt_reg_4(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]~q ),
	.source0_data_71(source0_data_711));

cycloneiv_altera_merlin_slave_agent_1 intel_onchip_ssram_drw_s2_agent(
	.wire_pll7_clk_0(wire_pll7_clk_0),
	.mem_107_0(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][107]~q ),
	.mem_used_0(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem_used[0]~q ),
	.mem_158_0(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][158]~q ),
	.read_latency_shift_reg_0(\intel_onchip_ssram_drw_s2_translator|read_latency_shift_reg[0]~q ),
	.mem_used_01(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem_used[0]~q ),
	.always0(\intel_onchip_ssram_drw_s2_agent|uncompressor|always0~0_combout ),
	.rp_valid(\intel_onchip_ssram_drw_s2_agent|rp_valid~0_combout ),
	.mem_159_0(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][159]~q ),
	.mem_121_0(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][121]~q ),
	.mem_120_0(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][120]~q ),
	.mem_119_0(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][119]~q ),
	.mem_118_0(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][118]~q ),
	.mem_117_0(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][117]~q ),
	.mem_116_0(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][116]~q ),
	.mem_115_0(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][115]~q ),
	.mem_113_0(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][113]~q ),
	.mem_114_0(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][114]~q ),
	.last_packet_beat(\intel_onchip_ssram_drw_s2_agent|uncompressor|last_packet_beat~6_combout ),
	.source_endofpacket(\intel_onchip_ssram_drw_s2_agent|uncompressor|source_endofpacket~combout ),
	.mem_used_1(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem_used[1]~q ),
	.r_sync_rst(r_sync_rst),
	.WideOr0(\rsp_demux_001|WideOr0~0_combout ),
	.in_data_reg_106(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[106]~q ),
	.out_valid_reg(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ),
	.m0_write(\intel_onchip_ssram_drw_s2_agent|m0_write~0_combout ),
	.waitrequest_reset_override(\intel_onchip_ssram_drw_s1_translator|waitrequest_reset_override~q ),
	.int_nxt_addr_reg_dly_1(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]~q ),
	.int_nxt_addr_reg_dly_0(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]~q ),
	.int_nxt_addr_reg_dly_2(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]~q ),
	.ShiftLeft1(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft1~2_combout ),
	.in_narrow_reg(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~q ),
	.source0_data_67(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[67]~13_combout ),
	.source0_data_65(source0_data_65),
	.source0_data_69(source0_data_69),
	.source0_data_68(source0_data_68),
	.source0_data_70(source0_data_70),
	.source0_data_66(source0_data_66),
	.in_byteen_reg_0(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]~q ),
	.source0_data_64(source0_data_64),
	.WideOr01(\intel_onchip_ssram_drw_s2_agent|WideOr0~1_combout ),
	.cp_ready(\intel_onchip_ssram_drw_s2_agent|cp_ready~0_combout ),
	.WideOr02(\intel_onchip_ssram_drw_s2_agent|WideOr0~2_combout ),
	.m0_write1(m0_write1),
	.nxt_uncomp_subburst_byte_cnt(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout ),
	.source0_data_691(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[69]~29_combout ),
	.source0_data_701(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[70]~32_combout ),
	.cp_ready1(\intel_onchip_ssram_drw_s2_agent|cp_ready~5_combout ),
	.source0_data_71(source0_data_711),
	.source0_data_671(source0_data_67),
	.source0_data_681(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[68]~36_combout ));

cycloneiv_cycloneiv_mm_interconnect_0_router_1 router_001(
	.data1_36(data1_361),
	.data1_35(data1_351),
	.data1_34(data1_341),
	.data1_33(data1_331),
	.Equal1(Equal11));

endmodule

module cycloneiv_altera_avalon_dc_fifo (
	wire_pll7_clk_0,
	full1,
	Equal1,
	data1_0,
	full11,
	full12,
	has_pending_responses,
	altera_reset_synchronizer_int_chain_out,
	last_channel_0,
	base_address_11,
	base_address_10,
	base_address_9,
	base_address_8,
	data1_12,
	data1_11,
	data1_10,
	base_address_7,
	base_address_6,
	base_address_5,
	base_address_4,
	base_address_3,
	out_data_2,
	out_data_1,
	out_data_0,
	r_sync_rst,
	saved_grant_0,
	out_payload_146,
	out_valid1,
	out_payload_108,
	out_payload_132,
	out_payload_133,
	out_payload_134,
	out_payload_75,
	out_payload_74,
	out_payload_76,
	out_payload_73,
	out_payload_69,
	out_payload_68,
	out_payload_71,
	out_payload_67,
	out_payload_66,
	out_payload_70,
	out_payload_72,
	out_payload_160,
	out_payload_115,
	out_payload_123,
	out_payload_120,
	out_payload_121,
	out_payload_122,
	out_payload_116,
	out_payload_117,
	out_payload_118,
	out_payload_119,
	out_payload_147,
	out_payload_2,
	out_payload_77,
	out_payload_78,
	out_payload_79,
	out_payload_80,
	out_payload_81,
	out_payload_82,
	out_payload_83,
	out_payload_84,
	out_payload_85,
	out_payload_3,
	out_payload_4,
	out_payload_5,
	out_payload_6,
	out_payload_7,
	out_payload_8,
	out_payload_9,
	out_payload_10,
	out_payload_11,
	out_payload_12,
	out_payload_13,
	out_payload_14,
	out_payload_15,
	out_payload_16,
	out_payload_17,
	out_payload_18,
	out_payload_19,
	out_payload_20,
	out_payload_21,
	out_payload_22,
	out_payload_23,
	out_payload_24,
	out_payload_25,
	out_payload_26,
	out_payload_27,
	out_payload_28,
	out_payload_29,
	out_payload_30,
	out_payload_31,
	out_payload_32,
	out_payload_33,
	out_payload_34,
	out_payload_35,
	out_payload_36,
	out_payload_37,
	out_payload_38,
	out_payload_39,
	out_payload_40,
	out_payload_41,
	out_payload_42,
	out_payload_43,
	out_payload_44,
	out_payload_45,
	out_payload_46,
	out_payload_47,
	out_payload_48,
	out_payload_49,
	out_payload_50,
	out_payload_51,
	out_payload_52,
	out_payload_53,
	out_payload_54,
	out_payload_55,
	out_payload_56,
	out_payload_57,
	out_payload_58,
	out_payload_59,
	out_payload_60,
	out_payload_61,
	out_payload_62,
	out_payload_63,
	out_payload_64,
	out_payload_65,
	out_payload_125,
	out_payload_124,
	out_payload_126,
	out_payload_127,
	out_payload_128,
	out_payload_129,
	out_payload_130,
	out_payload_131,
	data1_53,
	data1_8,
	data1_4,
	data1_2,
	data1_6,
	data1_5,
	data1_7,
	data1_3,
	data1_1,
	write_cp_data_113,
	write_cp_data_121,
	write_cp_data_118,
	write_cp_data_119,
	write_cp_data_120,
	write_cp_data_114,
	write_cp_data_115,
	write_cp_data_116,
	write_cp_data_117,
	data1_54,
	data1_9,
	data1_101,
	data1_111,
	data1_121,
	data1_13,
	data1_14,
	data1_15,
	data1_16,
	data1_17,
	data1_18,
	data1_19,
	data1_20,
	data1_21,
	data1_22,
	data1_23,
	data1_24,
	data1_25,
	data1_26,
	data1_27,
	data1_28,
	data1_29,
	data1_30,
	data1_31,
	data1_32,
	data1_33,
	data1_34,
	data1_35,
	data1_36,
	data1_37,
	data1_38,
	data1_39,
	data1_40,
	data1_41,
	data1_42,
	data1_43,
	data1_44,
	data1_45,
	data1_46,
	data1_47,
	data1_48,
	data1_49,
	data1_50,
	data1_51,
	data1_52,
	data1_531,
	data1_541,
	data1_55,
	data1_56,
	data1_57,
	data1_58,
	data1_59,
	data1_60,
	data1_61,
	data1_62,
	data1_63,
	data1_64,
	data1_65,
	data1_66,
	data1_67,
	data1_68,
	data1_69,
	data1_70,
	data1_71,
	data1_72,
	Selector6,
	Selector7,
	Selector5,
	Selector4,
	Selector3,
	Selector2,
	Selector1,
	Selector0,
	nxt_in_ready,
	clock_bridge_0_in_clk_clk)/* synthesis synthesis_greybox=0 */;
input 	wire_pll7_clk_0;
output 	full1;
input 	Equal1;
input 	data1_0;
input 	full11;
input 	full12;
input 	has_pending_responses;
input 	altera_reset_synchronizer_int_chain_out;
input 	last_channel_0;
input 	base_address_11;
input 	base_address_10;
input 	base_address_9;
input 	base_address_8;
input 	data1_12;
input 	data1_11;
input 	data1_10;
input 	base_address_7;
input 	base_address_6;
input 	base_address_5;
input 	base_address_4;
input 	base_address_3;
input 	out_data_2;
input 	out_data_1;
input 	out_data_0;
input 	r_sync_rst;
input 	saved_grant_0;
output 	out_payload_146;
output 	out_valid1;
output 	out_payload_108;
output 	out_payload_132;
output 	out_payload_133;
output 	out_payload_134;
output 	out_payload_75;
output 	out_payload_74;
output 	out_payload_76;
output 	out_payload_73;
output 	out_payload_69;
output 	out_payload_68;
output 	out_payload_71;
output 	out_payload_67;
output 	out_payload_66;
output 	out_payload_70;
output 	out_payload_72;
output 	out_payload_160;
output 	out_payload_115;
output 	out_payload_123;
output 	out_payload_120;
output 	out_payload_121;
output 	out_payload_122;
output 	out_payload_116;
output 	out_payload_117;
output 	out_payload_118;
output 	out_payload_119;
output 	out_payload_147;
output 	out_payload_2;
output 	out_payload_77;
output 	out_payload_78;
output 	out_payload_79;
output 	out_payload_80;
output 	out_payload_81;
output 	out_payload_82;
output 	out_payload_83;
output 	out_payload_84;
output 	out_payload_85;
output 	out_payload_3;
output 	out_payload_4;
output 	out_payload_5;
output 	out_payload_6;
output 	out_payload_7;
output 	out_payload_8;
output 	out_payload_9;
output 	out_payload_10;
output 	out_payload_11;
output 	out_payload_12;
output 	out_payload_13;
output 	out_payload_14;
output 	out_payload_15;
output 	out_payload_16;
output 	out_payload_17;
output 	out_payload_18;
output 	out_payload_19;
output 	out_payload_20;
output 	out_payload_21;
output 	out_payload_22;
output 	out_payload_23;
output 	out_payload_24;
output 	out_payload_25;
output 	out_payload_26;
output 	out_payload_27;
output 	out_payload_28;
output 	out_payload_29;
output 	out_payload_30;
output 	out_payload_31;
output 	out_payload_32;
output 	out_payload_33;
output 	out_payload_34;
output 	out_payload_35;
output 	out_payload_36;
output 	out_payload_37;
output 	out_payload_38;
output 	out_payload_39;
output 	out_payload_40;
output 	out_payload_41;
output 	out_payload_42;
output 	out_payload_43;
output 	out_payload_44;
output 	out_payload_45;
output 	out_payload_46;
output 	out_payload_47;
output 	out_payload_48;
output 	out_payload_49;
output 	out_payload_50;
output 	out_payload_51;
output 	out_payload_52;
output 	out_payload_53;
output 	out_payload_54;
output 	out_payload_55;
output 	out_payload_56;
output 	out_payload_57;
output 	out_payload_58;
output 	out_payload_59;
output 	out_payload_60;
output 	out_payload_61;
output 	out_payload_62;
output 	out_payload_63;
output 	out_payload_64;
output 	out_payload_65;
output 	out_payload_125;
output 	out_payload_124;
output 	out_payload_126;
output 	out_payload_127;
output 	out_payload_128;
output 	out_payload_129;
output 	out_payload_130;
output 	out_payload_131;
input 	data1_53;
input 	data1_8;
input 	data1_4;
input 	data1_2;
input 	data1_6;
input 	data1_5;
input 	data1_7;
input 	data1_3;
input 	data1_1;
input 	write_cp_data_113;
input 	write_cp_data_121;
input 	write_cp_data_118;
input 	write_cp_data_119;
input 	write_cp_data_120;
input 	write_cp_data_114;
input 	write_cp_data_115;
input 	write_cp_data_116;
input 	write_cp_data_117;
input 	data1_54;
input 	data1_9;
input 	data1_101;
input 	data1_111;
input 	data1_121;
input 	data1_13;
input 	data1_14;
input 	data1_15;
input 	data1_16;
input 	data1_17;
input 	data1_18;
input 	data1_19;
input 	data1_20;
input 	data1_21;
input 	data1_22;
input 	data1_23;
input 	data1_24;
input 	data1_25;
input 	data1_26;
input 	data1_27;
input 	data1_28;
input 	data1_29;
input 	data1_30;
input 	data1_31;
input 	data1_32;
input 	data1_33;
input 	data1_34;
input 	data1_35;
input 	data1_36;
input 	data1_37;
input 	data1_38;
input 	data1_39;
input 	data1_40;
input 	data1_41;
input 	data1_42;
input 	data1_43;
input 	data1_44;
input 	data1_45;
input 	data1_46;
input 	data1_47;
input 	data1_48;
input 	data1_49;
input 	data1_50;
input 	data1_51;
input 	data1_52;
input 	data1_531;
input 	data1_541;
input 	data1_55;
input 	data1_56;
input 	data1_57;
input 	data1_58;
input 	data1_59;
input 	data1_60;
input 	data1_61;
input 	data1_62;
input 	data1_63;
input 	data1_64;
input 	data1_65;
input 	data1_66;
input 	data1_67;
input 	data1_68;
input 	data1_69;
input 	data1_70;
input 	data1_71;
input 	data1_72;
input 	Selector6;
input 	Selector7;
input 	Selector5;
input 	Selector4;
input 	Selector3;
input 	Selector2;
input 	Selector1;
input 	Selector0;
input 	nxt_in_ready;
input 	clock_bridge_0_in_clk_clk;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \read_crosser|sync[1].u|dreg[1]~q ;
wire \read_crosser|sync[0].u|dreg[1]~q ;
wire \read_crosser|sync[3].u|dreg[1]~q ;
wire \read_crosser|sync[2].u|dreg[1]~q ;
wire \out_rd_ptr_gray[1]~q ;
wire \out_rd_ptr_gray[0]~q ;
wire \out_rd_ptr_gray[3]~q ;
wire \out_rd_ptr_gray[2]~q ;
wire \bin2gray~0_combout ;
wire \Add1~0_combout ;
wire \bin2gray~1_combout ;
wire \write_crosser|sync[0].u|dreg[1]~q ;
wire \write_crosser|sync[1].u|dreg[1]~q ;
wire \write_crosser|sync[2].u|dreg[1]~q ;
wire \write_crosser|sync[3].u|dreg[1]~q ;
wire \in_wr_ptr_gray[0]~q ;
wire \in_wr_ptr_gray[1]~q ;
wire \in_wr_ptr_gray[2]~q ;
wire \in_wr_ptr_gray[3]~q ;
wire \Add0~1_combout ;
wire \bin2gray~2_combout ;
wire \bin2gray~3_combout ;
wire \in_wr_ptr[2]~q ;
wire \next_in_wr_ptr~0_combout ;
wire \next_in_wr_ptr[0]~4_combout ;
wire \in_wr_ptr[0]~q ;
wire \next_in_wr_ptr~1_combout ;
wire \next_in_wr_ptr[1]~3_combout ;
wire \in_wr_ptr[1]~q ;
wire \next_in_wr_ptr[2]~2_combout ;
wire \in_wr_ptr[3]~q ;
wire \Add0~0_combout ;
wire \next_in_wr_ptr[3]~5_combout ;
wire \full~0_combout ;
wire \full~1_combout ;
wire \full~2_combout ;
wire \mem~1519_combout ;
wire \mem~765_q ;
wire \out_rd_ptr[0]~q ;
wire \out_rd_ptr[1]~q ;
wire \mem_rd_ptr[1]~1_combout ;
wire \out_rd_ptr[2]~q ;
wire \mem_rd_ptr[2]~0_combout ;
wire \out_rd_ptr[3]~q ;
wire \Add1~1_combout ;
wire \next_out_rd_ptr[3]~1_combout ;
wire \Equal0~0_combout ;
wire \Equal0~1_combout ;
wire \Equal0~2_combout ;
wire \empty~q ;
wire \next_out_rd_ptr~0_combout ;
wire \mem_rd_ptr[0]~2_combout ;
wire \mem~1520_combout ;
wire \mem~893_q ;
wire \mem~1521_combout ;
wire \mem~637_q ;
wire \mem~1024_combout ;
wire \mem~1522_combout ;
wire \mem~1021_q ;
wire \mem~1025_combout ;
wire \mem~1523_combout ;
wire \mem~381_q ;
wire \mem~1524_combout ;
wire \mem~253_q ;
wire \mem~1525_combout ;
wire \mem~125_q ;
wire \mem~1026_combout ;
wire \mem~1526_combout ;
wire \mem~509_q ;
wire \mem~1027_combout ;
wire \mem~1028_combout ;
wire \internal_out_payload[146]~q ;
wire \internal_out_ready~combout ;
wire \mem~762_q ;
wire \mem~890_q ;
wire \mem~634_q ;
wire \mem~1029_combout ;
wire \mem~1018_q ;
wire \mem~1030_combout ;
wire \mem~378_q ;
wire \mem~250_q ;
wire \mem~122_q ;
wire \mem~1031_combout ;
wire \mem~506_q ;
wire \mem~1032_combout ;
wire \mem~1033_combout ;
wire \internal_out_payload[132]~q ;
wire \mem~763_q ;
wire \mem~891_q ;
wire \mem~635_q ;
wire \mem~1034_combout ;
wire \mem~1019_q ;
wire \mem~1035_combout ;
wire \mem~379_q ;
wire \mem~251_q ;
wire \mem~123_q ;
wire \mem~1036_combout ;
wire \mem~507_q ;
wire \mem~1037_combout ;
wire \mem~1038_combout ;
wire \internal_out_payload[133]~q ;
wire \mem~764_q ;
wire \mem~892_q ;
wire \mem~636_q ;
wire \mem~1039_combout ;
wire \mem~1020_q ;
wire \mem~1040_combout ;
wire \mem~380_q ;
wire \mem~252_q ;
wire \mem~124_q ;
wire \mem~1041_combout ;
wire \mem~508_q ;
wire \mem~1042_combout ;
wire \mem~1043_combout ;
wire \internal_out_payload[134]~q ;
wire \mem~713_q ;
wire \mem~841_q ;
wire \mem~585_q ;
wire \mem~1044_combout ;
wire \mem~969_q ;
wire \mem~1045_combout ;
wire \mem~329_q ;
wire \mem~201_q ;
wire \mem~73_q ;
wire \mem~1046_combout ;
wire \mem~457_q ;
wire \mem~1047_combout ;
wire \mem~1048_combout ;
wire \internal_out_payload[75]~q ;
wire \mem~712_q ;
wire \mem~840_q ;
wire \mem~584_q ;
wire \mem~1049_combout ;
wire \mem~968_q ;
wire \mem~1050_combout ;
wire \mem~328_q ;
wire \mem~200_q ;
wire \mem~72_q ;
wire \mem~1051_combout ;
wire \mem~456_q ;
wire \mem~1052_combout ;
wire \mem~1053_combout ;
wire \internal_out_payload[74]~q ;
wire \mem~714_q ;
wire \mem~842_q ;
wire \mem~586_q ;
wire \mem~1054_combout ;
wire \mem~970_q ;
wire \mem~1055_combout ;
wire \mem~330_q ;
wire \mem~202_q ;
wire \mem~74_q ;
wire \mem~1056_combout ;
wire \mem~458_q ;
wire \mem~1057_combout ;
wire \mem~1058_combout ;
wire \internal_out_payload[76]~q ;
wire \mem~711_q ;
wire \mem~839_q ;
wire \mem~583_q ;
wire \mem~1059_combout ;
wire \mem~967_q ;
wire \mem~1060_combout ;
wire \mem~327_q ;
wire \mem~199_q ;
wire \mem~71_q ;
wire \mem~1061_combout ;
wire \mem~455_q ;
wire \mem~1062_combout ;
wire \mem~1063_combout ;
wire \internal_out_payload[73]~q ;
wire \mem~707_q ;
wire \mem~835_q ;
wire \mem~579_q ;
wire \mem~1064_combout ;
wire \mem~963_q ;
wire \mem~1065_combout ;
wire \mem~323_q ;
wire \mem~195_q ;
wire \mem~67_q ;
wire \mem~1066_combout ;
wire \mem~451_q ;
wire \mem~1067_combout ;
wire \mem~1068_combout ;
wire \internal_out_payload[69]~q ;
wire \mem~706_q ;
wire \mem~834_q ;
wire \mem~578_q ;
wire \mem~1069_combout ;
wire \mem~962_q ;
wire \mem~1070_combout ;
wire \mem~322_q ;
wire \mem~194_q ;
wire \mem~66_q ;
wire \mem~1071_combout ;
wire \mem~450_q ;
wire \mem~1072_combout ;
wire \mem~1073_combout ;
wire \internal_out_payload[68]~q ;
wire \mem~709_q ;
wire \mem~837_q ;
wire \mem~581_q ;
wire \mem~1074_combout ;
wire \mem~965_q ;
wire \mem~1075_combout ;
wire \mem~325_q ;
wire \mem~197_q ;
wire \mem~69_q ;
wire \mem~1076_combout ;
wire \mem~453_q ;
wire \mem~1077_combout ;
wire \mem~1078_combout ;
wire \internal_out_payload[71]~q ;
wire \mem~705_q ;
wire \mem~833_q ;
wire \mem~577_q ;
wire \mem~1079_combout ;
wire \mem~961_q ;
wire \mem~1080_combout ;
wire \mem~321_q ;
wire \mem~193_q ;
wire \mem~65_q ;
wire \mem~1081_combout ;
wire \mem~449_q ;
wire \mem~1082_combout ;
wire \mem~1083_combout ;
wire \internal_out_payload[67]~q ;
wire \mem~704_q ;
wire \mem~832_q ;
wire \mem~576_q ;
wire \mem~1084_combout ;
wire \mem~960_q ;
wire \mem~1085_combout ;
wire \mem~320_q ;
wire \mem~192_q ;
wire \mem~64_q ;
wire \mem~1086_combout ;
wire \mem~448_q ;
wire \mem~1087_combout ;
wire \mem~1088_combout ;
wire \internal_out_payload[66]~q ;
wire \mem~708_q ;
wire \mem~836_q ;
wire \mem~580_q ;
wire \mem~1089_combout ;
wire \mem~964_q ;
wire \mem~1090_combout ;
wire \mem~324_q ;
wire \mem~196_q ;
wire \mem~68_q ;
wire \mem~1091_combout ;
wire \mem~452_q ;
wire \mem~1092_combout ;
wire \mem~1093_combout ;
wire \internal_out_payload[70]~q ;
wire \mem~710_q ;
wire \mem~838_q ;
wire \mem~582_q ;
wire \mem~1094_combout ;
wire \mem~966_q ;
wire \mem~1095_combout ;
wire \mem~326_q ;
wire \mem~198_q ;
wire \mem~70_q ;
wire \mem~1096_combout ;
wire \mem~454_q ;
wire \mem~1097_combout ;
wire \mem~1098_combout ;
wire \internal_out_payload[72]~q ;
wire \mem~767_q ;
wire \mem~895_q ;
wire \mem~639_q ;
wire \mem~1099_combout ;
wire \mem~1023_q ;
wire \mem~1100_combout ;
wire \mem~383_q ;
wire \mem~255_q ;
wire \mem~127_q ;
wire \mem~1101_combout ;
wire \mem~511_q ;
wire \mem~1102_combout ;
wire \mem~1103_combout ;
wire \internal_out_payload[160]~q ;
wire \mem~745_q ;
wire \mem~873_q ;
wire \mem~617_q ;
wire \mem~1104_combout ;
wire \mem~1001_q ;
wire \mem~1105_combout ;
wire \mem~361_q ;
wire \mem~233_q ;
wire \mem~105_q ;
wire \mem~1106_combout ;
wire \mem~489_q ;
wire \mem~1107_combout ;
wire \mem~1108_combout ;
wire \internal_out_payload[115]~q ;
wire \mem~753_q ;
wire \mem~881_q ;
wire \mem~625_q ;
wire \mem~1109_combout ;
wire \mem~1009_q ;
wire \mem~1110_combout ;
wire \mem~369_q ;
wire \mem~241_q ;
wire \mem~113_q ;
wire \mem~1111_combout ;
wire \mem~497_q ;
wire \mem~1112_combout ;
wire \mem~1113_combout ;
wire \internal_out_payload[123]~q ;
wire \mem~750_q ;
wire \mem~878_q ;
wire \mem~622_q ;
wire \mem~1114_combout ;
wire \mem~1006_q ;
wire \mem~1115_combout ;
wire \mem~366_q ;
wire \mem~238_q ;
wire \mem~110_q ;
wire \mem~1116_combout ;
wire \mem~494_q ;
wire \mem~1117_combout ;
wire \mem~1118_combout ;
wire \internal_out_payload[120]~q ;
wire \mem~751_q ;
wire \mem~879_q ;
wire \mem~623_q ;
wire \mem~1119_combout ;
wire \mem~1007_q ;
wire \mem~1120_combout ;
wire \mem~367_q ;
wire \mem~239_q ;
wire \mem~111_q ;
wire \mem~1121_combout ;
wire \mem~495_q ;
wire \mem~1122_combout ;
wire \mem~1123_combout ;
wire \internal_out_payload[121]~q ;
wire \mem~752_q ;
wire \mem~880_q ;
wire \mem~624_q ;
wire \mem~1124_combout ;
wire \mem~1008_q ;
wire \mem~1125_combout ;
wire \mem~368_q ;
wire \mem~240_q ;
wire \mem~112_q ;
wire \mem~1126_combout ;
wire \mem~496_q ;
wire \mem~1127_combout ;
wire \mem~1128_combout ;
wire \internal_out_payload[122]~q ;
wire \mem~746_q ;
wire \mem~874_q ;
wire \mem~618_q ;
wire \mem~1129_combout ;
wire \mem~1002_q ;
wire \mem~1130_combout ;
wire \mem~362_q ;
wire \mem~234_q ;
wire \mem~106_q ;
wire \mem~1131_combout ;
wire \mem~490_q ;
wire \mem~1132_combout ;
wire \mem~1133_combout ;
wire \internal_out_payload[116]~q ;
wire \mem~747_q ;
wire \mem~875_q ;
wire \mem~619_q ;
wire \mem~1134_combout ;
wire \mem~1003_q ;
wire \mem~1135_combout ;
wire \mem~363_q ;
wire \mem~235_q ;
wire \mem~107_q ;
wire \mem~1136_combout ;
wire \mem~491_q ;
wire \mem~1137_combout ;
wire \mem~1138_combout ;
wire \internal_out_payload[117]~q ;
wire \mem~748_q ;
wire \mem~876_q ;
wire \mem~620_q ;
wire \mem~1139_combout ;
wire \mem~1004_q ;
wire \mem~1140_combout ;
wire \mem~364_q ;
wire \mem~236_q ;
wire \mem~108_q ;
wire \mem~1141_combout ;
wire \mem~492_q ;
wire \mem~1142_combout ;
wire \mem~1143_combout ;
wire \internal_out_payload[118]~q ;
wire \mem~749_q ;
wire \mem~877_q ;
wire \mem~621_q ;
wire \mem~1144_combout ;
wire \mem~1005_q ;
wire \mem~1145_combout ;
wire \mem~365_q ;
wire \mem~237_q ;
wire \mem~109_q ;
wire \mem~1146_combout ;
wire \mem~493_q ;
wire \mem~1147_combout ;
wire \mem~1148_combout ;
wire \internal_out_payload[119]~q ;
wire \mem~766_q ;
wire \mem~894_q ;
wire \mem~638_q ;
wire \mem~1149_combout ;
wire \mem~1022_q ;
wire \mem~1150_combout ;
wire \mem~382_q ;
wire \mem~254_q ;
wire \mem~126_q ;
wire \mem~1151_combout ;
wire \mem~510_q ;
wire \mem~1152_combout ;
wire \mem~1153_combout ;
wire \internal_out_payload[147]~q ;
wire \mem~640_q ;
wire \mem~768_q ;
wire \mem~512_q ;
wire \mem~1154_combout ;
wire \mem~896_q ;
wire \mem~1155_combout ;
wire \mem~256_q ;
wire \mem~128_q ;
wire \mem~0_q ;
wire \mem~1156_combout ;
wire \mem~384_q ;
wire \mem~1157_combout ;
wire \mem~1158_combout ;
wire \internal_out_payload[2]~q ;
wire \mem~715_q ;
wire \mem~843_q ;
wire \mem~587_q ;
wire \mem~1159_combout ;
wire \mem~971_q ;
wire \mem~1160_combout ;
wire \mem~331_q ;
wire \mem~203_q ;
wire \mem~75_q ;
wire \mem~1161_combout ;
wire \mem~459_q ;
wire \mem~1162_combout ;
wire \mem~1163_combout ;
wire \internal_out_payload[77]~q ;
wire \mem~716_q ;
wire \mem~844_q ;
wire \mem~588_q ;
wire \mem~1164_combout ;
wire \mem~972_q ;
wire \mem~1165_combout ;
wire \mem~332_q ;
wire \mem~204_q ;
wire \mem~76_q ;
wire \mem~1166_combout ;
wire \mem~460_q ;
wire \mem~1167_combout ;
wire \mem~1168_combout ;
wire \internal_out_payload[78]~q ;
wire \mem~717_q ;
wire \mem~845_q ;
wire \mem~589_q ;
wire \mem~1169_combout ;
wire \mem~973_q ;
wire \mem~1170_combout ;
wire \mem~333_q ;
wire \mem~205_q ;
wire \mem~77_q ;
wire \mem~1171_combout ;
wire \mem~461_q ;
wire \mem~1172_combout ;
wire \mem~1173_combout ;
wire \internal_out_payload[79]~q ;
wire \mem~718_q ;
wire \mem~846_q ;
wire \mem~590_q ;
wire \mem~1174_combout ;
wire \mem~974_q ;
wire \mem~1175_combout ;
wire \mem~334_q ;
wire \mem~206_q ;
wire \mem~78_q ;
wire \mem~1176_combout ;
wire \mem~462_q ;
wire \mem~1177_combout ;
wire \mem~1178_combout ;
wire \internal_out_payload[80]~q ;
wire \mem~719_q ;
wire \mem~847_q ;
wire \mem~591_q ;
wire \mem~1179_combout ;
wire \mem~975_q ;
wire \mem~1180_combout ;
wire \mem~335_q ;
wire \mem~207_q ;
wire \mem~79_q ;
wire \mem~1181_combout ;
wire \mem~463_q ;
wire \mem~1182_combout ;
wire \mem~1183_combout ;
wire \internal_out_payload[81]~q ;
wire \mem~720_q ;
wire \mem~848_q ;
wire \mem~592_q ;
wire \mem~1184_combout ;
wire \mem~976_q ;
wire \mem~1185_combout ;
wire \mem~336_q ;
wire \mem~208_q ;
wire \mem~80_q ;
wire \mem~1186_combout ;
wire \mem~464_q ;
wire \mem~1187_combout ;
wire \mem~1188_combout ;
wire \internal_out_payload[82]~q ;
wire \mem~721_q ;
wire \mem~849_q ;
wire \mem~593_q ;
wire \mem~1189_combout ;
wire \mem~977_q ;
wire \mem~1190_combout ;
wire \mem~337_q ;
wire \mem~209_q ;
wire \mem~81_q ;
wire \mem~1191_combout ;
wire \mem~465_q ;
wire \mem~1192_combout ;
wire \mem~1193_combout ;
wire \internal_out_payload[83]~q ;
wire \mem~722_q ;
wire \mem~850_q ;
wire \mem~594_q ;
wire \mem~1194_combout ;
wire \mem~978_q ;
wire \mem~1195_combout ;
wire \mem~338_q ;
wire \mem~210_q ;
wire \mem~82_q ;
wire \mem~1196_combout ;
wire \mem~466_q ;
wire \mem~1197_combout ;
wire \mem~1198_combout ;
wire \internal_out_payload[84]~q ;
wire \mem~723_q ;
wire \mem~851_q ;
wire \mem~595_q ;
wire \mem~1199_combout ;
wire \mem~979_q ;
wire \mem~1200_combout ;
wire \mem~339_q ;
wire \mem~211_q ;
wire \mem~83_q ;
wire \mem~1201_combout ;
wire \mem~467_q ;
wire \mem~1202_combout ;
wire \mem~1203_combout ;
wire \internal_out_payload[85]~q ;
wire \mem~641_q ;
wire \mem~769_q ;
wire \mem~513_q ;
wire \mem~1204_combout ;
wire \mem~897_q ;
wire \mem~1205_combout ;
wire \mem~257_q ;
wire \mem~129_q ;
wire \mem~1_q ;
wire \mem~1206_combout ;
wire \mem~385_q ;
wire \mem~1207_combout ;
wire \mem~1208_combout ;
wire \internal_out_payload[3]~q ;
wire \mem~642_q ;
wire \mem~770_q ;
wire \mem~514_q ;
wire \mem~1209_combout ;
wire \mem~898_q ;
wire \mem~1210_combout ;
wire \mem~258_q ;
wire \mem~130_q ;
wire \mem~2_q ;
wire \mem~1211_combout ;
wire \mem~386_q ;
wire \mem~1212_combout ;
wire \mem~1213_combout ;
wire \internal_out_payload[4]~q ;
wire \mem~643_q ;
wire \mem~771_q ;
wire \mem~515_q ;
wire \mem~1214_combout ;
wire \mem~899_q ;
wire \mem~1215_combout ;
wire \mem~259_q ;
wire \mem~131_q ;
wire \mem~3_q ;
wire \mem~1216_combout ;
wire \mem~387_q ;
wire \mem~1217_combout ;
wire \mem~1218_combout ;
wire \internal_out_payload[5]~q ;
wire \mem~644_q ;
wire \mem~772_q ;
wire \mem~516_q ;
wire \mem~1219_combout ;
wire \mem~900_q ;
wire \mem~1220_combout ;
wire \mem~260_q ;
wire \mem~132_q ;
wire \mem~4_q ;
wire \mem~1221_combout ;
wire \mem~388_q ;
wire \mem~1222_combout ;
wire \mem~1223_combout ;
wire \internal_out_payload[6]~q ;
wire \mem~645_q ;
wire \mem~773_q ;
wire \mem~517_q ;
wire \mem~1224_combout ;
wire \mem~901_q ;
wire \mem~1225_combout ;
wire \mem~261_q ;
wire \mem~133_q ;
wire \mem~5_q ;
wire \mem~1226_combout ;
wire \mem~389_q ;
wire \mem~1227_combout ;
wire \mem~1228_combout ;
wire \internal_out_payload[7]~q ;
wire \mem~646_q ;
wire \mem~774_q ;
wire \mem~518_q ;
wire \mem~1229_combout ;
wire \mem~902_q ;
wire \mem~1230_combout ;
wire \mem~262_q ;
wire \mem~134_q ;
wire \mem~6_q ;
wire \mem~1231_combout ;
wire \mem~390_q ;
wire \mem~1232_combout ;
wire \mem~1233_combout ;
wire \internal_out_payload[8]~q ;
wire \mem~647_q ;
wire \mem~775_q ;
wire \mem~519_q ;
wire \mem~1234_combout ;
wire \mem~903_q ;
wire \mem~1235_combout ;
wire \mem~263_q ;
wire \mem~135_q ;
wire \mem~7_q ;
wire \mem~1236_combout ;
wire \mem~391_q ;
wire \mem~1237_combout ;
wire \mem~1238_combout ;
wire \internal_out_payload[9]~q ;
wire \mem~648_q ;
wire \mem~776_q ;
wire \mem~520_q ;
wire \mem~1239_combout ;
wire \mem~904_q ;
wire \mem~1240_combout ;
wire \mem~264_q ;
wire \mem~136_q ;
wire \mem~8_q ;
wire \mem~1241_combout ;
wire \mem~392_q ;
wire \mem~1242_combout ;
wire \mem~1243_combout ;
wire \internal_out_payload[10]~q ;
wire \mem~649_q ;
wire \mem~777_q ;
wire \mem~521_q ;
wire \mem~1244_combout ;
wire \mem~905_q ;
wire \mem~1245_combout ;
wire \mem~265_q ;
wire \mem~137_q ;
wire \mem~9_q ;
wire \mem~1246_combout ;
wire \mem~393_q ;
wire \mem~1247_combout ;
wire \mem~1248_combout ;
wire \internal_out_payload[11]~q ;
wire \mem~650_q ;
wire \mem~778_q ;
wire \mem~522_q ;
wire \mem~1249_combout ;
wire \mem~906_q ;
wire \mem~1250_combout ;
wire \mem~266_q ;
wire \mem~138_q ;
wire \mem~10_q ;
wire \mem~1251_combout ;
wire \mem~394_q ;
wire \mem~1252_combout ;
wire \mem~1253_combout ;
wire \internal_out_payload[12]~q ;
wire \mem~651_q ;
wire \mem~779_q ;
wire \mem~523_q ;
wire \mem~1254_combout ;
wire \mem~907_q ;
wire \mem~1255_combout ;
wire \mem~267_q ;
wire \mem~139_q ;
wire \mem~11_q ;
wire \mem~1256_combout ;
wire \mem~395_q ;
wire \mem~1257_combout ;
wire \mem~1258_combout ;
wire \internal_out_payload[13]~q ;
wire \mem~652_q ;
wire \mem~780_q ;
wire \mem~524_q ;
wire \mem~1259_combout ;
wire \mem~908_q ;
wire \mem~1260_combout ;
wire \mem~268_q ;
wire \mem~140_q ;
wire \mem~12_q ;
wire \mem~1261_combout ;
wire \mem~396_q ;
wire \mem~1262_combout ;
wire \mem~1263_combout ;
wire \internal_out_payload[14]~q ;
wire \mem~653_q ;
wire \mem~781_q ;
wire \mem~525_q ;
wire \mem~1264_combout ;
wire \mem~909_q ;
wire \mem~1265_combout ;
wire \mem~269_q ;
wire \mem~141_q ;
wire \mem~13_q ;
wire \mem~1266_combout ;
wire \mem~397_q ;
wire \mem~1267_combout ;
wire \mem~1268_combout ;
wire \internal_out_payload[15]~q ;
wire \mem~654_q ;
wire \mem~782_q ;
wire \mem~526_q ;
wire \mem~1269_combout ;
wire \mem~910_q ;
wire \mem~1270_combout ;
wire \mem~270_q ;
wire \mem~142_q ;
wire \mem~14_q ;
wire \mem~1271_combout ;
wire \mem~398_q ;
wire \mem~1272_combout ;
wire \mem~1273_combout ;
wire \internal_out_payload[16]~q ;
wire \mem~655_q ;
wire \mem~783_q ;
wire \mem~527_q ;
wire \mem~1274_combout ;
wire \mem~911_q ;
wire \mem~1275_combout ;
wire \mem~271_q ;
wire \mem~143_q ;
wire \mem~15_q ;
wire \mem~1276_combout ;
wire \mem~399_q ;
wire \mem~1277_combout ;
wire \mem~1278_combout ;
wire \internal_out_payload[17]~q ;
wire \mem~656_q ;
wire \mem~784_q ;
wire \mem~528_q ;
wire \mem~1279_combout ;
wire \mem~912_q ;
wire \mem~1280_combout ;
wire \mem~272_q ;
wire \mem~144_q ;
wire \mem~16_q ;
wire \mem~1281_combout ;
wire \mem~400_q ;
wire \mem~1282_combout ;
wire \mem~1283_combout ;
wire \internal_out_payload[18]~q ;
wire \mem~657_q ;
wire \mem~785_q ;
wire \mem~529_q ;
wire \mem~1284_combout ;
wire \mem~913_q ;
wire \mem~1285_combout ;
wire \mem~273_q ;
wire \mem~145_q ;
wire \mem~17_q ;
wire \mem~1286_combout ;
wire \mem~401_q ;
wire \mem~1287_combout ;
wire \mem~1288_combout ;
wire \internal_out_payload[19]~q ;
wire \mem~658_q ;
wire \mem~786_q ;
wire \mem~530_q ;
wire \mem~1289_combout ;
wire \mem~914_q ;
wire \mem~1290_combout ;
wire \mem~274_q ;
wire \mem~146_q ;
wire \mem~18_q ;
wire \mem~1291_combout ;
wire \mem~402_q ;
wire \mem~1292_combout ;
wire \mem~1293_combout ;
wire \internal_out_payload[20]~q ;
wire \mem~659_q ;
wire \mem~787_q ;
wire \mem~531_q ;
wire \mem~1294_combout ;
wire \mem~915_q ;
wire \mem~1295_combout ;
wire \mem~275_q ;
wire \mem~147_q ;
wire \mem~19_q ;
wire \mem~1296_combout ;
wire \mem~403_q ;
wire \mem~1297_combout ;
wire \mem~1298_combout ;
wire \internal_out_payload[21]~q ;
wire \mem~660_q ;
wire \mem~788_q ;
wire \mem~532_q ;
wire \mem~1299_combout ;
wire \mem~916_q ;
wire \mem~1300_combout ;
wire \mem~276_q ;
wire \mem~148_q ;
wire \mem~20_q ;
wire \mem~1301_combout ;
wire \mem~404_q ;
wire \mem~1302_combout ;
wire \mem~1303_combout ;
wire \internal_out_payload[22]~q ;
wire \mem~661_q ;
wire \mem~789_q ;
wire \mem~533_q ;
wire \mem~1304_combout ;
wire \mem~917_q ;
wire \mem~1305_combout ;
wire \mem~277_q ;
wire \mem~149_q ;
wire \mem~21_q ;
wire \mem~1306_combout ;
wire \mem~405_q ;
wire \mem~1307_combout ;
wire \mem~1308_combout ;
wire \internal_out_payload[23]~q ;
wire \mem~662_q ;
wire \mem~790_q ;
wire \mem~534_q ;
wire \mem~1309_combout ;
wire \mem~918_q ;
wire \mem~1310_combout ;
wire \mem~278_q ;
wire \mem~150_q ;
wire \mem~22_q ;
wire \mem~1311_combout ;
wire \mem~406_q ;
wire \mem~1312_combout ;
wire \mem~1313_combout ;
wire \internal_out_payload[24]~q ;
wire \mem~663_q ;
wire \mem~791_q ;
wire \mem~535_q ;
wire \mem~1314_combout ;
wire \mem~919_q ;
wire \mem~1315_combout ;
wire \mem~279_q ;
wire \mem~151_q ;
wire \mem~23_q ;
wire \mem~1316_combout ;
wire \mem~407_q ;
wire \mem~1317_combout ;
wire \mem~1318_combout ;
wire \internal_out_payload[25]~q ;
wire \mem~664_q ;
wire \mem~792_q ;
wire \mem~536_q ;
wire \mem~1319_combout ;
wire \mem~920_q ;
wire \mem~1320_combout ;
wire \mem~280_q ;
wire \mem~152_q ;
wire \mem~24_q ;
wire \mem~1321_combout ;
wire \mem~408_q ;
wire \mem~1322_combout ;
wire \mem~1323_combout ;
wire \internal_out_payload[26]~q ;
wire \mem~665_q ;
wire \mem~793_q ;
wire \mem~537_q ;
wire \mem~1324_combout ;
wire \mem~921_q ;
wire \mem~1325_combout ;
wire \mem~281_q ;
wire \mem~153_q ;
wire \mem~25_q ;
wire \mem~1326_combout ;
wire \mem~409_q ;
wire \mem~1327_combout ;
wire \mem~1328_combout ;
wire \internal_out_payload[27]~q ;
wire \mem~666_q ;
wire \mem~794_q ;
wire \mem~538_q ;
wire \mem~1329_combout ;
wire \mem~922_q ;
wire \mem~1330_combout ;
wire \mem~282_q ;
wire \mem~154_q ;
wire \mem~26_q ;
wire \mem~1331_combout ;
wire \mem~410_q ;
wire \mem~1332_combout ;
wire \mem~1333_combout ;
wire \internal_out_payload[28]~q ;
wire \mem~667_q ;
wire \mem~795_q ;
wire \mem~539_q ;
wire \mem~1334_combout ;
wire \mem~923_q ;
wire \mem~1335_combout ;
wire \mem~283_q ;
wire \mem~155_q ;
wire \mem~27_q ;
wire \mem~1336_combout ;
wire \mem~411_q ;
wire \mem~1337_combout ;
wire \mem~1338_combout ;
wire \internal_out_payload[29]~q ;
wire \mem~668_q ;
wire \mem~796_q ;
wire \mem~540_q ;
wire \mem~1339_combout ;
wire \mem~924_q ;
wire \mem~1340_combout ;
wire \mem~284_q ;
wire \mem~156_q ;
wire \mem~28_q ;
wire \mem~1341_combout ;
wire \mem~412_q ;
wire \mem~1342_combout ;
wire \mem~1343_combout ;
wire \internal_out_payload[30]~q ;
wire \mem~669_q ;
wire \mem~797_q ;
wire \mem~541_q ;
wire \mem~1344_combout ;
wire \mem~925_q ;
wire \mem~1345_combout ;
wire \mem~285_q ;
wire \mem~157_q ;
wire \mem~29_q ;
wire \mem~1346_combout ;
wire \mem~413_q ;
wire \mem~1347_combout ;
wire \mem~1348_combout ;
wire \internal_out_payload[31]~q ;
wire \mem~670_q ;
wire \mem~798_q ;
wire \mem~542_q ;
wire \mem~1349_combout ;
wire \mem~926_q ;
wire \mem~1350_combout ;
wire \mem~286_q ;
wire \mem~158_q ;
wire \mem~30_q ;
wire \mem~1351_combout ;
wire \mem~414_q ;
wire \mem~1352_combout ;
wire \mem~1353_combout ;
wire \internal_out_payload[32]~q ;
wire \mem~671_q ;
wire \mem~799_q ;
wire \mem~543_q ;
wire \mem~1354_combout ;
wire \mem~927_q ;
wire \mem~1355_combout ;
wire \mem~287_q ;
wire \mem~159_q ;
wire \mem~31_q ;
wire \mem~1356_combout ;
wire \mem~415_q ;
wire \mem~1357_combout ;
wire \mem~1358_combout ;
wire \internal_out_payload[33]~q ;
wire \mem~672_q ;
wire \mem~800_q ;
wire \mem~544_q ;
wire \mem~1359_combout ;
wire \mem~928_q ;
wire \mem~1360_combout ;
wire \mem~288_q ;
wire \mem~160_q ;
wire \mem~32_q ;
wire \mem~1361_combout ;
wire \mem~416_q ;
wire \mem~1362_combout ;
wire \mem~1363_combout ;
wire \internal_out_payload[34]~q ;
wire \mem~673_q ;
wire \mem~801_q ;
wire \mem~545_q ;
wire \mem~1364_combout ;
wire \mem~929_q ;
wire \mem~1365_combout ;
wire \mem~289_q ;
wire \mem~161_q ;
wire \mem~33_q ;
wire \mem~1366_combout ;
wire \mem~417_q ;
wire \mem~1367_combout ;
wire \mem~1368_combout ;
wire \internal_out_payload[35]~q ;
wire \mem~674_q ;
wire \mem~802_q ;
wire \mem~546_q ;
wire \mem~1369_combout ;
wire \mem~930_q ;
wire \mem~1370_combout ;
wire \mem~290_q ;
wire \mem~162_q ;
wire \mem~34_q ;
wire \mem~1371_combout ;
wire \mem~418_q ;
wire \mem~1372_combout ;
wire \mem~1373_combout ;
wire \internal_out_payload[36]~q ;
wire \mem~675_q ;
wire \mem~803_q ;
wire \mem~547_q ;
wire \mem~1374_combout ;
wire \mem~931_q ;
wire \mem~1375_combout ;
wire \mem~291_q ;
wire \mem~163_q ;
wire \mem~35_q ;
wire \mem~1376_combout ;
wire \mem~419_q ;
wire \mem~1377_combout ;
wire \mem~1378_combout ;
wire \internal_out_payload[37]~q ;
wire \mem~676_q ;
wire \mem~804_q ;
wire \mem~548_q ;
wire \mem~1379_combout ;
wire \mem~932_q ;
wire \mem~1380_combout ;
wire \mem~292_q ;
wire \mem~164_q ;
wire \mem~36_q ;
wire \mem~1381_combout ;
wire \mem~420_q ;
wire \mem~1382_combout ;
wire \mem~1383_combout ;
wire \internal_out_payload[38]~q ;
wire \mem~677_q ;
wire \mem~805_q ;
wire \mem~549_q ;
wire \mem~1384_combout ;
wire \mem~933_q ;
wire \mem~1385_combout ;
wire \mem~293_q ;
wire \mem~165_q ;
wire \mem~37_q ;
wire \mem~1386_combout ;
wire \mem~421_q ;
wire \mem~1387_combout ;
wire \mem~1388_combout ;
wire \internal_out_payload[39]~q ;
wire \mem~678_q ;
wire \mem~806_q ;
wire \mem~550_q ;
wire \mem~1389_combout ;
wire \mem~934_q ;
wire \mem~1390_combout ;
wire \mem~294_q ;
wire \mem~166_q ;
wire \mem~38_q ;
wire \mem~1391_combout ;
wire \mem~422_q ;
wire \mem~1392_combout ;
wire \mem~1393_combout ;
wire \internal_out_payload[40]~q ;
wire \mem~679_q ;
wire \mem~807_q ;
wire \mem~551_q ;
wire \mem~1394_combout ;
wire \mem~935_q ;
wire \mem~1395_combout ;
wire \mem~295_q ;
wire \mem~167_q ;
wire \mem~39_q ;
wire \mem~1396_combout ;
wire \mem~423_q ;
wire \mem~1397_combout ;
wire \mem~1398_combout ;
wire \internal_out_payload[41]~q ;
wire \mem~680_q ;
wire \mem~808_q ;
wire \mem~552_q ;
wire \mem~1399_combout ;
wire \mem~936_q ;
wire \mem~1400_combout ;
wire \mem~296_q ;
wire \mem~168_q ;
wire \mem~40_q ;
wire \mem~1401_combout ;
wire \mem~424_q ;
wire \mem~1402_combout ;
wire \mem~1403_combout ;
wire \internal_out_payload[42]~q ;
wire \mem~681_q ;
wire \mem~809_q ;
wire \mem~553_q ;
wire \mem~1404_combout ;
wire \mem~937_q ;
wire \mem~1405_combout ;
wire \mem~297_q ;
wire \mem~169_q ;
wire \mem~41_q ;
wire \mem~1406_combout ;
wire \mem~425_q ;
wire \mem~1407_combout ;
wire \mem~1408_combout ;
wire \internal_out_payload[43]~q ;
wire \mem~682_q ;
wire \mem~810_q ;
wire \mem~554_q ;
wire \mem~1409_combout ;
wire \mem~938_q ;
wire \mem~1410_combout ;
wire \mem~298_q ;
wire \mem~170_q ;
wire \mem~42_q ;
wire \mem~1411_combout ;
wire \mem~426_q ;
wire \mem~1412_combout ;
wire \mem~1413_combout ;
wire \internal_out_payload[44]~q ;
wire \mem~683_q ;
wire \mem~811_q ;
wire \mem~555_q ;
wire \mem~1414_combout ;
wire \mem~939_q ;
wire \mem~1415_combout ;
wire \mem~299_q ;
wire \mem~171_q ;
wire \mem~43_q ;
wire \mem~1416_combout ;
wire \mem~427_q ;
wire \mem~1417_combout ;
wire \mem~1418_combout ;
wire \internal_out_payload[45]~q ;
wire \mem~684_q ;
wire \mem~812_q ;
wire \mem~556_q ;
wire \mem~1419_combout ;
wire \mem~940_q ;
wire \mem~1420_combout ;
wire \mem~300_q ;
wire \mem~172_q ;
wire \mem~44_q ;
wire \mem~1421_combout ;
wire \mem~428_q ;
wire \mem~1422_combout ;
wire \mem~1423_combout ;
wire \internal_out_payload[46]~q ;
wire \mem~685_q ;
wire \mem~813_q ;
wire \mem~557_q ;
wire \mem~1424_combout ;
wire \mem~941_q ;
wire \mem~1425_combout ;
wire \mem~301_q ;
wire \mem~173_q ;
wire \mem~45_q ;
wire \mem~1426_combout ;
wire \mem~429_q ;
wire \mem~1427_combout ;
wire \mem~1428_combout ;
wire \internal_out_payload[47]~q ;
wire \mem~686_q ;
wire \mem~814_q ;
wire \mem~558_q ;
wire \mem~1429_combout ;
wire \mem~942_q ;
wire \mem~1430_combout ;
wire \mem~302_q ;
wire \mem~174_q ;
wire \mem~46_q ;
wire \mem~1431_combout ;
wire \mem~430_q ;
wire \mem~1432_combout ;
wire \mem~1433_combout ;
wire \internal_out_payload[48]~q ;
wire \mem~687_q ;
wire \mem~815_q ;
wire \mem~559_q ;
wire \mem~1434_combout ;
wire \mem~943_q ;
wire \mem~1435_combout ;
wire \mem~303_q ;
wire \mem~175_q ;
wire \mem~47_q ;
wire \mem~1436_combout ;
wire \mem~431_q ;
wire \mem~1437_combout ;
wire \mem~1438_combout ;
wire \internal_out_payload[49]~q ;
wire \mem~688_q ;
wire \mem~816_q ;
wire \mem~560_q ;
wire \mem~1439_combout ;
wire \mem~944_q ;
wire \mem~1440_combout ;
wire \mem~304_q ;
wire \mem~176_q ;
wire \mem~48_q ;
wire \mem~1441_combout ;
wire \mem~432_q ;
wire \mem~1442_combout ;
wire \mem~1443_combout ;
wire \internal_out_payload[50]~q ;
wire \mem~689_q ;
wire \mem~817_q ;
wire \mem~561_q ;
wire \mem~1444_combout ;
wire \mem~945_q ;
wire \mem~1445_combout ;
wire \mem~305_q ;
wire \mem~177_q ;
wire \mem~49_q ;
wire \mem~1446_combout ;
wire \mem~433_q ;
wire \mem~1447_combout ;
wire \mem~1448_combout ;
wire \internal_out_payload[51]~q ;
wire \mem~690_q ;
wire \mem~818_q ;
wire \mem~562_q ;
wire \mem~1449_combout ;
wire \mem~946_q ;
wire \mem~1450_combout ;
wire \mem~306_q ;
wire \mem~178_q ;
wire \mem~50_q ;
wire \mem~1451_combout ;
wire \mem~434_q ;
wire \mem~1452_combout ;
wire \mem~1453_combout ;
wire \internal_out_payload[52]~q ;
wire \mem~691_q ;
wire \mem~819_q ;
wire \mem~563_q ;
wire \mem~1454_combout ;
wire \mem~947_q ;
wire \mem~1455_combout ;
wire \mem~307_q ;
wire \mem~179_q ;
wire \mem~51_q ;
wire \mem~1456_combout ;
wire \mem~435_q ;
wire \mem~1457_combout ;
wire \mem~1458_combout ;
wire \internal_out_payload[53]~q ;
wire \mem~692_q ;
wire \mem~820_q ;
wire \mem~564_q ;
wire \mem~1459_combout ;
wire \mem~948_q ;
wire \mem~1460_combout ;
wire \mem~308_q ;
wire \mem~180_q ;
wire \mem~52_q ;
wire \mem~1461_combout ;
wire \mem~436_q ;
wire \mem~1462_combout ;
wire \mem~1463_combout ;
wire \internal_out_payload[54]~q ;
wire \mem~693_q ;
wire \mem~821_q ;
wire \mem~565_q ;
wire \mem~1464_combout ;
wire \mem~949_q ;
wire \mem~1465_combout ;
wire \mem~309_q ;
wire \mem~181_q ;
wire \mem~53_q ;
wire \mem~1466_combout ;
wire \mem~437_q ;
wire \mem~1467_combout ;
wire \mem~1468_combout ;
wire \internal_out_payload[55]~q ;
wire \mem~694_q ;
wire \mem~822_q ;
wire \mem~566_q ;
wire \mem~1469_combout ;
wire \mem~950_q ;
wire \mem~1470_combout ;
wire \mem~310_q ;
wire \mem~182_q ;
wire \mem~54_q ;
wire \mem~1471_combout ;
wire \mem~438_q ;
wire \mem~1472_combout ;
wire \mem~1473_combout ;
wire \internal_out_payload[56]~q ;
wire \mem~695_q ;
wire \mem~823_q ;
wire \mem~567_q ;
wire \mem~1474_combout ;
wire \mem~951_q ;
wire \mem~1475_combout ;
wire \mem~311_q ;
wire \mem~183_q ;
wire \mem~55_q ;
wire \mem~1476_combout ;
wire \mem~439_q ;
wire \mem~1477_combout ;
wire \mem~1478_combout ;
wire \internal_out_payload[57]~q ;
wire \mem~696_q ;
wire \mem~824_q ;
wire \mem~568_q ;
wire \mem~1479_combout ;
wire \mem~952_q ;
wire \mem~1480_combout ;
wire \mem~312_q ;
wire \mem~184_q ;
wire \mem~56_q ;
wire \mem~1481_combout ;
wire \mem~440_q ;
wire \mem~1482_combout ;
wire \mem~1483_combout ;
wire \internal_out_payload[58]~q ;
wire \mem~697_q ;
wire \mem~825_q ;
wire \mem~569_q ;
wire \mem~1484_combout ;
wire \mem~953_q ;
wire \mem~1485_combout ;
wire \mem~313_q ;
wire \mem~185_q ;
wire \mem~57_q ;
wire \mem~1486_combout ;
wire \mem~441_q ;
wire \mem~1487_combout ;
wire \mem~1488_combout ;
wire \internal_out_payload[59]~q ;
wire \mem~698_q ;
wire \mem~826_q ;
wire \mem~570_q ;
wire \mem~1489_combout ;
wire \mem~954_q ;
wire \mem~1490_combout ;
wire \mem~314_q ;
wire \mem~186_q ;
wire \mem~58_q ;
wire \mem~1491_combout ;
wire \mem~442_q ;
wire \mem~1492_combout ;
wire \mem~1493_combout ;
wire \internal_out_payload[60]~q ;
wire \mem~699_q ;
wire \mem~827_q ;
wire \mem~571_q ;
wire \mem~1494_combout ;
wire \mem~955_q ;
wire \mem~1495_combout ;
wire \mem~315_q ;
wire \mem~187_q ;
wire \mem~59_q ;
wire \mem~1496_combout ;
wire \mem~443_q ;
wire \mem~1497_combout ;
wire \mem~1498_combout ;
wire \internal_out_payload[61]~q ;
wire \mem~700_q ;
wire \mem~828_q ;
wire \mem~572_q ;
wire \mem~1499_combout ;
wire \mem~956_q ;
wire \mem~1500_combout ;
wire \mem~316_q ;
wire \mem~188_q ;
wire \mem~60_q ;
wire \mem~1501_combout ;
wire \mem~444_q ;
wire \mem~1502_combout ;
wire \mem~1503_combout ;
wire \internal_out_payload[62]~q ;
wire \mem~701_q ;
wire \mem~829_q ;
wire \mem~573_q ;
wire \mem~1504_combout ;
wire \mem~957_q ;
wire \mem~1505_combout ;
wire \mem~317_q ;
wire \mem~189_q ;
wire \mem~61_q ;
wire \mem~1506_combout ;
wire \mem~445_q ;
wire \mem~1507_combout ;
wire \mem~1508_combout ;
wire \internal_out_payload[63]~q ;
wire \mem~702_q ;
wire \mem~830_q ;
wire \mem~574_q ;
wire \mem~1509_combout ;
wire \mem~958_q ;
wire \mem~1510_combout ;
wire \mem~318_q ;
wire \mem~190_q ;
wire \mem~62_q ;
wire \mem~1511_combout ;
wire \mem~446_q ;
wire \mem~1512_combout ;
wire \mem~1513_combout ;
wire \internal_out_payload[64]~q ;
wire \mem~703_q ;
wire \mem~831_q ;
wire \mem~575_q ;
wire \mem~1514_combout ;
wire \mem~959_q ;
wire \mem~1515_combout ;
wire \mem~319_q ;
wire \mem~191_q ;
wire \mem~63_q ;
wire \mem~1516_combout ;
wire \mem~447_q ;
wire \mem~1517_combout ;
wire \mem~1518_combout ;
wire \internal_out_payload[65]~q ;
wire \mem~755_q ;
wire \mem~883_q ;
wire \mem~627_q ;
wire \mem~1527_combout ;
wire \mem~1011_q ;
wire \mem~1528_combout ;
wire \mem~371_q ;
wire \mem~243_q ;
wire \mem~115_q ;
wire \mem~1529_combout ;
wire \mem~499_q ;
wire \mem~1530_combout ;
wire \mem~1531_combout ;
wire \internal_out_payload[125]~q ;
wire \mem~754_q ;
wire \mem~882_q ;
wire \mem~626_q ;
wire \mem~1532_combout ;
wire \mem~1010_q ;
wire \mem~1533_combout ;
wire \mem~370_q ;
wire \mem~242_q ;
wire \mem~114_q ;
wire \mem~1534_combout ;
wire \mem~498_q ;
wire \mem~1535_combout ;
wire \mem~1536_combout ;
wire \internal_out_payload[124]~q ;
wire \mem~756_q ;
wire \mem~884_q ;
wire \mem~628_q ;
wire \mem~1537_combout ;
wire \mem~1012_q ;
wire \mem~1538_combout ;
wire \mem~372_q ;
wire \mem~244_q ;
wire \mem~116_q ;
wire \mem~1539_combout ;
wire \mem~500_q ;
wire \mem~1540_combout ;
wire \mem~1541_combout ;
wire \internal_out_payload[126]~q ;
wire \mem~757_q ;
wire \mem~885_q ;
wire \mem~629_q ;
wire \mem~1542_combout ;
wire \mem~1013_q ;
wire \mem~1543_combout ;
wire \mem~373_q ;
wire \mem~245_q ;
wire \mem~117_q ;
wire \mem~1544_combout ;
wire \mem~501_q ;
wire \mem~1545_combout ;
wire \mem~1546_combout ;
wire \internal_out_payload[127]~q ;
wire \mem~758_q ;
wire \mem~886_q ;
wire \mem~630_q ;
wire \mem~1547_combout ;
wire \mem~1014_q ;
wire \mem~1548_combout ;
wire \mem~374_q ;
wire \mem~246_q ;
wire \mem~118_q ;
wire \mem~1549_combout ;
wire \mem~502_q ;
wire \mem~1550_combout ;
wire \mem~1551_combout ;
wire \internal_out_payload[128]~q ;
wire \mem~759_q ;
wire \mem~887_q ;
wire \mem~631_q ;
wire \mem~1552_combout ;
wire \mem~1015_q ;
wire \mem~1553_combout ;
wire \mem~375_q ;
wire \mem~247_q ;
wire \mem~119_q ;
wire \mem~1554_combout ;
wire \mem~503_q ;
wire \mem~1555_combout ;
wire \mem~1556_combout ;
wire \internal_out_payload[129]~q ;
wire \mem~760_q ;
wire \mem~888_q ;
wire \mem~632_q ;
wire \mem~1557_combout ;
wire \mem~1016_q ;
wire \mem~1558_combout ;
wire \mem~376_q ;
wire \mem~248_q ;
wire \mem~120_q ;
wire \mem~1559_combout ;
wire \mem~504_q ;
wire \mem~1560_combout ;
wire \mem~1561_combout ;
wire \internal_out_payload[130]~q ;
wire \mem~761_q ;
wire \mem~889_q ;
wire \mem~633_q ;
wire \mem~1562_combout ;
wire \mem~1017_q ;
wire \mem~1563_combout ;
wire \mem~377_q ;
wire \mem~249_q ;
wire \mem~121_q ;
wire \mem~1564_combout ;
wire \mem~505_q ;
wire \mem~1565_combout ;
wire \mem~1566_combout ;
wire \internal_out_payload[131]~q ;


cycloneiv_altera_dcfifo_synchronizer_bundle_14 read_crosser(
	.altera_reset_synchronizer_int_chain_out(altera_reset_synchronizer_int_chain_out),
	.dreg_1(\read_crosser|sync[1].u|dreg[1]~q ),
	.dreg_11(\read_crosser|sync[0].u|dreg[1]~q ),
	.dreg_12(\read_crosser|sync[3].u|dreg[1]~q ),
	.dreg_13(\read_crosser|sync[2].u|dreg[1]~q ),
	.out_rd_ptr_gray_1(\out_rd_ptr_gray[1]~q ),
	.out_rd_ptr_gray_0(\out_rd_ptr_gray[0]~q ),
	.out_rd_ptr_gray_3(\out_rd_ptr_gray[3]~q ),
	.out_rd_ptr_gray_2(\out_rd_ptr_gray[2]~q ),
	.clock_bridge_0_in_clk_clk(clock_bridge_0_in_clk_clk));

cycloneiv_altera_dcfifo_synchronizer_bundle_15 write_crosser(
	.wire_pll7_clk_0(wire_pll7_clk_0),
	.r_sync_rst(r_sync_rst),
	.dreg_1(\write_crosser|sync[0].u|dreg[1]~q ),
	.dreg_11(\write_crosser|sync[1].u|dreg[1]~q ),
	.dreg_12(\write_crosser|sync[2].u|dreg[1]~q ),
	.dreg_13(\write_crosser|sync[3].u|dreg[1]~q ),
	.in_wr_ptr_gray_0(\in_wr_ptr_gray[0]~q ),
	.in_wr_ptr_gray_1(\in_wr_ptr_gray[1]~q ),
	.in_wr_ptr_gray_2(\in_wr_ptr_gray[2]~q ),
	.in_wr_ptr_gray_3(\in_wr_ptr_gray[3]~q ));

dffeas \out_rd_ptr_gray[1] (
	.clk(wire_pll7_clk_0),
	.d(\bin2gray~0_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\out_rd_ptr_gray[1]~q ),
	.prn(vcc));
defparam \out_rd_ptr_gray[1] .is_wysiwyg = "true";
defparam \out_rd_ptr_gray[1] .power_up = "low";

dffeas \out_rd_ptr_gray[0] (
	.clk(wire_pll7_clk_0),
	.d(\Add1~0_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\out_rd_ptr_gray[0]~q ),
	.prn(vcc));
defparam \out_rd_ptr_gray[0] .is_wysiwyg = "true";
defparam \out_rd_ptr_gray[0] .power_up = "low";

dffeas \out_rd_ptr_gray[3] (
	.clk(wire_pll7_clk_0),
	.d(\out_rd_ptr[3]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\out_rd_ptr_gray[3]~q ),
	.prn(vcc));
defparam \out_rd_ptr_gray[3] .is_wysiwyg = "true";
defparam \out_rd_ptr_gray[3] .power_up = "low";

dffeas \out_rd_ptr_gray[2] (
	.clk(wire_pll7_clk_0),
	.d(\bin2gray~1_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\out_rd_ptr_gray[2]~q ),
	.prn(vcc));
defparam \out_rd_ptr_gray[2] .is_wysiwyg = "true";
defparam \out_rd_ptr_gray[2] .power_up = "low";

cycloneive_lcell_comb \bin2gray~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\out_rd_ptr[2]~q ),
	.datad(\out_rd_ptr[1]~q ),
	.cin(gnd),
	.combout(\bin2gray~0_combout ),
	.cout());
defparam \bin2gray~0 .lut_mask = 16'h0FF0;
defparam \bin2gray~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add1~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\out_rd_ptr[1]~q ),
	.datad(\out_rd_ptr[0]~q ),
	.cin(gnd),
	.combout(\Add1~0_combout ),
	.cout());
defparam \Add1~0 .lut_mask = 16'h0FF0;
defparam \Add1~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \bin2gray~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\out_rd_ptr[3]~q ),
	.datad(\out_rd_ptr[2]~q ),
	.cin(gnd),
	.combout(\bin2gray~1_combout ),
	.cout());
defparam \bin2gray~1 .lut_mask = 16'h0FF0;
defparam \bin2gray~1 .sum_lutc_input = "datac";

dffeas \in_wr_ptr_gray[0] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\Add0~1_combout ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\in_wr_ptr_gray[0]~q ),
	.prn(vcc));
defparam \in_wr_ptr_gray[0] .is_wysiwyg = "true";
defparam \in_wr_ptr_gray[0] .power_up = "low";

dffeas \in_wr_ptr_gray[1] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\bin2gray~2_combout ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\in_wr_ptr_gray[1]~q ),
	.prn(vcc));
defparam \in_wr_ptr_gray[1] .is_wysiwyg = "true";
defparam \in_wr_ptr_gray[1] .power_up = "low";

dffeas \in_wr_ptr_gray[2] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\bin2gray~3_combout ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\in_wr_ptr_gray[2]~q ),
	.prn(vcc));
defparam \in_wr_ptr_gray[2] .is_wysiwyg = "true";
defparam \in_wr_ptr_gray[2] .power_up = "low";

dffeas \in_wr_ptr_gray[3] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\in_wr_ptr[3]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\in_wr_ptr_gray[3]~q ),
	.prn(vcc));
defparam \in_wr_ptr_gray[3] .is_wysiwyg = "true";
defparam \in_wr_ptr_gray[3] .power_up = "low";

cycloneive_lcell_comb \Add0~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\in_wr_ptr[1]~q ),
	.datad(\in_wr_ptr[0]~q ),
	.cin(gnd),
	.combout(\Add0~1_combout ),
	.cout());
defparam \Add0~1 .lut_mask = 16'h0FF0;
defparam \Add0~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \bin2gray~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\in_wr_ptr[2]~q ),
	.datad(\in_wr_ptr[1]~q ),
	.cin(gnd),
	.combout(\bin2gray~2_combout ),
	.cout());
defparam \bin2gray~2 .lut_mask = 16'h0FF0;
defparam \bin2gray~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \bin2gray~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\in_wr_ptr[3]~q ),
	.datad(\in_wr_ptr[2]~q ),
	.cin(gnd),
	.combout(\bin2gray~3_combout ),
	.cout());
defparam \bin2gray~3 .lut_mask = 16'h0FF0;
defparam \bin2gray~3 .sum_lutc_input = "datac";

dffeas full(
	.clk(clock_bridge_0_in_clk_clk),
	.d(\full~2_combout ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(full1),
	.prn(vcc));
defparam full.is_wysiwyg = "true";
defparam full.power_up = "low";

dffeas \out_payload[146] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[146]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_146),
	.prn(vcc));
defparam \out_payload[146] .is_wysiwyg = "true";
defparam \out_payload[146] .power_up = "low";

dffeas out_valid(
	.clk(wire_pll7_clk_0),
	.d(\empty~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_valid1),
	.prn(vcc));
defparam out_valid.is_wysiwyg = "true";
defparam out_valid.power_up = "low";

dffeas \out_payload[108] (
	.clk(wire_pll7_clk_0),
	.d(vcc),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_108),
	.prn(vcc));
defparam \out_payload[108] .is_wysiwyg = "true";
defparam \out_payload[108] .power_up = "low";

dffeas \out_payload[132] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[132]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_132),
	.prn(vcc));
defparam \out_payload[132] .is_wysiwyg = "true";
defparam \out_payload[132] .power_up = "low";

dffeas \out_payload[133] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[133]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_133),
	.prn(vcc));
defparam \out_payload[133] .is_wysiwyg = "true";
defparam \out_payload[133] .power_up = "low";

dffeas \out_payload[134] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[134]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_134),
	.prn(vcc));
defparam \out_payload[134] .is_wysiwyg = "true";
defparam \out_payload[134] .power_up = "low";

dffeas \out_payload[75] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[75]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_75),
	.prn(vcc));
defparam \out_payload[75] .is_wysiwyg = "true";
defparam \out_payload[75] .power_up = "low";

dffeas \out_payload[74] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[74]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_74),
	.prn(vcc));
defparam \out_payload[74] .is_wysiwyg = "true";
defparam \out_payload[74] .power_up = "low";

dffeas \out_payload[76] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[76]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_76),
	.prn(vcc));
defparam \out_payload[76] .is_wysiwyg = "true";
defparam \out_payload[76] .power_up = "low";

dffeas \out_payload[73] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[73]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_73),
	.prn(vcc));
defparam \out_payload[73] .is_wysiwyg = "true";
defparam \out_payload[73] .power_up = "low";

dffeas \out_payload[69] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[69]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_69),
	.prn(vcc));
defparam \out_payload[69] .is_wysiwyg = "true";
defparam \out_payload[69] .power_up = "low";

dffeas \out_payload[68] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[68]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_68),
	.prn(vcc));
defparam \out_payload[68] .is_wysiwyg = "true";
defparam \out_payload[68] .power_up = "low";

dffeas \out_payload[71] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[71]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_71),
	.prn(vcc));
defparam \out_payload[71] .is_wysiwyg = "true";
defparam \out_payload[71] .power_up = "low";

dffeas \out_payload[67] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[67]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_67),
	.prn(vcc));
defparam \out_payload[67] .is_wysiwyg = "true";
defparam \out_payload[67] .power_up = "low";

dffeas \out_payload[66] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[66]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_66),
	.prn(vcc));
defparam \out_payload[66] .is_wysiwyg = "true";
defparam \out_payload[66] .power_up = "low";

dffeas \out_payload[70] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[70]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_70),
	.prn(vcc));
defparam \out_payload[70] .is_wysiwyg = "true";
defparam \out_payload[70] .power_up = "low";

dffeas \out_payload[72] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[72]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_72),
	.prn(vcc));
defparam \out_payload[72] .is_wysiwyg = "true";
defparam \out_payload[72] .power_up = "low";

dffeas \out_payload[160] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[160]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_160),
	.prn(vcc));
defparam \out_payload[160] .is_wysiwyg = "true";
defparam \out_payload[160] .power_up = "low";

dffeas \out_payload[115] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[115]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_115),
	.prn(vcc));
defparam \out_payload[115] .is_wysiwyg = "true";
defparam \out_payload[115] .power_up = "low";

dffeas \out_payload[123] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[123]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_123),
	.prn(vcc));
defparam \out_payload[123] .is_wysiwyg = "true";
defparam \out_payload[123] .power_up = "low";

dffeas \out_payload[120] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[120]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_120),
	.prn(vcc));
defparam \out_payload[120] .is_wysiwyg = "true";
defparam \out_payload[120] .power_up = "low";

dffeas \out_payload[121] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[121]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_121),
	.prn(vcc));
defparam \out_payload[121] .is_wysiwyg = "true";
defparam \out_payload[121] .power_up = "low";

dffeas \out_payload[122] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[122]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_122),
	.prn(vcc));
defparam \out_payload[122] .is_wysiwyg = "true";
defparam \out_payload[122] .power_up = "low";

dffeas \out_payload[116] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[116]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_116),
	.prn(vcc));
defparam \out_payload[116] .is_wysiwyg = "true";
defparam \out_payload[116] .power_up = "low";

dffeas \out_payload[117] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[117]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_117),
	.prn(vcc));
defparam \out_payload[117] .is_wysiwyg = "true";
defparam \out_payload[117] .power_up = "low";

dffeas \out_payload[118] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[118]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_118),
	.prn(vcc));
defparam \out_payload[118] .is_wysiwyg = "true";
defparam \out_payload[118] .power_up = "low";

dffeas \out_payload[119] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[119]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_119),
	.prn(vcc));
defparam \out_payload[119] .is_wysiwyg = "true";
defparam \out_payload[119] .power_up = "low";

dffeas \out_payload[147] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[147]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_147),
	.prn(vcc));
defparam \out_payload[147] .is_wysiwyg = "true";
defparam \out_payload[147] .power_up = "low";

dffeas \out_payload[2] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[2]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_2),
	.prn(vcc));
defparam \out_payload[2] .is_wysiwyg = "true";
defparam \out_payload[2] .power_up = "low";

dffeas \out_payload[77] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[77]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_77),
	.prn(vcc));
defparam \out_payload[77] .is_wysiwyg = "true";
defparam \out_payload[77] .power_up = "low";

dffeas \out_payload[78] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[78]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_78),
	.prn(vcc));
defparam \out_payload[78] .is_wysiwyg = "true";
defparam \out_payload[78] .power_up = "low";

dffeas \out_payload[79] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[79]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_79),
	.prn(vcc));
defparam \out_payload[79] .is_wysiwyg = "true";
defparam \out_payload[79] .power_up = "low";

dffeas \out_payload[80] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[80]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_80),
	.prn(vcc));
defparam \out_payload[80] .is_wysiwyg = "true";
defparam \out_payload[80] .power_up = "low";

dffeas \out_payload[81] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[81]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_81),
	.prn(vcc));
defparam \out_payload[81] .is_wysiwyg = "true";
defparam \out_payload[81] .power_up = "low";

dffeas \out_payload[82] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[82]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_82),
	.prn(vcc));
defparam \out_payload[82] .is_wysiwyg = "true";
defparam \out_payload[82] .power_up = "low";

dffeas \out_payload[83] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[83]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_83),
	.prn(vcc));
defparam \out_payload[83] .is_wysiwyg = "true";
defparam \out_payload[83] .power_up = "low";

dffeas \out_payload[84] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[84]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_84),
	.prn(vcc));
defparam \out_payload[84] .is_wysiwyg = "true";
defparam \out_payload[84] .power_up = "low";

dffeas \out_payload[85] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[85]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_85),
	.prn(vcc));
defparam \out_payload[85] .is_wysiwyg = "true";
defparam \out_payload[85] .power_up = "low";

dffeas \out_payload[3] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[3]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_3),
	.prn(vcc));
defparam \out_payload[3] .is_wysiwyg = "true";
defparam \out_payload[3] .power_up = "low";

dffeas \out_payload[4] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[4]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_4),
	.prn(vcc));
defparam \out_payload[4] .is_wysiwyg = "true";
defparam \out_payload[4] .power_up = "low";

dffeas \out_payload[5] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[5]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_5),
	.prn(vcc));
defparam \out_payload[5] .is_wysiwyg = "true";
defparam \out_payload[5] .power_up = "low";

dffeas \out_payload[6] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[6]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_6),
	.prn(vcc));
defparam \out_payload[6] .is_wysiwyg = "true";
defparam \out_payload[6] .power_up = "low";

dffeas \out_payload[7] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[7]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_7),
	.prn(vcc));
defparam \out_payload[7] .is_wysiwyg = "true";
defparam \out_payload[7] .power_up = "low";

dffeas \out_payload[8] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[8]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_8),
	.prn(vcc));
defparam \out_payload[8] .is_wysiwyg = "true";
defparam \out_payload[8] .power_up = "low";

dffeas \out_payload[9] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[9]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_9),
	.prn(vcc));
defparam \out_payload[9] .is_wysiwyg = "true";
defparam \out_payload[9] .power_up = "low";

dffeas \out_payload[10] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[10]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_10),
	.prn(vcc));
defparam \out_payload[10] .is_wysiwyg = "true";
defparam \out_payload[10] .power_up = "low";

dffeas \out_payload[11] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[11]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_11),
	.prn(vcc));
defparam \out_payload[11] .is_wysiwyg = "true";
defparam \out_payload[11] .power_up = "low";

dffeas \out_payload[12] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[12]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_12),
	.prn(vcc));
defparam \out_payload[12] .is_wysiwyg = "true";
defparam \out_payload[12] .power_up = "low";

dffeas \out_payload[13] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[13]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_13),
	.prn(vcc));
defparam \out_payload[13] .is_wysiwyg = "true";
defparam \out_payload[13] .power_up = "low";

dffeas \out_payload[14] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[14]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_14),
	.prn(vcc));
defparam \out_payload[14] .is_wysiwyg = "true";
defparam \out_payload[14] .power_up = "low";

dffeas \out_payload[15] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[15]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_15),
	.prn(vcc));
defparam \out_payload[15] .is_wysiwyg = "true";
defparam \out_payload[15] .power_up = "low";

dffeas \out_payload[16] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[16]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_16),
	.prn(vcc));
defparam \out_payload[16] .is_wysiwyg = "true";
defparam \out_payload[16] .power_up = "low";

dffeas \out_payload[17] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[17]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_17),
	.prn(vcc));
defparam \out_payload[17] .is_wysiwyg = "true";
defparam \out_payload[17] .power_up = "low";

dffeas \out_payload[18] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[18]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_18),
	.prn(vcc));
defparam \out_payload[18] .is_wysiwyg = "true";
defparam \out_payload[18] .power_up = "low";

dffeas \out_payload[19] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[19]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_19),
	.prn(vcc));
defparam \out_payload[19] .is_wysiwyg = "true";
defparam \out_payload[19] .power_up = "low";

dffeas \out_payload[20] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[20]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_20),
	.prn(vcc));
defparam \out_payload[20] .is_wysiwyg = "true";
defparam \out_payload[20] .power_up = "low";

dffeas \out_payload[21] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[21]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_21),
	.prn(vcc));
defparam \out_payload[21] .is_wysiwyg = "true";
defparam \out_payload[21] .power_up = "low";

dffeas \out_payload[22] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[22]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_22),
	.prn(vcc));
defparam \out_payload[22] .is_wysiwyg = "true";
defparam \out_payload[22] .power_up = "low";

dffeas \out_payload[23] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[23]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_23),
	.prn(vcc));
defparam \out_payload[23] .is_wysiwyg = "true";
defparam \out_payload[23] .power_up = "low";

dffeas \out_payload[24] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[24]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_24),
	.prn(vcc));
defparam \out_payload[24] .is_wysiwyg = "true";
defparam \out_payload[24] .power_up = "low";

dffeas \out_payload[25] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[25]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_25),
	.prn(vcc));
defparam \out_payload[25] .is_wysiwyg = "true";
defparam \out_payload[25] .power_up = "low";

dffeas \out_payload[26] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[26]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_26),
	.prn(vcc));
defparam \out_payload[26] .is_wysiwyg = "true";
defparam \out_payload[26] .power_up = "low";

dffeas \out_payload[27] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[27]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_27),
	.prn(vcc));
defparam \out_payload[27] .is_wysiwyg = "true";
defparam \out_payload[27] .power_up = "low";

dffeas \out_payload[28] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[28]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_28),
	.prn(vcc));
defparam \out_payload[28] .is_wysiwyg = "true";
defparam \out_payload[28] .power_up = "low";

dffeas \out_payload[29] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[29]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_29),
	.prn(vcc));
defparam \out_payload[29] .is_wysiwyg = "true";
defparam \out_payload[29] .power_up = "low";

dffeas \out_payload[30] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[30]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_30),
	.prn(vcc));
defparam \out_payload[30] .is_wysiwyg = "true";
defparam \out_payload[30] .power_up = "low";

dffeas \out_payload[31] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[31]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_31),
	.prn(vcc));
defparam \out_payload[31] .is_wysiwyg = "true";
defparam \out_payload[31] .power_up = "low";

dffeas \out_payload[32] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[32]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_32),
	.prn(vcc));
defparam \out_payload[32] .is_wysiwyg = "true";
defparam \out_payload[32] .power_up = "low";

dffeas \out_payload[33] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[33]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_33),
	.prn(vcc));
defparam \out_payload[33] .is_wysiwyg = "true";
defparam \out_payload[33] .power_up = "low";

dffeas \out_payload[34] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[34]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_34),
	.prn(vcc));
defparam \out_payload[34] .is_wysiwyg = "true";
defparam \out_payload[34] .power_up = "low";

dffeas \out_payload[35] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[35]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_35),
	.prn(vcc));
defparam \out_payload[35] .is_wysiwyg = "true";
defparam \out_payload[35] .power_up = "low";

dffeas \out_payload[36] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[36]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_36),
	.prn(vcc));
defparam \out_payload[36] .is_wysiwyg = "true";
defparam \out_payload[36] .power_up = "low";

dffeas \out_payload[37] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[37]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_37),
	.prn(vcc));
defparam \out_payload[37] .is_wysiwyg = "true";
defparam \out_payload[37] .power_up = "low";

dffeas \out_payload[38] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[38]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_38),
	.prn(vcc));
defparam \out_payload[38] .is_wysiwyg = "true";
defparam \out_payload[38] .power_up = "low";

dffeas \out_payload[39] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[39]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_39),
	.prn(vcc));
defparam \out_payload[39] .is_wysiwyg = "true";
defparam \out_payload[39] .power_up = "low";

dffeas \out_payload[40] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[40]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_40),
	.prn(vcc));
defparam \out_payload[40] .is_wysiwyg = "true";
defparam \out_payload[40] .power_up = "low";

dffeas \out_payload[41] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[41]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_41),
	.prn(vcc));
defparam \out_payload[41] .is_wysiwyg = "true";
defparam \out_payload[41] .power_up = "low";

dffeas \out_payload[42] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[42]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_42),
	.prn(vcc));
defparam \out_payload[42] .is_wysiwyg = "true";
defparam \out_payload[42] .power_up = "low";

dffeas \out_payload[43] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[43]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_43),
	.prn(vcc));
defparam \out_payload[43] .is_wysiwyg = "true";
defparam \out_payload[43] .power_up = "low";

dffeas \out_payload[44] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[44]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_44),
	.prn(vcc));
defparam \out_payload[44] .is_wysiwyg = "true";
defparam \out_payload[44] .power_up = "low";

dffeas \out_payload[45] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[45]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_45),
	.prn(vcc));
defparam \out_payload[45] .is_wysiwyg = "true";
defparam \out_payload[45] .power_up = "low";

dffeas \out_payload[46] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[46]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_46),
	.prn(vcc));
defparam \out_payload[46] .is_wysiwyg = "true";
defparam \out_payload[46] .power_up = "low";

dffeas \out_payload[47] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[47]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_47),
	.prn(vcc));
defparam \out_payload[47] .is_wysiwyg = "true";
defparam \out_payload[47] .power_up = "low";

dffeas \out_payload[48] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[48]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_48),
	.prn(vcc));
defparam \out_payload[48] .is_wysiwyg = "true";
defparam \out_payload[48] .power_up = "low";

dffeas \out_payload[49] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[49]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_49),
	.prn(vcc));
defparam \out_payload[49] .is_wysiwyg = "true";
defparam \out_payload[49] .power_up = "low";

dffeas \out_payload[50] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[50]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_50),
	.prn(vcc));
defparam \out_payload[50] .is_wysiwyg = "true";
defparam \out_payload[50] .power_up = "low";

dffeas \out_payload[51] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[51]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_51),
	.prn(vcc));
defparam \out_payload[51] .is_wysiwyg = "true";
defparam \out_payload[51] .power_up = "low";

dffeas \out_payload[52] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[52]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_52),
	.prn(vcc));
defparam \out_payload[52] .is_wysiwyg = "true";
defparam \out_payload[52] .power_up = "low";

dffeas \out_payload[53] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[53]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_53),
	.prn(vcc));
defparam \out_payload[53] .is_wysiwyg = "true";
defparam \out_payload[53] .power_up = "low";

dffeas \out_payload[54] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[54]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_54),
	.prn(vcc));
defparam \out_payload[54] .is_wysiwyg = "true";
defparam \out_payload[54] .power_up = "low";

dffeas \out_payload[55] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[55]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_55),
	.prn(vcc));
defparam \out_payload[55] .is_wysiwyg = "true";
defparam \out_payload[55] .power_up = "low";

dffeas \out_payload[56] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[56]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_56),
	.prn(vcc));
defparam \out_payload[56] .is_wysiwyg = "true";
defparam \out_payload[56] .power_up = "low";

dffeas \out_payload[57] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[57]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_57),
	.prn(vcc));
defparam \out_payload[57] .is_wysiwyg = "true";
defparam \out_payload[57] .power_up = "low";

dffeas \out_payload[58] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[58]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_58),
	.prn(vcc));
defparam \out_payload[58] .is_wysiwyg = "true";
defparam \out_payload[58] .power_up = "low";

dffeas \out_payload[59] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[59]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_59),
	.prn(vcc));
defparam \out_payload[59] .is_wysiwyg = "true";
defparam \out_payload[59] .power_up = "low";

dffeas \out_payload[60] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[60]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_60),
	.prn(vcc));
defparam \out_payload[60] .is_wysiwyg = "true";
defparam \out_payload[60] .power_up = "low";

dffeas \out_payload[61] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[61]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_61),
	.prn(vcc));
defparam \out_payload[61] .is_wysiwyg = "true";
defparam \out_payload[61] .power_up = "low";

dffeas \out_payload[62] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[62]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_62),
	.prn(vcc));
defparam \out_payload[62] .is_wysiwyg = "true";
defparam \out_payload[62] .power_up = "low";

dffeas \out_payload[63] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[63]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_63),
	.prn(vcc));
defparam \out_payload[63] .is_wysiwyg = "true";
defparam \out_payload[63] .power_up = "low";

dffeas \out_payload[64] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[64]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_64),
	.prn(vcc));
defparam \out_payload[64] .is_wysiwyg = "true";
defparam \out_payload[64] .power_up = "low";

dffeas \out_payload[65] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[65]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_65),
	.prn(vcc));
defparam \out_payload[65] .is_wysiwyg = "true";
defparam \out_payload[65] .power_up = "low";

dffeas \out_payload[125] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[125]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_125),
	.prn(vcc));
defparam \out_payload[125] .is_wysiwyg = "true";
defparam \out_payload[125] .power_up = "low";

dffeas \out_payload[124] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[124]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_124),
	.prn(vcc));
defparam \out_payload[124] .is_wysiwyg = "true";
defparam \out_payload[124] .power_up = "low";

dffeas \out_payload[126] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[126]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_126),
	.prn(vcc));
defparam \out_payload[126] .is_wysiwyg = "true";
defparam \out_payload[126] .power_up = "low";

dffeas \out_payload[127] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[127]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_127),
	.prn(vcc));
defparam \out_payload[127] .is_wysiwyg = "true";
defparam \out_payload[127] .power_up = "low";

dffeas \out_payload[128] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[128]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_128),
	.prn(vcc));
defparam \out_payload[128] .is_wysiwyg = "true";
defparam \out_payload[128] .power_up = "low";

dffeas \out_payload[129] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[129]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_129),
	.prn(vcc));
defparam \out_payload[129] .is_wysiwyg = "true";
defparam \out_payload[129] .power_up = "low";

dffeas \out_payload[130] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[130]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_130),
	.prn(vcc));
defparam \out_payload[130] .is_wysiwyg = "true";
defparam \out_payload[130] .power_up = "low";

dffeas \out_payload[131] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[131]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_131),
	.prn(vcc));
defparam \out_payload[131] .is_wysiwyg = "true";
defparam \out_payload[131] .power_up = "low";

dffeas \in_wr_ptr[2] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\next_in_wr_ptr[2]~2_combout ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\in_wr_ptr[2]~q ),
	.prn(vcc));
defparam \in_wr_ptr[2] .is_wysiwyg = "true";
defparam \in_wr_ptr[2] .power_up = "low";

cycloneive_lcell_comb \next_in_wr_ptr~0 (
	.dataa(full11),
	.datab(full12),
	.datac(last_channel_0),
	.datad(has_pending_responses),
	.cin(gnd),
	.combout(\next_in_wr_ptr~0_combout ),
	.cout());
defparam \next_in_wr_ptr~0 .lut_mask = 16'h8088;
defparam \next_in_wr_ptr~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \next_in_wr_ptr[0]~4 (
	.dataa(\in_wr_ptr[0]~q ),
	.datab(Equal1),
	.datac(full1),
	.datad(\next_in_wr_ptr~0_combout ),
	.cin(gnd),
	.combout(\next_in_wr_ptr[0]~4_combout ),
	.cout());
defparam \next_in_wr_ptr[0]~4 .lut_mask = 16'hA9AA;
defparam \next_in_wr_ptr[0]~4 .sum_lutc_input = "datac";

dffeas \in_wr_ptr[0] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\next_in_wr_ptr[0]~4_combout ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\in_wr_ptr[0]~q ),
	.prn(vcc));
defparam \in_wr_ptr[0] .is_wysiwyg = "true";
defparam \in_wr_ptr[0] .power_up = "low";

cycloneive_lcell_comb \next_in_wr_ptr~1 (
	.dataa(\next_in_wr_ptr~0_combout ),
	.datab(gnd),
	.datac(Equal1),
	.datad(full1),
	.cin(gnd),
	.combout(\next_in_wr_ptr~1_combout ),
	.cout());
defparam \next_in_wr_ptr~1 .lut_mask = 16'h000A;
defparam \next_in_wr_ptr~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \next_in_wr_ptr[1]~3 (
	.dataa(gnd),
	.datab(\in_wr_ptr[1]~q ),
	.datac(\in_wr_ptr[0]~q ),
	.datad(\next_in_wr_ptr~1_combout ),
	.cin(gnd),
	.combout(\next_in_wr_ptr[1]~3_combout ),
	.cout());
defparam \next_in_wr_ptr[1]~3 .lut_mask = 16'h3CCC;
defparam \next_in_wr_ptr[1]~3 .sum_lutc_input = "datac";

dffeas \in_wr_ptr[1] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\next_in_wr_ptr[1]~3_combout ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\in_wr_ptr[1]~q ),
	.prn(vcc));
defparam \in_wr_ptr[1] .is_wysiwyg = "true";
defparam \in_wr_ptr[1] .power_up = "low";

cycloneive_lcell_comb \next_in_wr_ptr[2]~2 (
	.dataa(\in_wr_ptr[2]~q ),
	.datab(\in_wr_ptr[1]~q ),
	.datac(\in_wr_ptr[0]~q ),
	.datad(\next_in_wr_ptr~1_combout ),
	.cin(gnd),
	.combout(\next_in_wr_ptr[2]~2_combout ),
	.cout());
defparam \next_in_wr_ptr[2]~2 .lut_mask = 16'h6AAA;
defparam \next_in_wr_ptr[2]~2 .sum_lutc_input = "datac";

dffeas \in_wr_ptr[3] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\next_in_wr_ptr[3]~5_combout ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\in_wr_ptr[3]~q ),
	.prn(vcc));
defparam \in_wr_ptr[3] .is_wysiwyg = "true";
defparam \in_wr_ptr[3] .power_up = "low";

cycloneive_lcell_comb \Add0~0 (
	.dataa(\in_wr_ptr[3]~q ),
	.datab(\in_wr_ptr[2]~q ),
	.datac(\in_wr_ptr[1]~q ),
	.datad(\in_wr_ptr[0]~q ),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout());
defparam \Add0~0 .lut_mask = 16'h6AAA;
defparam \Add0~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \next_in_wr_ptr[3]~5 (
	.dataa(\Add0~0_combout ),
	.datab(\in_wr_ptr[3]~q ),
	.datac(gnd),
	.datad(\next_in_wr_ptr~1_combout ),
	.cin(gnd),
	.combout(\next_in_wr_ptr[3]~5_combout ),
	.cout());
defparam \next_in_wr_ptr[3]~5 .lut_mask = 16'hAACC;
defparam \next_in_wr_ptr[3]~5 .sum_lutc_input = "datac";

cycloneive_lcell_comb \full~0 (
	.dataa(\read_crosser|sync[3].u|dreg[1]~q ),
	.datab(\read_crosser|sync[2].u|dreg[1]~q ),
	.datac(\next_in_wr_ptr[3]~5_combout ),
	.datad(\next_in_wr_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\full~0_combout ),
	.cout());
defparam \full~0 .lut_mask = 16'h4218;
defparam \full~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \full~1 (
	.dataa(\next_in_wr_ptr[1]~3_combout ),
	.datab(\read_crosser|sync[0].u|dreg[1]~q ),
	.datac(\next_in_wr_ptr[0]~4_combout ),
	.datad(\full~0_combout ),
	.cin(gnd),
	.combout(\full~1_combout ),
	.cout());
defparam \full~1 .lut_mask = 16'h6900;
defparam \full~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \full~2 (
	.dataa(\read_crosser|sync[1].u|dreg[1]~q ),
	.datab(\next_in_wr_ptr[2]~2_combout ),
	.datac(\next_in_wr_ptr[1]~3_combout ),
	.datad(\full~1_combout ),
	.cin(gnd),
	.combout(\full~2_combout ),
	.cout());
defparam \full~2 .lut_mask = 16'h6900;
defparam \full~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1519 (
	.dataa(\in_wr_ptr[2]~q ),
	.datab(\in_wr_ptr[0]~q ),
	.datac(\next_in_wr_ptr~1_combout ),
	.datad(\in_wr_ptr[1]~q ),
	.cin(gnd),
	.combout(\mem~1519_combout ),
	.cout());
defparam \mem~1519 .lut_mask = 16'h0080;
defparam \mem~1519 .sum_lutc_input = "datac";

dffeas \mem~765 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_53),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~765_q ),
	.prn(vcc));
defparam \mem~765 .is_wysiwyg = "true";
defparam \mem~765 .power_up = "low";

dffeas \out_rd_ptr[0] (
	.clk(wire_pll7_clk_0),
	.d(\mem_rd_ptr[0]~2_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\out_rd_ptr[0]~q ),
	.prn(vcc));
defparam \out_rd_ptr[0] .is_wysiwyg = "true";
defparam \out_rd_ptr[0] .power_up = "low";

dffeas \out_rd_ptr[1] (
	.clk(wire_pll7_clk_0),
	.d(\mem_rd_ptr[1]~1_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\out_rd_ptr[1]~q ),
	.prn(vcc));
defparam \out_rd_ptr[1] .is_wysiwyg = "true";
defparam \out_rd_ptr[1] .power_up = "low";

cycloneive_lcell_comb \mem_rd_ptr[1]~1 (
	.dataa(gnd),
	.datab(\out_rd_ptr[1]~q ),
	.datac(\out_rd_ptr[0]~q ),
	.datad(\next_out_rd_ptr~0_combout ),
	.cin(gnd),
	.combout(\mem_rd_ptr[1]~1_combout ),
	.cout());
defparam \mem_rd_ptr[1]~1 .lut_mask = 16'h3CCC;
defparam \mem_rd_ptr[1]~1 .sum_lutc_input = "datac";

dffeas \out_rd_ptr[2] (
	.clk(wire_pll7_clk_0),
	.d(\mem_rd_ptr[2]~0_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\out_rd_ptr[2]~q ),
	.prn(vcc));
defparam \out_rd_ptr[2] .is_wysiwyg = "true";
defparam \out_rd_ptr[2] .power_up = "low";

cycloneive_lcell_comb \mem_rd_ptr[2]~0 (
	.dataa(\out_rd_ptr[2]~q ),
	.datab(\out_rd_ptr[1]~q ),
	.datac(\out_rd_ptr[0]~q ),
	.datad(\next_out_rd_ptr~0_combout ),
	.cin(gnd),
	.combout(\mem_rd_ptr[2]~0_combout ),
	.cout());
defparam \mem_rd_ptr[2]~0 .lut_mask = 16'h6AAA;
defparam \mem_rd_ptr[2]~0 .sum_lutc_input = "datac";

dffeas \out_rd_ptr[3] (
	.clk(wire_pll7_clk_0),
	.d(\next_out_rd_ptr[3]~1_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\out_rd_ptr[3]~q ),
	.prn(vcc));
defparam \out_rd_ptr[3] .is_wysiwyg = "true";
defparam \out_rd_ptr[3] .power_up = "low";

cycloneive_lcell_comb \Add1~1 (
	.dataa(\out_rd_ptr[3]~q ),
	.datab(\out_rd_ptr[2]~q ),
	.datac(\out_rd_ptr[1]~q ),
	.datad(\out_rd_ptr[0]~q ),
	.cin(gnd),
	.combout(\Add1~1_combout ),
	.cout());
defparam \Add1~1 .lut_mask = 16'h6AAA;
defparam \Add1~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \next_out_rd_ptr[3]~1 (
	.dataa(\Add1~1_combout ),
	.datab(\out_rd_ptr[3]~q ),
	.datac(gnd),
	.datad(\next_out_rd_ptr~0_combout ),
	.cin(gnd),
	.combout(\next_out_rd_ptr[3]~1_combout ),
	.cout());
defparam \next_out_rd_ptr[3]~1 .lut_mask = 16'hAACC;
defparam \next_out_rd_ptr[3]~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Equal0~0 (
	.dataa(\write_crosser|sync[2].u|dreg[1]~q ),
	.datab(\write_crosser|sync[3].u|dreg[1]~q ),
	.datac(\mem_rd_ptr[2]~0_combout ),
	.datad(\next_out_rd_ptr[3]~1_combout ),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
defparam \Equal0~0 .lut_mask = 16'h472E;
defparam \Equal0~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Equal0~1 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\write_crosser|sync[1].u|dreg[1]~q ),
	.datac(\mem_rd_ptr[2]~0_combout ),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
defparam \Equal0~1 .lut_mask = 16'h355C;
defparam \Equal0~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Equal0~2 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\write_crosser|sync[0].u|dreg[1]~q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\Equal0~1_combout ),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
defparam \Equal0~2 .lut_mask = 16'h9FF6;
defparam \Equal0~2 .sum_lutc_input = "datac";

dffeas empty(
	.clk(wire_pll7_clk_0),
	.d(\Equal0~2_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\empty~q ),
	.prn(vcc));
defparam empty.is_wysiwyg = "true";
defparam empty.power_up = "low";

cycloneive_lcell_comb \next_out_rd_ptr~0 (
	.dataa(\empty~q ),
	.datab(saved_grant_0),
	.datac(nxt_in_ready),
	.datad(out_valid1),
	.cin(gnd),
	.combout(\next_out_rd_ptr~0_combout ),
	.cout());
defparam \next_out_rd_ptr~0 .lut_mask = 16'h80AA;
defparam \next_out_rd_ptr~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem_rd_ptr[0]~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\out_rd_ptr[0]~q ),
	.datad(\next_out_rd_ptr~0_combout ),
	.cin(gnd),
	.combout(\mem_rd_ptr[0]~2_combout ),
	.cout());
defparam \mem_rd_ptr[0]~2 .lut_mask = 16'h0FF0;
defparam \mem_rd_ptr[0]~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1520 (
	.dataa(\in_wr_ptr[2]~q ),
	.datab(\in_wr_ptr[1]~q ),
	.datac(\next_in_wr_ptr~1_combout ),
	.datad(\in_wr_ptr[0]~q ),
	.cin(gnd),
	.combout(\mem~1520_combout ),
	.cout());
defparam \mem~1520 .lut_mask = 16'h0080;
defparam \mem~1520 .sum_lutc_input = "datac";

dffeas \mem~893 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_53),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~893_q ),
	.prn(vcc));
defparam \mem~893 .is_wysiwyg = "true";
defparam \mem~893 .power_up = "low";

cycloneive_lcell_comb \mem~1521 (
	.dataa(\in_wr_ptr[2]~q ),
	.datab(\next_in_wr_ptr~1_combout ),
	.datac(\in_wr_ptr[1]~q ),
	.datad(\in_wr_ptr[0]~q ),
	.cin(gnd),
	.combout(\mem~1521_combout ),
	.cout());
defparam \mem~1521 .lut_mask = 16'h0008;
defparam \mem~1521 .sum_lutc_input = "datac";

dffeas \mem~637 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_53),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~637_q ),
	.prn(vcc));
defparam \mem~637 .is_wysiwyg = "true";
defparam \mem~637 .power_up = "low";

cycloneive_lcell_comb \mem~1024 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~893_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~637_q ),
	.cin(gnd),
	.combout(\mem~1024_combout ),
	.cout());
defparam \mem~1024 .lut_mask = 16'hE5E0;
defparam \mem~1024 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1522 (
	.dataa(\in_wr_ptr[2]~q ),
	.datab(\in_wr_ptr[1]~q ),
	.datac(\in_wr_ptr[0]~q ),
	.datad(\next_in_wr_ptr~1_combout ),
	.cin(gnd),
	.combout(\mem~1522_combout ),
	.cout());
defparam \mem~1522 .lut_mask = 16'h8000;
defparam \mem~1522 .sum_lutc_input = "datac";

dffeas \mem~1021 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_53),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~1021_q ),
	.prn(vcc));
defparam \mem~1021 .is_wysiwyg = "true";
defparam \mem~1021 .power_up = "low";

cycloneive_lcell_comb \mem~1025 (
	.dataa(\mem~765_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1024_combout ),
	.datad(\mem~1021_q ),
	.cin(gnd),
	.combout(\mem~1025_combout ),
	.cout());
defparam \mem~1025 .lut_mask = 16'hF838;
defparam \mem~1025 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1523 (
	.dataa(\in_wr_ptr[1]~q ),
	.datab(\next_in_wr_ptr~1_combout ),
	.datac(\in_wr_ptr[2]~q ),
	.datad(\in_wr_ptr[0]~q ),
	.cin(gnd),
	.combout(\mem~1523_combout ),
	.cout());
defparam \mem~1523 .lut_mask = 16'h0008;
defparam \mem~1523 .sum_lutc_input = "datac";

dffeas \mem~381 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_53),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~381_q ),
	.prn(vcc));
defparam \mem~381 .is_wysiwyg = "true";
defparam \mem~381 .power_up = "low";

cycloneive_lcell_comb \mem~1524 (
	.dataa(\in_wr_ptr[0]~q ),
	.datab(\next_in_wr_ptr~1_combout ),
	.datac(\in_wr_ptr[2]~q ),
	.datad(\in_wr_ptr[1]~q ),
	.cin(gnd),
	.combout(\mem~1524_combout ),
	.cout());
defparam \mem~1524 .lut_mask = 16'h0008;
defparam \mem~1524 .sum_lutc_input = "datac";

dffeas \mem~253 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_53),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~253_q ),
	.prn(vcc));
defparam \mem~253 .is_wysiwyg = "true";
defparam \mem~253 .power_up = "low";

cycloneive_lcell_comb \mem~1525 (
	.dataa(\next_in_wr_ptr~1_combout ),
	.datab(\in_wr_ptr[2]~q ),
	.datac(\in_wr_ptr[1]~q ),
	.datad(\in_wr_ptr[0]~q ),
	.cin(gnd),
	.combout(\mem~1525_combout ),
	.cout());
defparam \mem~1525 .lut_mask = 16'h0002;
defparam \mem~1525 .sum_lutc_input = "datac";

dffeas \mem~125 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_53),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~125_q ),
	.prn(vcc));
defparam \mem~125 .is_wysiwyg = "true";
defparam \mem~125 .power_up = "low";

cycloneive_lcell_comb \mem~1026 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~253_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~125_q ),
	.cin(gnd),
	.combout(\mem~1026_combout ),
	.cout());
defparam \mem~1026 .lut_mask = 16'hE5E0;
defparam \mem~1026 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1526 (
	.dataa(\in_wr_ptr[1]~q ),
	.datab(\in_wr_ptr[0]~q ),
	.datac(\next_in_wr_ptr~1_combout ),
	.datad(\in_wr_ptr[2]~q ),
	.cin(gnd),
	.combout(\mem~1526_combout ),
	.cout());
defparam \mem~1526 .lut_mask = 16'h0080;
defparam \mem~1526 .sum_lutc_input = "datac";

dffeas \mem~509 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_53),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~509_q ),
	.prn(vcc));
defparam \mem~509 .is_wysiwyg = "true";
defparam \mem~509 .power_up = "low";

cycloneive_lcell_comb \mem~1027 (
	.dataa(\mem~381_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1026_combout ),
	.datad(\mem~509_q ),
	.cin(gnd),
	.combout(\mem~1027_combout ),
	.cout());
defparam \mem~1027 .lut_mask = 16'hF838;
defparam \mem~1027 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1028 (
	.dataa(\mem~1025_combout ),
	.datab(\mem~1027_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1028_combout ),
	.cout());
defparam \mem~1028 .lut_mask = 16'hAACC;
defparam \mem~1028 .sum_lutc_input = "datac";

dffeas \internal_out_payload[146] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1028_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[146]~q ),
	.prn(vcc));
defparam \internal_out_payload[146] .is_wysiwyg = "true";
defparam \internal_out_payload[146] .power_up = "low";

cycloneive_lcell_comb internal_out_ready(
	.dataa(saved_grant_0),
	.datab(nxt_in_ready),
	.datac(gnd),
	.datad(out_valid1),
	.cin(gnd),
	.combout(\internal_out_ready~combout ),
	.cout());
defparam internal_out_ready.lut_mask = 16'h88FF;
defparam internal_out_ready.sum_lutc_input = "datac";

dffeas \mem~762 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_10),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~762_q ),
	.prn(vcc));
defparam \mem~762 .is_wysiwyg = "true";
defparam \mem~762 .power_up = "low";

dffeas \mem~890 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_10),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~890_q ),
	.prn(vcc));
defparam \mem~890 .is_wysiwyg = "true";
defparam \mem~890 .power_up = "low";

dffeas \mem~634 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_10),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~634_q ),
	.prn(vcc));
defparam \mem~634 .is_wysiwyg = "true";
defparam \mem~634 .power_up = "low";

cycloneive_lcell_comb \mem~1029 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~890_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~634_q ),
	.cin(gnd),
	.combout(\mem~1029_combout ),
	.cout());
defparam \mem~1029 .lut_mask = 16'hE5E0;
defparam \mem~1029 .sum_lutc_input = "datac";

dffeas \mem~1018 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_10),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~1018_q ),
	.prn(vcc));
defparam \mem~1018 .is_wysiwyg = "true";
defparam \mem~1018 .power_up = "low";

cycloneive_lcell_comb \mem~1030 (
	.dataa(\mem~762_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1029_combout ),
	.datad(\mem~1018_q ),
	.cin(gnd),
	.combout(\mem~1030_combout ),
	.cout());
defparam \mem~1030 .lut_mask = 16'hF838;
defparam \mem~1030 .sum_lutc_input = "datac";

dffeas \mem~378 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_10),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~378_q ),
	.prn(vcc));
defparam \mem~378 .is_wysiwyg = "true";
defparam \mem~378 .power_up = "low";

dffeas \mem~250 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_10),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~250_q ),
	.prn(vcc));
defparam \mem~250 .is_wysiwyg = "true";
defparam \mem~250 .power_up = "low";

dffeas \mem~122 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_10),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~122_q ),
	.prn(vcc));
defparam \mem~122 .is_wysiwyg = "true";
defparam \mem~122 .power_up = "low";

cycloneive_lcell_comb \mem~1031 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~250_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~122_q ),
	.cin(gnd),
	.combout(\mem~1031_combout ),
	.cout());
defparam \mem~1031 .lut_mask = 16'hE5E0;
defparam \mem~1031 .sum_lutc_input = "datac";

dffeas \mem~506 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_10),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~506_q ),
	.prn(vcc));
defparam \mem~506 .is_wysiwyg = "true";
defparam \mem~506 .power_up = "low";

cycloneive_lcell_comb \mem~1032 (
	.dataa(\mem~378_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1031_combout ),
	.datad(\mem~506_q ),
	.cin(gnd),
	.combout(\mem~1032_combout ),
	.cout());
defparam \mem~1032 .lut_mask = 16'hF838;
defparam \mem~1032 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1033 (
	.dataa(\mem~1030_combout ),
	.datab(\mem~1032_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1033_combout ),
	.cout());
defparam \mem~1033 .lut_mask = 16'hAACC;
defparam \mem~1033 .sum_lutc_input = "datac";

dffeas \internal_out_payload[132] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1033_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[132]~q ),
	.prn(vcc));
defparam \internal_out_payload[132] .is_wysiwyg = "true";
defparam \internal_out_payload[132] .power_up = "low";

dffeas \mem~763 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_11),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~763_q ),
	.prn(vcc));
defparam \mem~763 .is_wysiwyg = "true";
defparam \mem~763 .power_up = "low";

dffeas \mem~891 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_11),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~891_q ),
	.prn(vcc));
defparam \mem~891 .is_wysiwyg = "true";
defparam \mem~891 .power_up = "low";

dffeas \mem~635 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_11),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~635_q ),
	.prn(vcc));
defparam \mem~635 .is_wysiwyg = "true";
defparam \mem~635 .power_up = "low";

cycloneive_lcell_comb \mem~1034 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~891_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~635_q ),
	.cin(gnd),
	.combout(\mem~1034_combout ),
	.cout());
defparam \mem~1034 .lut_mask = 16'hE5E0;
defparam \mem~1034 .sum_lutc_input = "datac";

dffeas \mem~1019 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_11),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~1019_q ),
	.prn(vcc));
defparam \mem~1019 .is_wysiwyg = "true";
defparam \mem~1019 .power_up = "low";

cycloneive_lcell_comb \mem~1035 (
	.dataa(\mem~763_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1034_combout ),
	.datad(\mem~1019_q ),
	.cin(gnd),
	.combout(\mem~1035_combout ),
	.cout());
defparam \mem~1035 .lut_mask = 16'hF838;
defparam \mem~1035 .sum_lutc_input = "datac";

dffeas \mem~379 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_11),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~379_q ),
	.prn(vcc));
defparam \mem~379 .is_wysiwyg = "true";
defparam \mem~379 .power_up = "low";

dffeas \mem~251 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_11),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~251_q ),
	.prn(vcc));
defparam \mem~251 .is_wysiwyg = "true";
defparam \mem~251 .power_up = "low";

dffeas \mem~123 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_11),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~123_q ),
	.prn(vcc));
defparam \mem~123 .is_wysiwyg = "true";
defparam \mem~123 .power_up = "low";

cycloneive_lcell_comb \mem~1036 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~251_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~123_q ),
	.cin(gnd),
	.combout(\mem~1036_combout ),
	.cout());
defparam \mem~1036 .lut_mask = 16'hE5E0;
defparam \mem~1036 .sum_lutc_input = "datac";

dffeas \mem~507 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_11),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~507_q ),
	.prn(vcc));
defparam \mem~507 .is_wysiwyg = "true";
defparam \mem~507 .power_up = "low";

cycloneive_lcell_comb \mem~1037 (
	.dataa(\mem~379_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1036_combout ),
	.datad(\mem~507_q ),
	.cin(gnd),
	.combout(\mem~1037_combout ),
	.cout());
defparam \mem~1037 .lut_mask = 16'hF838;
defparam \mem~1037 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1038 (
	.dataa(\mem~1035_combout ),
	.datab(\mem~1037_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1038_combout ),
	.cout());
defparam \mem~1038 .lut_mask = 16'hAACC;
defparam \mem~1038 .sum_lutc_input = "datac";

dffeas \internal_out_payload[133] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1038_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[133]~q ),
	.prn(vcc));
defparam \internal_out_payload[133] .is_wysiwyg = "true";
defparam \internal_out_payload[133] .power_up = "low";

dffeas \mem~764 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_12),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~764_q ),
	.prn(vcc));
defparam \mem~764 .is_wysiwyg = "true";
defparam \mem~764 .power_up = "low";

dffeas \mem~892 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_12),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~892_q ),
	.prn(vcc));
defparam \mem~892 .is_wysiwyg = "true";
defparam \mem~892 .power_up = "low";

dffeas \mem~636 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_12),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~636_q ),
	.prn(vcc));
defparam \mem~636 .is_wysiwyg = "true";
defparam \mem~636 .power_up = "low";

cycloneive_lcell_comb \mem~1039 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~892_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~636_q ),
	.cin(gnd),
	.combout(\mem~1039_combout ),
	.cout());
defparam \mem~1039 .lut_mask = 16'hE5E0;
defparam \mem~1039 .sum_lutc_input = "datac";

dffeas \mem~1020 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_12),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~1020_q ),
	.prn(vcc));
defparam \mem~1020 .is_wysiwyg = "true";
defparam \mem~1020 .power_up = "low";

cycloneive_lcell_comb \mem~1040 (
	.dataa(\mem~764_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1039_combout ),
	.datad(\mem~1020_q ),
	.cin(gnd),
	.combout(\mem~1040_combout ),
	.cout());
defparam \mem~1040 .lut_mask = 16'hF838;
defparam \mem~1040 .sum_lutc_input = "datac";

dffeas \mem~380 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_12),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~380_q ),
	.prn(vcc));
defparam \mem~380 .is_wysiwyg = "true";
defparam \mem~380 .power_up = "low";

dffeas \mem~252 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_12),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~252_q ),
	.prn(vcc));
defparam \mem~252 .is_wysiwyg = "true";
defparam \mem~252 .power_up = "low";

dffeas \mem~124 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_12),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~124_q ),
	.prn(vcc));
defparam \mem~124 .is_wysiwyg = "true";
defparam \mem~124 .power_up = "low";

cycloneive_lcell_comb \mem~1041 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~252_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~124_q ),
	.cin(gnd),
	.combout(\mem~1041_combout ),
	.cout());
defparam \mem~1041 .lut_mask = 16'hE5E0;
defparam \mem~1041 .sum_lutc_input = "datac";

dffeas \mem~508 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_12),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~508_q ),
	.prn(vcc));
defparam \mem~508 .is_wysiwyg = "true";
defparam \mem~508 .power_up = "low";

cycloneive_lcell_comb \mem~1042 (
	.dataa(\mem~380_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1041_combout ),
	.datad(\mem~508_q ),
	.cin(gnd),
	.combout(\mem~1042_combout ),
	.cout());
defparam \mem~1042 .lut_mask = 16'hF838;
defparam \mem~1042 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1043 (
	.dataa(\mem~1040_combout ),
	.datab(\mem~1042_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1043_combout ),
	.cout());
defparam \mem~1043 .lut_mask = 16'hAACC;
defparam \mem~1043 .sum_lutc_input = "datac";

dffeas \internal_out_payload[134] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1043_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[134]~q ),
	.prn(vcc));
defparam \internal_out_payload[134] .is_wysiwyg = "true";
defparam \internal_out_payload[134] .power_up = "low";

dffeas \mem~713 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(out_data_1),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~713_q ),
	.prn(vcc));
defparam \mem~713 .is_wysiwyg = "true";
defparam \mem~713 .power_up = "low";

dffeas \mem~841 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(out_data_1),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~841_q ),
	.prn(vcc));
defparam \mem~841 .is_wysiwyg = "true";
defparam \mem~841 .power_up = "low";

dffeas \mem~585 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(out_data_1),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~585_q ),
	.prn(vcc));
defparam \mem~585 .is_wysiwyg = "true";
defparam \mem~585 .power_up = "low";

cycloneive_lcell_comb \mem~1044 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~841_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~585_q ),
	.cin(gnd),
	.combout(\mem~1044_combout ),
	.cout());
defparam \mem~1044 .lut_mask = 16'hE5E0;
defparam \mem~1044 .sum_lutc_input = "datac";

dffeas \mem~969 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(out_data_1),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~969_q ),
	.prn(vcc));
defparam \mem~969 .is_wysiwyg = "true";
defparam \mem~969 .power_up = "low";

cycloneive_lcell_comb \mem~1045 (
	.dataa(\mem~713_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1044_combout ),
	.datad(\mem~969_q ),
	.cin(gnd),
	.combout(\mem~1045_combout ),
	.cout());
defparam \mem~1045 .lut_mask = 16'hF838;
defparam \mem~1045 .sum_lutc_input = "datac";

dffeas \mem~329 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(out_data_1),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~329_q ),
	.prn(vcc));
defparam \mem~329 .is_wysiwyg = "true";
defparam \mem~329 .power_up = "low";

dffeas \mem~201 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(out_data_1),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~201_q ),
	.prn(vcc));
defparam \mem~201 .is_wysiwyg = "true";
defparam \mem~201 .power_up = "low";

dffeas \mem~73 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(out_data_1),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~73_q ),
	.prn(vcc));
defparam \mem~73 .is_wysiwyg = "true";
defparam \mem~73 .power_up = "low";

cycloneive_lcell_comb \mem~1046 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~201_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~73_q ),
	.cin(gnd),
	.combout(\mem~1046_combout ),
	.cout());
defparam \mem~1046 .lut_mask = 16'hE5E0;
defparam \mem~1046 .sum_lutc_input = "datac";

dffeas \mem~457 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(out_data_1),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~457_q ),
	.prn(vcc));
defparam \mem~457 .is_wysiwyg = "true";
defparam \mem~457 .power_up = "low";

cycloneive_lcell_comb \mem~1047 (
	.dataa(\mem~329_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1046_combout ),
	.datad(\mem~457_q ),
	.cin(gnd),
	.combout(\mem~1047_combout ),
	.cout());
defparam \mem~1047 .lut_mask = 16'hF838;
defparam \mem~1047 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1048 (
	.dataa(\mem~1045_combout ),
	.datab(\mem~1047_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1048_combout ),
	.cout());
defparam \mem~1048 .lut_mask = 16'hAACC;
defparam \mem~1048 .sum_lutc_input = "datac";

dffeas \internal_out_payload[75] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1048_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[75]~q ),
	.prn(vcc));
defparam \internal_out_payload[75] .is_wysiwyg = "true";
defparam \internal_out_payload[75] .power_up = "low";

dffeas \mem~712 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(out_data_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~712_q ),
	.prn(vcc));
defparam \mem~712 .is_wysiwyg = "true";
defparam \mem~712 .power_up = "low";

dffeas \mem~840 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(out_data_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~840_q ),
	.prn(vcc));
defparam \mem~840 .is_wysiwyg = "true";
defparam \mem~840 .power_up = "low";

dffeas \mem~584 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(out_data_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~584_q ),
	.prn(vcc));
defparam \mem~584 .is_wysiwyg = "true";
defparam \mem~584 .power_up = "low";

cycloneive_lcell_comb \mem~1049 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~840_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~584_q ),
	.cin(gnd),
	.combout(\mem~1049_combout ),
	.cout());
defparam \mem~1049 .lut_mask = 16'hE5E0;
defparam \mem~1049 .sum_lutc_input = "datac";

dffeas \mem~968 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(out_data_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~968_q ),
	.prn(vcc));
defparam \mem~968 .is_wysiwyg = "true";
defparam \mem~968 .power_up = "low";

cycloneive_lcell_comb \mem~1050 (
	.dataa(\mem~712_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1049_combout ),
	.datad(\mem~968_q ),
	.cin(gnd),
	.combout(\mem~1050_combout ),
	.cout());
defparam \mem~1050 .lut_mask = 16'hF838;
defparam \mem~1050 .sum_lutc_input = "datac";

dffeas \mem~328 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(out_data_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~328_q ),
	.prn(vcc));
defparam \mem~328 .is_wysiwyg = "true";
defparam \mem~328 .power_up = "low";

dffeas \mem~200 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(out_data_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~200_q ),
	.prn(vcc));
defparam \mem~200 .is_wysiwyg = "true";
defparam \mem~200 .power_up = "low";

dffeas \mem~72 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(out_data_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~72_q ),
	.prn(vcc));
defparam \mem~72 .is_wysiwyg = "true";
defparam \mem~72 .power_up = "low";

cycloneive_lcell_comb \mem~1051 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~200_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~72_q ),
	.cin(gnd),
	.combout(\mem~1051_combout ),
	.cout());
defparam \mem~1051 .lut_mask = 16'hE5E0;
defparam \mem~1051 .sum_lutc_input = "datac";

dffeas \mem~456 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(out_data_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~456_q ),
	.prn(vcc));
defparam \mem~456 .is_wysiwyg = "true";
defparam \mem~456 .power_up = "low";

cycloneive_lcell_comb \mem~1052 (
	.dataa(\mem~328_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1051_combout ),
	.datad(\mem~456_q ),
	.cin(gnd),
	.combout(\mem~1052_combout ),
	.cout());
defparam \mem~1052 .lut_mask = 16'hF838;
defparam \mem~1052 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1053 (
	.dataa(\mem~1050_combout ),
	.datab(\mem~1052_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1053_combout ),
	.cout());
defparam \mem~1053 .lut_mask = 16'hAACC;
defparam \mem~1053 .sum_lutc_input = "datac";

dffeas \internal_out_payload[74] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1053_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[74]~q ),
	.prn(vcc));
defparam \internal_out_payload[74] .is_wysiwyg = "true";
defparam \internal_out_payload[74] .power_up = "low";

dffeas \mem~714 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(out_data_2),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~714_q ),
	.prn(vcc));
defparam \mem~714 .is_wysiwyg = "true";
defparam \mem~714 .power_up = "low";

dffeas \mem~842 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(out_data_2),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~842_q ),
	.prn(vcc));
defparam \mem~842 .is_wysiwyg = "true";
defparam \mem~842 .power_up = "low";

dffeas \mem~586 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(out_data_2),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~586_q ),
	.prn(vcc));
defparam \mem~586 .is_wysiwyg = "true";
defparam \mem~586 .power_up = "low";

cycloneive_lcell_comb \mem~1054 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~842_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~586_q ),
	.cin(gnd),
	.combout(\mem~1054_combout ),
	.cout());
defparam \mem~1054 .lut_mask = 16'hE5E0;
defparam \mem~1054 .sum_lutc_input = "datac";

dffeas \mem~970 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(out_data_2),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~970_q ),
	.prn(vcc));
defparam \mem~970 .is_wysiwyg = "true";
defparam \mem~970 .power_up = "low";

cycloneive_lcell_comb \mem~1055 (
	.dataa(\mem~714_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1054_combout ),
	.datad(\mem~970_q ),
	.cin(gnd),
	.combout(\mem~1055_combout ),
	.cout());
defparam \mem~1055 .lut_mask = 16'hF838;
defparam \mem~1055 .sum_lutc_input = "datac";

dffeas \mem~330 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(out_data_2),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~330_q ),
	.prn(vcc));
defparam \mem~330 .is_wysiwyg = "true";
defparam \mem~330 .power_up = "low";

dffeas \mem~202 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(out_data_2),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~202_q ),
	.prn(vcc));
defparam \mem~202 .is_wysiwyg = "true";
defparam \mem~202 .power_up = "low";

dffeas \mem~74 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(out_data_2),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~74_q ),
	.prn(vcc));
defparam \mem~74 .is_wysiwyg = "true";
defparam \mem~74 .power_up = "low";

cycloneive_lcell_comb \mem~1056 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~202_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~74_q ),
	.cin(gnd),
	.combout(\mem~1056_combout ),
	.cout());
defparam \mem~1056 .lut_mask = 16'hE5E0;
defparam \mem~1056 .sum_lutc_input = "datac";

dffeas \mem~458 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(out_data_2),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~458_q ),
	.prn(vcc));
defparam \mem~458 .is_wysiwyg = "true";
defparam \mem~458 .power_up = "low";

cycloneive_lcell_comb \mem~1057 (
	.dataa(\mem~330_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1056_combout ),
	.datad(\mem~458_q ),
	.cin(gnd),
	.combout(\mem~1057_combout ),
	.cout());
defparam \mem~1057 .lut_mask = 16'hF838;
defparam \mem~1057 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1058 (
	.dataa(\mem~1055_combout ),
	.datab(\mem~1057_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1058_combout ),
	.cout());
defparam \mem~1058 .lut_mask = 16'hAACC;
defparam \mem~1058 .sum_lutc_input = "datac";

dffeas \internal_out_payload[76] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1058_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[76]~q ),
	.prn(vcc));
defparam \internal_out_payload[76] .is_wysiwyg = "true";
defparam \internal_out_payload[76] .power_up = "low";

dffeas \mem~711 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_8),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~711_q ),
	.prn(vcc));
defparam \mem~711 .is_wysiwyg = "true";
defparam \mem~711 .power_up = "low";

dffeas \mem~839 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_8),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~839_q ),
	.prn(vcc));
defparam \mem~839 .is_wysiwyg = "true";
defparam \mem~839 .power_up = "low";

dffeas \mem~583 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_8),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~583_q ),
	.prn(vcc));
defparam \mem~583 .is_wysiwyg = "true";
defparam \mem~583 .power_up = "low";

cycloneive_lcell_comb \mem~1059 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~839_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~583_q ),
	.cin(gnd),
	.combout(\mem~1059_combout ),
	.cout());
defparam \mem~1059 .lut_mask = 16'hE5E0;
defparam \mem~1059 .sum_lutc_input = "datac";

dffeas \mem~967 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_8),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~967_q ),
	.prn(vcc));
defparam \mem~967 .is_wysiwyg = "true";
defparam \mem~967 .power_up = "low";

cycloneive_lcell_comb \mem~1060 (
	.dataa(\mem~711_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1059_combout ),
	.datad(\mem~967_q ),
	.cin(gnd),
	.combout(\mem~1060_combout ),
	.cout());
defparam \mem~1060 .lut_mask = 16'hF838;
defparam \mem~1060 .sum_lutc_input = "datac";

dffeas \mem~327 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_8),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~327_q ),
	.prn(vcc));
defparam \mem~327 .is_wysiwyg = "true";
defparam \mem~327 .power_up = "low";

dffeas \mem~199 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_8),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~199_q ),
	.prn(vcc));
defparam \mem~199 .is_wysiwyg = "true";
defparam \mem~199 .power_up = "low";

dffeas \mem~71 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_8),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~71_q ),
	.prn(vcc));
defparam \mem~71 .is_wysiwyg = "true";
defparam \mem~71 .power_up = "low";

cycloneive_lcell_comb \mem~1061 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~199_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~71_q ),
	.cin(gnd),
	.combout(\mem~1061_combout ),
	.cout());
defparam \mem~1061 .lut_mask = 16'hE5E0;
defparam \mem~1061 .sum_lutc_input = "datac";

dffeas \mem~455 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_8),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~455_q ),
	.prn(vcc));
defparam \mem~455 .is_wysiwyg = "true";
defparam \mem~455 .power_up = "low";

cycloneive_lcell_comb \mem~1062 (
	.dataa(\mem~327_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1061_combout ),
	.datad(\mem~455_q ),
	.cin(gnd),
	.combout(\mem~1062_combout ),
	.cout());
defparam \mem~1062 .lut_mask = 16'hF838;
defparam \mem~1062 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1063 (
	.dataa(\mem~1060_combout ),
	.datab(\mem~1062_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1063_combout ),
	.cout());
defparam \mem~1063 .lut_mask = 16'hAACC;
defparam \mem~1063 .sum_lutc_input = "datac";

dffeas \internal_out_payload[73] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1063_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[73]~q ),
	.prn(vcc));
defparam \internal_out_payload[73] .is_wysiwyg = "true";
defparam \internal_out_payload[73] .power_up = "low";

dffeas \mem~707 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_4),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~707_q ),
	.prn(vcc));
defparam \mem~707 .is_wysiwyg = "true";
defparam \mem~707 .power_up = "low";

dffeas \mem~835 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_4),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~835_q ),
	.prn(vcc));
defparam \mem~835 .is_wysiwyg = "true";
defparam \mem~835 .power_up = "low";

dffeas \mem~579 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_4),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~579_q ),
	.prn(vcc));
defparam \mem~579 .is_wysiwyg = "true";
defparam \mem~579 .power_up = "low";

cycloneive_lcell_comb \mem~1064 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~835_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~579_q ),
	.cin(gnd),
	.combout(\mem~1064_combout ),
	.cout());
defparam \mem~1064 .lut_mask = 16'hE5E0;
defparam \mem~1064 .sum_lutc_input = "datac";

dffeas \mem~963 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_4),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~963_q ),
	.prn(vcc));
defparam \mem~963 .is_wysiwyg = "true";
defparam \mem~963 .power_up = "low";

cycloneive_lcell_comb \mem~1065 (
	.dataa(\mem~707_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1064_combout ),
	.datad(\mem~963_q ),
	.cin(gnd),
	.combout(\mem~1065_combout ),
	.cout());
defparam \mem~1065 .lut_mask = 16'hF838;
defparam \mem~1065 .sum_lutc_input = "datac";

dffeas \mem~323 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_4),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~323_q ),
	.prn(vcc));
defparam \mem~323 .is_wysiwyg = "true";
defparam \mem~323 .power_up = "low";

dffeas \mem~195 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_4),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~195_q ),
	.prn(vcc));
defparam \mem~195 .is_wysiwyg = "true";
defparam \mem~195 .power_up = "low";

dffeas \mem~67 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_4),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~67_q ),
	.prn(vcc));
defparam \mem~67 .is_wysiwyg = "true";
defparam \mem~67 .power_up = "low";

cycloneive_lcell_comb \mem~1066 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~195_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~67_q ),
	.cin(gnd),
	.combout(\mem~1066_combout ),
	.cout());
defparam \mem~1066 .lut_mask = 16'hE5E0;
defparam \mem~1066 .sum_lutc_input = "datac";

dffeas \mem~451 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_4),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~451_q ),
	.prn(vcc));
defparam \mem~451 .is_wysiwyg = "true";
defparam \mem~451 .power_up = "low";

cycloneive_lcell_comb \mem~1067 (
	.dataa(\mem~323_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1066_combout ),
	.datad(\mem~451_q ),
	.cin(gnd),
	.combout(\mem~1067_combout ),
	.cout());
defparam \mem~1067 .lut_mask = 16'hF838;
defparam \mem~1067 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1068 (
	.dataa(\mem~1065_combout ),
	.datab(\mem~1067_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1068_combout ),
	.cout());
defparam \mem~1068 .lut_mask = 16'hAACC;
defparam \mem~1068 .sum_lutc_input = "datac";

dffeas \internal_out_payload[69] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1068_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[69]~q ),
	.prn(vcc));
defparam \internal_out_payload[69] .is_wysiwyg = "true";
defparam \internal_out_payload[69] .power_up = "low";

dffeas \mem~706 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_3),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~706_q ),
	.prn(vcc));
defparam \mem~706 .is_wysiwyg = "true";
defparam \mem~706 .power_up = "low";

dffeas \mem~834 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_3),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~834_q ),
	.prn(vcc));
defparam \mem~834 .is_wysiwyg = "true";
defparam \mem~834 .power_up = "low";

dffeas \mem~578 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_3),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~578_q ),
	.prn(vcc));
defparam \mem~578 .is_wysiwyg = "true";
defparam \mem~578 .power_up = "low";

cycloneive_lcell_comb \mem~1069 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~834_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~578_q ),
	.cin(gnd),
	.combout(\mem~1069_combout ),
	.cout());
defparam \mem~1069 .lut_mask = 16'hE5E0;
defparam \mem~1069 .sum_lutc_input = "datac";

dffeas \mem~962 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_3),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~962_q ),
	.prn(vcc));
defparam \mem~962 .is_wysiwyg = "true";
defparam \mem~962 .power_up = "low";

cycloneive_lcell_comb \mem~1070 (
	.dataa(\mem~706_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1069_combout ),
	.datad(\mem~962_q ),
	.cin(gnd),
	.combout(\mem~1070_combout ),
	.cout());
defparam \mem~1070 .lut_mask = 16'hF838;
defparam \mem~1070 .sum_lutc_input = "datac";

dffeas \mem~322 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_3),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~322_q ),
	.prn(vcc));
defparam \mem~322 .is_wysiwyg = "true";
defparam \mem~322 .power_up = "low";

dffeas \mem~194 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_3),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~194_q ),
	.prn(vcc));
defparam \mem~194 .is_wysiwyg = "true";
defparam \mem~194 .power_up = "low";

dffeas \mem~66 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_3),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~66_q ),
	.prn(vcc));
defparam \mem~66 .is_wysiwyg = "true";
defparam \mem~66 .power_up = "low";

cycloneive_lcell_comb \mem~1071 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~194_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~66_q ),
	.cin(gnd),
	.combout(\mem~1071_combout ),
	.cout());
defparam \mem~1071 .lut_mask = 16'hE5E0;
defparam \mem~1071 .sum_lutc_input = "datac";

dffeas \mem~450 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_3),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~450_q ),
	.prn(vcc));
defparam \mem~450 .is_wysiwyg = "true";
defparam \mem~450 .power_up = "low";

cycloneive_lcell_comb \mem~1072 (
	.dataa(\mem~322_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1071_combout ),
	.datad(\mem~450_q ),
	.cin(gnd),
	.combout(\mem~1072_combout ),
	.cout());
defparam \mem~1072 .lut_mask = 16'hF838;
defparam \mem~1072 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1073 (
	.dataa(\mem~1070_combout ),
	.datab(\mem~1072_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1073_combout ),
	.cout());
defparam \mem~1073 .lut_mask = 16'hAACC;
defparam \mem~1073 .sum_lutc_input = "datac";

dffeas \internal_out_payload[68] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1073_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[68]~q ),
	.prn(vcc));
defparam \internal_out_payload[68] .is_wysiwyg = "true";
defparam \internal_out_payload[68] .power_up = "low";

dffeas \mem~709 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_6),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~709_q ),
	.prn(vcc));
defparam \mem~709 .is_wysiwyg = "true";
defparam \mem~709 .power_up = "low";

dffeas \mem~837 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_6),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~837_q ),
	.prn(vcc));
defparam \mem~837 .is_wysiwyg = "true";
defparam \mem~837 .power_up = "low";

dffeas \mem~581 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_6),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~581_q ),
	.prn(vcc));
defparam \mem~581 .is_wysiwyg = "true";
defparam \mem~581 .power_up = "low";

cycloneive_lcell_comb \mem~1074 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~837_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~581_q ),
	.cin(gnd),
	.combout(\mem~1074_combout ),
	.cout());
defparam \mem~1074 .lut_mask = 16'hE5E0;
defparam \mem~1074 .sum_lutc_input = "datac";

dffeas \mem~965 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_6),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~965_q ),
	.prn(vcc));
defparam \mem~965 .is_wysiwyg = "true";
defparam \mem~965 .power_up = "low";

cycloneive_lcell_comb \mem~1075 (
	.dataa(\mem~709_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1074_combout ),
	.datad(\mem~965_q ),
	.cin(gnd),
	.combout(\mem~1075_combout ),
	.cout());
defparam \mem~1075 .lut_mask = 16'hF838;
defparam \mem~1075 .sum_lutc_input = "datac";

dffeas \mem~325 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_6),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~325_q ),
	.prn(vcc));
defparam \mem~325 .is_wysiwyg = "true";
defparam \mem~325 .power_up = "low";

dffeas \mem~197 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_6),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~197_q ),
	.prn(vcc));
defparam \mem~197 .is_wysiwyg = "true";
defparam \mem~197 .power_up = "low";

dffeas \mem~69 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_6),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~69_q ),
	.prn(vcc));
defparam \mem~69 .is_wysiwyg = "true";
defparam \mem~69 .power_up = "low";

cycloneive_lcell_comb \mem~1076 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~197_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~69_q ),
	.cin(gnd),
	.combout(\mem~1076_combout ),
	.cout());
defparam \mem~1076 .lut_mask = 16'hE5E0;
defparam \mem~1076 .sum_lutc_input = "datac";

dffeas \mem~453 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_6),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~453_q ),
	.prn(vcc));
defparam \mem~453 .is_wysiwyg = "true";
defparam \mem~453 .power_up = "low";

cycloneive_lcell_comb \mem~1077 (
	.dataa(\mem~325_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1076_combout ),
	.datad(\mem~453_q ),
	.cin(gnd),
	.combout(\mem~1077_combout ),
	.cout());
defparam \mem~1077 .lut_mask = 16'hF838;
defparam \mem~1077 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1078 (
	.dataa(\mem~1075_combout ),
	.datab(\mem~1077_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1078_combout ),
	.cout());
defparam \mem~1078 .lut_mask = 16'hAACC;
defparam \mem~1078 .sum_lutc_input = "datac";

dffeas \internal_out_payload[71] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1078_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[71]~q ),
	.prn(vcc));
defparam \internal_out_payload[71] .is_wysiwyg = "true";
defparam \internal_out_payload[71] .power_up = "low";

dffeas \mem~705 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_2),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~705_q ),
	.prn(vcc));
defparam \mem~705 .is_wysiwyg = "true";
defparam \mem~705 .power_up = "low";

dffeas \mem~833 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_2),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~833_q ),
	.prn(vcc));
defparam \mem~833 .is_wysiwyg = "true";
defparam \mem~833 .power_up = "low";

dffeas \mem~577 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_2),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~577_q ),
	.prn(vcc));
defparam \mem~577 .is_wysiwyg = "true";
defparam \mem~577 .power_up = "low";

cycloneive_lcell_comb \mem~1079 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~833_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~577_q ),
	.cin(gnd),
	.combout(\mem~1079_combout ),
	.cout());
defparam \mem~1079 .lut_mask = 16'hE5E0;
defparam \mem~1079 .sum_lutc_input = "datac";

dffeas \mem~961 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_2),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~961_q ),
	.prn(vcc));
defparam \mem~961 .is_wysiwyg = "true";
defparam \mem~961 .power_up = "low";

cycloneive_lcell_comb \mem~1080 (
	.dataa(\mem~705_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1079_combout ),
	.datad(\mem~961_q ),
	.cin(gnd),
	.combout(\mem~1080_combout ),
	.cout());
defparam \mem~1080 .lut_mask = 16'hF838;
defparam \mem~1080 .sum_lutc_input = "datac";

dffeas \mem~321 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_2),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~321_q ),
	.prn(vcc));
defparam \mem~321 .is_wysiwyg = "true";
defparam \mem~321 .power_up = "low";

dffeas \mem~193 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_2),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~193_q ),
	.prn(vcc));
defparam \mem~193 .is_wysiwyg = "true";
defparam \mem~193 .power_up = "low";

dffeas \mem~65 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_2),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~65_q ),
	.prn(vcc));
defparam \mem~65 .is_wysiwyg = "true";
defparam \mem~65 .power_up = "low";

cycloneive_lcell_comb \mem~1081 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~193_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~65_q ),
	.cin(gnd),
	.combout(\mem~1081_combout ),
	.cout());
defparam \mem~1081 .lut_mask = 16'hE5E0;
defparam \mem~1081 .sum_lutc_input = "datac";

dffeas \mem~449 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_2),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~449_q ),
	.prn(vcc));
defparam \mem~449 .is_wysiwyg = "true";
defparam \mem~449 .power_up = "low";

cycloneive_lcell_comb \mem~1082 (
	.dataa(\mem~321_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1081_combout ),
	.datad(\mem~449_q ),
	.cin(gnd),
	.combout(\mem~1082_combout ),
	.cout());
defparam \mem~1082 .lut_mask = 16'hF838;
defparam \mem~1082 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1083 (
	.dataa(\mem~1080_combout ),
	.datab(\mem~1082_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1083_combout ),
	.cout());
defparam \mem~1083 .lut_mask = 16'hAACC;
defparam \mem~1083 .sum_lutc_input = "datac";

dffeas \internal_out_payload[67] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1083_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[67]~q ),
	.prn(vcc));
defparam \internal_out_payload[67] .is_wysiwyg = "true";
defparam \internal_out_payload[67] .power_up = "low";

dffeas \mem~704 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_1),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~704_q ),
	.prn(vcc));
defparam \mem~704 .is_wysiwyg = "true";
defparam \mem~704 .power_up = "low";

dffeas \mem~832 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_1),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~832_q ),
	.prn(vcc));
defparam \mem~832 .is_wysiwyg = "true";
defparam \mem~832 .power_up = "low";

dffeas \mem~576 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_1),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~576_q ),
	.prn(vcc));
defparam \mem~576 .is_wysiwyg = "true";
defparam \mem~576 .power_up = "low";

cycloneive_lcell_comb \mem~1084 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~832_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~576_q ),
	.cin(gnd),
	.combout(\mem~1084_combout ),
	.cout());
defparam \mem~1084 .lut_mask = 16'hE5E0;
defparam \mem~1084 .sum_lutc_input = "datac";

dffeas \mem~960 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_1),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~960_q ),
	.prn(vcc));
defparam \mem~960 .is_wysiwyg = "true";
defparam \mem~960 .power_up = "low";

cycloneive_lcell_comb \mem~1085 (
	.dataa(\mem~704_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1084_combout ),
	.datad(\mem~960_q ),
	.cin(gnd),
	.combout(\mem~1085_combout ),
	.cout());
defparam \mem~1085 .lut_mask = 16'hF838;
defparam \mem~1085 .sum_lutc_input = "datac";

dffeas \mem~320 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_1),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~320_q ),
	.prn(vcc));
defparam \mem~320 .is_wysiwyg = "true";
defparam \mem~320 .power_up = "low";

dffeas \mem~192 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_1),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~192_q ),
	.prn(vcc));
defparam \mem~192 .is_wysiwyg = "true";
defparam \mem~192 .power_up = "low";

dffeas \mem~64 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_1),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~64_q ),
	.prn(vcc));
defparam \mem~64 .is_wysiwyg = "true";
defparam \mem~64 .power_up = "low";

cycloneive_lcell_comb \mem~1086 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~192_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~64_q ),
	.cin(gnd),
	.combout(\mem~1086_combout ),
	.cout());
defparam \mem~1086 .lut_mask = 16'hE5E0;
defparam \mem~1086 .sum_lutc_input = "datac";

dffeas \mem~448 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_1),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~448_q ),
	.prn(vcc));
defparam \mem~448 .is_wysiwyg = "true";
defparam \mem~448 .power_up = "low";

cycloneive_lcell_comb \mem~1087 (
	.dataa(\mem~320_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1086_combout ),
	.datad(\mem~448_q ),
	.cin(gnd),
	.combout(\mem~1087_combout ),
	.cout());
defparam \mem~1087 .lut_mask = 16'hF838;
defparam \mem~1087 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1088 (
	.dataa(\mem~1085_combout ),
	.datab(\mem~1087_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1088_combout ),
	.cout());
defparam \mem~1088 .lut_mask = 16'hAACC;
defparam \mem~1088 .sum_lutc_input = "datac";

dffeas \internal_out_payload[66] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1088_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[66]~q ),
	.prn(vcc));
defparam \internal_out_payload[66] .is_wysiwyg = "true";
defparam \internal_out_payload[66] .power_up = "low";

dffeas \mem~708 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_5),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~708_q ),
	.prn(vcc));
defparam \mem~708 .is_wysiwyg = "true";
defparam \mem~708 .power_up = "low";

dffeas \mem~836 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_5),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~836_q ),
	.prn(vcc));
defparam \mem~836 .is_wysiwyg = "true";
defparam \mem~836 .power_up = "low";

dffeas \mem~580 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_5),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~580_q ),
	.prn(vcc));
defparam \mem~580 .is_wysiwyg = "true";
defparam \mem~580 .power_up = "low";

cycloneive_lcell_comb \mem~1089 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~836_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~580_q ),
	.cin(gnd),
	.combout(\mem~1089_combout ),
	.cout());
defparam \mem~1089 .lut_mask = 16'hE5E0;
defparam \mem~1089 .sum_lutc_input = "datac";

dffeas \mem~964 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_5),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~964_q ),
	.prn(vcc));
defparam \mem~964 .is_wysiwyg = "true";
defparam \mem~964 .power_up = "low";

cycloneive_lcell_comb \mem~1090 (
	.dataa(\mem~708_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1089_combout ),
	.datad(\mem~964_q ),
	.cin(gnd),
	.combout(\mem~1090_combout ),
	.cout());
defparam \mem~1090 .lut_mask = 16'hF838;
defparam \mem~1090 .sum_lutc_input = "datac";

dffeas \mem~324 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_5),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~324_q ),
	.prn(vcc));
defparam \mem~324 .is_wysiwyg = "true";
defparam \mem~324 .power_up = "low";

dffeas \mem~196 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_5),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~196_q ),
	.prn(vcc));
defparam \mem~196 .is_wysiwyg = "true";
defparam \mem~196 .power_up = "low";

dffeas \mem~68 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_5),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~68_q ),
	.prn(vcc));
defparam \mem~68 .is_wysiwyg = "true";
defparam \mem~68 .power_up = "low";

cycloneive_lcell_comb \mem~1091 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~196_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~68_q ),
	.cin(gnd),
	.combout(\mem~1091_combout ),
	.cout());
defparam \mem~1091 .lut_mask = 16'hE5E0;
defparam \mem~1091 .sum_lutc_input = "datac";

dffeas \mem~452 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_5),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~452_q ),
	.prn(vcc));
defparam \mem~452 .is_wysiwyg = "true";
defparam \mem~452 .power_up = "low";

cycloneive_lcell_comb \mem~1092 (
	.dataa(\mem~324_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1091_combout ),
	.datad(\mem~452_q ),
	.cin(gnd),
	.combout(\mem~1092_combout ),
	.cout());
defparam \mem~1092 .lut_mask = 16'hF838;
defparam \mem~1092 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1093 (
	.dataa(\mem~1090_combout ),
	.datab(\mem~1092_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1093_combout ),
	.cout());
defparam \mem~1093 .lut_mask = 16'hAACC;
defparam \mem~1093 .sum_lutc_input = "datac";

dffeas \internal_out_payload[70] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1093_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[70]~q ),
	.prn(vcc));
defparam \internal_out_payload[70] .is_wysiwyg = "true";
defparam \internal_out_payload[70] .power_up = "low";

dffeas \mem~710 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_7),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~710_q ),
	.prn(vcc));
defparam \mem~710 .is_wysiwyg = "true";
defparam \mem~710 .power_up = "low";

dffeas \mem~838 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_7),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~838_q ),
	.prn(vcc));
defparam \mem~838 .is_wysiwyg = "true";
defparam \mem~838 .power_up = "low";

dffeas \mem~582 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_7),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~582_q ),
	.prn(vcc));
defparam \mem~582 .is_wysiwyg = "true";
defparam \mem~582 .power_up = "low";

cycloneive_lcell_comb \mem~1094 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~838_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~582_q ),
	.cin(gnd),
	.combout(\mem~1094_combout ),
	.cout());
defparam \mem~1094 .lut_mask = 16'hE5E0;
defparam \mem~1094 .sum_lutc_input = "datac";

dffeas \mem~966 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_7),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~966_q ),
	.prn(vcc));
defparam \mem~966 .is_wysiwyg = "true";
defparam \mem~966 .power_up = "low";

cycloneive_lcell_comb \mem~1095 (
	.dataa(\mem~710_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1094_combout ),
	.datad(\mem~966_q ),
	.cin(gnd),
	.combout(\mem~1095_combout ),
	.cout());
defparam \mem~1095 .lut_mask = 16'hF838;
defparam \mem~1095 .sum_lutc_input = "datac";

dffeas \mem~326 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_7),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~326_q ),
	.prn(vcc));
defparam \mem~326 .is_wysiwyg = "true";
defparam \mem~326 .power_up = "low";

dffeas \mem~198 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_7),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~198_q ),
	.prn(vcc));
defparam \mem~198 .is_wysiwyg = "true";
defparam \mem~198 .power_up = "low";

dffeas \mem~70 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_7),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~70_q ),
	.prn(vcc));
defparam \mem~70 .is_wysiwyg = "true";
defparam \mem~70 .power_up = "low";

cycloneive_lcell_comb \mem~1096 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~198_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~70_q ),
	.cin(gnd),
	.combout(\mem~1096_combout ),
	.cout());
defparam \mem~1096 .lut_mask = 16'hE5E0;
defparam \mem~1096 .sum_lutc_input = "datac";

dffeas \mem~454 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_7),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~454_q ),
	.prn(vcc));
defparam \mem~454 .is_wysiwyg = "true";
defparam \mem~454 .power_up = "low";

cycloneive_lcell_comb \mem~1097 (
	.dataa(\mem~326_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1096_combout ),
	.datad(\mem~454_q ),
	.cin(gnd),
	.combout(\mem~1097_combout ),
	.cout());
defparam \mem~1097 .lut_mask = 16'hF838;
defparam \mem~1097 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1098 (
	.dataa(\mem~1095_combout ),
	.datab(\mem~1097_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1098_combout ),
	.cout());
defparam \mem~1098 .lut_mask = 16'hAACC;
defparam \mem~1098 .sum_lutc_input = "datac";

dffeas \internal_out_payload[72] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1098_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[72]~q ),
	.prn(vcc));
defparam \internal_out_payload[72] .is_wysiwyg = "true";
defparam \internal_out_payload[72] .power_up = "low";

dffeas \mem~767 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~767_q ),
	.prn(vcc));
defparam \mem~767 .is_wysiwyg = "true";
defparam \mem~767 .power_up = "low";

dffeas \mem~895 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~895_q ),
	.prn(vcc));
defparam \mem~895 .is_wysiwyg = "true";
defparam \mem~895 .power_up = "low";

dffeas \mem~639 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~639_q ),
	.prn(vcc));
defparam \mem~639 .is_wysiwyg = "true";
defparam \mem~639 .power_up = "low";

cycloneive_lcell_comb \mem~1099 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~895_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~639_q ),
	.cin(gnd),
	.combout(\mem~1099_combout ),
	.cout());
defparam \mem~1099 .lut_mask = 16'hE5E0;
defparam \mem~1099 .sum_lutc_input = "datac";

dffeas \mem~1023 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~1023_q ),
	.prn(vcc));
defparam \mem~1023 .is_wysiwyg = "true";
defparam \mem~1023 .power_up = "low";

cycloneive_lcell_comb \mem~1100 (
	.dataa(\mem~767_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1099_combout ),
	.datad(\mem~1023_q ),
	.cin(gnd),
	.combout(\mem~1100_combout ),
	.cout());
defparam \mem~1100 .lut_mask = 16'hF838;
defparam \mem~1100 .sum_lutc_input = "datac";

dffeas \mem~383 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~383_q ),
	.prn(vcc));
defparam \mem~383 .is_wysiwyg = "true";
defparam \mem~383 .power_up = "low";

dffeas \mem~255 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~255_q ),
	.prn(vcc));
defparam \mem~255 .is_wysiwyg = "true";
defparam \mem~255 .power_up = "low";

dffeas \mem~127 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~127_q ),
	.prn(vcc));
defparam \mem~127 .is_wysiwyg = "true";
defparam \mem~127 .power_up = "low";

cycloneive_lcell_comb \mem~1101 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~255_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~127_q ),
	.cin(gnd),
	.combout(\mem~1101_combout ),
	.cout());
defparam \mem~1101 .lut_mask = 16'hE5E0;
defparam \mem~1101 .sum_lutc_input = "datac";

dffeas \mem~511 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~511_q ),
	.prn(vcc));
defparam \mem~511 .is_wysiwyg = "true";
defparam \mem~511 .power_up = "low";

cycloneive_lcell_comb \mem~1102 (
	.dataa(\mem~383_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1101_combout ),
	.datad(\mem~511_q ),
	.cin(gnd),
	.combout(\mem~1102_combout ),
	.cout());
defparam \mem~1102 .lut_mask = 16'hF838;
defparam \mem~1102 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1103 (
	.dataa(\mem~1100_combout ),
	.datab(\mem~1102_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1103_combout ),
	.cout());
defparam \mem~1103 .lut_mask = 16'hAACC;
defparam \mem~1103 .sum_lutc_input = "datac";

dffeas \internal_out_payload[160] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1103_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[160]~q ),
	.prn(vcc));
defparam \internal_out_payload[160] .is_wysiwyg = "true";
defparam \internal_out_payload[160] .power_up = "low";

dffeas \mem~745 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_113),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~745_q ),
	.prn(vcc));
defparam \mem~745 .is_wysiwyg = "true";
defparam \mem~745 .power_up = "low";

dffeas \mem~873 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_113),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~873_q ),
	.prn(vcc));
defparam \mem~873 .is_wysiwyg = "true";
defparam \mem~873 .power_up = "low";

dffeas \mem~617 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_113),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~617_q ),
	.prn(vcc));
defparam \mem~617 .is_wysiwyg = "true";
defparam \mem~617 .power_up = "low";

cycloneive_lcell_comb \mem~1104 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~873_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~617_q ),
	.cin(gnd),
	.combout(\mem~1104_combout ),
	.cout());
defparam \mem~1104 .lut_mask = 16'hE5E0;
defparam \mem~1104 .sum_lutc_input = "datac";

dffeas \mem~1001 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_113),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~1001_q ),
	.prn(vcc));
defparam \mem~1001 .is_wysiwyg = "true";
defparam \mem~1001 .power_up = "low";

cycloneive_lcell_comb \mem~1105 (
	.dataa(\mem~745_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1104_combout ),
	.datad(\mem~1001_q ),
	.cin(gnd),
	.combout(\mem~1105_combout ),
	.cout());
defparam \mem~1105 .lut_mask = 16'hF838;
defparam \mem~1105 .sum_lutc_input = "datac";

dffeas \mem~361 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_113),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~361_q ),
	.prn(vcc));
defparam \mem~361 .is_wysiwyg = "true";
defparam \mem~361 .power_up = "low";

dffeas \mem~233 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_113),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~233_q ),
	.prn(vcc));
defparam \mem~233 .is_wysiwyg = "true";
defparam \mem~233 .power_up = "low";

dffeas \mem~105 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_113),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~105_q ),
	.prn(vcc));
defparam \mem~105 .is_wysiwyg = "true";
defparam \mem~105 .power_up = "low";

cycloneive_lcell_comb \mem~1106 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~233_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~105_q ),
	.cin(gnd),
	.combout(\mem~1106_combout ),
	.cout());
defparam \mem~1106 .lut_mask = 16'hE5E0;
defparam \mem~1106 .sum_lutc_input = "datac";

dffeas \mem~489 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_113),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~489_q ),
	.prn(vcc));
defparam \mem~489 .is_wysiwyg = "true";
defparam \mem~489 .power_up = "low";

cycloneive_lcell_comb \mem~1107 (
	.dataa(\mem~361_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1106_combout ),
	.datad(\mem~489_q ),
	.cin(gnd),
	.combout(\mem~1107_combout ),
	.cout());
defparam \mem~1107 .lut_mask = 16'hF838;
defparam \mem~1107 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1108 (
	.dataa(\mem~1105_combout ),
	.datab(\mem~1107_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1108_combout ),
	.cout());
defparam \mem~1108 .lut_mask = 16'hAACC;
defparam \mem~1108 .sum_lutc_input = "datac";

dffeas \internal_out_payload[115] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1108_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[115]~q ),
	.prn(vcc));
defparam \internal_out_payload[115] .is_wysiwyg = "true";
defparam \internal_out_payload[115] .power_up = "low";

dffeas \mem~753 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_121),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~753_q ),
	.prn(vcc));
defparam \mem~753 .is_wysiwyg = "true";
defparam \mem~753 .power_up = "low";

dffeas \mem~881 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_121),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~881_q ),
	.prn(vcc));
defparam \mem~881 .is_wysiwyg = "true";
defparam \mem~881 .power_up = "low";

dffeas \mem~625 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_121),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~625_q ),
	.prn(vcc));
defparam \mem~625 .is_wysiwyg = "true";
defparam \mem~625 .power_up = "low";

cycloneive_lcell_comb \mem~1109 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~881_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~625_q ),
	.cin(gnd),
	.combout(\mem~1109_combout ),
	.cout());
defparam \mem~1109 .lut_mask = 16'hE5E0;
defparam \mem~1109 .sum_lutc_input = "datac";

dffeas \mem~1009 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_121),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~1009_q ),
	.prn(vcc));
defparam \mem~1009 .is_wysiwyg = "true";
defparam \mem~1009 .power_up = "low";

cycloneive_lcell_comb \mem~1110 (
	.dataa(\mem~753_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1109_combout ),
	.datad(\mem~1009_q ),
	.cin(gnd),
	.combout(\mem~1110_combout ),
	.cout());
defparam \mem~1110 .lut_mask = 16'hF838;
defparam \mem~1110 .sum_lutc_input = "datac";

dffeas \mem~369 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_121),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~369_q ),
	.prn(vcc));
defparam \mem~369 .is_wysiwyg = "true";
defparam \mem~369 .power_up = "low";

dffeas \mem~241 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_121),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~241_q ),
	.prn(vcc));
defparam \mem~241 .is_wysiwyg = "true";
defparam \mem~241 .power_up = "low";

dffeas \mem~113 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_121),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~113_q ),
	.prn(vcc));
defparam \mem~113 .is_wysiwyg = "true";
defparam \mem~113 .power_up = "low";

cycloneive_lcell_comb \mem~1111 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~241_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~113_q ),
	.cin(gnd),
	.combout(\mem~1111_combout ),
	.cout());
defparam \mem~1111 .lut_mask = 16'hE5E0;
defparam \mem~1111 .sum_lutc_input = "datac";

dffeas \mem~497 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_121),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~497_q ),
	.prn(vcc));
defparam \mem~497 .is_wysiwyg = "true";
defparam \mem~497 .power_up = "low";

cycloneive_lcell_comb \mem~1112 (
	.dataa(\mem~369_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1111_combout ),
	.datad(\mem~497_q ),
	.cin(gnd),
	.combout(\mem~1112_combout ),
	.cout());
defparam \mem~1112 .lut_mask = 16'hF838;
defparam \mem~1112 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1113 (
	.dataa(\mem~1110_combout ),
	.datab(\mem~1112_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1113_combout ),
	.cout());
defparam \mem~1113 .lut_mask = 16'hAACC;
defparam \mem~1113 .sum_lutc_input = "datac";

dffeas \internal_out_payload[123] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1113_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[123]~q ),
	.prn(vcc));
defparam \internal_out_payload[123] .is_wysiwyg = "true";
defparam \internal_out_payload[123] .power_up = "low";

dffeas \mem~750 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_118),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~750_q ),
	.prn(vcc));
defparam \mem~750 .is_wysiwyg = "true";
defparam \mem~750 .power_up = "low";

dffeas \mem~878 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_118),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~878_q ),
	.prn(vcc));
defparam \mem~878 .is_wysiwyg = "true";
defparam \mem~878 .power_up = "low";

dffeas \mem~622 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_118),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~622_q ),
	.prn(vcc));
defparam \mem~622 .is_wysiwyg = "true";
defparam \mem~622 .power_up = "low";

cycloneive_lcell_comb \mem~1114 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~878_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~622_q ),
	.cin(gnd),
	.combout(\mem~1114_combout ),
	.cout());
defparam \mem~1114 .lut_mask = 16'hE5E0;
defparam \mem~1114 .sum_lutc_input = "datac";

dffeas \mem~1006 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_118),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~1006_q ),
	.prn(vcc));
defparam \mem~1006 .is_wysiwyg = "true";
defparam \mem~1006 .power_up = "low";

cycloneive_lcell_comb \mem~1115 (
	.dataa(\mem~750_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1114_combout ),
	.datad(\mem~1006_q ),
	.cin(gnd),
	.combout(\mem~1115_combout ),
	.cout());
defparam \mem~1115 .lut_mask = 16'hF838;
defparam \mem~1115 .sum_lutc_input = "datac";

dffeas \mem~366 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_118),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~366_q ),
	.prn(vcc));
defparam \mem~366 .is_wysiwyg = "true";
defparam \mem~366 .power_up = "low";

dffeas \mem~238 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_118),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~238_q ),
	.prn(vcc));
defparam \mem~238 .is_wysiwyg = "true";
defparam \mem~238 .power_up = "low";

dffeas \mem~110 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_118),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~110_q ),
	.prn(vcc));
defparam \mem~110 .is_wysiwyg = "true";
defparam \mem~110 .power_up = "low";

cycloneive_lcell_comb \mem~1116 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~238_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~110_q ),
	.cin(gnd),
	.combout(\mem~1116_combout ),
	.cout());
defparam \mem~1116 .lut_mask = 16'hE5E0;
defparam \mem~1116 .sum_lutc_input = "datac";

dffeas \mem~494 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_118),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~494_q ),
	.prn(vcc));
defparam \mem~494 .is_wysiwyg = "true";
defparam \mem~494 .power_up = "low";

cycloneive_lcell_comb \mem~1117 (
	.dataa(\mem~366_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1116_combout ),
	.datad(\mem~494_q ),
	.cin(gnd),
	.combout(\mem~1117_combout ),
	.cout());
defparam \mem~1117 .lut_mask = 16'hF838;
defparam \mem~1117 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1118 (
	.dataa(\mem~1115_combout ),
	.datab(\mem~1117_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1118_combout ),
	.cout());
defparam \mem~1118 .lut_mask = 16'hAACC;
defparam \mem~1118 .sum_lutc_input = "datac";

dffeas \internal_out_payload[120] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1118_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[120]~q ),
	.prn(vcc));
defparam \internal_out_payload[120] .is_wysiwyg = "true";
defparam \internal_out_payload[120] .power_up = "low";

dffeas \mem~751 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_119),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~751_q ),
	.prn(vcc));
defparam \mem~751 .is_wysiwyg = "true";
defparam \mem~751 .power_up = "low";

dffeas \mem~879 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_119),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~879_q ),
	.prn(vcc));
defparam \mem~879 .is_wysiwyg = "true";
defparam \mem~879 .power_up = "low";

dffeas \mem~623 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_119),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~623_q ),
	.prn(vcc));
defparam \mem~623 .is_wysiwyg = "true";
defparam \mem~623 .power_up = "low";

cycloneive_lcell_comb \mem~1119 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~879_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~623_q ),
	.cin(gnd),
	.combout(\mem~1119_combout ),
	.cout());
defparam \mem~1119 .lut_mask = 16'hE5E0;
defparam \mem~1119 .sum_lutc_input = "datac";

dffeas \mem~1007 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_119),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~1007_q ),
	.prn(vcc));
defparam \mem~1007 .is_wysiwyg = "true";
defparam \mem~1007 .power_up = "low";

cycloneive_lcell_comb \mem~1120 (
	.dataa(\mem~751_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1119_combout ),
	.datad(\mem~1007_q ),
	.cin(gnd),
	.combout(\mem~1120_combout ),
	.cout());
defparam \mem~1120 .lut_mask = 16'hF838;
defparam \mem~1120 .sum_lutc_input = "datac";

dffeas \mem~367 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_119),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~367_q ),
	.prn(vcc));
defparam \mem~367 .is_wysiwyg = "true";
defparam \mem~367 .power_up = "low";

dffeas \mem~239 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_119),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~239_q ),
	.prn(vcc));
defparam \mem~239 .is_wysiwyg = "true";
defparam \mem~239 .power_up = "low";

dffeas \mem~111 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_119),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~111_q ),
	.prn(vcc));
defparam \mem~111 .is_wysiwyg = "true";
defparam \mem~111 .power_up = "low";

cycloneive_lcell_comb \mem~1121 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~239_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~111_q ),
	.cin(gnd),
	.combout(\mem~1121_combout ),
	.cout());
defparam \mem~1121 .lut_mask = 16'hE5E0;
defparam \mem~1121 .sum_lutc_input = "datac";

dffeas \mem~495 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_119),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~495_q ),
	.prn(vcc));
defparam \mem~495 .is_wysiwyg = "true";
defparam \mem~495 .power_up = "low";

cycloneive_lcell_comb \mem~1122 (
	.dataa(\mem~367_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1121_combout ),
	.datad(\mem~495_q ),
	.cin(gnd),
	.combout(\mem~1122_combout ),
	.cout());
defparam \mem~1122 .lut_mask = 16'hF838;
defparam \mem~1122 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1123 (
	.dataa(\mem~1120_combout ),
	.datab(\mem~1122_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1123_combout ),
	.cout());
defparam \mem~1123 .lut_mask = 16'hAACC;
defparam \mem~1123 .sum_lutc_input = "datac";

dffeas \internal_out_payload[121] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1123_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[121]~q ),
	.prn(vcc));
defparam \internal_out_payload[121] .is_wysiwyg = "true";
defparam \internal_out_payload[121] .power_up = "low";

dffeas \mem~752 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_120),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~752_q ),
	.prn(vcc));
defparam \mem~752 .is_wysiwyg = "true";
defparam \mem~752 .power_up = "low";

dffeas \mem~880 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_120),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~880_q ),
	.prn(vcc));
defparam \mem~880 .is_wysiwyg = "true";
defparam \mem~880 .power_up = "low";

dffeas \mem~624 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_120),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~624_q ),
	.prn(vcc));
defparam \mem~624 .is_wysiwyg = "true";
defparam \mem~624 .power_up = "low";

cycloneive_lcell_comb \mem~1124 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~880_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~624_q ),
	.cin(gnd),
	.combout(\mem~1124_combout ),
	.cout());
defparam \mem~1124 .lut_mask = 16'hE5E0;
defparam \mem~1124 .sum_lutc_input = "datac";

dffeas \mem~1008 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_120),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~1008_q ),
	.prn(vcc));
defparam \mem~1008 .is_wysiwyg = "true";
defparam \mem~1008 .power_up = "low";

cycloneive_lcell_comb \mem~1125 (
	.dataa(\mem~752_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1124_combout ),
	.datad(\mem~1008_q ),
	.cin(gnd),
	.combout(\mem~1125_combout ),
	.cout());
defparam \mem~1125 .lut_mask = 16'hF838;
defparam \mem~1125 .sum_lutc_input = "datac";

dffeas \mem~368 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_120),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~368_q ),
	.prn(vcc));
defparam \mem~368 .is_wysiwyg = "true";
defparam \mem~368 .power_up = "low";

dffeas \mem~240 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_120),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~240_q ),
	.prn(vcc));
defparam \mem~240 .is_wysiwyg = "true";
defparam \mem~240 .power_up = "low";

dffeas \mem~112 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_120),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~112_q ),
	.prn(vcc));
defparam \mem~112 .is_wysiwyg = "true";
defparam \mem~112 .power_up = "low";

cycloneive_lcell_comb \mem~1126 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~240_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~112_q ),
	.cin(gnd),
	.combout(\mem~1126_combout ),
	.cout());
defparam \mem~1126 .lut_mask = 16'hE5E0;
defparam \mem~1126 .sum_lutc_input = "datac";

dffeas \mem~496 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_120),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~496_q ),
	.prn(vcc));
defparam \mem~496 .is_wysiwyg = "true";
defparam \mem~496 .power_up = "low";

cycloneive_lcell_comb \mem~1127 (
	.dataa(\mem~368_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1126_combout ),
	.datad(\mem~496_q ),
	.cin(gnd),
	.combout(\mem~1127_combout ),
	.cout());
defparam \mem~1127 .lut_mask = 16'hF838;
defparam \mem~1127 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1128 (
	.dataa(\mem~1125_combout ),
	.datab(\mem~1127_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1128_combout ),
	.cout());
defparam \mem~1128 .lut_mask = 16'hAACC;
defparam \mem~1128 .sum_lutc_input = "datac";

dffeas \internal_out_payload[122] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1128_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[122]~q ),
	.prn(vcc));
defparam \internal_out_payload[122] .is_wysiwyg = "true";
defparam \internal_out_payload[122] .power_up = "low";

dffeas \mem~746 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_114),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~746_q ),
	.prn(vcc));
defparam \mem~746 .is_wysiwyg = "true";
defparam \mem~746 .power_up = "low";

dffeas \mem~874 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_114),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~874_q ),
	.prn(vcc));
defparam \mem~874 .is_wysiwyg = "true";
defparam \mem~874 .power_up = "low";

dffeas \mem~618 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_114),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~618_q ),
	.prn(vcc));
defparam \mem~618 .is_wysiwyg = "true";
defparam \mem~618 .power_up = "low";

cycloneive_lcell_comb \mem~1129 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~874_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~618_q ),
	.cin(gnd),
	.combout(\mem~1129_combout ),
	.cout());
defparam \mem~1129 .lut_mask = 16'hE5E0;
defparam \mem~1129 .sum_lutc_input = "datac";

dffeas \mem~1002 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_114),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~1002_q ),
	.prn(vcc));
defparam \mem~1002 .is_wysiwyg = "true";
defparam \mem~1002 .power_up = "low";

cycloneive_lcell_comb \mem~1130 (
	.dataa(\mem~746_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1129_combout ),
	.datad(\mem~1002_q ),
	.cin(gnd),
	.combout(\mem~1130_combout ),
	.cout());
defparam \mem~1130 .lut_mask = 16'hF838;
defparam \mem~1130 .sum_lutc_input = "datac";

dffeas \mem~362 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_114),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~362_q ),
	.prn(vcc));
defparam \mem~362 .is_wysiwyg = "true";
defparam \mem~362 .power_up = "low";

dffeas \mem~234 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_114),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~234_q ),
	.prn(vcc));
defparam \mem~234 .is_wysiwyg = "true";
defparam \mem~234 .power_up = "low";

dffeas \mem~106 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_114),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~106_q ),
	.prn(vcc));
defparam \mem~106 .is_wysiwyg = "true";
defparam \mem~106 .power_up = "low";

cycloneive_lcell_comb \mem~1131 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~234_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~106_q ),
	.cin(gnd),
	.combout(\mem~1131_combout ),
	.cout());
defparam \mem~1131 .lut_mask = 16'hE5E0;
defparam \mem~1131 .sum_lutc_input = "datac";

dffeas \mem~490 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_114),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~490_q ),
	.prn(vcc));
defparam \mem~490 .is_wysiwyg = "true";
defparam \mem~490 .power_up = "low";

cycloneive_lcell_comb \mem~1132 (
	.dataa(\mem~362_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1131_combout ),
	.datad(\mem~490_q ),
	.cin(gnd),
	.combout(\mem~1132_combout ),
	.cout());
defparam \mem~1132 .lut_mask = 16'hF838;
defparam \mem~1132 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1133 (
	.dataa(\mem~1130_combout ),
	.datab(\mem~1132_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1133_combout ),
	.cout());
defparam \mem~1133 .lut_mask = 16'hAACC;
defparam \mem~1133 .sum_lutc_input = "datac";

dffeas \internal_out_payload[116] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1133_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[116]~q ),
	.prn(vcc));
defparam \internal_out_payload[116] .is_wysiwyg = "true";
defparam \internal_out_payload[116] .power_up = "low";

dffeas \mem~747 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_115),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~747_q ),
	.prn(vcc));
defparam \mem~747 .is_wysiwyg = "true";
defparam \mem~747 .power_up = "low";

dffeas \mem~875 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_115),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~875_q ),
	.prn(vcc));
defparam \mem~875 .is_wysiwyg = "true";
defparam \mem~875 .power_up = "low";

dffeas \mem~619 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_115),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~619_q ),
	.prn(vcc));
defparam \mem~619 .is_wysiwyg = "true";
defparam \mem~619 .power_up = "low";

cycloneive_lcell_comb \mem~1134 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~875_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~619_q ),
	.cin(gnd),
	.combout(\mem~1134_combout ),
	.cout());
defparam \mem~1134 .lut_mask = 16'hE5E0;
defparam \mem~1134 .sum_lutc_input = "datac";

dffeas \mem~1003 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_115),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~1003_q ),
	.prn(vcc));
defparam \mem~1003 .is_wysiwyg = "true";
defparam \mem~1003 .power_up = "low";

cycloneive_lcell_comb \mem~1135 (
	.dataa(\mem~747_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1134_combout ),
	.datad(\mem~1003_q ),
	.cin(gnd),
	.combout(\mem~1135_combout ),
	.cout());
defparam \mem~1135 .lut_mask = 16'hF838;
defparam \mem~1135 .sum_lutc_input = "datac";

dffeas \mem~363 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_115),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~363_q ),
	.prn(vcc));
defparam \mem~363 .is_wysiwyg = "true";
defparam \mem~363 .power_up = "low";

dffeas \mem~235 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_115),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~235_q ),
	.prn(vcc));
defparam \mem~235 .is_wysiwyg = "true";
defparam \mem~235 .power_up = "low";

dffeas \mem~107 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_115),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~107_q ),
	.prn(vcc));
defparam \mem~107 .is_wysiwyg = "true";
defparam \mem~107 .power_up = "low";

cycloneive_lcell_comb \mem~1136 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~235_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~107_q ),
	.cin(gnd),
	.combout(\mem~1136_combout ),
	.cout());
defparam \mem~1136 .lut_mask = 16'hE5E0;
defparam \mem~1136 .sum_lutc_input = "datac";

dffeas \mem~491 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_115),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~491_q ),
	.prn(vcc));
defparam \mem~491 .is_wysiwyg = "true";
defparam \mem~491 .power_up = "low";

cycloneive_lcell_comb \mem~1137 (
	.dataa(\mem~363_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1136_combout ),
	.datad(\mem~491_q ),
	.cin(gnd),
	.combout(\mem~1137_combout ),
	.cout());
defparam \mem~1137 .lut_mask = 16'hF838;
defparam \mem~1137 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1138 (
	.dataa(\mem~1135_combout ),
	.datab(\mem~1137_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1138_combout ),
	.cout());
defparam \mem~1138 .lut_mask = 16'hAACC;
defparam \mem~1138 .sum_lutc_input = "datac";

dffeas \internal_out_payload[117] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1138_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[117]~q ),
	.prn(vcc));
defparam \internal_out_payload[117] .is_wysiwyg = "true";
defparam \internal_out_payload[117] .power_up = "low";

dffeas \mem~748 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_116),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~748_q ),
	.prn(vcc));
defparam \mem~748 .is_wysiwyg = "true";
defparam \mem~748 .power_up = "low";

dffeas \mem~876 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_116),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~876_q ),
	.prn(vcc));
defparam \mem~876 .is_wysiwyg = "true";
defparam \mem~876 .power_up = "low";

dffeas \mem~620 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_116),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~620_q ),
	.prn(vcc));
defparam \mem~620 .is_wysiwyg = "true";
defparam \mem~620 .power_up = "low";

cycloneive_lcell_comb \mem~1139 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~876_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~620_q ),
	.cin(gnd),
	.combout(\mem~1139_combout ),
	.cout());
defparam \mem~1139 .lut_mask = 16'hE5E0;
defparam \mem~1139 .sum_lutc_input = "datac";

dffeas \mem~1004 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_116),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~1004_q ),
	.prn(vcc));
defparam \mem~1004 .is_wysiwyg = "true";
defparam \mem~1004 .power_up = "low";

cycloneive_lcell_comb \mem~1140 (
	.dataa(\mem~748_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1139_combout ),
	.datad(\mem~1004_q ),
	.cin(gnd),
	.combout(\mem~1140_combout ),
	.cout());
defparam \mem~1140 .lut_mask = 16'hF838;
defparam \mem~1140 .sum_lutc_input = "datac";

dffeas \mem~364 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_116),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~364_q ),
	.prn(vcc));
defparam \mem~364 .is_wysiwyg = "true";
defparam \mem~364 .power_up = "low";

dffeas \mem~236 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_116),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~236_q ),
	.prn(vcc));
defparam \mem~236 .is_wysiwyg = "true";
defparam \mem~236 .power_up = "low";

dffeas \mem~108 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_116),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~108_q ),
	.prn(vcc));
defparam \mem~108 .is_wysiwyg = "true";
defparam \mem~108 .power_up = "low";

cycloneive_lcell_comb \mem~1141 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~236_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~108_q ),
	.cin(gnd),
	.combout(\mem~1141_combout ),
	.cout());
defparam \mem~1141 .lut_mask = 16'hE5E0;
defparam \mem~1141 .sum_lutc_input = "datac";

dffeas \mem~492 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_116),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~492_q ),
	.prn(vcc));
defparam \mem~492 .is_wysiwyg = "true";
defparam \mem~492 .power_up = "low";

cycloneive_lcell_comb \mem~1142 (
	.dataa(\mem~364_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1141_combout ),
	.datad(\mem~492_q ),
	.cin(gnd),
	.combout(\mem~1142_combout ),
	.cout());
defparam \mem~1142 .lut_mask = 16'hF838;
defparam \mem~1142 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1143 (
	.dataa(\mem~1140_combout ),
	.datab(\mem~1142_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1143_combout ),
	.cout());
defparam \mem~1143 .lut_mask = 16'hAACC;
defparam \mem~1143 .sum_lutc_input = "datac";

dffeas \internal_out_payload[118] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1143_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[118]~q ),
	.prn(vcc));
defparam \internal_out_payload[118] .is_wysiwyg = "true";
defparam \internal_out_payload[118] .power_up = "low";

dffeas \mem~749 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_117),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~749_q ),
	.prn(vcc));
defparam \mem~749 .is_wysiwyg = "true";
defparam \mem~749 .power_up = "low";

dffeas \mem~877 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_117),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~877_q ),
	.prn(vcc));
defparam \mem~877 .is_wysiwyg = "true";
defparam \mem~877 .power_up = "low";

dffeas \mem~621 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_117),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~621_q ),
	.prn(vcc));
defparam \mem~621 .is_wysiwyg = "true";
defparam \mem~621 .power_up = "low";

cycloneive_lcell_comb \mem~1144 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~877_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~621_q ),
	.cin(gnd),
	.combout(\mem~1144_combout ),
	.cout());
defparam \mem~1144 .lut_mask = 16'hE5E0;
defparam \mem~1144 .sum_lutc_input = "datac";

dffeas \mem~1005 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_117),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~1005_q ),
	.prn(vcc));
defparam \mem~1005 .is_wysiwyg = "true";
defparam \mem~1005 .power_up = "low";

cycloneive_lcell_comb \mem~1145 (
	.dataa(\mem~749_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1144_combout ),
	.datad(\mem~1005_q ),
	.cin(gnd),
	.combout(\mem~1145_combout ),
	.cout());
defparam \mem~1145 .lut_mask = 16'hF838;
defparam \mem~1145 .sum_lutc_input = "datac";

dffeas \mem~365 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_117),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~365_q ),
	.prn(vcc));
defparam \mem~365 .is_wysiwyg = "true";
defparam \mem~365 .power_up = "low";

dffeas \mem~237 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_117),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~237_q ),
	.prn(vcc));
defparam \mem~237 .is_wysiwyg = "true";
defparam \mem~237 .power_up = "low";

dffeas \mem~109 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_117),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~109_q ),
	.prn(vcc));
defparam \mem~109 .is_wysiwyg = "true";
defparam \mem~109 .power_up = "low";

cycloneive_lcell_comb \mem~1146 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~237_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~109_q ),
	.cin(gnd),
	.combout(\mem~1146_combout ),
	.cout());
defparam \mem~1146 .lut_mask = 16'hE5E0;
defparam \mem~1146 .sum_lutc_input = "datac";

dffeas \mem~493 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_117),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~493_q ),
	.prn(vcc));
defparam \mem~493 .is_wysiwyg = "true";
defparam \mem~493 .power_up = "low";

cycloneive_lcell_comb \mem~1147 (
	.dataa(\mem~365_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1146_combout ),
	.datad(\mem~493_q ),
	.cin(gnd),
	.combout(\mem~1147_combout ),
	.cout());
defparam \mem~1147 .lut_mask = 16'hF838;
defparam \mem~1147 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1148 (
	.dataa(\mem~1145_combout ),
	.datab(\mem~1147_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1148_combout ),
	.cout());
defparam \mem~1148 .lut_mask = 16'hAACC;
defparam \mem~1148 .sum_lutc_input = "datac";

dffeas \internal_out_payload[119] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1148_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[119]~q ),
	.prn(vcc));
defparam \internal_out_payload[119] .is_wysiwyg = "true";
defparam \internal_out_payload[119] .power_up = "low";

dffeas \mem~766 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_54),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~766_q ),
	.prn(vcc));
defparam \mem~766 .is_wysiwyg = "true";
defparam \mem~766 .power_up = "low";

dffeas \mem~894 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_54),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~894_q ),
	.prn(vcc));
defparam \mem~894 .is_wysiwyg = "true";
defparam \mem~894 .power_up = "low";

dffeas \mem~638 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_54),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~638_q ),
	.prn(vcc));
defparam \mem~638 .is_wysiwyg = "true";
defparam \mem~638 .power_up = "low";

cycloneive_lcell_comb \mem~1149 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~894_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~638_q ),
	.cin(gnd),
	.combout(\mem~1149_combout ),
	.cout());
defparam \mem~1149 .lut_mask = 16'hE5E0;
defparam \mem~1149 .sum_lutc_input = "datac";

dffeas \mem~1022 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_54),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~1022_q ),
	.prn(vcc));
defparam \mem~1022 .is_wysiwyg = "true";
defparam \mem~1022 .power_up = "low";

cycloneive_lcell_comb \mem~1150 (
	.dataa(\mem~766_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1149_combout ),
	.datad(\mem~1022_q ),
	.cin(gnd),
	.combout(\mem~1150_combout ),
	.cout());
defparam \mem~1150 .lut_mask = 16'hF838;
defparam \mem~1150 .sum_lutc_input = "datac";

dffeas \mem~382 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_54),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~382_q ),
	.prn(vcc));
defparam \mem~382 .is_wysiwyg = "true";
defparam \mem~382 .power_up = "low";

dffeas \mem~254 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_54),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~254_q ),
	.prn(vcc));
defparam \mem~254 .is_wysiwyg = "true";
defparam \mem~254 .power_up = "low";

dffeas \mem~126 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_54),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~126_q ),
	.prn(vcc));
defparam \mem~126 .is_wysiwyg = "true";
defparam \mem~126 .power_up = "low";

cycloneive_lcell_comb \mem~1151 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~254_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~126_q ),
	.cin(gnd),
	.combout(\mem~1151_combout ),
	.cout());
defparam \mem~1151 .lut_mask = 16'hE5E0;
defparam \mem~1151 .sum_lutc_input = "datac";

dffeas \mem~510 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_54),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~510_q ),
	.prn(vcc));
defparam \mem~510 .is_wysiwyg = "true";
defparam \mem~510 .power_up = "low";

cycloneive_lcell_comb \mem~1152 (
	.dataa(\mem~382_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1151_combout ),
	.datad(\mem~510_q ),
	.cin(gnd),
	.combout(\mem~1152_combout ),
	.cout());
defparam \mem~1152 .lut_mask = 16'hF838;
defparam \mem~1152 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1153 (
	.dataa(\mem~1150_combout ),
	.datab(\mem~1152_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1153_combout ),
	.cout());
defparam \mem~1153 .lut_mask = 16'hAACC;
defparam \mem~1153 .sum_lutc_input = "datac";

dffeas \internal_out_payload[147] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1153_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[147]~q ),
	.prn(vcc));
defparam \internal_out_payload[147] .is_wysiwyg = "true";
defparam \internal_out_payload[147] .power_up = "low";

dffeas \mem~640 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_9),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~640_q ),
	.prn(vcc));
defparam \mem~640 .is_wysiwyg = "true";
defparam \mem~640 .power_up = "low";

dffeas \mem~768 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_9),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~768_q ),
	.prn(vcc));
defparam \mem~768 .is_wysiwyg = "true";
defparam \mem~768 .power_up = "low";

dffeas \mem~512 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_9),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~512_q ),
	.prn(vcc));
defparam \mem~512 .is_wysiwyg = "true";
defparam \mem~512 .power_up = "low";

cycloneive_lcell_comb \mem~1154 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~768_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~512_q ),
	.cin(gnd),
	.combout(\mem~1154_combout ),
	.cout());
defparam \mem~1154 .lut_mask = 16'hE5E0;
defparam \mem~1154 .sum_lutc_input = "datac";

dffeas \mem~896 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_9),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~896_q ),
	.prn(vcc));
defparam \mem~896 .is_wysiwyg = "true";
defparam \mem~896 .power_up = "low";

cycloneive_lcell_comb \mem~1155 (
	.dataa(\mem~640_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1154_combout ),
	.datad(\mem~896_q ),
	.cin(gnd),
	.combout(\mem~1155_combout ),
	.cout());
defparam \mem~1155 .lut_mask = 16'hF838;
defparam \mem~1155 .sum_lutc_input = "datac";

dffeas \mem~256 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_9),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~256_q ),
	.prn(vcc));
defparam \mem~256 .is_wysiwyg = "true";
defparam \mem~256 .power_up = "low";

dffeas \mem~128 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_9),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~128_q ),
	.prn(vcc));
defparam \mem~128 .is_wysiwyg = "true";
defparam \mem~128 .power_up = "low";

dffeas \mem~0 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_9),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~0_q ),
	.prn(vcc));
defparam \mem~0 .is_wysiwyg = "true";
defparam \mem~0 .power_up = "low";

cycloneive_lcell_comb \mem~1156 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~128_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~0_q ),
	.cin(gnd),
	.combout(\mem~1156_combout ),
	.cout());
defparam \mem~1156 .lut_mask = 16'hE5E0;
defparam \mem~1156 .sum_lutc_input = "datac";

dffeas \mem~384 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_9),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~384_q ),
	.prn(vcc));
defparam \mem~384 .is_wysiwyg = "true";
defparam \mem~384 .power_up = "low";

cycloneive_lcell_comb \mem~1157 (
	.dataa(\mem~256_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1156_combout ),
	.datad(\mem~384_q ),
	.cin(gnd),
	.combout(\mem~1157_combout ),
	.cout());
defparam \mem~1157 .lut_mask = 16'hF838;
defparam \mem~1157 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1158 (
	.dataa(\mem~1155_combout ),
	.datab(\mem~1157_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1158_combout ),
	.cout());
defparam \mem~1158 .lut_mask = 16'hAACC;
defparam \mem~1158 .sum_lutc_input = "datac";

dffeas \internal_out_payload[2] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1158_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[2]~q ),
	.prn(vcc));
defparam \internal_out_payload[2] .is_wysiwyg = "true";
defparam \internal_out_payload[2] .power_up = "low";

dffeas \mem~715 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_3),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~715_q ),
	.prn(vcc));
defparam \mem~715 .is_wysiwyg = "true";
defparam \mem~715 .power_up = "low";

dffeas \mem~843 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_3),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~843_q ),
	.prn(vcc));
defparam \mem~843 .is_wysiwyg = "true";
defparam \mem~843 .power_up = "low";

dffeas \mem~587 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_3),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~587_q ),
	.prn(vcc));
defparam \mem~587 .is_wysiwyg = "true";
defparam \mem~587 .power_up = "low";

cycloneive_lcell_comb \mem~1159 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~843_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~587_q ),
	.cin(gnd),
	.combout(\mem~1159_combout ),
	.cout());
defparam \mem~1159 .lut_mask = 16'hE5E0;
defparam \mem~1159 .sum_lutc_input = "datac";

dffeas \mem~971 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_3),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~971_q ),
	.prn(vcc));
defparam \mem~971 .is_wysiwyg = "true";
defparam \mem~971 .power_up = "low";

cycloneive_lcell_comb \mem~1160 (
	.dataa(\mem~715_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1159_combout ),
	.datad(\mem~971_q ),
	.cin(gnd),
	.combout(\mem~1160_combout ),
	.cout());
defparam \mem~1160 .lut_mask = 16'hF838;
defparam \mem~1160 .sum_lutc_input = "datac";

dffeas \mem~331 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_3),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~331_q ),
	.prn(vcc));
defparam \mem~331 .is_wysiwyg = "true";
defparam \mem~331 .power_up = "low";

dffeas \mem~203 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_3),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~203_q ),
	.prn(vcc));
defparam \mem~203 .is_wysiwyg = "true";
defparam \mem~203 .power_up = "low";

dffeas \mem~75 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_3),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~75_q ),
	.prn(vcc));
defparam \mem~75 .is_wysiwyg = "true";
defparam \mem~75 .power_up = "low";

cycloneive_lcell_comb \mem~1161 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~203_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~75_q ),
	.cin(gnd),
	.combout(\mem~1161_combout ),
	.cout());
defparam \mem~1161 .lut_mask = 16'hE5E0;
defparam \mem~1161 .sum_lutc_input = "datac";

dffeas \mem~459 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_3),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~459_q ),
	.prn(vcc));
defparam \mem~459 .is_wysiwyg = "true";
defparam \mem~459 .power_up = "low";

cycloneive_lcell_comb \mem~1162 (
	.dataa(\mem~331_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1161_combout ),
	.datad(\mem~459_q ),
	.cin(gnd),
	.combout(\mem~1162_combout ),
	.cout());
defparam \mem~1162 .lut_mask = 16'hF838;
defparam \mem~1162 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1163 (
	.dataa(\mem~1160_combout ),
	.datab(\mem~1162_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1163_combout ),
	.cout());
defparam \mem~1163 .lut_mask = 16'hAACC;
defparam \mem~1163 .sum_lutc_input = "datac";

dffeas \internal_out_payload[77] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1163_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[77]~q ),
	.prn(vcc));
defparam \internal_out_payload[77] .is_wysiwyg = "true";
defparam \internal_out_payload[77] .power_up = "low";

dffeas \mem~716 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_4),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~716_q ),
	.prn(vcc));
defparam \mem~716 .is_wysiwyg = "true";
defparam \mem~716 .power_up = "low";

dffeas \mem~844 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_4),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~844_q ),
	.prn(vcc));
defparam \mem~844 .is_wysiwyg = "true";
defparam \mem~844 .power_up = "low";

dffeas \mem~588 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_4),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~588_q ),
	.prn(vcc));
defparam \mem~588 .is_wysiwyg = "true";
defparam \mem~588 .power_up = "low";

cycloneive_lcell_comb \mem~1164 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~844_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~588_q ),
	.cin(gnd),
	.combout(\mem~1164_combout ),
	.cout());
defparam \mem~1164 .lut_mask = 16'hE5E0;
defparam \mem~1164 .sum_lutc_input = "datac";

dffeas \mem~972 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_4),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~972_q ),
	.prn(vcc));
defparam \mem~972 .is_wysiwyg = "true";
defparam \mem~972 .power_up = "low";

cycloneive_lcell_comb \mem~1165 (
	.dataa(\mem~716_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1164_combout ),
	.datad(\mem~972_q ),
	.cin(gnd),
	.combout(\mem~1165_combout ),
	.cout());
defparam \mem~1165 .lut_mask = 16'hF838;
defparam \mem~1165 .sum_lutc_input = "datac";

dffeas \mem~332 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_4),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~332_q ),
	.prn(vcc));
defparam \mem~332 .is_wysiwyg = "true";
defparam \mem~332 .power_up = "low";

dffeas \mem~204 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_4),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~204_q ),
	.prn(vcc));
defparam \mem~204 .is_wysiwyg = "true";
defparam \mem~204 .power_up = "low";

dffeas \mem~76 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_4),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~76_q ),
	.prn(vcc));
defparam \mem~76 .is_wysiwyg = "true";
defparam \mem~76 .power_up = "low";

cycloneive_lcell_comb \mem~1166 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~204_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~76_q ),
	.cin(gnd),
	.combout(\mem~1166_combout ),
	.cout());
defparam \mem~1166 .lut_mask = 16'hE5E0;
defparam \mem~1166 .sum_lutc_input = "datac";

dffeas \mem~460 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_4),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~460_q ),
	.prn(vcc));
defparam \mem~460 .is_wysiwyg = "true";
defparam \mem~460 .power_up = "low";

cycloneive_lcell_comb \mem~1167 (
	.dataa(\mem~332_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1166_combout ),
	.datad(\mem~460_q ),
	.cin(gnd),
	.combout(\mem~1167_combout ),
	.cout());
defparam \mem~1167 .lut_mask = 16'hF838;
defparam \mem~1167 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1168 (
	.dataa(\mem~1165_combout ),
	.datab(\mem~1167_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1168_combout ),
	.cout());
defparam \mem~1168 .lut_mask = 16'hAACC;
defparam \mem~1168 .sum_lutc_input = "datac";

dffeas \internal_out_payload[78] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1168_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[78]~q ),
	.prn(vcc));
defparam \internal_out_payload[78] .is_wysiwyg = "true";
defparam \internal_out_payload[78] .power_up = "low";

dffeas \mem~717 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_5),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~717_q ),
	.prn(vcc));
defparam \mem~717 .is_wysiwyg = "true";
defparam \mem~717 .power_up = "low";

dffeas \mem~845 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_5),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~845_q ),
	.prn(vcc));
defparam \mem~845 .is_wysiwyg = "true";
defparam \mem~845 .power_up = "low";

dffeas \mem~589 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_5),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~589_q ),
	.prn(vcc));
defparam \mem~589 .is_wysiwyg = "true";
defparam \mem~589 .power_up = "low";

cycloneive_lcell_comb \mem~1169 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~845_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~589_q ),
	.cin(gnd),
	.combout(\mem~1169_combout ),
	.cout());
defparam \mem~1169 .lut_mask = 16'hE5E0;
defparam \mem~1169 .sum_lutc_input = "datac";

dffeas \mem~973 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_5),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~973_q ),
	.prn(vcc));
defparam \mem~973 .is_wysiwyg = "true";
defparam \mem~973 .power_up = "low";

cycloneive_lcell_comb \mem~1170 (
	.dataa(\mem~717_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1169_combout ),
	.datad(\mem~973_q ),
	.cin(gnd),
	.combout(\mem~1170_combout ),
	.cout());
defparam \mem~1170 .lut_mask = 16'hF838;
defparam \mem~1170 .sum_lutc_input = "datac";

dffeas \mem~333 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_5),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~333_q ),
	.prn(vcc));
defparam \mem~333 .is_wysiwyg = "true";
defparam \mem~333 .power_up = "low";

dffeas \mem~205 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_5),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~205_q ),
	.prn(vcc));
defparam \mem~205 .is_wysiwyg = "true";
defparam \mem~205 .power_up = "low";

dffeas \mem~77 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_5),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~77_q ),
	.prn(vcc));
defparam \mem~77 .is_wysiwyg = "true";
defparam \mem~77 .power_up = "low";

cycloneive_lcell_comb \mem~1171 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~205_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~77_q ),
	.cin(gnd),
	.combout(\mem~1171_combout ),
	.cout());
defparam \mem~1171 .lut_mask = 16'hE5E0;
defparam \mem~1171 .sum_lutc_input = "datac";

dffeas \mem~461 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_5),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~461_q ),
	.prn(vcc));
defparam \mem~461 .is_wysiwyg = "true";
defparam \mem~461 .power_up = "low";

cycloneive_lcell_comb \mem~1172 (
	.dataa(\mem~333_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1171_combout ),
	.datad(\mem~461_q ),
	.cin(gnd),
	.combout(\mem~1172_combout ),
	.cout());
defparam \mem~1172 .lut_mask = 16'hF838;
defparam \mem~1172 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1173 (
	.dataa(\mem~1170_combout ),
	.datab(\mem~1172_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1173_combout ),
	.cout());
defparam \mem~1173 .lut_mask = 16'hAACC;
defparam \mem~1173 .sum_lutc_input = "datac";

dffeas \internal_out_payload[79] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1173_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[79]~q ),
	.prn(vcc));
defparam \internal_out_payload[79] .is_wysiwyg = "true";
defparam \internal_out_payload[79] .power_up = "low";

dffeas \mem~718 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_6),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~718_q ),
	.prn(vcc));
defparam \mem~718 .is_wysiwyg = "true";
defparam \mem~718 .power_up = "low";

dffeas \mem~846 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_6),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~846_q ),
	.prn(vcc));
defparam \mem~846 .is_wysiwyg = "true";
defparam \mem~846 .power_up = "low";

dffeas \mem~590 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_6),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~590_q ),
	.prn(vcc));
defparam \mem~590 .is_wysiwyg = "true";
defparam \mem~590 .power_up = "low";

cycloneive_lcell_comb \mem~1174 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~846_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~590_q ),
	.cin(gnd),
	.combout(\mem~1174_combout ),
	.cout());
defparam \mem~1174 .lut_mask = 16'hE5E0;
defparam \mem~1174 .sum_lutc_input = "datac";

dffeas \mem~974 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_6),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~974_q ),
	.prn(vcc));
defparam \mem~974 .is_wysiwyg = "true";
defparam \mem~974 .power_up = "low";

cycloneive_lcell_comb \mem~1175 (
	.dataa(\mem~718_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1174_combout ),
	.datad(\mem~974_q ),
	.cin(gnd),
	.combout(\mem~1175_combout ),
	.cout());
defparam \mem~1175 .lut_mask = 16'hF838;
defparam \mem~1175 .sum_lutc_input = "datac";

dffeas \mem~334 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_6),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~334_q ),
	.prn(vcc));
defparam \mem~334 .is_wysiwyg = "true";
defparam \mem~334 .power_up = "low";

dffeas \mem~206 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_6),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~206_q ),
	.prn(vcc));
defparam \mem~206 .is_wysiwyg = "true";
defparam \mem~206 .power_up = "low";

dffeas \mem~78 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_6),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~78_q ),
	.prn(vcc));
defparam \mem~78 .is_wysiwyg = "true";
defparam \mem~78 .power_up = "low";

cycloneive_lcell_comb \mem~1176 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~206_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~78_q ),
	.cin(gnd),
	.combout(\mem~1176_combout ),
	.cout());
defparam \mem~1176 .lut_mask = 16'hE5E0;
defparam \mem~1176 .sum_lutc_input = "datac";

dffeas \mem~462 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_6),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~462_q ),
	.prn(vcc));
defparam \mem~462 .is_wysiwyg = "true";
defparam \mem~462 .power_up = "low";

cycloneive_lcell_comb \mem~1177 (
	.dataa(\mem~334_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1176_combout ),
	.datad(\mem~462_q ),
	.cin(gnd),
	.combout(\mem~1177_combout ),
	.cout());
defparam \mem~1177 .lut_mask = 16'hF838;
defparam \mem~1177 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1178 (
	.dataa(\mem~1175_combout ),
	.datab(\mem~1177_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1178_combout ),
	.cout());
defparam \mem~1178 .lut_mask = 16'hAACC;
defparam \mem~1178 .sum_lutc_input = "datac";

dffeas \internal_out_payload[80] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1178_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[80]~q ),
	.prn(vcc));
defparam \internal_out_payload[80] .is_wysiwyg = "true";
defparam \internal_out_payload[80] .power_up = "low";

dffeas \mem~719 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_7),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~719_q ),
	.prn(vcc));
defparam \mem~719 .is_wysiwyg = "true";
defparam \mem~719 .power_up = "low";

dffeas \mem~847 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_7),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~847_q ),
	.prn(vcc));
defparam \mem~847 .is_wysiwyg = "true";
defparam \mem~847 .power_up = "low";

dffeas \mem~591 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_7),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~591_q ),
	.prn(vcc));
defparam \mem~591 .is_wysiwyg = "true";
defparam \mem~591 .power_up = "low";

cycloneive_lcell_comb \mem~1179 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~847_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~591_q ),
	.cin(gnd),
	.combout(\mem~1179_combout ),
	.cout());
defparam \mem~1179 .lut_mask = 16'hE5E0;
defparam \mem~1179 .sum_lutc_input = "datac";

dffeas \mem~975 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_7),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~975_q ),
	.prn(vcc));
defparam \mem~975 .is_wysiwyg = "true";
defparam \mem~975 .power_up = "low";

cycloneive_lcell_comb \mem~1180 (
	.dataa(\mem~719_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1179_combout ),
	.datad(\mem~975_q ),
	.cin(gnd),
	.combout(\mem~1180_combout ),
	.cout());
defparam \mem~1180 .lut_mask = 16'hF838;
defparam \mem~1180 .sum_lutc_input = "datac";

dffeas \mem~335 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_7),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~335_q ),
	.prn(vcc));
defparam \mem~335 .is_wysiwyg = "true";
defparam \mem~335 .power_up = "low";

dffeas \mem~207 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_7),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~207_q ),
	.prn(vcc));
defparam \mem~207 .is_wysiwyg = "true";
defparam \mem~207 .power_up = "low";

dffeas \mem~79 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_7),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~79_q ),
	.prn(vcc));
defparam \mem~79 .is_wysiwyg = "true";
defparam \mem~79 .power_up = "low";

cycloneive_lcell_comb \mem~1181 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~207_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~79_q ),
	.cin(gnd),
	.combout(\mem~1181_combout ),
	.cout());
defparam \mem~1181 .lut_mask = 16'hE5E0;
defparam \mem~1181 .sum_lutc_input = "datac";

dffeas \mem~463 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_7),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~463_q ),
	.prn(vcc));
defparam \mem~463 .is_wysiwyg = "true";
defparam \mem~463 .power_up = "low";

cycloneive_lcell_comb \mem~1182 (
	.dataa(\mem~335_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1181_combout ),
	.datad(\mem~463_q ),
	.cin(gnd),
	.combout(\mem~1182_combout ),
	.cout());
defparam \mem~1182 .lut_mask = 16'hF838;
defparam \mem~1182 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1183 (
	.dataa(\mem~1180_combout ),
	.datab(\mem~1182_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1183_combout ),
	.cout());
defparam \mem~1183 .lut_mask = 16'hAACC;
defparam \mem~1183 .sum_lutc_input = "datac";

dffeas \internal_out_payload[81] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1183_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[81]~q ),
	.prn(vcc));
defparam \internal_out_payload[81] .is_wysiwyg = "true";
defparam \internal_out_payload[81] .power_up = "low";

dffeas \mem~720 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_8),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~720_q ),
	.prn(vcc));
defparam \mem~720 .is_wysiwyg = "true";
defparam \mem~720 .power_up = "low";

dffeas \mem~848 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_8),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~848_q ),
	.prn(vcc));
defparam \mem~848 .is_wysiwyg = "true";
defparam \mem~848 .power_up = "low";

dffeas \mem~592 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_8),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~592_q ),
	.prn(vcc));
defparam \mem~592 .is_wysiwyg = "true";
defparam \mem~592 .power_up = "low";

cycloneive_lcell_comb \mem~1184 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~848_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~592_q ),
	.cin(gnd),
	.combout(\mem~1184_combout ),
	.cout());
defparam \mem~1184 .lut_mask = 16'hE5E0;
defparam \mem~1184 .sum_lutc_input = "datac";

dffeas \mem~976 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_8),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~976_q ),
	.prn(vcc));
defparam \mem~976 .is_wysiwyg = "true";
defparam \mem~976 .power_up = "low";

cycloneive_lcell_comb \mem~1185 (
	.dataa(\mem~720_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1184_combout ),
	.datad(\mem~976_q ),
	.cin(gnd),
	.combout(\mem~1185_combout ),
	.cout());
defparam \mem~1185 .lut_mask = 16'hF838;
defparam \mem~1185 .sum_lutc_input = "datac";

dffeas \mem~336 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_8),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~336_q ),
	.prn(vcc));
defparam \mem~336 .is_wysiwyg = "true";
defparam \mem~336 .power_up = "low";

dffeas \mem~208 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_8),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~208_q ),
	.prn(vcc));
defparam \mem~208 .is_wysiwyg = "true";
defparam \mem~208 .power_up = "low";

dffeas \mem~80 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_8),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~80_q ),
	.prn(vcc));
defparam \mem~80 .is_wysiwyg = "true";
defparam \mem~80 .power_up = "low";

cycloneive_lcell_comb \mem~1186 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~208_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~80_q ),
	.cin(gnd),
	.combout(\mem~1186_combout ),
	.cout());
defparam \mem~1186 .lut_mask = 16'hE5E0;
defparam \mem~1186 .sum_lutc_input = "datac";

dffeas \mem~464 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_8),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~464_q ),
	.prn(vcc));
defparam \mem~464 .is_wysiwyg = "true";
defparam \mem~464 .power_up = "low";

cycloneive_lcell_comb \mem~1187 (
	.dataa(\mem~336_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1186_combout ),
	.datad(\mem~464_q ),
	.cin(gnd),
	.combout(\mem~1187_combout ),
	.cout());
defparam \mem~1187 .lut_mask = 16'hF838;
defparam \mem~1187 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1188 (
	.dataa(\mem~1185_combout ),
	.datab(\mem~1187_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1188_combout ),
	.cout());
defparam \mem~1188 .lut_mask = 16'hAACC;
defparam \mem~1188 .sum_lutc_input = "datac";

dffeas \internal_out_payload[82] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1188_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[82]~q ),
	.prn(vcc));
defparam \internal_out_payload[82] .is_wysiwyg = "true";
defparam \internal_out_payload[82] .power_up = "low";

dffeas \mem~721 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_9),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~721_q ),
	.prn(vcc));
defparam \mem~721 .is_wysiwyg = "true";
defparam \mem~721 .power_up = "low";

dffeas \mem~849 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_9),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~849_q ),
	.prn(vcc));
defparam \mem~849 .is_wysiwyg = "true";
defparam \mem~849 .power_up = "low";

dffeas \mem~593 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_9),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~593_q ),
	.prn(vcc));
defparam \mem~593 .is_wysiwyg = "true";
defparam \mem~593 .power_up = "low";

cycloneive_lcell_comb \mem~1189 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~849_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~593_q ),
	.cin(gnd),
	.combout(\mem~1189_combout ),
	.cout());
defparam \mem~1189 .lut_mask = 16'hE5E0;
defparam \mem~1189 .sum_lutc_input = "datac";

dffeas \mem~977 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_9),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~977_q ),
	.prn(vcc));
defparam \mem~977 .is_wysiwyg = "true";
defparam \mem~977 .power_up = "low";

cycloneive_lcell_comb \mem~1190 (
	.dataa(\mem~721_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1189_combout ),
	.datad(\mem~977_q ),
	.cin(gnd),
	.combout(\mem~1190_combout ),
	.cout());
defparam \mem~1190 .lut_mask = 16'hF838;
defparam \mem~1190 .sum_lutc_input = "datac";

dffeas \mem~337 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_9),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~337_q ),
	.prn(vcc));
defparam \mem~337 .is_wysiwyg = "true";
defparam \mem~337 .power_up = "low";

dffeas \mem~209 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_9),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~209_q ),
	.prn(vcc));
defparam \mem~209 .is_wysiwyg = "true";
defparam \mem~209 .power_up = "low";

dffeas \mem~81 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_9),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~81_q ),
	.prn(vcc));
defparam \mem~81 .is_wysiwyg = "true";
defparam \mem~81 .power_up = "low";

cycloneive_lcell_comb \mem~1191 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~209_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~81_q ),
	.cin(gnd),
	.combout(\mem~1191_combout ),
	.cout());
defparam \mem~1191 .lut_mask = 16'hE5E0;
defparam \mem~1191 .sum_lutc_input = "datac";

dffeas \mem~465 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_9),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~465_q ),
	.prn(vcc));
defparam \mem~465 .is_wysiwyg = "true";
defparam \mem~465 .power_up = "low";

cycloneive_lcell_comb \mem~1192 (
	.dataa(\mem~337_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1191_combout ),
	.datad(\mem~465_q ),
	.cin(gnd),
	.combout(\mem~1192_combout ),
	.cout());
defparam \mem~1192 .lut_mask = 16'hF838;
defparam \mem~1192 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1193 (
	.dataa(\mem~1190_combout ),
	.datab(\mem~1192_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1193_combout ),
	.cout());
defparam \mem~1193 .lut_mask = 16'hAACC;
defparam \mem~1193 .sum_lutc_input = "datac";

dffeas \internal_out_payload[83] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1193_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[83]~q ),
	.prn(vcc));
defparam \internal_out_payload[83] .is_wysiwyg = "true";
defparam \internal_out_payload[83] .power_up = "low";

dffeas \mem~722 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_10),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~722_q ),
	.prn(vcc));
defparam \mem~722 .is_wysiwyg = "true";
defparam \mem~722 .power_up = "low";

dffeas \mem~850 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_10),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~850_q ),
	.prn(vcc));
defparam \mem~850 .is_wysiwyg = "true";
defparam \mem~850 .power_up = "low";

dffeas \mem~594 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_10),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~594_q ),
	.prn(vcc));
defparam \mem~594 .is_wysiwyg = "true";
defparam \mem~594 .power_up = "low";

cycloneive_lcell_comb \mem~1194 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~850_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~594_q ),
	.cin(gnd),
	.combout(\mem~1194_combout ),
	.cout());
defparam \mem~1194 .lut_mask = 16'hE5E0;
defparam \mem~1194 .sum_lutc_input = "datac";

dffeas \mem~978 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_10),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~978_q ),
	.prn(vcc));
defparam \mem~978 .is_wysiwyg = "true";
defparam \mem~978 .power_up = "low";

cycloneive_lcell_comb \mem~1195 (
	.dataa(\mem~722_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1194_combout ),
	.datad(\mem~978_q ),
	.cin(gnd),
	.combout(\mem~1195_combout ),
	.cout());
defparam \mem~1195 .lut_mask = 16'hF838;
defparam \mem~1195 .sum_lutc_input = "datac";

dffeas \mem~338 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_10),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~338_q ),
	.prn(vcc));
defparam \mem~338 .is_wysiwyg = "true";
defparam \mem~338 .power_up = "low";

dffeas \mem~210 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_10),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~210_q ),
	.prn(vcc));
defparam \mem~210 .is_wysiwyg = "true";
defparam \mem~210 .power_up = "low";

dffeas \mem~82 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_10),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~82_q ),
	.prn(vcc));
defparam \mem~82 .is_wysiwyg = "true";
defparam \mem~82 .power_up = "low";

cycloneive_lcell_comb \mem~1196 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~210_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~82_q ),
	.cin(gnd),
	.combout(\mem~1196_combout ),
	.cout());
defparam \mem~1196 .lut_mask = 16'hE5E0;
defparam \mem~1196 .sum_lutc_input = "datac";

dffeas \mem~466 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_10),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~466_q ),
	.prn(vcc));
defparam \mem~466 .is_wysiwyg = "true";
defparam \mem~466 .power_up = "low";

cycloneive_lcell_comb \mem~1197 (
	.dataa(\mem~338_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1196_combout ),
	.datad(\mem~466_q ),
	.cin(gnd),
	.combout(\mem~1197_combout ),
	.cout());
defparam \mem~1197 .lut_mask = 16'hF838;
defparam \mem~1197 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1198 (
	.dataa(\mem~1195_combout ),
	.datab(\mem~1197_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1198_combout ),
	.cout());
defparam \mem~1198 .lut_mask = 16'hAACC;
defparam \mem~1198 .sum_lutc_input = "datac";

dffeas \internal_out_payload[84] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1198_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[84]~q ),
	.prn(vcc));
defparam \internal_out_payload[84] .is_wysiwyg = "true";
defparam \internal_out_payload[84] .power_up = "low";

dffeas \mem~723 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_11),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~723_q ),
	.prn(vcc));
defparam \mem~723 .is_wysiwyg = "true";
defparam \mem~723 .power_up = "low";

dffeas \mem~851 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_11),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~851_q ),
	.prn(vcc));
defparam \mem~851 .is_wysiwyg = "true";
defparam \mem~851 .power_up = "low";

dffeas \mem~595 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_11),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~595_q ),
	.prn(vcc));
defparam \mem~595 .is_wysiwyg = "true";
defparam \mem~595 .power_up = "low";

cycloneive_lcell_comb \mem~1199 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~851_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~595_q ),
	.cin(gnd),
	.combout(\mem~1199_combout ),
	.cout());
defparam \mem~1199 .lut_mask = 16'hE5E0;
defparam \mem~1199 .sum_lutc_input = "datac";

dffeas \mem~979 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_11),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~979_q ),
	.prn(vcc));
defparam \mem~979 .is_wysiwyg = "true";
defparam \mem~979 .power_up = "low";

cycloneive_lcell_comb \mem~1200 (
	.dataa(\mem~723_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1199_combout ),
	.datad(\mem~979_q ),
	.cin(gnd),
	.combout(\mem~1200_combout ),
	.cout());
defparam \mem~1200 .lut_mask = 16'hF838;
defparam \mem~1200 .sum_lutc_input = "datac";

dffeas \mem~339 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_11),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~339_q ),
	.prn(vcc));
defparam \mem~339 .is_wysiwyg = "true";
defparam \mem~339 .power_up = "low";

dffeas \mem~211 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_11),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~211_q ),
	.prn(vcc));
defparam \mem~211 .is_wysiwyg = "true";
defparam \mem~211 .power_up = "low";

dffeas \mem~83 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_11),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~83_q ),
	.prn(vcc));
defparam \mem~83 .is_wysiwyg = "true";
defparam \mem~83 .power_up = "low";

cycloneive_lcell_comb \mem~1201 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~211_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~83_q ),
	.cin(gnd),
	.combout(\mem~1201_combout ),
	.cout());
defparam \mem~1201 .lut_mask = 16'hE5E0;
defparam \mem~1201 .sum_lutc_input = "datac";

dffeas \mem~467 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_11),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~467_q ),
	.prn(vcc));
defparam \mem~467 .is_wysiwyg = "true";
defparam \mem~467 .power_up = "low";

cycloneive_lcell_comb \mem~1202 (
	.dataa(\mem~339_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1201_combout ),
	.datad(\mem~467_q ),
	.cin(gnd),
	.combout(\mem~1202_combout ),
	.cout());
defparam \mem~1202 .lut_mask = 16'hF838;
defparam \mem~1202 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1203 (
	.dataa(\mem~1200_combout ),
	.datab(\mem~1202_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1203_combout ),
	.cout());
defparam \mem~1203 .lut_mask = 16'hAACC;
defparam \mem~1203 .sum_lutc_input = "datac";

dffeas \internal_out_payload[85] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1203_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[85]~q ),
	.prn(vcc));
defparam \internal_out_payload[85] .is_wysiwyg = "true";
defparam \internal_out_payload[85] .power_up = "low";

dffeas \mem~641 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_101),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~641_q ),
	.prn(vcc));
defparam \mem~641 .is_wysiwyg = "true";
defparam \mem~641 .power_up = "low";

dffeas \mem~769 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_101),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~769_q ),
	.prn(vcc));
defparam \mem~769 .is_wysiwyg = "true";
defparam \mem~769 .power_up = "low";

dffeas \mem~513 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_101),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~513_q ),
	.prn(vcc));
defparam \mem~513 .is_wysiwyg = "true";
defparam \mem~513 .power_up = "low";

cycloneive_lcell_comb \mem~1204 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~769_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~513_q ),
	.cin(gnd),
	.combout(\mem~1204_combout ),
	.cout());
defparam \mem~1204 .lut_mask = 16'hE5E0;
defparam \mem~1204 .sum_lutc_input = "datac";

dffeas \mem~897 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_101),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~897_q ),
	.prn(vcc));
defparam \mem~897 .is_wysiwyg = "true";
defparam \mem~897 .power_up = "low";

cycloneive_lcell_comb \mem~1205 (
	.dataa(\mem~641_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1204_combout ),
	.datad(\mem~897_q ),
	.cin(gnd),
	.combout(\mem~1205_combout ),
	.cout());
defparam \mem~1205 .lut_mask = 16'hF838;
defparam \mem~1205 .sum_lutc_input = "datac";

dffeas \mem~257 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_101),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~257_q ),
	.prn(vcc));
defparam \mem~257 .is_wysiwyg = "true";
defparam \mem~257 .power_up = "low";

dffeas \mem~129 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_101),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~129_q ),
	.prn(vcc));
defparam \mem~129 .is_wysiwyg = "true";
defparam \mem~129 .power_up = "low";

dffeas \mem~1 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_101),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~1_q ),
	.prn(vcc));
defparam \mem~1 .is_wysiwyg = "true";
defparam \mem~1 .power_up = "low";

cycloneive_lcell_comb \mem~1206 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~129_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~1_q ),
	.cin(gnd),
	.combout(\mem~1206_combout ),
	.cout());
defparam \mem~1206 .lut_mask = 16'hE5E0;
defparam \mem~1206 .sum_lutc_input = "datac";

dffeas \mem~385 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_101),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~385_q ),
	.prn(vcc));
defparam \mem~385 .is_wysiwyg = "true";
defparam \mem~385 .power_up = "low";

cycloneive_lcell_comb \mem~1207 (
	.dataa(\mem~257_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1206_combout ),
	.datad(\mem~385_q ),
	.cin(gnd),
	.combout(\mem~1207_combout ),
	.cout());
defparam \mem~1207 .lut_mask = 16'hF838;
defparam \mem~1207 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1208 (
	.dataa(\mem~1205_combout ),
	.datab(\mem~1207_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1208_combout ),
	.cout());
defparam \mem~1208 .lut_mask = 16'hAACC;
defparam \mem~1208 .sum_lutc_input = "datac";

dffeas \internal_out_payload[3] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1208_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[3]~q ),
	.prn(vcc));
defparam \internal_out_payload[3] .is_wysiwyg = "true";
defparam \internal_out_payload[3] .power_up = "low";

dffeas \mem~642 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_111),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~642_q ),
	.prn(vcc));
defparam \mem~642 .is_wysiwyg = "true";
defparam \mem~642 .power_up = "low";

dffeas \mem~770 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_111),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~770_q ),
	.prn(vcc));
defparam \mem~770 .is_wysiwyg = "true";
defparam \mem~770 .power_up = "low";

dffeas \mem~514 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_111),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~514_q ),
	.prn(vcc));
defparam \mem~514 .is_wysiwyg = "true";
defparam \mem~514 .power_up = "low";

cycloneive_lcell_comb \mem~1209 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~770_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~514_q ),
	.cin(gnd),
	.combout(\mem~1209_combout ),
	.cout());
defparam \mem~1209 .lut_mask = 16'hE5E0;
defparam \mem~1209 .sum_lutc_input = "datac";

dffeas \mem~898 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_111),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~898_q ),
	.prn(vcc));
defparam \mem~898 .is_wysiwyg = "true";
defparam \mem~898 .power_up = "low";

cycloneive_lcell_comb \mem~1210 (
	.dataa(\mem~642_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1209_combout ),
	.datad(\mem~898_q ),
	.cin(gnd),
	.combout(\mem~1210_combout ),
	.cout());
defparam \mem~1210 .lut_mask = 16'hF838;
defparam \mem~1210 .sum_lutc_input = "datac";

dffeas \mem~258 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_111),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~258_q ),
	.prn(vcc));
defparam \mem~258 .is_wysiwyg = "true";
defparam \mem~258 .power_up = "low";

dffeas \mem~130 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_111),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~130_q ),
	.prn(vcc));
defparam \mem~130 .is_wysiwyg = "true";
defparam \mem~130 .power_up = "low";

dffeas \mem~2 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_111),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~2_q ),
	.prn(vcc));
defparam \mem~2 .is_wysiwyg = "true";
defparam \mem~2 .power_up = "low";

cycloneive_lcell_comb \mem~1211 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~130_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~2_q ),
	.cin(gnd),
	.combout(\mem~1211_combout ),
	.cout());
defparam \mem~1211 .lut_mask = 16'hE5E0;
defparam \mem~1211 .sum_lutc_input = "datac";

dffeas \mem~386 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_111),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~386_q ),
	.prn(vcc));
defparam \mem~386 .is_wysiwyg = "true";
defparam \mem~386 .power_up = "low";

cycloneive_lcell_comb \mem~1212 (
	.dataa(\mem~258_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1211_combout ),
	.datad(\mem~386_q ),
	.cin(gnd),
	.combout(\mem~1212_combout ),
	.cout());
defparam \mem~1212 .lut_mask = 16'hF838;
defparam \mem~1212 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1213 (
	.dataa(\mem~1210_combout ),
	.datab(\mem~1212_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1213_combout ),
	.cout());
defparam \mem~1213 .lut_mask = 16'hAACC;
defparam \mem~1213 .sum_lutc_input = "datac";

dffeas \internal_out_payload[4] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1213_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[4]~q ),
	.prn(vcc));
defparam \internal_out_payload[4] .is_wysiwyg = "true";
defparam \internal_out_payload[4] .power_up = "low";

dffeas \mem~643 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_121),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~643_q ),
	.prn(vcc));
defparam \mem~643 .is_wysiwyg = "true";
defparam \mem~643 .power_up = "low";

dffeas \mem~771 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_121),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~771_q ),
	.prn(vcc));
defparam \mem~771 .is_wysiwyg = "true";
defparam \mem~771 .power_up = "low";

dffeas \mem~515 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_121),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~515_q ),
	.prn(vcc));
defparam \mem~515 .is_wysiwyg = "true";
defparam \mem~515 .power_up = "low";

cycloneive_lcell_comb \mem~1214 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~771_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~515_q ),
	.cin(gnd),
	.combout(\mem~1214_combout ),
	.cout());
defparam \mem~1214 .lut_mask = 16'hE5E0;
defparam \mem~1214 .sum_lutc_input = "datac";

dffeas \mem~899 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_121),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~899_q ),
	.prn(vcc));
defparam \mem~899 .is_wysiwyg = "true";
defparam \mem~899 .power_up = "low";

cycloneive_lcell_comb \mem~1215 (
	.dataa(\mem~643_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1214_combout ),
	.datad(\mem~899_q ),
	.cin(gnd),
	.combout(\mem~1215_combout ),
	.cout());
defparam \mem~1215 .lut_mask = 16'hF838;
defparam \mem~1215 .sum_lutc_input = "datac";

dffeas \mem~259 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_121),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~259_q ),
	.prn(vcc));
defparam \mem~259 .is_wysiwyg = "true";
defparam \mem~259 .power_up = "low";

dffeas \mem~131 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_121),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~131_q ),
	.prn(vcc));
defparam \mem~131 .is_wysiwyg = "true";
defparam \mem~131 .power_up = "low";

dffeas \mem~3 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_121),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~3_q ),
	.prn(vcc));
defparam \mem~3 .is_wysiwyg = "true";
defparam \mem~3 .power_up = "low";

cycloneive_lcell_comb \mem~1216 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~131_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~3_q ),
	.cin(gnd),
	.combout(\mem~1216_combout ),
	.cout());
defparam \mem~1216 .lut_mask = 16'hE5E0;
defparam \mem~1216 .sum_lutc_input = "datac";

dffeas \mem~387 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_121),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~387_q ),
	.prn(vcc));
defparam \mem~387 .is_wysiwyg = "true";
defparam \mem~387 .power_up = "low";

cycloneive_lcell_comb \mem~1217 (
	.dataa(\mem~259_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1216_combout ),
	.datad(\mem~387_q ),
	.cin(gnd),
	.combout(\mem~1217_combout ),
	.cout());
defparam \mem~1217 .lut_mask = 16'hF838;
defparam \mem~1217 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1218 (
	.dataa(\mem~1215_combout ),
	.datab(\mem~1217_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1218_combout ),
	.cout());
defparam \mem~1218 .lut_mask = 16'hAACC;
defparam \mem~1218 .sum_lutc_input = "datac";

dffeas \internal_out_payload[5] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1218_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[5]~q ),
	.prn(vcc));
defparam \internal_out_payload[5] .is_wysiwyg = "true";
defparam \internal_out_payload[5] .power_up = "low";

dffeas \mem~644 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_13),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~644_q ),
	.prn(vcc));
defparam \mem~644 .is_wysiwyg = "true";
defparam \mem~644 .power_up = "low";

dffeas \mem~772 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_13),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~772_q ),
	.prn(vcc));
defparam \mem~772 .is_wysiwyg = "true";
defparam \mem~772 .power_up = "low";

dffeas \mem~516 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_13),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~516_q ),
	.prn(vcc));
defparam \mem~516 .is_wysiwyg = "true";
defparam \mem~516 .power_up = "low";

cycloneive_lcell_comb \mem~1219 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~772_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~516_q ),
	.cin(gnd),
	.combout(\mem~1219_combout ),
	.cout());
defparam \mem~1219 .lut_mask = 16'hE5E0;
defparam \mem~1219 .sum_lutc_input = "datac";

dffeas \mem~900 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_13),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~900_q ),
	.prn(vcc));
defparam \mem~900 .is_wysiwyg = "true";
defparam \mem~900 .power_up = "low";

cycloneive_lcell_comb \mem~1220 (
	.dataa(\mem~644_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1219_combout ),
	.datad(\mem~900_q ),
	.cin(gnd),
	.combout(\mem~1220_combout ),
	.cout());
defparam \mem~1220 .lut_mask = 16'hF838;
defparam \mem~1220 .sum_lutc_input = "datac";

dffeas \mem~260 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_13),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~260_q ),
	.prn(vcc));
defparam \mem~260 .is_wysiwyg = "true";
defparam \mem~260 .power_up = "low";

dffeas \mem~132 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_13),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~132_q ),
	.prn(vcc));
defparam \mem~132 .is_wysiwyg = "true";
defparam \mem~132 .power_up = "low";

dffeas \mem~4 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_13),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~4_q ),
	.prn(vcc));
defparam \mem~4 .is_wysiwyg = "true";
defparam \mem~4 .power_up = "low";

cycloneive_lcell_comb \mem~1221 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~132_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~4_q ),
	.cin(gnd),
	.combout(\mem~1221_combout ),
	.cout());
defparam \mem~1221 .lut_mask = 16'hE5E0;
defparam \mem~1221 .sum_lutc_input = "datac";

dffeas \mem~388 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_13),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~388_q ),
	.prn(vcc));
defparam \mem~388 .is_wysiwyg = "true";
defparam \mem~388 .power_up = "low";

cycloneive_lcell_comb \mem~1222 (
	.dataa(\mem~260_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1221_combout ),
	.datad(\mem~388_q ),
	.cin(gnd),
	.combout(\mem~1222_combout ),
	.cout());
defparam \mem~1222 .lut_mask = 16'hF838;
defparam \mem~1222 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1223 (
	.dataa(\mem~1220_combout ),
	.datab(\mem~1222_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1223_combout ),
	.cout());
defparam \mem~1223 .lut_mask = 16'hAACC;
defparam \mem~1223 .sum_lutc_input = "datac";

dffeas \internal_out_payload[6] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1223_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[6]~q ),
	.prn(vcc));
defparam \internal_out_payload[6] .is_wysiwyg = "true";
defparam \internal_out_payload[6] .power_up = "low";

dffeas \mem~645 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_14),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~645_q ),
	.prn(vcc));
defparam \mem~645 .is_wysiwyg = "true";
defparam \mem~645 .power_up = "low";

dffeas \mem~773 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_14),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~773_q ),
	.prn(vcc));
defparam \mem~773 .is_wysiwyg = "true";
defparam \mem~773 .power_up = "low";

dffeas \mem~517 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_14),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~517_q ),
	.prn(vcc));
defparam \mem~517 .is_wysiwyg = "true";
defparam \mem~517 .power_up = "low";

cycloneive_lcell_comb \mem~1224 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~773_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~517_q ),
	.cin(gnd),
	.combout(\mem~1224_combout ),
	.cout());
defparam \mem~1224 .lut_mask = 16'hE5E0;
defparam \mem~1224 .sum_lutc_input = "datac";

dffeas \mem~901 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_14),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~901_q ),
	.prn(vcc));
defparam \mem~901 .is_wysiwyg = "true";
defparam \mem~901 .power_up = "low";

cycloneive_lcell_comb \mem~1225 (
	.dataa(\mem~645_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1224_combout ),
	.datad(\mem~901_q ),
	.cin(gnd),
	.combout(\mem~1225_combout ),
	.cout());
defparam \mem~1225 .lut_mask = 16'hF838;
defparam \mem~1225 .sum_lutc_input = "datac";

dffeas \mem~261 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_14),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~261_q ),
	.prn(vcc));
defparam \mem~261 .is_wysiwyg = "true";
defparam \mem~261 .power_up = "low";

dffeas \mem~133 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_14),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~133_q ),
	.prn(vcc));
defparam \mem~133 .is_wysiwyg = "true";
defparam \mem~133 .power_up = "low";

dffeas \mem~5 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_14),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~5_q ),
	.prn(vcc));
defparam \mem~5 .is_wysiwyg = "true";
defparam \mem~5 .power_up = "low";

cycloneive_lcell_comb \mem~1226 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~133_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~5_q ),
	.cin(gnd),
	.combout(\mem~1226_combout ),
	.cout());
defparam \mem~1226 .lut_mask = 16'hE5E0;
defparam \mem~1226 .sum_lutc_input = "datac";

dffeas \mem~389 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_14),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~389_q ),
	.prn(vcc));
defparam \mem~389 .is_wysiwyg = "true";
defparam \mem~389 .power_up = "low";

cycloneive_lcell_comb \mem~1227 (
	.dataa(\mem~261_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1226_combout ),
	.datad(\mem~389_q ),
	.cin(gnd),
	.combout(\mem~1227_combout ),
	.cout());
defparam \mem~1227 .lut_mask = 16'hF838;
defparam \mem~1227 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1228 (
	.dataa(\mem~1225_combout ),
	.datab(\mem~1227_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1228_combout ),
	.cout());
defparam \mem~1228 .lut_mask = 16'hAACC;
defparam \mem~1228 .sum_lutc_input = "datac";

dffeas \internal_out_payload[7] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1228_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[7]~q ),
	.prn(vcc));
defparam \internal_out_payload[7] .is_wysiwyg = "true";
defparam \internal_out_payload[7] .power_up = "low";

dffeas \mem~646 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_15),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~646_q ),
	.prn(vcc));
defparam \mem~646 .is_wysiwyg = "true";
defparam \mem~646 .power_up = "low";

dffeas \mem~774 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_15),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~774_q ),
	.prn(vcc));
defparam \mem~774 .is_wysiwyg = "true";
defparam \mem~774 .power_up = "low";

dffeas \mem~518 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_15),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~518_q ),
	.prn(vcc));
defparam \mem~518 .is_wysiwyg = "true";
defparam \mem~518 .power_up = "low";

cycloneive_lcell_comb \mem~1229 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~774_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~518_q ),
	.cin(gnd),
	.combout(\mem~1229_combout ),
	.cout());
defparam \mem~1229 .lut_mask = 16'hE5E0;
defparam \mem~1229 .sum_lutc_input = "datac";

dffeas \mem~902 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_15),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~902_q ),
	.prn(vcc));
defparam \mem~902 .is_wysiwyg = "true";
defparam \mem~902 .power_up = "low";

cycloneive_lcell_comb \mem~1230 (
	.dataa(\mem~646_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1229_combout ),
	.datad(\mem~902_q ),
	.cin(gnd),
	.combout(\mem~1230_combout ),
	.cout());
defparam \mem~1230 .lut_mask = 16'hF838;
defparam \mem~1230 .sum_lutc_input = "datac";

dffeas \mem~262 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_15),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~262_q ),
	.prn(vcc));
defparam \mem~262 .is_wysiwyg = "true";
defparam \mem~262 .power_up = "low";

dffeas \mem~134 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_15),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~134_q ),
	.prn(vcc));
defparam \mem~134 .is_wysiwyg = "true";
defparam \mem~134 .power_up = "low";

dffeas \mem~6 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_15),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~6_q ),
	.prn(vcc));
defparam \mem~6 .is_wysiwyg = "true";
defparam \mem~6 .power_up = "low";

cycloneive_lcell_comb \mem~1231 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~134_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~6_q ),
	.cin(gnd),
	.combout(\mem~1231_combout ),
	.cout());
defparam \mem~1231 .lut_mask = 16'hE5E0;
defparam \mem~1231 .sum_lutc_input = "datac";

dffeas \mem~390 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_15),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~390_q ),
	.prn(vcc));
defparam \mem~390 .is_wysiwyg = "true";
defparam \mem~390 .power_up = "low";

cycloneive_lcell_comb \mem~1232 (
	.dataa(\mem~262_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1231_combout ),
	.datad(\mem~390_q ),
	.cin(gnd),
	.combout(\mem~1232_combout ),
	.cout());
defparam \mem~1232 .lut_mask = 16'hF838;
defparam \mem~1232 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1233 (
	.dataa(\mem~1230_combout ),
	.datab(\mem~1232_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1233_combout ),
	.cout());
defparam \mem~1233 .lut_mask = 16'hAACC;
defparam \mem~1233 .sum_lutc_input = "datac";

dffeas \internal_out_payload[8] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1233_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[8]~q ),
	.prn(vcc));
defparam \internal_out_payload[8] .is_wysiwyg = "true";
defparam \internal_out_payload[8] .power_up = "low";

dffeas \mem~647 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_16),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~647_q ),
	.prn(vcc));
defparam \mem~647 .is_wysiwyg = "true";
defparam \mem~647 .power_up = "low";

dffeas \mem~775 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_16),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~775_q ),
	.prn(vcc));
defparam \mem~775 .is_wysiwyg = "true";
defparam \mem~775 .power_up = "low";

dffeas \mem~519 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_16),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~519_q ),
	.prn(vcc));
defparam \mem~519 .is_wysiwyg = "true";
defparam \mem~519 .power_up = "low";

cycloneive_lcell_comb \mem~1234 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~775_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~519_q ),
	.cin(gnd),
	.combout(\mem~1234_combout ),
	.cout());
defparam \mem~1234 .lut_mask = 16'hE5E0;
defparam \mem~1234 .sum_lutc_input = "datac";

dffeas \mem~903 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_16),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~903_q ),
	.prn(vcc));
defparam \mem~903 .is_wysiwyg = "true";
defparam \mem~903 .power_up = "low";

cycloneive_lcell_comb \mem~1235 (
	.dataa(\mem~647_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1234_combout ),
	.datad(\mem~903_q ),
	.cin(gnd),
	.combout(\mem~1235_combout ),
	.cout());
defparam \mem~1235 .lut_mask = 16'hF838;
defparam \mem~1235 .sum_lutc_input = "datac";

dffeas \mem~263 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_16),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~263_q ),
	.prn(vcc));
defparam \mem~263 .is_wysiwyg = "true";
defparam \mem~263 .power_up = "low";

dffeas \mem~135 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_16),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~135_q ),
	.prn(vcc));
defparam \mem~135 .is_wysiwyg = "true";
defparam \mem~135 .power_up = "low";

dffeas \mem~7 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_16),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~7_q ),
	.prn(vcc));
defparam \mem~7 .is_wysiwyg = "true";
defparam \mem~7 .power_up = "low";

cycloneive_lcell_comb \mem~1236 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~135_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~7_q ),
	.cin(gnd),
	.combout(\mem~1236_combout ),
	.cout());
defparam \mem~1236 .lut_mask = 16'hE5E0;
defparam \mem~1236 .sum_lutc_input = "datac";

dffeas \mem~391 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_16),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~391_q ),
	.prn(vcc));
defparam \mem~391 .is_wysiwyg = "true";
defparam \mem~391 .power_up = "low";

cycloneive_lcell_comb \mem~1237 (
	.dataa(\mem~263_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1236_combout ),
	.datad(\mem~391_q ),
	.cin(gnd),
	.combout(\mem~1237_combout ),
	.cout());
defparam \mem~1237 .lut_mask = 16'hF838;
defparam \mem~1237 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1238 (
	.dataa(\mem~1235_combout ),
	.datab(\mem~1237_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1238_combout ),
	.cout());
defparam \mem~1238 .lut_mask = 16'hAACC;
defparam \mem~1238 .sum_lutc_input = "datac";

dffeas \internal_out_payload[9] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1238_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[9]~q ),
	.prn(vcc));
defparam \internal_out_payload[9] .is_wysiwyg = "true";
defparam \internal_out_payload[9] .power_up = "low";

dffeas \mem~648 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_17),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~648_q ),
	.prn(vcc));
defparam \mem~648 .is_wysiwyg = "true";
defparam \mem~648 .power_up = "low";

dffeas \mem~776 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_17),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~776_q ),
	.prn(vcc));
defparam \mem~776 .is_wysiwyg = "true";
defparam \mem~776 .power_up = "low";

dffeas \mem~520 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_17),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~520_q ),
	.prn(vcc));
defparam \mem~520 .is_wysiwyg = "true";
defparam \mem~520 .power_up = "low";

cycloneive_lcell_comb \mem~1239 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~776_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~520_q ),
	.cin(gnd),
	.combout(\mem~1239_combout ),
	.cout());
defparam \mem~1239 .lut_mask = 16'hE5E0;
defparam \mem~1239 .sum_lutc_input = "datac";

dffeas \mem~904 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_17),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~904_q ),
	.prn(vcc));
defparam \mem~904 .is_wysiwyg = "true";
defparam \mem~904 .power_up = "low";

cycloneive_lcell_comb \mem~1240 (
	.dataa(\mem~648_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1239_combout ),
	.datad(\mem~904_q ),
	.cin(gnd),
	.combout(\mem~1240_combout ),
	.cout());
defparam \mem~1240 .lut_mask = 16'hF838;
defparam \mem~1240 .sum_lutc_input = "datac";

dffeas \mem~264 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_17),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~264_q ),
	.prn(vcc));
defparam \mem~264 .is_wysiwyg = "true";
defparam \mem~264 .power_up = "low";

dffeas \mem~136 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_17),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~136_q ),
	.prn(vcc));
defparam \mem~136 .is_wysiwyg = "true";
defparam \mem~136 .power_up = "low";

dffeas \mem~8 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_17),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~8_q ),
	.prn(vcc));
defparam \mem~8 .is_wysiwyg = "true";
defparam \mem~8 .power_up = "low";

cycloneive_lcell_comb \mem~1241 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~136_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~8_q ),
	.cin(gnd),
	.combout(\mem~1241_combout ),
	.cout());
defparam \mem~1241 .lut_mask = 16'hE5E0;
defparam \mem~1241 .sum_lutc_input = "datac";

dffeas \mem~392 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_17),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~392_q ),
	.prn(vcc));
defparam \mem~392 .is_wysiwyg = "true";
defparam \mem~392 .power_up = "low";

cycloneive_lcell_comb \mem~1242 (
	.dataa(\mem~264_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1241_combout ),
	.datad(\mem~392_q ),
	.cin(gnd),
	.combout(\mem~1242_combout ),
	.cout());
defparam \mem~1242 .lut_mask = 16'hF838;
defparam \mem~1242 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1243 (
	.dataa(\mem~1240_combout ),
	.datab(\mem~1242_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1243_combout ),
	.cout());
defparam \mem~1243 .lut_mask = 16'hAACC;
defparam \mem~1243 .sum_lutc_input = "datac";

dffeas \internal_out_payload[10] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1243_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[10]~q ),
	.prn(vcc));
defparam \internal_out_payload[10] .is_wysiwyg = "true";
defparam \internal_out_payload[10] .power_up = "low";

dffeas \mem~649 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_18),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~649_q ),
	.prn(vcc));
defparam \mem~649 .is_wysiwyg = "true";
defparam \mem~649 .power_up = "low";

dffeas \mem~777 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_18),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~777_q ),
	.prn(vcc));
defparam \mem~777 .is_wysiwyg = "true";
defparam \mem~777 .power_up = "low";

dffeas \mem~521 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_18),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~521_q ),
	.prn(vcc));
defparam \mem~521 .is_wysiwyg = "true";
defparam \mem~521 .power_up = "low";

cycloneive_lcell_comb \mem~1244 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~777_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~521_q ),
	.cin(gnd),
	.combout(\mem~1244_combout ),
	.cout());
defparam \mem~1244 .lut_mask = 16'hE5E0;
defparam \mem~1244 .sum_lutc_input = "datac";

dffeas \mem~905 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_18),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~905_q ),
	.prn(vcc));
defparam \mem~905 .is_wysiwyg = "true";
defparam \mem~905 .power_up = "low";

cycloneive_lcell_comb \mem~1245 (
	.dataa(\mem~649_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1244_combout ),
	.datad(\mem~905_q ),
	.cin(gnd),
	.combout(\mem~1245_combout ),
	.cout());
defparam \mem~1245 .lut_mask = 16'hF838;
defparam \mem~1245 .sum_lutc_input = "datac";

dffeas \mem~265 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_18),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~265_q ),
	.prn(vcc));
defparam \mem~265 .is_wysiwyg = "true";
defparam \mem~265 .power_up = "low";

dffeas \mem~137 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_18),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~137_q ),
	.prn(vcc));
defparam \mem~137 .is_wysiwyg = "true";
defparam \mem~137 .power_up = "low";

dffeas \mem~9 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_18),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~9_q ),
	.prn(vcc));
defparam \mem~9 .is_wysiwyg = "true";
defparam \mem~9 .power_up = "low";

cycloneive_lcell_comb \mem~1246 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~137_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~9_q ),
	.cin(gnd),
	.combout(\mem~1246_combout ),
	.cout());
defparam \mem~1246 .lut_mask = 16'hE5E0;
defparam \mem~1246 .sum_lutc_input = "datac";

dffeas \mem~393 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_18),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~393_q ),
	.prn(vcc));
defparam \mem~393 .is_wysiwyg = "true";
defparam \mem~393 .power_up = "low";

cycloneive_lcell_comb \mem~1247 (
	.dataa(\mem~265_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1246_combout ),
	.datad(\mem~393_q ),
	.cin(gnd),
	.combout(\mem~1247_combout ),
	.cout());
defparam \mem~1247 .lut_mask = 16'hF838;
defparam \mem~1247 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1248 (
	.dataa(\mem~1245_combout ),
	.datab(\mem~1247_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1248_combout ),
	.cout());
defparam \mem~1248 .lut_mask = 16'hAACC;
defparam \mem~1248 .sum_lutc_input = "datac";

dffeas \internal_out_payload[11] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1248_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[11]~q ),
	.prn(vcc));
defparam \internal_out_payload[11] .is_wysiwyg = "true";
defparam \internal_out_payload[11] .power_up = "low";

dffeas \mem~650 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_19),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~650_q ),
	.prn(vcc));
defparam \mem~650 .is_wysiwyg = "true";
defparam \mem~650 .power_up = "low";

dffeas \mem~778 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_19),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~778_q ),
	.prn(vcc));
defparam \mem~778 .is_wysiwyg = "true";
defparam \mem~778 .power_up = "low";

dffeas \mem~522 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_19),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~522_q ),
	.prn(vcc));
defparam \mem~522 .is_wysiwyg = "true";
defparam \mem~522 .power_up = "low";

cycloneive_lcell_comb \mem~1249 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~778_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~522_q ),
	.cin(gnd),
	.combout(\mem~1249_combout ),
	.cout());
defparam \mem~1249 .lut_mask = 16'hE5E0;
defparam \mem~1249 .sum_lutc_input = "datac";

dffeas \mem~906 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_19),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~906_q ),
	.prn(vcc));
defparam \mem~906 .is_wysiwyg = "true";
defparam \mem~906 .power_up = "low";

cycloneive_lcell_comb \mem~1250 (
	.dataa(\mem~650_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1249_combout ),
	.datad(\mem~906_q ),
	.cin(gnd),
	.combout(\mem~1250_combout ),
	.cout());
defparam \mem~1250 .lut_mask = 16'hF838;
defparam \mem~1250 .sum_lutc_input = "datac";

dffeas \mem~266 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_19),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~266_q ),
	.prn(vcc));
defparam \mem~266 .is_wysiwyg = "true";
defparam \mem~266 .power_up = "low";

dffeas \mem~138 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_19),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~138_q ),
	.prn(vcc));
defparam \mem~138 .is_wysiwyg = "true";
defparam \mem~138 .power_up = "low";

dffeas \mem~10 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_19),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~10_q ),
	.prn(vcc));
defparam \mem~10 .is_wysiwyg = "true";
defparam \mem~10 .power_up = "low";

cycloneive_lcell_comb \mem~1251 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~138_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~10_q ),
	.cin(gnd),
	.combout(\mem~1251_combout ),
	.cout());
defparam \mem~1251 .lut_mask = 16'hE5E0;
defparam \mem~1251 .sum_lutc_input = "datac";

dffeas \mem~394 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_19),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~394_q ),
	.prn(vcc));
defparam \mem~394 .is_wysiwyg = "true";
defparam \mem~394 .power_up = "low";

cycloneive_lcell_comb \mem~1252 (
	.dataa(\mem~266_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1251_combout ),
	.datad(\mem~394_q ),
	.cin(gnd),
	.combout(\mem~1252_combout ),
	.cout());
defparam \mem~1252 .lut_mask = 16'hF838;
defparam \mem~1252 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1253 (
	.dataa(\mem~1250_combout ),
	.datab(\mem~1252_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1253_combout ),
	.cout());
defparam \mem~1253 .lut_mask = 16'hAACC;
defparam \mem~1253 .sum_lutc_input = "datac";

dffeas \internal_out_payload[12] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1253_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[12]~q ),
	.prn(vcc));
defparam \internal_out_payload[12] .is_wysiwyg = "true";
defparam \internal_out_payload[12] .power_up = "low";

dffeas \mem~651 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_20),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~651_q ),
	.prn(vcc));
defparam \mem~651 .is_wysiwyg = "true";
defparam \mem~651 .power_up = "low";

dffeas \mem~779 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_20),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~779_q ),
	.prn(vcc));
defparam \mem~779 .is_wysiwyg = "true";
defparam \mem~779 .power_up = "low";

dffeas \mem~523 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_20),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~523_q ),
	.prn(vcc));
defparam \mem~523 .is_wysiwyg = "true";
defparam \mem~523 .power_up = "low";

cycloneive_lcell_comb \mem~1254 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~779_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~523_q ),
	.cin(gnd),
	.combout(\mem~1254_combout ),
	.cout());
defparam \mem~1254 .lut_mask = 16'hE5E0;
defparam \mem~1254 .sum_lutc_input = "datac";

dffeas \mem~907 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_20),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~907_q ),
	.prn(vcc));
defparam \mem~907 .is_wysiwyg = "true";
defparam \mem~907 .power_up = "low";

cycloneive_lcell_comb \mem~1255 (
	.dataa(\mem~651_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1254_combout ),
	.datad(\mem~907_q ),
	.cin(gnd),
	.combout(\mem~1255_combout ),
	.cout());
defparam \mem~1255 .lut_mask = 16'hF838;
defparam \mem~1255 .sum_lutc_input = "datac";

dffeas \mem~267 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_20),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~267_q ),
	.prn(vcc));
defparam \mem~267 .is_wysiwyg = "true";
defparam \mem~267 .power_up = "low";

dffeas \mem~139 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_20),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~139_q ),
	.prn(vcc));
defparam \mem~139 .is_wysiwyg = "true";
defparam \mem~139 .power_up = "low";

dffeas \mem~11 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_20),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~11_q ),
	.prn(vcc));
defparam \mem~11 .is_wysiwyg = "true";
defparam \mem~11 .power_up = "low";

cycloneive_lcell_comb \mem~1256 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~139_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~11_q ),
	.cin(gnd),
	.combout(\mem~1256_combout ),
	.cout());
defparam \mem~1256 .lut_mask = 16'hE5E0;
defparam \mem~1256 .sum_lutc_input = "datac";

dffeas \mem~395 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_20),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~395_q ),
	.prn(vcc));
defparam \mem~395 .is_wysiwyg = "true";
defparam \mem~395 .power_up = "low";

cycloneive_lcell_comb \mem~1257 (
	.dataa(\mem~267_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1256_combout ),
	.datad(\mem~395_q ),
	.cin(gnd),
	.combout(\mem~1257_combout ),
	.cout());
defparam \mem~1257 .lut_mask = 16'hF838;
defparam \mem~1257 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1258 (
	.dataa(\mem~1255_combout ),
	.datab(\mem~1257_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1258_combout ),
	.cout());
defparam \mem~1258 .lut_mask = 16'hAACC;
defparam \mem~1258 .sum_lutc_input = "datac";

dffeas \internal_out_payload[13] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1258_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[13]~q ),
	.prn(vcc));
defparam \internal_out_payload[13] .is_wysiwyg = "true";
defparam \internal_out_payload[13] .power_up = "low";

dffeas \mem~652 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_21),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~652_q ),
	.prn(vcc));
defparam \mem~652 .is_wysiwyg = "true";
defparam \mem~652 .power_up = "low";

dffeas \mem~780 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_21),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~780_q ),
	.prn(vcc));
defparam \mem~780 .is_wysiwyg = "true";
defparam \mem~780 .power_up = "low";

dffeas \mem~524 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_21),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~524_q ),
	.prn(vcc));
defparam \mem~524 .is_wysiwyg = "true";
defparam \mem~524 .power_up = "low";

cycloneive_lcell_comb \mem~1259 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~780_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~524_q ),
	.cin(gnd),
	.combout(\mem~1259_combout ),
	.cout());
defparam \mem~1259 .lut_mask = 16'hE5E0;
defparam \mem~1259 .sum_lutc_input = "datac";

dffeas \mem~908 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_21),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~908_q ),
	.prn(vcc));
defparam \mem~908 .is_wysiwyg = "true";
defparam \mem~908 .power_up = "low";

cycloneive_lcell_comb \mem~1260 (
	.dataa(\mem~652_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1259_combout ),
	.datad(\mem~908_q ),
	.cin(gnd),
	.combout(\mem~1260_combout ),
	.cout());
defparam \mem~1260 .lut_mask = 16'hF838;
defparam \mem~1260 .sum_lutc_input = "datac";

dffeas \mem~268 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_21),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~268_q ),
	.prn(vcc));
defparam \mem~268 .is_wysiwyg = "true";
defparam \mem~268 .power_up = "low";

dffeas \mem~140 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_21),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~140_q ),
	.prn(vcc));
defparam \mem~140 .is_wysiwyg = "true";
defparam \mem~140 .power_up = "low";

dffeas \mem~12 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_21),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~12_q ),
	.prn(vcc));
defparam \mem~12 .is_wysiwyg = "true";
defparam \mem~12 .power_up = "low";

cycloneive_lcell_comb \mem~1261 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~140_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~12_q ),
	.cin(gnd),
	.combout(\mem~1261_combout ),
	.cout());
defparam \mem~1261 .lut_mask = 16'hE5E0;
defparam \mem~1261 .sum_lutc_input = "datac";

dffeas \mem~396 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_21),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~396_q ),
	.prn(vcc));
defparam \mem~396 .is_wysiwyg = "true";
defparam \mem~396 .power_up = "low";

cycloneive_lcell_comb \mem~1262 (
	.dataa(\mem~268_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1261_combout ),
	.datad(\mem~396_q ),
	.cin(gnd),
	.combout(\mem~1262_combout ),
	.cout());
defparam \mem~1262 .lut_mask = 16'hF838;
defparam \mem~1262 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1263 (
	.dataa(\mem~1260_combout ),
	.datab(\mem~1262_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1263_combout ),
	.cout());
defparam \mem~1263 .lut_mask = 16'hAACC;
defparam \mem~1263 .sum_lutc_input = "datac";

dffeas \internal_out_payload[14] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1263_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[14]~q ),
	.prn(vcc));
defparam \internal_out_payload[14] .is_wysiwyg = "true";
defparam \internal_out_payload[14] .power_up = "low";

dffeas \mem~653 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_22),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~653_q ),
	.prn(vcc));
defparam \mem~653 .is_wysiwyg = "true";
defparam \mem~653 .power_up = "low";

dffeas \mem~781 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_22),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~781_q ),
	.prn(vcc));
defparam \mem~781 .is_wysiwyg = "true";
defparam \mem~781 .power_up = "low";

dffeas \mem~525 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_22),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~525_q ),
	.prn(vcc));
defparam \mem~525 .is_wysiwyg = "true";
defparam \mem~525 .power_up = "low";

cycloneive_lcell_comb \mem~1264 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~781_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~525_q ),
	.cin(gnd),
	.combout(\mem~1264_combout ),
	.cout());
defparam \mem~1264 .lut_mask = 16'hE5E0;
defparam \mem~1264 .sum_lutc_input = "datac";

dffeas \mem~909 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_22),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~909_q ),
	.prn(vcc));
defparam \mem~909 .is_wysiwyg = "true";
defparam \mem~909 .power_up = "low";

cycloneive_lcell_comb \mem~1265 (
	.dataa(\mem~653_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1264_combout ),
	.datad(\mem~909_q ),
	.cin(gnd),
	.combout(\mem~1265_combout ),
	.cout());
defparam \mem~1265 .lut_mask = 16'hF838;
defparam \mem~1265 .sum_lutc_input = "datac";

dffeas \mem~269 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_22),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~269_q ),
	.prn(vcc));
defparam \mem~269 .is_wysiwyg = "true";
defparam \mem~269 .power_up = "low";

dffeas \mem~141 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_22),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~141_q ),
	.prn(vcc));
defparam \mem~141 .is_wysiwyg = "true";
defparam \mem~141 .power_up = "low";

dffeas \mem~13 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_22),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~13_q ),
	.prn(vcc));
defparam \mem~13 .is_wysiwyg = "true";
defparam \mem~13 .power_up = "low";

cycloneive_lcell_comb \mem~1266 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~141_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~13_q ),
	.cin(gnd),
	.combout(\mem~1266_combout ),
	.cout());
defparam \mem~1266 .lut_mask = 16'hE5E0;
defparam \mem~1266 .sum_lutc_input = "datac";

dffeas \mem~397 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_22),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~397_q ),
	.prn(vcc));
defparam \mem~397 .is_wysiwyg = "true";
defparam \mem~397 .power_up = "low";

cycloneive_lcell_comb \mem~1267 (
	.dataa(\mem~269_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1266_combout ),
	.datad(\mem~397_q ),
	.cin(gnd),
	.combout(\mem~1267_combout ),
	.cout());
defparam \mem~1267 .lut_mask = 16'hF838;
defparam \mem~1267 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1268 (
	.dataa(\mem~1265_combout ),
	.datab(\mem~1267_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1268_combout ),
	.cout());
defparam \mem~1268 .lut_mask = 16'hAACC;
defparam \mem~1268 .sum_lutc_input = "datac";

dffeas \internal_out_payload[15] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1268_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[15]~q ),
	.prn(vcc));
defparam \internal_out_payload[15] .is_wysiwyg = "true";
defparam \internal_out_payload[15] .power_up = "low";

dffeas \mem~654 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_23),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~654_q ),
	.prn(vcc));
defparam \mem~654 .is_wysiwyg = "true";
defparam \mem~654 .power_up = "low";

dffeas \mem~782 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_23),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~782_q ),
	.prn(vcc));
defparam \mem~782 .is_wysiwyg = "true";
defparam \mem~782 .power_up = "low";

dffeas \mem~526 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_23),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~526_q ),
	.prn(vcc));
defparam \mem~526 .is_wysiwyg = "true";
defparam \mem~526 .power_up = "low";

cycloneive_lcell_comb \mem~1269 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~782_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~526_q ),
	.cin(gnd),
	.combout(\mem~1269_combout ),
	.cout());
defparam \mem~1269 .lut_mask = 16'hE5E0;
defparam \mem~1269 .sum_lutc_input = "datac";

dffeas \mem~910 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_23),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~910_q ),
	.prn(vcc));
defparam \mem~910 .is_wysiwyg = "true";
defparam \mem~910 .power_up = "low";

cycloneive_lcell_comb \mem~1270 (
	.dataa(\mem~654_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1269_combout ),
	.datad(\mem~910_q ),
	.cin(gnd),
	.combout(\mem~1270_combout ),
	.cout());
defparam \mem~1270 .lut_mask = 16'hF838;
defparam \mem~1270 .sum_lutc_input = "datac";

dffeas \mem~270 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_23),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~270_q ),
	.prn(vcc));
defparam \mem~270 .is_wysiwyg = "true";
defparam \mem~270 .power_up = "low";

dffeas \mem~142 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_23),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~142_q ),
	.prn(vcc));
defparam \mem~142 .is_wysiwyg = "true";
defparam \mem~142 .power_up = "low";

dffeas \mem~14 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_23),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~14_q ),
	.prn(vcc));
defparam \mem~14 .is_wysiwyg = "true";
defparam \mem~14 .power_up = "low";

cycloneive_lcell_comb \mem~1271 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~142_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~14_q ),
	.cin(gnd),
	.combout(\mem~1271_combout ),
	.cout());
defparam \mem~1271 .lut_mask = 16'hE5E0;
defparam \mem~1271 .sum_lutc_input = "datac";

dffeas \mem~398 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_23),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~398_q ),
	.prn(vcc));
defparam \mem~398 .is_wysiwyg = "true";
defparam \mem~398 .power_up = "low";

cycloneive_lcell_comb \mem~1272 (
	.dataa(\mem~270_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1271_combout ),
	.datad(\mem~398_q ),
	.cin(gnd),
	.combout(\mem~1272_combout ),
	.cout());
defparam \mem~1272 .lut_mask = 16'hF838;
defparam \mem~1272 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1273 (
	.dataa(\mem~1270_combout ),
	.datab(\mem~1272_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1273_combout ),
	.cout());
defparam \mem~1273 .lut_mask = 16'hAACC;
defparam \mem~1273 .sum_lutc_input = "datac";

dffeas \internal_out_payload[16] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1273_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[16]~q ),
	.prn(vcc));
defparam \internal_out_payload[16] .is_wysiwyg = "true";
defparam \internal_out_payload[16] .power_up = "low";

dffeas \mem~655 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_24),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~655_q ),
	.prn(vcc));
defparam \mem~655 .is_wysiwyg = "true";
defparam \mem~655 .power_up = "low";

dffeas \mem~783 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_24),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~783_q ),
	.prn(vcc));
defparam \mem~783 .is_wysiwyg = "true";
defparam \mem~783 .power_up = "low";

dffeas \mem~527 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_24),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~527_q ),
	.prn(vcc));
defparam \mem~527 .is_wysiwyg = "true";
defparam \mem~527 .power_up = "low";

cycloneive_lcell_comb \mem~1274 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~783_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~527_q ),
	.cin(gnd),
	.combout(\mem~1274_combout ),
	.cout());
defparam \mem~1274 .lut_mask = 16'hE5E0;
defparam \mem~1274 .sum_lutc_input = "datac";

dffeas \mem~911 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_24),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~911_q ),
	.prn(vcc));
defparam \mem~911 .is_wysiwyg = "true";
defparam \mem~911 .power_up = "low";

cycloneive_lcell_comb \mem~1275 (
	.dataa(\mem~655_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1274_combout ),
	.datad(\mem~911_q ),
	.cin(gnd),
	.combout(\mem~1275_combout ),
	.cout());
defparam \mem~1275 .lut_mask = 16'hF838;
defparam \mem~1275 .sum_lutc_input = "datac";

dffeas \mem~271 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_24),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~271_q ),
	.prn(vcc));
defparam \mem~271 .is_wysiwyg = "true";
defparam \mem~271 .power_up = "low";

dffeas \mem~143 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_24),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~143_q ),
	.prn(vcc));
defparam \mem~143 .is_wysiwyg = "true";
defparam \mem~143 .power_up = "low";

dffeas \mem~15 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_24),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~15_q ),
	.prn(vcc));
defparam \mem~15 .is_wysiwyg = "true";
defparam \mem~15 .power_up = "low";

cycloneive_lcell_comb \mem~1276 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~143_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~15_q ),
	.cin(gnd),
	.combout(\mem~1276_combout ),
	.cout());
defparam \mem~1276 .lut_mask = 16'hE5E0;
defparam \mem~1276 .sum_lutc_input = "datac";

dffeas \mem~399 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_24),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~399_q ),
	.prn(vcc));
defparam \mem~399 .is_wysiwyg = "true";
defparam \mem~399 .power_up = "low";

cycloneive_lcell_comb \mem~1277 (
	.dataa(\mem~271_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1276_combout ),
	.datad(\mem~399_q ),
	.cin(gnd),
	.combout(\mem~1277_combout ),
	.cout());
defparam \mem~1277 .lut_mask = 16'hF838;
defparam \mem~1277 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1278 (
	.dataa(\mem~1275_combout ),
	.datab(\mem~1277_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1278_combout ),
	.cout());
defparam \mem~1278 .lut_mask = 16'hAACC;
defparam \mem~1278 .sum_lutc_input = "datac";

dffeas \internal_out_payload[17] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1278_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[17]~q ),
	.prn(vcc));
defparam \internal_out_payload[17] .is_wysiwyg = "true";
defparam \internal_out_payload[17] .power_up = "low";

dffeas \mem~656 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_25),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~656_q ),
	.prn(vcc));
defparam \mem~656 .is_wysiwyg = "true";
defparam \mem~656 .power_up = "low";

dffeas \mem~784 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_25),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~784_q ),
	.prn(vcc));
defparam \mem~784 .is_wysiwyg = "true";
defparam \mem~784 .power_up = "low";

dffeas \mem~528 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_25),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~528_q ),
	.prn(vcc));
defparam \mem~528 .is_wysiwyg = "true";
defparam \mem~528 .power_up = "low";

cycloneive_lcell_comb \mem~1279 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~784_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~528_q ),
	.cin(gnd),
	.combout(\mem~1279_combout ),
	.cout());
defparam \mem~1279 .lut_mask = 16'hE5E0;
defparam \mem~1279 .sum_lutc_input = "datac";

dffeas \mem~912 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_25),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~912_q ),
	.prn(vcc));
defparam \mem~912 .is_wysiwyg = "true";
defparam \mem~912 .power_up = "low";

cycloneive_lcell_comb \mem~1280 (
	.dataa(\mem~656_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1279_combout ),
	.datad(\mem~912_q ),
	.cin(gnd),
	.combout(\mem~1280_combout ),
	.cout());
defparam \mem~1280 .lut_mask = 16'hF838;
defparam \mem~1280 .sum_lutc_input = "datac";

dffeas \mem~272 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_25),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~272_q ),
	.prn(vcc));
defparam \mem~272 .is_wysiwyg = "true";
defparam \mem~272 .power_up = "low";

dffeas \mem~144 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_25),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~144_q ),
	.prn(vcc));
defparam \mem~144 .is_wysiwyg = "true";
defparam \mem~144 .power_up = "low";

dffeas \mem~16 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_25),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~16_q ),
	.prn(vcc));
defparam \mem~16 .is_wysiwyg = "true";
defparam \mem~16 .power_up = "low";

cycloneive_lcell_comb \mem~1281 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~144_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~16_q ),
	.cin(gnd),
	.combout(\mem~1281_combout ),
	.cout());
defparam \mem~1281 .lut_mask = 16'hE5E0;
defparam \mem~1281 .sum_lutc_input = "datac";

dffeas \mem~400 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_25),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~400_q ),
	.prn(vcc));
defparam \mem~400 .is_wysiwyg = "true";
defparam \mem~400 .power_up = "low";

cycloneive_lcell_comb \mem~1282 (
	.dataa(\mem~272_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1281_combout ),
	.datad(\mem~400_q ),
	.cin(gnd),
	.combout(\mem~1282_combout ),
	.cout());
defparam \mem~1282 .lut_mask = 16'hF838;
defparam \mem~1282 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1283 (
	.dataa(\mem~1280_combout ),
	.datab(\mem~1282_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1283_combout ),
	.cout());
defparam \mem~1283 .lut_mask = 16'hAACC;
defparam \mem~1283 .sum_lutc_input = "datac";

dffeas \internal_out_payload[18] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1283_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[18]~q ),
	.prn(vcc));
defparam \internal_out_payload[18] .is_wysiwyg = "true";
defparam \internal_out_payload[18] .power_up = "low";

dffeas \mem~657 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_26),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~657_q ),
	.prn(vcc));
defparam \mem~657 .is_wysiwyg = "true";
defparam \mem~657 .power_up = "low";

dffeas \mem~785 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_26),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~785_q ),
	.prn(vcc));
defparam \mem~785 .is_wysiwyg = "true";
defparam \mem~785 .power_up = "low";

dffeas \mem~529 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_26),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~529_q ),
	.prn(vcc));
defparam \mem~529 .is_wysiwyg = "true";
defparam \mem~529 .power_up = "low";

cycloneive_lcell_comb \mem~1284 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~785_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~529_q ),
	.cin(gnd),
	.combout(\mem~1284_combout ),
	.cout());
defparam \mem~1284 .lut_mask = 16'hE5E0;
defparam \mem~1284 .sum_lutc_input = "datac";

dffeas \mem~913 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_26),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~913_q ),
	.prn(vcc));
defparam \mem~913 .is_wysiwyg = "true";
defparam \mem~913 .power_up = "low";

cycloneive_lcell_comb \mem~1285 (
	.dataa(\mem~657_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1284_combout ),
	.datad(\mem~913_q ),
	.cin(gnd),
	.combout(\mem~1285_combout ),
	.cout());
defparam \mem~1285 .lut_mask = 16'hF838;
defparam \mem~1285 .sum_lutc_input = "datac";

dffeas \mem~273 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_26),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~273_q ),
	.prn(vcc));
defparam \mem~273 .is_wysiwyg = "true";
defparam \mem~273 .power_up = "low";

dffeas \mem~145 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_26),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~145_q ),
	.prn(vcc));
defparam \mem~145 .is_wysiwyg = "true";
defparam \mem~145 .power_up = "low";

dffeas \mem~17 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_26),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~17_q ),
	.prn(vcc));
defparam \mem~17 .is_wysiwyg = "true";
defparam \mem~17 .power_up = "low";

cycloneive_lcell_comb \mem~1286 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~145_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~17_q ),
	.cin(gnd),
	.combout(\mem~1286_combout ),
	.cout());
defparam \mem~1286 .lut_mask = 16'hE5E0;
defparam \mem~1286 .sum_lutc_input = "datac";

dffeas \mem~401 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_26),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~401_q ),
	.prn(vcc));
defparam \mem~401 .is_wysiwyg = "true";
defparam \mem~401 .power_up = "low";

cycloneive_lcell_comb \mem~1287 (
	.dataa(\mem~273_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1286_combout ),
	.datad(\mem~401_q ),
	.cin(gnd),
	.combout(\mem~1287_combout ),
	.cout());
defparam \mem~1287 .lut_mask = 16'hF838;
defparam \mem~1287 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1288 (
	.dataa(\mem~1285_combout ),
	.datab(\mem~1287_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1288_combout ),
	.cout());
defparam \mem~1288 .lut_mask = 16'hAACC;
defparam \mem~1288 .sum_lutc_input = "datac";

dffeas \internal_out_payload[19] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1288_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[19]~q ),
	.prn(vcc));
defparam \internal_out_payload[19] .is_wysiwyg = "true";
defparam \internal_out_payload[19] .power_up = "low";

dffeas \mem~658 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_27),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~658_q ),
	.prn(vcc));
defparam \mem~658 .is_wysiwyg = "true";
defparam \mem~658 .power_up = "low";

dffeas \mem~786 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_27),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~786_q ),
	.prn(vcc));
defparam \mem~786 .is_wysiwyg = "true";
defparam \mem~786 .power_up = "low";

dffeas \mem~530 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_27),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~530_q ),
	.prn(vcc));
defparam \mem~530 .is_wysiwyg = "true";
defparam \mem~530 .power_up = "low";

cycloneive_lcell_comb \mem~1289 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~786_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~530_q ),
	.cin(gnd),
	.combout(\mem~1289_combout ),
	.cout());
defparam \mem~1289 .lut_mask = 16'hE5E0;
defparam \mem~1289 .sum_lutc_input = "datac";

dffeas \mem~914 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_27),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~914_q ),
	.prn(vcc));
defparam \mem~914 .is_wysiwyg = "true";
defparam \mem~914 .power_up = "low";

cycloneive_lcell_comb \mem~1290 (
	.dataa(\mem~658_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1289_combout ),
	.datad(\mem~914_q ),
	.cin(gnd),
	.combout(\mem~1290_combout ),
	.cout());
defparam \mem~1290 .lut_mask = 16'hF838;
defparam \mem~1290 .sum_lutc_input = "datac";

dffeas \mem~274 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_27),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~274_q ),
	.prn(vcc));
defparam \mem~274 .is_wysiwyg = "true";
defparam \mem~274 .power_up = "low";

dffeas \mem~146 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_27),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~146_q ),
	.prn(vcc));
defparam \mem~146 .is_wysiwyg = "true";
defparam \mem~146 .power_up = "low";

dffeas \mem~18 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_27),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~18_q ),
	.prn(vcc));
defparam \mem~18 .is_wysiwyg = "true";
defparam \mem~18 .power_up = "low";

cycloneive_lcell_comb \mem~1291 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~146_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~18_q ),
	.cin(gnd),
	.combout(\mem~1291_combout ),
	.cout());
defparam \mem~1291 .lut_mask = 16'hE5E0;
defparam \mem~1291 .sum_lutc_input = "datac";

dffeas \mem~402 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_27),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~402_q ),
	.prn(vcc));
defparam \mem~402 .is_wysiwyg = "true";
defparam \mem~402 .power_up = "low";

cycloneive_lcell_comb \mem~1292 (
	.dataa(\mem~274_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1291_combout ),
	.datad(\mem~402_q ),
	.cin(gnd),
	.combout(\mem~1292_combout ),
	.cout());
defparam \mem~1292 .lut_mask = 16'hF838;
defparam \mem~1292 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1293 (
	.dataa(\mem~1290_combout ),
	.datab(\mem~1292_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1293_combout ),
	.cout());
defparam \mem~1293 .lut_mask = 16'hAACC;
defparam \mem~1293 .sum_lutc_input = "datac";

dffeas \internal_out_payload[20] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1293_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[20]~q ),
	.prn(vcc));
defparam \internal_out_payload[20] .is_wysiwyg = "true";
defparam \internal_out_payload[20] .power_up = "low";

dffeas \mem~659 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_28),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~659_q ),
	.prn(vcc));
defparam \mem~659 .is_wysiwyg = "true";
defparam \mem~659 .power_up = "low";

dffeas \mem~787 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_28),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~787_q ),
	.prn(vcc));
defparam \mem~787 .is_wysiwyg = "true";
defparam \mem~787 .power_up = "low";

dffeas \mem~531 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_28),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~531_q ),
	.prn(vcc));
defparam \mem~531 .is_wysiwyg = "true";
defparam \mem~531 .power_up = "low";

cycloneive_lcell_comb \mem~1294 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~787_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~531_q ),
	.cin(gnd),
	.combout(\mem~1294_combout ),
	.cout());
defparam \mem~1294 .lut_mask = 16'hE5E0;
defparam \mem~1294 .sum_lutc_input = "datac";

dffeas \mem~915 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_28),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~915_q ),
	.prn(vcc));
defparam \mem~915 .is_wysiwyg = "true";
defparam \mem~915 .power_up = "low";

cycloneive_lcell_comb \mem~1295 (
	.dataa(\mem~659_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1294_combout ),
	.datad(\mem~915_q ),
	.cin(gnd),
	.combout(\mem~1295_combout ),
	.cout());
defparam \mem~1295 .lut_mask = 16'hF838;
defparam \mem~1295 .sum_lutc_input = "datac";

dffeas \mem~275 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_28),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~275_q ),
	.prn(vcc));
defparam \mem~275 .is_wysiwyg = "true";
defparam \mem~275 .power_up = "low";

dffeas \mem~147 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_28),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~147_q ),
	.prn(vcc));
defparam \mem~147 .is_wysiwyg = "true";
defparam \mem~147 .power_up = "low";

dffeas \mem~19 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_28),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~19_q ),
	.prn(vcc));
defparam \mem~19 .is_wysiwyg = "true";
defparam \mem~19 .power_up = "low";

cycloneive_lcell_comb \mem~1296 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~147_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~19_q ),
	.cin(gnd),
	.combout(\mem~1296_combout ),
	.cout());
defparam \mem~1296 .lut_mask = 16'hE5E0;
defparam \mem~1296 .sum_lutc_input = "datac";

dffeas \mem~403 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_28),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~403_q ),
	.prn(vcc));
defparam \mem~403 .is_wysiwyg = "true";
defparam \mem~403 .power_up = "low";

cycloneive_lcell_comb \mem~1297 (
	.dataa(\mem~275_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1296_combout ),
	.datad(\mem~403_q ),
	.cin(gnd),
	.combout(\mem~1297_combout ),
	.cout());
defparam \mem~1297 .lut_mask = 16'hF838;
defparam \mem~1297 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1298 (
	.dataa(\mem~1295_combout ),
	.datab(\mem~1297_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1298_combout ),
	.cout());
defparam \mem~1298 .lut_mask = 16'hAACC;
defparam \mem~1298 .sum_lutc_input = "datac";

dffeas \internal_out_payload[21] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1298_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[21]~q ),
	.prn(vcc));
defparam \internal_out_payload[21] .is_wysiwyg = "true";
defparam \internal_out_payload[21] .power_up = "low";

dffeas \mem~660 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_29),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~660_q ),
	.prn(vcc));
defparam \mem~660 .is_wysiwyg = "true";
defparam \mem~660 .power_up = "low";

dffeas \mem~788 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_29),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~788_q ),
	.prn(vcc));
defparam \mem~788 .is_wysiwyg = "true";
defparam \mem~788 .power_up = "low";

dffeas \mem~532 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_29),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~532_q ),
	.prn(vcc));
defparam \mem~532 .is_wysiwyg = "true";
defparam \mem~532 .power_up = "low";

cycloneive_lcell_comb \mem~1299 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~788_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~532_q ),
	.cin(gnd),
	.combout(\mem~1299_combout ),
	.cout());
defparam \mem~1299 .lut_mask = 16'hE5E0;
defparam \mem~1299 .sum_lutc_input = "datac";

dffeas \mem~916 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_29),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~916_q ),
	.prn(vcc));
defparam \mem~916 .is_wysiwyg = "true";
defparam \mem~916 .power_up = "low";

cycloneive_lcell_comb \mem~1300 (
	.dataa(\mem~660_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1299_combout ),
	.datad(\mem~916_q ),
	.cin(gnd),
	.combout(\mem~1300_combout ),
	.cout());
defparam \mem~1300 .lut_mask = 16'hF838;
defparam \mem~1300 .sum_lutc_input = "datac";

dffeas \mem~276 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_29),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~276_q ),
	.prn(vcc));
defparam \mem~276 .is_wysiwyg = "true";
defparam \mem~276 .power_up = "low";

dffeas \mem~148 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_29),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~148_q ),
	.prn(vcc));
defparam \mem~148 .is_wysiwyg = "true";
defparam \mem~148 .power_up = "low";

dffeas \mem~20 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_29),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~20_q ),
	.prn(vcc));
defparam \mem~20 .is_wysiwyg = "true";
defparam \mem~20 .power_up = "low";

cycloneive_lcell_comb \mem~1301 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~148_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~20_q ),
	.cin(gnd),
	.combout(\mem~1301_combout ),
	.cout());
defparam \mem~1301 .lut_mask = 16'hE5E0;
defparam \mem~1301 .sum_lutc_input = "datac";

dffeas \mem~404 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_29),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~404_q ),
	.prn(vcc));
defparam \mem~404 .is_wysiwyg = "true";
defparam \mem~404 .power_up = "low";

cycloneive_lcell_comb \mem~1302 (
	.dataa(\mem~276_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1301_combout ),
	.datad(\mem~404_q ),
	.cin(gnd),
	.combout(\mem~1302_combout ),
	.cout());
defparam \mem~1302 .lut_mask = 16'hF838;
defparam \mem~1302 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1303 (
	.dataa(\mem~1300_combout ),
	.datab(\mem~1302_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1303_combout ),
	.cout());
defparam \mem~1303 .lut_mask = 16'hAACC;
defparam \mem~1303 .sum_lutc_input = "datac";

dffeas \internal_out_payload[22] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1303_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[22]~q ),
	.prn(vcc));
defparam \internal_out_payload[22] .is_wysiwyg = "true";
defparam \internal_out_payload[22] .power_up = "low";

dffeas \mem~661 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_30),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~661_q ),
	.prn(vcc));
defparam \mem~661 .is_wysiwyg = "true";
defparam \mem~661 .power_up = "low";

dffeas \mem~789 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_30),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~789_q ),
	.prn(vcc));
defparam \mem~789 .is_wysiwyg = "true";
defparam \mem~789 .power_up = "low";

dffeas \mem~533 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_30),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~533_q ),
	.prn(vcc));
defparam \mem~533 .is_wysiwyg = "true";
defparam \mem~533 .power_up = "low";

cycloneive_lcell_comb \mem~1304 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~789_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~533_q ),
	.cin(gnd),
	.combout(\mem~1304_combout ),
	.cout());
defparam \mem~1304 .lut_mask = 16'hE5E0;
defparam \mem~1304 .sum_lutc_input = "datac";

dffeas \mem~917 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_30),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~917_q ),
	.prn(vcc));
defparam \mem~917 .is_wysiwyg = "true";
defparam \mem~917 .power_up = "low";

cycloneive_lcell_comb \mem~1305 (
	.dataa(\mem~661_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1304_combout ),
	.datad(\mem~917_q ),
	.cin(gnd),
	.combout(\mem~1305_combout ),
	.cout());
defparam \mem~1305 .lut_mask = 16'hF838;
defparam \mem~1305 .sum_lutc_input = "datac";

dffeas \mem~277 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_30),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~277_q ),
	.prn(vcc));
defparam \mem~277 .is_wysiwyg = "true";
defparam \mem~277 .power_up = "low";

dffeas \mem~149 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_30),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~149_q ),
	.prn(vcc));
defparam \mem~149 .is_wysiwyg = "true";
defparam \mem~149 .power_up = "low";

dffeas \mem~21 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_30),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~21_q ),
	.prn(vcc));
defparam \mem~21 .is_wysiwyg = "true";
defparam \mem~21 .power_up = "low";

cycloneive_lcell_comb \mem~1306 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~149_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~21_q ),
	.cin(gnd),
	.combout(\mem~1306_combout ),
	.cout());
defparam \mem~1306 .lut_mask = 16'hE5E0;
defparam \mem~1306 .sum_lutc_input = "datac";

dffeas \mem~405 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_30),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~405_q ),
	.prn(vcc));
defparam \mem~405 .is_wysiwyg = "true";
defparam \mem~405 .power_up = "low";

cycloneive_lcell_comb \mem~1307 (
	.dataa(\mem~277_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1306_combout ),
	.datad(\mem~405_q ),
	.cin(gnd),
	.combout(\mem~1307_combout ),
	.cout());
defparam \mem~1307 .lut_mask = 16'hF838;
defparam \mem~1307 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1308 (
	.dataa(\mem~1305_combout ),
	.datab(\mem~1307_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1308_combout ),
	.cout());
defparam \mem~1308 .lut_mask = 16'hAACC;
defparam \mem~1308 .sum_lutc_input = "datac";

dffeas \internal_out_payload[23] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1308_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[23]~q ),
	.prn(vcc));
defparam \internal_out_payload[23] .is_wysiwyg = "true";
defparam \internal_out_payload[23] .power_up = "low";

dffeas \mem~662 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_31),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~662_q ),
	.prn(vcc));
defparam \mem~662 .is_wysiwyg = "true";
defparam \mem~662 .power_up = "low";

dffeas \mem~790 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_31),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~790_q ),
	.prn(vcc));
defparam \mem~790 .is_wysiwyg = "true";
defparam \mem~790 .power_up = "low";

dffeas \mem~534 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_31),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~534_q ),
	.prn(vcc));
defparam \mem~534 .is_wysiwyg = "true";
defparam \mem~534 .power_up = "low";

cycloneive_lcell_comb \mem~1309 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~790_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~534_q ),
	.cin(gnd),
	.combout(\mem~1309_combout ),
	.cout());
defparam \mem~1309 .lut_mask = 16'hE5E0;
defparam \mem~1309 .sum_lutc_input = "datac";

dffeas \mem~918 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_31),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~918_q ),
	.prn(vcc));
defparam \mem~918 .is_wysiwyg = "true";
defparam \mem~918 .power_up = "low";

cycloneive_lcell_comb \mem~1310 (
	.dataa(\mem~662_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1309_combout ),
	.datad(\mem~918_q ),
	.cin(gnd),
	.combout(\mem~1310_combout ),
	.cout());
defparam \mem~1310 .lut_mask = 16'hF838;
defparam \mem~1310 .sum_lutc_input = "datac";

dffeas \mem~278 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_31),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~278_q ),
	.prn(vcc));
defparam \mem~278 .is_wysiwyg = "true";
defparam \mem~278 .power_up = "low";

dffeas \mem~150 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_31),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~150_q ),
	.prn(vcc));
defparam \mem~150 .is_wysiwyg = "true";
defparam \mem~150 .power_up = "low";

dffeas \mem~22 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_31),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~22_q ),
	.prn(vcc));
defparam \mem~22 .is_wysiwyg = "true";
defparam \mem~22 .power_up = "low";

cycloneive_lcell_comb \mem~1311 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~150_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~22_q ),
	.cin(gnd),
	.combout(\mem~1311_combout ),
	.cout());
defparam \mem~1311 .lut_mask = 16'hE5E0;
defparam \mem~1311 .sum_lutc_input = "datac";

dffeas \mem~406 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_31),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~406_q ),
	.prn(vcc));
defparam \mem~406 .is_wysiwyg = "true";
defparam \mem~406 .power_up = "low";

cycloneive_lcell_comb \mem~1312 (
	.dataa(\mem~278_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1311_combout ),
	.datad(\mem~406_q ),
	.cin(gnd),
	.combout(\mem~1312_combout ),
	.cout());
defparam \mem~1312 .lut_mask = 16'hF838;
defparam \mem~1312 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1313 (
	.dataa(\mem~1310_combout ),
	.datab(\mem~1312_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1313_combout ),
	.cout());
defparam \mem~1313 .lut_mask = 16'hAACC;
defparam \mem~1313 .sum_lutc_input = "datac";

dffeas \internal_out_payload[24] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1313_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[24]~q ),
	.prn(vcc));
defparam \internal_out_payload[24] .is_wysiwyg = "true";
defparam \internal_out_payload[24] .power_up = "low";

dffeas \mem~663 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_32),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~663_q ),
	.prn(vcc));
defparam \mem~663 .is_wysiwyg = "true";
defparam \mem~663 .power_up = "low";

dffeas \mem~791 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_32),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~791_q ),
	.prn(vcc));
defparam \mem~791 .is_wysiwyg = "true";
defparam \mem~791 .power_up = "low";

dffeas \mem~535 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_32),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~535_q ),
	.prn(vcc));
defparam \mem~535 .is_wysiwyg = "true";
defparam \mem~535 .power_up = "low";

cycloneive_lcell_comb \mem~1314 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~791_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~535_q ),
	.cin(gnd),
	.combout(\mem~1314_combout ),
	.cout());
defparam \mem~1314 .lut_mask = 16'hE5E0;
defparam \mem~1314 .sum_lutc_input = "datac";

dffeas \mem~919 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_32),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~919_q ),
	.prn(vcc));
defparam \mem~919 .is_wysiwyg = "true";
defparam \mem~919 .power_up = "low";

cycloneive_lcell_comb \mem~1315 (
	.dataa(\mem~663_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1314_combout ),
	.datad(\mem~919_q ),
	.cin(gnd),
	.combout(\mem~1315_combout ),
	.cout());
defparam \mem~1315 .lut_mask = 16'hF838;
defparam \mem~1315 .sum_lutc_input = "datac";

dffeas \mem~279 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_32),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~279_q ),
	.prn(vcc));
defparam \mem~279 .is_wysiwyg = "true";
defparam \mem~279 .power_up = "low";

dffeas \mem~151 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_32),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~151_q ),
	.prn(vcc));
defparam \mem~151 .is_wysiwyg = "true";
defparam \mem~151 .power_up = "low";

dffeas \mem~23 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_32),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~23_q ),
	.prn(vcc));
defparam \mem~23 .is_wysiwyg = "true";
defparam \mem~23 .power_up = "low";

cycloneive_lcell_comb \mem~1316 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~151_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~23_q ),
	.cin(gnd),
	.combout(\mem~1316_combout ),
	.cout());
defparam \mem~1316 .lut_mask = 16'hE5E0;
defparam \mem~1316 .sum_lutc_input = "datac";

dffeas \mem~407 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_32),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~407_q ),
	.prn(vcc));
defparam \mem~407 .is_wysiwyg = "true";
defparam \mem~407 .power_up = "low";

cycloneive_lcell_comb \mem~1317 (
	.dataa(\mem~279_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1316_combout ),
	.datad(\mem~407_q ),
	.cin(gnd),
	.combout(\mem~1317_combout ),
	.cout());
defparam \mem~1317 .lut_mask = 16'hF838;
defparam \mem~1317 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1318 (
	.dataa(\mem~1315_combout ),
	.datab(\mem~1317_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1318_combout ),
	.cout());
defparam \mem~1318 .lut_mask = 16'hAACC;
defparam \mem~1318 .sum_lutc_input = "datac";

dffeas \internal_out_payload[25] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1318_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[25]~q ),
	.prn(vcc));
defparam \internal_out_payload[25] .is_wysiwyg = "true";
defparam \internal_out_payload[25] .power_up = "low";

dffeas \mem~664 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_33),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~664_q ),
	.prn(vcc));
defparam \mem~664 .is_wysiwyg = "true";
defparam \mem~664 .power_up = "low";

dffeas \mem~792 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_33),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~792_q ),
	.prn(vcc));
defparam \mem~792 .is_wysiwyg = "true";
defparam \mem~792 .power_up = "low";

dffeas \mem~536 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_33),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~536_q ),
	.prn(vcc));
defparam \mem~536 .is_wysiwyg = "true";
defparam \mem~536 .power_up = "low";

cycloneive_lcell_comb \mem~1319 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~792_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~536_q ),
	.cin(gnd),
	.combout(\mem~1319_combout ),
	.cout());
defparam \mem~1319 .lut_mask = 16'hE5E0;
defparam \mem~1319 .sum_lutc_input = "datac";

dffeas \mem~920 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_33),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~920_q ),
	.prn(vcc));
defparam \mem~920 .is_wysiwyg = "true";
defparam \mem~920 .power_up = "low";

cycloneive_lcell_comb \mem~1320 (
	.dataa(\mem~664_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1319_combout ),
	.datad(\mem~920_q ),
	.cin(gnd),
	.combout(\mem~1320_combout ),
	.cout());
defparam \mem~1320 .lut_mask = 16'hF838;
defparam \mem~1320 .sum_lutc_input = "datac";

dffeas \mem~280 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_33),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~280_q ),
	.prn(vcc));
defparam \mem~280 .is_wysiwyg = "true";
defparam \mem~280 .power_up = "low";

dffeas \mem~152 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_33),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~152_q ),
	.prn(vcc));
defparam \mem~152 .is_wysiwyg = "true";
defparam \mem~152 .power_up = "low";

dffeas \mem~24 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_33),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~24_q ),
	.prn(vcc));
defparam \mem~24 .is_wysiwyg = "true";
defparam \mem~24 .power_up = "low";

cycloneive_lcell_comb \mem~1321 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~152_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~24_q ),
	.cin(gnd),
	.combout(\mem~1321_combout ),
	.cout());
defparam \mem~1321 .lut_mask = 16'hE5E0;
defparam \mem~1321 .sum_lutc_input = "datac";

dffeas \mem~408 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_33),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~408_q ),
	.prn(vcc));
defparam \mem~408 .is_wysiwyg = "true";
defparam \mem~408 .power_up = "low";

cycloneive_lcell_comb \mem~1322 (
	.dataa(\mem~280_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1321_combout ),
	.datad(\mem~408_q ),
	.cin(gnd),
	.combout(\mem~1322_combout ),
	.cout());
defparam \mem~1322 .lut_mask = 16'hF838;
defparam \mem~1322 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1323 (
	.dataa(\mem~1320_combout ),
	.datab(\mem~1322_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1323_combout ),
	.cout());
defparam \mem~1323 .lut_mask = 16'hAACC;
defparam \mem~1323 .sum_lutc_input = "datac";

dffeas \internal_out_payload[26] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1323_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[26]~q ),
	.prn(vcc));
defparam \internal_out_payload[26] .is_wysiwyg = "true";
defparam \internal_out_payload[26] .power_up = "low";

dffeas \mem~665 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_34),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~665_q ),
	.prn(vcc));
defparam \mem~665 .is_wysiwyg = "true";
defparam \mem~665 .power_up = "low";

dffeas \mem~793 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_34),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~793_q ),
	.prn(vcc));
defparam \mem~793 .is_wysiwyg = "true";
defparam \mem~793 .power_up = "low";

dffeas \mem~537 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_34),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~537_q ),
	.prn(vcc));
defparam \mem~537 .is_wysiwyg = "true";
defparam \mem~537 .power_up = "low";

cycloneive_lcell_comb \mem~1324 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~793_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~537_q ),
	.cin(gnd),
	.combout(\mem~1324_combout ),
	.cout());
defparam \mem~1324 .lut_mask = 16'hE5E0;
defparam \mem~1324 .sum_lutc_input = "datac";

dffeas \mem~921 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_34),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~921_q ),
	.prn(vcc));
defparam \mem~921 .is_wysiwyg = "true";
defparam \mem~921 .power_up = "low";

cycloneive_lcell_comb \mem~1325 (
	.dataa(\mem~665_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1324_combout ),
	.datad(\mem~921_q ),
	.cin(gnd),
	.combout(\mem~1325_combout ),
	.cout());
defparam \mem~1325 .lut_mask = 16'hF838;
defparam \mem~1325 .sum_lutc_input = "datac";

dffeas \mem~281 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_34),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~281_q ),
	.prn(vcc));
defparam \mem~281 .is_wysiwyg = "true";
defparam \mem~281 .power_up = "low";

dffeas \mem~153 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_34),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~153_q ),
	.prn(vcc));
defparam \mem~153 .is_wysiwyg = "true";
defparam \mem~153 .power_up = "low";

dffeas \mem~25 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_34),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~25_q ),
	.prn(vcc));
defparam \mem~25 .is_wysiwyg = "true";
defparam \mem~25 .power_up = "low";

cycloneive_lcell_comb \mem~1326 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~153_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~25_q ),
	.cin(gnd),
	.combout(\mem~1326_combout ),
	.cout());
defparam \mem~1326 .lut_mask = 16'hE5E0;
defparam \mem~1326 .sum_lutc_input = "datac";

dffeas \mem~409 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_34),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~409_q ),
	.prn(vcc));
defparam \mem~409 .is_wysiwyg = "true";
defparam \mem~409 .power_up = "low";

cycloneive_lcell_comb \mem~1327 (
	.dataa(\mem~281_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1326_combout ),
	.datad(\mem~409_q ),
	.cin(gnd),
	.combout(\mem~1327_combout ),
	.cout());
defparam \mem~1327 .lut_mask = 16'hF838;
defparam \mem~1327 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1328 (
	.dataa(\mem~1325_combout ),
	.datab(\mem~1327_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1328_combout ),
	.cout());
defparam \mem~1328 .lut_mask = 16'hAACC;
defparam \mem~1328 .sum_lutc_input = "datac";

dffeas \internal_out_payload[27] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1328_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[27]~q ),
	.prn(vcc));
defparam \internal_out_payload[27] .is_wysiwyg = "true";
defparam \internal_out_payload[27] .power_up = "low";

dffeas \mem~666 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_35),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~666_q ),
	.prn(vcc));
defparam \mem~666 .is_wysiwyg = "true";
defparam \mem~666 .power_up = "low";

dffeas \mem~794 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_35),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~794_q ),
	.prn(vcc));
defparam \mem~794 .is_wysiwyg = "true";
defparam \mem~794 .power_up = "low";

dffeas \mem~538 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_35),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~538_q ),
	.prn(vcc));
defparam \mem~538 .is_wysiwyg = "true";
defparam \mem~538 .power_up = "low";

cycloneive_lcell_comb \mem~1329 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~794_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~538_q ),
	.cin(gnd),
	.combout(\mem~1329_combout ),
	.cout());
defparam \mem~1329 .lut_mask = 16'hE5E0;
defparam \mem~1329 .sum_lutc_input = "datac";

dffeas \mem~922 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_35),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~922_q ),
	.prn(vcc));
defparam \mem~922 .is_wysiwyg = "true";
defparam \mem~922 .power_up = "low";

cycloneive_lcell_comb \mem~1330 (
	.dataa(\mem~666_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1329_combout ),
	.datad(\mem~922_q ),
	.cin(gnd),
	.combout(\mem~1330_combout ),
	.cout());
defparam \mem~1330 .lut_mask = 16'hF838;
defparam \mem~1330 .sum_lutc_input = "datac";

dffeas \mem~282 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_35),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~282_q ),
	.prn(vcc));
defparam \mem~282 .is_wysiwyg = "true";
defparam \mem~282 .power_up = "low";

dffeas \mem~154 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_35),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~154_q ),
	.prn(vcc));
defparam \mem~154 .is_wysiwyg = "true";
defparam \mem~154 .power_up = "low";

dffeas \mem~26 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_35),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~26_q ),
	.prn(vcc));
defparam \mem~26 .is_wysiwyg = "true";
defparam \mem~26 .power_up = "low";

cycloneive_lcell_comb \mem~1331 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~154_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~26_q ),
	.cin(gnd),
	.combout(\mem~1331_combout ),
	.cout());
defparam \mem~1331 .lut_mask = 16'hE5E0;
defparam \mem~1331 .sum_lutc_input = "datac";

dffeas \mem~410 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_35),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~410_q ),
	.prn(vcc));
defparam \mem~410 .is_wysiwyg = "true";
defparam \mem~410 .power_up = "low";

cycloneive_lcell_comb \mem~1332 (
	.dataa(\mem~282_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1331_combout ),
	.datad(\mem~410_q ),
	.cin(gnd),
	.combout(\mem~1332_combout ),
	.cout());
defparam \mem~1332 .lut_mask = 16'hF838;
defparam \mem~1332 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1333 (
	.dataa(\mem~1330_combout ),
	.datab(\mem~1332_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1333_combout ),
	.cout());
defparam \mem~1333 .lut_mask = 16'hAACC;
defparam \mem~1333 .sum_lutc_input = "datac";

dffeas \internal_out_payload[28] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1333_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[28]~q ),
	.prn(vcc));
defparam \internal_out_payload[28] .is_wysiwyg = "true";
defparam \internal_out_payload[28] .power_up = "low";

dffeas \mem~667 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_36),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~667_q ),
	.prn(vcc));
defparam \mem~667 .is_wysiwyg = "true";
defparam \mem~667 .power_up = "low";

dffeas \mem~795 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_36),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~795_q ),
	.prn(vcc));
defparam \mem~795 .is_wysiwyg = "true";
defparam \mem~795 .power_up = "low";

dffeas \mem~539 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_36),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~539_q ),
	.prn(vcc));
defparam \mem~539 .is_wysiwyg = "true";
defparam \mem~539 .power_up = "low";

cycloneive_lcell_comb \mem~1334 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~795_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~539_q ),
	.cin(gnd),
	.combout(\mem~1334_combout ),
	.cout());
defparam \mem~1334 .lut_mask = 16'hE5E0;
defparam \mem~1334 .sum_lutc_input = "datac";

dffeas \mem~923 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_36),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~923_q ),
	.prn(vcc));
defparam \mem~923 .is_wysiwyg = "true";
defparam \mem~923 .power_up = "low";

cycloneive_lcell_comb \mem~1335 (
	.dataa(\mem~667_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1334_combout ),
	.datad(\mem~923_q ),
	.cin(gnd),
	.combout(\mem~1335_combout ),
	.cout());
defparam \mem~1335 .lut_mask = 16'hF838;
defparam \mem~1335 .sum_lutc_input = "datac";

dffeas \mem~283 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_36),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~283_q ),
	.prn(vcc));
defparam \mem~283 .is_wysiwyg = "true";
defparam \mem~283 .power_up = "low";

dffeas \mem~155 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_36),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~155_q ),
	.prn(vcc));
defparam \mem~155 .is_wysiwyg = "true";
defparam \mem~155 .power_up = "low";

dffeas \mem~27 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_36),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~27_q ),
	.prn(vcc));
defparam \mem~27 .is_wysiwyg = "true";
defparam \mem~27 .power_up = "low";

cycloneive_lcell_comb \mem~1336 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~155_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~27_q ),
	.cin(gnd),
	.combout(\mem~1336_combout ),
	.cout());
defparam \mem~1336 .lut_mask = 16'hE5E0;
defparam \mem~1336 .sum_lutc_input = "datac";

dffeas \mem~411 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_36),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~411_q ),
	.prn(vcc));
defparam \mem~411 .is_wysiwyg = "true";
defparam \mem~411 .power_up = "low";

cycloneive_lcell_comb \mem~1337 (
	.dataa(\mem~283_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1336_combout ),
	.datad(\mem~411_q ),
	.cin(gnd),
	.combout(\mem~1337_combout ),
	.cout());
defparam \mem~1337 .lut_mask = 16'hF838;
defparam \mem~1337 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1338 (
	.dataa(\mem~1335_combout ),
	.datab(\mem~1337_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1338_combout ),
	.cout());
defparam \mem~1338 .lut_mask = 16'hAACC;
defparam \mem~1338 .sum_lutc_input = "datac";

dffeas \internal_out_payload[29] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1338_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[29]~q ),
	.prn(vcc));
defparam \internal_out_payload[29] .is_wysiwyg = "true";
defparam \internal_out_payload[29] .power_up = "low";

dffeas \mem~668 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_37),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~668_q ),
	.prn(vcc));
defparam \mem~668 .is_wysiwyg = "true";
defparam \mem~668 .power_up = "low";

dffeas \mem~796 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_37),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~796_q ),
	.prn(vcc));
defparam \mem~796 .is_wysiwyg = "true";
defparam \mem~796 .power_up = "low";

dffeas \mem~540 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_37),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~540_q ),
	.prn(vcc));
defparam \mem~540 .is_wysiwyg = "true";
defparam \mem~540 .power_up = "low";

cycloneive_lcell_comb \mem~1339 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~796_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~540_q ),
	.cin(gnd),
	.combout(\mem~1339_combout ),
	.cout());
defparam \mem~1339 .lut_mask = 16'hE5E0;
defparam \mem~1339 .sum_lutc_input = "datac";

dffeas \mem~924 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_37),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~924_q ),
	.prn(vcc));
defparam \mem~924 .is_wysiwyg = "true";
defparam \mem~924 .power_up = "low";

cycloneive_lcell_comb \mem~1340 (
	.dataa(\mem~668_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1339_combout ),
	.datad(\mem~924_q ),
	.cin(gnd),
	.combout(\mem~1340_combout ),
	.cout());
defparam \mem~1340 .lut_mask = 16'hF838;
defparam \mem~1340 .sum_lutc_input = "datac";

dffeas \mem~284 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_37),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~284_q ),
	.prn(vcc));
defparam \mem~284 .is_wysiwyg = "true";
defparam \mem~284 .power_up = "low";

dffeas \mem~156 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_37),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~156_q ),
	.prn(vcc));
defparam \mem~156 .is_wysiwyg = "true";
defparam \mem~156 .power_up = "low";

dffeas \mem~28 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_37),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~28_q ),
	.prn(vcc));
defparam \mem~28 .is_wysiwyg = "true";
defparam \mem~28 .power_up = "low";

cycloneive_lcell_comb \mem~1341 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~156_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~28_q ),
	.cin(gnd),
	.combout(\mem~1341_combout ),
	.cout());
defparam \mem~1341 .lut_mask = 16'hE5E0;
defparam \mem~1341 .sum_lutc_input = "datac";

dffeas \mem~412 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_37),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~412_q ),
	.prn(vcc));
defparam \mem~412 .is_wysiwyg = "true";
defparam \mem~412 .power_up = "low";

cycloneive_lcell_comb \mem~1342 (
	.dataa(\mem~284_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1341_combout ),
	.datad(\mem~412_q ),
	.cin(gnd),
	.combout(\mem~1342_combout ),
	.cout());
defparam \mem~1342 .lut_mask = 16'hF838;
defparam \mem~1342 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1343 (
	.dataa(\mem~1340_combout ),
	.datab(\mem~1342_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1343_combout ),
	.cout());
defparam \mem~1343 .lut_mask = 16'hAACC;
defparam \mem~1343 .sum_lutc_input = "datac";

dffeas \internal_out_payload[30] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1343_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[30]~q ),
	.prn(vcc));
defparam \internal_out_payload[30] .is_wysiwyg = "true";
defparam \internal_out_payload[30] .power_up = "low";

dffeas \mem~669 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_38),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~669_q ),
	.prn(vcc));
defparam \mem~669 .is_wysiwyg = "true";
defparam \mem~669 .power_up = "low";

dffeas \mem~797 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_38),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~797_q ),
	.prn(vcc));
defparam \mem~797 .is_wysiwyg = "true";
defparam \mem~797 .power_up = "low";

dffeas \mem~541 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_38),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~541_q ),
	.prn(vcc));
defparam \mem~541 .is_wysiwyg = "true";
defparam \mem~541 .power_up = "low";

cycloneive_lcell_comb \mem~1344 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~797_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~541_q ),
	.cin(gnd),
	.combout(\mem~1344_combout ),
	.cout());
defparam \mem~1344 .lut_mask = 16'hE5E0;
defparam \mem~1344 .sum_lutc_input = "datac";

dffeas \mem~925 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_38),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~925_q ),
	.prn(vcc));
defparam \mem~925 .is_wysiwyg = "true";
defparam \mem~925 .power_up = "low";

cycloneive_lcell_comb \mem~1345 (
	.dataa(\mem~669_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1344_combout ),
	.datad(\mem~925_q ),
	.cin(gnd),
	.combout(\mem~1345_combout ),
	.cout());
defparam \mem~1345 .lut_mask = 16'hF838;
defparam \mem~1345 .sum_lutc_input = "datac";

dffeas \mem~285 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_38),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~285_q ),
	.prn(vcc));
defparam \mem~285 .is_wysiwyg = "true";
defparam \mem~285 .power_up = "low";

dffeas \mem~157 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_38),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~157_q ),
	.prn(vcc));
defparam \mem~157 .is_wysiwyg = "true";
defparam \mem~157 .power_up = "low";

dffeas \mem~29 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_38),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~29_q ),
	.prn(vcc));
defparam \mem~29 .is_wysiwyg = "true";
defparam \mem~29 .power_up = "low";

cycloneive_lcell_comb \mem~1346 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~157_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~29_q ),
	.cin(gnd),
	.combout(\mem~1346_combout ),
	.cout());
defparam \mem~1346 .lut_mask = 16'hE5E0;
defparam \mem~1346 .sum_lutc_input = "datac";

dffeas \mem~413 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_38),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~413_q ),
	.prn(vcc));
defparam \mem~413 .is_wysiwyg = "true";
defparam \mem~413 .power_up = "low";

cycloneive_lcell_comb \mem~1347 (
	.dataa(\mem~285_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1346_combout ),
	.datad(\mem~413_q ),
	.cin(gnd),
	.combout(\mem~1347_combout ),
	.cout());
defparam \mem~1347 .lut_mask = 16'hF838;
defparam \mem~1347 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1348 (
	.dataa(\mem~1345_combout ),
	.datab(\mem~1347_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1348_combout ),
	.cout());
defparam \mem~1348 .lut_mask = 16'hAACC;
defparam \mem~1348 .sum_lutc_input = "datac";

dffeas \internal_out_payload[31] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1348_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[31]~q ),
	.prn(vcc));
defparam \internal_out_payload[31] .is_wysiwyg = "true";
defparam \internal_out_payload[31] .power_up = "low";

dffeas \mem~670 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_39),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~670_q ),
	.prn(vcc));
defparam \mem~670 .is_wysiwyg = "true";
defparam \mem~670 .power_up = "low";

dffeas \mem~798 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_39),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~798_q ),
	.prn(vcc));
defparam \mem~798 .is_wysiwyg = "true";
defparam \mem~798 .power_up = "low";

dffeas \mem~542 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_39),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~542_q ),
	.prn(vcc));
defparam \mem~542 .is_wysiwyg = "true";
defparam \mem~542 .power_up = "low";

cycloneive_lcell_comb \mem~1349 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~798_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~542_q ),
	.cin(gnd),
	.combout(\mem~1349_combout ),
	.cout());
defparam \mem~1349 .lut_mask = 16'hE5E0;
defparam \mem~1349 .sum_lutc_input = "datac";

dffeas \mem~926 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_39),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~926_q ),
	.prn(vcc));
defparam \mem~926 .is_wysiwyg = "true";
defparam \mem~926 .power_up = "low";

cycloneive_lcell_comb \mem~1350 (
	.dataa(\mem~670_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1349_combout ),
	.datad(\mem~926_q ),
	.cin(gnd),
	.combout(\mem~1350_combout ),
	.cout());
defparam \mem~1350 .lut_mask = 16'hF838;
defparam \mem~1350 .sum_lutc_input = "datac";

dffeas \mem~286 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_39),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~286_q ),
	.prn(vcc));
defparam \mem~286 .is_wysiwyg = "true";
defparam \mem~286 .power_up = "low";

dffeas \mem~158 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_39),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~158_q ),
	.prn(vcc));
defparam \mem~158 .is_wysiwyg = "true";
defparam \mem~158 .power_up = "low";

dffeas \mem~30 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_39),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~30_q ),
	.prn(vcc));
defparam \mem~30 .is_wysiwyg = "true";
defparam \mem~30 .power_up = "low";

cycloneive_lcell_comb \mem~1351 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~158_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~30_q ),
	.cin(gnd),
	.combout(\mem~1351_combout ),
	.cout());
defparam \mem~1351 .lut_mask = 16'hE5E0;
defparam \mem~1351 .sum_lutc_input = "datac";

dffeas \mem~414 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_39),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~414_q ),
	.prn(vcc));
defparam \mem~414 .is_wysiwyg = "true";
defparam \mem~414 .power_up = "low";

cycloneive_lcell_comb \mem~1352 (
	.dataa(\mem~286_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1351_combout ),
	.datad(\mem~414_q ),
	.cin(gnd),
	.combout(\mem~1352_combout ),
	.cout());
defparam \mem~1352 .lut_mask = 16'hF838;
defparam \mem~1352 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1353 (
	.dataa(\mem~1350_combout ),
	.datab(\mem~1352_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1353_combout ),
	.cout());
defparam \mem~1353 .lut_mask = 16'hAACC;
defparam \mem~1353 .sum_lutc_input = "datac";

dffeas \internal_out_payload[32] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1353_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[32]~q ),
	.prn(vcc));
defparam \internal_out_payload[32] .is_wysiwyg = "true";
defparam \internal_out_payload[32] .power_up = "low";

dffeas \mem~671 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_40),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~671_q ),
	.prn(vcc));
defparam \mem~671 .is_wysiwyg = "true";
defparam \mem~671 .power_up = "low";

dffeas \mem~799 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_40),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~799_q ),
	.prn(vcc));
defparam \mem~799 .is_wysiwyg = "true";
defparam \mem~799 .power_up = "low";

dffeas \mem~543 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_40),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~543_q ),
	.prn(vcc));
defparam \mem~543 .is_wysiwyg = "true";
defparam \mem~543 .power_up = "low";

cycloneive_lcell_comb \mem~1354 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~799_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~543_q ),
	.cin(gnd),
	.combout(\mem~1354_combout ),
	.cout());
defparam \mem~1354 .lut_mask = 16'hE5E0;
defparam \mem~1354 .sum_lutc_input = "datac";

dffeas \mem~927 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_40),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~927_q ),
	.prn(vcc));
defparam \mem~927 .is_wysiwyg = "true";
defparam \mem~927 .power_up = "low";

cycloneive_lcell_comb \mem~1355 (
	.dataa(\mem~671_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1354_combout ),
	.datad(\mem~927_q ),
	.cin(gnd),
	.combout(\mem~1355_combout ),
	.cout());
defparam \mem~1355 .lut_mask = 16'hF838;
defparam \mem~1355 .sum_lutc_input = "datac";

dffeas \mem~287 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_40),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~287_q ),
	.prn(vcc));
defparam \mem~287 .is_wysiwyg = "true";
defparam \mem~287 .power_up = "low";

dffeas \mem~159 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_40),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~159_q ),
	.prn(vcc));
defparam \mem~159 .is_wysiwyg = "true";
defparam \mem~159 .power_up = "low";

dffeas \mem~31 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_40),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~31_q ),
	.prn(vcc));
defparam \mem~31 .is_wysiwyg = "true";
defparam \mem~31 .power_up = "low";

cycloneive_lcell_comb \mem~1356 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~159_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~31_q ),
	.cin(gnd),
	.combout(\mem~1356_combout ),
	.cout());
defparam \mem~1356 .lut_mask = 16'hE5E0;
defparam \mem~1356 .sum_lutc_input = "datac";

dffeas \mem~415 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_40),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~415_q ),
	.prn(vcc));
defparam \mem~415 .is_wysiwyg = "true";
defparam \mem~415 .power_up = "low";

cycloneive_lcell_comb \mem~1357 (
	.dataa(\mem~287_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1356_combout ),
	.datad(\mem~415_q ),
	.cin(gnd),
	.combout(\mem~1357_combout ),
	.cout());
defparam \mem~1357 .lut_mask = 16'hF838;
defparam \mem~1357 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1358 (
	.dataa(\mem~1355_combout ),
	.datab(\mem~1357_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1358_combout ),
	.cout());
defparam \mem~1358 .lut_mask = 16'hAACC;
defparam \mem~1358 .sum_lutc_input = "datac";

dffeas \internal_out_payload[33] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1358_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[33]~q ),
	.prn(vcc));
defparam \internal_out_payload[33] .is_wysiwyg = "true";
defparam \internal_out_payload[33] .power_up = "low";

dffeas \mem~672 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_41),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~672_q ),
	.prn(vcc));
defparam \mem~672 .is_wysiwyg = "true";
defparam \mem~672 .power_up = "low";

dffeas \mem~800 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_41),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~800_q ),
	.prn(vcc));
defparam \mem~800 .is_wysiwyg = "true";
defparam \mem~800 .power_up = "low";

dffeas \mem~544 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_41),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~544_q ),
	.prn(vcc));
defparam \mem~544 .is_wysiwyg = "true";
defparam \mem~544 .power_up = "low";

cycloneive_lcell_comb \mem~1359 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~800_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~544_q ),
	.cin(gnd),
	.combout(\mem~1359_combout ),
	.cout());
defparam \mem~1359 .lut_mask = 16'hE5E0;
defparam \mem~1359 .sum_lutc_input = "datac";

dffeas \mem~928 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_41),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~928_q ),
	.prn(vcc));
defparam \mem~928 .is_wysiwyg = "true";
defparam \mem~928 .power_up = "low";

cycloneive_lcell_comb \mem~1360 (
	.dataa(\mem~672_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1359_combout ),
	.datad(\mem~928_q ),
	.cin(gnd),
	.combout(\mem~1360_combout ),
	.cout());
defparam \mem~1360 .lut_mask = 16'hF838;
defparam \mem~1360 .sum_lutc_input = "datac";

dffeas \mem~288 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_41),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~288_q ),
	.prn(vcc));
defparam \mem~288 .is_wysiwyg = "true";
defparam \mem~288 .power_up = "low";

dffeas \mem~160 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_41),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~160_q ),
	.prn(vcc));
defparam \mem~160 .is_wysiwyg = "true";
defparam \mem~160 .power_up = "low";

dffeas \mem~32 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_41),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~32_q ),
	.prn(vcc));
defparam \mem~32 .is_wysiwyg = "true";
defparam \mem~32 .power_up = "low";

cycloneive_lcell_comb \mem~1361 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~160_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~32_q ),
	.cin(gnd),
	.combout(\mem~1361_combout ),
	.cout());
defparam \mem~1361 .lut_mask = 16'hE5E0;
defparam \mem~1361 .sum_lutc_input = "datac";

dffeas \mem~416 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_41),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~416_q ),
	.prn(vcc));
defparam \mem~416 .is_wysiwyg = "true";
defparam \mem~416 .power_up = "low";

cycloneive_lcell_comb \mem~1362 (
	.dataa(\mem~288_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1361_combout ),
	.datad(\mem~416_q ),
	.cin(gnd),
	.combout(\mem~1362_combout ),
	.cout());
defparam \mem~1362 .lut_mask = 16'hF838;
defparam \mem~1362 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1363 (
	.dataa(\mem~1360_combout ),
	.datab(\mem~1362_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1363_combout ),
	.cout());
defparam \mem~1363 .lut_mask = 16'hAACC;
defparam \mem~1363 .sum_lutc_input = "datac";

dffeas \internal_out_payload[34] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1363_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[34]~q ),
	.prn(vcc));
defparam \internal_out_payload[34] .is_wysiwyg = "true";
defparam \internal_out_payload[34] .power_up = "low";

dffeas \mem~673 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_42),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~673_q ),
	.prn(vcc));
defparam \mem~673 .is_wysiwyg = "true";
defparam \mem~673 .power_up = "low";

dffeas \mem~801 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_42),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~801_q ),
	.prn(vcc));
defparam \mem~801 .is_wysiwyg = "true";
defparam \mem~801 .power_up = "low";

dffeas \mem~545 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_42),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~545_q ),
	.prn(vcc));
defparam \mem~545 .is_wysiwyg = "true";
defparam \mem~545 .power_up = "low";

cycloneive_lcell_comb \mem~1364 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~801_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~545_q ),
	.cin(gnd),
	.combout(\mem~1364_combout ),
	.cout());
defparam \mem~1364 .lut_mask = 16'hE5E0;
defparam \mem~1364 .sum_lutc_input = "datac";

dffeas \mem~929 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_42),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~929_q ),
	.prn(vcc));
defparam \mem~929 .is_wysiwyg = "true";
defparam \mem~929 .power_up = "low";

cycloneive_lcell_comb \mem~1365 (
	.dataa(\mem~673_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1364_combout ),
	.datad(\mem~929_q ),
	.cin(gnd),
	.combout(\mem~1365_combout ),
	.cout());
defparam \mem~1365 .lut_mask = 16'hF838;
defparam \mem~1365 .sum_lutc_input = "datac";

dffeas \mem~289 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_42),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~289_q ),
	.prn(vcc));
defparam \mem~289 .is_wysiwyg = "true";
defparam \mem~289 .power_up = "low";

dffeas \mem~161 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_42),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~161_q ),
	.prn(vcc));
defparam \mem~161 .is_wysiwyg = "true";
defparam \mem~161 .power_up = "low";

dffeas \mem~33 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_42),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~33_q ),
	.prn(vcc));
defparam \mem~33 .is_wysiwyg = "true";
defparam \mem~33 .power_up = "low";

cycloneive_lcell_comb \mem~1366 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~161_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~33_q ),
	.cin(gnd),
	.combout(\mem~1366_combout ),
	.cout());
defparam \mem~1366 .lut_mask = 16'hE5E0;
defparam \mem~1366 .sum_lutc_input = "datac";

dffeas \mem~417 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_42),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~417_q ),
	.prn(vcc));
defparam \mem~417 .is_wysiwyg = "true";
defparam \mem~417 .power_up = "low";

cycloneive_lcell_comb \mem~1367 (
	.dataa(\mem~289_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1366_combout ),
	.datad(\mem~417_q ),
	.cin(gnd),
	.combout(\mem~1367_combout ),
	.cout());
defparam \mem~1367 .lut_mask = 16'hF838;
defparam \mem~1367 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1368 (
	.dataa(\mem~1365_combout ),
	.datab(\mem~1367_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1368_combout ),
	.cout());
defparam \mem~1368 .lut_mask = 16'hAACC;
defparam \mem~1368 .sum_lutc_input = "datac";

dffeas \internal_out_payload[35] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1368_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[35]~q ),
	.prn(vcc));
defparam \internal_out_payload[35] .is_wysiwyg = "true";
defparam \internal_out_payload[35] .power_up = "low";

dffeas \mem~674 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_43),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~674_q ),
	.prn(vcc));
defparam \mem~674 .is_wysiwyg = "true";
defparam \mem~674 .power_up = "low";

dffeas \mem~802 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_43),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~802_q ),
	.prn(vcc));
defparam \mem~802 .is_wysiwyg = "true";
defparam \mem~802 .power_up = "low";

dffeas \mem~546 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_43),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~546_q ),
	.prn(vcc));
defparam \mem~546 .is_wysiwyg = "true";
defparam \mem~546 .power_up = "low";

cycloneive_lcell_comb \mem~1369 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~802_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~546_q ),
	.cin(gnd),
	.combout(\mem~1369_combout ),
	.cout());
defparam \mem~1369 .lut_mask = 16'hE5E0;
defparam \mem~1369 .sum_lutc_input = "datac";

dffeas \mem~930 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_43),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~930_q ),
	.prn(vcc));
defparam \mem~930 .is_wysiwyg = "true";
defparam \mem~930 .power_up = "low";

cycloneive_lcell_comb \mem~1370 (
	.dataa(\mem~674_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1369_combout ),
	.datad(\mem~930_q ),
	.cin(gnd),
	.combout(\mem~1370_combout ),
	.cout());
defparam \mem~1370 .lut_mask = 16'hF838;
defparam \mem~1370 .sum_lutc_input = "datac";

dffeas \mem~290 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_43),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~290_q ),
	.prn(vcc));
defparam \mem~290 .is_wysiwyg = "true";
defparam \mem~290 .power_up = "low";

dffeas \mem~162 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_43),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~162_q ),
	.prn(vcc));
defparam \mem~162 .is_wysiwyg = "true";
defparam \mem~162 .power_up = "low";

dffeas \mem~34 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_43),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~34_q ),
	.prn(vcc));
defparam \mem~34 .is_wysiwyg = "true";
defparam \mem~34 .power_up = "low";

cycloneive_lcell_comb \mem~1371 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~162_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~34_q ),
	.cin(gnd),
	.combout(\mem~1371_combout ),
	.cout());
defparam \mem~1371 .lut_mask = 16'hE5E0;
defparam \mem~1371 .sum_lutc_input = "datac";

dffeas \mem~418 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_43),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~418_q ),
	.prn(vcc));
defparam \mem~418 .is_wysiwyg = "true";
defparam \mem~418 .power_up = "low";

cycloneive_lcell_comb \mem~1372 (
	.dataa(\mem~290_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1371_combout ),
	.datad(\mem~418_q ),
	.cin(gnd),
	.combout(\mem~1372_combout ),
	.cout());
defparam \mem~1372 .lut_mask = 16'hF838;
defparam \mem~1372 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1373 (
	.dataa(\mem~1370_combout ),
	.datab(\mem~1372_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1373_combout ),
	.cout());
defparam \mem~1373 .lut_mask = 16'hAACC;
defparam \mem~1373 .sum_lutc_input = "datac";

dffeas \internal_out_payload[36] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1373_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[36]~q ),
	.prn(vcc));
defparam \internal_out_payload[36] .is_wysiwyg = "true";
defparam \internal_out_payload[36] .power_up = "low";

dffeas \mem~675 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_44),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~675_q ),
	.prn(vcc));
defparam \mem~675 .is_wysiwyg = "true";
defparam \mem~675 .power_up = "low";

dffeas \mem~803 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_44),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~803_q ),
	.prn(vcc));
defparam \mem~803 .is_wysiwyg = "true";
defparam \mem~803 .power_up = "low";

dffeas \mem~547 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_44),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~547_q ),
	.prn(vcc));
defparam \mem~547 .is_wysiwyg = "true";
defparam \mem~547 .power_up = "low";

cycloneive_lcell_comb \mem~1374 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~803_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~547_q ),
	.cin(gnd),
	.combout(\mem~1374_combout ),
	.cout());
defparam \mem~1374 .lut_mask = 16'hE5E0;
defparam \mem~1374 .sum_lutc_input = "datac";

dffeas \mem~931 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_44),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~931_q ),
	.prn(vcc));
defparam \mem~931 .is_wysiwyg = "true";
defparam \mem~931 .power_up = "low";

cycloneive_lcell_comb \mem~1375 (
	.dataa(\mem~675_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1374_combout ),
	.datad(\mem~931_q ),
	.cin(gnd),
	.combout(\mem~1375_combout ),
	.cout());
defparam \mem~1375 .lut_mask = 16'hF838;
defparam \mem~1375 .sum_lutc_input = "datac";

dffeas \mem~291 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_44),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~291_q ),
	.prn(vcc));
defparam \mem~291 .is_wysiwyg = "true";
defparam \mem~291 .power_up = "low";

dffeas \mem~163 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_44),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~163_q ),
	.prn(vcc));
defparam \mem~163 .is_wysiwyg = "true";
defparam \mem~163 .power_up = "low";

dffeas \mem~35 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_44),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~35_q ),
	.prn(vcc));
defparam \mem~35 .is_wysiwyg = "true";
defparam \mem~35 .power_up = "low";

cycloneive_lcell_comb \mem~1376 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~163_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~35_q ),
	.cin(gnd),
	.combout(\mem~1376_combout ),
	.cout());
defparam \mem~1376 .lut_mask = 16'hE5E0;
defparam \mem~1376 .sum_lutc_input = "datac";

dffeas \mem~419 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_44),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~419_q ),
	.prn(vcc));
defparam \mem~419 .is_wysiwyg = "true";
defparam \mem~419 .power_up = "low";

cycloneive_lcell_comb \mem~1377 (
	.dataa(\mem~291_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1376_combout ),
	.datad(\mem~419_q ),
	.cin(gnd),
	.combout(\mem~1377_combout ),
	.cout());
defparam \mem~1377 .lut_mask = 16'hF838;
defparam \mem~1377 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1378 (
	.dataa(\mem~1375_combout ),
	.datab(\mem~1377_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1378_combout ),
	.cout());
defparam \mem~1378 .lut_mask = 16'hAACC;
defparam \mem~1378 .sum_lutc_input = "datac";

dffeas \internal_out_payload[37] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1378_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[37]~q ),
	.prn(vcc));
defparam \internal_out_payload[37] .is_wysiwyg = "true";
defparam \internal_out_payload[37] .power_up = "low";

dffeas \mem~676 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_45),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~676_q ),
	.prn(vcc));
defparam \mem~676 .is_wysiwyg = "true";
defparam \mem~676 .power_up = "low";

dffeas \mem~804 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_45),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~804_q ),
	.prn(vcc));
defparam \mem~804 .is_wysiwyg = "true";
defparam \mem~804 .power_up = "low";

dffeas \mem~548 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_45),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~548_q ),
	.prn(vcc));
defparam \mem~548 .is_wysiwyg = "true";
defparam \mem~548 .power_up = "low";

cycloneive_lcell_comb \mem~1379 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~804_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~548_q ),
	.cin(gnd),
	.combout(\mem~1379_combout ),
	.cout());
defparam \mem~1379 .lut_mask = 16'hE5E0;
defparam \mem~1379 .sum_lutc_input = "datac";

dffeas \mem~932 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_45),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~932_q ),
	.prn(vcc));
defparam \mem~932 .is_wysiwyg = "true";
defparam \mem~932 .power_up = "low";

cycloneive_lcell_comb \mem~1380 (
	.dataa(\mem~676_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1379_combout ),
	.datad(\mem~932_q ),
	.cin(gnd),
	.combout(\mem~1380_combout ),
	.cout());
defparam \mem~1380 .lut_mask = 16'hF838;
defparam \mem~1380 .sum_lutc_input = "datac";

dffeas \mem~292 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_45),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~292_q ),
	.prn(vcc));
defparam \mem~292 .is_wysiwyg = "true";
defparam \mem~292 .power_up = "low";

dffeas \mem~164 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_45),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~164_q ),
	.prn(vcc));
defparam \mem~164 .is_wysiwyg = "true";
defparam \mem~164 .power_up = "low";

dffeas \mem~36 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_45),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~36_q ),
	.prn(vcc));
defparam \mem~36 .is_wysiwyg = "true";
defparam \mem~36 .power_up = "low";

cycloneive_lcell_comb \mem~1381 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~164_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~36_q ),
	.cin(gnd),
	.combout(\mem~1381_combout ),
	.cout());
defparam \mem~1381 .lut_mask = 16'hE5E0;
defparam \mem~1381 .sum_lutc_input = "datac";

dffeas \mem~420 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_45),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~420_q ),
	.prn(vcc));
defparam \mem~420 .is_wysiwyg = "true";
defparam \mem~420 .power_up = "low";

cycloneive_lcell_comb \mem~1382 (
	.dataa(\mem~292_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1381_combout ),
	.datad(\mem~420_q ),
	.cin(gnd),
	.combout(\mem~1382_combout ),
	.cout());
defparam \mem~1382 .lut_mask = 16'hF838;
defparam \mem~1382 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1383 (
	.dataa(\mem~1380_combout ),
	.datab(\mem~1382_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1383_combout ),
	.cout());
defparam \mem~1383 .lut_mask = 16'hAACC;
defparam \mem~1383 .sum_lutc_input = "datac";

dffeas \internal_out_payload[38] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1383_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[38]~q ),
	.prn(vcc));
defparam \internal_out_payload[38] .is_wysiwyg = "true";
defparam \internal_out_payload[38] .power_up = "low";

dffeas \mem~677 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_46),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~677_q ),
	.prn(vcc));
defparam \mem~677 .is_wysiwyg = "true";
defparam \mem~677 .power_up = "low";

dffeas \mem~805 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_46),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~805_q ),
	.prn(vcc));
defparam \mem~805 .is_wysiwyg = "true";
defparam \mem~805 .power_up = "low";

dffeas \mem~549 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_46),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~549_q ),
	.prn(vcc));
defparam \mem~549 .is_wysiwyg = "true";
defparam \mem~549 .power_up = "low";

cycloneive_lcell_comb \mem~1384 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~805_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~549_q ),
	.cin(gnd),
	.combout(\mem~1384_combout ),
	.cout());
defparam \mem~1384 .lut_mask = 16'hE5E0;
defparam \mem~1384 .sum_lutc_input = "datac";

dffeas \mem~933 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_46),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~933_q ),
	.prn(vcc));
defparam \mem~933 .is_wysiwyg = "true";
defparam \mem~933 .power_up = "low";

cycloneive_lcell_comb \mem~1385 (
	.dataa(\mem~677_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1384_combout ),
	.datad(\mem~933_q ),
	.cin(gnd),
	.combout(\mem~1385_combout ),
	.cout());
defparam \mem~1385 .lut_mask = 16'hF838;
defparam \mem~1385 .sum_lutc_input = "datac";

dffeas \mem~293 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_46),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~293_q ),
	.prn(vcc));
defparam \mem~293 .is_wysiwyg = "true";
defparam \mem~293 .power_up = "low";

dffeas \mem~165 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_46),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~165_q ),
	.prn(vcc));
defparam \mem~165 .is_wysiwyg = "true";
defparam \mem~165 .power_up = "low";

dffeas \mem~37 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_46),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~37_q ),
	.prn(vcc));
defparam \mem~37 .is_wysiwyg = "true";
defparam \mem~37 .power_up = "low";

cycloneive_lcell_comb \mem~1386 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~165_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~37_q ),
	.cin(gnd),
	.combout(\mem~1386_combout ),
	.cout());
defparam \mem~1386 .lut_mask = 16'hE5E0;
defparam \mem~1386 .sum_lutc_input = "datac";

dffeas \mem~421 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_46),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~421_q ),
	.prn(vcc));
defparam \mem~421 .is_wysiwyg = "true";
defparam \mem~421 .power_up = "low";

cycloneive_lcell_comb \mem~1387 (
	.dataa(\mem~293_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1386_combout ),
	.datad(\mem~421_q ),
	.cin(gnd),
	.combout(\mem~1387_combout ),
	.cout());
defparam \mem~1387 .lut_mask = 16'hF838;
defparam \mem~1387 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1388 (
	.dataa(\mem~1385_combout ),
	.datab(\mem~1387_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1388_combout ),
	.cout());
defparam \mem~1388 .lut_mask = 16'hAACC;
defparam \mem~1388 .sum_lutc_input = "datac";

dffeas \internal_out_payload[39] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1388_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[39]~q ),
	.prn(vcc));
defparam \internal_out_payload[39] .is_wysiwyg = "true";
defparam \internal_out_payload[39] .power_up = "low";

dffeas \mem~678 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_47),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~678_q ),
	.prn(vcc));
defparam \mem~678 .is_wysiwyg = "true";
defparam \mem~678 .power_up = "low";

dffeas \mem~806 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_47),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~806_q ),
	.prn(vcc));
defparam \mem~806 .is_wysiwyg = "true";
defparam \mem~806 .power_up = "low";

dffeas \mem~550 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_47),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~550_q ),
	.prn(vcc));
defparam \mem~550 .is_wysiwyg = "true";
defparam \mem~550 .power_up = "low";

cycloneive_lcell_comb \mem~1389 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~806_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~550_q ),
	.cin(gnd),
	.combout(\mem~1389_combout ),
	.cout());
defparam \mem~1389 .lut_mask = 16'hE5E0;
defparam \mem~1389 .sum_lutc_input = "datac";

dffeas \mem~934 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_47),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~934_q ),
	.prn(vcc));
defparam \mem~934 .is_wysiwyg = "true";
defparam \mem~934 .power_up = "low";

cycloneive_lcell_comb \mem~1390 (
	.dataa(\mem~678_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1389_combout ),
	.datad(\mem~934_q ),
	.cin(gnd),
	.combout(\mem~1390_combout ),
	.cout());
defparam \mem~1390 .lut_mask = 16'hF838;
defparam \mem~1390 .sum_lutc_input = "datac";

dffeas \mem~294 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_47),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~294_q ),
	.prn(vcc));
defparam \mem~294 .is_wysiwyg = "true";
defparam \mem~294 .power_up = "low";

dffeas \mem~166 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_47),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~166_q ),
	.prn(vcc));
defparam \mem~166 .is_wysiwyg = "true";
defparam \mem~166 .power_up = "low";

dffeas \mem~38 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_47),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~38_q ),
	.prn(vcc));
defparam \mem~38 .is_wysiwyg = "true";
defparam \mem~38 .power_up = "low";

cycloneive_lcell_comb \mem~1391 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~166_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~38_q ),
	.cin(gnd),
	.combout(\mem~1391_combout ),
	.cout());
defparam \mem~1391 .lut_mask = 16'hE5E0;
defparam \mem~1391 .sum_lutc_input = "datac";

dffeas \mem~422 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_47),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~422_q ),
	.prn(vcc));
defparam \mem~422 .is_wysiwyg = "true";
defparam \mem~422 .power_up = "low";

cycloneive_lcell_comb \mem~1392 (
	.dataa(\mem~294_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1391_combout ),
	.datad(\mem~422_q ),
	.cin(gnd),
	.combout(\mem~1392_combout ),
	.cout());
defparam \mem~1392 .lut_mask = 16'hF838;
defparam \mem~1392 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1393 (
	.dataa(\mem~1390_combout ),
	.datab(\mem~1392_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1393_combout ),
	.cout());
defparam \mem~1393 .lut_mask = 16'hAACC;
defparam \mem~1393 .sum_lutc_input = "datac";

dffeas \internal_out_payload[40] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1393_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[40]~q ),
	.prn(vcc));
defparam \internal_out_payload[40] .is_wysiwyg = "true";
defparam \internal_out_payload[40] .power_up = "low";

dffeas \mem~679 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_48),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~679_q ),
	.prn(vcc));
defparam \mem~679 .is_wysiwyg = "true";
defparam \mem~679 .power_up = "low";

dffeas \mem~807 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_48),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~807_q ),
	.prn(vcc));
defparam \mem~807 .is_wysiwyg = "true";
defparam \mem~807 .power_up = "low";

dffeas \mem~551 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_48),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~551_q ),
	.prn(vcc));
defparam \mem~551 .is_wysiwyg = "true";
defparam \mem~551 .power_up = "low";

cycloneive_lcell_comb \mem~1394 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~807_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~551_q ),
	.cin(gnd),
	.combout(\mem~1394_combout ),
	.cout());
defparam \mem~1394 .lut_mask = 16'hE5E0;
defparam \mem~1394 .sum_lutc_input = "datac";

dffeas \mem~935 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_48),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~935_q ),
	.prn(vcc));
defparam \mem~935 .is_wysiwyg = "true";
defparam \mem~935 .power_up = "low";

cycloneive_lcell_comb \mem~1395 (
	.dataa(\mem~679_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1394_combout ),
	.datad(\mem~935_q ),
	.cin(gnd),
	.combout(\mem~1395_combout ),
	.cout());
defparam \mem~1395 .lut_mask = 16'hF838;
defparam \mem~1395 .sum_lutc_input = "datac";

dffeas \mem~295 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_48),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~295_q ),
	.prn(vcc));
defparam \mem~295 .is_wysiwyg = "true";
defparam \mem~295 .power_up = "low";

dffeas \mem~167 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_48),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~167_q ),
	.prn(vcc));
defparam \mem~167 .is_wysiwyg = "true";
defparam \mem~167 .power_up = "low";

dffeas \mem~39 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_48),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~39_q ),
	.prn(vcc));
defparam \mem~39 .is_wysiwyg = "true";
defparam \mem~39 .power_up = "low";

cycloneive_lcell_comb \mem~1396 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~167_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~39_q ),
	.cin(gnd),
	.combout(\mem~1396_combout ),
	.cout());
defparam \mem~1396 .lut_mask = 16'hE5E0;
defparam \mem~1396 .sum_lutc_input = "datac";

dffeas \mem~423 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_48),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~423_q ),
	.prn(vcc));
defparam \mem~423 .is_wysiwyg = "true";
defparam \mem~423 .power_up = "low";

cycloneive_lcell_comb \mem~1397 (
	.dataa(\mem~295_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1396_combout ),
	.datad(\mem~423_q ),
	.cin(gnd),
	.combout(\mem~1397_combout ),
	.cout());
defparam \mem~1397 .lut_mask = 16'hF838;
defparam \mem~1397 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1398 (
	.dataa(\mem~1395_combout ),
	.datab(\mem~1397_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1398_combout ),
	.cout());
defparam \mem~1398 .lut_mask = 16'hAACC;
defparam \mem~1398 .sum_lutc_input = "datac";

dffeas \internal_out_payload[41] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1398_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[41]~q ),
	.prn(vcc));
defparam \internal_out_payload[41] .is_wysiwyg = "true";
defparam \internal_out_payload[41] .power_up = "low";

dffeas \mem~680 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_49),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~680_q ),
	.prn(vcc));
defparam \mem~680 .is_wysiwyg = "true";
defparam \mem~680 .power_up = "low";

dffeas \mem~808 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_49),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~808_q ),
	.prn(vcc));
defparam \mem~808 .is_wysiwyg = "true";
defparam \mem~808 .power_up = "low";

dffeas \mem~552 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_49),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~552_q ),
	.prn(vcc));
defparam \mem~552 .is_wysiwyg = "true";
defparam \mem~552 .power_up = "low";

cycloneive_lcell_comb \mem~1399 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~808_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~552_q ),
	.cin(gnd),
	.combout(\mem~1399_combout ),
	.cout());
defparam \mem~1399 .lut_mask = 16'hE5E0;
defparam \mem~1399 .sum_lutc_input = "datac";

dffeas \mem~936 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_49),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~936_q ),
	.prn(vcc));
defparam \mem~936 .is_wysiwyg = "true";
defparam \mem~936 .power_up = "low";

cycloneive_lcell_comb \mem~1400 (
	.dataa(\mem~680_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1399_combout ),
	.datad(\mem~936_q ),
	.cin(gnd),
	.combout(\mem~1400_combout ),
	.cout());
defparam \mem~1400 .lut_mask = 16'hF838;
defparam \mem~1400 .sum_lutc_input = "datac";

dffeas \mem~296 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_49),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~296_q ),
	.prn(vcc));
defparam \mem~296 .is_wysiwyg = "true";
defparam \mem~296 .power_up = "low";

dffeas \mem~168 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_49),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~168_q ),
	.prn(vcc));
defparam \mem~168 .is_wysiwyg = "true";
defparam \mem~168 .power_up = "low";

dffeas \mem~40 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_49),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~40_q ),
	.prn(vcc));
defparam \mem~40 .is_wysiwyg = "true";
defparam \mem~40 .power_up = "low";

cycloneive_lcell_comb \mem~1401 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~168_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~40_q ),
	.cin(gnd),
	.combout(\mem~1401_combout ),
	.cout());
defparam \mem~1401 .lut_mask = 16'hE5E0;
defparam \mem~1401 .sum_lutc_input = "datac";

dffeas \mem~424 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_49),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~424_q ),
	.prn(vcc));
defparam \mem~424 .is_wysiwyg = "true";
defparam \mem~424 .power_up = "low";

cycloneive_lcell_comb \mem~1402 (
	.dataa(\mem~296_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1401_combout ),
	.datad(\mem~424_q ),
	.cin(gnd),
	.combout(\mem~1402_combout ),
	.cout());
defparam \mem~1402 .lut_mask = 16'hF838;
defparam \mem~1402 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1403 (
	.dataa(\mem~1400_combout ),
	.datab(\mem~1402_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1403_combout ),
	.cout());
defparam \mem~1403 .lut_mask = 16'hAACC;
defparam \mem~1403 .sum_lutc_input = "datac";

dffeas \internal_out_payload[42] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1403_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[42]~q ),
	.prn(vcc));
defparam \internal_out_payload[42] .is_wysiwyg = "true";
defparam \internal_out_payload[42] .power_up = "low";

dffeas \mem~681 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_50),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~681_q ),
	.prn(vcc));
defparam \mem~681 .is_wysiwyg = "true";
defparam \mem~681 .power_up = "low";

dffeas \mem~809 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_50),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~809_q ),
	.prn(vcc));
defparam \mem~809 .is_wysiwyg = "true";
defparam \mem~809 .power_up = "low";

dffeas \mem~553 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_50),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~553_q ),
	.prn(vcc));
defparam \mem~553 .is_wysiwyg = "true";
defparam \mem~553 .power_up = "low";

cycloneive_lcell_comb \mem~1404 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~809_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~553_q ),
	.cin(gnd),
	.combout(\mem~1404_combout ),
	.cout());
defparam \mem~1404 .lut_mask = 16'hE5E0;
defparam \mem~1404 .sum_lutc_input = "datac";

dffeas \mem~937 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_50),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~937_q ),
	.prn(vcc));
defparam \mem~937 .is_wysiwyg = "true";
defparam \mem~937 .power_up = "low";

cycloneive_lcell_comb \mem~1405 (
	.dataa(\mem~681_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1404_combout ),
	.datad(\mem~937_q ),
	.cin(gnd),
	.combout(\mem~1405_combout ),
	.cout());
defparam \mem~1405 .lut_mask = 16'hF838;
defparam \mem~1405 .sum_lutc_input = "datac";

dffeas \mem~297 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_50),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~297_q ),
	.prn(vcc));
defparam \mem~297 .is_wysiwyg = "true";
defparam \mem~297 .power_up = "low";

dffeas \mem~169 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_50),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~169_q ),
	.prn(vcc));
defparam \mem~169 .is_wysiwyg = "true";
defparam \mem~169 .power_up = "low";

dffeas \mem~41 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_50),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~41_q ),
	.prn(vcc));
defparam \mem~41 .is_wysiwyg = "true";
defparam \mem~41 .power_up = "low";

cycloneive_lcell_comb \mem~1406 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~169_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~41_q ),
	.cin(gnd),
	.combout(\mem~1406_combout ),
	.cout());
defparam \mem~1406 .lut_mask = 16'hE5E0;
defparam \mem~1406 .sum_lutc_input = "datac";

dffeas \mem~425 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_50),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~425_q ),
	.prn(vcc));
defparam \mem~425 .is_wysiwyg = "true";
defparam \mem~425 .power_up = "low";

cycloneive_lcell_comb \mem~1407 (
	.dataa(\mem~297_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1406_combout ),
	.datad(\mem~425_q ),
	.cin(gnd),
	.combout(\mem~1407_combout ),
	.cout());
defparam \mem~1407 .lut_mask = 16'hF838;
defparam \mem~1407 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1408 (
	.dataa(\mem~1405_combout ),
	.datab(\mem~1407_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1408_combout ),
	.cout());
defparam \mem~1408 .lut_mask = 16'hAACC;
defparam \mem~1408 .sum_lutc_input = "datac";

dffeas \internal_out_payload[43] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1408_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[43]~q ),
	.prn(vcc));
defparam \internal_out_payload[43] .is_wysiwyg = "true";
defparam \internal_out_payload[43] .power_up = "low";

dffeas \mem~682 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_51),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~682_q ),
	.prn(vcc));
defparam \mem~682 .is_wysiwyg = "true";
defparam \mem~682 .power_up = "low";

dffeas \mem~810 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_51),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~810_q ),
	.prn(vcc));
defparam \mem~810 .is_wysiwyg = "true";
defparam \mem~810 .power_up = "low";

dffeas \mem~554 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_51),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~554_q ),
	.prn(vcc));
defparam \mem~554 .is_wysiwyg = "true";
defparam \mem~554 .power_up = "low";

cycloneive_lcell_comb \mem~1409 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~810_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~554_q ),
	.cin(gnd),
	.combout(\mem~1409_combout ),
	.cout());
defparam \mem~1409 .lut_mask = 16'hE5E0;
defparam \mem~1409 .sum_lutc_input = "datac";

dffeas \mem~938 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_51),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~938_q ),
	.prn(vcc));
defparam \mem~938 .is_wysiwyg = "true";
defparam \mem~938 .power_up = "low";

cycloneive_lcell_comb \mem~1410 (
	.dataa(\mem~682_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1409_combout ),
	.datad(\mem~938_q ),
	.cin(gnd),
	.combout(\mem~1410_combout ),
	.cout());
defparam \mem~1410 .lut_mask = 16'hF838;
defparam \mem~1410 .sum_lutc_input = "datac";

dffeas \mem~298 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_51),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~298_q ),
	.prn(vcc));
defparam \mem~298 .is_wysiwyg = "true";
defparam \mem~298 .power_up = "low";

dffeas \mem~170 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_51),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~170_q ),
	.prn(vcc));
defparam \mem~170 .is_wysiwyg = "true";
defparam \mem~170 .power_up = "low";

dffeas \mem~42 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_51),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~42_q ),
	.prn(vcc));
defparam \mem~42 .is_wysiwyg = "true";
defparam \mem~42 .power_up = "low";

cycloneive_lcell_comb \mem~1411 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~170_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~42_q ),
	.cin(gnd),
	.combout(\mem~1411_combout ),
	.cout());
defparam \mem~1411 .lut_mask = 16'hE5E0;
defparam \mem~1411 .sum_lutc_input = "datac";

dffeas \mem~426 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_51),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~426_q ),
	.prn(vcc));
defparam \mem~426 .is_wysiwyg = "true";
defparam \mem~426 .power_up = "low";

cycloneive_lcell_comb \mem~1412 (
	.dataa(\mem~298_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1411_combout ),
	.datad(\mem~426_q ),
	.cin(gnd),
	.combout(\mem~1412_combout ),
	.cout());
defparam \mem~1412 .lut_mask = 16'hF838;
defparam \mem~1412 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1413 (
	.dataa(\mem~1410_combout ),
	.datab(\mem~1412_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1413_combout ),
	.cout());
defparam \mem~1413 .lut_mask = 16'hAACC;
defparam \mem~1413 .sum_lutc_input = "datac";

dffeas \internal_out_payload[44] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1413_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[44]~q ),
	.prn(vcc));
defparam \internal_out_payload[44] .is_wysiwyg = "true";
defparam \internal_out_payload[44] .power_up = "low";

dffeas \mem~683 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_52),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~683_q ),
	.prn(vcc));
defparam \mem~683 .is_wysiwyg = "true";
defparam \mem~683 .power_up = "low";

dffeas \mem~811 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_52),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~811_q ),
	.prn(vcc));
defparam \mem~811 .is_wysiwyg = "true";
defparam \mem~811 .power_up = "low";

dffeas \mem~555 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_52),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~555_q ),
	.prn(vcc));
defparam \mem~555 .is_wysiwyg = "true";
defparam \mem~555 .power_up = "low";

cycloneive_lcell_comb \mem~1414 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~811_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~555_q ),
	.cin(gnd),
	.combout(\mem~1414_combout ),
	.cout());
defparam \mem~1414 .lut_mask = 16'hE5E0;
defparam \mem~1414 .sum_lutc_input = "datac";

dffeas \mem~939 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_52),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~939_q ),
	.prn(vcc));
defparam \mem~939 .is_wysiwyg = "true";
defparam \mem~939 .power_up = "low";

cycloneive_lcell_comb \mem~1415 (
	.dataa(\mem~683_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1414_combout ),
	.datad(\mem~939_q ),
	.cin(gnd),
	.combout(\mem~1415_combout ),
	.cout());
defparam \mem~1415 .lut_mask = 16'hF838;
defparam \mem~1415 .sum_lutc_input = "datac";

dffeas \mem~299 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_52),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~299_q ),
	.prn(vcc));
defparam \mem~299 .is_wysiwyg = "true";
defparam \mem~299 .power_up = "low";

dffeas \mem~171 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_52),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~171_q ),
	.prn(vcc));
defparam \mem~171 .is_wysiwyg = "true";
defparam \mem~171 .power_up = "low";

dffeas \mem~43 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_52),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~43_q ),
	.prn(vcc));
defparam \mem~43 .is_wysiwyg = "true";
defparam \mem~43 .power_up = "low";

cycloneive_lcell_comb \mem~1416 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~171_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~43_q ),
	.cin(gnd),
	.combout(\mem~1416_combout ),
	.cout());
defparam \mem~1416 .lut_mask = 16'hE5E0;
defparam \mem~1416 .sum_lutc_input = "datac";

dffeas \mem~427 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_52),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~427_q ),
	.prn(vcc));
defparam \mem~427 .is_wysiwyg = "true";
defparam \mem~427 .power_up = "low";

cycloneive_lcell_comb \mem~1417 (
	.dataa(\mem~299_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1416_combout ),
	.datad(\mem~427_q ),
	.cin(gnd),
	.combout(\mem~1417_combout ),
	.cout());
defparam \mem~1417 .lut_mask = 16'hF838;
defparam \mem~1417 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1418 (
	.dataa(\mem~1415_combout ),
	.datab(\mem~1417_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1418_combout ),
	.cout());
defparam \mem~1418 .lut_mask = 16'hAACC;
defparam \mem~1418 .sum_lutc_input = "datac";

dffeas \internal_out_payload[45] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1418_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[45]~q ),
	.prn(vcc));
defparam \internal_out_payload[45] .is_wysiwyg = "true";
defparam \internal_out_payload[45] .power_up = "low";

dffeas \mem~684 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_531),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~684_q ),
	.prn(vcc));
defparam \mem~684 .is_wysiwyg = "true";
defparam \mem~684 .power_up = "low";

dffeas \mem~812 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_531),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~812_q ),
	.prn(vcc));
defparam \mem~812 .is_wysiwyg = "true";
defparam \mem~812 .power_up = "low";

dffeas \mem~556 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_531),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~556_q ),
	.prn(vcc));
defparam \mem~556 .is_wysiwyg = "true";
defparam \mem~556 .power_up = "low";

cycloneive_lcell_comb \mem~1419 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~812_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~556_q ),
	.cin(gnd),
	.combout(\mem~1419_combout ),
	.cout());
defparam \mem~1419 .lut_mask = 16'hE5E0;
defparam \mem~1419 .sum_lutc_input = "datac";

dffeas \mem~940 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_531),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~940_q ),
	.prn(vcc));
defparam \mem~940 .is_wysiwyg = "true";
defparam \mem~940 .power_up = "low";

cycloneive_lcell_comb \mem~1420 (
	.dataa(\mem~684_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1419_combout ),
	.datad(\mem~940_q ),
	.cin(gnd),
	.combout(\mem~1420_combout ),
	.cout());
defparam \mem~1420 .lut_mask = 16'hF838;
defparam \mem~1420 .sum_lutc_input = "datac";

dffeas \mem~300 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_531),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~300_q ),
	.prn(vcc));
defparam \mem~300 .is_wysiwyg = "true";
defparam \mem~300 .power_up = "low";

dffeas \mem~172 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_531),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~172_q ),
	.prn(vcc));
defparam \mem~172 .is_wysiwyg = "true";
defparam \mem~172 .power_up = "low";

dffeas \mem~44 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_531),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~44_q ),
	.prn(vcc));
defparam \mem~44 .is_wysiwyg = "true";
defparam \mem~44 .power_up = "low";

cycloneive_lcell_comb \mem~1421 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~172_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~44_q ),
	.cin(gnd),
	.combout(\mem~1421_combout ),
	.cout());
defparam \mem~1421 .lut_mask = 16'hE5E0;
defparam \mem~1421 .sum_lutc_input = "datac";

dffeas \mem~428 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_531),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~428_q ),
	.prn(vcc));
defparam \mem~428 .is_wysiwyg = "true";
defparam \mem~428 .power_up = "low";

cycloneive_lcell_comb \mem~1422 (
	.dataa(\mem~300_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1421_combout ),
	.datad(\mem~428_q ),
	.cin(gnd),
	.combout(\mem~1422_combout ),
	.cout());
defparam \mem~1422 .lut_mask = 16'hF838;
defparam \mem~1422 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1423 (
	.dataa(\mem~1420_combout ),
	.datab(\mem~1422_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1423_combout ),
	.cout());
defparam \mem~1423 .lut_mask = 16'hAACC;
defparam \mem~1423 .sum_lutc_input = "datac";

dffeas \internal_out_payload[46] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1423_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[46]~q ),
	.prn(vcc));
defparam \internal_out_payload[46] .is_wysiwyg = "true";
defparam \internal_out_payload[46] .power_up = "low";

dffeas \mem~685 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_541),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~685_q ),
	.prn(vcc));
defparam \mem~685 .is_wysiwyg = "true";
defparam \mem~685 .power_up = "low";

dffeas \mem~813 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_541),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~813_q ),
	.prn(vcc));
defparam \mem~813 .is_wysiwyg = "true";
defparam \mem~813 .power_up = "low";

dffeas \mem~557 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_541),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~557_q ),
	.prn(vcc));
defparam \mem~557 .is_wysiwyg = "true";
defparam \mem~557 .power_up = "low";

cycloneive_lcell_comb \mem~1424 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~813_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~557_q ),
	.cin(gnd),
	.combout(\mem~1424_combout ),
	.cout());
defparam \mem~1424 .lut_mask = 16'hE5E0;
defparam \mem~1424 .sum_lutc_input = "datac";

dffeas \mem~941 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_541),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~941_q ),
	.prn(vcc));
defparam \mem~941 .is_wysiwyg = "true";
defparam \mem~941 .power_up = "low";

cycloneive_lcell_comb \mem~1425 (
	.dataa(\mem~685_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1424_combout ),
	.datad(\mem~941_q ),
	.cin(gnd),
	.combout(\mem~1425_combout ),
	.cout());
defparam \mem~1425 .lut_mask = 16'hF838;
defparam \mem~1425 .sum_lutc_input = "datac";

dffeas \mem~301 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_541),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~301_q ),
	.prn(vcc));
defparam \mem~301 .is_wysiwyg = "true";
defparam \mem~301 .power_up = "low";

dffeas \mem~173 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_541),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~173_q ),
	.prn(vcc));
defparam \mem~173 .is_wysiwyg = "true";
defparam \mem~173 .power_up = "low";

dffeas \mem~45 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_541),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~45_q ),
	.prn(vcc));
defparam \mem~45 .is_wysiwyg = "true";
defparam \mem~45 .power_up = "low";

cycloneive_lcell_comb \mem~1426 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~173_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~45_q ),
	.cin(gnd),
	.combout(\mem~1426_combout ),
	.cout());
defparam \mem~1426 .lut_mask = 16'hE5E0;
defparam \mem~1426 .sum_lutc_input = "datac";

dffeas \mem~429 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_541),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~429_q ),
	.prn(vcc));
defparam \mem~429 .is_wysiwyg = "true";
defparam \mem~429 .power_up = "low";

cycloneive_lcell_comb \mem~1427 (
	.dataa(\mem~301_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1426_combout ),
	.datad(\mem~429_q ),
	.cin(gnd),
	.combout(\mem~1427_combout ),
	.cout());
defparam \mem~1427 .lut_mask = 16'hF838;
defparam \mem~1427 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1428 (
	.dataa(\mem~1425_combout ),
	.datab(\mem~1427_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1428_combout ),
	.cout());
defparam \mem~1428 .lut_mask = 16'hAACC;
defparam \mem~1428 .sum_lutc_input = "datac";

dffeas \internal_out_payload[47] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1428_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[47]~q ),
	.prn(vcc));
defparam \internal_out_payload[47] .is_wysiwyg = "true";
defparam \internal_out_payload[47] .power_up = "low";

dffeas \mem~686 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_55),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~686_q ),
	.prn(vcc));
defparam \mem~686 .is_wysiwyg = "true";
defparam \mem~686 .power_up = "low";

dffeas \mem~814 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_55),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~814_q ),
	.prn(vcc));
defparam \mem~814 .is_wysiwyg = "true";
defparam \mem~814 .power_up = "low";

dffeas \mem~558 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_55),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~558_q ),
	.prn(vcc));
defparam \mem~558 .is_wysiwyg = "true";
defparam \mem~558 .power_up = "low";

cycloneive_lcell_comb \mem~1429 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~814_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~558_q ),
	.cin(gnd),
	.combout(\mem~1429_combout ),
	.cout());
defparam \mem~1429 .lut_mask = 16'hE5E0;
defparam \mem~1429 .sum_lutc_input = "datac";

dffeas \mem~942 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_55),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~942_q ),
	.prn(vcc));
defparam \mem~942 .is_wysiwyg = "true";
defparam \mem~942 .power_up = "low";

cycloneive_lcell_comb \mem~1430 (
	.dataa(\mem~686_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1429_combout ),
	.datad(\mem~942_q ),
	.cin(gnd),
	.combout(\mem~1430_combout ),
	.cout());
defparam \mem~1430 .lut_mask = 16'hF838;
defparam \mem~1430 .sum_lutc_input = "datac";

dffeas \mem~302 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_55),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~302_q ),
	.prn(vcc));
defparam \mem~302 .is_wysiwyg = "true";
defparam \mem~302 .power_up = "low";

dffeas \mem~174 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_55),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~174_q ),
	.prn(vcc));
defparam \mem~174 .is_wysiwyg = "true";
defparam \mem~174 .power_up = "low";

dffeas \mem~46 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_55),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~46_q ),
	.prn(vcc));
defparam \mem~46 .is_wysiwyg = "true";
defparam \mem~46 .power_up = "low";

cycloneive_lcell_comb \mem~1431 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~174_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~46_q ),
	.cin(gnd),
	.combout(\mem~1431_combout ),
	.cout());
defparam \mem~1431 .lut_mask = 16'hE5E0;
defparam \mem~1431 .sum_lutc_input = "datac";

dffeas \mem~430 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_55),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~430_q ),
	.prn(vcc));
defparam \mem~430 .is_wysiwyg = "true";
defparam \mem~430 .power_up = "low";

cycloneive_lcell_comb \mem~1432 (
	.dataa(\mem~302_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1431_combout ),
	.datad(\mem~430_q ),
	.cin(gnd),
	.combout(\mem~1432_combout ),
	.cout());
defparam \mem~1432 .lut_mask = 16'hF838;
defparam \mem~1432 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1433 (
	.dataa(\mem~1430_combout ),
	.datab(\mem~1432_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1433_combout ),
	.cout());
defparam \mem~1433 .lut_mask = 16'hAACC;
defparam \mem~1433 .sum_lutc_input = "datac";

dffeas \internal_out_payload[48] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1433_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[48]~q ),
	.prn(vcc));
defparam \internal_out_payload[48] .is_wysiwyg = "true";
defparam \internal_out_payload[48] .power_up = "low";

dffeas \mem~687 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_56),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~687_q ),
	.prn(vcc));
defparam \mem~687 .is_wysiwyg = "true";
defparam \mem~687 .power_up = "low";

dffeas \mem~815 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_56),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~815_q ),
	.prn(vcc));
defparam \mem~815 .is_wysiwyg = "true";
defparam \mem~815 .power_up = "low";

dffeas \mem~559 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_56),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~559_q ),
	.prn(vcc));
defparam \mem~559 .is_wysiwyg = "true";
defparam \mem~559 .power_up = "low";

cycloneive_lcell_comb \mem~1434 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~815_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~559_q ),
	.cin(gnd),
	.combout(\mem~1434_combout ),
	.cout());
defparam \mem~1434 .lut_mask = 16'hE5E0;
defparam \mem~1434 .sum_lutc_input = "datac";

dffeas \mem~943 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_56),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~943_q ),
	.prn(vcc));
defparam \mem~943 .is_wysiwyg = "true";
defparam \mem~943 .power_up = "low";

cycloneive_lcell_comb \mem~1435 (
	.dataa(\mem~687_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1434_combout ),
	.datad(\mem~943_q ),
	.cin(gnd),
	.combout(\mem~1435_combout ),
	.cout());
defparam \mem~1435 .lut_mask = 16'hF838;
defparam \mem~1435 .sum_lutc_input = "datac";

dffeas \mem~303 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_56),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~303_q ),
	.prn(vcc));
defparam \mem~303 .is_wysiwyg = "true";
defparam \mem~303 .power_up = "low";

dffeas \mem~175 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_56),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~175_q ),
	.prn(vcc));
defparam \mem~175 .is_wysiwyg = "true";
defparam \mem~175 .power_up = "low";

dffeas \mem~47 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_56),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~47_q ),
	.prn(vcc));
defparam \mem~47 .is_wysiwyg = "true";
defparam \mem~47 .power_up = "low";

cycloneive_lcell_comb \mem~1436 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~175_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~47_q ),
	.cin(gnd),
	.combout(\mem~1436_combout ),
	.cout());
defparam \mem~1436 .lut_mask = 16'hE5E0;
defparam \mem~1436 .sum_lutc_input = "datac";

dffeas \mem~431 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_56),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~431_q ),
	.prn(vcc));
defparam \mem~431 .is_wysiwyg = "true";
defparam \mem~431 .power_up = "low";

cycloneive_lcell_comb \mem~1437 (
	.dataa(\mem~303_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1436_combout ),
	.datad(\mem~431_q ),
	.cin(gnd),
	.combout(\mem~1437_combout ),
	.cout());
defparam \mem~1437 .lut_mask = 16'hF838;
defparam \mem~1437 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1438 (
	.dataa(\mem~1435_combout ),
	.datab(\mem~1437_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1438_combout ),
	.cout());
defparam \mem~1438 .lut_mask = 16'hAACC;
defparam \mem~1438 .sum_lutc_input = "datac";

dffeas \internal_out_payload[49] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1438_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[49]~q ),
	.prn(vcc));
defparam \internal_out_payload[49] .is_wysiwyg = "true";
defparam \internal_out_payload[49] .power_up = "low";

dffeas \mem~688 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_57),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~688_q ),
	.prn(vcc));
defparam \mem~688 .is_wysiwyg = "true";
defparam \mem~688 .power_up = "low";

dffeas \mem~816 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_57),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~816_q ),
	.prn(vcc));
defparam \mem~816 .is_wysiwyg = "true";
defparam \mem~816 .power_up = "low";

dffeas \mem~560 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_57),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~560_q ),
	.prn(vcc));
defparam \mem~560 .is_wysiwyg = "true";
defparam \mem~560 .power_up = "low";

cycloneive_lcell_comb \mem~1439 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~816_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~560_q ),
	.cin(gnd),
	.combout(\mem~1439_combout ),
	.cout());
defparam \mem~1439 .lut_mask = 16'hE5E0;
defparam \mem~1439 .sum_lutc_input = "datac";

dffeas \mem~944 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_57),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~944_q ),
	.prn(vcc));
defparam \mem~944 .is_wysiwyg = "true";
defparam \mem~944 .power_up = "low";

cycloneive_lcell_comb \mem~1440 (
	.dataa(\mem~688_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1439_combout ),
	.datad(\mem~944_q ),
	.cin(gnd),
	.combout(\mem~1440_combout ),
	.cout());
defparam \mem~1440 .lut_mask = 16'hF838;
defparam \mem~1440 .sum_lutc_input = "datac";

dffeas \mem~304 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_57),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~304_q ),
	.prn(vcc));
defparam \mem~304 .is_wysiwyg = "true";
defparam \mem~304 .power_up = "low";

dffeas \mem~176 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_57),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~176_q ),
	.prn(vcc));
defparam \mem~176 .is_wysiwyg = "true";
defparam \mem~176 .power_up = "low";

dffeas \mem~48 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_57),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~48_q ),
	.prn(vcc));
defparam \mem~48 .is_wysiwyg = "true";
defparam \mem~48 .power_up = "low";

cycloneive_lcell_comb \mem~1441 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~176_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~48_q ),
	.cin(gnd),
	.combout(\mem~1441_combout ),
	.cout());
defparam \mem~1441 .lut_mask = 16'hE5E0;
defparam \mem~1441 .sum_lutc_input = "datac";

dffeas \mem~432 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_57),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~432_q ),
	.prn(vcc));
defparam \mem~432 .is_wysiwyg = "true";
defparam \mem~432 .power_up = "low";

cycloneive_lcell_comb \mem~1442 (
	.dataa(\mem~304_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1441_combout ),
	.datad(\mem~432_q ),
	.cin(gnd),
	.combout(\mem~1442_combout ),
	.cout());
defparam \mem~1442 .lut_mask = 16'hF838;
defparam \mem~1442 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1443 (
	.dataa(\mem~1440_combout ),
	.datab(\mem~1442_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1443_combout ),
	.cout());
defparam \mem~1443 .lut_mask = 16'hAACC;
defparam \mem~1443 .sum_lutc_input = "datac";

dffeas \internal_out_payload[50] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1443_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[50]~q ),
	.prn(vcc));
defparam \internal_out_payload[50] .is_wysiwyg = "true";
defparam \internal_out_payload[50] .power_up = "low";

dffeas \mem~689 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_58),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~689_q ),
	.prn(vcc));
defparam \mem~689 .is_wysiwyg = "true";
defparam \mem~689 .power_up = "low";

dffeas \mem~817 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_58),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~817_q ),
	.prn(vcc));
defparam \mem~817 .is_wysiwyg = "true";
defparam \mem~817 .power_up = "low";

dffeas \mem~561 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_58),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~561_q ),
	.prn(vcc));
defparam \mem~561 .is_wysiwyg = "true";
defparam \mem~561 .power_up = "low";

cycloneive_lcell_comb \mem~1444 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~817_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~561_q ),
	.cin(gnd),
	.combout(\mem~1444_combout ),
	.cout());
defparam \mem~1444 .lut_mask = 16'hE5E0;
defparam \mem~1444 .sum_lutc_input = "datac";

dffeas \mem~945 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_58),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~945_q ),
	.prn(vcc));
defparam \mem~945 .is_wysiwyg = "true";
defparam \mem~945 .power_up = "low";

cycloneive_lcell_comb \mem~1445 (
	.dataa(\mem~689_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1444_combout ),
	.datad(\mem~945_q ),
	.cin(gnd),
	.combout(\mem~1445_combout ),
	.cout());
defparam \mem~1445 .lut_mask = 16'hF838;
defparam \mem~1445 .sum_lutc_input = "datac";

dffeas \mem~305 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_58),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~305_q ),
	.prn(vcc));
defparam \mem~305 .is_wysiwyg = "true";
defparam \mem~305 .power_up = "low";

dffeas \mem~177 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_58),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~177_q ),
	.prn(vcc));
defparam \mem~177 .is_wysiwyg = "true";
defparam \mem~177 .power_up = "low";

dffeas \mem~49 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_58),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~49_q ),
	.prn(vcc));
defparam \mem~49 .is_wysiwyg = "true";
defparam \mem~49 .power_up = "low";

cycloneive_lcell_comb \mem~1446 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~177_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~49_q ),
	.cin(gnd),
	.combout(\mem~1446_combout ),
	.cout());
defparam \mem~1446 .lut_mask = 16'hE5E0;
defparam \mem~1446 .sum_lutc_input = "datac";

dffeas \mem~433 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_58),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~433_q ),
	.prn(vcc));
defparam \mem~433 .is_wysiwyg = "true";
defparam \mem~433 .power_up = "low";

cycloneive_lcell_comb \mem~1447 (
	.dataa(\mem~305_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1446_combout ),
	.datad(\mem~433_q ),
	.cin(gnd),
	.combout(\mem~1447_combout ),
	.cout());
defparam \mem~1447 .lut_mask = 16'hF838;
defparam \mem~1447 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1448 (
	.dataa(\mem~1445_combout ),
	.datab(\mem~1447_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1448_combout ),
	.cout());
defparam \mem~1448 .lut_mask = 16'hAACC;
defparam \mem~1448 .sum_lutc_input = "datac";

dffeas \internal_out_payload[51] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1448_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[51]~q ),
	.prn(vcc));
defparam \internal_out_payload[51] .is_wysiwyg = "true";
defparam \internal_out_payload[51] .power_up = "low";

dffeas \mem~690 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_59),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~690_q ),
	.prn(vcc));
defparam \mem~690 .is_wysiwyg = "true";
defparam \mem~690 .power_up = "low";

dffeas \mem~818 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_59),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~818_q ),
	.prn(vcc));
defparam \mem~818 .is_wysiwyg = "true";
defparam \mem~818 .power_up = "low";

dffeas \mem~562 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_59),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~562_q ),
	.prn(vcc));
defparam \mem~562 .is_wysiwyg = "true";
defparam \mem~562 .power_up = "low";

cycloneive_lcell_comb \mem~1449 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~818_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~562_q ),
	.cin(gnd),
	.combout(\mem~1449_combout ),
	.cout());
defparam \mem~1449 .lut_mask = 16'hE5E0;
defparam \mem~1449 .sum_lutc_input = "datac";

dffeas \mem~946 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_59),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~946_q ),
	.prn(vcc));
defparam \mem~946 .is_wysiwyg = "true";
defparam \mem~946 .power_up = "low";

cycloneive_lcell_comb \mem~1450 (
	.dataa(\mem~690_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1449_combout ),
	.datad(\mem~946_q ),
	.cin(gnd),
	.combout(\mem~1450_combout ),
	.cout());
defparam \mem~1450 .lut_mask = 16'hF838;
defparam \mem~1450 .sum_lutc_input = "datac";

dffeas \mem~306 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_59),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~306_q ),
	.prn(vcc));
defparam \mem~306 .is_wysiwyg = "true";
defparam \mem~306 .power_up = "low";

dffeas \mem~178 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_59),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~178_q ),
	.prn(vcc));
defparam \mem~178 .is_wysiwyg = "true";
defparam \mem~178 .power_up = "low";

dffeas \mem~50 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_59),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~50_q ),
	.prn(vcc));
defparam \mem~50 .is_wysiwyg = "true";
defparam \mem~50 .power_up = "low";

cycloneive_lcell_comb \mem~1451 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~178_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~50_q ),
	.cin(gnd),
	.combout(\mem~1451_combout ),
	.cout());
defparam \mem~1451 .lut_mask = 16'hE5E0;
defparam \mem~1451 .sum_lutc_input = "datac";

dffeas \mem~434 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_59),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~434_q ),
	.prn(vcc));
defparam \mem~434 .is_wysiwyg = "true";
defparam \mem~434 .power_up = "low";

cycloneive_lcell_comb \mem~1452 (
	.dataa(\mem~306_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1451_combout ),
	.datad(\mem~434_q ),
	.cin(gnd),
	.combout(\mem~1452_combout ),
	.cout());
defparam \mem~1452 .lut_mask = 16'hF838;
defparam \mem~1452 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1453 (
	.dataa(\mem~1450_combout ),
	.datab(\mem~1452_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1453_combout ),
	.cout());
defparam \mem~1453 .lut_mask = 16'hAACC;
defparam \mem~1453 .sum_lutc_input = "datac";

dffeas \internal_out_payload[52] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1453_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[52]~q ),
	.prn(vcc));
defparam \internal_out_payload[52] .is_wysiwyg = "true";
defparam \internal_out_payload[52] .power_up = "low";

dffeas \mem~691 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_60),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~691_q ),
	.prn(vcc));
defparam \mem~691 .is_wysiwyg = "true";
defparam \mem~691 .power_up = "low";

dffeas \mem~819 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_60),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~819_q ),
	.prn(vcc));
defparam \mem~819 .is_wysiwyg = "true";
defparam \mem~819 .power_up = "low";

dffeas \mem~563 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_60),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~563_q ),
	.prn(vcc));
defparam \mem~563 .is_wysiwyg = "true";
defparam \mem~563 .power_up = "low";

cycloneive_lcell_comb \mem~1454 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~819_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~563_q ),
	.cin(gnd),
	.combout(\mem~1454_combout ),
	.cout());
defparam \mem~1454 .lut_mask = 16'hE5E0;
defparam \mem~1454 .sum_lutc_input = "datac";

dffeas \mem~947 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_60),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~947_q ),
	.prn(vcc));
defparam \mem~947 .is_wysiwyg = "true";
defparam \mem~947 .power_up = "low";

cycloneive_lcell_comb \mem~1455 (
	.dataa(\mem~691_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1454_combout ),
	.datad(\mem~947_q ),
	.cin(gnd),
	.combout(\mem~1455_combout ),
	.cout());
defparam \mem~1455 .lut_mask = 16'hF838;
defparam \mem~1455 .sum_lutc_input = "datac";

dffeas \mem~307 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_60),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~307_q ),
	.prn(vcc));
defparam \mem~307 .is_wysiwyg = "true";
defparam \mem~307 .power_up = "low";

dffeas \mem~179 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_60),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~179_q ),
	.prn(vcc));
defparam \mem~179 .is_wysiwyg = "true";
defparam \mem~179 .power_up = "low";

dffeas \mem~51 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_60),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~51_q ),
	.prn(vcc));
defparam \mem~51 .is_wysiwyg = "true";
defparam \mem~51 .power_up = "low";

cycloneive_lcell_comb \mem~1456 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~179_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~51_q ),
	.cin(gnd),
	.combout(\mem~1456_combout ),
	.cout());
defparam \mem~1456 .lut_mask = 16'hE5E0;
defparam \mem~1456 .sum_lutc_input = "datac";

dffeas \mem~435 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_60),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~435_q ),
	.prn(vcc));
defparam \mem~435 .is_wysiwyg = "true";
defparam \mem~435 .power_up = "low";

cycloneive_lcell_comb \mem~1457 (
	.dataa(\mem~307_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1456_combout ),
	.datad(\mem~435_q ),
	.cin(gnd),
	.combout(\mem~1457_combout ),
	.cout());
defparam \mem~1457 .lut_mask = 16'hF838;
defparam \mem~1457 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1458 (
	.dataa(\mem~1455_combout ),
	.datab(\mem~1457_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1458_combout ),
	.cout());
defparam \mem~1458 .lut_mask = 16'hAACC;
defparam \mem~1458 .sum_lutc_input = "datac";

dffeas \internal_out_payload[53] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1458_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[53]~q ),
	.prn(vcc));
defparam \internal_out_payload[53] .is_wysiwyg = "true";
defparam \internal_out_payload[53] .power_up = "low";

dffeas \mem~692 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_61),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~692_q ),
	.prn(vcc));
defparam \mem~692 .is_wysiwyg = "true";
defparam \mem~692 .power_up = "low";

dffeas \mem~820 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_61),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~820_q ),
	.prn(vcc));
defparam \mem~820 .is_wysiwyg = "true";
defparam \mem~820 .power_up = "low";

dffeas \mem~564 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_61),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~564_q ),
	.prn(vcc));
defparam \mem~564 .is_wysiwyg = "true";
defparam \mem~564 .power_up = "low";

cycloneive_lcell_comb \mem~1459 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~820_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~564_q ),
	.cin(gnd),
	.combout(\mem~1459_combout ),
	.cout());
defparam \mem~1459 .lut_mask = 16'hE5E0;
defparam \mem~1459 .sum_lutc_input = "datac";

dffeas \mem~948 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_61),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~948_q ),
	.prn(vcc));
defparam \mem~948 .is_wysiwyg = "true";
defparam \mem~948 .power_up = "low";

cycloneive_lcell_comb \mem~1460 (
	.dataa(\mem~692_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1459_combout ),
	.datad(\mem~948_q ),
	.cin(gnd),
	.combout(\mem~1460_combout ),
	.cout());
defparam \mem~1460 .lut_mask = 16'hF838;
defparam \mem~1460 .sum_lutc_input = "datac";

dffeas \mem~308 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_61),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~308_q ),
	.prn(vcc));
defparam \mem~308 .is_wysiwyg = "true";
defparam \mem~308 .power_up = "low";

dffeas \mem~180 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_61),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~180_q ),
	.prn(vcc));
defparam \mem~180 .is_wysiwyg = "true";
defparam \mem~180 .power_up = "low";

dffeas \mem~52 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_61),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~52_q ),
	.prn(vcc));
defparam \mem~52 .is_wysiwyg = "true";
defparam \mem~52 .power_up = "low";

cycloneive_lcell_comb \mem~1461 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~180_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~52_q ),
	.cin(gnd),
	.combout(\mem~1461_combout ),
	.cout());
defparam \mem~1461 .lut_mask = 16'hE5E0;
defparam \mem~1461 .sum_lutc_input = "datac";

dffeas \mem~436 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_61),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~436_q ),
	.prn(vcc));
defparam \mem~436 .is_wysiwyg = "true";
defparam \mem~436 .power_up = "low";

cycloneive_lcell_comb \mem~1462 (
	.dataa(\mem~308_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1461_combout ),
	.datad(\mem~436_q ),
	.cin(gnd),
	.combout(\mem~1462_combout ),
	.cout());
defparam \mem~1462 .lut_mask = 16'hF838;
defparam \mem~1462 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1463 (
	.dataa(\mem~1460_combout ),
	.datab(\mem~1462_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1463_combout ),
	.cout());
defparam \mem~1463 .lut_mask = 16'hAACC;
defparam \mem~1463 .sum_lutc_input = "datac";

dffeas \internal_out_payload[54] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1463_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[54]~q ),
	.prn(vcc));
defparam \internal_out_payload[54] .is_wysiwyg = "true";
defparam \internal_out_payload[54] .power_up = "low";

dffeas \mem~693 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_62),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~693_q ),
	.prn(vcc));
defparam \mem~693 .is_wysiwyg = "true";
defparam \mem~693 .power_up = "low";

dffeas \mem~821 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_62),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~821_q ),
	.prn(vcc));
defparam \mem~821 .is_wysiwyg = "true";
defparam \mem~821 .power_up = "low";

dffeas \mem~565 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_62),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~565_q ),
	.prn(vcc));
defparam \mem~565 .is_wysiwyg = "true";
defparam \mem~565 .power_up = "low";

cycloneive_lcell_comb \mem~1464 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~821_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~565_q ),
	.cin(gnd),
	.combout(\mem~1464_combout ),
	.cout());
defparam \mem~1464 .lut_mask = 16'hE5E0;
defparam \mem~1464 .sum_lutc_input = "datac";

dffeas \mem~949 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_62),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~949_q ),
	.prn(vcc));
defparam \mem~949 .is_wysiwyg = "true";
defparam \mem~949 .power_up = "low";

cycloneive_lcell_comb \mem~1465 (
	.dataa(\mem~693_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1464_combout ),
	.datad(\mem~949_q ),
	.cin(gnd),
	.combout(\mem~1465_combout ),
	.cout());
defparam \mem~1465 .lut_mask = 16'hF838;
defparam \mem~1465 .sum_lutc_input = "datac";

dffeas \mem~309 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_62),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~309_q ),
	.prn(vcc));
defparam \mem~309 .is_wysiwyg = "true";
defparam \mem~309 .power_up = "low";

dffeas \mem~181 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_62),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~181_q ),
	.prn(vcc));
defparam \mem~181 .is_wysiwyg = "true";
defparam \mem~181 .power_up = "low";

dffeas \mem~53 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_62),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~53_q ),
	.prn(vcc));
defparam \mem~53 .is_wysiwyg = "true";
defparam \mem~53 .power_up = "low";

cycloneive_lcell_comb \mem~1466 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~181_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~53_q ),
	.cin(gnd),
	.combout(\mem~1466_combout ),
	.cout());
defparam \mem~1466 .lut_mask = 16'hE5E0;
defparam \mem~1466 .sum_lutc_input = "datac";

dffeas \mem~437 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_62),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~437_q ),
	.prn(vcc));
defparam \mem~437 .is_wysiwyg = "true";
defparam \mem~437 .power_up = "low";

cycloneive_lcell_comb \mem~1467 (
	.dataa(\mem~309_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1466_combout ),
	.datad(\mem~437_q ),
	.cin(gnd),
	.combout(\mem~1467_combout ),
	.cout());
defparam \mem~1467 .lut_mask = 16'hF838;
defparam \mem~1467 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1468 (
	.dataa(\mem~1465_combout ),
	.datab(\mem~1467_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1468_combout ),
	.cout());
defparam \mem~1468 .lut_mask = 16'hAACC;
defparam \mem~1468 .sum_lutc_input = "datac";

dffeas \internal_out_payload[55] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1468_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[55]~q ),
	.prn(vcc));
defparam \internal_out_payload[55] .is_wysiwyg = "true";
defparam \internal_out_payload[55] .power_up = "low";

dffeas \mem~694 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_63),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~694_q ),
	.prn(vcc));
defparam \mem~694 .is_wysiwyg = "true";
defparam \mem~694 .power_up = "low";

dffeas \mem~822 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_63),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~822_q ),
	.prn(vcc));
defparam \mem~822 .is_wysiwyg = "true";
defparam \mem~822 .power_up = "low";

dffeas \mem~566 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_63),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~566_q ),
	.prn(vcc));
defparam \mem~566 .is_wysiwyg = "true";
defparam \mem~566 .power_up = "low";

cycloneive_lcell_comb \mem~1469 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~822_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~566_q ),
	.cin(gnd),
	.combout(\mem~1469_combout ),
	.cout());
defparam \mem~1469 .lut_mask = 16'hE5E0;
defparam \mem~1469 .sum_lutc_input = "datac";

dffeas \mem~950 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_63),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~950_q ),
	.prn(vcc));
defparam \mem~950 .is_wysiwyg = "true";
defparam \mem~950 .power_up = "low";

cycloneive_lcell_comb \mem~1470 (
	.dataa(\mem~694_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1469_combout ),
	.datad(\mem~950_q ),
	.cin(gnd),
	.combout(\mem~1470_combout ),
	.cout());
defparam \mem~1470 .lut_mask = 16'hF838;
defparam \mem~1470 .sum_lutc_input = "datac";

dffeas \mem~310 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_63),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~310_q ),
	.prn(vcc));
defparam \mem~310 .is_wysiwyg = "true";
defparam \mem~310 .power_up = "low";

dffeas \mem~182 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_63),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~182_q ),
	.prn(vcc));
defparam \mem~182 .is_wysiwyg = "true";
defparam \mem~182 .power_up = "low";

dffeas \mem~54 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_63),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~54_q ),
	.prn(vcc));
defparam \mem~54 .is_wysiwyg = "true";
defparam \mem~54 .power_up = "low";

cycloneive_lcell_comb \mem~1471 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~182_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~54_q ),
	.cin(gnd),
	.combout(\mem~1471_combout ),
	.cout());
defparam \mem~1471 .lut_mask = 16'hE5E0;
defparam \mem~1471 .sum_lutc_input = "datac";

dffeas \mem~438 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_63),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~438_q ),
	.prn(vcc));
defparam \mem~438 .is_wysiwyg = "true";
defparam \mem~438 .power_up = "low";

cycloneive_lcell_comb \mem~1472 (
	.dataa(\mem~310_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1471_combout ),
	.datad(\mem~438_q ),
	.cin(gnd),
	.combout(\mem~1472_combout ),
	.cout());
defparam \mem~1472 .lut_mask = 16'hF838;
defparam \mem~1472 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1473 (
	.dataa(\mem~1470_combout ),
	.datab(\mem~1472_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1473_combout ),
	.cout());
defparam \mem~1473 .lut_mask = 16'hAACC;
defparam \mem~1473 .sum_lutc_input = "datac";

dffeas \internal_out_payload[56] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1473_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[56]~q ),
	.prn(vcc));
defparam \internal_out_payload[56] .is_wysiwyg = "true";
defparam \internal_out_payload[56] .power_up = "low";

dffeas \mem~695 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_64),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~695_q ),
	.prn(vcc));
defparam \mem~695 .is_wysiwyg = "true";
defparam \mem~695 .power_up = "low";

dffeas \mem~823 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_64),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~823_q ),
	.prn(vcc));
defparam \mem~823 .is_wysiwyg = "true";
defparam \mem~823 .power_up = "low";

dffeas \mem~567 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_64),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~567_q ),
	.prn(vcc));
defparam \mem~567 .is_wysiwyg = "true";
defparam \mem~567 .power_up = "low";

cycloneive_lcell_comb \mem~1474 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~823_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~567_q ),
	.cin(gnd),
	.combout(\mem~1474_combout ),
	.cout());
defparam \mem~1474 .lut_mask = 16'hE5E0;
defparam \mem~1474 .sum_lutc_input = "datac";

dffeas \mem~951 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_64),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~951_q ),
	.prn(vcc));
defparam \mem~951 .is_wysiwyg = "true";
defparam \mem~951 .power_up = "low";

cycloneive_lcell_comb \mem~1475 (
	.dataa(\mem~695_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1474_combout ),
	.datad(\mem~951_q ),
	.cin(gnd),
	.combout(\mem~1475_combout ),
	.cout());
defparam \mem~1475 .lut_mask = 16'hF838;
defparam \mem~1475 .sum_lutc_input = "datac";

dffeas \mem~311 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_64),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~311_q ),
	.prn(vcc));
defparam \mem~311 .is_wysiwyg = "true";
defparam \mem~311 .power_up = "low";

dffeas \mem~183 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_64),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~183_q ),
	.prn(vcc));
defparam \mem~183 .is_wysiwyg = "true";
defparam \mem~183 .power_up = "low";

dffeas \mem~55 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_64),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~55_q ),
	.prn(vcc));
defparam \mem~55 .is_wysiwyg = "true";
defparam \mem~55 .power_up = "low";

cycloneive_lcell_comb \mem~1476 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~183_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~55_q ),
	.cin(gnd),
	.combout(\mem~1476_combout ),
	.cout());
defparam \mem~1476 .lut_mask = 16'hE5E0;
defparam \mem~1476 .sum_lutc_input = "datac";

dffeas \mem~439 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_64),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~439_q ),
	.prn(vcc));
defparam \mem~439 .is_wysiwyg = "true";
defparam \mem~439 .power_up = "low";

cycloneive_lcell_comb \mem~1477 (
	.dataa(\mem~311_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1476_combout ),
	.datad(\mem~439_q ),
	.cin(gnd),
	.combout(\mem~1477_combout ),
	.cout());
defparam \mem~1477 .lut_mask = 16'hF838;
defparam \mem~1477 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1478 (
	.dataa(\mem~1475_combout ),
	.datab(\mem~1477_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1478_combout ),
	.cout());
defparam \mem~1478 .lut_mask = 16'hAACC;
defparam \mem~1478 .sum_lutc_input = "datac";

dffeas \internal_out_payload[57] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1478_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[57]~q ),
	.prn(vcc));
defparam \internal_out_payload[57] .is_wysiwyg = "true";
defparam \internal_out_payload[57] .power_up = "low";

dffeas \mem~696 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_65),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~696_q ),
	.prn(vcc));
defparam \mem~696 .is_wysiwyg = "true";
defparam \mem~696 .power_up = "low";

dffeas \mem~824 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_65),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~824_q ),
	.prn(vcc));
defparam \mem~824 .is_wysiwyg = "true";
defparam \mem~824 .power_up = "low";

dffeas \mem~568 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_65),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~568_q ),
	.prn(vcc));
defparam \mem~568 .is_wysiwyg = "true";
defparam \mem~568 .power_up = "low";

cycloneive_lcell_comb \mem~1479 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~824_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~568_q ),
	.cin(gnd),
	.combout(\mem~1479_combout ),
	.cout());
defparam \mem~1479 .lut_mask = 16'hE5E0;
defparam \mem~1479 .sum_lutc_input = "datac";

dffeas \mem~952 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_65),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~952_q ),
	.prn(vcc));
defparam \mem~952 .is_wysiwyg = "true";
defparam \mem~952 .power_up = "low";

cycloneive_lcell_comb \mem~1480 (
	.dataa(\mem~696_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1479_combout ),
	.datad(\mem~952_q ),
	.cin(gnd),
	.combout(\mem~1480_combout ),
	.cout());
defparam \mem~1480 .lut_mask = 16'hF838;
defparam \mem~1480 .sum_lutc_input = "datac";

dffeas \mem~312 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_65),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~312_q ),
	.prn(vcc));
defparam \mem~312 .is_wysiwyg = "true";
defparam \mem~312 .power_up = "low";

dffeas \mem~184 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_65),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~184_q ),
	.prn(vcc));
defparam \mem~184 .is_wysiwyg = "true";
defparam \mem~184 .power_up = "low";

dffeas \mem~56 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_65),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~56_q ),
	.prn(vcc));
defparam \mem~56 .is_wysiwyg = "true";
defparam \mem~56 .power_up = "low";

cycloneive_lcell_comb \mem~1481 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~184_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~56_q ),
	.cin(gnd),
	.combout(\mem~1481_combout ),
	.cout());
defparam \mem~1481 .lut_mask = 16'hE5E0;
defparam \mem~1481 .sum_lutc_input = "datac";

dffeas \mem~440 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_65),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~440_q ),
	.prn(vcc));
defparam \mem~440 .is_wysiwyg = "true";
defparam \mem~440 .power_up = "low";

cycloneive_lcell_comb \mem~1482 (
	.dataa(\mem~312_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1481_combout ),
	.datad(\mem~440_q ),
	.cin(gnd),
	.combout(\mem~1482_combout ),
	.cout());
defparam \mem~1482 .lut_mask = 16'hF838;
defparam \mem~1482 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1483 (
	.dataa(\mem~1480_combout ),
	.datab(\mem~1482_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1483_combout ),
	.cout());
defparam \mem~1483 .lut_mask = 16'hAACC;
defparam \mem~1483 .sum_lutc_input = "datac";

dffeas \internal_out_payload[58] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1483_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[58]~q ),
	.prn(vcc));
defparam \internal_out_payload[58] .is_wysiwyg = "true";
defparam \internal_out_payload[58] .power_up = "low";

dffeas \mem~697 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_66),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~697_q ),
	.prn(vcc));
defparam \mem~697 .is_wysiwyg = "true";
defparam \mem~697 .power_up = "low";

dffeas \mem~825 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_66),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~825_q ),
	.prn(vcc));
defparam \mem~825 .is_wysiwyg = "true";
defparam \mem~825 .power_up = "low";

dffeas \mem~569 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_66),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~569_q ),
	.prn(vcc));
defparam \mem~569 .is_wysiwyg = "true";
defparam \mem~569 .power_up = "low";

cycloneive_lcell_comb \mem~1484 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~825_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~569_q ),
	.cin(gnd),
	.combout(\mem~1484_combout ),
	.cout());
defparam \mem~1484 .lut_mask = 16'hE5E0;
defparam \mem~1484 .sum_lutc_input = "datac";

dffeas \mem~953 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_66),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~953_q ),
	.prn(vcc));
defparam \mem~953 .is_wysiwyg = "true";
defparam \mem~953 .power_up = "low";

cycloneive_lcell_comb \mem~1485 (
	.dataa(\mem~697_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1484_combout ),
	.datad(\mem~953_q ),
	.cin(gnd),
	.combout(\mem~1485_combout ),
	.cout());
defparam \mem~1485 .lut_mask = 16'hF838;
defparam \mem~1485 .sum_lutc_input = "datac";

dffeas \mem~313 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_66),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~313_q ),
	.prn(vcc));
defparam \mem~313 .is_wysiwyg = "true";
defparam \mem~313 .power_up = "low";

dffeas \mem~185 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_66),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~185_q ),
	.prn(vcc));
defparam \mem~185 .is_wysiwyg = "true";
defparam \mem~185 .power_up = "low";

dffeas \mem~57 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_66),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~57_q ),
	.prn(vcc));
defparam \mem~57 .is_wysiwyg = "true";
defparam \mem~57 .power_up = "low";

cycloneive_lcell_comb \mem~1486 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~185_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~57_q ),
	.cin(gnd),
	.combout(\mem~1486_combout ),
	.cout());
defparam \mem~1486 .lut_mask = 16'hE5E0;
defparam \mem~1486 .sum_lutc_input = "datac";

dffeas \mem~441 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_66),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~441_q ),
	.prn(vcc));
defparam \mem~441 .is_wysiwyg = "true";
defparam \mem~441 .power_up = "low";

cycloneive_lcell_comb \mem~1487 (
	.dataa(\mem~313_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1486_combout ),
	.datad(\mem~441_q ),
	.cin(gnd),
	.combout(\mem~1487_combout ),
	.cout());
defparam \mem~1487 .lut_mask = 16'hF838;
defparam \mem~1487 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1488 (
	.dataa(\mem~1485_combout ),
	.datab(\mem~1487_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1488_combout ),
	.cout());
defparam \mem~1488 .lut_mask = 16'hAACC;
defparam \mem~1488 .sum_lutc_input = "datac";

dffeas \internal_out_payload[59] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1488_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[59]~q ),
	.prn(vcc));
defparam \internal_out_payload[59] .is_wysiwyg = "true";
defparam \internal_out_payload[59] .power_up = "low";

dffeas \mem~698 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_67),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~698_q ),
	.prn(vcc));
defparam \mem~698 .is_wysiwyg = "true";
defparam \mem~698 .power_up = "low";

dffeas \mem~826 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_67),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~826_q ),
	.prn(vcc));
defparam \mem~826 .is_wysiwyg = "true";
defparam \mem~826 .power_up = "low";

dffeas \mem~570 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_67),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~570_q ),
	.prn(vcc));
defparam \mem~570 .is_wysiwyg = "true";
defparam \mem~570 .power_up = "low";

cycloneive_lcell_comb \mem~1489 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~826_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~570_q ),
	.cin(gnd),
	.combout(\mem~1489_combout ),
	.cout());
defparam \mem~1489 .lut_mask = 16'hE5E0;
defparam \mem~1489 .sum_lutc_input = "datac";

dffeas \mem~954 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_67),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~954_q ),
	.prn(vcc));
defparam \mem~954 .is_wysiwyg = "true";
defparam \mem~954 .power_up = "low";

cycloneive_lcell_comb \mem~1490 (
	.dataa(\mem~698_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1489_combout ),
	.datad(\mem~954_q ),
	.cin(gnd),
	.combout(\mem~1490_combout ),
	.cout());
defparam \mem~1490 .lut_mask = 16'hF838;
defparam \mem~1490 .sum_lutc_input = "datac";

dffeas \mem~314 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_67),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~314_q ),
	.prn(vcc));
defparam \mem~314 .is_wysiwyg = "true";
defparam \mem~314 .power_up = "low";

dffeas \mem~186 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_67),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~186_q ),
	.prn(vcc));
defparam \mem~186 .is_wysiwyg = "true";
defparam \mem~186 .power_up = "low";

dffeas \mem~58 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_67),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~58_q ),
	.prn(vcc));
defparam \mem~58 .is_wysiwyg = "true";
defparam \mem~58 .power_up = "low";

cycloneive_lcell_comb \mem~1491 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~186_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~58_q ),
	.cin(gnd),
	.combout(\mem~1491_combout ),
	.cout());
defparam \mem~1491 .lut_mask = 16'hE5E0;
defparam \mem~1491 .sum_lutc_input = "datac";

dffeas \mem~442 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_67),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~442_q ),
	.prn(vcc));
defparam \mem~442 .is_wysiwyg = "true";
defparam \mem~442 .power_up = "low";

cycloneive_lcell_comb \mem~1492 (
	.dataa(\mem~314_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1491_combout ),
	.datad(\mem~442_q ),
	.cin(gnd),
	.combout(\mem~1492_combout ),
	.cout());
defparam \mem~1492 .lut_mask = 16'hF838;
defparam \mem~1492 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1493 (
	.dataa(\mem~1490_combout ),
	.datab(\mem~1492_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1493_combout ),
	.cout());
defparam \mem~1493 .lut_mask = 16'hAACC;
defparam \mem~1493 .sum_lutc_input = "datac";

dffeas \internal_out_payload[60] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1493_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[60]~q ),
	.prn(vcc));
defparam \internal_out_payload[60] .is_wysiwyg = "true";
defparam \internal_out_payload[60] .power_up = "low";

dffeas \mem~699 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_68),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~699_q ),
	.prn(vcc));
defparam \mem~699 .is_wysiwyg = "true";
defparam \mem~699 .power_up = "low";

dffeas \mem~827 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_68),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~827_q ),
	.prn(vcc));
defparam \mem~827 .is_wysiwyg = "true";
defparam \mem~827 .power_up = "low";

dffeas \mem~571 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_68),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~571_q ),
	.prn(vcc));
defparam \mem~571 .is_wysiwyg = "true";
defparam \mem~571 .power_up = "low";

cycloneive_lcell_comb \mem~1494 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~827_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~571_q ),
	.cin(gnd),
	.combout(\mem~1494_combout ),
	.cout());
defparam \mem~1494 .lut_mask = 16'hE5E0;
defparam \mem~1494 .sum_lutc_input = "datac";

dffeas \mem~955 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_68),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~955_q ),
	.prn(vcc));
defparam \mem~955 .is_wysiwyg = "true";
defparam \mem~955 .power_up = "low";

cycloneive_lcell_comb \mem~1495 (
	.dataa(\mem~699_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1494_combout ),
	.datad(\mem~955_q ),
	.cin(gnd),
	.combout(\mem~1495_combout ),
	.cout());
defparam \mem~1495 .lut_mask = 16'hF838;
defparam \mem~1495 .sum_lutc_input = "datac";

dffeas \mem~315 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_68),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~315_q ),
	.prn(vcc));
defparam \mem~315 .is_wysiwyg = "true";
defparam \mem~315 .power_up = "low";

dffeas \mem~187 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_68),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~187_q ),
	.prn(vcc));
defparam \mem~187 .is_wysiwyg = "true";
defparam \mem~187 .power_up = "low";

dffeas \mem~59 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_68),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~59_q ),
	.prn(vcc));
defparam \mem~59 .is_wysiwyg = "true";
defparam \mem~59 .power_up = "low";

cycloneive_lcell_comb \mem~1496 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~187_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~59_q ),
	.cin(gnd),
	.combout(\mem~1496_combout ),
	.cout());
defparam \mem~1496 .lut_mask = 16'hE5E0;
defparam \mem~1496 .sum_lutc_input = "datac";

dffeas \mem~443 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_68),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~443_q ),
	.prn(vcc));
defparam \mem~443 .is_wysiwyg = "true";
defparam \mem~443 .power_up = "low";

cycloneive_lcell_comb \mem~1497 (
	.dataa(\mem~315_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1496_combout ),
	.datad(\mem~443_q ),
	.cin(gnd),
	.combout(\mem~1497_combout ),
	.cout());
defparam \mem~1497 .lut_mask = 16'hF838;
defparam \mem~1497 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1498 (
	.dataa(\mem~1495_combout ),
	.datab(\mem~1497_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1498_combout ),
	.cout());
defparam \mem~1498 .lut_mask = 16'hAACC;
defparam \mem~1498 .sum_lutc_input = "datac";

dffeas \internal_out_payload[61] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1498_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[61]~q ),
	.prn(vcc));
defparam \internal_out_payload[61] .is_wysiwyg = "true";
defparam \internal_out_payload[61] .power_up = "low";

dffeas \mem~700 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_69),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~700_q ),
	.prn(vcc));
defparam \mem~700 .is_wysiwyg = "true";
defparam \mem~700 .power_up = "low";

dffeas \mem~828 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_69),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~828_q ),
	.prn(vcc));
defparam \mem~828 .is_wysiwyg = "true";
defparam \mem~828 .power_up = "low";

dffeas \mem~572 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_69),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~572_q ),
	.prn(vcc));
defparam \mem~572 .is_wysiwyg = "true";
defparam \mem~572 .power_up = "low";

cycloneive_lcell_comb \mem~1499 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~828_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~572_q ),
	.cin(gnd),
	.combout(\mem~1499_combout ),
	.cout());
defparam \mem~1499 .lut_mask = 16'hE5E0;
defparam \mem~1499 .sum_lutc_input = "datac";

dffeas \mem~956 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_69),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~956_q ),
	.prn(vcc));
defparam \mem~956 .is_wysiwyg = "true";
defparam \mem~956 .power_up = "low";

cycloneive_lcell_comb \mem~1500 (
	.dataa(\mem~700_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1499_combout ),
	.datad(\mem~956_q ),
	.cin(gnd),
	.combout(\mem~1500_combout ),
	.cout());
defparam \mem~1500 .lut_mask = 16'hF838;
defparam \mem~1500 .sum_lutc_input = "datac";

dffeas \mem~316 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_69),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~316_q ),
	.prn(vcc));
defparam \mem~316 .is_wysiwyg = "true";
defparam \mem~316 .power_up = "low";

dffeas \mem~188 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_69),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~188_q ),
	.prn(vcc));
defparam \mem~188 .is_wysiwyg = "true";
defparam \mem~188 .power_up = "low";

dffeas \mem~60 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_69),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~60_q ),
	.prn(vcc));
defparam \mem~60 .is_wysiwyg = "true";
defparam \mem~60 .power_up = "low";

cycloneive_lcell_comb \mem~1501 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~188_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~60_q ),
	.cin(gnd),
	.combout(\mem~1501_combout ),
	.cout());
defparam \mem~1501 .lut_mask = 16'hE5E0;
defparam \mem~1501 .sum_lutc_input = "datac";

dffeas \mem~444 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_69),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~444_q ),
	.prn(vcc));
defparam \mem~444 .is_wysiwyg = "true";
defparam \mem~444 .power_up = "low";

cycloneive_lcell_comb \mem~1502 (
	.dataa(\mem~316_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1501_combout ),
	.datad(\mem~444_q ),
	.cin(gnd),
	.combout(\mem~1502_combout ),
	.cout());
defparam \mem~1502 .lut_mask = 16'hF838;
defparam \mem~1502 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1503 (
	.dataa(\mem~1500_combout ),
	.datab(\mem~1502_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1503_combout ),
	.cout());
defparam \mem~1503 .lut_mask = 16'hAACC;
defparam \mem~1503 .sum_lutc_input = "datac";

dffeas \internal_out_payload[62] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1503_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[62]~q ),
	.prn(vcc));
defparam \internal_out_payload[62] .is_wysiwyg = "true";
defparam \internal_out_payload[62] .power_up = "low";

dffeas \mem~701 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_70),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~701_q ),
	.prn(vcc));
defparam \mem~701 .is_wysiwyg = "true";
defparam \mem~701 .power_up = "low";

dffeas \mem~829 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_70),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~829_q ),
	.prn(vcc));
defparam \mem~829 .is_wysiwyg = "true";
defparam \mem~829 .power_up = "low";

dffeas \mem~573 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_70),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~573_q ),
	.prn(vcc));
defparam \mem~573 .is_wysiwyg = "true";
defparam \mem~573 .power_up = "low";

cycloneive_lcell_comb \mem~1504 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~829_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~573_q ),
	.cin(gnd),
	.combout(\mem~1504_combout ),
	.cout());
defparam \mem~1504 .lut_mask = 16'hE5E0;
defparam \mem~1504 .sum_lutc_input = "datac";

dffeas \mem~957 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_70),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~957_q ),
	.prn(vcc));
defparam \mem~957 .is_wysiwyg = "true";
defparam \mem~957 .power_up = "low";

cycloneive_lcell_comb \mem~1505 (
	.dataa(\mem~701_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1504_combout ),
	.datad(\mem~957_q ),
	.cin(gnd),
	.combout(\mem~1505_combout ),
	.cout());
defparam \mem~1505 .lut_mask = 16'hF838;
defparam \mem~1505 .sum_lutc_input = "datac";

dffeas \mem~317 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_70),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~317_q ),
	.prn(vcc));
defparam \mem~317 .is_wysiwyg = "true";
defparam \mem~317 .power_up = "low";

dffeas \mem~189 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_70),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~189_q ),
	.prn(vcc));
defparam \mem~189 .is_wysiwyg = "true";
defparam \mem~189 .power_up = "low";

dffeas \mem~61 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_70),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~61_q ),
	.prn(vcc));
defparam \mem~61 .is_wysiwyg = "true";
defparam \mem~61 .power_up = "low";

cycloneive_lcell_comb \mem~1506 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~189_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~61_q ),
	.cin(gnd),
	.combout(\mem~1506_combout ),
	.cout());
defparam \mem~1506 .lut_mask = 16'hE5E0;
defparam \mem~1506 .sum_lutc_input = "datac";

dffeas \mem~445 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_70),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~445_q ),
	.prn(vcc));
defparam \mem~445 .is_wysiwyg = "true";
defparam \mem~445 .power_up = "low";

cycloneive_lcell_comb \mem~1507 (
	.dataa(\mem~317_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1506_combout ),
	.datad(\mem~445_q ),
	.cin(gnd),
	.combout(\mem~1507_combout ),
	.cout());
defparam \mem~1507 .lut_mask = 16'hF838;
defparam \mem~1507 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1508 (
	.dataa(\mem~1505_combout ),
	.datab(\mem~1507_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1508_combout ),
	.cout());
defparam \mem~1508 .lut_mask = 16'hAACC;
defparam \mem~1508 .sum_lutc_input = "datac";

dffeas \internal_out_payload[63] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1508_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[63]~q ),
	.prn(vcc));
defparam \internal_out_payload[63] .is_wysiwyg = "true";
defparam \internal_out_payload[63] .power_up = "low";

dffeas \mem~702 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_71),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~702_q ),
	.prn(vcc));
defparam \mem~702 .is_wysiwyg = "true";
defparam \mem~702 .power_up = "low";

dffeas \mem~830 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_71),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~830_q ),
	.prn(vcc));
defparam \mem~830 .is_wysiwyg = "true";
defparam \mem~830 .power_up = "low";

dffeas \mem~574 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_71),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~574_q ),
	.prn(vcc));
defparam \mem~574 .is_wysiwyg = "true";
defparam \mem~574 .power_up = "low";

cycloneive_lcell_comb \mem~1509 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~830_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~574_q ),
	.cin(gnd),
	.combout(\mem~1509_combout ),
	.cout());
defparam \mem~1509 .lut_mask = 16'hE5E0;
defparam \mem~1509 .sum_lutc_input = "datac";

dffeas \mem~958 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_71),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~958_q ),
	.prn(vcc));
defparam \mem~958 .is_wysiwyg = "true";
defparam \mem~958 .power_up = "low";

cycloneive_lcell_comb \mem~1510 (
	.dataa(\mem~702_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1509_combout ),
	.datad(\mem~958_q ),
	.cin(gnd),
	.combout(\mem~1510_combout ),
	.cout());
defparam \mem~1510 .lut_mask = 16'hF838;
defparam \mem~1510 .sum_lutc_input = "datac";

dffeas \mem~318 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_71),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~318_q ),
	.prn(vcc));
defparam \mem~318 .is_wysiwyg = "true";
defparam \mem~318 .power_up = "low";

dffeas \mem~190 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_71),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~190_q ),
	.prn(vcc));
defparam \mem~190 .is_wysiwyg = "true";
defparam \mem~190 .power_up = "low";

dffeas \mem~62 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_71),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~62_q ),
	.prn(vcc));
defparam \mem~62 .is_wysiwyg = "true";
defparam \mem~62 .power_up = "low";

cycloneive_lcell_comb \mem~1511 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~190_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~62_q ),
	.cin(gnd),
	.combout(\mem~1511_combout ),
	.cout());
defparam \mem~1511 .lut_mask = 16'hE5E0;
defparam \mem~1511 .sum_lutc_input = "datac";

dffeas \mem~446 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_71),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~446_q ),
	.prn(vcc));
defparam \mem~446 .is_wysiwyg = "true";
defparam \mem~446 .power_up = "low";

cycloneive_lcell_comb \mem~1512 (
	.dataa(\mem~318_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1511_combout ),
	.datad(\mem~446_q ),
	.cin(gnd),
	.combout(\mem~1512_combout ),
	.cout());
defparam \mem~1512 .lut_mask = 16'hF838;
defparam \mem~1512 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1513 (
	.dataa(\mem~1510_combout ),
	.datab(\mem~1512_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1513_combout ),
	.cout());
defparam \mem~1513 .lut_mask = 16'hAACC;
defparam \mem~1513 .sum_lutc_input = "datac";

dffeas \internal_out_payload[64] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1513_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[64]~q ),
	.prn(vcc));
defparam \internal_out_payload[64] .is_wysiwyg = "true";
defparam \internal_out_payload[64] .power_up = "low";

dffeas \mem~703 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_72),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~703_q ),
	.prn(vcc));
defparam \mem~703 .is_wysiwyg = "true";
defparam \mem~703 .power_up = "low";

dffeas \mem~831 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_72),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~831_q ),
	.prn(vcc));
defparam \mem~831 .is_wysiwyg = "true";
defparam \mem~831 .power_up = "low";

dffeas \mem~575 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_72),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~575_q ),
	.prn(vcc));
defparam \mem~575 .is_wysiwyg = "true";
defparam \mem~575 .power_up = "low";

cycloneive_lcell_comb \mem~1514 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~831_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~575_q ),
	.cin(gnd),
	.combout(\mem~1514_combout ),
	.cout());
defparam \mem~1514 .lut_mask = 16'hE5E0;
defparam \mem~1514 .sum_lutc_input = "datac";

dffeas \mem~959 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_72),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~959_q ),
	.prn(vcc));
defparam \mem~959 .is_wysiwyg = "true";
defparam \mem~959 .power_up = "low";

cycloneive_lcell_comb \mem~1515 (
	.dataa(\mem~703_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1514_combout ),
	.datad(\mem~959_q ),
	.cin(gnd),
	.combout(\mem~1515_combout ),
	.cout());
defparam \mem~1515 .lut_mask = 16'hF838;
defparam \mem~1515 .sum_lutc_input = "datac";

dffeas \mem~319 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_72),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~319_q ),
	.prn(vcc));
defparam \mem~319 .is_wysiwyg = "true";
defparam \mem~319 .power_up = "low";

dffeas \mem~191 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_72),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~191_q ),
	.prn(vcc));
defparam \mem~191 .is_wysiwyg = "true";
defparam \mem~191 .power_up = "low";

dffeas \mem~63 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_72),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~63_q ),
	.prn(vcc));
defparam \mem~63 .is_wysiwyg = "true";
defparam \mem~63 .power_up = "low";

cycloneive_lcell_comb \mem~1516 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~191_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~63_q ),
	.cin(gnd),
	.combout(\mem~1516_combout ),
	.cout());
defparam \mem~1516 .lut_mask = 16'hE5E0;
defparam \mem~1516 .sum_lutc_input = "datac";

dffeas \mem~447 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_72),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~447_q ),
	.prn(vcc));
defparam \mem~447 .is_wysiwyg = "true";
defparam \mem~447 .power_up = "low";

cycloneive_lcell_comb \mem~1517 (
	.dataa(\mem~319_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1516_combout ),
	.datad(\mem~447_q ),
	.cin(gnd),
	.combout(\mem~1517_combout ),
	.cout());
defparam \mem~1517 .lut_mask = 16'hF838;
defparam \mem~1517 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1518 (
	.dataa(\mem~1515_combout ),
	.datab(\mem~1517_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1518_combout ),
	.cout());
defparam \mem~1518 .lut_mask = 16'hAACC;
defparam \mem~1518 .sum_lutc_input = "datac";

dffeas \internal_out_payload[65] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1518_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[65]~q ),
	.prn(vcc));
defparam \internal_out_payload[65] .is_wysiwyg = "true";
defparam \internal_out_payload[65] .power_up = "low";

dffeas \mem~755 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector6),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~755_q ),
	.prn(vcc));
defparam \mem~755 .is_wysiwyg = "true";
defparam \mem~755 .power_up = "low";

dffeas \mem~883 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector6),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~883_q ),
	.prn(vcc));
defparam \mem~883 .is_wysiwyg = "true";
defparam \mem~883 .power_up = "low";

dffeas \mem~627 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector6),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~627_q ),
	.prn(vcc));
defparam \mem~627 .is_wysiwyg = "true";
defparam \mem~627 .power_up = "low";

cycloneive_lcell_comb \mem~1527 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~883_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~627_q ),
	.cin(gnd),
	.combout(\mem~1527_combout ),
	.cout());
defparam \mem~1527 .lut_mask = 16'hE5E0;
defparam \mem~1527 .sum_lutc_input = "datac";

dffeas \mem~1011 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector6),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~1011_q ),
	.prn(vcc));
defparam \mem~1011 .is_wysiwyg = "true";
defparam \mem~1011 .power_up = "low";

cycloneive_lcell_comb \mem~1528 (
	.dataa(\mem~755_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1527_combout ),
	.datad(\mem~1011_q ),
	.cin(gnd),
	.combout(\mem~1528_combout ),
	.cout());
defparam \mem~1528 .lut_mask = 16'hF838;
defparam \mem~1528 .sum_lutc_input = "datac";

dffeas \mem~371 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector6),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~371_q ),
	.prn(vcc));
defparam \mem~371 .is_wysiwyg = "true";
defparam \mem~371 .power_up = "low";

dffeas \mem~243 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector6),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~243_q ),
	.prn(vcc));
defparam \mem~243 .is_wysiwyg = "true";
defparam \mem~243 .power_up = "low";

dffeas \mem~115 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector6),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~115_q ),
	.prn(vcc));
defparam \mem~115 .is_wysiwyg = "true";
defparam \mem~115 .power_up = "low";

cycloneive_lcell_comb \mem~1529 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~243_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~115_q ),
	.cin(gnd),
	.combout(\mem~1529_combout ),
	.cout());
defparam \mem~1529 .lut_mask = 16'hE5E0;
defparam \mem~1529 .sum_lutc_input = "datac";

dffeas \mem~499 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector6),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~499_q ),
	.prn(vcc));
defparam \mem~499 .is_wysiwyg = "true";
defparam \mem~499 .power_up = "low";

cycloneive_lcell_comb \mem~1530 (
	.dataa(\mem~371_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1529_combout ),
	.datad(\mem~499_q ),
	.cin(gnd),
	.combout(\mem~1530_combout ),
	.cout());
defparam \mem~1530 .lut_mask = 16'hF838;
defparam \mem~1530 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1531 (
	.dataa(\mem~1528_combout ),
	.datab(\mem~1530_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1531_combout ),
	.cout());
defparam \mem~1531 .lut_mask = 16'hAACC;
defparam \mem~1531 .sum_lutc_input = "datac";

dffeas \internal_out_payload[125] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1531_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[125]~q ),
	.prn(vcc));
defparam \internal_out_payload[125] .is_wysiwyg = "true";
defparam \internal_out_payload[125] .power_up = "low";

dffeas \mem~754 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector7),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~754_q ),
	.prn(vcc));
defparam \mem~754 .is_wysiwyg = "true";
defparam \mem~754 .power_up = "low";

dffeas \mem~882 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector7),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~882_q ),
	.prn(vcc));
defparam \mem~882 .is_wysiwyg = "true";
defparam \mem~882 .power_up = "low";

dffeas \mem~626 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector7),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~626_q ),
	.prn(vcc));
defparam \mem~626 .is_wysiwyg = "true";
defparam \mem~626 .power_up = "low";

cycloneive_lcell_comb \mem~1532 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~882_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~626_q ),
	.cin(gnd),
	.combout(\mem~1532_combout ),
	.cout());
defparam \mem~1532 .lut_mask = 16'hE5E0;
defparam \mem~1532 .sum_lutc_input = "datac";

dffeas \mem~1010 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector7),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~1010_q ),
	.prn(vcc));
defparam \mem~1010 .is_wysiwyg = "true";
defparam \mem~1010 .power_up = "low";

cycloneive_lcell_comb \mem~1533 (
	.dataa(\mem~754_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1532_combout ),
	.datad(\mem~1010_q ),
	.cin(gnd),
	.combout(\mem~1533_combout ),
	.cout());
defparam \mem~1533 .lut_mask = 16'hF838;
defparam \mem~1533 .sum_lutc_input = "datac";

dffeas \mem~370 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector7),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~370_q ),
	.prn(vcc));
defparam \mem~370 .is_wysiwyg = "true";
defparam \mem~370 .power_up = "low";

dffeas \mem~242 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector7),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~242_q ),
	.prn(vcc));
defparam \mem~242 .is_wysiwyg = "true";
defparam \mem~242 .power_up = "low";

dffeas \mem~114 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector7),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~114_q ),
	.prn(vcc));
defparam \mem~114 .is_wysiwyg = "true";
defparam \mem~114 .power_up = "low";

cycloneive_lcell_comb \mem~1534 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~242_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~114_q ),
	.cin(gnd),
	.combout(\mem~1534_combout ),
	.cout());
defparam \mem~1534 .lut_mask = 16'hE5E0;
defparam \mem~1534 .sum_lutc_input = "datac";

dffeas \mem~498 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector7),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~498_q ),
	.prn(vcc));
defparam \mem~498 .is_wysiwyg = "true";
defparam \mem~498 .power_up = "low";

cycloneive_lcell_comb \mem~1535 (
	.dataa(\mem~370_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1534_combout ),
	.datad(\mem~498_q ),
	.cin(gnd),
	.combout(\mem~1535_combout ),
	.cout());
defparam \mem~1535 .lut_mask = 16'hF838;
defparam \mem~1535 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1536 (
	.dataa(\mem~1533_combout ),
	.datab(\mem~1535_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1536_combout ),
	.cout());
defparam \mem~1536 .lut_mask = 16'hAACC;
defparam \mem~1536 .sum_lutc_input = "datac";

dffeas \internal_out_payload[124] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1536_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[124]~q ),
	.prn(vcc));
defparam \internal_out_payload[124] .is_wysiwyg = "true";
defparam \internal_out_payload[124] .power_up = "low";

dffeas \mem~756 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector5),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~756_q ),
	.prn(vcc));
defparam \mem~756 .is_wysiwyg = "true";
defparam \mem~756 .power_up = "low";

dffeas \mem~884 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector5),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~884_q ),
	.prn(vcc));
defparam \mem~884 .is_wysiwyg = "true";
defparam \mem~884 .power_up = "low";

dffeas \mem~628 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector5),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~628_q ),
	.prn(vcc));
defparam \mem~628 .is_wysiwyg = "true";
defparam \mem~628 .power_up = "low";

cycloneive_lcell_comb \mem~1537 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~884_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~628_q ),
	.cin(gnd),
	.combout(\mem~1537_combout ),
	.cout());
defparam \mem~1537 .lut_mask = 16'hE5E0;
defparam \mem~1537 .sum_lutc_input = "datac";

dffeas \mem~1012 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector5),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~1012_q ),
	.prn(vcc));
defparam \mem~1012 .is_wysiwyg = "true";
defparam \mem~1012 .power_up = "low";

cycloneive_lcell_comb \mem~1538 (
	.dataa(\mem~756_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1537_combout ),
	.datad(\mem~1012_q ),
	.cin(gnd),
	.combout(\mem~1538_combout ),
	.cout());
defparam \mem~1538 .lut_mask = 16'hF838;
defparam \mem~1538 .sum_lutc_input = "datac";

dffeas \mem~372 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector5),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~372_q ),
	.prn(vcc));
defparam \mem~372 .is_wysiwyg = "true";
defparam \mem~372 .power_up = "low";

dffeas \mem~244 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector5),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~244_q ),
	.prn(vcc));
defparam \mem~244 .is_wysiwyg = "true";
defparam \mem~244 .power_up = "low";

dffeas \mem~116 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector5),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~116_q ),
	.prn(vcc));
defparam \mem~116 .is_wysiwyg = "true";
defparam \mem~116 .power_up = "low";

cycloneive_lcell_comb \mem~1539 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~244_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~116_q ),
	.cin(gnd),
	.combout(\mem~1539_combout ),
	.cout());
defparam \mem~1539 .lut_mask = 16'hE5E0;
defparam \mem~1539 .sum_lutc_input = "datac";

dffeas \mem~500 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector5),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~500_q ),
	.prn(vcc));
defparam \mem~500 .is_wysiwyg = "true";
defparam \mem~500 .power_up = "low";

cycloneive_lcell_comb \mem~1540 (
	.dataa(\mem~372_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1539_combout ),
	.datad(\mem~500_q ),
	.cin(gnd),
	.combout(\mem~1540_combout ),
	.cout());
defparam \mem~1540 .lut_mask = 16'hF838;
defparam \mem~1540 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1541 (
	.dataa(\mem~1538_combout ),
	.datab(\mem~1540_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1541_combout ),
	.cout());
defparam \mem~1541 .lut_mask = 16'hAACC;
defparam \mem~1541 .sum_lutc_input = "datac";

dffeas \internal_out_payload[126] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1541_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[126]~q ),
	.prn(vcc));
defparam \internal_out_payload[126] .is_wysiwyg = "true";
defparam \internal_out_payload[126] .power_up = "low";

dffeas \mem~757 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector4),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~757_q ),
	.prn(vcc));
defparam \mem~757 .is_wysiwyg = "true";
defparam \mem~757 .power_up = "low";

dffeas \mem~885 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector4),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~885_q ),
	.prn(vcc));
defparam \mem~885 .is_wysiwyg = "true";
defparam \mem~885 .power_up = "low";

dffeas \mem~629 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector4),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~629_q ),
	.prn(vcc));
defparam \mem~629 .is_wysiwyg = "true";
defparam \mem~629 .power_up = "low";

cycloneive_lcell_comb \mem~1542 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~885_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~629_q ),
	.cin(gnd),
	.combout(\mem~1542_combout ),
	.cout());
defparam \mem~1542 .lut_mask = 16'hE5E0;
defparam \mem~1542 .sum_lutc_input = "datac";

dffeas \mem~1013 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector4),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~1013_q ),
	.prn(vcc));
defparam \mem~1013 .is_wysiwyg = "true";
defparam \mem~1013 .power_up = "low";

cycloneive_lcell_comb \mem~1543 (
	.dataa(\mem~757_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1542_combout ),
	.datad(\mem~1013_q ),
	.cin(gnd),
	.combout(\mem~1543_combout ),
	.cout());
defparam \mem~1543 .lut_mask = 16'hF838;
defparam \mem~1543 .sum_lutc_input = "datac";

dffeas \mem~373 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector4),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~373_q ),
	.prn(vcc));
defparam \mem~373 .is_wysiwyg = "true";
defparam \mem~373 .power_up = "low";

dffeas \mem~245 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector4),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~245_q ),
	.prn(vcc));
defparam \mem~245 .is_wysiwyg = "true";
defparam \mem~245 .power_up = "low";

dffeas \mem~117 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector4),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~117_q ),
	.prn(vcc));
defparam \mem~117 .is_wysiwyg = "true";
defparam \mem~117 .power_up = "low";

cycloneive_lcell_comb \mem~1544 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~245_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~117_q ),
	.cin(gnd),
	.combout(\mem~1544_combout ),
	.cout());
defparam \mem~1544 .lut_mask = 16'hE5E0;
defparam \mem~1544 .sum_lutc_input = "datac";

dffeas \mem~501 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector4),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~501_q ),
	.prn(vcc));
defparam \mem~501 .is_wysiwyg = "true";
defparam \mem~501 .power_up = "low";

cycloneive_lcell_comb \mem~1545 (
	.dataa(\mem~373_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1544_combout ),
	.datad(\mem~501_q ),
	.cin(gnd),
	.combout(\mem~1545_combout ),
	.cout());
defparam \mem~1545 .lut_mask = 16'hF838;
defparam \mem~1545 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1546 (
	.dataa(\mem~1543_combout ),
	.datab(\mem~1545_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1546_combout ),
	.cout());
defparam \mem~1546 .lut_mask = 16'hAACC;
defparam \mem~1546 .sum_lutc_input = "datac";

dffeas \internal_out_payload[127] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1546_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[127]~q ),
	.prn(vcc));
defparam \internal_out_payload[127] .is_wysiwyg = "true";
defparam \internal_out_payload[127] .power_up = "low";

dffeas \mem~758 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector3),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~758_q ),
	.prn(vcc));
defparam \mem~758 .is_wysiwyg = "true";
defparam \mem~758 .power_up = "low";

dffeas \mem~886 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector3),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~886_q ),
	.prn(vcc));
defparam \mem~886 .is_wysiwyg = "true";
defparam \mem~886 .power_up = "low";

dffeas \mem~630 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector3),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~630_q ),
	.prn(vcc));
defparam \mem~630 .is_wysiwyg = "true";
defparam \mem~630 .power_up = "low";

cycloneive_lcell_comb \mem~1547 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~886_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~630_q ),
	.cin(gnd),
	.combout(\mem~1547_combout ),
	.cout());
defparam \mem~1547 .lut_mask = 16'hE5E0;
defparam \mem~1547 .sum_lutc_input = "datac";

dffeas \mem~1014 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector3),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~1014_q ),
	.prn(vcc));
defparam \mem~1014 .is_wysiwyg = "true";
defparam \mem~1014 .power_up = "low";

cycloneive_lcell_comb \mem~1548 (
	.dataa(\mem~758_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1547_combout ),
	.datad(\mem~1014_q ),
	.cin(gnd),
	.combout(\mem~1548_combout ),
	.cout());
defparam \mem~1548 .lut_mask = 16'hF838;
defparam \mem~1548 .sum_lutc_input = "datac";

dffeas \mem~374 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector3),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~374_q ),
	.prn(vcc));
defparam \mem~374 .is_wysiwyg = "true";
defparam \mem~374 .power_up = "low";

dffeas \mem~246 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector3),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~246_q ),
	.prn(vcc));
defparam \mem~246 .is_wysiwyg = "true";
defparam \mem~246 .power_up = "low";

dffeas \mem~118 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector3),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~118_q ),
	.prn(vcc));
defparam \mem~118 .is_wysiwyg = "true";
defparam \mem~118 .power_up = "low";

cycloneive_lcell_comb \mem~1549 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~246_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~118_q ),
	.cin(gnd),
	.combout(\mem~1549_combout ),
	.cout());
defparam \mem~1549 .lut_mask = 16'hE5E0;
defparam \mem~1549 .sum_lutc_input = "datac";

dffeas \mem~502 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector3),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~502_q ),
	.prn(vcc));
defparam \mem~502 .is_wysiwyg = "true";
defparam \mem~502 .power_up = "low";

cycloneive_lcell_comb \mem~1550 (
	.dataa(\mem~374_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1549_combout ),
	.datad(\mem~502_q ),
	.cin(gnd),
	.combout(\mem~1550_combout ),
	.cout());
defparam \mem~1550 .lut_mask = 16'hF838;
defparam \mem~1550 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1551 (
	.dataa(\mem~1548_combout ),
	.datab(\mem~1550_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1551_combout ),
	.cout());
defparam \mem~1551 .lut_mask = 16'hAACC;
defparam \mem~1551 .sum_lutc_input = "datac";

dffeas \internal_out_payload[128] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1551_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[128]~q ),
	.prn(vcc));
defparam \internal_out_payload[128] .is_wysiwyg = "true";
defparam \internal_out_payload[128] .power_up = "low";

dffeas \mem~759 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector2),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~759_q ),
	.prn(vcc));
defparam \mem~759 .is_wysiwyg = "true";
defparam \mem~759 .power_up = "low";

dffeas \mem~887 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector2),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~887_q ),
	.prn(vcc));
defparam \mem~887 .is_wysiwyg = "true";
defparam \mem~887 .power_up = "low";

dffeas \mem~631 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector2),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~631_q ),
	.prn(vcc));
defparam \mem~631 .is_wysiwyg = "true";
defparam \mem~631 .power_up = "low";

cycloneive_lcell_comb \mem~1552 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~887_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~631_q ),
	.cin(gnd),
	.combout(\mem~1552_combout ),
	.cout());
defparam \mem~1552 .lut_mask = 16'hE5E0;
defparam \mem~1552 .sum_lutc_input = "datac";

dffeas \mem~1015 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector2),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~1015_q ),
	.prn(vcc));
defparam \mem~1015 .is_wysiwyg = "true";
defparam \mem~1015 .power_up = "low";

cycloneive_lcell_comb \mem~1553 (
	.dataa(\mem~759_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1552_combout ),
	.datad(\mem~1015_q ),
	.cin(gnd),
	.combout(\mem~1553_combout ),
	.cout());
defparam \mem~1553 .lut_mask = 16'hF838;
defparam \mem~1553 .sum_lutc_input = "datac";

dffeas \mem~375 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector2),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~375_q ),
	.prn(vcc));
defparam \mem~375 .is_wysiwyg = "true";
defparam \mem~375 .power_up = "low";

dffeas \mem~247 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector2),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~247_q ),
	.prn(vcc));
defparam \mem~247 .is_wysiwyg = "true";
defparam \mem~247 .power_up = "low";

dffeas \mem~119 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector2),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~119_q ),
	.prn(vcc));
defparam \mem~119 .is_wysiwyg = "true";
defparam \mem~119 .power_up = "low";

cycloneive_lcell_comb \mem~1554 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~247_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~119_q ),
	.cin(gnd),
	.combout(\mem~1554_combout ),
	.cout());
defparam \mem~1554 .lut_mask = 16'hE5E0;
defparam \mem~1554 .sum_lutc_input = "datac";

dffeas \mem~503 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector2),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~503_q ),
	.prn(vcc));
defparam \mem~503 .is_wysiwyg = "true";
defparam \mem~503 .power_up = "low";

cycloneive_lcell_comb \mem~1555 (
	.dataa(\mem~375_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1554_combout ),
	.datad(\mem~503_q ),
	.cin(gnd),
	.combout(\mem~1555_combout ),
	.cout());
defparam \mem~1555 .lut_mask = 16'hF838;
defparam \mem~1555 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1556 (
	.dataa(\mem~1553_combout ),
	.datab(\mem~1555_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1556_combout ),
	.cout());
defparam \mem~1556 .lut_mask = 16'hAACC;
defparam \mem~1556 .sum_lutc_input = "datac";

dffeas \internal_out_payload[129] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1556_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[129]~q ),
	.prn(vcc));
defparam \internal_out_payload[129] .is_wysiwyg = "true";
defparam \internal_out_payload[129] .power_up = "low";

dffeas \mem~760 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector1),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~760_q ),
	.prn(vcc));
defparam \mem~760 .is_wysiwyg = "true";
defparam \mem~760 .power_up = "low";

dffeas \mem~888 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector1),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~888_q ),
	.prn(vcc));
defparam \mem~888 .is_wysiwyg = "true";
defparam \mem~888 .power_up = "low";

dffeas \mem~632 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector1),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~632_q ),
	.prn(vcc));
defparam \mem~632 .is_wysiwyg = "true";
defparam \mem~632 .power_up = "low";

cycloneive_lcell_comb \mem~1557 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~888_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~632_q ),
	.cin(gnd),
	.combout(\mem~1557_combout ),
	.cout());
defparam \mem~1557 .lut_mask = 16'hE5E0;
defparam \mem~1557 .sum_lutc_input = "datac";

dffeas \mem~1016 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector1),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~1016_q ),
	.prn(vcc));
defparam \mem~1016 .is_wysiwyg = "true";
defparam \mem~1016 .power_up = "low";

cycloneive_lcell_comb \mem~1558 (
	.dataa(\mem~760_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1557_combout ),
	.datad(\mem~1016_q ),
	.cin(gnd),
	.combout(\mem~1558_combout ),
	.cout());
defparam \mem~1558 .lut_mask = 16'hF838;
defparam \mem~1558 .sum_lutc_input = "datac";

dffeas \mem~376 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector1),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~376_q ),
	.prn(vcc));
defparam \mem~376 .is_wysiwyg = "true";
defparam \mem~376 .power_up = "low";

dffeas \mem~248 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector1),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~248_q ),
	.prn(vcc));
defparam \mem~248 .is_wysiwyg = "true";
defparam \mem~248 .power_up = "low";

dffeas \mem~120 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector1),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~120_q ),
	.prn(vcc));
defparam \mem~120 .is_wysiwyg = "true";
defparam \mem~120 .power_up = "low";

cycloneive_lcell_comb \mem~1559 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~248_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~120_q ),
	.cin(gnd),
	.combout(\mem~1559_combout ),
	.cout());
defparam \mem~1559 .lut_mask = 16'hE5E0;
defparam \mem~1559 .sum_lutc_input = "datac";

dffeas \mem~504 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector1),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~504_q ),
	.prn(vcc));
defparam \mem~504 .is_wysiwyg = "true";
defparam \mem~504 .power_up = "low";

cycloneive_lcell_comb \mem~1560 (
	.dataa(\mem~376_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1559_combout ),
	.datad(\mem~504_q ),
	.cin(gnd),
	.combout(\mem~1560_combout ),
	.cout());
defparam \mem~1560 .lut_mask = 16'hF838;
defparam \mem~1560 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1561 (
	.dataa(\mem~1558_combout ),
	.datab(\mem~1560_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1561_combout ),
	.cout());
defparam \mem~1561 .lut_mask = 16'hAACC;
defparam \mem~1561 .sum_lutc_input = "datac";

dffeas \internal_out_payload[130] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1561_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[130]~q ),
	.prn(vcc));
defparam \internal_out_payload[130] .is_wysiwyg = "true";
defparam \internal_out_payload[130] .power_up = "low";

dffeas \mem~761 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~761_q ),
	.prn(vcc));
defparam \mem~761 .is_wysiwyg = "true";
defparam \mem~761 .power_up = "low";

dffeas \mem~889 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~889_q ),
	.prn(vcc));
defparam \mem~889 .is_wysiwyg = "true";
defparam \mem~889 .power_up = "low";

dffeas \mem~633 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~633_q ),
	.prn(vcc));
defparam \mem~633 .is_wysiwyg = "true";
defparam \mem~633 .power_up = "low";

cycloneive_lcell_comb \mem~1562 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~889_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~633_q ),
	.cin(gnd),
	.combout(\mem~1562_combout ),
	.cout());
defparam \mem~1562 .lut_mask = 16'hE5E0;
defparam \mem~1562 .sum_lutc_input = "datac";

dffeas \mem~1017 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~1017_q ),
	.prn(vcc));
defparam \mem~1017 .is_wysiwyg = "true";
defparam \mem~1017 .power_up = "low";

cycloneive_lcell_comb \mem~1563 (
	.dataa(\mem~761_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1562_combout ),
	.datad(\mem~1017_q ),
	.cin(gnd),
	.combout(\mem~1563_combout ),
	.cout());
defparam \mem~1563 .lut_mask = 16'hF838;
defparam \mem~1563 .sum_lutc_input = "datac";

dffeas \mem~377 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~377_q ),
	.prn(vcc));
defparam \mem~377 .is_wysiwyg = "true";
defparam \mem~377 .power_up = "low";

dffeas \mem~249 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~249_q ),
	.prn(vcc));
defparam \mem~249 .is_wysiwyg = "true";
defparam \mem~249 .power_up = "low";

dffeas \mem~121 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~121_q ),
	.prn(vcc));
defparam \mem~121 .is_wysiwyg = "true";
defparam \mem~121 .power_up = "low";

cycloneive_lcell_comb \mem~1564 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~249_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~121_q ),
	.cin(gnd),
	.combout(\mem~1564_combout ),
	.cout());
defparam \mem~1564 .lut_mask = 16'hE5E0;
defparam \mem~1564 .sum_lutc_input = "datac";

dffeas \mem~505 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~505_q ),
	.prn(vcc));
defparam \mem~505 .is_wysiwyg = "true";
defparam \mem~505 .power_up = "low";

cycloneive_lcell_comb \mem~1565 (
	.dataa(\mem~377_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1564_combout ),
	.datad(\mem~505_q ),
	.cin(gnd),
	.combout(\mem~1565_combout ),
	.cout());
defparam \mem~1565 .lut_mask = 16'hF838;
defparam \mem~1565 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1566 (
	.dataa(\mem~1563_combout ),
	.datab(\mem~1565_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1566_combout ),
	.cout());
defparam \mem~1566 .lut_mask = 16'hAACC;
defparam \mem~1566 .sum_lutc_input = "datac";

dffeas \internal_out_payload[131] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1566_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[131]~q ),
	.prn(vcc));
defparam \internal_out_payload[131] .is_wysiwyg = "true";
defparam \internal_out_payload[131] .power_up = "low";

endmodule

module cycloneiv_altera_avalon_dc_fifo_1 (
	wire_pll7_clk_0,
	full1,
	Equal1,
	data1_0,
	full11,
	full12,
	next_in_wr_ptr,
	last_dest_id_0,
	has_pending_responses,
	altera_reset_synchronizer_int_chain_out,
	base_address_11,
	base_address_10,
	base_address_9,
	base_address_8,
	data1_12,
	data1_11,
	data1_10,
	base_address_7,
	base_address_6,
	base_address_5,
	base_address_4,
	base_address_3,
	out_data_2,
	out_data_1,
	out_data_0,
	r_sync_rst,
	saved_grant_0,
	out_payload_146,
	out_valid1,
	nxt_in_ready,
	out_payload_108,
	out_payload_75,
	out_payload_134,
	out_payload_133,
	out_payload_132,
	out_payload_74,
	out_payload_76,
	out_payload_73,
	out_payload_69,
	out_payload_67,
	out_payload_71,
	out_payload_70,
	out_payload_72,
	out_payload_68,
	out_payload_66,
	out_payload_160,
	out_payload_115,
	out_payload_123,
	out_payload_120,
	out_payload_121,
	out_payload_122,
	out_payload_116,
	out_payload_117,
	out_payload_118,
	out_payload_119,
	out_payload_147,
	out_payload_2,
	out_payload_77,
	out_payload_78,
	out_payload_79,
	out_payload_80,
	out_payload_81,
	out_payload_82,
	out_payload_83,
	out_payload_84,
	out_payload_85,
	out_payload_3,
	out_payload_4,
	out_payload_5,
	out_payload_6,
	out_payload_7,
	out_payload_8,
	out_payload_9,
	out_payload_10,
	out_payload_11,
	out_payload_12,
	out_payload_13,
	out_payload_14,
	out_payload_15,
	out_payload_16,
	out_payload_17,
	out_payload_18,
	out_payload_19,
	out_payload_20,
	out_payload_21,
	out_payload_22,
	out_payload_23,
	out_payload_24,
	out_payload_25,
	out_payload_26,
	out_payload_27,
	out_payload_28,
	out_payload_29,
	out_payload_30,
	out_payload_31,
	out_payload_32,
	out_payload_33,
	out_payload_34,
	out_payload_35,
	out_payload_36,
	out_payload_37,
	out_payload_38,
	out_payload_39,
	out_payload_40,
	out_payload_41,
	out_payload_42,
	out_payload_43,
	out_payload_44,
	out_payload_45,
	out_payload_46,
	out_payload_47,
	out_payload_48,
	out_payload_49,
	out_payload_50,
	out_payload_51,
	out_payload_52,
	out_payload_53,
	out_payload_54,
	out_payload_55,
	out_payload_56,
	out_payload_57,
	out_payload_58,
	out_payload_59,
	out_payload_60,
	out_payload_61,
	out_payload_62,
	out_payload_63,
	out_payload_64,
	out_payload_65,
	out_payload_125,
	out_payload_124,
	out_payload_126,
	out_payload_127,
	out_payload_128,
	out_payload_129,
	out_payload_130,
	out_payload_131,
	data1_53,
	data1_8,
	data1_4,
	data1_2,
	data1_6,
	data1_5,
	data1_7,
	data1_3,
	data1_1,
	write_cp_data_113,
	write_cp_data_121,
	write_cp_data_118,
	write_cp_data_119,
	write_cp_data_120,
	write_cp_data_114,
	write_cp_data_115,
	write_cp_data_116,
	write_cp_data_117,
	data1_54,
	data1_9,
	data1_101,
	data1_111,
	data1_121,
	data1_13,
	data1_14,
	data1_15,
	data1_16,
	data1_17,
	data1_18,
	data1_19,
	data1_20,
	data1_21,
	data1_22,
	data1_23,
	data1_24,
	data1_25,
	data1_26,
	data1_27,
	data1_28,
	data1_29,
	data1_30,
	data1_31,
	data1_32,
	data1_33,
	data1_34,
	data1_35,
	data1_36,
	data1_37,
	data1_38,
	data1_39,
	data1_40,
	data1_41,
	data1_42,
	data1_43,
	data1_44,
	data1_45,
	data1_46,
	data1_47,
	data1_48,
	data1_49,
	data1_50,
	data1_51,
	data1_52,
	data1_531,
	data1_541,
	data1_55,
	data1_56,
	data1_57,
	data1_58,
	data1_59,
	data1_60,
	data1_61,
	data1_62,
	data1_63,
	data1_64,
	data1_65,
	data1_66,
	data1_67,
	data1_68,
	data1_69,
	data1_70,
	data1_71,
	data1_72,
	Selector6,
	Selector7,
	Selector5,
	Selector4,
	Selector3,
	Selector2,
	Selector1,
	Selector0,
	clock_bridge_0_in_clk_clk)/* synthesis synthesis_greybox=0 */;
input 	wire_pll7_clk_0;
output 	full1;
input 	Equal1;
input 	data1_0;
input 	full11;
input 	full12;
output 	next_in_wr_ptr;
input 	last_dest_id_0;
input 	has_pending_responses;
input 	altera_reset_synchronizer_int_chain_out;
input 	base_address_11;
input 	base_address_10;
input 	base_address_9;
input 	base_address_8;
input 	data1_12;
input 	data1_11;
input 	data1_10;
input 	base_address_7;
input 	base_address_6;
input 	base_address_5;
input 	base_address_4;
input 	base_address_3;
input 	out_data_2;
input 	out_data_1;
input 	out_data_0;
input 	r_sync_rst;
input 	saved_grant_0;
output 	out_payload_146;
output 	out_valid1;
input 	nxt_in_ready;
output 	out_payload_108;
output 	out_payload_75;
output 	out_payload_134;
output 	out_payload_133;
output 	out_payload_132;
output 	out_payload_74;
output 	out_payload_76;
output 	out_payload_73;
output 	out_payload_69;
output 	out_payload_67;
output 	out_payload_71;
output 	out_payload_70;
output 	out_payload_72;
output 	out_payload_68;
output 	out_payload_66;
output 	out_payload_160;
output 	out_payload_115;
output 	out_payload_123;
output 	out_payload_120;
output 	out_payload_121;
output 	out_payload_122;
output 	out_payload_116;
output 	out_payload_117;
output 	out_payload_118;
output 	out_payload_119;
output 	out_payload_147;
output 	out_payload_2;
output 	out_payload_77;
output 	out_payload_78;
output 	out_payload_79;
output 	out_payload_80;
output 	out_payload_81;
output 	out_payload_82;
output 	out_payload_83;
output 	out_payload_84;
output 	out_payload_85;
output 	out_payload_3;
output 	out_payload_4;
output 	out_payload_5;
output 	out_payload_6;
output 	out_payload_7;
output 	out_payload_8;
output 	out_payload_9;
output 	out_payload_10;
output 	out_payload_11;
output 	out_payload_12;
output 	out_payload_13;
output 	out_payload_14;
output 	out_payload_15;
output 	out_payload_16;
output 	out_payload_17;
output 	out_payload_18;
output 	out_payload_19;
output 	out_payload_20;
output 	out_payload_21;
output 	out_payload_22;
output 	out_payload_23;
output 	out_payload_24;
output 	out_payload_25;
output 	out_payload_26;
output 	out_payload_27;
output 	out_payload_28;
output 	out_payload_29;
output 	out_payload_30;
output 	out_payload_31;
output 	out_payload_32;
output 	out_payload_33;
output 	out_payload_34;
output 	out_payload_35;
output 	out_payload_36;
output 	out_payload_37;
output 	out_payload_38;
output 	out_payload_39;
output 	out_payload_40;
output 	out_payload_41;
output 	out_payload_42;
output 	out_payload_43;
output 	out_payload_44;
output 	out_payload_45;
output 	out_payload_46;
output 	out_payload_47;
output 	out_payload_48;
output 	out_payload_49;
output 	out_payload_50;
output 	out_payload_51;
output 	out_payload_52;
output 	out_payload_53;
output 	out_payload_54;
output 	out_payload_55;
output 	out_payload_56;
output 	out_payload_57;
output 	out_payload_58;
output 	out_payload_59;
output 	out_payload_60;
output 	out_payload_61;
output 	out_payload_62;
output 	out_payload_63;
output 	out_payload_64;
output 	out_payload_65;
output 	out_payload_125;
output 	out_payload_124;
output 	out_payload_126;
output 	out_payload_127;
output 	out_payload_128;
output 	out_payload_129;
output 	out_payload_130;
output 	out_payload_131;
input 	data1_53;
input 	data1_8;
input 	data1_4;
input 	data1_2;
input 	data1_6;
input 	data1_5;
input 	data1_7;
input 	data1_3;
input 	data1_1;
input 	write_cp_data_113;
input 	write_cp_data_121;
input 	write_cp_data_118;
input 	write_cp_data_119;
input 	write_cp_data_120;
input 	write_cp_data_114;
input 	write_cp_data_115;
input 	write_cp_data_116;
input 	write_cp_data_117;
input 	data1_54;
input 	data1_9;
input 	data1_101;
input 	data1_111;
input 	data1_121;
input 	data1_13;
input 	data1_14;
input 	data1_15;
input 	data1_16;
input 	data1_17;
input 	data1_18;
input 	data1_19;
input 	data1_20;
input 	data1_21;
input 	data1_22;
input 	data1_23;
input 	data1_24;
input 	data1_25;
input 	data1_26;
input 	data1_27;
input 	data1_28;
input 	data1_29;
input 	data1_30;
input 	data1_31;
input 	data1_32;
input 	data1_33;
input 	data1_34;
input 	data1_35;
input 	data1_36;
input 	data1_37;
input 	data1_38;
input 	data1_39;
input 	data1_40;
input 	data1_41;
input 	data1_42;
input 	data1_43;
input 	data1_44;
input 	data1_45;
input 	data1_46;
input 	data1_47;
input 	data1_48;
input 	data1_49;
input 	data1_50;
input 	data1_51;
input 	data1_52;
input 	data1_531;
input 	data1_541;
input 	data1_55;
input 	data1_56;
input 	data1_57;
input 	data1_58;
input 	data1_59;
input 	data1_60;
input 	data1_61;
input 	data1_62;
input 	data1_63;
input 	data1_64;
input 	data1_65;
input 	data1_66;
input 	data1_67;
input 	data1_68;
input 	data1_69;
input 	data1_70;
input 	data1_71;
input 	data1_72;
input 	Selector6;
input 	Selector7;
input 	Selector5;
input 	Selector4;
input 	Selector3;
input 	Selector2;
input 	Selector1;
input 	Selector0;
input 	clock_bridge_0_in_clk_clk;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \read_crosser|sync[1].u|dreg[1]~q ;
wire \read_crosser|sync[0].u|dreg[1]~q ;
wire \read_crosser|sync[3].u|dreg[1]~q ;
wire \read_crosser|sync[2].u|dreg[1]~q ;
wire \out_rd_ptr_gray[1]~q ;
wire \out_rd_ptr_gray[0]~q ;
wire \out_rd_ptr_gray[3]~q ;
wire \out_rd_ptr_gray[2]~q ;
wire \bin2gray~0_combout ;
wire \Add1~0_combout ;
wire \bin2gray~1_combout ;
wire \write_crosser|sync[0].u|dreg[1]~q ;
wire \write_crosser|sync[1].u|dreg[1]~q ;
wire \write_crosser|sync[2].u|dreg[1]~q ;
wire \write_crosser|sync[3].u|dreg[1]~q ;
wire \in_wr_ptr_gray[0]~q ;
wire \in_wr_ptr_gray[1]~q ;
wire \in_wr_ptr_gray[2]~q ;
wire \in_wr_ptr_gray[3]~q ;
wire \Add0~1_combout ;
wire \bin2gray~2_combout ;
wire \bin2gray~3_combout ;
wire \in_wr_ptr[2]~q ;
wire \next_in_wr_ptr~1_combout ;
wire \next_in_wr_ptr[0]~5_combout ;
wire \in_wr_ptr[0]~q ;
wire \next_in_wr_ptr~2_combout ;
wire \next_in_wr_ptr[1]~4_combout ;
wire \in_wr_ptr[1]~q ;
wire \next_in_wr_ptr[2]~3_combout ;
wire \in_wr_ptr[3]~q ;
wire \Add0~0_combout ;
wire \next_in_wr_ptr[3]~6_combout ;
wire \full~0_combout ;
wire \full~1_combout ;
wire \full~2_combout ;
wire \mem~1519_combout ;
wire \mem~765_q ;
wire \out_rd_ptr[0]~q ;
wire \out_rd_ptr[1]~q ;
wire \mem_rd_ptr[1]~1_combout ;
wire \out_rd_ptr[2]~q ;
wire \mem_rd_ptr[2]~0_combout ;
wire \out_rd_ptr[3]~q ;
wire \Add1~1_combout ;
wire \next_out_rd_ptr[3]~1_combout ;
wire \Equal0~0_combout ;
wire \Equal0~1_combout ;
wire \Equal0~2_combout ;
wire \empty~q ;
wire \next_out_rd_ptr~0_combout ;
wire \mem_rd_ptr[0]~2_combout ;
wire \mem~1520_combout ;
wire \mem~893_q ;
wire \mem~1521_combout ;
wire \mem~637_q ;
wire \mem~1024_combout ;
wire \mem~1522_combout ;
wire \mem~1021_q ;
wire \mem~1025_combout ;
wire \mem~1523_combout ;
wire \mem~381_q ;
wire \mem~1524_combout ;
wire \mem~253_q ;
wire \mem~1525_combout ;
wire \mem~125_q ;
wire \mem~1026_combout ;
wire \mem~1526_combout ;
wire \mem~509_q ;
wire \mem~1027_combout ;
wire \mem~1028_combout ;
wire \internal_out_payload[146]~q ;
wire \internal_out_ready~combout ;
wire \mem~713_q ;
wire \mem~841_q ;
wire \mem~585_q ;
wire \mem~1029_combout ;
wire \mem~969_q ;
wire \mem~1030_combout ;
wire \mem~329_q ;
wire \mem~201_q ;
wire \mem~73_q ;
wire \mem~1031_combout ;
wire \mem~457_q ;
wire \mem~1032_combout ;
wire \mem~1033_combout ;
wire \internal_out_payload[75]~q ;
wire \mem~764_q ;
wire \mem~892_q ;
wire \mem~636_q ;
wire \mem~1034_combout ;
wire \mem~1020_q ;
wire \mem~1035_combout ;
wire \mem~380_q ;
wire \mem~252_q ;
wire \mem~124_q ;
wire \mem~1036_combout ;
wire \mem~508_q ;
wire \mem~1037_combout ;
wire \mem~1038_combout ;
wire \internal_out_payload[134]~q ;
wire \mem~763_q ;
wire \mem~891_q ;
wire \mem~635_q ;
wire \mem~1039_combout ;
wire \mem~1019_q ;
wire \mem~1040_combout ;
wire \mem~379_q ;
wire \mem~251_q ;
wire \mem~123_q ;
wire \mem~1041_combout ;
wire \mem~507_q ;
wire \mem~1042_combout ;
wire \mem~1043_combout ;
wire \internal_out_payload[133]~q ;
wire \mem~762_q ;
wire \mem~890_q ;
wire \mem~634_q ;
wire \mem~1044_combout ;
wire \mem~1018_q ;
wire \mem~1045_combout ;
wire \mem~378_q ;
wire \mem~250_q ;
wire \mem~122_q ;
wire \mem~1046_combout ;
wire \mem~506_q ;
wire \mem~1047_combout ;
wire \mem~1048_combout ;
wire \internal_out_payload[132]~q ;
wire \mem~712_q ;
wire \mem~840_q ;
wire \mem~584_q ;
wire \mem~1049_combout ;
wire \mem~968_q ;
wire \mem~1050_combout ;
wire \mem~328_q ;
wire \mem~200_q ;
wire \mem~72_q ;
wire \mem~1051_combout ;
wire \mem~456_q ;
wire \mem~1052_combout ;
wire \mem~1053_combout ;
wire \internal_out_payload[74]~q ;
wire \mem~714_q ;
wire \mem~842_q ;
wire \mem~586_q ;
wire \mem~1054_combout ;
wire \mem~970_q ;
wire \mem~1055_combout ;
wire \mem~330_q ;
wire \mem~202_q ;
wire \mem~74_q ;
wire \mem~1056_combout ;
wire \mem~458_q ;
wire \mem~1057_combout ;
wire \mem~1058_combout ;
wire \internal_out_payload[76]~q ;
wire \mem~711_q ;
wire \mem~839_q ;
wire \mem~583_q ;
wire \mem~1059_combout ;
wire \mem~967_q ;
wire \mem~1060_combout ;
wire \mem~327_q ;
wire \mem~199_q ;
wire \mem~71_q ;
wire \mem~1061_combout ;
wire \mem~455_q ;
wire \mem~1062_combout ;
wire \mem~1063_combout ;
wire \internal_out_payload[73]~q ;
wire \mem~707_q ;
wire \mem~835_q ;
wire \mem~579_q ;
wire \mem~1064_combout ;
wire \mem~963_q ;
wire \mem~1065_combout ;
wire \mem~323_q ;
wire \mem~195_q ;
wire \mem~67_q ;
wire \mem~1066_combout ;
wire \mem~451_q ;
wire \mem~1067_combout ;
wire \mem~1068_combout ;
wire \internal_out_payload[69]~q ;
wire \mem~705_q ;
wire \mem~833_q ;
wire \mem~577_q ;
wire \mem~1069_combout ;
wire \mem~961_q ;
wire \mem~1070_combout ;
wire \mem~321_q ;
wire \mem~193_q ;
wire \mem~65_q ;
wire \mem~1071_combout ;
wire \mem~449_q ;
wire \mem~1072_combout ;
wire \mem~1073_combout ;
wire \internal_out_payload[67]~q ;
wire \mem~709_q ;
wire \mem~837_q ;
wire \mem~581_q ;
wire \mem~1074_combout ;
wire \mem~965_q ;
wire \mem~1075_combout ;
wire \mem~325_q ;
wire \mem~197_q ;
wire \mem~69_q ;
wire \mem~1076_combout ;
wire \mem~453_q ;
wire \mem~1077_combout ;
wire \mem~1078_combout ;
wire \internal_out_payload[71]~q ;
wire \mem~708_q ;
wire \mem~836_q ;
wire \mem~580_q ;
wire \mem~1079_combout ;
wire \mem~964_q ;
wire \mem~1080_combout ;
wire \mem~324_q ;
wire \mem~196_q ;
wire \mem~68_q ;
wire \mem~1081_combout ;
wire \mem~452_q ;
wire \mem~1082_combout ;
wire \mem~1083_combout ;
wire \internal_out_payload[70]~q ;
wire \mem~710_q ;
wire \mem~838_q ;
wire \mem~582_q ;
wire \mem~1084_combout ;
wire \mem~966_q ;
wire \mem~1085_combout ;
wire \mem~326_q ;
wire \mem~198_q ;
wire \mem~70_q ;
wire \mem~1086_combout ;
wire \mem~454_q ;
wire \mem~1087_combout ;
wire \mem~1088_combout ;
wire \internal_out_payload[72]~q ;
wire \mem~706_q ;
wire \mem~834_q ;
wire \mem~578_q ;
wire \mem~1089_combout ;
wire \mem~962_q ;
wire \mem~1090_combout ;
wire \mem~322_q ;
wire \mem~194_q ;
wire \mem~66_q ;
wire \mem~1091_combout ;
wire \mem~450_q ;
wire \mem~1092_combout ;
wire \mem~1093_combout ;
wire \internal_out_payload[68]~q ;
wire \mem~704_q ;
wire \mem~832_q ;
wire \mem~576_q ;
wire \mem~1094_combout ;
wire \mem~960_q ;
wire \mem~1095_combout ;
wire \mem~320_q ;
wire \mem~192_q ;
wire \mem~64_q ;
wire \mem~1096_combout ;
wire \mem~448_q ;
wire \mem~1097_combout ;
wire \mem~1098_combout ;
wire \internal_out_payload[66]~q ;
wire \mem~767_q ;
wire \mem~895_q ;
wire \mem~639_q ;
wire \mem~1099_combout ;
wire \mem~1023_q ;
wire \mem~1100_combout ;
wire \mem~383_q ;
wire \mem~255_q ;
wire \mem~127_q ;
wire \mem~1101_combout ;
wire \mem~511_q ;
wire \mem~1102_combout ;
wire \mem~1103_combout ;
wire \internal_out_payload[160]~q ;
wire \mem~745_q ;
wire \mem~873_q ;
wire \mem~617_q ;
wire \mem~1104_combout ;
wire \mem~1001_q ;
wire \mem~1105_combout ;
wire \mem~361_q ;
wire \mem~233_q ;
wire \mem~105_q ;
wire \mem~1106_combout ;
wire \mem~489_q ;
wire \mem~1107_combout ;
wire \mem~1108_combout ;
wire \internal_out_payload[115]~q ;
wire \mem~753_q ;
wire \mem~881_q ;
wire \mem~625_q ;
wire \mem~1109_combout ;
wire \mem~1009_q ;
wire \mem~1110_combout ;
wire \mem~369_q ;
wire \mem~241_q ;
wire \mem~113_q ;
wire \mem~1111_combout ;
wire \mem~497_q ;
wire \mem~1112_combout ;
wire \mem~1113_combout ;
wire \internal_out_payload[123]~q ;
wire \mem~750_q ;
wire \mem~878_q ;
wire \mem~622_q ;
wire \mem~1114_combout ;
wire \mem~1006_q ;
wire \mem~1115_combout ;
wire \mem~366_q ;
wire \mem~238_q ;
wire \mem~110_q ;
wire \mem~1116_combout ;
wire \mem~494_q ;
wire \mem~1117_combout ;
wire \mem~1118_combout ;
wire \internal_out_payload[120]~q ;
wire \mem~751_q ;
wire \mem~879_q ;
wire \mem~623_q ;
wire \mem~1119_combout ;
wire \mem~1007_q ;
wire \mem~1120_combout ;
wire \mem~367_q ;
wire \mem~239_q ;
wire \mem~111_q ;
wire \mem~1121_combout ;
wire \mem~495_q ;
wire \mem~1122_combout ;
wire \mem~1123_combout ;
wire \internal_out_payload[121]~q ;
wire \mem~752_q ;
wire \mem~880_q ;
wire \mem~624_q ;
wire \mem~1124_combout ;
wire \mem~1008_q ;
wire \mem~1125_combout ;
wire \mem~368_q ;
wire \mem~240_q ;
wire \mem~112_q ;
wire \mem~1126_combout ;
wire \mem~496_q ;
wire \mem~1127_combout ;
wire \mem~1128_combout ;
wire \internal_out_payload[122]~q ;
wire \mem~746_q ;
wire \mem~874_q ;
wire \mem~618_q ;
wire \mem~1129_combout ;
wire \mem~1002_q ;
wire \mem~1130_combout ;
wire \mem~362_q ;
wire \mem~234_q ;
wire \mem~106_q ;
wire \mem~1131_combout ;
wire \mem~490_q ;
wire \mem~1132_combout ;
wire \mem~1133_combout ;
wire \internal_out_payload[116]~q ;
wire \mem~747_q ;
wire \mem~875_q ;
wire \mem~619_q ;
wire \mem~1134_combout ;
wire \mem~1003_q ;
wire \mem~1135_combout ;
wire \mem~363_q ;
wire \mem~235_q ;
wire \mem~107_q ;
wire \mem~1136_combout ;
wire \mem~491_q ;
wire \mem~1137_combout ;
wire \mem~1138_combout ;
wire \internal_out_payload[117]~q ;
wire \mem~748_q ;
wire \mem~876_q ;
wire \mem~620_q ;
wire \mem~1139_combout ;
wire \mem~1004_q ;
wire \mem~1140_combout ;
wire \mem~364_q ;
wire \mem~236_q ;
wire \mem~108_q ;
wire \mem~1141_combout ;
wire \mem~492_q ;
wire \mem~1142_combout ;
wire \mem~1143_combout ;
wire \internal_out_payload[118]~q ;
wire \mem~749_q ;
wire \mem~877_q ;
wire \mem~621_q ;
wire \mem~1144_combout ;
wire \mem~1005_q ;
wire \mem~1145_combout ;
wire \mem~365_q ;
wire \mem~237_q ;
wire \mem~109_q ;
wire \mem~1146_combout ;
wire \mem~493_q ;
wire \mem~1147_combout ;
wire \mem~1148_combout ;
wire \internal_out_payload[119]~q ;
wire \mem~766_q ;
wire \mem~894_q ;
wire \mem~638_q ;
wire \mem~1149_combout ;
wire \mem~1022_q ;
wire \mem~1150_combout ;
wire \mem~382_q ;
wire \mem~254_q ;
wire \mem~126_q ;
wire \mem~1151_combout ;
wire \mem~510_q ;
wire \mem~1152_combout ;
wire \mem~1153_combout ;
wire \internal_out_payload[147]~q ;
wire \mem~640_q ;
wire \mem~768_q ;
wire \mem~512_q ;
wire \mem~1154_combout ;
wire \mem~896_q ;
wire \mem~1155_combout ;
wire \mem~256_q ;
wire \mem~128_q ;
wire \mem~0_q ;
wire \mem~1156_combout ;
wire \mem~384_q ;
wire \mem~1157_combout ;
wire \mem~1158_combout ;
wire \internal_out_payload[2]~q ;
wire \mem~715_q ;
wire \mem~843_q ;
wire \mem~587_q ;
wire \mem~1159_combout ;
wire \mem~971_q ;
wire \mem~1160_combout ;
wire \mem~331_q ;
wire \mem~203_q ;
wire \mem~75_q ;
wire \mem~1161_combout ;
wire \mem~459_q ;
wire \mem~1162_combout ;
wire \mem~1163_combout ;
wire \internal_out_payload[77]~q ;
wire \mem~716_q ;
wire \mem~844_q ;
wire \mem~588_q ;
wire \mem~1164_combout ;
wire \mem~972_q ;
wire \mem~1165_combout ;
wire \mem~332_q ;
wire \mem~204_q ;
wire \mem~76_q ;
wire \mem~1166_combout ;
wire \mem~460_q ;
wire \mem~1167_combout ;
wire \mem~1168_combout ;
wire \internal_out_payload[78]~q ;
wire \mem~717_q ;
wire \mem~845_q ;
wire \mem~589_q ;
wire \mem~1169_combout ;
wire \mem~973_q ;
wire \mem~1170_combout ;
wire \mem~333_q ;
wire \mem~205_q ;
wire \mem~77_q ;
wire \mem~1171_combout ;
wire \mem~461_q ;
wire \mem~1172_combout ;
wire \mem~1173_combout ;
wire \internal_out_payload[79]~q ;
wire \mem~718_q ;
wire \mem~846_q ;
wire \mem~590_q ;
wire \mem~1174_combout ;
wire \mem~974_q ;
wire \mem~1175_combout ;
wire \mem~334_q ;
wire \mem~206_q ;
wire \mem~78_q ;
wire \mem~1176_combout ;
wire \mem~462_q ;
wire \mem~1177_combout ;
wire \mem~1178_combout ;
wire \internal_out_payload[80]~q ;
wire \mem~719_q ;
wire \mem~847_q ;
wire \mem~591_q ;
wire \mem~1179_combout ;
wire \mem~975_q ;
wire \mem~1180_combout ;
wire \mem~335_q ;
wire \mem~207_q ;
wire \mem~79_q ;
wire \mem~1181_combout ;
wire \mem~463_q ;
wire \mem~1182_combout ;
wire \mem~1183_combout ;
wire \internal_out_payload[81]~q ;
wire \mem~720_q ;
wire \mem~848_q ;
wire \mem~592_q ;
wire \mem~1184_combout ;
wire \mem~976_q ;
wire \mem~1185_combout ;
wire \mem~336_q ;
wire \mem~208_q ;
wire \mem~80_q ;
wire \mem~1186_combout ;
wire \mem~464_q ;
wire \mem~1187_combout ;
wire \mem~1188_combout ;
wire \internal_out_payload[82]~q ;
wire \mem~721_q ;
wire \mem~849_q ;
wire \mem~593_q ;
wire \mem~1189_combout ;
wire \mem~977_q ;
wire \mem~1190_combout ;
wire \mem~337_q ;
wire \mem~209_q ;
wire \mem~81_q ;
wire \mem~1191_combout ;
wire \mem~465_q ;
wire \mem~1192_combout ;
wire \mem~1193_combout ;
wire \internal_out_payload[83]~q ;
wire \mem~722_q ;
wire \mem~850_q ;
wire \mem~594_q ;
wire \mem~1194_combout ;
wire \mem~978_q ;
wire \mem~1195_combout ;
wire \mem~338_q ;
wire \mem~210_q ;
wire \mem~82_q ;
wire \mem~1196_combout ;
wire \mem~466_q ;
wire \mem~1197_combout ;
wire \mem~1198_combout ;
wire \internal_out_payload[84]~q ;
wire \mem~723_q ;
wire \mem~851_q ;
wire \mem~595_q ;
wire \mem~1199_combout ;
wire \mem~979_q ;
wire \mem~1200_combout ;
wire \mem~339_q ;
wire \mem~211_q ;
wire \mem~83_q ;
wire \mem~1201_combout ;
wire \mem~467_q ;
wire \mem~1202_combout ;
wire \mem~1203_combout ;
wire \internal_out_payload[85]~q ;
wire \mem~641_q ;
wire \mem~769_q ;
wire \mem~513_q ;
wire \mem~1204_combout ;
wire \mem~897_q ;
wire \mem~1205_combout ;
wire \mem~257_q ;
wire \mem~129_q ;
wire \mem~1_q ;
wire \mem~1206_combout ;
wire \mem~385_q ;
wire \mem~1207_combout ;
wire \mem~1208_combout ;
wire \internal_out_payload[3]~q ;
wire \mem~642_q ;
wire \mem~770_q ;
wire \mem~514_q ;
wire \mem~1209_combout ;
wire \mem~898_q ;
wire \mem~1210_combout ;
wire \mem~258_q ;
wire \mem~130_q ;
wire \mem~2_q ;
wire \mem~1211_combout ;
wire \mem~386_q ;
wire \mem~1212_combout ;
wire \mem~1213_combout ;
wire \internal_out_payload[4]~q ;
wire \mem~643_q ;
wire \mem~771_q ;
wire \mem~515_q ;
wire \mem~1214_combout ;
wire \mem~899_q ;
wire \mem~1215_combout ;
wire \mem~259_q ;
wire \mem~131_q ;
wire \mem~3_q ;
wire \mem~1216_combout ;
wire \mem~387_q ;
wire \mem~1217_combout ;
wire \mem~1218_combout ;
wire \internal_out_payload[5]~q ;
wire \mem~644_q ;
wire \mem~772_q ;
wire \mem~516_q ;
wire \mem~1219_combout ;
wire \mem~900_q ;
wire \mem~1220_combout ;
wire \mem~260_q ;
wire \mem~132_q ;
wire \mem~4_q ;
wire \mem~1221_combout ;
wire \mem~388_q ;
wire \mem~1222_combout ;
wire \mem~1223_combout ;
wire \internal_out_payload[6]~q ;
wire \mem~645_q ;
wire \mem~773_q ;
wire \mem~517_q ;
wire \mem~1224_combout ;
wire \mem~901_q ;
wire \mem~1225_combout ;
wire \mem~261_q ;
wire \mem~133_q ;
wire \mem~5_q ;
wire \mem~1226_combout ;
wire \mem~389_q ;
wire \mem~1227_combout ;
wire \mem~1228_combout ;
wire \internal_out_payload[7]~q ;
wire \mem~646_q ;
wire \mem~774_q ;
wire \mem~518_q ;
wire \mem~1229_combout ;
wire \mem~902_q ;
wire \mem~1230_combout ;
wire \mem~262_q ;
wire \mem~134_q ;
wire \mem~6_q ;
wire \mem~1231_combout ;
wire \mem~390_q ;
wire \mem~1232_combout ;
wire \mem~1233_combout ;
wire \internal_out_payload[8]~q ;
wire \mem~647_q ;
wire \mem~775_q ;
wire \mem~519_q ;
wire \mem~1234_combout ;
wire \mem~903_q ;
wire \mem~1235_combout ;
wire \mem~263_q ;
wire \mem~135_q ;
wire \mem~7_q ;
wire \mem~1236_combout ;
wire \mem~391_q ;
wire \mem~1237_combout ;
wire \mem~1238_combout ;
wire \internal_out_payload[9]~q ;
wire \mem~648_q ;
wire \mem~776_q ;
wire \mem~520_q ;
wire \mem~1239_combout ;
wire \mem~904_q ;
wire \mem~1240_combout ;
wire \mem~264_q ;
wire \mem~136_q ;
wire \mem~8_q ;
wire \mem~1241_combout ;
wire \mem~392_q ;
wire \mem~1242_combout ;
wire \mem~1243_combout ;
wire \internal_out_payload[10]~q ;
wire \mem~649_q ;
wire \mem~777_q ;
wire \mem~521_q ;
wire \mem~1244_combout ;
wire \mem~905_q ;
wire \mem~1245_combout ;
wire \mem~265_q ;
wire \mem~137_q ;
wire \mem~9_q ;
wire \mem~1246_combout ;
wire \mem~393_q ;
wire \mem~1247_combout ;
wire \mem~1248_combout ;
wire \internal_out_payload[11]~q ;
wire \mem~650_q ;
wire \mem~778_q ;
wire \mem~522_q ;
wire \mem~1249_combout ;
wire \mem~906_q ;
wire \mem~1250_combout ;
wire \mem~266_q ;
wire \mem~138_q ;
wire \mem~10_q ;
wire \mem~1251_combout ;
wire \mem~394_q ;
wire \mem~1252_combout ;
wire \mem~1253_combout ;
wire \internal_out_payload[12]~q ;
wire \mem~651_q ;
wire \mem~779_q ;
wire \mem~523_q ;
wire \mem~1254_combout ;
wire \mem~907_q ;
wire \mem~1255_combout ;
wire \mem~267_q ;
wire \mem~139_q ;
wire \mem~11_q ;
wire \mem~1256_combout ;
wire \mem~395_q ;
wire \mem~1257_combout ;
wire \mem~1258_combout ;
wire \internal_out_payload[13]~q ;
wire \mem~652_q ;
wire \mem~780_q ;
wire \mem~524_q ;
wire \mem~1259_combout ;
wire \mem~908_q ;
wire \mem~1260_combout ;
wire \mem~268_q ;
wire \mem~140_q ;
wire \mem~12_q ;
wire \mem~1261_combout ;
wire \mem~396_q ;
wire \mem~1262_combout ;
wire \mem~1263_combout ;
wire \internal_out_payload[14]~q ;
wire \mem~653_q ;
wire \mem~781_q ;
wire \mem~525_q ;
wire \mem~1264_combout ;
wire \mem~909_q ;
wire \mem~1265_combout ;
wire \mem~269_q ;
wire \mem~141_q ;
wire \mem~13_q ;
wire \mem~1266_combout ;
wire \mem~397_q ;
wire \mem~1267_combout ;
wire \mem~1268_combout ;
wire \internal_out_payload[15]~q ;
wire \mem~654_q ;
wire \mem~782_q ;
wire \mem~526_q ;
wire \mem~1269_combout ;
wire \mem~910_q ;
wire \mem~1270_combout ;
wire \mem~270_q ;
wire \mem~142_q ;
wire \mem~14_q ;
wire \mem~1271_combout ;
wire \mem~398_q ;
wire \mem~1272_combout ;
wire \mem~1273_combout ;
wire \internal_out_payload[16]~q ;
wire \mem~655_q ;
wire \mem~783_q ;
wire \mem~527_q ;
wire \mem~1274_combout ;
wire \mem~911_q ;
wire \mem~1275_combout ;
wire \mem~271_q ;
wire \mem~143_q ;
wire \mem~15_q ;
wire \mem~1276_combout ;
wire \mem~399_q ;
wire \mem~1277_combout ;
wire \mem~1278_combout ;
wire \internal_out_payload[17]~q ;
wire \mem~656_q ;
wire \mem~784_q ;
wire \mem~528_q ;
wire \mem~1279_combout ;
wire \mem~912_q ;
wire \mem~1280_combout ;
wire \mem~272_q ;
wire \mem~144_q ;
wire \mem~16_q ;
wire \mem~1281_combout ;
wire \mem~400_q ;
wire \mem~1282_combout ;
wire \mem~1283_combout ;
wire \internal_out_payload[18]~q ;
wire \mem~657_q ;
wire \mem~785_q ;
wire \mem~529_q ;
wire \mem~1284_combout ;
wire \mem~913_q ;
wire \mem~1285_combout ;
wire \mem~273_q ;
wire \mem~145_q ;
wire \mem~17_q ;
wire \mem~1286_combout ;
wire \mem~401_q ;
wire \mem~1287_combout ;
wire \mem~1288_combout ;
wire \internal_out_payload[19]~q ;
wire \mem~658_q ;
wire \mem~786_q ;
wire \mem~530_q ;
wire \mem~1289_combout ;
wire \mem~914_q ;
wire \mem~1290_combout ;
wire \mem~274_q ;
wire \mem~146_q ;
wire \mem~18_q ;
wire \mem~1291_combout ;
wire \mem~402_q ;
wire \mem~1292_combout ;
wire \mem~1293_combout ;
wire \internal_out_payload[20]~q ;
wire \mem~659_q ;
wire \mem~787_q ;
wire \mem~531_q ;
wire \mem~1294_combout ;
wire \mem~915_q ;
wire \mem~1295_combout ;
wire \mem~275_q ;
wire \mem~147_q ;
wire \mem~19_q ;
wire \mem~1296_combout ;
wire \mem~403_q ;
wire \mem~1297_combout ;
wire \mem~1298_combout ;
wire \internal_out_payload[21]~q ;
wire \mem~660_q ;
wire \mem~788_q ;
wire \mem~532_q ;
wire \mem~1299_combout ;
wire \mem~916_q ;
wire \mem~1300_combout ;
wire \mem~276_q ;
wire \mem~148_q ;
wire \mem~20_q ;
wire \mem~1301_combout ;
wire \mem~404_q ;
wire \mem~1302_combout ;
wire \mem~1303_combout ;
wire \internal_out_payload[22]~q ;
wire \mem~661_q ;
wire \mem~789_q ;
wire \mem~533_q ;
wire \mem~1304_combout ;
wire \mem~917_q ;
wire \mem~1305_combout ;
wire \mem~277_q ;
wire \mem~149_q ;
wire \mem~21_q ;
wire \mem~1306_combout ;
wire \mem~405_q ;
wire \mem~1307_combout ;
wire \mem~1308_combout ;
wire \internal_out_payload[23]~q ;
wire \mem~662_q ;
wire \mem~790_q ;
wire \mem~534_q ;
wire \mem~1309_combout ;
wire \mem~918_q ;
wire \mem~1310_combout ;
wire \mem~278_q ;
wire \mem~150_q ;
wire \mem~22_q ;
wire \mem~1311_combout ;
wire \mem~406_q ;
wire \mem~1312_combout ;
wire \mem~1313_combout ;
wire \internal_out_payload[24]~q ;
wire \mem~663_q ;
wire \mem~791_q ;
wire \mem~535_q ;
wire \mem~1314_combout ;
wire \mem~919_q ;
wire \mem~1315_combout ;
wire \mem~279_q ;
wire \mem~151_q ;
wire \mem~23_q ;
wire \mem~1316_combout ;
wire \mem~407_q ;
wire \mem~1317_combout ;
wire \mem~1318_combout ;
wire \internal_out_payload[25]~q ;
wire \mem~664_q ;
wire \mem~792_q ;
wire \mem~536_q ;
wire \mem~1319_combout ;
wire \mem~920_q ;
wire \mem~1320_combout ;
wire \mem~280_q ;
wire \mem~152_q ;
wire \mem~24_q ;
wire \mem~1321_combout ;
wire \mem~408_q ;
wire \mem~1322_combout ;
wire \mem~1323_combout ;
wire \internal_out_payload[26]~q ;
wire \mem~665_q ;
wire \mem~793_q ;
wire \mem~537_q ;
wire \mem~1324_combout ;
wire \mem~921_q ;
wire \mem~1325_combout ;
wire \mem~281_q ;
wire \mem~153_q ;
wire \mem~25_q ;
wire \mem~1326_combout ;
wire \mem~409_q ;
wire \mem~1327_combout ;
wire \mem~1328_combout ;
wire \internal_out_payload[27]~q ;
wire \mem~666_q ;
wire \mem~794_q ;
wire \mem~538_q ;
wire \mem~1329_combout ;
wire \mem~922_q ;
wire \mem~1330_combout ;
wire \mem~282_q ;
wire \mem~154_q ;
wire \mem~26_q ;
wire \mem~1331_combout ;
wire \mem~410_q ;
wire \mem~1332_combout ;
wire \mem~1333_combout ;
wire \internal_out_payload[28]~q ;
wire \mem~667_q ;
wire \mem~795_q ;
wire \mem~539_q ;
wire \mem~1334_combout ;
wire \mem~923_q ;
wire \mem~1335_combout ;
wire \mem~283_q ;
wire \mem~155_q ;
wire \mem~27_q ;
wire \mem~1336_combout ;
wire \mem~411_q ;
wire \mem~1337_combout ;
wire \mem~1338_combout ;
wire \internal_out_payload[29]~q ;
wire \mem~668_q ;
wire \mem~796_q ;
wire \mem~540_q ;
wire \mem~1339_combout ;
wire \mem~924_q ;
wire \mem~1340_combout ;
wire \mem~284_q ;
wire \mem~156_q ;
wire \mem~28_q ;
wire \mem~1341_combout ;
wire \mem~412_q ;
wire \mem~1342_combout ;
wire \mem~1343_combout ;
wire \internal_out_payload[30]~q ;
wire \mem~669_q ;
wire \mem~797_q ;
wire \mem~541_q ;
wire \mem~1344_combout ;
wire \mem~925_q ;
wire \mem~1345_combout ;
wire \mem~285_q ;
wire \mem~157_q ;
wire \mem~29_q ;
wire \mem~1346_combout ;
wire \mem~413_q ;
wire \mem~1347_combout ;
wire \mem~1348_combout ;
wire \internal_out_payload[31]~q ;
wire \mem~670_q ;
wire \mem~798_q ;
wire \mem~542_q ;
wire \mem~1349_combout ;
wire \mem~926_q ;
wire \mem~1350_combout ;
wire \mem~286_q ;
wire \mem~158_q ;
wire \mem~30_q ;
wire \mem~1351_combout ;
wire \mem~414_q ;
wire \mem~1352_combout ;
wire \mem~1353_combout ;
wire \internal_out_payload[32]~q ;
wire \mem~671_q ;
wire \mem~799_q ;
wire \mem~543_q ;
wire \mem~1354_combout ;
wire \mem~927_q ;
wire \mem~1355_combout ;
wire \mem~287_q ;
wire \mem~159_q ;
wire \mem~31_q ;
wire \mem~1356_combout ;
wire \mem~415_q ;
wire \mem~1357_combout ;
wire \mem~1358_combout ;
wire \internal_out_payload[33]~q ;
wire \mem~672_q ;
wire \mem~800_q ;
wire \mem~544_q ;
wire \mem~1359_combout ;
wire \mem~928_q ;
wire \mem~1360_combout ;
wire \mem~288_q ;
wire \mem~160_q ;
wire \mem~32_q ;
wire \mem~1361_combout ;
wire \mem~416_q ;
wire \mem~1362_combout ;
wire \mem~1363_combout ;
wire \internal_out_payload[34]~q ;
wire \mem~673_q ;
wire \mem~801_q ;
wire \mem~545_q ;
wire \mem~1364_combout ;
wire \mem~929_q ;
wire \mem~1365_combout ;
wire \mem~289_q ;
wire \mem~161_q ;
wire \mem~33_q ;
wire \mem~1366_combout ;
wire \mem~417_q ;
wire \mem~1367_combout ;
wire \mem~1368_combout ;
wire \internal_out_payload[35]~q ;
wire \mem~674_q ;
wire \mem~802_q ;
wire \mem~546_q ;
wire \mem~1369_combout ;
wire \mem~930_q ;
wire \mem~1370_combout ;
wire \mem~290_q ;
wire \mem~162_q ;
wire \mem~34_q ;
wire \mem~1371_combout ;
wire \mem~418_q ;
wire \mem~1372_combout ;
wire \mem~1373_combout ;
wire \internal_out_payload[36]~q ;
wire \mem~675_q ;
wire \mem~803_q ;
wire \mem~547_q ;
wire \mem~1374_combout ;
wire \mem~931_q ;
wire \mem~1375_combout ;
wire \mem~291_q ;
wire \mem~163_q ;
wire \mem~35_q ;
wire \mem~1376_combout ;
wire \mem~419_q ;
wire \mem~1377_combout ;
wire \mem~1378_combout ;
wire \internal_out_payload[37]~q ;
wire \mem~676_q ;
wire \mem~804_q ;
wire \mem~548_q ;
wire \mem~1379_combout ;
wire \mem~932_q ;
wire \mem~1380_combout ;
wire \mem~292_q ;
wire \mem~164_q ;
wire \mem~36_q ;
wire \mem~1381_combout ;
wire \mem~420_q ;
wire \mem~1382_combout ;
wire \mem~1383_combout ;
wire \internal_out_payload[38]~q ;
wire \mem~677_q ;
wire \mem~805_q ;
wire \mem~549_q ;
wire \mem~1384_combout ;
wire \mem~933_q ;
wire \mem~1385_combout ;
wire \mem~293_q ;
wire \mem~165_q ;
wire \mem~37_q ;
wire \mem~1386_combout ;
wire \mem~421_q ;
wire \mem~1387_combout ;
wire \mem~1388_combout ;
wire \internal_out_payload[39]~q ;
wire \mem~678_q ;
wire \mem~806_q ;
wire \mem~550_q ;
wire \mem~1389_combout ;
wire \mem~934_q ;
wire \mem~1390_combout ;
wire \mem~294_q ;
wire \mem~166_q ;
wire \mem~38_q ;
wire \mem~1391_combout ;
wire \mem~422_q ;
wire \mem~1392_combout ;
wire \mem~1393_combout ;
wire \internal_out_payload[40]~q ;
wire \mem~679_q ;
wire \mem~807_q ;
wire \mem~551_q ;
wire \mem~1394_combout ;
wire \mem~935_q ;
wire \mem~1395_combout ;
wire \mem~295_q ;
wire \mem~167_q ;
wire \mem~39_q ;
wire \mem~1396_combout ;
wire \mem~423_q ;
wire \mem~1397_combout ;
wire \mem~1398_combout ;
wire \internal_out_payload[41]~q ;
wire \mem~680_q ;
wire \mem~808_q ;
wire \mem~552_q ;
wire \mem~1399_combout ;
wire \mem~936_q ;
wire \mem~1400_combout ;
wire \mem~296_q ;
wire \mem~168_q ;
wire \mem~40_q ;
wire \mem~1401_combout ;
wire \mem~424_q ;
wire \mem~1402_combout ;
wire \mem~1403_combout ;
wire \internal_out_payload[42]~q ;
wire \mem~681_q ;
wire \mem~809_q ;
wire \mem~553_q ;
wire \mem~1404_combout ;
wire \mem~937_q ;
wire \mem~1405_combout ;
wire \mem~297_q ;
wire \mem~169_q ;
wire \mem~41_q ;
wire \mem~1406_combout ;
wire \mem~425_q ;
wire \mem~1407_combout ;
wire \mem~1408_combout ;
wire \internal_out_payload[43]~q ;
wire \mem~682_q ;
wire \mem~810_q ;
wire \mem~554_q ;
wire \mem~1409_combout ;
wire \mem~938_q ;
wire \mem~1410_combout ;
wire \mem~298_q ;
wire \mem~170_q ;
wire \mem~42_q ;
wire \mem~1411_combout ;
wire \mem~426_q ;
wire \mem~1412_combout ;
wire \mem~1413_combout ;
wire \internal_out_payload[44]~q ;
wire \mem~683_q ;
wire \mem~811_q ;
wire \mem~555_q ;
wire \mem~1414_combout ;
wire \mem~939_q ;
wire \mem~1415_combout ;
wire \mem~299_q ;
wire \mem~171_q ;
wire \mem~43_q ;
wire \mem~1416_combout ;
wire \mem~427_q ;
wire \mem~1417_combout ;
wire \mem~1418_combout ;
wire \internal_out_payload[45]~q ;
wire \mem~684_q ;
wire \mem~812_q ;
wire \mem~556_q ;
wire \mem~1419_combout ;
wire \mem~940_q ;
wire \mem~1420_combout ;
wire \mem~300_q ;
wire \mem~172_q ;
wire \mem~44_q ;
wire \mem~1421_combout ;
wire \mem~428_q ;
wire \mem~1422_combout ;
wire \mem~1423_combout ;
wire \internal_out_payload[46]~q ;
wire \mem~685_q ;
wire \mem~813_q ;
wire \mem~557_q ;
wire \mem~1424_combout ;
wire \mem~941_q ;
wire \mem~1425_combout ;
wire \mem~301_q ;
wire \mem~173_q ;
wire \mem~45_q ;
wire \mem~1426_combout ;
wire \mem~429_q ;
wire \mem~1427_combout ;
wire \mem~1428_combout ;
wire \internal_out_payload[47]~q ;
wire \mem~686_q ;
wire \mem~814_q ;
wire \mem~558_q ;
wire \mem~1429_combout ;
wire \mem~942_q ;
wire \mem~1430_combout ;
wire \mem~302_q ;
wire \mem~174_q ;
wire \mem~46_q ;
wire \mem~1431_combout ;
wire \mem~430_q ;
wire \mem~1432_combout ;
wire \mem~1433_combout ;
wire \internal_out_payload[48]~q ;
wire \mem~687_q ;
wire \mem~815_q ;
wire \mem~559_q ;
wire \mem~1434_combout ;
wire \mem~943_q ;
wire \mem~1435_combout ;
wire \mem~303_q ;
wire \mem~175_q ;
wire \mem~47_q ;
wire \mem~1436_combout ;
wire \mem~431_q ;
wire \mem~1437_combout ;
wire \mem~1438_combout ;
wire \internal_out_payload[49]~q ;
wire \mem~688_q ;
wire \mem~816_q ;
wire \mem~560_q ;
wire \mem~1439_combout ;
wire \mem~944_q ;
wire \mem~1440_combout ;
wire \mem~304_q ;
wire \mem~176_q ;
wire \mem~48_q ;
wire \mem~1441_combout ;
wire \mem~432_q ;
wire \mem~1442_combout ;
wire \mem~1443_combout ;
wire \internal_out_payload[50]~q ;
wire \mem~689_q ;
wire \mem~817_q ;
wire \mem~561_q ;
wire \mem~1444_combout ;
wire \mem~945_q ;
wire \mem~1445_combout ;
wire \mem~305_q ;
wire \mem~177_q ;
wire \mem~49_q ;
wire \mem~1446_combout ;
wire \mem~433_q ;
wire \mem~1447_combout ;
wire \mem~1448_combout ;
wire \internal_out_payload[51]~q ;
wire \mem~690_q ;
wire \mem~818_q ;
wire \mem~562_q ;
wire \mem~1449_combout ;
wire \mem~946_q ;
wire \mem~1450_combout ;
wire \mem~306_q ;
wire \mem~178_q ;
wire \mem~50_q ;
wire \mem~1451_combout ;
wire \mem~434_q ;
wire \mem~1452_combout ;
wire \mem~1453_combout ;
wire \internal_out_payload[52]~q ;
wire \mem~691_q ;
wire \mem~819_q ;
wire \mem~563_q ;
wire \mem~1454_combout ;
wire \mem~947_q ;
wire \mem~1455_combout ;
wire \mem~307_q ;
wire \mem~179_q ;
wire \mem~51_q ;
wire \mem~1456_combout ;
wire \mem~435_q ;
wire \mem~1457_combout ;
wire \mem~1458_combout ;
wire \internal_out_payload[53]~q ;
wire \mem~692_q ;
wire \mem~820_q ;
wire \mem~564_q ;
wire \mem~1459_combout ;
wire \mem~948_q ;
wire \mem~1460_combout ;
wire \mem~308_q ;
wire \mem~180_q ;
wire \mem~52_q ;
wire \mem~1461_combout ;
wire \mem~436_q ;
wire \mem~1462_combout ;
wire \mem~1463_combout ;
wire \internal_out_payload[54]~q ;
wire \mem~693_q ;
wire \mem~821_q ;
wire \mem~565_q ;
wire \mem~1464_combout ;
wire \mem~949_q ;
wire \mem~1465_combout ;
wire \mem~309_q ;
wire \mem~181_q ;
wire \mem~53_q ;
wire \mem~1466_combout ;
wire \mem~437_q ;
wire \mem~1467_combout ;
wire \mem~1468_combout ;
wire \internal_out_payload[55]~q ;
wire \mem~694_q ;
wire \mem~822_q ;
wire \mem~566_q ;
wire \mem~1469_combout ;
wire \mem~950_q ;
wire \mem~1470_combout ;
wire \mem~310_q ;
wire \mem~182_q ;
wire \mem~54_q ;
wire \mem~1471_combout ;
wire \mem~438_q ;
wire \mem~1472_combout ;
wire \mem~1473_combout ;
wire \internal_out_payload[56]~q ;
wire \mem~695_q ;
wire \mem~823_q ;
wire \mem~567_q ;
wire \mem~1474_combout ;
wire \mem~951_q ;
wire \mem~1475_combout ;
wire \mem~311_q ;
wire \mem~183_q ;
wire \mem~55_q ;
wire \mem~1476_combout ;
wire \mem~439_q ;
wire \mem~1477_combout ;
wire \mem~1478_combout ;
wire \internal_out_payload[57]~q ;
wire \mem~696_q ;
wire \mem~824_q ;
wire \mem~568_q ;
wire \mem~1479_combout ;
wire \mem~952_q ;
wire \mem~1480_combout ;
wire \mem~312_q ;
wire \mem~184_q ;
wire \mem~56_q ;
wire \mem~1481_combout ;
wire \mem~440_q ;
wire \mem~1482_combout ;
wire \mem~1483_combout ;
wire \internal_out_payload[58]~q ;
wire \mem~697_q ;
wire \mem~825_q ;
wire \mem~569_q ;
wire \mem~1484_combout ;
wire \mem~953_q ;
wire \mem~1485_combout ;
wire \mem~313_q ;
wire \mem~185_q ;
wire \mem~57_q ;
wire \mem~1486_combout ;
wire \mem~441_q ;
wire \mem~1487_combout ;
wire \mem~1488_combout ;
wire \internal_out_payload[59]~q ;
wire \mem~698_q ;
wire \mem~826_q ;
wire \mem~570_q ;
wire \mem~1489_combout ;
wire \mem~954_q ;
wire \mem~1490_combout ;
wire \mem~314_q ;
wire \mem~186_q ;
wire \mem~58_q ;
wire \mem~1491_combout ;
wire \mem~442_q ;
wire \mem~1492_combout ;
wire \mem~1493_combout ;
wire \internal_out_payload[60]~q ;
wire \mem~699_q ;
wire \mem~827_q ;
wire \mem~571_q ;
wire \mem~1494_combout ;
wire \mem~955_q ;
wire \mem~1495_combout ;
wire \mem~315_q ;
wire \mem~187_q ;
wire \mem~59_q ;
wire \mem~1496_combout ;
wire \mem~443_q ;
wire \mem~1497_combout ;
wire \mem~1498_combout ;
wire \internal_out_payload[61]~q ;
wire \mem~700_q ;
wire \mem~828_q ;
wire \mem~572_q ;
wire \mem~1499_combout ;
wire \mem~956_q ;
wire \mem~1500_combout ;
wire \mem~316_q ;
wire \mem~188_q ;
wire \mem~60_q ;
wire \mem~1501_combout ;
wire \mem~444_q ;
wire \mem~1502_combout ;
wire \mem~1503_combout ;
wire \internal_out_payload[62]~q ;
wire \mem~701_q ;
wire \mem~829_q ;
wire \mem~573_q ;
wire \mem~1504_combout ;
wire \mem~957_q ;
wire \mem~1505_combout ;
wire \mem~317_q ;
wire \mem~189_q ;
wire \mem~61_q ;
wire \mem~1506_combout ;
wire \mem~445_q ;
wire \mem~1507_combout ;
wire \mem~1508_combout ;
wire \internal_out_payload[63]~q ;
wire \mem~702_q ;
wire \mem~830_q ;
wire \mem~574_q ;
wire \mem~1509_combout ;
wire \mem~958_q ;
wire \mem~1510_combout ;
wire \mem~318_q ;
wire \mem~190_q ;
wire \mem~62_q ;
wire \mem~1511_combout ;
wire \mem~446_q ;
wire \mem~1512_combout ;
wire \mem~1513_combout ;
wire \internal_out_payload[64]~q ;
wire \mem~703_q ;
wire \mem~831_q ;
wire \mem~575_q ;
wire \mem~1514_combout ;
wire \mem~959_q ;
wire \mem~1515_combout ;
wire \mem~319_q ;
wire \mem~191_q ;
wire \mem~63_q ;
wire \mem~1516_combout ;
wire \mem~447_q ;
wire \mem~1517_combout ;
wire \mem~1518_combout ;
wire \internal_out_payload[65]~q ;
wire \mem~755_q ;
wire \mem~883_q ;
wire \mem~627_q ;
wire \mem~1527_combout ;
wire \mem~1011_q ;
wire \mem~1528_combout ;
wire \mem~371_q ;
wire \mem~243_q ;
wire \mem~115_q ;
wire \mem~1529_combout ;
wire \mem~499_q ;
wire \mem~1530_combout ;
wire \mem~1531_combout ;
wire \internal_out_payload[125]~q ;
wire \mem~754_q ;
wire \mem~882_q ;
wire \mem~626_q ;
wire \mem~1532_combout ;
wire \mem~1010_q ;
wire \mem~1533_combout ;
wire \mem~370_q ;
wire \mem~242_q ;
wire \mem~114_q ;
wire \mem~1534_combout ;
wire \mem~498_q ;
wire \mem~1535_combout ;
wire \mem~1536_combout ;
wire \internal_out_payload[124]~q ;
wire \mem~756_q ;
wire \mem~884_q ;
wire \mem~628_q ;
wire \mem~1537_combout ;
wire \mem~1012_q ;
wire \mem~1538_combout ;
wire \mem~372_q ;
wire \mem~244_q ;
wire \mem~116_q ;
wire \mem~1539_combout ;
wire \mem~500_q ;
wire \mem~1540_combout ;
wire \mem~1541_combout ;
wire \internal_out_payload[126]~q ;
wire \mem~757_q ;
wire \mem~885_q ;
wire \mem~629_q ;
wire \mem~1542_combout ;
wire \mem~1013_q ;
wire \mem~1543_combout ;
wire \mem~373_q ;
wire \mem~245_q ;
wire \mem~117_q ;
wire \mem~1544_combout ;
wire \mem~501_q ;
wire \mem~1545_combout ;
wire \mem~1546_combout ;
wire \internal_out_payload[127]~q ;
wire \mem~758_q ;
wire \mem~886_q ;
wire \mem~630_q ;
wire \mem~1547_combout ;
wire \mem~1014_q ;
wire \mem~1548_combout ;
wire \mem~374_q ;
wire \mem~246_q ;
wire \mem~118_q ;
wire \mem~1549_combout ;
wire \mem~502_q ;
wire \mem~1550_combout ;
wire \mem~1551_combout ;
wire \internal_out_payload[128]~q ;
wire \mem~759_q ;
wire \mem~887_q ;
wire \mem~631_q ;
wire \mem~1552_combout ;
wire \mem~1015_q ;
wire \mem~1553_combout ;
wire \mem~375_q ;
wire \mem~247_q ;
wire \mem~119_q ;
wire \mem~1554_combout ;
wire \mem~503_q ;
wire \mem~1555_combout ;
wire \mem~1556_combout ;
wire \internal_out_payload[129]~q ;
wire \mem~760_q ;
wire \mem~888_q ;
wire \mem~632_q ;
wire \mem~1557_combout ;
wire \mem~1016_q ;
wire \mem~1558_combout ;
wire \mem~376_q ;
wire \mem~248_q ;
wire \mem~120_q ;
wire \mem~1559_combout ;
wire \mem~504_q ;
wire \mem~1560_combout ;
wire \mem~1561_combout ;
wire \internal_out_payload[130]~q ;
wire \mem~761_q ;
wire \mem~889_q ;
wire \mem~633_q ;
wire \mem~1562_combout ;
wire \mem~1017_q ;
wire \mem~1563_combout ;
wire \mem~377_q ;
wire \mem~249_q ;
wire \mem~121_q ;
wire \mem~1564_combout ;
wire \mem~505_q ;
wire \mem~1565_combout ;
wire \mem~1566_combout ;
wire \internal_out_payload[131]~q ;


cycloneiv_altera_dcfifo_synchronizer_bundle read_crosser(
	.altera_reset_synchronizer_int_chain_out(altera_reset_synchronizer_int_chain_out),
	.dreg_1(\read_crosser|sync[1].u|dreg[1]~q ),
	.dreg_11(\read_crosser|sync[0].u|dreg[1]~q ),
	.dreg_12(\read_crosser|sync[3].u|dreg[1]~q ),
	.dreg_13(\read_crosser|sync[2].u|dreg[1]~q ),
	.out_rd_ptr_gray_1(\out_rd_ptr_gray[1]~q ),
	.out_rd_ptr_gray_0(\out_rd_ptr_gray[0]~q ),
	.out_rd_ptr_gray_3(\out_rd_ptr_gray[3]~q ),
	.out_rd_ptr_gray_2(\out_rd_ptr_gray[2]~q ),
	.clock_bridge_0_in_clk_clk(clock_bridge_0_in_clk_clk));

cycloneiv_altera_dcfifo_synchronizer_bundle_1 write_crosser(
	.wire_pll7_clk_0(wire_pll7_clk_0),
	.r_sync_rst(r_sync_rst),
	.dreg_1(\write_crosser|sync[0].u|dreg[1]~q ),
	.dreg_11(\write_crosser|sync[1].u|dreg[1]~q ),
	.dreg_12(\write_crosser|sync[2].u|dreg[1]~q ),
	.dreg_13(\write_crosser|sync[3].u|dreg[1]~q ),
	.in_wr_ptr_gray_0(\in_wr_ptr_gray[0]~q ),
	.in_wr_ptr_gray_1(\in_wr_ptr_gray[1]~q ),
	.in_wr_ptr_gray_2(\in_wr_ptr_gray[2]~q ),
	.in_wr_ptr_gray_3(\in_wr_ptr_gray[3]~q ));

dffeas \out_rd_ptr_gray[1] (
	.clk(wire_pll7_clk_0),
	.d(\bin2gray~0_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\out_rd_ptr_gray[1]~q ),
	.prn(vcc));
defparam \out_rd_ptr_gray[1] .is_wysiwyg = "true";
defparam \out_rd_ptr_gray[1] .power_up = "low";

dffeas \out_rd_ptr_gray[0] (
	.clk(wire_pll7_clk_0),
	.d(\Add1~0_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\out_rd_ptr_gray[0]~q ),
	.prn(vcc));
defparam \out_rd_ptr_gray[0] .is_wysiwyg = "true";
defparam \out_rd_ptr_gray[0] .power_up = "low";

dffeas \out_rd_ptr_gray[3] (
	.clk(wire_pll7_clk_0),
	.d(\out_rd_ptr[3]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\out_rd_ptr_gray[3]~q ),
	.prn(vcc));
defparam \out_rd_ptr_gray[3] .is_wysiwyg = "true";
defparam \out_rd_ptr_gray[3] .power_up = "low";

dffeas \out_rd_ptr_gray[2] (
	.clk(wire_pll7_clk_0),
	.d(\bin2gray~1_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\out_rd_ptr_gray[2]~q ),
	.prn(vcc));
defparam \out_rd_ptr_gray[2] .is_wysiwyg = "true";
defparam \out_rd_ptr_gray[2] .power_up = "low";

cycloneive_lcell_comb \bin2gray~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\out_rd_ptr[2]~q ),
	.datad(\out_rd_ptr[1]~q ),
	.cin(gnd),
	.combout(\bin2gray~0_combout ),
	.cout());
defparam \bin2gray~0 .lut_mask = 16'h0FF0;
defparam \bin2gray~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add1~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\out_rd_ptr[1]~q ),
	.datad(\out_rd_ptr[0]~q ),
	.cin(gnd),
	.combout(\Add1~0_combout ),
	.cout());
defparam \Add1~0 .lut_mask = 16'h0FF0;
defparam \Add1~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \bin2gray~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\out_rd_ptr[3]~q ),
	.datad(\out_rd_ptr[2]~q ),
	.cin(gnd),
	.combout(\bin2gray~1_combout ),
	.cout());
defparam \bin2gray~1 .lut_mask = 16'h0FF0;
defparam \bin2gray~1 .sum_lutc_input = "datac";

dffeas \in_wr_ptr_gray[0] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\Add0~1_combout ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\in_wr_ptr_gray[0]~q ),
	.prn(vcc));
defparam \in_wr_ptr_gray[0] .is_wysiwyg = "true";
defparam \in_wr_ptr_gray[0] .power_up = "low";

dffeas \in_wr_ptr_gray[1] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\bin2gray~2_combout ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\in_wr_ptr_gray[1]~q ),
	.prn(vcc));
defparam \in_wr_ptr_gray[1] .is_wysiwyg = "true";
defparam \in_wr_ptr_gray[1] .power_up = "low";

dffeas \in_wr_ptr_gray[2] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\bin2gray~3_combout ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\in_wr_ptr_gray[2]~q ),
	.prn(vcc));
defparam \in_wr_ptr_gray[2] .is_wysiwyg = "true";
defparam \in_wr_ptr_gray[2] .power_up = "low";

dffeas \in_wr_ptr_gray[3] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\in_wr_ptr[3]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\in_wr_ptr_gray[3]~q ),
	.prn(vcc));
defparam \in_wr_ptr_gray[3] .is_wysiwyg = "true";
defparam \in_wr_ptr_gray[3] .power_up = "low";

cycloneive_lcell_comb \Add0~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\in_wr_ptr[1]~q ),
	.datad(\in_wr_ptr[0]~q ),
	.cin(gnd),
	.combout(\Add0~1_combout ),
	.cout());
defparam \Add0~1 .lut_mask = 16'h0FF0;
defparam \Add0~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \bin2gray~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\in_wr_ptr[2]~q ),
	.datad(\in_wr_ptr[1]~q ),
	.cin(gnd),
	.combout(\bin2gray~2_combout ),
	.cout());
defparam \bin2gray~2 .lut_mask = 16'h0FF0;
defparam \bin2gray~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \bin2gray~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\in_wr_ptr[3]~q ),
	.datad(\in_wr_ptr[2]~q ),
	.cin(gnd),
	.combout(\bin2gray~3_combout ),
	.cout());
defparam \bin2gray~3 .lut_mask = 16'h0FF0;
defparam \bin2gray~3 .sum_lutc_input = "datac";

dffeas full(
	.clk(clock_bridge_0_in_clk_clk),
	.d(\full~2_combout ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(full1),
	.prn(vcc));
defparam full.is_wysiwyg = "true";
defparam full.power_up = "low";

cycloneive_lcell_comb \next_in_wr_ptr~0 (
	.dataa(full11),
	.datab(full12),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(next_in_wr_ptr),
	.cout());
defparam \next_in_wr_ptr~0 .lut_mask = 16'h8888;
defparam \next_in_wr_ptr~0 .sum_lutc_input = "datac";

dffeas \out_payload[146] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[146]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_146),
	.prn(vcc));
defparam \out_payload[146] .is_wysiwyg = "true";
defparam \out_payload[146] .power_up = "low";

dffeas out_valid(
	.clk(wire_pll7_clk_0),
	.d(\empty~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_valid1),
	.prn(vcc));
defparam out_valid.is_wysiwyg = "true";
defparam out_valid.power_up = "low";

dffeas \out_payload[108] (
	.clk(wire_pll7_clk_0),
	.d(vcc),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_108),
	.prn(vcc));
defparam \out_payload[108] .is_wysiwyg = "true";
defparam \out_payload[108] .power_up = "low";

dffeas \out_payload[75] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[75]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_75),
	.prn(vcc));
defparam \out_payload[75] .is_wysiwyg = "true";
defparam \out_payload[75] .power_up = "low";

dffeas \out_payload[134] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[134]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_134),
	.prn(vcc));
defparam \out_payload[134] .is_wysiwyg = "true";
defparam \out_payload[134] .power_up = "low";

dffeas \out_payload[133] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[133]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_133),
	.prn(vcc));
defparam \out_payload[133] .is_wysiwyg = "true";
defparam \out_payload[133] .power_up = "low";

dffeas \out_payload[132] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[132]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_132),
	.prn(vcc));
defparam \out_payload[132] .is_wysiwyg = "true";
defparam \out_payload[132] .power_up = "low";

dffeas \out_payload[74] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[74]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_74),
	.prn(vcc));
defparam \out_payload[74] .is_wysiwyg = "true";
defparam \out_payload[74] .power_up = "low";

dffeas \out_payload[76] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[76]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_76),
	.prn(vcc));
defparam \out_payload[76] .is_wysiwyg = "true";
defparam \out_payload[76] .power_up = "low";

dffeas \out_payload[73] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[73]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_73),
	.prn(vcc));
defparam \out_payload[73] .is_wysiwyg = "true";
defparam \out_payload[73] .power_up = "low";

dffeas \out_payload[69] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[69]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_69),
	.prn(vcc));
defparam \out_payload[69] .is_wysiwyg = "true";
defparam \out_payload[69] .power_up = "low";

dffeas \out_payload[67] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[67]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_67),
	.prn(vcc));
defparam \out_payload[67] .is_wysiwyg = "true";
defparam \out_payload[67] .power_up = "low";

dffeas \out_payload[71] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[71]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_71),
	.prn(vcc));
defparam \out_payload[71] .is_wysiwyg = "true";
defparam \out_payload[71] .power_up = "low";

dffeas \out_payload[70] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[70]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_70),
	.prn(vcc));
defparam \out_payload[70] .is_wysiwyg = "true";
defparam \out_payload[70] .power_up = "low";

dffeas \out_payload[72] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[72]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_72),
	.prn(vcc));
defparam \out_payload[72] .is_wysiwyg = "true";
defparam \out_payload[72] .power_up = "low";

dffeas \out_payload[68] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[68]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_68),
	.prn(vcc));
defparam \out_payload[68] .is_wysiwyg = "true";
defparam \out_payload[68] .power_up = "low";

dffeas \out_payload[66] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[66]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_66),
	.prn(vcc));
defparam \out_payload[66] .is_wysiwyg = "true";
defparam \out_payload[66] .power_up = "low";

dffeas \out_payload[160] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[160]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_160),
	.prn(vcc));
defparam \out_payload[160] .is_wysiwyg = "true";
defparam \out_payload[160] .power_up = "low";

dffeas \out_payload[115] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[115]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_115),
	.prn(vcc));
defparam \out_payload[115] .is_wysiwyg = "true";
defparam \out_payload[115] .power_up = "low";

dffeas \out_payload[123] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[123]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_123),
	.prn(vcc));
defparam \out_payload[123] .is_wysiwyg = "true";
defparam \out_payload[123] .power_up = "low";

dffeas \out_payload[120] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[120]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_120),
	.prn(vcc));
defparam \out_payload[120] .is_wysiwyg = "true";
defparam \out_payload[120] .power_up = "low";

dffeas \out_payload[121] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[121]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_121),
	.prn(vcc));
defparam \out_payload[121] .is_wysiwyg = "true";
defparam \out_payload[121] .power_up = "low";

dffeas \out_payload[122] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[122]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_122),
	.prn(vcc));
defparam \out_payload[122] .is_wysiwyg = "true";
defparam \out_payload[122] .power_up = "low";

dffeas \out_payload[116] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[116]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_116),
	.prn(vcc));
defparam \out_payload[116] .is_wysiwyg = "true";
defparam \out_payload[116] .power_up = "low";

dffeas \out_payload[117] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[117]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_117),
	.prn(vcc));
defparam \out_payload[117] .is_wysiwyg = "true";
defparam \out_payload[117] .power_up = "low";

dffeas \out_payload[118] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[118]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_118),
	.prn(vcc));
defparam \out_payload[118] .is_wysiwyg = "true";
defparam \out_payload[118] .power_up = "low";

dffeas \out_payload[119] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[119]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_119),
	.prn(vcc));
defparam \out_payload[119] .is_wysiwyg = "true";
defparam \out_payload[119] .power_up = "low";

dffeas \out_payload[147] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[147]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_147),
	.prn(vcc));
defparam \out_payload[147] .is_wysiwyg = "true";
defparam \out_payload[147] .power_up = "low";

dffeas \out_payload[2] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[2]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_2),
	.prn(vcc));
defparam \out_payload[2] .is_wysiwyg = "true";
defparam \out_payload[2] .power_up = "low";

dffeas \out_payload[77] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[77]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_77),
	.prn(vcc));
defparam \out_payload[77] .is_wysiwyg = "true";
defparam \out_payload[77] .power_up = "low";

dffeas \out_payload[78] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[78]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_78),
	.prn(vcc));
defparam \out_payload[78] .is_wysiwyg = "true";
defparam \out_payload[78] .power_up = "low";

dffeas \out_payload[79] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[79]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_79),
	.prn(vcc));
defparam \out_payload[79] .is_wysiwyg = "true";
defparam \out_payload[79] .power_up = "low";

dffeas \out_payload[80] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[80]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_80),
	.prn(vcc));
defparam \out_payload[80] .is_wysiwyg = "true";
defparam \out_payload[80] .power_up = "low";

dffeas \out_payload[81] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[81]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_81),
	.prn(vcc));
defparam \out_payload[81] .is_wysiwyg = "true";
defparam \out_payload[81] .power_up = "low";

dffeas \out_payload[82] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[82]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_82),
	.prn(vcc));
defparam \out_payload[82] .is_wysiwyg = "true";
defparam \out_payload[82] .power_up = "low";

dffeas \out_payload[83] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[83]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_83),
	.prn(vcc));
defparam \out_payload[83] .is_wysiwyg = "true";
defparam \out_payload[83] .power_up = "low";

dffeas \out_payload[84] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[84]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_84),
	.prn(vcc));
defparam \out_payload[84] .is_wysiwyg = "true";
defparam \out_payload[84] .power_up = "low";

dffeas \out_payload[85] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[85]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_85),
	.prn(vcc));
defparam \out_payload[85] .is_wysiwyg = "true";
defparam \out_payload[85] .power_up = "low";

dffeas \out_payload[3] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[3]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_3),
	.prn(vcc));
defparam \out_payload[3] .is_wysiwyg = "true";
defparam \out_payload[3] .power_up = "low";

dffeas \out_payload[4] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[4]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_4),
	.prn(vcc));
defparam \out_payload[4] .is_wysiwyg = "true";
defparam \out_payload[4] .power_up = "low";

dffeas \out_payload[5] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[5]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_5),
	.prn(vcc));
defparam \out_payload[5] .is_wysiwyg = "true";
defparam \out_payload[5] .power_up = "low";

dffeas \out_payload[6] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[6]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_6),
	.prn(vcc));
defparam \out_payload[6] .is_wysiwyg = "true";
defparam \out_payload[6] .power_up = "low";

dffeas \out_payload[7] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[7]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_7),
	.prn(vcc));
defparam \out_payload[7] .is_wysiwyg = "true";
defparam \out_payload[7] .power_up = "low";

dffeas \out_payload[8] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[8]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_8),
	.prn(vcc));
defparam \out_payload[8] .is_wysiwyg = "true";
defparam \out_payload[8] .power_up = "low";

dffeas \out_payload[9] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[9]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_9),
	.prn(vcc));
defparam \out_payload[9] .is_wysiwyg = "true";
defparam \out_payload[9] .power_up = "low";

dffeas \out_payload[10] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[10]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_10),
	.prn(vcc));
defparam \out_payload[10] .is_wysiwyg = "true";
defparam \out_payload[10] .power_up = "low";

dffeas \out_payload[11] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[11]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_11),
	.prn(vcc));
defparam \out_payload[11] .is_wysiwyg = "true";
defparam \out_payload[11] .power_up = "low";

dffeas \out_payload[12] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[12]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_12),
	.prn(vcc));
defparam \out_payload[12] .is_wysiwyg = "true";
defparam \out_payload[12] .power_up = "low";

dffeas \out_payload[13] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[13]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_13),
	.prn(vcc));
defparam \out_payload[13] .is_wysiwyg = "true";
defparam \out_payload[13] .power_up = "low";

dffeas \out_payload[14] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[14]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_14),
	.prn(vcc));
defparam \out_payload[14] .is_wysiwyg = "true";
defparam \out_payload[14] .power_up = "low";

dffeas \out_payload[15] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[15]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_15),
	.prn(vcc));
defparam \out_payload[15] .is_wysiwyg = "true";
defparam \out_payload[15] .power_up = "low";

dffeas \out_payload[16] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[16]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_16),
	.prn(vcc));
defparam \out_payload[16] .is_wysiwyg = "true";
defparam \out_payload[16] .power_up = "low";

dffeas \out_payload[17] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[17]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_17),
	.prn(vcc));
defparam \out_payload[17] .is_wysiwyg = "true";
defparam \out_payload[17] .power_up = "low";

dffeas \out_payload[18] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[18]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_18),
	.prn(vcc));
defparam \out_payload[18] .is_wysiwyg = "true";
defparam \out_payload[18] .power_up = "low";

dffeas \out_payload[19] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[19]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_19),
	.prn(vcc));
defparam \out_payload[19] .is_wysiwyg = "true";
defparam \out_payload[19] .power_up = "low";

dffeas \out_payload[20] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[20]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_20),
	.prn(vcc));
defparam \out_payload[20] .is_wysiwyg = "true";
defparam \out_payload[20] .power_up = "low";

dffeas \out_payload[21] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[21]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_21),
	.prn(vcc));
defparam \out_payload[21] .is_wysiwyg = "true";
defparam \out_payload[21] .power_up = "low";

dffeas \out_payload[22] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[22]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_22),
	.prn(vcc));
defparam \out_payload[22] .is_wysiwyg = "true";
defparam \out_payload[22] .power_up = "low";

dffeas \out_payload[23] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[23]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_23),
	.prn(vcc));
defparam \out_payload[23] .is_wysiwyg = "true";
defparam \out_payload[23] .power_up = "low";

dffeas \out_payload[24] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[24]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_24),
	.prn(vcc));
defparam \out_payload[24] .is_wysiwyg = "true";
defparam \out_payload[24] .power_up = "low";

dffeas \out_payload[25] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[25]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_25),
	.prn(vcc));
defparam \out_payload[25] .is_wysiwyg = "true";
defparam \out_payload[25] .power_up = "low";

dffeas \out_payload[26] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[26]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_26),
	.prn(vcc));
defparam \out_payload[26] .is_wysiwyg = "true";
defparam \out_payload[26] .power_up = "low";

dffeas \out_payload[27] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[27]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_27),
	.prn(vcc));
defparam \out_payload[27] .is_wysiwyg = "true";
defparam \out_payload[27] .power_up = "low";

dffeas \out_payload[28] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[28]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_28),
	.prn(vcc));
defparam \out_payload[28] .is_wysiwyg = "true";
defparam \out_payload[28] .power_up = "low";

dffeas \out_payload[29] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[29]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_29),
	.prn(vcc));
defparam \out_payload[29] .is_wysiwyg = "true";
defparam \out_payload[29] .power_up = "low";

dffeas \out_payload[30] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[30]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_30),
	.prn(vcc));
defparam \out_payload[30] .is_wysiwyg = "true";
defparam \out_payload[30] .power_up = "low";

dffeas \out_payload[31] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[31]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_31),
	.prn(vcc));
defparam \out_payload[31] .is_wysiwyg = "true";
defparam \out_payload[31] .power_up = "low";

dffeas \out_payload[32] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[32]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_32),
	.prn(vcc));
defparam \out_payload[32] .is_wysiwyg = "true";
defparam \out_payload[32] .power_up = "low";

dffeas \out_payload[33] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[33]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_33),
	.prn(vcc));
defparam \out_payload[33] .is_wysiwyg = "true";
defparam \out_payload[33] .power_up = "low";

dffeas \out_payload[34] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[34]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_34),
	.prn(vcc));
defparam \out_payload[34] .is_wysiwyg = "true";
defparam \out_payload[34] .power_up = "low";

dffeas \out_payload[35] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[35]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_35),
	.prn(vcc));
defparam \out_payload[35] .is_wysiwyg = "true";
defparam \out_payload[35] .power_up = "low";

dffeas \out_payload[36] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[36]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_36),
	.prn(vcc));
defparam \out_payload[36] .is_wysiwyg = "true";
defparam \out_payload[36] .power_up = "low";

dffeas \out_payload[37] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[37]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_37),
	.prn(vcc));
defparam \out_payload[37] .is_wysiwyg = "true";
defparam \out_payload[37] .power_up = "low";

dffeas \out_payload[38] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[38]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_38),
	.prn(vcc));
defparam \out_payload[38] .is_wysiwyg = "true";
defparam \out_payload[38] .power_up = "low";

dffeas \out_payload[39] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[39]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_39),
	.prn(vcc));
defparam \out_payload[39] .is_wysiwyg = "true";
defparam \out_payload[39] .power_up = "low";

dffeas \out_payload[40] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[40]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_40),
	.prn(vcc));
defparam \out_payload[40] .is_wysiwyg = "true";
defparam \out_payload[40] .power_up = "low";

dffeas \out_payload[41] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[41]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_41),
	.prn(vcc));
defparam \out_payload[41] .is_wysiwyg = "true";
defparam \out_payload[41] .power_up = "low";

dffeas \out_payload[42] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[42]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_42),
	.prn(vcc));
defparam \out_payload[42] .is_wysiwyg = "true";
defparam \out_payload[42] .power_up = "low";

dffeas \out_payload[43] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[43]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_43),
	.prn(vcc));
defparam \out_payload[43] .is_wysiwyg = "true";
defparam \out_payload[43] .power_up = "low";

dffeas \out_payload[44] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[44]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_44),
	.prn(vcc));
defparam \out_payload[44] .is_wysiwyg = "true";
defparam \out_payload[44] .power_up = "low";

dffeas \out_payload[45] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[45]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_45),
	.prn(vcc));
defparam \out_payload[45] .is_wysiwyg = "true";
defparam \out_payload[45] .power_up = "low";

dffeas \out_payload[46] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[46]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_46),
	.prn(vcc));
defparam \out_payload[46] .is_wysiwyg = "true";
defparam \out_payload[46] .power_up = "low";

dffeas \out_payload[47] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[47]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_47),
	.prn(vcc));
defparam \out_payload[47] .is_wysiwyg = "true";
defparam \out_payload[47] .power_up = "low";

dffeas \out_payload[48] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[48]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_48),
	.prn(vcc));
defparam \out_payload[48] .is_wysiwyg = "true";
defparam \out_payload[48] .power_up = "low";

dffeas \out_payload[49] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[49]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_49),
	.prn(vcc));
defparam \out_payload[49] .is_wysiwyg = "true";
defparam \out_payload[49] .power_up = "low";

dffeas \out_payload[50] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[50]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_50),
	.prn(vcc));
defparam \out_payload[50] .is_wysiwyg = "true";
defparam \out_payload[50] .power_up = "low";

dffeas \out_payload[51] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[51]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_51),
	.prn(vcc));
defparam \out_payload[51] .is_wysiwyg = "true";
defparam \out_payload[51] .power_up = "low";

dffeas \out_payload[52] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[52]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_52),
	.prn(vcc));
defparam \out_payload[52] .is_wysiwyg = "true";
defparam \out_payload[52] .power_up = "low";

dffeas \out_payload[53] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[53]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_53),
	.prn(vcc));
defparam \out_payload[53] .is_wysiwyg = "true";
defparam \out_payload[53] .power_up = "low";

dffeas \out_payload[54] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[54]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_54),
	.prn(vcc));
defparam \out_payload[54] .is_wysiwyg = "true";
defparam \out_payload[54] .power_up = "low";

dffeas \out_payload[55] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[55]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_55),
	.prn(vcc));
defparam \out_payload[55] .is_wysiwyg = "true";
defparam \out_payload[55] .power_up = "low";

dffeas \out_payload[56] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[56]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_56),
	.prn(vcc));
defparam \out_payload[56] .is_wysiwyg = "true";
defparam \out_payload[56] .power_up = "low";

dffeas \out_payload[57] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[57]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_57),
	.prn(vcc));
defparam \out_payload[57] .is_wysiwyg = "true";
defparam \out_payload[57] .power_up = "low";

dffeas \out_payload[58] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[58]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_58),
	.prn(vcc));
defparam \out_payload[58] .is_wysiwyg = "true";
defparam \out_payload[58] .power_up = "low";

dffeas \out_payload[59] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[59]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_59),
	.prn(vcc));
defparam \out_payload[59] .is_wysiwyg = "true";
defparam \out_payload[59] .power_up = "low";

dffeas \out_payload[60] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[60]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_60),
	.prn(vcc));
defparam \out_payload[60] .is_wysiwyg = "true";
defparam \out_payload[60] .power_up = "low";

dffeas \out_payload[61] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[61]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_61),
	.prn(vcc));
defparam \out_payload[61] .is_wysiwyg = "true";
defparam \out_payload[61] .power_up = "low";

dffeas \out_payload[62] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[62]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_62),
	.prn(vcc));
defparam \out_payload[62] .is_wysiwyg = "true";
defparam \out_payload[62] .power_up = "low";

dffeas \out_payload[63] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[63]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_63),
	.prn(vcc));
defparam \out_payload[63] .is_wysiwyg = "true";
defparam \out_payload[63] .power_up = "low";

dffeas \out_payload[64] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[64]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_64),
	.prn(vcc));
defparam \out_payload[64] .is_wysiwyg = "true";
defparam \out_payload[64] .power_up = "low";

dffeas \out_payload[65] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[65]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_65),
	.prn(vcc));
defparam \out_payload[65] .is_wysiwyg = "true";
defparam \out_payload[65] .power_up = "low";

dffeas \out_payload[125] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[125]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_125),
	.prn(vcc));
defparam \out_payload[125] .is_wysiwyg = "true";
defparam \out_payload[125] .power_up = "low";

dffeas \out_payload[124] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[124]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_124),
	.prn(vcc));
defparam \out_payload[124] .is_wysiwyg = "true";
defparam \out_payload[124] .power_up = "low";

dffeas \out_payload[126] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[126]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_126),
	.prn(vcc));
defparam \out_payload[126] .is_wysiwyg = "true";
defparam \out_payload[126] .power_up = "low";

dffeas \out_payload[127] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[127]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_127),
	.prn(vcc));
defparam \out_payload[127] .is_wysiwyg = "true";
defparam \out_payload[127] .power_up = "low";

dffeas \out_payload[128] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[128]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_128),
	.prn(vcc));
defparam \out_payload[128] .is_wysiwyg = "true";
defparam \out_payload[128] .power_up = "low";

dffeas \out_payload[129] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[129]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_129),
	.prn(vcc));
defparam \out_payload[129] .is_wysiwyg = "true";
defparam \out_payload[129] .power_up = "low";

dffeas \out_payload[130] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[130]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_130),
	.prn(vcc));
defparam \out_payload[130] .is_wysiwyg = "true";
defparam \out_payload[130] .power_up = "low";

dffeas \out_payload[131] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[131]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_131),
	.prn(vcc));
defparam \out_payload[131] .is_wysiwyg = "true";
defparam \out_payload[131] .power_up = "low";

dffeas \in_wr_ptr[2] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\next_in_wr_ptr[2]~3_combout ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\in_wr_ptr[2]~q ),
	.prn(vcc));
defparam \in_wr_ptr[2] .is_wysiwyg = "true";
defparam \in_wr_ptr[2] .power_up = "low";

cycloneive_lcell_comb \next_in_wr_ptr~1 (
	.dataa(full11),
	.datab(full12),
	.datac(last_dest_id_0),
	.datad(has_pending_responses),
	.cin(gnd),
	.combout(\next_in_wr_ptr~1_combout ),
	.cout());
defparam \next_in_wr_ptr~1 .lut_mask = 16'h8088;
defparam \next_in_wr_ptr~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \next_in_wr_ptr[0]~5 (
	.dataa(\in_wr_ptr[0]~q ),
	.datab(full1),
	.datac(Equal1),
	.datad(\next_in_wr_ptr~1_combout ),
	.cin(gnd),
	.combout(\next_in_wr_ptr[0]~5_combout ),
	.cout());
defparam \next_in_wr_ptr[0]~5 .lut_mask = 16'h9AAA;
defparam \next_in_wr_ptr[0]~5 .sum_lutc_input = "datac";

dffeas \in_wr_ptr[0] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\next_in_wr_ptr[0]~5_combout ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\in_wr_ptr[0]~q ),
	.prn(vcc));
defparam \in_wr_ptr[0] .is_wysiwyg = "true";
defparam \in_wr_ptr[0] .power_up = "low";

cycloneive_lcell_comb \next_in_wr_ptr~2 (
	.dataa(Equal1),
	.datab(\next_in_wr_ptr~1_combout ),
	.datac(gnd),
	.datad(full1),
	.cin(gnd),
	.combout(\next_in_wr_ptr~2_combout ),
	.cout());
defparam \next_in_wr_ptr~2 .lut_mask = 16'h0088;
defparam \next_in_wr_ptr~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \next_in_wr_ptr[1]~4 (
	.dataa(gnd),
	.datab(\in_wr_ptr[1]~q ),
	.datac(\in_wr_ptr[0]~q ),
	.datad(\next_in_wr_ptr~2_combout ),
	.cin(gnd),
	.combout(\next_in_wr_ptr[1]~4_combout ),
	.cout());
defparam \next_in_wr_ptr[1]~4 .lut_mask = 16'h3CCC;
defparam \next_in_wr_ptr[1]~4 .sum_lutc_input = "datac";

dffeas \in_wr_ptr[1] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\next_in_wr_ptr[1]~4_combout ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\in_wr_ptr[1]~q ),
	.prn(vcc));
defparam \in_wr_ptr[1] .is_wysiwyg = "true";
defparam \in_wr_ptr[1] .power_up = "low";

cycloneive_lcell_comb \next_in_wr_ptr[2]~3 (
	.dataa(\in_wr_ptr[2]~q ),
	.datab(\in_wr_ptr[1]~q ),
	.datac(\in_wr_ptr[0]~q ),
	.datad(\next_in_wr_ptr~2_combout ),
	.cin(gnd),
	.combout(\next_in_wr_ptr[2]~3_combout ),
	.cout());
defparam \next_in_wr_ptr[2]~3 .lut_mask = 16'h6AAA;
defparam \next_in_wr_ptr[2]~3 .sum_lutc_input = "datac";

dffeas \in_wr_ptr[3] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\next_in_wr_ptr[3]~6_combout ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\in_wr_ptr[3]~q ),
	.prn(vcc));
defparam \in_wr_ptr[3] .is_wysiwyg = "true";
defparam \in_wr_ptr[3] .power_up = "low";

cycloneive_lcell_comb \Add0~0 (
	.dataa(\in_wr_ptr[3]~q ),
	.datab(\in_wr_ptr[2]~q ),
	.datac(\in_wr_ptr[1]~q ),
	.datad(\in_wr_ptr[0]~q ),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout());
defparam \Add0~0 .lut_mask = 16'h6AAA;
defparam \Add0~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \next_in_wr_ptr[3]~6 (
	.dataa(\Add0~0_combout ),
	.datab(\in_wr_ptr[3]~q ),
	.datac(gnd),
	.datad(\next_in_wr_ptr~2_combout ),
	.cin(gnd),
	.combout(\next_in_wr_ptr[3]~6_combout ),
	.cout());
defparam \next_in_wr_ptr[3]~6 .lut_mask = 16'hAACC;
defparam \next_in_wr_ptr[3]~6 .sum_lutc_input = "datac";

cycloneive_lcell_comb \full~0 (
	.dataa(\read_crosser|sync[3].u|dreg[1]~q ),
	.datab(\read_crosser|sync[2].u|dreg[1]~q ),
	.datac(\next_in_wr_ptr[3]~6_combout ),
	.datad(\next_in_wr_ptr[2]~3_combout ),
	.cin(gnd),
	.combout(\full~0_combout ),
	.cout());
defparam \full~0 .lut_mask = 16'h4218;
defparam \full~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \full~1 (
	.dataa(\next_in_wr_ptr[1]~4_combout ),
	.datab(\read_crosser|sync[0].u|dreg[1]~q ),
	.datac(\next_in_wr_ptr[0]~5_combout ),
	.datad(\full~0_combout ),
	.cin(gnd),
	.combout(\full~1_combout ),
	.cout());
defparam \full~1 .lut_mask = 16'h6900;
defparam \full~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \full~2 (
	.dataa(\read_crosser|sync[1].u|dreg[1]~q ),
	.datab(\next_in_wr_ptr[2]~3_combout ),
	.datac(\next_in_wr_ptr[1]~4_combout ),
	.datad(\full~1_combout ),
	.cin(gnd),
	.combout(\full~2_combout ),
	.cout());
defparam \full~2 .lut_mask = 16'h6900;
defparam \full~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1519 (
	.dataa(\in_wr_ptr[2]~q ),
	.datab(\in_wr_ptr[0]~q ),
	.datac(\next_in_wr_ptr~2_combout ),
	.datad(\in_wr_ptr[1]~q ),
	.cin(gnd),
	.combout(\mem~1519_combout ),
	.cout());
defparam \mem~1519 .lut_mask = 16'h0080;
defparam \mem~1519 .sum_lutc_input = "datac";

dffeas \mem~765 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_53),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~765_q ),
	.prn(vcc));
defparam \mem~765 .is_wysiwyg = "true";
defparam \mem~765 .power_up = "low";

dffeas \out_rd_ptr[0] (
	.clk(wire_pll7_clk_0),
	.d(\mem_rd_ptr[0]~2_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\out_rd_ptr[0]~q ),
	.prn(vcc));
defparam \out_rd_ptr[0] .is_wysiwyg = "true";
defparam \out_rd_ptr[0] .power_up = "low";

dffeas \out_rd_ptr[1] (
	.clk(wire_pll7_clk_0),
	.d(\mem_rd_ptr[1]~1_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\out_rd_ptr[1]~q ),
	.prn(vcc));
defparam \out_rd_ptr[1] .is_wysiwyg = "true";
defparam \out_rd_ptr[1] .power_up = "low";

cycloneive_lcell_comb \mem_rd_ptr[1]~1 (
	.dataa(gnd),
	.datab(\out_rd_ptr[1]~q ),
	.datac(\out_rd_ptr[0]~q ),
	.datad(\next_out_rd_ptr~0_combout ),
	.cin(gnd),
	.combout(\mem_rd_ptr[1]~1_combout ),
	.cout());
defparam \mem_rd_ptr[1]~1 .lut_mask = 16'h3CCC;
defparam \mem_rd_ptr[1]~1 .sum_lutc_input = "datac";

dffeas \out_rd_ptr[2] (
	.clk(wire_pll7_clk_0),
	.d(\mem_rd_ptr[2]~0_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\out_rd_ptr[2]~q ),
	.prn(vcc));
defparam \out_rd_ptr[2] .is_wysiwyg = "true";
defparam \out_rd_ptr[2] .power_up = "low";

cycloneive_lcell_comb \mem_rd_ptr[2]~0 (
	.dataa(\out_rd_ptr[2]~q ),
	.datab(\out_rd_ptr[1]~q ),
	.datac(\out_rd_ptr[0]~q ),
	.datad(\next_out_rd_ptr~0_combout ),
	.cin(gnd),
	.combout(\mem_rd_ptr[2]~0_combout ),
	.cout());
defparam \mem_rd_ptr[2]~0 .lut_mask = 16'h6AAA;
defparam \mem_rd_ptr[2]~0 .sum_lutc_input = "datac";

dffeas \out_rd_ptr[3] (
	.clk(wire_pll7_clk_0),
	.d(\next_out_rd_ptr[3]~1_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\out_rd_ptr[3]~q ),
	.prn(vcc));
defparam \out_rd_ptr[3] .is_wysiwyg = "true";
defparam \out_rd_ptr[3] .power_up = "low";

cycloneive_lcell_comb \Add1~1 (
	.dataa(\out_rd_ptr[3]~q ),
	.datab(\out_rd_ptr[2]~q ),
	.datac(\out_rd_ptr[1]~q ),
	.datad(\out_rd_ptr[0]~q ),
	.cin(gnd),
	.combout(\Add1~1_combout ),
	.cout());
defparam \Add1~1 .lut_mask = 16'h6AAA;
defparam \Add1~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \next_out_rd_ptr[3]~1 (
	.dataa(\Add1~1_combout ),
	.datab(\out_rd_ptr[3]~q ),
	.datac(gnd),
	.datad(\next_out_rd_ptr~0_combout ),
	.cin(gnd),
	.combout(\next_out_rd_ptr[3]~1_combout ),
	.cout());
defparam \next_out_rd_ptr[3]~1 .lut_mask = 16'hAACC;
defparam \next_out_rd_ptr[3]~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Equal0~0 (
	.dataa(\write_crosser|sync[2].u|dreg[1]~q ),
	.datab(\write_crosser|sync[3].u|dreg[1]~q ),
	.datac(\mem_rd_ptr[2]~0_combout ),
	.datad(\next_out_rd_ptr[3]~1_combout ),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
defparam \Equal0~0 .lut_mask = 16'h472E;
defparam \Equal0~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Equal0~1 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\write_crosser|sync[1].u|dreg[1]~q ),
	.datac(\mem_rd_ptr[2]~0_combout ),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
defparam \Equal0~1 .lut_mask = 16'h355C;
defparam \Equal0~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Equal0~2 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\write_crosser|sync[0].u|dreg[1]~q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\Equal0~1_combout ),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
defparam \Equal0~2 .lut_mask = 16'h9FF6;
defparam \Equal0~2 .sum_lutc_input = "datac";

dffeas empty(
	.clk(wire_pll7_clk_0),
	.d(\Equal0~2_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\empty~q ),
	.prn(vcc));
defparam empty.is_wysiwyg = "true";
defparam empty.power_up = "low";

cycloneive_lcell_comb \next_out_rd_ptr~0 (
	.dataa(\empty~q ),
	.datab(saved_grant_0),
	.datac(nxt_in_ready),
	.datad(out_valid1),
	.cin(gnd),
	.combout(\next_out_rd_ptr~0_combout ),
	.cout());
defparam \next_out_rd_ptr~0 .lut_mask = 16'h80AA;
defparam \next_out_rd_ptr~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem_rd_ptr[0]~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\out_rd_ptr[0]~q ),
	.datad(\next_out_rd_ptr~0_combout ),
	.cin(gnd),
	.combout(\mem_rd_ptr[0]~2_combout ),
	.cout());
defparam \mem_rd_ptr[0]~2 .lut_mask = 16'h0FF0;
defparam \mem_rd_ptr[0]~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1520 (
	.dataa(\in_wr_ptr[2]~q ),
	.datab(\in_wr_ptr[1]~q ),
	.datac(\next_in_wr_ptr~2_combout ),
	.datad(\in_wr_ptr[0]~q ),
	.cin(gnd),
	.combout(\mem~1520_combout ),
	.cout());
defparam \mem~1520 .lut_mask = 16'h0080;
defparam \mem~1520 .sum_lutc_input = "datac";

dffeas \mem~893 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_53),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~893_q ),
	.prn(vcc));
defparam \mem~893 .is_wysiwyg = "true";
defparam \mem~893 .power_up = "low";

cycloneive_lcell_comb \mem~1521 (
	.dataa(\in_wr_ptr[2]~q ),
	.datab(\next_in_wr_ptr~2_combout ),
	.datac(\in_wr_ptr[1]~q ),
	.datad(\in_wr_ptr[0]~q ),
	.cin(gnd),
	.combout(\mem~1521_combout ),
	.cout());
defparam \mem~1521 .lut_mask = 16'h0008;
defparam \mem~1521 .sum_lutc_input = "datac";

dffeas \mem~637 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_53),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~637_q ),
	.prn(vcc));
defparam \mem~637 .is_wysiwyg = "true";
defparam \mem~637 .power_up = "low";

cycloneive_lcell_comb \mem~1024 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~893_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~637_q ),
	.cin(gnd),
	.combout(\mem~1024_combout ),
	.cout());
defparam \mem~1024 .lut_mask = 16'hE5E0;
defparam \mem~1024 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1522 (
	.dataa(\in_wr_ptr[2]~q ),
	.datab(\in_wr_ptr[1]~q ),
	.datac(\in_wr_ptr[0]~q ),
	.datad(\next_in_wr_ptr~2_combout ),
	.cin(gnd),
	.combout(\mem~1522_combout ),
	.cout());
defparam \mem~1522 .lut_mask = 16'h8000;
defparam \mem~1522 .sum_lutc_input = "datac";

dffeas \mem~1021 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_53),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~1021_q ),
	.prn(vcc));
defparam \mem~1021 .is_wysiwyg = "true";
defparam \mem~1021 .power_up = "low";

cycloneive_lcell_comb \mem~1025 (
	.dataa(\mem~765_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1024_combout ),
	.datad(\mem~1021_q ),
	.cin(gnd),
	.combout(\mem~1025_combout ),
	.cout());
defparam \mem~1025 .lut_mask = 16'hF838;
defparam \mem~1025 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1523 (
	.dataa(\in_wr_ptr[1]~q ),
	.datab(\next_in_wr_ptr~2_combout ),
	.datac(\in_wr_ptr[2]~q ),
	.datad(\in_wr_ptr[0]~q ),
	.cin(gnd),
	.combout(\mem~1523_combout ),
	.cout());
defparam \mem~1523 .lut_mask = 16'h0008;
defparam \mem~1523 .sum_lutc_input = "datac";

dffeas \mem~381 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_53),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~381_q ),
	.prn(vcc));
defparam \mem~381 .is_wysiwyg = "true";
defparam \mem~381 .power_up = "low";

cycloneive_lcell_comb \mem~1524 (
	.dataa(\in_wr_ptr[0]~q ),
	.datab(\next_in_wr_ptr~2_combout ),
	.datac(\in_wr_ptr[2]~q ),
	.datad(\in_wr_ptr[1]~q ),
	.cin(gnd),
	.combout(\mem~1524_combout ),
	.cout());
defparam \mem~1524 .lut_mask = 16'h0008;
defparam \mem~1524 .sum_lutc_input = "datac";

dffeas \mem~253 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_53),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~253_q ),
	.prn(vcc));
defparam \mem~253 .is_wysiwyg = "true";
defparam \mem~253 .power_up = "low";

cycloneive_lcell_comb \mem~1525 (
	.dataa(\next_in_wr_ptr~2_combout ),
	.datab(\in_wr_ptr[2]~q ),
	.datac(\in_wr_ptr[1]~q ),
	.datad(\in_wr_ptr[0]~q ),
	.cin(gnd),
	.combout(\mem~1525_combout ),
	.cout());
defparam \mem~1525 .lut_mask = 16'h0002;
defparam \mem~1525 .sum_lutc_input = "datac";

dffeas \mem~125 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_53),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~125_q ),
	.prn(vcc));
defparam \mem~125 .is_wysiwyg = "true";
defparam \mem~125 .power_up = "low";

cycloneive_lcell_comb \mem~1026 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~253_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~125_q ),
	.cin(gnd),
	.combout(\mem~1026_combout ),
	.cout());
defparam \mem~1026 .lut_mask = 16'hE5E0;
defparam \mem~1026 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1526 (
	.dataa(\in_wr_ptr[1]~q ),
	.datab(\in_wr_ptr[0]~q ),
	.datac(\next_in_wr_ptr~2_combout ),
	.datad(\in_wr_ptr[2]~q ),
	.cin(gnd),
	.combout(\mem~1526_combout ),
	.cout());
defparam \mem~1526 .lut_mask = 16'h0080;
defparam \mem~1526 .sum_lutc_input = "datac";

dffeas \mem~509 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_53),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~509_q ),
	.prn(vcc));
defparam \mem~509 .is_wysiwyg = "true";
defparam \mem~509 .power_up = "low";

cycloneive_lcell_comb \mem~1027 (
	.dataa(\mem~381_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1026_combout ),
	.datad(\mem~509_q ),
	.cin(gnd),
	.combout(\mem~1027_combout ),
	.cout());
defparam \mem~1027 .lut_mask = 16'hF838;
defparam \mem~1027 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1028 (
	.dataa(\mem~1025_combout ),
	.datab(\mem~1027_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1028_combout ),
	.cout());
defparam \mem~1028 .lut_mask = 16'hAACC;
defparam \mem~1028 .sum_lutc_input = "datac";

dffeas \internal_out_payload[146] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1028_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[146]~q ),
	.prn(vcc));
defparam \internal_out_payload[146] .is_wysiwyg = "true";
defparam \internal_out_payload[146] .power_up = "low";

cycloneive_lcell_comb internal_out_ready(
	.dataa(saved_grant_0),
	.datab(nxt_in_ready),
	.datac(gnd),
	.datad(out_valid1),
	.cin(gnd),
	.combout(\internal_out_ready~combout ),
	.cout());
defparam internal_out_ready.lut_mask = 16'h88FF;
defparam internal_out_ready.sum_lutc_input = "datac";

dffeas \mem~713 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(out_data_1),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~713_q ),
	.prn(vcc));
defparam \mem~713 .is_wysiwyg = "true";
defparam \mem~713 .power_up = "low";

dffeas \mem~841 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(out_data_1),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~841_q ),
	.prn(vcc));
defparam \mem~841 .is_wysiwyg = "true";
defparam \mem~841 .power_up = "low";

dffeas \mem~585 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(out_data_1),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~585_q ),
	.prn(vcc));
defparam \mem~585 .is_wysiwyg = "true";
defparam \mem~585 .power_up = "low";

cycloneive_lcell_comb \mem~1029 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~841_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~585_q ),
	.cin(gnd),
	.combout(\mem~1029_combout ),
	.cout());
defparam \mem~1029 .lut_mask = 16'hE5E0;
defparam \mem~1029 .sum_lutc_input = "datac";

dffeas \mem~969 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(out_data_1),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~969_q ),
	.prn(vcc));
defparam \mem~969 .is_wysiwyg = "true";
defparam \mem~969 .power_up = "low";

cycloneive_lcell_comb \mem~1030 (
	.dataa(\mem~713_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1029_combout ),
	.datad(\mem~969_q ),
	.cin(gnd),
	.combout(\mem~1030_combout ),
	.cout());
defparam \mem~1030 .lut_mask = 16'hF838;
defparam \mem~1030 .sum_lutc_input = "datac";

dffeas \mem~329 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(out_data_1),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~329_q ),
	.prn(vcc));
defparam \mem~329 .is_wysiwyg = "true";
defparam \mem~329 .power_up = "low";

dffeas \mem~201 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(out_data_1),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~201_q ),
	.prn(vcc));
defparam \mem~201 .is_wysiwyg = "true";
defparam \mem~201 .power_up = "low";

dffeas \mem~73 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(out_data_1),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~73_q ),
	.prn(vcc));
defparam \mem~73 .is_wysiwyg = "true";
defparam \mem~73 .power_up = "low";

cycloneive_lcell_comb \mem~1031 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~201_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~73_q ),
	.cin(gnd),
	.combout(\mem~1031_combout ),
	.cout());
defparam \mem~1031 .lut_mask = 16'hE5E0;
defparam \mem~1031 .sum_lutc_input = "datac";

dffeas \mem~457 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(out_data_1),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~457_q ),
	.prn(vcc));
defparam \mem~457 .is_wysiwyg = "true";
defparam \mem~457 .power_up = "low";

cycloneive_lcell_comb \mem~1032 (
	.dataa(\mem~329_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1031_combout ),
	.datad(\mem~457_q ),
	.cin(gnd),
	.combout(\mem~1032_combout ),
	.cout());
defparam \mem~1032 .lut_mask = 16'hF838;
defparam \mem~1032 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1033 (
	.dataa(\mem~1030_combout ),
	.datab(\mem~1032_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1033_combout ),
	.cout());
defparam \mem~1033 .lut_mask = 16'hAACC;
defparam \mem~1033 .sum_lutc_input = "datac";

dffeas \internal_out_payload[75] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1033_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[75]~q ),
	.prn(vcc));
defparam \internal_out_payload[75] .is_wysiwyg = "true";
defparam \internal_out_payload[75] .power_up = "low";

dffeas \mem~764 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_12),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~764_q ),
	.prn(vcc));
defparam \mem~764 .is_wysiwyg = "true";
defparam \mem~764 .power_up = "low";

dffeas \mem~892 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_12),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~892_q ),
	.prn(vcc));
defparam \mem~892 .is_wysiwyg = "true";
defparam \mem~892 .power_up = "low";

dffeas \mem~636 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_12),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~636_q ),
	.prn(vcc));
defparam \mem~636 .is_wysiwyg = "true";
defparam \mem~636 .power_up = "low";

cycloneive_lcell_comb \mem~1034 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~892_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~636_q ),
	.cin(gnd),
	.combout(\mem~1034_combout ),
	.cout());
defparam \mem~1034 .lut_mask = 16'hE5E0;
defparam \mem~1034 .sum_lutc_input = "datac";

dffeas \mem~1020 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_12),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~1020_q ),
	.prn(vcc));
defparam \mem~1020 .is_wysiwyg = "true";
defparam \mem~1020 .power_up = "low";

cycloneive_lcell_comb \mem~1035 (
	.dataa(\mem~764_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1034_combout ),
	.datad(\mem~1020_q ),
	.cin(gnd),
	.combout(\mem~1035_combout ),
	.cout());
defparam \mem~1035 .lut_mask = 16'hF838;
defparam \mem~1035 .sum_lutc_input = "datac";

dffeas \mem~380 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_12),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~380_q ),
	.prn(vcc));
defparam \mem~380 .is_wysiwyg = "true";
defparam \mem~380 .power_up = "low";

dffeas \mem~252 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_12),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~252_q ),
	.prn(vcc));
defparam \mem~252 .is_wysiwyg = "true";
defparam \mem~252 .power_up = "low";

dffeas \mem~124 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_12),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~124_q ),
	.prn(vcc));
defparam \mem~124 .is_wysiwyg = "true";
defparam \mem~124 .power_up = "low";

cycloneive_lcell_comb \mem~1036 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~252_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~124_q ),
	.cin(gnd),
	.combout(\mem~1036_combout ),
	.cout());
defparam \mem~1036 .lut_mask = 16'hE5E0;
defparam \mem~1036 .sum_lutc_input = "datac";

dffeas \mem~508 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_12),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~508_q ),
	.prn(vcc));
defparam \mem~508 .is_wysiwyg = "true";
defparam \mem~508 .power_up = "low";

cycloneive_lcell_comb \mem~1037 (
	.dataa(\mem~380_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1036_combout ),
	.datad(\mem~508_q ),
	.cin(gnd),
	.combout(\mem~1037_combout ),
	.cout());
defparam \mem~1037 .lut_mask = 16'hF838;
defparam \mem~1037 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1038 (
	.dataa(\mem~1035_combout ),
	.datab(\mem~1037_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1038_combout ),
	.cout());
defparam \mem~1038 .lut_mask = 16'hAACC;
defparam \mem~1038 .sum_lutc_input = "datac";

dffeas \internal_out_payload[134] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1038_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[134]~q ),
	.prn(vcc));
defparam \internal_out_payload[134] .is_wysiwyg = "true";
defparam \internal_out_payload[134] .power_up = "low";

dffeas \mem~763 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_11),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~763_q ),
	.prn(vcc));
defparam \mem~763 .is_wysiwyg = "true";
defparam \mem~763 .power_up = "low";

dffeas \mem~891 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_11),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~891_q ),
	.prn(vcc));
defparam \mem~891 .is_wysiwyg = "true";
defparam \mem~891 .power_up = "low";

dffeas \mem~635 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_11),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~635_q ),
	.prn(vcc));
defparam \mem~635 .is_wysiwyg = "true";
defparam \mem~635 .power_up = "low";

cycloneive_lcell_comb \mem~1039 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~891_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~635_q ),
	.cin(gnd),
	.combout(\mem~1039_combout ),
	.cout());
defparam \mem~1039 .lut_mask = 16'hE5E0;
defparam \mem~1039 .sum_lutc_input = "datac";

dffeas \mem~1019 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_11),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~1019_q ),
	.prn(vcc));
defparam \mem~1019 .is_wysiwyg = "true";
defparam \mem~1019 .power_up = "low";

cycloneive_lcell_comb \mem~1040 (
	.dataa(\mem~763_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1039_combout ),
	.datad(\mem~1019_q ),
	.cin(gnd),
	.combout(\mem~1040_combout ),
	.cout());
defparam \mem~1040 .lut_mask = 16'hF838;
defparam \mem~1040 .sum_lutc_input = "datac";

dffeas \mem~379 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_11),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~379_q ),
	.prn(vcc));
defparam \mem~379 .is_wysiwyg = "true";
defparam \mem~379 .power_up = "low";

dffeas \mem~251 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_11),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~251_q ),
	.prn(vcc));
defparam \mem~251 .is_wysiwyg = "true";
defparam \mem~251 .power_up = "low";

dffeas \mem~123 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_11),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~123_q ),
	.prn(vcc));
defparam \mem~123 .is_wysiwyg = "true";
defparam \mem~123 .power_up = "low";

cycloneive_lcell_comb \mem~1041 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~251_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~123_q ),
	.cin(gnd),
	.combout(\mem~1041_combout ),
	.cout());
defparam \mem~1041 .lut_mask = 16'hE5E0;
defparam \mem~1041 .sum_lutc_input = "datac";

dffeas \mem~507 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_11),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~507_q ),
	.prn(vcc));
defparam \mem~507 .is_wysiwyg = "true";
defparam \mem~507 .power_up = "low";

cycloneive_lcell_comb \mem~1042 (
	.dataa(\mem~379_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1041_combout ),
	.datad(\mem~507_q ),
	.cin(gnd),
	.combout(\mem~1042_combout ),
	.cout());
defparam \mem~1042 .lut_mask = 16'hF838;
defparam \mem~1042 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1043 (
	.dataa(\mem~1040_combout ),
	.datab(\mem~1042_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1043_combout ),
	.cout());
defparam \mem~1043 .lut_mask = 16'hAACC;
defparam \mem~1043 .sum_lutc_input = "datac";

dffeas \internal_out_payload[133] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1043_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[133]~q ),
	.prn(vcc));
defparam \internal_out_payload[133] .is_wysiwyg = "true";
defparam \internal_out_payload[133] .power_up = "low";

dffeas \mem~762 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_10),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~762_q ),
	.prn(vcc));
defparam \mem~762 .is_wysiwyg = "true";
defparam \mem~762 .power_up = "low";

dffeas \mem~890 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_10),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~890_q ),
	.prn(vcc));
defparam \mem~890 .is_wysiwyg = "true";
defparam \mem~890 .power_up = "low";

dffeas \mem~634 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_10),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~634_q ),
	.prn(vcc));
defparam \mem~634 .is_wysiwyg = "true";
defparam \mem~634 .power_up = "low";

cycloneive_lcell_comb \mem~1044 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~890_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~634_q ),
	.cin(gnd),
	.combout(\mem~1044_combout ),
	.cout());
defparam \mem~1044 .lut_mask = 16'hE5E0;
defparam \mem~1044 .sum_lutc_input = "datac";

dffeas \mem~1018 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_10),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~1018_q ),
	.prn(vcc));
defparam \mem~1018 .is_wysiwyg = "true";
defparam \mem~1018 .power_up = "low";

cycloneive_lcell_comb \mem~1045 (
	.dataa(\mem~762_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1044_combout ),
	.datad(\mem~1018_q ),
	.cin(gnd),
	.combout(\mem~1045_combout ),
	.cout());
defparam \mem~1045 .lut_mask = 16'hF838;
defparam \mem~1045 .sum_lutc_input = "datac";

dffeas \mem~378 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_10),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~378_q ),
	.prn(vcc));
defparam \mem~378 .is_wysiwyg = "true";
defparam \mem~378 .power_up = "low";

dffeas \mem~250 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_10),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~250_q ),
	.prn(vcc));
defparam \mem~250 .is_wysiwyg = "true";
defparam \mem~250 .power_up = "low";

dffeas \mem~122 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_10),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~122_q ),
	.prn(vcc));
defparam \mem~122 .is_wysiwyg = "true";
defparam \mem~122 .power_up = "low";

cycloneive_lcell_comb \mem~1046 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~250_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~122_q ),
	.cin(gnd),
	.combout(\mem~1046_combout ),
	.cout());
defparam \mem~1046 .lut_mask = 16'hE5E0;
defparam \mem~1046 .sum_lutc_input = "datac";

dffeas \mem~506 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_10),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~506_q ),
	.prn(vcc));
defparam \mem~506 .is_wysiwyg = "true";
defparam \mem~506 .power_up = "low";

cycloneive_lcell_comb \mem~1047 (
	.dataa(\mem~378_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1046_combout ),
	.datad(\mem~506_q ),
	.cin(gnd),
	.combout(\mem~1047_combout ),
	.cout());
defparam \mem~1047 .lut_mask = 16'hF838;
defparam \mem~1047 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1048 (
	.dataa(\mem~1045_combout ),
	.datab(\mem~1047_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1048_combout ),
	.cout());
defparam \mem~1048 .lut_mask = 16'hAACC;
defparam \mem~1048 .sum_lutc_input = "datac";

dffeas \internal_out_payload[132] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1048_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[132]~q ),
	.prn(vcc));
defparam \internal_out_payload[132] .is_wysiwyg = "true";
defparam \internal_out_payload[132] .power_up = "low";

dffeas \mem~712 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(out_data_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~712_q ),
	.prn(vcc));
defparam \mem~712 .is_wysiwyg = "true";
defparam \mem~712 .power_up = "low";

dffeas \mem~840 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(out_data_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~840_q ),
	.prn(vcc));
defparam \mem~840 .is_wysiwyg = "true";
defparam \mem~840 .power_up = "low";

dffeas \mem~584 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(out_data_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~584_q ),
	.prn(vcc));
defparam \mem~584 .is_wysiwyg = "true";
defparam \mem~584 .power_up = "low";

cycloneive_lcell_comb \mem~1049 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~840_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~584_q ),
	.cin(gnd),
	.combout(\mem~1049_combout ),
	.cout());
defparam \mem~1049 .lut_mask = 16'hE5E0;
defparam \mem~1049 .sum_lutc_input = "datac";

dffeas \mem~968 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(out_data_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~968_q ),
	.prn(vcc));
defparam \mem~968 .is_wysiwyg = "true";
defparam \mem~968 .power_up = "low";

cycloneive_lcell_comb \mem~1050 (
	.dataa(\mem~712_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1049_combout ),
	.datad(\mem~968_q ),
	.cin(gnd),
	.combout(\mem~1050_combout ),
	.cout());
defparam \mem~1050 .lut_mask = 16'hF838;
defparam \mem~1050 .sum_lutc_input = "datac";

dffeas \mem~328 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(out_data_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~328_q ),
	.prn(vcc));
defparam \mem~328 .is_wysiwyg = "true";
defparam \mem~328 .power_up = "low";

dffeas \mem~200 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(out_data_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~200_q ),
	.prn(vcc));
defparam \mem~200 .is_wysiwyg = "true";
defparam \mem~200 .power_up = "low";

dffeas \mem~72 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(out_data_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~72_q ),
	.prn(vcc));
defparam \mem~72 .is_wysiwyg = "true";
defparam \mem~72 .power_up = "low";

cycloneive_lcell_comb \mem~1051 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~200_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~72_q ),
	.cin(gnd),
	.combout(\mem~1051_combout ),
	.cout());
defparam \mem~1051 .lut_mask = 16'hE5E0;
defparam \mem~1051 .sum_lutc_input = "datac";

dffeas \mem~456 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(out_data_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~456_q ),
	.prn(vcc));
defparam \mem~456 .is_wysiwyg = "true";
defparam \mem~456 .power_up = "low";

cycloneive_lcell_comb \mem~1052 (
	.dataa(\mem~328_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1051_combout ),
	.datad(\mem~456_q ),
	.cin(gnd),
	.combout(\mem~1052_combout ),
	.cout());
defparam \mem~1052 .lut_mask = 16'hF838;
defparam \mem~1052 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1053 (
	.dataa(\mem~1050_combout ),
	.datab(\mem~1052_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1053_combout ),
	.cout());
defparam \mem~1053 .lut_mask = 16'hAACC;
defparam \mem~1053 .sum_lutc_input = "datac";

dffeas \internal_out_payload[74] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1053_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[74]~q ),
	.prn(vcc));
defparam \internal_out_payload[74] .is_wysiwyg = "true";
defparam \internal_out_payload[74] .power_up = "low";

dffeas \mem~714 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(out_data_2),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~714_q ),
	.prn(vcc));
defparam \mem~714 .is_wysiwyg = "true";
defparam \mem~714 .power_up = "low";

dffeas \mem~842 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(out_data_2),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~842_q ),
	.prn(vcc));
defparam \mem~842 .is_wysiwyg = "true";
defparam \mem~842 .power_up = "low";

dffeas \mem~586 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(out_data_2),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~586_q ),
	.prn(vcc));
defparam \mem~586 .is_wysiwyg = "true";
defparam \mem~586 .power_up = "low";

cycloneive_lcell_comb \mem~1054 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~842_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~586_q ),
	.cin(gnd),
	.combout(\mem~1054_combout ),
	.cout());
defparam \mem~1054 .lut_mask = 16'hE5E0;
defparam \mem~1054 .sum_lutc_input = "datac";

dffeas \mem~970 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(out_data_2),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~970_q ),
	.prn(vcc));
defparam \mem~970 .is_wysiwyg = "true";
defparam \mem~970 .power_up = "low";

cycloneive_lcell_comb \mem~1055 (
	.dataa(\mem~714_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1054_combout ),
	.datad(\mem~970_q ),
	.cin(gnd),
	.combout(\mem~1055_combout ),
	.cout());
defparam \mem~1055 .lut_mask = 16'hF838;
defparam \mem~1055 .sum_lutc_input = "datac";

dffeas \mem~330 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(out_data_2),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~330_q ),
	.prn(vcc));
defparam \mem~330 .is_wysiwyg = "true";
defparam \mem~330 .power_up = "low";

dffeas \mem~202 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(out_data_2),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~202_q ),
	.prn(vcc));
defparam \mem~202 .is_wysiwyg = "true";
defparam \mem~202 .power_up = "low";

dffeas \mem~74 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(out_data_2),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~74_q ),
	.prn(vcc));
defparam \mem~74 .is_wysiwyg = "true";
defparam \mem~74 .power_up = "low";

cycloneive_lcell_comb \mem~1056 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~202_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~74_q ),
	.cin(gnd),
	.combout(\mem~1056_combout ),
	.cout());
defparam \mem~1056 .lut_mask = 16'hE5E0;
defparam \mem~1056 .sum_lutc_input = "datac";

dffeas \mem~458 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(out_data_2),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~458_q ),
	.prn(vcc));
defparam \mem~458 .is_wysiwyg = "true";
defparam \mem~458 .power_up = "low";

cycloneive_lcell_comb \mem~1057 (
	.dataa(\mem~330_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1056_combout ),
	.datad(\mem~458_q ),
	.cin(gnd),
	.combout(\mem~1057_combout ),
	.cout());
defparam \mem~1057 .lut_mask = 16'hF838;
defparam \mem~1057 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1058 (
	.dataa(\mem~1055_combout ),
	.datab(\mem~1057_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1058_combout ),
	.cout());
defparam \mem~1058 .lut_mask = 16'hAACC;
defparam \mem~1058 .sum_lutc_input = "datac";

dffeas \internal_out_payload[76] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1058_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[76]~q ),
	.prn(vcc));
defparam \internal_out_payload[76] .is_wysiwyg = "true";
defparam \internal_out_payload[76] .power_up = "low";

dffeas \mem~711 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_8),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~711_q ),
	.prn(vcc));
defparam \mem~711 .is_wysiwyg = "true";
defparam \mem~711 .power_up = "low";

dffeas \mem~839 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_8),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~839_q ),
	.prn(vcc));
defparam \mem~839 .is_wysiwyg = "true";
defparam \mem~839 .power_up = "low";

dffeas \mem~583 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_8),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~583_q ),
	.prn(vcc));
defparam \mem~583 .is_wysiwyg = "true";
defparam \mem~583 .power_up = "low";

cycloneive_lcell_comb \mem~1059 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~839_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~583_q ),
	.cin(gnd),
	.combout(\mem~1059_combout ),
	.cout());
defparam \mem~1059 .lut_mask = 16'hE5E0;
defparam \mem~1059 .sum_lutc_input = "datac";

dffeas \mem~967 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_8),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~967_q ),
	.prn(vcc));
defparam \mem~967 .is_wysiwyg = "true";
defparam \mem~967 .power_up = "low";

cycloneive_lcell_comb \mem~1060 (
	.dataa(\mem~711_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1059_combout ),
	.datad(\mem~967_q ),
	.cin(gnd),
	.combout(\mem~1060_combout ),
	.cout());
defparam \mem~1060 .lut_mask = 16'hF838;
defparam \mem~1060 .sum_lutc_input = "datac";

dffeas \mem~327 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_8),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~327_q ),
	.prn(vcc));
defparam \mem~327 .is_wysiwyg = "true";
defparam \mem~327 .power_up = "low";

dffeas \mem~199 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_8),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~199_q ),
	.prn(vcc));
defparam \mem~199 .is_wysiwyg = "true";
defparam \mem~199 .power_up = "low";

dffeas \mem~71 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_8),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~71_q ),
	.prn(vcc));
defparam \mem~71 .is_wysiwyg = "true";
defparam \mem~71 .power_up = "low";

cycloneive_lcell_comb \mem~1061 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~199_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~71_q ),
	.cin(gnd),
	.combout(\mem~1061_combout ),
	.cout());
defparam \mem~1061 .lut_mask = 16'hE5E0;
defparam \mem~1061 .sum_lutc_input = "datac";

dffeas \mem~455 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_8),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~455_q ),
	.prn(vcc));
defparam \mem~455 .is_wysiwyg = "true";
defparam \mem~455 .power_up = "low";

cycloneive_lcell_comb \mem~1062 (
	.dataa(\mem~327_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1061_combout ),
	.datad(\mem~455_q ),
	.cin(gnd),
	.combout(\mem~1062_combout ),
	.cout());
defparam \mem~1062 .lut_mask = 16'hF838;
defparam \mem~1062 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1063 (
	.dataa(\mem~1060_combout ),
	.datab(\mem~1062_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1063_combout ),
	.cout());
defparam \mem~1063 .lut_mask = 16'hAACC;
defparam \mem~1063 .sum_lutc_input = "datac";

dffeas \internal_out_payload[73] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1063_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[73]~q ),
	.prn(vcc));
defparam \internal_out_payload[73] .is_wysiwyg = "true";
defparam \internal_out_payload[73] .power_up = "low";

dffeas \mem~707 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_4),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~707_q ),
	.prn(vcc));
defparam \mem~707 .is_wysiwyg = "true";
defparam \mem~707 .power_up = "low";

dffeas \mem~835 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_4),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~835_q ),
	.prn(vcc));
defparam \mem~835 .is_wysiwyg = "true";
defparam \mem~835 .power_up = "low";

dffeas \mem~579 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_4),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~579_q ),
	.prn(vcc));
defparam \mem~579 .is_wysiwyg = "true";
defparam \mem~579 .power_up = "low";

cycloneive_lcell_comb \mem~1064 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~835_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~579_q ),
	.cin(gnd),
	.combout(\mem~1064_combout ),
	.cout());
defparam \mem~1064 .lut_mask = 16'hE5E0;
defparam \mem~1064 .sum_lutc_input = "datac";

dffeas \mem~963 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_4),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~963_q ),
	.prn(vcc));
defparam \mem~963 .is_wysiwyg = "true";
defparam \mem~963 .power_up = "low";

cycloneive_lcell_comb \mem~1065 (
	.dataa(\mem~707_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1064_combout ),
	.datad(\mem~963_q ),
	.cin(gnd),
	.combout(\mem~1065_combout ),
	.cout());
defparam \mem~1065 .lut_mask = 16'hF838;
defparam \mem~1065 .sum_lutc_input = "datac";

dffeas \mem~323 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_4),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~323_q ),
	.prn(vcc));
defparam \mem~323 .is_wysiwyg = "true";
defparam \mem~323 .power_up = "low";

dffeas \mem~195 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_4),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~195_q ),
	.prn(vcc));
defparam \mem~195 .is_wysiwyg = "true";
defparam \mem~195 .power_up = "low";

dffeas \mem~67 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_4),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~67_q ),
	.prn(vcc));
defparam \mem~67 .is_wysiwyg = "true";
defparam \mem~67 .power_up = "low";

cycloneive_lcell_comb \mem~1066 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~195_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~67_q ),
	.cin(gnd),
	.combout(\mem~1066_combout ),
	.cout());
defparam \mem~1066 .lut_mask = 16'hE5E0;
defparam \mem~1066 .sum_lutc_input = "datac";

dffeas \mem~451 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_4),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~451_q ),
	.prn(vcc));
defparam \mem~451 .is_wysiwyg = "true";
defparam \mem~451 .power_up = "low";

cycloneive_lcell_comb \mem~1067 (
	.dataa(\mem~323_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1066_combout ),
	.datad(\mem~451_q ),
	.cin(gnd),
	.combout(\mem~1067_combout ),
	.cout());
defparam \mem~1067 .lut_mask = 16'hF838;
defparam \mem~1067 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1068 (
	.dataa(\mem~1065_combout ),
	.datab(\mem~1067_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1068_combout ),
	.cout());
defparam \mem~1068 .lut_mask = 16'hAACC;
defparam \mem~1068 .sum_lutc_input = "datac";

dffeas \internal_out_payload[69] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1068_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[69]~q ),
	.prn(vcc));
defparam \internal_out_payload[69] .is_wysiwyg = "true";
defparam \internal_out_payload[69] .power_up = "low";

dffeas \mem~705 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_2),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~705_q ),
	.prn(vcc));
defparam \mem~705 .is_wysiwyg = "true";
defparam \mem~705 .power_up = "low";

dffeas \mem~833 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_2),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~833_q ),
	.prn(vcc));
defparam \mem~833 .is_wysiwyg = "true";
defparam \mem~833 .power_up = "low";

dffeas \mem~577 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_2),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~577_q ),
	.prn(vcc));
defparam \mem~577 .is_wysiwyg = "true";
defparam \mem~577 .power_up = "low";

cycloneive_lcell_comb \mem~1069 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~833_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~577_q ),
	.cin(gnd),
	.combout(\mem~1069_combout ),
	.cout());
defparam \mem~1069 .lut_mask = 16'hE5E0;
defparam \mem~1069 .sum_lutc_input = "datac";

dffeas \mem~961 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_2),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~961_q ),
	.prn(vcc));
defparam \mem~961 .is_wysiwyg = "true";
defparam \mem~961 .power_up = "low";

cycloneive_lcell_comb \mem~1070 (
	.dataa(\mem~705_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1069_combout ),
	.datad(\mem~961_q ),
	.cin(gnd),
	.combout(\mem~1070_combout ),
	.cout());
defparam \mem~1070 .lut_mask = 16'hF838;
defparam \mem~1070 .sum_lutc_input = "datac";

dffeas \mem~321 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_2),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~321_q ),
	.prn(vcc));
defparam \mem~321 .is_wysiwyg = "true";
defparam \mem~321 .power_up = "low";

dffeas \mem~193 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_2),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~193_q ),
	.prn(vcc));
defparam \mem~193 .is_wysiwyg = "true";
defparam \mem~193 .power_up = "low";

dffeas \mem~65 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_2),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~65_q ),
	.prn(vcc));
defparam \mem~65 .is_wysiwyg = "true";
defparam \mem~65 .power_up = "low";

cycloneive_lcell_comb \mem~1071 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~193_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~65_q ),
	.cin(gnd),
	.combout(\mem~1071_combout ),
	.cout());
defparam \mem~1071 .lut_mask = 16'hE5E0;
defparam \mem~1071 .sum_lutc_input = "datac";

dffeas \mem~449 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_2),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~449_q ),
	.prn(vcc));
defparam \mem~449 .is_wysiwyg = "true";
defparam \mem~449 .power_up = "low";

cycloneive_lcell_comb \mem~1072 (
	.dataa(\mem~321_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1071_combout ),
	.datad(\mem~449_q ),
	.cin(gnd),
	.combout(\mem~1072_combout ),
	.cout());
defparam \mem~1072 .lut_mask = 16'hF838;
defparam \mem~1072 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1073 (
	.dataa(\mem~1070_combout ),
	.datab(\mem~1072_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1073_combout ),
	.cout());
defparam \mem~1073 .lut_mask = 16'hAACC;
defparam \mem~1073 .sum_lutc_input = "datac";

dffeas \internal_out_payload[67] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1073_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[67]~q ),
	.prn(vcc));
defparam \internal_out_payload[67] .is_wysiwyg = "true";
defparam \internal_out_payload[67] .power_up = "low";

dffeas \mem~709 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_6),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~709_q ),
	.prn(vcc));
defparam \mem~709 .is_wysiwyg = "true";
defparam \mem~709 .power_up = "low";

dffeas \mem~837 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_6),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~837_q ),
	.prn(vcc));
defparam \mem~837 .is_wysiwyg = "true";
defparam \mem~837 .power_up = "low";

dffeas \mem~581 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_6),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~581_q ),
	.prn(vcc));
defparam \mem~581 .is_wysiwyg = "true";
defparam \mem~581 .power_up = "low";

cycloneive_lcell_comb \mem~1074 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~837_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~581_q ),
	.cin(gnd),
	.combout(\mem~1074_combout ),
	.cout());
defparam \mem~1074 .lut_mask = 16'hE5E0;
defparam \mem~1074 .sum_lutc_input = "datac";

dffeas \mem~965 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_6),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~965_q ),
	.prn(vcc));
defparam \mem~965 .is_wysiwyg = "true";
defparam \mem~965 .power_up = "low";

cycloneive_lcell_comb \mem~1075 (
	.dataa(\mem~709_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1074_combout ),
	.datad(\mem~965_q ),
	.cin(gnd),
	.combout(\mem~1075_combout ),
	.cout());
defparam \mem~1075 .lut_mask = 16'hF838;
defparam \mem~1075 .sum_lutc_input = "datac";

dffeas \mem~325 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_6),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~325_q ),
	.prn(vcc));
defparam \mem~325 .is_wysiwyg = "true";
defparam \mem~325 .power_up = "low";

dffeas \mem~197 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_6),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~197_q ),
	.prn(vcc));
defparam \mem~197 .is_wysiwyg = "true";
defparam \mem~197 .power_up = "low";

dffeas \mem~69 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_6),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~69_q ),
	.prn(vcc));
defparam \mem~69 .is_wysiwyg = "true";
defparam \mem~69 .power_up = "low";

cycloneive_lcell_comb \mem~1076 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~197_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~69_q ),
	.cin(gnd),
	.combout(\mem~1076_combout ),
	.cout());
defparam \mem~1076 .lut_mask = 16'hE5E0;
defparam \mem~1076 .sum_lutc_input = "datac";

dffeas \mem~453 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_6),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~453_q ),
	.prn(vcc));
defparam \mem~453 .is_wysiwyg = "true";
defparam \mem~453 .power_up = "low";

cycloneive_lcell_comb \mem~1077 (
	.dataa(\mem~325_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1076_combout ),
	.datad(\mem~453_q ),
	.cin(gnd),
	.combout(\mem~1077_combout ),
	.cout());
defparam \mem~1077 .lut_mask = 16'hF838;
defparam \mem~1077 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1078 (
	.dataa(\mem~1075_combout ),
	.datab(\mem~1077_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1078_combout ),
	.cout());
defparam \mem~1078 .lut_mask = 16'hAACC;
defparam \mem~1078 .sum_lutc_input = "datac";

dffeas \internal_out_payload[71] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1078_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[71]~q ),
	.prn(vcc));
defparam \internal_out_payload[71] .is_wysiwyg = "true";
defparam \internal_out_payload[71] .power_up = "low";

dffeas \mem~708 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_5),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~708_q ),
	.prn(vcc));
defparam \mem~708 .is_wysiwyg = "true";
defparam \mem~708 .power_up = "low";

dffeas \mem~836 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_5),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~836_q ),
	.prn(vcc));
defparam \mem~836 .is_wysiwyg = "true";
defparam \mem~836 .power_up = "low";

dffeas \mem~580 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_5),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~580_q ),
	.prn(vcc));
defparam \mem~580 .is_wysiwyg = "true";
defparam \mem~580 .power_up = "low";

cycloneive_lcell_comb \mem~1079 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~836_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~580_q ),
	.cin(gnd),
	.combout(\mem~1079_combout ),
	.cout());
defparam \mem~1079 .lut_mask = 16'hE5E0;
defparam \mem~1079 .sum_lutc_input = "datac";

dffeas \mem~964 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_5),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~964_q ),
	.prn(vcc));
defparam \mem~964 .is_wysiwyg = "true";
defparam \mem~964 .power_up = "low";

cycloneive_lcell_comb \mem~1080 (
	.dataa(\mem~708_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1079_combout ),
	.datad(\mem~964_q ),
	.cin(gnd),
	.combout(\mem~1080_combout ),
	.cout());
defparam \mem~1080 .lut_mask = 16'hF838;
defparam \mem~1080 .sum_lutc_input = "datac";

dffeas \mem~324 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_5),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~324_q ),
	.prn(vcc));
defparam \mem~324 .is_wysiwyg = "true";
defparam \mem~324 .power_up = "low";

dffeas \mem~196 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_5),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~196_q ),
	.prn(vcc));
defparam \mem~196 .is_wysiwyg = "true";
defparam \mem~196 .power_up = "low";

dffeas \mem~68 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_5),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~68_q ),
	.prn(vcc));
defparam \mem~68 .is_wysiwyg = "true";
defparam \mem~68 .power_up = "low";

cycloneive_lcell_comb \mem~1081 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~196_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~68_q ),
	.cin(gnd),
	.combout(\mem~1081_combout ),
	.cout());
defparam \mem~1081 .lut_mask = 16'hE5E0;
defparam \mem~1081 .sum_lutc_input = "datac";

dffeas \mem~452 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_5),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~452_q ),
	.prn(vcc));
defparam \mem~452 .is_wysiwyg = "true";
defparam \mem~452 .power_up = "low";

cycloneive_lcell_comb \mem~1082 (
	.dataa(\mem~324_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1081_combout ),
	.datad(\mem~452_q ),
	.cin(gnd),
	.combout(\mem~1082_combout ),
	.cout());
defparam \mem~1082 .lut_mask = 16'hF838;
defparam \mem~1082 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1083 (
	.dataa(\mem~1080_combout ),
	.datab(\mem~1082_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1083_combout ),
	.cout());
defparam \mem~1083 .lut_mask = 16'hAACC;
defparam \mem~1083 .sum_lutc_input = "datac";

dffeas \internal_out_payload[70] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1083_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[70]~q ),
	.prn(vcc));
defparam \internal_out_payload[70] .is_wysiwyg = "true";
defparam \internal_out_payload[70] .power_up = "low";

dffeas \mem~710 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_7),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~710_q ),
	.prn(vcc));
defparam \mem~710 .is_wysiwyg = "true";
defparam \mem~710 .power_up = "low";

dffeas \mem~838 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_7),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~838_q ),
	.prn(vcc));
defparam \mem~838 .is_wysiwyg = "true";
defparam \mem~838 .power_up = "low";

dffeas \mem~582 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_7),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~582_q ),
	.prn(vcc));
defparam \mem~582 .is_wysiwyg = "true";
defparam \mem~582 .power_up = "low";

cycloneive_lcell_comb \mem~1084 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~838_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~582_q ),
	.cin(gnd),
	.combout(\mem~1084_combout ),
	.cout());
defparam \mem~1084 .lut_mask = 16'hE5E0;
defparam \mem~1084 .sum_lutc_input = "datac";

dffeas \mem~966 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_7),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~966_q ),
	.prn(vcc));
defparam \mem~966 .is_wysiwyg = "true";
defparam \mem~966 .power_up = "low";

cycloneive_lcell_comb \mem~1085 (
	.dataa(\mem~710_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1084_combout ),
	.datad(\mem~966_q ),
	.cin(gnd),
	.combout(\mem~1085_combout ),
	.cout());
defparam \mem~1085 .lut_mask = 16'hF838;
defparam \mem~1085 .sum_lutc_input = "datac";

dffeas \mem~326 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_7),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~326_q ),
	.prn(vcc));
defparam \mem~326 .is_wysiwyg = "true";
defparam \mem~326 .power_up = "low";

dffeas \mem~198 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_7),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~198_q ),
	.prn(vcc));
defparam \mem~198 .is_wysiwyg = "true";
defparam \mem~198 .power_up = "low";

dffeas \mem~70 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_7),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~70_q ),
	.prn(vcc));
defparam \mem~70 .is_wysiwyg = "true";
defparam \mem~70 .power_up = "low";

cycloneive_lcell_comb \mem~1086 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~198_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~70_q ),
	.cin(gnd),
	.combout(\mem~1086_combout ),
	.cout());
defparam \mem~1086 .lut_mask = 16'hE5E0;
defparam \mem~1086 .sum_lutc_input = "datac";

dffeas \mem~454 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_7),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~454_q ),
	.prn(vcc));
defparam \mem~454 .is_wysiwyg = "true";
defparam \mem~454 .power_up = "low";

cycloneive_lcell_comb \mem~1087 (
	.dataa(\mem~326_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1086_combout ),
	.datad(\mem~454_q ),
	.cin(gnd),
	.combout(\mem~1087_combout ),
	.cout());
defparam \mem~1087 .lut_mask = 16'hF838;
defparam \mem~1087 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1088 (
	.dataa(\mem~1085_combout ),
	.datab(\mem~1087_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1088_combout ),
	.cout());
defparam \mem~1088 .lut_mask = 16'hAACC;
defparam \mem~1088 .sum_lutc_input = "datac";

dffeas \internal_out_payload[72] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1088_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[72]~q ),
	.prn(vcc));
defparam \internal_out_payload[72] .is_wysiwyg = "true";
defparam \internal_out_payload[72] .power_up = "low";

dffeas \mem~706 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_3),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~706_q ),
	.prn(vcc));
defparam \mem~706 .is_wysiwyg = "true";
defparam \mem~706 .power_up = "low";

dffeas \mem~834 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_3),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~834_q ),
	.prn(vcc));
defparam \mem~834 .is_wysiwyg = "true";
defparam \mem~834 .power_up = "low";

dffeas \mem~578 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_3),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~578_q ),
	.prn(vcc));
defparam \mem~578 .is_wysiwyg = "true";
defparam \mem~578 .power_up = "low";

cycloneive_lcell_comb \mem~1089 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~834_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~578_q ),
	.cin(gnd),
	.combout(\mem~1089_combout ),
	.cout());
defparam \mem~1089 .lut_mask = 16'hE5E0;
defparam \mem~1089 .sum_lutc_input = "datac";

dffeas \mem~962 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_3),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~962_q ),
	.prn(vcc));
defparam \mem~962 .is_wysiwyg = "true";
defparam \mem~962 .power_up = "low";

cycloneive_lcell_comb \mem~1090 (
	.dataa(\mem~706_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1089_combout ),
	.datad(\mem~962_q ),
	.cin(gnd),
	.combout(\mem~1090_combout ),
	.cout());
defparam \mem~1090 .lut_mask = 16'hF838;
defparam \mem~1090 .sum_lutc_input = "datac";

dffeas \mem~322 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_3),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~322_q ),
	.prn(vcc));
defparam \mem~322 .is_wysiwyg = "true";
defparam \mem~322 .power_up = "low";

dffeas \mem~194 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_3),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~194_q ),
	.prn(vcc));
defparam \mem~194 .is_wysiwyg = "true";
defparam \mem~194 .power_up = "low";

dffeas \mem~66 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_3),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~66_q ),
	.prn(vcc));
defparam \mem~66 .is_wysiwyg = "true";
defparam \mem~66 .power_up = "low";

cycloneive_lcell_comb \mem~1091 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~194_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~66_q ),
	.cin(gnd),
	.combout(\mem~1091_combout ),
	.cout());
defparam \mem~1091 .lut_mask = 16'hE5E0;
defparam \mem~1091 .sum_lutc_input = "datac";

dffeas \mem~450 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_3),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~450_q ),
	.prn(vcc));
defparam \mem~450 .is_wysiwyg = "true";
defparam \mem~450 .power_up = "low";

cycloneive_lcell_comb \mem~1092 (
	.dataa(\mem~322_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1091_combout ),
	.datad(\mem~450_q ),
	.cin(gnd),
	.combout(\mem~1092_combout ),
	.cout());
defparam \mem~1092 .lut_mask = 16'hF838;
defparam \mem~1092 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1093 (
	.dataa(\mem~1090_combout ),
	.datab(\mem~1092_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1093_combout ),
	.cout());
defparam \mem~1093 .lut_mask = 16'hAACC;
defparam \mem~1093 .sum_lutc_input = "datac";

dffeas \internal_out_payload[68] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1093_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[68]~q ),
	.prn(vcc));
defparam \internal_out_payload[68] .is_wysiwyg = "true";
defparam \internal_out_payload[68] .power_up = "low";

dffeas \mem~704 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_1),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~704_q ),
	.prn(vcc));
defparam \mem~704 .is_wysiwyg = "true";
defparam \mem~704 .power_up = "low";

dffeas \mem~832 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_1),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~832_q ),
	.prn(vcc));
defparam \mem~832 .is_wysiwyg = "true";
defparam \mem~832 .power_up = "low";

dffeas \mem~576 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_1),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~576_q ),
	.prn(vcc));
defparam \mem~576 .is_wysiwyg = "true";
defparam \mem~576 .power_up = "low";

cycloneive_lcell_comb \mem~1094 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~832_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~576_q ),
	.cin(gnd),
	.combout(\mem~1094_combout ),
	.cout());
defparam \mem~1094 .lut_mask = 16'hE5E0;
defparam \mem~1094 .sum_lutc_input = "datac";

dffeas \mem~960 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_1),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~960_q ),
	.prn(vcc));
defparam \mem~960 .is_wysiwyg = "true";
defparam \mem~960 .power_up = "low";

cycloneive_lcell_comb \mem~1095 (
	.dataa(\mem~704_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1094_combout ),
	.datad(\mem~960_q ),
	.cin(gnd),
	.combout(\mem~1095_combout ),
	.cout());
defparam \mem~1095 .lut_mask = 16'hF838;
defparam \mem~1095 .sum_lutc_input = "datac";

dffeas \mem~320 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_1),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~320_q ),
	.prn(vcc));
defparam \mem~320 .is_wysiwyg = "true";
defparam \mem~320 .power_up = "low";

dffeas \mem~192 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_1),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~192_q ),
	.prn(vcc));
defparam \mem~192 .is_wysiwyg = "true";
defparam \mem~192 .power_up = "low";

dffeas \mem~64 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_1),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~64_q ),
	.prn(vcc));
defparam \mem~64 .is_wysiwyg = "true";
defparam \mem~64 .power_up = "low";

cycloneive_lcell_comb \mem~1096 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~192_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~64_q ),
	.cin(gnd),
	.combout(\mem~1096_combout ),
	.cout());
defparam \mem~1096 .lut_mask = 16'hE5E0;
defparam \mem~1096 .sum_lutc_input = "datac";

dffeas \mem~448 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_1),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~448_q ),
	.prn(vcc));
defparam \mem~448 .is_wysiwyg = "true";
defparam \mem~448 .power_up = "low";

cycloneive_lcell_comb \mem~1097 (
	.dataa(\mem~320_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1096_combout ),
	.datad(\mem~448_q ),
	.cin(gnd),
	.combout(\mem~1097_combout ),
	.cout());
defparam \mem~1097 .lut_mask = 16'hF838;
defparam \mem~1097 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1098 (
	.dataa(\mem~1095_combout ),
	.datab(\mem~1097_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1098_combout ),
	.cout());
defparam \mem~1098 .lut_mask = 16'hAACC;
defparam \mem~1098 .sum_lutc_input = "datac";

dffeas \internal_out_payload[66] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1098_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[66]~q ),
	.prn(vcc));
defparam \internal_out_payload[66] .is_wysiwyg = "true";
defparam \internal_out_payload[66] .power_up = "low";

dffeas \mem~767 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~767_q ),
	.prn(vcc));
defparam \mem~767 .is_wysiwyg = "true";
defparam \mem~767 .power_up = "low";

dffeas \mem~895 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~895_q ),
	.prn(vcc));
defparam \mem~895 .is_wysiwyg = "true";
defparam \mem~895 .power_up = "low";

dffeas \mem~639 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~639_q ),
	.prn(vcc));
defparam \mem~639 .is_wysiwyg = "true";
defparam \mem~639 .power_up = "low";

cycloneive_lcell_comb \mem~1099 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~895_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~639_q ),
	.cin(gnd),
	.combout(\mem~1099_combout ),
	.cout());
defparam \mem~1099 .lut_mask = 16'hE5E0;
defparam \mem~1099 .sum_lutc_input = "datac";

dffeas \mem~1023 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~1023_q ),
	.prn(vcc));
defparam \mem~1023 .is_wysiwyg = "true";
defparam \mem~1023 .power_up = "low";

cycloneive_lcell_comb \mem~1100 (
	.dataa(\mem~767_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1099_combout ),
	.datad(\mem~1023_q ),
	.cin(gnd),
	.combout(\mem~1100_combout ),
	.cout());
defparam \mem~1100 .lut_mask = 16'hF838;
defparam \mem~1100 .sum_lutc_input = "datac";

dffeas \mem~383 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~383_q ),
	.prn(vcc));
defparam \mem~383 .is_wysiwyg = "true";
defparam \mem~383 .power_up = "low";

dffeas \mem~255 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~255_q ),
	.prn(vcc));
defparam \mem~255 .is_wysiwyg = "true";
defparam \mem~255 .power_up = "low";

dffeas \mem~127 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~127_q ),
	.prn(vcc));
defparam \mem~127 .is_wysiwyg = "true";
defparam \mem~127 .power_up = "low";

cycloneive_lcell_comb \mem~1101 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~255_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~127_q ),
	.cin(gnd),
	.combout(\mem~1101_combout ),
	.cout());
defparam \mem~1101 .lut_mask = 16'hE5E0;
defparam \mem~1101 .sum_lutc_input = "datac";

dffeas \mem~511 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~511_q ),
	.prn(vcc));
defparam \mem~511 .is_wysiwyg = "true";
defparam \mem~511 .power_up = "low";

cycloneive_lcell_comb \mem~1102 (
	.dataa(\mem~383_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1101_combout ),
	.datad(\mem~511_q ),
	.cin(gnd),
	.combout(\mem~1102_combout ),
	.cout());
defparam \mem~1102 .lut_mask = 16'hF838;
defparam \mem~1102 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1103 (
	.dataa(\mem~1100_combout ),
	.datab(\mem~1102_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1103_combout ),
	.cout());
defparam \mem~1103 .lut_mask = 16'hAACC;
defparam \mem~1103 .sum_lutc_input = "datac";

dffeas \internal_out_payload[160] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1103_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[160]~q ),
	.prn(vcc));
defparam \internal_out_payload[160] .is_wysiwyg = "true";
defparam \internal_out_payload[160] .power_up = "low";

dffeas \mem~745 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_113),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~745_q ),
	.prn(vcc));
defparam \mem~745 .is_wysiwyg = "true";
defparam \mem~745 .power_up = "low";

dffeas \mem~873 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_113),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~873_q ),
	.prn(vcc));
defparam \mem~873 .is_wysiwyg = "true";
defparam \mem~873 .power_up = "low";

dffeas \mem~617 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_113),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~617_q ),
	.prn(vcc));
defparam \mem~617 .is_wysiwyg = "true";
defparam \mem~617 .power_up = "low";

cycloneive_lcell_comb \mem~1104 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~873_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~617_q ),
	.cin(gnd),
	.combout(\mem~1104_combout ),
	.cout());
defparam \mem~1104 .lut_mask = 16'hE5E0;
defparam \mem~1104 .sum_lutc_input = "datac";

dffeas \mem~1001 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_113),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~1001_q ),
	.prn(vcc));
defparam \mem~1001 .is_wysiwyg = "true";
defparam \mem~1001 .power_up = "low";

cycloneive_lcell_comb \mem~1105 (
	.dataa(\mem~745_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1104_combout ),
	.datad(\mem~1001_q ),
	.cin(gnd),
	.combout(\mem~1105_combout ),
	.cout());
defparam \mem~1105 .lut_mask = 16'hF838;
defparam \mem~1105 .sum_lutc_input = "datac";

dffeas \mem~361 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_113),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~361_q ),
	.prn(vcc));
defparam \mem~361 .is_wysiwyg = "true";
defparam \mem~361 .power_up = "low";

dffeas \mem~233 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_113),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~233_q ),
	.prn(vcc));
defparam \mem~233 .is_wysiwyg = "true";
defparam \mem~233 .power_up = "low";

dffeas \mem~105 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_113),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~105_q ),
	.prn(vcc));
defparam \mem~105 .is_wysiwyg = "true";
defparam \mem~105 .power_up = "low";

cycloneive_lcell_comb \mem~1106 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~233_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~105_q ),
	.cin(gnd),
	.combout(\mem~1106_combout ),
	.cout());
defparam \mem~1106 .lut_mask = 16'hE5E0;
defparam \mem~1106 .sum_lutc_input = "datac";

dffeas \mem~489 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_113),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~489_q ),
	.prn(vcc));
defparam \mem~489 .is_wysiwyg = "true";
defparam \mem~489 .power_up = "low";

cycloneive_lcell_comb \mem~1107 (
	.dataa(\mem~361_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1106_combout ),
	.datad(\mem~489_q ),
	.cin(gnd),
	.combout(\mem~1107_combout ),
	.cout());
defparam \mem~1107 .lut_mask = 16'hF838;
defparam \mem~1107 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1108 (
	.dataa(\mem~1105_combout ),
	.datab(\mem~1107_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1108_combout ),
	.cout());
defparam \mem~1108 .lut_mask = 16'hAACC;
defparam \mem~1108 .sum_lutc_input = "datac";

dffeas \internal_out_payload[115] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1108_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[115]~q ),
	.prn(vcc));
defparam \internal_out_payload[115] .is_wysiwyg = "true";
defparam \internal_out_payload[115] .power_up = "low";

dffeas \mem~753 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_121),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~753_q ),
	.prn(vcc));
defparam \mem~753 .is_wysiwyg = "true";
defparam \mem~753 .power_up = "low";

dffeas \mem~881 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_121),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~881_q ),
	.prn(vcc));
defparam \mem~881 .is_wysiwyg = "true";
defparam \mem~881 .power_up = "low";

dffeas \mem~625 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_121),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~625_q ),
	.prn(vcc));
defparam \mem~625 .is_wysiwyg = "true";
defparam \mem~625 .power_up = "low";

cycloneive_lcell_comb \mem~1109 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~881_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~625_q ),
	.cin(gnd),
	.combout(\mem~1109_combout ),
	.cout());
defparam \mem~1109 .lut_mask = 16'hE5E0;
defparam \mem~1109 .sum_lutc_input = "datac";

dffeas \mem~1009 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_121),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~1009_q ),
	.prn(vcc));
defparam \mem~1009 .is_wysiwyg = "true";
defparam \mem~1009 .power_up = "low";

cycloneive_lcell_comb \mem~1110 (
	.dataa(\mem~753_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1109_combout ),
	.datad(\mem~1009_q ),
	.cin(gnd),
	.combout(\mem~1110_combout ),
	.cout());
defparam \mem~1110 .lut_mask = 16'hF838;
defparam \mem~1110 .sum_lutc_input = "datac";

dffeas \mem~369 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_121),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~369_q ),
	.prn(vcc));
defparam \mem~369 .is_wysiwyg = "true";
defparam \mem~369 .power_up = "low";

dffeas \mem~241 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_121),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~241_q ),
	.prn(vcc));
defparam \mem~241 .is_wysiwyg = "true";
defparam \mem~241 .power_up = "low";

dffeas \mem~113 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_121),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~113_q ),
	.prn(vcc));
defparam \mem~113 .is_wysiwyg = "true";
defparam \mem~113 .power_up = "low";

cycloneive_lcell_comb \mem~1111 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~241_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~113_q ),
	.cin(gnd),
	.combout(\mem~1111_combout ),
	.cout());
defparam \mem~1111 .lut_mask = 16'hE5E0;
defparam \mem~1111 .sum_lutc_input = "datac";

dffeas \mem~497 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_121),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~497_q ),
	.prn(vcc));
defparam \mem~497 .is_wysiwyg = "true";
defparam \mem~497 .power_up = "low";

cycloneive_lcell_comb \mem~1112 (
	.dataa(\mem~369_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1111_combout ),
	.datad(\mem~497_q ),
	.cin(gnd),
	.combout(\mem~1112_combout ),
	.cout());
defparam \mem~1112 .lut_mask = 16'hF838;
defparam \mem~1112 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1113 (
	.dataa(\mem~1110_combout ),
	.datab(\mem~1112_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1113_combout ),
	.cout());
defparam \mem~1113 .lut_mask = 16'hAACC;
defparam \mem~1113 .sum_lutc_input = "datac";

dffeas \internal_out_payload[123] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1113_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[123]~q ),
	.prn(vcc));
defparam \internal_out_payload[123] .is_wysiwyg = "true";
defparam \internal_out_payload[123] .power_up = "low";

dffeas \mem~750 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_118),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~750_q ),
	.prn(vcc));
defparam \mem~750 .is_wysiwyg = "true";
defparam \mem~750 .power_up = "low";

dffeas \mem~878 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_118),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~878_q ),
	.prn(vcc));
defparam \mem~878 .is_wysiwyg = "true";
defparam \mem~878 .power_up = "low";

dffeas \mem~622 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_118),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~622_q ),
	.prn(vcc));
defparam \mem~622 .is_wysiwyg = "true";
defparam \mem~622 .power_up = "low";

cycloneive_lcell_comb \mem~1114 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~878_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~622_q ),
	.cin(gnd),
	.combout(\mem~1114_combout ),
	.cout());
defparam \mem~1114 .lut_mask = 16'hE5E0;
defparam \mem~1114 .sum_lutc_input = "datac";

dffeas \mem~1006 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_118),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~1006_q ),
	.prn(vcc));
defparam \mem~1006 .is_wysiwyg = "true";
defparam \mem~1006 .power_up = "low";

cycloneive_lcell_comb \mem~1115 (
	.dataa(\mem~750_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1114_combout ),
	.datad(\mem~1006_q ),
	.cin(gnd),
	.combout(\mem~1115_combout ),
	.cout());
defparam \mem~1115 .lut_mask = 16'hF838;
defparam \mem~1115 .sum_lutc_input = "datac";

dffeas \mem~366 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_118),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~366_q ),
	.prn(vcc));
defparam \mem~366 .is_wysiwyg = "true";
defparam \mem~366 .power_up = "low";

dffeas \mem~238 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_118),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~238_q ),
	.prn(vcc));
defparam \mem~238 .is_wysiwyg = "true";
defparam \mem~238 .power_up = "low";

dffeas \mem~110 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_118),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~110_q ),
	.prn(vcc));
defparam \mem~110 .is_wysiwyg = "true";
defparam \mem~110 .power_up = "low";

cycloneive_lcell_comb \mem~1116 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~238_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~110_q ),
	.cin(gnd),
	.combout(\mem~1116_combout ),
	.cout());
defparam \mem~1116 .lut_mask = 16'hE5E0;
defparam \mem~1116 .sum_lutc_input = "datac";

dffeas \mem~494 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_118),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~494_q ),
	.prn(vcc));
defparam \mem~494 .is_wysiwyg = "true";
defparam \mem~494 .power_up = "low";

cycloneive_lcell_comb \mem~1117 (
	.dataa(\mem~366_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1116_combout ),
	.datad(\mem~494_q ),
	.cin(gnd),
	.combout(\mem~1117_combout ),
	.cout());
defparam \mem~1117 .lut_mask = 16'hF838;
defparam \mem~1117 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1118 (
	.dataa(\mem~1115_combout ),
	.datab(\mem~1117_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1118_combout ),
	.cout());
defparam \mem~1118 .lut_mask = 16'hAACC;
defparam \mem~1118 .sum_lutc_input = "datac";

dffeas \internal_out_payload[120] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1118_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[120]~q ),
	.prn(vcc));
defparam \internal_out_payload[120] .is_wysiwyg = "true";
defparam \internal_out_payload[120] .power_up = "low";

dffeas \mem~751 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_119),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~751_q ),
	.prn(vcc));
defparam \mem~751 .is_wysiwyg = "true";
defparam \mem~751 .power_up = "low";

dffeas \mem~879 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_119),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~879_q ),
	.prn(vcc));
defparam \mem~879 .is_wysiwyg = "true";
defparam \mem~879 .power_up = "low";

dffeas \mem~623 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_119),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~623_q ),
	.prn(vcc));
defparam \mem~623 .is_wysiwyg = "true";
defparam \mem~623 .power_up = "low";

cycloneive_lcell_comb \mem~1119 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~879_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~623_q ),
	.cin(gnd),
	.combout(\mem~1119_combout ),
	.cout());
defparam \mem~1119 .lut_mask = 16'hE5E0;
defparam \mem~1119 .sum_lutc_input = "datac";

dffeas \mem~1007 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_119),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~1007_q ),
	.prn(vcc));
defparam \mem~1007 .is_wysiwyg = "true";
defparam \mem~1007 .power_up = "low";

cycloneive_lcell_comb \mem~1120 (
	.dataa(\mem~751_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1119_combout ),
	.datad(\mem~1007_q ),
	.cin(gnd),
	.combout(\mem~1120_combout ),
	.cout());
defparam \mem~1120 .lut_mask = 16'hF838;
defparam \mem~1120 .sum_lutc_input = "datac";

dffeas \mem~367 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_119),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~367_q ),
	.prn(vcc));
defparam \mem~367 .is_wysiwyg = "true";
defparam \mem~367 .power_up = "low";

dffeas \mem~239 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_119),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~239_q ),
	.prn(vcc));
defparam \mem~239 .is_wysiwyg = "true";
defparam \mem~239 .power_up = "low";

dffeas \mem~111 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_119),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~111_q ),
	.prn(vcc));
defparam \mem~111 .is_wysiwyg = "true";
defparam \mem~111 .power_up = "low";

cycloneive_lcell_comb \mem~1121 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~239_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~111_q ),
	.cin(gnd),
	.combout(\mem~1121_combout ),
	.cout());
defparam \mem~1121 .lut_mask = 16'hE5E0;
defparam \mem~1121 .sum_lutc_input = "datac";

dffeas \mem~495 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_119),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~495_q ),
	.prn(vcc));
defparam \mem~495 .is_wysiwyg = "true";
defparam \mem~495 .power_up = "low";

cycloneive_lcell_comb \mem~1122 (
	.dataa(\mem~367_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1121_combout ),
	.datad(\mem~495_q ),
	.cin(gnd),
	.combout(\mem~1122_combout ),
	.cout());
defparam \mem~1122 .lut_mask = 16'hF838;
defparam \mem~1122 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1123 (
	.dataa(\mem~1120_combout ),
	.datab(\mem~1122_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1123_combout ),
	.cout());
defparam \mem~1123 .lut_mask = 16'hAACC;
defparam \mem~1123 .sum_lutc_input = "datac";

dffeas \internal_out_payload[121] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1123_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[121]~q ),
	.prn(vcc));
defparam \internal_out_payload[121] .is_wysiwyg = "true";
defparam \internal_out_payload[121] .power_up = "low";

dffeas \mem~752 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_120),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~752_q ),
	.prn(vcc));
defparam \mem~752 .is_wysiwyg = "true";
defparam \mem~752 .power_up = "low";

dffeas \mem~880 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_120),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~880_q ),
	.prn(vcc));
defparam \mem~880 .is_wysiwyg = "true";
defparam \mem~880 .power_up = "low";

dffeas \mem~624 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_120),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~624_q ),
	.prn(vcc));
defparam \mem~624 .is_wysiwyg = "true";
defparam \mem~624 .power_up = "low";

cycloneive_lcell_comb \mem~1124 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~880_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~624_q ),
	.cin(gnd),
	.combout(\mem~1124_combout ),
	.cout());
defparam \mem~1124 .lut_mask = 16'hE5E0;
defparam \mem~1124 .sum_lutc_input = "datac";

dffeas \mem~1008 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_120),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~1008_q ),
	.prn(vcc));
defparam \mem~1008 .is_wysiwyg = "true";
defparam \mem~1008 .power_up = "low";

cycloneive_lcell_comb \mem~1125 (
	.dataa(\mem~752_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1124_combout ),
	.datad(\mem~1008_q ),
	.cin(gnd),
	.combout(\mem~1125_combout ),
	.cout());
defparam \mem~1125 .lut_mask = 16'hF838;
defparam \mem~1125 .sum_lutc_input = "datac";

dffeas \mem~368 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_120),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~368_q ),
	.prn(vcc));
defparam \mem~368 .is_wysiwyg = "true";
defparam \mem~368 .power_up = "low";

dffeas \mem~240 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_120),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~240_q ),
	.prn(vcc));
defparam \mem~240 .is_wysiwyg = "true";
defparam \mem~240 .power_up = "low";

dffeas \mem~112 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_120),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~112_q ),
	.prn(vcc));
defparam \mem~112 .is_wysiwyg = "true";
defparam \mem~112 .power_up = "low";

cycloneive_lcell_comb \mem~1126 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~240_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~112_q ),
	.cin(gnd),
	.combout(\mem~1126_combout ),
	.cout());
defparam \mem~1126 .lut_mask = 16'hE5E0;
defparam \mem~1126 .sum_lutc_input = "datac";

dffeas \mem~496 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_120),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~496_q ),
	.prn(vcc));
defparam \mem~496 .is_wysiwyg = "true";
defparam \mem~496 .power_up = "low";

cycloneive_lcell_comb \mem~1127 (
	.dataa(\mem~368_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1126_combout ),
	.datad(\mem~496_q ),
	.cin(gnd),
	.combout(\mem~1127_combout ),
	.cout());
defparam \mem~1127 .lut_mask = 16'hF838;
defparam \mem~1127 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1128 (
	.dataa(\mem~1125_combout ),
	.datab(\mem~1127_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1128_combout ),
	.cout());
defparam \mem~1128 .lut_mask = 16'hAACC;
defparam \mem~1128 .sum_lutc_input = "datac";

dffeas \internal_out_payload[122] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1128_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[122]~q ),
	.prn(vcc));
defparam \internal_out_payload[122] .is_wysiwyg = "true";
defparam \internal_out_payload[122] .power_up = "low";

dffeas \mem~746 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_114),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~746_q ),
	.prn(vcc));
defparam \mem~746 .is_wysiwyg = "true";
defparam \mem~746 .power_up = "low";

dffeas \mem~874 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_114),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~874_q ),
	.prn(vcc));
defparam \mem~874 .is_wysiwyg = "true";
defparam \mem~874 .power_up = "low";

dffeas \mem~618 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_114),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~618_q ),
	.prn(vcc));
defparam \mem~618 .is_wysiwyg = "true";
defparam \mem~618 .power_up = "low";

cycloneive_lcell_comb \mem~1129 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~874_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~618_q ),
	.cin(gnd),
	.combout(\mem~1129_combout ),
	.cout());
defparam \mem~1129 .lut_mask = 16'hE5E0;
defparam \mem~1129 .sum_lutc_input = "datac";

dffeas \mem~1002 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_114),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~1002_q ),
	.prn(vcc));
defparam \mem~1002 .is_wysiwyg = "true";
defparam \mem~1002 .power_up = "low";

cycloneive_lcell_comb \mem~1130 (
	.dataa(\mem~746_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1129_combout ),
	.datad(\mem~1002_q ),
	.cin(gnd),
	.combout(\mem~1130_combout ),
	.cout());
defparam \mem~1130 .lut_mask = 16'hF838;
defparam \mem~1130 .sum_lutc_input = "datac";

dffeas \mem~362 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_114),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~362_q ),
	.prn(vcc));
defparam \mem~362 .is_wysiwyg = "true";
defparam \mem~362 .power_up = "low";

dffeas \mem~234 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_114),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~234_q ),
	.prn(vcc));
defparam \mem~234 .is_wysiwyg = "true";
defparam \mem~234 .power_up = "low";

dffeas \mem~106 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_114),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~106_q ),
	.prn(vcc));
defparam \mem~106 .is_wysiwyg = "true";
defparam \mem~106 .power_up = "low";

cycloneive_lcell_comb \mem~1131 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~234_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~106_q ),
	.cin(gnd),
	.combout(\mem~1131_combout ),
	.cout());
defparam \mem~1131 .lut_mask = 16'hE5E0;
defparam \mem~1131 .sum_lutc_input = "datac";

dffeas \mem~490 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_114),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~490_q ),
	.prn(vcc));
defparam \mem~490 .is_wysiwyg = "true";
defparam \mem~490 .power_up = "low";

cycloneive_lcell_comb \mem~1132 (
	.dataa(\mem~362_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1131_combout ),
	.datad(\mem~490_q ),
	.cin(gnd),
	.combout(\mem~1132_combout ),
	.cout());
defparam \mem~1132 .lut_mask = 16'hF838;
defparam \mem~1132 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1133 (
	.dataa(\mem~1130_combout ),
	.datab(\mem~1132_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1133_combout ),
	.cout());
defparam \mem~1133 .lut_mask = 16'hAACC;
defparam \mem~1133 .sum_lutc_input = "datac";

dffeas \internal_out_payload[116] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1133_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[116]~q ),
	.prn(vcc));
defparam \internal_out_payload[116] .is_wysiwyg = "true";
defparam \internal_out_payload[116] .power_up = "low";

dffeas \mem~747 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_115),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~747_q ),
	.prn(vcc));
defparam \mem~747 .is_wysiwyg = "true";
defparam \mem~747 .power_up = "low";

dffeas \mem~875 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_115),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~875_q ),
	.prn(vcc));
defparam \mem~875 .is_wysiwyg = "true";
defparam \mem~875 .power_up = "low";

dffeas \mem~619 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_115),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~619_q ),
	.prn(vcc));
defparam \mem~619 .is_wysiwyg = "true";
defparam \mem~619 .power_up = "low";

cycloneive_lcell_comb \mem~1134 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~875_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~619_q ),
	.cin(gnd),
	.combout(\mem~1134_combout ),
	.cout());
defparam \mem~1134 .lut_mask = 16'hE5E0;
defparam \mem~1134 .sum_lutc_input = "datac";

dffeas \mem~1003 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_115),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~1003_q ),
	.prn(vcc));
defparam \mem~1003 .is_wysiwyg = "true";
defparam \mem~1003 .power_up = "low";

cycloneive_lcell_comb \mem~1135 (
	.dataa(\mem~747_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1134_combout ),
	.datad(\mem~1003_q ),
	.cin(gnd),
	.combout(\mem~1135_combout ),
	.cout());
defparam \mem~1135 .lut_mask = 16'hF838;
defparam \mem~1135 .sum_lutc_input = "datac";

dffeas \mem~363 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_115),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~363_q ),
	.prn(vcc));
defparam \mem~363 .is_wysiwyg = "true";
defparam \mem~363 .power_up = "low";

dffeas \mem~235 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_115),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~235_q ),
	.prn(vcc));
defparam \mem~235 .is_wysiwyg = "true";
defparam \mem~235 .power_up = "low";

dffeas \mem~107 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_115),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~107_q ),
	.prn(vcc));
defparam \mem~107 .is_wysiwyg = "true";
defparam \mem~107 .power_up = "low";

cycloneive_lcell_comb \mem~1136 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~235_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~107_q ),
	.cin(gnd),
	.combout(\mem~1136_combout ),
	.cout());
defparam \mem~1136 .lut_mask = 16'hE5E0;
defparam \mem~1136 .sum_lutc_input = "datac";

dffeas \mem~491 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_115),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~491_q ),
	.prn(vcc));
defparam \mem~491 .is_wysiwyg = "true";
defparam \mem~491 .power_up = "low";

cycloneive_lcell_comb \mem~1137 (
	.dataa(\mem~363_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1136_combout ),
	.datad(\mem~491_q ),
	.cin(gnd),
	.combout(\mem~1137_combout ),
	.cout());
defparam \mem~1137 .lut_mask = 16'hF838;
defparam \mem~1137 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1138 (
	.dataa(\mem~1135_combout ),
	.datab(\mem~1137_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1138_combout ),
	.cout());
defparam \mem~1138 .lut_mask = 16'hAACC;
defparam \mem~1138 .sum_lutc_input = "datac";

dffeas \internal_out_payload[117] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1138_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[117]~q ),
	.prn(vcc));
defparam \internal_out_payload[117] .is_wysiwyg = "true";
defparam \internal_out_payload[117] .power_up = "low";

dffeas \mem~748 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_116),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~748_q ),
	.prn(vcc));
defparam \mem~748 .is_wysiwyg = "true";
defparam \mem~748 .power_up = "low";

dffeas \mem~876 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_116),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~876_q ),
	.prn(vcc));
defparam \mem~876 .is_wysiwyg = "true";
defparam \mem~876 .power_up = "low";

dffeas \mem~620 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_116),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~620_q ),
	.prn(vcc));
defparam \mem~620 .is_wysiwyg = "true";
defparam \mem~620 .power_up = "low";

cycloneive_lcell_comb \mem~1139 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~876_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~620_q ),
	.cin(gnd),
	.combout(\mem~1139_combout ),
	.cout());
defparam \mem~1139 .lut_mask = 16'hE5E0;
defparam \mem~1139 .sum_lutc_input = "datac";

dffeas \mem~1004 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_116),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~1004_q ),
	.prn(vcc));
defparam \mem~1004 .is_wysiwyg = "true";
defparam \mem~1004 .power_up = "low";

cycloneive_lcell_comb \mem~1140 (
	.dataa(\mem~748_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1139_combout ),
	.datad(\mem~1004_q ),
	.cin(gnd),
	.combout(\mem~1140_combout ),
	.cout());
defparam \mem~1140 .lut_mask = 16'hF838;
defparam \mem~1140 .sum_lutc_input = "datac";

dffeas \mem~364 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_116),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~364_q ),
	.prn(vcc));
defparam \mem~364 .is_wysiwyg = "true";
defparam \mem~364 .power_up = "low";

dffeas \mem~236 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_116),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~236_q ),
	.prn(vcc));
defparam \mem~236 .is_wysiwyg = "true";
defparam \mem~236 .power_up = "low";

dffeas \mem~108 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_116),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~108_q ),
	.prn(vcc));
defparam \mem~108 .is_wysiwyg = "true";
defparam \mem~108 .power_up = "low";

cycloneive_lcell_comb \mem~1141 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~236_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~108_q ),
	.cin(gnd),
	.combout(\mem~1141_combout ),
	.cout());
defparam \mem~1141 .lut_mask = 16'hE5E0;
defparam \mem~1141 .sum_lutc_input = "datac";

dffeas \mem~492 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_116),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~492_q ),
	.prn(vcc));
defparam \mem~492 .is_wysiwyg = "true";
defparam \mem~492 .power_up = "low";

cycloneive_lcell_comb \mem~1142 (
	.dataa(\mem~364_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1141_combout ),
	.datad(\mem~492_q ),
	.cin(gnd),
	.combout(\mem~1142_combout ),
	.cout());
defparam \mem~1142 .lut_mask = 16'hF838;
defparam \mem~1142 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1143 (
	.dataa(\mem~1140_combout ),
	.datab(\mem~1142_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1143_combout ),
	.cout());
defparam \mem~1143 .lut_mask = 16'hAACC;
defparam \mem~1143 .sum_lutc_input = "datac";

dffeas \internal_out_payload[118] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1143_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[118]~q ),
	.prn(vcc));
defparam \internal_out_payload[118] .is_wysiwyg = "true";
defparam \internal_out_payload[118] .power_up = "low";

dffeas \mem~749 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_117),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~749_q ),
	.prn(vcc));
defparam \mem~749 .is_wysiwyg = "true";
defparam \mem~749 .power_up = "low";

dffeas \mem~877 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_117),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~877_q ),
	.prn(vcc));
defparam \mem~877 .is_wysiwyg = "true";
defparam \mem~877 .power_up = "low";

dffeas \mem~621 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_117),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~621_q ),
	.prn(vcc));
defparam \mem~621 .is_wysiwyg = "true";
defparam \mem~621 .power_up = "low";

cycloneive_lcell_comb \mem~1144 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~877_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~621_q ),
	.cin(gnd),
	.combout(\mem~1144_combout ),
	.cout());
defparam \mem~1144 .lut_mask = 16'hE5E0;
defparam \mem~1144 .sum_lutc_input = "datac";

dffeas \mem~1005 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_117),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~1005_q ),
	.prn(vcc));
defparam \mem~1005 .is_wysiwyg = "true";
defparam \mem~1005 .power_up = "low";

cycloneive_lcell_comb \mem~1145 (
	.dataa(\mem~749_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1144_combout ),
	.datad(\mem~1005_q ),
	.cin(gnd),
	.combout(\mem~1145_combout ),
	.cout());
defparam \mem~1145 .lut_mask = 16'hF838;
defparam \mem~1145 .sum_lutc_input = "datac";

dffeas \mem~365 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_117),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~365_q ),
	.prn(vcc));
defparam \mem~365 .is_wysiwyg = "true";
defparam \mem~365 .power_up = "low";

dffeas \mem~237 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_117),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~237_q ),
	.prn(vcc));
defparam \mem~237 .is_wysiwyg = "true";
defparam \mem~237 .power_up = "low";

dffeas \mem~109 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_117),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~109_q ),
	.prn(vcc));
defparam \mem~109 .is_wysiwyg = "true";
defparam \mem~109 .power_up = "low";

cycloneive_lcell_comb \mem~1146 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~237_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~109_q ),
	.cin(gnd),
	.combout(\mem~1146_combout ),
	.cout());
defparam \mem~1146 .lut_mask = 16'hE5E0;
defparam \mem~1146 .sum_lutc_input = "datac";

dffeas \mem~493 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(write_cp_data_117),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~493_q ),
	.prn(vcc));
defparam \mem~493 .is_wysiwyg = "true";
defparam \mem~493 .power_up = "low";

cycloneive_lcell_comb \mem~1147 (
	.dataa(\mem~365_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1146_combout ),
	.datad(\mem~493_q ),
	.cin(gnd),
	.combout(\mem~1147_combout ),
	.cout());
defparam \mem~1147 .lut_mask = 16'hF838;
defparam \mem~1147 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1148 (
	.dataa(\mem~1145_combout ),
	.datab(\mem~1147_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1148_combout ),
	.cout());
defparam \mem~1148 .lut_mask = 16'hAACC;
defparam \mem~1148 .sum_lutc_input = "datac";

dffeas \internal_out_payload[119] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1148_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[119]~q ),
	.prn(vcc));
defparam \internal_out_payload[119] .is_wysiwyg = "true";
defparam \internal_out_payload[119] .power_up = "low";

dffeas \mem~766 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_54),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~766_q ),
	.prn(vcc));
defparam \mem~766 .is_wysiwyg = "true";
defparam \mem~766 .power_up = "low";

dffeas \mem~894 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_54),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~894_q ),
	.prn(vcc));
defparam \mem~894 .is_wysiwyg = "true";
defparam \mem~894 .power_up = "low";

dffeas \mem~638 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_54),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~638_q ),
	.prn(vcc));
defparam \mem~638 .is_wysiwyg = "true";
defparam \mem~638 .power_up = "low";

cycloneive_lcell_comb \mem~1149 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~894_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~638_q ),
	.cin(gnd),
	.combout(\mem~1149_combout ),
	.cout());
defparam \mem~1149 .lut_mask = 16'hE5E0;
defparam \mem~1149 .sum_lutc_input = "datac";

dffeas \mem~1022 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_54),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~1022_q ),
	.prn(vcc));
defparam \mem~1022 .is_wysiwyg = "true";
defparam \mem~1022 .power_up = "low";

cycloneive_lcell_comb \mem~1150 (
	.dataa(\mem~766_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1149_combout ),
	.datad(\mem~1022_q ),
	.cin(gnd),
	.combout(\mem~1150_combout ),
	.cout());
defparam \mem~1150 .lut_mask = 16'hF838;
defparam \mem~1150 .sum_lutc_input = "datac";

dffeas \mem~382 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_54),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~382_q ),
	.prn(vcc));
defparam \mem~382 .is_wysiwyg = "true";
defparam \mem~382 .power_up = "low";

dffeas \mem~254 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_54),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~254_q ),
	.prn(vcc));
defparam \mem~254 .is_wysiwyg = "true";
defparam \mem~254 .power_up = "low";

dffeas \mem~126 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_54),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~126_q ),
	.prn(vcc));
defparam \mem~126 .is_wysiwyg = "true";
defparam \mem~126 .power_up = "low";

cycloneive_lcell_comb \mem~1151 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~254_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~126_q ),
	.cin(gnd),
	.combout(\mem~1151_combout ),
	.cout());
defparam \mem~1151 .lut_mask = 16'hE5E0;
defparam \mem~1151 .sum_lutc_input = "datac";

dffeas \mem~510 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_54),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~510_q ),
	.prn(vcc));
defparam \mem~510 .is_wysiwyg = "true";
defparam \mem~510 .power_up = "low";

cycloneive_lcell_comb \mem~1152 (
	.dataa(\mem~382_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1151_combout ),
	.datad(\mem~510_q ),
	.cin(gnd),
	.combout(\mem~1152_combout ),
	.cout());
defparam \mem~1152 .lut_mask = 16'hF838;
defparam \mem~1152 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1153 (
	.dataa(\mem~1150_combout ),
	.datab(\mem~1152_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1153_combout ),
	.cout());
defparam \mem~1153 .lut_mask = 16'hAACC;
defparam \mem~1153 .sum_lutc_input = "datac";

dffeas \internal_out_payload[147] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1153_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[147]~q ),
	.prn(vcc));
defparam \internal_out_payload[147] .is_wysiwyg = "true";
defparam \internal_out_payload[147] .power_up = "low";

dffeas \mem~640 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_9),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~640_q ),
	.prn(vcc));
defparam \mem~640 .is_wysiwyg = "true";
defparam \mem~640 .power_up = "low";

dffeas \mem~768 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_9),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~768_q ),
	.prn(vcc));
defparam \mem~768 .is_wysiwyg = "true";
defparam \mem~768 .power_up = "low";

dffeas \mem~512 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_9),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~512_q ),
	.prn(vcc));
defparam \mem~512 .is_wysiwyg = "true";
defparam \mem~512 .power_up = "low";

cycloneive_lcell_comb \mem~1154 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~768_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~512_q ),
	.cin(gnd),
	.combout(\mem~1154_combout ),
	.cout());
defparam \mem~1154 .lut_mask = 16'hE5E0;
defparam \mem~1154 .sum_lutc_input = "datac";

dffeas \mem~896 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_9),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~896_q ),
	.prn(vcc));
defparam \mem~896 .is_wysiwyg = "true";
defparam \mem~896 .power_up = "low";

cycloneive_lcell_comb \mem~1155 (
	.dataa(\mem~640_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1154_combout ),
	.datad(\mem~896_q ),
	.cin(gnd),
	.combout(\mem~1155_combout ),
	.cout());
defparam \mem~1155 .lut_mask = 16'hF838;
defparam \mem~1155 .sum_lutc_input = "datac";

dffeas \mem~256 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_9),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~256_q ),
	.prn(vcc));
defparam \mem~256 .is_wysiwyg = "true";
defparam \mem~256 .power_up = "low";

dffeas \mem~128 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_9),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~128_q ),
	.prn(vcc));
defparam \mem~128 .is_wysiwyg = "true";
defparam \mem~128 .power_up = "low";

dffeas \mem~0 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_9),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~0_q ),
	.prn(vcc));
defparam \mem~0 .is_wysiwyg = "true";
defparam \mem~0 .power_up = "low";

cycloneive_lcell_comb \mem~1156 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~128_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~0_q ),
	.cin(gnd),
	.combout(\mem~1156_combout ),
	.cout());
defparam \mem~1156 .lut_mask = 16'hE5E0;
defparam \mem~1156 .sum_lutc_input = "datac";

dffeas \mem~384 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_9),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~384_q ),
	.prn(vcc));
defparam \mem~384 .is_wysiwyg = "true";
defparam \mem~384 .power_up = "low";

cycloneive_lcell_comb \mem~1157 (
	.dataa(\mem~256_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1156_combout ),
	.datad(\mem~384_q ),
	.cin(gnd),
	.combout(\mem~1157_combout ),
	.cout());
defparam \mem~1157 .lut_mask = 16'hF838;
defparam \mem~1157 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1158 (
	.dataa(\mem~1155_combout ),
	.datab(\mem~1157_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1158_combout ),
	.cout());
defparam \mem~1158 .lut_mask = 16'hAACC;
defparam \mem~1158 .sum_lutc_input = "datac";

dffeas \internal_out_payload[2] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1158_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[2]~q ),
	.prn(vcc));
defparam \internal_out_payload[2] .is_wysiwyg = "true";
defparam \internal_out_payload[2] .power_up = "low";

dffeas \mem~715 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_3),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~715_q ),
	.prn(vcc));
defparam \mem~715 .is_wysiwyg = "true";
defparam \mem~715 .power_up = "low";

dffeas \mem~843 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_3),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~843_q ),
	.prn(vcc));
defparam \mem~843 .is_wysiwyg = "true";
defparam \mem~843 .power_up = "low";

dffeas \mem~587 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_3),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~587_q ),
	.prn(vcc));
defparam \mem~587 .is_wysiwyg = "true";
defparam \mem~587 .power_up = "low";

cycloneive_lcell_comb \mem~1159 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~843_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~587_q ),
	.cin(gnd),
	.combout(\mem~1159_combout ),
	.cout());
defparam \mem~1159 .lut_mask = 16'hE5E0;
defparam \mem~1159 .sum_lutc_input = "datac";

dffeas \mem~971 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_3),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~971_q ),
	.prn(vcc));
defparam \mem~971 .is_wysiwyg = "true";
defparam \mem~971 .power_up = "low";

cycloneive_lcell_comb \mem~1160 (
	.dataa(\mem~715_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1159_combout ),
	.datad(\mem~971_q ),
	.cin(gnd),
	.combout(\mem~1160_combout ),
	.cout());
defparam \mem~1160 .lut_mask = 16'hF838;
defparam \mem~1160 .sum_lutc_input = "datac";

dffeas \mem~331 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_3),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~331_q ),
	.prn(vcc));
defparam \mem~331 .is_wysiwyg = "true";
defparam \mem~331 .power_up = "low";

dffeas \mem~203 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_3),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~203_q ),
	.prn(vcc));
defparam \mem~203 .is_wysiwyg = "true";
defparam \mem~203 .power_up = "low";

dffeas \mem~75 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_3),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~75_q ),
	.prn(vcc));
defparam \mem~75 .is_wysiwyg = "true";
defparam \mem~75 .power_up = "low";

cycloneive_lcell_comb \mem~1161 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~203_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~75_q ),
	.cin(gnd),
	.combout(\mem~1161_combout ),
	.cout());
defparam \mem~1161 .lut_mask = 16'hE5E0;
defparam \mem~1161 .sum_lutc_input = "datac";

dffeas \mem~459 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_3),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~459_q ),
	.prn(vcc));
defparam \mem~459 .is_wysiwyg = "true";
defparam \mem~459 .power_up = "low";

cycloneive_lcell_comb \mem~1162 (
	.dataa(\mem~331_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1161_combout ),
	.datad(\mem~459_q ),
	.cin(gnd),
	.combout(\mem~1162_combout ),
	.cout());
defparam \mem~1162 .lut_mask = 16'hF838;
defparam \mem~1162 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1163 (
	.dataa(\mem~1160_combout ),
	.datab(\mem~1162_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1163_combout ),
	.cout());
defparam \mem~1163 .lut_mask = 16'hAACC;
defparam \mem~1163 .sum_lutc_input = "datac";

dffeas \internal_out_payload[77] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1163_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[77]~q ),
	.prn(vcc));
defparam \internal_out_payload[77] .is_wysiwyg = "true";
defparam \internal_out_payload[77] .power_up = "low";

dffeas \mem~716 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_4),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~716_q ),
	.prn(vcc));
defparam \mem~716 .is_wysiwyg = "true";
defparam \mem~716 .power_up = "low";

dffeas \mem~844 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_4),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~844_q ),
	.prn(vcc));
defparam \mem~844 .is_wysiwyg = "true";
defparam \mem~844 .power_up = "low";

dffeas \mem~588 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_4),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~588_q ),
	.prn(vcc));
defparam \mem~588 .is_wysiwyg = "true";
defparam \mem~588 .power_up = "low";

cycloneive_lcell_comb \mem~1164 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~844_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~588_q ),
	.cin(gnd),
	.combout(\mem~1164_combout ),
	.cout());
defparam \mem~1164 .lut_mask = 16'hE5E0;
defparam \mem~1164 .sum_lutc_input = "datac";

dffeas \mem~972 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_4),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~972_q ),
	.prn(vcc));
defparam \mem~972 .is_wysiwyg = "true";
defparam \mem~972 .power_up = "low";

cycloneive_lcell_comb \mem~1165 (
	.dataa(\mem~716_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1164_combout ),
	.datad(\mem~972_q ),
	.cin(gnd),
	.combout(\mem~1165_combout ),
	.cout());
defparam \mem~1165 .lut_mask = 16'hF838;
defparam \mem~1165 .sum_lutc_input = "datac";

dffeas \mem~332 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_4),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~332_q ),
	.prn(vcc));
defparam \mem~332 .is_wysiwyg = "true";
defparam \mem~332 .power_up = "low";

dffeas \mem~204 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_4),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~204_q ),
	.prn(vcc));
defparam \mem~204 .is_wysiwyg = "true";
defparam \mem~204 .power_up = "low";

dffeas \mem~76 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_4),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~76_q ),
	.prn(vcc));
defparam \mem~76 .is_wysiwyg = "true";
defparam \mem~76 .power_up = "low";

cycloneive_lcell_comb \mem~1166 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~204_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~76_q ),
	.cin(gnd),
	.combout(\mem~1166_combout ),
	.cout());
defparam \mem~1166 .lut_mask = 16'hE5E0;
defparam \mem~1166 .sum_lutc_input = "datac";

dffeas \mem~460 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_4),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~460_q ),
	.prn(vcc));
defparam \mem~460 .is_wysiwyg = "true";
defparam \mem~460 .power_up = "low";

cycloneive_lcell_comb \mem~1167 (
	.dataa(\mem~332_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1166_combout ),
	.datad(\mem~460_q ),
	.cin(gnd),
	.combout(\mem~1167_combout ),
	.cout());
defparam \mem~1167 .lut_mask = 16'hF838;
defparam \mem~1167 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1168 (
	.dataa(\mem~1165_combout ),
	.datab(\mem~1167_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1168_combout ),
	.cout());
defparam \mem~1168 .lut_mask = 16'hAACC;
defparam \mem~1168 .sum_lutc_input = "datac";

dffeas \internal_out_payload[78] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1168_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[78]~q ),
	.prn(vcc));
defparam \internal_out_payload[78] .is_wysiwyg = "true";
defparam \internal_out_payload[78] .power_up = "low";

dffeas \mem~717 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_5),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~717_q ),
	.prn(vcc));
defparam \mem~717 .is_wysiwyg = "true";
defparam \mem~717 .power_up = "low";

dffeas \mem~845 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_5),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~845_q ),
	.prn(vcc));
defparam \mem~845 .is_wysiwyg = "true";
defparam \mem~845 .power_up = "low";

dffeas \mem~589 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_5),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~589_q ),
	.prn(vcc));
defparam \mem~589 .is_wysiwyg = "true";
defparam \mem~589 .power_up = "low";

cycloneive_lcell_comb \mem~1169 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~845_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~589_q ),
	.cin(gnd),
	.combout(\mem~1169_combout ),
	.cout());
defparam \mem~1169 .lut_mask = 16'hE5E0;
defparam \mem~1169 .sum_lutc_input = "datac";

dffeas \mem~973 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_5),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~973_q ),
	.prn(vcc));
defparam \mem~973 .is_wysiwyg = "true";
defparam \mem~973 .power_up = "low";

cycloneive_lcell_comb \mem~1170 (
	.dataa(\mem~717_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1169_combout ),
	.datad(\mem~973_q ),
	.cin(gnd),
	.combout(\mem~1170_combout ),
	.cout());
defparam \mem~1170 .lut_mask = 16'hF838;
defparam \mem~1170 .sum_lutc_input = "datac";

dffeas \mem~333 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_5),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~333_q ),
	.prn(vcc));
defparam \mem~333 .is_wysiwyg = "true";
defparam \mem~333 .power_up = "low";

dffeas \mem~205 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_5),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~205_q ),
	.prn(vcc));
defparam \mem~205 .is_wysiwyg = "true";
defparam \mem~205 .power_up = "low";

dffeas \mem~77 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_5),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~77_q ),
	.prn(vcc));
defparam \mem~77 .is_wysiwyg = "true";
defparam \mem~77 .power_up = "low";

cycloneive_lcell_comb \mem~1171 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~205_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~77_q ),
	.cin(gnd),
	.combout(\mem~1171_combout ),
	.cout());
defparam \mem~1171 .lut_mask = 16'hE5E0;
defparam \mem~1171 .sum_lutc_input = "datac";

dffeas \mem~461 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_5),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~461_q ),
	.prn(vcc));
defparam \mem~461 .is_wysiwyg = "true";
defparam \mem~461 .power_up = "low";

cycloneive_lcell_comb \mem~1172 (
	.dataa(\mem~333_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1171_combout ),
	.datad(\mem~461_q ),
	.cin(gnd),
	.combout(\mem~1172_combout ),
	.cout());
defparam \mem~1172 .lut_mask = 16'hF838;
defparam \mem~1172 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1173 (
	.dataa(\mem~1170_combout ),
	.datab(\mem~1172_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1173_combout ),
	.cout());
defparam \mem~1173 .lut_mask = 16'hAACC;
defparam \mem~1173 .sum_lutc_input = "datac";

dffeas \internal_out_payload[79] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1173_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[79]~q ),
	.prn(vcc));
defparam \internal_out_payload[79] .is_wysiwyg = "true";
defparam \internal_out_payload[79] .power_up = "low";

dffeas \mem~718 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_6),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~718_q ),
	.prn(vcc));
defparam \mem~718 .is_wysiwyg = "true";
defparam \mem~718 .power_up = "low";

dffeas \mem~846 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_6),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~846_q ),
	.prn(vcc));
defparam \mem~846 .is_wysiwyg = "true";
defparam \mem~846 .power_up = "low";

dffeas \mem~590 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_6),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~590_q ),
	.prn(vcc));
defparam \mem~590 .is_wysiwyg = "true";
defparam \mem~590 .power_up = "low";

cycloneive_lcell_comb \mem~1174 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~846_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~590_q ),
	.cin(gnd),
	.combout(\mem~1174_combout ),
	.cout());
defparam \mem~1174 .lut_mask = 16'hE5E0;
defparam \mem~1174 .sum_lutc_input = "datac";

dffeas \mem~974 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_6),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~974_q ),
	.prn(vcc));
defparam \mem~974 .is_wysiwyg = "true";
defparam \mem~974 .power_up = "low";

cycloneive_lcell_comb \mem~1175 (
	.dataa(\mem~718_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1174_combout ),
	.datad(\mem~974_q ),
	.cin(gnd),
	.combout(\mem~1175_combout ),
	.cout());
defparam \mem~1175 .lut_mask = 16'hF838;
defparam \mem~1175 .sum_lutc_input = "datac";

dffeas \mem~334 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_6),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~334_q ),
	.prn(vcc));
defparam \mem~334 .is_wysiwyg = "true";
defparam \mem~334 .power_up = "low";

dffeas \mem~206 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_6),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~206_q ),
	.prn(vcc));
defparam \mem~206 .is_wysiwyg = "true";
defparam \mem~206 .power_up = "low";

dffeas \mem~78 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_6),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~78_q ),
	.prn(vcc));
defparam \mem~78 .is_wysiwyg = "true";
defparam \mem~78 .power_up = "low";

cycloneive_lcell_comb \mem~1176 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~206_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~78_q ),
	.cin(gnd),
	.combout(\mem~1176_combout ),
	.cout());
defparam \mem~1176 .lut_mask = 16'hE5E0;
defparam \mem~1176 .sum_lutc_input = "datac";

dffeas \mem~462 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_6),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~462_q ),
	.prn(vcc));
defparam \mem~462 .is_wysiwyg = "true";
defparam \mem~462 .power_up = "low";

cycloneive_lcell_comb \mem~1177 (
	.dataa(\mem~334_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1176_combout ),
	.datad(\mem~462_q ),
	.cin(gnd),
	.combout(\mem~1177_combout ),
	.cout());
defparam \mem~1177 .lut_mask = 16'hF838;
defparam \mem~1177 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1178 (
	.dataa(\mem~1175_combout ),
	.datab(\mem~1177_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1178_combout ),
	.cout());
defparam \mem~1178 .lut_mask = 16'hAACC;
defparam \mem~1178 .sum_lutc_input = "datac";

dffeas \internal_out_payload[80] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1178_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[80]~q ),
	.prn(vcc));
defparam \internal_out_payload[80] .is_wysiwyg = "true";
defparam \internal_out_payload[80] .power_up = "low";

dffeas \mem~719 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_7),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~719_q ),
	.prn(vcc));
defparam \mem~719 .is_wysiwyg = "true";
defparam \mem~719 .power_up = "low";

dffeas \mem~847 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_7),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~847_q ),
	.prn(vcc));
defparam \mem~847 .is_wysiwyg = "true";
defparam \mem~847 .power_up = "low";

dffeas \mem~591 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_7),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~591_q ),
	.prn(vcc));
defparam \mem~591 .is_wysiwyg = "true";
defparam \mem~591 .power_up = "low";

cycloneive_lcell_comb \mem~1179 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~847_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~591_q ),
	.cin(gnd),
	.combout(\mem~1179_combout ),
	.cout());
defparam \mem~1179 .lut_mask = 16'hE5E0;
defparam \mem~1179 .sum_lutc_input = "datac";

dffeas \mem~975 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_7),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~975_q ),
	.prn(vcc));
defparam \mem~975 .is_wysiwyg = "true";
defparam \mem~975 .power_up = "low";

cycloneive_lcell_comb \mem~1180 (
	.dataa(\mem~719_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1179_combout ),
	.datad(\mem~975_q ),
	.cin(gnd),
	.combout(\mem~1180_combout ),
	.cout());
defparam \mem~1180 .lut_mask = 16'hF838;
defparam \mem~1180 .sum_lutc_input = "datac";

dffeas \mem~335 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_7),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~335_q ),
	.prn(vcc));
defparam \mem~335 .is_wysiwyg = "true";
defparam \mem~335 .power_up = "low";

dffeas \mem~207 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_7),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~207_q ),
	.prn(vcc));
defparam \mem~207 .is_wysiwyg = "true";
defparam \mem~207 .power_up = "low";

dffeas \mem~79 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_7),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~79_q ),
	.prn(vcc));
defparam \mem~79 .is_wysiwyg = "true";
defparam \mem~79 .power_up = "low";

cycloneive_lcell_comb \mem~1181 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~207_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~79_q ),
	.cin(gnd),
	.combout(\mem~1181_combout ),
	.cout());
defparam \mem~1181 .lut_mask = 16'hE5E0;
defparam \mem~1181 .sum_lutc_input = "datac";

dffeas \mem~463 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_7),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~463_q ),
	.prn(vcc));
defparam \mem~463 .is_wysiwyg = "true";
defparam \mem~463 .power_up = "low";

cycloneive_lcell_comb \mem~1182 (
	.dataa(\mem~335_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1181_combout ),
	.datad(\mem~463_q ),
	.cin(gnd),
	.combout(\mem~1182_combout ),
	.cout());
defparam \mem~1182 .lut_mask = 16'hF838;
defparam \mem~1182 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1183 (
	.dataa(\mem~1180_combout ),
	.datab(\mem~1182_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1183_combout ),
	.cout());
defparam \mem~1183 .lut_mask = 16'hAACC;
defparam \mem~1183 .sum_lutc_input = "datac";

dffeas \internal_out_payload[81] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1183_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[81]~q ),
	.prn(vcc));
defparam \internal_out_payload[81] .is_wysiwyg = "true";
defparam \internal_out_payload[81] .power_up = "low";

dffeas \mem~720 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_8),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~720_q ),
	.prn(vcc));
defparam \mem~720 .is_wysiwyg = "true";
defparam \mem~720 .power_up = "low";

dffeas \mem~848 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_8),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~848_q ),
	.prn(vcc));
defparam \mem~848 .is_wysiwyg = "true";
defparam \mem~848 .power_up = "low";

dffeas \mem~592 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_8),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~592_q ),
	.prn(vcc));
defparam \mem~592 .is_wysiwyg = "true";
defparam \mem~592 .power_up = "low";

cycloneive_lcell_comb \mem~1184 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~848_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~592_q ),
	.cin(gnd),
	.combout(\mem~1184_combout ),
	.cout());
defparam \mem~1184 .lut_mask = 16'hE5E0;
defparam \mem~1184 .sum_lutc_input = "datac";

dffeas \mem~976 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_8),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~976_q ),
	.prn(vcc));
defparam \mem~976 .is_wysiwyg = "true";
defparam \mem~976 .power_up = "low";

cycloneive_lcell_comb \mem~1185 (
	.dataa(\mem~720_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1184_combout ),
	.datad(\mem~976_q ),
	.cin(gnd),
	.combout(\mem~1185_combout ),
	.cout());
defparam \mem~1185 .lut_mask = 16'hF838;
defparam \mem~1185 .sum_lutc_input = "datac";

dffeas \mem~336 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_8),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~336_q ),
	.prn(vcc));
defparam \mem~336 .is_wysiwyg = "true";
defparam \mem~336 .power_up = "low";

dffeas \mem~208 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_8),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~208_q ),
	.prn(vcc));
defparam \mem~208 .is_wysiwyg = "true";
defparam \mem~208 .power_up = "low";

dffeas \mem~80 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_8),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~80_q ),
	.prn(vcc));
defparam \mem~80 .is_wysiwyg = "true";
defparam \mem~80 .power_up = "low";

cycloneive_lcell_comb \mem~1186 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~208_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~80_q ),
	.cin(gnd),
	.combout(\mem~1186_combout ),
	.cout());
defparam \mem~1186 .lut_mask = 16'hE5E0;
defparam \mem~1186 .sum_lutc_input = "datac";

dffeas \mem~464 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_8),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~464_q ),
	.prn(vcc));
defparam \mem~464 .is_wysiwyg = "true";
defparam \mem~464 .power_up = "low";

cycloneive_lcell_comb \mem~1187 (
	.dataa(\mem~336_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1186_combout ),
	.datad(\mem~464_q ),
	.cin(gnd),
	.combout(\mem~1187_combout ),
	.cout());
defparam \mem~1187 .lut_mask = 16'hF838;
defparam \mem~1187 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1188 (
	.dataa(\mem~1185_combout ),
	.datab(\mem~1187_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1188_combout ),
	.cout());
defparam \mem~1188 .lut_mask = 16'hAACC;
defparam \mem~1188 .sum_lutc_input = "datac";

dffeas \internal_out_payload[82] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1188_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[82]~q ),
	.prn(vcc));
defparam \internal_out_payload[82] .is_wysiwyg = "true";
defparam \internal_out_payload[82] .power_up = "low";

dffeas \mem~721 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_9),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~721_q ),
	.prn(vcc));
defparam \mem~721 .is_wysiwyg = "true";
defparam \mem~721 .power_up = "low";

dffeas \mem~849 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_9),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~849_q ),
	.prn(vcc));
defparam \mem~849 .is_wysiwyg = "true";
defparam \mem~849 .power_up = "low";

dffeas \mem~593 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_9),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~593_q ),
	.prn(vcc));
defparam \mem~593 .is_wysiwyg = "true";
defparam \mem~593 .power_up = "low";

cycloneive_lcell_comb \mem~1189 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~849_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~593_q ),
	.cin(gnd),
	.combout(\mem~1189_combout ),
	.cout());
defparam \mem~1189 .lut_mask = 16'hE5E0;
defparam \mem~1189 .sum_lutc_input = "datac";

dffeas \mem~977 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_9),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~977_q ),
	.prn(vcc));
defparam \mem~977 .is_wysiwyg = "true";
defparam \mem~977 .power_up = "low";

cycloneive_lcell_comb \mem~1190 (
	.dataa(\mem~721_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1189_combout ),
	.datad(\mem~977_q ),
	.cin(gnd),
	.combout(\mem~1190_combout ),
	.cout());
defparam \mem~1190 .lut_mask = 16'hF838;
defparam \mem~1190 .sum_lutc_input = "datac";

dffeas \mem~337 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_9),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~337_q ),
	.prn(vcc));
defparam \mem~337 .is_wysiwyg = "true";
defparam \mem~337 .power_up = "low";

dffeas \mem~209 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_9),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~209_q ),
	.prn(vcc));
defparam \mem~209 .is_wysiwyg = "true";
defparam \mem~209 .power_up = "low";

dffeas \mem~81 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_9),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~81_q ),
	.prn(vcc));
defparam \mem~81 .is_wysiwyg = "true";
defparam \mem~81 .power_up = "low";

cycloneive_lcell_comb \mem~1191 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~209_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~81_q ),
	.cin(gnd),
	.combout(\mem~1191_combout ),
	.cout());
defparam \mem~1191 .lut_mask = 16'hE5E0;
defparam \mem~1191 .sum_lutc_input = "datac";

dffeas \mem~465 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_9),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~465_q ),
	.prn(vcc));
defparam \mem~465 .is_wysiwyg = "true";
defparam \mem~465 .power_up = "low";

cycloneive_lcell_comb \mem~1192 (
	.dataa(\mem~337_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1191_combout ),
	.datad(\mem~465_q ),
	.cin(gnd),
	.combout(\mem~1192_combout ),
	.cout());
defparam \mem~1192 .lut_mask = 16'hF838;
defparam \mem~1192 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1193 (
	.dataa(\mem~1190_combout ),
	.datab(\mem~1192_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1193_combout ),
	.cout());
defparam \mem~1193 .lut_mask = 16'hAACC;
defparam \mem~1193 .sum_lutc_input = "datac";

dffeas \internal_out_payload[83] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1193_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[83]~q ),
	.prn(vcc));
defparam \internal_out_payload[83] .is_wysiwyg = "true";
defparam \internal_out_payload[83] .power_up = "low";

dffeas \mem~722 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_10),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~722_q ),
	.prn(vcc));
defparam \mem~722 .is_wysiwyg = "true";
defparam \mem~722 .power_up = "low";

dffeas \mem~850 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_10),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~850_q ),
	.prn(vcc));
defparam \mem~850 .is_wysiwyg = "true";
defparam \mem~850 .power_up = "low";

dffeas \mem~594 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_10),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~594_q ),
	.prn(vcc));
defparam \mem~594 .is_wysiwyg = "true";
defparam \mem~594 .power_up = "low";

cycloneive_lcell_comb \mem~1194 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~850_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~594_q ),
	.cin(gnd),
	.combout(\mem~1194_combout ),
	.cout());
defparam \mem~1194 .lut_mask = 16'hE5E0;
defparam \mem~1194 .sum_lutc_input = "datac";

dffeas \mem~978 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_10),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~978_q ),
	.prn(vcc));
defparam \mem~978 .is_wysiwyg = "true";
defparam \mem~978 .power_up = "low";

cycloneive_lcell_comb \mem~1195 (
	.dataa(\mem~722_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1194_combout ),
	.datad(\mem~978_q ),
	.cin(gnd),
	.combout(\mem~1195_combout ),
	.cout());
defparam \mem~1195 .lut_mask = 16'hF838;
defparam \mem~1195 .sum_lutc_input = "datac";

dffeas \mem~338 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_10),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~338_q ),
	.prn(vcc));
defparam \mem~338 .is_wysiwyg = "true";
defparam \mem~338 .power_up = "low";

dffeas \mem~210 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_10),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~210_q ),
	.prn(vcc));
defparam \mem~210 .is_wysiwyg = "true";
defparam \mem~210 .power_up = "low";

dffeas \mem~82 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_10),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~82_q ),
	.prn(vcc));
defparam \mem~82 .is_wysiwyg = "true";
defparam \mem~82 .power_up = "low";

cycloneive_lcell_comb \mem~1196 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~210_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~82_q ),
	.cin(gnd),
	.combout(\mem~1196_combout ),
	.cout());
defparam \mem~1196 .lut_mask = 16'hE5E0;
defparam \mem~1196 .sum_lutc_input = "datac";

dffeas \mem~466 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_10),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~466_q ),
	.prn(vcc));
defparam \mem~466 .is_wysiwyg = "true";
defparam \mem~466 .power_up = "low";

cycloneive_lcell_comb \mem~1197 (
	.dataa(\mem~338_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1196_combout ),
	.datad(\mem~466_q ),
	.cin(gnd),
	.combout(\mem~1197_combout ),
	.cout());
defparam \mem~1197 .lut_mask = 16'hF838;
defparam \mem~1197 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1198 (
	.dataa(\mem~1195_combout ),
	.datab(\mem~1197_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1198_combout ),
	.cout());
defparam \mem~1198 .lut_mask = 16'hAACC;
defparam \mem~1198 .sum_lutc_input = "datac";

dffeas \internal_out_payload[84] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1198_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[84]~q ),
	.prn(vcc));
defparam \internal_out_payload[84] .is_wysiwyg = "true";
defparam \internal_out_payload[84] .power_up = "low";

dffeas \mem~723 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_11),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~723_q ),
	.prn(vcc));
defparam \mem~723 .is_wysiwyg = "true";
defparam \mem~723 .power_up = "low";

dffeas \mem~851 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_11),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~851_q ),
	.prn(vcc));
defparam \mem~851 .is_wysiwyg = "true";
defparam \mem~851 .power_up = "low";

dffeas \mem~595 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_11),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~595_q ),
	.prn(vcc));
defparam \mem~595 .is_wysiwyg = "true";
defparam \mem~595 .power_up = "low";

cycloneive_lcell_comb \mem~1199 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~851_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~595_q ),
	.cin(gnd),
	.combout(\mem~1199_combout ),
	.cout());
defparam \mem~1199 .lut_mask = 16'hE5E0;
defparam \mem~1199 .sum_lutc_input = "datac";

dffeas \mem~979 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_11),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~979_q ),
	.prn(vcc));
defparam \mem~979 .is_wysiwyg = "true";
defparam \mem~979 .power_up = "low";

cycloneive_lcell_comb \mem~1200 (
	.dataa(\mem~723_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1199_combout ),
	.datad(\mem~979_q ),
	.cin(gnd),
	.combout(\mem~1200_combout ),
	.cout());
defparam \mem~1200 .lut_mask = 16'hF838;
defparam \mem~1200 .sum_lutc_input = "datac";

dffeas \mem~339 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_11),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~339_q ),
	.prn(vcc));
defparam \mem~339 .is_wysiwyg = "true";
defparam \mem~339 .power_up = "low";

dffeas \mem~211 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_11),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~211_q ),
	.prn(vcc));
defparam \mem~211 .is_wysiwyg = "true";
defparam \mem~211 .power_up = "low";

dffeas \mem~83 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_11),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~83_q ),
	.prn(vcc));
defparam \mem~83 .is_wysiwyg = "true";
defparam \mem~83 .power_up = "low";

cycloneive_lcell_comb \mem~1201 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~211_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~83_q ),
	.cin(gnd),
	.combout(\mem~1201_combout ),
	.cout());
defparam \mem~1201 .lut_mask = 16'hE5E0;
defparam \mem~1201 .sum_lutc_input = "datac";

dffeas \mem~467 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(base_address_11),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~467_q ),
	.prn(vcc));
defparam \mem~467 .is_wysiwyg = "true";
defparam \mem~467 .power_up = "low";

cycloneive_lcell_comb \mem~1202 (
	.dataa(\mem~339_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1201_combout ),
	.datad(\mem~467_q ),
	.cin(gnd),
	.combout(\mem~1202_combout ),
	.cout());
defparam \mem~1202 .lut_mask = 16'hF838;
defparam \mem~1202 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1203 (
	.dataa(\mem~1200_combout ),
	.datab(\mem~1202_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1203_combout ),
	.cout());
defparam \mem~1203 .lut_mask = 16'hAACC;
defparam \mem~1203 .sum_lutc_input = "datac";

dffeas \internal_out_payload[85] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1203_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[85]~q ),
	.prn(vcc));
defparam \internal_out_payload[85] .is_wysiwyg = "true";
defparam \internal_out_payload[85] .power_up = "low";

dffeas \mem~641 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_101),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~641_q ),
	.prn(vcc));
defparam \mem~641 .is_wysiwyg = "true";
defparam \mem~641 .power_up = "low";

dffeas \mem~769 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_101),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~769_q ),
	.prn(vcc));
defparam \mem~769 .is_wysiwyg = "true";
defparam \mem~769 .power_up = "low";

dffeas \mem~513 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_101),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~513_q ),
	.prn(vcc));
defparam \mem~513 .is_wysiwyg = "true";
defparam \mem~513 .power_up = "low";

cycloneive_lcell_comb \mem~1204 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~769_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~513_q ),
	.cin(gnd),
	.combout(\mem~1204_combout ),
	.cout());
defparam \mem~1204 .lut_mask = 16'hE5E0;
defparam \mem~1204 .sum_lutc_input = "datac";

dffeas \mem~897 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_101),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~897_q ),
	.prn(vcc));
defparam \mem~897 .is_wysiwyg = "true";
defparam \mem~897 .power_up = "low";

cycloneive_lcell_comb \mem~1205 (
	.dataa(\mem~641_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1204_combout ),
	.datad(\mem~897_q ),
	.cin(gnd),
	.combout(\mem~1205_combout ),
	.cout());
defparam \mem~1205 .lut_mask = 16'hF838;
defparam \mem~1205 .sum_lutc_input = "datac";

dffeas \mem~257 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_101),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~257_q ),
	.prn(vcc));
defparam \mem~257 .is_wysiwyg = "true";
defparam \mem~257 .power_up = "low";

dffeas \mem~129 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_101),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~129_q ),
	.prn(vcc));
defparam \mem~129 .is_wysiwyg = "true";
defparam \mem~129 .power_up = "low";

dffeas \mem~1 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_101),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~1_q ),
	.prn(vcc));
defparam \mem~1 .is_wysiwyg = "true";
defparam \mem~1 .power_up = "low";

cycloneive_lcell_comb \mem~1206 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~129_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~1_q ),
	.cin(gnd),
	.combout(\mem~1206_combout ),
	.cout());
defparam \mem~1206 .lut_mask = 16'hE5E0;
defparam \mem~1206 .sum_lutc_input = "datac";

dffeas \mem~385 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_101),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~385_q ),
	.prn(vcc));
defparam \mem~385 .is_wysiwyg = "true";
defparam \mem~385 .power_up = "low";

cycloneive_lcell_comb \mem~1207 (
	.dataa(\mem~257_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1206_combout ),
	.datad(\mem~385_q ),
	.cin(gnd),
	.combout(\mem~1207_combout ),
	.cout());
defparam \mem~1207 .lut_mask = 16'hF838;
defparam \mem~1207 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1208 (
	.dataa(\mem~1205_combout ),
	.datab(\mem~1207_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1208_combout ),
	.cout());
defparam \mem~1208 .lut_mask = 16'hAACC;
defparam \mem~1208 .sum_lutc_input = "datac";

dffeas \internal_out_payload[3] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1208_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[3]~q ),
	.prn(vcc));
defparam \internal_out_payload[3] .is_wysiwyg = "true";
defparam \internal_out_payload[3] .power_up = "low";

dffeas \mem~642 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_111),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~642_q ),
	.prn(vcc));
defparam \mem~642 .is_wysiwyg = "true";
defparam \mem~642 .power_up = "low";

dffeas \mem~770 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_111),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~770_q ),
	.prn(vcc));
defparam \mem~770 .is_wysiwyg = "true";
defparam \mem~770 .power_up = "low";

dffeas \mem~514 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_111),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~514_q ),
	.prn(vcc));
defparam \mem~514 .is_wysiwyg = "true";
defparam \mem~514 .power_up = "low";

cycloneive_lcell_comb \mem~1209 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~770_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~514_q ),
	.cin(gnd),
	.combout(\mem~1209_combout ),
	.cout());
defparam \mem~1209 .lut_mask = 16'hE5E0;
defparam \mem~1209 .sum_lutc_input = "datac";

dffeas \mem~898 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_111),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~898_q ),
	.prn(vcc));
defparam \mem~898 .is_wysiwyg = "true";
defparam \mem~898 .power_up = "low";

cycloneive_lcell_comb \mem~1210 (
	.dataa(\mem~642_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1209_combout ),
	.datad(\mem~898_q ),
	.cin(gnd),
	.combout(\mem~1210_combout ),
	.cout());
defparam \mem~1210 .lut_mask = 16'hF838;
defparam \mem~1210 .sum_lutc_input = "datac";

dffeas \mem~258 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_111),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~258_q ),
	.prn(vcc));
defparam \mem~258 .is_wysiwyg = "true";
defparam \mem~258 .power_up = "low";

dffeas \mem~130 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_111),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~130_q ),
	.prn(vcc));
defparam \mem~130 .is_wysiwyg = "true";
defparam \mem~130 .power_up = "low";

dffeas \mem~2 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_111),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~2_q ),
	.prn(vcc));
defparam \mem~2 .is_wysiwyg = "true";
defparam \mem~2 .power_up = "low";

cycloneive_lcell_comb \mem~1211 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~130_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~2_q ),
	.cin(gnd),
	.combout(\mem~1211_combout ),
	.cout());
defparam \mem~1211 .lut_mask = 16'hE5E0;
defparam \mem~1211 .sum_lutc_input = "datac";

dffeas \mem~386 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_111),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~386_q ),
	.prn(vcc));
defparam \mem~386 .is_wysiwyg = "true";
defparam \mem~386 .power_up = "low";

cycloneive_lcell_comb \mem~1212 (
	.dataa(\mem~258_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1211_combout ),
	.datad(\mem~386_q ),
	.cin(gnd),
	.combout(\mem~1212_combout ),
	.cout());
defparam \mem~1212 .lut_mask = 16'hF838;
defparam \mem~1212 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1213 (
	.dataa(\mem~1210_combout ),
	.datab(\mem~1212_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1213_combout ),
	.cout());
defparam \mem~1213 .lut_mask = 16'hAACC;
defparam \mem~1213 .sum_lutc_input = "datac";

dffeas \internal_out_payload[4] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1213_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[4]~q ),
	.prn(vcc));
defparam \internal_out_payload[4] .is_wysiwyg = "true";
defparam \internal_out_payload[4] .power_up = "low";

dffeas \mem~643 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_121),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~643_q ),
	.prn(vcc));
defparam \mem~643 .is_wysiwyg = "true";
defparam \mem~643 .power_up = "low";

dffeas \mem~771 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_121),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~771_q ),
	.prn(vcc));
defparam \mem~771 .is_wysiwyg = "true";
defparam \mem~771 .power_up = "low";

dffeas \mem~515 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_121),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~515_q ),
	.prn(vcc));
defparam \mem~515 .is_wysiwyg = "true";
defparam \mem~515 .power_up = "low";

cycloneive_lcell_comb \mem~1214 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~771_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~515_q ),
	.cin(gnd),
	.combout(\mem~1214_combout ),
	.cout());
defparam \mem~1214 .lut_mask = 16'hE5E0;
defparam \mem~1214 .sum_lutc_input = "datac";

dffeas \mem~899 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_121),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~899_q ),
	.prn(vcc));
defparam \mem~899 .is_wysiwyg = "true";
defparam \mem~899 .power_up = "low";

cycloneive_lcell_comb \mem~1215 (
	.dataa(\mem~643_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1214_combout ),
	.datad(\mem~899_q ),
	.cin(gnd),
	.combout(\mem~1215_combout ),
	.cout());
defparam \mem~1215 .lut_mask = 16'hF838;
defparam \mem~1215 .sum_lutc_input = "datac";

dffeas \mem~259 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_121),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~259_q ),
	.prn(vcc));
defparam \mem~259 .is_wysiwyg = "true";
defparam \mem~259 .power_up = "low";

dffeas \mem~131 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_121),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~131_q ),
	.prn(vcc));
defparam \mem~131 .is_wysiwyg = "true";
defparam \mem~131 .power_up = "low";

dffeas \mem~3 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_121),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~3_q ),
	.prn(vcc));
defparam \mem~3 .is_wysiwyg = "true";
defparam \mem~3 .power_up = "low";

cycloneive_lcell_comb \mem~1216 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~131_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~3_q ),
	.cin(gnd),
	.combout(\mem~1216_combout ),
	.cout());
defparam \mem~1216 .lut_mask = 16'hE5E0;
defparam \mem~1216 .sum_lutc_input = "datac";

dffeas \mem~387 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_121),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~387_q ),
	.prn(vcc));
defparam \mem~387 .is_wysiwyg = "true";
defparam \mem~387 .power_up = "low";

cycloneive_lcell_comb \mem~1217 (
	.dataa(\mem~259_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1216_combout ),
	.datad(\mem~387_q ),
	.cin(gnd),
	.combout(\mem~1217_combout ),
	.cout());
defparam \mem~1217 .lut_mask = 16'hF838;
defparam \mem~1217 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1218 (
	.dataa(\mem~1215_combout ),
	.datab(\mem~1217_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1218_combout ),
	.cout());
defparam \mem~1218 .lut_mask = 16'hAACC;
defparam \mem~1218 .sum_lutc_input = "datac";

dffeas \internal_out_payload[5] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1218_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[5]~q ),
	.prn(vcc));
defparam \internal_out_payload[5] .is_wysiwyg = "true";
defparam \internal_out_payload[5] .power_up = "low";

dffeas \mem~644 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_13),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~644_q ),
	.prn(vcc));
defparam \mem~644 .is_wysiwyg = "true";
defparam \mem~644 .power_up = "low";

dffeas \mem~772 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_13),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~772_q ),
	.prn(vcc));
defparam \mem~772 .is_wysiwyg = "true";
defparam \mem~772 .power_up = "low";

dffeas \mem~516 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_13),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~516_q ),
	.prn(vcc));
defparam \mem~516 .is_wysiwyg = "true";
defparam \mem~516 .power_up = "low";

cycloneive_lcell_comb \mem~1219 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~772_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~516_q ),
	.cin(gnd),
	.combout(\mem~1219_combout ),
	.cout());
defparam \mem~1219 .lut_mask = 16'hE5E0;
defparam \mem~1219 .sum_lutc_input = "datac";

dffeas \mem~900 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_13),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~900_q ),
	.prn(vcc));
defparam \mem~900 .is_wysiwyg = "true";
defparam \mem~900 .power_up = "low";

cycloneive_lcell_comb \mem~1220 (
	.dataa(\mem~644_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1219_combout ),
	.datad(\mem~900_q ),
	.cin(gnd),
	.combout(\mem~1220_combout ),
	.cout());
defparam \mem~1220 .lut_mask = 16'hF838;
defparam \mem~1220 .sum_lutc_input = "datac";

dffeas \mem~260 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_13),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~260_q ),
	.prn(vcc));
defparam \mem~260 .is_wysiwyg = "true";
defparam \mem~260 .power_up = "low";

dffeas \mem~132 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_13),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~132_q ),
	.prn(vcc));
defparam \mem~132 .is_wysiwyg = "true";
defparam \mem~132 .power_up = "low";

dffeas \mem~4 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_13),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~4_q ),
	.prn(vcc));
defparam \mem~4 .is_wysiwyg = "true";
defparam \mem~4 .power_up = "low";

cycloneive_lcell_comb \mem~1221 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~132_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~4_q ),
	.cin(gnd),
	.combout(\mem~1221_combout ),
	.cout());
defparam \mem~1221 .lut_mask = 16'hE5E0;
defparam \mem~1221 .sum_lutc_input = "datac";

dffeas \mem~388 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_13),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~388_q ),
	.prn(vcc));
defparam \mem~388 .is_wysiwyg = "true";
defparam \mem~388 .power_up = "low";

cycloneive_lcell_comb \mem~1222 (
	.dataa(\mem~260_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1221_combout ),
	.datad(\mem~388_q ),
	.cin(gnd),
	.combout(\mem~1222_combout ),
	.cout());
defparam \mem~1222 .lut_mask = 16'hF838;
defparam \mem~1222 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1223 (
	.dataa(\mem~1220_combout ),
	.datab(\mem~1222_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1223_combout ),
	.cout());
defparam \mem~1223 .lut_mask = 16'hAACC;
defparam \mem~1223 .sum_lutc_input = "datac";

dffeas \internal_out_payload[6] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1223_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[6]~q ),
	.prn(vcc));
defparam \internal_out_payload[6] .is_wysiwyg = "true";
defparam \internal_out_payload[6] .power_up = "low";

dffeas \mem~645 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_14),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~645_q ),
	.prn(vcc));
defparam \mem~645 .is_wysiwyg = "true";
defparam \mem~645 .power_up = "low";

dffeas \mem~773 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_14),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~773_q ),
	.prn(vcc));
defparam \mem~773 .is_wysiwyg = "true";
defparam \mem~773 .power_up = "low";

dffeas \mem~517 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_14),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~517_q ),
	.prn(vcc));
defparam \mem~517 .is_wysiwyg = "true";
defparam \mem~517 .power_up = "low";

cycloneive_lcell_comb \mem~1224 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~773_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~517_q ),
	.cin(gnd),
	.combout(\mem~1224_combout ),
	.cout());
defparam \mem~1224 .lut_mask = 16'hE5E0;
defparam \mem~1224 .sum_lutc_input = "datac";

dffeas \mem~901 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_14),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~901_q ),
	.prn(vcc));
defparam \mem~901 .is_wysiwyg = "true";
defparam \mem~901 .power_up = "low";

cycloneive_lcell_comb \mem~1225 (
	.dataa(\mem~645_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1224_combout ),
	.datad(\mem~901_q ),
	.cin(gnd),
	.combout(\mem~1225_combout ),
	.cout());
defparam \mem~1225 .lut_mask = 16'hF838;
defparam \mem~1225 .sum_lutc_input = "datac";

dffeas \mem~261 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_14),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~261_q ),
	.prn(vcc));
defparam \mem~261 .is_wysiwyg = "true";
defparam \mem~261 .power_up = "low";

dffeas \mem~133 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_14),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~133_q ),
	.prn(vcc));
defparam \mem~133 .is_wysiwyg = "true";
defparam \mem~133 .power_up = "low";

dffeas \mem~5 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_14),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~5_q ),
	.prn(vcc));
defparam \mem~5 .is_wysiwyg = "true";
defparam \mem~5 .power_up = "low";

cycloneive_lcell_comb \mem~1226 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~133_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~5_q ),
	.cin(gnd),
	.combout(\mem~1226_combout ),
	.cout());
defparam \mem~1226 .lut_mask = 16'hE5E0;
defparam \mem~1226 .sum_lutc_input = "datac";

dffeas \mem~389 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_14),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~389_q ),
	.prn(vcc));
defparam \mem~389 .is_wysiwyg = "true";
defparam \mem~389 .power_up = "low";

cycloneive_lcell_comb \mem~1227 (
	.dataa(\mem~261_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1226_combout ),
	.datad(\mem~389_q ),
	.cin(gnd),
	.combout(\mem~1227_combout ),
	.cout());
defparam \mem~1227 .lut_mask = 16'hF838;
defparam \mem~1227 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1228 (
	.dataa(\mem~1225_combout ),
	.datab(\mem~1227_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1228_combout ),
	.cout());
defparam \mem~1228 .lut_mask = 16'hAACC;
defparam \mem~1228 .sum_lutc_input = "datac";

dffeas \internal_out_payload[7] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1228_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[7]~q ),
	.prn(vcc));
defparam \internal_out_payload[7] .is_wysiwyg = "true";
defparam \internal_out_payload[7] .power_up = "low";

dffeas \mem~646 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_15),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~646_q ),
	.prn(vcc));
defparam \mem~646 .is_wysiwyg = "true";
defparam \mem~646 .power_up = "low";

dffeas \mem~774 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_15),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~774_q ),
	.prn(vcc));
defparam \mem~774 .is_wysiwyg = "true";
defparam \mem~774 .power_up = "low";

dffeas \mem~518 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_15),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~518_q ),
	.prn(vcc));
defparam \mem~518 .is_wysiwyg = "true";
defparam \mem~518 .power_up = "low";

cycloneive_lcell_comb \mem~1229 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~774_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~518_q ),
	.cin(gnd),
	.combout(\mem~1229_combout ),
	.cout());
defparam \mem~1229 .lut_mask = 16'hE5E0;
defparam \mem~1229 .sum_lutc_input = "datac";

dffeas \mem~902 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_15),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~902_q ),
	.prn(vcc));
defparam \mem~902 .is_wysiwyg = "true";
defparam \mem~902 .power_up = "low";

cycloneive_lcell_comb \mem~1230 (
	.dataa(\mem~646_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1229_combout ),
	.datad(\mem~902_q ),
	.cin(gnd),
	.combout(\mem~1230_combout ),
	.cout());
defparam \mem~1230 .lut_mask = 16'hF838;
defparam \mem~1230 .sum_lutc_input = "datac";

dffeas \mem~262 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_15),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~262_q ),
	.prn(vcc));
defparam \mem~262 .is_wysiwyg = "true";
defparam \mem~262 .power_up = "low";

dffeas \mem~134 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_15),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~134_q ),
	.prn(vcc));
defparam \mem~134 .is_wysiwyg = "true";
defparam \mem~134 .power_up = "low";

dffeas \mem~6 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_15),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~6_q ),
	.prn(vcc));
defparam \mem~6 .is_wysiwyg = "true";
defparam \mem~6 .power_up = "low";

cycloneive_lcell_comb \mem~1231 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~134_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~6_q ),
	.cin(gnd),
	.combout(\mem~1231_combout ),
	.cout());
defparam \mem~1231 .lut_mask = 16'hE5E0;
defparam \mem~1231 .sum_lutc_input = "datac";

dffeas \mem~390 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_15),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~390_q ),
	.prn(vcc));
defparam \mem~390 .is_wysiwyg = "true";
defparam \mem~390 .power_up = "low";

cycloneive_lcell_comb \mem~1232 (
	.dataa(\mem~262_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1231_combout ),
	.datad(\mem~390_q ),
	.cin(gnd),
	.combout(\mem~1232_combout ),
	.cout());
defparam \mem~1232 .lut_mask = 16'hF838;
defparam \mem~1232 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1233 (
	.dataa(\mem~1230_combout ),
	.datab(\mem~1232_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1233_combout ),
	.cout());
defparam \mem~1233 .lut_mask = 16'hAACC;
defparam \mem~1233 .sum_lutc_input = "datac";

dffeas \internal_out_payload[8] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1233_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[8]~q ),
	.prn(vcc));
defparam \internal_out_payload[8] .is_wysiwyg = "true";
defparam \internal_out_payload[8] .power_up = "low";

dffeas \mem~647 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_16),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~647_q ),
	.prn(vcc));
defparam \mem~647 .is_wysiwyg = "true";
defparam \mem~647 .power_up = "low";

dffeas \mem~775 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_16),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~775_q ),
	.prn(vcc));
defparam \mem~775 .is_wysiwyg = "true";
defparam \mem~775 .power_up = "low";

dffeas \mem~519 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_16),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~519_q ),
	.prn(vcc));
defparam \mem~519 .is_wysiwyg = "true";
defparam \mem~519 .power_up = "low";

cycloneive_lcell_comb \mem~1234 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~775_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~519_q ),
	.cin(gnd),
	.combout(\mem~1234_combout ),
	.cout());
defparam \mem~1234 .lut_mask = 16'hE5E0;
defparam \mem~1234 .sum_lutc_input = "datac";

dffeas \mem~903 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_16),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~903_q ),
	.prn(vcc));
defparam \mem~903 .is_wysiwyg = "true";
defparam \mem~903 .power_up = "low";

cycloneive_lcell_comb \mem~1235 (
	.dataa(\mem~647_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1234_combout ),
	.datad(\mem~903_q ),
	.cin(gnd),
	.combout(\mem~1235_combout ),
	.cout());
defparam \mem~1235 .lut_mask = 16'hF838;
defparam \mem~1235 .sum_lutc_input = "datac";

dffeas \mem~263 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_16),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~263_q ),
	.prn(vcc));
defparam \mem~263 .is_wysiwyg = "true";
defparam \mem~263 .power_up = "low";

dffeas \mem~135 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_16),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~135_q ),
	.prn(vcc));
defparam \mem~135 .is_wysiwyg = "true";
defparam \mem~135 .power_up = "low";

dffeas \mem~7 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_16),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~7_q ),
	.prn(vcc));
defparam \mem~7 .is_wysiwyg = "true";
defparam \mem~7 .power_up = "low";

cycloneive_lcell_comb \mem~1236 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~135_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~7_q ),
	.cin(gnd),
	.combout(\mem~1236_combout ),
	.cout());
defparam \mem~1236 .lut_mask = 16'hE5E0;
defparam \mem~1236 .sum_lutc_input = "datac";

dffeas \mem~391 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_16),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~391_q ),
	.prn(vcc));
defparam \mem~391 .is_wysiwyg = "true";
defparam \mem~391 .power_up = "low";

cycloneive_lcell_comb \mem~1237 (
	.dataa(\mem~263_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1236_combout ),
	.datad(\mem~391_q ),
	.cin(gnd),
	.combout(\mem~1237_combout ),
	.cout());
defparam \mem~1237 .lut_mask = 16'hF838;
defparam \mem~1237 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1238 (
	.dataa(\mem~1235_combout ),
	.datab(\mem~1237_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1238_combout ),
	.cout());
defparam \mem~1238 .lut_mask = 16'hAACC;
defparam \mem~1238 .sum_lutc_input = "datac";

dffeas \internal_out_payload[9] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1238_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[9]~q ),
	.prn(vcc));
defparam \internal_out_payload[9] .is_wysiwyg = "true";
defparam \internal_out_payload[9] .power_up = "low";

dffeas \mem~648 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_17),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~648_q ),
	.prn(vcc));
defparam \mem~648 .is_wysiwyg = "true";
defparam \mem~648 .power_up = "low";

dffeas \mem~776 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_17),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~776_q ),
	.prn(vcc));
defparam \mem~776 .is_wysiwyg = "true";
defparam \mem~776 .power_up = "low";

dffeas \mem~520 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_17),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~520_q ),
	.prn(vcc));
defparam \mem~520 .is_wysiwyg = "true";
defparam \mem~520 .power_up = "low";

cycloneive_lcell_comb \mem~1239 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~776_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~520_q ),
	.cin(gnd),
	.combout(\mem~1239_combout ),
	.cout());
defparam \mem~1239 .lut_mask = 16'hE5E0;
defparam \mem~1239 .sum_lutc_input = "datac";

dffeas \mem~904 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_17),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~904_q ),
	.prn(vcc));
defparam \mem~904 .is_wysiwyg = "true";
defparam \mem~904 .power_up = "low";

cycloneive_lcell_comb \mem~1240 (
	.dataa(\mem~648_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1239_combout ),
	.datad(\mem~904_q ),
	.cin(gnd),
	.combout(\mem~1240_combout ),
	.cout());
defparam \mem~1240 .lut_mask = 16'hF838;
defparam \mem~1240 .sum_lutc_input = "datac";

dffeas \mem~264 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_17),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~264_q ),
	.prn(vcc));
defparam \mem~264 .is_wysiwyg = "true";
defparam \mem~264 .power_up = "low";

dffeas \mem~136 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_17),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~136_q ),
	.prn(vcc));
defparam \mem~136 .is_wysiwyg = "true";
defparam \mem~136 .power_up = "low";

dffeas \mem~8 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_17),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~8_q ),
	.prn(vcc));
defparam \mem~8 .is_wysiwyg = "true";
defparam \mem~8 .power_up = "low";

cycloneive_lcell_comb \mem~1241 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~136_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~8_q ),
	.cin(gnd),
	.combout(\mem~1241_combout ),
	.cout());
defparam \mem~1241 .lut_mask = 16'hE5E0;
defparam \mem~1241 .sum_lutc_input = "datac";

dffeas \mem~392 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_17),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~392_q ),
	.prn(vcc));
defparam \mem~392 .is_wysiwyg = "true";
defparam \mem~392 .power_up = "low";

cycloneive_lcell_comb \mem~1242 (
	.dataa(\mem~264_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1241_combout ),
	.datad(\mem~392_q ),
	.cin(gnd),
	.combout(\mem~1242_combout ),
	.cout());
defparam \mem~1242 .lut_mask = 16'hF838;
defparam \mem~1242 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1243 (
	.dataa(\mem~1240_combout ),
	.datab(\mem~1242_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1243_combout ),
	.cout());
defparam \mem~1243 .lut_mask = 16'hAACC;
defparam \mem~1243 .sum_lutc_input = "datac";

dffeas \internal_out_payload[10] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1243_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[10]~q ),
	.prn(vcc));
defparam \internal_out_payload[10] .is_wysiwyg = "true";
defparam \internal_out_payload[10] .power_up = "low";

dffeas \mem~649 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_18),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~649_q ),
	.prn(vcc));
defparam \mem~649 .is_wysiwyg = "true";
defparam \mem~649 .power_up = "low";

dffeas \mem~777 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_18),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~777_q ),
	.prn(vcc));
defparam \mem~777 .is_wysiwyg = "true";
defparam \mem~777 .power_up = "low";

dffeas \mem~521 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_18),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~521_q ),
	.prn(vcc));
defparam \mem~521 .is_wysiwyg = "true";
defparam \mem~521 .power_up = "low";

cycloneive_lcell_comb \mem~1244 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~777_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~521_q ),
	.cin(gnd),
	.combout(\mem~1244_combout ),
	.cout());
defparam \mem~1244 .lut_mask = 16'hE5E0;
defparam \mem~1244 .sum_lutc_input = "datac";

dffeas \mem~905 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_18),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~905_q ),
	.prn(vcc));
defparam \mem~905 .is_wysiwyg = "true";
defparam \mem~905 .power_up = "low";

cycloneive_lcell_comb \mem~1245 (
	.dataa(\mem~649_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1244_combout ),
	.datad(\mem~905_q ),
	.cin(gnd),
	.combout(\mem~1245_combout ),
	.cout());
defparam \mem~1245 .lut_mask = 16'hF838;
defparam \mem~1245 .sum_lutc_input = "datac";

dffeas \mem~265 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_18),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~265_q ),
	.prn(vcc));
defparam \mem~265 .is_wysiwyg = "true";
defparam \mem~265 .power_up = "low";

dffeas \mem~137 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_18),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~137_q ),
	.prn(vcc));
defparam \mem~137 .is_wysiwyg = "true";
defparam \mem~137 .power_up = "low";

dffeas \mem~9 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_18),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~9_q ),
	.prn(vcc));
defparam \mem~9 .is_wysiwyg = "true";
defparam \mem~9 .power_up = "low";

cycloneive_lcell_comb \mem~1246 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~137_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~9_q ),
	.cin(gnd),
	.combout(\mem~1246_combout ),
	.cout());
defparam \mem~1246 .lut_mask = 16'hE5E0;
defparam \mem~1246 .sum_lutc_input = "datac";

dffeas \mem~393 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_18),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~393_q ),
	.prn(vcc));
defparam \mem~393 .is_wysiwyg = "true";
defparam \mem~393 .power_up = "low";

cycloneive_lcell_comb \mem~1247 (
	.dataa(\mem~265_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1246_combout ),
	.datad(\mem~393_q ),
	.cin(gnd),
	.combout(\mem~1247_combout ),
	.cout());
defparam \mem~1247 .lut_mask = 16'hF838;
defparam \mem~1247 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1248 (
	.dataa(\mem~1245_combout ),
	.datab(\mem~1247_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1248_combout ),
	.cout());
defparam \mem~1248 .lut_mask = 16'hAACC;
defparam \mem~1248 .sum_lutc_input = "datac";

dffeas \internal_out_payload[11] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1248_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[11]~q ),
	.prn(vcc));
defparam \internal_out_payload[11] .is_wysiwyg = "true";
defparam \internal_out_payload[11] .power_up = "low";

dffeas \mem~650 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_19),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~650_q ),
	.prn(vcc));
defparam \mem~650 .is_wysiwyg = "true";
defparam \mem~650 .power_up = "low";

dffeas \mem~778 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_19),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~778_q ),
	.prn(vcc));
defparam \mem~778 .is_wysiwyg = "true";
defparam \mem~778 .power_up = "low";

dffeas \mem~522 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_19),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~522_q ),
	.prn(vcc));
defparam \mem~522 .is_wysiwyg = "true";
defparam \mem~522 .power_up = "low";

cycloneive_lcell_comb \mem~1249 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~778_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~522_q ),
	.cin(gnd),
	.combout(\mem~1249_combout ),
	.cout());
defparam \mem~1249 .lut_mask = 16'hE5E0;
defparam \mem~1249 .sum_lutc_input = "datac";

dffeas \mem~906 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_19),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~906_q ),
	.prn(vcc));
defparam \mem~906 .is_wysiwyg = "true";
defparam \mem~906 .power_up = "low";

cycloneive_lcell_comb \mem~1250 (
	.dataa(\mem~650_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1249_combout ),
	.datad(\mem~906_q ),
	.cin(gnd),
	.combout(\mem~1250_combout ),
	.cout());
defparam \mem~1250 .lut_mask = 16'hF838;
defparam \mem~1250 .sum_lutc_input = "datac";

dffeas \mem~266 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_19),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~266_q ),
	.prn(vcc));
defparam \mem~266 .is_wysiwyg = "true";
defparam \mem~266 .power_up = "low";

dffeas \mem~138 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_19),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~138_q ),
	.prn(vcc));
defparam \mem~138 .is_wysiwyg = "true";
defparam \mem~138 .power_up = "low";

dffeas \mem~10 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_19),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~10_q ),
	.prn(vcc));
defparam \mem~10 .is_wysiwyg = "true";
defparam \mem~10 .power_up = "low";

cycloneive_lcell_comb \mem~1251 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~138_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~10_q ),
	.cin(gnd),
	.combout(\mem~1251_combout ),
	.cout());
defparam \mem~1251 .lut_mask = 16'hE5E0;
defparam \mem~1251 .sum_lutc_input = "datac";

dffeas \mem~394 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_19),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~394_q ),
	.prn(vcc));
defparam \mem~394 .is_wysiwyg = "true";
defparam \mem~394 .power_up = "low";

cycloneive_lcell_comb \mem~1252 (
	.dataa(\mem~266_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1251_combout ),
	.datad(\mem~394_q ),
	.cin(gnd),
	.combout(\mem~1252_combout ),
	.cout());
defparam \mem~1252 .lut_mask = 16'hF838;
defparam \mem~1252 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1253 (
	.dataa(\mem~1250_combout ),
	.datab(\mem~1252_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1253_combout ),
	.cout());
defparam \mem~1253 .lut_mask = 16'hAACC;
defparam \mem~1253 .sum_lutc_input = "datac";

dffeas \internal_out_payload[12] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1253_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[12]~q ),
	.prn(vcc));
defparam \internal_out_payload[12] .is_wysiwyg = "true";
defparam \internal_out_payload[12] .power_up = "low";

dffeas \mem~651 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_20),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~651_q ),
	.prn(vcc));
defparam \mem~651 .is_wysiwyg = "true";
defparam \mem~651 .power_up = "low";

dffeas \mem~779 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_20),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~779_q ),
	.prn(vcc));
defparam \mem~779 .is_wysiwyg = "true";
defparam \mem~779 .power_up = "low";

dffeas \mem~523 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_20),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~523_q ),
	.prn(vcc));
defparam \mem~523 .is_wysiwyg = "true";
defparam \mem~523 .power_up = "low";

cycloneive_lcell_comb \mem~1254 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~779_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~523_q ),
	.cin(gnd),
	.combout(\mem~1254_combout ),
	.cout());
defparam \mem~1254 .lut_mask = 16'hE5E0;
defparam \mem~1254 .sum_lutc_input = "datac";

dffeas \mem~907 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_20),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~907_q ),
	.prn(vcc));
defparam \mem~907 .is_wysiwyg = "true";
defparam \mem~907 .power_up = "low";

cycloneive_lcell_comb \mem~1255 (
	.dataa(\mem~651_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1254_combout ),
	.datad(\mem~907_q ),
	.cin(gnd),
	.combout(\mem~1255_combout ),
	.cout());
defparam \mem~1255 .lut_mask = 16'hF838;
defparam \mem~1255 .sum_lutc_input = "datac";

dffeas \mem~267 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_20),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~267_q ),
	.prn(vcc));
defparam \mem~267 .is_wysiwyg = "true";
defparam \mem~267 .power_up = "low";

dffeas \mem~139 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_20),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~139_q ),
	.prn(vcc));
defparam \mem~139 .is_wysiwyg = "true";
defparam \mem~139 .power_up = "low";

dffeas \mem~11 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_20),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~11_q ),
	.prn(vcc));
defparam \mem~11 .is_wysiwyg = "true";
defparam \mem~11 .power_up = "low";

cycloneive_lcell_comb \mem~1256 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~139_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~11_q ),
	.cin(gnd),
	.combout(\mem~1256_combout ),
	.cout());
defparam \mem~1256 .lut_mask = 16'hE5E0;
defparam \mem~1256 .sum_lutc_input = "datac";

dffeas \mem~395 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_20),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~395_q ),
	.prn(vcc));
defparam \mem~395 .is_wysiwyg = "true";
defparam \mem~395 .power_up = "low";

cycloneive_lcell_comb \mem~1257 (
	.dataa(\mem~267_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1256_combout ),
	.datad(\mem~395_q ),
	.cin(gnd),
	.combout(\mem~1257_combout ),
	.cout());
defparam \mem~1257 .lut_mask = 16'hF838;
defparam \mem~1257 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1258 (
	.dataa(\mem~1255_combout ),
	.datab(\mem~1257_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1258_combout ),
	.cout());
defparam \mem~1258 .lut_mask = 16'hAACC;
defparam \mem~1258 .sum_lutc_input = "datac";

dffeas \internal_out_payload[13] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1258_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[13]~q ),
	.prn(vcc));
defparam \internal_out_payload[13] .is_wysiwyg = "true";
defparam \internal_out_payload[13] .power_up = "low";

dffeas \mem~652 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_21),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~652_q ),
	.prn(vcc));
defparam \mem~652 .is_wysiwyg = "true";
defparam \mem~652 .power_up = "low";

dffeas \mem~780 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_21),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~780_q ),
	.prn(vcc));
defparam \mem~780 .is_wysiwyg = "true";
defparam \mem~780 .power_up = "low";

dffeas \mem~524 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_21),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~524_q ),
	.prn(vcc));
defparam \mem~524 .is_wysiwyg = "true";
defparam \mem~524 .power_up = "low";

cycloneive_lcell_comb \mem~1259 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~780_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~524_q ),
	.cin(gnd),
	.combout(\mem~1259_combout ),
	.cout());
defparam \mem~1259 .lut_mask = 16'hE5E0;
defparam \mem~1259 .sum_lutc_input = "datac";

dffeas \mem~908 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_21),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~908_q ),
	.prn(vcc));
defparam \mem~908 .is_wysiwyg = "true";
defparam \mem~908 .power_up = "low";

cycloneive_lcell_comb \mem~1260 (
	.dataa(\mem~652_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1259_combout ),
	.datad(\mem~908_q ),
	.cin(gnd),
	.combout(\mem~1260_combout ),
	.cout());
defparam \mem~1260 .lut_mask = 16'hF838;
defparam \mem~1260 .sum_lutc_input = "datac";

dffeas \mem~268 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_21),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~268_q ),
	.prn(vcc));
defparam \mem~268 .is_wysiwyg = "true";
defparam \mem~268 .power_up = "low";

dffeas \mem~140 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_21),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~140_q ),
	.prn(vcc));
defparam \mem~140 .is_wysiwyg = "true";
defparam \mem~140 .power_up = "low";

dffeas \mem~12 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_21),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~12_q ),
	.prn(vcc));
defparam \mem~12 .is_wysiwyg = "true";
defparam \mem~12 .power_up = "low";

cycloneive_lcell_comb \mem~1261 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~140_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~12_q ),
	.cin(gnd),
	.combout(\mem~1261_combout ),
	.cout());
defparam \mem~1261 .lut_mask = 16'hE5E0;
defparam \mem~1261 .sum_lutc_input = "datac";

dffeas \mem~396 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_21),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~396_q ),
	.prn(vcc));
defparam \mem~396 .is_wysiwyg = "true";
defparam \mem~396 .power_up = "low";

cycloneive_lcell_comb \mem~1262 (
	.dataa(\mem~268_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1261_combout ),
	.datad(\mem~396_q ),
	.cin(gnd),
	.combout(\mem~1262_combout ),
	.cout());
defparam \mem~1262 .lut_mask = 16'hF838;
defparam \mem~1262 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1263 (
	.dataa(\mem~1260_combout ),
	.datab(\mem~1262_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1263_combout ),
	.cout());
defparam \mem~1263 .lut_mask = 16'hAACC;
defparam \mem~1263 .sum_lutc_input = "datac";

dffeas \internal_out_payload[14] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1263_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[14]~q ),
	.prn(vcc));
defparam \internal_out_payload[14] .is_wysiwyg = "true";
defparam \internal_out_payload[14] .power_up = "low";

dffeas \mem~653 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_22),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~653_q ),
	.prn(vcc));
defparam \mem~653 .is_wysiwyg = "true";
defparam \mem~653 .power_up = "low";

dffeas \mem~781 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_22),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~781_q ),
	.prn(vcc));
defparam \mem~781 .is_wysiwyg = "true";
defparam \mem~781 .power_up = "low";

dffeas \mem~525 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_22),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~525_q ),
	.prn(vcc));
defparam \mem~525 .is_wysiwyg = "true";
defparam \mem~525 .power_up = "low";

cycloneive_lcell_comb \mem~1264 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~781_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~525_q ),
	.cin(gnd),
	.combout(\mem~1264_combout ),
	.cout());
defparam \mem~1264 .lut_mask = 16'hE5E0;
defparam \mem~1264 .sum_lutc_input = "datac";

dffeas \mem~909 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_22),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~909_q ),
	.prn(vcc));
defparam \mem~909 .is_wysiwyg = "true";
defparam \mem~909 .power_up = "low";

cycloneive_lcell_comb \mem~1265 (
	.dataa(\mem~653_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1264_combout ),
	.datad(\mem~909_q ),
	.cin(gnd),
	.combout(\mem~1265_combout ),
	.cout());
defparam \mem~1265 .lut_mask = 16'hF838;
defparam \mem~1265 .sum_lutc_input = "datac";

dffeas \mem~269 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_22),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~269_q ),
	.prn(vcc));
defparam \mem~269 .is_wysiwyg = "true";
defparam \mem~269 .power_up = "low";

dffeas \mem~141 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_22),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~141_q ),
	.prn(vcc));
defparam \mem~141 .is_wysiwyg = "true";
defparam \mem~141 .power_up = "low";

dffeas \mem~13 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_22),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~13_q ),
	.prn(vcc));
defparam \mem~13 .is_wysiwyg = "true";
defparam \mem~13 .power_up = "low";

cycloneive_lcell_comb \mem~1266 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~141_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~13_q ),
	.cin(gnd),
	.combout(\mem~1266_combout ),
	.cout());
defparam \mem~1266 .lut_mask = 16'hE5E0;
defparam \mem~1266 .sum_lutc_input = "datac";

dffeas \mem~397 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_22),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~397_q ),
	.prn(vcc));
defparam \mem~397 .is_wysiwyg = "true";
defparam \mem~397 .power_up = "low";

cycloneive_lcell_comb \mem~1267 (
	.dataa(\mem~269_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1266_combout ),
	.datad(\mem~397_q ),
	.cin(gnd),
	.combout(\mem~1267_combout ),
	.cout());
defparam \mem~1267 .lut_mask = 16'hF838;
defparam \mem~1267 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1268 (
	.dataa(\mem~1265_combout ),
	.datab(\mem~1267_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1268_combout ),
	.cout());
defparam \mem~1268 .lut_mask = 16'hAACC;
defparam \mem~1268 .sum_lutc_input = "datac";

dffeas \internal_out_payload[15] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1268_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[15]~q ),
	.prn(vcc));
defparam \internal_out_payload[15] .is_wysiwyg = "true";
defparam \internal_out_payload[15] .power_up = "low";

dffeas \mem~654 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_23),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~654_q ),
	.prn(vcc));
defparam \mem~654 .is_wysiwyg = "true";
defparam \mem~654 .power_up = "low";

dffeas \mem~782 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_23),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~782_q ),
	.prn(vcc));
defparam \mem~782 .is_wysiwyg = "true";
defparam \mem~782 .power_up = "low";

dffeas \mem~526 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_23),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~526_q ),
	.prn(vcc));
defparam \mem~526 .is_wysiwyg = "true";
defparam \mem~526 .power_up = "low";

cycloneive_lcell_comb \mem~1269 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~782_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~526_q ),
	.cin(gnd),
	.combout(\mem~1269_combout ),
	.cout());
defparam \mem~1269 .lut_mask = 16'hE5E0;
defparam \mem~1269 .sum_lutc_input = "datac";

dffeas \mem~910 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_23),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~910_q ),
	.prn(vcc));
defparam \mem~910 .is_wysiwyg = "true";
defparam \mem~910 .power_up = "low";

cycloneive_lcell_comb \mem~1270 (
	.dataa(\mem~654_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1269_combout ),
	.datad(\mem~910_q ),
	.cin(gnd),
	.combout(\mem~1270_combout ),
	.cout());
defparam \mem~1270 .lut_mask = 16'hF838;
defparam \mem~1270 .sum_lutc_input = "datac";

dffeas \mem~270 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_23),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~270_q ),
	.prn(vcc));
defparam \mem~270 .is_wysiwyg = "true";
defparam \mem~270 .power_up = "low";

dffeas \mem~142 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_23),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~142_q ),
	.prn(vcc));
defparam \mem~142 .is_wysiwyg = "true";
defparam \mem~142 .power_up = "low";

dffeas \mem~14 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_23),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~14_q ),
	.prn(vcc));
defparam \mem~14 .is_wysiwyg = "true";
defparam \mem~14 .power_up = "low";

cycloneive_lcell_comb \mem~1271 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~142_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~14_q ),
	.cin(gnd),
	.combout(\mem~1271_combout ),
	.cout());
defparam \mem~1271 .lut_mask = 16'hE5E0;
defparam \mem~1271 .sum_lutc_input = "datac";

dffeas \mem~398 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_23),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~398_q ),
	.prn(vcc));
defparam \mem~398 .is_wysiwyg = "true";
defparam \mem~398 .power_up = "low";

cycloneive_lcell_comb \mem~1272 (
	.dataa(\mem~270_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1271_combout ),
	.datad(\mem~398_q ),
	.cin(gnd),
	.combout(\mem~1272_combout ),
	.cout());
defparam \mem~1272 .lut_mask = 16'hF838;
defparam \mem~1272 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1273 (
	.dataa(\mem~1270_combout ),
	.datab(\mem~1272_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1273_combout ),
	.cout());
defparam \mem~1273 .lut_mask = 16'hAACC;
defparam \mem~1273 .sum_lutc_input = "datac";

dffeas \internal_out_payload[16] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1273_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[16]~q ),
	.prn(vcc));
defparam \internal_out_payload[16] .is_wysiwyg = "true";
defparam \internal_out_payload[16] .power_up = "low";

dffeas \mem~655 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_24),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~655_q ),
	.prn(vcc));
defparam \mem~655 .is_wysiwyg = "true";
defparam \mem~655 .power_up = "low";

dffeas \mem~783 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_24),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~783_q ),
	.prn(vcc));
defparam \mem~783 .is_wysiwyg = "true";
defparam \mem~783 .power_up = "low";

dffeas \mem~527 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_24),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~527_q ),
	.prn(vcc));
defparam \mem~527 .is_wysiwyg = "true";
defparam \mem~527 .power_up = "low";

cycloneive_lcell_comb \mem~1274 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~783_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~527_q ),
	.cin(gnd),
	.combout(\mem~1274_combout ),
	.cout());
defparam \mem~1274 .lut_mask = 16'hE5E0;
defparam \mem~1274 .sum_lutc_input = "datac";

dffeas \mem~911 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_24),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~911_q ),
	.prn(vcc));
defparam \mem~911 .is_wysiwyg = "true";
defparam \mem~911 .power_up = "low";

cycloneive_lcell_comb \mem~1275 (
	.dataa(\mem~655_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1274_combout ),
	.datad(\mem~911_q ),
	.cin(gnd),
	.combout(\mem~1275_combout ),
	.cout());
defparam \mem~1275 .lut_mask = 16'hF838;
defparam \mem~1275 .sum_lutc_input = "datac";

dffeas \mem~271 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_24),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~271_q ),
	.prn(vcc));
defparam \mem~271 .is_wysiwyg = "true";
defparam \mem~271 .power_up = "low";

dffeas \mem~143 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_24),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~143_q ),
	.prn(vcc));
defparam \mem~143 .is_wysiwyg = "true";
defparam \mem~143 .power_up = "low";

dffeas \mem~15 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_24),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~15_q ),
	.prn(vcc));
defparam \mem~15 .is_wysiwyg = "true";
defparam \mem~15 .power_up = "low";

cycloneive_lcell_comb \mem~1276 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~143_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~15_q ),
	.cin(gnd),
	.combout(\mem~1276_combout ),
	.cout());
defparam \mem~1276 .lut_mask = 16'hE5E0;
defparam \mem~1276 .sum_lutc_input = "datac";

dffeas \mem~399 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_24),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~399_q ),
	.prn(vcc));
defparam \mem~399 .is_wysiwyg = "true";
defparam \mem~399 .power_up = "low";

cycloneive_lcell_comb \mem~1277 (
	.dataa(\mem~271_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1276_combout ),
	.datad(\mem~399_q ),
	.cin(gnd),
	.combout(\mem~1277_combout ),
	.cout());
defparam \mem~1277 .lut_mask = 16'hF838;
defparam \mem~1277 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1278 (
	.dataa(\mem~1275_combout ),
	.datab(\mem~1277_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1278_combout ),
	.cout());
defparam \mem~1278 .lut_mask = 16'hAACC;
defparam \mem~1278 .sum_lutc_input = "datac";

dffeas \internal_out_payload[17] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1278_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[17]~q ),
	.prn(vcc));
defparam \internal_out_payload[17] .is_wysiwyg = "true";
defparam \internal_out_payload[17] .power_up = "low";

dffeas \mem~656 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_25),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~656_q ),
	.prn(vcc));
defparam \mem~656 .is_wysiwyg = "true";
defparam \mem~656 .power_up = "low";

dffeas \mem~784 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_25),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~784_q ),
	.prn(vcc));
defparam \mem~784 .is_wysiwyg = "true";
defparam \mem~784 .power_up = "low";

dffeas \mem~528 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_25),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~528_q ),
	.prn(vcc));
defparam \mem~528 .is_wysiwyg = "true";
defparam \mem~528 .power_up = "low";

cycloneive_lcell_comb \mem~1279 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~784_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~528_q ),
	.cin(gnd),
	.combout(\mem~1279_combout ),
	.cout());
defparam \mem~1279 .lut_mask = 16'hE5E0;
defparam \mem~1279 .sum_lutc_input = "datac";

dffeas \mem~912 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_25),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~912_q ),
	.prn(vcc));
defparam \mem~912 .is_wysiwyg = "true";
defparam \mem~912 .power_up = "low";

cycloneive_lcell_comb \mem~1280 (
	.dataa(\mem~656_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1279_combout ),
	.datad(\mem~912_q ),
	.cin(gnd),
	.combout(\mem~1280_combout ),
	.cout());
defparam \mem~1280 .lut_mask = 16'hF838;
defparam \mem~1280 .sum_lutc_input = "datac";

dffeas \mem~272 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_25),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~272_q ),
	.prn(vcc));
defparam \mem~272 .is_wysiwyg = "true";
defparam \mem~272 .power_up = "low";

dffeas \mem~144 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_25),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~144_q ),
	.prn(vcc));
defparam \mem~144 .is_wysiwyg = "true";
defparam \mem~144 .power_up = "low";

dffeas \mem~16 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_25),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~16_q ),
	.prn(vcc));
defparam \mem~16 .is_wysiwyg = "true";
defparam \mem~16 .power_up = "low";

cycloneive_lcell_comb \mem~1281 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~144_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~16_q ),
	.cin(gnd),
	.combout(\mem~1281_combout ),
	.cout());
defparam \mem~1281 .lut_mask = 16'hE5E0;
defparam \mem~1281 .sum_lutc_input = "datac";

dffeas \mem~400 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_25),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~400_q ),
	.prn(vcc));
defparam \mem~400 .is_wysiwyg = "true";
defparam \mem~400 .power_up = "low";

cycloneive_lcell_comb \mem~1282 (
	.dataa(\mem~272_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1281_combout ),
	.datad(\mem~400_q ),
	.cin(gnd),
	.combout(\mem~1282_combout ),
	.cout());
defparam \mem~1282 .lut_mask = 16'hF838;
defparam \mem~1282 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1283 (
	.dataa(\mem~1280_combout ),
	.datab(\mem~1282_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1283_combout ),
	.cout());
defparam \mem~1283 .lut_mask = 16'hAACC;
defparam \mem~1283 .sum_lutc_input = "datac";

dffeas \internal_out_payload[18] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1283_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[18]~q ),
	.prn(vcc));
defparam \internal_out_payload[18] .is_wysiwyg = "true";
defparam \internal_out_payload[18] .power_up = "low";

dffeas \mem~657 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_26),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~657_q ),
	.prn(vcc));
defparam \mem~657 .is_wysiwyg = "true";
defparam \mem~657 .power_up = "low";

dffeas \mem~785 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_26),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~785_q ),
	.prn(vcc));
defparam \mem~785 .is_wysiwyg = "true";
defparam \mem~785 .power_up = "low";

dffeas \mem~529 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_26),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~529_q ),
	.prn(vcc));
defparam \mem~529 .is_wysiwyg = "true";
defparam \mem~529 .power_up = "low";

cycloneive_lcell_comb \mem~1284 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~785_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~529_q ),
	.cin(gnd),
	.combout(\mem~1284_combout ),
	.cout());
defparam \mem~1284 .lut_mask = 16'hE5E0;
defparam \mem~1284 .sum_lutc_input = "datac";

dffeas \mem~913 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_26),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~913_q ),
	.prn(vcc));
defparam \mem~913 .is_wysiwyg = "true";
defparam \mem~913 .power_up = "low";

cycloneive_lcell_comb \mem~1285 (
	.dataa(\mem~657_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1284_combout ),
	.datad(\mem~913_q ),
	.cin(gnd),
	.combout(\mem~1285_combout ),
	.cout());
defparam \mem~1285 .lut_mask = 16'hF838;
defparam \mem~1285 .sum_lutc_input = "datac";

dffeas \mem~273 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_26),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~273_q ),
	.prn(vcc));
defparam \mem~273 .is_wysiwyg = "true";
defparam \mem~273 .power_up = "low";

dffeas \mem~145 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_26),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~145_q ),
	.prn(vcc));
defparam \mem~145 .is_wysiwyg = "true";
defparam \mem~145 .power_up = "low";

dffeas \mem~17 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_26),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~17_q ),
	.prn(vcc));
defparam \mem~17 .is_wysiwyg = "true";
defparam \mem~17 .power_up = "low";

cycloneive_lcell_comb \mem~1286 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~145_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~17_q ),
	.cin(gnd),
	.combout(\mem~1286_combout ),
	.cout());
defparam \mem~1286 .lut_mask = 16'hE5E0;
defparam \mem~1286 .sum_lutc_input = "datac";

dffeas \mem~401 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_26),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~401_q ),
	.prn(vcc));
defparam \mem~401 .is_wysiwyg = "true";
defparam \mem~401 .power_up = "low";

cycloneive_lcell_comb \mem~1287 (
	.dataa(\mem~273_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1286_combout ),
	.datad(\mem~401_q ),
	.cin(gnd),
	.combout(\mem~1287_combout ),
	.cout());
defparam \mem~1287 .lut_mask = 16'hF838;
defparam \mem~1287 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1288 (
	.dataa(\mem~1285_combout ),
	.datab(\mem~1287_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1288_combout ),
	.cout());
defparam \mem~1288 .lut_mask = 16'hAACC;
defparam \mem~1288 .sum_lutc_input = "datac";

dffeas \internal_out_payload[19] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1288_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[19]~q ),
	.prn(vcc));
defparam \internal_out_payload[19] .is_wysiwyg = "true";
defparam \internal_out_payload[19] .power_up = "low";

dffeas \mem~658 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_27),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~658_q ),
	.prn(vcc));
defparam \mem~658 .is_wysiwyg = "true";
defparam \mem~658 .power_up = "low";

dffeas \mem~786 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_27),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~786_q ),
	.prn(vcc));
defparam \mem~786 .is_wysiwyg = "true";
defparam \mem~786 .power_up = "low";

dffeas \mem~530 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_27),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~530_q ),
	.prn(vcc));
defparam \mem~530 .is_wysiwyg = "true";
defparam \mem~530 .power_up = "low";

cycloneive_lcell_comb \mem~1289 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~786_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~530_q ),
	.cin(gnd),
	.combout(\mem~1289_combout ),
	.cout());
defparam \mem~1289 .lut_mask = 16'hE5E0;
defparam \mem~1289 .sum_lutc_input = "datac";

dffeas \mem~914 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_27),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~914_q ),
	.prn(vcc));
defparam \mem~914 .is_wysiwyg = "true";
defparam \mem~914 .power_up = "low";

cycloneive_lcell_comb \mem~1290 (
	.dataa(\mem~658_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1289_combout ),
	.datad(\mem~914_q ),
	.cin(gnd),
	.combout(\mem~1290_combout ),
	.cout());
defparam \mem~1290 .lut_mask = 16'hF838;
defparam \mem~1290 .sum_lutc_input = "datac";

dffeas \mem~274 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_27),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~274_q ),
	.prn(vcc));
defparam \mem~274 .is_wysiwyg = "true";
defparam \mem~274 .power_up = "low";

dffeas \mem~146 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_27),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~146_q ),
	.prn(vcc));
defparam \mem~146 .is_wysiwyg = "true";
defparam \mem~146 .power_up = "low";

dffeas \mem~18 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_27),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~18_q ),
	.prn(vcc));
defparam \mem~18 .is_wysiwyg = "true";
defparam \mem~18 .power_up = "low";

cycloneive_lcell_comb \mem~1291 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~146_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~18_q ),
	.cin(gnd),
	.combout(\mem~1291_combout ),
	.cout());
defparam \mem~1291 .lut_mask = 16'hE5E0;
defparam \mem~1291 .sum_lutc_input = "datac";

dffeas \mem~402 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_27),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~402_q ),
	.prn(vcc));
defparam \mem~402 .is_wysiwyg = "true";
defparam \mem~402 .power_up = "low";

cycloneive_lcell_comb \mem~1292 (
	.dataa(\mem~274_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1291_combout ),
	.datad(\mem~402_q ),
	.cin(gnd),
	.combout(\mem~1292_combout ),
	.cout());
defparam \mem~1292 .lut_mask = 16'hF838;
defparam \mem~1292 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1293 (
	.dataa(\mem~1290_combout ),
	.datab(\mem~1292_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1293_combout ),
	.cout());
defparam \mem~1293 .lut_mask = 16'hAACC;
defparam \mem~1293 .sum_lutc_input = "datac";

dffeas \internal_out_payload[20] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1293_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[20]~q ),
	.prn(vcc));
defparam \internal_out_payload[20] .is_wysiwyg = "true";
defparam \internal_out_payload[20] .power_up = "low";

dffeas \mem~659 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_28),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~659_q ),
	.prn(vcc));
defparam \mem~659 .is_wysiwyg = "true";
defparam \mem~659 .power_up = "low";

dffeas \mem~787 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_28),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~787_q ),
	.prn(vcc));
defparam \mem~787 .is_wysiwyg = "true";
defparam \mem~787 .power_up = "low";

dffeas \mem~531 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_28),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~531_q ),
	.prn(vcc));
defparam \mem~531 .is_wysiwyg = "true";
defparam \mem~531 .power_up = "low";

cycloneive_lcell_comb \mem~1294 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~787_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~531_q ),
	.cin(gnd),
	.combout(\mem~1294_combout ),
	.cout());
defparam \mem~1294 .lut_mask = 16'hE5E0;
defparam \mem~1294 .sum_lutc_input = "datac";

dffeas \mem~915 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_28),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~915_q ),
	.prn(vcc));
defparam \mem~915 .is_wysiwyg = "true";
defparam \mem~915 .power_up = "low";

cycloneive_lcell_comb \mem~1295 (
	.dataa(\mem~659_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1294_combout ),
	.datad(\mem~915_q ),
	.cin(gnd),
	.combout(\mem~1295_combout ),
	.cout());
defparam \mem~1295 .lut_mask = 16'hF838;
defparam \mem~1295 .sum_lutc_input = "datac";

dffeas \mem~275 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_28),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~275_q ),
	.prn(vcc));
defparam \mem~275 .is_wysiwyg = "true";
defparam \mem~275 .power_up = "low";

dffeas \mem~147 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_28),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~147_q ),
	.prn(vcc));
defparam \mem~147 .is_wysiwyg = "true";
defparam \mem~147 .power_up = "low";

dffeas \mem~19 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_28),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~19_q ),
	.prn(vcc));
defparam \mem~19 .is_wysiwyg = "true";
defparam \mem~19 .power_up = "low";

cycloneive_lcell_comb \mem~1296 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~147_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~19_q ),
	.cin(gnd),
	.combout(\mem~1296_combout ),
	.cout());
defparam \mem~1296 .lut_mask = 16'hE5E0;
defparam \mem~1296 .sum_lutc_input = "datac";

dffeas \mem~403 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_28),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~403_q ),
	.prn(vcc));
defparam \mem~403 .is_wysiwyg = "true";
defparam \mem~403 .power_up = "low";

cycloneive_lcell_comb \mem~1297 (
	.dataa(\mem~275_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1296_combout ),
	.datad(\mem~403_q ),
	.cin(gnd),
	.combout(\mem~1297_combout ),
	.cout());
defparam \mem~1297 .lut_mask = 16'hF838;
defparam \mem~1297 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1298 (
	.dataa(\mem~1295_combout ),
	.datab(\mem~1297_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1298_combout ),
	.cout());
defparam \mem~1298 .lut_mask = 16'hAACC;
defparam \mem~1298 .sum_lutc_input = "datac";

dffeas \internal_out_payload[21] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1298_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[21]~q ),
	.prn(vcc));
defparam \internal_out_payload[21] .is_wysiwyg = "true";
defparam \internal_out_payload[21] .power_up = "low";

dffeas \mem~660 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_29),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~660_q ),
	.prn(vcc));
defparam \mem~660 .is_wysiwyg = "true";
defparam \mem~660 .power_up = "low";

dffeas \mem~788 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_29),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~788_q ),
	.prn(vcc));
defparam \mem~788 .is_wysiwyg = "true";
defparam \mem~788 .power_up = "low";

dffeas \mem~532 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_29),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~532_q ),
	.prn(vcc));
defparam \mem~532 .is_wysiwyg = "true";
defparam \mem~532 .power_up = "low";

cycloneive_lcell_comb \mem~1299 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~788_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~532_q ),
	.cin(gnd),
	.combout(\mem~1299_combout ),
	.cout());
defparam \mem~1299 .lut_mask = 16'hE5E0;
defparam \mem~1299 .sum_lutc_input = "datac";

dffeas \mem~916 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_29),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~916_q ),
	.prn(vcc));
defparam \mem~916 .is_wysiwyg = "true";
defparam \mem~916 .power_up = "low";

cycloneive_lcell_comb \mem~1300 (
	.dataa(\mem~660_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1299_combout ),
	.datad(\mem~916_q ),
	.cin(gnd),
	.combout(\mem~1300_combout ),
	.cout());
defparam \mem~1300 .lut_mask = 16'hF838;
defparam \mem~1300 .sum_lutc_input = "datac";

dffeas \mem~276 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_29),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~276_q ),
	.prn(vcc));
defparam \mem~276 .is_wysiwyg = "true";
defparam \mem~276 .power_up = "low";

dffeas \mem~148 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_29),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~148_q ),
	.prn(vcc));
defparam \mem~148 .is_wysiwyg = "true";
defparam \mem~148 .power_up = "low";

dffeas \mem~20 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_29),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~20_q ),
	.prn(vcc));
defparam \mem~20 .is_wysiwyg = "true";
defparam \mem~20 .power_up = "low";

cycloneive_lcell_comb \mem~1301 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~148_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~20_q ),
	.cin(gnd),
	.combout(\mem~1301_combout ),
	.cout());
defparam \mem~1301 .lut_mask = 16'hE5E0;
defparam \mem~1301 .sum_lutc_input = "datac";

dffeas \mem~404 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_29),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~404_q ),
	.prn(vcc));
defparam \mem~404 .is_wysiwyg = "true";
defparam \mem~404 .power_up = "low";

cycloneive_lcell_comb \mem~1302 (
	.dataa(\mem~276_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1301_combout ),
	.datad(\mem~404_q ),
	.cin(gnd),
	.combout(\mem~1302_combout ),
	.cout());
defparam \mem~1302 .lut_mask = 16'hF838;
defparam \mem~1302 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1303 (
	.dataa(\mem~1300_combout ),
	.datab(\mem~1302_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1303_combout ),
	.cout());
defparam \mem~1303 .lut_mask = 16'hAACC;
defparam \mem~1303 .sum_lutc_input = "datac";

dffeas \internal_out_payload[22] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1303_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[22]~q ),
	.prn(vcc));
defparam \internal_out_payload[22] .is_wysiwyg = "true";
defparam \internal_out_payload[22] .power_up = "low";

dffeas \mem~661 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_30),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~661_q ),
	.prn(vcc));
defparam \mem~661 .is_wysiwyg = "true";
defparam \mem~661 .power_up = "low";

dffeas \mem~789 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_30),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~789_q ),
	.prn(vcc));
defparam \mem~789 .is_wysiwyg = "true";
defparam \mem~789 .power_up = "low";

dffeas \mem~533 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_30),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~533_q ),
	.prn(vcc));
defparam \mem~533 .is_wysiwyg = "true";
defparam \mem~533 .power_up = "low";

cycloneive_lcell_comb \mem~1304 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~789_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~533_q ),
	.cin(gnd),
	.combout(\mem~1304_combout ),
	.cout());
defparam \mem~1304 .lut_mask = 16'hE5E0;
defparam \mem~1304 .sum_lutc_input = "datac";

dffeas \mem~917 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_30),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~917_q ),
	.prn(vcc));
defparam \mem~917 .is_wysiwyg = "true";
defparam \mem~917 .power_up = "low";

cycloneive_lcell_comb \mem~1305 (
	.dataa(\mem~661_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1304_combout ),
	.datad(\mem~917_q ),
	.cin(gnd),
	.combout(\mem~1305_combout ),
	.cout());
defparam \mem~1305 .lut_mask = 16'hF838;
defparam \mem~1305 .sum_lutc_input = "datac";

dffeas \mem~277 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_30),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~277_q ),
	.prn(vcc));
defparam \mem~277 .is_wysiwyg = "true";
defparam \mem~277 .power_up = "low";

dffeas \mem~149 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_30),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~149_q ),
	.prn(vcc));
defparam \mem~149 .is_wysiwyg = "true";
defparam \mem~149 .power_up = "low";

dffeas \mem~21 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_30),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~21_q ),
	.prn(vcc));
defparam \mem~21 .is_wysiwyg = "true";
defparam \mem~21 .power_up = "low";

cycloneive_lcell_comb \mem~1306 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~149_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~21_q ),
	.cin(gnd),
	.combout(\mem~1306_combout ),
	.cout());
defparam \mem~1306 .lut_mask = 16'hE5E0;
defparam \mem~1306 .sum_lutc_input = "datac";

dffeas \mem~405 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_30),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~405_q ),
	.prn(vcc));
defparam \mem~405 .is_wysiwyg = "true";
defparam \mem~405 .power_up = "low";

cycloneive_lcell_comb \mem~1307 (
	.dataa(\mem~277_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1306_combout ),
	.datad(\mem~405_q ),
	.cin(gnd),
	.combout(\mem~1307_combout ),
	.cout());
defparam \mem~1307 .lut_mask = 16'hF838;
defparam \mem~1307 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1308 (
	.dataa(\mem~1305_combout ),
	.datab(\mem~1307_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1308_combout ),
	.cout());
defparam \mem~1308 .lut_mask = 16'hAACC;
defparam \mem~1308 .sum_lutc_input = "datac";

dffeas \internal_out_payload[23] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1308_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[23]~q ),
	.prn(vcc));
defparam \internal_out_payload[23] .is_wysiwyg = "true";
defparam \internal_out_payload[23] .power_up = "low";

dffeas \mem~662 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_31),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~662_q ),
	.prn(vcc));
defparam \mem~662 .is_wysiwyg = "true";
defparam \mem~662 .power_up = "low";

dffeas \mem~790 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_31),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~790_q ),
	.prn(vcc));
defparam \mem~790 .is_wysiwyg = "true";
defparam \mem~790 .power_up = "low";

dffeas \mem~534 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_31),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~534_q ),
	.prn(vcc));
defparam \mem~534 .is_wysiwyg = "true";
defparam \mem~534 .power_up = "low";

cycloneive_lcell_comb \mem~1309 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~790_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~534_q ),
	.cin(gnd),
	.combout(\mem~1309_combout ),
	.cout());
defparam \mem~1309 .lut_mask = 16'hE5E0;
defparam \mem~1309 .sum_lutc_input = "datac";

dffeas \mem~918 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_31),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~918_q ),
	.prn(vcc));
defparam \mem~918 .is_wysiwyg = "true";
defparam \mem~918 .power_up = "low";

cycloneive_lcell_comb \mem~1310 (
	.dataa(\mem~662_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1309_combout ),
	.datad(\mem~918_q ),
	.cin(gnd),
	.combout(\mem~1310_combout ),
	.cout());
defparam \mem~1310 .lut_mask = 16'hF838;
defparam \mem~1310 .sum_lutc_input = "datac";

dffeas \mem~278 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_31),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~278_q ),
	.prn(vcc));
defparam \mem~278 .is_wysiwyg = "true";
defparam \mem~278 .power_up = "low";

dffeas \mem~150 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_31),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~150_q ),
	.prn(vcc));
defparam \mem~150 .is_wysiwyg = "true";
defparam \mem~150 .power_up = "low";

dffeas \mem~22 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_31),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~22_q ),
	.prn(vcc));
defparam \mem~22 .is_wysiwyg = "true";
defparam \mem~22 .power_up = "low";

cycloneive_lcell_comb \mem~1311 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~150_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~22_q ),
	.cin(gnd),
	.combout(\mem~1311_combout ),
	.cout());
defparam \mem~1311 .lut_mask = 16'hE5E0;
defparam \mem~1311 .sum_lutc_input = "datac";

dffeas \mem~406 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_31),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~406_q ),
	.prn(vcc));
defparam \mem~406 .is_wysiwyg = "true";
defparam \mem~406 .power_up = "low";

cycloneive_lcell_comb \mem~1312 (
	.dataa(\mem~278_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1311_combout ),
	.datad(\mem~406_q ),
	.cin(gnd),
	.combout(\mem~1312_combout ),
	.cout());
defparam \mem~1312 .lut_mask = 16'hF838;
defparam \mem~1312 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1313 (
	.dataa(\mem~1310_combout ),
	.datab(\mem~1312_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1313_combout ),
	.cout());
defparam \mem~1313 .lut_mask = 16'hAACC;
defparam \mem~1313 .sum_lutc_input = "datac";

dffeas \internal_out_payload[24] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1313_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[24]~q ),
	.prn(vcc));
defparam \internal_out_payload[24] .is_wysiwyg = "true";
defparam \internal_out_payload[24] .power_up = "low";

dffeas \mem~663 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_32),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~663_q ),
	.prn(vcc));
defparam \mem~663 .is_wysiwyg = "true";
defparam \mem~663 .power_up = "low";

dffeas \mem~791 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_32),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~791_q ),
	.prn(vcc));
defparam \mem~791 .is_wysiwyg = "true";
defparam \mem~791 .power_up = "low";

dffeas \mem~535 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_32),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~535_q ),
	.prn(vcc));
defparam \mem~535 .is_wysiwyg = "true";
defparam \mem~535 .power_up = "low";

cycloneive_lcell_comb \mem~1314 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~791_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~535_q ),
	.cin(gnd),
	.combout(\mem~1314_combout ),
	.cout());
defparam \mem~1314 .lut_mask = 16'hE5E0;
defparam \mem~1314 .sum_lutc_input = "datac";

dffeas \mem~919 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_32),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~919_q ),
	.prn(vcc));
defparam \mem~919 .is_wysiwyg = "true";
defparam \mem~919 .power_up = "low";

cycloneive_lcell_comb \mem~1315 (
	.dataa(\mem~663_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1314_combout ),
	.datad(\mem~919_q ),
	.cin(gnd),
	.combout(\mem~1315_combout ),
	.cout());
defparam \mem~1315 .lut_mask = 16'hF838;
defparam \mem~1315 .sum_lutc_input = "datac";

dffeas \mem~279 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_32),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~279_q ),
	.prn(vcc));
defparam \mem~279 .is_wysiwyg = "true";
defparam \mem~279 .power_up = "low";

dffeas \mem~151 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_32),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~151_q ),
	.prn(vcc));
defparam \mem~151 .is_wysiwyg = "true";
defparam \mem~151 .power_up = "low";

dffeas \mem~23 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_32),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~23_q ),
	.prn(vcc));
defparam \mem~23 .is_wysiwyg = "true";
defparam \mem~23 .power_up = "low";

cycloneive_lcell_comb \mem~1316 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~151_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~23_q ),
	.cin(gnd),
	.combout(\mem~1316_combout ),
	.cout());
defparam \mem~1316 .lut_mask = 16'hE5E0;
defparam \mem~1316 .sum_lutc_input = "datac";

dffeas \mem~407 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_32),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~407_q ),
	.prn(vcc));
defparam \mem~407 .is_wysiwyg = "true";
defparam \mem~407 .power_up = "low";

cycloneive_lcell_comb \mem~1317 (
	.dataa(\mem~279_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1316_combout ),
	.datad(\mem~407_q ),
	.cin(gnd),
	.combout(\mem~1317_combout ),
	.cout());
defparam \mem~1317 .lut_mask = 16'hF838;
defparam \mem~1317 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1318 (
	.dataa(\mem~1315_combout ),
	.datab(\mem~1317_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1318_combout ),
	.cout());
defparam \mem~1318 .lut_mask = 16'hAACC;
defparam \mem~1318 .sum_lutc_input = "datac";

dffeas \internal_out_payload[25] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1318_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[25]~q ),
	.prn(vcc));
defparam \internal_out_payload[25] .is_wysiwyg = "true";
defparam \internal_out_payload[25] .power_up = "low";

dffeas \mem~664 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_33),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~664_q ),
	.prn(vcc));
defparam \mem~664 .is_wysiwyg = "true";
defparam \mem~664 .power_up = "low";

dffeas \mem~792 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_33),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~792_q ),
	.prn(vcc));
defparam \mem~792 .is_wysiwyg = "true";
defparam \mem~792 .power_up = "low";

dffeas \mem~536 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_33),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~536_q ),
	.prn(vcc));
defparam \mem~536 .is_wysiwyg = "true";
defparam \mem~536 .power_up = "low";

cycloneive_lcell_comb \mem~1319 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~792_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~536_q ),
	.cin(gnd),
	.combout(\mem~1319_combout ),
	.cout());
defparam \mem~1319 .lut_mask = 16'hE5E0;
defparam \mem~1319 .sum_lutc_input = "datac";

dffeas \mem~920 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_33),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~920_q ),
	.prn(vcc));
defparam \mem~920 .is_wysiwyg = "true";
defparam \mem~920 .power_up = "low";

cycloneive_lcell_comb \mem~1320 (
	.dataa(\mem~664_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1319_combout ),
	.datad(\mem~920_q ),
	.cin(gnd),
	.combout(\mem~1320_combout ),
	.cout());
defparam \mem~1320 .lut_mask = 16'hF838;
defparam \mem~1320 .sum_lutc_input = "datac";

dffeas \mem~280 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_33),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~280_q ),
	.prn(vcc));
defparam \mem~280 .is_wysiwyg = "true";
defparam \mem~280 .power_up = "low";

dffeas \mem~152 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_33),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~152_q ),
	.prn(vcc));
defparam \mem~152 .is_wysiwyg = "true";
defparam \mem~152 .power_up = "low";

dffeas \mem~24 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_33),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~24_q ),
	.prn(vcc));
defparam \mem~24 .is_wysiwyg = "true";
defparam \mem~24 .power_up = "low";

cycloneive_lcell_comb \mem~1321 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~152_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~24_q ),
	.cin(gnd),
	.combout(\mem~1321_combout ),
	.cout());
defparam \mem~1321 .lut_mask = 16'hE5E0;
defparam \mem~1321 .sum_lutc_input = "datac";

dffeas \mem~408 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_33),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~408_q ),
	.prn(vcc));
defparam \mem~408 .is_wysiwyg = "true";
defparam \mem~408 .power_up = "low";

cycloneive_lcell_comb \mem~1322 (
	.dataa(\mem~280_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1321_combout ),
	.datad(\mem~408_q ),
	.cin(gnd),
	.combout(\mem~1322_combout ),
	.cout());
defparam \mem~1322 .lut_mask = 16'hF838;
defparam \mem~1322 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1323 (
	.dataa(\mem~1320_combout ),
	.datab(\mem~1322_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1323_combout ),
	.cout());
defparam \mem~1323 .lut_mask = 16'hAACC;
defparam \mem~1323 .sum_lutc_input = "datac";

dffeas \internal_out_payload[26] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1323_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[26]~q ),
	.prn(vcc));
defparam \internal_out_payload[26] .is_wysiwyg = "true";
defparam \internal_out_payload[26] .power_up = "low";

dffeas \mem~665 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_34),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~665_q ),
	.prn(vcc));
defparam \mem~665 .is_wysiwyg = "true";
defparam \mem~665 .power_up = "low";

dffeas \mem~793 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_34),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~793_q ),
	.prn(vcc));
defparam \mem~793 .is_wysiwyg = "true";
defparam \mem~793 .power_up = "low";

dffeas \mem~537 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_34),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~537_q ),
	.prn(vcc));
defparam \mem~537 .is_wysiwyg = "true";
defparam \mem~537 .power_up = "low";

cycloneive_lcell_comb \mem~1324 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~793_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~537_q ),
	.cin(gnd),
	.combout(\mem~1324_combout ),
	.cout());
defparam \mem~1324 .lut_mask = 16'hE5E0;
defparam \mem~1324 .sum_lutc_input = "datac";

dffeas \mem~921 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_34),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~921_q ),
	.prn(vcc));
defparam \mem~921 .is_wysiwyg = "true";
defparam \mem~921 .power_up = "low";

cycloneive_lcell_comb \mem~1325 (
	.dataa(\mem~665_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1324_combout ),
	.datad(\mem~921_q ),
	.cin(gnd),
	.combout(\mem~1325_combout ),
	.cout());
defparam \mem~1325 .lut_mask = 16'hF838;
defparam \mem~1325 .sum_lutc_input = "datac";

dffeas \mem~281 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_34),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~281_q ),
	.prn(vcc));
defparam \mem~281 .is_wysiwyg = "true";
defparam \mem~281 .power_up = "low";

dffeas \mem~153 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_34),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~153_q ),
	.prn(vcc));
defparam \mem~153 .is_wysiwyg = "true";
defparam \mem~153 .power_up = "low";

dffeas \mem~25 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_34),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~25_q ),
	.prn(vcc));
defparam \mem~25 .is_wysiwyg = "true";
defparam \mem~25 .power_up = "low";

cycloneive_lcell_comb \mem~1326 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~153_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~25_q ),
	.cin(gnd),
	.combout(\mem~1326_combout ),
	.cout());
defparam \mem~1326 .lut_mask = 16'hE5E0;
defparam \mem~1326 .sum_lutc_input = "datac";

dffeas \mem~409 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_34),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~409_q ),
	.prn(vcc));
defparam \mem~409 .is_wysiwyg = "true";
defparam \mem~409 .power_up = "low";

cycloneive_lcell_comb \mem~1327 (
	.dataa(\mem~281_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1326_combout ),
	.datad(\mem~409_q ),
	.cin(gnd),
	.combout(\mem~1327_combout ),
	.cout());
defparam \mem~1327 .lut_mask = 16'hF838;
defparam \mem~1327 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1328 (
	.dataa(\mem~1325_combout ),
	.datab(\mem~1327_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1328_combout ),
	.cout());
defparam \mem~1328 .lut_mask = 16'hAACC;
defparam \mem~1328 .sum_lutc_input = "datac";

dffeas \internal_out_payload[27] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1328_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[27]~q ),
	.prn(vcc));
defparam \internal_out_payload[27] .is_wysiwyg = "true";
defparam \internal_out_payload[27] .power_up = "low";

dffeas \mem~666 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_35),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~666_q ),
	.prn(vcc));
defparam \mem~666 .is_wysiwyg = "true";
defparam \mem~666 .power_up = "low";

dffeas \mem~794 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_35),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~794_q ),
	.prn(vcc));
defparam \mem~794 .is_wysiwyg = "true";
defparam \mem~794 .power_up = "low";

dffeas \mem~538 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_35),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~538_q ),
	.prn(vcc));
defparam \mem~538 .is_wysiwyg = "true";
defparam \mem~538 .power_up = "low";

cycloneive_lcell_comb \mem~1329 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~794_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~538_q ),
	.cin(gnd),
	.combout(\mem~1329_combout ),
	.cout());
defparam \mem~1329 .lut_mask = 16'hE5E0;
defparam \mem~1329 .sum_lutc_input = "datac";

dffeas \mem~922 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_35),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~922_q ),
	.prn(vcc));
defparam \mem~922 .is_wysiwyg = "true";
defparam \mem~922 .power_up = "low";

cycloneive_lcell_comb \mem~1330 (
	.dataa(\mem~666_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1329_combout ),
	.datad(\mem~922_q ),
	.cin(gnd),
	.combout(\mem~1330_combout ),
	.cout());
defparam \mem~1330 .lut_mask = 16'hF838;
defparam \mem~1330 .sum_lutc_input = "datac";

dffeas \mem~282 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_35),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~282_q ),
	.prn(vcc));
defparam \mem~282 .is_wysiwyg = "true";
defparam \mem~282 .power_up = "low";

dffeas \mem~154 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_35),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~154_q ),
	.prn(vcc));
defparam \mem~154 .is_wysiwyg = "true";
defparam \mem~154 .power_up = "low";

dffeas \mem~26 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_35),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~26_q ),
	.prn(vcc));
defparam \mem~26 .is_wysiwyg = "true";
defparam \mem~26 .power_up = "low";

cycloneive_lcell_comb \mem~1331 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~154_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~26_q ),
	.cin(gnd),
	.combout(\mem~1331_combout ),
	.cout());
defparam \mem~1331 .lut_mask = 16'hE5E0;
defparam \mem~1331 .sum_lutc_input = "datac";

dffeas \mem~410 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_35),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~410_q ),
	.prn(vcc));
defparam \mem~410 .is_wysiwyg = "true";
defparam \mem~410 .power_up = "low";

cycloneive_lcell_comb \mem~1332 (
	.dataa(\mem~282_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1331_combout ),
	.datad(\mem~410_q ),
	.cin(gnd),
	.combout(\mem~1332_combout ),
	.cout());
defparam \mem~1332 .lut_mask = 16'hF838;
defparam \mem~1332 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1333 (
	.dataa(\mem~1330_combout ),
	.datab(\mem~1332_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1333_combout ),
	.cout());
defparam \mem~1333 .lut_mask = 16'hAACC;
defparam \mem~1333 .sum_lutc_input = "datac";

dffeas \internal_out_payload[28] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1333_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[28]~q ),
	.prn(vcc));
defparam \internal_out_payload[28] .is_wysiwyg = "true";
defparam \internal_out_payload[28] .power_up = "low";

dffeas \mem~667 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_36),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~667_q ),
	.prn(vcc));
defparam \mem~667 .is_wysiwyg = "true";
defparam \mem~667 .power_up = "low";

dffeas \mem~795 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_36),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~795_q ),
	.prn(vcc));
defparam \mem~795 .is_wysiwyg = "true";
defparam \mem~795 .power_up = "low";

dffeas \mem~539 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_36),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~539_q ),
	.prn(vcc));
defparam \mem~539 .is_wysiwyg = "true";
defparam \mem~539 .power_up = "low";

cycloneive_lcell_comb \mem~1334 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~795_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~539_q ),
	.cin(gnd),
	.combout(\mem~1334_combout ),
	.cout());
defparam \mem~1334 .lut_mask = 16'hE5E0;
defparam \mem~1334 .sum_lutc_input = "datac";

dffeas \mem~923 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_36),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~923_q ),
	.prn(vcc));
defparam \mem~923 .is_wysiwyg = "true";
defparam \mem~923 .power_up = "low";

cycloneive_lcell_comb \mem~1335 (
	.dataa(\mem~667_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1334_combout ),
	.datad(\mem~923_q ),
	.cin(gnd),
	.combout(\mem~1335_combout ),
	.cout());
defparam \mem~1335 .lut_mask = 16'hF838;
defparam \mem~1335 .sum_lutc_input = "datac";

dffeas \mem~283 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_36),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~283_q ),
	.prn(vcc));
defparam \mem~283 .is_wysiwyg = "true";
defparam \mem~283 .power_up = "low";

dffeas \mem~155 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_36),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~155_q ),
	.prn(vcc));
defparam \mem~155 .is_wysiwyg = "true";
defparam \mem~155 .power_up = "low";

dffeas \mem~27 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_36),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~27_q ),
	.prn(vcc));
defparam \mem~27 .is_wysiwyg = "true";
defparam \mem~27 .power_up = "low";

cycloneive_lcell_comb \mem~1336 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~155_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~27_q ),
	.cin(gnd),
	.combout(\mem~1336_combout ),
	.cout());
defparam \mem~1336 .lut_mask = 16'hE5E0;
defparam \mem~1336 .sum_lutc_input = "datac";

dffeas \mem~411 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_36),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~411_q ),
	.prn(vcc));
defparam \mem~411 .is_wysiwyg = "true";
defparam \mem~411 .power_up = "low";

cycloneive_lcell_comb \mem~1337 (
	.dataa(\mem~283_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1336_combout ),
	.datad(\mem~411_q ),
	.cin(gnd),
	.combout(\mem~1337_combout ),
	.cout());
defparam \mem~1337 .lut_mask = 16'hF838;
defparam \mem~1337 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1338 (
	.dataa(\mem~1335_combout ),
	.datab(\mem~1337_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1338_combout ),
	.cout());
defparam \mem~1338 .lut_mask = 16'hAACC;
defparam \mem~1338 .sum_lutc_input = "datac";

dffeas \internal_out_payload[29] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1338_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[29]~q ),
	.prn(vcc));
defparam \internal_out_payload[29] .is_wysiwyg = "true";
defparam \internal_out_payload[29] .power_up = "low";

dffeas \mem~668 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_37),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~668_q ),
	.prn(vcc));
defparam \mem~668 .is_wysiwyg = "true";
defparam \mem~668 .power_up = "low";

dffeas \mem~796 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_37),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~796_q ),
	.prn(vcc));
defparam \mem~796 .is_wysiwyg = "true";
defparam \mem~796 .power_up = "low";

dffeas \mem~540 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_37),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~540_q ),
	.prn(vcc));
defparam \mem~540 .is_wysiwyg = "true";
defparam \mem~540 .power_up = "low";

cycloneive_lcell_comb \mem~1339 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~796_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~540_q ),
	.cin(gnd),
	.combout(\mem~1339_combout ),
	.cout());
defparam \mem~1339 .lut_mask = 16'hE5E0;
defparam \mem~1339 .sum_lutc_input = "datac";

dffeas \mem~924 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_37),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~924_q ),
	.prn(vcc));
defparam \mem~924 .is_wysiwyg = "true";
defparam \mem~924 .power_up = "low";

cycloneive_lcell_comb \mem~1340 (
	.dataa(\mem~668_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1339_combout ),
	.datad(\mem~924_q ),
	.cin(gnd),
	.combout(\mem~1340_combout ),
	.cout());
defparam \mem~1340 .lut_mask = 16'hF838;
defparam \mem~1340 .sum_lutc_input = "datac";

dffeas \mem~284 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_37),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~284_q ),
	.prn(vcc));
defparam \mem~284 .is_wysiwyg = "true";
defparam \mem~284 .power_up = "low";

dffeas \mem~156 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_37),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~156_q ),
	.prn(vcc));
defparam \mem~156 .is_wysiwyg = "true";
defparam \mem~156 .power_up = "low";

dffeas \mem~28 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_37),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~28_q ),
	.prn(vcc));
defparam \mem~28 .is_wysiwyg = "true";
defparam \mem~28 .power_up = "low";

cycloneive_lcell_comb \mem~1341 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~156_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~28_q ),
	.cin(gnd),
	.combout(\mem~1341_combout ),
	.cout());
defparam \mem~1341 .lut_mask = 16'hE5E0;
defparam \mem~1341 .sum_lutc_input = "datac";

dffeas \mem~412 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_37),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~412_q ),
	.prn(vcc));
defparam \mem~412 .is_wysiwyg = "true";
defparam \mem~412 .power_up = "low";

cycloneive_lcell_comb \mem~1342 (
	.dataa(\mem~284_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1341_combout ),
	.datad(\mem~412_q ),
	.cin(gnd),
	.combout(\mem~1342_combout ),
	.cout());
defparam \mem~1342 .lut_mask = 16'hF838;
defparam \mem~1342 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1343 (
	.dataa(\mem~1340_combout ),
	.datab(\mem~1342_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1343_combout ),
	.cout());
defparam \mem~1343 .lut_mask = 16'hAACC;
defparam \mem~1343 .sum_lutc_input = "datac";

dffeas \internal_out_payload[30] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1343_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[30]~q ),
	.prn(vcc));
defparam \internal_out_payload[30] .is_wysiwyg = "true";
defparam \internal_out_payload[30] .power_up = "low";

dffeas \mem~669 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_38),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~669_q ),
	.prn(vcc));
defparam \mem~669 .is_wysiwyg = "true";
defparam \mem~669 .power_up = "low";

dffeas \mem~797 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_38),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~797_q ),
	.prn(vcc));
defparam \mem~797 .is_wysiwyg = "true";
defparam \mem~797 .power_up = "low";

dffeas \mem~541 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_38),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~541_q ),
	.prn(vcc));
defparam \mem~541 .is_wysiwyg = "true";
defparam \mem~541 .power_up = "low";

cycloneive_lcell_comb \mem~1344 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~797_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~541_q ),
	.cin(gnd),
	.combout(\mem~1344_combout ),
	.cout());
defparam \mem~1344 .lut_mask = 16'hE5E0;
defparam \mem~1344 .sum_lutc_input = "datac";

dffeas \mem~925 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_38),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~925_q ),
	.prn(vcc));
defparam \mem~925 .is_wysiwyg = "true";
defparam \mem~925 .power_up = "low";

cycloneive_lcell_comb \mem~1345 (
	.dataa(\mem~669_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1344_combout ),
	.datad(\mem~925_q ),
	.cin(gnd),
	.combout(\mem~1345_combout ),
	.cout());
defparam \mem~1345 .lut_mask = 16'hF838;
defparam \mem~1345 .sum_lutc_input = "datac";

dffeas \mem~285 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_38),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~285_q ),
	.prn(vcc));
defparam \mem~285 .is_wysiwyg = "true";
defparam \mem~285 .power_up = "low";

dffeas \mem~157 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_38),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~157_q ),
	.prn(vcc));
defparam \mem~157 .is_wysiwyg = "true";
defparam \mem~157 .power_up = "low";

dffeas \mem~29 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_38),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~29_q ),
	.prn(vcc));
defparam \mem~29 .is_wysiwyg = "true";
defparam \mem~29 .power_up = "low";

cycloneive_lcell_comb \mem~1346 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~157_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~29_q ),
	.cin(gnd),
	.combout(\mem~1346_combout ),
	.cout());
defparam \mem~1346 .lut_mask = 16'hE5E0;
defparam \mem~1346 .sum_lutc_input = "datac";

dffeas \mem~413 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_38),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~413_q ),
	.prn(vcc));
defparam \mem~413 .is_wysiwyg = "true";
defparam \mem~413 .power_up = "low";

cycloneive_lcell_comb \mem~1347 (
	.dataa(\mem~285_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1346_combout ),
	.datad(\mem~413_q ),
	.cin(gnd),
	.combout(\mem~1347_combout ),
	.cout());
defparam \mem~1347 .lut_mask = 16'hF838;
defparam \mem~1347 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1348 (
	.dataa(\mem~1345_combout ),
	.datab(\mem~1347_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1348_combout ),
	.cout());
defparam \mem~1348 .lut_mask = 16'hAACC;
defparam \mem~1348 .sum_lutc_input = "datac";

dffeas \internal_out_payload[31] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1348_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[31]~q ),
	.prn(vcc));
defparam \internal_out_payload[31] .is_wysiwyg = "true";
defparam \internal_out_payload[31] .power_up = "low";

dffeas \mem~670 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_39),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~670_q ),
	.prn(vcc));
defparam \mem~670 .is_wysiwyg = "true";
defparam \mem~670 .power_up = "low";

dffeas \mem~798 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_39),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~798_q ),
	.prn(vcc));
defparam \mem~798 .is_wysiwyg = "true";
defparam \mem~798 .power_up = "low";

dffeas \mem~542 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_39),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~542_q ),
	.prn(vcc));
defparam \mem~542 .is_wysiwyg = "true";
defparam \mem~542 .power_up = "low";

cycloneive_lcell_comb \mem~1349 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~798_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~542_q ),
	.cin(gnd),
	.combout(\mem~1349_combout ),
	.cout());
defparam \mem~1349 .lut_mask = 16'hE5E0;
defparam \mem~1349 .sum_lutc_input = "datac";

dffeas \mem~926 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_39),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~926_q ),
	.prn(vcc));
defparam \mem~926 .is_wysiwyg = "true";
defparam \mem~926 .power_up = "low";

cycloneive_lcell_comb \mem~1350 (
	.dataa(\mem~670_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1349_combout ),
	.datad(\mem~926_q ),
	.cin(gnd),
	.combout(\mem~1350_combout ),
	.cout());
defparam \mem~1350 .lut_mask = 16'hF838;
defparam \mem~1350 .sum_lutc_input = "datac";

dffeas \mem~286 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_39),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~286_q ),
	.prn(vcc));
defparam \mem~286 .is_wysiwyg = "true";
defparam \mem~286 .power_up = "low";

dffeas \mem~158 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_39),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~158_q ),
	.prn(vcc));
defparam \mem~158 .is_wysiwyg = "true";
defparam \mem~158 .power_up = "low";

dffeas \mem~30 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_39),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~30_q ),
	.prn(vcc));
defparam \mem~30 .is_wysiwyg = "true";
defparam \mem~30 .power_up = "low";

cycloneive_lcell_comb \mem~1351 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~158_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~30_q ),
	.cin(gnd),
	.combout(\mem~1351_combout ),
	.cout());
defparam \mem~1351 .lut_mask = 16'hE5E0;
defparam \mem~1351 .sum_lutc_input = "datac";

dffeas \mem~414 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_39),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~414_q ),
	.prn(vcc));
defparam \mem~414 .is_wysiwyg = "true";
defparam \mem~414 .power_up = "low";

cycloneive_lcell_comb \mem~1352 (
	.dataa(\mem~286_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1351_combout ),
	.datad(\mem~414_q ),
	.cin(gnd),
	.combout(\mem~1352_combout ),
	.cout());
defparam \mem~1352 .lut_mask = 16'hF838;
defparam \mem~1352 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1353 (
	.dataa(\mem~1350_combout ),
	.datab(\mem~1352_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1353_combout ),
	.cout());
defparam \mem~1353 .lut_mask = 16'hAACC;
defparam \mem~1353 .sum_lutc_input = "datac";

dffeas \internal_out_payload[32] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1353_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[32]~q ),
	.prn(vcc));
defparam \internal_out_payload[32] .is_wysiwyg = "true";
defparam \internal_out_payload[32] .power_up = "low";

dffeas \mem~671 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_40),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~671_q ),
	.prn(vcc));
defparam \mem~671 .is_wysiwyg = "true";
defparam \mem~671 .power_up = "low";

dffeas \mem~799 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_40),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~799_q ),
	.prn(vcc));
defparam \mem~799 .is_wysiwyg = "true";
defparam \mem~799 .power_up = "low";

dffeas \mem~543 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_40),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~543_q ),
	.prn(vcc));
defparam \mem~543 .is_wysiwyg = "true";
defparam \mem~543 .power_up = "low";

cycloneive_lcell_comb \mem~1354 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~799_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~543_q ),
	.cin(gnd),
	.combout(\mem~1354_combout ),
	.cout());
defparam \mem~1354 .lut_mask = 16'hE5E0;
defparam \mem~1354 .sum_lutc_input = "datac";

dffeas \mem~927 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_40),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~927_q ),
	.prn(vcc));
defparam \mem~927 .is_wysiwyg = "true";
defparam \mem~927 .power_up = "low";

cycloneive_lcell_comb \mem~1355 (
	.dataa(\mem~671_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1354_combout ),
	.datad(\mem~927_q ),
	.cin(gnd),
	.combout(\mem~1355_combout ),
	.cout());
defparam \mem~1355 .lut_mask = 16'hF838;
defparam \mem~1355 .sum_lutc_input = "datac";

dffeas \mem~287 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_40),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~287_q ),
	.prn(vcc));
defparam \mem~287 .is_wysiwyg = "true";
defparam \mem~287 .power_up = "low";

dffeas \mem~159 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_40),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~159_q ),
	.prn(vcc));
defparam \mem~159 .is_wysiwyg = "true";
defparam \mem~159 .power_up = "low";

dffeas \mem~31 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_40),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~31_q ),
	.prn(vcc));
defparam \mem~31 .is_wysiwyg = "true";
defparam \mem~31 .power_up = "low";

cycloneive_lcell_comb \mem~1356 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~159_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~31_q ),
	.cin(gnd),
	.combout(\mem~1356_combout ),
	.cout());
defparam \mem~1356 .lut_mask = 16'hE5E0;
defparam \mem~1356 .sum_lutc_input = "datac";

dffeas \mem~415 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_40),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~415_q ),
	.prn(vcc));
defparam \mem~415 .is_wysiwyg = "true";
defparam \mem~415 .power_up = "low";

cycloneive_lcell_comb \mem~1357 (
	.dataa(\mem~287_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1356_combout ),
	.datad(\mem~415_q ),
	.cin(gnd),
	.combout(\mem~1357_combout ),
	.cout());
defparam \mem~1357 .lut_mask = 16'hF838;
defparam \mem~1357 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1358 (
	.dataa(\mem~1355_combout ),
	.datab(\mem~1357_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1358_combout ),
	.cout());
defparam \mem~1358 .lut_mask = 16'hAACC;
defparam \mem~1358 .sum_lutc_input = "datac";

dffeas \internal_out_payload[33] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1358_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[33]~q ),
	.prn(vcc));
defparam \internal_out_payload[33] .is_wysiwyg = "true";
defparam \internal_out_payload[33] .power_up = "low";

dffeas \mem~672 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_41),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~672_q ),
	.prn(vcc));
defparam \mem~672 .is_wysiwyg = "true";
defparam \mem~672 .power_up = "low";

dffeas \mem~800 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_41),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~800_q ),
	.prn(vcc));
defparam \mem~800 .is_wysiwyg = "true";
defparam \mem~800 .power_up = "low";

dffeas \mem~544 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_41),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~544_q ),
	.prn(vcc));
defparam \mem~544 .is_wysiwyg = "true";
defparam \mem~544 .power_up = "low";

cycloneive_lcell_comb \mem~1359 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~800_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~544_q ),
	.cin(gnd),
	.combout(\mem~1359_combout ),
	.cout());
defparam \mem~1359 .lut_mask = 16'hE5E0;
defparam \mem~1359 .sum_lutc_input = "datac";

dffeas \mem~928 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_41),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~928_q ),
	.prn(vcc));
defparam \mem~928 .is_wysiwyg = "true";
defparam \mem~928 .power_up = "low";

cycloneive_lcell_comb \mem~1360 (
	.dataa(\mem~672_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1359_combout ),
	.datad(\mem~928_q ),
	.cin(gnd),
	.combout(\mem~1360_combout ),
	.cout());
defparam \mem~1360 .lut_mask = 16'hF838;
defparam \mem~1360 .sum_lutc_input = "datac";

dffeas \mem~288 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_41),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~288_q ),
	.prn(vcc));
defparam \mem~288 .is_wysiwyg = "true";
defparam \mem~288 .power_up = "low";

dffeas \mem~160 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_41),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~160_q ),
	.prn(vcc));
defparam \mem~160 .is_wysiwyg = "true";
defparam \mem~160 .power_up = "low";

dffeas \mem~32 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_41),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~32_q ),
	.prn(vcc));
defparam \mem~32 .is_wysiwyg = "true";
defparam \mem~32 .power_up = "low";

cycloneive_lcell_comb \mem~1361 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~160_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~32_q ),
	.cin(gnd),
	.combout(\mem~1361_combout ),
	.cout());
defparam \mem~1361 .lut_mask = 16'hE5E0;
defparam \mem~1361 .sum_lutc_input = "datac";

dffeas \mem~416 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_41),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~416_q ),
	.prn(vcc));
defparam \mem~416 .is_wysiwyg = "true";
defparam \mem~416 .power_up = "low";

cycloneive_lcell_comb \mem~1362 (
	.dataa(\mem~288_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1361_combout ),
	.datad(\mem~416_q ),
	.cin(gnd),
	.combout(\mem~1362_combout ),
	.cout());
defparam \mem~1362 .lut_mask = 16'hF838;
defparam \mem~1362 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1363 (
	.dataa(\mem~1360_combout ),
	.datab(\mem~1362_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1363_combout ),
	.cout());
defparam \mem~1363 .lut_mask = 16'hAACC;
defparam \mem~1363 .sum_lutc_input = "datac";

dffeas \internal_out_payload[34] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1363_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[34]~q ),
	.prn(vcc));
defparam \internal_out_payload[34] .is_wysiwyg = "true";
defparam \internal_out_payload[34] .power_up = "low";

dffeas \mem~673 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_42),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~673_q ),
	.prn(vcc));
defparam \mem~673 .is_wysiwyg = "true";
defparam \mem~673 .power_up = "low";

dffeas \mem~801 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_42),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~801_q ),
	.prn(vcc));
defparam \mem~801 .is_wysiwyg = "true";
defparam \mem~801 .power_up = "low";

dffeas \mem~545 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_42),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~545_q ),
	.prn(vcc));
defparam \mem~545 .is_wysiwyg = "true";
defparam \mem~545 .power_up = "low";

cycloneive_lcell_comb \mem~1364 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~801_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~545_q ),
	.cin(gnd),
	.combout(\mem~1364_combout ),
	.cout());
defparam \mem~1364 .lut_mask = 16'hE5E0;
defparam \mem~1364 .sum_lutc_input = "datac";

dffeas \mem~929 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_42),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~929_q ),
	.prn(vcc));
defparam \mem~929 .is_wysiwyg = "true";
defparam \mem~929 .power_up = "low";

cycloneive_lcell_comb \mem~1365 (
	.dataa(\mem~673_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1364_combout ),
	.datad(\mem~929_q ),
	.cin(gnd),
	.combout(\mem~1365_combout ),
	.cout());
defparam \mem~1365 .lut_mask = 16'hF838;
defparam \mem~1365 .sum_lutc_input = "datac";

dffeas \mem~289 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_42),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~289_q ),
	.prn(vcc));
defparam \mem~289 .is_wysiwyg = "true";
defparam \mem~289 .power_up = "low";

dffeas \mem~161 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_42),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~161_q ),
	.prn(vcc));
defparam \mem~161 .is_wysiwyg = "true";
defparam \mem~161 .power_up = "low";

dffeas \mem~33 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_42),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~33_q ),
	.prn(vcc));
defparam \mem~33 .is_wysiwyg = "true";
defparam \mem~33 .power_up = "low";

cycloneive_lcell_comb \mem~1366 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~161_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~33_q ),
	.cin(gnd),
	.combout(\mem~1366_combout ),
	.cout());
defparam \mem~1366 .lut_mask = 16'hE5E0;
defparam \mem~1366 .sum_lutc_input = "datac";

dffeas \mem~417 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_42),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~417_q ),
	.prn(vcc));
defparam \mem~417 .is_wysiwyg = "true";
defparam \mem~417 .power_up = "low";

cycloneive_lcell_comb \mem~1367 (
	.dataa(\mem~289_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1366_combout ),
	.datad(\mem~417_q ),
	.cin(gnd),
	.combout(\mem~1367_combout ),
	.cout());
defparam \mem~1367 .lut_mask = 16'hF838;
defparam \mem~1367 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1368 (
	.dataa(\mem~1365_combout ),
	.datab(\mem~1367_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1368_combout ),
	.cout());
defparam \mem~1368 .lut_mask = 16'hAACC;
defparam \mem~1368 .sum_lutc_input = "datac";

dffeas \internal_out_payload[35] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1368_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[35]~q ),
	.prn(vcc));
defparam \internal_out_payload[35] .is_wysiwyg = "true";
defparam \internal_out_payload[35] .power_up = "low";

dffeas \mem~674 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_43),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~674_q ),
	.prn(vcc));
defparam \mem~674 .is_wysiwyg = "true";
defparam \mem~674 .power_up = "low";

dffeas \mem~802 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_43),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~802_q ),
	.prn(vcc));
defparam \mem~802 .is_wysiwyg = "true";
defparam \mem~802 .power_up = "low";

dffeas \mem~546 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_43),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~546_q ),
	.prn(vcc));
defparam \mem~546 .is_wysiwyg = "true";
defparam \mem~546 .power_up = "low";

cycloneive_lcell_comb \mem~1369 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~802_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~546_q ),
	.cin(gnd),
	.combout(\mem~1369_combout ),
	.cout());
defparam \mem~1369 .lut_mask = 16'hE5E0;
defparam \mem~1369 .sum_lutc_input = "datac";

dffeas \mem~930 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_43),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~930_q ),
	.prn(vcc));
defparam \mem~930 .is_wysiwyg = "true";
defparam \mem~930 .power_up = "low";

cycloneive_lcell_comb \mem~1370 (
	.dataa(\mem~674_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1369_combout ),
	.datad(\mem~930_q ),
	.cin(gnd),
	.combout(\mem~1370_combout ),
	.cout());
defparam \mem~1370 .lut_mask = 16'hF838;
defparam \mem~1370 .sum_lutc_input = "datac";

dffeas \mem~290 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_43),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~290_q ),
	.prn(vcc));
defparam \mem~290 .is_wysiwyg = "true";
defparam \mem~290 .power_up = "low";

dffeas \mem~162 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_43),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~162_q ),
	.prn(vcc));
defparam \mem~162 .is_wysiwyg = "true";
defparam \mem~162 .power_up = "low";

dffeas \mem~34 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_43),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~34_q ),
	.prn(vcc));
defparam \mem~34 .is_wysiwyg = "true";
defparam \mem~34 .power_up = "low";

cycloneive_lcell_comb \mem~1371 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~162_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~34_q ),
	.cin(gnd),
	.combout(\mem~1371_combout ),
	.cout());
defparam \mem~1371 .lut_mask = 16'hE5E0;
defparam \mem~1371 .sum_lutc_input = "datac";

dffeas \mem~418 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_43),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~418_q ),
	.prn(vcc));
defparam \mem~418 .is_wysiwyg = "true";
defparam \mem~418 .power_up = "low";

cycloneive_lcell_comb \mem~1372 (
	.dataa(\mem~290_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1371_combout ),
	.datad(\mem~418_q ),
	.cin(gnd),
	.combout(\mem~1372_combout ),
	.cout());
defparam \mem~1372 .lut_mask = 16'hF838;
defparam \mem~1372 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1373 (
	.dataa(\mem~1370_combout ),
	.datab(\mem~1372_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1373_combout ),
	.cout());
defparam \mem~1373 .lut_mask = 16'hAACC;
defparam \mem~1373 .sum_lutc_input = "datac";

dffeas \internal_out_payload[36] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1373_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[36]~q ),
	.prn(vcc));
defparam \internal_out_payload[36] .is_wysiwyg = "true";
defparam \internal_out_payload[36] .power_up = "low";

dffeas \mem~675 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_44),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~675_q ),
	.prn(vcc));
defparam \mem~675 .is_wysiwyg = "true";
defparam \mem~675 .power_up = "low";

dffeas \mem~803 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_44),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~803_q ),
	.prn(vcc));
defparam \mem~803 .is_wysiwyg = "true";
defparam \mem~803 .power_up = "low";

dffeas \mem~547 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_44),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~547_q ),
	.prn(vcc));
defparam \mem~547 .is_wysiwyg = "true";
defparam \mem~547 .power_up = "low";

cycloneive_lcell_comb \mem~1374 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~803_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~547_q ),
	.cin(gnd),
	.combout(\mem~1374_combout ),
	.cout());
defparam \mem~1374 .lut_mask = 16'hE5E0;
defparam \mem~1374 .sum_lutc_input = "datac";

dffeas \mem~931 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_44),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~931_q ),
	.prn(vcc));
defparam \mem~931 .is_wysiwyg = "true";
defparam \mem~931 .power_up = "low";

cycloneive_lcell_comb \mem~1375 (
	.dataa(\mem~675_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1374_combout ),
	.datad(\mem~931_q ),
	.cin(gnd),
	.combout(\mem~1375_combout ),
	.cout());
defparam \mem~1375 .lut_mask = 16'hF838;
defparam \mem~1375 .sum_lutc_input = "datac";

dffeas \mem~291 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_44),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~291_q ),
	.prn(vcc));
defparam \mem~291 .is_wysiwyg = "true";
defparam \mem~291 .power_up = "low";

dffeas \mem~163 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_44),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~163_q ),
	.prn(vcc));
defparam \mem~163 .is_wysiwyg = "true";
defparam \mem~163 .power_up = "low";

dffeas \mem~35 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_44),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~35_q ),
	.prn(vcc));
defparam \mem~35 .is_wysiwyg = "true";
defparam \mem~35 .power_up = "low";

cycloneive_lcell_comb \mem~1376 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~163_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~35_q ),
	.cin(gnd),
	.combout(\mem~1376_combout ),
	.cout());
defparam \mem~1376 .lut_mask = 16'hE5E0;
defparam \mem~1376 .sum_lutc_input = "datac";

dffeas \mem~419 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_44),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~419_q ),
	.prn(vcc));
defparam \mem~419 .is_wysiwyg = "true";
defparam \mem~419 .power_up = "low";

cycloneive_lcell_comb \mem~1377 (
	.dataa(\mem~291_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1376_combout ),
	.datad(\mem~419_q ),
	.cin(gnd),
	.combout(\mem~1377_combout ),
	.cout());
defparam \mem~1377 .lut_mask = 16'hF838;
defparam \mem~1377 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1378 (
	.dataa(\mem~1375_combout ),
	.datab(\mem~1377_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1378_combout ),
	.cout());
defparam \mem~1378 .lut_mask = 16'hAACC;
defparam \mem~1378 .sum_lutc_input = "datac";

dffeas \internal_out_payload[37] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1378_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[37]~q ),
	.prn(vcc));
defparam \internal_out_payload[37] .is_wysiwyg = "true";
defparam \internal_out_payload[37] .power_up = "low";

dffeas \mem~676 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_45),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~676_q ),
	.prn(vcc));
defparam \mem~676 .is_wysiwyg = "true";
defparam \mem~676 .power_up = "low";

dffeas \mem~804 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_45),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~804_q ),
	.prn(vcc));
defparam \mem~804 .is_wysiwyg = "true";
defparam \mem~804 .power_up = "low";

dffeas \mem~548 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_45),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~548_q ),
	.prn(vcc));
defparam \mem~548 .is_wysiwyg = "true";
defparam \mem~548 .power_up = "low";

cycloneive_lcell_comb \mem~1379 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~804_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~548_q ),
	.cin(gnd),
	.combout(\mem~1379_combout ),
	.cout());
defparam \mem~1379 .lut_mask = 16'hE5E0;
defparam \mem~1379 .sum_lutc_input = "datac";

dffeas \mem~932 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_45),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~932_q ),
	.prn(vcc));
defparam \mem~932 .is_wysiwyg = "true";
defparam \mem~932 .power_up = "low";

cycloneive_lcell_comb \mem~1380 (
	.dataa(\mem~676_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1379_combout ),
	.datad(\mem~932_q ),
	.cin(gnd),
	.combout(\mem~1380_combout ),
	.cout());
defparam \mem~1380 .lut_mask = 16'hF838;
defparam \mem~1380 .sum_lutc_input = "datac";

dffeas \mem~292 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_45),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~292_q ),
	.prn(vcc));
defparam \mem~292 .is_wysiwyg = "true";
defparam \mem~292 .power_up = "low";

dffeas \mem~164 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_45),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~164_q ),
	.prn(vcc));
defparam \mem~164 .is_wysiwyg = "true";
defparam \mem~164 .power_up = "low";

dffeas \mem~36 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_45),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~36_q ),
	.prn(vcc));
defparam \mem~36 .is_wysiwyg = "true";
defparam \mem~36 .power_up = "low";

cycloneive_lcell_comb \mem~1381 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~164_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~36_q ),
	.cin(gnd),
	.combout(\mem~1381_combout ),
	.cout());
defparam \mem~1381 .lut_mask = 16'hE5E0;
defparam \mem~1381 .sum_lutc_input = "datac";

dffeas \mem~420 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_45),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~420_q ),
	.prn(vcc));
defparam \mem~420 .is_wysiwyg = "true";
defparam \mem~420 .power_up = "low";

cycloneive_lcell_comb \mem~1382 (
	.dataa(\mem~292_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1381_combout ),
	.datad(\mem~420_q ),
	.cin(gnd),
	.combout(\mem~1382_combout ),
	.cout());
defparam \mem~1382 .lut_mask = 16'hF838;
defparam \mem~1382 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1383 (
	.dataa(\mem~1380_combout ),
	.datab(\mem~1382_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1383_combout ),
	.cout());
defparam \mem~1383 .lut_mask = 16'hAACC;
defparam \mem~1383 .sum_lutc_input = "datac";

dffeas \internal_out_payload[38] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1383_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[38]~q ),
	.prn(vcc));
defparam \internal_out_payload[38] .is_wysiwyg = "true";
defparam \internal_out_payload[38] .power_up = "low";

dffeas \mem~677 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_46),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~677_q ),
	.prn(vcc));
defparam \mem~677 .is_wysiwyg = "true";
defparam \mem~677 .power_up = "low";

dffeas \mem~805 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_46),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~805_q ),
	.prn(vcc));
defparam \mem~805 .is_wysiwyg = "true";
defparam \mem~805 .power_up = "low";

dffeas \mem~549 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_46),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~549_q ),
	.prn(vcc));
defparam \mem~549 .is_wysiwyg = "true";
defparam \mem~549 .power_up = "low";

cycloneive_lcell_comb \mem~1384 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~805_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~549_q ),
	.cin(gnd),
	.combout(\mem~1384_combout ),
	.cout());
defparam \mem~1384 .lut_mask = 16'hE5E0;
defparam \mem~1384 .sum_lutc_input = "datac";

dffeas \mem~933 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_46),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~933_q ),
	.prn(vcc));
defparam \mem~933 .is_wysiwyg = "true";
defparam \mem~933 .power_up = "low";

cycloneive_lcell_comb \mem~1385 (
	.dataa(\mem~677_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1384_combout ),
	.datad(\mem~933_q ),
	.cin(gnd),
	.combout(\mem~1385_combout ),
	.cout());
defparam \mem~1385 .lut_mask = 16'hF838;
defparam \mem~1385 .sum_lutc_input = "datac";

dffeas \mem~293 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_46),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~293_q ),
	.prn(vcc));
defparam \mem~293 .is_wysiwyg = "true";
defparam \mem~293 .power_up = "low";

dffeas \mem~165 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_46),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~165_q ),
	.prn(vcc));
defparam \mem~165 .is_wysiwyg = "true";
defparam \mem~165 .power_up = "low";

dffeas \mem~37 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_46),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~37_q ),
	.prn(vcc));
defparam \mem~37 .is_wysiwyg = "true";
defparam \mem~37 .power_up = "low";

cycloneive_lcell_comb \mem~1386 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~165_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~37_q ),
	.cin(gnd),
	.combout(\mem~1386_combout ),
	.cout());
defparam \mem~1386 .lut_mask = 16'hE5E0;
defparam \mem~1386 .sum_lutc_input = "datac";

dffeas \mem~421 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_46),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~421_q ),
	.prn(vcc));
defparam \mem~421 .is_wysiwyg = "true";
defparam \mem~421 .power_up = "low";

cycloneive_lcell_comb \mem~1387 (
	.dataa(\mem~293_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1386_combout ),
	.datad(\mem~421_q ),
	.cin(gnd),
	.combout(\mem~1387_combout ),
	.cout());
defparam \mem~1387 .lut_mask = 16'hF838;
defparam \mem~1387 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1388 (
	.dataa(\mem~1385_combout ),
	.datab(\mem~1387_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1388_combout ),
	.cout());
defparam \mem~1388 .lut_mask = 16'hAACC;
defparam \mem~1388 .sum_lutc_input = "datac";

dffeas \internal_out_payload[39] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1388_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[39]~q ),
	.prn(vcc));
defparam \internal_out_payload[39] .is_wysiwyg = "true";
defparam \internal_out_payload[39] .power_up = "low";

dffeas \mem~678 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_47),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~678_q ),
	.prn(vcc));
defparam \mem~678 .is_wysiwyg = "true";
defparam \mem~678 .power_up = "low";

dffeas \mem~806 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_47),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~806_q ),
	.prn(vcc));
defparam \mem~806 .is_wysiwyg = "true";
defparam \mem~806 .power_up = "low";

dffeas \mem~550 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_47),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~550_q ),
	.prn(vcc));
defparam \mem~550 .is_wysiwyg = "true";
defparam \mem~550 .power_up = "low";

cycloneive_lcell_comb \mem~1389 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~806_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~550_q ),
	.cin(gnd),
	.combout(\mem~1389_combout ),
	.cout());
defparam \mem~1389 .lut_mask = 16'hE5E0;
defparam \mem~1389 .sum_lutc_input = "datac";

dffeas \mem~934 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_47),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~934_q ),
	.prn(vcc));
defparam \mem~934 .is_wysiwyg = "true";
defparam \mem~934 .power_up = "low";

cycloneive_lcell_comb \mem~1390 (
	.dataa(\mem~678_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1389_combout ),
	.datad(\mem~934_q ),
	.cin(gnd),
	.combout(\mem~1390_combout ),
	.cout());
defparam \mem~1390 .lut_mask = 16'hF838;
defparam \mem~1390 .sum_lutc_input = "datac";

dffeas \mem~294 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_47),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~294_q ),
	.prn(vcc));
defparam \mem~294 .is_wysiwyg = "true";
defparam \mem~294 .power_up = "low";

dffeas \mem~166 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_47),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~166_q ),
	.prn(vcc));
defparam \mem~166 .is_wysiwyg = "true";
defparam \mem~166 .power_up = "low";

dffeas \mem~38 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_47),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~38_q ),
	.prn(vcc));
defparam \mem~38 .is_wysiwyg = "true";
defparam \mem~38 .power_up = "low";

cycloneive_lcell_comb \mem~1391 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~166_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~38_q ),
	.cin(gnd),
	.combout(\mem~1391_combout ),
	.cout());
defparam \mem~1391 .lut_mask = 16'hE5E0;
defparam \mem~1391 .sum_lutc_input = "datac";

dffeas \mem~422 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_47),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~422_q ),
	.prn(vcc));
defparam \mem~422 .is_wysiwyg = "true";
defparam \mem~422 .power_up = "low";

cycloneive_lcell_comb \mem~1392 (
	.dataa(\mem~294_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1391_combout ),
	.datad(\mem~422_q ),
	.cin(gnd),
	.combout(\mem~1392_combout ),
	.cout());
defparam \mem~1392 .lut_mask = 16'hF838;
defparam \mem~1392 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1393 (
	.dataa(\mem~1390_combout ),
	.datab(\mem~1392_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1393_combout ),
	.cout());
defparam \mem~1393 .lut_mask = 16'hAACC;
defparam \mem~1393 .sum_lutc_input = "datac";

dffeas \internal_out_payload[40] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1393_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[40]~q ),
	.prn(vcc));
defparam \internal_out_payload[40] .is_wysiwyg = "true";
defparam \internal_out_payload[40] .power_up = "low";

dffeas \mem~679 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_48),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~679_q ),
	.prn(vcc));
defparam \mem~679 .is_wysiwyg = "true";
defparam \mem~679 .power_up = "low";

dffeas \mem~807 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_48),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~807_q ),
	.prn(vcc));
defparam \mem~807 .is_wysiwyg = "true";
defparam \mem~807 .power_up = "low";

dffeas \mem~551 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_48),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~551_q ),
	.prn(vcc));
defparam \mem~551 .is_wysiwyg = "true";
defparam \mem~551 .power_up = "low";

cycloneive_lcell_comb \mem~1394 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~807_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~551_q ),
	.cin(gnd),
	.combout(\mem~1394_combout ),
	.cout());
defparam \mem~1394 .lut_mask = 16'hE5E0;
defparam \mem~1394 .sum_lutc_input = "datac";

dffeas \mem~935 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_48),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~935_q ),
	.prn(vcc));
defparam \mem~935 .is_wysiwyg = "true";
defparam \mem~935 .power_up = "low";

cycloneive_lcell_comb \mem~1395 (
	.dataa(\mem~679_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1394_combout ),
	.datad(\mem~935_q ),
	.cin(gnd),
	.combout(\mem~1395_combout ),
	.cout());
defparam \mem~1395 .lut_mask = 16'hF838;
defparam \mem~1395 .sum_lutc_input = "datac";

dffeas \mem~295 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_48),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~295_q ),
	.prn(vcc));
defparam \mem~295 .is_wysiwyg = "true";
defparam \mem~295 .power_up = "low";

dffeas \mem~167 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_48),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~167_q ),
	.prn(vcc));
defparam \mem~167 .is_wysiwyg = "true";
defparam \mem~167 .power_up = "low";

dffeas \mem~39 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_48),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~39_q ),
	.prn(vcc));
defparam \mem~39 .is_wysiwyg = "true";
defparam \mem~39 .power_up = "low";

cycloneive_lcell_comb \mem~1396 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~167_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~39_q ),
	.cin(gnd),
	.combout(\mem~1396_combout ),
	.cout());
defparam \mem~1396 .lut_mask = 16'hE5E0;
defparam \mem~1396 .sum_lutc_input = "datac";

dffeas \mem~423 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_48),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~423_q ),
	.prn(vcc));
defparam \mem~423 .is_wysiwyg = "true";
defparam \mem~423 .power_up = "low";

cycloneive_lcell_comb \mem~1397 (
	.dataa(\mem~295_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1396_combout ),
	.datad(\mem~423_q ),
	.cin(gnd),
	.combout(\mem~1397_combout ),
	.cout());
defparam \mem~1397 .lut_mask = 16'hF838;
defparam \mem~1397 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1398 (
	.dataa(\mem~1395_combout ),
	.datab(\mem~1397_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1398_combout ),
	.cout());
defparam \mem~1398 .lut_mask = 16'hAACC;
defparam \mem~1398 .sum_lutc_input = "datac";

dffeas \internal_out_payload[41] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1398_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[41]~q ),
	.prn(vcc));
defparam \internal_out_payload[41] .is_wysiwyg = "true";
defparam \internal_out_payload[41] .power_up = "low";

dffeas \mem~680 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_49),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~680_q ),
	.prn(vcc));
defparam \mem~680 .is_wysiwyg = "true";
defparam \mem~680 .power_up = "low";

dffeas \mem~808 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_49),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~808_q ),
	.prn(vcc));
defparam \mem~808 .is_wysiwyg = "true";
defparam \mem~808 .power_up = "low";

dffeas \mem~552 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_49),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~552_q ),
	.prn(vcc));
defparam \mem~552 .is_wysiwyg = "true";
defparam \mem~552 .power_up = "low";

cycloneive_lcell_comb \mem~1399 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~808_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~552_q ),
	.cin(gnd),
	.combout(\mem~1399_combout ),
	.cout());
defparam \mem~1399 .lut_mask = 16'hE5E0;
defparam \mem~1399 .sum_lutc_input = "datac";

dffeas \mem~936 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_49),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~936_q ),
	.prn(vcc));
defparam \mem~936 .is_wysiwyg = "true";
defparam \mem~936 .power_up = "low";

cycloneive_lcell_comb \mem~1400 (
	.dataa(\mem~680_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1399_combout ),
	.datad(\mem~936_q ),
	.cin(gnd),
	.combout(\mem~1400_combout ),
	.cout());
defparam \mem~1400 .lut_mask = 16'hF838;
defparam \mem~1400 .sum_lutc_input = "datac";

dffeas \mem~296 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_49),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~296_q ),
	.prn(vcc));
defparam \mem~296 .is_wysiwyg = "true";
defparam \mem~296 .power_up = "low";

dffeas \mem~168 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_49),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~168_q ),
	.prn(vcc));
defparam \mem~168 .is_wysiwyg = "true";
defparam \mem~168 .power_up = "low";

dffeas \mem~40 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_49),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~40_q ),
	.prn(vcc));
defparam \mem~40 .is_wysiwyg = "true";
defparam \mem~40 .power_up = "low";

cycloneive_lcell_comb \mem~1401 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~168_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~40_q ),
	.cin(gnd),
	.combout(\mem~1401_combout ),
	.cout());
defparam \mem~1401 .lut_mask = 16'hE5E0;
defparam \mem~1401 .sum_lutc_input = "datac";

dffeas \mem~424 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_49),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~424_q ),
	.prn(vcc));
defparam \mem~424 .is_wysiwyg = "true";
defparam \mem~424 .power_up = "low";

cycloneive_lcell_comb \mem~1402 (
	.dataa(\mem~296_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1401_combout ),
	.datad(\mem~424_q ),
	.cin(gnd),
	.combout(\mem~1402_combout ),
	.cout());
defparam \mem~1402 .lut_mask = 16'hF838;
defparam \mem~1402 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1403 (
	.dataa(\mem~1400_combout ),
	.datab(\mem~1402_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1403_combout ),
	.cout());
defparam \mem~1403 .lut_mask = 16'hAACC;
defparam \mem~1403 .sum_lutc_input = "datac";

dffeas \internal_out_payload[42] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1403_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[42]~q ),
	.prn(vcc));
defparam \internal_out_payload[42] .is_wysiwyg = "true";
defparam \internal_out_payload[42] .power_up = "low";

dffeas \mem~681 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_50),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~681_q ),
	.prn(vcc));
defparam \mem~681 .is_wysiwyg = "true";
defparam \mem~681 .power_up = "low";

dffeas \mem~809 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_50),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~809_q ),
	.prn(vcc));
defparam \mem~809 .is_wysiwyg = "true";
defparam \mem~809 .power_up = "low";

dffeas \mem~553 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_50),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~553_q ),
	.prn(vcc));
defparam \mem~553 .is_wysiwyg = "true";
defparam \mem~553 .power_up = "low";

cycloneive_lcell_comb \mem~1404 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~809_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~553_q ),
	.cin(gnd),
	.combout(\mem~1404_combout ),
	.cout());
defparam \mem~1404 .lut_mask = 16'hE5E0;
defparam \mem~1404 .sum_lutc_input = "datac";

dffeas \mem~937 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_50),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~937_q ),
	.prn(vcc));
defparam \mem~937 .is_wysiwyg = "true";
defparam \mem~937 .power_up = "low";

cycloneive_lcell_comb \mem~1405 (
	.dataa(\mem~681_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1404_combout ),
	.datad(\mem~937_q ),
	.cin(gnd),
	.combout(\mem~1405_combout ),
	.cout());
defparam \mem~1405 .lut_mask = 16'hF838;
defparam \mem~1405 .sum_lutc_input = "datac";

dffeas \mem~297 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_50),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~297_q ),
	.prn(vcc));
defparam \mem~297 .is_wysiwyg = "true";
defparam \mem~297 .power_up = "low";

dffeas \mem~169 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_50),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~169_q ),
	.prn(vcc));
defparam \mem~169 .is_wysiwyg = "true";
defparam \mem~169 .power_up = "low";

dffeas \mem~41 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_50),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~41_q ),
	.prn(vcc));
defparam \mem~41 .is_wysiwyg = "true";
defparam \mem~41 .power_up = "low";

cycloneive_lcell_comb \mem~1406 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~169_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~41_q ),
	.cin(gnd),
	.combout(\mem~1406_combout ),
	.cout());
defparam \mem~1406 .lut_mask = 16'hE5E0;
defparam \mem~1406 .sum_lutc_input = "datac";

dffeas \mem~425 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_50),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~425_q ),
	.prn(vcc));
defparam \mem~425 .is_wysiwyg = "true";
defparam \mem~425 .power_up = "low";

cycloneive_lcell_comb \mem~1407 (
	.dataa(\mem~297_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1406_combout ),
	.datad(\mem~425_q ),
	.cin(gnd),
	.combout(\mem~1407_combout ),
	.cout());
defparam \mem~1407 .lut_mask = 16'hF838;
defparam \mem~1407 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1408 (
	.dataa(\mem~1405_combout ),
	.datab(\mem~1407_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1408_combout ),
	.cout());
defparam \mem~1408 .lut_mask = 16'hAACC;
defparam \mem~1408 .sum_lutc_input = "datac";

dffeas \internal_out_payload[43] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1408_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[43]~q ),
	.prn(vcc));
defparam \internal_out_payload[43] .is_wysiwyg = "true";
defparam \internal_out_payload[43] .power_up = "low";

dffeas \mem~682 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_51),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~682_q ),
	.prn(vcc));
defparam \mem~682 .is_wysiwyg = "true";
defparam \mem~682 .power_up = "low";

dffeas \mem~810 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_51),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~810_q ),
	.prn(vcc));
defparam \mem~810 .is_wysiwyg = "true";
defparam \mem~810 .power_up = "low";

dffeas \mem~554 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_51),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~554_q ),
	.prn(vcc));
defparam \mem~554 .is_wysiwyg = "true";
defparam \mem~554 .power_up = "low";

cycloneive_lcell_comb \mem~1409 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~810_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~554_q ),
	.cin(gnd),
	.combout(\mem~1409_combout ),
	.cout());
defparam \mem~1409 .lut_mask = 16'hE5E0;
defparam \mem~1409 .sum_lutc_input = "datac";

dffeas \mem~938 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_51),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~938_q ),
	.prn(vcc));
defparam \mem~938 .is_wysiwyg = "true";
defparam \mem~938 .power_up = "low";

cycloneive_lcell_comb \mem~1410 (
	.dataa(\mem~682_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1409_combout ),
	.datad(\mem~938_q ),
	.cin(gnd),
	.combout(\mem~1410_combout ),
	.cout());
defparam \mem~1410 .lut_mask = 16'hF838;
defparam \mem~1410 .sum_lutc_input = "datac";

dffeas \mem~298 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_51),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~298_q ),
	.prn(vcc));
defparam \mem~298 .is_wysiwyg = "true";
defparam \mem~298 .power_up = "low";

dffeas \mem~170 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_51),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~170_q ),
	.prn(vcc));
defparam \mem~170 .is_wysiwyg = "true";
defparam \mem~170 .power_up = "low";

dffeas \mem~42 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_51),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~42_q ),
	.prn(vcc));
defparam \mem~42 .is_wysiwyg = "true";
defparam \mem~42 .power_up = "low";

cycloneive_lcell_comb \mem~1411 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~170_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~42_q ),
	.cin(gnd),
	.combout(\mem~1411_combout ),
	.cout());
defparam \mem~1411 .lut_mask = 16'hE5E0;
defparam \mem~1411 .sum_lutc_input = "datac";

dffeas \mem~426 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_51),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~426_q ),
	.prn(vcc));
defparam \mem~426 .is_wysiwyg = "true";
defparam \mem~426 .power_up = "low";

cycloneive_lcell_comb \mem~1412 (
	.dataa(\mem~298_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1411_combout ),
	.datad(\mem~426_q ),
	.cin(gnd),
	.combout(\mem~1412_combout ),
	.cout());
defparam \mem~1412 .lut_mask = 16'hF838;
defparam \mem~1412 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1413 (
	.dataa(\mem~1410_combout ),
	.datab(\mem~1412_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1413_combout ),
	.cout());
defparam \mem~1413 .lut_mask = 16'hAACC;
defparam \mem~1413 .sum_lutc_input = "datac";

dffeas \internal_out_payload[44] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1413_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[44]~q ),
	.prn(vcc));
defparam \internal_out_payload[44] .is_wysiwyg = "true";
defparam \internal_out_payload[44] .power_up = "low";

dffeas \mem~683 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_52),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~683_q ),
	.prn(vcc));
defparam \mem~683 .is_wysiwyg = "true";
defparam \mem~683 .power_up = "low";

dffeas \mem~811 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_52),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~811_q ),
	.prn(vcc));
defparam \mem~811 .is_wysiwyg = "true";
defparam \mem~811 .power_up = "low";

dffeas \mem~555 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_52),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~555_q ),
	.prn(vcc));
defparam \mem~555 .is_wysiwyg = "true";
defparam \mem~555 .power_up = "low";

cycloneive_lcell_comb \mem~1414 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~811_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~555_q ),
	.cin(gnd),
	.combout(\mem~1414_combout ),
	.cout());
defparam \mem~1414 .lut_mask = 16'hE5E0;
defparam \mem~1414 .sum_lutc_input = "datac";

dffeas \mem~939 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_52),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~939_q ),
	.prn(vcc));
defparam \mem~939 .is_wysiwyg = "true";
defparam \mem~939 .power_up = "low";

cycloneive_lcell_comb \mem~1415 (
	.dataa(\mem~683_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1414_combout ),
	.datad(\mem~939_q ),
	.cin(gnd),
	.combout(\mem~1415_combout ),
	.cout());
defparam \mem~1415 .lut_mask = 16'hF838;
defparam \mem~1415 .sum_lutc_input = "datac";

dffeas \mem~299 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_52),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~299_q ),
	.prn(vcc));
defparam \mem~299 .is_wysiwyg = "true";
defparam \mem~299 .power_up = "low";

dffeas \mem~171 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_52),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~171_q ),
	.prn(vcc));
defparam \mem~171 .is_wysiwyg = "true";
defparam \mem~171 .power_up = "low";

dffeas \mem~43 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_52),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~43_q ),
	.prn(vcc));
defparam \mem~43 .is_wysiwyg = "true";
defparam \mem~43 .power_up = "low";

cycloneive_lcell_comb \mem~1416 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~171_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~43_q ),
	.cin(gnd),
	.combout(\mem~1416_combout ),
	.cout());
defparam \mem~1416 .lut_mask = 16'hE5E0;
defparam \mem~1416 .sum_lutc_input = "datac";

dffeas \mem~427 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_52),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~427_q ),
	.prn(vcc));
defparam \mem~427 .is_wysiwyg = "true";
defparam \mem~427 .power_up = "low";

cycloneive_lcell_comb \mem~1417 (
	.dataa(\mem~299_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1416_combout ),
	.datad(\mem~427_q ),
	.cin(gnd),
	.combout(\mem~1417_combout ),
	.cout());
defparam \mem~1417 .lut_mask = 16'hF838;
defparam \mem~1417 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1418 (
	.dataa(\mem~1415_combout ),
	.datab(\mem~1417_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1418_combout ),
	.cout());
defparam \mem~1418 .lut_mask = 16'hAACC;
defparam \mem~1418 .sum_lutc_input = "datac";

dffeas \internal_out_payload[45] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1418_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[45]~q ),
	.prn(vcc));
defparam \internal_out_payload[45] .is_wysiwyg = "true";
defparam \internal_out_payload[45] .power_up = "low";

dffeas \mem~684 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_531),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~684_q ),
	.prn(vcc));
defparam \mem~684 .is_wysiwyg = "true";
defparam \mem~684 .power_up = "low";

dffeas \mem~812 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_531),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~812_q ),
	.prn(vcc));
defparam \mem~812 .is_wysiwyg = "true";
defparam \mem~812 .power_up = "low";

dffeas \mem~556 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_531),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~556_q ),
	.prn(vcc));
defparam \mem~556 .is_wysiwyg = "true";
defparam \mem~556 .power_up = "low";

cycloneive_lcell_comb \mem~1419 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~812_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~556_q ),
	.cin(gnd),
	.combout(\mem~1419_combout ),
	.cout());
defparam \mem~1419 .lut_mask = 16'hE5E0;
defparam \mem~1419 .sum_lutc_input = "datac";

dffeas \mem~940 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_531),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~940_q ),
	.prn(vcc));
defparam \mem~940 .is_wysiwyg = "true";
defparam \mem~940 .power_up = "low";

cycloneive_lcell_comb \mem~1420 (
	.dataa(\mem~684_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1419_combout ),
	.datad(\mem~940_q ),
	.cin(gnd),
	.combout(\mem~1420_combout ),
	.cout());
defparam \mem~1420 .lut_mask = 16'hF838;
defparam \mem~1420 .sum_lutc_input = "datac";

dffeas \mem~300 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_531),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~300_q ),
	.prn(vcc));
defparam \mem~300 .is_wysiwyg = "true";
defparam \mem~300 .power_up = "low";

dffeas \mem~172 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_531),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~172_q ),
	.prn(vcc));
defparam \mem~172 .is_wysiwyg = "true";
defparam \mem~172 .power_up = "low";

dffeas \mem~44 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_531),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~44_q ),
	.prn(vcc));
defparam \mem~44 .is_wysiwyg = "true";
defparam \mem~44 .power_up = "low";

cycloneive_lcell_comb \mem~1421 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~172_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~44_q ),
	.cin(gnd),
	.combout(\mem~1421_combout ),
	.cout());
defparam \mem~1421 .lut_mask = 16'hE5E0;
defparam \mem~1421 .sum_lutc_input = "datac";

dffeas \mem~428 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_531),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~428_q ),
	.prn(vcc));
defparam \mem~428 .is_wysiwyg = "true";
defparam \mem~428 .power_up = "low";

cycloneive_lcell_comb \mem~1422 (
	.dataa(\mem~300_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1421_combout ),
	.datad(\mem~428_q ),
	.cin(gnd),
	.combout(\mem~1422_combout ),
	.cout());
defparam \mem~1422 .lut_mask = 16'hF838;
defparam \mem~1422 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1423 (
	.dataa(\mem~1420_combout ),
	.datab(\mem~1422_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1423_combout ),
	.cout());
defparam \mem~1423 .lut_mask = 16'hAACC;
defparam \mem~1423 .sum_lutc_input = "datac";

dffeas \internal_out_payload[46] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1423_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[46]~q ),
	.prn(vcc));
defparam \internal_out_payload[46] .is_wysiwyg = "true";
defparam \internal_out_payload[46] .power_up = "low";

dffeas \mem~685 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_541),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~685_q ),
	.prn(vcc));
defparam \mem~685 .is_wysiwyg = "true";
defparam \mem~685 .power_up = "low";

dffeas \mem~813 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_541),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~813_q ),
	.prn(vcc));
defparam \mem~813 .is_wysiwyg = "true";
defparam \mem~813 .power_up = "low";

dffeas \mem~557 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_541),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~557_q ),
	.prn(vcc));
defparam \mem~557 .is_wysiwyg = "true";
defparam \mem~557 .power_up = "low";

cycloneive_lcell_comb \mem~1424 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~813_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~557_q ),
	.cin(gnd),
	.combout(\mem~1424_combout ),
	.cout());
defparam \mem~1424 .lut_mask = 16'hE5E0;
defparam \mem~1424 .sum_lutc_input = "datac";

dffeas \mem~941 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_541),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~941_q ),
	.prn(vcc));
defparam \mem~941 .is_wysiwyg = "true";
defparam \mem~941 .power_up = "low";

cycloneive_lcell_comb \mem~1425 (
	.dataa(\mem~685_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1424_combout ),
	.datad(\mem~941_q ),
	.cin(gnd),
	.combout(\mem~1425_combout ),
	.cout());
defparam \mem~1425 .lut_mask = 16'hF838;
defparam \mem~1425 .sum_lutc_input = "datac";

dffeas \mem~301 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_541),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~301_q ),
	.prn(vcc));
defparam \mem~301 .is_wysiwyg = "true";
defparam \mem~301 .power_up = "low";

dffeas \mem~173 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_541),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~173_q ),
	.prn(vcc));
defparam \mem~173 .is_wysiwyg = "true";
defparam \mem~173 .power_up = "low";

dffeas \mem~45 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_541),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~45_q ),
	.prn(vcc));
defparam \mem~45 .is_wysiwyg = "true";
defparam \mem~45 .power_up = "low";

cycloneive_lcell_comb \mem~1426 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~173_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~45_q ),
	.cin(gnd),
	.combout(\mem~1426_combout ),
	.cout());
defparam \mem~1426 .lut_mask = 16'hE5E0;
defparam \mem~1426 .sum_lutc_input = "datac";

dffeas \mem~429 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_541),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~429_q ),
	.prn(vcc));
defparam \mem~429 .is_wysiwyg = "true";
defparam \mem~429 .power_up = "low";

cycloneive_lcell_comb \mem~1427 (
	.dataa(\mem~301_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1426_combout ),
	.datad(\mem~429_q ),
	.cin(gnd),
	.combout(\mem~1427_combout ),
	.cout());
defparam \mem~1427 .lut_mask = 16'hF838;
defparam \mem~1427 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1428 (
	.dataa(\mem~1425_combout ),
	.datab(\mem~1427_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1428_combout ),
	.cout());
defparam \mem~1428 .lut_mask = 16'hAACC;
defparam \mem~1428 .sum_lutc_input = "datac";

dffeas \internal_out_payload[47] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1428_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[47]~q ),
	.prn(vcc));
defparam \internal_out_payload[47] .is_wysiwyg = "true";
defparam \internal_out_payload[47] .power_up = "low";

dffeas \mem~686 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_55),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~686_q ),
	.prn(vcc));
defparam \mem~686 .is_wysiwyg = "true";
defparam \mem~686 .power_up = "low";

dffeas \mem~814 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_55),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~814_q ),
	.prn(vcc));
defparam \mem~814 .is_wysiwyg = "true";
defparam \mem~814 .power_up = "low";

dffeas \mem~558 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_55),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~558_q ),
	.prn(vcc));
defparam \mem~558 .is_wysiwyg = "true";
defparam \mem~558 .power_up = "low";

cycloneive_lcell_comb \mem~1429 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~814_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~558_q ),
	.cin(gnd),
	.combout(\mem~1429_combout ),
	.cout());
defparam \mem~1429 .lut_mask = 16'hE5E0;
defparam \mem~1429 .sum_lutc_input = "datac";

dffeas \mem~942 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_55),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~942_q ),
	.prn(vcc));
defparam \mem~942 .is_wysiwyg = "true";
defparam \mem~942 .power_up = "low";

cycloneive_lcell_comb \mem~1430 (
	.dataa(\mem~686_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1429_combout ),
	.datad(\mem~942_q ),
	.cin(gnd),
	.combout(\mem~1430_combout ),
	.cout());
defparam \mem~1430 .lut_mask = 16'hF838;
defparam \mem~1430 .sum_lutc_input = "datac";

dffeas \mem~302 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_55),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~302_q ),
	.prn(vcc));
defparam \mem~302 .is_wysiwyg = "true";
defparam \mem~302 .power_up = "low";

dffeas \mem~174 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_55),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~174_q ),
	.prn(vcc));
defparam \mem~174 .is_wysiwyg = "true";
defparam \mem~174 .power_up = "low";

dffeas \mem~46 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_55),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~46_q ),
	.prn(vcc));
defparam \mem~46 .is_wysiwyg = "true";
defparam \mem~46 .power_up = "low";

cycloneive_lcell_comb \mem~1431 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~174_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~46_q ),
	.cin(gnd),
	.combout(\mem~1431_combout ),
	.cout());
defparam \mem~1431 .lut_mask = 16'hE5E0;
defparam \mem~1431 .sum_lutc_input = "datac";

dffeas \mem~430 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_55),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~430_q ),
	.prn(vcc));
defparam \mem~430 .is_wysiwyg = "true";
defparam \mem~430 .power_up = "low";

cycloneive_lcell_comb \mem~1432 (
	.dataa(\mem~302_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1431_combout ),
	.datad(\mem~430_q ),
	.cin(gnd),
	.combout(\mem~1432_combout ),
	.cout());
defparam \mem~1432 .lut_mask = 16'hF838;
defparam \mem~1432 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1433 (
	.dataa(\mem~1430_combout ),
	.datab(\mem~1432_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1433_combout ),
	.cout());
defparam \mem~1433 .lut_mask = 16'hAACC;
defparam \mem~1433 .sum_lutc_input = "datac";

dffeas \internal_out_payload[48] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1433_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[48]~q ),
	.prn(vcc));
defparam \internal_out_payload[48] .is_wysiwyg = "true";
defparam \internal_out_payload[48] .power_up = "low";

dffeas \mem~687 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_56),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~687_q ),
	.prn(vcc));
defparam \mem~687 .is_wysiwyg = "true";
defparam \mem~687 .power_up = "low";

dffeas \mem~815 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_56),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~815_q ),
	.prn(vcc));
defparam \mem~815 .is_wysiwyg = "true";
defparam \mem~815 .power_up = "low";

dffeas \mem~559 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_56),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~559_q ),
	.prn(vcc));
defparam \mem~559 .is_wysiwyg = "true";
defparam \mem~559 .power_up = "low";

cycloneive_lcell_comb \mem~1434 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~815_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~559_q ),
	.cin(gnd),
	.combout(\mem~1434_combout ),
	.cout());
defparam \mem~1434 .lut_mask = 16'hE5E0;
defparam \mem~1434 .sum_lutc_input = "datac";

dffeas \mem~943 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_56),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~943_q ),
	.prn(vcc));
defparam \mem~943 .is_wysiwyg = "true";
defparam \mem~943 .power_up = "low";

cycloneive_lcell_comb \mem~1435 (
	.dataa(\mem~687_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1434_combout ),
	.datad(\mem~943_q ),
	.cin(gnd),
	.combout(\mem~1435_combout ),
	.cout());
defparam \mem~1435 .lut_mask = 16'hF838;
defparam \mem~1435 .sum_lutc_input = "datac";

dffeas \mem~303 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_56),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~303_q ),
	.prn(vcc));
defparam \mem~303 .is_wysiwyg = "true";
defparam \mem~303 .power_up = "low";

dffeas \mem~175 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_56),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~175_q ),
	.prn(vcc));
defparam \mem~175 .is_wysiwyg = "true";
defparam \mem~175 .power_up = "low";

dffeas \mem~47 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_56),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~47_q ),
	.prn(vcc));
defparam \mem~47 .is_wysiwyg = "true";
defparam \mem~47 .power_up = "low";

cycloneive_lcell_comb \mem~1436 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~175_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~47_q ),
	.cin(gnd),
	.combout(\mem~1436_combout ),
	.cout());
defparam \mem~1436 .lut_mask = 16'hE5E0;
defparam \mem~1436 .sum_lutc_input = "datac";

dffeas \mem~431 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_56),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~431_q ),
	.prn(vcc));
defparam \mem~431 .is_wysiwyg = "true";
defparam \mem~431 .power_up = "low";

cycloneive_lcell_comb \mem~1437 (
	.dataa(\mem~303_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1436_combout ),
	.datad(\mem~431_q ),
	.cin(gnd),
	.combout(\mem~1437_combout ),
	.cout());
defparam \mem~1437 .lut_mask = 16'hF838;
defparam \mem~1437 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1438 (
	.dataa(\mem~1435_combout ),
	.datab(\mem~1437_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1438_combout ),
	.cout());
defparam \mem~1438 .lut_mask = 16'hAACC;
defparam \mem~1438 .sum_lutc_input = "datac";

dffeas \internal_out_payload[49] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1438_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[49]~q ),
	.prn(vcc));
defparam \internal_out_payload[49] .is_wysiwyg = "true";
defparam \internal_out_payload[49] .power_up = "low";

dffeas \mem~688 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_57),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~688_q ),
	.prn(vcc));
defparam \mem~688 .is_wysiwyg = "true";
defparam \mem~688 .power_up = "low";

dffeas \mem~816 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_57),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~816_q ),
	.prn(vcc));
defparam \mem~816 .is_wysiwyg = "true";
defparam \mem~816 .power_up = "low";

dffeas \mem~560 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_57),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~560_q ),
	.prn(vcc));
defparam \mem~560 .is_wysiwyg = "true";
defparam \mem~560 .power_up = "low";

cycloneive_lcell_comb \mem~1439 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~816_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~560_q ),
	.cin(gnd),
	.combout(\mem~1439_combout ),
	.cout());
defparam \mem~1439 .lut_mask = 16'hE5E0;
defparam \mem~1439 .sum_lutc_input = "datac";

dffeas \mem~944 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_57),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~944_q ),
	.prn(vcc));
defparam \mem~944 .is_wysiwyg = "true";
defparam \mem~944 .power_up = "low";

cycloneive_lcell_comb \mem~1440 (
	.dataa(\mem~688_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1439_combout ),
	.datad(\mem~944_q ),
	.cin(gnd),
	.combout(\mem~1440_combout ),
	.cout());
defparam \mem~1440 .lut_mask = 16'hF838;
defparam \mem~1440 .sum_lutc_input = "datac";

dffeas \mem~304 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_57),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~304_q ),
	.prn(vcc));
defparam \mem~304 .is_wysiwyg = "true";
defparam \mem~304 .power_up = "low";

dffeas \mem~176 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_57),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~176_q ),
	.prn(vcc));
defparam \mem~176 .is_wysiwyg = "true";
defparam \mem~176 .power_up = "low";

dffeas \mem~48 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_57),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~48_q ),
	.prn(vcc));
defparam \mem~48 .is_wysiwyg = "true";
defparam \mem~48 .power_up = "low";

cycloneive_lcell_comb \mem~1441 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~176_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~48_q ),
	.cin(gnd),
	.combout(\mem~1441_combout ),
	.cout());
defparam \mem~1441 .lut_mask = 16'hE5E0;
defparam \mem~1441 .sum_lutc_input = "datac";

dffeas \mem~432 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_57),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~432_q ),
	.prn(vcc));
defparam \mem~432 .is_wysiwyg = "true";
defparam \mem~432 .power_up = "low";

cycloneive_lcell_comb \mem~1442 (
	.dataa(\mem~304_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1441_combout ),
	.datad(\mem~432_q ),
	.cin(gnd),
	.combout(\mem~1442_combout ),
	.cout());
defparam \mem~1442 .lut_mask = 16'hF838;
defparam \mem~1442 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1443 (
	.dataa(\mem~1440_combout ),
	.datab(\mem~1442_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1443_combout ),
	.cout());
defparam \mem~1443 .lut_mask = 16'hAACC;
defparam \mem~1443 .sum_lutc_input = "datac";

dffeas \internal_out_payload[50] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1443_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[50]~q ),
	.prn(vcc));
defparam \internal_out_payload[50] .is_wysiwyg = "true";
defparam \internal_out_payload[50] .power_up = "low";

dffeas \mem~689 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_58),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~689_q ),
	.prn(vcc));
defparam \mem~689 .is_wysiwyg = "true";
defparam \mem~689 .power_up = "low";

dffeas \mem~817 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_58),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~817_q ),
	.prn(vcc));
defparam \mem~817 .is_wysiwyg = "true";
defparam \mem~817 .power_up = "low";

dffeas \mem~561 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_58),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~561_q ),
	.prn(vcc));
defparam \mem~561 .is_wysiwyg = "true";
defparam \mem~561 .power_up = "low";

cycloneive_lcell_comb \mem~1444 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~817_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~561_q ),
	.cin(gnd),
	.combout(\mem~1444_combout ),
	.cout());
defparam \mem~1444 .lut_mask = 16'hE5E0;
defparam \mem~1444 .sum_lutc_input = "datac";

dffeas \mem~945 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_58),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~945_q ),
	.prn(vcc));
defparam \mem~945 .is_wysiwyg = "true";
defparam \mem~945 .power_up = "low";

cycloneive_lcell_comb \mem~1445 (
	.dataa(\mem~689_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1444_combout ),
	.datad(\mem~945_q ),
	.cin(gnd),
	.combout(\mem~1445_combout ),
	.cout());
defparam \mem~1445 .lut_mask = 16'hF838;
defparam \mem~1445 .sum_lutc_input = "datac";

dffeas \mem~305 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_58),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~305_q ),
	.prn(vcc));
defparam \mem~305 .is_wysiwyg = "true";
defparam \mem~305 .power_up = "low";

dffeas \mem~177 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_58),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~177_q ),
	.prn(vcc));
defparam \mem~177 .is_wysiwyg = "true";
defparam \mem~177 .power_up = "low";

dffeas \mem~49 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_58),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~49_q ),
	.prn(vcc));
defparam \mem~49 .is_wysiwyg = "true";
defparam \mem~49 .power_up = "low";

cycloneive_lcell_comb \mem~1446 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~177_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~49_q ),
	.cin(gnd),
	.combout(\mem~1446_combout ),
	.cout());
defparam \mem~1446 .lut_mask = 16'hE5E0;
defparam \mem~1446 .sum_lutc_input = "datac";

dffeas \mem~433 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_58),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~433_q ),
	.prn(vcc));
defparam \mem~433 .is_wysiwyg = "true";
defparam \mem~433 .power_up = "low";

cycloneive_lcell_comb \mem~1447 (
	.dataa(\mem~305_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1446_combout ),
	.datad(\mem~433_q ),
	.cin(gnd),
	.combout(\mem~1447_combout ),
	.cout());
defparam \mem~1447 .lut_mask = 16'hF838;
defparam \mem~1447 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1448 (
	.dataa(\mem~1445_combout ),
	.datab(\mem~1447_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1448_combout ),
	.cout());
defparam \mem~1448 .lut_mask = 16'hAACC;
defparam \mem~1448 .sum_lutc_input = "datac";

dffeas \internal_out_payload[51] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1448_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[51]~q ),
	.prn(vcc));
defparam \internal_out_payload[51] .is_wysiwyg = "true";
defparam \internal_out_payload[51] .power_up = "low";

dffeas \mem~690 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_59),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~690_q ),
	.prn(vcc));
defparam \mem~690 .is_wysiwyg = "true";
defparam \mem~690 .power_up = "low";

dffeas \mem~818 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_59),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~818_q ),
	.prn(vcc));
defparam \mem~818 .is_wysiwyg = "true";
defparam \mem~818 .power_up = "low";

dffeas \mem~562 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_59),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~562_q ),
	.prn(vcc));
defparam \mem~562 .is_wysiwyg = "true";
defparam \mem~562 .power_up = "low";

cycloneive_lcell_comb \mem~1449 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~818_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~562_q ),
	.cin(gnd),
	.combout(\mem~1449_combout ),
	.cout());
defparam \mem~1449 .lut_mask = 16'hE5E0;
defparam \mem~1449 .sum_lutc_input = "datac";

dffeas \mem~946 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_59),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~946_q ),
	.prn(vcc));
defparam \mem~946 .is_wysiwyg = "true";
defparam \mem~946 .power_up = "low";

cycloneive_lcell_comb \mem~1450 (
	.dataa(\mem~690_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1449_combout ),
	.datad(\mem~946_q ),
	.cin(gnd),
	.combout(\mem~1450_combout ),
	.cout());
defparam \mem~1450 .lut_mask = 16'hF838;
defparam \mem~1450 .sum_lutc_input = "datac";

dffeas \mem~306 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_59),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~306_q ),
	.prn(vcc));
defparam \mem~306 .is_wysiwyg = "true";
defparam \mem~306 .power_up = "low";

dffeas \mem~178 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_59),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~178_q ),
	.prn(vcc));
defparam \mem~178 .is_wysiwyg = "true";
defparam \mem~178 .power_up = "low";

dffeas \mem~50 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_59),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~50_q ),
	.prn(vcc));
defparam \mem~50 .is_wysiwyg = "true";
defparam \mem~50 .power_up = "low";

cycloneive_lcell_comb \mem~1451 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~178_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~50_q ),
	.cin(gnd),
	.combout(\mem~1451_combout ),
	.cout());
defparam \mem~1451 .lut_mask = 16'hE5E0;
defparam \mem~1451 .sum_lutc_input = "datac";

dffeas \mem~434 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_59),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~434_q ),
	.prn(vcc));
defparam \mem~434 .is_wysiwyg = "true";
defparam \mem~434 .power_up = "low";

cycloneive_lcell_comb \mem~1452 (
	.dataa(\mem~306_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1451_combout ),
	.datad(\mem~434_q ),
	.cin(gnd),
	.combout(\mem~1452_combout ),
	.cout());
defparam \mem~1452 .lut_mask = 16'hF838;
defparam \mem~1452 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1453 (
	.dataa(\mem~1450_combout ),
	.datab(\mem~1452_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1453_combout ),
	.cout());
defparam \mem~1453 .lut_mask = 16'hAACC;
defparam \mem~1453 .sum_lutc_input = "datac";

dffeas \internal_out_payload[52] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1453_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[52]~q ),
	.prn(vcc));
defparam \internal_out_payload[52] .is_wysiwyg = "true";
defparam \internal_out_payload[52] .power_up = "low";

dffeas \mem~691 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_60),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~691_q ),
	.prn(vcc));
defparam \mem~691 .is_wysiwyg = "true";
defparam \mem~691 .power_up = "low";

dffeas \mem~819 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_60),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~819_q ),
	.prn(vcc));
defparam \mem~819 .is_wysiwyg = "true";
defparam \mem~819 .power_up = "low";

dffeas \mem~563 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_60),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~563_q ),
	.prn(vcc));
defparam \mem~563 .is_wysiwyg = "true";
defparam \mem~563 .power_up = "low";

cycloneive_lcell_comb \mem~1454 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~819_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~563_q ),
	.cin(gnd),
	.combout(\mem~1454_combout ),
	.cout());
defparam \mem~1454 .lut_mask = 16'hE5E0;
defparam \mem~1454 .sum_lutc_input = "datac";

dffeas \mem~947 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_60),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~947_q ),
	.prn(vcc));
defparam \mem~947 .is_wysiwyg = "true";
defparam \mem~947 .power_up = "low";

cycloneive_lcell_comb \mem~1455 (
	.dataa(\mem~691_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1454_combout ),
	.datad(\mem~947_q ),
	.cin(gnd),
	.combout(\mem~1455_combout ),
	.cout());
defparam \mem~1455 .lut_mask = 16'hF838;
defparam \mem~1455 .sum_lutc_input = "datac";

dffeas \mem~307 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_60),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~307_q ),
	.prn(vcc));
defparam \mem~307 .is_wysiwyg = "true";
defparam \mem~307 .power_up = "low";

dffeas \mem~179 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_60),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~179_q ),
	.prn(vcc));
defparam \mem~179 .is_wysiwyg = "true";
defparam \mem~179 .power_up = "low";

dffeas \mem~51 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_60),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~51_q ),
	.prn(vcc));
defparam \mem~51 .is_wysiwyg = "true";
defparam \mem~51 .power_up = "low";

cycloneive_lcell_comb \mem~1456 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~179_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~51_q ),
	.cin(gnd),
	.combout(\mem~1456_combout ),
	.cout());
defparam \mem~1456 .lut_mask = 16'hE5E0;
defparam \mem~1456 .sum_lutc_input = "datac";

dffeas \mem~435 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_60),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~435_q ),
	.prn(vcc));
defparam \mem~435 .is_wysiwyg = "true";
defparam \mem~435 .power_up = "low";

cycloneive_lcell_comb \mem~1457 (
	.dataa(\mem~307_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1456_combout ),
	.datad(\mem~435_q ),
	.cin(gnd),
	.combout(\mem~1457_combout ),
	.cout());
defparam \mem~1457 .lut_mask = 16'hF838;
defparam \mem~1457 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1458 (
	.dataa(\mem~1455_combout ),
	.datab(\mem~1457_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1458_combout ),
	.cout());
defparam \mem~1458 .lut_mask = 16'hAACC;
defparam \mem~1458 .sum_lutc_input = "datac";

dffeas \internal_out_payload[53] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1458_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[53]~q ),
	.prn(vcc));
defparam \internal_out_payload[53] .is_wysiwyg = "true";
defparam \internal_out_payload[53] .power_up = "low";

dffeas \mem~692 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_61),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~692_q ),
	.prn(vcc));
defparam \mem~692 .is_wysiwyg = "true";
defparam \mem~692 .power_up = "low";

dffeas \mem~820 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_61),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~820_q ),
	.prn(vcc));
defparam \mem~820 .is_wysiwyg = "true";
defparam \mem~820 .power_up = "low";

dffeas \mem~564 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_61),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~564_q ),
	.prn(vcc));
defparam \mem~564 .is_wysiwyg = "true";
defparam \mem~564 .power_up = "low";

cycloneive_lcell_comb \mem~1459 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~820_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~564_q ),
	.cin(gnd),
	.combout(\mem~1459_combout ),
	.cout());
defparam \mem~1459 .lut_mask = 16'hE5E0;
defparam \mem~1459 .sum_lutc_input = "datac";

dffeas \mem~948 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_61),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~948_q ),
	.prn(vcc));
defparam \mem~948 .is_wysiwyg = "true";
defparam \mem~948 .power_up = "low";

cycloneive_lcell_comb \mem~1460 (
	.dataa(\mem~692_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1459_combout ),
	.datad(\mem~948_q ),
	.cin(gnd),
	.combout(\mem~1460_combout ),
	.cout());
defparam \mem~1460 .lut_mask = 16'hF838;
defparam \mem~1460 .sum_lutc_input = "datac";

dffeas \mem~308 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_61),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~308_q ),
	.prn(vcc));
defparam \mem~308 .is_wysiwyg = "true";
defparam \mem~308 .power_up = "low";

dffeas \mem~180 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_61),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~180_q ),
	.prn(vcc));
defparam \mem~180 .is_wysiwyg = "true";
defparam \mem~180 .power_up = "low";

dffeas \mem~52 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_61),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~52_q ),
	.prn(vcc));
defparam \mem~52 .is_wysiwyg = "true";
defparam \mem~52 .power_up = "low";

cycloneive_lcell_comb \mem~1461 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~180_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~52_q ),
	.cin(gnd),
	.combout(\mem~1461_combout ),
	.cout());
defparam \mem~1461 .lut_mask = 16'hE5E0;
defparam \mem~1461 .sum_lutc_input = "datac";

dffeas \mem~436 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_61),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~436_q ),
	.prn(vcc));
defparam \mem~436 .is_wysiwyg = "true";
defparam \mem~436 .power_up = "low";

cycloneive_lcell_comb \mem~1462 (
	.dataa(\mem~308_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1461_combout ),
	.datad(\mem~436_q ),
	.cin(gnd),
	.combout(\mem~1462_combout ),
	.cout());
defparam \mem~1462 .lut_mask = 16'hF838;
defparam \mem~1462 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1463 (
	.dataa(\mem~1460_combout ),
	.datab(\mem~1462_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1463_combout ),
	.cout());
defparam \mem~1463 .lut_mask = 16'hAACC;
defparam \mem~1463 .sum_lutc_input = "datac";

dffeas \internal_out_payload[54] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1463_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[54]~q ),
	.prn(vcc));
defparam \internal_out_payload[54] .is_wysiwyg = "true";
defparam \internal_out_payload[54] .power_up = "low";

dffeas \mem~693 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_62),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~693_q ),
	.prn(vcc));
defparam \mem~693 .is_wysiwyg = "true";
defparam \mem~693 .power_up = "low";

dffeas \mem~821 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_62),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~821_q ),
	.prn(vcc));
defparam \mem~821 .is_wysiwyg = "true";
defparam \mem~821 .power_up = "low";

dffeas \mem~565 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_62),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~565_q ),
	.prn(vcc));
defparam \mem~565 .is_wysiwyg = "true";
defparam \mem~565 .power_up = "low";

cycloneive_lcell_comb \mem~1464 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~821_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~565_q ),
	.cin(gnd),
	.combout(\mem~1464_combout ),
	.cout());
defparam \mem~1464 .lut_mask = 16'hE5E0;
defparam \mem~1464 .sum_lutc_input = "datac";

dffeas \mem~949 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_62),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~949_q ),
	.prn(vcc));
defparam \mem~949 .is_wysiwyg = "true";
defparam \mem~949 .power_up = "low";

cycloneive_lcell_comb \mem~1465 (
	.dataa(\mem~693_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1464_combout ),
	.datad(\mem~949_q ),
	.cin(gnd),
	.combout(\mem~1465_combout ),
	.cout());
defparam \mem~1465 .lut_mask = 16'hF838;
defparam \mem~1465 .sum_lutc_input = "datac";

dffeas \mem~309 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_62),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~309_q ),
	.prn(vcc));
defparam \mem~309 .is_wysiwyg = "true";
defparam \mem~309 .power_up = "low";

dffeas \mem~181 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_62),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~181_q ),
	.prn(vcc));
defparam \mem~181 .is_wysiwyg = "true";
defparam \mem~181 .power_up = "low";

dffeas \mem~53 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_62),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~53_q ),
	.prn(vcc));
defparam \mem~53 .is_wysiwyg = "true";
defparam \mem~53 .power_up = "low";

cycloneive_lcell_comb \mem~1466 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~181_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~53_q ),
	.cin(gnd),
	.combout(\mem~1466_combout ),
	.cout());
defparam \mem~1466 .lut_mask = 16'hE5E0;
defparam \mem~1466 .sum_lutc_input = "datac";

dffeas \mem~437 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_62),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~437_q ),
	.prn(vcc));
defparam \mem~437 .is_wysiwyg = "true";
defparam \mem~437 .power_up = "low";

cycloneive_lcell_comb \mem~1467 (
	.dataa(\mem~309_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1466_combout ),
	.datad(\mem~437_q ),
	.cin(gnd),
	.combout(\mem~1467_combout ),
	.cout());
defparam \mem~1467 .lut_mask = 16'hF838;
defparam \mem~1467 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1468 (
	.dataa(\mem~1465_combout ),
	.datab(\mem~1467_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1468_combout ),
	.cout());
defparam \mem~1468 .lut_mask = 16'hAACC;
defparam \mem~1468 .sum_lutc_input = "datac";

dffeas \internal_out_payload[55] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1468_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[55]~q ),
	.prn(vcc));
defparam \internal_out_payload[55] .is_wysiwyg = "true";
defparam \internal_out_payload[55] .power_up = "low";

dffeas \mem~694 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_63),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~694_q ),
	.prn(vcc));
defparam \mem~694 .is_wysiwyg = "true";
defparam \mem~694 .power_up = "low";

dffeas \mem~822 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_63),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~822_q ),
	.prn(vcc));
defparam \mem~822 .is_wysiwyg = "true";
defparam \mem~822 .power_up = "low";

dffeas \mem~566 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_63),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~566_q ),
	.prn(vcc));
defparam \mem~566 .is_wysiwyg = "true";
defparam \mem~566 .power_up = "low";

cycloneive_lcell_comb \mem~1469 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~822_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~566_q ),
	.cin(gnd),
	.combout(\mem~1469_combout ),
	.cout());
defparam \mem~1469 .lut_mask = 16'hE5E0;
defparam \mem~1469 .sum_lutc_input = "datac";

dffeas \mem~950 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_63),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~950_q ),
	.prn(vcc));
defparam \mem~950 .is_wysiwyg = "true";
defparam \mem~950 .power_up = "low";

cycloneive_lcell_comb \mem~1470 (
	.dataa(\mem~694_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1469_combout ),
	.datad(\mem~950_q ),
	.cin(gnd),
	.combout(\mem~1470_combout ),
	.cout());
defparam \mem~1470 .lut_mask = 16'hF838;
defparam \mem~1470 .sum_lutc_input = "datac";

dffeas \mem~310 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_63),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~310_q ),
	.prn(vcc));
defparam \mem~310 .is_wysiwyg = "true";
defparam \mem~310 .power_up = "low";

dffeas \mem~182 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_63),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~182_q ),
	.prn(vcc));
defparam \mem~182 .is_wysiwyg = "true";
defparam \mem~182 .power_up = "low";

dffeas \mem~54 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_63),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~54_q ),
	.prn(vcc));
defparam \mem~54 .is_wysiwyg = "true";
defparam \mem~54 .power_up = "low";

cycloneive_lcell_comb \mem~1471 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~182_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~54_q ),
	.cin(gnd),
	.combout(\mem~1471_combout ),
	.cout());
defparam \mem~1471 .lut_mask = 16'hE5E0;
defparam \mem~1471 .sum_lutc_input = "datac";

dffeas \mem~438 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_63),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~438_q ),
	.prn(vcc));
defparam \mem~438 .is_wysiwyg = "true";
defparam \mem~438 .power_up = "low";

cycloneive_lcell_comb \mem~1472 (
	.dataa(\mem~310_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1471_combout ),
	.datad(\mem~438_q ),
	.cin(gnd),
	.combout(\mem~1472_combout ),
	.cout());
defparam \mem~1472 .lut_mask = 16'hF838;
defparam \mem~1472 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1473 (
	.dataa(\mem~1470_combout ),
	.datab(\mem~1472_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1473_combout ),
	.cout());
defparam \mem~1473 .lut_mask = 16'hAACC;
defparam \mem~1473 .sum_lutc_input = "datac";

dffeas \internal_out_payload[56] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1473_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[56]~q ),
	.prn(vcc));
defparam \internal_out_payload[56] .is_wysiwyg = "true";
defparam \internal_out_payload[56] .power_up = "low";

dffeas \mem~695 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_64),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~695_q ),
	.prn(vcc));
defparam \mem~695 .is_wysiwyg = "true";
defparam \mem~695 .power_up = "low";

dffeas \mem~823 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_64),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~823_q ),
	.prn(vcc));
defparam \mem~823 .is_wysiwyg = "true";
defparam \mem~823 .power_up = "low";

dffeas \mem~567 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_64),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~567_q ),
	.prn(vcc));
defparam \mem~567 .is_wysiwyg = "true";
defparam \mem~567 .power_up = "low";

cycloneive_lcell_comb \mem~1474 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~823_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~567_q ),
	.cin(gnd),
	.combout(\mem~1474_combout ),
	.cout());
defparam \mem~1474 .lut_mask = 16'hE5E0;
defparam \mem~1474 .sum_lutc_input = "datac";

dffeas \mem~951 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_64),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~951_q ),
	.prn(vcc));
defparam \mem~951 .is_wysiwyg = "true";
defparam \mem~951 .power_up = "low";

cycloneive_lcell_comb \mem~1475 (
	.dataa(\mem~695_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1474_combout ),
	.datad(\mem~951_q ),
	.cin(gnd),
	.combout(\mem~1475_combout ),
	.cout());
defparam \mem~1475 .lut_mask = 16'hF838;
defparam \mem~1475 .sum_lutc_input = "datac";

dffeas \mem~311 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_64),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~311_q ),
	.prn(vcc));
defparam \mem~311 .is_wysiwyg = "true";
defparam \mem~311 .power_up = "low";

dffeas \mem~183 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_64),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~183_q ),
	.prn(vcc));
defparam \mem~183 .is_wysiwyg = "true";
defparam \mem~183 .power_up = "low";

dffeas \mem~55 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_64),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~55_q ),
	.prn(vcc));
defparam \mem~55 .is_wysiwyg = "true";
defparam \mem~55 .power_up = "low";

cycloneive_lcell_comb \mem~1476 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~183_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~55_q ),
	.cin(gnd),
	.combout(\mem~1476_combout ),
	.cout());
defparam \mem~1476 .lut_mask = 16'hE5E0;
defparam \mem~1476 .sum_lutc_input = "datac";

dffeas \mem~439 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_64),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~439_q ),
	.prn(vcc));
defparam \mem~439 .is_wysiwyg = "true";
defparam \mem~439 .power_up = "low";

cycloneive_lcell_comb \mem~1477 (
	.dataa(\mem~311_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1476_combout ),
	.datad(\mem~439_q ),
	.cin(gnd),
	.combout(\mem~1477_combout ),
	.cout());
defparam \mem~1477 .lut_mask = 16'hF838;
defparam \mem~1477 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1478 (
	.dataa(\mem~1475_combout ),
	.datab(\mem~1477_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1478_combout ),
	.cout());
defparam \mem~1478 .lut_mask = 16'hAACC;
defparam \mem~1478 .sum_lutc_input = "datac";

dffeas \internal_out_payload[57] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1478_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[57]~q ),
	.prn(vcc));
defparam \internal_out_payload[57] .is_wysiwyg = "true";
defparam \internal_out_payload[57] .power_up = "low";

dffeas \mem~696 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_65),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~696_q ),
	.prn(vcc));
defparam \mem~696 .is_wysiwyg = "true";
defparam \mem~696 .power_up = "low";

dffeas \mem~824 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_65),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~824_q ),
	.prn(vcc));
defparam \mem~824 .is_wysiwyg = "true";
defparam \mem~824 .power_up = "low";

dffeas \mem~568 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_65),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~568_q ),
	.prn(vcc));
defparam \mem~568 .is_wysiwyg = "true";
defparam \mem~568 .power_up = "low";

cycloneive_lcell_comb \mem~1479 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~824_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~568_q ),
	.cin(gnd),
	.combout(\mem~1479_combout ),
	.cout());
defparam \mem~1479 .lut_mask = 16'hE5E0;
defparam \mem~1479 .sum_lutc_input = "datac";

dffeas \mem~952 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_65),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~952_q ),
	.prn(vcc));
defparam \mem~952 .is_wysiwyg = "true";
defparam \mem~952 .power_up = "low";

cycloneive_lcell_comb \mem~1480 (
	.dataa(\mem~696_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1479_combout ),
	.datad(\mem~952_q ),
	.cin(gnd),
	.combout(\mem~1480_combout ),
	.cout());
defparam \mem~1480 .lut_mask = 16'hF838;
defparam \mem~1480 .sum_lutc_input = "datac";

dffeas \mem~312 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_65),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~312_q ),
	.prn(vcc));
defparam \mem~312 .is_wysiwyg = "true";
defparam \mem~312 .power_up = "low";

dffeas \mem~184 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_65),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~184_q ),
	.prn(vcc));
defparam \mem~184 .is_wysiwyg = "true";
defparam \mem~184 .power_up = "low";

dffeas \mem~56 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_65),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~56_q ),
	.prn(vcc));
defparam \mem~56 .is_wysiwyg = "true";
defparam \mem~56 .power_up = "low";

cycloneive_lcell_comb \mem~1481 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~184_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~56_q ),
	.cin(gnd),
	.combout(\mem~1481_combout ),
	.cout());
defparam \mem~1481 .lut_mask = 16'hE5E0;
defparam \mem~1481 .sum_lutc_input = "datac";

dffeas \mem~440 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_65),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~440_q ),
	.prn(vcc));
defparam \mem~440 .is_wysiwyg = "true";
defparam \mem~440 .power_up = "low";

cycloneive_lcell_comb \mem~1482 (
	.dataa(\mem~312_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1481_combout ),
	.datad(\mem~440_q ),
	.cin(gnd),
	.combout(\mem~1482_combout ),
	.cout());
defparam \mem~1482 .lut_mask = 16'hF838;
defparam \mem~1482 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1483 (
	.dataa(\mem~1480_combout ),
	.datab(\mem~1482_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1483_combout ),
	.cout());
defparam \mem~1483 .lut_mask = 16'hAACC;
defparam \mem~1483 .sum_lutc_input = "datac";

dffeas \internal_out_payload[58] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1483_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[58]~q ),
	.prn(vcc));
defparam \internal_out_payload[58] .is_wysiwyg = "true";
defparam \internal_out_payload[58] .power_up = "low";

dffeas \mem~697 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_66),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~697_q ),
	.prn(vcc));
defparam \mem~697 .is_wysiwyg = "true";
defparam \mem~697 .power_up = "low";

dffeas \mem~825 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_66),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~825_q ),
	.prn(vcc));
defparam \mem~825 .is_wysiwyg = "true";
defparam \mem~825 .power_up = "low";

dffeas \mem~569 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_66),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~569_q ),
	.prn(vcc));
defparam \mem~569 .is_wysiwyg = "true";
defparam \mem~569 .power_up = "low";

cycloneive_lcell_comb \mem~1484 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~825_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~569_q ),
	.cin(gnd),
	.combout(\mem~1484_combout ),
	.cout());
defparam \mem~1484 .lut_mask = 16'hE5E0;
defparam \mem~1484 .sum_lutc_input = "datac";

dffeas \mem~953 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_66),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~953_q ),
	.prn(vcc));
defparam \mem~953 .is_wysiwyg = "true";
defparam \mem~953 .power_up = "low";

cycloneive_lcell_comb \mem~1485 (
	.dataa(\mem~697_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1484_combout ),
	.datad(\mem~953_q ),
	.cin(gnd),
	.combout(\mem~1485_combout ),
	.cout());
defparam \mem~1485 .lut_mask = 16'hF838;
defparam \mem~1485 .sum_lutc_input = "datac";

dffeas \mem~313 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_66),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~313_q ),
	.prn(vcc));
defparam \mem~313 .is_wysiwyg = "true";
defparam \mem~313 .power_up = "low";

dffeas \mem~185 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_66),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~185_q ),
	.prn(vcc));
defparam \mem~185 .is_wysiwyg = "true";
defparam \mem~185 .power_up = "low";

dffeas \mem~57 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_66),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~57_q ),
	.prn(vcc));
defparam \mem~57 .is_wysiwyg = "true";
defparam \mem~57 .power_up = "low";

cycloneive_lcell_comb \mem~1486 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~185_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~57_q ),
	.cin(gnd),
	.combout(\mem~1486_combout ),
	.cout());
defparam \mem~1486 .lut_mask = 16'hE5E0;
defparam \mem~1486 .sum_lutc_input = "datac";

dffeas \mem~441 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_66),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~441_q ),
	.prn(vcc));
defparam \mem~441 .is_wysiwyg = "true";
defparam \mem~441 .power_up = "low";

cycloneive_lcell_comb \mem~1487 (
	.dataa(\mem~313_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1486_combout ),
	.datad(\mem~441_q ),
	.cin(gnd),
	.combout(\mem~1487_combout ),
	.cout());
defparam \mem~1487 .lut_mask = 16'hF838;
defparam \mem~1487 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1488 (
	.dataa(\mem~1485_combout ),
	.datab(\mem~1487_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1488_combout ),
	.cout());
defparam \mem~1488 .lut_mask = 16'hAACC;
defparam \mem~1488 .sum_lutc_input = "datac";

dffeas \internal_out_payload[59] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1488_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[59]~q ),
	.prn(vcc));
defparam \internal_out_payload[59] .is_wysiwyg = "true";
defparam \internal_out_payload[59] .power_up = "low";

dffeas \mem~698 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_67),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~698_q ),
	.prn(vcc));
defparam \mem~698 .is_wysiwyg = "true";
defparam \mem~698 .power_up = "low";

dffeas \mem~826 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_67),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~826_q ),
	.prn(vcc));
defparam \mem~826 .is_wysiwyg = "true";
defparam \mem~826 .power_up = "low";

dffeas \mem~570 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_67),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~570_q ),
	.prn(vcc));
defparam \mem~570 .is_wysiwyg = "true";
defparam \mem~570 .power_up = "low";

cycloneive_lcell_comb \mem~1489 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~826_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~570_q ),
	.cin(gnd),
	.combout(\mem~1489_combout ),
	.cout());
defparam \mem~1489 .lut_mask = 16'hE5E0;
defparam \mem~1489 .sum_lutc_input = "datac";

dffeas \mem~954 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_67),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~954_q ),
	.prn(vcc));
defparam \mem~954 .is_wysiwyg = "true";
defparam \mem~954 .power_up = "low";

cycloneive_lcell_comb \mem~1490 (
	.dataa(\mem~698_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1489_combout ),
	.datad(\mem~954_q ),
	.cin(gnd),
	.combout(\mem~1490_combout ),
	.cout());
defparam \mem~1490 .lut_mask = 16'hF838;
defparam \mem~1490 .sum_lutc_input = "datac";

dffeas \mem~314 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_67),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~314_q ),
	.prn(vcc));
defparam \mem~314 .is_wysiwyg = "true";
defparam \mem~314 .power_up = "low";

dffeas \mem~186 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_67),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~186_q ),
	.prn(vcc));
defparam \mem~186 .is_wysiwyg = "true";
defparam \mem~186 .power_up = "low";

dffeas \mem~58 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_67),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~58_q ),
	.prn(vcc));
defparam \mem~58 .is_wysiwyg = "true";
defparam \mem~58 .power_up = "low";

cycloneive_lcell_comb \mem~1491 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~186_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~58_q ),
	.cin(gnd),
	.combout(\mem~1491_combout ),
	.cout());
defparam \mem~1491 .lut_mask = 16'hE5E0;
defparam \mem~1491 .sum_lutc_input = "datac";

dffeas \mem~442 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_67),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~442_q ),
	.prn(vcc));
defparam \mem~442 .is_wysiwyg = "true";
defparam \mem~442 .power_up = "low";

cycloneive_lcell_comb \mem~1492 (
	.dataa(\mem~314_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1491_combout ),
	.datad(\mem~442_q ),
	.cin(gnd),
	.combout(\mem~1492_combout ),
	.cout());
defparam \mem~1492 .lut_mask = 16'hF838;
defparam \mem~1492 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1493 (
	.dataa(\mem~1490_combout ),
	.datab(\mem~1492_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1493_combout ),
	.cout());
defparam \mem~1493 .lut_mask = 16'hAACC;
defparam \mem~1493 .sum_lutc_input = "datac";

dffeas \internal_out_payload[60] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1493_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[60]~q ),
	.prn(vcc));
defparam \internal_out_payload[60] .is_wysiwyg = "true";
defparam \internal_out_payload[60] .power_up = "low";

dffeas \mem~699 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_68),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~699_q ),
	.prn(vcc));
defparam \mem~699 .is_wysiwyg = "true";
defparam \mem~699 .power_up = "low";

dffeas \mem~827 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_68),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~827_q ),
	.prn(vcc));
defparam \mem~827 .is_wysiwyg = "true";
defparam \mem~827 .power_up = "low";

dffeas \mem~571 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_68),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~571_q ),
	.prn(vcc));
defparam \mem~571 .is_wysiwyg = "true";
defparam \mem~571 .power_up = "low";

cycloneive_lcell_comb \mem~1494 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~827_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~571_q ),
	.cin(gnd),
	.combout(\mem~1494_combout ),
	.cout());
defparam \mem~1494 .lut_mask = 16'hE5E0;
defparam \mem~1494 .sum_lutc_input = "datac";

dffeas \mem~955 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_68),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~955_q ),
	.prn(vcc));
defparam \mem~955 .is_wysiwyg = "true";
defparam \mem~955 .power_up = "low";

cycloneive_lcell_comb \mem~1495 (
	.dataa(\mem~699_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1494_combout ),
	.datad(\mem~955_q ),
	.cin(gnd),
	.combout(\mem~1495_combout ),
	.cout());
defparam \mem~1495 .lut_mask = 16'hF838;
defparam \mem~1495 .sum_lutc_input = "datac";

dffeas \mem~315 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_68),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~315_q ),
	.prn(vcc));
defparam \mem~315 .is_wysiwyg = "true";
defparam \mem~315 .power_up = "low";

dffeas \mem~187 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_68),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~187_q ),
	.prn(vcc));
defparam \mem~187 .is_wysiwyg = "true";
defparam \mem~187 .power_up = "low";

dffeas \mem~59 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_68),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~59_q ),
	.prn(vcc));
defparam \mem~59 .is_wysiwyg = "true";
defparam \mem~59 .power_up = "low";

cycloneive_lcell_comb \mem~1496 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~187_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~59_q ),
	.cin(gnd),
	.combout(\mem~1496_combout ),
	.cout());
defparam \mem~1496 .lut_mask = 16'hE5E0;
defparam \mem~1496 .sum_lutc_input = "datac";

dffeas \mem~443 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_68),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~443_q ),
	.prn(vcc));
defparam \mem~443 .is_wysiwyg = "true";
defparam \mem~443 .power_up = "low";

cycloneive_lcell_comb \mem~1497 (
	.dataa(\mem~315_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1496_combout ),
	.datad(\mem~443_q ),
	.cin(gnd),
	.combout(\mem~1497_combout ),
	.cout());
defparam \mem~1497 .lut_mask = 16'hF838;
defparam \mem~1497 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1498 (
	.dataa(\mem~1495_combout ),
	.datab(\mem~1497_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1498_combout ),
	.cout());
defparam \mem~1498 .lut_mask = 16'hAACC;
defparam \mem~1498 .sum_lutc_input = "datac";

dffeas \internal_out_payload[61] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1498_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[61]~q ),
	.prn(vcc));
defparam \internal_out_payload[61] .is_wysiwyg = "true";
defparam \internal_out_payload[61] .power_up = "low";

dffeas \mem~700 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_69),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~700_q ),
	.prn(vcc));
defparam \mem~700 .is_wysiwyg = "true";
defparam \mem~700 .power_up = "low";

dffeas \mem~828 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_69),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~828_q ),
	.prn(vcc));
defparam \mem~828 .is_wysiwyg = "true";
defparam \mem~828 .power_up = "low";

dffeas \mem~572 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_69),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~572_q ),
	.prn(vcc));
defparam \mem~572 .is_wysiwyg = "true";
defparam \mem~572 .power_up = "low";

cycloneive_lcell_comb \mem~1499 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~828_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~572_q ),
	.cin(gnd),
	.combout(\mem~1499_combout ),
	.cout());
defparam \mem~1499 .lut_mask = 16'hE5E0;
defparam \mem~1499 .sum_lutc_input = "datac";

dffeas \mem~956 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_69),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~956_q ),
	.prn(vcc));
defparam \mem~956 .is_wysiwyg = "true";
defparam \mem~956 .power_up = "low";

cycloneive_lcell_comb \mem~1500 (
	.dataa(\mem~700_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1499_combout ),
	.datad(\mem~956_q ),
	.cin(gnd),
	.combout(\mem~1500_combout ),
	.cout());
defparam \mem~1500 .lut_mask = 16'hF838;
defparam \mem~1500 .sum_lutc_input = "datac";

dffeas \mem~316 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_69),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~316_q ),
	.prn(vcc));
defparam \mem~316 .is_wysiwyg = "true";
defparam \mem~316 .power_up = "low";

dffeas \mem~188 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_69),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~188_q ),
	.prn(vcc));
defparam \mem~188 .is_wysiwyg = "true";
defparam \mem~188 .power_up = "low";

dffeas \mem~60 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_69),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~60_q ),
	.prn(vcc));
defparam \mem~60 .is_wysiwyg = "true";
defparam \mem~60 .power_up = "low";

cycloneive_lcell_comb \mem~1501 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~188_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~60_q ),
	.cin(gnd),
	.combout(\mem~1501_combout ),
	.cout());
defparam \mem~1501 .lut_mask = 16'hE5E0;
defparam \mem~1501 .sum_lutc_input = "datac";

dffeas \mem~444 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_69),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~444_q ),
	.prn(vcc));
defparam \mem~444 .is_wysiwyg = "true";
defparam \mem~444 .power_up = "low";

cycloneive_lcell_comb \mem~1502 (
	.dataa(\mem~316_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1501_combout ),
	.datad(\mem~444_q ),
	.cin(gnd),
	.combout(\mem~1502_combout ),
	.cout());
defparam \mem~1502 .lut_mask = 16'hF838;
defparam \mem~1502 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1503 (
	.dataa(\mem~1500_combout ),
	.datab(\mem~1502_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1503_combout ),
	.cout());
defparam \mem~1503 .lut_mask = 16'hAACC;
defparam \mem~1503 .sum_lutc_input = "datac";

dffeas \internal_out_payload[62] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1503_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[62]~q ),
	.prn(vcc));
defparam \internal_out_payload[62] .is_wysiwyg = "true";
defparam \internal_out_payload[62] .power_up = "low";

dffeas \mem~701 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_70),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~701_q ),
	.prn(vcc));
defparam \mem~701 .is_wysiwyg = "true";
defparam \mem~701 .power_up = "low";

dffeas \mem~829 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_70),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~829_q ),
	.prn(vcc));
defparam \mem~829 .is_wysiwyg = "true";
defparam \mem~829 .power_up = "low";

dffeas \mem~573 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_70),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~573_q ),
	.prn(vcc));
defparam \mem~573 .is_wysiwyg = "true";
defparam \mem~573 .power_up = "low";

cycloneive_lcell_comb \mem~1504 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~829_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~573_q ),
	.cin(gnd),
	.combout(\mem~1504_combout ),
	.cout());
defparam \mem~1504 .lut_mask = 16'hE5E0;
defparam \mem~1504 .sum_lutc_input = "datac";

dffeas \mem~957 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_70),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~957_q ),
	.prn(vcc));
defparam \mem~957 .is_wysiwyg = "true";
defparam \mem~957 .power_up = "low";

cycloneive_lcell_comb \mem~1505 (
	.dataa(\mem~701_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1504_combout ),
	.datad(\mem~957_q ),
	.cin(gnd),
	.combout(\mem~1505_combout ),
	.cout());
defparam \mem~1505 .lut_mask = 16'hF838;
defparam \mem~1505 .sum_lutc_input = "datac";

dffeas \mem~317 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_70),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~317_q ),
	.prn(vcc));
defparam \mem~317 .is_wysiwyg = "true";
defparam \mem~317 .power_up = "low";

dffeas \mem~189 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_70),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~189_q ),
	.prn(vcc));
defparam \mem~189 .is_wysiwyg = "true";
defparam \mem~189 .power_up = "low";

dffeas \mem~61 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_70),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~61_q ),
	.prn(vcc));
defparam \mem~61 .is_wysiwyg = "true";
defparam \mem~61 .power_up = "low";

cycloneive_lcell_comb \mem~1506 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~189_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~61_q ),
	.cin(gnd),
	.combout(\mem~1506_combout ),
	.cout());
defparam \mem~1506 .lut_mask = 16'hE5E0;
defparam \mem~1506 .sum_lutc_input = "datac";

dffeas \mem~445 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_70),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~445_q ),
	.prn(vcc));
defparam \mem~445 .is_wysiwyg = "true";
defparam \mem~445 .power_up = "low";

cycloneive_lcell_comb \mem~1507 (
	.dataa(\mem~317_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1506_combout ),
	.datad(\mem~445_q ),
	.cin(gnd),
	.combout(\mem~1507_combout ),
	.cout());
defparam \mem~1507 .lut_mask = 16'hF838;
defparam \mem~1507 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1508 (
	.dataa(\mem~1505_combout ),
	.datab(\mem~1507_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1508_combout ),
	.cout());
defparam \mem~1508 .lut_mask = 16'hAACC;
defparam \mem~1508 .sum_lutc_input = "datac";

dffeas \internal_out_payload[63] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1508_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[63]~q ),
	.prn(vcc));
defparam \internal_out_payload[63] .is_wysiwyg = "true";
defparam \internal_out_payload[63] .power_up = "low";

dffeas \mem~702 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_71),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~702_q ),
	.prn(vcc));
defparam \mem~702 .is_wysiwyg = "true";
defparam \mem~702 .power_up = "low";

dffeas \mem~830 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_71),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~830_q ),
	.prn(vcc));
defparam \mem~830 .is_wysiwyg = "true";
defparam \mem~830 .power_up = "low";

dffeas \mem~574 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_71),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~574_q ),
	.prn(vcc));
defparam \mem~574 .is_wysiwyg = "true";
defparam \mem~574 .power_up = "low";

cycloneive_lcell_comb \mem~1509 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~830_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~574_q ),
	.cin(gnd),
	.combout(\mem~1509_combout ),
	.cout());
defparam \mem~1509 .lut_mask = 16'hE5E0;
defparam \mem~1509 .sum_lutc_input = "datac";

dffeas \mem~958 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_71),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~958_q ),
	.prn(vcc));
defparam \mem~958 .is_wysiwyg = "true";
defparam \mem~958 .power_up = "low";

cycloneive_lcell_comb \mem~1510 (
	.dataa(\mem~702_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1509_combout ),
	.datad(\mem~958_q ),
	.cin(gnd),
	.combout(\mem~1510_combout ),
	.cout());
defparam \mem~1510 .lut_mask = 16'hF838;
defparam \mem~1510 .sum_lutc_input = "datac";

dffeas \mem~318 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_71),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~318_q ),
	.prn(vcc));
defparam \mem~318 .is_wysiwyg = "true";
defparam \mem~318 .power_up = "low";

dffeas \mem~190 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_71),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~190_q ),
	.prn(vcc));
defparam \mem~190 .is_wysiwyg = "true";
defparam \mem~190 .power_up = "low";

dffeas \mem~62 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_71),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~62_q ),
	.prn(vcc));
defparam \mem~62 .is_wysiwyg = "true";
defparam \mem~62 .power_up = "low";

cycloneive_lcell_comb \mem~1511 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~190_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~62_q ),
	.cin(gnd),
	.combout(\mem~1511_combout ),
	.cout());
defparam \mem~1511 .lut_mask = 16'hE5E0;
defparam \mem~1511 .sum_lutc_input = "datac";

dffeas \mem~446 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_71),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~446_q ),
	.prn(vcc));
defparam \mem~446 .is_wysiwyg = "true";
defparam \mem~446 .power_up = "low";

cycloneive_lcell_comb \mem~1512 (
	.dataa(\mem~318_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1511_combout ),
	.datad(\mem~446_q ),
	.cin(gnd),
	.combout(\mem~1512_combout ),
	.cout());
defparam \mem~1512 .lut_mask = 16'hF838;
defparam \mem~1512 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1513 (
	.dataa(\mem~1510_combout ),
	.datab(\mem~1512_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1513_combout ),
	.cout());
defparam \mem~1513 .lut_mask = 16'hAACC;
defparam \mem~1513 .sum_lutc_input = "datac";

dffeas \internal_out_payload[64] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1513_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[64]~q ),
	.prn(vcc));
defparam \internal_out_payload[64] .is_wysiwyg = "true";
defparam \internal_out_payload[64] .power_up = "low";

dffeas \mem~703 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_72),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~703_q ),
	.prn(vcc));
defparam \mem~703 .is_wysiwyg = "true";
defparam \mem~703 .power_up = "low";

dffeas \mem~831 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_72),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~831_q ),
	.prn(vcc));
defparam \mem~831 .is_wysiwyg = "true";
defparam \mem~831 .power_up = "low";

dffeas \mem~575 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_72),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~575_q ),
	.prn(vcc));
defparam \mem~575 .is_wysiwyg = "true";
defparam \mem~575 .power_up = "low";

cycloneive_lcell_comb \mem~1514 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~831_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~575_q ),
	.cin(gnd),
	.combout(\mem~1514_combout ),
	.cout());
defparam \mem~1514 .lut_mask = 16'hE5E0;
defparam \mem~1514 .sum_lutc_input = "datac";

dffeas \mem~959 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_72),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~959_q ),
	.prn(vcc));
defparam \mem~959 .is_wysiwyg = "true";
defparam \mem~959 .power_up = "low";

cycloneive_lcell_comb \mem~1515 (
	.dataa(\mem~703_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1514_combout ),
	.datad(\mem~959_q ),
	.cin(gnd),
	.combout(\mem~1515_combout ),
	.cout());
defparam \mem~1515 .lut_mask = 16'hF838;
defparam \mem~1515 .sum_lutc_input = "datac";

dffeas \mem~319 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_72),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~319_q ),
	.prn(vcc));
defparam \mem~319 .is_wysiwyg = "true";
defparam \mem~319 .power_up = "low";

dffeas \mem~191 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_72),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~191_q ),
	.prn(vcc));
defparam \mem~191 .is_wysiwyg = "true";
defparam \mem~191 .power_up = "low";

dffeas \mem~63 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_72),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~63_q ),
	.prn(vcc));
defparam \mem~63 .is_wysiwyg = "true";
defparam \mem~63 .power_up = "low";

cycloneive_lcell_comb \mem~1516 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~191_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~63_q ),
	.cin(gnd),
	.combout(\mem~1516_combout ),
	.cout());
defparam \mem~1516 .lut_mask = 16'hE5E0;
defparam \mem~1516 .sum_lutc_input = "datac";

dffeas \mem~447 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_72),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~447_q ),
	.prn(vcc));
defparam \mem~447 .is_wysiwyg = "true";
defparam \mem~447 .power_up = "low";

cycloneive_lcell_comb \mem~1517 (
	.dataa(\mem~319_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1516_combout ),
	.datad(\mem~447_q ),
	.cin(gnd),
	.combout(\mem~1517_combout ),
	.cout());
defparam \mem~1517 .lut_mask = 16'hF838;
defparam \mem~1517 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1518 (
	.dataa(\mem~1515_combout ),
	.datab(\mem~1517_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1518_combout ),
	.cout());
defparam \mem~1518 .lut_mask = 16'hAACC;
defparam \mem~1518 .sum_lutc_input = "datac";

dffeas \internal_out_payload[65] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1518_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[65]~q ),
	.prn(vcc));
defparam \internal_out_payload[65] .is_wysiwyg = "true";
defparam \internal_out_payload[65] .power_up = "low";

dffeas \mem~755 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector6),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~755_q ),
	.prn(vcc));
defparam \mem~755 .is_wysiwyg = "true";
defparam \mem~755 .power_up = "low";

dffeas \mem~883 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector6),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~883_q ),
	.prn(vcc));
defparam \mem~883 .is_wysiwyg = "true";
defparam \mem~883 .power_up = "low";

dffeas \mem~627 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector6),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~627_q ),
	.prn(vcc));
defparam \mem~627 .is_wysiwyg = "true";
defparam \mem~627 .power_up = "low";

cycloneive_lcell_comb \mem~1527 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~883_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~627_q ),
	.cin(gnd),
	.combout(\mem~1527_combout ),
	.cout());
defparam \mem~1527 .lut_mask = 16'hE5E0;
defparam \mem~1527 .sum_lutc_input = "datac";

dffeas \mem~1011 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector6),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~1011_q ),
	.prn(vcc));
defparam \mem~1011 .is_wysiwyg = "true";
defparam \mem~1011 .power_up = "low";

cycloneive_lcell_comb \mem~1528 (
	.dataa(\mem~755_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1527_combout ),
	.datad(\mem~1011_q ),
	.cin(gnd),
	.combout(\mem~1528_combout ),
	.cout());
defparam \mem~1528 .lut_mask = 16'hF838;
defparam \mem~1528 .sum_lutc_input = "datac";

dffeas \mem~371 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector6),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~371_q ),
	.prn(vcc));
defparam \mem~371 .is_wysiwyg = "true";
defparam \mem~371 .power_up = "low";

dffeas \mem~243 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector6),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~243_q ),
	.prn(vcc));
defparam \mem~243 .is_wysiwyg = "true";
defparam \mem~243 .power_up = "low";

dffeas \mem~115 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector6),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~115_q ),
	.prn(vcc));
defparam \mem~115 .is_wysiwyg = "true";
defparam \mem~115 .power_up = "low";

cycloneive_lcell_comb \mem~1529 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~243_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~115_q ),
	.cin(gnd),
	.combout(\mem~1529_combout ),
	.cout());
defparam \mem~1529 .lut_mask = 16'hE5E0;
defparam \mem~1529 .sum_lutc_input = "datac";

dffeas \mem~499 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector6),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~499_q ),
	.prn(vcc));
defparam \mem~499 .is_wysiwyg = "true";
defparam \mem~499 .power_up = "low";

cycloneive_lcell_comb \mem~1530 (
	.dataa(\mem~371_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1529_combout ),
	.datad(\mem~499_q ),
	.cin(gnd),
	.combout(\mem~1530_combout ),
	.cout());
defparam \mem~1530 .lut_mask = 16'hF838;
defparam \mem~1530 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1531 (
	.dataa(\mem~1528_combout ),
	.datab(\mem~1530_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1531_combout ),
	.cout());
defparam \mem~1531 .lut_mask = 16'hAACC;
defparam \mem~1531 .sum_lutc_input = "datac";

dffeas \internal_out_payload[125] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1531_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[125]~q ),
	.prn(vcc));
defparam \internal_out_payload[125] .is_wysiwyg = "true";
defparam \internal_out_payload[125] .power_up = "low";

dffeas \mem~754 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector7),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~754_q ),
	.prn(vcc));
defparam \mem~754 .is_wysiwyg = "true";
defparam \mem~754 .power_up = "low";

dffeas \mem~882 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector7),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~882_q ),
	.prn(vcc));
defparam \mem~882 .is_wysiwyg = "true";
defparam \mem~882 .power_up = "low";

dffeas \mem~626 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector7),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~626_q ),
	.prn(vcc));
defparam \mem~626 .is_wysiwyg = "true";
defparam \mem~626 .power_up = "low";

cycloneive_lcell_comb \mem~1532 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~882_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~626_q ),
	.cin(gnd),
	.combout(\mem~1532_combout ),
	.cout());
defparam \mem~1532 .lut_mask = 16'hE5E0;
defparam \mem~1532 .sum_lutc_input = "datac";

dffeas \mem~1010 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector7),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~1010_q ),
	.prn(vcc));
defparam \mem~1010 .is_wysiwyg = "true";
defparam \mem~1010 .power_up = "low";

cycloneive_lcell_comb \mem~1533 (
	.dataa(\mem~754_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1532_combout ),
	.datad(\mem~1010_q ),
	.cin(gnd),
	.combout(\mem~1533_combout ),
	.cout());
defparam \mem~1533 .lut_mask = 16'hF838;
defparam \mem~1533 .sum_lutc_input = "datac";

dffeas \mem~370 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector7),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~370_q ),
	.prn(vcc));
defparam \mem~370 .is_wysiwyg = "true";
defparam \mem~370 .power_up = "low";

dffeas \mem~242 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector7),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~242_q ),
	.prn(vcc));
defparam \mem~242 .is_wysiwyg = "true";
defparam \mem~242 .power_up = "low";

dffeas \mem~114 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector7),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~114_q ),
	.prn(vcc));
defparam \mem~114 .is_wysiwyg = "true";
defparam \mem~114 .power_up = "low";

cycloneive_lcell_comb \mem~1534 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~242_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~114_q ),
	.cin(gnd),
	.combout(\mem~1534_combout ),
	.cout());
defparam \mem~1534 .lut_mask = 16'hE5E0;
defparam \mem~1534 .sum_lutc_input = "datac";

dffeas \mem~498 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector7),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~498_q ),
	.prn(vcc));
defparam \mem~498 .is_wysiwyg = "true";
defparam \mem~498 .power_up = "low";

cycloneive_lcell_comb \mem~1535 (
	.dataa(\mem~370_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1534_combout ),
	.datad(\mem~498_q ),
	.cin(gnd),
	.combout(\mem~1535_combout ),
	.cout());
defparam \mem~1535 .lut_mask = 16'hF838;
defparam \mem~1535 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1536 (
	.dataa(\mem~1533_combout ),
	.datab(\mem~1535_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1536_combout ),
	.cout());
defparam \mem~1536 .lut_mask = 16'hAACC;
defparam \mem~1536 .sum_lutc_input = "datac";

dffeas \internal_out_payload[124] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1536_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[124]~q ),
	.prn(vcc));
defparam \internal_out_payload[124] .is_wysiwyg = "true";
defparam \internal_out_payload[124] .power_up = "low";

dffeas \mem~756 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector5),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~756_q ),
	.prn(vcc));
defparam \mem~756 .is_wysiwyg = "true";
defparam \mem~756 .power_up = "low";

dffeas \mem~884 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector5),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~884_q ),
	.prn(vcc));
defparam \mem~884 .is_wysiwyg = "true";
defparam \mem~884 .power_up = "low";

dffeas \mem~628 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector5),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~628_q ),
	.prn(vcc));
defparam \mem~628 .is_wysiwyg = "true";
defparam \mem~628 .power_up = "low";

cycloneive_lcell_comb \mem~1537 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~884_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~628_q ),
	.cin(gnd),
	.combout(\mem~1537_combout ),
	.cout());
defparam \mem~1537 .lut_mask = 16'hE5E0;
defparam \mem~1537 .sum_lutc_input = "datac";

dffeas \mem~1012 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector5),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~1012_q ),
	.prn(vcc));
defparam \mem~1012 .is_wysiwyg = "true";
defparam \mem~1012 .power_up = "low";

cycloneive_lcell_comb \mem~1538 (
	.dataa(\mem~756_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1537_combout ),
	.datad(\mem~1012_q ),
	.cin(gnd),
	.combout(\mem~1538_combout ),
	.cout());
defparam \mem~1538 .lut_mask = 16'hF838;
defparam \mem~1538 .sum_lutc_input = "datac";

dffeas \mem~372 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector5),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~372_q ),
	.prn(vcc));
defparam \mem~372 .is_wysiwyg = "true";
defparam \mem~372 .power_up = "low";

dffeas \mem~244 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector5),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~244_q ),
	.prn(vcc));
defparam \mem~244 .is_wysiwyg = "true";
defparam \mem~244 .power_up = "low";

dffeas \mem~116 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector5),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~116_q ),
	.prn(vcc));
defparam \mem~116 .is_wysiwyg = "true";
defparam \mem~116 .power_up = "low";

cycloneive_lcell_comb \mem~1539 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~244_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~116_q ),
	.cin(gnd),
	.combout(\mem~1539_combout ),
	.cout());
defparam \mem~1539 .lut_mask = 16'hE5E0;
defparam \mem~1539 .sum_lutc_input = "datac";

dffeas \mem~500 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector5),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~500_q ),
	.prn(vcc));
defparam \mem~500 .is_wysiwyg = "true";
defparam \mem~500 .power_up = "low";

cycloneive_lcell_comb \mem~1540 (
	.dataa(\mem~372_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1539_combout ),
	.datad(\mem~500_q ),
	.cin(gnd),
	.combout(\mem~1540_combout ),
	.cout());
defparam \mem~1540 .lut_mask = 16'hF838;
defparam \mem~1540 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1541 (
	.dataa(\mem~1538_combout ),
	.datab(\mem~1540_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1541_combout ),
	.cout());
defparam \mem~1541 .lut_mask = 16'hAACC;
defparam \mem~1541 .sum_lutc_input = "datac";

dffeas \internal_out_payload[126] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1541_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[126]~q ),
	.prn(vcc));
defparam \internal_out_payload[126] .is_wysiwyg = "true";
defparam \internal_out_payload[126] .power_up = "low";

dffeas \mem~757 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector4),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~757_q ),
	.prn(vcc));
defparam \mem~757 .is_wysiwyg = "true";
defparam \mem~757 .power_up = "low";

dffeas \mem~885 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector4),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~885_q ),
	.prn(vcc));
defparam \mem~885 .is_wysiwyg = "true";
defparam \mem~885 .power_up = "low";

dffeas \mem~629 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector4),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~629_q ),
	.prn(vcc));
defparam \mem~629 .is_wysiwyg = "true";
defparam \mem~629 .power_up = "low";

cycloneive_lcell_comb \mem~1542 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~885_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~629_q ),
	.cin(gnd),
	.combout(\mem~1542_combout ),
	.cout());
defparam \mem~1542 .lut_mask = 16'hE5E0;
defparam \mem~1542 .sum_lutc_input = "datac";

dffeas \mem~1013 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector4),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~1013_q ),
	.prn(vcc));
defparam \mem~1013 .is_wysiwyg = "true";
defparam \mem~1013 .power_up = "low";

cycloneive_lcell_comb \mem~1543 (
	.dataa(\mem~757_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1542_combout ),
	.datad(\mem~1013_q ),
	.cin(gnd),
	.combout(\mem~1543_combout ),
	.cout());
defparam \mem~1543 .lut_mask = 16'hF838;
defparam \mem~1543 .sum_lutc_input = "datac";

dffeas \mem~373 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector4),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~373_q ),
	.prn(vcc));
defparam \mem~373 .is_wysiwyg = "true";
defparam \mem~373 .power_up = "low";

dffeas \mem~245 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector4),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~245_q ),
	.prn(vcc));
defparam \mem~245 .is_wysiwyg = "true";
defparam \mem~245 .power_up = "low";

dffeas \mem~117 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector4),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~117_q ),
	.prn(vcc));
defparam \mem~117 .is_wysiwyg = "true";
defparam \mem~117 .power_up = "low";

cycloneive_lcell_comb \mem~1544 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~245_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~117_q ),
	.cin(gnd),
	.combout(\mem~1544_combout ),
	.cout());
defparam \mem~1544 .lut_mask = 16'hE5E0;
defparam \mem~1544 .sum_lutc_input = "datac";

dffeas \mem~501 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector4),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~501_q ),
	.prn(vcc));
defparam \mem~501 .is_wysiwyg = "true";
defparam \mem~501 .power_up = "low";

cycloneive_lcell_comb \mem~1545 (
	.dataa(\mem~373_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1544_combout ),
	.datad(\mem~501_q ),
	.cin(gnd),
	.combout(\mem~1545_combout ),
	.cout());
defparam \mem~1545 .lut_mask = 16'hF838;
defparam \mem~1545 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1546 (
	.dataa(\mem~1543_combout ),
	.datab(\mem~1545_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1546_combout ),
	.cout());
defparam \mem~1546 .lut_mask = 16'hAACC;
defparam \mem~1546 .sum_lutc_input = "datac";

dffeas \internal_out_payload[127] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1546_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[127]~q ),
	.prn(vcc));
defparam \internal_out_payload[127] .is_wysiwyg = "true";
defparam \internal_out_payload[127] .power_up = "low";

dffeas \mem~758 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector3),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~758_q ),
	.prn(vcc));
defparam \mem~758 .is_wysiwyg = "true";
defparam \mem~758 .power_up = "low";

dffeas \mem~886 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector3),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~886_q ),
	.prn(vcc));
defparam \mem~886 .is_wysiwyg = "true";
defparam \mem~886 .power_up = "low";

dffeas \mem~630 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector3),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~630_q ),
	.prn(vcc));
defparam \mem~630 .is_wysiwyg = "true";
defparam \mem~630 .power_up = "low";

cycloneive_lcell_comb \mem~1547 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~886_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~630_q ),
	.cin(gnd),
	.combout(\mem~1547_combout ),
	.cout());
defparam \mem~1547 .lut_mask = 16'hE5E0;
defparam \mem~1547 .sum_lutc_input = "datac";

dffeas \mem~1014 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector3),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~1014_q ),
	.prn(vcc));
defparam \mem~1014 .is_wysiwyg = "true";
defparam \mem~1014 .power_up = "low";

cycloneive_lcell_comb \mem~1548 (
	.dataa(\mem~758_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1547_combout ),
	.datad(\mem~1014_q ),
	.cin(gnd),
	.combout(\mem~1548_combout ),
	.cout());
defparam \mem~1548 .lut_mask = 16'hF838;
defparam \mem~1548 .sum_lutc_input = "datac";

dffeas \mem~374 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector3),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~374_q ),
	.prn(vcc));
defparam \mem~374 .is_wysiwyg = "true";
defparam \mem~374 .power_up = "low";

dffeas \mem~246 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector3),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~246_q ),
	.prn(vcc));
defparam \mem~246 .is_wysiwyg = "true";
defparam \mem~246 .power_up = "low";

dffeas \mem~118 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector3),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~118_q ),
	.prn(vcc));
defparam \mem~118 .is_wysiwyg = "true";
defparam \mem~118 .power_up = "low";

cycloneive_lcell_comb \mem~1549 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~246_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~118_q ),
	.cin(gnd),
	.combout(\mem~1549_combout ),
	.cout());
defparam \mem~1549 .lut_mask = 16'hE5E0;
defparam \mem~1549 .sum_lutc_input = "datac";

dffeas \mem~502 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector3),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~502_q ),
	.prn(vcc));
defparam \mem~502 .is_wysiwyg = "true";
defparam \mem~502 .power_up = "low";

cycloneive_lcell_comb \mem~1550 (
	.dataa(\mem~374_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1549_combout ),
	.datad(\mem~502_q ),
	.cin(gnd),
	.combout(\mem~1550_combout ),
	.cout());
defparam \mem~1550 .lut_mask = 16'hF838;
defparam \mem~1550 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1551 (
	.dataa(\mem~1548_combout ),
	.datab(\mem~1550_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1551_combout ),
	.cout());
defparam \mem~1551 .lut_mask = 16'hAACC;
defparam \mem~1551 .sum_lutc_input = "datac";

dffeas \internal_out_payload[128] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1551_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[128]~q ),
	.prn(vcc));
defparam \internal_out_payload[128] .is_wysiwyg = "true";
defparam \internal_out_payload[128] .power_up = "low";

dffeas \mem~759 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector2),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~759_q ),
	.prn(vcc));
defparam \mem~759 .is_wysiwyg = "true";
defparam \mem~759 .power_up = "low";

dffeas \mem~887 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector2),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~887_q ),
	.prn(vcc));
defparam \mem~887 .is_wysiwyg = "true";
defparam \mem~887 .power_up = "low";

dffeas \mem~631 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector2),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~631_q ),
	.prn(vcc));
defparam \mem~631 .is_wysiwyg = "true";
defparam \mem~631 .power_up = "low";

cycloneive_lcell_comb \mem~1552 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~887_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~631_q ),
	.cin(gnd),
	.combout(\mem~1552_combout ),
	.cout());
defparam \mem~1552 .lut_mask = 16'hE5E0;
defparam \mem~1552 .sum_lutc_input = "datac";

dffeas \mem~1015 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector2),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~1015_q ),
	.prn(vcc));
defparam \mem~1015 .is_wysiwyg = "true";
defparam \mem~1015 .power_up = "low";

cycloneive_lcell_comb \mem~1553 (
	.dataa(\mem~759_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1552_combout ),
	.datad(\mem~1015_q ),
	.cin(gnd),
	.combout(\mem~1553_combout ),
	.cout());
defparam \mem~1553 .lut_mask = 16'hF838;
defparam \mem~1553 .sum_lutc_input = "datac";

dffeas \mem~375 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector2),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~375_q ),
	.prn(vcc));
defparam \mem~375 .is_wysiwyg = "true";
defparam \mem~375 .power_up = "low";

dffeas \mem~247 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector2),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~247_q ),
	.prn(vcc));
defparam \mem~247 .is_wysiwyg = "true";
defparam \mem~247 .power_up = "low";

dffeas \mem~119 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector2),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~119_q ),
	.prn(vcc));
defparam \mem~119 .is_wysiwyg = "true";
defparam \mem~119 .power_up = "low";

cycloneive_lcell_comb \mem~1554 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~247_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~119_q ),
	.cin(gnd),
	.combout(\mem~1554_combout ),
	.cout());
defparam \mem~1554 .lut_mask = 16'hE5E0;
defparam \mem~1554 .sum_lutc_input = "datac";

dffeas \mem~503 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector2),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~503_q ),
	.prn(vcc));
defparam \mem~503 .is_wysiwyg = "true";
defparam \mem~503 .power_up = "low";

cycloneive_lcell_comb \mem~1555 (
	.dataa(\mem~375_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1554_combout ),
	.datad(\mem~503_q ),
	.cin(gnd),
	.combout(\mem~1555_combout ),
	.cout());
defparam \mem~1555 .lut_mask = 16'hF838;
defparam \mem~1555 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1556 (
	.dataa(\mem~1553_combout ),
	.datab(\mem~1555_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1556_combout ),
	.cout());
defparam \mem~1556 .lut_mask = 16'hAACC;
defparam \mem~1556 .sum_lutc_input = "datac";

dffeas \internal_out_payload[129] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1556_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[129]~q ),
	.prn(vcc));
defparam \internal_out_payload[129] .is_wysiwyg = "true";
defparam \internal_out_payload[129] .power_up = "low";

dffeas \mem~760 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector1),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~760_q ),
	.prn(vcc));
defparam \mem~760 .is_wysiwyg = "true";
defparam \mem~760 .power_up = "low";

dffeas \mem~888 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector1),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~888_q ),
	.prn(vcc));
defparam \mem~888 .is_wysiwyg = "true";
defparam \mem~888 .power_up = "low";

dffeas \mem~632 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector1),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~632_q ),
	.prn(vcc));
defparam \mem~632 .is_wysiwyg = "true";
defparam \mem~632 .power_up = "low";

cycloneive_lcell_comb \mem~1557 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~888_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~632_q ),
	.cin(gnd),
	.combout(\mem~1557_combout ),
	.cout());
defparam \mem~1557 .lut_mask = 16'hE5E0;
defparam \mem~1557 .sum_lutc_input = "datac";

dffeas \mem~1016 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector1),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~1016_q ),
	.prn(vcc));
defparam \mem~1016 .is_wysiwyg = "true";
defparam \mem~1016 .power_up = "low";

cycloneive_lcell_comb \mem~1558 (
	.dataa(\mem~760_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1557_combout ),
	.datad(\mem~1016_q ),
	.cin(gnd),
	.combout(\mem~1558_combout ),
	.cout());
defparam \mem~1558 .lut_mask = 16'hF838;
defparam \mem~1558 .sum_lutc_input = "datac";

dffeas \mem~376 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector1),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~376_q ),
	.prn(vcc));
defparam \mem~376 .is_wysiwyg = "true";
defparam \mem~376 .power_up = "low";

dffeas \mem~248 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector1),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~248_q ),
	.prn(vcc));
defparam \mem~248 .is_wysiwyg = "true";
defparam \mem~248 .power_up = "low";

dffeas \mem~120 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector1),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~120_q ),
	.prn(vcc));
defparam \mem~120 .is_wysiwyg = "true";
defparam \mem~120 .power_up = "low";

cycloneive_lcell_comb \mem~1559 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~248_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~120_q ),
	.cin(gnd),
	.combout(\mem~1559_combout ),
	.cout());
defparam \mem~1559 .lut_mask = 16'hE5E0;
defparam \mem~1559 .sum_lutc_input = "datac";

dffeas \mem~504 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector1),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~504_q ),
	.prn(vcc));
defparam \mem~504 .is_wysiwyg = "true";
defparam \mem~504 .power_up = "low";

cycloneive_lcell_comb \mem~1560 (
	.dataa(\mem~376_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1559_combout ),
	.datad(\mem~504_q ),
	.cin(gnd),
	.combout(\mem~1560_combout ),
	.cout());
defparam \mem~1560 .lut_mask = 16'hF838;
defparam \mem~1560 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1561 (
	.dataa(\mem~1558_combout ),
	.datab(\mem~1560_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1561_combout ),
	.cout());
defparam \mem~1561 .lut_mask = 16'hAACC;
defparam \mem~1561 .sum_lutc_input = "datac";

dffeas \internal_out_payload[130] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1561_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[130]~q ),
	.prn(vcc));
defparam \internal_out_payload[130] .is_wysiwyg = "true";
defparam \internal_out_payload[130] .power_up = "low";

dffeas \mem~761 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1519_combout ),
	.q(\mem~761_q ),
	.prn(vcc));
defparam \mem~761 .is_wysiwyg = "true";
defparam \mem~761 .power_up = "low";

dffeas \mem~889 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1520_combout ),
	.q(\mem~889_q ),
	.prn(vcc));
defparam \mem~889 .is_wysiwyg = "true";
defparam \mem~889 .power_up = "low";

dffeas \mem~633 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1521_combout ),
	.q(\mem~633_q ),
	.prn(vcc));
defparam \mem~633 .is_wysiwyg = "true";
defparam \mem~633 .power_up = "low";

cycloneive_lcell_comb \mem~1562 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~889_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~633_q ),
	.cin(gnd),
	.combout(\mem~1562_combout ),
	.cout());
defparam \mem~1562 .lut_mask = 16'hE5E0;
defparam \mem~1562 .sum_lutc_input = "datac";

dffeas \mem~1017 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1522_combout ),
	.q(\mem~1017_q ),
	.prn(vcc));
defparam \mem~1017 .is_wysiwyg = "true";
defparam \mem~1017 .power_up = "low";

cycloneive_lcell_comb \mem~1563 (
	.dataa(\mem~761_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~1562_combout ),
	.datad(\mem~1017_q ),
	.cin(gnd),
	.combout(\mem~1563_combout ),
	.cout());
defparam \mem~1563 .lut_mask = 16'hF838;
defparam \mem~1563 .sum_lutc_input = "datac";

dffeas \mem~377 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1523_combout ),
	.q(\mem~377_q ),
	.prn(vcc));
defparam \mem~377 .is_wysiwyg = "true";
defparam \mem~377 .power_up = "low";

dffeas \mem~249 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1524_combout ),
	.q(\mem~249_q ),
	.prn(vcc));
defparam \mem~249 .is_wysiwyg = "true";
defparam \mem~249 .power_up = "low";

dffeas \mem~121 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1525_combout ),
	.q(\mem~121_q ),
	.prn(vcc));
defparam \mem~121 .is_wysiwyg = "true";
defparam \mem~121 .power_up = "low";

cycloneive_lcell_comb \mem~1564 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~249_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~121_q ),
	.cin(gnd),
	.combout(\mem~1564_combout ),
	.cout());
defparam \mem~1564 .lut_mask = 16'hE5E0;
defparam \mem~1564 .sum_lutc_input = "datac";

dffeas \mem~505 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~1526_combout ),
	.q(\mem~505_q ),
	.prn(vcc));
defparam \mem~505 .is_wysiwyg = "true";
defparam \mem~505 .power_up = "low";

cycloneive_lcell_comb \mem~1565 (
	.dataa(\mem~377_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~1564_combout ),
	.datad(\mem~505_q ),
	.cin(gnd),
	.combout(\mem~1565_combout ),
	.cout());
defparam \mem~1565 .lut_mask = 16'hF838;
defparam \mem~1565 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~1566 (
	.dataa(\mem~1563_combout ),
	.datab(\mem~1565_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~1566_combout ),
	.cout());
defparam \mem~1566 .lut_mask = 16'hAACC;
defparam \mem~1566 .sum_lutc_input = "datac";

dffeas \internal_out_payload[131] (
	.clk(wire_pll7_clk_0),
	.d(\mem~1566_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[131]~q ),
	.prn(vcc));
defparam \internal_out_payload[131] .is_wysiwyg = "true";
defparam \internal_out_payload[131] .power_up = "low";

endmodule

module cycloneiv_altera_dcfifo_synchronizer_bundle (
	altera_reset_synchronizer_int_chain_out,
	dreg_1,
	dreg_11,
	dreg_12,
	dreg_13,
	out_rd_ptr_gray_1,
	out_rd_ptr_gray_0,
	out_rd_ptr_gray_3,
	out_rd_ptr_gray_2,
	clock_bridge_0_in_clk_clk)/* synthesis synthesis_greybox=0 */;
input 	altera_reset_synchronizer_int_chain_out;
output 	dreg_1;
output 	dreg_11;
output 	dreg_12;
output 	dreg_13;
input 	out_rd_ptr_gray_1;
input 	out_rd_ptr_gray_0;
input 	out_rd_ptr_gray_3;
input 	out_rd_ptr_gray_2;
input 	clock_bridge_0_in_clk_clk;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;



cycloneiv_altera_std_synchronizer_nocut_3 \sync[3].u (
	.reset_n(altera_reset_synchronizer_int_chain_out),
	.dreg_1(dreg_12),
	.din(out_rd_ptr_gray_3),
	.clk(clock_bridge_0_in_clk_clk));

cycloneiv_altera_std_synchronizer_nocut_2 \sync[2].u (
	.reset_n(altera_reset_synchronizer_int_chain_out),
	.dreg_1(dreg_13),
	.din(out_rd_ptr_gray_2),
	.clk(clock_bridge_0_in_clk_clk));

cycloneiv_altera_std_synchronizer_nocut_1 \sync[1].u (
	.reset_n(altera_reset_synchronizer_int_chain_out),
	.dreg_1(dreg_1),
	.din(out_rd_ptr_gray_1),
	.clk(clock_bridge_0_in_clk_clk));

cycloneiv_altera_std_synchronizer_nocut \sync[0].u (
	.reset_n(altera_reset_synchronizer_int_chain_out),
	.dreg_1(dreg_11),
	.din(out_rd_ptr_gray_0),
	.clk(clock_bridge_0_in_clk_clk));

endmodule

module cycloneiv_altera_std_synchronizer_nocut (
	reset_n,
	dreg_1,
	din,
	clk)/* synthesis synthesis_greybox=0 */;
input 	reset_n;
output 	dreg_1;
input 	din;
input 	clk;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \din_s1~q ;
wire \dreg[0]~q ;


dffeas \dreg[1] (
	.clk(clk),
	.d(\dreg[0]~q ),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(dreg_1),
	.prn(vcc));
defparam \dreg[1] .is_wysiwyg = "true";
defparam \dreg[1] .power_up = "low";

dffeas din_s1(
	.clk(clk),
	.d(din),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\din_s1~q ),
	.prn(vcc));
defparam din_s1.is_wysiwyg = "true";
defparam din_s1.power_up = "low";

dffeas \dreg[0] (
	.clk(clk),
	.d(\din_s1~q ),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\dreg[0]~q ),
	.prn(vcc));
defparam \dreg[0] .is_wysiwyg = "true";
defparam \dreg[0] .power_up = "low";

endmodule

module cycloneiv_altera_std_synchronizer_nocut_1 (
	reset_n,
	dreg_1,
	din,
	clk)/* synthesis synthesis_greybox=0 */;
input 	reset_n;
output 	dreg_1;
input 	din;
input 	clk;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \din_s1~q ;
wire \dreg[0]~q ;


dffeas \dreg[1] (
	.clk(clk),
	.d(\dreg[0]~q ),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(dreg_1),
	.prn(vcc));
defparam \dreg[1] .is_wysiwyg = "true";
defparam \dreg[1] .power_up = "low";

dffeas din_s1(
	.clk(clk),
	.d(din),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\din_s1~q ),
	.prn(vcc));
defparam din_s1.is_wysiwyg = "true";
defparam din_s1.power_up = "low";

dffeas \dreg[0] (
	.clk(clk),
	.d(\din_s1~q ),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\dreg[0]~q ),
	.prn(vcc));
defparam \dreg[0] .is_wysiwyg = "true";
defparam \dreg[0] .power_up = "low";

endmodule

module cycloneiv_altera_std_synchronizer_nocut_2 (
	reset_n,
	dreg_1,
	din,
	clk)/* synthesis synthesis_greybox=0 */;
input 	reset_n;
output 	dreg_1;
input 	din;
input 	clk;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \din_s1~q ;
wire \dreg[0]~q ;


dffeas \dreg[1] (
	.clk(clk),
	.d(\dreg[0]~q ),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(dreg_1),
	.prn(vcc));
defparam \dreg[1] .is_wysiwyg = "true";
defparam \dreg[1] .power_up = "low";

dffeas din_s1(
	.clk(clk),
	.d(din),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\din_s1~q ),
	.prn(vcc));
defparam din_s1.is_wysiwyg = "true";
defparam din_s1.power_up = "low";

dffeas \dreg[0] (
	.clk(clk),
	.d(\din_s1~q ),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\dreg[0]~q ),
	.prn(vcc));
defparam \dreg[0] .is_wysiwyg = "true";
defparam \dreg[0] .power_up = "low";

endmodule

module cycloneiv_altera_std_synchronizer_nocut_3 (
	reset_n,
	dreg_1,
	din,
	clk)/* synthesis synthesis_greybox=0 */;
input 	reset_n;
output 	dreg_1;
input 	din;
input 	clk;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \din_s1~q ;
wire \dreg[0]~q ;


dffeas \dreg[1] (
	.clk(clk),
	.d(\dreg[0]~q ),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(dreg_1),
	.prn(vcc));
defparam \dreg[1] .is_wysiwyg = "true";
defparam \dreg[1] .power_up = "low";

dffeas din_s1(
	.clk(clk),
	.d(din),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\din_s1~q ),
	.prn(vcc));
defparam din_s1.is_wysiwyg = "true";
defparam din_s1.power_up = "low";

dffeas \dreg[0] (
	.clk(clk),
	.d(\din_s1~q ),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\dreg[0]~q ),
	.prn(vcc));
defparam \dreg[0] .is_wysiwyg = "true";
defparam \dreg[0] .power_up = "low";

endmodule

module cycloneiv_altera_dcfifo_synchronizer_bundle_1 (
	wire_pll7_clk_0,
	r_sync_rst,
	dreg_1,
	dreg_11,
	dreg_12,
	dreg_13,
	in_wr_ptr_gray_0,
	in_wr_ptr_gray_1,
	in_wr_ptr_gray_2,
	in_wr_ptr_gray_3)/* synthesis synthesis_greybox=0 */;
input 	wire_pll7_clk_0;
input 	r_sync_rst;
output 	dreg_1;
output 	dreg_11;
output 	dreg_12;
output 	dreg_13;
input 	in_wr_ptr_gray_0;
input 	in_wr_ptr_gray_1;
input 	in_wr_ptr_gray_2;
input 	in_wr_ptr_gray_3;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;



cycloneiv_altera_std_synchronizer_nocut_7 \sync[3].u (
	.clk(wire_pll7_clk_0),
	.reset_n(r_sync_rst),
	.dreg_1(dreg_13),
	.din(in_wr_ptr_gray_3));

cycloneiv_altera_std_synchronizer_nocut_6 \sync[2].u (
	.clk(wire_pll7_clk_0),
	.reset_n(r_sync_rst),
	.dreg_1(dreg_12),
	.din(in_wr_ptr_gray_2));

cycloneiv_altera_std_synchronizer_nocut_5 \sync[1].u (
	.clk(wire_pll7_clk_0),
	.reset_n(r_sync_rst),
	.dreg_1(dreg_11),
	.din(in_wr_ptr_gray_1));

cycloneiv_altera_std_synchronizer_nocut_4 \sync[0].u (
	.clk(wire_pll7_clk_0),
	.reset_n(r_sync_rst),
	.dreg_1(dreg_1),
	.din(in_wr_ptr_gray_0));

endmodule

module cycloneiv_altera_std_synchronizer_nocut_4 (
	clk,
	reset_n,
	dreg_1,
	din)/* synthesis synthesis_greybox=0 */;
input 	clk;
input 	reset_n;
output 	dreg_1;
input 	din;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \din_s1~q ;
wire \dreg[0]~q ;


dffeas \dreg[1] (
	.clk(clk),
	.d(\dreg[0]~q ),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(dreg_1),
	.prn(vcc));
defparam \dreg[1] .is_wysiwyg = "true";
defparam \dreg[1] .power_up = "low";

dffeas din_s1(
	.clk(clk),
	.d(din),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\din_s1~q ),
	.prn(vcc));
defparam din_s1.is_wysiwyg = "true";
defparam din_s1.power_up = "low";

dffeas \dreg[0] (
	.clk(clk),
	.d(\din_s1~q ),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\dreg[0]~q ),
	.prn(vcc));
defparam \dreg[0] .is_wysiwyg = "true";
defparam \dreg[0] .power_up = "low";

endmodule

module cycloneiv_altera_std_synchronizer_nocut_5 (
	clk,
	reset_n,
	dreg_1,
	din)/* synthesis synthesis_greybox=0 */;
input 	clk;
input 	reset_n;
output 	dreg_1;
input 	din;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \din_s1~q ;
wire \dreg[0]~q ;


dffeas \dreg[1] (
	.clk(clk),
	.d(\dreg[0]~q ),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(dreg_1),
	.prn(vcc));
defparam \dreg[1] .is_wysiwyg = "true";
defparam \dreg[1] .power_up = "low";

dffeas din_s1(
	.clk(clk),
	.d(din),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\din_s1~q ),
	.prn(vcc));
defparam din_s1.is_wysiwyg = "true";
defparam din_s1.power_up = "low";

dffeas \dreg[0] (
	.clk(clk),
	.d(\din_s1~q ),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\dreg[0]~q ),
	.prn(vcc));
defparam \dreg[0] .is_wysiwyg = "true";
defparam \dreg[0] .power_up = "low";

endmodule

module cycloneiv_altera_std_synchronizer_nocut_6 (
	clk,
	reset_n,
	dreg_1,
	din)/* synthesis synthesis_greybox=0 */;
input 	clk;
input 	reset_n;
output 	dreg_1;
input 	din;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \din_s1~q ;
wire \dreg[0]~q ;


dffeas \dreg[1] (
	.clk(clk),
	.d(\dreg[0]~q ),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(dreg_1),
	.prn(vcc));
defparam \dreg[1] .is_wysiwyg = "true";
defparam \dreg[1] .power_up = "low";

dffeas din_s1(
	.clk(clk),
	.d(din),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\din_s1~q ),
	.prn(vcc));
defparam din_s1.is_wysiwyg = "true";
defparam din_s1.power_up = "low";

dffeas \dreg[0] (
	.clk(clk),
	.d(\din_s1~q ),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\dreg[0]~q ),
	.prn(vcc));
defparam \dreg[0] .is_wysiwyg = "true";
defparam \dreg[0] .power_up = "low";

endmodule

module cycloneiv_altera_std_synchronizer_nocut_7 (
	clk,
	reset_n,
	dreg_1,
	din)/* synthesis synthesis_greybox=0 */;
input 	clk;
input 	reset_n;
output 	dreg_1;
input 	din;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \din_s1~q ;
wire \dreg[0]~q ;


dffeas \dreg[1] (
	.clk(clk),
	.d(\dreg[0]~q ),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(dreg_1),
	.prn(vcc));
defparam \dreg[1] .is_wysiwyg = "true";
defparam \dreg[1] .power_up = "low";

dffeas din_s1(
	.clk(clk),
	.d(din),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\din_s1~q ),
	.prn(vcc));
defparam din_s1.is_wysiwyg = "true";
defparam din_s1.power_up = "low";

dffeas \dreg[0] (
	.clk(clk),
	.d(\din_s1~q ),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\dreg[0]~q ),
	.prn(vcc));
defparam \dreg[0] .is_wysiwyg = "true";
defparam \dreg[0] .power_up = "low";

endmodule

module cycloneiv_altera_avalon_dc_fifo_2 (
	wire_pll7_clk_0,
	read_cp_data_113,
	read_cp_data_114,
	read_cp_data_115,
	read_cp_data_116,
	read_cp_data_117,
	read_cp_data_118,
	read_cp_data_119,
	read_cp_data_120,
	read_cp_data_121,
	altera_reset_synchronizer_int_chain_out,
	full1,
	Equal1,
	has_pending_responses,
	full2,
	last_channel_0,
	r_sync_rst,
	saved_grant_1,
	out_payload_146,
	out_valid1,
	out_payload_71,
	out_payload_132,
	out_payload_133,
	out_payload_134,
	out_payload_75,
	out_payload_74,
	out_payload_76,
	out_payload_123,
	out_payload_120,
	out_payload_121,
	out_payload_122,
	out_payload_115,
	out_payload_116,
	out_payload_117,
	out_payload_118,
	out_payload_119,
	out_payload_147,
	out_payload_77,
	out_payload_78,
	out_payload_79,
	out_payload_80,
	out_payload_81,
	out_payload_82,
	out_payload_83,
	out_payload_84,
	out_payload_85,
	out_payload_125,
	out_payload_124,
	out_payload_126,
	out_payload_127,
	out_payload_128,
	out_payload_129,
	out_payload_130,
	out_payload_131,
	data1_53,
	data1_22,
	data1_12,
	data1_11,
	data1_10,
	data1_21,
	data1_23,
	data1_54,
	data1_24,
	data1_25,
	data1_26,
	data1_27,
	data1_28,
	data1_29,
	data1_30,
	data1_31,
	data1_32,
	Selector14,
	Selector15,
	Selector13,
	Selector12,
	Selector11,
	Selector10,
	Selector9,
	Selector8,
	nxt_in_ready,
	clock_bridge_0_in_clk_clk)/* synthesis synthesis_greybox=0 */;
input 	wire_pll7_clk_0;
input 	read_cp_data_113;
input 	read_cp_data_114;
input 	read_cp_data_115;
input 	read_cp_data_116;
input 	read_cp_data_117;
input 	read_cp_data_118;
input 	read_cp_data_119;
input 	read_cp_data_120;
input 	read_cp_data_121;
input 	altera_reset_synchronizer_int_chain_out;
input 	full1;
input 	Equal1;
input 	has_pending_responses;
output 	full2;
input 	last_channel_0;
input 	r_sync_rst;
input 	saved_grant_1;
output 	out_payload_146;
output 	out_valid1;
output 	out_payload_71;
output 	out_payload_132;
output 	out_payload_133;
output 	out_payload_134;
output 	out_payload_75;
output 	out_payload_74;
output 	out_payload_76;
output 	out_payload_123;
output 	out_payload_120;
output 	out_payload_121;
output 	out_payload_122;
output 	out_payload_115;
output 	out_payload_116;
output 	out_payload_117;
output 	out_payload_118;
output 	out_payload_119;
output 	out_payload_147;
output 	out_payload_77;
output 	out_payload_78;
output 	out_payload_79;
output 	out_payload_80;
output 	out_payload_81;
output 	out_payload_82;
output 	out_payload_83;
output 	out_payload_84;
output 	out_payload_85;
output 	out_payload_125;
output 	out_payload_124;
output 	out_payload_126;
output 	out_payload_127;
output 	out_payload_128;
output 	out_payload_129;
output 	out_payload_130;
output 	out_payload_131;
input 	data1_53;
input 	data1_22;
input 	data1_12;
input 	data1_11;
input 	data1_10;
input 	data1_21;
input 	data1_23;
input 	data1_54;
input 	data1_24;
input 	data1_25;
input 	data1_26;
input 	data1_27;
input 	data1_28;
input 	data1_29;
input 	data1_30;
input 	data1_31;
input 	data1_32;
input 	Selector14;
input 	Selector15;
input 	Selector13;
input 	Selector12;
input 	Selector11;
input 	Selector10;
input 	Selector9;
input 	Selector8;
input 	nxt_in_ready;
input 	clock_bridge_0_in_clk_clk;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \read_crosser|sync[1].u|dreg[1]~q ;
wire \read_crosser|sync[0].u|dreg[1]~q ;
wire \read_crosser|sync[3].u|dreg[1]~q ;
wire \read_crosser|sync[2].u|dreg[1]~q ;
wire \out_rd_ptr_gray[1]~q ;
wire \out_rd_ptr_gray[0]~q ;
wire \out_rd_ptr_gray[3]~q ;
wire \out_rd_ptr_gray[2]~q ;
wire \bin2gray~0_combout ;
wire \Add1~0_combout ;
wire \bin2gray~1_combout ;
wire \write_crosser|sync[0].u|dreg[1]~q ;
wire \write_crosser|sync[1].u|dreg[1]~q ;
wire \write_crosser|sync[2].u|dreg[1]~q ;
wire \write_crosser|sync[3].u|dreg[1]~q ;
wire \in_wr_ptr_gray[0]~q ;
wire \in_wr_ptr_gray[1]~q ;
wire \in_wr_ptr_gray[2]~q ;
wire \in_wr_ptr_gray[3]~q ;
wire \Add0~1_combout ;
wire \bin2gray~2_combout ;
wire \bin2gray~3_combout ;
wire \in_wr_ptr[2]~q ;
wire \next_in_wr_ptr~0_combout ;
wire \next_in_wr_ptr[0]~4_combout ;
wire \in_wr_ptr[0]~q ;
wire \next_in_wr_ptr[1]~3_combout ;
wire \in_wr_ptr[1]~q ;
wire \next_in_wr_ptr~1_combout ;
wire \next_in_wr_ptr[2]~2_combout ;
wire \in_wr_ptr[3]~q ;
wire \Add0~0_combout ;
wire \next_in_wr_ptr[3]~5_combout ;
wire \full~0_combout ;
wire \full~1_combout ;
wire \full~2_combout ;
wire \mem~650_combout ;
wire \mem~387_q ;
wire \out_rd_ptr[0]~q ;
wire \out_rd_ptr[1]~q ;
wire \mem_rd_ptr[1]~1_combout ;
wire \out_rd_ptr[2]~q ;
wire \mem_rd_ptr[2]~0_combout ;
wire \out_rd_ptr[3]~q ;
wire \Add1~1_combout ;
wire \next_out_rd_ptr[3]~1_combout ;
wire \Equal0~0_combout ;
wire \Equal0~1_combout ;
wire \Equal0~2_combout ;
wire \empty~q ;
wire \next_out_rd_ptr~0_combout ;
wire \mem_rd_ptr[0]~2_combout ;
wire \mem~651_combout ;
wire \mem~452_q ;
wire \mem~652_combout ;
wire \mem~322_q ;
wire \mem~520_combout ;
wire \mem~653_combout ;
wire \mem~517_q ;
wire \mem~521_combout ;
wire \mem~654_combout ;
wire \mem~192_q ;
wire \mem~655_combout ;
wire \mem~127_q ;
wire \mem~656_combout ;
wire \mem~62_q ;
wire \mem~522_combout ;
wire \mem~657_combout ;
wire \mem~257_q ;
wire \mem~523_combout ;
wire \mem~524_combout ;
wire \internal_out_payload[146]~q ;
wire \internal_out_ready~combout ;
wire \mem~384_q ;
wire \mem~449_q ;
wire \mem~319_q ;
wire \mem~525_combout ;
wire \mem~514_q ;
wire \mem~526_combout ;
wire \mem~189_q ;
wire \mem~124_q ;
wire \mem~59_q ;
wire \mem~527_combout ;
wire \mem~254_q ;
wire \mem~528_combout ;
wire \mem~529_combout ;
wire \internal_out_payload[132]~q ;
wire \mem~385_q ;
wire \mem~450_q ;
wire \mem~320_q ;
wire \mem~530_combout ;
wire \mem~515_q ;
wire \mem~531_combout ;
wire \mem~190_q ;
wire \mem~125_q ;
wire \mem~60_q ;
wire \mem~532_combout ;
wire \mem~255_q ;
wire \mem~533_combout ;
wire \mem~534_combout ;
wire \internal_out_payload[133]~q ;
wire \mem~386_q ;
wire \mem~451_q ;
wire \mem~321_q ;
wire \mem~535_combout ;
wire \mem~516_q ;
wire \mem~536_combout ;
wire \mem~191_q ;
wire \mem~126_q ;
wire \mem~61_q ;
wire \mem~537_combout ;
wire \mem~256_q ;
wire \mem~538_combout ;
wire \mem~539_combout ;
wire \internal_out_payload[134]~q ;
wire \mem~334_q ;
wire \mem~399_q ;
wire \mem~269_q ;
wire \mem~540_combout ;
wire \mem~464_q ;
wire \mem~541_combout ;
wire \mem~139_q ;
wire \mem~74_q ;
wire \mem~9_q ;
wire \mem~542_combout ;
wire \mem~204_q ;
wire \mem~543_combout ;
wire \mem~544_combout ;
wire \internal_out_payload[75]~q ;
wire \mem~333_q ;
wire \mem~398_q ;
wire \mem~268_q ;
wire \mem~545_combout ;
wire \mem~463_q ;
wire \mem~546_combout ;
wire \mem~138_q ;
wire \mem~73_q ;
wire \mem~8_q ;
wire \mem~547_combout ;
wire \mem~203_q ;
wire \mem~548_combout ;
wire \mem~549_combout ;
wire \internal_out_payload[74]~q ;
wire \mem~335_q ;
wire \mem~400_q ;
wire \mem~270_q ;
wire \mem~550_combout ;
wire \mem~465_q ;
wire \mem~551_combout ;
wire \mem~140_q ;
wire \mem~75_q ;
wire \mem~10_q ;
wire \mem~552_combout ;
wire \mem~205_q ;
wire \mem~553_combout ;
wire \mem~554_combout ;
wire \internal_out_payload[76]~q ;
wire \mem~375_q ;
wire \mem~440_q ;
wire \mem~310_q ;
wire \mem~555_combout ;
wire \mem~505_q ;
wire \mem~556_combout ;
wire \mem~180_q ;
wire \mem~115_q ;
wire \mem~50_q ;
wire \mem~557_combout ;
wire \mem~245_q ;
wire \mem~558_combout ;
wire \mem~559_combout ;
wire \internal_out_payload[123]~q ;
wire \mem~372_q ;
wire \mem~437_q ;
wire \mem~307_q ;
wire \mem~560_combout ;
wire \mem~502_q ;
wire \mem~561_combout ;
wire \mem~177_q ;
wire \mem~112_q ;
wire \mem~47_q ;
wire \mem~562_combout ;
wire \mem~242_q ;
wire \mem~563_combout ;
wire \mem~564_combout ;
wire \internal_out_payload[120]~q ;
wire \mem~373_q ;
wire \mem~438_q ;
wire \mem~308_q ;
wire \mem~565_combout ;
wire \mem~503_q ;
wire \mem~566_combout ;
wire \mem~178_q ;
wire \mem~113_q ;
wire \mem~48_q ;
wire \mem~567_combout ;
wire \mem~243_q ;
wire \mem~568_combout ;
wire \mem~569_combout ;
wire \internal_out_payload[121]~q ;
wire \mem~374_q ;
wire \mem~439_q ;
wire \mem~309_q ;
wire \mem~570_combout ;
wire \mem~504_q ;
wire \mem~571_combout ;
wire \mem~179_q ;
wire \mem~114_q ;
wire \mem~49_q ;
wire \mem~572_combout ;
wire \mem~244_q ;
wire \mem~573_combout ;
wire \mem~574_combout ;
wire \internal_out_payload[122]~q ;
wire \mem~367_q ;
wire \mem~432_q ;
wire \mem~302_q ;
wire \mem~575_combout ;
wire \mem~497_q ;
wire \mem~576_combout ;
wire \mem~172_q ;
wire \mem~107_q ;
wire \mem~42_q ;
wire \mem~577_combout ;
wire \mem~237_q ;
wire \mem~578_combout ;
wire \mem~579_combout ;
wire \internal_out_payload[115]~q ;
wire \mem~368_q ;
wire \mem~433_q ;
wire \mem~303_q ;
wire \mem~580_combout ;
wire \mem~498_q ;
wire \mem~581_combout ;
wire \mem~173_q ;
wire \mem~108_q ;
wire \mem~43_q ;
wire \mem~582_combout ;
wire \mem~238_q ;
wire \mem~583_combout ;
wire \mem~584_combout ;
wire \internal_out_payload[116]~q ;
wire \mem~369_q ;
wire \mem~434_q ;
wire \mem~304_q ;
wire \mem~585_combout ;
wire \mem~499_q ;
wire \mem~586_combout ;
wire \mem~174_q ;
wire \mem~109_q ;
wire \mem~44_q ;
wire \mem~587_combout ;
wire \mem~239_q ;
wire \mem~588_combout ;
wire \mem~589_combout ;
wire \internal_out_payload[117]~q ;
wire \mem~370_q ;
wire \mem~435_q ;
wire \mem~305_q ;
wire \mem~590_combout ;
wire \mem~500_q ;
wire \mem~591_combout ;
wire \mem~175_q ;
wire \mem~110_q ;
wire \mem~45_q ;
wire \mem~592_combout ;
wire \mem~240_q ;
wire \mem~593_combout ;
wire \mem~594_combout ;
wire \internal_out_payload[118]~q ;
wire \mem~371_q ;
wire \mem~436_q ;
wire \mem~306_q ;
wire \mem~595_combout ;
wire \mem~501_q ;
wire \mem~596_combout ;
wire \mem~176_q ;
wire \mem~111_q ;
wire \mem~46_q ;
wire \mem~597_combout ;
wire \mem~241_q ;
wire \mem~598_combout ;
wire \mem~599_combout ;
wire \internal_out_payload[119]~q ;
wire \mem~388_q ;
wire \mem~453_q ;
wire \mem~323_q ;
wire \mem~600_combout ;
wire \mem~518_q ;
wire \mem~601_combout ;
wire \mem~193_q ;
wire \mem~128_q ;
wire \mem~63_q ;
wire \mem~602_combout ;
wire \mem~258_q ;
wire \mem~603_combout ;
wire \mem~604_combout ;
wire \internal_out_payload[147]~q ;
wire \mem~336_q ;
wire \mem~401_q ;
wire \mem~271_q ;
wire \mem~605_combout ;
wire \mem~466_q ;
wire \mem~606_combout ;
wire \mem~141_q ;
wire \mem~76_q ;
wire \mem~11_q ;
wire \mem~607_combout ;
wire \mem~206_q ;
wire \mem~608_combout ;
wire \mem~609_combout ;
wire \internal_out_payload[77]~q ;
wire \mem~337_q ;
wire \mem~402_q ;
wire \mem~272_q ;
wire \mem~610_combout ;
wire \mem~467_q ;
wire \mem~611_combout ;
wire \mem~142_q ;
wire \mem~77_q ;
wire \mem~12_q ;
wire \mem~612_combout ;
wire \mem~207_q ;
wire \mem~613_combout ;
wire \mem~614_combout ;
wire \internal_out_payload[78]~q ;
wire \mem~338_q ;
wire \mem~403_q ;
wire \mem~273_q ;
wire \mem~615_combout ;
wire \mem~468_q ;
wire \mem~616_combout ;
wire \mem~143_q ;
wire \mem~78_q ;
wire \mem~13_q ;
wire \mem~617_combout ;
wire \mem~208_q ;
wire \mem~618_combout ;
wire \mem~619_combout ;
wire \internal_out_payload[79]~q ;
wire \mem~339_q ;
wire \mem~404_q ;
wire \mem~274_q ;
wire \mem~620_combout ;
wire \mem~469_q ;
wire \mem~621_combout ;
wire \mem~144_q ;
wire \mem~79_q ;
wire \mem~14_q ;
wire \mem~622_combout ;
wire \mem~209_q ;
wire \mem~623_combout ;
wire \mem~624_combout ;
wire \internal_out_payload[80]~q ;
wire \mem~340_q ;
wire \mem~405_q ;
wire \mem~275_q ;
wire \mem~625_combout ;
wire \mem~470_q ;
wire \mem~626_combout ;
wire \mem~145_q ;
wire \mem~80_q ;
wire \mem~15_q ;
wire \mem~627_combout ;
wire \mem~210_q ;
wire \mem~628_combout ;
wire \mem~629_combout ;
wire \internal_out_payload[81]~q ;
wire \mem~341_q ;
wire \mem~406_q ;
wire \mem~276_q ;
wire \mem~630_combout ;
wire \mem~471_q ;
wire \mem~631_combout ;
wire \mem~146_q ;
wire \mem~81_q ;
wire \mem~16_q ;
wire \mem~632_combout ;
wire \mem~211_q ;
wire \mem~633_combout ;
wire \mem~634_combout ;
wire \internal_out_payload[82]~q ;
wire \mem~342_q ;
wire \mem~407_q ;
wire \mem~277_q ;
wire \mem~635_combout ;
wire \mem~472_q ;
wire \mem~636_combout ;
wire \mem~147_q ;
wire \mem~82_q ;
wire \mem~17_q ;
wire \mem~637_combout ;
wire \mem~212_q ;
wire \mem~638_combout ;
wire \mem~639_combout ;
wire \internal_out_payload[83]~q ;
wire \mem~343_q ;
wire \mem~408_q ;
wire \mem~278_q ;
wire \mem~640_combout ;
wire \mem~473_q ;
wire \mem~641_combout ;
wire \mem~148_q ;
wire \mem~83_q ;
wire \mem~18_q ;
wire \mem~642_combout ;
wire \mem~213_q ;
wire \mem~643_combout ;
wire \mem~644_combout ;
wire \internal_out_payload[84]~q ;
wire \mem~344_q ;
wire \mem~409_q ;
wire \mem~279_q ;
wire \mem~645_combout ;
wire \mem~474_q ;
wire \mem~646_combout ;
wire \mem~149_q ;
wire \mem~84_q ;
wire \mem~19_q ;
wire \mem~647_combout ;
wire \mem~214_q ;
wire \mem~648_combout ;
wire \mem~649_combout ;
wire \internal_out_payload[85]~q ;
wire \mem~377_q ;
wire \mem~442_q ;
wire \mem~312_q ;
wire \mem~658_combout ;
wire \mem~507_q ;
wire \mem~659_combout ;
wire \mem~182_q ;
wire \mem~117_q ;
wire \mem~52_q ;
wire \mem~660_combout ;
wire \mem~247_q ;
wire \mem~661_combout ;
wire \mem~662_combout ;
wire \internal_out_payload[125]~q ;
wire \mem~376_q ;
wire \mem~441_q ;
wire \mem~311_q ;
wire \mem~663_combout ;
wire \mem~506_q ;
wire \mem~664_combout ;
wire \mem~181_q ;
wire \mem~116_q ;
wire \mem~51_q ;
wire \mem~665_combout ;
wire \mem~246_q ;
wire \mem~666_combout ;
wire \mem~667_combout ;
wire \internal_out_payload[124]~q ;
wire \mem~378_q ;
wire \mem~443_q ;
wire \mem~313_q ;
wire \mem~668_combout ;
wire \mem~508_q ;
wire \mem~669_combout ;
wire \mem~183_q ;
wire \mem~118_q ;
wire \mem~53_q ;
wire \mem~670_combout ;
wire \mem~248_q ;
wire \mem~671_combout ;
wire \mem~672_combout ;
wire \internal_out_payload[126]~q ;
wire \mem~379_q ;
wire \mem~444_q ;
wire \mem~314_q ;
wire \mem~673_combout ;
wire \mem~509_q ;
wire \mem~674_combout ;
wire \mem~184_q ;
wire \mem~119_q ;
wire \mem~54_q ;
wire \mem~675_combout ;
wire \mem~249_q ;
wire \mem~676_combout ;
wire \mem~677_combout ;
wire \internal_out_payload[127]~q ;
wire \mem~380_q ;
wire \mem~445_q ;
wire \mem~315_q ;
wire \mem~678_combout ;
wire \mem~510_q ;
wire \mem~679_combout ;
wire \mem~185_q ;
wire \mem~120_q ;
wire \mem~55_q ;
wire \mem~680_combout ;
wire \mem~250_q ;
wire \mem~681_combout ;
wire \mem~682_combout ;
wire \internal_out_payload[128]~q ;
wire \mem~381_q ;
wire \mem~446_q ;
wire \mem~316_q ;
wire \mem~683_combout ;
wire \mem~511_q ;
wire \mem~684_combout ;
wire \mem~186_q ;
wire \mem~121_q ;
wire \mem~56_q ;
wire \mem~685_combout ;
wire \mem~251_q ;
wire \mem~686_combout ;
wire \mem~687_combout ;
wire \internal_out_payload[129]~q ;
wire \mem~382_q ;
wire \mem~447_q ;
wire \mem~317_q ;
wire \mem~688_combout ;
wire \mem~512_q ;
wire \mem~689_combout ;
wire \mem~187_q ;
wire \mem~122_q ;
wire \mem~57_q ;
wire \mem~690_combout ;
wire \mem~252_q ;
wire \mem~691_combout ;
wire \mem~692_combout ;
wire \internal_out_payload[130]~q ;
wire \mem~383_q ;
wire \mem~448_q ;
wire \mem~318_q ;
wire \mem~693_combout ;
wire \mem~513_q ;
wire \mem~694_combout ;
wire \mem~188_q ;
wire \mem~123_q ;
wire \mem~58_q ;
wire \mem~695_combout ;
wire \mem~253_q ;
wire \mem~696_combout ;
wire \mem~697_combout ;
wire \internal_out_payload[131]~q ;


cycloneiv_altera_dcfifo_synchronizer_bundle_2 read_crosser(
	.altera_reset_synchronizer_int_chain_out(altera_reset_synchronizer_int_chain_out),
	.dreg_1(\read_crosser|sync[1].u|dreg[1]~q ),
	.dreg_11(\read_crosser|sync[0].u|dreg[1]~q ),
	.dreg_12(\read_crosser|sync[3].u|dreg[1]~q ),
	.dreg_13(\read_crosser|sync[2].u|dreg[1]~q ),
	.out_rd_ptr_gray_1(\out_rd_ptr_gray[1]~q ),
	.out_rd_ptr_gray_0(\out_rd_ptr_gray[0]~q ),
	.out_rd_ptr_gray_3(\out_rd_ptr_gray[3]~q ),
	.out_rd_ptr_gray_2(\out_rd_ptr_gray[2]~q ),
	.clock_bridge_0_in_clk_clk(clock_bridge_0_in_clk_clk));

cycloneiv_altera_dcfifo_synchronizer_bundle_3 write_crosser(
	.wire_pll7_clk_0(wire_pll7_clk_0),
	.r_sync_rst(r_sync_rst),
	.dreg_1(\write_crosser|sync[0].u|dreg[1]~q ),
	.dreg_11(\write_crosser|sync[1].u|dreg[1]~q ),
	.dreg_12(\write_crosser|sync[2].u|dreg[1]~q ),
	.dreg_13(\write_crosser|sync[3].u|dreg[1]~q ),
	.in_wr_ptr_gray_0(\in_wr_ptr_gray[0]~q ),
	.in_wr_ptr_gray_1(\in_wr_ptr_gray[1]~q ),
	.in_wr_ptr_gray_2(\in_wr_ptr_gray[2]~q ),
	.in_wr_ptr_gray_3(\in_wr_ptr_gray[3]~q ));

dffeas \out_rd_ptr_gray[1] (
	.clk(wire_pll7_clk_0),
	.d(\bin2gray~0_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\out_rd_ptr_gray[1]~q ),
	.prn(vcc));
defparam \out_rd_ptr_gray[1] .is_wysiwyg = "true";
defparam \out_rd_ptr_gray[1] .power_up = "low";

dffeas \out_rd_ptr_gray[0] (
	.clk(wire_pll7_clk_0),
	.d(\Add1~0_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\out_rd_ptr_gray[0]~q ),
	.prn(vcc));
defparam \out_rd_ptr_gray[0] .is_wysiwyg = "true";
defparam \out_rd_ptr_gray[0] .power_up = "low";

dffeas \out_rd_ptr_gray[3] (
	.clk(wire_pll7_clk_0),
	.d(\out_rd_ptr[3]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\out_rd_ptr_gray[3]~q ),
	.prn(vcc));
defparam \out_rd_ptr_gray[3] .is_wysiwyg = "true";
defparam \out_rd_ptr_gray[3] .power_up = "low";

dffeas \out_rd_ptr_gray[2] (
	.clk(wire_pll7_clk_0),
	.d(\bin2gray~1_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\out_rd_ptr_gray[2]~q ),
	.prn(vcc));
defparam \out_rd_ptr_gray[2] .is_wysiwyg = "true";
defparam \out_rd_ptr_gray[2] .power_up = "low";

cycloneive_lcell_comb \bin2gray~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\out_rd_ptr[2]~q ),
	.datad(\out_rd_ptr[1]~q ),
	.cin(gnd),
	.combout(\bin2gray~0_combout ),
	.cout());
defparam \bin2gray~0 .lut_mask = 16'h0FF0;
defparam \bin2gray~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add1~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\out_rd_ptr[1]~q ),
	.datad(\out_rd_ptr[0]~q ),
	.cin(gnd),
	.combout(\Add1~0_combout ),
	.cout());
defparam \Add1~0 .lut_mask = 16'h0FF0;
defparam \Add1~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \bin2gray~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\out_rd_ptr[3]~q ),
	.datad(\out_rd_ptr[2]~q ),
	.cin(gnd),
	.combout(\bin2gray~1_combout ),
	.cout());
defparam \bin2gray~1 .lut_mask = 16'h0FF0;
defparam \bin2gray~1 .sum_lutc_input = "datac";

dffeas \in_wr_ptr_gray[0] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\Add0~1_combout ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\in_wr_ptr_gray[0]~q ),
	.prn(vcc));
defparam \in_wr_ptr_gray[0] .is_wysiwyg = "true";
defparam \in_wr_ptr_gray[0] .power_up = "low";

dffeas \in_wr_ptr_gray[1] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\bin2gray~2_combout ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\in_wr_ptr_gray[1]~q ),
	.prn(vcc));
defparam \in_wr_ptr_gray[1] .is_wysiwyg = "true";
defparam \in_wr_ptr_gray[1] .power_up = "low";

dffeas \in_wr_ptr_gray[2] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\bin2gray~3_combout ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\in_wr_ptr_gray[2]~q ),
	.prn(vcc));
defparam \in_wr_ptr_gray[2] .is_wysiwyg = "true";
defparam \in_wr_ptr_gray[2] .power_up = "low";

dffeas \in_wr_ptr_gray[3] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\in_wr_ptr[3]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\in_wr_ptr_gray[3]~q ),
	.prn(vcc));
defparam \in_wr_ptr_gray[3] .is_wysiwyg = "true";
defparam \in_wr_ptr_gray[3] .power_up = "low";

cycloneive_lcell_comb \Add0~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\in_wr_ptr[1]~q ),
	.datad(\in_wr_ptr[0]~q ),
	.cin(gnd),
	.combout(\Add0~1_combout ),
	.cout());
defparam \Add0~1 .lut_mask = 16'h0FF0;
defparam \Add0~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \bin2gray~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\in_wr_ptr[2]~q ),
	.datad(\in_wr_ptr[1]~q ),
	.cin(gnd),
	.combout(\bin2gray~2_combout ),
	.cout());
defparam \bin2gray~2 .lut_mask = 16'h0FF0;
defparam \bin2gray~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \bin2gray~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\in_wr_ptr[3]~q ),
	.datad(\in_wr_ptr[2]~q ),
	.cin(gnd),
	.combout(\bin2gray~3_combout ),
	.cout());
defparam \bin2gray~3 .lut_mask = 16'h0FF0;
defparam \bin2gray~3 .sum_lutc_input = "datac";

dffeas full(
	.clk(clock_bridge_0_in_clk_clk),
	.d(\full~2_combout ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(full2),
	.prn(vcc));
defparam full.is_wysiwyg = "true";
defparam full.power_up = "low";

dffeas \out_payload[146] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[146]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_146),
	.prn(vcc));
defparam \out_payload[146] .is_wysiwyg = "true";
defparam \out_payload[146] .power_up = "low";

dffeas out_valid(
	.clk(wire_pll7_clk_0),
	.d(\empty~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_valid1),
	.prn(vcc));
defparam out_valid.is_wysiwyg = "true";
defparam out_valid.power_up = "low";

dffeas \out_payload[71] (
	.clk(wire_pll7_clk_0),
	.d(vcc),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_71),
	.prn(vcc));
defparam \out_payload[71] .is_wysiwyg = "true";
defparam \out_payload[71] .power_up = "low";

dffeas \out_payload[132] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[132]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_132),
	.prn(vcc));
defparam \out_payload[132] .is_wysiwyg = "true";
defparam \out_payload[132] .power_up = "low";

dffeas \out_payload[133] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[133]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_133),
	.prn(vcc));
defparam \out_payload[133] .is_wysiwyg = "true";
defparam \out_payload[133] .power_up = "low";

dffeas \out_payload[134] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[134]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_134),
	.prn(vcc));
defparam \out_payload[134] .is_wysiwyg = "true";
defparam \out_payload[134] .power_up = "low";

dffeas \out_payload[75] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[75]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_75),
	.prn(vcc));
defparam \out_payload[75] .is_wysiwyg = "true";
defparam \out_payload[75] .power_up = "low";

dffeas \out_payload[74] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[74]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_74),
	.prn(vcc));
defparam \out_payload[74] .is_wysiwyg = "true";
defparam \out_payload[74] .power_up = "low";

dffeas \out_payload[76] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[76]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_76),
	.prn(vcc));
defparam \out_payload[76] .is_wysiwyg = "true";
defparam \out_payload[76] .power_up = "low";

dffeas \out_payload[123] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[123]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_123),
	.prn(vcc));
defparam \out_payload[123] .is_wysiwyg = "true";
defparam \out_payload[123] .power_up = "low";

dffeas \out_payload[120] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[120]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_120),
	.prn(vcc));
defparam \out_payload[120] .is_wysiwyg = "true";
defparam \out_payload[120] .power_up = "low";

dffeas \out_payload[121] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[121]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_121),
	.prn(vcc));
defparam \out_payload[121] .is_wysiwyg = "true";
defparam \out_payload[121] .power_up = "low";

dffeas \out_payload[122] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[122]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_122),
	.prn(vcc));
defparam \out_payload[122] .is_wysiwyg = "true";
defparam \out_payload[122] .power_up = "low";

dffeas \out_payload[115] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[115]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_115),
	.prn(vcc));
defparam \out_payload[115] .is_wysiwyg = "true";
defparam \out_payload[115] .power_up = "low";

dffeas \out_payload[116] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[116]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_116),
	.prn(vcc));
defparam \out_payload[116] .is_wysiwyg = "true";
defparam \out_payload[116] .power_up = "low";

dffeas \out_payload[117] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[117]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_117),
	.prn(vcc));
defparam \out_payload[117] .is_wysiwyg = "true";
defparam \out_payload[117] .power_up = "low";

dffeas \out_payload[118] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[118]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_118),
	.prn(vcc));
defparam \out_payload[118] .is_wysiwyg = "true";
defparam \out_payload[118] .power_up = "low";

dffeas \out_payload[119] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[119]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_119),
	.prn(vcc));
defparam \out_payload[119] .is_wysiwyg = "true";
defparam \out_payload[119] .power_up = "low";

dffeas \out_payload[147] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[147]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_147),
	.prn(vcc));
defparam \out_payload[147] .is_wysiwyg = "true";
defparam \out_payload[147] .power_up = "low";

dffeas \out_payload[77] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[77]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_77),
	.prn(vcc));
defparam \out_payload[77] .is_wysiwyg = "true";
defparam \out_payload[77] .power_up = "low";

dffeas \out_payload[78] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[78]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_78),
	.prn(vcc));
defparam \out_payload[78] .is_wysiwyg = "true";
defparam \out_payload[78] .power_up = "low";

dffeas \out_payload[79] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[79]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_79),
	.prn(vcc));
defparam \out_payload[79] .is_wysiwyg = "true";
defparam \out_payload[79] .power_up = "low";

dffeas \out_payload[80] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[80]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_80),
	.prn(vcc));
defparam \out_payload[80] .is_wysiwyg = "true";
defparam \out_payload[80] .power_up = "low";

dffeas \out_payload[81] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[81]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_81),
	.prn(vcc));
defparam \out_payload[81] .is_wysiwyg = "true";
defparam \out_payload[81] .power_up = "low";

dffeas \out_payload[82] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[82]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_82),
	.prn(vcc));
defparam \out_payload[82] .is_wysiwyg = "true";
defparam \out_payload[82] .power_up = "low";

dffeas \out_payload[83] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[83]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_83),
	.prn(vcc));
defparam \out_payload[83] .is_wysiwyg = "true";
defparam \out_payload[83] .power_up = "low";

dffeas \out_payload[84] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[84]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_84),
	.prn(vcc));
defparam \out_payload[84] .is_wysiwyg = "true";
defparam \out_payload[84] .power_up = "low";

dffeas \out_payload[85] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[85]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_85),
	.prn(vcc));
defparam \out_payload[85] .is_wysiwyg = "true";
defparam \out_payload[85] .power_up = "low";

dffeas \out_payload[125] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[125]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_125),
	.prn(vcc));
defparam \out_payload[125] .is_wysiwyg = "true";
defparam \out_payload[125] .power_up = "low";

dffeas \out_payload[124] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[124]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_124),
	.prn(vcc));
defparam \out_payload[124] .is_wysiwyg = "true";
defparam \out_payload[124] .power_up = "low";

dffeas \out_payload[126] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[126]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_126),
	.prn(vcc));
defparam \out_payload[126] .is_wysiwyg = "true";
defparam \out_payload[126] .power_up = "low";

dffeas \out_payload[127] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[127]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_127),
	.prn(vcc));
defparam \out_payload[127] .is_wysiwyg = "true";
defparam \out_payload[127] .power_up = "low";

dffeas \out_payload[128] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[128]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_128),
	.prn(vcc));
defparam \out_payload[128] .is_wysiwyg = "true";
defparam \out_payload[128] .power_up = "low";

dffeas \out_payload[129] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[129]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_129),
	.prn(vcc));
defparam \out_payload[129] .is_wysiwyg = "true";
defparam \out_payload[129] .power_up = "low";

dffeas \out_payload[130] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[130]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_130),
	.prn(vcc));
defparam \out_payload[130] .is_wysiwyg = "true";
defparam \out_payload[130] .power_up = "low";

dffeas \out_payload[131] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[131]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_131),
	.prn(vcc));
defparam \out_payload[131] .is_wysiwyg = "true";
defparam \out_payload[131] .power_up = "low";

dffeas \in_wr_ptr[2] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\next_in_wr_ptr[2]~2_combout ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\in_wr_ptr[2]~q ),
	.prn(vcc));
defparam \in_wr_ptr[2] .is_wysiwyg = "true";
defparam \in_wr_ptr[2] .power_up = "low";

cycloneive_lcell_comb \next_in_wr_ptr~0 (
	.dataa(full1),
	.datab(last_channel_0),
	.datac(has_pending_responses),
	.datad(full2),
	.cin(gnd),
	.combout(\next_in_wr_ptr~0_combout ),
	.cout());
defparam \next_in_wr_ptr~0 .lut_mask = 16'h008A;
defparam \next_in_wr_ptr~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \next_in_wr_ptr[0]~4 (
	.dataa(\in_wr_ptr[0]~q ),
	.datab(Equal1),
	.datac(gnd),
	.datad(\next_in_wr_ptr~0_combout ),
	.cin(gnd),
	.combout(\next_in_wr_ptr[0]~4_combout ),
	.cout());
defparam \next_in_wr_ptr[0]~4 .lut_mask = 16'h99AA;
defparam \next_in_wr_ptr[0]~4 .sum_lutc_input = "datac";

dffeas \in_wr_ptr[0] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\next_in_wr_ptr[0]~4_combout ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\in_wr_ptr[0]~q ),
	.prn(vcc));
defparam \in_wr_ptr[0] .is_wysiwyg = "true";
defparam \in_wr_ptr[0] .power_up = "low";

cycloneive_lcell_comb \next_in_wr_ptr[1]~3 (
	.dataa(\in_wr_ptr[1]~q ),
	.datab(Equal1),
	.datac(\in_wr_ptr[0]~q ),
	.datad(\next_in_wr_ptr~0_combout ),
	.cin(gnd),
	.combout(\next_in_wr_ptr[1]~3_combout ),
	.cout());
defparam \next_in_wr_ptr[1]~3 .lut_mask = 16'h9AAA;
defparam \next_in_wr_ptr[1]~3 .sum_lutc_input = "datac";

dffeas \in_wr_ptr[1] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\next_in_wr_ptr[1]~3_combout ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\in_wr_ptr[1]~q ),
	.prn(vcc));
defparam \in_wr_ptr[1] .is_wysiwyg = "true";
defparam \in_wr_ptr[1] .power_up = "low";

cycloneive_lcell_comb \next_in_wr_ptr~1 (
	.dataa(\next_in_wr_ptr~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(Equal1),
	.cin(gnd),
	.combout(\next_in_wr_ptr~1_combout ),
	.cout());
defparam \next_in_wr_ptr~1 .lut_mask = 16'h00AA;
defparam \next_in_wr_ptr~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \next_in_wr_ptr[2]~2 (
	.dataa(\in_wr_ptr[2]~q ),
	.datab(\in_wr_ptr[1]~q ),
	.datac(\in_wr_ptr[0]~q ),
	.datad(\next_in_wr_ptr~1_combout ),
	.cin(gnd),
	.combout(\next_in_wr_ptr[2]~2_combout ),
	.cout());
defparam \next_in_wr_ptr[2]~2 .lut_mask = 16'h6AAA;
defparam \next_in_wr_ptr[2]~2 .sum_lutc_input = "datac";

dffeas \in_wr_ptr[3] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\next_in_wr_ptr[3]~5_combout ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\in_wr_ptr[3]~q ),
	.prn(vcc));
defparam \in_wr_ptr[3] .is_wysiwyg = "true";
defparam \in_wr_ptr[3] .power_up = "low";

cycloneive_lcell_comb \Add0~0 (
	.dataa(\in_wr_ptr[3]~q ),
	.datab(\in_wr_ptr[2]~q ),
	.datac(\in_wr_ptr[1]~q ),
	.datad(\in_wr_ptr[0]~q ),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout());
defparam \Add0~0 .lut_mask = 16'h6AAA;
defparam \Add0~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \next_in_wr_ptr[3]~5 (
	.dataa(\in_wr_ptr[3]~q ),
	.datab(\Add0~0_combout ),
	.datac(\next_in_wr_ptr~0_combout ),
	.datad(Equal1),
	.cin(gnd),
	.combout(\next_in_wr_ptr[3]~5_combout ),
	.cout());
defparam \next_in_wr_ptr[3]~5 .lut_mask = 16'hAACA;
defparam \next_in_wr_ptr[3]~5 .sum_lutc_input = "datac";

cycloneive_lcell_comb \full~0 (
	.dataa(\read_crosser|sync[3].u|dreg[1]~q ),
	.datab(\read_crosser|sync[2].u|dreg[1]~q ),
	.datac(\next_in_wr_ptr[3]~5_combout ),
	.datad(\next_in_wr_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\full~0_combout ),
	.cout());
defparam \full~0 .lut_mask = 16'h4218;
defparam \full~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \full~1 (
	.dataa(\next_in_wr_ptr[1]~3_combout ),
	.datab(\read_crosser|sync[0].u|dreg[1]~q ),
	.datac(\next_in_wr_ptr[0]~4_combout ),
	.datad(\full~0_combout ),
	.cin(gnd),
	.combout(\full~1_combout ),
	.cout());
defparam \full~1 .lut_mask = 16'h6900;
defparam \full~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \full~2 (
	.dataa(\read_crosser|sync[1].u|dreg[1]~q ),
	.datab(\next_in_wr_ptr[2]~2_combout ),
	.datac(\next_in_wr_ptr[1]~3_combout ),
	.datad(\full~1_combout ),
	.cin(gnd),
	.combout(\full~2_combout ),
	.cout());
defparam \full~2 .lut_mask = 16'h6900;
defparam \full~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~650 (
	.dataa(\in_wr_ptr[2]~q ),
	.datab(\in_wr_ptr[0]~q ),
	.datac(\next_in_wr_ptr~1_combout ),
	.datad(\in_wr_ptr[1]~q ),
	.cin(gnd),
	.combout(\mem~650_combout ),
	.cout());
defparam \mem~650 .lut_mask = 16'h0080;
defparam \mem~650 .sum_lutc_input = "datac";

dffeas \mem~387 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_53),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~650_combout ),
	.q(\mem~387_q ),
	.prn(vcc));
defparam \mem~387 .is_wysiwyg = "true";
defparam \mem~387 .power_up = "low";

dffeas \out_rd_ptr[0] (
	.clk(wire_pll7_clk_0),
	.d(\mem_rd_ptr[0]~2_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\out_rd_ptr[0]~q ),
	.prn(vcc));
defparam \out_rd_ptr[0] .is_wysiwyg = "true";
defparam \out_rd_ptr[0] .power_up = "low";

dffeas \out_rd_ptr[1] (
	.clk(wire_pll7_clk_0),
	.d(\mem_rd_ptr[1]~1_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\out_rd_ptr[1]~q ),
	.prn(vcc));
defparam \out_rd_ptr[1] .is_wysiwyg = "true";
defparam \out_rd_ptr[1] .power_up = "low";

cycloneive_lcell_comb \mem_rd_ptr[1]~1 (
	.dataa(gnd),
	.datab(\out_rd_ptr[1]~q ),
	.datac(\out_rd_ptr[0]~q ),
	.datad(\next_out_rd_ptr~0_combout ),
	.cin(gnd),
	.combout(\mem_rd_ptr[1]~1_combout ),
	.cout());
defparam \mem_rd_ptr[1]~1 .lut_mask = 16'h3CCC;
defparam \mem_rd_ptr[1]~1 .sum_lutc_input = "datac";

dffeas \out_rd_ptr[2] (
	.clk(wire_pll7_clk_0),
	.d(\mem_rd_ptr[2]~0_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\out_rd_ptr[2]~q ),
	.prn(vcc));
defparam \out_rd_ptr[2] .is_wysiwyg = "true";
defparam \out_rd_ptr[2] .power_up = "low";

cycloneive_lcell_comb \mem_rd_ptr[2]~0 (
	.dataa(\out_rd_ptr[2]~q ),
	.datab(\out_rd_ptr[1]~q ),
	.datac(\out_rd_ptr[0]~q ),
	.datad(\next_out_rd_ptr~0_combout ),
	.cin(gnd),
	.combout(\mem_rd_ptr[2]~0_combout ),
	.cout());
defparam \mem_rd_ptr[2]~0 .lut_mask = 16'h6AAA;
defparam \mem_rd_ptr[2]~0 .sum_lutc_input = "datac";

dffeas \out_rd_ptr[3] (
	.clk(wire_pll7_clk_0),
	.d(\next_out_rd_ptr[3]~1_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\out_rd_ptr[3]~q ),
	.prn(vcc));
defparam \out_rd_ptr[3] .is_wysiwyg = "true";
defparam \out_rd_ptr[3] .power_up = "low";

cycloneive_lcell_comb \Add1~1 (
	.dataa(\out_rd_ptr[3]~q ),
	.datab(\out_rd_ptr[2]~q ),
	.datac(\out_rd_ptr[1]~q ),
	.datad(\out_rd_ptr[0]~q ),
	.cin(gnd),
	.combout(\Add1~1_combout ),
	.cout());
defparam \Add1~1 .lut_mask = 16'h6AAA;
defparam \Add1~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \next_out_rd_ptr[3]~1 (
	.dataa(\Add1~1_combout ),
	.datab(\out_rd_ptr[3]~q ),
	.datac(gnd),
	.datad(\next_out_rd_ptr~0_combout ),
	.cin(gnd),
	.combout(\next_out_rd_ptr[3]~1_combout ),
	.cout());
defparam \next_out_rd_ptr[3]~1 .lut_mask = 16'hAACC;
defparam \next_out_rd_ptr[3]~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Equal0~0 (
	.dataa(\write_crosser|sync[2].u|dreg[1]~q ),
	.datab(\write_crosser|sync[3].u|dreg[1]~q ),
	.datac(\mem_rd_ptr[2]~0_combout ),
	.datad(\next_out_rd_ptr[3]~1_combout ),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
defparam \Equal0~0 .lut_mask = 16'h472E;
defparam \Equal0~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Equal0~1 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\write_crosser|sync[1].u|dreg[1]~q ),
	.datac(\mem_rd_ptr[2]~0_combout ),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
defparam \Equal0~1 .lut_mask = 16'h355C;
defparam \Equal0~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Equal0~2 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\write_crosser|sync[0].u|dreg[1]~q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\Equal0~1_combout ),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
defparam \Equal0~2 .lut_mask = 16'h9FF6;
defparam \Equal0~2 .sum_lutc_input = "datac";

dffeas empty(
	.clk(wire_pll7_clk_0),
	.d(\Equal0~2_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\empty~q ),
	.prn(vcc));
defparam empty.is_wysiwyg = "true";
defparam empty.power_up = "low";

cycloneive_lcell_comb \next_out_rd_ptr~0 (
	.dataa(\empty~q ),
	.datab(saved_grant_1),
	.datac(nxt_in_ready),
	.datad(out_valid1),
	.cin(gnd),
	.combout(\next_out_rd_ptr~0_combout ),
	.cout());
defparam \next_out_rd_ptr~0 .lut_mask = 16'h80AA;
defparam \next_out_rd_ptr~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem_rd_ptr[0]~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\out_rd_ptr[0]~q ),
	.datad(\next_out_rd_ptr~0_combout ),
	.cin(gnd),
	.combout(\mem_rd_ptr[0]~2_combout ),
	.cout());
defparam \mem_rd_ptr[0]~2 .lut_mask = 16'h0FF0;
defparam \mem_rd_ptr[0]~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~651 (
	.dataa(\in_wr_ptr[2]~q ),
	.datab(\in_wr_ptr[1]~q ),
	.datac(\next_in_wr_ptr~1_combout ),
	.datad(\in_wr_ptr[0]~q ),
	.cin(gnd),
	.combout(\mem~651_combout ),
	.cout());
defparam \mem~651 .lut_mask = 16'h0080;
defparam \mem~651 .sum_lutc_input = "datac";

dffeas \mem~452 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_53),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~651_combout ),
	.q(\mem~452_q ),
	.prn(vcc));
defparam \mem~452 .is_wysiwyg = "true";
defparam \mem~452 .power_up = "low";

cycloneive_lcell_comb \mem~652 (
	.dataa(\in_wr_ptr[2]~q ),
	.datab(\next_in_wr_ptr~1_combout ),
	.datac(\in_wr_ptr[1]~q ),
	.datad(\in_wr_ptr[0]~q ),
	.cin(gnd),
	.combout(\mem~652_combout ),
	.cout());
defparam \mem~652 .lut_mask = 16'h0008;
defparam \mem~652 .sum_lutc_input = "datac";

dffeas \mem~322 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_53),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~652_combout ),
	.q(\mem~322_q ),
	.prn(vcc));
defparam \mem~322 .is_wysiwyg = "true";
defparam \mem~322 .power_up = "low";

cycloneive_lcell_comb \mem~520 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~452_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~322_q ),
	.cin(gnd),
	.combout(\mem~520_combout ),
	.cout());
defparam \mem~520 .lut_mask = 16'hE5E0;
defparam \mem~520 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~653 (
	.dataa(\in_wr_ptr[2]~q ),
	.datab(\in_wr_ptr[1]~q ),
	.datac(\in_wr_ptr[0]~q ),
	.datad(\next_in_wr_ptr~1_combout ),
	.cin(gnd),
	.combout(\mem~653_combout ),
	.cout());
defparam \mem~653 .lut_mask = 16'h8000;
defparam \mem~653 .sum_lutc_input = "datac";

dffeas \mem~517 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_53),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~653_combout ),
	.q(\mem~517_q ),
	.prn(vcc));
defparam \mem~517 .is_wysiwyg = "true";
defparam \mem~517 .power_up = "low";

cycloneive_lcell_comb \mem~521 (
	.dataa(\mem~387_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~520_combout ),
	.datad(\mem~517_q ),
	.cin(gnd),
	.combout(\mem~521_combout ),
	.cout());
defparam \mem~521 .lut_mask = 16'hF838;
defparam \mem~521 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~654 (
	.dataa(\in_wr_ptr[1]~q ),
	.datab(\next_in_wr_ptr~1_combout ),
	.datac(\in_wr_ptr[2]~q ),
	.datad(\in_wr_ptr[0]~q ),
	.cin(gnd),
	.combout(\mem~654_combout ),
	.cout());
defparam \mem~654 .lut_mask = 16'h0008;
defparam \mem~654 .sum_lutc_input = "datac";

dffeas \mem~192 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_53),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~654_combout ),
	.q(\mem~192_q ),
	.prn(vcc));
defparam \mem~192 .is_wysiwyg = "true";
defparam \mem~192 .power_up = "low";

cycloneive_lcell_comb \mem~655 (
	.dataa(\in_wr_ptr[0]~q ),
	.datab(\next_in_wr_ptr~1_combout ),
	.datac(\in_wr_ptr[2]~q ),
	.datad(\in_wr_ptr[1]~q ),
	.cin(gnd),
	.combout(\mem~655_combout ),
	.cout());
defparam \mem~655 .lut_mask = 16'h0008;
defparam \mem~655 .sum_lutc_input = "datac";

dffeas \mem~127 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_53),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~655_combout ),
	.q(\mem~127_q ),
	.prn(vcc));
defparam \mem~127 .is_wysiwyg = "true";
defparam \mem~127 .power_up = "low";

cycloneive_lcell_comb \mem~656 (
	.dataa(\next_in_wr_ptr~1_combout ),
	.datab(\in_wr_ptr[2]~q ),
	.datac(\in_wr_ptr[1]~q ),
	.datad(\in_wr_ptr[0]~q ),
	.cin(gnd),
	.combout(\mem~656_combout ),
	.cout());
defparam \mem~656 .lut_mask = 16'h0002;
defparam \mem~656 .sum_lutc_input = "datac";

dffeas \mem~62 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_53),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~656_combout ),
	.q(\mem~62_q ),
	.prn(vcc));
defparam \mem~62 .is_wysiwyg = "true";
defparam \mem~62 .power_up = "low";

cycloneive_lcell_comb \mem~522 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~127_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~62_q ),
	.cin(gnd),
	.combout(\mem~522_combout ),
	.cout());
defparam \mem~522 .lut_mask = 16'hE5E0;
defparam \mem~522 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~657 (
	.dataa(\in_wr_ptr[1]~q ),
	.datab(\in_wr_ptr[0]~q ),
	.datac(\next_in_wr_ptr~1_combout ),
	.datad(\in_wr_ptr[2]~q ),
	.cin(gnd),
	.combout(\mem~657_combout ),
	.cout());
defparam \mem~657 .lut_mask = 16'h0080;
defparam \mem~657 .sum_lutc_input = "datac";

dffeas \mem~257 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_53),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~657_combout ),
	.q(\mem~257_q ),
	.prn(vcc));
defparam \mem~257 .is_wysiwyg = "true";
defparam \mem~257 .power_up = "low";

cycloneive_lcell_comb \mem~523 (
	.dataa(\mem~192_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~522_combout ),
	.datad(\mem~257_q ),
	.cin(gnd),
	.combout(\mem~523_combout ),
	.cout());
defparam \mem~523 .lut_mask = 16'hF838;
defparam \mem~523 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~524 (
	.dataa(\mem~521_combout ),
	.datab(\mem~523_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~524_combout ),
	.cout());
defparam \mem~524 .lut_mask = 16'hAACC;
defparam \mem~524 .sum_lutc_input = "datac";

dffeas \internal_out_payload[146] (
	.clk(wire_pll7_clk_0),
	.d(\mem~524_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[146]~q ),
	.prn(vcc));
defparam \internal_out_payload[146] .is_wysiwyg = "true";
defparam \internal_out_payload[146] .power_up = "low";

cycloneive_lcell_comb internal_out_ready(
	.dataa(saved_grant_1),
	.datab(nxt_in_ready),
	.datac(gnd),
	.datad(out_valid1),
	.cin(gnd),
	.combout(\internal_out_ready~combout ),
	.cout());
defparam internal_out_ready.lut_mask = 16'h88FF;
defparam internal_out_ready.sum_lutc_input = "datac";

dffeas \mem~384 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_10),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~650_combout ),
	.q(\mem~384_q ),
	.prn(vcc));
defparam \mem~384 .is_wysiwyg = "true";
defparam \mem~384 .power_up = "low";

dffeas \mem~449 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_10),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~651_combout ),
	.q(\mem~449_q ),
	.prn(vcc));
defparam \mem~449 .is_wysiwyg = "true";
defparam \mem~449 .power_up = "low";

dffeas \mem~319 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_10),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~652_combout ),
	.q(\mem~319_q ),
	.prn(vcc));
defparam \mem~319 .is_wysiwyg = "true";
defparam \mem~319 .power_up = "low";

cycloneive_lcell_comb \mem~525 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~449_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~319_q ),
	.cin(gnd),
	.combout(\mem~525_combout ),
	.cout());
defparam \mem~525 .lut_mask = 16'hE5E0;
defparam \mem~525 .sum_lutc_input = "datac";

dffeas \mem~514 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_10),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~653_combout ),
	.q(\mem~514_q ),
	.prn(vcc));
defparam \mem~514 .is_wysiwyg = "true";
defparam \mem~514 .power_up = "low";

cycloneive_lcell_comb \mem~526 (
	.dataa(\mem~384_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~525_combout ),
	.datad(\mem~514_q ),
	.cin(gnd),
	.combout(\mem~526_combout ),
	.cout());
defparam \mem~526 .lut_mask = 16'hF838;
defparam \mem~526 .sum_lutc_input = "datac";

dffeas \mem~189 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_10),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~654_combout ),
	.q(\mem~189_q ),
	.prn(vcc));
defparam \mem~189 .is_wysiwyg = "true";
defparam \mem~189 .power_up = "low";

dffeas \mem~124 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_10),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~655_combout ),
	.q(\mem~124_q ),
	.prn(vcc));
defparam \mem~124 .is_wysiwyg = "true";
defparam \mem~124 .power_up = "low";

dffeas \mem~59 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_10),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~656_combout ),
	.q(\mem~59_q ),
	.prn(vcc));
defparam \mem~59 .is_wysiwyg = "true";
defparam \mem~59 .power_up = "low";

cycloneive_lcell_comb \mem~527 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~124_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~59_q ),
	.cin(gnd),
	.combout(\mem~527_combout ),
	.cout());
defparam \mem~527 .lut_mask = 16'hE5E0;
defparam \mem~527 .sum_lutc_input = "datac";

dffeas \mem~254 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_10),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~657_combout ),
	.q(\mem~254_q ),
	.prn(vcc));
defparam \mem~254 .is_wysiwyg = "true";
defparam \mem~254 .power_up = "low";

cycloneive_lcell_comb \mem~528 (
	.dataa(\mem~189_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~527_combout ),
	.datad(\mem~254_q ),
	.cin(gnd),
	.combout(\mem~528_combout ),
	.cout());
defparam \mem~528 .lut_mask = 16'hF838;
defparam \mem~528 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~529 (
	.dataa(\mem~526_combout ),
	.datab(\mem~528_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~529_combout ),
	.cout());
defparam \mem~529 .lut_mask = 16'hAACC;
defparam \mem~529 .sum_lutc_input = "datac";

dffeas \internal_out_payload[132] (
	.clk(wire_pll7_clk_0),
	.d(\mem~529_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[132]~q ),
	.prn(vcc));
defparam \internal_out_payload[132] .is_wysiwyg = "true";
defparam \internal_out_payload[132] .power_up = "low";

dffeas \mem~385 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_11),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~650_combout ),
	.q(\mem~385_q ),
	.prn(vcc));
defparam \mem~385 .is_wysiwyg = "true";
defparam \mem~385 .power_up = "low";

dffeas \mem~450 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_11),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~651_combout ),
	.q(\mem~450_q ),
	.prn(vcc));
defparam \mem~450 .is_wysiwyg = "true";
defparam \mem~450 .power_up = "low";

dffeas \mem~320 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_11),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~652_combout ),
	.q(\mem~320_q ),
	.prn(vcc));
defparam \mem~320 .is_wysiwyg = "true";
defparam \mem~320 .power_up = "low";

cycloneive_lcell_comb \mem~530 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~450_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~320_q ),
	.cin(gnd),
	.combout(\mem~530_combout ),
	.cout());
defparam \mem~530 .lut_mask = 16'hE5E0;
defparam \mem~530 .sum_lutc_input = "datac";

dffeas \mem~515 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_11),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~653_combout ),
	.q(\mem~515_q ),
	.prn(vcc));
defparam \mem~515 .is_wysiwyg = "true";
defparam \mem~515 .power_up = "low";

cycloneive_lcell_comb \mem~531 (
	.dataa(\mem~385_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~530_combout ),
	.datad(\mem~515_q ),
	.cin(gnd),
	.combout(\mem~531_combout ),
	.cout());
defparam \mem~531 .lut_mask = 16'hF838;
defparam \mem~531 .sum_lutc_input = "datac";

dffeas \mem~190 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_11),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~654_combout ),
	.q(\mem~190_q ),
	.prn(vcc));
defparam \mem~190 .is_wysiwyg = "true";
defparam \mem~190 .power_up = "low";

dffeas \mem~125 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_11),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~655_combout ),
	.q(\mem~125_q ),
	.prn(vcc));
defparam \mem~125 .is_wysiwyg = "true";
defparam \mem~125 .power_up = "low";

dffeas \mem~60 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_11),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~656_combout ),
	.q(\mem~60_q ),
	.prn(vcc));
defparam \mem~60 .is_wysiwyg = "true";
defparam \mem~60 .power_up = "low";

cycloneive_lcell_comb \mem~532 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~125_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~60_q ),
	.cin(gnd),
	.combout(\mem~532_combout ),
	.cout());
defparam \mem~532 .lut_mask = 16'hE5E0;
defparam \mem~532 .sum_lutc_input = "datac";

dffeas \mem~255 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_11),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~657_combout ),
	.q(\mem~255_q ),
	.prn(vcc));
defparam \mem~255 .is_wysiwyg = "true";
defparam \mem~255 .power_up = "low";

cycloneive_lcell_comb \mem~533 (
	.dataa(\mem~190_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~532_combout ),
	.datad(\mem~255_q ),
	.cin(gnd),
	.combout(\mem~533_combout ),
	.cout());
defparam \mem~533 .lut_mask = 16'hF838;
defparam \mem~533 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~534 (
	.dataa(\mem~531_combout ),
	.datab(\mem~533_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~534_combout ),
	.cout());
defparam \mem~534 .lut_mask = 16'hAACC;
defparam \mem~534 .sum_lutc_input = "datac";

dffeas \internal_out_payload[133] (
	.clk(wire_pll7_clk_0),
	.d(\mem~534_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[133]~q ),
	.prn(vcc));
defparam \internal_out_payload[133] .is_wysiwyg = "true";
defparam \internal_out_payload[133] .power_up = "low";

dffeas \mem~386 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_12),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~650_combout ),
	.q(\mem~386_q ),
	.prn(vcc));
defparam \mem~386 .is_wysiwyg = "true";
defparam \mem~386 .power_up = "low";

dffeas \mem~451 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_12),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~651_combout ),
	.q(\mem~451_q ),
	.prn(vcc));
defparam \mem~451 .is_wysiwyg = "true";
defparam \mem~451 .power_up = "low";

dffeas \mem~321 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_12),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~652_combout ),
	.q(\mem~321_q ),
	.prn(vcc));
defparam \mem~321 .is_wysiwyg = "true";
defparam \mem~321 .power_up = "low";

cycloneive_lcell_comb \mem~535 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~451_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~321_q ),
	.cin(gnd),
	.combout(\mem~535_combout ),
	.cout());
defparam \mem~535 .lut_mask = 16'hE5E0;
defparam \mem~535 .sum_lutc_input = "datac";

dffeas \mem~516 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_12),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~653_combout ),
	.q(\mem~516_q ),
	.prn(vcc));
defparam \mem~516 .is_wysiwyg = "true";
defparam \mem~516 .power_up = "low";

cycloneive_lcell_comb \mem~536 (
	.dataa(\mem~386_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~535_combout ),
	.datad(\mem~516_q ),
	.cin(gnd),
	.combout(\mem~536_combout ),
	.cout());
defparam \mem~536 .lut_mask = 16'hF838;
defparam \mem~536 .sum_lutc_input = "datac";

dffeas \mem~191 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_12),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~654_combout ),
	.q(\mem~191_q ),
	.prn(vcc));
defparam \mem~191 .is_wysiwyg = "true";
defparam \mem~191 .power_up = "low";

dffeas \mem~126 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_12),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~655_combout ),
	.q(\mem~126_q ),
	.prn(vcc));
defparam \mem~126 .is_wysiwyg = "true";
defparam \mem~126 .power_up = "low";

dffeas \mem~61 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_12),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~656_combout ),
	.q(\mem~61_q ),
	.prn(vcc));
defparam \mem~61 .is_wysiwyg = "true";
defparam \mem~61 .power_up = "low";

cycloneive_lcell_comb \mem~537 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~126_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~61_q ),
	.cin(gnd),
	.combout(\mem~537_combout ),
	.cout());
defparam \mem~537 .lut_mask = 16'hE5E0;
defparam \mem~537 .sum_lutc_input = "datac";

dffeas \mem~256 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_12),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~657_combout ),
	.q(\mem~256_q ),
	.prn(vcc));
defparam \mem~256 .is_wysiwyg = "true";
defparam \mem~256 .power_up = "low";

cycloneive_lcell_comb \mem~538 (
	.dataa(\mem~191_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~537_combout ),
	.datad(\mem~256_q ),
	.cin(gnd),
	.combout(\mem~538_combout ),
	.cout());
defparam \mem~538 .lut_mask = 16'hF838;
defparam \mem~538 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~539 (
	.dataa(\mem~536_combout ),
	.datab(\mem~538_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~539_combout ),
	.cout());
defparam \mem~539 .lut_mask = 16'hAACC;
defparam \mem~539 .sum_lutc_input = "datac";

dffeas \internal_out_payload[134] (
	.clk(wire_pll7_clk_0),
	.d(\mem~539_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[134]~q ),
	.prn(vcc));
defparam \internal_out_payload[134] .is_wysiwyg = "true";
defparam \internal_out_payload[134] .power_up = "low";

dffeas \mem~334 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_22),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~650_combout ),
	.q(\mem~334_q ),
	.prn(vcc));
defparam \mem~334 .is_wysiwyg = "true";
defparam \mem~334 .power_up = "low";

dffeas \mem~399 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_22),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~651_combout ),
	.q(\mem~399_q ),
	.prn(vcc));
defparam \mem~399 .is_wysiwyg = "true";
defparam \mem~399 .power_up = "low";

dffeas \mem~269 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_22),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~652_combout ),
	.q(\mem~269_q ),
	.prn(vcc));
defparam \mem~269 .is_wysiwyg = "true";
defparam \mem~269 .power_up = "low";

cycloneive_lcell_comb \mem~540 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~399_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~269_q ),
	.cin(gnd),
	.combout(\mem~540_combout ),
	.cout());
defparam \mem~540 .lut_mask = 16'hE5E0;
defparam \mem~540 .sum_lutc_input = "datac";

dffeas \mem~464 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_22),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~653_combout ),
	.q(\mem~464_q ),
	.prn(vcc));
defparam \mem~464 .is_wysiwyg = "true";
defparam \mem~464 .power_up = "low";

cycloneive_lcell_comb \mem~541 (
	.dataa(\mem~334_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~540_combout ),
	.datad(\mem~464_q ),
	.cin(gnd),
	.combout(\mem~541_combout ),
	.cout());
defparam \mem~541 .lut_mask = 16'hF838;
defparam \mem~541 .sum_lutc_input = "datac";

dffeas \mem~139 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_22),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~654_combout ),
	.q(\mem~139_q ),
	.prn(vcc));
defparam \mem~139 .is_wysiwyg = "true";
defparam \mem~139 .power_up = "low";

dffeas \mem~74 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_22),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~655_combout ),
	.q(\mem~74_q ),
	.prn(vcc));
defparam \mem~74 .is_wysiwyg = "true";
defparam \mem~74 .power_up = "low";

dffeas \mem~9 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_22),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~656_combout ),
	.q(\mem~9_q ),
	.prn(vcc));
defparam \mem~9 .is_wysiwyg = "true";
defparam \mem~9 .power_up = "low";

cycloneive_lcell_comb \mem~542 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~74_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~9_q ),
	.cin(gnd),
	.combout(\mem~542_combout ),
	.cout());
defparam \mem~542 .lut_mask = 16'hE5E0;
defparam \mem~542 .sum_lutc_input = "datac";

dffeas \mem~204 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_22),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~657_combout ),
	.q(\mem~204_q ),
	.prn(vcc));
defparam \mem~204 .is_wysiwyg = "true";
defparam \mem~204 .power_up = "low";

cycloneive_lcell_comb \mem~543 (
	.dataa(\mem~139_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~542_combout ),
	.datad(\mem~204_q ),
	.cin(gnd),
	.combout(\mem~543_combout ),
	.cout());
defparam \mem~543 .lut_mask = 16'hF838;
defparam \mem~543 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~544 (
	.dataa(\mem~541_combout ),
	.datab(\mem~543_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~544_combout ),
	.cout());
defparam \mem~544 .lut_mask = 16'hAACC;
defparam \mem~544 .sum_lutc_input = "datac";

dffeas \internal_out_payload[75] (
	.clk(wire_pll7_clk_0),
	.d(\mem~544_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[75]~q ),
	.prn(vcc));
defparam \internal_out_payload[75] .is_wysiwyg = "true";
defparam \internal_out_payload[75] .power_up = "low";

dffeas \mem~333 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_21),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~650_combout ),
	.q(\mem~333_q ),
	.prn(vcc));
defparam \mem~333 .is_wysiwyg = "true";
defparam \mem~333 .power_up = "low";

dffeas \mem~398 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_21),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~651_combout ),
	.q(\mem~398_q ),
	.prn(vcc));
defparam \mem~398 .is_wysiwyg = "true";
defparam \mem~398 .power_up = "low";

dffeas \mem~268 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_21),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~652_combout ),
	.q(\mem~268_q ),
	.prn(vcc));
defparam \mem~268 .is_wysiwyg = "true";
defparam \mem~268 .power_up = "low";

cycloneive_lcell_comb \mem~545 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~398_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~268_q ),
	.cin(gnd),
	.combout(\mem~545_combout ),
	.cout());
defparam \mem~545 .lut_mask = 16'hE5E0;
defparam \mem~545 .sum_lutc_input = "datac";

dffeas \mem~463 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_21),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~653_combout ),
	.q(\mem~463_q ),
	.prn(vcc));
defparam \mem~463 .is_wysiwyg = "true";
defparam \mem~463 .power_up = "low";

cycloneive_lcell_comb \mem~546 (
	.dataa(\mem~333_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~545_combout ),
	.datad(\mem~463_q ),
	.cin(gnd),
	.combout(\mem~546_combout ),
	.cout());
defparam \mem~546 .lut_mask = 16'hF838;
defparam \mem~546 .sum_lutc_input = "datac";

dffeas \mem~138 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_21),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~654_combout ),
	.q(\mem~138_q ),
	.prn(vcc));
defparam \mem~138 .is_wysiwyg = "true";
defparam \mem~138 .power_up = "low";

dffeas \mem~73 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_21),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~655_combout ),
	.q(\mem~73_q ),
	.prn(vcc));
defparam \mem~73 .is_wysiwyg = "true";
defparam \mem~73 .power_up = "low";

dffeas \mem~8 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_21),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~656_combout ),
	.q(\mem~8_q ),
	.prn(vcc));
defparam \mem~8 .is_wysiwyg = "true";
defparam \mem~8 .power_up = "low";

cycloneive_lcell_comb \mem~547 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~73_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~8_q ),
	.cin(gnd),
	.combout(\mem~547_combout ),
	.cout());
defparam \mem~547 .lut_mask = 16'hE5E0;
defparam \mem~547 .sum_lutc_input = "datac";

dffeas \mem~203 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_21),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~657_combout ),
	.q(\mem~203_q ),
	.prn(vcc));
defparam \mem~203 .is_wysiwyg = "true";
defparam \mem~203 .power_up = "low";

cycloneive_lcell_comb \mem~548 (
	.dataa(\mem~138_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~547_combout ),
	.datad(\mem~203_q ),
	.cin(gnd),
	.combout(\mem~548_combout ),
	.cout());
defparam \mem~548 .lut_mask = 16'hF838;
defparam \mem~548 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~549 (
	.dataa(\mem~546_combout ),
	.datab(\mem~548_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~549_combout ),
	.cout());
defparam \mem~549 .lut_mask = 16'hAACC;
defparam \mem~549 .sum_lutc_input = "datac";

dffeas \internal_out_payload[74] (
	.clk(wire_pll7_clk_0),
	.d(\mem~549_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[74]~q ),
	.prn(vcc));
defparam \internal_out_payload[74] .is_wysiwyg = "true";
defparam \internal_out_payload[74] .power_up = "low";

dffeas \mem~335 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_23),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~650_combout ),
	.q(\mem~335_q ),
	.prn(vcc));
defparam \mem~335 .is_wysiwyg = "true";
defparam \mem~335 .power_up = "low";

dffeas \mem~400 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_23),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~651_combout ),
	.q(\mem~400_q ),
	.prn(vcc));
defparam \mem~400 .is_wysiwyg = "true";
defparam \mem~400 .power_up = "low";

dffeas \mem~270 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_23),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~652_combout ),
	.q(\mem~270_q ),
	.prn(vcc));
defparam \mem~270 .is_wysiwyg = "true";
defparam \mem~270 .power_up = "low";

cycloneive_lcell_comb \mem~550 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~400_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~270_q ),
	.cin(gnd),
	.combout(\mem~550_combout ),
	.cout());
defparam \mem~550 .lut_mask = 16'hE5E0;
defparam \mem~550 .sum_lutc_input = "datac";

dffeas \mem~465 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_23),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~653_combout ),
	.q(\mem~465_q ),
	.prn(vcc));
defparam \mem~465 .is_wysiwyg = "true";
defparam \mem~465 .power_up = "low";

cycloneive_lcell_comb \mem~551 (
	.dataa(\mem~335_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~550_combout ),
	.datad(\mem~465_q ),
	.cin(gnd),
	.combout(\mem~551_combout ),
	.cout());
defparam \mem~551 .lut_mask = 16'hF838;
defparam \mem~551 .sum_lutc_input = "datac";

dffeas \mem~140 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_23),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~654_combout ),
	.q(\mem~140_q ),
	.prn(vcc));
defparam \mem~140 .is_wysiwyg = "true";
defparam \mem~140 .power_up = "low";

dffeas \mem~75 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_23),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~655_combout ),
	.q(\mem~75_q ),
	.prn(vcc));
defparam \mem~75 .is_wysiwyg = "true";
defparam \mem~75 .power_up = "low";

dffeas \mem~10 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_23),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~656_combout ),
	.q(\mem~10_q ),
	.prn(vcc));
defparam \mem~10 .is_wysiwyg = "true";
defparam \mem~10 .power_up = "low";

cycloneive_lcell_comb \mem~552 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~75_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~10_q ),
	.cin(gnd),
	.combout(\mem~552_combout ),
	.cout());
defparam \mem~552 .lut_mask = 16'hE5E0;
defparam \mem~552 .sum_lutc_input = "datac";

dffeas \mem~205 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_23),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~657_combout ),
	.q(\mem~205_q ),
	.prn(vcc));
defparam \mem~205 .is_wysiwyg = "true";
defparam \mem~205 .power_up = "low";

cycloneive_lcell_comb \mem~553 (
	.dataa(\mem~140_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~552_combout ),
	.datad(\mem~205_q ),
	.cin(gnd),
	.combout(\mem~553_combout ),
	.cout());
defparam \mem~553 .lut_mask = 16'hF838;
defparam \mem~553 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~554 (
	.dataa(\mem~551_combout ),
	.datab(\mem~553_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~554_combout ),
	.cout());
defparam \mem~554 .lut_mask = 16'hAACC;
defparam \mem~554 .sum_lutc_input = "datac";

dffeas \internal_out_payload[76] (
	.clk(wire_pll7_clk_0),
	.d(\mem~554_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[76]~q ),
	.prn(vcc));
defparam \internal_out_payload[76] .is_wysiwyg = "true";
defparam \internal_out_payload[76] .power_up = "low";

dffeas \mem~375 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_121),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~650_combout ),
	.q(\mem~375_q ),
	.prn(vcc));
defparam \mem~375 .is_wysiwyg = "true";
defparam \mem~375 .power_up = "low";

dffeas \mem~440 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_121),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~651_combout ),
	.q(\mem~440_q ),
	.prn(vcc));
defparam \mem~440 .is_wysiwyg = "true";
defparam \mem~440 .power_up = "low";

dffeas \mem~310 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_121),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~652_combout ),
	.q(\mem~310_q ),
	.prn(vcc));
defparam \mem~310 .is_wysiwyg = "true";
defparam \mem~310 .power_up = "low";

cycloneive_lcell_comb \mem~555 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~440_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~310_q ),
	.cin(gnd),
	.combout(\mem~555_combout ),
	.cout());
defparam \mem~555 .lut_mask = 16'hE5E0;
defparam \mem~555 .sum_lutc_input = "datac";

dffeas \mem~505 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_121),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~653_combout ),
	.q(\mem~505_q ),
	.prn(vcc));
defparam \mem~505 .is_wysiwyg = "true";
defparam \mem~505 .power_up = "low";

cycloneive_lcell_comb \mem~556 (
	.dataa(\mem~375_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~555_combout ),
	.datad(\mem~505_q ),
	.cin(gnd),
	.combout(\mem~556_combout ),
	.cout());
defparam \mem~556 .lut_mask = 16'hF838;
defparam \mem~556 .sum_lutc_input = "datac";

dffeas \mem~180 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_121),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~654_combout ),
	.q(\mem~180_q ),
	.prn(vcc));
defparam \mem~180 .is_wysiwyg = "true";
defparam \mem~180 .power_up = "low";

dffeas \mem~115 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_121),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~655_combout ),
	.q(\mem~115_q ),
	.prn(vcc));
defparam \mem~115 .is_wysiwyg = "true";
defparam \mem~115 .power_up = "low";

dffeas \mem~50 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_121),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~656_combout ),
	.q(\mem~50_q ),
	.prn(vcc));
defparam \mem~50 .is_wysiwyg = "true";
defparam \mem~50 .power_up = "low";

cycloneive_lcell_comb \mem~557 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~115_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~50_q ),
	.cin(gnd),
	.combout(\mem~557_combout ),
	.cout());
defparam \mem~557 .lut_mask = 16'hE5E0;
defparam \mem~557 .sum_lutc_input = "datac";

dffeas \mem~245 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_121),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~657_combout ),
	.q(\mem~245_q ),
	.prn(vcc));
defparam \mem~245 .is_wysiwyg = "true";
defparam \mem~245 .power_up = "low";

cycloneive_lcell_comb \mem~558 (
	.dataa(\mem~180_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~557_combout ),
	.datad(\mem~245_q ),
	.cin(gnd),
	.combout(\mem~558_combout ),
	.cout());
defparam \mem~558 .lut_mask = 16'hF838;
defparam \mem~558 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~559 (
	.dataa(\mem~556_combout ),
	.datab(\mem~558_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~559_combout ),
	.cout());
defparam \mem~559 .lut_mask = 16'hAACC;
defparam \mem~559 .sum_lutc_input = "datac";

dffeas \internal_out_payload[123] (
	.clk(wire_pll7_clk_0),
	.d(\mem~559_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[123]~q ),
	.prn(vcc));
defparam \internal_out_payload[123] .is_wysiwyg = "true";
defparam \internal_out_payload[123] .power_up = "low";

dffeas \mem~372 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_118),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~650_combout ),
	.q(\mem~372_q ),
	.prn(vcc));
defparam \mem~372 .is_wysiwyg = "true";
defparam \mem~372 .power_up = "low";

dffeas \mem~437 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_118),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~651_combout ),
	.q(\mem~437_q ),
	.prn(vcc));
defparam \mem~437 .is_wysiwyg = "true";
defparam \mem~437 .power_up = "low";

dffeas \mem~307 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_118),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~652_combout ),
	.q(\mem~307_q ),
	.prn(vcc));
defparam \mem~307 .is_wysiwyg = "true";
defparam \mem~307 .power_up = "low";

cycloneive_lcell_comb \mem~560 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~437_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~307_q ),
	.cin(gnd),
	.combout(\mem~560_combout ),
	.cout());
defparam \mem~560 .lut_mask = 16'hE5E0;
defparam \mem~560 .sum_lutc_input = "datac";

dffeas \mem~502 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_118),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~653_combout ),
	.q(\mem~502_q ),
	.prn(vcc));
defparam \mem~502 .is_wysiwyg = "true";
defparam \mem~502 .power_up = "low";

cycloneive_lcell_comb \mem~561 (
	.dataa(\mem~372_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~560_combout ),
	.datad(\mem~502_q ),
	.cin(gnd),
	.combout(\mem~561_combout ),
	.cout());
defparam \mem~561 .lut_mask = 16'hF838;
defparam \mem~561 .sum_lutc_input = "datac";

dffeas \mem~177 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_118),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~654_combout ),
	.q(\mem~177_q ),
	.prn(vcc));
defparam \mem~177 .is_wysiwyg = "true";
defparam \mem~177 .power_up = "low";

dffeas \mem~112 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_118),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~655_combout ),
	.q(\mem~112_q ),
	.prn(vcc));
defparam \mem~112 .is_wysiwyg = "true";
defparam \mem~112 .power_up = "low";

dffeas \mem~47 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_118),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~656_combout ),
	.q(\mem~47_q ),
	.prn(vcc));
defparam \mem~47 .is_wysiwyg = "true";
defparam \mem~47 .power_up = "low";

cycloneive_lcell_comb \mem~562 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~112_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~47_q ),
	.cin(gnd),
	.combout(\mem~562_combout ),
	.cout());
defparam \mem~562 .lut_mask = 16'hE5E0;
defparam \mem~562 .sum_lutc_input = "datac";

dffeas \mem~242 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_118),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~657_combout ),
	.q(\mem~242_q ),
	.prn(vcc));
defparam \mem~242 .is_wysiwyg = "true";
defparam \mem~242 .power_up = "low";

cycloneive_lcell_comb \mem~563 (
	.dataa(\mem~177_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~562_combout ),
	.datad(\mem~242_q ),
	.cin(gnd),
	.combout(\mem~563_combout ),
	.cout());
defparam \mem~563 .lut_mask = 16'hF838;
defparam \mem~563 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~564 (
	.dataa(\mem~561_combout ),
	.datab(\mem~563_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~564_combout ),
	.cout());
defparam \mem~564 .lut_mask = 16'hAACC;
defparam \mem~564 .sum_lutc_input = "datac";

dffeas \internal_out_payload[120] (
	.clk(wire_pll7_clk_0),
	.d(\mem~564_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[120]~q ),
	.prn(vcc));
defparam \internal_out_payload[120] .is_wysiwyg = "true";
defparam \internal_out_payload[120] .power_up = "low";

dffeas \mem~373 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_119),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~650_combout ),
	.q(\mem~373_q ),
	.prn(vcc));
defparam \mem~373 .is_wysiwyg = "true";
defparam \mem~373 .power_up = "low";

dffeas \mem~438 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_119),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~651_combout ),
	.q(\mem~438_q ),
	.prn(vcc));
defparam \mem~438 .is_wysiwyg = "true";
defparam \mem~438 .power_up = "low";

dffeas \mem~308 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_119),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~652_combout ),
	.q(\mem~308_q ),
	.prn(vcc));
defparam \mem~308 .is_wysiwyg = "true";
defparam \mem~308 .power_up = "low";

cycloneive_lcell_comb \mem~565 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~438_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~308_q ),
	.cin(gnd),
	.combout(\mem~565_combout ),
	.cout());
defparam \mem~565 .lut_mask = 16'hE5E0;
defparam \mem~565 .sum_lutc_input = "datac";

dffeas \mem~503 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_119),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~653_combout ),
	.q(\mem~503_q ),
	.prn(vcc));
defparam \mem~503 .is_wysiwyg = "true";
defparam \mem~503 .power_up = "low";

cycloneive_lcell_comb \mem~566 (
	.dataa(\mem~373_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~565_combout ),
	.datad(\mem~503_q ),
	.cin(gnd),
	.combout(\mem~566_combout ),
	.cout());
defparam \mem~566 .lut_mask = 16'hF838;
defparam \mem~566 .sum_lutc_input = "datac";

dffeas \mem~178 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_119),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~654_combout ),
	.q(\mem~178_q ),
	.prn(vcc));
defparam \mem~178 .is_wysiwyg = "true";
defparam \mem~178 .power_up = "low";

dffeas \mem~113 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_119),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~655_combout ),
	.q(\mem~113_q ),
	.prn(vcc));
defparam \mem~113 .is_wysiwyg = "true";
defparam \mem~113 .power_up = "low";

dffeas \mem~48 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_119),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~656_combout ),
	.q(\mem~48_q ),
	.prn(vcc));
defparam \mem~48 .is_wysiwyg = "true";
defparam \mem~48 .power_up = "low";

cycloneive_lcell_comb \mem~567 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~113_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~48_q ),
	.cin(gnd),
	.combout(\mem~567_combout ),
	.cout());
defparam \mem~567 .lut_mask = 16'hE5E0;
defparam \mem~567 .sum_lutc_input = "datac";

dffeas \mem~243 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_119),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~657_combout ),
	.q(\mem~243_q ),
	.prn(vcc));
defparam \mem~243 .is_wysiwyg = "true";
defparam \mem~243 .power_up = "low";

cycloneive_lcell_comb \mem~568 (
	.dataa(\mem~178_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~567_combout ),
	.datad(\mem~243_q ),
	.cin(gnd),
	.combout(\mem~568_combout ),
	.cout());
defparam \mem~568 .lut_mask = 16'hF838;
defparam \mem~568 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~569 (
	.dataa(\mem~566_combout ),
	.datab(\mem~568_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~569_combout ),
	.cout());
defparam \mem~569 .lut_mask = 16'hAACC;
defparam \mem~569 .sum_lutc_input = "datac";

dffeas \internal_out_payload[121] (
	.clk(wire_pll7_clk_0),
	.d(\mem~569_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[121]~q ),
	.prn(vcc));
defparam \internal_out_payload[121] .is_wysiwyg = "true";
defparam \internal_out_payload[121] .power_up = "low";

dffeas \mem~374 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_120),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~650_combout ),
	.q(\mem~374_q ),
	.prn(vcc));
defparam \mem~374 .is_wysiwyg = "true";
defparam \mem~374 .power_up = "low";

dffeas \mem~439 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_120),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~651_combout ),
	.q(\mem~439_q ),
	.prn(vcc));
defparam \mem~439 .is_wysiwyg = "true";
defparam \mem~439 .power_up = "low";

dffeas \mem~309 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_120),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~652_combout ),
	.q(\mem~309_q ),
	.prn(vcc));
defparam \mem~309 .is_wysiwyg = "true";
defparam \mem~309 .power_up = "low";

cycloneive_lcell_comb \mem~570 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~439_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~309_q ),
	.cin(gnd),
	.combout(\mem~570_combout ),
	.cout());
defparam \mem~570 .lut_mask = 16'hE5E0;
defparam \mem~570 .sum_lutc_input = "datac";

dffeas \mem~504 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_120),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~653_combout ),
	.q(\mem~504_q ),
	.prn(vcc));
defparam \mem~504 .is_wysiwyg = "true";
defparam \mem~504 .power_up = "low";

cycloneive_lcell_comb \mem~571 (
	.dataa(\mem~374_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~570_combout ),
	.datad(\mem~504_q ),
	.cin(gnd),
	.combout(\mem~571_combout ),
	.cout());
defparam \mem~571 .lut_mask = 16'hF838;
defparam \mem~571 .sum_lutc_input = "datac";

dffeas \mem~179 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_120),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~654_combout ),
	.q(\mem~179_q ),
	.prn(vcc));
defparam \mem~179 .is_wysiwyg = "true";
defparam \mem~179 .power_up = "low";

dffeas \mem~114 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_120),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~655_combout ),
	.q(\mem~114_q ),
	.prn(vcc));
defparam \mem~114 .is_wysiwyg = "true";
defparam \mem~114 .power_up = "low";

dffeas \mem~49 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_120),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~656_combout ),
	.q(\mem~49_q ),
	.prn(vcc));
defparam \mem~49 .is_wysiwyg = "true";
defparam \mem~49 .power_up = "low";

cycloneive_lcell_comb \mem~572 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~114_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~49_q ),
	.cin(gnd),
	.combout(\mem~572_combout ),
	.cout());
defparam \mem~572 .lut_mask = 16'hE5E0;
defparam \mem~572 .sum_lutc_input = "datac";

dffeas \mem~244 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_120),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~657_combout ),
	.q(\mem~244_q ),
	.prn(vcc));
defparam \mem~244 .is_wysiwyg = "true";
defparam \mem~244 .power_up = "low";

cycloneive_lcell_comb \mem~573 (
	.dataa(\mem~179_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~572_combout ),
	.datad(\mem~244_q ),
	.cin(gnd),
	.combout(\mem~573_combout ),
	.cout());
defparam \mem~573 .lut_mask = 16'hF838;
defparam \mem~573 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~574 (
	.dataa(\mem~571_combout ),
	.datab(\mem~573_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~574_combout ),
	.cout());
defparam \mem~574 .lut_mask = 16'hAACC;
defparam \mem~574 .sum_lutc_input = "datac";

dffeas \internal_out_payload[122] (
	.clk(wire_pll7_clk_0),
	.d(\mem~574_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[122]~q ),
	.prn(vcc));
defparam \internal_out_payload[122] .is_wysiwyg = "true";
defparam \internal_out_payload[122] .power_up = "low";

dffeas \mem~367 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_113),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~650_combout ),
	.q(\mem~367_q ),
	.prn(vcc));
defparam \mem~367 .is_wysiwyg = "true";
defparam \mem~367 .power_up = "low";

dffeas \mem~432 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_113),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~651_combout ),
	.q(\mem~432_q ),
	.prn(vcc));
defparam \mem~432 .is_wysiwyg = "true";
defparam \mem~432 .power_up = "low";

dffeas \mem~302 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_113),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~652_combout ),
	.q(\mem~302_q ),
	.prn(vcc));
defparam \mem~302 .is_wysiwyg = "true";
defparam \mem~302 .power_up = "low";

cycloneive_lcell_comb \mem~575 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~432_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~302_q ),
	.cin(gnd),
	.combout(\mem~575_combout ),
	.cout());
defparam \mem~575 .lut_mask = 16'hE5E0;
defparam \mem~575 .sum_lutc_input = "datac";

dffeas \mem~497 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_113),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~653_combout ),
	.q(\mem~497_q ),
	.prn(vcc));
defparam \mem~497 .is_wysiwyg = "true";
defparam \mem~497 .power_up = "low";

cycloneive_lcell_comb \mem~576 (
	.dataa(\mem~367_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~575_combout ),
	.datad(\mem~497_q ),
	.cin(gnd),
	.combout(\mem~576_combout ),
	.cout());
defparam \mem~576 .lut_mask = 16'hF838;
defparam \mem~576 .sum_lutc_input = "datac";

dffeas \mem~172 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_113),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~654_combout ),
	.q(\mem~172_q ),
	.prn(vcc));
defparam \mem~172 .is_wysiwyg = "true";
defparam \mem~172 .power_up = "low";

dffeas \mem~107 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_113),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~655_combout ),
	.q(\mem~107_q ),
	.prn(vcc));
defparam \mem~107 .is_wysiwyg = "true";
defparam \mem~107 .power_up = "low";

dffeas \mem~42 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_113),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~656_combout ),
	.q(\mem~42_q ),
	.prn(vcc));
defparam \mem~42 .is_wysiwyg = "true";
defparam \mem~42 .power_up = "low";

cycloneive_lcell_comb \mem~577 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~107_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~42_q ),
	.cin(gnd),
	.combout(\mem~577_combout ),
	.cout());
defparam \mem~577 .lut_mask = 16'hE5E0;
defparam \mem~577 .sum_lutc_input = "datac";

dffeas \mem~237 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_113),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~657_combout ),
	.q(\mem~237_q ),
	.prn(vcc));
defparam \mem~237 .is_wysiwyg = "true";
defparam \mem~237 .power_up = "low";

cycloneive_lcell_comb \mem~578 (
	.dataa(\mem~172_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~577_combout ),
	.datad(\mem~237_q ),
	.cin(gnd),
	.combout(\mem~578_combout ),
	.cout());
defparam \mem~578 .lut_mask = 16'hF838;
defparam \mem~578 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~579 (
	.dataa(\mem~576_combout ),
	.datab(\mem~578_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~579_combout ),
	.cout());
defparam \mem~579 .lut_mask = 16'hAACC;
defparam \mem~579 .sum_lutc_input = "datac";

dffeas \internal_out_payload[115] (
	.clk(wire_pll7_clk_0),
	.d(\mem~579_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[115]~q ),
	.prn(vcc));
defparam \internal_out_payload[115] .is_wysiwyg = "true";
defparam \internal_out_payload[115] .power_up = "low";

dffeas \mem~368 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_114),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~650_combout ),
	.q(\mem~368_q ),
	.prn(vcc));
defparam \mem~368 .is_wysiwyg = "true";
defparam \mem~368 .power_up = "low";

dffeas \mem~433 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_114),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~651_combout ),
	.q(\mem~433_q ),
	.prn(vcc));
defparam \mem~433 .is_wysiwyg = "true";
defparam \mem~433 .power_up = "low";

dffeas \mem~303 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_114),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~652_combout ),
	.q(\mem~303_q ),
	.prn(vcc));
defparam \mem~303 .is_wysiwyg = "true";
defparam \mem~303 .power_up = "low";

cycloneive_lcell_comb \mem~580 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~433_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~303_q ),
	.cin(gnd),
	.combout(\mem~580_combout ),
	.cout());
defparam \mem~580 .lut_mask = 16'hE5E0;
defparam \mem~580 .sum_lutc_input = "datac";

dffeas \mem~498 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_114),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~653_combout ),
	.q(\mem~498_q ),
	.prn(vcc));
defparam \mem~498 .is_wysiwyg = "true";
defparam \mem~498 .power_up = "low";

cycloneive_lcell_comb \mem~581 (
	.dataa(\mem~368_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~580_combout ),
	.datad(\mem~498_q ),
	.cin(gnd),
	.combout(\mem~581_combout ),
	.cout());
defparam \mem~581 .lut_mask = 16'hF838;
defparam \mem~581 .sum_lutc_input = "datac";

dffeas \mem~173 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_114),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~654_combout ),
	.q(\mem~173_q ),
	.prn(vcc));
defparam \mem~173 .is_wysiwyg = "true";
defparam \mem~173 .power_up = "low";

dffeas \mem~108 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_114),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~655_combout ),
	.q(\mem~108_q ),
	.prn(vcc));
defparam \mem~108 .is_wysiwyg = "true";
defparam \mem~108 .power_up = "low";

dffeas \mem~43 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_114),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~656_combout ),
	.q(\mem~43_q ),
	.prn(vcc));
defparam \mem~43 .is_wysiwyg = "true";
defparam \mem~43 .power_up = "low";

cycloneive_lcell_comb \mem~582 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~108_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~43_q ),
	.cin(gnd),
	.combout(\mem~582_combout ),
	.cout());
defparam \mem~582 .lut_mask = 16'hE5E0;
defparam \mem~582 .sum_lutc_input = "datac";

dffeas \mem~238 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_114),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~657_combout ),
	.q(\mem~238_q ),
	.prn(vcc));
defparam \mem~238 .is_wysiwyg = "true";
defparam \mem~238 .power_up = "low";

cycloneive_lcell_comb \mem~583 (
	.dataa(\mem~173_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~582_combout ),
	.datad(\mem~238_q ),
	.cin(gnd),
	.combout(\mem~583_combout ),
	.cout());
defparam \mem~583 .lut_mask = 16'hF838;
defparam \mem~583 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~584 (
	.dataa(\mem~581_combout ),
	.datab(\mem~583_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~584_combout ),
	.cout());
defparam \mem~584 .lut_mask = 16'hAACC;
defparam \mem~584 .sum_lutc_input = "datac";

dffeas \internal_out_payload[116] (
	.clk(wire_pll7_clk_0),
	.d(\mem~584_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[116]~q ),
	.prn(vcc));
defparam \internal_out_payload[116] .is_wysiwyg = "true";
defparam \internal_out_payload[116] .power_up = "low";

dffeas \mem~369 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_115),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~650_combout ),
	.q(\mem~369_q ),
	.prn(vcc));
defparam \mem~369 .is_wysiwyg = "true";
defparam \mem~369 .power_up = "low";

dffeas \mem~434 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_115),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~651_combout ),
	.q(\mem~434_q ),
	.prn(vcc));
defparam \mem~434 .is_wysiwyg = "true";
defparam \mem~434 .power_up = "low";

dffeas \mem~304 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_115),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~652_combout ),
	.q(\mem~304_q ),
	.prn(vcc));
defparam \mem~304 .is_wysiwyg = "true";
defparam \mem~304 .power_up = "low";

cycloneive_lcell_comb \mem~585 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~434_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~304_q ),
	.cin(gnd),
	.combout(\mem~585_combout ),
	.cout());
defparam \mem~585 .lut_mask = 16'hE5E0;
defparam \mem~585 .sum_lutc_input = "datac";

dffeas \mem~499 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_115),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~653_combout ),
	.q(\mem~499_q ),
	.prn(vcc));
defparam \mem~499 .is_wysiwyg = "true";
defparam \mem~499 .power_up = "low";

cycloneive_lcell_comb \mem~586 (
	.dataa(\mem~369_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~585_combout ),
	.datad(\mem~499_q ),
	.cin(gnd),
	.combout(\mem~586_combout ),
	.cout());
defparam \mem~586 .lut_mask = 16'hF838;
defparam \mem~586 .sum_lutc_input = "datac";

dffeas \mem~174 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_115),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~654_combout ),
	.q(\mem~174_q ),
	.prn(vcc));
defparam \mem~174 .is_wysiwyg = "true";
defparam \mem~174 .power_up = "low";

dffeas \mem~109 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_115),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~655_combout ),
	.q(\mem~109_q ),
	.prn(vcc));
defparam \mem~109 .is_wysiwyg = "true";
defparam \mem~109 .power_up = "low";

dffeas \mem~44 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_115),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~656_combout ),
	.q(\mem~44_q ),
	.prn(vcc));
defparam \mem~44 .is_wysiwyg = "true";
defparam \mem~44 .power_up = "low";

cycloneive_lcell_comb \mem~587 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~109_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~44_q ),
	.cin(gnd),
	.combout(\mem~587_combout ),
	.cout());
defparam \mem~587 .lut_mask = 16'hE5E0;
defparam \mem~587 .sum_lutc_input = "datac";

dffeas \mem~239 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_115),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~657_combout ),
	.q(\mem~239_q ),
	.prn(vcc));
defparam \mem~239 .is_wysiwyg = "true";
defparam \mem~239 .power_up = "low";

cycloneive_lcell_comb \mem~588 (
	.dataa(\mem~174_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~587_combout ),
	.datad(\mem~239_q ),
	.cin(gnd),
	.combout(\mem~588_combout ),
	.cout());
defparam \mem~588 .lut_mask = 16'hF838;
defparam \mem~588 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~589 (
	.dataa(\mem~586_combout ),
	.datab(\mem~588_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~589_combout ),
	.cout());
defparam \mem~589 .lut_mask = 16'hAACC;
defparam \mem~589 .sum_lutc_input = "datac";

dffeas \internal_out_payload[117] (
	.clk(wire_pll7_clk_0),
	.d(\mem~589_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[117]~q ),
	.prn(vcc));
defparam \internal_out_payload[117] .is_wysiwyg = "true";
defparam \internal_out_payload[117] .power_up = "low";

dffeas \mem~370 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_116),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~650_combout ),
	.q(\mem~370_q ),
	.prn(vcc));
defparam \mem~370 .is_wysiwyg = "true";
defparam \mem~370 .power_up = "low";

dffeas \mem~435 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_116),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~651_combout ),
	.q(\mem~435_q ),
	.prn(vcc));
defparam \mem~435 .is_wysiwyg = "true";
defparam \mem~435 .power_up = "low";

dffeas \mem~305 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_116),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~652_combout ),
	.q(\mem~305_q ),
	.prn(vcc));
defparam \mem~305 .is_wysiwyg = "true";
defparam \mem~305 .power_up = "low";

cycloneive_lcell_comb \mem~590 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~435_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~305_q ),
	.cin(gnd),
	.combout(\mem~590_combout ),
	.cout());
defparam \mem~590 .lut_mask = 16'hE5E0;
defparam \mem~590 .sum_lutc_input = "datac";

dffeas \mem~500 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_116),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~653_combout ),
	.q(\mem~500_q ),
	.prn(vcc));
defparam \mem~500 .is_wysiwyg = "true";
defparam \mem~500 .power_up = "low";

cycloneive_lcell_comb \mem~591 (
	.dataa(\mem~370_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~590_combout ),
	.datad(\mem~500_q ),
	.cin(gnd),
	.combout(\mem~591_combout ),
	.cout());
defparam \mem~591 .lut_mask = 16'hF838;
defparam \mem~591 .sum_lutc_input = "datac";

dffeas \mem~175 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_116),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~654_combout ),
	.q(\mem~175_q ),
	.prn(vcc));
defparam \mem~175 .is_wysiwyg = "true";
defparam \mem~175 .power_up = "low";

dffeas \mem~110 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_116),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~655_combout ),
	.q(\mem~110_q ),
	.prn(vcc));
defparam \mem~110 .is_wysiwyg = "true";
defparam \mem~110 .power_up = "low";

dffeas \mem~45 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_116),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~656_combout ),
	.q(\mem~45_q ),
	.prn(vcc));
defparam \mem~45 .is_wysiwyg = "true";
defparam \mem~45 .power_up = "low";

cycloneive_lcell_comb \mem~592 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~110_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~45_q ),
	.cin(gnd),
	.combout(\mem~592_combout ),
	.cout());
defparam \mem~592 .lut_mask = 16'hE5E0;
defparam \mem~592 .sum_lutc_input = "datac";

dffeas \mem~240 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_116),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~657_combout ),
	.q(\mem~240_q ),
	.prn(vcc));
defparam \mem~240 .is_wysiwyg = "true";
defparam \mem~240 .power_up = "low";

cycloneive_lcell_comb \mem~593 (
	.dataa(\mem~175_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~592_combout ),
	.datad(\mem~240_q ),
	.cin(gnd),
	.combout(\mem~593_combout ),
	.cout());
defparam \mem~593 .lut_mask = 16'hF838;
defparam \mem~593 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~594 (
	.dataa(\mem~591_combout ),
	.datab(\mem~593_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~594_combout ),
	.cout());
defparam \mem~594 .lut_mask = 16'hAACC;
defparam \mem~594 .sum_lutc_input = "datac";

dffeas \internal_out_payload[118] (
	.clk(wire_pll7_clk_0),
	.d(\mem~594_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[118]~q ),
	.prn(vcc));
defparam \internal_out_payload[118] .is_wysiwyg = "true";
defparam \internal_out_payload[118] .power_up = "low";

dffeas \mem~371 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_117),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~650_combout ),
	.q(\mem~371_q ),
	.prn(vcc));
defparam \mem~371 .is_wysiwyg = "true";
defparam \mem~371 .power_up = "low";

dffeas \mem~436 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_117),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~651_combout ),
	.q(\mem~436_q ),
	.prn(vcc));
defparam \mem~436 .is_wysiwyg = "true";
defparam \mem~436 .power_up = "low";

dffeas \mem~306 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_117),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~652_combout ),
	.q(\mem~306_q ),
	.prn(vcc));
defparam \mem~306 .is_wysiwyg = "true";
defparam \mem~306 .power_up = "low";

cycloneive_lcell_comb \mem~595 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~436_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~306_q ),
	.cin(gnd),
	.combout(\mem~595_combout ),
	.cout());
defparam \mem~595 .lut_mask = 16'hE5E0;
defparam \mem~595 .sum_lutc_input = "datac";

dffeas \mem~501 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_117),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~653_combout ),
	.q(\mem~501_q ),
	.prn(vcc));
defparam \mem~501 .is_wysiwyg = "true";
defparam \mem~501 .power_up = "low";

cycloneive_lcell_comb \mem~596 (
	.dataa(\mem~371_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~595_combout ),
	.datad(\mem~501_q ),
	.cin(gnd),
	.combout(\mem~596_combout ),
	.cout());
defparam \mem~596 .lut_mask = 16'hF838;
defparam \mem~596 .sum_lutc_input = "datac";

dffeas \mem~176 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_117),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~654_combout ),
	.q(\mem~176_q ),
	.prn(vcc));
defparam \mem~176 .is_wysiwyg = "true";
defparam \mem~176 .power_up = "low";

dffeas \mem~111 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_117),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~655_combout ),
	.q(\mem~111_q ),
	.prn(vcc));
defparam \mem~111 .is_wysiwyg = "true";
defparam \mem~111 .power_up = "low";

dffeas \mem~46 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_117),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~656_combout ),
	.q(\mem~46_q ),
	.prn(vcc));
defparam \mem~46 .is_wysiwyg = "true";
defparam \mem~46 .power_up = "low";

cycloneive_lcell_comb \mem~597 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~111_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~46_q ),
	.cin(gnd),
	.combout(\mem~597_combout ),
	.cout());
defparam \mem~597 .lut_mask = 16'hE5E0;
defparam \mem~597 .sum_lutc_input = "datac";

dffeas \mem~241 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_117),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~657_combout ),
	.q(\mem~241_q ),
	.prn(vcc));
defparam \mem~241 .is_wysiwyg = "true";
defparam \mem~241 .power_up = "low";

cycloneive_lcell_comb \mem~598 (
	.dataa(\mem~176_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~597_combout ),
	.datad(\mem~241_q ),
	.cin(gnd),
	.combout(\mem~598_combout ),
	.cout());
defparam \mem~598 .lut_mask = 16'hF838;
defparam \mem~598 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~599 (
	.dataa(\mem~596_combout ),
	.datab(\mem~598_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~599_combout ),
	.cout());
defparam \mem~599 .lut_mask = 16'hAACC;
defparam \mem~599 .sum_lutc_input = "datac";

dffeas \internal_out_payload[119] (
	.clk(wire_pll7_clk_0),
	.d(\mem~599_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[119]~q ),
	.prn(vcc));
defparam \internal_out_payload[119] .is_wysiwyg = "true";
defparam \internal_out_payload[119] .power_up = "low";

dffeas \mem~388 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_54),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~650_combout ),
	.q(\mem~388_q ),
	.prn(vcc));
defparam \mem~388 .is_wysiwyg = "true";
defparam \mem~388 .power_up = "low";

dffeas \mem~453 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_54),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~651_combout ),
	.q(\mem~453_q ),
	.prn(vcc));
defparam \mem~453 .is_wysiwyg = "true";
defparam \mem~453 .power_up = "low";

dffeas \mem~323 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_54),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~652_combout ),
	.q(\mem~323_q ),
	.prn(vcc));
defparam \mem~323 .is_wysiwyg = "true";
defparam \mem~323 .power_up = "low";

cycloneive_lcell_comb \mem~600 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~453_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~323_q ),
	.cin(gnd),
	.combout(\mem~600_combout ),
	.cout());
defparam \mem~600 .lut_mask = 16'hE5E0;
defparam \mem~600 .sum_lutc_input = "datac";

dffeas \mem~518 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_54),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~653_combout ),
	.q(\mem~518_q ),
	.prn(vcc));
defparam \mem~518 .is_wysiwyg = "true";
defparam \mem~518 .power_up = "low";

cycloneive_lcell_comb \mem~601 (
	.dataa(\mem~388_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~600_combout ),
	.datad(\mem~518_q ),
	.cin(gnd),
	.combout(\mem~601_combout ),
	.cout());
defparam \mem~601 .lut_mask = 16'hF838;
defparam \mem~601 .sum_lutc_input = "datac";

dffeas \mem~193 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_54),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~654_combout ),
	.q(\mem~193_q ),
	.prn(vcc));
defparam \mem~193 .is_wysiwyg = "true";
defparam \mem~193 .power_up = "low";

dffeas \mem~128 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_54),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~655_combout ),
	.q(\mem~128_q ),
	.prn(vcc));
defparam \mem~128 .is_wysiwyg = "true";
defparam \mem~128 .power_up = "low";

dffeas \mem~63 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_54),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~656_combout ),
	.q(\mem~63_q ),
	.prn(vcc));
defparam \mem~63 .is_wysiwyg = "true";
defparam \mem~63 .power_up = "low";

cycloneive_lcell_comb \mem~602 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~128_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~63_q ),
	.cin(gnd),
	.combout(\mem~602_combout ),
	.cout());
defparam \mem~602 .lut_mask = 16'hE5E0;
defparam \mem~602 .sum_lutc_input = "datac";

dffeas \mem~258 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_54),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~657_combout ),
	.q(\mem~258_q ),
	.prn(vcc));
defparam \mem~258 .is_wysiwyg = "true";
defparam \mem~258 .power_up = "low";

cycloneive_lcell_comb \mem~603 (
	.dataa(\mem~193_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~602_combout ),
	.datad(\mem~258_q ),
	.cin(gnd),
	.combout(\mem~603_combout ),
	.cout());
defparam \mem~603 .lut_mask = 16'hF838;
defparam \mem~603 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~604 (
	.dataa(\mem~601_combout ),
	.datab(\mem~603_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~604_combout ),
	.cout());
defparam \mem~604 .lut_mask = 16'hAACC;
defparam \mem~604 .sum_lutc_input = "datac";

dffeas \internal_out_payload[147] (
	.clk(wire_pll7_clk_0),
	.d(\mem~604_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[147]~q ),
	.prn(vcc));
defparam \internal_out_payload[147] .is_wysiwyg = "true";
defparam \internal_out_payload[147] .power_up = "low";

dffeas \mem~336 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_24),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~650_combout ),
	.q(\mem~336_q ),
	.prn(vcc));
defparam \mem~336 .is_wysiwyg = "true";
defparam \mem~336 .power_up = "low";

dffeas \mem~401 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_24),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~651_combout ),
	.q(\mem~401_q ),
	.prn(vcc));
defparam \mem~401 .is_wysiwyg = "true";
defparam \mem~401 .power_up = "low";

dffeas \mem~271 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_24),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~652_combout ),
	.q(\mem~271_q ),
	.prn(vcc));
defparam \mem~271 .is_wysiwyg = "true";
defparam \mem~271 .power_up = "low";

cycloneive_lcell_comb \mem~605 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~401_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~271_q ),
	.cin(gnd),
	.combout(\mem~605_combout ),
	.cout());
defparam \mem~605 .lut_mask = 16'hE5E0;
defparam \mem~605 .sum_lutc_input = "datac";

dffeas \mem~466 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_24),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~653_combout ),
	.q(\mem~466_q ),
	.prn(vcc));
defparam \mem~466 .is_wysiwyg = "true";
defparam \mem~466 .power_up = "low";

cycloneive_lcell_comb \mem~606 (
	.dataa(\mem~336_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~605_combout ),
	.datad(\mem~466_q ),
	.cin(gnd),
	.combout(\mem~606_combout ),
	.cout());
defparam \mem~606 .lut_mask = 16'hF838;
defparam \mem~606 .sum_lutc_input = "datac";

dffeas \mem~141 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_24),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~654_combout ),
	.q(\mem~141_q ),
	.prn(vcc));
defparam \mem~141 .is_wysiwyg = "true";
defparam \mem~141 .power_up = "low";

dffeas \mem~76 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_24),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~655_combout ),
	.q(\mem~76_q ),
	.prn(vcc));
defparam \mem~76 .is_wysiwyg = "true";
defparam \mem~76 .power_up = "low";

dffeas \mem~11 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_24),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~656_combout ),
	.q(\mem~11_q ),
	.prn(vcc));
defparam \mem~11 .is_wysiwyg = "true";
defparam \mem~11 .power_up = "low";

cycloneive_lcell_comb \mem~607 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~76_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~11_q ),
	.cin(gnd),
	.combout(\mem~607_combout ),
	.cout());
defparam \mem~607 .lut_mask = 16'hE5E0;
defparam \mem~607 .sum_lutc_input = "datac";

dffeas \mem~206 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_24),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~657_combout ),
	.q(\mem~206_q ),
	.prn(vcc));
defparam \mem~206 .is_wysiwyg = "true";
defparam \mem~206 .power_up = "low";

cycloneive_lcell_comb \mem~608 (
	.dataa(\mem~141_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~607_combout ),
	.datad(\mem~206_q ),
	.cin(gnd),
	.combout(\mem~608_combout ),
	.cout());
defparam \mem~608 .lut_mask = 16'hF838;
defparam \mem~608 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~609 (
	.dataa(\mem~606_combout ),
	.datab(\mem~608_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~609_combout ),
	.cout());
defparam \mem~609 .lut_mask = 16'hAACC;
defparam \mem~609 .sum_lutc_input = "datac";

dffeas \internal_out_payload[77] (
	.clk(wire_pll7_clk_0),
	.d(\mem~609_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[77]~q ),
	.prn(vcc));
defparam \internal_out_payload[77] .is_wysiwyg = "true";
defparam \internal_out_payload[77] .power_up = "low";

dffeas \mem~337 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_25),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~650_combout ),
	.q(\mem~337_q ),
	.prn(vcc));
defparam \mem~337 .is_wysiwyg = "true";
defparam \mem~337 .power_up = "low";

dffeas \mem~402 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_25),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~651_combout ),
	.q(\mem~402_q ),
	.prn(vcc));
defparam \mem~402 .is_wysiwyg = "true";
defparam \mem~402 .power_up = "low";

dffeas \mem~272 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_25),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~652_combout ),
	.q(\mem~272_q ),
	.prn(vcc));
defparam \mem~272 .is_wysiwyg = "true";
defparam \mem~272 .power_up = "low";

cycloneive_lcell_comb \mem~610 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~402_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~272_q ),
	.cin(gnd),
	.combout(\mem~610_combout ),
	.cout());
defparam \mem~610 .lut_mask = 16'hE5E0;
defparam \mem~610 .sum_lutc_input = "datac";

dffeas \mem~467 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_25),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~653_combout ),
	.q(\mem~467_q ),
	.prn(vcc));
defparam \mem~467 .is_wysiwyg = "true";
defparam \mem~467 .power_up = "low";

cycloneive_lcell_comb \mem~611 (
	.dataa(\mem~337_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~610_combout ),
	.datad(\mem~467_q ),
	.cin(gnd),
	.combout(\mem~611_combout ),
	.cout());
defparam \mem~611 .lut_mask = 16'hF838;
defparam \mem~611 .sum_lutc_input = "datac";

dffeas \mem~142 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_25),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~654_combout ),
	.q(\mem~142_q ),
	.prn(vcc));
defparam \mem~142 .is_wysiwyg = "true";
defparam \mem~142 .power_up = "low";

dffeas \mem~77 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_25),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~655_combout ),
	.q(\mem~77_q ),
	.prn(vcc));
defparam \mem~77 .is_wysiwyg = "true";
defparam \mem~77 .power_up = "low";

dffeas \mem~12 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_25),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~656_combout ),
	.q(\mem~12_q ),
	.prn(vcc));
defparam \mem~12 .is_wysiwyg = "true";
defparam \mem~12 .power_up = "low";

cycloneive_lcell_comb \mem~612 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~77_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~12_q ),
	.cin(gnd),
	.combout(\mem~612_combout ),
	.cout());
defparam \mem~612 .lut_mask = 16'hE5E0;
defparam \mem~612 .sum_lutc_input = "datac";

dffeas \mem~207 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_25),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~657_combout ),
	.q(\mem~207_q ),
	.prn(vcc));
defparam \mem~207 .is_wysiwyg = "true";
defparam \mem~207 .power_up = "low";

cycloneive_lcell_comb \mem~613 (
	.dataa(\mem~142_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~612_combout ),
	.datad(\mem~207_q ),
	.cin(gnd),
	.combout(\mem~613_combout ),
	.cout());
defparam \mem~613 .lut_mask = 16'hF838;
defparam \mem~613 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~614 (
	.dataa(\mem~611_combout ),
	.datab(\mem~613_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~614_combout ),
	.cout());
defparam \mem~614 .lut_mask = 16'hAACC;
defparam \mem~614 .sum_lutc_input = "datac";

dffeas \internal_out_payload[78] (
	.clk(wire_pll7_clk_0),
	.d(\mem~614_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[78]~q ),
	.prn(vcc));
defparam \internal_out_payload[78] .is_wysiwyg = "true";
defparam \internal_out_payload[78] .power_up = "low";

dffeas \mem~338 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_26),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~650_combout ),
	.q(\mem~338_q ),
	.prn(vcc));
defparam \mem~338 .is_wysiwyg = "true";
defparam \mem~338 .power_up = "low";

dffeas \mem~403 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_26),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~651_combout ),
	.q(\mem~403_q ),
	.prn(vcc));
defparam \mem~403 .is_wysiwyg = "true";
defparam \mem~403 .power_up = "low";

dffeas \mem~273 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_26),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~652_combout ),
	.q(\mem~273_q ),
	.prn(vcc));
defparam \mem~273 .is_wysiwyg = "true";
defparam \mem~273 .power_up = "low";

cycloneive_lcell_comb \mem~615 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~403_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~273_q ),
	.cin(gnd),
	.combout(\mem~615_combout ),
	.cout());
defparam \mem~615 .lut_mask = 16'hE5E0;
defparam \mem~615 .sum_lutc_input = "datac";

dffeas \mem~468 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_26),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~653_combout ),
	.q(\mem~468_q ),
	.prn(vcc));
defparam \mem~468 .is_wysiwyg = "true";
defparam \mem~468 .power_up = "low";

cycloneive_lcell_comb \mem~616 (
	.dataa(\mem~338_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~615_combout ),
	.datad(\mem~468_q ),
	.cin(gnd),
	.combout(\mem~616_combout ),
	.cout());
defparam \mem~616 .lut_mask = 16'hF838;
defparam \mem~616 .sum_lutc_input = "datac";

dffeas \mem~143 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_26),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~654_combout ),
	.q(\mem~143_q ),
	.prn(vcc));
defparam \mem~143 .is_wysiwyg = "true";
defparam \mem~143 .power_up = "low";

dffeas \mem~78 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_26),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~655_combout ),
	.q(\mem~78_q ),
	.prn(vcc));
defparam \mem~78 .is_wysiwyg = "true";
defparam \mem~78 .power_up = "low";

dffeas \mem~13 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_26),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~656_combout ),
	.q(\mem~13_q ),
	.prn(vcc));
defparam \mem~13 .is_wysiwyg = "true";
defparam \mem~13 .power_up = "low";

cycloneive_lcell_comb \mem~617 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~78_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~13_q ),
	.cin(gnd),
	.combout(\mem~617_combout ),
	.cout());
defparam \mem~617 .lut_mask = 16'hE5E0;
defparam \mem~617 .sum_lutc_input = "datac";

dffeas \mem~208 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_26),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~657_combout ),
	.q(\mem~208_q ),
	.prn(vcc));
defparam \mem~208 .is_wysiwyg = "true";
defparam \mem~208 .power_up = "low";

cycloneive_lcell_comb \mem~618 (
	.dataa(\mem~143_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~617_combout ),
	.datad(\mem~208_q ),
	.cin(gnd),
	.combout(\mem~618_combout ),
	.cout());
defparam \mem~618 .lut_mask = 16'hF838;
defparam \mem~618 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~619 (
	.dataa(\mem~616_combout ),
	.datab(\mem~618_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~619_combout ),
	.cout());
defparam \mem~619 .lut_mask = 16'hAACC;
defparam \mem~619 .sum_lutc_input = "datac";

dffeas \internal_out_payload[79] (
	.clk(wire_pll7_clk_0),
	.d(\mem~619_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[79]~q ),
	.prn(vcc));
defparam \internal_out_payload[79] .is_wysiwyg = "true";
defparam \internal_out_payload[79] .power_up = "low";

dffeas \mem~339 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_27),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~650_combout ),
	.q(\mem~339_q ),
	.prn(vcc));
defparam \mem~339 .is_wysiwyg = "true";
defparam \mem~339 .power_up = "low";

dffeas \mem~404 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_27),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~651_combout ),
	.q(\mem~404_q ),
	.prn(vcc));
defparam \mem~404 .is_wysiwyg = "true";
defparam \mem~404 .power_up = "low";

dffeas \mem~274 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_27),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~652_combout ),
	.q(\mem~274_q ),
	.prn(vcc));
defparam \mem~274 .is_wysiwyg = "true";
defparam \mem~274 .power_up = "low";

cycloneive_lcell_comb \mem~620 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~404_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~274_q ),
	.cin(gnd),
	.combout(\mem~620_combout ),
	.cout());
defparam \mem~620 .lut_mask = 16'hE5E0;
defparam \mem~620 .sum_lutc_input = "datac";

dffeas \mem~469 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_27),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~653_combout ),
	.q(\mem~469_q ),
	.prn(vcc));
defparam \mem~469 .is_wysiwyg = "true";
defparam \mem~469 .power_up = "low";

cycloneive_lcell_comb \mem~621 (
	.dataa(\mem~339_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~620_combout ),
	.datad(\mem~469_q ),
	.cin(gnd),
	.combout(\mem~621_combout ),
	.cout());
defparam \mem~621 .lut_mask = 16'hF838;
defparam \mem~621 .sum_lutc_input = "datac";

dffeas \mem~144 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_27),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~654_combout ),
	.q(\mem~144_q ),
	.prn(vcc));
defparam \mem~144 .is_wysiwyg = "true";
defparam \mem~144 .power_up = "low";

dffeas \mem~79 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_27),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~655_combout ),
	.q(\mem~79_q ),
	.prn(vcc));
defparam \mem~79 .is_wysiwyg = "true";
defparam \mem~79 .power_up = "low";

dffeas \mem~14 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_27),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~656_combout ),
	.q(\mem~14_q ),
	.prn(vcc));
defparam \mem~14 .is_wysiwyg = "true";
defparam \mem~14 .power_up = "low";

cycloneive_lcell_comb \mem~622 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~79_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~14_q ),
	.cin(gnd),
	.combout(\mem~622_combout ),
	.cout());
defparam \mem~622 .lut_mask = 16'hE5E0;
defparam \mem~622 .sum_lutc_input = "datac";

dffeas \mem~209 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_27),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~657_combout ),
	.q(\mem~209_q ),
	.prn(vcc));
defparam \mem~209 .is_wysiwyg = "true";
defparam \mem~209 .power_up = "low";

cycloneive_lcell_comb \mem~623 (
	.dataa(\mem~144_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~622_combout ),
	.datad(\mem~209_q ),
	.cin(gnd),
	.combout(\mem~623_combout ),
	.cout());
defparam \mem~623 .lut_mask = 16'hF838;
defparam \mem~623 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~624 (
	.dataa(\mem~621_combout ),
	.datab(\mem~623_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~624_combout ),
	.cout());
defparam \mem~624 .lut_mask = 16'hAACC;
defparam \mem~624 .sum_lutc_input = "datac";

dffeas \internal_out_payload[80] (
	.clk(wire_pll7_clk_0),
	.d(\mem~624_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[80]~q ),
	.prn(vcc));
defparam \internal_out_payload[80] .is_wysiwyg = "true";
defparam \internal_out_payload[80] .power_up = "low";

dffeas \mem~340 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_28),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~650_combout ),
	.q(\mem~340_q ),
	.prn(vcc));
defparam \mem~340 .is_wysiwyg = "true";
defparam \mem~340 .power_up = "low";

dffeas \mem~405 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_28),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~651_combout ),
	.q(\mem~405_q ),
	.prn(vcc));
defparam \mem~405 .is_wysiwyg = "true";
defparam \mem~405 .power_up = "low";

dffeas \mem~275 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_28),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~652_combout ),
	.q(\mem~275_q ),
	.prn(vcc));
defparam \mem~275 .is_wysiwyg = "true";
defparam \mem~275 .power_up = "low";

cycloneive_lcell_comb \mem~625 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~405_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~275_q ),
	.cin(gnd),
	.combout(\mem~625_combout ),
	.cout());
defparam \mem~625 .lut_mask = 16'hE5E0;
defparam \mem~625 .sum_lutc_input = "datac";

dffeas \mem~470 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_28),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~653_combout ),
	.q(\mem~470_q ),
	.prn(vcc));
defparam \mem~470 .is_wysiwyg = "true";
defparam \mem~470 .power_up = "low";

cycloneive_lcell_comb \mem~626 (
	.dataa(\mem~340_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~625_combout ),
	.datad(\mem~470_q ),
	.cin(gnd),
	.combout(\mem~626_combout ),
	.cout());
defparam \mem~626 .lut_mask = 16'hF838;
defparam \mem~626 .sum_lutc_input = "datac";

dffeas \mem~145 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_28),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~654_combout ),
	.q(\mem~145_q ),
	.prn(vcc));
defparam \mem~145 .is_wysiwyg = "true";
defparam \mem~145 .power_up = "low";

dffeas \mem~80 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_28),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~655_combout ),
	.q(\mem~80_q ),
	.prn(vcc));
defparam \mem~80 .is_wysiwyg = "true";
defparam \mem~80 .power_up = "low";

dffeas \mem~15 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_28),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~656_combout ),
	.q(\mem~15_q ),
	.prn(vcc));
defparam \mem~15 .is_wysiwyg = "true";
defparam \mem~15 .power_up = "low";

cycloneive_lcell_comb \mem~627 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~80_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~15_q ),
	.cin(gnd),
	.combout(\mem~627_combout ),
	.cout());
defparam \mem~627 .lut_mask = 16'hE5E0;
defparam \mem~627 .sum_lutc_input = "datac";

dffeas \mem~210 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_28),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~657_combout ),
	.q(\mem~210_q ),
	.prn(vcc));
defparam \mem~210 .is_wysiwyg = "true";
defparam \mem~210 .power_up = "low";

cycloneive_lcell_comb \mem~628 (
	.dataa(\mem~145_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~627_combout ),
	.datad(\mem~210_q ),
	.cin(gnd),
	.combout(\mem~628_combout ),
	.cout());
defparam \mem~628 .lut_mask = 16'hF838;
defparam \mem~628 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~629 (
	.dataa(\mem~626_combout ),
	.datab(\mem~628_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~629_combout ),
	.cout());
defparam \mem~629 .lut_mask = 16'hAACC;
defparam \mem~629 .sum_lutc_input = "datac";

dffeas \internal_out_payload[81] (
	.clk(wire_pll7_clk_0),
	.d(\mem~629_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[81]~q ),
	.prn(vcc));
defparam \internal_out_payload[81] .is_wysiwyg = "true";
defparam \internal_out_payload[81] .power_up = "low";

dffeas \mem~341 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_29),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~650_combout ),
	.q(\mem~341_q ),
	.prn(vcc));
defparam \mem~341 .is_wysiwyg = "true";
defparam \mem~341 .power_up = "low";

dffeas \mem~406 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_29),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~651_combout ),
	.q(\mem~406_q ),
	.prn(vcc));
defparam \mem~406 .is_wysiwyg = "true";
defparam \mem~406 .power_up = "low";

dffeas \mem~276 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_29),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~652_combout ),
	.q(\mem~276_q ),
	.prn(vcc));
defparam \mem~276 .is_wysiwyg = "true";
defparam \mem~276 .power_up = "low";

cycloneive_lcell_comb \mem~630 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~406_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~276_q ),
	.cin(gnd),
	.combout(\mem~630_combout ),
	.cout());
defparam \mem~630 .lut_mask = 16'hE5E0;
defparam \mem~630 .sum_lutc_input = "datac";

dffeas \mem~471 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_29),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~653_combout ),
	.q(\mem~471_q ),
	.prn(vcc));
defparam \mem~471 .is_wysiwyg = "true";
defparam \mem~471 .power_up = "low";

cycloneive_lcell_comb \mem~631 (
	.dataa(\mem~341_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~630_combout ),
	.datad(\mem~471_q ),
	.cin(gnd),
	.combout(\mem~631_combout ),
	.cout());
defparam \mem~631 .lut_mask = 16'hF838;
defparam \mem~631 .sum_lutc_input = "datac";

dffeas \mem~146 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_29),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~654_combout ),
	.q(\mem~146_q ),
	.prn(vcc));
defparam \mem~146 .is_wysiwyg = "true";
defparam \mem~146 .power_up = "low";

dffeas \mem~81 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_29),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~655_combout ),
	.q(\mem~81_q ),
	.prn(vcc));
defparam \mem~81 .is_wysiwyg = "true";
defparam \mem~81 .power_up = "low";

dffeas \mem~16 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_29),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~656_combout ),
	.q(\mem~16_q ),
	.prn(vcc));
defparam \mem~16 .is_wysiwyg = "true";
defparam \mem~16 .power_up = "low";

cycloneive_lcell_comb \mem~632 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~81_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~16_q ),
	.cin(gnd),
	.combout(\mem~632_combout ),
	.cout());
defparam \mem~632 .lut_mask = 16'hE5E0;
defparam \mem~632 .sum_lutc_input = "datac";

dffeas \mem~211 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_29),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~657_combout ),
	.q(\mem~211_q ),
	.prn(vcc));
defparam \mem~211 .is_wysiwyg = "true";
defparam \mem~211 .power_up = "low";

cycloneive_lcell_comb \mem~633 (
	.dataa(\mem~146_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~632_combout ),
	.datad(\mem~211_q ),
	.cin(gnd),
	.combout(\mem~633_combout ),
	.cout());
defparam \mem~633 .lut_mask = 16'hF838;
defparam \mem~633 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~634 (
	.dataa(\mem~631_combout ),
	.datab(\mem~633_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~634_combout ),
	.cout());
defparam \mem~634 .lut_mask = 16'hAACC;
defparam \mem~634 .sum_lutc_input = "datac";

dffeas \internal_out_payload[82] (
	.clk(wire_pll7_clk_0),
	.d(\mem~634_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[82]~q ),
	.prn(vcc));
defparam \internal_out_payload[82] .is_wysiwyg = "true";
defparam \internal_out_payload[82] .power_up = "low";

dffeas \mem~342 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_30),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~650_combout ),
	.q(\mem~342_q ),
	.prn(vcc));
defparam \mem~342 .is_wysiwyg = "true";
defparam \mem~342 .power_up = "low";

dffeas \mem~407 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_30),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~651_combout ),
	.q(\mem~407_q ),
	.prn(vcc));
defparam \mem~407 .is_wysiwyg = "true";
defparam \mem~407 .power_up = "low";

dffeas \mem~277 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_30),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~652_combout ),
	.q(\mem~277_q ),
	.prn(vcc));
defparam \mem~277 .is_wysiwyg = "true";
defparam \mem~277 .power_up = "low";

cycloneive_lcell_comb \mem~635 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~407_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~277_q ),
	.cin(gnd),
	.combout(\mem~635_combout ),
	.cout());
defparam \mem~635 .lut_mask = 16'hE5E0;
defparam \mem~635 .sum_lutc_input = "datac";

dffeas \mem~472 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_30),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~653_combout ),
	.q(\mem~472_q ),
	.prn(vcc));
defparam \mem~472 .is_wysiwyg = "true";
defparam \mem~472 .power_up = "low";

cycloneive_lcell_comb \mem~636 (
	.dataa(\mem~342_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~635_combout ),
	.datad(\mem~472_q ),
	.cin(gnd),
	.combout(\mem~636_combout ),
	.cout());
defparam \mem~636 .lut_mask = 16'hF838;
defparam \mem~636 .sum_lutc_input = "datac";

dffeas \mem~147 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_30),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~654_combout ),
	.q(\mem~147_q ),
	.prn(vcc));
defparam \mem~147 .is_wysiwyg = "true";
defparam \mem~147 .power_up = "low";

dffeas \mem~82 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_30),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~655_combout ),
	.q(\mem~82_q ),
	.prn(vcc));
defparam \mem~82 .is_wysiwyg = "true";
defparam \mem~82 .power_up = "low";

dffeas \mem~17 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_30),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~656_combout ),
	.q(\mem~17_q ),
	.prn(vcc));
defparam \mem~17 .is_wysiwyg = "true";
defparam \mem~17 .power_up = "low";

cycloneive_lcell_comb \mem~637 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~82_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~17_q ),
	.cin(gnd),
	.combout(\mem~637_combout ),
	.cout());
defparam \mem~637 .lut_mask = 16'hE5E0;
defparam \mem~637 .sum_lutc_input = "datac";

dffeas \mem~212 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_30),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~657_combout ),
	.q(\mem~212_q ),
	.prn(vcc));
defparam \mem~212 .is_wysiwyg = "true";
defparam \mem~212 .power_up = "low";

cycloneive_lcell_comb \mem~638 (
	.dataa(\mem~147_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~637_combout ),
	.datad(\mem~212_q ),
	.cin(gnd),
	.combout(\mem~638_combout ),
	.cout());
defparam \mem~638 .lut_mask = 16'hF838;
defparam \mem~638 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~639 (
	.dataa(\mem~636_combout ),
	.datab(\mem~638_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~639_combout ),
	.cout());
defparam \mem~639 .lut_mask = 16'hAACC;
defparam \mem~639 .sum_lutc_input = "datac";

dffeas \internal_out_payload[83] (
	.clk(wire_pll7_clk_0),
	.d(\mem~639_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[83]~q ),
	.prn(vcc));
defparam \internal_out_payload[83] .is_wysiwyg = "true";
defparam \internal_out_payload[83] .power_up = "low";

dffeas \mem~343 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_31),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~650_combout ),
	.q(\mem~343_q ),
	.prn(vcc));
defparam \mem~343 .is_wysiwyg = "true";
defparam \mem~343 .power_up = "low";

dffeas \mem~408 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_31),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~651_combout ),
	.q(\mem~408_q ),
	.prn(vcc));
defparam \mem~408 .is_wysiwyg = "true";
defparam \mem~408 .power_up = "low";

dffeas \mem~278 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_31),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~652_combout ),
	.q(\mem~278_q ),
	.prn(vcc));
defparam \mem~278 .is_wysiwyg = "true";
defparam \mem~278 .power_up = "low";

cycloneive_lcell_comb \mem~640 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~408_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~278_q ),
	.cin(gnd),
	.combout(\mem~640_combout ),
	.cout());
defparam \mem~640 .lut_mask = 16'hE5E0;
defparam \mem~640 .sum_lutc_input = "datac";

dffeas \mem~473 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_31),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~653_combout ),
	.q(\mem~473_q ),
	.prn(vcc));
defparam \mem~473 .is_wysiwyg = "true";
defparam \mem~473 .power_up = "low";

cycloneive_lcell_comb \mem~641 (
	.dataa(\mem~343_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~640_combout ),
	.datad(\mem~473_q ),
	.cin(gnd),
	.combout(\mem~641_combout ),
	.cout());
defparam \mem~641 .lut_mask = 16'hF838;
defparam \mem~641 .sum_lutc_input = "datac";

dffeas \mem~148 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_31),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~654_combout ),
	.q(\mem~148_q ),
	.prn(vcc));
defparam \mem~148 .is_wysiwyg = "true";
defparam \mem~148 .power_up = "low";

dffeas \mem~83 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_31),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~655_combout ),
	.q(\mem~83_q ),
	.prn(vcc));
defparam \mem~83 .is_wysiwyg = "true";
defparam \mem~83 .power_up = "low";

dffeas \mem~18 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_31),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~656_combout ),
	.q(\mem~18_q ),
	.prn(vcc));
defparam \mem~18 .is_wysiwyg = "true";
defparam \mem~18 .power_up = "low";

cycloneive_lcell_comb \mem~642 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~83_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~18_q ),
	.cin(gnd),
	.combout(\mem~642_combout ),
	.cout());
defparam \mem~642 .lut_mask = 16'hE5E0;
defparam \mem~642 .sum_lutc_input = "datac";

dffeas \mem~213 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_31),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~657_combout ),
	.q(\mem~213_q ),
	.prn(vcc));
defparam \mem~213 .is_wysiwyg = "true";
defparam \mem~213 .power_up = "low";

cycloneive_lcell_comb \mem~643 (
	.dataa(\mem~148_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~642_combout ),
	.datad(\mem~213_q ),
	.cin(gnd),
	.combout(\mem~643_combout ),
	.cout());
defparam \mem~643 .lut_mask = 16'hF838;
defparam \mem~643 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~644 (
	.dataa(\mem~641_combout ),
	.datab(\mem~643_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~644_combout ),
	.cout());
defparam \mem~644 .lut_mask = 16'hAACC;
defparam \mem~644 .sum_lutc_input = "datac";

dffeas \internal_out_payload[84] (
	.clk(wire_pll7_clk_0),
	.d(\mem~644_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[84]~q ),
	.prn(vcc));
defparam \internal_out_payload[84] .is_wysiwyg = "true";
defparam \internal_out_payload[84] .power_up = "low";

dffeas \mem~344 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_32),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~650_combout ),
	.q(\mem~344_q ),
	.prn(vcc));
defparam \mem~344 .is_wysiwyg = "true";
defparam \mem~344 .power_up = "low";

dffeas \mem~409 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_32),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~651_combout ),
	.q(\mem~409_q ),
	.prn(vcc));
defparam \mem~409 .is_wysiwyg = "true";
defparam \mem~409 .power_up = "low";

dffeas \mem~279 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_32),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~652_combout ),
	.q(\mem~279_q ),
	.prn(vcc));
defparam \mem~279 .is_wysiwyg = "true";
defparam \mem~279 .power_up = "low";

cycloneive_lcell_comb \mem~645 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~409_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~279_q ),
	.cin(gnd),
	.combout(\mem~645_combout ),
	.cout());
defparam \mem~645 .lut_mask = 16'hE5E0;
defparam \mem~645 .sum_lutc_input = "datac";

dffeas \mem~474 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_32),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~653_combout ),
	.q(\mem~474_q ),
	.prn(vcc));
defparam \mem~474 .is_wysiwyg = "true";
defparam \mem~474 .power_up = "low";

cycloneive_lcell_comb \mem~646 (
	.dataa(\mem~344_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~645_combout ),
	.datad(\mem~474_q ),
	.cin(gnd),
	.combout(\mem~646_combout ),
	.cout());
defparam \mem~646 .lut_mask = 16'hF838;
defparam \mem~646 .sum_lutc_input = "datac";

dffeas \mem~149 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_32),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~654_combout ),
	.q(\mem~149_q ),
	.prn(vcc));
defparam \mem~149 .is_wysiwyg = "true";
defparam \mem~149 .power_up = "low";

dffeas \mem~84 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_32),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~655_combout ),
	.q(\mem~84_q ),
	.prn(vcc));
defparam \mem~84 .is_wysiwyg = "true";
defparam \mem~84 .power_up = "low";

dffeas \mem~19 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_32),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~656_combout ),
	.q(\mem~19_q ),
	.prn(vcc));
defparam \mem~19 .is_wysiwyg = "true";
defparam \mem~19 .power_up = "low";

cycloneive_lcell_comb \mem~647 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~84_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~19_q ),
	.cin(gnd),
	.combout(\mem~647_combout ),
	.cout());
defparam \mem~647 .lut_mask = 16'hE5E0;
defparam \mem~647 .sum_lutc_input = "datac";

dffeas \mem~214 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_32),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~657_combout ),
	.q(\mem~214_q ),
	.prn(vcc));
defparam \mem~214 .is_wysiwyg = "true";
defparam \mem~214 .power_up = "low";

cycloneive_lcell_comb \mem~648 (
	.dataa(\mem~149_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~647_combout ),
	.datad(\mem~214_q ),
	.cin(gnd),
	.combout(\mem~648_combout ),
	.cout());
defparam \mem~648 .lut_mask = 16'hF838;
defparam \mem~648 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~649 (
	.dataa(\mem~646_combout ),
	.datab(\mem~648_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~649_combout ),
	.cout());
defparam \mem~649 .lut_mask = 16'hAACC;
defparam \mem~649 .sum_lutc_input = "datac";

dffeas \internal_out_payload[85] (
	.clk(wire_pll7_clk_0),
	.d(\mem~649_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[85]~q ),
	.prn(vcc));
defparam \internal_out_payload[85] .is_wysiwyg = "true";
defparam \internal_out_payload[85] .power_up = "low";

dffeas \mem~377 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector14),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~650_combout ),
	.q(\mem~377_q ),
	.prn(vcc));
defparam \mem~377 .is_wysiwyg = "true";
defparam \mem~377 .power_up = "low";

dffeas \mem~442 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector14),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~651_combout ),
	.q(\mem~442_q ),
	.prn(vcc));
defparam \mem~442 .is_wysiwyg = "true";
defparam \mem~442 .power_up = "low";

dffeas \mem~312 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector14),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~652_combout ),
	.q(\mem~312_q ),
	.prn(vcc));
defparam \mem~312 .is_wysiwyg = "true";
defparam \mem~312 .power_up = "low";

cycloneive_lcell_comb \mem~658 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~442_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~312_q ),
	.cin(gnd),
	.combout(\mem~658_combout ),
	.cout());
defparam \mem~658 .lut_mask = 16'hE5E0;
defparam \mem~658 .sum_lutc_input = "datac";

dffeas \mem~507 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector14),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~653_combout ),
	.q(\mem~507_q ),
	.prn(vcc));
defparam \mem~507 .is_wysiwyg = "true";
defparam \mem~507 .power_up = "low";

cycloneive_lcell_comb \mem~659 (
	.dataa(\mem~377_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~658_combout ),
	.datad(\mem~507_q ),
	.cin(gnd),
	.combout(\mem~659_combout ),
	.cout());
defparam \mem~659 .lut_mask = 16'hF838;
defparam \mem~659 .sum_lutc_input = "datac";

dffeas \mem~182 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector14),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~654_combout ),
	.q(\mem~182_q ),
	.prn(vcc));
defparam \mem~182 .is_wysiwyg = "true";
defparam \mem~182 .power_up = "low";

dffeas \mem~117 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector14),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~655_combout ),
	.q(\mem~117_q ),
	.prn(vcc));
defparam \mem~117 .is_wysiwyg = "true";
defparam \mem~117 .power_up = "low";

dffeas \mem~52 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector14),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~656_combout ),
	.q(\mem~52_q ),
	.prn(vcc));
defparam \mem~52 .is_wysiwyg = "true";
defparam \mem~52 .power_up = "low";

cycloneive_lcell_comb \mem~660 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~117_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~52_q ),
	.cin(gnd),
	.combout(\mem~660_combout ),
	.cout());
defparam \mem~660 .lut_mask = 16'hE5E0;
defparam \mem~660 .sum_lutc_input = "datac";

dffeas \mem~247 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector14),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~657_combout ),
	.q(\mem~247_q ),
	.prn(vcc));
defparam \mem~247 .is_wysiwyg = "true";
defparam \mem~247 .power_up = "low";

cycloneive_lcell_comb \mem~661 (
	.dataa(\mem~182_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~660_combout ),
	.datad(\mem~247_q ),
	.cin(gnd),
	.combout(\mem~661_combout ),
	.cout());
defparam \mem~661 .lut_mask = 16'hF838;
defparam \mem~661 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~662 (
	.dataa(\mem~659_combout ),
	.datab(\mem~661_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~662_combout ),
	.cout());
defparam \mem~662 .lut_mask = 16'hAACC;
defparam \mem~662 .sum_lutc_input = "datac";

dffeas \internal_out_payload[125] (
	.clk(wire_pll7_clk_0),
	.d(\mem~662_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[125]~q ),
	.prn(vcc));
defparam \internal_out_payload[125] .is_wysiwyg = "true";
defparam \internal_out_payload[125] .power_up = "low";

dffeas \mem~376 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector15),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~650_combout ),
	.q(\mem~376_q ),
	.prn(vcc));
defparam \mem~376 .is_wysiwyg = "true";
defparam \mem~376 .power_up = "low";

dffeas \mem~441 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector15),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~651_combout ),
	.q(\mem~441_q ),
	.prn(vcc));
defparam \mem~441 .is_wysiwyg = "true";
defparam \mem~441 .power_up = "low";

dffeas \mem~311 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector15),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~652_combout ),
	.q(\mem~311_q ),
	.prn(vcc));
defparam \mem~311 .is_wysiwyg = "true";
defparam \mem~311 .power_up = "low";

cycloneive_lcell_comb \mem~663 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~441_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~311_q ),
	.cin(gnd),
	.combout(\mem~663_combout ),
	.cout());
defparam \mem~663 .lut_mask = 16'hE5E0;
defparam \mem~663 .sum_lutc_input = "datac";

dffeas \mem~506 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector15),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~653_combout ),
	.q(\mem~506_q ),
	.prn(vcc));
defparam \mem~506 .is_wysiwyg = "true";
defparam \mem~506 .power_up = "low";

cycloneive_lcell_comb \mem~664 (
	.dataa(\mem~376_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~663_combout ),
	.datad(\mem~506_q ),
	.cin(gnd),
	.combout(\mem~664_combout ),
	.cout());
defparam \mem~664 .lut_mask = 16'hF838;
defparam \mem~664 .sum_lutc_input = "datac";

dffeas \mem~181 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector15),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~654_combout ),
	.q(\mem~181_q ),
	.prn(vcc));
defparam \mem~181 .is_wysiwyg = "true";
defparam \mem~181 .power_up = "low";

dffeas \mem~116 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector15),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~655_combout ),
	.q(\mem~116_q ),
	.prn(vcc));
defparam \mem~116 .is_wysiwyg = "true";
defparam \mem~116 .power_up = "low";

dffeas \mem~51 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector15),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~656_combout ),
	.q(\mem~51_q ),
	.prn(vcc));
defparam \mem~51 .is_wysiwyg = "true";
defparam \mem~51 .power_up = "low";

cycloneive_lcell_comb \mem~665 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~116_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~51_q ),
	.cin(gnd),
	.combout(\mem~665_combout ),
	.cout());
defparam \mem~665 .lut_mask = 16'hE5E0;
defparam \mem~665 .sum_lutc_input = "datac";

dffeas \mem~246 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector15),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~657_combout ),
	.q(\mem~246_q ),
	.prn(vcc));
defparam \mem~246 .is_wysiwyg = "true";
defparam \mem~246 .power_up = "low";

cycloneive_lcell_comb \mem~666 (
	.dataa(\mem~181_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~665_combout ),
	.datad(\mem~246_q ),
	.cin(gnd),
	.combout(\mem~666_combout ),
	.cout());
defparam \mem~666 .lut_mask = 16'hF838;
defparam \mem~666 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~667 (
	.dataa(\mem~664_combout ),
	.datab(\mem~666_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~667_combout ),
	.cout());
defparam \mem~667 .lut_mask = 16'hAACC;
defparam \mem~667 .sum_lutc_input = "datac";

dffeas \internal_out_payload[124] (
	.clk(wire_pll7_clk_0),
	.d(\mem~667_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[124]~q ),
	.prn(vcc));
defparam \internal_out_payload[124] .is_wysiwyg = "true";
defparam \internal_out_payload[124] .power_up = "low";

dffeas \mem~378 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector13),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~650_combout ),
	.q(\mem~378_q ),
	.prn(vcc));
defparam \mem~378 .is_wysiwyg = "true";
defparam \mem~378 .power_up = "low";

dffeas \mem~443 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector13),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~651_combout ),
	.q(\mem~443_q ),
	.prn(vcc));
defparam \mem~443 .is_wysiwyg = "true";
defparam \mem~443 .power_up = "low";

dffeas \mem~313 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector13),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~652_combout ),
	.q(\mem~313_q ),
	.prn(vcc));
defparam \mem~313 .is_wysiwyg = "true";
defparam \mem~313 .power_up = "low";

cycloneive_lcell_comb \mem~668 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~443_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~313_q ),
	.cin(gnd),
	.combout(\mem~668_combout ),
	.cout());
defparam \mem~668 .lut_mask = 16'hE5E0;
defparam \mem~668 .sum_lutc_input = "datac";

dffeas \mem~508 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector13),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~653_combout ),
	.q(\mem~508_q ),
	.prn(vcc));
defparam \mem~508 .is_wysiwyg = "true";
defparam \mem~508 .power_up = "low";

cycloneive_lcell_comb \mem~669 (
	.dataa(\mem~378_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~668_combout ),
	.datad(\mem~508_q ),
	.cin(gnd),
	.combout(\mem~669_combout ),
	.cout());
defparam \mem~669 .lut_mask = 16'hF838;
defparam \mem~669 .sum_lutc_input = "datac";

dffeas \mem~183 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector13),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~654_combout ),
	.q(\mem~183_q ),
	.prn(vcc));
defparam \mem~183 .is_wysiwyg = "true";
defparam \mem~183 .power_up = "low";

dffeas \mem~118 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector13),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~655_combout ),
	.q(\mem~118_q ),
	.prn(vcc));
defparam \mem~118 .is_wysiwyg = "true";
defparam \mem~118 .power_up = "low";

dffeas \mem~53 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector13),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~656_combout ),
	.q(\mem~53_q ),
	.prn(vcc));
defparam \mem~53 .is_wysiwyg = "true";
defparam \mem~53 .power_up = "low";

cycloneive_lcell_comb \mem~670 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~118_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~53_q ),
	.cin(gnd),
	.combout(\mem~670_combout ),
	.cout());
defparam \mem~670 .lut_mask = 16'hE5E0;
defparam \mem~670 .sum_lutc_input = "datac";

dffeas \mem~248 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector13),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~657_combout ),
	.q(\mem~248_q ),
	.prn(vcc));
defparam \mem~248 .is_wysiwyg = "true";
defparam \mem~248 .power_up = "low";

cycloneive_lcell_comb \mem~671 (
	.dataa(\mem~183_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~670_combout ),
	.datad(\mem~248_q ),
	.cin(gnd),
	.combout(\mem~671_combout ),
	.cout());
defparam \mem~671 .lut_mask = 16'hF838;
defparam \mem~671 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~672 (
	.dataa(\mem~669_combout ),
	.datab(\mem~671_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~672_combout ),
	.cout());
defparam \mem~672 .lut_mask = 16'hAACC;
defparam \mem~672 .sum_lutc_input = "datac";

dffeas \internal_out_payload[126] (
	.clk(wire_pll7_clk_0),
	.d(\mem~672_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[126]~q ),
	.prn(vcc));
defparam \internal_out_payload[126] .is_wysiwyg = "true";
defparam \internal_out_payload[126] .power_up = "low";

dffeas \mem~379 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector12),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~650_combout ),
	.q(\mem~379_q ),
	.prn(vcc));
defparam \mem~379 .is_wysiwyg = "true";
defparam \mem~379 .power_up = "low";

dffeas \mem~444 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector12),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~651_combout ),
	.q(\mem~444_q ),
	.prn(vcc));
defparam \mem~444 .is_wysiwyg = "true";
defparam \mem~444 .power_up = "low";

dffeas \mem~314 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector12),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~652_combout ),
	.q(\mem~314_q ),
	.prn(vcc));
defparam \mem~314 .is_wysiwyg = "true";
defparam \mem~314 .power_up = "low";

cycloneive_lcell_comb \mem~673 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~444_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~314_q ),
	.cin(gnd),
	.combout(\mem~673_combout ),
	.cout());
defparam \mem~673 .lut_mask = 16'hE5E0;
defparam \mem~673 .sum_lutc_input = "datac";

dffeas \mem~509 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector12),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~653_combout ),
	.q(\mem~509_q ),
	.prn(vcc));
defparam \mem~509 .is_wysiwyg = "true";
defparam \mem~509 .power_up = "low";

cycloneive_lcell_comb \mem~674 (
	.dataa(\mem~379_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~673_combout ),
	.datad(\mem~509_q ),
	.cin(gnd),
	.combout(\mem~674_combout ),
	.cout());
defparam \mem~674 .lut_mask = 16'hF838;
defparam \mem~674 .sum_lutc_input = "datac";

dffeas \mem~184 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector12),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~654_combout ),
	.q(\mem~184_q ),
	.prn(vcc));
defparam \mem~184 .is_wysiwyg = "true";
defparam \mem~184 .power_up = "low";

dffeas \mem~119 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector12),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~655_combout ),
	.q(\mem~119_q ),
	.prn(vcc));
defparam \mem~119 .is_wysiwyg = "true";
defparam \mem~119 .power_up = "low";

dffeas \mem~54 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector12),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~656_combout ),
	.q(\mem~54_q ),
	.prn(vcc));
defparam \mem~54 .is_wysiwyg = "true";
defparam \mem~54 .power_up = "low";

cycloneive_lcell_comb \mem~675 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~119_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~54_q ),
	.cin(gnd),
	.combout(\mem~675_combout ),
	.cout());
defparam \mem~675 .lut_mask = 16'hE5E0;
defparam \mem~675 .sum_lutc_input = "datac";

dffeas \mem~249 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector12),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~657_combout ),
	.q(\mem~249_q ),
	.prn(vcc));
defparam \mem~249 .is_wysiwyg = "true";
defparam \mem~249 .power_up = "low";

cycloneive_lcell_comb \mem~676 (
	.dataa(\mem~184_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~675_combout ),
	.datad(\mem~249_q ),
	.cin(gnd),
	.combout(\mem~676_combout ),
	.cout());
defparam \mem~676 .lut_mask = 16'hF838;
defparam \mem~676 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~677 (
	.dataa(\mem~674_combout ),
	.datab(\mem~676_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~677_combout ),
	.cout());
defparam \mem~677 .lut_mask = 16'hAACC;
defparam \mem~677 .sum_lutc_input = "datac";

dffeas \internal_out_payload[127] (
	.clk(wire_pll7_clk_0),
	.d(\mem~677_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[127]~q ),
	.prn(vcc));
defparam \internal_out_payload[127] .is_wysiwyg = "true";
defparam \internal_out_payload[127] .power_up = "low";

dffeas \mem~380 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector11),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~650_combout ),
	.q(\mem~380_q ),
	.prn(vcc));
defparam \mem~380 .is_wysiwyg = "true";
defparam \mem~380 .power_up = "low";

dffeas \mem~445 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector11),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~651_combout ),
	.q(\mem~445_q ),
	.prn(vcc));
defparam \mem~445 .is_wysiwyg = "true";
defparam \mem~445 .power_up = "low";

dffeas \mem~315 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector11),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~652_combout ),
	.q(\mem~315_q ),
	.prn(vcc));
defparam \mem~315 .is_wysiwyg = "true";
defparam \mem~315 .power_up = "low";

cycloneive_lcell_comb \mem~678 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~445_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~315_q ),
	.cin(gnd),
	.combout(\mem~678_combout ),
	.cout());
defparam \mem~678 .lut_mask = 16'hE5E0;
defparam \mem~678 .sum_lutc_input = "datac";

dffeas \mem~510 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector11),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~653_combout ),
	.q(\mem~510_q ),
	.prn(vcc));
defparam \mem~510 .is_wysiwyg = "true";
defparam \mem~510 .power_up = "low";

cycloneive_lcell_comb \mem~679 (
	.dataa(\mem~380_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~678_combout ),
	.datad(\mem~510_q ),
	.cin(gnd),
	.combout(\mem~679_combout ),
	.cout());
defparam \mem~679 .lut_mask = 16'hF838;
defparam \mem~679 .sum_lutc_input = "datac";

dffeas \mem~185 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector11),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~654_combout ),
	.q(\mem~185_q ),
	.prn(vcc));
defparam \mem~185 .is_wysiwyg = "true";
defparam \mem~185 .power_up = "low";

dffeas \mem~120 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector11),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~655_combout ),
	.q(\mem~120_q ),
	.prn(vcc));
defparam \mem~120 .is_wysiwyg = "true";
defparam \mem~120 .power_up = "low";

dffeas \mem~55 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector11),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~656_combout ),
	.q(\mem~55_q ),
	.prn(vcc));
defparam \mem~55 .is_wysiwyg = "true";
defparam \mem~55 .power_up = "low";

cycloneive_lcell_comb \mem~680 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~120_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~55_q ),
	.cin(gnd),
	.combout(\mem~680_combout ),
	.cout());
defparam \mem~680 .lut_mask = 16'hE5E0;
defparam \mem~680 .sum_lutc_input = "datac";

dffeas \mem~250 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector11),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~657_combout ),
	.q(\mem~250_q ),
	.prn(vcc));
defparam \mem~250 .is_wysiwyg = "true";
defparam \mem~250 .power_up = "low";

cycloneive_lcell_comb \mem~681 (
	.dataa(\mem~185_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~680_combout ),
	.datad(\mem~250_q ),
	.cin(gnd),
	.combout(\mem~681_combout ),
	.cout());
defparam \mem~681 .lut_mask = 16'hF838;
defparam \mem~681 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~682 (
	.dataa(\mem~679_combout ),
	.datab(\mem~681_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~682_combout ),
	.cout());
defparam \mem~682 .lut_mask = 16'hAACC;
defparam \mem~682 .sum_lutc_input = "datac";

dffeas \internal_out_payload[128] (
	.clk(wire_pll7_clk_0),
	.d(\mem~682_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[128]~q ),
	.prn(vcc));
defparam \internal_out_payload[128] .is_wysiwyg = "true";
defparam \internal_out_payload[128] .power_up = "low";

dffeas \mem~381 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector10),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~650_combout ),
	.q(\mem~381_q ),
	.prn(vcc));
defparam \mem~381 .is_wysiwyg = "true";
defparam \mem~381 .power_up = "low";

dffeas \mem~446 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector10),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~651_combout ),
	.q(\mem~446_q ),
	.prn(vcc));
defparam \mem~446 .is_wysiwyg = "true";
defparam \mem~446 .power_up = "low";

dffeas \mem~316 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector10),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~652_combout ),
	.q(\mem~316_q ),
	.prn(vcc));
defparam \mem~316 .is_wysiwyg = "true";
defparam \mem~316 .power_up = "low";

cycloneive_lcell_comb \mem~683 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~446_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~316_q ),
	.cin(gnd),
	.combout(\mem~683_combout ),
	.cout());
defparam \mem~683 .lut_mask = 16'hE5E0;
defparam \mem~683 .sum_lutc_input = "datac";

dffeas \mem~511 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector10),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~653_combout ),
	.q(\mem~511_q ),
	.prn(vcc));
defparam \mem~511 .is_wysiwyg = "true";
defparam \mem~511 .power_up = "low";

cycloneive_lcell_comb \mem~684 (
	.dataa(\mem~381_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~683_combout ),
	.datad(\mem~511_q ),
	.cin(gnd),
	.combout(\mem~684_combout ),
	.cout());
defparam \mem~684 .lut_mask = 16'hF838;
defparam \mem~684 .sum_lutc_input = "datac";

dffeas \mem~186 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector10),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~654_combout ),
	.q(\mem~186_q ),
	.prn(vcc));
defparam \mem~186 .is_wysiwyg = "true";
defparam \mem~186 .power_up = "low";

dffeas \mem~121 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector10),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~655_combout ),
	.q(\mem~121_q ),
	.prn(vcc));
defparam \mem~121 .is_wysiwyg = "true";
defparam \mem~121 .power_up = "low";

dffeas \mem~56 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector10),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~656_combout ),
	.q(\mem~56_q ),
	.prn(vcc));
defparam \mem~56 .is_wysiwyg = "true";
defparam \mem~56 .power_up = "low";

cycloneive_lcell_comb \mem~685 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~121_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~56_q ),
	.cin(gnd),
	.combout(\mem~685_combout ),
	.cout());
defparam \mem~685 .lut_mask = 16'hE5E0;
defparam \mem~685 .sum_lutc_input = "datac";

dffeas \mem~251 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector10),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~657_combout ),
	.q(\mem~251_q ),
	.prn(vcc));
defparam \mem~251 .is_wysiwyg = "true";
defparam \mem~251 .power_up = "low";

cycloneive_lcell_comb \mem~686 (
	.dataa(\mem~186_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~685_combout ),
	.datad(\mem~251_q ),
	.cin(gnd),
	.combout(\mem~686_combout ),
	.cout());
defparam \mem~686 .lut_mask = 16'hF838;
defparam \mem~686 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~687 (
	.dataa(\mem~684_combout ),
	.datab(\mem~686_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~687_combout ),
	.cout());
defparam \mem~687 .lut_mask = 16'hAACC;
defparam \mem~687 .sum_lutc_input = "datac";

dffeas \internal_out_payload[129] (
	.clk(wire_pll7_clk_0),
	.d(\mem~687_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[129]~q ),
	.prn(vcc));
defparam \internal_out_payload[129] .is_wysiwyg = "true";
defparam \internal_out_payload[129] .power_up = "low";

dffeas \mem~382 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector9),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~650_combout ),
	.q(\mem~382_q ),
	.prn(vcc));
defparam \mem~382 .is_wysiwyg = "true";
defparam \mem~382 .power_up = "low";

dffeas \mem~447 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector9),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~651_combout ),
	.q(\mem~447_q ),
	.prn(vcc));
defparam \mem~447 .is_wysiwyg = "true";
defparam \mem~447 .power_up = "low";

dffeas \mem~317 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector9),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~652_combout ),
	.q(\mem~317_q ),
	.prn(vcc));
defparam \mem~317 .is_wysiwyg = "true";
defparam \mem~317 .power_up = "low";

cycloneive_lcell_comb \mem~688 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~447_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~317_q ),
	.cin(gnd),
	.combout(\mem~688_combout ),
	.cout());
defparam \mem~688 .lut_mask = 16'hE5E0;
defparam \mem~688 .sum_lutc_input = "datac";

dffeas \mem~512 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector9),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~653_combout ),
	.q(\mem~512_q ),
	.prn(vcc));
defparam \mem~512 .is_wysiwyg = "true";
defparam \mem~512 .power_up = "low";

cycloneive_lcell_comb \mem~689 (
	.dataa(\mem~382_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~688_combout ),
	.datad(\mem~512_q ),
	.cin(gnd),
	.combout(\mem~689_combout ),
	.cout());
defparam \mem~689 .lut_mask = 16'hF838;
defparam \mem~689 .sum_lutc_input = "datac";

dffeas \mem~187 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector9),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~654_combout ),
	.q(\mem~187_q ),
	.prn(vcc));
defparam \mem~187 .is_wysiwyg = "true";
defparam \mem~187 .power_up = "low";

dffeas \mem~122 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector9),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~655_combout ),
	.q(\mem~122_q ),
	.prn(vcc));
defparam \mem~122 .is_wysiwyg = "true";
defparam \mem~122 .power_up = "low";

dffeas \mem~57 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector9),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~656_combout ),
	.q(\mem~57_q ),
	.prn(vcc));
defparam \mem~57 .is_wysiwyg = "true";
defparam \mem~57 .power_up = "low";

cycloneive_lcell_comb \mem~690 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~122_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~57_q ),
	.cin(gnd),
	.combout(\mem~690_combout ),
	.cout());
defparam \mem~690 .lut_mask = 16'hE5E0;
defparam \mem~690 .sum_lutc_input = "datac";

dffeas \mem~252 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector9),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~657_combout ),
	.q(\mem~252_q ),
	.prn(vcc));
defparam \mem~252 .is_wysiwyg = "true";
defparam \mem~252 .power_up = "low";

cycloneive_lcell_comb \mem~691 (
	.dataa(\mem~187_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~690_combout ),
	.datad(\mem~252_q ),
	.cin(gnd),
	.combout(\mem~691_combout ),
	.cout());
defparam \mem~691 .lut_mask = 16'hF838;
defparam \mem~691 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~692 (
	.dataa(\mem~689_combout ),
	.datab(\mem~691_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~692_combout ),
	.cout());
defparam \mem~692 .lut_mask = 16'hAACC;
defparam \mem~692 .sum_lutc_input = "datac";

dffeas \internal_out_payload[130] (
	.clk(wire_pll7_clk_0),
	.d(\mem~692_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[130]~q ),
	.prn(vcc));
defparam \internal_out_payload[130] .is_wysiwyg = "true";
defparam \internal_out_payload[130] .power_up = "low";

dffeas \mem~383 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector8),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~650_combout ),
	.q(\mem~383_q ),
	.prn(vcc));
defparam \mem~383 .is_wysiwyg = "true";
defparam \mem~383 .power_up = "low";

dffeas \mem~448 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector8),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~651_combout ),
	.q(\mem~448_q ),
	.prn(vcc));
defparam \mem~448 .is_wysiwyg = "true";
defparam \mem~448 .power_up = "low";

dffeas \mem~318 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector8),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~652_combout ),
	.q(\mem~318_q ),
	.prn(vcc));
defparam \mem~318 .is_wysiwyg = "true";
defparam \mem~318 .power_up = "low";

cycloneive_lcell_comb \mem~693 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~448_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~318_q ),
	.cin(gnd),
	.combout(\mem~693_combout ),
	.cout());
defparam \mem~693 .lut_mask = 16'hE5E0;
defparam \mem~693 .sum_lutc_input = "datac";

dffeas \mem~513 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector8),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~653_combout ),
	.q(\mem~513_q ),
	.prn(vcc));
defparam \mem~513 .is_wysiwyg = "true";
defparam \mem~513 .power_up = "low";

cycloneive_lcell_comb \mem~694 (
	.dataa(\mem~383_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~693_combout ),
	.datad(\mem~513_q ),
	.cin(gnd),
	.combout(\mem~694_combout ),
	.cout());
defparam \mem~694 .lut_mask = 16'hF838;
defparam \mem~694 .sum_lutc_input = "datac";

dffeas \mem~188 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector8),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~654_combout ),
	.q(\mem~188_q ),
	.prn(vcc));
defparam \mem~188 .is_wysiwyg = "true";
defparam \mem~188 .power_up = "low";

dffeas \mem~123 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector8),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~655_combout ),
	.q(\mem~123_q ),
	.prn(vcc));
defparam \mem~123 .is_wysiwyg = "true";
defparam \mem~123 .power_up = "low";

dffeas \mem~58 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector8),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~656_combout ),
	.q(\mem~58_q ),
	.prn(vcc));
defparam \mem~58 .is_wysiwyg = "true";
defparam \mem~58 .power_up = "low";

cycloneive_lcell_comb \mem~695 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~123_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~58_q ),
	.cin(gnd),
	.combout(\mem~695_combout ),
	.cout());
defparam \mem~695 .lut_mask = 16'hE5E0;
defparam \mem~695 .sum_lutc_input = "datac";

dffeas \mem~253 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector8),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~657_combout ),
	.q(\mem~253_q ),
	.prn(vcc));
defparam \mem~253 .is_wysiwyg = "true";
defparam \mem~253 .power_up = "low";

cycloneive_lcell_comb \mem~696 (
	.dataa(\mem~188_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~695_combout ),
	.datad(\mem~253_q ),
	.cin(gnd),
	.combout(\mem~696_combout ),
	.cout());
defparam \mem~696 .lut_mask = 16'hF838;
defparam \mem~696 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~697 (
	.dataa(\mem~694_combout ),
	.datab(\mem~696_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~697_combout ),
	.cout());
defparam \mem~697 .lut_mask = 16'hAACC;
defparam \mem~697 .sum_lutc_input = "datac";

dffeas \internal_out_payload[131] (
	.clk(wire_pll7_clk_0),
	.d(\mem~697_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[131]~q ),
	.prn(vcc));
defparam \internal_out_payload[131] .is_wysiwyg = "true";
defparam \internal_out_payload[131] .power_up = "low";

endmodule

module cycloneiv_altera_dcfifo_synchronizer_bundle_2 (
	altera_reset_synchronizer_int_chain_out,
	dreg_1,
	dreg_11,
	dreg_12,
	dreg_13,
	out_rd_ptr_gray_1,
	out_rd_ptr_gray_0,
	out_rd_ptr_gray_3,
	out_rd_ptr_gray_2,
	clock_bridge_0_in_clk_clk)/* synthesis synthesis_greybox=0 */;
input 	altera_reset_synchronizer_int_chain_out;
output 	dreg_1;
output 	dreg_11;
output 	dreg_12;
output 	dreg_13;
input 	out_rd_ptr_gray_1;
input 	out_rd_ptr_gray_0;
input 	out_rd_ptr_gray_3;
input 	out_rd_ptr_gray_2;
input 	clock_bridge_0_in_clk_clk;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;



cycloneiv_altera_std_synchronizer_nocut_11 \sync[3].u (
	.reset_n(altera_reset_synchronizer_int_chain_out),
	.dreg_1(dreg_12),
	.din(out_rd_ptr_gray_3),
	.clk(clock_bridge_0_in_clk_clk));

cycloneiv_altera_std_synchronizer_nocut_10 \sync[2].u (
	.reset_n(altera_reset_synchronizer_int_chain_out),
	.dreg_1(dreg_13),
	.din(out_rd_ptr_gray_2),
	.clk(clock_bridge_0_in_clk_clk));

cycloneiv_altera_std_synchronizer_nocut_9 \sync[1].u (
	.reset_n(altera_reset_synchronizer_int_chain_out),
	.dreg_1(dreg_1),
	.din(out_rd_ptr_gray_1),
	.clk(clock_bridge_0_in_clk_clk));

cycloneiv_altera_std_synchronizer_nocut_8 \sync[0].u (
	.reset_n(altera_reset_synchronizer_int_chain_out),
	.dreg_1(dreg_11),
	.din(out_rd_ptr_gray_0),
	.clk(clock_bridge_0_in_clk_clk));

endmodule

module cycloneiv_altera_std_synchronizer_nocut_8 (
	reset_n,
	dreg_1,
	din,
	clk)/* synthesis synthesis_greybox=0 */;
input 	reset_n;
output 	dreg_1;
input 	din;
input 	clk;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \din_s1~q ;
wire \dreg[0]~q ;


dffeas \dreg[1] (
	.clk(clk),
	.d(\dreg[0]~q ),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(dreg_1),
	.prn(vcc));
defparam \dreg[1] .is_wysiwyg = "true";
defparam \dreg[1] .power_up = "low";

dffeas din_s1(
	.clk(clk),
	.d(din),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\din_s1~q ),
	.prn(vcc));
defparam din_s1.is_wysiwyg = "true";
defparam din_s1.power_up = "low";

dffeas \dreg[0] (
	.clk(clk),
	.d(\din_s1~q ),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\dreg[0]~q ),
	.prn(vcc));
defparam \dreg[0] .is_wysiwyg = "true";
defparam \dreg[0] .power_up = "low";

endmodule

module cycloneiv_altera_std_synchronizer_nocut_9 (
	reset_n,
	dreg_1,
	din,
	clk)/* synthesis synthesis_greybox=0 */;
input 	reset_n;
output 	dreg_1;
input 	din;
input 	clk;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \din_s1~q ;
wire \dreg[0]~q ;


dffeas \dreg[1] (
	.clk(clk),
	.d(\dreg[0]~q ),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(dreg_1),
	.prn(vcc));
defparam \dreg[1] .is_wysiwyg = "true";
defparam \dreg[1] .power_up = "low";

dffeas din_s1(
	.clk(clk),
	.d(din),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\din_s1~q ),
	.prn(vcc));
defparam din_s1.is_wysiwyg = "true";
defparam din_s1.power_up = "low";

dffeas \dreg[0] (
	.clk(clk),
	.d(\din_s1~q ),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\dreg[0]~q ),
	.prn(vcc));
defparam \dreg[0] .is_wysiwyg = "true";
defparam \dreg[0] .power_up = "low";

endmodule

module cycloneiv_altera_std_synchronizer_nocut_10 (
	reset_n,
	dreg_1,
	din,
	clk)/* synthesis synthesis_greybox=0 */;
input 	reset_n;
output 	dreg_1;
input 	din;
input 	clk;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \din_s1~q ;
wire \dreg[0]~q ;


dffeas \dreg[1] (
	.clk(clk),
	.d(\dreg[0]~q ),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(dreg_1),
	.prn(vcc));
defparam \dreg[1] .is_wysiwyg = "true";
defparam \dreg[1] .power_up = "low";

dffeas din_s1(
	.clk(clk),
	.d(din),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\din_s1~q ),
	.prn(vcc));
defparam din_s1.is_wysiwyg = "true";
defparam din_s1.power_up = "low";

dffeas \dreg[0] (
	.clk(clk),
	.d(\din_s1~q ),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\dreg[0]~q ),
	.prn(vcc));
defparam \dreg[0] .is_wysiwyg = "true";
defparam \dreg[0] .power_up = "low";

endmodule

module cycloneiv_altera_std_synchronizer_nocut_11 (
	reset_n,
	dreg_1,
	din,
	clk)/* synthesis synthesis_greybox=0 */;
input 	reset_n;
output 	dreg_1;
input 	din;
input 	clk;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \din_s1~q ;
wire \dreg[0]~q ;


dffeas \dreg[1] (
	.clk(clk),
	.d(\dreg[0]~q ),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(dreg_1),
	.prn(vcc));
defparam \dreg[1] .is_wysiwyg = "true";
defparam \dreg[1] .power_up = "low";

dffeas din_s1(
	.clk(clk),
	.d(din),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\din_s1~q ),
	.prn(vcc));
defparam din_s1.is_wysiwyg = "true";
defparam din_s1.power_up = "low";

dffeas \dreg[0] (
	.clk(clk),
	.d(\din_s1~q ),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\dreg[0]~q ),
	.prn(vcc));
defparam \dreg[0] .is_wysiwyg = "true";
defparam \dreg[0] .power_up = "low";

endmodule

module cycloneiv_altera_dcfifo_synchronizer_bundle_3 (
	wire_pll7_clk_0,
	r_sync_rst,
	dreg_1,
	dreg_11,
	dreg_12,
	dreg_13,
	in_wr_ptr_gray_0,
	in_wr_ptr_gray_1,
	in_wr_ptr_gray_2,
	in_wr_ptr_gray_3)/* synthesis synthesis_greybox=0 */;
input 	wire_pll7_clk_0;
input 	r_sync_rst;
output 	dreg_1;
output 	dreg_11;
output 	dreg_12;
output 	dreg_13;
input 	in_wr_ptr_gray_0;
input 	in_wr_ptr_gray_1;
input 	in_wr_ptr_gray_2;
input 	in_wr_ptr_gray_3;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;



cycloneiv_altera_std_synchronizer_nocut_15 \sync[3].u (
	.clk(wire_pll7_clk_0),
	.reset_n(r_sync_rst),
	.dreg_1(dreg_13),
	.din(in_wr_ptr_gray_3));

cycloneiv_altera_std_synchronizer_nocut_14 \sync[2].u (
	.clk(wire_pll7_clk_0),
	.reset_n(r_sync_rst),
	.dreg_1(dreg_12),
	.din(in_wr_ptr_gray_2));

cycloneiv_altera_std_synchronizer_nocut_13 \sync[1].u (
	.clk(wire_pll7_clk_0),
	.reset_n(r_sync_rst),
	.dreg_1(dreg_11),
	.din(in_wr_ptr_gray_1));

cycloneiv_altera_std_synchronizer_nocut_12 \sync[0].u (
	.clk(wire_pll7_clk_0),
	.reset_n(r_sync_rst),
	.dreg_1(dreg_1),
	.din(in_wr_ptr_gray_0));

endmodule

module cycloneiv_altera_std_synchronizer_nocut_12 (
	clk,
	reset_n,
	dreg_1,
	din)/* synthesis synthesis_greybox=0 */;
input 	clk;
input 	reset_n;
output 	dreg_1;
input 	din;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \din_s1~q ;
wire \dreg[0]~q ;


dffeas \dreg[1] (
	.clk(clk),
	.d(\dreg[0]~q ),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(dreg_1),
	.prn(vcc));
defparam \dreg[1] .is_wysiwyg = "true";
defparam \dreg[1] .power_up = "low";

dffeas din_s1(
	.clk(clk),
	.d(din),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\din_s1~q ),
	.prn(vcc));
defparam din_s1.is_wysiwyg = "true";
defparam din_s1.power_up = "low";

dffeas \dreg[0] (
	.clk(clk),
	.d(\din_s1~q ),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\dreg[0]~q ),
	.prn(vcc));
defparam \dreg[0] .is_wysiwyg = "true";
defparam \dreg[0] .power_up = "low";

endmodule

module cycloneiv_altera_std_synchronizer_nocut_13 (
	clk,
	reset_n,
	dreg_1,
	din)/* synthesis synthesis_greybox=0 */;
input 	clk;
input 	reset_n;
output 	dreg_1;
input 	din;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \din_s1~q ;
wire \dreg[0]~q ;


dffeas \dreg[1] (
	.clk(clk),
	.d(\dreg[0]~q ),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(dreg_1),
	.prn(vcc));
defparam \dreg[1] .is_wysiwyg = "true";
defparam \dreg[1] .power_up = "low";

dffeas din_s1(
	.clk(clk),
	.d(din),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\din_s1~q ),
	.prn(vcc));
defparam din_s1.is_wysiwyg = "true";
defparam din_s1.power_up = "low";

dffeas \dreg[0] (
	.clk(clk),
	.d(\din_s1~q ),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\dreg[0]~q ),
	.prn(vcc));
defparam \dreg[0] .is_wysiwyg = "true";
defparam \dreg[0] .power_up = "low";

endmodule

module cycloneiv_altera_std_synchronizer_nocut_14 (
	clk,
	reset_n,
	dreg_1,
	din)/* synthesis synthesis_greybox=0 */;
input 	clk;
input 	reset_n;
output 	dreg_1;
input 	din;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \din_s1~q ;
wire \dreg[0]~q ;


dffeas \dreg[1] (
	.clk(clk),
	.d(\dreg[0]~q ),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(dreg_1),
	.prn(vcc));
defparam \dreg[1] .is_wysiwyg = "true";
defparam \dreg[1] .power_up = "low";

dffeas din_s1(
	.clk(clk),
	.d(din),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\din_s1~q ),
	.prn(vcc));
defparam din_s1.is_wysiwyg = "true";
defparam din_s1.power_up = "low";

dffeas \dreg[0] (
	.clk(clk),
	.d(\din_s1~q ),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\dreg[0]~q ),
	.prn(vcc));
defparam \dreg[0] .is_wysiwyg = "true";
defparam \dreg[0] .power_up = "low";

endmodule

module cycloneiv_altera_std_synchronizer_nocut_15 (
	clk,
	reset_n,
	dreg_1,
	din)/* synthesis synthesis_greybox=0 */;
input 	clk;
input 	reset_n;
output 	dreg_1;
input 	din;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \din_s1~q ;
wire \dreg[0]~q ;


dffeas \dreg[1] (
	.clk(clk),
	.d(\dreg[0]~q ),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(dreg_1),
	.prn(vcc));
defparam \dreg[1] .is_wysiwyg = "true";
defparam \dreg[1] .power_up = "low";

dffeas din_s1(
	.clk(clk),
	.d(din),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\din_s1~q ),
	.prn(vcc));
defparam din_s1.is_wysiwyg = "true";
defparam din_s1.power_up = "low";

dffeas \dreg[0] (
	.clk(clk),
	.d(\din_s1~q ),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\dreg[0]~q ),
	.prn(vcc));
defparam \dreg[0] .is_wysiwyg = "true";
defparam \dreg[0] .power_up = "low";

endmodule

module cycloneiv_altera_avalon_dc_fifo_3 (
	wire_pll7_clk_0,
	read_cp_data_113,
	read_cp_data_114,
	read_cp_data_115,
	read_cp_data_116,
	read_cp_data_117,
	read_cp_data_118,
	read_cp_data_119,
	read_cp_data_120,
	read_cp_data_121,
	altera_reset_synchronizer_int_chain_out,
	full1,
	Equal1,
	last_dest_id_0,
	has_pending_responses,
	full2,
	r_sync_rst,
	saved_grant_1,
	out_payload_146,
	out_valid1,
	nxt_in_ready,
	out_payload_72,
	out_payload_75,
	out_payload_134,
	out_payload_133,
	out_payload_132,
	out_payload_74,
	out_payload_76,
	out_payload_123,
	out_payload_120,
	out_payload_121,
	out_payload_122,
	out_payload_115,
	out_payload_116,
	out_payload_117,
	out_payload_118,
	out_payload_119,
	out_payload_147,
	out_payload_77,
	out_payload_78,
	out_payload_79,
	out_payload_80,
	out_payload_81,
	out_payload_82,
	out_payload_83,
	out_payload_84,
	out_payload_85,
	out_payload_125,
	out_payload_124,
	out_payload_126,
	out_payload_127,
	out_payload_128,
	out_payload_129,
	out_payload_130,
	out_payload_131,
	data1_53,
	data1_22,
	data1_12,
	data1_11,
	data1_10,
	data1_21,
	data1_23,
	data1_54,
	data1_24,
	data1_25,
	data1_26,
	data1_27,
	data1_28,
	data1_29,
	data1_30,
	data1_31,
	data1_32,
	Selector14,
	Selector15,
	Selector13,
	Selector12,
	Selector11,
	Selector10,
	Selector9,
	Selector8,
	clock_bridge_0_in_clk_clk)/* synthesis synthesis_greybox=0 */;
input 	wire_pll7_clk_0;
input 	read_cp_data_113;
input 	read_cp_data_114;
input 	read_cp_data_115;
input 	read_cp_data_116;
input 	read_cp_data_117;
input 	read_cp_data_118;
input 	read_cp_data_119;
input 	read_cp_data_120;
input 	read_cp_data_121;
input 	altera_reset_synchronizer_int_chain_out;
input 	full1;
input 	Equal1;
input 	last_dest_id_0;
input 	has_pending_responses;
output 	full2;
input 	r_sync_rst;
input 	saved_grant_1;
output 	out_payload_146;
output 	out_valid1;
input 	nxt_in_ready;
output 	out_payload_72;
output 	out_payload_75;
output 	out_payload_134;
output 	out_payload_133;
output 	out_payload_132;
output 	out_payload_74;
output 	out_payload_76;
output 	out_payload_123;
output 	out_payload_120;
output 	out_payload_121;
output 	out_payload_122;
output 	out_payload_115;
output 	out_payload_116;
output 	out_payload_117;
output 	out_payload_118;
output 	out_payload_119;
output 	out_payload_147;
output 	out_payload_77;
output 	out_payload_78;
output 	out_payload_79;
output 	out_payload_80;
output 	out_payload_81;
output 	out_payload_82;
output 	out_payload_83;
output 	out_payload_84;
output 	out_payload_85;
output 	out_payload_125;
output 	out_payload_124;
output 	out_payload_126;
output 	out_payload_127;
output 	out_payload_128;
output 	out_payload_129;
output 	out_payload_130;
output 	out_payload_131;
input 	data1_53;
input 	data1_22;
input 	data1_12;
input 	data1_11;
input 	data1_10;
input 	data1_21;
input 	data1_23;
input 	data1_54;
input 	data1_24;
input 	data1_25;
input 	data1_26;
input 	data1_27;
input 	data1_28;
input 	data1_29;
input 	data1_30;
input 	data1_31;
input 	data1_32;
input 	Selector14;
input 	Selector15;
input 	Selector13;
input 	Selector12;
input 	Selector11;
input 	Selector10;
input 	Selector9;
input 	Selector8;
input 	clock_bridge_0_in_clk_clk;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \read_crosser|sync[1].u|dreg[1]~q ;
wire \read_crosser|sync[0].u|dreg[1]~q ;
wire \read_crosser|sync[3].u|dreg[1]~q ;
wire \read_crosser|sync[2].u|dreg[1]~q ;
wire \out_rd_ptr_gray[1]~q ;
wire \out_rd_ptr_gray[0]~q ;
wire \out_rd_ptr_gray[3]~q ;
wire \out_rd_ptr_gray[2]~q ;
wire \bin2gray~0_combout ;
wire \Add1~0_combout ;
wire \bin2gray~1_combout ;
wire \write_crosser|sync[0].u|dreg[1]~q ;
wire \write_crosser|sync[1].u|dreg[1]~q ;
wire \write_crosser|sync[2].u|dreg[1]~q ;
wire \write_crosser|sync[3].u|dreg[1]~q ;
wire \in_wr_ptr_gray[0]~q ;
wire \in_wr_ptr_gray[1]~q ;
wire \in_wr_ptr_gray[2]~q ;
wire \in_wr_ptr_gray[3]~q ;
wire \Add0~1_combout ;
wire \bin2gray~2_combout ;
wire \bin2gray~3_combout ;
wire \in_wr_ptr[1]~q ;
wire \next_in_wr_ptr~0_combout ;
wire \next_in_wr_ptr[0]~5_combout ;
wire \in_wr_ptr[0]~q ;
wire \next_in_wr_ptr[1]~1_combout ;
wire \in_wr_ptr[2]~q ;
wire \next_in_wr_ptr~2_combout ;
wire \next_in_wr_ptr[2]~3_combout ;
wire \full~5_combout ;
wire \full~2_combout ;
wire \in_wr_ptr[3]~q ;
wire \Add0~0_combout ;
wire \next_in_wr_ptr[3]~4_combout ;
wire \full~3_combout ;
wire \full~4_combout ;
wire \mem~650_combout ;
wire \mem~387_q ;
wire \out_rd_ptr[0]~q ;
wire \out_rd_ptr[1]~q ;
wire \mem_rd_ptr[1]~1_combout ;
wire \out_rd_ptr[2]~q ;
wire \mem_rd_ptr[2]~0_combout ;
wire \out_rd_ptr[3]~q ;
wire \Add1~1_combout ;
wire \next_out_rd_ptr[3]~1_combout ;
wire \Equal0~0_combout ;
wire \Equal0~1_combout ;
wire \Equal0~2_combout ;
wire \empty~q ;
wire \next_out_rd_ptr~0_combout ;
wire \mem_rd_ptr[0]~2_combout ;
wire \mem~651_combout ;
wire \mem~452_q ;
wire \mem~652_combout ;
wire \mem~322_q ;
wire \mem~520_combout ;
wire \mem~653_combout ;
wire \mem~517_q ;
wire \mem~521_combout ;
wire \mem~654_combout ;
wire \mem~192_q ;
wire \mem~655_combout ;
wire \mem~127_q ;
wire \mem~656_combout ;
wire \mem~62_q ;
wire \mem~522_combout ;
wire \mem~657_combout ;
wire \mem~257_q ;
wire \mem~523_combout ;
wire \mem~524_combout ;
wire \internal_out_payload[146]~q ;
wire \internal_out_ready~combout ;
wire \mem~334_q ;
wire \mem~399_q ;
wire \mem~269_q ;
wire \mem~525_combout ;
wire \mem~464_q ;
wire \mem~526_combout ;
wire \mem~139_q ;
wire \mem~74_q ;
wire \mem~9_q ;
wire \mem~527_combout ;
wire \mem~204_q ;
wire \mem~528_combout ;
wire \mem~529_combout ;
wire \internal_out_payload[75]~q ;
wire \mem~386_q ;
wire \mem~451_q ;
wire \mem~321_q ;
wire \mem~530_combout ;
wire \mem~516_q ;
wire \mem~531_combout ;
wire \mem~191_q ;
wire \mem~126_q ;
wire \mem~61_q ;
wire \mem~532_combout ;
wire \mem~256_q ;
wire \mem~533_combout ;
wire \mem~534_combout ;
wire \internal_out_payload[134]~q ;
wire \mem~385_q ;
wire \mem~450_q ;
wire \mem~320_q ;
wire \mem~535_combout ;
wire \mem~515_q ;
wire \mem~536_combout ;
wire \mem~190_q ;
wire \mem~125_q ;
wire \mem~60_q ;
wire \mem~537_combout ;
wire \mem~255_q ;
wire \mem~538_combout ;
wire \mem~539_combout ;
wire \internal_out_payload[133]~q ;
wire \mem~384_q ;
wire \mem~449_q ;
wire \mem~319_q ;
wire \mem~540_combout ;
wire \mem~514_q ;
wire \mem~541_combout ;
wire \mem~189_q ;
wire \mem~124_q ;
wire \mem~59_q ;
wire \mem~542_combout ;
wire \mem~254_q ;
wire \mem~543_combout ;
wire \mem~544_combout ;
wire \internal_out_payload[132]~q ;
wire \mem~333_q ;
wire \mem~398_q ;
wire \mem~268_q ;
wire \mem~545_combout ;
wire \mem~463_q ;
wire \mem~546_combout ;
wire \mem~138_q ;
wire \mem~73_q ;
wire \mem~8_q ;
wire \mem~547_combout ;
wire \mem~203_q ;
wire \mem~548_combout ;
wire \mem~549_combout ;
wire \internal_out_payload[74]~q ;
wire \mem~335_q ;
wire \mem~400_q ;
wire \mem~270_q ;
wire \mem~550_combout ;
wire \mem~465_q ;
wire \mem~551_combout ;
wire \mem~140_q ;
wire \mem~75_q ;
wire \mem~10_q ;
wire \mem~552_combout ;
wire \mem~205_q ;
wire \mem~553_combout ;
wire \mem~554_combout ;
wire \internal_out_payload[76]~q ;
wire \mem~375_q ;
wire \mem~440_q ;
wire \mem~310_q ;
wire \mem~555_combout ;
wire \mem~505_q ;
wire \mem~556_combout ;
wire \mem~180_q ;
wire \mem~115_q ;
wire \mem~50_q ;
wire \mem~557_combout ;
wire \mem~245_q ;
wire \mem~558_combout ;
wire \mem~559_combout ;
wire \internal_out_payload[123]~q ;
wire \mem~372_q ;
wire \mem~437_q ;
wire \mem~307_q ;
wire \mem~560_combout ;
wire \mem~502_q ;
wire \mem~561_combout ;
wire \mem~177_q ;
wire \mem~112_q ;
wire \mem~47_q ;
wire \mem~562_combout ;
wire \mem~242_q ;
wire \mem~563_combout ;
wire \mem~564_combout ;
wire \internal_out_payload[120]~q ;
wire \mem~373_q ;
wire \mem~438_q ;
wire \mem~308_q ;
wire \mem~565_combout ;
wire \mem~503_q ;
wire \mem~566_combout ;
wire \mem~178_q ;
wire \mem~113_q ;
wire \mem~48_q ;
wire \mem~567_combout ;
wire \mem~243_q ;
wire \mem~568_combout ;
wire \mem~569_combout ;
wire \internal_out_payload[121]~q ;
wire \mem~374_q ;
wire \mem~439_q ;
wire \mem~309_q ;
wire \mem~570_combout ;
wire \mem~504_q ;
wire \mem~571_combout ;
wire \mem~179_q ;
wire \mem~114_q ;
wire \mem~49_q ;
wire \mem~572_combout ;
wire \mem~244_q ;
wire \mem~573_combout ;
wire \mem~574_combout ;
wire \internal_out_payload[122]~q ;
wire \mem~367_q ;
wire \mem~432_q ;
wire \mem~302_q ;
wire \mem~575_combout ;
wire \mem~497_q ;
wire \mem~576_combout ;
wire \mem~172_q ;
wire \mem~107_q ;
wire \mem~42_q ;
wire \mem~577_combout ;
wire \mem~237_q ;
wire \mem~578_combout ;
wire \mem~579_combout ;
wire \internal_out_payload[115]~q ;
wire \mem~368_q ;
wire \mem~433_q ;
wire \mem~303_q ;
wire \mem~580_combout ;
wire \mem~498_q ;
wire \mem~581_combout ;
wire \mem~173_q ;
wire \mem~108_q ;
wire \mem~43_q ;
wire \mem~582_combout ;
wire \mem~238_q ;
wire \mem~583_combout ;
wire \mem~584_combout ;
wire \internal_out_payload[116]~q ;
wire \mem~369_q ;
wire \mem~434_q ;
wire \mem~304_q ;
wire \mem~585_combout ;
wire \mem~499_q ;
wire \mem~586_combout ;
wire \mem~174_q ;
wire \mem~109_q ;
wire \mem~44_q ;
wire \mem~587_combout ;
wire \mem~239_q ;
wire \mem~588_combout ;
wire \mem~589_combout ;
wire \internal_out_payload[117]~q ;
wire \mem~370_q ;
wire \mem~435_q ;
wire \mem~305_q ;
wire \mem~590_combout ;
wire \mem~500_q ;
wire \mem~591_combout ;
wire \mem~175_q ;
wire \mem~110_q ;
wire \mem~45_q ;
wire \mem~592_combout ;
wire \mem~240_q ;
wire \mem~593_combout ;
wire \mem~594_combout ;
wire \internal_out_payload[118]~q ;
wire \mem~371_q ;
wire \mem~436_q ;
wire \mem~306_q ;
wire \mem~595_combout ;
wire \mem~501_q ;
wire \mem~596_combout ;
wire \mem~176_q ;
wire \mem~111_q ;
wire \mem~46_q ;
wire \mem~597_combout ;
wire \mem~241_q ;
wire \mem~598_combout ;
wire \mem~599_combout ;
wire \internal_out_payload[119]~q ;
wire \mem~388_q ;
wire \mem~453_q ;
wire \mem~323_q ;
wire \mem~600_combout ;
wire \mem~518_q ;
wire \mem~601_combout ;
wire \mem~193_q ;
wire \mem~128_q ;
wire \mem~63_q ;
wire \mem~602_combout ;
wire \mem~258_q ;
wire \mem~603_combout ;
wire \mem~604_combout ;
wire \internal_out_payload[147]~q ;
wire \mem~336_q ;
wire \mem~401_q ;
wire \mem~271_q ;
wire \mem~605_combout ;
wire \mem~466_q ;
wire \mem~606_combout ;
wire \mem~141_q ;
wire \mem~76_q ;
wire \mem~11_q ;
wire \mem~607_combout ;
wire \mem~206_q ;
wire \mem~608_combout ;
wire \mem~609_combout ;
wire \internal_out_payload[77]~q ;
wire \mem~337_q ;
wire \mem~402_q ;
wire \mem~272_q ;
wire \mem~610_combout ;
wire \mem~467_q ;
wire \mem~611_combout ;
wire \mem~142_q ;
wire \mem~77_q ;
wire \mem~12_q ;
wire \mem~612_combout ;
wire \mem~207_q ;
wire \mem~613_combout ;
wire \mem~614_combout ;
wire \internal_out_payload[78]~q ;
wire \mem~338_q ;
wire \mem~403_q ;
wire \mem~273_q ;
wire \mem~615_combout ;
wire \mem~468_q ;
wire \mem~616_combout ;
wire \mem~143_q ;
wire \mem~78_q ;
wire \mem~13_q ;
wire \mem~617_combout ;
wire \mem~208_q ;
wire \mem~618_combout ;
wire \mem~619_combout ;
wire \internal_out_payload[79]~q ;
wire \mem~339_q ;
wire \mem~404_q ;
wire \mem~274_q ;
wire \mem~620_combout ;
wire \mem~469_q ;
wire \mem~621_combout ;
wire \mem~144_q ;
wire \mem~79_q ;
wire \mem~14_q ;
wire \mem~622_combout ;
wire \mem~209_q ;
wire \mem~623_combout ;
wire \mem~624_combout ;
wire \internal_out_payload[80]~q ;
wire \mem~340_q ;
wire \mem~405_q ;
wire \mem~275_q ;
wire \mem~625_combout ;
wire \mem~470_q ;
wire \mem~626_combout ;
wire \mem~145_q ;
wire \mem~80_q ;
wire \mem~15_q ;
wire \mem~627_combout ;
wire \mem~210_q ;
wire \mem~628_combout ;
wire \mem~629_combout ;
wire \internal_out_payload[81]~q ;
wire \mem~341_q ;
wire \mem~406_q ;
wire \mem~276_q ;
wire \mem~630_combout ;
wire \mem~471_q ;
wire \mem~631_combout ;
wire \mem~146_q ;
wire \mem~81_q ;
wire \mem~16_q ;
wire \mem~632_combout ;
wire \mem~211_q ;
wire \mem~633_combout ;
wire \mem~634_combout ;
wire \internal_out_payload[82]~q ;
wire \mem~342_q ;
wire \mem~407_q ;
wire \mem~277_q ;
wire \mem~635_combout ;
wire \mem~472_q ;
wire \mem~636_combout ;
wire \mem~147_q ;
wire \mem~82_q ;
wire \mem~17_q ;
wire \mem~637_combout ;
wire \mem~212_q ;
wire \mem~638_combout ;
wire \mem~639_combout ;
wire \internal_out_payload[83]~q ;
wire \mem~343_q ;
wire \mem~408_q ;
wire \mem~278_q ;
wire \mem~640_combout ;
wire \mem~473_q ;
wire \mem~641_combout ;
wire \mem~148_q ;
wire \mem~83_q ;
wire \mem~18_q ;
wire \mem~642_combout ;
wire \mem~213_q ;
wire \mem~643_combout ;
wire \mem~644_combout ;
wire \internal_out_payload[84]~q ;
wire \mem~344_q ;
wire \mem~409_q ;
wire \mem~279_q ;
wire \mem~645_combout ;
wire \mem~474_q ;
wire \mem~646_combout ;
wire \mem~149_q ;
wire \mem~84_q ;
wire \mem~19_q ;
wire \mem~647_combout ;
wire \mem~214_q ;
wire \mem~648_combout ;
wire \mem~649_combout ;
wire \internal_out_payload[85]~q ;
wire \mem~377_q ;
wire \mem~442_q ;
wire \mem~312_q ;
wire \mem~658_combout ;
wire \mem~507_q ;
wire \mem~659_combout ;
wire \mem~182_q ;
wire \mem~117_q ;
wire \mem~52_q ;
wire \mem~660_combout ;
wire \mem~247_q ;
wire \mem~661_combout ;
wire \mem~662_combout ;
wire \internal_out_payload[125]~q ;
wire \mem~376_q ;
wire \mem~441_q ;
wire \mem~311_q ;
wire \mem~663_combout ;
wire \mem~506_q ;
wire \mem~664_combout ;
wire \mem~181_q ;
wire \mem~116_q ;
wire \mem~51_q ;
wire \mem~665_combout ;
wire \mem~246_q ;
wire \mem~666_combout ;
wire \mem~667_combout ;
wire \internal_out_payload[124]~q ;
wire \mem~378_q ;
wire \mem~443_q ;
wire \mem~313_q ;
wire \mem~668_combout ;
wire \mem~508_q ;
wire \mem~669_combout ;
wire \mem~183_q ;
wire \mem~118_q ;
wire \mem~53_q ;
wire \mem~670_combout ;
wire \mem~248_q ;
wire \mem~671_combout ;
wire \mem~672_combout ;
wire \internal_out_payload[126]~q ;
wire \mem~379_q ;
wire \mem~444_q ;
wire \mem~314_q ;
wire \mem~673_combout ;
wire \mem~509_q ;
wire \mem~674_combout ;
wire \mem~184_q ;
wire \mem~119_q ;
wire \mem~54_q ;
wire \mem~675_combout ;
wire \mem~249_q ;
wire \mem~676_combout ;
wire \mem~677_combout ;
wire \internal_out_payload[127]~q ;
wire \mem~380_q ;
wire \mem~445_q ;
wire \mem~315_q ;
wire \mem~678_combout ;
wire \mem~510_q ;
wire \mem~679_combout ;
wire \mem~185_q ;
wire \mem~120_q ;
wire \mem~55_q ;
wire \mem~680_combout ;
wire \mem~250_q ;
wire \mem~681_combout ;
wire \mem~682_combout ;
wire \internal_out_payload[128]~q ;
wire \mem~381_q ;
wire \mem~446_q ;
wire \mem~316_q ;
wire \mem~683_combout ;
wire \mem~511_q ;
wire \mem~684_combout ;
wire \mem~186_q ;
wire \mem~121_q ;
wire \mem~56_q ;
wire \mem~685_combout ;
wire \mem~251_q ;
wire \mem~686_combout ;
wire \mem~687_combout ;
wire \internal_out_payload[129]~q ;
wire \mem~382_q ;
wire \mem~447_q ;
wire \mem~317_q ;
wire \mem~688_combout ;
wire \mem~512_q ;
wire \mem~689_combout ;
wire \mem~187_q ;
wire \mem~122_q ;
wire \mem~57_q ;
wire \mem~690_combout ;
wire \mem~252_q ;
wire \mem~691_combout ;
wire \mem~692_combout ;
wire \internal_out_payload[130]~q ;
wire \mem~383_q ;
wire \mem~448_q ;
wire \mem~318_q ;
wire \mem~693_combout ;
wire \mem~513_q ;
wire \mem~694_combout ;
wire \mem~188_q ;
wire \mem~123_q ;
wire \mem~58_q ;
wire \mem~695_combout ;
wire \mem~253_q ;
wire \mem~696_combout ;
wire \mem~697_combout ;
wire \internal_out_payload[131]~q ;


cycloneiv_altera_dcfifo_synchronizer_bundle_4 read_crosser(
	.altera_reset_synchronizer_int_chain_out(altera_reset_synchronizer_int_chain_out),
	.dreg_1(\read_crosser|sync[1].u|dreg[1]~q ),
	.dreg_11(\read_crosser|sync[0].u|dreg[1]~q ),
	.dreg_12(\read_crosser|sync[3].u|dreg[1]~q ),
	.dreg_13(\read_crosser|sync[2].u|dreg[1]~q ),
	.out_rd_ptr_gray_1(\out_rd_ptr_gray[1]~q ),
	.out_rd_ptr_gray_0(\out_rd_ptr_gray[0]~q ),
	.out_rd_ptr_gray_3(\out_rd_ptr_gray[3]~q ),
	.out_rd_ptr_gray_2(\out_rd_ptr_gray[2]~q ),
	.clock_bridge_0_in_clk_clk(clock_bridge_0_in_clk_clk));

cycloneiv_altera_dcfifo_synchronizer_bundle_5 write_crosser(
	.wire_pll7_clk_0(wire_pll7_clk_0),
	.r_sync_rst(r_sync_rst),
	.dreg_1(\write_crosser|sync[0].u|dreg[1]~q ),
	.dreg_11(\write_crosser|sync[1].u|dreg[1]~q ),
	.dreg_12(\write_crosser|sync[2].u|dreg[1]~q ),
	.dreg_13(\write_crosser|sync[3].u|dreg[1]~q ),
	.in_wr_ptr_gray_0(\in_wr_ptr_gray[0]~q ),
	.in_wr_ptr_gray_1(\in_wr_ptr_gray[1]~q ),
	.in_wr_ptr_gray_2(\in_wr_ptr_gray[2]~q ),
	.in_wr_ptr_gray_3(\in_wr_ptr_gray[3]~q ));

dffeas \out_rd_ptr_gray[1] (
	.clk(wire_pll7_clk_0),
	.d(\bin2gray~0_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\out_rd_ptr_gray[1]~q ),
	.prn(vcc));
defparam \out_rd_ptr_gray[1] .is_wysiwyg = "true";
defparam \out_rd_ptr_gray[1] .power_up = "low";

dffeas \out_rd_ptr_gray[0] (
	.clk(wire_pll7_clk_0),
	.d(\Add1~0_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\out_rd_ptr_gray[0]~q ),
	.prn(vcc));
defparam \out_rd_ptr_gray[0] .is_wysiwyg = "true";
defparam \out_rd_ptr_gray[0] .power_up = "low";

dffeas \out_rd_ptr_gray[3] (
	.clk(wire_pll7_clk_0),
	.d(\out_rd_ptr[3]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\out_rd_ptr_gray[3]~q ),
	.prn(vcc));
defparam \out_rd_ptr_gray[3] .is_wysiwyg = "true";
defparam \out_rd_ptr_gray[3] .power_up = "low";

dffeas \out_rd_ptr_gray[2] (
	.clk(wire_pll7_clk_0),
	.d(\bin2gray~1_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\out_rd_ptr_gray[2]~q ),
	.prn(vcc));
defparam \out_rd_ptr_gray[2] .is_wysiwyg = "true";
defparam \out_rd_ptr_gray[2] .power_up = "low";

cycloneive_lcell_comb \bin2gray~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\out_rd_ptr[2]~q ),
	.datad(\out_rd_ptr[1]~q ),
	.cin(gnd),
	.combout(\bin2gray~0_combout ),
	.cout());
defparam \bin2gray~0 .lut_mask = 16'h0FF0;
defparam \bin2gray~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add1~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\out_rd_ptr[1]~q ),
	.datad(\out_rd_ptr[0]~q ),
	.cin(gnd),
	.combout(\Add1~0_combout ),
	.cout());
defparam \Add1~0 .lut_mask = 16'h0FF0;
defparam \Add1~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \bin2gray~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\out_rd_ptr[3]~q ),
	.datad(\out_rd_ptr[2]~q ),
	.cin(gnd),
	.combout(\bin2gray~1_combout ),
	.cout());
defparam \bin2gray~1 .lut_mask = 16'h0FF0;
defparam \bin2gray~1 .sum_lutc_input = "datac";

dffeas \in_wr_ptr_gray[0] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\Add0~1_combout ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\in_wr_ptr_gray[0]~q ),
	.prn(vcc));
defparam \in_wr_ptr_gray[0] .is_wysiwyg = "true";
defparam \in_wr_ptr_gray[0] .power_up = "low";

dffeas \in_wr_ptr_gray[1] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\bin2gray~2_combout ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\in_wr_ptr_gray[1]~q ),
	.prn(vcc));
defparam \in_wr_ptr_gray[1] .is_wysiwyg = "true";
defparam \in_wr_ptr_gray[1] .power_up = "low";

dffeas \in_wr_ptr_gray[2] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\bin2gray~3_combout ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\in_wr_ptr_gray[2]~q ),
	.prn(vcc));
defparam \in_wr_ptr_gray[2] .is_wysiwyg = "true";
defparam \in_wr_ptr_gray[2] .power_up = "low";

dffeas \in_wr_ptr_gray[3] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\in_wr_ptr[3]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\in_wr_ptr_gray[3]~q ),
	.prn(vcc));
defparam \in_wr_ptr_gray[3] .is_wysiwyg = "true";
defparam \in_wr_ptr_gray[3] .power_up = "low";

cycloneive_lcell_comb \Add0~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\in_wr_ptr[1]~q ),
	.datad(\in_wr_ptr[0]~q ),
	.cin(gnd),
	.combout(\Add0~1_combout ),
	.cout());
defparam \Add0~1 .lut_mask = 16'h0FF0;
defparam \Add0~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \bin2gray~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\in_wr_ptr[2]~q ),
	.datad(\in_wr_ptr[1]~q ),
	.cin(gnd),
	.combout(\bin2gray~2_combout ),
	.cout());
defparam \bin2gray~2 .lut_mask = 16'h0FF0;
defparam \bin2gray~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \bin2gray~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\in_wr_ptr[3]~q ),
	.datad(\in_wr_ptr[2]~q ),
	.cin(gnd),
	.combout(\bin2gray~3_combout ),
	.cout());
defparam \bin2gray~3 .lut_mask = 16'h0FF0;
defparam \bin2gray~3 .sum_lutc_input = "datac";

dffeas full(
	.clk(clock_bridge_0_in_clk_clk),
	.d(\full~4_combout ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(full2),
	.prn(vcc));
defparam full.is_wysiwyg = "true";
defparam full.power_up = "low";

dffeas \out_payload[146] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[146]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_146),
	.prn(vcc));
defparam \out_payload[146] .is_wysiwyg = "true";
defparam \out_payload[146] .power_up = "low";

dffeas out_valid(
	.clk(wire_pll7_clk_0),
	.d(\empty~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_valid1),
	.prn(vcc));
defparam out_valid.is_wysiwyg = "true";
defparam out_valid.power_up = "low";

dffeas \out_payload[72] (
	.clk(wire_pll7_clk_0),
	.d(vcc),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_72),
	.prn(vcc));
defparam \out_payload[72] .is_wysiwyg = "true";
defparam \out_payload[72] .power_up = "low";

dffeas \out_payload[75] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[75]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_75),
	.prn(vcc));
defparam \out_payload[75] .is_wysiwyg = "true";
defparam \out_payload[75] .power_up = "low";

dffeas \out_payload[134] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[134]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_134),
	.prn(vcc));
defparam \out_payload[134] .is_wysiwyg = "true";
defparam \out_payload[134] .power_up = "low";

dffeas \out_payload[133] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[133]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_133),
	.prn(vcc));
defparam \out_payload[133] .is_wysiwyg = "true";
defparam \out_payload[133] .power_up = "low";

dffeas \out_payload[132] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[132]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_132),
	.prn(vcc));
defparam \out_payload[132] .is_wysiwyg = "true";
defparam \out_payload[132] .power_up = "low";

dffeas \out_payload[74] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[74]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_74),
	.prn(vcc));
defparam \out_payload[74] .is_wysiwyg = "true";
defparam \out_payload[74] .power_up = "low";

dffeas \out_payload[76] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[76]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_76),
	.prn(vcc));
defparam \out_payload[76] .is_wysiwyg = "true";
defparam \out_payload[76] .power_up = "low";

dffeas \out_payload[123] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[123]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_123),
	.prn(vcc));
defparam \out_payload[123] .is_wysiwyg = "true";
defparam \out_payload[123] .power_up = "low";

dffeas \out_payload[120] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[120]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_120),
	.prn(vcc));
defparam \out_payload[120] .is_wysiwyg = "true";
defparam \out_payload[120] .power_up = "low";

dffeas \out_payload[121] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[121]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_121),
	.prn(vcc));
defparam \out_payload[121] .is_wysiwyg = "true";
defparam \out_payload[121] .power_up = "low";

dffeas \out_payload[122] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[122]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_122),
	.prn(vcc));
defparam \out_payload[122] .is_wysiwyg = "true";
defparam \out_payload[122] .power_up = "low";

dffeas \out_payload[115] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[115]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_115),
	.prn(vcc));
defparam \out_payload[115] .is_wysiwyg = "true";
defparam \out_payload[115] .power_up = "low";

dffeas \out_payload[116] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[116]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_116),
	.prn(vcc));
defparam \out_payload[116] .is_wysiwyg = "true";
defparam \out_payload[116] .power_up = "low";

dffeas \out_payload[117] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[117]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_117),
	.prn(vcc));
defparam \out_payload[117] .is_wysiwyg = "true";
defparam \out_payload[117] .power_up = "low";

dffeas \out_payload[118] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[118]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_118),
	.prn(vcc));
defparam \out_payload[118] .is_wysiwyg = "true";
defparam \out_payload[118] .power_up = "low";

dffeas \out_payload[119] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[119]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_119),
	.prn(vcc));
defparam \out_payload[119] .is_wysiwyg = "true";
defparam \out_payload[119] .power_up = "low";

dffeas \out_payload[147] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[147]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_147),
	.prn(vcc));
defparam \out_payload[147] .is_wysiwyg = "true";
defparam \out_payload[147] .power_up = "low";

dffeas \out_payload[77] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[77]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_77),
	.prn(vcc));
defparam \out_payload[77] .is_wysiwyg = "true";
defparam \out_payload[77] .power_up = "low";

dffeas \out_payload[78] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[78]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_78),
	.prn(vcc));
defparam \out_payload[78] .is_wysiwyg = "true";
defparam \out_payload[78] .power_up = "low";

dffeas \out_payload[79] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[79]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_79),
	.prn(vcc));
defparam \out_payload[79] .is_wysiwyg = "true";
defparam \out_payload[79] .power_up = "low";

dffeas \out_payload[80] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[80]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_80),
	.prn(vcc));
defparam \out_payload[80] .is_wysiwyg = "true";
defparam \out_payload[80] .power_up = "low";

dffeas \out_payload[81] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[81]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_81),
	.prn(vcc));
defparam \out_payload[81] .is_wysiwyg = "true";
defparam \out_payload[81] .power_up = "low";

dffeas \out_payload[82] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[82]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_82),
	.prn(vcc));
defparam \out_payload[82] .is_wysiwyg = "true";
defparam \out_payload[82] .power_up = "low";

dffeas \out_payload[83] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[83]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_83),
	.prn(vcc));
defparam \out_payload[83] .is_wysiwyg = "true";
defparam \out_payload[83] .power_up = "low";

dffeas \out_payload[84] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[84]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_84),
	.prn(vcc));
defparam \out_payload[84] .is_wysiwyg = "true";
defparam \out_payload[84] .power_up = "low";

dffeas \out_payload[85] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[85]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_85),
	.prn(vcc));
defparam \out_payload[85] .is_wysiwyg = "true";
defparam \out_payload[85] .power_up = "low";

dffeas \out_payload[125] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[125]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_125),
	.prn(vcc));
defparam \out_payload[125] .is_wysiwyg = "true";
defparam \out_payload[125] .power_up = "low";

dffeas \out_payload[124] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[124]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_124),
	.prn(vcc));
defparam \out_payload[124] .is_wysiwyg = "true";
defparam \out_payload[124] .power_up = "low";

dffeas \out_payload[126] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[126]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_126),
	.prn(vcc));
defparam \out_payload[126] .is_wysiwyg = "true";
defparam \out_payload[126] .power_up = "low";

dffeas \out_payload[127] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[127]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_127),
	.prn(vcc));
defparam \out_payload[127] .is_wysiwyg = "true";
defparam \out_payload[127] .power_up = "low";

dffeas \out_payload[128] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[128]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_128),
	.prn(vcc));
defparam \out_payload[128] .is_wysiwyg = "true";
defparam \out_payload[128] .power_up = "low";

dffeas \out_payload[129] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[129]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_129),
	.prn(vcc));
defparam \out_payload[129] .is_wysiwyg = "true";
defparam \out_payload[129] .power_up = "low";

dffeas \out_payload[130] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[130]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_130),
	.prn(vcc));
defparam \out_payload[130] .is_wysiwyg = "true";
defparam \out_payload[130] .power_up = "low";

dffeas \out_payload[131] (
	.clk(wire_pll7_clk_0),
	.d(\internal_out_payload[131]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_131),
	.prn(vcc));
defparam \out_payload[131] .is_wysiwyg = "true";
defparam \out_payload[131] .power_up = "low";

dffeas \in_wr_ptr[1] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\next_in_wr_ptr[1]~1_combout ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\in_wr_ptr[1]~q ),
	.prn(vcc));
defparam \in_wr_ptr[1] .is_wysiwyg = "true";
defparam \in_wr_ptr[1] .power_up = "low";

cycloneive_lcell_comb \next_in_wr_ptr~0 (
	.dataa(full1),
	.datab(last_dest_id_0),
	.datac(has_pending_responses),
	.datad(full2),
	.cin(gnd),
	.combout(\next_in_wr_ptr~0_combout ),
	.cout());
defparam \next_in_wr_ptr~0 .lut_mask = 16'h008A;
defparam \next_in_wr_ptr~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \next_in_wr_ptr[0]~5 (
	.dataa(gnd),
	.datab(\in_wr_ptr[0]~q ),
	.datac(Equal1),
	.datad(\next_in_wr_ptr~0_combout ),
	.cin(gnd),
	.combout(\next_in_wr_ptr[0]~5_combout ),
	.cout());
defparam \next_in_wr_ptr[0]~5 .lut_mask = 16'h3CCC;
defparam \next_in_wr_ptr[0]~5 .sum_lutc_input = "datac";

dffeas \in_wr_ptr[0] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\next_in_wr_ptr[0]~5_combout ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\in_wr_ptr[0]~q ),
	.prn(vcc));
defparam \in_wr_ptr[0] .is_wysiwyg = "true";
defparam \in_wr_ptr[0] .power_up = "low";

cycloneive_lcell_comb \next_in_wr_ptr[1]~1 (
	.dataa(\in_wr_ptr[1]~q ),
	.datab(Equal1),
	.datac(\in_wr_ptr[0]~q ),
	.datad(\next_in_wr_ptr~0_combout ),
	.cin(gnd),
	.combout(\next_in_wr_ptr[1]~1_combout ),
	.cout());
defparam \next_in_wr_ptr[1]~1 .lut_mask = 16'h6AAA;
defparam \next_in_wr_ptr[1]~1 .sum_lutc_input = "datac";

dffeas \in_wr_ptr[2] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\next_in_wr_ptr[2]~3_combout ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\in_wr_ptr[2]~q ),
	.prn(vcc));
defparam \in_wr_ptr[2] .is_wysiwyg = "true";
defparam \in_wr_ptr[2] .power_up = "low";

cycloneive_lcell_comb \next_in_wr_ptr~2 (
	.dataa(Equal1),
	.datab(\next_in_wr_ptr~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\next_in_wr_ptr~2_combout ),
	.cout());
defparam \next_in_wr_ptr~2 .lut_mask = 16'h8888;
defparam \next_in_wr_ptr~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \next_in_wr_ptr[2]~3 (
	.dataa(\in_wr_ptr[2]~q ),
	.datab(\in_wr_ptr[1]~q ),
	.datac(\in_wr_ptr[0]~q ),
	.datad(\next_in_wr_ptr~2_combout ),
	.cin(gnd),
	.combout(\next_in_wr_ptr[2]~3_combout ),
	.cout());
defparam \next_in_wr_ptr[2]~3 .lut_mask = 16'h6AAA;
defparam \next_in_wr_ptr[2]~3 .sum_lutc_input = "datac";

cycloneive_lcell_comb \full~5 (
	.dataa(Equal1),
	.datab(\next_in_wr_ptr~0_combout ),
	.datac(\in_wr_ptr[0]~q ),
	.datad(\read_crosser|sync[0].u|dreg[1]~q ),
	.cin(gnd),
	.combout(\full~5_combout ),
	.cout());
defparam \full~5 .lut_mask = 16'h8778;
defparam \full~5 .sum_lutc_input = "datac";

cycloneive_lcell_comb \full~2 (
	.dataa(\read_crosser|sync[1].u|dreg[1]~q ),
	.datab(\next_in_wr_ptr[1]~1_combout ),
	.datac(\next_in_wr_ptr[2]~3_combout ),
	.datad(\full~5_combout ),
	.cin(gnd),
	.combout(\full~2_combout ),
	.cout());
defparam \full~2 .lut_mask = 16'h472E;
defparam \full~2 .sum_lutc_input = "datac";

dffeas \in_wr_ptr[3] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\next_in_wr_ptr[3]~4_combout ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\in_wr_ptr[3]~q ),
	.prn(vcc));
defparam \in_wr_ptr[3] .is_wysiwyg = "true";
defparam \in_wr_ptr[3] .power_up = "low";

cycloneive_lcell_comb \Add0~0 (
	.dataa(\in_wr_ptr[3]~q ),
	.datab(\in_wr_ptr[2]~q ),
	.datac(\in_wr_ptr[1]~q ),
	.datad(\in_wr_ptr[0]~q ),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout());
defparam \Add0~0 .lut_mask = 16'h6AAA;
defparam \Add0~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \next_in_wr_ptr[3]~4 (
	.dataa(\Add0~0_combout ),
	.datab(\in_wr_ptr[3]~q ),
	.datac(Equal1),
	.datad(\next_in_wr_ptr~0_combout ),
	.cin(gnd),
	.combout(\next_in_wr_ptr[3]~4_combout ),
	.cout());
defparam \next_in_wr_ptr[3]~4 .lut_mask = 16'hACCC;
defparam \next_in_wr_ptr[3]~4 .sum_lutc_input = "datac";

cycloneive_lcell_comb \full~3 (
	.dataa(\read_crosser|sync[3].u|dreg[1]~q ),
	.datab(\read_crosser|sync[2].u|dreg[1]~q ),
	.datac(\next_in_wr_ptr[3]~4_combout ),
	.datad(\next_in_wr_ptr[2]~3_combout ),
	.cin(gnd),
	.combout(\full~3_combout ),
	.cout());
defparam \full~3 .lut_mask = 16'h4218;
defparam \full~3 .sum_lutc_input = "datac";

cycloneive_lcell_comb \full~4 (
	.dataa(\full~2_combout ),
	.datab(\next_in_wr_ptr[2]~3_combout ),
	.datac(\full~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\full~4_combout ),
	.cout());
defparam \full~4 .lut_mask = 16'h9090;
defparam \full~4 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~650 (
	.dataa(\in_wr_ptr[2]~q ),
	.datab(\in_wr_ptr[0]~q ),
	.datac(\next_in_wr_ptr~2_combout ),
	.datad(\in_wr_ptr[1]~q ),
	.cin(gnd),
	.combout(\mem~650_combout ),
	.cout());
defparam \mem~650 .lut_mask = 16'h0080;
defparam \mem~650 .sum_lutc_input = "datac";

dffeas \mem~387 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_53),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~650_combout ),
	.q(\mem~387_q ),
	.prn(vcc));
defparam \mem~387 .is_wysiwyg = "true";
defparam \mem~387 .power_up = "low";

dffeas \out_rd_ptr[0] (
	.clk(wire_pll7_clk_0),
	.d(\mem_rd_ptr[0]~2_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\out_rd_ptr[0]~q ),
	.prn(vcc));
defparam \out_rd_ptr[0] .is_wysiwyg = "true";
defparam \out_rd_ptr[0] .power_up = "low";

dffeas \out_rd_ptr[1] (
	.clk(wire_pll7_clk_0),
	.d(\mem_rd_ptr[1]~1_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\out_rd_ptr[1]~q ),
	.prn(vcc));
defparam \out_rd_ptr[1] .is_wysiwyg = "true";
defparam \out_rd_ptr[1] .power_up = "low";

cycloneive_lcell_comb \mem_rd_ptr[1]~1 (
	.dataa(gnd),
	.datab(\out_rd_ptr[1]~q ),
	.datac(\out_rd_ptr[0]~q ),
	.datad(\next_out_rd_ptr~0_combout ),
	.cin(gnd),
	.combout(\mem_rd_ptr[1]~1_combout ),
	.cout());
defparam \mem_rd_ptr[1]~1 .lut_mask = 16'h3CCC;
defparam \mem_rd_ptr[1]~1 .sum_lutc_input = "datac";

dffeas \out_rd_ptr[2] (
	.clk(wire_pll7_clk_0),
	.d(\mem_rd_ptr[2]~0_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\out_rd_ptr[2]~q ),
	.prn(vcc));
defparam \out_rd_ptr[2] .is_wysiwyg = "true";
defparam \out_rd_ptr[2] .power_up = "low";

cycloneive_lcell_comb \mem_rd_ptr[2]~0 (
	.dataa(\out_rd_ptr[2]~q ),
	.datab(\out_rd_ptr[1]~q ),
	.datac(\out_rd_ptr[0]~q ),
	.datad(\next_out_rd_ptr~0_combout ),
	.cin(gnd),
	.combout(\mem_rd_ptr[2]~0_combout ),
	.cout());
defparam \mem_rd_ptr[2]~0 .lut_mask = 16'h6AAA;
defparam \mem_rd_ptr[2]~0 .sum_lutc_input = "datac";

dffeas \out_rd_ptr[3] (
	.clk(wire_pll7_clk_0),
	.d(\next_out_rd_ptr[3]~1_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\out_rd_ptr[3]~q ),
	.prn(vcc));
defparam \out_rd_ptr[3] .is_wysiwyg = "true";
defparam \out_rd_ptr[3] .power_up = "low";

cycloneive_lcell_comb \Add1~1 (
	.dataa(\out_rd_ptr[3]~q ),
	.datab(\out_rd_ptr[2]~q ),
	.datac(\out_rd_ptr[1]~q ),
	.datad(\out_rd_ptr[0]~q ),
	.cin(gnd),
	.combout(\Add1~1_combout ),
	.cout());
defparam \Add1~1 .lut_mask = 16'h6AAA;
defparam \Add1~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \next_out_rd_ptr[3]~1 (
	.dataa(\Add1~1_combout ),
	.datab(\out_rd_ptr[3]~q ),
	.datac(gnd),
	.datad(\next_out_rd_ptr~0_combout ),
	.cin(gnd),
	.combout(\next_out_rd_ptr[3]~1_combout ),
	.cout());
defparam \next_out_rd_ptr[3]~1 .lut_mask = 16'hAACC;
defparam \next_out_rd_ptr[3]~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Equal0~0 (
	.dataa(\write_crosser|sync[2].u|dreg[1]~q ),
	.datab(\write_crosser|sync[3].u|dreg[1]~q ),
	.datac(\mem_rd_ptr[2]~0_combout ),
	.datad(\next_out_rd_ptr[3]~1_combout ),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
defparam \Equal0~0 .lut_mask = 16'h472E;
defparam \Equal0~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Equal0~1 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\write_crosser|sync[1].u|dreg[1]~q ),
	.datac(\mem_rd_ptr[2]~0_combout ),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
defparam \Equal0~1 .lut_mask = 16'h355C;
defparam \Equal0~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Equal0~2 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\write_crosser|sync[0].u|dreg[1]~q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\Equal0~1_combout ),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
defparam \Equal0~2 .lut_mask = 16'h9FF6;
defparam \Equal0~2 .sum_lutc_input = "datac";

dffeas empty(
	.clk(wire_pll7_clk_0),
	.d(\Equal0~2_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\empty~q ),
	.prn(vcc));
defparam empty.is_wysiwyg = "true";
defparam empty.power_up = "low";

cycloneive_lcell_comb \next_out_rd_ptr~0 (
	.dataa(\empty~q ),
	.datab(saved_grant_1),
	.datac(nxt_in_ready),
	.datad(out_valid1),
	.cin(gnd),
	.combout(\next_out_rd_ptr~0_combout ),
	.cout());
defparam \next_out_rd_ptr~0 .lut_mask = 16'h80AA;
defparam \next_out_rd_ptr~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem_rd_ptr[0]~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\out_rd_ptr[0]~q ),
	.datad(\next_out_rd_ptr~0_combout ),
	.cin(gnd),
	.combout(\mem_rd_ptr[0]~2_combout ),
	.cout());
defparam \mem_rd_ptr[0]~2 .lut_mask = 16'h0FF0;
defparam \mem_rd_ptr[0]~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~651 (
	.dataa(\in_wr_ptr[2]~q ),
	.datab(\in_wr_ptr[1]~q ),
	.datac(\next_in_wr_ptr~2_combout ),
	.datad(\in_wr_ptr[0]~q ),
	.cin(gnd),
	.combout(\mem~651_combout ),
	.cout());
defparam \mem~651 .lut_mask = 16'h0080;
defparam \mem~651 .sum_lutc_input = "datac";

dffeas \mem~452 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_53),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~651_combout ),
	.q(\mem~452_q ),
	.prn(vcc));
defparam \mem~452 .is_wysiwyg = "true";
defparam \mem~452 .power_up = "low";

cycloneive_lcell_comb \mem~652 (
	.dataa(\in_wr_ptr[2]~q ),
	.datab(\next_in_wr_ptr~2_combout ),
	.datac(\in_wr_ptr[1]~q ),
	.datad(\in_wr_ptr[0]~q ),
	.cin(gnd),
	.combout(\mem~652_combout ),
	.cout());
defparam \mem~652 .lut_mask = 16'h0008;
defparam \mem~652 .sum_lutc_input = "datac";

dffeas \mem~322 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_53),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~652_combout ),
	.q(\mem~322_q ),
	.prn(vcc));
defparam \mem~322 .is_wysiwyg = "true";
defparam \mem~322 .power_up = "low";

cycloneive_lcell_comb \mem~520 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~452_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~322_q ),
	.cin(gnd),
	.combout(\mem~520_combout ),
	.cout());
defparam \mem~520 .lut_mask = 16'hE5E0;
defparam \mem~520 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~653 (
	.dataa(\in_wr_ptr[2]~q ),
	.datab(\in_wr_ptr[1]~q ),
	.datac(\in_wr_ptr[0]~q ),
	.datad(\next_in_wr_ptr~2_combout ),
	.cin(gnd),
	.combout(\mem~653_combout ),
	.cout());
defparam \mem~653 .lut_mask = 16'h8000;
defparam \mem~653 .sum_lutc_input = "datac";

dffeas \mem~517 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_53),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~653_combout ),
	.q(\mem~517_q ),
	.prn(vcc));
defparam \mem~517 .is_wysiwyg = "true";
defparam \mem~517 .power_up = "low";

cycloneive_lcell_comb \mem~521 (
	.dataa(\mem~387_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~520_combout ),
	.datad(\mem~517_q ),
	.cin(gnd),
	.combout(\mem~521_combout ),
	.cout());
defparam \mem~521 .lut_mask = 16'hF838;
defparam \mem~521 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~654 (
	.dataa(\in_wr_ptr[1]~q ),
	.datab(\next_in_wr_ptr~2_combout ),
	.datac(\in_wr_ptr[2]~q ),
	.datad(\in_wr_ptr[0]~q ),
	.cin(gnd),
	.combout(\mem~654_combout ),
	.cout());
defparam \mem~654 .lut_mask = 16'h0008;
defparam \mem~654 .sum_lutc_input = "datac";

dffeas \mem~192 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_53),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~654_combout ),
	.q(\mem~192_q ),
	.prn(vcc));
defparam \mem~192 .is_wysiwyg = "true";
defparam \mem~192 .power_up = "low";

cycloneive_lcell_comb \mem~655 (
	.dataa(\in_wr_ptr[0]~q ),
	.datab(\next_in_wr_ptr~2_combout ),
	.datac(\in_wr_ptr[2]~q ),
	.datad(\in_wr_ptr[1]~q ),
	.cin(gnd),
	.combout(\mem~655_combout ),
	.cout());
defparam \mem~655 .lut_mask = 16'h0008;
defparam \mem~655 .sum_lutc_input = "datac";

dffeas \mem~127 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_53),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~655_combout ),
	.q(\mem~127_q ),
	.prn(vcc));
defparam \mem~127 .is_wysiwyg = "true";
defparam \mem~127 .power_up = "low";

cycloneive_lcell_comb \mem~656 (
	.dataa(\next_in_wr_ptr~2_combout ),
	.datab(\in_wr_ptr[2]~q ),
	.datac(\in_wr_ptr[1]~q ),
	.datad(\in_wr_ptr[0]~q ),
	.cin(gnd),
	.combout(\mem~656_combout ),
	.cout());
defparam \mem~656 .lut_mask = 16'h0002;
defparam \mem~656 .sum_lutc_input = "datac";

dffeas \mem~62 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_53),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~656_combout ),
	.q(\mem~62_q ),
	.prn(vcc));
defparam \mem~62 .is_wysiwyg = "true";
defparam \mem~62 .power_up = "low";

cycloneive_lcell_comb \mem~522 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~127_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~62_q ),
	.cin(gnd),
	.combout(\mem~522_combout ),
	.cout());
defparam \mem~522 .lut_mask = 16'hE5E0;
defparam \mem~522 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~657 (
	.dataa(\in_wr_ptr[1]~q ),
	.datab(\in_wr_ptr[0]~q ),
	.datac(\next_in_wr_ptr~2_combout ),
	.datad(\in_wr_ptr[2]~q ),
	.cin(gnd),
	.combout(\mem~657_combout ),
	.cout());
defparam \mem~657 .lut_mask = 16'h0080;
defparam \mem~657 .sum_lutc_input = "datac";

dffeas \mem~257 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_53),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~657_combout ),
	.q(\mem~257_q ),
	.prn(vcc));
defparam \mem~257 .is_wysiwyg = "true";
defparam \mem~257 .power_up = "low";

cycloneive_lcell_comb \mem~523 (
	.dataa(\mem~192_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~522_combout ),
	.datad(\mem~257_q ),
	.cin(gnd),
	.combout(\mem~523_combout ),
	.cout());
defparam \mem~523 .lut_mask = 16'hF838;
defparam \mem~523 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~524 (
	.dataa(\mem~521_combout ),
	.datab(\mem~523_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~524_combout ),
	.cout());
defparam \mem~524 .lut_mask = 16'hAACC;
defparam \mem~524 .sum_lutc_input = "datac";

dffeas \internal_out_payload[146] (
	.clk(wire_pll7_clk_0),
	.d(\mem~524_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[146]~q ),
	.prn(vcc));
defparam \internal_out_payload[146] .is_wysiwyg = "true";
defparam \internal_out_payload[146] .power_up = "low";

cycloneive_lcell_comb internal_out_ready(
	.dataa(saved_grant_1),
	.datab(nxt_in_ready),
	.datac(gnd),
	.datad(out_valid1),
	.cin(gnd),
	.combout(\internal_out_ready~combout ),
	.cout());
defparam internal_out_ready.lut_mask = 16'h88FF;
defparam internal_out_ready.sum_lutc_input = "datac";

dffeas \mem~334 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_22),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~650_combout ),
	.q(\mem~334_q ),
	.prn(vcc));
defparam \mem~334 .is_wysiwyg = "true";
defparam \mem~334 .power_up = "low";

dffeas \mem~399 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_22),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~651_combout ),
	.q(\mem~399_q ),
	.prn(vcc));
defparam \mem~399 .is_wysiwyg = "true";
defparam \mem~399 .power_up = "low";

dffeas \mem~269 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_22),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~652_combout ),
	.q(\mem~269_q ),
	.prn(vcc));
defparam \mem~269 .is_wysiwyg = "true";
defparam \mem~269 .power_up = "low";

cycloneive_lcell_comb \mem~525 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~399_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~269_q ),
	.cin(gnd),
	.combout(\mem~525_combout ),
	.cout());
defparam \mem~525 .lut_mask = 16'hE5E0;
defparam \mem~525 .sum_lutc_input = "datac";

dffeas \mem~464 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_22),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~653_combout ),
	.q(\mem~464_q ),
	.prn(vcc));
defparam \mem~464 .is_wysiwyg = "true";
defparam \mem~464 .power_up = "low";

cycloneive_lcell_comb \mem~526 (
	.dataa(\mem~334_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~525_combout ),
	.datad(\mem~464_q ),
	.cin(gnd),
	.combout(\mem~526_combout ),
	.cout());
defparam \mem~526 .lut_mask = 16'hF838;
defparam \mem~526 .sum_lutc_input = "datac";

dffeas \mem~139 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_22),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~654_combout ),
	.q(\mem~139_q ),
	.prn(vcc));
defparam \mem~139 .is_wysiwyg = "true";
defparam \mem~139 .power_up = "low";

dffeas \mem~74 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_22),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~655_combout ),
	.q(\mem~74_q ),
	.prn(vcc));
defparam \mem~74 .is_wysiwyg = "true";
defparam \mem~74 .power_up = "low";

dffeas \mem~9 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_22),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~656_combout ),
	.q(\mem~9_q ),
	.prn(vcc));
defparam \mem~9 .is_wysiwyg = "true";
defparam \mem~9 .power_up = "low";

cycloneive_lcell_comb \mem~527 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~74_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~9_q ),
	.cin(gnd),
	.combout(\mem~527_combout ),
	.cout());
defparam \mem~527 .lut_mask = 16'hE5E0;
defparam \mem~527 .sum_lutc_input = "datac";

dffeas \mem~204 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_22),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~657_combout ),
	.q(\mem~204_q ),
	.prn(vcc));
defparam \mem~204 .is_wysiwyg = "true";
defparam \mem~204 .power_up = "low";

cycloneive_lcell_comb \mem~528 (
	.dataa(\mem~139_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~527_combout ),
	.datad(\mem~204_q ),
	.cin(gnd),
	.combout(\mem~528_combout ),
	.cout());
defparam \mem~528 .lut_mask = 16'hF838;
defparam \mem~528 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~529 (
	.dataa(\mem~526_combout ),
	.datab(\mem~528_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~529_combout ),
	.cout());
defparam \mem~529 .lut_mask = 16'hAACC;
defparam \mem~529 .sum_lutc_input = "datac";

dffeas \internal_out_payload[75] (
	.clk(wire_pll7_clk_0),
	.d(\mem~529_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[75]~q ),
	.prn(vcc));
defparam \internal_out_payload[75] .is_wysiwyg = "true";
defparam \internal_out_payload[75] .power_up = "low";

dffeas \mem~386 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_12),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~650_combout ),
	.q(\mem~386_q ),
	.prn(vcc));
defparam \mem~386 .is_wysiwyg = "true";
defparam \mem~386 .power_up = "low";

dffeas \mem~451 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_12),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~651_combout ),
	.q(\mem~451_q ),
	.prn(vcc));
defparam \mem~451 .is_wysiwyg = "true";
defparam \mem~451 .power_up = "low";

dffeas \mem~321 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_12),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~652_combout ),
	.q(\mem~321_q ),
	.prn(vcc));
defparam \mem~321 .is_wysiwyg = "true";
defparam \mem~321 .power_up = "low";

cycloneive_lcell_comb \mem~530 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~451_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~321_q ),
	.cin(gnd),
	.combout(\mem~530_combout ),
	.cout());
defparam \mem~530 .lut_mask = 16'hE5E0;
defparam \mem~530 .sum_lutc_input = "datac";

dffeas \mem~516 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_12),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~653_combout ),
	.q(\mem~516_q ),
	.prn(vcc));
defparam \mem~516 .is_wysiwyg = "true";
defparam \mem~516 .power_up = "low";

cycloneive_lcell_comb \mem~531 (
	.dataa(\mem~386_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~530_combout ),
	.datad(\mem~516_q ),
	.cin(gnd),
	.combout(\mem~531_combout ),
	.cout());
defparam \mem~531 .lut_mask = 16'hF838;
defparam \mem~531 .sum_lutc_input = "datac";

dffeas \mem~191 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_12),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~654_combout ),
	.q(\mem~191_q ),
	.prn(vcc));
defparam \mem~191 .is_wysiwyg = "true";
defparam \mem~191 .power_up = "low";

dffeas \mem~126 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_12),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~655_combout ),
	.q(\mem~126_q ),
	.prn(vcc));
defparam \mem~126 .is_wysiwyg = "true";
defparam \mem~126 .power_up = "low";

dffeas \mem~61 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_12),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~656_combout ),
	.q(\mem~61_q ),
	.prn(vcc));
defparam \mem~61 .is_wysiwyg = "true";
defparam \mem~61 .power_up = "low";

cycloneive_lcell_comb \mem~532 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~126_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~61_q ),
	.cin(gnd),
	.combout(\mem~532_combout ),
	.cout());
defparam \mem~532 .lut_mask = 16'hE5E0;
defparam \mem~532 .sum_lutc_input = "datac";

dffeas \mem~256 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_12),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~657_combout ),
	.q(\mem~256_q ),
	.prn(vcc));
defparam \mem~256 .is_wysiwyg = "true";
defparam \mem~256 .power_up = "low";

cycloneive_lcell_comb \mem~533 (
	.dataa(\mem~191_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~532_combout ),
	.datad(\mem~256_q ),
	.cin(gnd),
	.combout(\mem~533_combout ),
	.cout());
defparam \mem~533 .lut_mask = 16'hF838;
defparam \mem~533 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~534 (
	.dataa(\mem~531_combout ),
	.datab(\mem~533_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~534_combout ),
	.cout());
defparam \mem~534 .lut_mask = 16'hAACC;
defparam \mem~534 .sum_lutc_input = "datac";

dffeas \internal_out_payload[134] (
	.clk(wire_pll7_clk_0),
	.d(\mem~534_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[134]~q ),
	.prn(vcc));
defparam \internal_out_payload[134] .is_wysiwyg = "true";
defparam \internal_out_payload[134] .power_up = "low";

dffeas \mem~385 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_11),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~650_combout ),
	.q(\mem~385_q ),
	.prn(vcc));
defparam \mem~385 .is_wysiwyg = "true";
defparam \mem~385 .power_up = "low";

dffeas \mem~450 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_11),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~651_combout ),
	.q(\mem~450_q ),
	.prn(vcc));
defparam \mem~450 .is_wysiwyg = "true";
defparam \mem~450 .power_up = "low";

dffeas \mem~320 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_11),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~652_combout ),
	.q(\mem~320_q ),
	.prn(vcc));
defparam \mem~320 .is_wysiwyg = "true";
defparam \mem~320 .power_up = "low";

cycloneive_lcell_comb \mem~535 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~450_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~320_q ),
	.cin(gnd),
	.combout(\mem~535_combout ),
	.cout());
defparam \mem~535 .lut_mask = 16'hE5E0;
defparam \mem~535 .sum_lutc_input = "datac";

dffeas \mem~515 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_11),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~653_combout ),
	.q(\mem~515_q ),
	.prn(vcc));
defparam \mem~515 .is_wysiwyg = "true";
defparam \mem~515 .power_up = "low";

cycloneive_lcell_comb \mem~536 (
	.dataa(\mem~385_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~535_combout ),
	.datad(\mem~515_q ),
	.cin(gnd),
	.combout(\mem~536_combout ),
	.cout());
defparam \mem~536 .lut_mask = 16'hF838;
defparam \mem~536 .sum_lutc_input = "datac";

dffeas \mem~190 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_11),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~654_combout ),
	.q(\mem~190_q ),
	.prn(vcc));
defparam \mem~190 .is_wysiwyg = "true";
defparam \mem~190 .power_up = "low";

dffeas \mem~125 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_11),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~655_combout ),
	.q(\mem~125_q ),
	.prn(vcc));
defparam \mem~125 .is_wysiwyg = "true";
defparam \mem~125 .power_up = "low";

dffeas \mem~60 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_11),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~656_combout ),
	.q(\mem~60_q ),
	.prn(vcc));
defparam \mem~60 .is_wysiwyg = "true";
defparam \mem~60 .power_up = "low";

cycloneive_lcell_comb \mem~537 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~125_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~60_q ),
	.cin(gnd),
	.combout(\mem~537_combout ),
	.cout());
defparam \mem~537 .lut_mask = 16'hE5E0;
defparam \mem~537 .sum_lutc_input = "datac";

dffeas \mem~255 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_11),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~657_combout ),
	.q(\mem~255_q ),
	.prn(vcc));
defparam \mem~255 .is_wysiwyg = "true";
defparam \mem~255 .power_up = "low";

cycloneive_lcell_comb \mem~538 (
	.dataa(\mem~190_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~537_combout ),
	.datad(\mem~255_q ),
	.cin(gnd),
	.combout(\mem~538_combout ),
	.cout());
defparam \mem~538 .lut_mask = 16'hF838;
defparam \mem~538 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~539 (
	.dataa(\mem~536_combout ),
	.datab(\mem~538_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~539_combout ),
	.cout());
defparam \mem~539 .lut_mask = 16'hAACC;
defparam \mem~539 .sum_lutc_input = "datac";

dffeas \internal_out_payload[133] (
	.clk(wire_pll7_clk_0),
	.d(\mem~539_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[133]~q ),
	.prn(vcc));
defparam \internal_out_payload[133] .is_wysiwyg = "true";
defparam \internal_out_payload[133] .power_up = "low";

dffeas \mem~384 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_10),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~650_combout ),
	.q(\mem~384_q ),
	.prn(vcc));
defparam \mem~384 .is_wysiwyg = "true";
defparam \mem~384 .power_up = "low";

dffeas \mem~449 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_10),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~651_combout ),
	.q(\mem~449_q ),
	.prn(vcc));
defparam \mem~449 .is_wysiwyg = "true";
defparam \mem~449 .power_up = "low";

dffeas \mem~319 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_10),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~652_combout ),
	.q(\mem~319_q ),
	.prn(vcc));
defparam \mem~319 .is_wysiwyg = "true";
defparam \mem~319 .power_up = "low";

cycloneive_lcell_comb \mem~540 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~449_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~319_q ),
	.cin(gnd),
	.combout(\mem~540_combout ),
	.cout());
defparam \mem~540 .lut_mask = 16'hE5E0;
defparam \mem~540 .sum_lutc_input = "datac";

dffeas \mem~514 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_10),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~653_combout ),
	.q(\mem~514_q ),
	.prn(vcc));
defparam \mem~514 .is_wysiwyg = "true";
defparam \mem~514 .power_up = "low";

cycloneive_lcell_comb \mem~541 (
	.dataa(\mem~384_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~540_combout ),
	.datad(\mem~514_q ),
	.cin(gnd),
	.combout(\mem~541_combout ),
	.cout());
defparam \mem~541 .lut_mask = 16'hF838;
defparam \mem~541 .sum_lutc_input = "datac";

dffeas \mem~189 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_10),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~654_combout ),
	.q(\mem~189_q ),
	.prn(vcc));
defparam \mem~189 .is_wysiwyg = "true";
defparam \mem~189 .power_up = "low";

dffeas \mem~124 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_10),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~655_combout ),
	.q(\mem~124_q ),
	.prn(vcc));
defparam \mem~124 .is_wysiwyg = "true";
defparam \mem~124 .power_up = "low";

dffeas \mem~59 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_10),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~656_combout ),
	.q(\mem~59_q ),
	.prn(vcc));
defparam \mem~59 .is_wysiwyg = "true";
defparam \mem~59 .power_up = "low";

cycloneive_lcell_comb \mem~542 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~124_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~59_q ),
	.cin(gnd),
	.combout(\mem~542_combout ),
	.cout());
defparam \mem~542 .lut_mask = 16'hE5E0;
defparam \mem~542 .sum_lutc_input = "datac";

dffeas \mem~254 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_10),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~657_combout ),
	.q(\mem~254_q ),
	.prn(vcc));
defparam \mem~254 .is_wysiwyg = "true";
defparam \mem~254 .power_up = "low";

cycloneive_lcell_comb \mem~543 (
	.dataa(\mem~189_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~542_combout ),
	.datad(\mem~254_q ),
	.cin(gnd),
	.combout(\mem~543_combout ),
	.cout());
defparam \mem~543 .lut_mask = 16'hF838;
defparam \mem~543 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~544 (
	.dataa(\mem~541_combout ),
	.datab(\mem~543_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~544_combout ),
	.cout());
defparam \mem~544 .lut_mask = 16'hAACC;
defparam \mem~544 .sum_lutc_input = "datac";

dffeas \internal_out_payload[132] (
	.clk(wire_pll7_clk_0),
	.d(\mem~544_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[132]~q ),
	.prn(vcc));
defparam \internal_out_payload[132] .is_wysiwyg = "true";
defparam \internal_out_payload[132] .power_up = "low";

dffeas \mem~333 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_21),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~650_combout ),
	.q(\mem~333_q ),
	.prn(vcc));
defparam \mem~333 .is_wysiwyg = "true";
defparam \mem~333 .power_up = "low";

dffeas \mem~398 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_21),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~651_combout ),
	.q(\mem~398_q ),
	.prn(vcc));
defparam \mem~398 .is_wysiwyg = "true";
defparam \mem~398 .power_up = "low";

dffeas \mem~268 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_21),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~652_combout ),
	.q(\mem~268_q ),
	.prn(vcc));
defparam \mem~268 .is_wysiwyg = "true";
defparam \mem~268 .power_up = "low";

cycloneive_lcell_comb \mem~545 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~398_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~268_q ),
	.cin(gnd),
	.combout(\mem~545_combout ),
	.cout());
defparam \mem~545 .lut_mask = 16'hE5E0;
defparam \mem~545 .sum_lutc_input = "datac";

dffeas \mem~463 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_21),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~653_combout ),
	.q(\mem~463_q ),
	.prn(vcc));
defparam \mem~463 .is_wysiwyg = "true";
defparam \mem~463 .power_up = "low";

cycloneive_lcell_comb \mem~546 (
	.dataa(\mem~333_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~545_combout ),
	.datad(\mem~463_q ),
	.cin(gnd),
	.combout(\mem~546_combout ),
	.cout());
defparam \mem~546 .lut_mask = 16'hF838;
defparam \mem~546 .sum_lutc_input = "datac";

dffeas \mem~138 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_21),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~654_combout ),
	.q(\mem~138_q ),
	.prn(vcc));
defparam \mem~138 .is_wysiwyg = "true";
defparam \mem~138 .power_up = "low";

dffeas \mem~73 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_21),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~655_combout ),
	.q(\mem~73_q ),
	.prn(vcc));
defparam \mem~73 .is_wysiwyg = "true";
defparam \mem~73 .power_up = "low";

dffeas \mem~8 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_21),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~656_combout ),
	.q(\mem~8_q ),
	.prn(vcc));
defparam \mem~8 .is_wysiwyg = "true";
defparam \mem~8 .power_up = "low";

cycloneive_lcell_comb \mem~547 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~73_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~8_q ),
	.cin(gnd),
	.combout(\mem~547_combout ),
	.cout());
defparam \mem~547 .lut_mask = 16'hE5E0;
defparam \mem~547 .sum_lutc_input = "datac";

dffeas \mem~203 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_21),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~657_combout ),
	.q(\mem~203_q ),
	.prn(vcc));
defparam \mem~203 .is_wysiwyg = "true";
defparam \mem~203 .power_up = "low";

cycloneive_lcell_comb \mem~548 (
	.dataa(\mem~138_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~547_combout ),
	.datad(\mem~203_q ),
	.cin(gnd),
	.combout(\mem~548_combout ),
	.cout());
defparam \mem~548 .lut_mask = 16'hF838;
defparam \mem~548 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~549 (
	.dataa(\mem~546_combout ),
	.datab(\mem~548_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~549_combout ),
	.cout());
defparam \mem~549 .lut_mask = 16'hAACC;
defparam \mem~549 .sum_lutc_input = "datac";

dffeas \internal_out_payload[74] (
	.clk(wire_pll7_clk_0),
	.d(\mem~549_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[74]~q ),
	.prn(vcc));
defparam \internal_out_payload[74] .is_wysiwyg = "true";
defparam \internal_out_payload[74] .power_up = "low";

dffeas \mem~335 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_23),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~650_combout ),
	.q(\mem~335_q ),
	.prn(vcc));
defparam \mem~335 .is_wysiwyg = "true";
defparam \mem~335 .power_up = "low";

dffeas \mem~400 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_23),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~651_combout ),
	.q(\mem~400_q ),
	.prn(vcc));
defparam \mem~400 .is_wysiwyg = "true";
defparam \mem~400 .power_up = "low";

dffeas \mem~270 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_23),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~652_combout ),
	.q(\mem~270_q ),
	.prn(vcc));
defparam \mem~270 .is_wysiwyg = "true";
defparam \mem~270 .power_up = "low";

cycloneive_lcell_comb \mem~550 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~400_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~270_q ),
	.cin(gnd),
	.combout(\mem~550_combout ),
	.cout());
defparam \mem~550 .lut_mask = 16'hE5E0;
defparam \mem~550 .sum_lutc_input = "datac";

dffeas \mem~465 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_23),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~653_combout ),
	.q(\mem~465_q ),
	.prn(vcc));
defparam \mem~465 .is_wysiwyg = "true";
defparam \mem~465 .power_up = "low";

cycloneive_lcell_comb \mem~551 (
	.dataa(\mem~335_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~550_combout ),
	.datad(\mem~465_q ),
	.cin(gnd),
	.combout(\mem~551_combout ),
	.cout());
defparam \mem~551 .lut_mask = 16'hF838;
defparam \mem~551 .sum_lutc_input = "datac";

dffeas \mem~140 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_23),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~654_combout ),
	.q(\mem~140_q ),
	.prn(vcc));
defparam \mem~140 .is_wysiwyg = "true";
defparam \mem~140 .power_up = "low";

dffeas \mem~75 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_23),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~655_combout ),
	.q(\mem~75_q ),
	.prn(vcc));
defparam \mem~75 .is_wysiwyg = "true";
defparam \mem~75 .power_up = "low";

dffeas \mem~10 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_23),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~656_combout ),
	.q(\mem~10_q ),
	.prn(vcc));
defparam \mem~10 .is_wysiwyg = "true";
defparam \mem~10 .power_up = "low";

cycloneive_lcell_comb \mem~552 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~75_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~10_q ),
	.cin(gnd),
	.combout(\mem~552_combout ),
	.cout());
defparam \mem~552 .lut_mask = 16'hE5E0;
defparam \mem~552 .sum_lutc_input = "datac";

dffeas \mem~205 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_23),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~657_combout ),
	.q(\mem~205_q ),
	.prn(vcc));
defparam \mem~205 .is_wysiwyg = "true";
defparam \mem~205 .power_up = "low";

cycloneive_lcell_comb \mem~553 (
	.dataa(\mem~140_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~552_combout ),
	.datad(\mem~205_q ),
	.cin(gnd),
	.combout(\mem~553_combout ),
	.cout());
defparam \mem~553 .lut_mask = 16'hF838;
defparam \mem~553 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~554 (
	.dataa(\mem~551_combout ),
	.datab(\mem~553_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~554_combout ),
	.cout());
defparam \mem~554 .lut_mask = 16'hAACC;
defparam \mem~554 .sum_lutc_input = "datac";

dffeas \internal_out_payload[76] (
	.clk(wire_pll7_clk_0),
	.d(\mem~554_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[76]~q ),
	.prn(vcc));
defparam \internal_out_payload[76] .is_wysiwyg = "true";
defparam \internal_out_payload[76] .power_up = "low";

dffeas \mem~375 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_121),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~650_combout ),
	.q(\mem~375_q ),
	.prn(vcc));
defparam \mem~375 .is_wysiwyg = "true";
defparam \mem~375 .power_up = "low";

dffeas \mem~440 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_121),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~651_combout ),
	.q(\mem~440_q ),
	.prn(vcc));
defparam \mem~440 .is_wysiwyg = "true";
defparam \mem~440 .power_up = "low";

dffeas \mem~310 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_121),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~652_combout ),
	.q(\mem~310_q ),
	.prn(vcc));
defparam \mem~310 .is_wysiwyg = "true";
defparam \mem~310 .power_up = "low";

cycloneive_lcell_comb \mem~555 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~440_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~310_q ),
	.cin(gnd),
	.combout(\mem~555_combout ),
	.cout());
defparam \mem~555 .lut_mask = 16'hE5E0;
defparam \mem~555 .sum_lutc_input = "datac";

dffeas \mem~505 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_121),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~653_combout ),
	.q(\mem~505_q ),
	.prn(vcc));
defparam \mem~505 .is_wysiwyg = "true";
defparam \mem~505 .power_up = "low";

cycloneive_lcell_comb \mem~556 (
	.dataa(\mem~375_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~555_combout ),
	.datad(\mem~505_q ),
	.cin(gnd),
	.combout(\mem~556_combout ),
	.cout());
defparam \mem~556 .lut_mask = 16'hF838;
defparam \mem~556 .sum_lutc_input = "datac";

dffeas \mem~180 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_121),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~654_combout ),
	.q(\mem~180_q ),
	.prn(vcc));
defparam \mem~180 .is_wysiwyg = "true";
defparam \mem~180 .power_up = "low";

dffeas \mem~115 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_121),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~655_combout ),
	.q(\mem~115_q ),
	.prn(vcc));
defparam \mem~115 .is_wysiwyg = "true";
defparam \mem~115 .power_up = "low";

dffeas \mem~50 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_121),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~656_combout ),
	.q(\mem~50_q ),
	.prn(vcc));
defparam \mem~50 .is_wysiwyg = "true";
defparam \mem~50 .power_up = "low";

cycloneive_lcell_comb \mem~557 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~115_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~50_q ),
	.cin(gnd),
	.combout(\mem~557_combout ),
	.cout());
defparam \mem~557 .lut_mask = 16'hE5E0;
defparam \mem~557 .sum_lutc_input = "datac";

dffeas \mem~245 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_121),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~657_combout ),
	.q(\mem~245_q ),
	.prn(vcc));
defparam \mem~245 .is_wysiwyg = "true";
defparam \mem~245 .power_up = "low";

cycloneive_lcell_comb \mem~558 (
	.dataa(\mem~180_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~557_combout ),
	.datad(\mem~245_q ),
	.cin(gnd),
	.combout(\mem~558_combout ),
	.cout());
defparam \mem~558 .lut_mask = 16'hF838;
defparam \mem~558 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~559 (
	.dataa(\mem~556_combout ),
	.datab(\mem~558_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~559_combout ),
	.cout());
defparam \mem~559 .lut_mask = 16'hAACC;
defparam \mem~559 .sum_lutc_input = "datac";

dffeas \internal_out_payload[123] (
	.clk(wire_pll7_clk_0),
	.d(\mem~559_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[123]~q ),
	.prn(vcc));
defparam \internal_out_payload[123] .is_wysiwyg = "true";
defparam \internal_out_payload[123] .power_up = "low";

dffeas \mem~372 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_118),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~650_combout ),
	.q(\mem~372_q ),
	.prn(vcc));
defparam \mem~372 .is_wysiwyg = "true";
defparam \mem~372 .power_up = "low";

dffeas \mem~437 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_118),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~651_combout ),
	.q(\mem~437_q ),
	.prn(vcc));
defparam \mem~437 .is_wysiwyg = "true";
defparam \mem~437 .power_up = "low";

dffeas \mem~307 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_118),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~652_combout ),
	.q(\mem~307_q ),
	.prn(vcc));
defparam \mem~307 .is_wysiwyg = "true";
defparam \mem~307 .power_up = "low";

cycloneive_lcell_comb \mem~560 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~437_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~307_q ),
	.cin(gnd),
	.combout(\mem~560_combout ),
	.cout());
defparam \mem~560 .lut_mask = 16'hE5E0;
defparam \mem~560 .sum_lutc_input = "datac";

dffeas \mem~502 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_118),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~653_combout ),
	.q(\mem~502_q ),
	.prn(vcc));
defparam \mem~502 .is_wysiwyg = "true";
defparam \mem~502 .power_up = "low";

cycloneive_lcell_comb \mem~561 (
	.dataa(\mem~372_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~560_combout ),
	.datad(\mem~502_q ),
	.cin(gnd),
	.combout(\mem~561_combout ),
	.cout());
defparam \mem~561 .lut_mask = 16'hF838;
defparam \mem~561 .sum_lutc_input = "datac";

dffeas \mem~177 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_118),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~654_combout ),
	.q(\mem~177_q ),
	.prn(vcc));
defparam \mem~177 .is_wysiwyg = "true";
defparam \mem~177 .power_up = "low";

dffeas \mem~112 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_118),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~655_combout ),
	.q(\mem~112_q ),
	.prn(vcc));
defparam \mem~112 .is_wysiwyg = "true";
defparam \mem~112 .power_up = "low";

dffeas \mem~47 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_118),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~656_combout ),
	.q(\mem~47_q ),
	.prn(vcc));
defparam \mem~47 .is_wysiwyg = "true";
defparam \mem~47 .power_up = "low";

cycloneive_lcell_comb \mem~562 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~112_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~47_q ),
	.cin(gnd),
	.combout(\mem~562_combout ),
	.cout());
defparam \mem~562 .lut_mask = 16'hE5E0;
defparam \mem~562 .sum_lutc_input = "datac";

dffeas \mem~242 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_118),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~657_combout ),
	.q(\mem~242_q ),
	.prn(vcc));
defparam \mem~242 .is_wysiwyg = "true";
defparam \mem~242 .power_up = "low";

cycloneive_lcell_comb \mem~563 (
	.dataa(\mem~177_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~562_combout ),
	.datad(\mem~242_q ),
	.cin(gnd),
	.combout(\mem~563_combout ),
	.cout());
defparam \mem~563 .lut_mask = 16'hF838;
defparam \mem~563 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~564 (
	.dataa(\mem~561_combout ),
	.datab(\mem~563_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~564_combout ),
	.cout());
defparam \mem~564 .lut_mask = 16'hAACC;
defparam \mem~564 .sum_lutc_input = "datac";

dffeas \internal_out_payload[120] (
	.clk(wire_pll7_clk_0),
	.d(\mem~564_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[120]~q ),
	.prn(vcc));
defparam \internal_out_payload[120] .is_wysiwyg = "true";
defparam \internal_out_payload[120] .power_up = "low";

dffeas \mem~373 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_119),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~650_combout ),
	.q(\mem~373_q ),
	.prn(vcc));
defparam \mem~373 .is_wysiwyg = "true";
defparam \mem~373 .power_up = "low";

dffeas \mem~438 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_119),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~651_combout ),
	.q(\mem~438_q ),
	.prn(vcc));
defparam \mem~438 .is_wysiwyg = "true";
defparam \mem~438 .power_up = "low";

dffeas \mem~308 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_119),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~652_combout ),
	.q(\mem~308_q ),
	.prn(vcc));
defparam \mem~308 .is_wysiwyg = "true";
defparam \mem~308 .power_up = "low";

cycloneive_lcell_comb \mem~565 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~438_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~308_q ),
	.cin(gnd),
	.combout(\mem~565_combout ),
	.cout());
defparam \mem~565 .lut_mask = 16'hE5E0;
defparam \mem~565 .sum_lutc_input = "datac";

dffeas \mem~503 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_119),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~653_combout ),
	.q(\mem~503_q ),
	.prn(vcc));
defparam \mem~503 .is_wysiwyg = "true";
defparam \mem~503 .power_up = "low";

cycloneive_lcell_comb \mem~566 (
	.dataa(\mem~373_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~565_combout ),
	.datad(\mem~503_q ),
	.cin(gnd),
	.combout(\mem~566_combout ),
	.cout());
defparam \mem~566 .lut_mask = 16'hF838;
defparam \mem~566 .sum_lutc_input = "datac";

dffeas \mem~178 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_119),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~654_combout ),
	.q(\mem~178_q ),
	.prn(vcc));
defparam \mem~178 .is_wysiwyg = "true";
defparam \mem~178 .power_up = "low";

dffeas \mem~113 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_119),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~655_combout ),
	.q(\mem~113_q ),
	.prn(vcc));
defparam \mem~113 .is_wysiwyg = "true";
defparam \mem~113 .power_up = "low";

dffeas \mem~48 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_119),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~656_combout ),
	.q(\mem~48_q ),
	.prn(vcc));
defparam \mem~48 .is_wysiwyg = "true";
defparam \mem~48 .power_up = "low";

cycloneive_lcell_comb \mem~567 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~113_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~48_q ),
	.cin(gnd),
	.combout(\mem~567_combout ),
	.cout());
defparam \mem~567 .lut_mask = 16'hE5E0;
defparam \mem~567 .sum_lutc_input = "datac";

dffeas \mem~243 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_119),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~657_combout ),
	.q(\mem~243_q ),
	.prn(vcc));
defparam \mem~243 .is_wysiwyg = "true";
defparam \mem~243 .power_up = "low";

cycloneive_lcell_comb \mem~568 (
	.dataa(\mem~178_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~567_combout ),
	.datad(\mem~243_q ),
	.cin(gnd),
	.combout(\mem~568_combout ),
	.cout());
defparam \mem~568 .lut_mask = 16'hF838;
defparam \mem~568 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~569 (
	.dataa(\mem~566_combout ),
	.datab(\mem~568_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~569_combout ),
	.cout());
defparam \mem~569 .lut_mask = 16'hAACC;
defparam \mem~569 .sum_lutc_input = "datac";

dffeas \internal_out_payload[121] (
	.clk(wire_pll7_clk_0),
	.d(\mem~569_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[121]~q ),
	.prn(vcc));
defparam \internal_out_payload[121] .is_wysiwyg = "true";
defparam \internal_out_payload[121] .power_up = "low";

dffeas \mem~374 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_120),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~650_combout ),
	.q(\mem~374_q ),
	.prn(vcc));
defparam \mem~374 .is_wysiwyg = "true";
defparam \mem~374 .power_up = "low";

dffeas \mem~439 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_120),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~651_combout ),
	.q(\mem~439_q ),
	.prn(vcc));
defparam \mem~439 .is_wysiwyg = "true";
defparam \mem~439 .power_up = "low";

dffeas \mem~309 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_120),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~652_combout ),
	.q(\mem~309_q ),
	.prn(vcc));
defparam \mem~309 .is_wysiwyg = "true";
defparam \mem~309 .power_up = "low";

cycloneive_lcell_comb \mem~570 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~439_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~309_q ),
	.cin(gnd),
	.combout(\mem~570_combout ),
	.cout());
defparam \mem~570 .lut_mask = 16'hE5E0;
defparam \mem~570 .sum_lutc_input = "datac";

dffeas \mem~504 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_120),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~653_combout ),
	.q(\mem~504_q ),
	.prn(vcc));
defparam \mem~504 .is_wysiwyg = "true";
defparam \mem~504 .power_up = "low";

cycloneive_lcell_comb \mem~571 (
	.dataa(\mem~374_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~570_combout ),
	.datad(\mem~504_q ),
	.cin(gnd),
	.combout(\mem~571_combout ),
	.cout());
defparam \mem~571 .lut_mask = 16'hF838;
defparam \mem~571 .sum_lutc_input = "datac";

dffeas \mem~179 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_120),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~654_combout ),
	.q(\mem~179_q ),
	.prn(vcc));
defparam \mem~179 .is_wysiwyg = "true";
defparam \mem~179 .power_up = "low";

dffeas \mem~114 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_120),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~655_combout ),
	.q(\mem~114_q ),
	.prn(vcc));
defparam \mem~114 .is_wysiwyg = "true";
defparam \mem~114 .power_up = "low";

dffeas \mem~49 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_120),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~656_combout ),
	.q(\mem~49_q ),
	.prn(vcc));
defparam \mem~49 .is_wysiwyg = "true";
defparam \mem~49 .power_up = "low";

cycloneive_lcell_comb \mem~572 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~114_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~49_q ),
	.cin(gnd),
	.combout(\mem~572_combout ),
	.cout());
defparam \mem~572 .lut_mask = 16'hE5E0;
defparam \mem~572 .sum_lutc_input = "datac";

dffeas \mem~244 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_120),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~657_combout ),
	.q(\mem~244_q ),
	.prn(vcc));
defparam \mem~244 .is_wysiwyg = "true";
defparam \mem~244 .power_up = "low";

cycloneive_lcell_comb \mem~573 (
	.dataa(\mem~179_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~572_combout ),
	.datad(\mem~244_q ),
	.cin(gnd),
	.combout(\mem~573_combout ),
	.cout());
defparam \mem~573 .lut_mask = 16'hF838;
defparam \mem~573 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~574 (
	.dataa(\mem~571_combout ),
	.datab(\mem~573_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~574_combout ),
	.cout());
defparam \mem~574 .lut_mask = 16'hAACC;
defparam \mem~574 .sum_lutc_input = "datac";

dffeas \internal_out_payload[122] (
	.clk(wire_pll7_clk_0),
	.d(\mem~574_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[122]~q ),
	.prn(vcc));
defparam \internal_out_payload[122] .is_wysiwyg = "true";
defparam \internal_out_payload[122] .power_up = "low";

dffeas \mem~367 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_113),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~650_combout ),
	.q(\mem~367_q ),
	.prn(vcc));
defparam \mem~367 .is_wysiwyg = "true";
defparam \mem~367 .power_up = "low";

dffeas \mem~432 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_113),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~651_combout ),
	.q(\mem~432_q ),
	.prn(vcc));
defparam \mem~432 .is_wysiwyg = "true";
defparam \mem~432 .power_up = "low";

dffeas \mem~302 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_113),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~652_combout ),
	.q(\mem~302_q ),
	.prn(vcc));
defparam \mem~302 .is_wysiwyg = "true";
defparam \mem~302 .power_up = "low";

cycloneive_lcell_comb \mem~575 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~432_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~302_q ),
	.cin(gnd),
	.combout(\mem~575_combout ),
	.cout());
defparam \mem~575 .lut_mask = 16'hE5E0;
defparam \mem~575 .sum_lutc_input = "datac";

dffeas \mem~497 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_113),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~653_combout ),
	.q(\mem~497_q ),
	.prn(vcc));
defparam \mem~497 .is_wysiwyg = "true";
defparam \mem~497 .power_up = "low";

cycloneive_lcell_comb \mem~576 (
	.dataa(\mem~367_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~575_combout ),
	.datad(\mem~497_q ),
	.cin(gnd),
	.combout(\mem~576_combout ),
	.cout());
defparam \mem~576 .lut_mask = 16'hF838;
defparam \mem~576 .sum_lutc_input = "datac";

dffeas \mem~172 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_113),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~654_combout ),
	.q(\mem~172_q ),
	.prn(vcc));
defparam \mem~172 .is_wysiwyg = "true";
defparam \mem~172 .power_up = "low";

dffeas \mem~107 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_113),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~655_combout ),
	.q(\mem~107_q ),
	.prn(vcc));
defparam \mem~107 .is_wysiwyg = "true";
defparam \mem~107 .power_up = "low";

dffeas \mem~42 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_113),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~656_combout ),
	.q(\mem~42_q ),
	.prn(vcc));
defparam \mem~42 .is_wysiwyg = "true";
defparam \mem~42 .power_up = "low";

cycloneive_lcell_comb \mem~577 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~107_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~42_q ),
	.cin(gnd),
	.combout(\mem~577_combout ),
	.cout());
defparam \mem~577 .lut_mask = 16'hE5E0;
defparam \mem~577 .sum_lutc_input = "datac";

dffeas \mem~237 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_113),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~657_combout ),
	.q(\mem~237_q ),
	.prn(vcc));
defparam \mem~237 .is_wysiwyg = "true";
defparam \mem~237 .power_up = "low";

cycloneive_lcell_comb \mem~578 (
	.dataa(\mem~172_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~577_combout ),
	.datad(\mem~237_q ),
	.cin(gnd),
	.combout(\mem~578_combout ),
	.cout());
defparam \mem~578 .lut_mask = 16'hF838;
defparam \mem~578 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~579 (
	.dataa(\mem~576_combout ),
	.datab(\mem~578_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~579_combout ),
	.cout());
defparam \mem~579 .lut_mask = 16'hAACC;
defparam \mem~579 .sum_lutc_input = "datac";

dffeas \internal_out_payload[115] (
	.clk(wire_pll7_clk_0),
	.d(\mem~579_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[115]~q ),
	.prn(vcc));
defparam \internal_out_payload[115] .is_wysiwyg = "true";
defparam \internal_out_payload[115] .power_up = "low";

dffeas \mem~368 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_114),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~650_combout ),
	.q(\mem~368_q ),
	.prn(vcc));
defparam \mem~368 .is_wysiwyg = "true";
defparam \mem~368 .power_up = "low";

dffeas \mem~433 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_114),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~651_combout ),
	.q(\mem~433_q ),
	.prn(vcc));
defparam \mem~433 .is_wysiwyg = "true";
defparam \mem~433 .power_up = "low";

dffeas \mem~303 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_114),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~652_combout ),
	.q(\mem~303_q ),
	.prn(vcc));
defparam \mem~303 .is_wysiwyg = "true";
defparam \mem~303 .power_up = "low";

cycloneive_lcell_comb \mem~580 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~433_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~303_q ),
	.cin(gnd),
	.combout(\mem~580_combout ),
	.cout());
defparam \mem~580 .lut_mask = 16'hE5E0;
defparam \mem~580 .sum_lutc_input = "datac";

dffeas \mem~498 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_114),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~653_combout ),
	.q(\mem~498_q ),
	.prn(vcc));
defparam \mem~498 .is_wysiwyg = "true";
defparam \mem~498 .power_up = "low";

cycloneive_lcell_comb \mem~581 (
	.dataa(\mem~368_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~580_combout ),
	.datad(\mem~498_q ),
	.cin(gnd),
	.combout(\mem~581_combout ),
	.cout());
defparam \mem~581 .lut_mask = 16'hF838;
defparam \mem~581 .sum_lutc_input = "datac";

dffeas \mem~173 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_114),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~654_combout ),
	.q(\mem~173_q ),
	.prn(vcc));
defparam \mem~173 .is_wysiwyg = "true";
defparam \mem~173 .power_up = "low";

dffeas \mem~108 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_114),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~655_combout ),
	.q(\mem~108_q ),
	.prn(vcc));
defparam \mem~108 .is_wysiwyg = "true";
defparam \mem~108 .power_up = "low";

dffeas \mem~43 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_114),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~656_combout ),
	.q(\mem~43_q ),
	.prn(vcc));
defparam \mem~43 .is_wysiwyg = "true";
defparam \mem~43 .power_up = "low";

cycloneive_lcell_comb \mem~582 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~108_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~43_q ),
	.cin(gnd),
	.combout(\mem~582_combout ),
	.cout());
defparam \mem~582 .lut_mask = 16'hE5E0;
defparam \mem~582 .sum_lutc_input = "datac";

dffeas \mem~238 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_114),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~657_combout ),
	.q(\mem~238_q ),
	.prn(vcc));
defparam \mem~238 .is_wysiwyg = "true";
defparam \mem~238 .power_up = "low";

cycloneive_lcell_comb \mem~583 (
	.dataa(\mem~173_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~582_combout ),
	.datad(\mem~238_q ),
	.cin(gnd),
	.combout(\mem~583_combout ),
	.cout());
defparam \mem~583 .lut_mask = 16'hF838;
defparam \mem~583 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~584 (
	.dataa(\mem~581_combout ),
	.datab(\mem~583_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~584_combout ),
	.cout());
defparam \mem~584 .lut_mask = 16'hAACC;
defparam \mem~584 .sum_lutc_input = "datac";

dffeas \internal_out_payload[116] (
	.clk(wire_pll7_clk_0),
	.d(\mem~584_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[116]~q ),
	.prn(vcc));
defparam \internal_out_payload[116] .is_wysiwyg = "true";
defparam \internal_out_payload[116] .power_up = "low";

dffeas \mem~369 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_115),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~650_combout ),
	.q(\mem~369_q ),
	.prn(vcc));
defparam \mem~369 .is_wysiwyg = "true";
defparam \mem~369 .power_up = "low";

dffeas \mem~434 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_115),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~651_combout ),
	.q(\mem~434_q ),
	.prn(vcc));
defparam \mem~434 .is_wysiwyg = "true";
defparam \mem~434 .power_up = "low";

dffeas \mem~304 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_115),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~652_combout ),
	.q(\mem~304_q ),
	.prn(vcc));
defparam \mem~304 .is_wysiwyg = "true";
defparam \mem~304 .power_up = "low";

cycloneive_lcell_comb \mem~585 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~434_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~304_q ),
	.cin(gnd),
	.combout(\mem~585_combout ),
	.cout());
defparam \mem~585 .lut_mask = 16'hE5E0;
defparam \mem~585 .sum_lutc_input = "datac";

dffeas \mem~499 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_115),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~653_combout ),
	.q(\mem~499_q ),
	.prn(vcc));
defparam \mem~499 .is_wysiwyg = "true";
defparam \mem~499 .power_up = "low";

cycloneive_lcell_comb \mem~586 (
	.dataa(\mem~369_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~585_combout ),
	.datad(\mem~499_q ),
	.cin(gnd),
	.combout(\mem~586_combout ),
	.cout());
defparam \mem~586 .lut_mask = 16'hF838;
defparam \mem~586 .sum_lutc_input = "datac";

dffeas \mem~174 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_115),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~654_combout ),
	.q(\mem~174_q ),
	.prn(vcc));
defparam \mem~174 .is_wysiwyg = "true";
defparam \mem~174 .power_up = "low";

dffeas \mem~109 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_115),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~655_combout ),
	.q(\mem~109_q ),
	.prn(vcc));
defparam \mem~109 .is_wysiwyg = "true";
defparam \mem~109 .power_up = "low";

dffeas \mem~44 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_115),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~656_combout ),
	.q(\mem~44_q ),
	.prn(vcc));
defparam \mem~44 .is_wysiwyg = "true";
defparam \mem~44 .power_up = "low";

cycloneive_lcell_comb \mem~587 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~109_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~44_q ),
	.cin(gnd),
	.combout(\mem~587_combout ),
	.cout());
defparam \mem~587 .lut_mask = 16'hE5E0;
defparam \mem~587 .sum_lutc_input = "datac";

dffeas \mem~239 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_115),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~657_combout ),
	.q(\mem~239_q ),
	.prn(vcc));
defparam \mem~239 .is_wysiwyg = "true";
defparam \mem~239 .power_up = "low";

cycloneive_lcell_comb \mem~588 (
	.dataa(\mem~174_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~587_combout ),
	.datad(\mem~239_q ),
	.cin(gnd),
	.combout(\mem~588_combout ),
	.cout());
defparam \mem~588 .lut_mask = 16'hF838;
defparam \mem~588 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~589 (
	.dataa(\mem~586_combout ),
	.datab(\mem~588_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~589_combout ),
	.cout());
defparam \mem~589 .lut_mask = 16'hAACC;
defparam \mem~589 .sum_lutc_input = "datac";

dffeas \internal_out_payload[117] (
	.clk(wire_pll7_clk_0),
	.d(\mem~589_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[117]~q ),
	.prn(vcc));
defparam \internal_out_payload[117] .is_wysiwyg = "true";
defparam \internal_out_payload[117] .power_up = "low";

dffeas \mem~370 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_116),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~650_combout ),
	.q(\mem~370_q ),
	.prn(vcc));
defparam \mem~370 .is_wysiwyg = "true";
defparam \mem~370 .power_up = "low";

dffeas \mem~435 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_116),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~651_combout ),
	.q(\mem~435_q ),
	.prn(vcc));
defparam \mem~435 .is_wysiwyg = "true";
defparam \mem~435 .power_up = "low";

dffeas \mem~305 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_116),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~652_combout ),
	.q(\mem~305_q ),
	.prn(vcc));
defparam \mem~305 .is_wysiwyg = "true";
defparam \mem~305 .power_up = "low";

cycloneive_lcell_comb \mem~590 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~435_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~305_q ),
	.cin(gnd),
	.combout(\mem~590_combout ),
	.cout());
defparam \mem~590 .lut_mask = 16'hE5E0;
defparam \mem~590 .sum_lutc_input = "datac";

dffeas \mem~500 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_116),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~653_combout ),
	.q(\mem~500_q ),
	.prn(vcc));
defparam \mem~500 .is_wysiwyg = "true";
defparam \mem~500 .power_up = "low";

cycloneive_lcell_comb \mem~591 (
	.dataa(\mem~370_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~590_combout ),
	.datad(\mem~500_q ),
	.cin(gnd),
	.combout(\mem~591_combout ),
	.cout());
defparam \mem~591 .lut_mask = 16'hF838;
defparam \mem~591 .sum_lutc_input = "datac";

dffeas \mem~175 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_116),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~654_combout ),
	.q(\mem~175_q ),
	.prn(vcc));
defparam \mem~175 .is_wysiwyg = "true";
defparam \mem~175 .power_up = "low";

dffeas \mem~110 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_116),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~655_combout ),
	.q(\mem~110_q ),
	.prn(vcc));
defparam \mem~110 .is_wysiwyg = "true";
defparam \mem~110 .power_up = "low";

dffeas \mem~45 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_116),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~656_combout ),
	.q(\mem~45_q ),
	.prn(vcc));
defparam \mem~45 .is_wysiwyg = "true";
defparam \mem~45 .power_up = "low";

cycloneive_lcell_comb \mem~592 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~110_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~45_q ),
	.cin(gnd),
	.combout(\mem~592_combout ),
	.cout());
defparam \mem~592 .lut_mask = 16'hE5E0;
defparam \mem~592 .sum_lutc_input = "datac";

dffeas \mem~240 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_116),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~657_combout ),
	.q(\mem~240_q ),
	.prn(vcc));
defparam \mem~240 .is_wysiwyg = "true";
defparam \mem~240 .power_up = "low";

cycloneive_lcell_comb \mem~593 (
	.dataa(\mem~175_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~592_combout ),
	.datad(\mem~240_q ),
	.cin(gnd),
	.combout(\mem~593_combout ),
	.cout());
defparam \mem~593 .lut_mask = 16'hF838;
defparam \mem~593 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~594 (
	.dataa(\mem~591_combout ),
	.datab(\mem~593_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~594_combout ),
	.cout());
defparam \mem~594 .lut_mask = 16'hAACC;
defparam \mem~594 .sum_lutc_input = "datac";

dffeas \internal_out_payload[118] (
	.clk(wire_pll7_clk_0),
	.d(\mem~594_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[118]~q ),
	.prn(vcc));
defparam \internal_out_payload[118] .is_wysiwyg = "true";
defparam \internal_out_payload[118] .power_up = "low";

dffeas \mem~371 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_117),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~650_combout ),
	.q(\mem~371_q ),
	.prn(vcc));
defparam \mem~371 .is_wysiwyg = "true";
defparam \mem~371 .power_up = "low";

dffeas \mem~436 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_117),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~651_combout ),
	.q(\mem~436_q ),
	.prn(vcc));
defparam \mem~436 .is_wysiwyg = "true";
defparam \mem~436 .power_up = "low";

dffeas \mem~306 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_117),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~652_combout ),
	.q(\mem~306_q ),
	.prn(vcc));
defparam \mem~306 .is_wysiwyg = "true";
defparam \mem~306 .power_up = "low";

cycloneive_lcell_comb \mem~595 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~436_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~306_q ),
	.cin(gnd),
	.combout(\mem~595_combout ),
	.cout());
defparam \mem~595 .lut_mask = 16'hE5E0;
defparam \mem~595 .sum_lutc_input = "datac";

dffeas \mem~501 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_117),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~653_combout ),
	.q(\mem~501_q ),
	.prn(vcc));
defparam \mem~501 .is_wysiwyg = "true";
defparam \mem~501 .power_up = "low";

cycloneive_lcell_comb \mem~596 (
	.dataa(\mem~371_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~595_combout ),
	.datad(\mem~501_q ),
	.cin(gnd),
	.combout(\mem~596_combout ),
	.cout());
defparam \mem~596 .lut_mask = 16'hF838;
defparam \mem~596 .sum_lutc_input = "datac";

dffeas \mem~176 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_117),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~654_combout ),
	.q(\mem~176_q ),
	.prn(vcc));
defparam \mem~176 .is_wysiwyg = "true";
defparam \mem~176 .power_up = "low";

dffeas \mem~111 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_117),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~655_combout ),
	.q(\mem~111_q ),
	.prn(vcc));
defparam \mem~111 .is_wysiwyg = "true";
defparam \mem~111 .power_up = "low";

dffeas \mem~46 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_117),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~656_combout ),
	.q(\mem~46_q ),
	.prn(vcc));
defparam \mem~46 .is_wysiwyg = "true";
defparam \mem~46 .power_up = "low";

cycloneive_lcell_comb \mem~597 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~111_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~46_q ),
	.cin(gnd),
	.combout(\mem~597_combout ),
	.cout());
defparam \mem~597 .lut_mask = 16'hE5E0;
defparam \mem~597 .sum_lutc_input = "datac";

dffeas \mem~241 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(read_cp_data_117),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~657_combout ),
	.q(\mem~241_q ),
	.prn(vcc));
defparam \mem~241 .is_wysiwyg = "true";
defparam \mem~241 .power_up = "low";

cycloneive_lcell_comb \mem~598 (
	.dataa(\mem~176_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~597_combout ),
	.datad(\mem~241_q ),
	.cin(gnd),
	.combout(\mem~598_combout ),
	.cout());
defparam \mem~598 .lut_mask = 16'hF838;
defparam \mem~598 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~599 (
	.dataa(\mem~596_combout ),
	.datab(\mem~598_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~599_combout ),
	.cout());
defparam \mem~599 .lut_mask = 16'hAACC;
defparam \mem~599 .sum_lutc_input = "datac";

dffeas \internal_out_payload[119] (
	.clk(wire_pll7_clk_0),
	.d(\mem~599_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[119]~q ),
	.prn(vcc));
defparam \internal_out_payload[119] .is_wysiwyg = "true";
defparam \internal_out_payload[119] .power_up = "low";

dffeas \mem~388 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_54),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~650_combout ),
	.q(\mem~388_q ),
	.prn(vcc));
defparam \mem~388 .is_wysiwyg = "true";
defparam \mem~388 .power_up = "low";

dffeas \mem~453 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_54),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~651_combout ),
	.q(\mem~453_q ),
	.prn(vcc));
defparam \mem~453 .is_wysiwyg = "true";
defparam \mem~453 .power_up = "low";

dffeas \mem~323 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_54),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~652_combout ),
	.q(\mem~323_q ),
	.prn(vcc));
defparam \mem~323 .is_wysiwyg = "true";
defparam \mem~323 .power_up = "low";

cycloneive_lcell_comb \mem~600 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~453_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~323_q ),
	.cin(gnd),
	.combout(\mem~600_combout ),
	.cout());
defparam \mem~600 .lut_mask = 16'hE5E0;
defparam \mem~600 .sum_lutc_input = "datac";

dffeas \mem~518 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_54),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~653_combout ),
	.q(\mem~518_q ),
	.prn(vcc));
defparam \mem~518 .is_wysiwyg = "true";
defparam \mem~518 .power_up = "low";

cycloneive_lcell_comb \mem~601 (
	.dataa(\mem~388_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~600_combout ),
	.datad(\mem~518_q ),
	.cin(gnd),
	.combout(\mem~601_combout ),
	.cout());
defparam \mem~601 .lut_mask = 16'hF838;
defparam \mem~601 .sum_lutc_input = "datac";

dffeas \mem~193 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_54),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~654_combout ),
	.q(\mem~193_q ),
	.prn(vcc));
defparam \mem~193 .is_wysiwyg = "true";
defparam \mem~193 .power_up = "low";

dffeas \mem~128 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_54),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~655_combout ),
	.q(\mem~128_q ),
	.prn(vcc));
defparam \mem~128 .is_wysiwyg = "true";
defparam \mem~128 .power_up = "low";

dffeas \mem~63 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_54),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~656_combout ),
	.q(\mem~63_q ),
	.prn(vcc));
defparam \mem~63 .is_wysiwyg = "true";
defparam \mem~63 .power_up = "low";

cycloneive_lcell_comb \mem~602 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~128_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~63_q ),
	.cin(gnd),
	.combout(\mem~602_combout ),
	.cout());
defparam \mem~602 .lut_mask = 16'hE5E0;
defparam \mem~602 .sum_lutc_input = "datac";

dffeas \mem~258 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_54),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~657_combout ),
	.q(\mem~258_q ),
	.prn(vcc));
defparam \mem~258 .is_wysiwyg = "true";
defparam \mem~258 .power_up = "low";

cycloneive_lcell_comb \mem~603 (
	.dataa(\mem~193_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~602_combout ),
	.datad(\mem~258_q ),
	.cin(gnd),
	.combout(\mem~603_combout ),
	.cout());
defparam \mem~603 .lut_mask = 16'hF838;
defparam \mem~603 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~604 (
	.dataa(\mem~601_combout ),
	.datab(\mem~603_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~604_combout ),
	.cout());
defparam \mem~604 .lut_mask = 16'hAACC;
defparam \mem~604 .sum_lutc_input = "datac";

dffeas \internal_out_payload[147] (
	.clk(wire_pll7_clk_0),
	.d(\mem~604_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[147]~q ),
	.prn(vcc));
defparam \internal_out_payload[147] .is_wysiwyg = "true";
defparam \internal_out_payload[147] .power_up = "low";

dffeas \mem~336 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_24),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~650_combout ),
	.q(\mem~336_q ),
	.prn(vcc));
defparam \mem~336 .is_wysiwyg = "true";
defparam \mem~336 .power_up = "low";

dffeas \mem~401 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_24),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~651_combout ),
	.q(\mem~401_q ),
	.prn(vcc));
defparam \mem~401 .is_wysiwyg = "true";
defparam \mem~401 .power_up = "low";

dffeas \mem~271 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_24),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~652_combout ),
	.q(\mem~271_q ),
	.prn(vcc));
defparam \mem~271 .is_wysiwyg = "true";
defparam \mem~271 .power_up = "low";

cycloneive_lcell_comb \mem~605 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~401_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~271_q ),
	.cin(gnd),
	.combout(\mem~605_combout ),
	.cout());
defparam \mem~605 .lut_mask = 16'hE5E0;
defparam \mem~605 .sum_lutc_input = "datac";

dffeas \mem~466 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_24),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~653_combout ),
	.q(\mem~466_q ),
	.prn(vcc));
defparam \mem~466 .is_wysiwyg = "true";
defparam \mem~466 .power_up = "low";

cycloneive_lcell_comb \mem~606 (
	.dataa(\mem~336_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~605_combout ),
	.datad(\mem~466_q ),
	.cin(gnd),
	.combout(\mem~606_combout ),
	.cout());
defparam \mem~606 .lut_mask = 16'hF838;
defparam \mem~606 .sum_lutc_input = "datac";

dffeas \mem~141 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_24),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~654_combout ),
	.q(\mem~141_q ),
	.prn(vcc));
defparam \mem~141 .is_wysiwyg = "true";
defparam \mem~141 .power_up = "low";

dffeas \mem~76 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_24),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~655_combout ),
	.q(\mem~76_q ),
	.prn(vcc));
defparam \mem~76 .is_wysiwyg = "true";
defparam \mem~76 .power_up = "low";

dffeas \mem~11 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_24),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~656_combout ),
	.q(\mem~11_q ),
	.prn(vcc));
defparam \mem~11 .is_wysiwyg = "true";
defparam \mem~11 .power_up = "low";

cycloneive_lcell_comb \mem~607 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~76_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~11_q ),
	.cin(gnd),
	.combout(\mem~607_combout ),
	.cout());
defparam \mem~607 .lut_mask = 16'hE5E0;
defparam \mem~607 .sum_lutc_input = "datac";

dffeas \mem~206 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_24),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~657_combout ),
	.q(\mem~206_q ),
	.prn(vcc));
defparam \mem~206 .is_wysiwyg = "true";
defparam \mem~206 .power_up = "low";

cycloneive_lcell_comb \mem~608 (
	.dataa(\mem~141_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~607_combout ),
	.datad(\mem~206_q ),
	.cin(gnd),
	.combout(\mem~608_combout ),
	.cout());
defparam \mem~608 .lut_mask = 16'hF838;
defparam \mem~608 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~609 (
	.dataa(\mem~606_combout ),
	.datab(\mem~608_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~609_combout ),
	.cout());
defparam \mem~609 .lut_mask = 16'hAACC;
defparam \mem~609 .sum_lutc_input = "datac";

dffeas \internal_out_payload[77] (
	.clk(wire_pll7_clk_0),
	.d(\mem~609_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[77]~q ),
	.prn(vcc));
defparam \internal_out_payload[77] .is_wysiwyg = "true";
defparam \internal_out_payload[77] .power_up = "low";

dffeas \mem~337 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_25),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~650_combout ),
	.q(\mem~337_q ),
	.prn(vcc));
defparam \mem~337 .is_wysiwyg = "true";
defparam \mem~337 .power_up = "low";

dffeas \mem~402 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_25),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~651_combout ),
	.q(\mem~402_q ),
	.prn(vcc));
defparam \mem~402 .is_wysiwyg = "true";
defparam \mem~402 .power_up = "low";

dffeas \mem~272 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_25),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~652_combout ),
	.q(\mem~272_q ),
	.prn(vcc));
defparam \mem~272 .is_wysiwyg = "true";
defparam \mem~272 .power_up = "low";

cycloneive_lcell_comb \mem~610 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~402_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~272_q ),
	.cin(gnd),
	.combout(\mem~610_combout ),
	.cout());
defparam \mem~610 .lut_mask = 16'hE5E0;
defparam \mem~610 .sum_lutc_input = "datac";

dffeas \mem~467 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_25),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~653_combout ),
	.q(\mem~467_q ),
	.prn(vcc));
defparam \mem~467 .is_wysiwyg = "true";
defparam \mem~467 .power_up = "low";

cycloneive_lcell_comb \mem~611 (
	.dataa(\mem~337_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~610_combout ),
	.datad(\mem~467_q ),
	.cin(gnd),
	.combout(\mem~611_combout ),
	.cout());
defparam \mem~611 .lut_mask = 16'hF838;
defparam \mem~611 .sum_lutc_input = "datac";

dffeas \mem~142 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_25),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~654_combout ),
	.q(\mem~142_q ),
	.prn(vcc));
defparam \mem~142 .is_wysiwyg = "true";
defparam \mem~142 .power_up = "low";

dffeas \mem~77 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_25),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~655_combout ),
	.q(\mem~77_q ),
	.prn(vcc));
defparam \mem~77 .is_wysiwyg = "true";
defparam \mem~77 .power_up = "low";

dffeas \mem~12 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_25),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~656_combout ),
	.q(\mem~12_q ),
	.prn(vcc));
defparam \mem~12 .is_wysiwyg = "true";
defparam \mem~12 .power_up = "low";

cycloneive_lcell_comb \mem~612 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~77_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~12_q ),
	.cin(gnd),
	.combout(\mem~612_combout ),
	.cout());
defparam \mem~612 .lut_mask = 16'hE5E0;
defparam \mem~612 .sum_lutc_input = "datac";

dffeas \mem~207 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_25),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~657_combout ),
	.q(\mem~207_q ),
	.prn(vcc));
defparam \mem~207 .is_wysiwyg = "true";
defparam \mem~207 .power_up = "low";

cycloneive_lcell_comb \mem~613 (
	.dataa(\mem~142_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~612_combout ),
	.datad(\mem~207_q ),
	.cin(gnd),
	.combout(\mem~613_combout ),
	.cout());
defparam \mem~613 .lut_mask = 16'hF838;
defparam \mem~613 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~614 (
	.dataa(\mem~611_combout ),
	.datab(\mem~613_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~614_combout ),
	.cout());
defparam \mem~614 .lut_mask = 16'hAACC;
defparam \mem~614 .sum_lutc_input = "datac";

dffeas \internal_out_payload[78] (
	.clk(wire_pll7_clk_0),
	.d(\mem~614_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[78]~q ),
	.prn(vcc));
defparam \internal_out_payload[78] .is_wysiwyg = "true";
defparam \internal_out_payload[78] .power_up = "low";

dffeas \mem~338 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_26),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~650_combout ),
	.q(\mem~338_q ),
	.prn(vcc));
defparam \mem~338 .is_wysiwyg = "true";
defparam \mem~338 .power_up = "low";

dffeas \mem~403 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_26),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~651_combout ),
	.q(\mem~403_q ),
	.prn(vcc));
defparam \mem~403 .is_wysiwyg = "true";
defparam \mem~403 .power_up = "low";

dffeas \mem~273 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_26),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~652_combout ),
	.q(\mem~273_q ),
	.prn(vcc));
defparam \mem~273 .is_wysiwyg = "true";
defparam \mem~273 .power_up = "low";

cycloneive_lcell_comb \mem~615 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~403_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~273_q ),
	.cin(gnd),
	.combout(\mem~615_combout ),
	.cout());
defparam \mem~615 .lut_mask = 16'hE5E0;
defparam \mem~615 .sum_lutc_input = "datac";

dffeas \mem~468 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_26),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~653_combout ),
	.q(\mem~468_q ),
	.prn(vcc));
defparam \mem~468 .is_wysiwyg = "true";
defparam \mem~468 .power_up = "low";

cycloneive_lcell_comb \mem~616 (
	.dataa(\mem~338_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~615_combout ),
	.datad(\mem~468_q ),
	.cin(gnd),
	.combout(\mem~616_combout ),
	.cout());
defparam \mem~616 .lut_mask = 16'hF838;
defparam \mem~616 .sum_lutc_input = "datac";

dffeas \mem~143 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_26),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~654_combout ),
	.q(\mem~143_q ),
	.prn(vcc));
defparam \mem~143 .is_wysiwyg = "true";
defparam \mem~143 .power_up = "low";

dffeas \mem~78 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_26),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~655_combout ),
	.q(\mem~78_q ),
	.prn(vcc));
defparam \mem~78 .is_wysiwyg = "true";
defparam \mem~78 .power_up = "low";

dffeas \mem~13 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_26),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~656_combout ),
	.q(\mem~13_q ),
	.prn(vcc));
defparam \mem~13 .is_wysiwyg = "true";
defparam \mem~13 .power_up = "low";

cycloneive_lcell_comb \mem~617 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~78_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~13_q ),
	.cin(gnd),
	.combout(\mem~617_combout ),
	.cout());
defparam \mem~617 .lut_mask = 16'hE5E0;
defparam \mem~617 .sum_lutc_input = "datac";

dffeas \mem~208 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_26),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~657_combout ),
	.q(\mem~208_q ),
	.prn(vcc));
defparam \mem~208 .is_wysiwyg = "true";
defparam \mem~208 .power_up = "low";

cycloneive_lcell_comb \mem~618 (
	.dataa(\mem~143_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~617_combout ),
	.datad(\mem~208_q ),
	.cin(gnd),
	.combout(\mem~618_combout ),
	.cout());
defparam \mem~618 .lut_mask = 16'hF838;
defparam \mem~618 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~619 (
	.dataa(\mem~616_combout ),
	.datab(\mem~618_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~619_combout ),
	.cout());
defparam \mem~619 .lut_mask = 16'hAACC;
defparam \mem~619 .sum_lutc_input = "datac";

dffeas \internal_out_payload[79] (
	.clk(wire_pll7_clk_0),
	.d(\mem~619_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[79]~q ),
	.prn(vcc));
defparam \internal_out_payload[79] .is_wysiwyg = "true";
defparam \internal_out_payload[79] .power_up = "low";

dffeas \mem~339 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_27),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~650_combout ),
	.q(\mem~339_q ),
	.prn(vcc));
defparam \mem~339 .is_wysiwyg = "true";
defparam \mem~339 .power_up = "low";

dffeas \mem~404 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_27),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~651_combout ),
	.q(\mem~404_q ),
	.prn(vcc));
defparam \mem~404 .is_wysiwyg = "true";
defparam \mem~404 .power_up = "low";

dffeas \mem~274 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_27),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~652_combout ),
	.q(\mem~274_q ),
	.prn(vcc));
defparam \mem~274 .is_wysiwyg = "true";
defparam \mem~274 .power_up = "low";

cycloneive_lcell_comb \mem~620 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~404_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~274_q ),
	.cin(gnd),
	.combout(\mem~620_combout ),
	.cout());
defparam \mem~620 .lut_mask = 16'hE5E0;
defparam \mem~620 .sum_lutc_input = "datac";

dffeas \mem~469 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_27),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~653_combout ),
	.q(\mem~469_q ),
	.prn(vcc));
defparam \mem~469 .is_wysiwyg = "true";
defparam \mem~469 .power_up = "low";

cycloneive_lcell_comb \mem~621 (
	.dataa(\mem~339_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~620_combout ),
	.datad(\mem~469_q ),
	.cin(gnd),
	.combout(\mem~621_combout ),
	.cout());
defparam \mem~621 .lut_mask = 16'hF838;
defparam \mem~621 .sum_lutc_input = "datac";

dffeas \mem~144 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_27),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~654_combout ),
	.q(\mem~144_q ),
	.prn(vcc));
defparam \mem~144 .is_wysiwyg = "true";
defparam \mem~144 .power_up = "low";

dffeas \mem~79 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_27),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~655_combout ),
	.q(\mem~79_q ),
	.prn(vcc));
defparam \mem~79 .is_wysiwyg = "true";
defparam \mem~79 .power_up = "low";

dffeas \mem~14 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_27),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~656_combout ),
	.q(\mem~14_q ),
	.prn(vcc));
defparam \mem~14 .is_wysiwyg = "true";
defparam \mem~14 .power_up = "low";

cycloneive_lcell_comb \mem~622 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~79_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~14_q ),
	.cin(gnd),
	.combout(\mem~622_combout ),
	.cout());
defparam \mem~622 .lut_mask = 16'hE5E0;
defparam \mem~622 .sum_lutc_input = "datac";

dffeas \mem~209 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_27),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~657_combout ),
	.q(\mem~209_q ),
	.prn(vcc));
defparam \mem~209 .is_wysiwyg = "true";
defparam \mem~209 .power_up = "low";

cycloneive_lcell_comb \mem~623 (
	.dataa(\mem~144_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~622_combout ),
	.datad(\mem~209_q ),
	.cin(gnd),
	.combout(\mem~623_combout ),
	.cout());
defparam \mem~623 .lut_mask = 16'hF838;
defparam \mem~623 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~624 (
	.dataa(\mem~621_combout ),
	.datab(\mem~623_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~624_combout ),
	.cout());
defparam \mem~624 .lut_mask = 16'hAACC;
defparam \mem~624 .sum_lutc_input = "datac";

dffeas \internal_out_payload[80] (
	.clk(wire_pll7_clk_0),
	.d(\mem~624_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[80]~q ),
	.prn(vcc));
defparam \internal_out_payload[80] .is_wysiwyg = "true";
defparam \internal_out_payload[80] .power_up = "low";

dffeas \mem~340 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_28),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~650_combout ),
	.q(\mem~340_q ),
	.prn(vcc));
defparam \mem~340 .is_wysiwyg = "true";
defparam \mem~340 .power_up = "low";

dffeas \mem~405 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_28),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~651_combout ),
	.q(\mem~405_q ),
	.prn(vcc));
defparam \mem~405 .is_wysiwyg = "true";
defparam \mem~405 .power_up = "low";

dffeas \mem~275 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_28),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~652_combout ),
	.q(\mem~275_q ),
	.prn(vcc));
defparam \mem~275 .is_wysiwyg = "true";
defparam \mem~275 .power_up = "low";

cycloneive_lcell_comb \mem~625 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~405_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~275_q ),
	.cin(gnd),
	.combout(\mem~625_combout ),
	.cout());
defparam \mem~625 .lut_mask = 16'hE5E0;
defparam \mem~625 .sum_lutc_input = "datac";

dffeas \mem~470 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_28),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~653_combout ),
	.q(\mem~470_q ),
	.prn(vcc));
defparam \mem~470 .is_wysiwyg = "true";
defparam \mem~470 .power_up = "low";

cycloneive_lcell_comb \mem~626 (
	.dataa(\mem~340_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~625_combout ),
	.datad(\mem~470_q ),
	.cin(gnd),
	.combout(\mem~626_combout ),
	.cout());
defparam \mem~626 .lut_mask = 16'hF838;
defparam \mem~626 .sum_lutc_input = "datac";

dffeas \mem~145 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_28),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~654_combout ),
	.q(\mem~145_q ),
	.prn(vcc));
defparam \mem~145 .is_wysiwyg = "true";
defparam \mem~145 .power_up = "low";

dffeas \mem~80 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_28),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~655_combout ),
	.q(\mem~80_q ),
	.prn(vcc));
defparam \mem~80 .is_wysiwyg = "true";
defparam \mem~80 .power_up = "low";

dffeas \mem~15 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_28),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~656_combout ),
	.q(\mem~15_q ),
	.prn(vcc));
defparam \mem~15 .is_wysiwyg = "true";
defparam \mem~15 .power_up = "low";

cycloneive_lcell_comb \mem~627 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~80_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~15_q ),
	.cin(gnd),
	.combout(\mem~627_combout ),
	.cout());
defparam \mem~627 .lut_mask = 16'hE5E0;
defparam \mem~627 .sum_lutc_input = "datac";

dffeas \mem~210 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_28),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~657_combout ),
	.q(\mem~210_q ),
	.prn(vcc));
defparam \mem~210 .is_wysiwyg = "true";
defparam \mem~210 .power_up = "low";

cycloneive_lcell_comb \mem~628 (
	.dataa(\mem~145_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~627_combout ),
	.datad(\mem~210_q ),
	.cin(gnd),
	.combout(\mem~628_combout ),
	.cout());
defparam \mem~628 .lut_mask = 16'hF838;
defparam \mem~628 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~629 (
	.dataa(\mem~626_combout ),
	.datab(\mem~628_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~629_combout ),
	.cout());
defparam \mem~629 .lut_mask = 16'hAACC;
defparam \mem~629 .sum_lutc_input = "datac";

dffeas \internal_out_payload[81] (
	.clk(wire_pll7_clk_0),
	.d(\mem~629_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[81]~q ),
	.prn(vcc));
defparam \internal_out_payload[81] .is_wysiwyg = "true";
defparam \internal_out_payload[81] .power_up = "low";

dffeas \mem~341 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_29),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~650_combout ),
	.q(\mem~341_q ),
	.prn(vcc));
defparam \mem~341 .is_wysiwyg = "true";
defparam \mem~341 .power_up = "low";

dffeas \mem~406 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_29),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~651_combout ),
	.q(\mem~406_q ),
	.prn(vcc));
defparam \mem~406 .is_wysiwyg = "true";
defparam \mem~406 .power_up = "low";

dffeas \mem~276 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_29),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~652_combout ),
	.q(\mem~276_q ),
	.prn(vcc));
defparam \mem~276 .is_wysiwyg = "true";
defparam \mem~276 .power_up = "low";

cycloneive_lcell_comb \mem~630 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~406_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~276_q ),
	.cin(gnd),
	.combout(\mem~630_combout ),
	.cout());
defparam \mem~630 .lut_mask = 16'hE5E0;
defparam \mem~630 .sum_lutc_input = "datac";

dffeas \mem~471 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_29),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~653_combout ),
	.q(\mem~471_q ),
	.prn(vcc));
defparam \mem~471 .is_wysiwyg = "true";
defparam \mem~471 .power_up = "low";

cycloneive_lcell_comb \mem~631 (
	.dataa(\mem~341_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~630_combout ),
	.datad(\mem~471_q ),
	.cin(gnd),
	.combout(\mem~631_combout ),
	.cout());
defparam \mem~631 .lut_mask = 16'hF838;
defparam \mem~631 .sum_lutc_input = "datac";

dffeas \mem~146 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_29),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~654_combout ),
	.q(\mem~146_q ),
	.prn(vcc));
defparam \mem~146 .is_wysiwyg = "true";
defparam \mem~146 .power_up = "low";

dffeas \mem~81 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_29),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~655_combout ),
	.q(\mem~81_q ),
	.prn(vcc));
defparam \mem~81 .is_wysiwyg = "true";
defparam \mem~81 .power_up = "low";

dffeas \mem~16 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_29),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~656_combout ),
	.q(\mem~16_q ),
	.prn(vcc));
defparam \mem~16 .is_wysiwyg = "true";
defparam \mem~16 .power_up = "low";

cycloneive_lcell_comb \mem~632 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~81_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~16_q ),
	.cin(gnd),
	.combout(\mem~632_combout ),
	.cout());
defparam \mem~632 .lut_mask = 16'hE5E0;
defparam \mem~632 .sum_lutc_input = "datac";

dffeas \mem~211 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_29),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~657_combout ),
	.q(\mem~211_q ),
	.prn(vcc));
defparam \mem~211 .is_wysiwyg = "true";
defparam \mem~211 .power_up = "low";

cycloneive_lcell_comb \mem~633 (
	.dataa(\mem~146_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~632_combout ),
	.datad(\mem~211_q ),
	.cin(gnd),
	.combout(\mem~633_combout ),
	.cout());
defparam \mem~633 .lut_mask = 16'hF838;
defparam \mem~633 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~634 (
	.dataa(\mem~631_combout ),
	.datab(\mem~633_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~634_combout ),
	.cout());
defparam \mem~634 .lut_mask = 16'hAACC;
defparam \mem~634 .sum_lutc_input = "datac";

dffeas \internal_out_payload[82] (
	.clk(wire_pll7_clk_0),
	.d(\mem~634_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[82]~q ),
	.prn(vcc));
defparam \internal_out_payload[82] .is_wysiwyg = "true";
defparam \internal_out_payload[82] .power_up = "low";

dffeas \mem~342 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_30),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~650_combout ),
	.q(\mem~342_q ),
	.prn(vcc));
defparam \mem~342 .is_wysiwyg = "true";
defparam \mem~342 .power_up = "low";

dffeas \mem~407 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_30),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~651_combout ),
	.q(\mem~407_q ),
	.prn(vcc));
defparam \mem~407 .is_wysiwyg = "true";
defparam \mem~407 .power_up = "low";

dffeas \mem~277 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_30),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~652_combout ),
	.q(\mem~277_q ),
	.prn(vcc));
defparam \mem~277 .is_wysiwyg = "true";
defparam \mem~277 .power_up = "low";

cycloneive_lcell_comb \mem~635 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~407_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~277_q ),
	.cin(gnd),
	.combout(\mem~635_combout ),
	.cout());
defparam \mem~635 .lut_mask = 16'hE5E0;
defparam \mem~635 .sum_lutc_input = "datac";

dffeas \mem~472 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_30),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~653_combout ),
	.q(\mem~472_q ),
	.prn(vcc));
defparam \mem~472 .is_wysiwyg = "true";
defparam \mem~472 .power_up = "low";

cycloneive_lcell_comb \mem~636 (
	.dataa(\mem~342_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~635_combout ),
	.datad(\mem~472_q ),
	.cin(gnd),
	.combout(\mem~636_combout ),
	.cout());
defparam \mem~636 .lut_mask = 16'hF838;
defparam \mem~636 .sum_lutc_input = "datac";

dffeas \mem~147 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_30),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~654_combout ),
	.q(\mem~147_q ),
	.prn(vcc));
defparam \mem~147 .is_wysiwyg = "true";
defparam \mem~147 .power_up = "low";

dffeas \mem~82 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_30),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~655_combout ),
	.q(\mem~82_q ),
	.prn(vcc));
defparam \mem~82 .is_wysiwyg = "true";
defparam \mem~82 .power_up = "low";

dffeas \mem~17 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_30),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~656_combout ),
	.q(\mem~17_q ),
	.prn(vcc));
defparam \mem~17 .is_wysiwyg = "true";
defparam \mem~17 .power_up = "low";

cycloneive_lcell_comb \mem~637 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~82_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~17_q ),
	.cin(gnd),
	.combout(\mem~637_combout ),
	.cout());
defparam \mem~637 .lut_mask = 16'hE5E0;
defparam \mem~637 .sum_lutc_input = "datac";

dffeas \mem~212 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_30),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~657_combout ),
	.q(\mem~212_q ),
	.prn(vcc));
defparam \mem~212 .is_wysiwyg = "true";
defparam \mem~212 .power_up = "low";

cycloneive_lcell_comb \mem~638 (
	.dataa(\mem~147_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~637_combout ),
	.datad(\mem~212_q ),
	.cin(gnd),
	.combout(\mem~638_combout ),
	.cout());
defparam \mem~638 .lut_mask = 16'hF838;
defparam \mem~638 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~639 (
	.dataa(\mem~636_combout ),
	.datab(\mem~638_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~639_combout ),
	.cout());
defparam \mem~639 .lut_mask = 16'hAACC;
defparam \mem~639 .sum_lutc_input = "datac";

dffeas \internal_out_payload[83] (
	.clk(wire_pll7_clk_0),
	.d(\mem~639_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[83]~q ),
	.prn(vcc));
defparam \internal_out_payload[83] .is_wysiwyg = "true";
defparam \internal_out_payload[83] .power_up = "low";

dffeas \mem~343 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_31),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~650_combout ),
	.q(\mem~343_q ),
	.prn(vcc));
defparam \mem~343 .is_wysiwyg = "true";
defparam \mem~343 .power_up = "low";

dffeas \mem~408 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_31),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~651_combout ),
	.q(\mem~408_q ),
	.prn(vcc));
defparam \mem~408 .is_wysiwyg = "true";
defparam \mem~408 .power_up = "low";

dffeas \mem~278 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_31),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~652_combout ),
	.q(\mem~278_q ),
	.prn(vcc));
defparam \mem~278 .is_wysiwyg = "true";
defparam \mem~278 .power_up = "low";

cycloneive_lcell_comb \mem~640 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~408_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~278_q ),
	.cin(gnd),
	.combout(\mem~640_combout ),
	.cout());
defparam \mem~640 .lut_mask = 16'hE5E0;
defparam \mem~640 .sum_lutc_input = "datac";

dffeas \mem~473 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_31),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~653_combout ),
	.q(\mem~473_q ),
	.prn(vcc));
defparam \mem~473 .is_wysiwyg = "true";
defparam \mem~473 .power_up = "low";

cycloneive_lcell_comb \mem~641 (
	.dataa(\mem~343_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~640_combout ),
	.datad(\mem~473_q ),
	.cin(gnd),
	.combout(\mem~641_combout ),
	.cout());
defparam \mem~641 .lut_mask = 16'hF838;
defparam \mem~641 .sum_lutc_input = "datac";

dffeas \mem~148 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_31),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~654_combout ),
	.q(\mem~148_q ),
	.prn(vcc));
defparam \mem~148 .is_wysiwyg = "true";
defparam \mem~148 .power_up = "low";

dffeas \mem~83 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_31),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~655_combout ),
	.q(\mem~83_q ),
	.prn(vcc));
defparam \mem~83 .is_wysiwyg = "true";
defparam \mem~83 .power_up = "low";

dffeas \mem~18 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_31),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~656_combout ),
	.q(\mem~18_q ),
	.prn(vcc));
defparam \mem~18 .is_wysiwyg = "true";
defparam \mem~18 .power_up = "low";

cycloneive_lcell_comb \mem~642 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~83_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~18_q ),
	.cin(gnd),
	.combout(\mem~642_combout ),
	.cout());
defparam \mem~642 .lut_mask = 16'hE5E0;
defparam \mem~642 .sum_lutc_input = "datac";

dffeas \mem~213 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_31),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~657_combout ),
	.q(\mem~213_q ),
	.prn(vcc));
defparam \mem~213 .is_wysiwyg = "true";
defparam \mem~213 .power_up = "low";

cycloneive_lcell_comb \mem~643 (
	.dataa(\mem~148_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~642_combout ),
	.datad(\mem~213_q ),
	.cin(gnd),
	.combout(\mem~643_combout ),
	.cout());
defparam \mem~643 .lut_mask = 16'hF838;
defparam \mem~643 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~644 (
	.dataa(\mem~641_combout ),
	.datab(\mem~643_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~644_combout ),
	.cout());
defparam \mem~644 .lut_mask = 16'hAACC;
defparam \mem~644 .sum_lutc_input = "datac";

dffeas \internal_out_payload[84] (
	.clk(wire_pll7_clk_0),
	.d(\mem~644_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[84]~q ),
	.prn(vcc));
defparam \internal_out_payload[84] .is_wysiwyg = "true";
defparam \internal_out_payload[84] .power_up = "low";

dffeas \mem~344 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_32),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~650_combout ),
	.q(\mem~344_q ),
	.prn(vcc));
defparam \mem~344 .is_wysiwyg = "true";
defparam \mem~344 .power_up = "low";

dffeas \mem~409 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_32),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~651_combout ),
	.q(\mem~409_q ),
	.prn(vcc));
defparam \mem~409 .is_wysiwyg = "true";
defparam \mem~409 .power_up = "low";

dffeas \mem~279 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_32),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~652_combout ),
	.q(\mem~279_q ),
	.prn(vcc));
defparam \mem~279 .is_wysiwyg = "true";
defparam \mem~279 .power_up = "low";

cycloneive_lcell_comb \mem~645 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~409_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~279_q ),
	.cin(gnd),
	.combout(\mem~645_combout ),
	.cout());
defparam \mem~645 .lut_mask = 16'hE5E0;
defparam \mem~645 .sum_lutc_input = "datac";

dffeas \mem~474 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_32),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~653_combout ),
	.q(\mem~474_q ),
	.prn(vcc));
defparam \mem~474 .is_wysiwyg = "true";
defparam \mem~474 .power_up = "low";

cycloneive_lcell_comb \mem~646 (
	.dataa(\mem~344_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~645_combout ),
	.datad(\mem~474_q ),
	.cin(gnd),
	.combout(\mem~646_combout ),
	.cout());
defparam \mem~646 .lut_mask = 16'hF838;
defparam \mem~646 .sum_lutc_input = "datac";

dffeas \mem~149 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_32),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~654_combout ),
	.q(\mem~149_q ),
	.prn(vcc));
defparam \mem~149 .is_wysiwyg = "true";
defparam \mem~149 .power_up = "low";

dffeas \mem~84 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_32),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~655_combout ),
	.q(\mem~84_q ),
	.prn(vcc));
defparam \mem~84 .is_wysiwyg = "true";
defparam \mem~84 .power_up = "low";

dffeas \mem~19 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_32),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~656_combout ),
	.q(\mem~19_q ),
	.prn(vcc));
defparam \mem~19 .is_wysiwyg = "true";
defparam \mem~19 .power_up = "low";

cycloneive_lcell_comb \mem~647 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~84_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~19_q ),
	.cin(gnd),
	.combout(\mem~647_combout ),
	.cout());
defparam \mem~647 .lut_mask = 16'hE5E0;
defparam \mem~647 .sum_lutc_input = "datac";

dffeas \mem~214 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(data1_32),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~657_combout ),
	.q(\mem~214_q ),
	.prn(vcc));
defparam \mem~214 .is_wysiwyg = "true";
defparam \mem~214 .power_up = "low";

cycloneive_lcell_comb \mem~648 (
	.dataa(\mem~149_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~647_combout ),
	.datad(\mem~214_q ),
	.cin(gnd),
	.combout(\mem~648_combout ),
	.cout());
defparam \mem~648 .lut_mask = 16'hF838;
defparam \mem~648 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~649 (
	.dataa(\mem~646_combout ),
	.datab(\mem~648_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~649_combout ),
	.cout());
defparam \mem~649 .lut_mask = 16'hAACC;
defparam \mem~649 .sum_lutc_input = "datac";

dffeas \internal_out_payload[85] (
	.clk(wire_pll7_clk_0),
	.d(\mem~649_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[85]~q ),
	.prn(vcc));
defparam \internal_out_payload[85] .is_wysiwyg = "true";
defparam \internal_out_payload[85] .power_up = "low";

dffeas \mem~377 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector14),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~650_combout ),
	.q(\mem~377_q ),
	.prn(vcc));
defparam \mem~377 .is_wysiwyg = "true";
defparam \mem~377 .power_up = "low";

dffeas \mem~442 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector14),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~651_combout ),
	.q(\mem~442_q ),
	.prn(vcc));
defparam \mem~442 .is_wysiwyg = "true";
defparam \mem~442 .power_up = "low";

dffeas \mem~312 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector14),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~652_combout ),
	.q(\mem~312_q ),
	.prn(vcc));
defparam \mem~312 .is_wysiwyg = "true";
defparam \mem~312 .power_up = "low";

cycloneive_lcell_comb \mem~658 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~442_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~312_q ),
	.cin(gnd),
	.combout(\mem~658_combout ),
	.cout());
defparam \mem~658 .lut_mask = 16'hE5E0;
defparam \mem~658 .sum_lutc_input = "datac";

dffeas \mem~507 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector14),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~653_combout ),
	.q(\mem~507_q ),
	.prn(vcc));
defparam \mem~507 .is_wysiwyg = "true";
defparam \mem~507 .power_up = "low";

cycloneive_lcell_comb \mem~659 (
	.dataa(\mem~377_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~658_combout ),
	.datad(\mem~507_q ),
	.cin(gnd),
	.combout(\mem~659_combout ),
	.cout());
defparam \mem~659 .lut_mask = 16'hF838;
defparam \mem~659 .sum_lutc_input = "datac";

dffeas \mem~182 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector14),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~654_combout ),
	.q(\mem~182_q ),
	.prn(vcc));
defparam \mem~182 .is_wysiwyg = "true";
defparam \mem~182 .power_up = "low";

dffeas \mem~117 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector14),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~655_combout ),
	.q(\mem~117_q ),
	.prn(vcc));
defparam \mem~117 .is_wysiwyg = "true";
defparam \mem~117 .power_up = "low";

dffeas \mem~52 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector14),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~656_combout ),
	.q(\mem~52_q ),
	.prn(vcc));
defparam \mem~52 .is_wysiwyg = "true";
defparam \mem~52 .power_up = "low";

cycloneive_lcell_comb \mem~660 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~117_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~52_q ),
	.cin(gnd),
	.combout(\mem~660_combout ),
	.cout());
defparam \mem~660 .lut_mask = 16'hE5E0;
defparam \mem~660 .sum_lutc_input = "datac";

dffeas \mem~247 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector14),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~657_combout ),
	.q(\mem~247_q ),
	.prn(vcc));
defparam \mem~247 .is_wysiwyg = "true";
defparam \mem~247 .power_up = "low";

cycloneive_lcell_comb \mem~661 (
	.dataa(\mem~182_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~660_combout ),
	.datad(\mem~247_q ),
	.cin(gnd),
	.combout(\mem~661_combout ),
	.cout());
defparam \mem~661 .lut_mask = 16'hF838;
defparam \mem~661 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~662 (
	.dataa(\mem~659_combout ),
	.datab(\mem~661_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~662_combout ),
	.cout());
defparam \mem~662 .lut_mask = 16'hAACC;
defparam \mem~662 .sum_lutc_input = "datac";

dffeas \internal_out_payload[125] (
	.clk(wire_pll7_clk_0),
	.d(\mem~662_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[125]~q ),
	.prn(vcc));
defparam \internal_out_payload[125] .is_wysiwyg = "true";
defparam \internal_out_payload[125] .power_up = "low";

dffeas \mem~376 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector15),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~650_combout ),
	.q(\mem~376_q ),
	.prn(vcc));
defparam \mem~376 .is_wysiwyg = "true";
defparam \mem~376 .power_up = "low";

dffeas \mem~441 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector15),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~651_combout ),
	.q(\mem~441_q ),
	.prn(vcc));
defparam \mem~441 .is_wysiwyg = "true";
defparam \mem~441 .power_up = "low";

dffeas \mem~311 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector15),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~652_combout ),
	.q(\mem~311_q ),
	.prn(vcc));
defparam \mem~311 .is_wysiwyg = "true";
defparam \mem~311 .power_up = "low";

cycloneive_lcell_comb \mem~663 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~441_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~311_q ),
	.cin(gnd),
	.combout(\mem~663_combout ),
	.cout());
defparam \mem~663 .lut_mask = 16'hE5E0;
defparam \mem~663 .sum_lutc_input = "datac";

dffeas \mem~506 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector15),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~653_combout ),
	.q(\mem~506_q ),
	.prn(vcc));
defparam \mem~506 .is_wysiwyg = "true";
defparam \mem~506 .power_up = "low";

cycloneive_lcell_comb \mem~664 (
	.dataa(\mem~376_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~663_combout ),
	.datad(\mem~506_q ),
	.cin(gnd),
	.combout(\mem~664_combout ),
	.cout());
defparam \mem~664 .lut_mask = 16'hF838;
defparam \mem~664 .sum_lutc_input = "datac";

dffeas \mem~181 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector15),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~654_combout ),
	.q(\mem~181_q ),
	.prn(vcc));
defparam \mem~181 .is_wysiwyg = "true";
defparam \mem~181 .power_up = "low";

dffeas \mem~116 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector15),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~655_combout ),
	.q(\mem~116_q ),
	.prn(vcc));
defparam \mem~116 .is_wysiwyg = "true";
defparam \mem~116 .power_up = "low";

dffeas \mem~51 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector15),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~656_combout ),
	.q(\mem~51_q ),
	.prn(vcc));
defparam \mem~51 .is_wysiwyg = "true";
defparam \mem~51 .power_up = "low";

cycloneive_lcell_comb \mem~665 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~116_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~51_q ),
	.cin(gnd),
	.combout(\mem~665_combout ),
	.cout());
defparam \mem~665 .lut_mask = 16'hE5E0;
defparam \mem~665 .sum_lutc_input = "datac";

dffeas \mem~246 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector15),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~657_combout ),
	.q(\mem~246_q ),
	.prn(vcc));
defparam \mem~246 .is_wysiwyg = "true";
defparam \mem~246 .power_up = "low";

cycloneive_lcell_comb \mem~666 (
	.dataa(\mem~181_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~665_combout ),
	.datad(\mem~246_q ),
	.cin(gnd),
	.combout(\mem~666_combout ),
	.cout());
defparam \mem~666 .lut_mask = 16'hF838;
defparam \mem~666 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~667 (
	.dataa(\mem~664_combout ),
	.datab(\mem~666_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~667_combout ),
	.cout());
defparam \mem~667 .lut_mask = 16'hAACC;
defparam \mem~667 .sum_lutc_input = "datac";

dffeas \internal_out_payload[124] (
	.clk(wire_pll7_clk_0),
	.d(\mem~667_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[124]~q ),
	.prn(vcc));
defparam \internal_out_payload[124] .is_wysiwyg = "true";
defparam \internal_out_payload[124] .power_up = "low";

dffeas \mem~378 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector13),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~650_combout ),
	.q(\mem~378_q ),
	.prn(vcc));
defparam \mem~378 .is_wysiwyg = "true";
defparam \mem~378 .power_up = "low";

dffeas \mem~443 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector13),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~651_combout ),
	.q(\mem~443_q ),
	.prn(vcc));
defparam \mem~443 .is_wysiwyg = "true";
defparam \mem~443 .power_up = "low";

dffeas \mem~313 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector13),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~652_combout ),
	.q(\mem~313_q ),
	.prn(vcc));
defparam \mem~313 .is_wysiwyg = "true";
defparam \mem~313 .power_up = "low";

cycloneive_lcell_comb \mem~668 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~443_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~313_q ),
	.cin(gnd),
	.combout(\mem~668_combout ),
	.cout());
defparam \mem~668 .lut_mask = 16'hE5E0;
defparam \mem~668 .sum_lutc_input = "datac";

dffeas \mem~508 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector13),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~653_combout ),
	.q(\mem~508_q ),
	.prn(vcc));
defparam \mem~508 .is_wysiwyg = "true";
defparam \mem~508 .power_up = "low";

cycloneive_lcell_comb \mem~669 (
	.dataa(\mem~378_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~668_combout ),
	.datad(\mem~508_q ),
	.cin(gnd),
	.combout(\mem~669_combout ),
	.cout());
defparam \mem~669 .lut_mask = 16'hF838;
defparam \mem~669 .sum_lutc_input = "datac";

dffeas \mem~183 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector13),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~654_combout ),
	.q(\mem~183_q ),
	.prn(vcc));
defparam \mem~183 .is_wysiwyg = "true";
defparam \mem~183 .power_up = "low";

dffeas \mem~118 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector13),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~655_combout ),
	.q(\mem~118_q ),
	.prn(vcc));
defparam \mem~118 .is_wysiwyg = "true";
defparam \mem~118 .power_up = "low";

dffeas \mem~53 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector13),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~656_combout ),
	.q(\mem~53_q ),
	.prn(vcc));
defparam \mem~53 .is_wysiwyg = "true";
defparam \mem~53 .power_up = "low";

cycloneive_lcell_comb \mem~670 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~118_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~53_q ),
	.cin(gnd),
	.combout(\mem~670_combout ),
	.cout());
defparam \mem~670 .lut_mask = 16'hE5E0;
defparam \mem~670 .sum_lutc_input = "datac";

dffeas \mem~248 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector13),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~657_combout ),
	.q(\mem~248_q ),
	.prn(vcc));
defparam \mem~248 .is_wysiwyg = "true";
defparam \mem~248 .power_up = "low";

cycloneive_lcell_comb \mem~671 (
	.dataa(\mem~183_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~670_combout ),
	.datad(\mem~248_q ),
	.cin(gnd),
	.combout(\mem~671_combout ),
	.cout());
defparam \mem~671 .lut_mask = 16'hF838;
defparam \mem~671 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~672 (
	.dataa(\mem~669_combout ),
	.datab(\mem~671_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~672_combout ),
	.cout());
defparam \mem~672 .lut_mask = 16'hAACC;
defparam \mem~672 .sum_lutc_input = "datac";

dffeas \internal_out_payload[126] (
	.clk(wire_pll7_clk_0),
	.d(\mem~672_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[126]~q ),
	.prn(vcc));
defparam \internal_out_payload[126] .is_wysiwyg = "true";
defparam \internal_out_payload[126] .power_up = "low";

dffeas \mem~379 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector12),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~650_combout ),
	.q(\mem~379_q ),
	.prn(vcc));
defparam \mem~379 .is_wysiwyg = "true";
defparam \mem~379 .power_up = "low";

dffeas \mem~444 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector12),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~651_combout ),
	.q(\mem~444_q ),
	.prn(vcc));
defparam \mem~444 .is_wysiwyg = "true";
defparam \mem~444 .power_up = "low";

dffeas \mem~314 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector12),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~652_combout ),
	.q(\mem~314_q ),
	.prn(vcc));
defparam \mem~314 .is_wysiwyg = "true";
defparam \mem~314 .power_up = "low";

cycloneive_lcell_comb \mem~673 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~444_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~314_q ),
	.cin(gnd),
	.combout(\mem~673_combout ),
	.cout());
defparam \mem~673 .lut_mask = 16'hE5E0;
defparam \mem~673 .sum_lutc_input = "datac";

dffeas \mem~509 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector12),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~653_combout ),
	.q(\mem~509_q ),
	.prn(vcc));
defparam \mem~509 .is_wysiwyg = "true";
defparam \mem~509 .power_up = "low";

cycloneive_lcell_comb \mem~674 (
	.dataa(\mem~379_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~673_combout ),
	.datad(\mem~509_q ),
	.cin(gnd),
	.combout(\mem~674_combout ),
	.cout());
defparam \mem~674 .lut_mask = 16'hF838;
defparam \mem~674 .sum_lutc_input = "datac";

dffeas \mem~184 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector12),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~654_combout ),
	.q(\mem~184_q ),
	.prn(vcc));
defparam \mem~184 .is_wysiwyg = "true";
defparam \mem~184 .power_up = "low";

dffeas \mem~119 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector12),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~655_combout ),
	.q(\mem~119_q ),
	.prn(vcc));
defparam \mem~119 .is_wysiwyg = "true";
defparam \mem~119 .power_up = "low";

dffeas \mem~54 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector12),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~656_combout ),
	.q(\mem~54_q ),
	.prn(vcc));
defparam \mem~54 .is_wysiwyg = "true";
defparam \mem~54 .power_up = "low";

cycloneive_lcell_comb \mem~675 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~119_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~54_q ),
	.cin(gnd),
	.combout(\mem~675_combout ),
	.cout());
defparam \mem~675 .lut_mask = 16'hE5E0;
defparam \mem~675 .sum_lutc_input = "datac";

dffeas \mem~249 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector12),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~657_combout ),
	.q(\mem~249_q ),
	.prn(vcc));
defparam \mem~249 .is_wysiwyg = "true";
defparam \mem~249 .power_up = "low";

cycloneive_lcell_comb \mem~676 (
	.dataa(\mem~184_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~675_combout ),
	.datad(\mem~249_q ),
	.cin(gnd),
	.combout(\mem~676_combout ),
	.cout());
defparam \mem~676 .lut_mask = 16'hF838;
defparam \mem~676 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~677 (
	.dataa(\mem~674_combout ),
	.datab(\mem~676_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~677_combout ),
	.cout());
defparam \mem~677 .lut_mask = 16'hAACC;
defparam \mem~677 .sum_lutc_input = "datac";

dffeas \internal_out_payload[127] (
	.clk(wire_pll7_clk_0),
	.d(\mem~677_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[127]~q ),
	.prn(vcc));
defparam \internal_out_payload[127] .is_wysiwyg = "true";
defparam \internal_out_payload[127] .power_up = "low";

dffeas \mem~380 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector11),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~650_combout ),
	.q(\mem~380_q ),
	.prn(vcc));
defparam \mem~380 .is_wysiwyg = "true";
defparam \mem~380 .power_up = "low";

dffeas \mem~445 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector11),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~651_combout ),
	.q(\mem~445_q ),
	.prn(vcc));
defparam \mem~445 .is_wysiwyg = "true";
defparam \mem~445 .power_up = "low";

dffeas \mem~315 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector11),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~652_combout ),
	.q(\mem~315_q ),
	.prn(vcc));
defparam \mem~315 .is_wysiwyg = "true";
defparam \mem~315 .power_up = "low";

cycloneive_lcell_comb \mem~678 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~445_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~315_q ),
	.cin(gnd),
	.combout(\mem~678_combout ),
	.cout());
defparam \mem~678 .lut_mask = 16'hE5E0;
defparam \mem~678 .sum_lutc_input = "datac";

dffeas \mem~510 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector11),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~653_combout ),
	.q(\mem~510_q ),
	.prn(vcc));
defparam \mem~510 .is_wysiwyg = "true";
defparam \mem~510 .power_up = "low";

cycloneive_lcell_comb \mem~679 (
	.dataa(\mem~380_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~678_combout ),
	.datad(\mem~510_q ),
	.cin(gnd),
	.combout(\mem~679_combout ),
	.cout());
defparam \mem~679 .lut_mask = 16'hF838;
defparam \mem~679 .sum_lutc_input = "datac";

dffeas \mem~185 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector11),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~654_combout ),
	.q(\mem~185_q ),
	.prn(vcc));
defparam \mem~185 .is_wysiwyg = "true";
defparam \mem~185 .power_up = "low";

dffeas \mem~120 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector11),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~655_combout ),
	.q(\mem~120_q ),
	.prn(vcc));
defparam \mem~120 .is_wysiwyg = "true";
defparam \mem~120 .power_up = "low";

dffeas \mem~55 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector11),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~656_combout ),
	.q(\mem~55_q ),
	.prn(vcc));
defparam \mem~55 .is_wysiwyg = "true";
defparam \mem~55 .power_up = "low";

cycloneive_lcell_comb \mem~680 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~120_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~55_q ),
	.cin(gnd),
	.combout(\mem~680_combout ),
	.cout());
defparam \mem~680 .lut_mask = 16'hE5E0;
defparam \mem~680 .sum_lutc_input = "datac";

dffeas \mem~250 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector11),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~657_combout ),
	.q(\mem~250_q ),
	.prn(vcc));
defparam \mem~250 .is_wysiwyg = "true";
defparam \mem~250 .power_up = "low";

cycloneive_lcell_comb \mem~681 (
	.dataa(\mem~185_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~680_combout ),
	.datad(\mem~250_q ),
	.cin(gnd),
	.combout(\mem~681_combout ),
	.cout());
defparam \mem~681 .lut_mask = 16'hF838;
defparam \mem~681 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~682 (
	.dataa(\mem~679_combout ),
	.datab(\mem~681_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~682_combout ),
	.cout());
defparam \mem~682 .lut_mask = 16'hAACC;
defparam \mem~682 .sum_lutc_input = "datac";

dffeas \internal_out_payload[128] (
	.clk(wire_pll7_clk_0),
	.d(\mem~682_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[128]~q ),
	.prn(vcc));
defparam \internal_out_payload[128] .is_wysiwyg = "true";
defparam \internal_out_payload[128] .power_up = "low";

dffeas \mem~381 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector10),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~650_combout ),
	.q(\mem~381_q ),
	.prn(vcc));
defparam \mem~381 .is_wysiwyg = "true";
defparam \mem~381 .power_up = "low";

dffeas \mem~446 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector10),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~651_combout ),
	.q(\mem~446_q ),
	.prn(vcc));
defparam \mem~446 .is_wysiwyg = "true";
defparam \mem~446 .power_up = "low";

dffeas \mem~316 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector10),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~652_combout ),
	.q(\mem~316_q ),
	.prn(vcc));
defparam \mem~316 .is_wysiwyg = "true";
defparam \mem~316 .power_up = "low";

cycloneive_lcell_comb \mem~683 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~446_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~316_q ),
	.cin(gnd),
	.combout(\mem~683_combout ),
	.cout());
defparam \mem~683 .lut_mask = 16'hE5E0;
defparam \mem~683 .sum_lutc_input = "datac";

dffeas \mem~511 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector10),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~653_combout ),
	.q(\mem~511_q ),
	.prn(vcc));
defparam \mem~511 .is_wysiwyg = "true";
defparam \mem~511 .power_up = "low";

cycloneive_lcell_comb \mem~684 (
	.dataa(\mem~381_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~683_combout ),
	.datad(\mem~511_q ),
	.cin(gnd),
	.combout(\mem~684_combout ),
	.cout());
defparam \mem~684 .lut_mask = 16'hF838;
defparam \mem~684 .sum_lutc_input = "datac";

dffeas \mem~186 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector10),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~654_combout ),
	.q(\mem~186_q ),
	.prn(vcc));
defparam \mem~186 .is_wysiwyg = "true";
defparam \mem~186 .power_up = "low";

dffeas \mem~121 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector10),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~655_combout ),
	.q(\mem~121_q ),
	.prn(vcc));
defparam \mem~121 .is_wysiwyg = "true";
defparam \mem~121 .power_up = "low";

dffeas \mem~56 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector10),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~656_combout ),
	.q(\mem~56_q ),
	.prn(vcc));
defparam \mem~56 .is_wysiwyg = "true";
defparam \mem~56 .power_up = "low";

cycloneive_lcell_comb \mem~685 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~121_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~56_q ),
	.cin(gnd),
	.combout(\mem~685_combout ),
	.cout());
defparam \mem~685 .lut_mask = 16'hE5E0;
defparam \mem~685 .sum_lutc_input = "datac";

dffeas \mem~251 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector10),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~657_combout ),
	.q(\mem~251_q ),
	.prn(vcc));
defparam \mem~251 .is_wysiwyg = "true";
defparam \mem~251 .power_up = "low";

cycloneive_lcell_comb \mem~686 (
	.dataa(\mem~186_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~685_combout ),
	.datad(\mem~251_q ),
	.cin(gnd),
	.combout(\mem~686_combout ),
	.cout());
defparam \mem~686 .lut_mask = 16'hF838;
defparam \mem~686 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~687 (
	.dataa(\mem~684_combout ),
	.datab(\mem~686_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~687_combout ),
	.cout());
defparam \mem~687 .lut_mask = 16'hAACC;
defparam \mem~687 .sum_lutc_input = "datac";

dffeas \internal_out_payload[129] (
	.clk(wire_pll7_clk_0),
	.d(\mem~687_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[129]~q ),
	.prn(vcc));
defparam \internal_out_payload[129] .is_wysiwyg = "true";
defparam \internal_out_payload[129] .power_up = "low";

dffeas \mem~382 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector9),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~650_combout ),
	.q(\mem~382_q ),
	.prn(vcc));
defparam \mem~382 .is_wysiwyg = "true";
defparam \mem~382 .power_up = "low";

dffeas \mem~447 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector9),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~651_combout ),
	.q(\mem~447_q ),
	.prn(vcc));
defparam \mem~447 .is_wysiwyg = "true";
defparam \mem~447 .power_up = "low";

dffeas \mem~317 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector9),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~652_combout ),
	.q(\mem~317_q ),
	.prn(vcc));
defparam \mem~317 .is_wysiwyg = "true";
defparam \mem~317 .power_up = "low";

cycloneive_lcell_comb \mem~688 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~447_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~317_q ),
	.cin(gnd),
	.combout(\mem~688_combout ),
	.cout());
defparam \mem~688 .lut_mask = 16'hE5E0;
defparam \mem~688 .sum_lutc_input = "datac";

dffeas \mem~512 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector9),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~653_combout ),
	.q(\mem~512_q ),
	.prn(vcc));
defparam \mem~512 .is_wysiwyg = "true";
defparam \mem~512 .power_up = "low";

cycloneive_lcell_comb \mem~689 (
	.dataa(\mem~382_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~688_combout ),
	.datad(\mem~512_q ),
	.cin(gnd),
	.combout(\mem~689_combout ),
	.cout());
defparam \mem~689 .lut_mask = 16'hF838;
defparam \mem~689 .sum_lutc_input = "datac";

dffeas \mem~187 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector9),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~654_combout ),
	.q(\mem~187_q ),
	.prn(vcc));
defparam \mem~187 .is_wysiwyg = "true";
defparam \mem~187 .power_up = "low";

dffeas \mem~122 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector9),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~655_combout ),
	.q(\mem~122_q ),
	.prn(vcc));
defparam \mem~122 .is_wysiwyg = "true";
defparam \mem~122 .power_up = "low";

dffeas \mem~57 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector9),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~656_combout ),
	.q(\mem~57_q ),
	.prn(vcc));
defparam \mem~57 .is_wysiwyg = "true";
defparam \mem~57 .power_up = "low";

cycloneive_lcell_comb \mem~690 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~122_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~57_q ),
	.cin(gnd),
	.combout(\mem~690_combout ),
	.cout());
defparam \mem~690 .lut_mask = 16'hE5E0;
defparam \mem~690 .sum_lutc_input = "datac";

dffeas \mem~252 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector9),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~657_combout ),
	.q(\mem~252_q ),
	.prn(vcc));
defparam \mem~252 .is_wysiwyg = "true";
defparam \mem~252 .power_up = "low";

cycloneive_lcell_comb \mem~691 (
	.dataa(\mem~187_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~690_combout ),
	.datad(\mem~252_q ),
	.cin(gnd),
	.combout(\mem~691_combout ),
	.cout());
defparam \mem~691 .lut_mask = 16'hF838;
defparam \mem~691 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~692 (
	.dataa(\mem~689_combout ),
	.datab(\mem~691_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~692_combout ),
	.cout());
defparam \mem~692 .lut_mask = 16'hAACC;
defparam \mem~692 .sum_lutc_input = "datac";

dffeas \internal_out_payload[130] (
	.clk(wire_pll7_clk_0),
	.d(\mem~692_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[130]~q ),
	.prn(vcc));
defparam \internal_out_payload[130] .is_wysiwyg = "true";
defparam \internal_out_payload[130] .power_up = "low";

dffeas \mem~383 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector8),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~650_combout ),
	.q(\mem~383_q ),
	.prn(vcc));
defparam \mem~383 .is_wysiwyg = "true";
defparam \mem~383 .power_up = "low";

dffeas \mem~448 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector8),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~651_combout ),
	.q(\mem~448_q ),
	.prn(vcc));
defparam \mem~448 .is_wysiwyg = "true";
defparam \mem~448 .power_up = "low";

dffeas \mem~318 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector8),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~652_combout ),
	.q(\mem~318_q ),
	.prn(vcc));
defparam \mem~318 .is_wysiwyg = "true";
defparam \mem~318 .power_up = "low";

cycloneive_lcell_comb \mem~693 (
	.dataa(\mem_rd_ptr[0]~2_combout ),
	.datab(\mem~448_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~318_q ),
	.cin(gnd),
	.combout(\mem~693_combout ),
	.cout());
defparam \mem~693 .lut_mask = 16'hE5E0;
defparam \mem~693 .sum_lutc_input = "datac";

dffeas \mem~513 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector8),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~653_combout ),
	.q(\mem~513_q ),
	.prn(vcc));
defparam \mem~513 .is_wysiwyg = "true";
defparam \mem~513 .power_up = "low";

cycloneive_lcell_comb \mem~694 (
	.dataa(\mem~383_q ),
	.datab(\mem_rd_ptr[0]~2_combout ),
	.datac(\mem~693_combout ),
	.datad(\mem~513_q ),
	.cin(gnd),
	.combout(\mem~694_combout ),
	.cout());
defparam \mem~694 .lut_mask = 16'hF838;
defparam \mem~694 .sum_lutc_input = "datac";

dffeas \mem~188 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector8),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~654_combout ),
	.q(\mem~188_q ),
	.prn(vcc));
defparam \mem~188 .is_wysiwyg = "true";
defparam \mem~188 .power_up = "low";

dffeas \mem~123 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector8),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~655_combout ),
	.q(\mem~123_q ),
	.prn(vcc));
defparam \mem~123 .is_wysiwyg = "true";
defparam \mem~123 .power_up = "low";

dffeas \mem~58 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector8),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~656_combout ),
	.q(\mem~58_q ),
	.prn(vcc));
defparam \mem~58 .is_wysiwyg = "true";
defparam \mem~58 .power_up = "low";

cycloneive_lcell_comb \mem~695 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~123_q ),
	.datac(\mem_rd_ptr[0]~2_combout ),
	.datad(\mem~58_q ),
	.cin(gnd),
	.combout(\mem~695_combout ),
	.cout());
defparam \mem~695 .lut_mask = 16'hE5E0;
defparam \mem~695 .sum_lutc_input = "datac";

dffeas \mem~253 (
	.clk(clock_bridge_0_in_clk_clk),
	.d(Selector8),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~657_combout ),
	.q(\mem~253_q ),
	.prn(vcc));
defparam \mem~253 .is_wysiwyg = "true";
defparam \mem~253 .power_up = "low";

cycloneive_lcell_comb \mem~696 (
	.dataa(\mem~188_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~695_combout ),
	.datad(\mem~253_q ),
	.cin(gnd),
	.combout(\mem~696_combout ),
	.cout());
defparam \mem~696 .lut_mask = 16'hF838;
defparam \mem~696 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~697 (
	.dataa(\mem~694_combout ),
	.datab(\mem~696_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~0_combout ),
	.cin(gnd),
	.combout(\mem~697_combout ),
	.cout());
defparam \mem~697 .lut_mask = 16'hAACC;
defparam \mem~697 .sum_lutc_input = "datac";

dffeas \internal_out_payload[131] (
	.clk(wire_pll7_clk_0),
	.d(\mem~697_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[131]~q ),
	.prn(vcc));
defparam \internal_out_payload[131] .is_wysiwyg = "true";
defparam \internal_out_payload[131] .power_up = "low";

endmodule

module cycloneiv_altera_dcfifo_synchronizer_bundle_4 (
	altera_reset_synchronizer_int_chain_out,
	dreg_1,
	dreg_11,
	dreg_12,
	dreg_13,
	out_rd_ptr_gray_1,
	out_rd_ptr_gray_0,
	out_rd_ptr_gray_3,
	out_rd_ptr_gray_2,
	clock_bridge_0_in_clk_clk)/* synthesis synthesis_greybox=0 */;
input 	altera_reset_synchronizer_int_chain_out;
output 	dreg_1;
output 	dreg_11;
output 	dreg_12;
output 	dreg_13;
input 	out_rd_ptr_gray_1;
input 	out_rd_ptr_gray_0;
input 	out_rd_ptr_gray_3;
input 	out_rd_ptr_gray_2;
input 	clock_bridge_0_in_clk_clk;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;



cycloneiv_altera_std_synchronizer_nocut_19 \sync[3].u (
	.reset_n(altera_reset_synchronizer_int_chain_out),
	.dreg_1(dreg_12),
	.din(out_rd_ptr_gray_3),
	.clk(clock_bridge_0_in_clk_clk));

cycloneiv_altera_std_synchronizer_nocut_18 \sync[2].u (
	.reset_n(altera_reset_synchronizer_int_chain_out),
	.dreg_1(dreg_13),
	.din(out_rd_ptr_gray_2),
	.clk(clock_bridge_0_in_clk_clk));

cycloneiv_altera_std_synchronizer_nocut_17 \sync[1].u (
	.reset_n(altera_reset_synchronizer_int_chain_out),
	.dreg_1(dreg_1),
	.din(out_rd_ptr_gray_1),
	.clk(clock_bridge_0_in_clk_clk));

cycloneiv_altera_std_synchronizer_nocut_16 \sync[0].u (
	.reset_n(altera_reset_synchronizer_int_chain_out),
	.dreg_1(dreg_11),
	.din(out_rd_ptr_gray_0),
	.clk(clock_bridge_0_in_clk_clk));

endmodule

module cycloneiv_altera_std_synchronizer_nocut_16 (
	reset_n,
	dreg_1,
	din,
	clk)/* synthesis synthesis_greybox=0 */;
input 	reset_n;
output 	dreg_1;
input 	din;
input 	clk;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \din_s1~q ;
wire \dreg[0]~q ;


dffeas \dreg[1] (
	.clk(clk),
	.d(\dreg[0]~q ),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(dreg_1),
	.prn(vcc));
defparam \dreg[1] .is_wysiwyg = "true";
defparam \dreg[1] .power_up = "low";

dffeas din_s1(
	.clk(clk),
	.d(din),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\din_s1~q ),
	.prn(vcc));
defparam din_s1.is_wysiwyg = "true";
defparam din_s1.power_up = "low";

dffeas \dreg[0] (
	.clk(clk),
	.d(\din_s1~q ),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\dreg[0]~q ),
	.prn(vcc));
defparam \dreg[0] .is_wysiwyg = "true";
defparam \dreg[0] .power_up = "low";

endmodule

module cycloneiv_altera_std_synchronizer_nocut_17 (
	reset_n,
	dreg_1,
	din,
	clk)/* synthesis synthesis_greybox=0 */;
input 	reset_n;
output 	dreg_1;
input 	din;
input 	clk;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \din_s1~q ;
wire \dreg[0]~q ;


dffeas \dreg[1] (
	.clk(clk),
	.d(\dreg[0]~q ),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(dreg_1),
	.prn(vcc));
defparam \dreg[1] .is_wysiwyg = "true";
defparam \dreg[1] .power_up = "low";

dffeas din_s1(
	.clk(clk),
	.d(din),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\din_s1~q ),
	.prn(vcc));
defparam din_s1.is_wysiwyg = "true";
defparam din_s1.power_up = "low";

dffeas \dreg[0] (
	.clk(clk),
	.d(\din_s1~q ),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\dreg[0]~q ),
	.prn(vcc));
defparam \dreg[0] .is_wysiwyg = "true";
defparam \dreg[0] .power_up = "low";

endmodule

module cycloneiv_altera_std_synchronizer_nocut_18 (
	reset_n,
	dreg_1,
	din,
	clk)/* synthesis synthesis_greybox=0 */;
input 	reset_n;
output 	dreg_1;
input 	din;
input 	clk;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \din_s1~q ;
wire \dreg[0]~q ;


dffeas \dreg[1] (
	.clk(clk),
	.d(\dreg[0]~q ),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(dreg_1),
	.prn(vcc));
defparam \dreg[1] .is_wysiwyg = "true";
defparam \dreg[1] .power_up = "low";

dffeas din_s1(
	.clk(clk),
	.d(din),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\din_s1~q ),
	.prn(vcc));
defparam din_s1.is_wysiwyg = "true";
defparam din_s1.power_up = "low";

dffeas \dreg[0] (
	.clk(clk),
	.d(\din_s1~q ),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\dreg[0]~q ),
	.prn(vcc));
defparam \dreg[0] .is_wysiwyg = "true";
defparam \dreg[0] .power_up = "low";

endmodule

module cycloneiv_altera_std_synchronizer_nocut_19 (
	reset_n,
	dreg_1,
	din,
	clk)/* synthesis synthesis_greybox=0 */;
input 	reset_n;
output 	dreg_1;
input 	din;
input 	clk;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \din_s1~q ;
wire \dreg[0]~q ;


dffeas \dreg[1] (
	.clk(clk),
	.d(\dreg[0]~q ),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(dreg_1),
	.prn(vcc));
defparam \dreg[1] .is_wysiwyg = "true";
defparam \dreg[1] .power_up = "low";

dffeas din_s1(
	.clk(clk),
	.d(din),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\din_s1~q ),
	.prn(vcc));
defparam din_s1.is_wysiwyg = "true";
defparam din_s1.power_up = "low";

dffeas \dreg[0] (
	.clk(clk),
	.d(\din_s1~q ),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\dreg[0]~q ),
	.prn(vcc));
defparam \dreg[0] .is_wysiwyg = "true";
defparam \dreg[0] .power_up = "low";

endmodule

module cycloneiv_altera_dcfifo_synchronizer_bundle_5 (
	wire_pll7_clk_0,
	r_sync_rst,
	dreg_1,
	dreg_11,
	dreg_12,
	dreg_13,
	in_wr_ptr_gray_0,
	in_wr_ptr_gray_1,
	in_wr_ptr_gray_2,
	in_wr_ptr_gray_3)/* synthesis synthesis_greybox=0 */;
input 	wire_pll7_clk_0;
input 	r_sync_rst;
output 	dreg_1;
output 	dreg_11;
output 	dreg_12;
output 	dreg_13;
input 	in_wr_ptr_gray_0;
input 	in_wr_ptr_gray_1;
input 	in_wr_ptr_gray_2;
input 	in_wr_ptr_gray_3;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;



cycloneiv_altera_std_synchronizer_nocut_23 \sync[3].u (
	.clk(wire_pll7_clk_0),
	.reset_n(r_sync_rst),
	.dreg_1(dreg_13),
	.din(in_wr_ptr_gray_3));

cycloneiv_altera_std_synchronizer_nocut_22 \sync[2].u (
	.clk(wire_pll7_clk_0),
	.reset_n(r_sync_rst),
	.dreg_1(dreg_12),
	.din(in_wr_ptr_gray_2));

cycloneiv_altera_std_synchronizer_nocut_21 \sync[1].u (
	.clk(wire_pll7_clk_0),
	.reset_n(r_sync_rst),
	.dreg_1(dreg_11),
	.din(in_wr_ptr_gray_1));

cycloneiv_altera_std_synchronizer_nocut_20 \sync[0].u (
	.clk(wire_pll7_clk_0),
	.reset_n(r_sync_rst),
	.dreg_1(dreg_1),
	.din(in_wr_ptr_gray_0));

endmodule

module cycloneiv_altera_std_synchronizer_nocut_20 (
	clk,
	reset_n,
	dreg_1,
	din)/* synthesis synthesis_greybox=0 */;
input 	clk;
input 	reset_n;
output 	dreg_1;
input 	din;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \din_s1~q ;
wire \dreg[0]~q ;


dffeas \dreg[1] (
	.clk(clk),
	.d(\dreg[0]~q ),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(dreg_1),
	.prn(vcc));
defparam \dreg[1] .is_wysiwyg = "true";
defparam \dreg[1] .power_up = "low";

dffeas din_s1(
	.clk(clk),
	.d(din),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\din_s1~q ),
	.prn(vcc));
defparam din_s1.is_wysiwyg = "true";
defparam din_s1.power_up = "low";

dffeas \dreg[0] (
	.clk(clk),
	.d(\din_s1~q ),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\dreg[0]~q ),
	.prn(vcc));
defparam \dreg[0] .is_wysiwyg = "true";
defparam \dreg[0] .power_up = "low";

endmodule

module cycloneiv_altera_std_synchronizer_nocut_21 (
	clk,
	reset_n,
	dreg_1,
	din)/* synthesis synthesis_greybox=0 */;
input 	clk;
input 	reset_n;
output 	dreg_1;
input 	din;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \din_s1~q ;
wire \dreg[0]~q ;


dffeas \dreg[1] (
	.clk(clk),
	.d(\dreg[0]~q ),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(dreg_1),
	.prn(vcc));
defparam \dreg[1] .is_wysiwyg = "true";
defparam \dreg[1] .power_up = "low";

dffeas din_s1(
	.clk(clk),
	.d(din),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\din_s1~q ),
	.prn(vcc));
defparam din_s1.is_wysiwyg = "true";
defparam din_s1.power_up = "low";

dffeas \dreg[0] (
	.clk(clk),
	.d(\din_s1~q ),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\dreg[0]~q ),
	.prn(vcc));
defparam \dreg[0] .is_wysiwyg = "true";
defparam \dreg[0] .power_up = "low";

endmodule

module cycloneiv_altera_std_synchronizer_nocut_22 (
	clk,
	reset_n,
	dreg_1,
	din)/* synthesis synthesis_greybox=0 */;
input 	clk;
input 	reset_n;
output 	dreg_1;
input 	din;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \din_s1~q ;
wire \dreg[0]~q ;


dffeas \dreg[1] (
	.clk(clk),
	.d(\dreg[0]~q ),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(dreg_1),
	.prn(vcc));
defparam \dreg[1] .is_wysiwyg = "true";
defparam \dreg[1] .power_up = "low";

dffeas din_s1(
	.clk(clk),
	.d(din),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\din_s1~q ),
	.prn(vcc));
defparam din_s1.is_wysiwyg = "true";
defparam din_s1.power_up = "low";

dffeas \dreg[0] (
	.clk(clk),
	.d(\din_s1~q ),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\dreg[0]~q ),
	.prn(vcc));
defparam \dreg[0] .is_wysiwyg = "true";
defparam \dreg[0] .power_up = "low";

endmodule

module cycloneiv_altera_std_synchronizer_nocut_23 (
	clk,
	reset_n,
	dreg_1,
	din)/* synthesis synthesis_greybox=0 */;
input 	clk;
input 	reset_n;
output 	dreg_1;
input 	din;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \din_s1~q ;
wire \dreg[0]~q ;


dffeas \dreg[1] (
	.clk(clk),
	.d(\dreg[0]~q ),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(dreg_1),
	.prn(vcc));
defparam \dreg[1] .is_wysiwyg = "true";
defparam \dreg[1] .power_up = "low";

dffeas din_s1(
	.clk(clk),
	.d(din),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\din_s1~q ),
	.prn(vcc));
defparam din_s1.is_wysiwyg = "true";
defparam din_s1.power_up = "low";

dffeas \dreg[0] (
	.clk(clk),
	.d(\din_s1~q ),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\dreg[0]~q ),
	.prn(vcc));
defparam \dreg[0] .is_wysiwyg = "true";
defparam \dreg[0] .power_up = "low";

endmodule

module cycloneiv_altera_avalon_dc_fifo_4 (
	wire_pll7_clk_0,
	altera_reset_synchronizer_int_chain_out,
	out_valid1,
	out_payload_146,
	full0,
	out_payload_147,
	out_payload_160,
	mem_144_0,
	mem_106_0,
	mem_107_0,
	next_in_wr_ptr,
	always0,
	rp_valid,
	full1,
	mem_145_0,
	source_endofpacket,
	r_sync_rst,
	clock_bridge_0_in_clk_clk)/* synthesis synthesis_greybox=0 */;
input 	wire_pll7_clk_0;
input 	altera_reset_synchronizer_int_chain_out;
output 	out_valid1;
output 	out_payload_146;
input 	full0;
output 	out_payload_147;
output 	out_payload_160;
input 	mem_144_0;
input 	mem_106_0;
input 	mem_107_0;
output 	next_in_wr_ptr;
input 	always0;
input 	rp_valid;
output 	full1;
input 	mem_145_0;
input 	source_endofpacket;
input 	r_sync_rst;
input 	clock_bridge_0_in_clk_clk;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \write_crosser|sync[0].u|dreg[1]~q ;
wire \write_crosser|sync[1].u|dreg[1]~q ;
wire \write_crosser|sync[2].u|dreg[1]~q ;
wire \write_crosser|sync[3].u|dreg[1]~q ;
wire \read_crosser|sync[1].u|dreg[1]~q ;
wire \read_crosser|sync[0].u|dreg[1]~q ;
wire \read_crosser|sync[3].u|dreg[1]~q ;
wire \read_crosser|sync[2].u|dreg[1]~q ;
wire \in_wr_ptr_gray[0]~q ;
wire \in_wr_ptr_gray[1]~q ;
wire \in_wr_ptr_gray[2]~q ;
wire \in_wr_ptr_gray[3]~q ;
wire \Add0~1_combout ;
wire \bin2gray~0_combout ;
wire \bin2gray~1_combout ;
wire \out_rd_ptr_gray[1]~q ;
wire \out_rd_ptr_gray[0]~q ;
wire \out_rd_ptr_gray[3]~q ;
wire \out_rd_ptr_gray[2]~q ;
wire \bin2gray~2_combout ;
wire \Add1~1_combout ;
wire \bin2gray~3_combout ;
wire \out_rd_ptr[0]~q ;
wire \mem_rd_ptr[0]~0_combout ;
wire \out_rd_ptr[1]~q ;
wire \next_out_rd_ptr~0_combout ;
wire \mem_rd_ptr[1]~1_combout ;
wire \out_rd_ptr[2]~q ;
wire \mem_rd_ptr[2]~2_combout ;
wire \out_rd_ptr[3]~q ;
wire \Add1~0_combout ;
wire \next_out_rd_ptr[3]~1_combout ;
wire \Equal0~0_combout ;
wire \Equal0~1_combout ;
wire \Equal0~2_combout ;
wire \empty~q ;
wire \internal_out_ready~combout ;
wire \next_in_wr_ptr~3_combout ;
wire \next_in_wr_ptr[0]~4_combout ;
wire \in_wr_ptr[0]~q ;
wire \next_in_wr_ptr[1]~5_combout ;
wire \in_wr_ptr[1]~q ;
wire \next_in_wr_ptr[2]~7_combout ;
wire \in_wr_ptr[2]~q ;
wire \mem~43_combout ;
wire \mem~15_q ;
wire \mem~44_combout ;
wire \mem~18_q ;
wire \mem~45_combout ;
wire \mem~12_q ;
wire \mem~28_combout ;
wire \mem~49_combout ;
wire \mem~21_q ;
wire \mem~29_combout ;
wire \mem~46_combout ;
wire \mem~6_q ;
wire \mem~47_combout ;
wire \mem~3_q ;
wire \mem~48_combout ;
wire \mem~0_q ;
wire \mem~30_combout ;
wire \mem~50_combout ;
wire \mem~9_q ;
wire \mem~31_combout ;
wire \mem~32_combout ;
wire \internal_out_payload[146]~q ;
wire \mem~16_q ;
wire \mem~19_q ;
wire \mem~13_q ;
wire \mem~33_combout ;
wire \mem~22_q ;
wire \mem~34_combout ;
wire \mem~7_q ;
wire \mem~4_q ;
wire \mem~1_q ;
wire \mem~35_combout ;
wire \mem~10_q ;
wire \mem~36_combout ;
wire \mem~37_combout ;
wire \internal_out_payload[147]~q ;
wire \mem~17_q ;
wire \mem~20_q ;
wire \mem~14_q ;
wire \mem~38_combout ;
wire \mem~23_q ;
wire \mem~39_combout ;
wire \mem~8_q ;
wire \mem~5_q ;
wire \mem~2_q ;
wire \mem~40_combout ;
wire \mem~11_q ;
wire \mem~41_combout ;
wire \mem~42_combout ;
wire \internal_out_payload[160]~q ;
wire \in_wr_ptr[3]~q ;
wire \Add0~0_combout ;
wire \next_in_wr_ptr[3]~6_combout ;
wire \full~0_combout ;
wire \full~1_combout ;
wire \full~2_combout ;


cycloneiv_altera_dcfifo_synchronizer_bundle_6 read_crosser(
	.wire_pll7_clk_0(wire_pll7_clk_0),
	.r_sync_rst(r_sync_rst),
	.dreg_1(\read_crosser|sync[1].u|dreg[1]~q ),
	.dreg_11(\read_crosser|sync[0].u|dreg[1]~q ),
	.dreg_12(\read_crosser|sync[3].u|dreg[1]~q ),
	.dreg_13(\read_crosser|sync[2].u|dreg[1]~q ),
	.out_rd_ptr_gray_1(\out_rd_ptr_gray[1]~q ),
	.out_rd_ptr_gray_0(\out_rd_ptr_gray[0]~q ),
	.out_rd_ptr_gray_3(\out_rd_ptr_gray[3]~q ),
	.out_rd_ptr_gray_2(\out_rd_ptr_gray[2]~q ));

cycloneiv_altera_dcfifo_synchronizer_bundle_7 write_crosser(
	.altera_reset_synchronizer_int_chain_out(altera_reset_synchronizer_int_chain_out),
	.dreg_1(\write_crosser|sync[0].u|dreg[1]~q ),
	.dreg_11(\write_crosser|sync[1].u|dreg[1]~q ),
	.dreg_12(\write_crosser|sync[2].u|dreg[1]~q ),
	.dreg_13(\write_crosser|sync[3].u|dreg[1]~q ),
	.in_wr_ptr_gray_0(\in_wr_ptr_gray[0]~q ),
	.in_wr_ptr_gray_1(\in_wr_ptr_gray[1]~q ),
	.in_wr_ptr_gray_2(\in_wr_ptr_gray[2]~q ),
	.in_wr_ptr_gray_3(\in_wr_ptr_gray[3]~q ),
	.clock_bridge_0_in_clk_clk(clock_bridge_0_in_clk_clk));

dffeas \in_wr_ptr_gray[0] (
	.clk(wire_pll7_clk_0),
	.d(\Add0~1_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\in_wr_ptr_gray[0]~q ),
	.prn(vcc));
defparam \in_wr_ptr_gray[0] .is_wysiwyg = "true";
defparam \in_wr_ptr_gray[0] .power_up = "low";

dffeas \in_wr_ptr_gray[1] (
	.clk(wire_pll7_clk_0),
	.d(\bin2gray~0_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\in_wr_ptr_gray[1]~q ),
	.prn(vcc));
defparam \in_wr_ptr_gray[1] .is_wysiwyg = "true";
defparam \in_wr_ptr_gray[1] .power_up = "low";

dffeas \in_wr_ptr_gray[2] (
	.clk(wire_pll7_clk_0),
	.d(\bin2gray~1_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\in_wr_ptr_gray[2]~q ),
	.prn(vcc));
defparam \in_wr_ptr_gray[2] .is_wysiwyg = "true";
defparam \in_wr_ptr_gray[2] .power_up = "low";

dffeas \in_wr_ptr_gray[3] (
	.clk(wire_pll7_clk_0),
	.d(\in_wr_ptr[3]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\in_wr_ptr_gray[3]~q ),
	.prn(vcc));
defparam \in_wr_ptr_gray[3] .is_wysiwyg = "true";
defparam \in_wr_ptr_gray[3] .power_up = "low";

cycloneive_lcell_comb \Add0~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\in_wr_ptr[0]~q ),
	.datad(\in_wr_ptr[1]~q ),
	.cin(gnd),
	.combout(\Add0~1_combout ),
	.cout());
defparam \Add0~1 .lut_mask = 16'h0FF0;
defparam \Add0~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \bin2gray~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\in_wr_ptr[1]~q ),
	.datad(\in_wr_ptr[2]~q ),
	.cin(gnd),
	.combout(\bin2gray~0_combout ),
	.cout());
defparam \bin2gray~0 .lut_mask = 16'h0FF0;
defparam \bin2gray~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \bin2gray~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\in_wr_ptr[2]~q ),
	.datad(\in_wr_ptr[3]~q ),
	.cin(gnd),
	.combout(\bin2gray~1_combout ),
	.cout());
defparam \bin2gray~1 .lut_mask = 16'h0FF0;
defparam \bin2gray~1 .sum_lutc_input = "datac";

dffeas \out_rd_ptr_gray[1] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\bin2gray~2_combout ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\out_rd_ptr_gray[1]~q ),
	.prn(vcc));
defparam \out_rd_ptr_gray[1] .is_wysiwyg = "true";
defparam \out_rd_ptr_gray[1] .power_up = "low";

dffeas \out_rd_ptr_gray[0] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\Add1~1_combout ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\out_rd_ptr_gray[0]~q ),
	.prn(vcc));
defparam \out_rd_ptr_gray[0] .is_wysiwyg = "true";
defparam \out_rd_ptr_gray[0] .power_up = "low";

dffeas \out_rd_ptr_gray[3] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\out_rd_ptr[3]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\out_rd_ptr_gray[3]~q ),
	.prn(vcc));
defparam \out_rd_ptr_gray[3] .is_wysiwyg = "true";
defparam \out_rd_ptr_gray[3] .power_up = "low";

dffeas \out_rd_ptr_gray[2] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\bin2gray~3_combout ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\out_rd_ptr_gray[2]~q ),
	.prn(vcc));
defparam \out_rd_ptr_gray[2] .is_wysiwyg = "true";
defparam \out_rd_ptr_gray[2] .power_up = "low";

cycloneive_lcell_comb \bin2gray~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\out_rd_ptr[1]~q ),
	.datad(\out_rd_ptr[2]~q ),
	.cin(gnd),
	.combout(\bin2gray~2_combout ),
	.cout());
defparam \bin2gray~2 .lut_mask = 16'h0FF0;
defparam \bin2gray~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add1~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\out_rd_ptr[1]~q ),
	.datad(\out_rd_ptr[0]~q ),
	.cin(gnd),
	.combout(\Add1~1_combout ),
	.cout());
defparam \Add1~1 .lut_mask = 16'h0FF0;
defparam \Add1~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \bin2gray~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\out_rd_ptr[2]~q ),
	.datad(\out_rd_ptr[3]~q ),
	.cin(gnd),
	.combout(\bin2gray~3_combout ),
	.cout());
defparam \bin2gray~3 .lut_mask = 16'h0FF0;
defparam \bin2gray~3 .sum_lutc_input = "datac";

dffeas out_valid(
	.clk(clock_bridge_0_in_clk_clk),
	.d(\empty~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_valid1),
	.prn(vcc));
defparam out_valid.is_wysiwyg = "true";
defparam out_valid.power_up = "low";

dffeas \out_payload[146] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[146]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_146),
	.prn(vcc));
defparam \out_payload[146] .is_wysiwyg = "true";
defparam \out_payload[146] .power_up = "low";

dffeas \out_payload[147] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[147]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_147),
	.prn(vcc));
defparam \out_payload[147] .is_wysiwyg = "true";
defparam \out_payload[147] .power_up = "low";

dffeas \out_payload[160] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[160]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_160),
	.prn(vcc));
defparam \out_payload[160] .is_wysiwyg = "true";
defparam \out_payload[160] .power_up = "low";

cycloneive_lcell_comb \next_in_wr_ptr~2 (
	.dataa(mem_106_0),
	.datab(gnd),
	.datac(gnd),
	.datad(mem_107_0),
	.cin(gnd),
	.combout(next_in_wr_ptr),
	.cout());
defparam \next_in_wr_ptr~2 .lut_mask = 16'h00AA;
defparam \next_in_wr_ptr~2 .sum_lutc_input = "datac";

dffeas full(
	.clk(wire_pll7_clk_0),
	.d(\full~2_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(full1),
	.prn(vcc));
defparam full.is_wysiwyg = "true";
defparam full.power_up = "low";

dffeas \out_rd_ptr[0] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem_rd_ptr[0]~0_combout ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\out_rd_ptr[0]~q ),
	.prn(vcc));
defparam \out_rd_ptr[0] .is_wysiwyg = "true";
defparam \out_rd_ptr[0] .power_up = "low";

cycloneive_lcell_comb \mem_rd_ptr[0]~0 (
	.dataa(full0),
	.datab(out_valid1),
	.datac(\out_rd_ptr[0]~q ),
	.datad(\empty~q ),
	.cin(gnd),
	.combout(\mem_rd_ptr[0]~0_combout ),
	.cout());
defparam \mem_rd_ptr[0]~0 .lut_mask = 16'h87F0;
defparam \mem_rd_ptr[0]~0 .sum_lutc_input = "datac";

dffeas \out_rd_ptr[1] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem_rd_ptr[1]~1_combout ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\out_rd_ptr[1]~q ),
	.prn(vcc));
defparam \out_rd_ptr[1] .is_wysiwyg = "true";
defparam \out_rd_ptr[1] .power_up = "low";

cycloneive_lcell_comb \next_out_rd_ptr~0 (
	.dataa(\empty~q ),
	.datab(gnd),
	.datac(full0),
	.datad(out_valid1),
	.cin(gnd),
	.combout(\next_out_rd_ptr~0_combout ),
	.cout());
defparam \next_out_rd_ptr~0 .lut_mask = 16'h0AAA;
defparam \next_out_rd_ptr~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem_rd_ptr[1]~1 (
	.dataa(gnd),
	.datab(\out_rd_ptr[1]~q ),
	.datac(\next_out_rd_ptr~0_combout ),
	.datad(\out_rd_ptr[0]~q ),
	.cin(gnd),
	.combout(\mem_rd_ptr[1]~1_combout ),
	.cout());
defparam \mem_rd_ptr[1]~1 .lut_mask = 16'h3CCC;
defparam \mem_rd_ptr[1]~1 .sum_lutc_input = "datac";

dffeas \out_rd_ptr[2] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem_rd_ptr[2]~2_combout ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\out_rd_ptr[2]~q ),
	.prn(vcc));
defparam \out_rd_ptr[2] .is_wysiwyg = "true";
defparam \out_rd_ptr[2] .power_up = "low";

cycloneive_lcell_comb \mem_rd_ptr[2]~2 (
	.dataa(\out_rd_ptr[2]~q ),
	.datab(\next_out_rd_ptr~0_combout ),
	.datac(\out_rd_ptr[1]~q ),
	.datad(\out_rd_ptr[0]~q ),
	.cin(gnd),
	.combout(\mem_rd_ptr[2]~2_combout ),
	.cout());
defparam \mem_rd_ptr[2]~2 .lut_mask = 16'h6AAA;
defparam \mem_rd_ptr[2]~2 .sum_lutc_input = "datac";

dffeas \out_rd_ptr[3] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\next_out_rd_ptr[3]~1_combout ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\out_rd_ptr[3]~q ),
	.prn(vcc));
defparam \out_rd_ptr[3] .is_wysiwyg = "true";
defparam \out_rd_ptr[3] .power_up = "low";

cycloneive_lcell_comb \Add1~0 (
	.dataa(\out_rd_ptr[3]~q ),
	.datab(\out_rd_ptr[1]~q ),
	.datac(\out_rd_ptr[0]~q ),
	.datad(\out_rd_ptr[2]~q ),
	.cin(gnd),
	.combout(\Add1~0_combout ),
	.cout());
defparam \Add1~0 .lut_mask = 16'h6AAA;
defparam \Add1~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \next_out_rd_ptr[3]~1 (
	.dataa(\Add1~0_combout ),
	.datab(\out_rd_ptr[3]~q ),
	.datac(gnd),
	.datad(\next_out_rd_ptr~0_combout ),
	.cin(gnd),
	.combout(\next_out_rd_ptr[3]~1_combout ),
	.cout());
defparam \next_out_rd_ptr[3]~1 .lut_mask = 16'hAACC;
defparam \next_out_rd_ptr[3]~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Equal0~0 (
	.dataa(\write_crosser|sync[2].u|dreg[1]~q ),
	.datab(\write_crosser|sync[3].u|dreg[1]~q ),
	.datac(\mem_rd_ptr[2]~2_combout ),
	.datad(\next_out_rd_ptr[3]~1_combout ),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
defparam \Equal0~0 .lut_mask = 16'h472E;
defparam \Equal0~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Equal0~1 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\write_crosser|sync[1].u|dreg[1]~q ),
	.datac(\mem_rd_ptr[2]~2_combout ),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
defparam \Equal0~1 .lut_mask = 16'h355C;
defparam \Equal0~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Equal0~2 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\write_crosser|sync[0].u|dreg[1]~q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\Equal0~1_combout ),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
defparam \Equal0~2 .lut_mask = 16'h9FF6;
defparam \Equal0~2 .sum_lutc_input = "datac";

dffeas empty(
	.clk(clock_bridge_0_in_clk_clk),
	.d(\Equal0~2_combout ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\empty~q ),
	.prn(vcc));
defparam empty.is_wysiwyg = "true";
defparam empty.power_up = "low";

cycloneive_lcell_comb internal_out_ready(
	.dataa(gnd),
	.datab(gnd),
	.datac(full0),
	.datad(out_valid1),
	.cin(gnd),
	.combout(\internal_out_ready~combout ),
	.cout());
defparam internal_out_ready.lut_mask = 16'h0FFF;
defparam internal_out_ready.sum_lutc_input = "datac";

cycloneive_lcell_comb \next_in_wr_ptr~3 (
	.dataa(next_in_wr_ptr),
	.datab(always0),
	.datac(rp_valid),
	.datad(full1),
	.cin(gnd),
	.combout(\next_in_wr_ptr~3_combout ),
	.cout());
defparam \next_in_wr_ptr~3 .lut_mask = 16'h008A;
defparam \next_in_wr_ptr~3 .sum_lutc_input = "datac";

cycloneive_lcell_comb \next_in_wr_ptr[0]~4 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\in_wr_ptr[0]~q ),
	.datad(\next_in_wr_ptr~3_combout ),
	.cin(gnd),
	.combout(\next_in_wr_ptr[0]~4_combout ),
	.cout());
defparam \next_in_wr_ptr[0]~4 .lut_mask = 16'h0FF0;
defparam \next_in_wr_ptr[0]~4 .sum_lutc_input = "datac";

dffeas \in_wr_ptr[0] (
	.clk(wire_pll7_clk_0),
	.d(\next_in_wr_ptr[0]~4_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\in_wr_ptr[0]~q ),
	.prn(vcc));
defparam \in_wr_ptr[0] .is_wysiwyg = "true";
defparam \in_wr_ptr[0] .power_up = "low";

cycloneive_lcell_comb \next_in_wr_ptr[1]~5 (
	.dataa(gnd),
	.datab(\in_wr_ptr[1]~q ),
	.datac(\in_wr_ptr[0]~q ),
	.datad(\next_in_wr_ptr~3_combout ),
	.cin(gnd),
	.combout(\next_in_wr_ptr[1]~5_combout ),
	.cout());
defparam \next_in_wr_ptr[1]~5 .lut_mask = 16'h3CCC;
defparam \next_in_wr_ptr[1]~5 .sum_lutc_input = "datac";

dffeas \in_wr_ptr[1] (
	.clk(wire_pll7_clk_0),
	.d(\next_in_wr_ptr[1]~5_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\in_wr_ptr[1]~q ),
	.prn(vcc));
defparam \in_wr_ptr[1] .is_wysiwyg = "true";
defparam \in_wr_ptr[1] .power_up = "low";

cycloneive_lcell_comb \next_in_wr_ptr[2]~7 (
	.dataa(\in_wr_ptr[0]~q ),
	.datab(\in_wr_ptr[1]~q ),
	.datac(\in_wr_ptr[2]~q ),
	.datad(\next_in_wr_ptr~3_combout ),
	.cin(gnd),
	.combout(\next_in_wr_ptr[2]~7_combout ),
	.cout());
defparam \next_in_wr_ptr[2]~7 .lut_mask = 16'h78F0;
defparam \next_in_wr_ptr[2]~7 .sum_lutc_input = "datac";

dffeas \in_wr_ptr[2] (
	.clk(wire_pll7_clk_0),
	.d(\next_in_wr_ptr[2]~7_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\in_wr_ptr[2]~q ),
	.prn(vcc));
defparam \in_wr_ptr[2] .is_wysiwyg = "true";
defparam \in_wr_ptr[2] .power_up = "low";

cycloneive_lcell_comb \mem~43 (
	.dataa(\in_wr_ptr[0]~q ),
	.datab(\in_wr_ptr[2]~q ),
	.datac(\next_in_wr_ptr~3_combout ),
	.datad(\in_wr_ptr[1]~q ),
	.cin(gnd),
	.combout(\mem~43_combout ),
	.cout());
defparam \mem~43 .lut_mask = 16'h0080;
defparam \mem~43 .sum_lutc_input = "datac";

dffeas \mem~15 (
	.clk(wire_pll7_clk_0),
	.d(mem_144_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~43_combout ),
	.q(\mem~15_q ),
	.prn(vcc));
defparam \mem~15 .is_wysiwyg = "true";
defparam \mem~15 .power_up = "low";

cycloneive_lcell_comb \mem~44 (
	.dataa(\in_wr_ptr[1]~q ),
	.datab(\in_wr_ptr[2]~q ),
	.datac(\next_in_wr_ptr~3_combout ),
	.datad(\in_wr_ptr[0]~q ),
	.cin(gnd),
	.combout(\mem~44_combout ),
	.cout());
defparam \mem~44 .lut_mask = 16'h0080;
defparam \mem~44 .sum_lutc_input = "datac";

dffeas \mem~18 (
	.clk(wire_pll7_clk_0),
	.d(mem_144_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~44_combout ),
	.q(\mem~18_q ),
	.prn(vcc));
defparam \mem~18 .is_wysiwyg = "true";
defparam \mem~18 .power_up = "low";

cycloneive_lcell_comb \mem~45 (
	.dataa(\in_wr_ptr[2]~q ),
	.datab(\next_in_wr_ptr~3_combout ),
	.datac(\in_wr_ptr[0]~q ),
	.datad(\in_wr_ptr[1]~q ),
	.cin(gnd),
	.combout(\mem~45_combout ),
	.cout());
defparam \mem~45 .lut_mask = 16'h0008;
defparam \mem~45 .sum_lutc_input = "datac";

dffeas \mem~12 (
	.clk(wire_pll7_clk_0),
	.d(mem_144_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~45_combout ),
	.q(\mem~12_q ),
	.prn(vcc));
defparam \mem~12 .is_wysiwyg = "true";
defparam \mem~12 .power_up = "low";

cycloneive_lcell_comb \mem~28 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~18_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~12_q ),
	.cin(gnd),
	.combout(\mem~28_combout ),
	.cout());
defparam \mem~28 .lut_mask = 16'hE5E0;
defparam \mem~28 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~49 (
	.dataa(\in_wr_ptr[0]~q ),
	.datab(\in_wr_ptr[1]~q ),
	.datac(\in_wr_ptr[2]~q ),
	.datad(\next_in_wr_ptr~3_combout ),
	.cin(gnd),
	.combout(\mem~49_combout ),
	.cout());
defparam \mem~49 .lut_mask = 16'h8000;
defparam \mem~49 .sum_lutc_input = "datac";

dffeas \mem~21 (
	.clk(wire_pll7_clk_0),
	.d(mem_144_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~49_combout ),
	.q(\mem~21_q ),
	.prn(vcc));
defparam \mem~21 .is_wysiwyg = "true";
defparam \mem~21 .power_up = "low";

cycloneive_lcell_comb \mem~29 (
	.dataa(\mem~15_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~28_combout ),
	.datad(\mem~21_q ),
	.cin(gnd),
	.combout(\mem~29_combout ),
	.cout());
defparam \mem~29 .lut_mask = 16'hF838;
defparam \mem~29 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~46 (
	.dataa(\in_wr_ptr[1]~q ),
	.datab(\next_in_wr_ptr~3_combout ),
	.datac(\in_wr_ptr[0]~q ),
	.datad(\in_wr_ptr[2]~q ),
	.cin(gnd),
	.combout(\mem~46_combout ),
	.cout());
defparam \mem~46 .lut_mask = 16'h0008;
defparam \mem~46 .sum_lutc_input = "datac";

dffeas \mem~6 (
	.clk(wire_pll7_clk_0),
	.d(mem_144_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~46_combout ),
	.q(\mem~6_q ),
	.prn(vcc));
defparam \mem~6 .is_wysiwyg = "true";
defparam \mem~6 .power_up = "low";

cycloneive_lcell_comb \mem~47 (
	.dataa(\in_wr_ptr[0]~q ),
	.datab(\next_in_wr_ptr~3_combout ),
	.datac(\in_wr_ptr[1]~q ),
	.datad(\in_wr_ptr[2]~q ),
	.cin(gnd),
	.combout(\mem~47_combout ),
	.cout());
defparam \mem~47 .lut_mask = 16'h0008;
defparam \mem~47 .sum_lutc_input = "datac";

dffeas \mem~3 (
	.clk(wire_pll7_clk_0),
	.d(mem_144_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~47_combout ),
	.q(\mem~3_q ),
	.prn(vcc));
defparam \mem~3 .is_wysiwyg = "true";
defparam \mem~3 .power_up = "low";

cycloneive_lcell_comb \mem~48 (
	.dataa(\next_in_wr_ptr~3_combout ),
	.datab(\in_wr_ptr[0]~q ),
	.datac(\in_wr_ptr[1]~q ),
	.datad(\in_wr_ptr[2]~q ),
	.cin(gnd),
	.combout(\mem~48_combout ),
	.cout());
defparam \mem~48 .lut_mask = 16'h0002;
defparam \mem~48 .sum_lutc_input = "datac";

dffeas \mem~0 (
	.clk(wire_pll7_clk_0),
	.d(mem_144_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~48_combout ),
	.q(\mem~0_q ),
	.prn(vcc));
defparam \mem~0 .is_wysiwyg = "true";
defparam \mem~0 .power_up = "low";

cycloneive_lcell_comb \mem~30 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~3_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~0_q ),
	.cin(gnd),
	.combout(\mem~30_combout ),
	.cout());
defparam \mem~30 .lut_mask = 16'hE5E0;
defparam \mem~30 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~50 (
	.dataa(\in_wr_ptr[0]~q ),
	.datab(\in_wr_ptr[1]~q ),
	.datac(\next_in_wr_ptr~3_combout ),
	.datad(\in_wr_ptr[2]~q ),
	.cin(gnd),
	.combout(\mem~50_combout ),
	.cout());
defparam \mem~50 .lut_mask = 16'h0080;
defparam \mem~50 .sum_lutc_input = "datac";

dffeas \mem~9 (
	.clk(wire_pll7_clk_0),
	.d(mem_144_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~50_combout ),
	.q(\mem~9_q ),
	.prn(vcc));
defparam \mem~9 .is_wysiwyg = "true";
defparam \mem~9 .power_up = "low";

cycloneive_lcell_comb \mem~31 (
	.dataa(\mem~6_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~30_combout ),
	.datad(\mem~9_q ),
	.cin(gnd),
	.combout(\mem~31_combout ),
	.cout());
defparam \mem~31 .lut_mask = 16'hF838;
defparam \mem~31 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~32 (
	.dataa(\mem~29_combout ),
	.datab(\mem~31_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~32_combout ),
	.cout());
defparam \mem~32 .lut_mask = 16'hAACC;
defparam \mem~32 .sum_lutc_input = "datac";

dffeas \internal_out_payload[146] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[146]~q ),
	.prn(vcc));
defparam \internal_out_payload[146] .is_wysiwyg = "true";
defparam \internal_out_payload[146] .power_up = "low";

dffeas \mem~16 (
	.clk(wire_pll7_clk_0),
	.d(mem_145_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~43_combout ),
	.q(\mem~16_q ),
	.prn(vcc));
defparam \mem~16 .is_wysiwyg = "true";
defparam \mem~16 .power_up = "low";

dffeas \mem~19 (
	.clk(wire_pll7_clk_0),
	.d(mem_145_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~44_combout ),
	.q(\mem~19_q ),
	.prn(vcc));
defparam \mem~19 .is_wysiwyg = "true";
defparam \mem~19 .power_up = "low";

dffeas \mem~13 (
	.clk(wire_pll7_clk_0),
	.d(mem_145_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~45_combout ),
	.q(\mem~13_q ),
	.prn(vcc));
defparam \mem~13 .is_wysiwyg = "true";
defparam \mem~13 .power_up = "low";

cycloneive_lcell_comb \mem~33 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~19_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~13_q ),
	.cin(gnd),
	.combout(\mem~33_combout ),
	.cout());
defparam \mem~33 .lut_mask = 16'hE5E0;
defparam \mem~33 .sum_lutc_input = "datac";

dffeas \mem~22 (
	.clk(wire_pll7_clk_0),
	.d(mem_145_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~49_combout ),
	.q(\mem~22_q ),
	.prn(vcc));
defparam \mem~22 .is_wysiwyg = "true";
defparam \mem~22 .power_up = "low";

cycloneive_lcell_comb \mem~34 (
	.dataa(\mem~16_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~33_combout ),
	.datad(\mem~22_q ),
	.cin(gnd),
	.combout(\mem~34_combout ),
	.cout());
defparam \mem~34 .lut_mask = 16'hF838;
defparam \mem~34 .sum_lutc_input = "datac";

dffeas \mem~7 (
	.clk(wire_pll7_clk_0),
	.d(mem_145_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~46_combout ),
	.q(\mem~7_q ),
	.prn(vcc));
defparam \mem~7 .is_wysiwyg = "true";
defparam \mem~7 .power_up = "low";

dffeas \mem~4 (
	.clk(wire_pll7_clk_0),
	.d(mem_145_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~47_combout ),
	.q(\mem~4_q ),
	.prn(vcc));
defparam \mem~4 .is_wysiwyg = "true";
defparam \mem~4 .power_up = "low";

dffeas \mem~1 (
	.clk(wire_pll7_clk_0),
	.d(mem_145_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~48_combout ),
	.q(\mem~1_q ),
	.prn(vcc));
defparam \mem~1 .is_wysiwyg = "true";
defparam \mem~1 .power_up = "low";

cycloneive_lcell_comb \mem~35 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~4_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~1_q ),
	.cin(gnd),
	.combout(\mem~35_combout ),
	.cout());
defparam \mem~35 .lut_mask = 16'hE5E0;
defparam \mem~35 .sum_lutc_input = "datac";

dffeas \mem~10 (
	.clk(wire_pll7_clk_0),
	.d(mem_145_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~50_combout ),
	.q(\mem~10_q ),
	.prn(vcc));
defparam \mem~10 .is_wysiwyg = "true";
defparam \mem~10 .power_up = "low";

cycloneive_lcell_comb \mem~36 (
	.dataa(\mem~7_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~35_combout ),
	.datad(\mem~10_q ),
	.cin(gnd),
	.combout(\mem~36_combout ),
	.cout());
defparam \mem~36 .lut_mask = 16'hF838;
defparam \mem~36 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~37 (
	.dataa(\mem~34_combout ),
	.datab(\mem~36_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~37_combout ),
	.cout());
defparam \mem~37 .lut_mask = 16'hAACC;
defparam \mem~37 .sum_lutc_input = "datac";

dffeas \internal_out_payload[147] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[147]~q ),
	.prn(vcc));
defparam \internal_out_payload[147] .is_wysiwyg = "true";
defparam \internal_out_payload[147] .power_up = "low";

dffeas \mem~17 (
	.clk(wire_pll7_clk_0),
	.d(source_endofpacket),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~43_combout ),
	.q(\mem~17_q ),
	.prn(vcc));
defparam \mem~17 .is_wysiwyg = "true";
defparam \mem~17 .power_up = "low";

dffeas \mem~20 (
	.clk(wire_pll7_clk_0),
	.d(source_endofpacket),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~44_combout ),
	.q(\mem~20_q ),
	.prn(vcc));
defparam \mem~20 .is_wysiwyg = "true";
defparam \mem~20 .power_up = "low";

dffeas \mem~14 (
	.clk(wire_pll7_clk_0),
	.d(source_endofpacket),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~45_combout ),
	.q(\mem~14_q ),
	.prn(vcc));
defparam \mem~14 .is_wysiwyg = "true";
defparam \mem~14 .power_up = "low";

cycloneive_lcell_comb \mem~38 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~20_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~14_q ),
	.cin(gnd),
	.combout(\mem~38_combout ),
	.cout());
defparam \mem~38 .lut_mask = 16'hE5E0;
defparam \mem~38 .sum_lutc_input = "datac";

dffeas \mem~23 (
	.clk(wire_pll7_clk_0),
	.d(source_endofpacket),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~49_combout ),
	.q(\mem~23_q ),
	.prn(vcc));
defparam \mem~23 .is_wysiwyg = "true";
defparam \mem~23 .power_up = "low";

cycloneive_lcell_comb \mem~39 (
	.dataa(\mem~17_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~38_combout ),
	.datad(\mem~23_q ),
	.cin(gnd),
	.combout(\mem~39_combout ),
	.cout());
defparam \mem~39 .lut_mask = 16'hF838;
defparam \mem~39 .sum_lutc_input = "datac";

dffeas \mem~8 (
	.clk(wire_pll7_clk_0),
	.d(source_endofpacket),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~46_combout ),
	.q(\mem~8_q ),
	.prn(vcc));
defparam \mem~8 .is_wysiwyg = "true";
defparam \mem~8 .power_up = "low";

dffeas \mem~5 (
	.clk(wire_pll7_clk_0),
	.d(source_endofpacket),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~47_combout ),
	.q(\mem~5_q ),
	.prn(vcc));
defparam \mem~5 .is_wysiwyg = "true";
defparam \mem~5 .power_up = "low";

dffeas \mem~2 (
	.clk(wire_pll7_clk_0),
	.d(source_endofpacket),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~48_combout ),
	.q(\mem~2_q ),
	.prn(vcc));
defparam \mem~2 .is_wysiwyg = "true";
defparam \mem~2 .power_up = "low";

cycloneive_lcell_comb \mem~40 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~5_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~2_q ),
	.cin(gnd),
	.combout(\mem~40_combout ),
	.cout());
defparam \mem~40 .lut_mask = 16'hE5E0;
defparam \mem~40 .sum_lutc_input = "datac";

dffeas \mem~11 (
	.clk(wire_pll7_clk_0),
	.d(source_endofpacket),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~50_combout ),
	.q(\mem~11_q ),
	.prn(vcc));
defparam \mem~11 .is_wysiwyg = "true";
defparam \mem~11 .power_up = "low";

cycloneive_lcell_comb \mem~41 (
	.dataa(\mem~8_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~40_combout ),
	.datad(\mem~11_q ),
	.cin(gnd),
	.combout(\mem~41_combout ),
	.cout());
defparam \mem~41 .lut_mask = 16'hF838;
defparam \mem~41 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~42 (
	.dataa(\mem~39_combout ),
	.datab(\mem~41_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~42_combout ),
	.cout());
defparam \mem~42 .lut_mask = 16'hAACC;
defparam \mem~42 .sum_lutc_input = "datac";

dffeas \internal_out_payload[160] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[160]~q ),
	.prn(vcc));
defparam \internal_out_payload[160] .is_wysiwyg = "true";
defparam \internal_out_payload[160] .power_up = "low";

dffeas \in_wr_ptr[3] (
	.clk(wire_pll7_clk_0),
	.d(\next_in_wr_ptr[3]~6_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\in_wr_ptr[3]~q ),
	.prn(vcc));
defparam \in_wr_ptr[3] .is_wysiwyg = "true";
defparam \in_wr_ptr[3] .power_up = "low";

cycloneive_lcell_comb \Add0~0 (
	.dataa(\in_wr_ptr[0]~q ),
	.datab(\in_wr_ptr[1]~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout());
defparam \Add0~0 .lut_mask = 16'h8888;
defparam \Add0~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \next_in_wr_ptr[3]~6 (
	.dataa(\in_wr_ptr[3]~q ),
	.datab(\in_wr_ptr[2]~q ),
	.datac(\next_in_wr_ptr~3_combout ),
	.datad(\Add0~0_combout ),
	.cin(gnd),
	.combout(\next_in_wr_ptr[3]~6_combout ),
	.cout());
defparam \next_in_wr_ptr[3]~6 .lut_mask = 16'h6AAA;
defparam \next_in_wr_ptr[3]~6 .sum_lutc_input = "datac";

cycloneive_lcell_comb \full~0 (
	.dataa(\read_crosser|sync[3].u|dreg[1]~q ),
	.datab(\read_crosser|sync[2].u|dreg[1]~q ),
	.datac(\next_in_wr_ptr[3]~6_combout ),
	.datad(\next_in_wr_ptr[2]~7_combout ),
	.cin(gnd),
	.combout(\full~0_combout ),
	.cout());
defparam \full~0 .lut_mask = 16'h4218;
defparam \full~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \full~1 (
	.dataa(\next_in_wr_ptr[1]~5_combout ),
	.datab(\read_crosser|sync[0].u|dreg[1]~q ),
	.datac(\next_in_wr_ptr[0]~4_combout ),
	.datad(\full~0_combout ),
	.cin(gnd),
	.combout(\full~1_combout ),
	.cout());
defparam \full~1 .lut_mask = 16'h6900;
defparam \full~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \full~2 (
	.dataa(\read_crosser|sync[1].u|dreg[1]~q ),
	.datab(\next_in_wr_ptr[2]~7_combout ),
	.datac(\next_in_wr_ptr[1]~5_combout ),
	.datad(\full~1_combout ),
	.cin(gnd),
	.combout(\full~2_combout ),
	.cout());
defparam \full~2 .lut_mask = 16'h6900;
defparam \full~2 .sum_lutc_input = "datac";

endmodule

module cycloneiv_altera_dcfifo_synchronizer_bundle_6 (
	wire_pll7_clk_0,
	r_sync_rst,
	dreg_1,
	dreg_11,
	dreg_12,
	dreg_13,
	out_rd_ptr_gray_1,
	out_rd_ptr_gray_0,
	out_rd_ptr_gray_3,
	out_rd_ptr_gray_2)/* synthesis synthesis_greybox=0 */;
input 	wire_pll7_clk_0;
input 	r_sync_rst;
output 	dreg_1;
output 	dreg_11;
output 	dreg_12;
output 	dreg_13;
input 	out_rd_ptr_gray_1;
input 	out_rd_ptr_gray_0;
input 	out_rd_ptr_gray_3;
input 	out_rd_ptr_gray_2;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;



cycloneiv_altera_std_synchronizer_nocut_27 \sync[3].u (
	.clk(wire_pll7_clk_0),
	.reset_n(r_sync_rst),
	.dreg_1(dreg_12),
	.din(out_rd_ptr_gray_3));

cycloneiv_altera_std_synchronizer_nocut_26 \sync[2].u (
	.clk(wire_pll7_clk_0),
	.reset_n(r_sync_rst),
	.dreg_1(dreg_13),
	.din(out_rd_ptr_gray_2));

cycloneiv_altera_std_synchronizer_nocut_25 \sync[1].u (
	.clk(wire_pll7_clk_0),
	.reset_n(r_sync_rst),
	.dreg_1(dreg_1),
	.din(out_rd_ptr_gray_1));

cycloneiv_altera_std_synchronizer_nocut_24 \sync[0].u (
	.clk(wire_pll7_clk_0),
	.reset_n(r_sync_rst),
	.dreg_1(dreg_11),
	.din(out_rd_ptr_gray_0));

endmodule

module cycloneiv_altera_std_synchronizer_nocut_24 (
	clk,
	reset_n,
	dreg_1,
	din)/* synthesis synthesis_greybox=0 */;
input 	clk;
input 	reset_n;
output 	dreg_1;
input 	din;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \din_s1~q ;
wire \dreg[0]~q ;


dffeas \dreg[1] (
	.clk(clk),
	.d(\dreg[0]~q ),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(dreg_1),
	.prn(vcc));
defparam \dreg[1] .is_wysiwyg = "true";
defparam \dreg[1] .power_up = "low";

dffeas din_s1(
	.clk(clk),
	.d(din),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\din_s1~q ),
	.prn(vcc));
defparam din_s1.is_wysiwyg = "true";
defparam din_s1.power_up = "low";

dffeas \dreg[0] (
	.clk(clk),
	.d(\din_s1~q ),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\dreg[0]~q ),
	.prn(vcc));
defparam \dreg[0] .is_wysiwyg = "true";
defparam \dreg[0] .power_up = "low";

endmodule

module cycloneiv_altera_std_synchronizer_nocut_25 (
	clk,
	reset_n,
	dreg_1,
	din)/* synthesis synthesis_greybox=0 */;
input 	clk;
input 	reset_n;
output 	dreg_1;
input 	din;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \din_s1~q ;
wire \dreg[0]~q ;


dffeas \dreg[1] (
	.clk(clk),
	.d(\dreg[0]~q ),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(dreg_1),
	.prn(vcc));
defparam \dreg[1] .is_wysiwyg = "true";
defparam \dreg[1] .power_up = "low";

dffeas din_s1(
	.clk(clk),
	.d(din),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\din_s1~q ),
	.prn(vcc));
defparam din_s1.is_wysiwyg = "true";
defparam din_s1.power_up = "low";

dffeas \dreg[0] (
	.clk(clk),
	.d(\din_s1~q ),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\dreg[0]~q ),
	.prn(vcc));
defparam \dreg[0] .is_wysiwyg = "true";
defparam \dreg[0] .power_up = "low";

endmodule

module cycloneiv_altera_std_synchronizer_nocut_26 (
	clk,
	reset_n,
	dreg_1,
	din)/* synthesis synthesis_greybox=0 */;
input 	clk;
input 	reset_n;
output 	dreg_1;
input 	din;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \din_s1~q ;
wire \dreg[0]~q ;


dffeas \dreg[1] (
	.clk(clk),
	.d(\dreg[0]~q ),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(dreg_1),
	.prn(vcc));
defparam \dreg[1] .is_wysiwyg = "true";
defparam \dreg[1] .power_up = "low";

dffeas din_s1(
	.clk(clk),
	.d(din),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\din_s1~q ),
	.prn(vcc));
defparam din_s1.is_wysiwyg = "true";
defparam din_s1.power_up = "low";

dffeas \dreg[0] (
	.clk(clk),
	.d(\din_s1~q ),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\dreg[0]~q ),
	.prn(vcc));
defparam \dreg[0] .is_wysiwyg = "true";
defparam \dreg[0] .power_up = "low";

endmodule

module cycloneiv_altera_std_synchronizer_nocut_27 (
	clk,
	reset_n,
	dreg_1,
	din)/* synthesis synthesis_greybox=0 */;
input 	clk;
input 	reset_n;
output 	dreg_1;
input 	din;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \din_s1~q ;
wire \dreg[0]~q ;


dffeas \dreg[1] (
	.clk(clk),
	.d(\dreg[0]~q ),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(dreg_1),
	.prn(vcc));
defparam \dreg[1] .is_wysiwyg = "true";
defparam \dreg[1] .power_up = "low";

dffeas din_s1(
	.clk(clk),
	.d(din),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\din_s1~q ),
	.prn(vcc));
defparam din_s1.is_wysiwyg = "true";
defparam din_s1.power_up = "low";

dffeas \dreg[0] (
	.clk(clk),
	.d(\din_s1~q ),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\dreg[0]~q ),
	.prn(vcc));
defparam \dreg[0] .is_wysiwyg = "true";
defparam \dreg[0] .power_up = "low";

endmodule

module cycloneiv_altera_dcfifo_synchronizer_bundle_7 (
	altera_reset_synchronizer_int_chain_out,
	dreg_1,
	dreg_11,
	dreg_12,
	dreg_13,
	in_wr_ptr_gray_0,
	in_wr_ptr_gray_1,
	in_wr_ptr_gray_2,
	in_wr_ptr_gray_3,
	clock_bridge_0_in_clk_clk)/* synthesis synthesis_greybox=0 */;
input 	altera_reset_synchronizer_int_chain_out;
output 	dreg_1;
output 	dreg_11;
output 	dreg_12;
output 	dreg_13;
input 	in_wr_ptr_gray_0;
input 	in_wr_ptr_gray_1;
input 	in_wr_ptr_gray_2;
input 	in_wr_ptr_gray_3;
input 	clock_bridge_0_in_clk_clk;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;



cycloneiv_altera_std_synchronizer_nocut_31 \sync[3].u (
	.reset_n(altera_reset_synchronizer_int_chain_out),
	.dreg_1(dreg_13),
	.din(in_wr_ptr_gray_3),
	.clk(clock_bridge_0_in_clk_clk));

cycloneiv_altera_std_synchronizer_nocut_30 \sync[2].u (
	.reset_n(altera_reset_synchronizer_int_chain_out),
	.dreg_1(dreg_12),
	.din(in_wr_ptr_gray_2),
	.clk(clock_bridge_0_in_clk_clk));

cycloneiv_altera_std_synchronizer_nocut_29 \sync[1].u (
	.reset_n(altera_reset_synchronizer_int_chain_out),
	.dreg_1(dreg_11),
	.din(in_wr_ptr_gray_1),
	.clk(clock_bridge_0_in_clk_clk));

cycloneiv_altera_std_synchronizer_nocut_28 \sync[0].u (
	.reset_n(altera_reset_synchronizer_int_chain_out),
	.dreg_1(dreg_1),
	.din(in_wr_ptr_gray_0),
	.clk(clock_bridge_0_in_clk_clk));

endmodule

module cycloneiv_altera_std_synchronizer_nocut_28 (
	reset_n,
	dreg_1,
	din,
	clk)/* synthesis synthesis_greybox=0 */;
input 	reset_n;
output 	dreg_1;
input 	din;
input 	clk;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \din_s1~q ;
wire \dreg[0]~q ;


dffeas \dreg[1] (
	.clk(clk),
	.d(\dreg[0]~q ),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(dreg_1),
	.prn(vcc));
defparam \dreg[1] .is_wysiwyg = "true";
defparam \dreg[1] .power_up = "low";

dffeas din_s1(
	.clk(clk),
	.d(din),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\din_s1~q ),
	.prn(vcc));
defparam din_s1.is_wysiwyg = "true";
defparam din_s1.power_up = "low";

dffeas \dreg[0] (
	.clk(clk),
	.d(\din_s1~q ),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\dreg[0]~q ),
	.prn(vcc));
defparam \dreg[0] .is_wysiwyg = "true";
defparam \dreg[0] .power_up = "low";

endmodule

module cycloneiv_altera_std_synchronizer_nocut_29 (
	reset_n,
	dreg_1,
	din,
	clk)/* synthesis synthesis_greybox=0 */;
input 	reset_n;
output 	dreg_1;
input 	din;
input 	clk;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \din_s1~q ;
wire \dreg[0]~q ;


dffeas \dreg[1] (
	.clk(clk),
	.d(\dreg[0]~q ),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(dreg_1),
	.prn(vcc));
defparam \dreg[1] .is_wysiwyg = "true";
defparam \dreg[1] .power_up = "low";

dffeas din_s1(
	.clk(clk),
	.d(din),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\din_s1~q ),
	.prn(vcc));
defparam din_s1.is_wysiwyg = "true";
defparam din_s1.power_up = "low";

dffeas \dreg[0] (
	.clk(clk),
	.d(\din_s1~q ),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\dreg[0]~q ),
	.prn(vcc));
defparam \dreg[0] .is_wysiwyg = "true";
defparam \dreg[0] .power_up = "low";

endmodule

module cycloneiv_altera_std_synchronizer_nocut_30 (
	reset_n,
	dreg_1,
	din,
	clk)/* synthesis synthesis_greybox=0 */;
input 	reset_n;
output 	dreg_1;
input 	din;
input 	clk;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \din_s1~q ;
wire \dreg[0]~q ;


dffeas \dreg[1] (
	.clk(clk),
	.d(\dreg[0]~q ),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(dreg_1),
	.prn(vcc));
defparam \dreg[1] .is_wysiwyg = "true";
defparam \dreg[1] .power_up = "low";

dffeas din_s1(
	.clk(clk),
	.d(din),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\din_s1~q ),
	.prn(vcc));
defparam din_s1.is_wysiwyg = "true";
defparam din_s1.power_up = "low";

dffeas \dreg[0] (
	.clk(clk),
	.d(\din_s1~q ),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\dreg[0]~q ),
	.prn(vcc));
defparam \dreg[0] .is_wysiwyg = "true";
defparam \dreg[0] .power_up = "low";

endmodule

module cycloneiv_altera_std_synchronizer_nocut_31 (
	reset_n,
	dreg_1,
	din,
	clk)/* synthesis synthesis_greybox=0 */;
input 	reset_n;
output 	dreg_1;
input 	din;
input 	clk;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \din_s1~q ;
wire \dreg[0]~q ;


dffeas \dreg[1] (
	.clk(clk),
	.d(\dreg[0]~q ),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(dreg_1),
	.prn(vcc));
defparam \dreg[1] .is_wysiwyg = "true";
defparam \dreg[1] .power_up = "low";

dffeas din_s1(
	.clk(clk),
	.d(din),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\din_s1~q ),
	.prn(vcc));
defparam din_s1.is_wysiwyg = "true";
defparam din_s1.power_up = "low";

dffeas \dreg[0] (
	.clk(clk),
	.d(\din_s1~q ),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\dreg[0]~q ),
	.prn(vcc));
defparam \dreg[0] .is_wysiwyg = "true";
defparam \dreg[0] .power_up = "low";

endmodule

module cycloneiv_altera_avalon_dc_fifo_5 (
	wire_pll7_clk_0,
	altera_reset_synchronizer_int_chain_out,
	out_valid1,
	out_payload_146,
	full0,
	out_payload_147,
	out_payload_2,
	out_payload_3,
	out_payload_4,
	out_payload_5,
	out_payload_6,
	out_payload_7,
	out_payload_8,
	out_payload_9,
	out_payload_10,
	out_payload_11,
	out_payload_12,
	out_payload_13,
	out_payload_14,
	out_payload_15,
	out_payload_16,
	out_payload_17,
	out_payload_18,
	out_payload_19,
	out_payload_20,
	out_payload_21,
	out_payload_22,
	out_payload_23,
	out_payload_24,
	out_payload_25,
	out_payload_26,
	out_payload_27,
	out_payload_28,
	out_payload_29,
	out_payload_30,
	out_payload_31,
	out_payload_32,
	out_payload_33,
	out_payload_34,
	out_payload_35,
	out_payload_36,
	out_payload_37,
	out_payload_38,
	out_payload_39,
	out_payload_40,
	out_payload_41,
	out_payload_42,
	out_payload_43,
	out_payload_44,
	out_payload_45,
	out_payload_46,
	out_payload_47,
	out_payload_48,
	out_payload_49,
	out_payload_50,
	out_payload_51,
	out_payload_52,
	out_payload_53,
	out_payload_54,
	out_payload_55,
	out_payload_56,
	out_payload_57,
	out_payload_58,
	out_payload_59,
	out_payload_60,
	out_payload_61,
	out_payload_62,
	out_payload_63,
	out_payload_64,
	out_payload_65,
	out_payload_160,
	mem_144_0,
	next_in_wr_ptr,
	always0,
	rp_valid,
	mem_145_0,
	full1,
	out_data_0,
	out_data_1,
	out_data_2,
	out_data_3,
	out_data_4,
	out_data_5,
	out_data_6,
	out_data_7,
	out_data_8,
	out_data_9,
	out_data_10,
	out_data_11,
	out_data_12,
	out_data_13,
	out_data_14,
	out_data_15,
	out_data_16,
	out_data_17,
	out_data_18,
	out_data_19,
	out_data_20,
	out_data_21,
	out_data_22,
	out_data_23,
	out_data_24,
	out_data_25,
	out_data_26,
	out_data_27,
	out_data_28,
	out_data_29,
	out_data_30,
	out_data_31,
	out_data_32,
	out_data_33,
	out_data_34,
	out_data_35,
	out_data_36,
	out_data_37,
	out_data_38,
	out_data_39,
	out_data_40,
	out_data_41,
	out_data_42,
	out_data_43,
	out_data_44,
	out_data_45,
	out_data_46,
	out_data_47,
	out_data_48,
	out_data_49,
	out_data_50,
	out_data_51,
	out_data_52,
	out_data_53,
	out_data_54,
	out_data_55,
	out_data_56,
	out_data_57,
	out_data_58,
	out_data_59,
	out_data_60,
	out_data_61,
	out_data_62,
	out_data_63,
	source_endofpacket,
	r_sync_rst,
	clock_bridge_0_in_clk_clk)/* synthesis synthesis_greybox=0 */;
input 	wire_pll7_clk_0;
input 	altera_reset_synchronizer_int_chain_out;
output 	out_valid1;
output 	out_payload_146;
input 	full0;
output 	out_payload_147;
output 	out_payload_2;
output 	out_payload_3;
output 	out_payload_4;
output 	out_payload_5;
output 	out_payload_6;
output 	out_payload_7;
output 	out_payload_8;
output 	out_payload_9;
output 	out_payload_10;
output 	out_payload_11;
output 	out_payload_12;
output 	out_payload_13;
output 	out_payload_14;
output 	out_payload_15;
output 	out_payload_16;
output 	out_payload_17;
output 	out_payload_18;
output 	out_payload_19;
output 	out_payload_20;
output 	out_payload_21;
output 	out_payload_22;
output 	out_payload_23;
output 	out_payload_24;
output 	out_payload_25;
output 	out_payload_26;
output 	out_payload_27;
output 	out_payload_28;
output 	out_payload_29;
output 	out_payload_30;
output 	out_payload_31;
output 	out_payload_32;
output 	out_payload_33;
output 	out_payload_34;
output 	out_payload_35;
output 	out_payload_36;
output 	out_payload_37;
output 	out_payload_38;
output 	out_payload_39;
output 	out_payload_40;
output 	out_payload_41;
output 	out_payload_42;
output 	out_payload_43;
output 	out_payload_44;
output 	out_payload_45;
output 	out_payload_46;
output 	out_payload_47;
output 	out_payload_48;
output 	out_payload_49;
output 	out_payload_50;
output 	out_payload_51;
output 	out_payload_52;
output 	out_payload_53;
output 	out_payload_54;
output 	out_payload_55;
output 	out_payload_56;
output 	out_payload_57;
output 	out_payload_58;
output 	out_payload_59;
output 	out_payload_60;
output 	out_payload_61;
output 	out_payload_62;
output 	out_payload_63;
output 	out_payload_64;
output 	out_payload_65;
output 	out_payload_160;
input 	mem_144_0;
input 	next_in_wr_ptr;
input 	always0;
input 	rp_valid;
input 	mem_145_0;
output 	full1;
input 	out_data_0;
input 	out_data_1;
input 	out_data_2;
input 	out_data_3;
input 	out_data_4;
input 	out_data_5;
input 	out_data_6;
input 	out_data_7;
input 	out_data_8;
input 	out_data_9;
input 	out_data_10;
input 	out_data_11;
input 	out_data_12;
input 	out_data_13;
input 	out_data_14;
input 	out_data_15;
input 	out_data_16;
input 	out_data_17;
input 	out_data_18;
input 	out_data_19;
input 	out_data_20;
input 	out_data_21;
input 	out_data_22;
input 	out_data_23;
input 	out_data_24;
input 	out_data_25;
input 	out_data_26;
input 	out_data_27;
input 	out_data_28;
input 	out_data_29;
input 	out_data_30;
input 	out_data_31;
input 	out_data_32;
input 	out_data_33;
input 	out_data_34;
input 	out_data_35;
input 	out_data_36;
input 	out_data_37;
input 	out_data_38;
input 	out_data_39;
input 	out_data_40;
input 	out_data_41;
input 	out_data_42;
input 	out_data_43;
input 	out_data_44;
input 	out_data_45;
input 	out_data_46;
input 	out_data_47;
input 	out_data_48;
input 	out_data_49;
input 	out_data_50;
input 	out_data_51;
input 	out_data_52;
input 	out_data_53;
input 	out_data_54;
input 	out_data_55;
input 	out_data_56;
input 	out_data_57;
input 	out_data_58;
input 	out_data_59;
input 	out_data_60;
input 	out_data_61;
input 	out_data_62;
input 	out_data_63;
input 	source_endofpacket;
input 	r_sync_rst;
input 	clock_bridge_0_in_clk_clk;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \write_crosser|sync[0].u|dreg[1]~q ;
wire \write_crosser|sync[1].u|dreg[1]~q ;
wire \write_crosser|sync[2].u|dreg[1]~q ;
wire \write_crosser|sync[3].u|dreg[1]~q ;
wire \read_crosser|sync[1].u|dreg[1]~q ;
wire \read_crosser|sync[0].u|dreg[1]~q ;
wire \read_crosser|sync[3].u|dreg[1]~q ;
wire \read_crosser|sync[2].u|dreg[1]~q ;
wire \in_wr_ptr_gray[0]~q ;
wire \in_wr_ptr_gray[1]~q ;
wire \in_wr_ptr_gray[2]~q ;
wire \in_wr_ptr_gray[3]~q ;
wire \Add0~1_combout ;
wire \bin2gray~0_combout ;
wire \bin2gray~1_combout ;
wire \out_rd_ptr_gray[1]~q ;
wire \out_rd_ptr_gray[0]~q ;
wire \out_rd_ptr_gray[3]~q ;
wire \out_rd_ptr_gray[2]~q ;
wire \bin2gray~2_combout ;
wire \Add1~1_combout ;
wire \bin2gray~3_combout ;
wire \out_rd_ptr[0]~q ;
wire \mem_rd_ptr[0]~0_combout ;
wire \out_rd_ptr[1]~q ;
wire \next_out_rd_ptr~0_combout ;
wire \mem_rd_ptr[1]~1_combout ;
wire \out_rd_ptr[2]~q ;
wire \mem_rd_ptr[2]~2_combout ;
wire \out_rd_ptr[3]~q ;
wire \Add1~0_combout ;
wire \next_out_rd_ptr[3]~1_combout ;
wire \Equal0~0_combout ;
wire \Equal0~1_combout ;
wire \Equal0~2_combout ;
wire \empty~q ;
wire \internal_out_ready~combout ;
wire \next_in_wr_ptr~2_combout ;
wire \next_in_wr_ptr[0]~3_combout ;
wire \in_wr_ptr[0]~q ;
wire \next_in_wr_ptr[1]~4_combout ;
wire \in_wr_ptr[1]~q ;
wire \next_in_wr_ptr[2]~6_combout ;
wire \in_wr_ptr[2]~q ;
wire \mem~875_combout ;
wire \mem~399_q ;
wire \mem~876_combout ;
wire \mem~466_q ;
wire \mem~877_combout ;
wire \mem~332_q ;
wire \mem~540_combout ;
wire \mem~881_combout ;
wire \mem~533_q ;
wire \mem~541_combout ;
wire \mem~878_combout ;
wire \mem~198_q ;
wire \mem~879_combout ;
wire \mem~131_q ;
wire \mem~880_combout ;
wire \mem~64_q ;
wire \mem~542_combout ;
wire \mem~882_combout ;
wire \mem~265_q ;
wire \mem~543_combout ;
wire \mem~544_combout ;
wire \internal_out_payload[146]~q ;
wire \mem~400_q ;
wire \mem~467_q ;
wire \mem~333_q ;
wire \mem~545_combout ;
wire \mem~534_q ;
wire \mem~546_combout ;
wire \mem~199_q ;
wire \mem~132_q ;
wire \mem~65_q ;
wire \mem~547_combout ;
wire \mem~266_q ;
wire \mem~548_combout ;
wire \mem~549_combout ;
wire \internal_out_payload[147]~q ;
wire \mem~335_q ;
wire \mem~402_q ;
wire \mem~268_q ;
wire \mem~550_combout ;
wire \mem~469_q ;
wire \mem~551_combout ;
wire \mem~134_q ;
wire \mem~67_q ;
wire \mem~0_q ;
wire \mem~552_combout ;
wire \mem~201_q ;
wire \mem~553_combout ;
wire \mem~554_combout ;
wire \internal_out_payload[2]~q ;
wire \mem~336_q ;
wire \mem~403_q ;
wire \mem~269_q ;
wire \mem~555_combout ;
wire \mem~470_q ;
wire \mem~556_combout ;
wire \mem~135_q ;
wire \mem~68_q ;
wire \mem~1_q ;
wire \mem~557_combout ;
wire \mem~202_q ;
wire \mem~558_combout ;
wire \mem~559_combout ;
wire \internal_out_payload[3]~q ;
wire \mem~337_q ;
wire \mem~404_q ;
wire \mem~270_q ;
wire \mem~560_combout ;
wire \mem~471_q ;
wire \mem~561_combout ;
wire \mem~136_q ;
wire \mem~69_q ;
wire \mem~2_q ;
wire \mem~562_combout ;
wire \mem~203_q ;
wire \mem~563_combout ;
wire \mem~564_combout ;
wire \internal_out_payload[4]~q ;
wire \mem~338_q ;
wire \mem~405_q ;
wire \mem~271_q ;
wire \mem~565_combout ;
wire \mem~472_q ;
wire \mem~566_combout ;
wire \mem~137_q ;
wire \mem~70_q ;
wire \mem~3_q ;
wire \mem~567_combout ;
wire \mem~204_q ;
wire \mem~568_combout ;
wire \mem~569_combout ;
wire \internal_out_payload[5]~q ;
wire \mem~339_q ;
wire \mem~406_q ;
wire \mem~272_q ;
wire \mem~570_combout ;
wire \mem~473_q ;
wire \mem~571_combout ;
wire \mem~138_q ;
wire \mem~71_q ;
wire \mem~4_q ;
wire \mem~572_combout ;
wire \mem~205_q ;
wire \mem~573_combout ;
wire \mem~574_combout ;
wire \internal_out_payload[6]~q ;
wire \mem~340_q ;
wire \mem~407_q ;
wire \mem~273_q ;
wire \mem~575_combout ;
wire \mem~474_q ;
wire \mem~576_combout ;
wire \mem~139_q ;
wire \mem~72_q ;
wire \mem~5_q ;
wire \mem~577_combout ;
wire \mem~206_q ;
wire \mem~578_combout ;
wire \mem~579_combout ;
wire \internal_out_payload[7]~q ;
wire \mem~341_q ;
wire \mem~408_q ;
wire \mem~274_q ;
wire \mem~580_combout ;
wire \mem~475_q ;
wire \mem~581_combout ;
wire \mem~140_q ;
wire \mem~73_q ;
wire \mem~6_q ;
wire \mem~582_combout ;
wire \mem~207_q ;
wire \mem~583_combout ;
wire \mem~584_combout ;
wire \internal_out_payload[8]~q ;
wire \mem~342_q ;
wire \mem~409_q ;
wire \mem~275_q ;
wire \mem~585_combout ;
wire \mem~476_q ;
wire \mem~586_combout ;
wire \mem~141_q ;
wire \mem~74_q ;
wire \mem~7_q ;
wire \mem~587_combout ;
wire \mem~208_q ;
wire \mem~588_combout ;
wire \mem~589_combout ;
wire \internal_out_payload[9]~q ;
wire \mem~343_q ;
wire \mem~410_q ;
wire \mem~276_q ;
wire \mem~590_combout ;
wire \mem~477_q ;
wire \mem~591_combout ;
wire \mem~142_q ;
wire \mem~75_q ;
wire \mem~8_q ;
wire \mem~592_combout ;
wire \mem~209_q ;
wire \mem~593_combout ;
wire \mem~594_combout ;
wire \internal_out_payload[10]~q ;
wire \mem~344_q ;
wire \mem~411_q ;
wire \mem~277_q ;
wire \mem~595_combout ;
wire \mem~478_q ;
wire \mem~596_combout ;
wire \mem~143_q ;
wire \mem~76_q ;
wire \mem~9_q ;
wire \mem~597_combout ;
wire \mem~210_q ;
wire \mem~598_combout ;
wire \mem~599_combout ;
wire \internal_out_payload[11]~q ;
wire \mem~345_q ;
wire \mem~412_q ;
wire \mem~278_q ;
wire \mem~600_combout ;
wire \mem~479_q ;
wire \mem~601_combout ;
wire \mem~144_q ;
wire \mem~77_q ;
wire \mem~10_q ;
wire \mem~602_combout ;
wire \mem~211_q ;
wire \mem~603_combout ;
wire \mem~604_combout ;
wire \internal_out_payload[12]~q ;
wire \mem~346_q ;
wire \mem~413_q ;
wire \mem~279_q ;
wire \mem~605_combout ;
wire \mem~480_q ;
wire \mem~606_combout ;
wire \mem~145_q ;
wire \mem~78_q ;
wire \mem~11_q ;
wire \mem~607_combout ;
wire \mem~212_q ;
wire \mem~608_combout ;
wire \mem~609_combout ;
wire \internal_out_payload[13]~q ;
wire \mem~347_q ;
wire \mem~414_q ;
wire \mem~280_q ;
wire \mem~610_combout ;
wire \mem~481_q ;
wire \mem~611_combout ;
wire \mem~146_q ;
wire \mem~79_q ;
wire \mem~12_q ;
wire \mem~612_combout ;
wire \mem~213_q ;
wire \mem~613_combout ;
wire \mem~614_combout ;
wire \internal_out_payload[14]~q ;
wire \mem~348_q ;
wire \mem~415_q ;
wire \mem~281_q ;
wire \mem~615_combout ;
wire \mem~482_q ;
wire \mem~616_combout ;
wire \mem~147_q ;
wire \mem~80_q ;
wire \mem~13_q ;
wire \mem~617_combout ;
wire \mem~214_q ;
wire \mem~618_combout ;
wire \mem~619_combout ;
wire \internal_out_payload[15]~q ;
wire \mem~349_q ;
wire \mem~416_q ;
wire \mem~282_q ;
wire \mem~620_combout ;
wire \mem~483_q ;
wire \mem~621_combout ;
wire \mem~148_q ;
wire \mem~81_q ;
wire \mem~14_q ;
wire \mem~622_combout ;
wire \mem~215_q ;
wire \mem~623_combout ;
wire \mem~624_combout ;
wire \internal_out_payload[16]~q ;
wire \mem~350_q ;
wire \mem~417_q ;
wire \mem~283_q ;
wire \mem~625_combout ;
wire \mem~484_q ;
wire \mem~626_combout ;
wire \mem~149_q ;
wire \mem~82_q ;
wire \mem~15_q ;
wire \mem~627_combout ;
wire \mem~216_q ;
wire \mem~628_combout ;
wire \mem~629_combout ;
wire \internal_out_payload[17]~q ;
wire \mem~351_q ;
wire \mem~418_q ;
wire \mem~284_q ;
wire \mem~630_combout ;
wire \mem~485_q ;
wire \mem~631_combout ;
wire \mem~150_q ;
wire \mem~83_q ;
wire \mem~16_q ;
wire \mem~632_combout ;
wire \mem~217_q ;
wire \mem~633_combout ;
wire \mem~634_combout ;
wire \internal_out_payload[18]~q ;
wire \mem~352_q ;
wire \mem~419_q ;
wire \mem~285_q ;
wire \mem~635_combout ;
wire \mem~486_q ;
wire \mem~636_combout ;
wire \mem~151_q ;
wire \mem~84_q ;
wire \mem~17_q ;
wire \mem~637_combout ;
wire \mem~218_q ;
wire \mem~638_combout ;
wire \mem~639_combout ;
wire \internal_out_payload[19]~q ;
wire \mem~353_q ;
wire \mem~420_q ;
wire \mem~286_q ;
wire \mem~640_combout ;
wire \mem~487_q ;
wire \mem~641_combout ;
wire \mem~152_q ;
wire \mem~85_q ;
wire \mem~18_q ;
wire \mem~642_combout ;
wire \mem~219_q ;
wire \mem~643_combout ;
wire \mem~644_combout ;
wire \internal_out_payload[20]~q ;
wire \mem~354_q ;
wire \mem~421_q ;
wire \mem~287_q ;
wire \mem~645_combout ;
wire \mem~488_q ;
wire \mem~646_combout ;
wire \mem~153_q ;
wire \mem~86_q ;
wire \mem~19_q ;
wire \mem~647_combout ;
wire \mem~220_q ;
wire \mem~648_combout ;
wire \mem~649_combout ;
wire \internal_out_payload[21]~q ;
wire \mem~355_q ;
wire \mem~422_q ;
wire \mem~288_q ;
wire \mem~650_combout ;
wire \mem~489_q ;
wire \mem~651_combout ;
wire \mem~154_q ;
wire \mem~87_q ;
wire \mem~20_q ;
wire \mem~652_combout ;
wire \mem~221_q ;
wire \mem~653_combout ;
wire \mem~654_combout ;
wire \internal_out_payload[22]~q ;
wire \mem~356_q ;
wire \mem~423_q ;
wire \mem~289_q ;
wire \mem~655_combout ;
wire \mem~490_q ;
wire \mem~656_combout ;
wire \mem~155_q ;
wire \mem~88_q ;
wire \mem~21_q ;
wire \mem~657_combout ;
wire \mem~222_q ;
wire \mem~658_combout ;
wire \mem~659_combout ;
wire \internal_out_payload[23]~q ;
wire \mem~357_q ;
wire \mem~424_q ;
wire \mem~290_q ;
wire \mem~660_combout ;
wire \mem~491_q ;
wire \mem~661_combout ;
wire \mem~156_q ;
wire \mem~89_q ;
wire \mem~22_q ;
wire \mem~662_combout ;
wire \mem~223_q ;
wire \mem~663_combout ;
wire \mem~664_combout ;
wire \internal_out_payload[24]~q ;
wire \mem~358_q ;
wire \mem~425_q ;
wire \mem~291_q ;
wire \mem~665_combout ;
wire \mem~492_q ;
wire \mem~666_combout ;
wire \mem~157_q ;
wire \mem~90_q ;
wire \mem~23_q ;
wire \mem~667_combout ;
wire \mem~224_q ;
wire \mem~668_combout ;
wire \mem~669_combout ;
wire \internal_out_payload[25]~q ;
wire \mem~359_q ;
wire \mem~426_q ;
wire \mem~292_q ;
wire \mem~670_combout ;
wire \mem~493_q ;
wire \mem~671_combout ;
wire \mem~158_q ;
wire \mem~91_q ;
wire \mem~24_q ;
wire \mem~672_combout ;
wire \mem~225_q ;
wire \mem~673_combout ;
wire \mem~674_combout ;
wire \internal_out_payload[26]~q ;
wire \mem~360_q ;
wire \mem~427_q ;
wire \mem~293_q ;
wire \mem~675_combout ;
wire \mem~494_q ;
wire \mem~676_combout ;
wire \mem~159_q ;
wire \mem~92_q ;
wire \mem~25_q ;
wire \mem~677_combout ;
wire \mem~226_q ;
wire \mem~678_combout ;
wire \mem~679_combout ;
wire \internal_out_payload[27]~q ;
wire \mem~361_q ;
wire \mem~428_q ;
wire \mem~294_q ;
wire \mem~680_combout ;
wire \mem~495_q ;
wire \mem~681_combout ;
wire \mem~160_q ;
wire \mem~93_q ;
wire \mem~26_q ;
wire \mem~682_combout ;
wire \mem~227_q ;
wire \mem~683_combout ;
wire \mem~684_combout ;
wire \internal_out_payload[28]~q ;
wire \mem~362_q ;
wire \mem~429_q ;
wire \mem~295_q ;
wire \mem~685_combout ;
wire \mem~496_q ;
wire \mem~686_combout ;
wire \mem~161_q ;
wire \mem~94_q ;
wire \mem~27_q ;
wire \mem~687_combout ;
wire \mem~228_q ;
wire \mem~688_combout ;
wire \mem~689_combout ;
wire \internal_out_payload[29]~q ;
wire \mem~363_q ;
wire \mem~430_q ;
wire \mem~296_q ;
wire \mem~690_combout ;
wire \mem~497_q ;
wire \mem~691_combout ;
wire \mem~162_q ;
wire \mem~95_q ;
wire \mem~28_q ;
wire \mem~692_combout ;
wire \mem~229_q ;
wire \mem~693_combout ;
wire \mem~694_combout ;
wire \internal_out_payload[30]~q ;
wire \mem~364_q ;
wire \mem~431_q ;
wire \mem~297_q ;
wire \mem~695_combout ;
wire \mem~498_q ;
wire \mem~696_combout ;
wire \mem~163_q ;
wire \mem~96_q ;
wire \mem~29_q ;
wire \mem~697_combout ;
wire \mem~230_q ;
wire \mem~698_combout ;
wire \mem~699_combout ;
wire \internal_out_payload[31]~q ;
wire \mem~365_q ;
wire \mem~432_q ;
wire \mem~298_q ;
wire \mem~700_combout ;
wire \mem~499_q ;
wire \mem~701_combout ;
wire \mem~164_q ;
wire \mem~97_q ;
wire \mem~30_q ;
wire \mem~702_combout ;
wire \mem~231_q ;
wire \mem~703_combout ;
wire \mem~704_combout ;
wire \internal_out_payload[32]~q ;
wire \mem~366_q ;
wire \mem~433_q ;
wire \mem~299_q ;
wire \mem~705_combout ;
wire \mem~500_q ;
wire \mem~706_combout ;
wire \mem~165_q ;
wire \mem~98_q ;
wire \mem~31_q ;
wire \mem~707_combout ;
wire \mem~232_q ;
wire \mem~708_combout ;
wire \mem~709_combout ;
wire \internal_out_payload[33]~q ;
wire \mem~367_q ;
wire \mem~434_q ;
wire \mem~300_q ;
wire \mem~710_combout ;
wire \mem~501_q ;
wire \mem~711_combout ;
wire \mem~166_q ;
wire \mem~99_q ;
wire \mem~32_q ;
wire \mem~712_combout ;
wire \mem~233_q ;
wire \mem~713_combout ;
wire \mem~714_combout ;
wire \internal_out_payload[34]~q ;
wire \mem~368_q ;
wire \mem~435_q ;
wire \mem~301_q ;
wire \mem~715_combout ;
wire \mem~502_q ;
wire \mem~716_combout ;
wire \mem~167_q ;
wire \mem~100_q ;
wire \mem~33_q ;
wire \mem~717_combout ;
wire \mem~234_q ;
wire \mem~718_combout ;
wire \mem~719_combout ;
wire \internal_out_payload[35]~q ;
wire \mem~369_q ;
wire \mem~436_q ;
wire \mem~302_q ;
wire \mem~720_combout ;
wire \mem~503_q ;
wire \mem~721_combout ;
wire \mem~168_q ;
wire \mem~101_q ;
wire \mem~34_q ;
wire \mem~722_combout ;
wire \mem~235_q ;
wire \mem~723_combout ;
wire \mem~724_combout ;
wire \internal_out_payload[36]~q ;
wire \mem~370_q ;
wire \mem~437_q ;
wire \mem~303_q ;
wire \mem~725_combout ;
wire \mem~504_q ;
wire \mem~726_combout ;
wire \mem~169_q ;
wire \mem~102_q ;
wire \mem~35_q ;
wire \mem~727_combout ;
wire \mem~236_q ;
wire \mem~728_combout ;
wire \mem~729_combout ;
wire \internal_out_payload[37]~q ;
wire \mem~371_q ;
wire \mem~438_q ;
wire \mem~304_q ;
wire \mem~730_combout ;
wire \mem~505_q ;
wire \mem~731_combout ;
wire \mem~170_q ;
wire \mem~103_q ;
wire \mem~36_q ;
wire \mem~732_combout ;
wire \mem~237_q ;
wire \mem~733_combout ;
wire \mem~734_combout ;
wire \internal_out_payload[38]~q ;
wire \mem~372_q ;
wire \mem~439_q ;
wire \mem~305_q ;
wire \mem~735_combout ;
wire \mem~506_q ;
wire \mem~736_combout ;
wire \mem~171_q ;
wire \mem~104_q ;
wire \mem~37_q ;
wire \mem~737_combout ;
wire \mem~238_q ;
wire \mem~738_combout ;
wire \mem~739_combout ;
wire \internal_out_payload[39]~q ;
wire \mem~373_q ;
wire \mem~440_q ;
wire \mem~306_q ;
wire \mem~740_combout ;
wire \mem~507_q ;
wire \mem~741_combout ;
wire \mem~172_q ;
wire \mem~105_q ;
wire \mem~38_q ;
wire \mem~742_combout ;
wire \mem~239_q ;
wire \mem~743_combout ;
wire \mem~744_combout ;
wire \internal_out_payload[40]~q ;
wire \mem~374_q ;
wire \mem~441_q ;
wire \mem~307_q ;
wire \mem~745_combout ;
wire \mem~508_q ;
wire \mem~746_combout ;
wire \mem~173_q ;
wire \mem~106_q ;
wire \mem~39_q ;
wire \mem~747_combout ;
wire \mem~240_q ;
wire \mem~748_combout ;
wire \mem~749_combout ;
wire \internal_out_payload[41]~q ;
wire \mem~375_q ;
wire \mem~442_q ;
wire \mem~308_q ;
wire \mem~750_combout ;
wire \mem~509_q ;
wire \mem~751_combout ;
wire \mem~174_q ;
wire \mem~107_q ;
wire \mem~40_q ;
wire \mem~752_combout ;
wire \mem~241_q ;
wire \mem~753_combout ;
wire \mem~754_combout ;
wire \internal_out_payload[42]~q ;
wire \mem~376_q ;
wire \mem~443_q ;
wire \mem~309_q ;
wire \mem~755_combout ;
wire \mem~510_q ;
wire \mem~756_combout ;
wire \mem~175_q ;
wire \mem~108_q ;
wire \mem~41_q ;
wire \mem~757_combout ;
wire \mem~242_q ;
wire \mem~758_combout ;
wire \mem~759_combout ;
wire \internal_out_payload[43]~q ;
wire \mem~377_q ;
wire \mem~444_q ;
wire \mem~310_q ;
wire \mem~760_combout ;
wire \mem~511_q ;
wire \mem~761_combout ;
wire \mem~176_q ;
wire \mem~109_q ;
wire \mem~42_q ;
wire \mem~762_combout ;
wire \mem~243_q ;
wire \mem~763_combout ;
wire \mem~764_combout ;
wire \internal_out_payload[44]~q ;
wire \mem~378_q ;
wire \mem~445_q ;
wire \mem~311_q ;
wire \mem~765_combout ;
wire \mem~512_q ;
wire \mem~766_combout ;
wire \mem~177_q ;
wire \mem~110_q ;
wire \mem~43_q ;
wire \mem~767_combout ;
wire \mem~244_q ;
wire \mem~768_combout ;
wire \mem~769_combout ;
wire \internal_out_payload[45]~q ;
wire \mem~379_q ;
wire \mem~446_q ;
wire \mem~312_q ;
wire \mem~770_combout ;
wire \mem~513_q ;
wire \mem~771_combout ;
wire \mem~178_q ;
wire \mem~111_q ;
wire \mem~44_q ;
wire \mem~772_combout ;
wire \mem~245_q ;
wire \mem~773_combout ;
wire \mem~774_combout ;
wire \internal_out_payload[46]~q ;
wire \mem~380_q ;
wire \mem~447_q ;
wire \mem~313_q ;
wire \mem~775_combout ;
wire \mem~514_q ;
wire \mem~776_combout ;
wire \mem~179_q ;
wire \mem~112_q ;
wire \mem~45_q ;
wire \mem~777_combout ;
wire \mem~246_q ;
wire \mem~778_combout ;
wire \mem~779_combout ;
wire \internal_out_payload[47]~q ;
wire \mem~381_q ;
wire \mem~448_q ;
wire \mem~314_q ;
wire \mem~780_combout ;
wire \mem~515_q ;
wire \mem~781_combout ;
wire \mem~180_q ;
wire \mem~113_q ;
wire \mem~46_q ;
wire \mem~782_combout ;
wire \mem~247_q ;
wire \mem~783_combout ;
wire \mem~784_combout ;
wire \internal_out_payload[48]~q ;
wire \mem~382_q ;
wire \mem~449_q ;
wire \mem~315_q ;
wire \mem~785_combout ;
wire \mem~516_q ;
wire \mem~786_combout ;
wire \mem~181_q ;
wire \mem~114_q ;
wire \mem~47_q ;
wire \mem~787_combout ;
wire \mem~248_q ;
wire \mem~788_combout ;
wire \mem~789_combout ;
wire \internal_out_payload[49]~q ;
wire \mem~383_q ;
wire \mem~450_q ;
wire \mem~316_q ;
wire \mem~790_combout ;
wire \mem~517_q ;
wire \mem~791_combout ;
wire \mem~182_q ;
wire \mem~115_q ;
wire \mem~48_q ;
wire \mem~792_combout ;
wire \mem~249_q ;
wire \mem~793_combout ;
wire \mem~794_combout ;
wire \internal_out_payload[50]~q ;
wire \mem~384_q ;
wire \mem~451_q ;
wire \mem~317_q ;
wire \mem~795_combout ;
wire \mem~518_q ;
wire \mem~796_combout ;
wire \mem~183_q ;
wire \mem~116_q ;
wire \mem~49_q ;
wire \mem~797_combout ;
wire \mem~250_q ;
wire \mem~798_combout ;
wire \mem~799_combout ;
wire \internal_out_payload[51]~q ;
wire \mem~385_q ;
wire \mem~452_q ;
wire \mem~318_q ;
wire \mem~800_combout ;
wire \mem~519_q ;
wire \mem~801_combout ;
wire \mem~184_q ;
wire \mem~117_q ;
wire \mem~50_q ;
wire \mem~802_combout ;
wire \mem~251_q ;
wire \mem~803_combout ;
wire \mem~804_combout ;
wire \internal_out_payload[52]~q ;
wire \mem~386_q ;
wire \mem~453_q ;
wire \mem~319_q ;
wire \mem~805_combout ;
wire \mem~520_q ;
wire \mem~806_combout ;
wire \mem~185_q ;
wire \mem~118_q ;
wire \mem~51_q ;
wire \mem~807_combout ;
wire \mem~252_q ;
wire \mem~808_combout ;
wire \mem~809_combout ;
wire \internal_out_payload[53]~q ;
wire \mem~387_q ;
wire \mem~454_q ;
wire \mem~320_q ;
wire \mem~810_combout ;
wire \mem~521_q ;
wire \mem~811_combout ;
wire \mem~186_q ;
wire \mem~119_q ;
wire \mem~52_q ;
wire \mem~812_combout ;
wire \mem~253_q ;
wire \mem~813_combout ;
wire \mem~814_combout ;
wire \internal_out_payload[54]~q ;
wire \mem~388_q ;
wire \mem~455_q ;
wire \mem~321_q ;
wire \mem~815_combout ;
wire \mem~522_q ;
wire \mem~816_combout ;
wire \mem~187_q ;
wire \mem~120_q ;
wire \mem~53_q ;
wire \mem~817_combout ;
wire \mem~254_q ;
wire \mem~818_combout ;
wire \mem~819_combout ;
wire \internal_out_payload[55]~q ;
wire \mem~389_q ;
wire \mem~456_q ;
wire \mem~322_q ;
wire \mem~820_combout ;
wire \mem~523_q ;
wire \mem~821_combout ;
wire \mem~188_q ;
wire \mem~121_q ;
wire \mem~54_q ;
wire \mem~822_combout ;
wire \mem~255_q ;
wire \mem~823_combout ;
wire \mem~824_combout ;
wire \internal_out_payload[56]~q ;
wire \mem~390_q ;
wire \mem~457_q ;
wire \mem~323_q ;
wire \mem~825_combout ;
wire \mem~524_q ;
wire \mem~826_combout ;
wire \mem~189_q ;
wire \mem~122_q ;
wire \mem~55_q ;
wire \mem~827_combout ;
wire \mem~256_q ;
wire \mem~828_combout ;
wire \mem~829_combout ;
wire \internal_out_payload[57]~q ;
wire \mem~391_q ;
wire \mem~458_q ;
wire \mem~324_q ;
wire \mem~830_combout ;
wire \mem~525_q ;
wire \mem~831_combout ;
wire \mem~190_q ;
wire \mem~123_q ;
wire \mem~56_q ;
wire \mem~832_combout ;
wire \mem~257_q ;
wire \mem~833_combout ;
wire \mem~834_combout ;
wire \internal_out_payload[58]~q ;
wire \mem~392_q ;
wire \mem~459_q ;
wire \mem~325_q ;
wire \mem~835_combout ;
wire \mem~526_q ;
wire \mem~836_combout ;
wire \mem~191_q ;
wire \mem~124_q ;
wire \mem~57_q ;
wire \mem~837_combout ;
wire \mem~258_q ;
wire \mem~838_combout ;
wire \mem~839_combout ;
wire \internal_out_payload[59]~q ;
wire \mem~393_q ;
wire \mem~460_q ;
wire \mem~326_q ;
wire \mem~840_combout ;
wire \mem~527_q ;
wire \mem~841_combout ;
wire \mem~192_q ;
wire \mem~125_q ;
wire \mem~58_q ;
wire \mem~842_combout ;
wire \mem~259_q ;
wire \mem~843_combout ;
wire \mem~844_combout ;
wire \internal_out_payload[60]~q ;
wire \mem~394_q ;
wire \mem~461_q ;
wire \mem~327_q ;
wire \mem~845_combout ;
wire \mem~528_q ;
wire \mem~846_combout ;
wire \mem~193_q ;
wire \mem~126_q ;
wire \mem~59_q ;
wire \mem~847_combout ;
wire \mem~260_q ;
wire \mem~848_combout ;
wire \mem~849_combout ;
wire \internal_out_payload[61]~q ;
wire \mem~395_q ;
wire \mem~462_q ;
wire \mem~328_q ;
wire \mem~850_combout ;
wire \mem~529_q ;
wire \mem~851_combout ;
wire \mem~194_q ;
wire \mem~127_q ;
wire \mem~60_q ;
wire \mem~852_combout ;
wire \mem~261_q ;
wire \mem~853_combout ;
wire \mem~854_combout ;
wire \internal_out_payload[62]~q ;
wire \mem~396_q ;
wire \mem~463_q ;
wire \mem~329_q ;
wire \mem~855_combout ;
wire \mem~530_q ;
wire \mem~856_combout ;
wire \mem~195_q ;
wire \mem~128_q ;
wire \mem~61_q ;
wire \mem~857_combout ;
wire \mem~262_q ;
wire \mem~858_combout ;
wire \mem~859_combout ;
wire \internal_out_payload[63]~q ;
wire \mem~397_q ;
wire \mem~464_q ;
wire \mem~330_q ;
wire \mem~860_combout ;
wire \mem~531_q ;
wire \mem~861_combout ;
wire \mem~196_q ;
wire \mem~129_q ;
wire \mem~62_q ;
wire \mem~862_combout ;
wire \mem~263_q ;
wire \mem~863_combout ;
wire \mem~864_combout ;
wire \internal_out_payload[64]~q ;
wire \mem~398_q ;
wire \mem~465_q ;
wire \mem~331_q ;
wire \mem~865_combout ;
wire \mem~532_q ;
wire \mem~866_combout ;
wire \mem~197_q ;
wire \mem~130_q ;
wire \mem~63_q ;
wire \mem~867_combout ;
wire \mem~264_q ;
wire \mem~868_combout ;
wire \mem~869_combout ;
wire \internal_out_payload[65]~q ;
wire \mem~401_q ;
wire \mem~468_q ;
wire \mem~334_q ;
wire \mem~870_combout ;
wire \mem~535_q ;
wire \mem~871_combout ;
wire \mem~200_q ;
wire \mem~133_q ;
wire \mem~66_q ;
wire \mem~872_combout ;
wire \mem~267_q ;
wire \mem~873_combout ;
wire \mem~874_combout ;
wire \internal_out_payload[160]~q ;
wire \in_wr_ptr[3]~q ;
wire \Add0~0_combout ;
wire \next_in_wr_ptr[3]~5_combout ;
wire \full~0_combout ;
wire \full~1_combout ;
wire \full~2_combout ;


cycloneiv_altera_dcfifo_synchronizer_bundle_8 read_crosser(
	.wire_pll7_clk_0(wire_pll7_clk_0),
	.r_sync_rst(r_sync_rst),
	.dreg_1(\read_crosser|sync[1].u|dreg[1]~q ),
	.dreg_11(\read_crosser|sync[0].u|dreg[1]~q ),
	.dreg_12(\read_crosser|sync[3].u|dreg[1]~q ),
	.dreg_13(\read_crosser|sync[2].u|dreg[1]~q ),
	.out_rd_ptr_gray_1(\out_rd_ptr_gray[1]~q ),
	.out_rd_ptr_gray_0(\out_rd_ptr_gray[0]~q ),
	.out_rd_ptr_gray_3(\out_rd_ptr_gray[3]~q ),
	.out_rd_ptr_gray_2(\out_rd_ptr_gray[2]~q ));

cycloneiv_altera_dcfifo_synchronizer_bundle_9 write_crosser(
	.altera_reset_synchronizer_int_chain_out(altera_reset_synchronizer_int_chain_out),
	.dreg_1(\write_crosser|sync[0].u|dreg[1]~q ),
	.dreg_11(\write_crosser|sync[1].u|dreg[1]~q ),
	.dreg_12(\write_crosser|sync[2].u|dreg[1]~q ),
	.dreg_13(\write_crosser|sync[3].u|dreg[1]~q ),
	.in_wr_ptr_gray_0(\in_wr_ptr_gray[0]~q ),
	.in_wr_ptr_gray_1(\in_wr_ptr_gray[1]~q ),
	.in_wr_ptr_gray_2(\in_wr_ptr_gray[2]~q ),
	.in_wr_ptr_gray_3(\in_wr_ptr_gray[3]~q ),
	.clock_bridge_0_in_clk_clk(clock_bridge_0_in_clk_clk));

dffeas \in_wr_ptr_gray[0] (
	.clk(wire_pll7_clk_0),
	.d(\Add0~1_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\in_wr_ptr_gray[0]~q ),
	.prn(vcc));
defparam \in_wr_ptr_gray[0] .is_wysiwyg = "true";
defparam \in_wr_ptr_gray[0] .power_up = "low";

dffeas \in_wr_ptr_gray[1] (
	.clk(wire_pll7_clk_0),
	.d(\bin2gray~0_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\in_wr_ptr_gray[1]~q ),
	.prn(vcc));
defparam \in_wr_ptr_gray[1] .is_wysiwyg = "true";
defparam \in_wr_ptr_gray[1] .power_up = "low";

dffeas \in_wr_ptr_gray[2] (
	.clk(wire_pll7_clk_0),
	.d(\bin2gray~1_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\in_wr_ptr_gray[2]~q ),
	.prn(vcc));
defparam \in_wr_ptr_gray[2] .is_wysiwyg = "true";
defparam \in_wr_ptr_gray[2] .power_up = "low";

dffeas \in_wr_ptr_gray[3] (
	.clk(wire_pll7_clk_0),
	.d(\in_wr_ptr[3]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\in_wr_ptr_gray[3]~q ),
	.prn(vcc));
defparam \in_wr_ptr_gray[3] .is_wysiwyg = "true";
defparam \in_wr_ptr_gray[3] .power_up = "low";

cycloneive_lcell_comb \Add0~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\in_wr_ptr[0]~q ),
	.datad(\in_wr_ptr[1]~q ),
	.cin(gnd),
	.combout(\Add0~1_combout ),
	.cout());
defparam \Add0~1 .lut_mask = 16'h0FF0;
defparam \Add0~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \bin2gray~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\in_wr_ptr[1]~q ),
	.datad(\in_wr_ptr[2]~q ),
	.cin(gnd),
	.combout(\bin2gray~0_combout ),
	.cout());
defparam \bin2gray~0 .lut_mask = 16'h0FF0;
defparam \bin2gray~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \bin2gray~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\in_wr_ptr[2]~q ),
	.datad(\in_wr_ptr[3]~q ),
	.cin(gnd),
	.combout(\bin2gray~1_combout ),
	.cout());
defparam \bin2gray~1 .lut_mask = 16'h0FF0;
defparam \bin2gray~1 .sum_lutc_input = "datac";

dffeas \out_rd_ptr_gray[1] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\bin2gray~2_combout ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\out_rd_ptr_gray[1]~q ),
	.prn(vcc));
defparam \out_rd_ptr_gray[1] .is_wysiwyg = "true";
defparam \out_rd_ptr_gray[1] .power_up = "low";

dffeas \out_rd_ptr_gray[0] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\Add1~1_combout ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\out_rd_ptr_gray[0]~q ),
	.prn(vcc));
defparam \out_rd_ptr_gray[0] .is_wysiwyg = "true";
defparam \out_rd_ptr_gray[0] .power_up = "low";

dffeas \out_rd_ptr_gray[3] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\out_rd_ptr[3]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\out_rd_ptr_gray[3]~q ),
	.prn(vcc));
defparam \out_rd_ptr_gray[3] .is_wysiwyg = "true";
defparam \out_rd_ptr_gray[3] .power_up = "low";

dffeas \out_rd_ptr_gray[2] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\bin2gray~3_combout ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\out_rd_ptr_gray[2]~q ),
	.prn(vcc));
defparam \out_rd_ptr_gray[2] .is_wysiwyg = "true";
defparam \out_rd_ptr_gray[2] .power_up = "low";

cycloneive_lcell_comb \bin2gray~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\out_rd_ptr[1]~q ),
	.datad(\out_rd_ptr[2]~q ),
	.cin(gnd),
	.combout(\bin2gray~2_combout ),
	.cout());
defparam \bin2gray~2 .lut_mask = 16'h0FF0;
defparam \bin2gray~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add1~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\out_rd_ptr[1]~q ),
	.datad(\out_rd_ptr[0]~q ),
	.cin(gnd),
	.combout(\Add1~1_combout ),
	.cout());
defparam \Add1~1 .lut_mask = 16'h0FF0;
defparam \Add1~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \bin2gray~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\out_rd_ptr[2]~q ),
	.datad(\out_rd_ptr[3]~q ),
	.cin(gnd),
	.combout(\bin2gray~3_combout ),
	.cout());
defparam \bin2gray~3 .lut_mask = 16'h0FF0;
defparam \bin2gray~3 .sum_lutc_input = "datac";

dffeas out_valid(
	.clk(clock_bridge_0_in_clk_clk),
	.d(\empty~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_valid1),
	.prn(vcc));
defparam out_valid.is_wysiwyg = "true";
defparam out_valid.power_up = "low";

dffeas \out_payload[146] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[146]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_146),
	.prn(vcc));
defparam \out_payload[146] .is_wysiwyg = "true";
defparam \out_payload[146] .power_up = "low";

dffeas \out_payload[147] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[147]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_147),
	.prn(vcc));
defparam \out_payload[147] .is_wysiwyg = "true";
defparam \out_payload[147] .power_up = "low";

dffeas \out_payload[2] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[2]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_2),
	.prn(vcc));
defparam \out_payload[2] .is_wysiwyg = "true";
defparam \out_payload[2] .power_up = "low";

dffeas \out_payload[3] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[3]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_3),
	.prn(vcc));
defparam \out_payload[3] .is_wysiwyg = "true";
defparam \out_payload[3] .power_up = "low";

dffeas \out_payload[4] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[4]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_4),
	.prn(vcc));
defparam \out_payload[4] .is_wysiwyg = "true";
defparam \out_payload[4] .power_up = "low";

dffeas \out_payload[5] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[5]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_5),
	.prn(vcc));
defparam \out_payload[5] .is_wysiwyg = "true";
defparam \out_payload[5] .power_up = "low";

dffeas \out_payload[6] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[6]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_6),
	.prn(vcc));
defparam \out_payload[6] .is_wysiwyg = "true";
defparam \out_payload[6] .power_up = "low";

dffeas \out_payload[7] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[7]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_7),
	.prn(vcc));
defparam \out_payload[7] .is_wysiwyg = "true";
defparam \out_payload[7] .power_up = "low";

dffeas \out_payload[8] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[8]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_8),
	.prn(vcc));
defparam \out_payload[8] .is_wysiwyg = "true";
defparam \out_payload[8] .power_up = "low";

dffeas \out_payload[9] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[9]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_9),
	.prn(vcc));
defparam \out_payload[9] .is_wysiwyg = "true";
defparam \out_payload[9] .power_up = "low";

dffeas \out_payload[10] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[10]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_10),
	.prn(vcc));
defparam \out_payload[10] .is_wysiwyg = "true";
defparam \out_payload[10] .power_up = "low";

dffeas \out_payload[11] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[11]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_11),
	.prn(vcc));
defparam \out_payload[11] .is_wysiwyg = "true";
defparam \out_payload[11] .power_up = "low";

dffeas \out_payload[12] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[12]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_12),
	.prn(vcc));
defparam \out_payload[12] .is_wysiwyg = "true";
defparam \out_payload[12] .power_up = "low";

dffeas \out_payload[13] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[13]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_13),
	.prn(vcc));
defparam \out_payload[13] .is_wysiwyg = "true";
defparam \out_payload[13] .power_up = "low";

dffeas \out_payload[14] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[14]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_14),
	.prn(vcc));
defparam \out_payload[14] .is_wysiwyg = "true";
defparam \out_payload[14] .power_up = "low";

dffeas \out_payload[15] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[15]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_15),
	.prn(vcc));
defparam \out_payload[15] .is_wysiwyg = "true";
defparam \out_payload[15] .power_up = "low";

dffeas \out_payload[16] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[16]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_16),
	.prn(vcc));
defparam \out_payload[16] .is_wysiwyg = "true";
defparam \out_payload[16] .power_up = "low";

dffeas \out_payload[17] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[17]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_17),
	.prn(vcc));
defparam \out_payload[17] .is_wysiwyg = "true";
defparam \out_payload[17] .power_up = "low";

dffeas \out_payload[18] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[18]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_18),
	.prn(vcc));
defparam \out_payload[18] .is_wysiwyg = "true";
defparam \out_payload[18] .power_up = "low";

dffeas \out_payload[19] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[19]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_19),
	.prn(vcc));
defparam \out_payload[19] .is_wysiwyg = "true";
defparam \out_payload[19] .power_up = "low";

dffeas \out_payload[20] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[20]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_20),
	.prn(vcc));
defparam \out_payload[20] .is_wysiwyg = "true";
defparam \out_payload[20] .power_up = "low";

dffeas \out_payload[21] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[21]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_21),
	.prn(vcc));
defparam \out_payload[21] .is_wysiwyg = "true";
defparam \out_payload[21] .power_up = "low";

dffeas \out_payload[22] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[22]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_22),
	.prn(vcc));
defparam \out_payload[22] .is_wysiwyg = "true";
defparam \out_payload[22] .power_up = "low";

dffeas \out_payload[23] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[23]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_23),
	.prn(vcc));
defparam \out_payload[23] .is_wysiwyg = "true";
defparam \out_payload[23] .power_up = "low";

dffeas \out_payload[24] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[24]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_24),
	.prn(vcc));
defparam \out_payload[24] .is_wysiwyg = "true";
defparam \out_payload[24] .power_up = "low";

dffeas \out_payload[25] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[25]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_25),
	.prn(vcc));
defparam \out_payload[25] .is_wysiwyg = "true";
defparam \out_payload[25] .power_up = "low";

dffeas \out_payload[26] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[26]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_26),
	.prn(vcc));
defparam \out_payload[26] .is_wysiwyg = "true";
defparam \out_payload[26] .power_up = "low";

dffeas \out_payload[27] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[27]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_27),
	.prn(vcc));
defparam \out_payload[27] .is_wysiwyg = "true";
defparam \out_payload[27] .power_up = "low";

dffeas \out_payload[28] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[28]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_28),
	.prn(vcc));
defparam \out_payload[28] .is_wysiwyg = "true";
defparam \out_payload[28] .power_up = "low";

dffeas \out_payload[29] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[29]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_29),
	.prn(vcc));
defparam \out_payload[29] .is_wysiwyg = "true";
defparam \out_payload[29] .power_up = "low";

dffeas \out_payload[30] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[30]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_30),
	.prn(vcc));
defparam \out_payload[30] .is_wysiwyg = "true";
defparam \out_payload[30] .power_up = "low";

dffeas \out_payload[31] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[31]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_31),
	.prn(vcc));
defparam \out_payload[31] .is_wysiwyg = "true";
defparam \out_payload[31] .power_up = "low";

dffeas \out_payload[32] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[32]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_32),
	.prn(vcc));
defparam \out_payload[32] .is_wysiwyg = "true";
defparam \out_payload[32] .power_up = "low";

dffeas \out_payload[33] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[33]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_33),
	.prn(vcc));
defparam \out_payload[33] .is_wysiwyg = "true";
defparam \out_payload[33] .power_up = "low";

dffeas \out_payload[34] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[34]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_34),
	.prn(vcc));
defparam \out_payload[34] .is_wysiwyg = "true";
defparam \out_payload[34] .power_up = "low";

dffeas \out_payload[35] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[35]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_35),
	.prn(vcc));
defparam \out_payload[35] .is_wysiwyg = "true";
defparam \out_payload[35] .power_up = "low";

dffeas \out_payload[36] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[36]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_36),
	.prn(vcc));
defparam \out_payload[36] .is_wysiwyg = "true";
defparam \out_payload[36] .power_up = "low";

dffeas \out_payload[37] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[37]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_37),
	.prn(vcc));
defparam \out_payload[37] .is_wysiwyg = "true";
defparam \out_payload[37] .power_up = "low";

dffeas \out_payload[38] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[38]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_38),
	.prn(vcc));
defparam \out_payload[38] .is_wysiwyg = "true";
defparam \out_payload[38] .power_up = "low";

dffeas \out_payload[39] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[39]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_39),
	.prn(vcc));
defparam \out_payload[39] .is_wysiwyg = "true";
defparam \out_payload[39] .power_up = "low";

dffeas \out_payload[40] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[40]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_40),
	.prn(vcc));
defparam \out_payload[40] .is_wysiwyg = "true";
defparam \out_payload[40] .power_up = "low";

dffeas \out_payload[41] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[41]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_41),
	.prn(vcc));
defparam \out_payload[41] .is_wysiwyg = "true";
defparam \out_payload[41] .power_up = "low";

dffeas \out_payload[42] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[42]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_42),
	.prn(vcc));
defparam \out_payload[42] .is_wysiwyg = "true";
defparam \out_payload[42] .power_up = "low";

dffeas \out_payload[43] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[43]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_43),
	.prn(vcc));
defparam \out_payload[43] .is_wysiwyg = "true";
defparam \out_payload[43] .power_up = "low";

dffeas \out_payload[44] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[44]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_44),
	.prn(vcc));
defparam \out_payload[44] .is_wysiwyg = "true";
defparam \out_payload[44] .power_up = "low";

dffeas \out_payload[45] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[45]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_45),
	.prn(vcc));
defparam \out_payload[45] .is_wysiwyg = "true";
defparam \out_payload[45] .power_up = "low";

dffeas \out_payload[46] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[46]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_46),
	.prn(vcc));
defparam \out_payload[46] .is_wysiwyg = "true";
defparam \out_payload[46] .power_up = "low";

dffeas \out_payload[47] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[47]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_47),
	.prn(vcc));
defparam \out_payload[47] .is_wysiwyg = "true";
defparam \out_payload[47] .power_up = "low";

dffeas \out_payload[48] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[48]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_48),
	.prn(vcc));
defparam \out_payload[48] .is_wysiwyg = "true";
defparam \out_payload[48] .power_up = "low";

dffeas \out_payload[49] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[49]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_49),
	.prn(vcc));
defparam \out_payload[49] .is_wysiwyg = "true";
defparam \out_payload[49] .power_up = "low";

dffeas \out_payload[50] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[50]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_50),
	.prn(vcc));
defparam \out_payload[50] .is_wysiwyg = "true";
defparam \out_payload[50] .power_up = "low";

dffeas \out_payload[51] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[51]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_51),
	.prn(vcc));
defparam \out_payload[51] .is_wysiwyg = "true";
defparam \out_payload[51] .power_up = "low";

dffeas \out_payload[52] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[52]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_52),
	.prn(vcc));
defparam \out_payload[52] .is_wysiwyg = "true";
defparam \out_payload[52] .power_up = "low";

dffeas \out_payload[53] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[53]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_53),
	.prn(vcc));
defparam \out_payload[53] .is_wysiwyg = "true";
defparam \out_payload[53] .power_up = "low";

dffeas \out_payload[54] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[54]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_54),
	.prn(vcc));
defparam \out_payload[54] .is_wysiwyg = "true";
defparam \out_payload[54] .power_up = "low";

dffeas \out_payload[55] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[55]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_55),
	.prn(vcc));
defparam \out_payload[55] .is_wysiwyg = "true";
defparam \out_payload[55] .power_up = "low";

dffeas \out_payload[56] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[56]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_56),
	.prn(vcc));
defparam \out_payload[56] .is_wysiwyg = "true";
defparam \out_payload[56] .power_up = "low";

dffeas \out_payload[57] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[57]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_57),
	.prn(vcc));
defparam \out_payload[57] .is_wysiwyg = "true";
defparam \out_payload[57] .power_up = "low";

dffeas \out_payload[58] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[58]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_58),
	.prn(vcc));
defparam \out_payload[58] .is_wysiwyg = "true";
defparam \out_payload[58] .power_up = "low";

dffeas \out_payload[59] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[59]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_59),
	.prn(vcc));
defparam \out_payload[59] .is_wysiwyg = "true";
defparam \out_payload[59] .power_up = "low";

dffeas \out_payload[60] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[60]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_60),
	.prn(vcc));
defparam \out_payload[60] .is_wysiwyg = "true";
defparam \out_payload[60] .power_up = "low";

dffeas \out_payload[61] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[61]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_61),
	.prn(vcc));
defparam \out_payload[61] .is_wysiwyg = "true";
defparam \out_payload[61] .power_up = "low";

dffeas \out_payload[62] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[62]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_62),
	.prn(vcc));
defparam \out_payload[62] .is_wysiwyg = "true";
defparam \out_payload[62] .power_up = "low";

dffeas \out_payload[63] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[63]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_63),
	.prn(vcc));
defparam \out_payload[63] .is_wysiwyg = "true";
defparam \out_payload[63] .power_up = "low";

dffeas \out_payload[64] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[64]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_64),
	.prn(vcc));
defparam \out_payload[64] .is_wysiwyg = "true";
defparam \out_payload[64] .power_up = "low";

dffeas \out_payload[65] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[65]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_65),
	.prn(vcc));
defparam \out_payload[65] .is_wysiwyg = "true";
defparam \out_payload[65] .power_up = "low";

dffeas \out_payload[160] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[160]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_160),
	.prn(vcc));
defparam \out_payload[160] .is_wysiwyg = "true";
defparam \out_payload[160] .power_up = "low";

dffeas full(
	.clk(wire_pll7_clk_0),
	.d(\full~2_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(full1),
	.prn(vcc));
defparam full.is_wysiwyg = "true";
defparam full.power_up = "low";

dffeas \out_rd_ptr[0] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem_rd_ptr[0]~0_combout ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\out_rd_ptr[0]~q ),
	.prn(vcc));
defparam \out_rd_ptr[0] .is_wysiwyg = "true";
defparam \out_rd_ptr[0] .power_up = "low";

cycloneive_lcell_comb \mem_rd_ptr[0]~0 (
	.dataa(full0),
	.datab(out_valid1),
	.datac(\out_rd_ptr[0]~q ),
	.datad(\empty~q ),
	.cin(gnd),
	.combout(\mem_rd_ptr[0]~0_combout ),
	.cout());
defparam \mem_rd_ptr[0]~0 .lut_mask = 16'h87F0;
defparam \mem_rd_ptr[0]~0 .sum_lutc_input = "datac";

dffeas \out_rd_ptr[1] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem_rd_ptr[1]~1_combout ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\out_rd_ptr[1]~q ),
	.prn(vcc));
defparam \out_rd_ptr[1] .is_wysiwyg = "true";
defparam \out_rd_ptr[1] .power_up = "low";

cycloneive_lcell_comb \next_out_rd_ptr~0 (
	.dataa(\empty~q ),
	.datab(gnd),
	.datac(full0),
	.datad(out_valid1),
	.cin(gnd),
	.combout(\next_out_rd_ptr~0_combout ),
	.cout());
defparam \next_out_rd_ptr~0 .lut_mask = 16'h0AAA;
defparam \next_out_rd_ptr~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem_rd_ptr[1]~1 (
	.dataa(gnd),
	.datab(\out_rd_ptr[1]~q ),
	.datac(\next_out_rd_ptr~0_combout ),
	.datad(\out_rd_ptr[0]~q ),
	.cin(gnd),
	.combout(\mem_rd_ptr[1]~1_combout ),
	.cout());
defparam \mem_rd_ptr[1]~1 .lut_mask = 16'h3CCC;
defparam \mem_rd_ptr[1]~1 .sum_lutc_input = "datac";

dffeas \out_rd_ptr[2] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem_rd_ptr[2]~2_combout ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\out_rd_ptr[2]~q ),
	.prn(vcc));
defparam \out_rd_ptr[2] .is_wysiwyg = "true";
defparam \out_rd_ptr[2] .power_up = "low";

cycloneive_lcell_comb \mem_rd_ptr[2]~2 (
	.dataa(\out_rd_ptr[2]~q ),
	.datab(\next_out_rd_ptr~0_combout ),
	.datac(\out_rd_ptr[1]~q ),
	.datad(\out_rd_ptr[0]~q ),
	.cin(gnd),
	.combout(\mem_rd_ptr[2]~2_combout ),
	.cout());
defparam \mem_rd_ptr[2]~2 .lut_mask = 16'h6AAA;
defparam \mem_rd_ptr[2]~2 .sum_lutc_input = "datac";

dffeas \out_rd_ptr[3] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\next_out_rd_ptr[3]~1_combout ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\out_rd_ptr[3]~q ),
	.prn(vcc));
defparam \out_rd_ptr[3] .is_wysiwyg = "true";
defparam \out_rd_ptr[3] .power_up = "low";

cycloneive_lcell_comb \Add1~0 (
	.dataa(\out_rd_ptr[3]~q ),
	.datab(\out_rd_ptr[1]~q ),
	.datac(\out_rd_ptr[0]~q ),
	.datad(\out_rd_ptr[2]~q ),
	.cin(gnd),
	.combout(\Add1~0_combout ),
	.cout());
defparam \Add1~0 .lut_mask = 16'h6AAA;
defparam \Add1~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \next_out_rd_ptr[3]~1 (
	.dataa(\Add1~0_combout ),
	.datab(\out_rd_ptr[3]~q ),
	.datac(gnd),
	.datad(\next_out_rd_ptr~0_combout ),
	.cin(gnd),
	.combout(\next_out_rd_ptr[3]~1_combout ),
	.cout());
defparam \next_out_rd_ptr[3]~1 .lut_mask = 16'hAACC;
defparam \next_out_rd_ptr[3]~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Equal0~0 (
	.dataa(\write_crosser|sync[2].u|dreg[1]~q ),
	.datab(\write_crosser|sync[3].u|dreg[1]~q ),
	.datac(\mem_rd_ptr[2]~2_combout ),
	.datad(\next_out_rd_ptr[3]~1_combout ),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
defparam \Equal0~0 .lut_mask = 16'h472E;
defparam \Equal0~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Equal0~1 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\write_crosser|sync[1].u|dreg[1]~q ),
	.datac(\mem_rd_ptr[2]~2_combout ),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
defparam \Equal0~1 .lut_mask = 16'h355C;
defparam \Equal0~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Equal0~2 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\write_crosser|sync[0].u|dreg[1]~q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\Equal0~1_combout ),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
defparam \Equal0~2 .lut_mask = 16'h9FF6;
defparam \Equal0~2 .sum_lutc_input = "datac";

dffeas empty(
	.clk(clock_bridge_0_in_clk_clk),
	.d(\Equal0~2_combout ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\empty~q ),
	.prn(vcc));
defparam empty.is_wysiwyg = "true";
defparam empty.power_up = "low";

cycloneive_lcell_comb internal_out_ready(
	.dataa(gnd),
	.datab(gnd),
	.datac(full0),
	.datad(out_valid1),
	.cin(gnd),
	.combout(\internal_out_ready~combout ),
	.cout());
defparam internal_out_ready.lut_mask = 16'h0FFF;
defparam internal_out_ready.sum_lutc_input = "datac";

cycloneive_lcell_comb \next_in_wr_ptr~2 (
	.dataa(always0),
	.datab(rp_valid),
	.datac(next_in_wr_ptr),
	.datad(full1),
	.cin(gnd),
	.combout(\next_in_wr_ptr~2_combout ),
	.cout());
defparam \next_in_wr_ptr~2 .lut_mask = 16'h000B;
defparam \next_in_wr_ptr~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \next_in_wr_ptr[0]~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\in_wr_ptr[0]~q ),
	.datad(\next_in_wr_ptr~2_combout ),
	.cin(gnd),
	.combout(\next_in_wr_ptr[0]~3_combout ),
	.cout());
defparam \next_in_wr_ptr[0]~3 .lut_mask = 16'h0FF0;
defparam \next_in_wr_ptr[0]~3 .sum_lutc_input = "datac";

dffeas \in_wr_ptr[0] (
	.clk(wire_pll7_clk_0),
	.d(\next_in_wr_ptr[0]~3_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\in_wr_ptr[0]~q ),
	.prn(vcc));
defparam \in_wr_ptr[0] .is_wysiwyg = "true";
defparam \in_wr_ptr[0] .power_up = "low";

cycloneive_lcell_comb \next_in_wr_ptr[1]~4 (
	.dataa(gnd),
	.datab(\in_wr_ptr[1]~q ),
	.datac(\in_wr_ptr[0]~q ),
	.datad(\next_in_wr_ptr~2_combout ),
	.cin(gnd),
	.combout(\next_in_wr_ptr[1]~4_combout ),
	.cout());
defparam \next_in_wr_ptr[1]~4 .lut_mask = 16'h3CCC;
defparam \next_in_wr_ptr[1]~4 .sum_lutc_input = "datac";

dffeas \in_wr_ptr[1] (
	.clk(wire_pll7_clk_0),
	.d(\next_in_wr_ptr[1]~4_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\in_wr_ptr[1]~q ),
	.prn(vcc));
defparam \in_wr_ptr[1] .is_wysiwyg = "true";
defparam \in_wr_ptr[1] .power_up = "low";

cycloneive_lcell_comb \next_in_wr_ptr[2]~6 (
	.dataa(\in_wr_ptr[0]~q ),
	.datab(\in_wr_ptr[1]~q ),
	.datac(\in_wr_ptr[2]~q ),
	.datad(\next_in_wr_ptr~2_combout ),
	.cin(gnd),
	.combout(\next_in_wr_ptr[2]~6_combout ),
	.cout());
defparam \next_in_wr_ptr[2]~6 .lut_mask = 16'h78F0;
defparam \next_in_wr_ptr[2]~6 .sum_lutc_input = "datac";

dffeas \in_wr_ptr[2] (
	.clk(wire_pll7_clk_0),
	.d(\next_in_wr_ptr[2]~6_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\in_wr_ptr[2]~q ),
	.prn(vcc));
defparam \in_wr_ptr[2] .is_wysiwyg = "true";
defparam \in_wr_ptr[2] .power_up = "low";

cycloneive_lcell_comb \mem~875 (
	.dataa(\in_wr_ptr[0]~q ),
	.datab(\in_wr_ptr[2]~q ),
	.datac(\next_in_wr_ptr~2_combout ),
	.datad(\in_wr_ptr[1]~q ),
	.cin(gnd),
	.combout(\mem~875_combout ),
	.cout());
defparam \mem~875 .lut_mask = 16'h0080;
defparam \mem~875 .sum_lutc_input = "datac";

dffeas \mem~399 (
	.clk(wire_pll7_clk_0),
	.d(mem_144_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~399_q ),
	.prn(vcc));
defparam \mem~399 .is_wysiwyg = "true";
defparam \mem~399 .power_up = "low";

cycloneive_lcell_comb \mem~876 (
	.dataa(\in_wr_ptr[1]~q ),
	.datab(\in_wr_ptr[2]~q ),
	.datac(\next_in_wr_ptr~2_combout ),
	.datad(\in_wr_ptr[0]~q ),
	.cin(gnd),
	.combout(\mem~876_combout ),
	.cout());
defparam \mem~876 .lut_mask = 16'h0080;
defparam \mem~876 .sum_lutc_input = "datac";

dffeas \mem~466 (
	.clk(wire_pll7_clk_0),
	.d(mem_144_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~466_q ),
	.prn(vcc));
defparam \mem~466 .is_wysiwyg = "true";
defparam \mem~466 .power_up = "low";

cycloneive_lcell_comb \mem~877 (
	.dataa(\in_wr_ptr[2]~q ),
	.datab(\next_in_wr_ptr~2_combout ),
	.datac(\in_wr_ptr[0]~q ),
	.datad(\in_wr_ptr[1]~q ),
	.cin(gnd),
	.combout(\mem~877_combout ),
	.cout());
defparam \mem~877 .lut_mask = 16'h0008;
defparam \mem~877 .sum_lutc_input = "datac";

dffeas \mem~332 (
	.clk(wire_pll7_clk_0),
	.d(mem_144_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~332_q ),
	.prn(vcc));
defparam \mem~332 .is_wysiwyg = "true";
defparam \mem~332 .power_up = "low";

cycloneive_lcell_comb \mem~540 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~466_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~332_q ),
	.cin(gnd),
	.combout(\mem~540_combout ),
	.cout());
defparam \mem~540 .lut_mask = 16'hE5E0;
defparam \mem~540 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~881 (
	.dataa(\in_wr_ptr[0]~q ),
	.datab(\in_wr_ptr[1]~q ),
	.datac(\in_wr_ptr[2]~q ),
	.datad(\next_in_wr_ptr~2_combout ),
	.cin(gnd),
	.combout(\mem~881_combout ),
	.cout());
defparam \mem~881 .lut_mask = 16'h8000;
defparam \mem~881 .sum_lutc_input = "datac";

dffeas \mem~533 (
	.clk(wire_pll7_clk_0),
	.d(mem_144_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~533_q ),
	.prn(vcc));
defparam \mem~533 .is_wysiwyg = "true";
defparam \mem~533 .power_up = "low";

cycloneive_lcell_comb \mem~541 (
	.dataa(\mem~399_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~540_combout ),
	.datad(\mem~533_q ),
	.cin(gnd),
	.combout(\mem~541_combout ),
	.cout());
defparam \mem~541 .lut_mask = 16'hF838;
defparam \mem~541 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~878 (
	.dataa(\in_wr_ptr[1]~q ),
	.datab(\next_in_wr_ptr~2_combout ),
	.datac(\in_wr_ptr[0]~q ),
	.datad(\in_wr_ptr[2]~q ),
	.cin(gnd),
	.combout(\mem~878_combout ),
	.cout());
defparam \mem~878 .lut_mask = 16'h0008;
defparam \mem~878 .sum_lutc_input = "datac";

dffeas \mem~198 (
	.clk(wire_pll7_clk_0),
	.d(mem_144_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~198_q ),
	.prn(vcc));
defparam \mem~198 .is_wysiwyg = "true";
defparam \mem~198 .power_up = "low";

cycloneive_lcell_comb \mem~879 (
	.dataa(\in_wr_ptr[0]~q ),
	.datab(\next_in_wr_ptr~2_combout ),
	.datac(\in_wr_ptr[1]~q ),
	.datad(\in_wr_ptr[2]~q ),
	.cin(gnd),
	.combout(\mem~879_combout ),
	.cout());
defparam \mem~879 .lut_mask = 16'h0008;
defparam \mem~879 .sum_lutc_input = "datac";

dffeas \mem~131 (
	.clk(wire_pll7_clk_0),
	.d(mem_144_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~131_q ),
	.prn(vcc));
defparam \mem~131 .is_wysiwyg = "true";
defparam \mem~131 .power_up = "low";

cycloneive_lcell_comb \mem~880 (
	.dataa(\next_in_wr_ptr~2_combout ),
	.datab(\in_wr_ptr[0]~q ),
	.datac(\in_wr_ptr[1]~q ),
	.datad(\in_wr_ptr[2]~q ),
	.cin(gnd),
	.combout(\mem~880_combout ),
	.cout());
defparam \mem~880 .lut_mask = 16'h0002;
defparam \mem~880 .sum_lutc_input = "datac";

dffeas \mem~64 (
	.clk(wire_pll7_clk_0),
	.d(mem_144_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~64_q ),
	.prn(vcc));
defparam \mem~64 .is_wysiwyg = "true";
defparam \mem~64 .power_up = "low";

cycloneive_lcell_comb \mem~542 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~131_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~64_q ),
	.cin(gnd),
	.combout(\mem~542_combout ),
	.cout());
defparam \mem~542 .lut_mask = 16'hE5E0;
defparam \mem~542 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~882 (
	.dataa(\in_wr_ptr[0]~q ),
	.datab(\in_wr_ptr[1]~q ),
	.datac(\next_in_wr_ptr~2_combout ),
	.datad(\in_wr_ptr[2]~q ),
	.cin(gnd),
	.combout(\mem~882_combout ),
	.cout());
defparam \mem~882 .lut_mask = 16'h0080;
defparam \mem~882 .sum_lutc_input = "datac";

dffeas \mem~265 (
	.clk(wire_pll7_clk_0),
	.d(mem_144_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~265_q ),
	.prn(vcc));
defparam \mem~265 .is_wysiwyg = "true";
defparam \mem~265 .power_up = "low";

cycloneive_lcell_comb \mem~543 (
	.dataa(\mem~198_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~542_combout ),
	.datad(\mem~265_q ),
	.cin(gnd),
	.combout(\mem~543_combout ),
	.cout());
defparam \mem~543 .lut_mask = 16'hF838;
defparam \mem~543 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~544 (
	.dataa(\mem~541_combout ),
	.datab(\mem~543_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~544_combout ),
	.cout());
defparam \mem~544 .lut_mask = 16'hAACC;
defparam \mem~544 .sum_lutc_input = "datac";

dffeas \internal_out_payload[146] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~544_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[146]~q ),
	.prn(vcc));
defparam \internal_out_payload[146] .is_wysiwyg = "true";
defparam \internal_out_payload[146] .power_up = "low";

dffeas \mem~400 (
	.clk(wire_pll7_clk_0),
	.d(mem_145_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~400_q ),
	.prn(vcc));
defparam \mem~400 .is_wysiwyg = "true";
defparam \mem~400 .power_up = "low";

dffeas \mem~467 (
	.clk(wire_pll7_clk_0),
	.d(mem_145_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~467_q ),
	.prn(vcc));
defparam \mem~467 .is_wysiwyg = "true";
defparam \mem~467 .power_up = "low";

dffeas \mem~333 (
	.clk(wire_pll7_clk_0),
	.d(mem_145_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~333_q ),
	.prn(vcc));
defparam \mem~333 .is_wysiwyg = "true";
defparam \mem~333 .power_up = "low";

cycloneive_lcell_comb \mem~545 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~467_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~333_q ),
	.cin(gnd),
	.combout(\mem~545_combout ),
	.cout());
defparam \mem~545 .lut_mask = 16'hE5E0;
defparam \mem~545 .sum_lutc_input = "datac";

dffeas \mem~534 (
	.clk(wire_pll7_clk_0),
	.d(mem_145_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~534_q ),
	.prn(vcc));
defparam \mem~534 .is_wysiwyg = "true";
defparam \mem~534 .power_up = "low";

cycloneive_lcell_comb \mem~546 (
	.dataa(\mem~400_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~545_combout ),
	.datad(\mem~534_q ),
	.cin(gnd),
	.combout(\mem~546_combout ),
	.cout());
defparam \mem~546 .lut_mask = 16'hF838;
defparam \mem~546 .sum_lutc_input = "datac";

dffeas \mem~199 (
	.clk(wire_pll7_clk_0),
	.d(mem_145_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~199_q ),
	.prn(vcc));
defparam \mem~199 .is_wysiwyg = "true";
defparam \mem~199 .power_up = "low";

dffeas \mem~132 (
	.clk(wire_pll7_clk_0),
	.d(mem_145_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~132_q ),
	.prn(vcc));
defparam \mem~132 .is_wysiwyg = "true";
defparam \mem~132 .power_up = "low";

dffeas \mem~65 (
	.clk(wire_pll7_clk_0),
	.d(mem_145_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~65_q ),
	.prn(vcc));
defparam \mem~65 .is_wysiwyg = "true";
defparam \mem~65 .power_up = "low";

cycloneive_lcell_comb \mem~547 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~132_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~65_q ),
	.cin(gnd),
	.combout(\mem~547_combout ),
	.cout());
defparam \mem~547 .lut_mask = 16'hE5E0;
defparam \mem~547 .sum_lutc_input = "datac";

dffeas \mem~266 (
	.clk(wire_pll7_clk_0),
	.d(mem_145_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~266_q ),
	.prn(vcc));
defparam \mem~266 .is_wysiwyg = "true";
defparam \mem~266 .power_up = "low";

cycloneive_lcell_comb \mem~548 (
	.dataa(\mem~199_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~547_combout ),
	.datad(\mem~266_q ),
	.cin(gnd),
	.combout(\mem~548_combout ),
	.cout());
defparam \mem~548 .lut_mask = 16'hF838;
defparam \mem~548 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~549 (
	.dataa(\mem~546_combout ),
	.datab(\mem~548_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~549_combout ),
	.cout());
defparam \mem~549 .lut_mask = 16'hAACC;
defparam \mem~549 .sum_lutc_input = "datac";

dffeas \internal_out_payload[147] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~549_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[147]~q ),
	.prn(vcc));
defparam \internal_out_payload[147] .is_wysiwyg = "true";
defparam \internal_out_payload[147] .power_up = "low";

dffeas \mem~335 (
	.clk(wire_pll7_clk_0),
	.d(out_data_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~335_q ),
	.prn(vcc));
defparam \mem~335 .is_wysiwyg = "true";
defparam \mem~335 .power_up = "low";

dffeas \mem~402 (
	.clk(wire_pll7_clk_0),
	.d(out_data_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~402_q ),
	.prn(vcc));
defparam \mem~402 .is_wysiwyg = "true";
defparam \mem~402 .power_up = "low";

dffeas \mem~268 (
	.clk(wire_pll7_clk_0),
	.d(out_data_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~268_q ),
	.prn(vcc));
defparam \mem~268 .is_wysiwyg = "true";
defparam \mem~268 .power_up = "low";

cycloneive_lcell_comb \mem~550 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~402_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~268_q ),
	.cin(gnd),
	.combout(\mem~550_combout ),
	.cout());
defparam \mem~550 .lut_mask = 16'hE5E0;
defparam \mem~550 .sum_lutc_input = "datac";

dffeas \mem~469 (
	.clk(wire_pll7_clk_0),
	.d(out_data_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~469_q ),
	.prn(vcc));
defparam \mem~469 .is_wysiwyg = "true";
defparam \mem~469 .power_up = "low";

cycloneive_lcell_comb \mem~551 (
	.dataa(\mem~335_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~550_combout ),
	.datad(\mem~469_q ),
	.cin(gnd),
	.combout(\mem~551_combout ),
	.cout());
defparam \mem~551 .lut_mask = 16'hF838;
defparam \mem~551 .sum_lutc_input = "datac";

dffeas \mem~134 (
	.clk(wire_pll7_clk_0),
	.d(out_data_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~134_q ),
	.prn(vcc));
defparam \mem~134 .is_wysiwyg = "true";
defparam \mem~134 .power_up = "low";

dffeas \mem~67 (
	.clk(wire_pll7_clk_0),
	.d(out_data_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~67_q ),
	.prn(vcc));
defparam \mem~67 .is_wysiwyg = "true";
defparam \mem~67 .power_up = "low";

dffeas \mem~0 (
	.clk(wire_pll7_clk_0),
	.d(out_data_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~0_q ),
	.prn(vcc));
defparam \mem~0 .is_wysiwyg = "true";
defparam \mem~0 .power_up = "low";

cycloneive_lcell_comb \mem~552 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~67_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~0_q ),
	.cin(gnd),
	.combout(\mem~552_combout ),
	.cout());
defparam \mem~552 .lut_mask = 16'hE5E0;
defparam \mem~552 .sum_lutc_input = "datac";

dffeas \mem~201 (
	.clk(wire_pll7_clk_0),
	.d(out_data_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~201_q ),
	.prn(vcc));
defparam \mem~201 .is_wysiwyg = "true";
defparam \mem~201 .power_up = "low";

cycloneive_lcell_comb \mem~553 (
	.dataa(\mem~134_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~552_combout ),
	.datad(\mem~201_q ),
	.cin(gnd),
	.combout(\mem~553_combout ),
	.cout());
defparam \mem~553 .lut_mask = 16'hF838;
defparam \mem~553 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~554 (
	.dataa(\mem~551_combout ),
	.datab(\mem~553_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~554_combout ),
	.cout());
defparam \mem~554 .lut_mask = 16'hAACC;
defparam \mem~554 .sum_lutc_input = "datac";

dffeas \internal_out_payload[2] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~554_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[2]~q ),
	.prn(vcc));
defparam \internal_out_payload[2] .is_wysiwyg = "true";
defparam \internal_out_payload[2] .power_up = "low";

dffeas \mem~336 (
	.clk(wire_pll7_clk_0),
	.d(out_data_1),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~336_q ),
	.prn(vcc));
defparam \mem~336 .is_wysiwyg = "true";
defparam \mem~336 .power_up = "low";

dffeas \mem~403 (
	.clk(wire_pll7_clk_0),
	.d(out_data_1),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~403_q ),
	.prn(vcc));
defparam \mem~403 .is_wysiwyg = "true";
defparam \mem~403 .power_up = "low";

dffeas \mem~269 (
	.clk(wire_pll7_clk_0),
	.d(out_data_1),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~269_q ),
	.prn(vcc));
defparam \mem~269 .is_wysiwyg = "true";
defparam \mem~269 .power_up = "low";

cycloneive_lcell_comb \mem~555 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~403_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~269_q ),
	.cin(gnd),
	.combout(\mem~555_combout ),
	.cout());
defparam \mem~555 .lut_mask = 16'hE5E0;
defparam \mem~555 .sum_lutc_input = "datac";

dffeas \mem~470 (
	.clk(wire_pll7_clk_0),
	.d(out_data_1),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~470_q ),
	.prn(vcc));
defparam \mem~470 .is_wysiwyg = "true";
defparam \mem~470 .power_up = "low";

cycloneive_lcell_comb \mem~556 (
	.dataa(\mem~336_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~555_combout ),
	.datad(\mem~470_q ),
	.cin(gnd),
	.combout(\mem~556_combout ),
	.cout());
defparam \mem~556 .lut_mask = 16'hF838;
defparam \mem~556 .sum_lutc_input = "datac";

dffeas \mem~135 (
	.clk(wire_pll7_clk_0),
	.d(out_data_1),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~135_q ),
	.prn(vcc));
defparam \mem~135 .is_wysiwyg = "true";
defparam \mem~135 .power_up = "low";

dffeas \mem~68 (
	.clk(wire_pll7_clk_0),
	.d(out_data_1),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~68_q ),
	.prn(vcc));
defparam \mem~68 .is_wysiwyg = "true";
defparam \mem~68 .power_up = "low";

dffeas \mem~1 (
	.clk(wire_pll7_clk_0),
	.d(out_data_1),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~1_q ),
	.prn(vcc));
defparam \mem~1 .is_wysiwyg = "true";
defparam \mem~1 .power_up = "low";

cycloneive_lcell_comb \mem~557 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~68_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~1_q ),
	.cin(gnd),
	.combout(\mem~557_combout ),
	.cout());
defparam \mem~557 .lut_mask = 16'hE5E0;
defparam \mem~557 .sum_lutc_input = "datac";

dffeas \mem~202 (
	.clk(wire_pll7_clk_0),
	.d(out_data_1),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~202_q ),
	.prn(vcc));
defparam \mem~202 .is_wysiwyg = "true";
defparam \mem~202 .power_up = "low";

cycloneive_lcell_comb \mem~558 (
	.dataa(\mem~135_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~557_combout ),
	.datad(\mem~202_q ),
	.cin(gnd),
	.combout(\mem~558_combout ),
	.cout());
defparam \mem~558 .lut_mask = 16'hF838;
defparam \mem~558 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~559 (
	.dataa(\mem~556_combout ),
	.datab(\mem~558_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~559_combout ),
	.cout());
defparam \mem~559 .lut_mask = 16'hAACC;
defparam \mem~559 .sum_lutc_input = "datac";

dffeas \internal_out_payload[3] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~559_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[3]~q ),
	.prn(vcc));
defparam \internal_out_payload[3] .is_wysiwyg = "true";
defparam \internal_out_payload[3] .power_up = "low";

dffeas \mem~337 (
	.clk(wire_pll7_clk_0),
	.d(out_data_2),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~337_q ),
	.prn(vcc));
defparam \mem~337 .is_wysiwyg = "true";
defparam \mem~337 .power_up = "low";

dffeas \mem~404 (
	.clk(wire_pll7_clk_0),
	.d(out_data_2),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~404_q ),
	.prn(vcc));
defparam \mem~404 .is_wysiwyg = "true";
defparam \mem~404 .power_up = "low";

dffeas \mem~270 (
	.clk(wire_pll7_clk_0),
	.d(out_data_2),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~270_q ),
	.prn(vcc));
defparam \mem~270 .is_wysiwyg = "true";
defparam \mem~270 .power_up = "low";

cycloneive_lcell_comb \mem~560 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~404_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~270_q ),
	.cin(gnd),
	.combout(\mem~560_combout ),
	.cout());
defparam \mem~560 .lut_mask = 16'hE5E0;
defparam \mem~560 .sum_lutc_input = "datac";

dffeas \mem~471 (
	.clk(wire_pll7_clk_0),
	.d(out_data_2),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~471_q ),
	.prn(vcc));
defparam \mem~471 .is_wysiwyg = "true";
defparam \mem~471 .power_up = "low";

cycloneive_lcell_comb \mem~561 (
	.dataa(\mem~337_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~560_combout ),
	.datad(\mem~471_q ),
	.cin(gnd),
	.combout(\mem~561_combout ),
	.cout());
defparam \mem~561 .lut_mask = 16'hF838;
defparam \mem~561 .sum_lutc_input = "datac";

dffeas \mem~136 (
	.clk(wire_pll7_clk_0),
	.d(out_data_2),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~136_q ),
	.prn(vcc));
defparam \mem~136 .is_wysiwyg = "true";
defparam \mem~136 .power_up = "low";

dffeas \mem~69 (
	.clk(wire_pll7_clk_0),
	.d(out_data_2),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~69_q ),
	.prn(vcc));
defparam \mem~69 .is_wysiwyg = "true";
defparam \mem~69 .power_up = "low";

dffeas \mem~2 (
	.clk(wire_pll7_clk_0),
	.d(out_data_2),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~2_q ),
	.prn(vcc));
defparam \mem~2 .is_wysiwyg = "true";
defparam \mem~2 .power_up = "low";

cycloneive_lcell_comb \mem~562 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~69_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~2_q ),
	.cin(gnd),
	.combout(\mem~562_combout ),
	.cout());
defparam \mem~562 .lut_mask = 16'hE5E0;
defparam \mem~562 .sum_lutc_input = "datac";

dffeas \mem~203 (
	.clk(wire_pll7_clk_0),
	.d(out_data_2),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~203_q ),
	.prn(vcc));
defparam \mem~203 .is_wysiwyg = "true";
defparam \mem~203 .power_up = "low";

cycloneive_lcell_comb \mem~563 (
	.dataa(\mem~136_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~562_combout ),
	.datad(\mem~203_q ),
	.cin(gnd),
	.combout(\mem~563_combout ),
	.cout());
defparam \mem~563 .lut_mask = 16'hF838;
defparam \mem~563 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~564 (
	.dataa(\mem~561_combout ),
	.datab(\mem~563_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~564_combout ),
	.cout());
defparam \mem~564 .lut_mask = 16'hAACC;
defparam \mem~564 .sum_lutc_input = "datac";

dffeas \internal_out_payload[4] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~564_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[4]~q ),
	.prn(vcc));
defparam \internal_out_payload[4] .is_wysiwyg = "true";
defparam \internal_out_payload[4] .power_up = "low";

dffeas \mem~338 (
	.clk(wire_pll7_clk_0),
	.d(out_data_3),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~338_q ),
	.prn(vcc));
defparam \mem~338 .is_wysiwyg = "true";
defparam \mem~338 .power_up = "low";

dffeas \mem~405 (
	.clk(wire_pll7_clk_0),
	.d(out_data_3),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~405_q ),
	.prn(vcc));
defparam \mem~405 .is_wysiwyg = "true";
defparam \mem~405 .power_up = "low";

dffeas \mem~271 (
	.clk(wire_pll7_clk_0),
	.d(out_data_3),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~271_q ),
	.prn(vcc));
defparam \mem~271 .is_wysiwyg = "true";
defparam \mem~271 .power_up = "low";

cycloneive_lcell_comb \mem~565 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~405_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~271_q ),
	.cin(gnd),
	.combout(\mem~565_combout ),
	.cout());
defparam \mem~565 .lut_mask = 16'hE5E0;
defparam \mem~565 .sum_lutc_input = "datac";

dffeas \mem~472 (
	.clk(wire_pll7_clk_0),
	.d(out_data_3),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~472_q ),
	.prn(vcc));
defparam \mem~472 .is_wysiwyg = "true";
defparam \mem~472 .power_up = "low";

cycloneive_lcell_comb \mem~566 (
	.dataa(\mem~338_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~565_combout ),
	.datad(\mem~472_q ),
	.cin(gnd),
	.combout(\mem~566_combout ),
	.cout());
defparam \mem~566 .lut_mask = 16'hF838;
defparam \mem~566 .sum_lutc_input = "datac";

dffeas \mem~137 (
	.clk(wire_pll7_clk_0),
	.d(out_data_3),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~137_q ),
	.prn(vcc));
defparam \mem~137 .is_wysiwyg = "true";
defparam \mem~137 .power_up = "low";

dffeas \mem~70 (
	.clk(wire_pll7_clk_0),
	.d(out_data_3),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~70_q ),
	.prn(vcc));
defparam \mem~70 .is_wysiwyg = "true";
defparam \mem~70 .power_up = "low";

dffeas \mem~3 (
	.clk(wire_pll7_clk_0),
	.d(out_data_3),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~3_q ),
	.prn(vcc));
defparam \mem~3 .is_wysiwyg = "true";
defparam \mem~3 .power_up = "low";

cycloneive_lcell_comb \mem~567 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~70_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~3_q ),
	.cin(gnd),
	.combout(\mem~567_combout ),
	.cout());
defparam \mem~567 .lut_mask = 16'hE5E0;
defparam \mem~567 .sum_lutc_input = "datac";

dffeas \mem~204 (
	.clk(wire_pll7_clk_0),
	.d(out_data_3),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~204_q ),
	.prn(vcc));
defparam \mem~204 .is_wysiwyg = "true";
defparam \mem~204 .power_up = "low";

cycloneive_lcell_comb \mem~568 (
	.dataa(\mem~137_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~567_combout ),
	.datad(\mem~204_q ),
	.cin(gnd),
	.combout(\mem~568_combout ),
	.cout());
defparam \mem~568 .lut_mask = 16'hF838;
defparam \mem~568 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~569 (
	.dataa(\mem~566_combout ),
	.datab(\mem~568_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~569_combout ),
	.cout());
defparam \mem~569 .lut_mask = 16'hAACC;
defparam \mem~569 .sum_lutc_input = "datac";

dffeas \internal_out_payload[5] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~569_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[5]~q ),
	.prn(vcc));
defparam \internal_out_payload[5] .is_wysiwyg = "true";
defparam \internal_out_payload[5] .power_up = "low";

dffeas \mem~339 (
	.clk(wire_pll7_clk_0),
	.d(out_data_4),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~339_q ),
	.prn(vcc));
defparam \mem~339 .is_wysiwyg = "true";
defparam \mem~339 .power_up = "low";

dffeas \mem~406 (
	.clk(wire_pll7_clk_0),
	.d(out_data_4),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~406_q ),
	.prn(vcc));
defparam \mem~406 .is_wysiwyg = "true";
defparam \mem~406 .power_up = "low";

dffeas \mem~272 (
	.clk(wire_pll7_clk_0),
	.d(out_data_4),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~272_q ),
	.prn(vcc));
defparam \mem~272 .is_wysiwyg = "true";
defparam \mem~272 .power_up = "low";

cycloneive_lcell_comb \mem~570 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~406_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~272_q ),
	.cin(gnd),
	.combout(\mem~570_combout ),
	.cout());
defparam \mem~570 .lut_mask = 16'hE5E0;
defparam \mem~570 .sum_lutc_input = "datac";

dffeas \mem~473 (
	.clk(wire_pll7_clk_0),
	.d(out_data_4),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~473_q ),
	.prn(vcc));
defparam \mem~473 .is_wysiwyg = "true";
defparam \mem~473 .power_up = "low";

cycloneive_lcell_comb \mem~571 (
	.dataa(\mem~339_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~570_combout ),
	.datad(\mem~473_q ),
	.cin(gnd),
	.combout(\mem~571_combout ),
	.cout());
defparam \mem~571 .lut_mask = 16'hF838;
defparam \mem~571 .sum_lutc_input = "datac";

dffeas \mem~138 (
	.clk(wire_pll7_clk_0),
	.d(out_data_4),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~138_q ),
	.prn(vcc));
defparam \mem~138 .is_wysiwyg = "true";
defparam \mem~138 .power_up = "low";

dffeas \mem~71 (
	.clk(wire_pll7_clk_0),
	.d(out_data_4),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~71_q ),
	.prn(vcc));
defparam \mem~71 .is_wysiwyg = "true";
defparam \mem~71 .power_up = "low";

dffeas \mem~4 (
	.clk(wire_pll7_clk_0),
	.d(out_data_4),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~4_q ),
	.prn(vcc));
defparam \mem~4 .is_wysiwyg = "true";
defparam \mem~4 .power_up = "low";

cycloneive_lcell_comb \mem~572 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~71_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~4_q ),
	.cin(gnd),
	.combout(\mem~572_combout ),
	.cout());
defparam \mem~572 .lut_mask = 16'hE5E0;
defparam \mem~572 .sum_lutc_input = "datac";

dffeas \mem~205 (
	.clk(wire_pll7_clk_0),
	.d(out_data_4),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~205_q ),
	.prn(vcc));
defparam \mem~205 .is_wysiwyg = "true";
defparam \mem~205 .power_up = "low";

cycloneive_lcell_comb \mem~573 (
	.dataa(\mem~138_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~572_combout ),
	.datad(\mem~205_q ),
	.cin(gnd),
	.combout(\mem~573_combout ),
	.cout());
defparam \mem~573 .lut_mask = 16'hF838;
defparam \mem~573 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~574 (
	.dataa(\mem~571_combout ),
	.datab(\mem~573_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~574_combout ),
	.cout());
defparam \mem~574 .lut_mask = 16'hAACC;
defparam \mem~574 .sum_lutc_input = "datac";

dffeas \internal_out_payload[6] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~574_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[6]~q ),
	.prn(vcc));
defparam \internal_out_payload[6] .is_wysiwyg = "true";
defparam \internal_out_payload[6] .power_up = "low";

dffeas \mem~340 (
	.clk(wire_pll7_clk_0),
	.d(out_data_5),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~340_q ),
	.prn(vcc));
defparam \mem~340 .is_wysiwyg = "true";
defparam \mem~340 .power_up = "low";

dffeas \mem~407 (
	.clk(wire_pll7_clk_0),
	.d(out_data_5),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~407_q ),
	.prn(vcc));
defparam \mem~407 .is_wysiwyg = "true";
defparam \mem~407 .power_up = "low";

dffeas \mem~273 (
	.clk(wire_pll7_clk_0),
	.d(out_data_5),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~273_q ),
	.prn(vcc));
defparam \mem~273 .is_wysiwyg = "true";
defparam \mem~273 .power_up = "low";

cycloneive_lcell_comb \mem~575 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~407_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~273_q ),
	.cin(gnd),
	.combout(\mem~575_combout ),
	.cout());
defparam \mem~575 .lut_mask = 16'hE5E0;
defparam \mem~575 .sum_lutc_input = "datac";

dffeas \mem~474 (
	.clk(wire_pll7_clk_0),
	.d(out_data_5),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~474_q ),
	.prn(vcc));
defparam \mem~474 .is_wysiwyg = "true";
defparam \mem~474 .power_up = "low";

cycloneive_lcell_comb \mem~576 (
	.dataa(\mem~340_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~575_combout ),
	.datad(\mem~474_q ),
	.cin(gnd),
	.combout(\mem~576_combout ),
	.cout());
defparam \mem~576 .lut_mask = 16'hF838;
defparam \mem~576 .sum_lutc_input = "datac";

dffeas \mem~139 (
	.clk(wire_pll7_clk_0),
	.d(out_data_5),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~139_q ),
	.prn(vcc));
defparam \mem~139 .is_wysiwyg = "true";
defparam \mem~139 .power_up = "low";

dffeas \mem~72 (
	.clk(wire_pll7_clk_0),
	.d(out_data_5),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~72_q ),
	.prn(vcc));
defparam \mem~72 .is_wysiwyg = "true";
defparam \mem~72 .power_up = "low";

dffeas \mem~5 (
	.clk(wire_pll7_clk_0),
	.d(out_data_5),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~5_q ),
	.prn(vcc));
defparam \mem~5 .is_wysiwyg = "true";
defparam \mem~5 .power_up = "low";

cycloneive_lcell_comb \mem~577 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~72_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~5_q ),
	.cin(gnd),
	.combout(\mem~577_combout ),
	.cout());
defparam \mem~577 .lut_mask = 16'hE5E0;
defparam \mem~577 .sum_lutc_input = "datac";

dffeas \mem~206 (
	.clk(wire_pll7_clk_0),
	.d(out_data_5),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~206_q ),
	.prn(vcc));
defparam \mem~206 .is_wysiwyg = "true";
defparam \mem~206 .power_up = "low";

cycloneive_lcell_comb \mem~578 (
	.dataa(\mem~139_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~577_combout ),
	.datad(\mem~206_q ),
	.cin(gnd),
	.combout(\mem~578_combout ),
	.cout());
defparam \mem~578 .lut_mask = 16'hF838;
defparam \mem~578 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~579 (
	.dataa(\mem~576_combout ),
	.datab(\mem~578_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~579_combout ),
	.cout());
defparam \mem~579 .lut_mask = 16'hAACC;
defparam \mem~579 .sum_lutc_input = "datac";

dffeas \internal_out_payload[7] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~579_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[7]~q ),
	.prn(vcc));
defparam \internal_out_payload[7] .is_wysiwyg = "true";
defparam \internal_out_payload[7] .power_up = "low";

dffeas \mem~341 (
	.clk(wire_pll7_clk_0),
	.d(out_data_6),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~341_q ),
	.prn(vcc));
defparam \mem~341 .is_wysiwyg = "true";
defparam \mem~341 .power_up = "low";

dffeas \mem~408 (
	.clk(wire_pll7_clk_0),
	.d(out_data_6),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~408_q ),
	.prn(vcc));
defparam \mem~408 .is_wysiwyg = "true";
defparam \mem~408 .power_up = "low";

dffeas \mem~274 (
	.clk(wire_pll7_clk_0),
	.d(out_data_6),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~274_q ),
	.prn(vcc));
defparam \mem~274 .is_wysiwyg = "true";
defparam \mem~274 .power_up = "low";

cycloneive_lcell_comb \mem~580 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~408_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~274_q ),
	.cin(gnd),
	.combout(\mem~580_combout ),
	.cout());
defparam \mem~580 .lut_mask = 16'hE5E0;
defparam \mem~580 .sum_lutc_input = "datac";

dffeas \mem~475 (
	.clk(wire_pll7_clk_0),
	.d(out_data_6),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~475_q ),
	.prn(vcc));
defparam \mem~475 .is_wysiwyg = "true";
defparam \mem~475 .power_up = "low";

cycloneive_lcell_comb \mem~581 (
	.dataa(\mem~341_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~580_combout ),
	.datad(\mem~475_q ),
	.cin(gnd),
	.combout(\mem~581_combout ),
	.cout());
defparam \mem~581 .lut_mask = 16'hF838;
defparam \mem~581 .sum_lutc_input = "datac";

dffeas \mem~140 (
	.clk(wire_pll7_clk_0),
	.d(out_data_6),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~140_q ),
	.prn(vcc));
defparam \mem~140 .is_wysiwyg = "true";
defparam \mem~140 .power_up = "low";

dffeas \mem~73 (
	.clk(wire_pll7_clk_0),
	.d(out_data_6),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~73_q ),
	.prn(vcc));
defparam \mem~73 .is_wysiwyg = "true";
defparam \mem~73 .power_up = "low";

dffeas \mem~6 (
	.clk(wire_pll7_clk_0),
	.d(out_data_6),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~6_q ),
	.prn(vcc));
defparam \mem~6 .is_wysiwyg = "true";
defparam \mem~6 .power_up = "low";

cycloneive_lcell_comb \mem~582 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~73_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~6_q ),
	.cin(gnd),
	.combout(\mem~582_combout ),
	.cout());
defparam \mem~582 .lut_mask = 16'hE5E0;
defparam \mem~582 .sum_lutc_input = "datac";

dffeas \mem~207 (
	.clk(wire_pll7_clk_0),
	.d(out_data_6),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~207_q ),
	.prn(vcc));
defparam \mem~207 .is_wysiwyg = "true";
defparam \mem~207 .power_up = "low";

cycloneive_lcell_comb \mem~583 (
	.dataa(\mem~140_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~582_combout ),
	.datad(\mem~207_q ),
	.cin(gnd),
	.combout(\mem~583_combout ),
	.cout());
defparam \mem~583 .lut_mask = 16'hF838;
defparam \mem~583 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~584 (
	.dataa(\mem~581_combout ),
	.datab(\mem~583_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~584_combout ),
	.cout());
defparam \mem~584 .lut_mask = 16'hAACC;
defparam \mem~584 .sum_lutc_input = "datac";

dffeas \internal_out_payload[8] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~584_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[8]~q ),
	.prn(vcc));
defparam \internal_out_payload[8] .is_wysiwyg = "true";
defparam \internal_out_payload[8] .power_up = "low";

dffeas \mem~342 (
	.clk(wire_pll7_clk_0),
	.d(out_data_7),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~342_q ),
	.prn(vcc));
defparam \mem~342 .is_wysiwyg = "true";
defparam \mem~342 .power_up = "low";

dffeas \mem~409 (
	.clk(wire_pll7_clk_0),
	.d(out_data_7),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~409_q ),
	.prn(vcc));
defparam \mem~409 .is_wysiwyg = "true";
defparam \mem~409 .power_up = "low";

dffeas \mem~275 (
	.clk(wire_pll7_clk_0),
	.d(out_data_7),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~275_q ),
	.prn(vcc));
defparam \mem~275 .is_wysiwyg = "true";
defparam \mem~275 .power_up = "low";

cycloneive_lcell_comb \mem~585 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~409_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~275_q ),
	.cin(gnd),
	.combout(\mem~585_combout ),
	.cout());
defparam \mem~585 .lut_mask = 16'hE5E0;
defparam \mem~585 .sum_lutc_input = "datac";

dffeas \mem~476 (
	.clk(wire_pll7_clk_0),
	.d(out_data_7),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~476_q ),
	.prn(vcc));
defparam \mem~476 .is_wysiwyg = "true";
defparam \mem~476 .power_up = "low";

cycloneive_lcell_comb \mem~586 (
	.dataa(\mem~342_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~585_combout ),
	.datad(\mem~476_q ),
	.cin(gnd),
	.combout(\mem~586_combout ),
	.cout());
defparam \mem~586 .lut_mask = 16'hF838;
defparam \mem~586 .sum_lutc_input = "datac";

dffeas \mem~141 (
	.clk(wire_pll7_clk_0),
	.d(out_data_7),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~141_q ),
	.prn(vcc));
defparam \mem~141 .is_wysiwyg = "true";
defparam \mem~141 .power_up = "low";

dffeas \mem~74 (
	.clk(wire_pll7_clk_0),
	.d(out_data_7),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~74_q ),
	.prn(vcc));
defparam \mem~74 .is_wysiwyg = "true";
defparam \mem~74 .power_up = "low";

dffeas \mem~7 (
	.clk(wire_pll7_clk_0),
	.d(out_data_7),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~7_q ),
	.prn(vcc));
defparam \mem~7 .is_wysiwyg = "true";
defparam \mem~7 .power_up = "low";

cycloneive_lcell_comb \mem~587 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~74_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~7_q ),
	.cin(gnd),
	.combout(\mem~587_combout ),
	.cout());
defparam \mem~587 .lut_mask = 16'hE5E0;
defparam \mem~587 .sum_lutc_input = "datac";

dffeas \mem~208 (
	.clk(wire_pll7_clk_0),
	.d(out_data_7),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~208_q ),
	.prn(vcc));
defparam \mem~208 .is_wysiwyg = "true";
defparam \mem~208 .power_up = "low";

cycloneive_lcell_comb \mem~588 (
	.dataa(\mem~141_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~587_combout ),
	.datad(\mem~208_q ),
	.cin(gnd),
	.combout(\mem~588_combout ),
	.cout());
defparam \mem~588 .lut_mask = 16'hF838;
defparam \mem~588 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~589 (
	.dataa(\mem~586_combout ),
	.datab(\mem~588_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~589_combout ),
	.cout());
defparam \mem~589 .lut_mask = 16'hAACC;
defparam \mem~589 .sum_lutc_input = "datac";

dffeas \internal_out_payload[9] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~589_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[9]~q ),
	.prn(vcc));
defparam \internal_out_payload[9] .is_wysiwyg = "true";
defparam \internal_out_payload[9] .power_up = "low";

dffeas \mem~343 (
	.clk(wire_pll7_clk_0),
	.d(out_data_8),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~343_q ),
	.prn(vcc));
defparam \mem~343 .is_wysiwyg = "true";
defparam \mem~343 .power_up = "low";

dffeas \mem~410 (
	.clk(wire_pll7_clk_0),
	.d(out_data_8),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~410_q ),
	.prn(vcc));
defparam \mem~410 .is_wysiwyg = "true";
defparam \mem~410 .power_up = "low";

dffeas \mem~276 (
	.clk(wire_pll7_clk_0),
	.d(out_data_8),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~276_q ),
	.prn(vcc));
defparam \mem~276 .is_wysiwyg = "true";
defparam \mem~276 .power_up = "low";

cycloneive_lcell_comb \mem~590 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~410_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~276_q ),
	.cin(gnd),
	.combout(\mem~590_combout ),
	.cout());
defparam \mem~590 .lut_mask = 16'hE5E0;
defparam \mem~590 .sum_lutc_input = "datac";

dffeas \mem~477 (
	.clk(wire_pll7_clk_0),
	.d(out_data_8),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~477_q ),
	.prn(vcc));
defparam \mem~477 .is_wysiwyg = "true";
defparam \mem~477 .power_up = "low";

cycloneive_lcell_comb \mem~591 (
	.dataa(\mem~343_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~590_combout ),
	.datad(\mem~477_q ),
	.cin(gnd),
	.combout(\mem~591_combout ),
	.cout());
defparam \mem~591 .lut_mask = 16'hF838;
defparam \mem~591 .sum_lutc_input = "datac";

dffeas \mem~142 (
	.clk(wire_pll7_clk_0),
	.d(out_data_8),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~142_q ),
	.prn(vcc));
defparam \mem~142 .is_wysiwyg = "true";
defparam \mem~142 .power_up = "low";

dffeas \mem~75 (
	.clk(wire_pll7_clk_0),
	.d(out_data_8),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~75_q ),
	.prn(vcc));
defparam \mem~75 .is_wysiwyg = "true";
defparam \mem~75 .power_up = "low";

dffeas \mem~8 (
	.clk(wire_pll7_clk_0),
	.d(out_data_8),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~8_q ),
	.prn(vcc));
defparam \mem~8 .is_wysiwyg = "true";
defparam \mem~8 .power_up = "low";

cycloneive_lcell_comb \mem~592 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~75_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~8_q ),
	.cin(gnd),
	.combout(\mem~592_combout ),
	.cout());
defparam \mem~592 .lut_mask = 16'hE5E0;
defparam \mem~592 .sum_lutc_input = "datac";

dffeas \mem~209 (
	.clk(wire_pll7_clk_0),
	.d(out_data_8),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~209_q ),
	.prn(vcc));
defparam \mem~209 .is_wysiwyg = "true";
defparam \mem~209 .power_up = "low";

cycloneive_lcell_comb \mem~593 (
	.dataa(\mem~142_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~592_combout ),
	.datad(\mem~209_q ),
	.cin(gnd),
	.combout(\mem~593_combout ),
	.cout());
defparam \mem~593 .lut_mask = 16'hF838;
defparam \mem~593 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~594 (
	.dataa(\mem~591_combout ),
	.datab(\mem~593_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~594_combout ),
	.cout());
defparam \mem~594 .lut_mask = 16'hAACC;
defparam \mem~594 .sum_lutc_input = "datac";

dffeas \internal_out_payload[10] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~594_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[10]~q ),
	.prn(vcc));
defparam \internal_out_payload[10] .is_wysiwyg = "true";
defparam \internal_out_payload[10] .power_up = "low";

dffeas \mem~344 (
	.clk(wire_pll7_clk_0),
	.d(out_data_9),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~344_q ),
	.prn(vcc));
defparam \mem~344 .is_wysiwyg = "true";
defparam \mem~344 .power_up = "low";

dffeas \mem~411 (
	.clk(wire_pll7_clk_0),
	.d(out_data_9),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~411_q ),
	.prn(vcc));
defparam \mem~411 .is_wysiwyg = "true";
defparam \mem~411 .power_up = "low";

dffeas \mem~277 (
	.clk(wire_pll7_clk_0),
	.d(out_data_9),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~277_q ),
	.prn(vcc));
defparam \mem~277 .is_wysiwyg = "true";
defparam \mem~277 .power_up = "low";

cycloneive_lcell_comb \mem~595 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~411_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~277_q ),
	.cin(gnd),
	.combout(\mem~595_combout ),
	.cout());
defparam \mem~595 .lut_mask = 16'hE5E0;
defparam \mem~595 .sum_lutc_input = "datac";

dffeas \mem~478 (
	.clk(wire_pll7_clk_0),
	.d(out_data_9),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~478_q ),
	.prn(vcc));
defparam \mem~478 .is_wysiwyg = "true";
defparam \mem~478 .power_up = "low";

cycloneive_lcell_comb \mem~596 (
	.dataa(\mem~344_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~595_combout ),
	.datad(\mem~478_q ),
	.cin(gnd),
	.combout(\mem~596_combout ),
	.cout());
defparam \mem~596 .lut_mask = 16'hF838;
defparam \mem~596 .sum_lutc_input = "datac";

dffeas \mem~143 (
	.clk(wire_pll7_clk_0),
	.d(out_data_9),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~143_q ),
	.prn(vcc));
defparam \mem~143 .is_wysiwyg = "true";
defparam \mem~143 .power_up = "low";

dffeas \mem~76 (
	.clk(wire_pll7_clk_0),
	.d(out_data_9),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~76_q ),
	.prn(vcc));
defparam \mem~76 .is_wysiwyg = "true";
defparam \mem~76 .power_up = "low";

dffeas \mem~9 (
	.clk(wire_pll7_clk_0),
	.d(out_data_9),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~9_q ),
	.prn(vcc));
defparam \mem~9 .is_wysiwyg = "true";
defparam \mem~9 .power_up = "low";

cycloneive_lcell_comb \mem~597 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~76_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~9_q ),
	.cin(gnd),
	.combout(\mem~597_combout ),
	.cout());
defparam \mem~597 .lut_mask = 16'hE5E0;
defparam \mem~597 .sum_lutc_input = "datac";

dffeas \mem~210 (
	.clk(wire_pll7_clk_0),
	.d(out_data_9),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~210_q ),
	.prn(vcc));
defparam \mem~210 .is_wysiwyg = "true";
defparam \mem~210 .power_up = "low";

cycloneive_lcell_comb \mem~598 (
	.dataa(\mem~143_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~597_combout ),
	.datad(\mem~210_q ),
	.cin(gnd),
	.combout(\mem~598_combout ),
	.cout());
defparam \mem~598 .lut_mask = 16'hF838;
defparam \mem~598 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~599 (
	.dataa(\mem~596_combout ),
	.datab(\mem~598_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~599_combout ),
	.cout());
defparam \mem~599 .lut_mask = 16'hAACC;
defparam \mem~599 .sum_lutc_input = "datac";

dffeas \internal_out_payload[11] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~599_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[11]~q ),
	.prn(vcc));
defparam \internal_out_payload[11] .is_wysiwyg = "true";
defparam \internal_out_payload[11] .power_up = "low";

dffeas \mem~345 (
	.clk(wire_pll7_clk_0),
	.d(out_data_10),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~345_q ),
	.prn(vcc));
defparam \mem~345 .is_wysiwyg = "true";
defparam \mem~345 .power_up = "low";

dffeas \mem~412 (
	.clk(wire_pll7_clk_0),
	.d(out_data_10),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~412_q ),
	.prn(vcc));
defparam \mem~412 .is_wysiwyg = "true";
defparam \mem~412 .power_up = "low";

dffeas \mem~278 (
	.clk(wire_pll7_clk_0),
	.d(out_data_10),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~278_q ),
	.prn(vcc));
defparam \mem~278 .is_wysiwyg = "true";
defparam \mem~278 .power_up = "low";

cycloneive_lcell_comb \mem~600 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~412_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~278_q ),
	.cin(gnd),
	.combout(\mem~600_combout ),
	.cout());
defparam \mem~600 .lut_mask = 16'hE5E0;
defparam \mem~600 .sum_lutc_input = "datac";

dffeas \mem~479 (
	.clk(wire_pll7_clk_0),
	.d(out_data_10),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~479_q ),
	.prn(vcc));
defparam \mem~479 .is_wysiwyg = "true";
defparam \mem~479 .power_up = "low";

cycloneive_lcell_comb \mem~601 (
	.dataa(\mem~345_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~600_combout ),
	.datad(\mem~479_q ),
	.cin(gnd),
	.combout(\mem~601_combout ),
	.cout());
defparam \mem~601 .lut_mask = 16'hF838;
defparam \mem~601 .sum_lutc_input = "datac";

dffeas \mem~144 (
	.clk(wire_pll7_clk_0),
	.d(out_data_10),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~144_q ),
	.prn(vcc));
defparam \mem~144 .is_wysiwyg = "true";
defparam \mem~144 .power_up = "low";

dffeas \mem~77 (
	.clk(wire_pll7_clk_0),
	.d(out_data_10),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~77_q ),
	.prn(vcc));
defparam \mem~77 .is_wysiwyg = "true";
defparam \mem~77 .power_up = "low";

dffeas \mem~10 (
	.clk(wire_pll7_clk_0),
	.d(out_data_10),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~10_q ),
	.prn(vcc));
defparam \mem~10 .is_wysiwyg = "true";
defparam \mem~10 .power_up = "low";

cycloneive_lcell_comb \mem~602 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~77_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~10_q ),
	.cin(gnd),
	.combout(\mem~602_combout ),
	.cout());
defparam \mem~602 .lut_mask = 16'hE5E0;
defparam \mem~602 .sum_lutc_input = "datac";

dffeas \mem~211 (
	.clk(wire_pll7_clk_0),
	.d(out_data_10),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~211_q ),
	.prn(vcc));
defparam \mem~211 .is_wysiwyg = "true";
defparam \mem~211 .power_up = "low";

cycloneive_lcell_comb \mem~603 (
	.dataa(\mem~144_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~602_combout ),
	.datad(\mem~211_q ),
	.cin(gnd),
	.combout(\mem~603_combout ),
	.cout());
defparam \mem~603 .lut_mask = 16'hF838;
defparam \mem~603 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~604 (
	.dataa(\mem~601_combout ),
	.datab(\mem~603_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~604_combout ),
	.cout());
defparam \mem~604 .lut_mask = 16'hAACC;
defparam \mem~604 .sum_lutc_input = "datac";

dffeas \internal_out_payload[12] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~604_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[12]~q ),
	.prn(vcc));
defparam \internal_out_payload[12] .is_wysiwyg = "true";
defparam \internal_out_payload[12] .power_up = "low";

dffeas \mem~346 (
	.clk(wire_pll7_clk_0),
	.d(out_data_11),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~346_q ),
	.prn(vcc));
defparam \mem~346 .is_wysiwyg = "true";
defparam \mem~346 .power_up = "low";

dffeas \mem~413 (
	.clk(wire_pll7_clk_0),
	.d(out_data_11),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~413_q ),
	.prn(vcc));
defparam \mem~413 .is_wysiwyg = "true";
defparam \mem~413 .power_up = "low";

dffeas \mem~279 (
	.clk(wire_pll7_clk_0),
	.d(out_data_11),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~279_q ),
	.prn(vcc));
defparam \mem~279 .is_wysiwyg = "true";
defparam \mem~279 .power_up = "low";

cycloneive_lcell_comb \mem~605 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~413_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~279_q ),
	.cin(gnd),
	.combout(\mem~605_combout ),
	.cout());
defparam \mem~605 .lut_mask = 16'hE5E0;
defparam \mem~605 .sum_lutc_input = "datac";

dffeas \mem~480 (
	.clk(wire_pll7_clk_0),
	.d(out_data_11),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~480_q ),
	.prn(vcc));
defparam \mem~480 .is_wysiwyg = "true";
defparam \mem~480 .power_up = "low";

cycloneive_lcell_comb \mem~606 (
	.dataa(\mem~346_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~605_combout ),
	.datad(\mem~480_q ),
	.cin(gnd),
	.combout(\mem~606_combout ),
	.cout());
defparam \mem~606 .lut_mask = 16'hF838;
defparam \mem~606 .sum_lutc_input = "datac";

dffeas \mem~145 (
	.clk(wire_pll7_clk_0),
	.d(out_data_11),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~145_q ),
	.prn(vcc));
defparam \mem~145 .is_wysiwyg = "true";
defparam \mem~145 .power_up = "low";

dffeas \mem~78 (
	.clk(wire_pll7_clk_0),
	.d(out_data_11),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~78_q ),
	.prn(vcc));
defparam \mem~78 .is_wysiwyg = "true";
defparam \mem~78 .power_up = "low";

dffeas \mem~11 (
	.clk(wire_pll7_clk_0),
	.d(out_data_11),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~11_q ),
	.prn(vcc));
defparam \mem~11 .is_wysiwyg = "true";
defparam \mem~11 .power_up = "low";

cycloneive_lcell_comb \mem~607 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~78_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~11_q ),
	.cin(gnd),
	.combout(\mem~607_combout ),
	.cout());
defparam \mem~607 .lut_mask = 16'hE5E0;
defparam \mem~607 .sum_lutc_input = "datac";

dffeas \mem~212 (
	.clk(wire_pll7_clk_0),
	.d(out_data_11),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~212_q ),
	.prn(vcc));
defparam \mem~212 .is_wysiwyg = "true";
defparam \mem~212 .power_up = "low";

cycloneive_lcell_comb \mem~608 (
	.dataa(\mem~145_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~607_combout ),
	.datad(\mem~212_q ),
	.cin(gnd),
	.combout(\mem~608_combout ),
	.cout());
defparam \mem~608 .lut_mask = 16'hF838;
defparam \mem~608 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~609 (
	.dataa(\mem~606_combout ),
	.datab(\mem~608_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~609_combout ),
	.cout());
defparam \mem~609 .lut_mask = 16'hAACC;
defparam \mem~609 .sum_lutc_input = "datac";

dffeas \internal_out_payload[13] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~609_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[13]~q ),
	.prn(vcc));
defparam \internal_out_payload[13] .is_wysiwyg = "true";
defparam \internal_out_payload[13] .power_up = "low";

dffeas \mem~347 (
	.clk(wire_pll7_clk_0),
	.d(out_data_12),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~347_q ),
	.prn(vcc));
defparam \mem~347 .is_wysiwyg = "true";
defparam \mem~347 .power_up = "low";

dffeas \mem~414 (
	.clk(wire_pll7_clk_0),
	.d(out_data_12),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~414_q ),
	.prn(vcc));
defparam \mem~414 .is_wysiwyg = "true";
defparam \mem~414 .power_up = "low";

dffeas \mem~280 (
	.clk(wire_pll7_clk_0),
	.d(out_data_12),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~280_q ),
	.prn(vcc));
defparam \mem~280 .is_wysiwyg = "true";
defparam \mem~280 .power_up = "low";

cycloneive_lcell_comb \mem~610 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~414_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~280_q ),
	.cin(gnd),
	.combout(\mem~610_combout ),
	.cout());
defparam \mem~610 .lut_mask = 16'hE5E0;
defparam \mem~610 .sum_lutc_input = "datac";

dffeas \mem~481 (
	.clk(wire_pll7_clk_0),
	.d(out_data_12),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~481_q ),
	.prn(vcc));
defparam \mem~481 .is_wysiwyg = "true";
defparam \mem~481 .power_up = "low";

cycloneive_lcell_comb \mem~611 (
	.dataa(\mem~347_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~610_combout ),
	.datad(\mem~481_q ),
	.cin(gnd),
	.combout(\mem~611_combout ),
	.cout());
defparam \mem~611 .lut_mask = 16'hF838;
defparam \mem~611 .sum_lutc_input = "datac";

dffeas \mem~146 (
	.clk(wire_pll7_clk_0),
	.d(out_data_12),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~146_q ),
	.prn(vcc));
defparam \mem~146 .is_wysiwyg = "true";
defparam \mem~146 .power_up = "low";

dffeas \mem~79 (
	.clk(wire_pll7_clk_0),
	.d(out_data_12),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~79_q ),
	.prn(vcc));
defparam \mem~79 .is_wysiwyg = "true";
defparam \mem~79 .power_up = "low";

dffeas \mem~12 (
	.clk(wire_pll7_clk_0),
	.d(out_data_12),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~12_q ),
	.prn(vcc));
defparam \mem~12 .is_wysiwyg = "true";
defparam \mem~12 .power_up = "low";

cycloneive_lcell_comb \mem~612 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~79_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~12_q ),
	.cin(gnd),
	.combout(\mem~612_combout ),
	.cout());
defparam \mem~612 .lut_mask = 16'hE5E0;
defparam \mem~612 .sum_lutc_input = "datac";

dffeas \mem~213 (
	.clk(wire_pll7_clk_0),
	.d(out_data_12),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~213_q ),
	.prn(vcc));
defparam \mem~213 .is_wysiwyg = "true";
defparam \mem~213 .power_up = "low";

cycloneive_lcell_comb \mem~613 (
	.dataa(\mem~146_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~612_combout ),
	.datad(\mem~213_q ),
	.cin(gnd),
	.combout(\mem~613_combout ),
	.cout());
defparam \mem~613 .lut_mask = 16'hF838;
defparam \mem~613 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~614 (
	.dataa(\mem~611_combout ),
	.datab(\mem~613_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~614_combout ),
	.cout());
defparam \mem~614 .lut_mask = 16'hAACC;
defparam \mem~614 .sum_lutc_input = "datac";

dffeas \internal_out_payload[14] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~614_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[14]~q ),
	.prn(vcc));
defparam \internal_out_payload[14] .is_wysiwyg = "true";
defparam \internal_out_payload[14] .power_up = "low";

dffeas \mem~348 (
	.clk(wire_pll7_clk_0),
	.d(out_data_13),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~348_q ),
	.prn(vcc));
defparam \mem~348 .is_wysiwyg = "true";
defparam \mem~348 .power_up = "low";

dffeas \mem~415 (
	.clk(wire_pll7_clk_0),
	.d(out_data_13),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~415_q ),
	.prn(vcc));
defparam \mem~415 .is_wysiwyg = "true";
defparam \mem~415 .power_up = "low";

dffeas \mem~281 (
	.clk(wire_pll7_clk_0),
	.d(out_data_13),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~281_q ),
	.prn(vcc));
defparam \mem~281 .is_wysiwyg = "true";
defparam \mem~281 .power_up = "low";

cycloneive_lcell_comb \mem~615 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~415_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~281_q ),
	.cin(gnd),
	.combout(\mem~615_combout ),
	.cout());
defparam \mem~615 .lut_mask = 16'hE5E0;
defparam \mem~615 .sum_lutc_input = "datac";

dffeas \mem~482 (
	.clk(wire_pll7_clk_0),
	.d(out_data_13),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~482_q ),
	.prn(vcc));
defparam \mem~482 .is_wysiwyg = "true";
defparam \mem~482 .power_up = "low";

cycloneive_lcell_comb \mem~616 (
	.dataa(\mem~348_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~615_combout ),
	.datad(\mem~482_q ),
	.cin(gnd),
	.combout(\mem~616_combout ),
	.cout());
defparam \mem~616 .lut_mask = 16'hF838;
defparam \mem~616 .sum_lutc_input = "datac";

dffeas \mem~147 (
	.clk(wire_pll7_clk_0),
	.d(out_data_13),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~147_q ),
	.prn(vcc));
defparam \mem~147 .is_wysiwyg = "true";
defparam \mem~147 .power_up = "low";

dffeas \mem~80 (
	.clk(wire_pll7_clk_0),
	.d(out_data_13),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~80_q ),
	.prn(vcc));
defparam \mem~80 .is_wysiwyg = "true";
defparam \mem~80 .power_up = "low";

dffeas \mem~13 (
	.clk(wire_pll7_clk_0),
	.d(out_data_13),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~13_q ),
	.prn(vcc));
defparam \mem~13 .is_wysiwyg = "true";
defparam \mem~13 .power_up = "low";

cycloneive_lcell_comb \mem~617 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~80_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~13_q ),
	.cin(gnd),
	.combout(\mem~617_combout ),
	.cout());
defparam \mem~617 .lut_mask = 16'hE5E0;
defparam \mem~617 .sum_lutc_input = "datac";

dffeas \mem~214 (
	.clk(wire_pll7_clk_0),
	.d(out_data_13),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~214_q ),
	.prn(vcc));
defparam \mem~214 .is_wysiwyg = "true";
defparam \mem~214 .power_up = "low";

cycloneive_lcell_comb \mem~618 (
	.dataa(\mem~147_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~617_combout ),
	.datad(\mem~214_q ),
	.cin(gnd),
	.combout(\mem~618_combout ),
	.cout());
defparam \mem~618 .lut_mask = 16'hF838;
defparam \mem~618 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~619 (
	.dataa(\mem~616_combout ),
	.datab(\mem~618_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~619_combout ),
	.cout());
defparam \mem~619 .lut_mask = 16'hAACC;
defparam \mem~619 .sum_lutc_input = "datac";

dffeas \internal_out_payload[15] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~619_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[15]~q ),
	.prn(vcc));
defparam \internal_out_payload[15] .is_wysiwyg = "true";
defparam \internal_out_payload[15] .power_up = "low";

dffeas \mem~349 (
	.clk(wire_pll7_clk_0),
	.d(out_data_14),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~349_q ),
	.prn(vcc));
defparam \mem~349 .is_wysiwyg = "true";
defparam \mem~349 .power_up = "low";

dffeas \mem~416 (
	.clk(wire_pll7_clk_0),
	.d(out_data_14),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~416_q ),
	.prn(vcc));
defparam \mem~416 .is_wysiwyg = "true";
defparam \mem~416 .power_up = "low";

dffeas \mem~282 (
	.clk(wire_pll7_clk_0),
	.d(out_data_14),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~282_q ),
	.prn(vcc));
defparam \mem~282 .is_wysiwyg = "true";
defparam \mem~282 .power_up = "low";

cycloneive_lcell_comb \mem~620 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~416_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~282_q ),
	.cin(gnd),
	.combout(\mem~620_combout ),
	.cout());
defparam \mem~620 .lut_mask = 16'hE5E0;
defparam \mem~620 .sum_lutc_input = "datac";

dffeas \mem~483 (
	.clk(wire_pll7_clk_0),
	.d(out_data_14),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~483_q ),
	.prn(vcc));
defparam \mem~483 .is_wysiwyg = "true";
defparam \mem~483 .power_up = "low";

cycloneive_lcell_comb \mem~621 (
	.dataa(\mem~349_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~620_combout ),
	.datad(\mem~483_q ),
	.cin(gnd),
	.combout(\mem~621_combout ),
	.cout());
defparam \mem~621 .lut_mask = 16'hF838;
defparam \mem~621 .sum_lutc_input = "datac";

dffeas \mem~148 (
	.clk(wire_pll7_clk_0),
	.d(out_data_14),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~148_q ),
	.prn(vcc));
defparam \mem~148 .is_wysiwyg = "true";
defparam \mem~148 .power_up = "low";

dffeas \mem~81 (
	.clk(wire_pll7_clk_0),
	.d(out_data_14),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~81_q ),
	.prn(vcc));
defparam \mem~81 .is_wysiwyg = "true";
defparam \mem~81 .power_up = "low";

dffeas \mem~14 (
	.clk(wire_pll7_clk_0),
	.d(out_data_14),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~14_q ),
	.prn(vcc));
defparam \mem~14 .is_wysiwyg = "true";
defparam \mem~14 .power_up = "low";

cycloneive_lcell_comb \mem~622 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~81_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~14_q ),
	.cin(gnd),
	.combout(\mem~622_combout ),
	.cout());
defparam \mem~622 .lut_mask = 16'hE5E0;
defparam \mem~622 .sum_lutc_input = "datac";

dffeas \mem~215 (
	.clk(wire_pll7_clk_0),
	.d(out_data_14),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~215_q ),
	.prn(vcc));
defparam \mem~215 .is_wysiwyg = "true";
defparam \mem~215 .power_up = "low";

cycloneive_lcell_comb \mem~623 (
	.dataa(\mem~148_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~622_combout ),
	.datad(\mem~215_q ),
	.cin(gnd),
	.combout(\mem~623_combout ),
	.cout());
defparam \mem~623 .lut_mask = 16'hF838;
defparam \mem~623 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~624 (
	.dataa(\mem~621_combout ),
	.datab(\mem~623_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~624_combout ),
	.cout());
defparam \mem~624 .lut_mask = 16'hAACC;
defparam \mem~624 .sum_lutc_input = "datac";

dffeas \internal_out_payload[16] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~624_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[16]~q ),
	.prn(vcc));
defparam \internal_out_payload[16] .is_wysiwyg = "true";
defparam \internal_out_payload[16] .power_up = "low";

dffeas \mem~350 (
	.clk(wire_pll7_clk_0),
	.d(out_data_15),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~350_q ),
	.prn(vcc));
defparam \mem~350 .is_wysiwyg = "true";
defparam \mem~350 .power_up = "low";

dffeas \mem~417 (
	.clk(wire_pll7_clk_0),
	.d(out_data_15),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~417_q ),
	.prn(vcc));
defparam \mem~417 .is_wysiwyg = "true";
defparam \mem~417 .power_up = "low";

dffeas \mem~283 (
	.clk(wire_pll7_clk_0),
	.d(out_data_15),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~283_q ),
	.prn(vcc));
defparam \mem~283 .is_wysiwyg = "true";
defparam \mem~283 .power_up = "low";

cycloneive_lcell_comb \mem~625 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~417_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~283_q ),
	.cin(gnd),
	.combout(\mem~625_combout ),
	.cout());
defparam \mem~625 .lut_mask = 16'hE5E0;
defparam \mem~625 .sum_lutc_input = "datac";

dffeas \mem~484 (
	.clk(wire_pll7_clk_0),
	.d(out_data_15),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~484_q ),
	.prn(vcc));
defparam \mem~484 .is_wysiwyg = "true";
defparam \mem~484 .power_up = "low";

cycloneive_lcell_comb \mem~626 (
	.dataa(\mem~350_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~625_combout ),
	.datad(\mem~484_q ),
	.cin(gnd),
	.combout(\mem~626_combout ),
	.cout());
defparam \mem~626 .lut_mask = 16'hF838;
defparam \mem~626 .sum_lutc_input = "datac";

dffeas \mem~149 (
	.clk(wire_pll7_clk_0),
	.d(out_data_15),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~149_q ),
	.prn(vcc));
defparam \mem~149 .is_wysiwyg = "true";
defparam \mem~149 .power_up = "low";

dffeas \mem~82 (
	.clk(wire_pll7_clk_0),
	.d(out_data_15),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~82_q ),
	.prn(vcc));
defparam \mem~82 .is_wysiwyg = "true";
defparam \mem~82 .power_up = "low";

dffeas \mem~15 (
	.clk(wire_pll7_clk_0),
	.d(out_data_15),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~15_q ),
	.prn(vcc));
defparam \mem~15 .is_wysiwyg = "true";
defparam \mem~15 .power_up = "low";

cycloneive_lcell_comb \mem~627 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~82_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~15_q ),
	.cin(gnd),
	.combout(\mem~627_combout ),
	.cout());
defparam \mem~627 .lut_mask = 16'hE5E0;
defparam \mem~627 .sum_lutc_input = "datac";

dffeas \mem~216 (
	.clk(wire_pll7_clk_0),
	.d(out_data_15),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~216_q ),
	.prn(vcc));
defparam \mem~216 .is_wysiwyg = "true";
defparam \mem~216 .power_up = "low";

cycloneive_lcell_comb \mem~628 (
	.dataa(\mem~149_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~627_combout ),
	.datad(\mem~216_q ),
	.cin(gnd),
	.combout(\mem~628_combout ),
	.cout());
defparam \mem~628 .lut_mask = 16'hF838;
defparam \mem~628 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~629 (
	.dataa(\mem~626_combout ),
	.datab(\mem~628_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~629_combout ),
	.cout());
defparam \mem~629 .lut_mask = 16'hAACC;
defparam \mem~629 .sum_lutc_input = "datac";

dffeas \internal_out_payload[17] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~629_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[17]~q ),
	.prn(vcc));
defparam \internal_out_payload[17] .is_wysiwyg = "true";
defparam \internal_out_payload[17] .power_up = "low";

dffeas \mem~351 (
	.clk(wire_pll7_clk_0),
	.d(out_data_16),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~351_q ),
	.prn(vcc));
defparam \mem~351 .is_wysiwyg = "true";
defparam \mem~351 .power_up = "low";

dffeas \mem~418 (
	.clk(wire_pll7_clk_0),
	.d(out_data_16),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~418_q ),
	.prn(vcc));
defparam \mem~418 .is_wysiwyg = "true";
defparam \mem~418 .power_up = "low";

dffeas \mem~284 (
	.clk(wire_pll7_clk_0),
	.d(out_data_16),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~284_q ),
	.prn(vcc));
defparam \mem~284 .is_wysiwyg = "true";
defparam \mem~284 .power_up = "low";

cycloneive_lcell_comb \mem~630 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~418_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~284_q ),
	.cin(gnd),
	.combout(\mem~630_combout ),
	.cout());
defparam \mem~630 .lut_mask = 16'hE5E0;
defparam \mem~630 .sum_lutc_input = "datac";

dffeas \mem~485 (
	.clk(wire_pll7_clk_0),
	.d(out_data_16),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~485_q ),
	.prn(vcc));
defparam \mem~485 .is_wysiwyg = "true";
defparam \mem~485 .power_up = "low";

cycloneive_lcell_comb \mem~631 (
	.dataa(\mem~351_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~630_combout ),
	.datad(\mem~485_q ),
	.cin(gnd),
	.combout(\mem~631_combout ),
	.cout());
defparam \mem~631 .lut_mask = 16'hF838;
defparam \mem~631 .sum_lutc_input = "datac";

dffeas \mem~150 (
	.clk(wire_pll7_clk_0),
	.d(out_data_16),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~150_q ),
	.prn(vcc));
defparam \mem~150 .is_wysiwyg = "true";
defparam \mem~150 .power_up = "low";

dffeas \mem~83 (
	.clk(wire_pll7_clk_0),
	.d(out_data_16),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~83_q ),
	.prn(vcc));
defparam \mem~83 .is_wysiwyg = "true";
defparam \mem~83 .power_up = "low";

dffeas \mem~16 (
	.clk(wire_pll7_clk_0),
	.d(out_data_16),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~16_q ),
	.prn(vcc));
defparam \mem~16 .is_wysiwyg = "true";
defparam \mem~16 .power_up = "low";

cycloneive_lcell_comb \mem~632 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~83_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~16_q ),
	.cin(gnd),
	.combout(\mem~632_combout ),
	.cout());
defparam \mem~632 .lut_mask = 16'hE5E0;
defparam \mem~632 .sum_lutc_input = "datac";

dffeas \mem~217 (
	.clk(wire_pll7_clk_0),
	.d(out_data_16),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~217_q ),
	.prn(vcc));
defparam \mem~217 .is_wysiwyg = "true";
defparam \mem~217 .power_up = "low";

cycloneive_lcell_comb \mem~633 (
	.dataa(\mem~150_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~632_combout ),
	.datad(\mem~217_q ),
	.cin(gnd),
	.combout(\mem~633_combout ),
	.cout());
defparam \mem~633 .lut_mask = 16'hF838;
defparam \mem~633 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~634 (
	.dataa(\mem~631_combout ),
	.datab(\mem~633_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~634_combout ),
	.cout());
defparam \mem~634 .lut_mask = 16'hAACC;
defparam \mem~634 .sum_lutc_input = "datac";

dffeas \internal_out_payload[18] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~634_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[18]~q ),
	.prn(vcc));
defparam \internal_out_payload[18] .is_wysiwyg = "true";
defparam \internal_out_payload[18] .power_up = "low";

dffeas \mem~352 (
	.clk(wire_pll7_clk_0),
	.d(out_data_17),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~352_q ),
	.prn(vcc));
defparam \mem~352 .is_wysiwyg = "true";
defparam \mem~352 .power_up = "low";

dffeas \mem~419 (
	.clk(wire_pll7_clk_0),
	.d(out_data_17),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~419_q ),
	.prn(vcc));
defparam \mem~419 .is_wysiwyg = "true";
defparam \mem~419 .power_up = "low";

dffeas \mem~285 (
	.clk(wire_pll7_clk_0),
	.d(out_data_17),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~285_q ),
	.prn(vcc));
defparam \mem~285 .is_wysiwyg = "true";
defparam \mem~285 .power_up = "low";

cycloneive_lcell_comb \mem~635 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~419_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~285_q ),
	.cin(gnd),
	.combout(\mem~635_combout ),
	.cout());
defparam \mem~635 .lut_mask = 16'hE5E0;
defparam \mem~635 .sum_lutc_input = "datac";

dffeas \mem~486 (
	.clk(wire_pll7_clk_0),
	.d(out_data_17),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~486_q ),
	.prn(vcc));
defparam \mem~486 .is_wysiwyg = "true";
defparam \mem~486 .power_up = "low";

cycloneive_lcell_comb \mem~636 (
	.dataa(\mem~352_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~635_combout ),
	.datad(\mem~486_q ),
	.cin(gnd),
	.combout(\mem~636_combout ),
	.cout());
defparam \mem~636 .lut_mask = 16'hF838;
defparam \mem~636 .sum_lutc_input = "datac";

dffeas \mem~151 (
	.clk(wire_pll7_clk_0),
	.d(out_data_17),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~151_q ),
	.prn(vcc));
defparam \mem~151 .is_wysiwyg = "true";
defparam \mem~151 .power_up = "low";

dffeas \mem~84 (
	.clk(wire_pll7_clk_0),
	.d(out_data_17),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~84_q ),
	.prn(vcc));
defparam \mem~84 .is_wysiwyg = "true";
defparam \mem~84 .power_up = "low";

dffeas \mem~17 (
	.clk(wire_pll7_clk_0),
	.d(out_data_17),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~17_q ),
	.prn(vcc));
defparam \mem~17 .is_wysiwyg = "true";
defparam \mem~17 .power_up = "low";

cycloneive_lcell_comb \mem~637 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~84_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~17_q ),
	.cin(gnd),
	.combout(\mem~637_combout ),
	.cout());
defparam \mem~637 .lut_mask = 16'hE5E0;
defparam \mem~637 .sum_lutc_input = "datac";

dffeas \mem~218 (
	.clk(wire_pll7_clk_0),
	.d(out_data_17),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~218_q ),
	.prn(vcc));
defparam \mem~218 .is_wysiwyg = "true";
defparam \mem~218 .power_up = "low";

cycloneive_lcell_comb \mem~638 (
	.dataa(\mem~151_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~637_combout ),
	.datad(\mem~218_q ),
	.cin(gnd),
	.combout(\mem~638_combout ),
	.cout());
defparam \mem~638 .lut_mask = 16'hF838;
defparam \mem~638 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~639 (
	.dataa(\mem~636_combout ),
	.datab(\mem~638_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~639_combout ),
	.cout());
defparam \mem~639 .lut_mask = 16'hAACC;
defparam \mem~639 .sum_lutc_input = "datac";

dffeas \internal_out_payload[19] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~639_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[19]~q ),
	.prn(vcc));
defparam \internal_out_payload[19] .is_wysiwyg = "true";
defparam \internal_out_payload[19] .power_up = "low";

dffeas \mem~353 (
	.clk(wire_pll7_clk_0),
	.d(out_data_18),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~353_q ),
	.prn(vcc));
defparam \mem~353 .is_wysiwyg = "true";
defparam \mem~353 .power_up = "low";

dffeas \mem~420 (
	.clk(wire_pll7_clk_0),
	.d(out_data_18),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~420_q ),
	.prn(vcc));
defparam \mem~420 .is_wysiwyg = "true";
defparam \mem~420 .power_up = "low";

dffeas \mem~286 (
	.clk(wire_pll7_clk_0),
	.d(out_data_18),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~286_q ),
	.prn(vcc));
defparam \mem~286 .is_wysiwyg = "true";
defparam \mem~286 .power_up = "low";

cycloneive_lcell_comb \mem~640 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~420_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~286_q ),
	.cin(gnd),
	.combout(\mem~640_combout ),
	.cout());
defparam \mem~640 .lut_mask = 16'hE5E0;
defparam \mem~640 .sum_lutc_input = "datac";

dffeas \mem~487 (
	.clk(wire_pll7_clk_0),
	.d(out_data_18),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~487_q ),
	.prn(vcc));
defparam \mem~487 .is_wysiwyg = "true";
defparam \mem~487 .power_up = "low";

cycloneive_lcell_comb \mem~641 (
	.dataa(\mem~353_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~640_combout ),
	.datad(\mem~487_q ),
	.cin(gnd),
	.combout(\mem~641_combout ),
	.cout());
defparam \mem~641 .lut_mask = 16'hF838;
defparam \mem~641 .sum_lutc_input = "datac";

dffeas \mem~152 (
	.clk(wire_pll7_clk_0),
	.d(out_data_18),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~152_q ),
	.prn(vcc));
defparam \mem~152 .is_wysiwyg = "true";
defparam \mem~152 .power_up = "low";

dffeas \mem~85 (
	.clk(wire_pll7_clk_0),
	.d(out_data_18),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~85_q ),
	.prn(vcc));
defparam \mem~85 .is_wysiwyg = "true";
defparam \mem~85 .power_up = "low";

dffeas \mem~18 (
	.clk(wire_pll7_clk_0),
	.d(out_data_18),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~18_q ),
	.prn(vcc));
defparam \mem~18 .is_wysiwyg = "true";
defparam \mem~18 .power_up = "low";

cycloneive_lcell_comb \mem~642 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~85_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~18_q ),
	.cin(gnd),
	.combout(\mem~642_combout ),
	.cout());
defparam \mem~642 .lut_mask = 16'hE5E0;
defparam \mem~642 .sum_lutc_input = "datac";

dffeas \mem~219 (
	.clk(wire_pll7_clk_0),
	.d(out_data_18),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~219_q ),
	.prn(vcc));
defparam \mem~219 .is_wysiwyg = "true";
defparam \mem~219 .power_up = "low";

cycloneive_lcell_comb \mem~643 (
	.dataa(\mem~152_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~642_combout ),
	.datad(\mem~219_q ),
	.cin(gnd),
	.combout(\mem~643_combout ),
	.cout());
defparam \mem~643 .lut_mask = 16'hF838;
defparam \mem~643 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~644 (
	.dataa(\mem~641_combout ),
	.datab(\mem~643_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~644_combout ),
	.cout());
defparam \mem~644 .lut_mask = 16'hAACC;
defparam \mem~644 .sum_lutc_input = "datac";

dffeas \internal_out_payload[20] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~644_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[20]~q ),
	.prn(vcc));
defparam \internal_out_payload[20] .is_wysiwyg = "true";
defparam \internal_out_payload[20] .power_up = "low";

dffeas \mem~354 (
	.clk(wire_pll7_clk_0),
	.d(out_data_19),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~354_q ),
	.prn(vcc));
defparam \mem~354 .is_wysiwyg = "true";
defparam \mem~354 .power_up = "low";

dffeas \mem~421 (
	.clk(wire_pll7_clk_0),
	.d(out_data_19),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~421_q ),
	.prn(vcc));
defparam \mem~421 .is_wysiwyg = "true";
defparam \mem~421 .power_up = "low";

dffeas \mem~287 (
	.clk(wire_pll7_clk_0),
	.d(out_data_19),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~287_q ),
	.prn(vcc));
defparam \mem~287 .is_wysiwyg = "true";
defparam \mem~287 .power_up = "low";

cycloneive_lcell_comb \mem~645 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~421_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~287_q ),
	.cin(gnd),
	.combout(\mem~645_combout ),
	.cout());
defparam \mem~645 .lut_mask = 16'hE5E0;
defparam \mem~645 .sum_lutc_input = "datac";

dffeas \mem~488 (
	.clk(wire_pll7_clk_0),
	.d(out_data_19),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~488_q ),
	.prn(vcc));
defparam \mem~488 .is_wysiwyg = "true";
defparam \mem~488 .power_up = "low";

cycloneive_lcell_comb \mem~646 (
	.dataa(\mem~354_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~645_combout ),
	.datad(\mem~488_q ),
	.cin(gnd),
	.combout(\mem~646_combout ),
	.cout());
defparam \mem~646 .lut_mask = 16'hF838;
defparam \mem~646 .sum_lutc_input = "datac";

dffeas \mem~153 (
	.clk(wire_pll7_clk_0),
	.d(out_data_19),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~153_q ),
	.prn(vcc));
defparam \mem~153 .is_wysiwyg = "true";
defparam \mem~153 .power_up = "low";

dffeas \mem~86 (
	.clk(wire_pll7_clk_0),
	.d(out_data_19),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~86_q ),
	.prn(vcc));
defparam \mem~86 .is_wysiwyg = "true";
defparam \mem~86 .power_up = "low";

dffeas \mem~19 (
	.clk(wire_pll7_clk_0),
	.d(out_data_19),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~19_q ),
	.prn(vcc));
defparam \mem~19 .is_wysiwyg = "true";
defparam \mem~19 .power_up = "low";

cycloneive_lcell_comb \mem~647 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~86_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~19_q ),
	.cin(gnd),
	.combout(\mem~647_combout ),
	.cout());
defparam \mem~647 .lut_mask = 16'hE5E0;
defparam \mem~647 .sum_lutc_input = "datac";

dffeas \mem~220 (
	.clk(wire_pll7_clk_0),
	.d(out_data_19),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~220_q ),
	.prn(vcc));
defparam \mem~220 .is_wysiwyg = "true";
defparam \mem~220 .power_up = "low";

cycloneive_lcell_comb \mem~648 (
	.dataa(\mem~153_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~647_combout ),
	.datad(\mem~220_q ),
	.cin(gnd),
	.combout(\mem~648_combout ),
	.cout());
defparam \mem~648 .lut_mask = 16'hF838;
defparam \mem~648 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~649 (
	.dataa(\mem~646_combout ),
	.datab(\mem~648_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~649_combout ),
	.cout());
defparam \mem~649 .lut_mask = 16'hAACC;
defparam \mem~649 .sum_lutc_input = "datac";

dffeas \internal_out_payload[21] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~649_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[21]~q ),
	.prn(vcc));
defparam \internal_out_payload[21] .is_wysiwyg = "true";
defparam \internal_out_payload[21] .power_up = "low";

dffeas \mem~355 (
	.clk(wire_pll7_clk_0),
	.d(out_data_20),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~355_q ),
	.prn(vcc));
defparam \mem~355 .is_wysiwyg = "true";
defparam \mem~355 .power_up = "low";

dffeas \mem~422 (
	.clk(wire_pll7_clk_0),
	.d(out_data_20),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~422_q ),
	.prn(vcc));
defparam \mem~422 .is_wysiwyg = "true";
defparam \mem~422 .power_up = "low";

dffeas \mem~288 (
	.clk(wire_pll7_clk_0),
	.d(out_data_20),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~288_q ),
	.prn(vcc));
defparam \mem~288 .is_wysiwyg = "true";
defparam \mem~288 .power_up = "low";

cycloneive_lcell_comb \mem~650 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~422_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~288_q ),
	.cin(gnd),
	.combout(\mem~650_combout ),
	.cout());
defparam \mem~650 .lut_mask = 16'hE5E0;
defparam \mem~650 .sum_lutc_input = "datac";

dffeas \mem~489 (
	.clk(wire_pll7_clk_0),
	.d(out_data_20),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~489_q ),
	.prn(vcc));
defparam \mem~489 .is_wysiwyg = "true";
defparam \mem~489 .power_up = "low";

cycloneive_lcell_comb \mem~651 (
	.dataa(\mem~355_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~650_combout ),
	.datad(\mem~489_q ),
	.cin(gnd),
	.combout(\mem~651_combout ),
	.cout());
defparam \mem~651 .lut_mask = 16'hF838;
defparam \mem~651 .sum_lutc_input = "datac";

dffeas \mem~154 (
	.clk(wire_pll7_clk_0),
	.d(out_data_20),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~154_q ),
	.prn(vcc));
defparam \mem~154 .is_wysiwyg = "true";
defparam \mem~154 .power_up = "low";

dffeas \mem~87 (
	.clk(wire_pll7_clk_0),
	.d(out_data_20),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~87_q ),
	.prn(vcc));
defparam \mem~87 .is_wysiwyg = "true";
defparam \mem~87 .power_up = "low";

dffeas \mem~20 (
	.clk(wire_pll7_clk_0),
	.d(out_data_20),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~20_q ),
	.prn(vcc));
defparam \mem~20 .is_wysiwyg = "true";
defparam \mem~20 .power_up = "low";

cycloneive_lcell_comb \mem~652 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~87_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~20_q ),
	.cin(gnd),
	.combout(\mem~652_combout ),
	.cout());
defparam \mem~652 .lut_mask = 16'hE5E0;
defparam \mem~652 .sum_lutc_input = "datac";

dffeas \mem~221 (
	.clk(wire_pll7_clk_0),
	.d(out_data_20),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~221_q ),
	.prn(vcc));
defparam \mem~221 .is_wysiwyg = "true";
defparam \mem~221 .power_up = "low";

cycloneive_lcell_comb \mem~653 (
	.dataa(\mem~154_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~652_combout ),
	.datad(\mem~221_q ),
	.cin(gnd),
	.combout(\mem~653_combout ),
	.cout());
defparam \mem~653 .lut_mask = 16'hF838;
defparam \mem~653 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~654 (
	.dataa(\mem~651_combout ),
	.datab(\mem~653_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~654_combout ),
	.cout());
defparam \mem~654 .lut_mask = 16'hAACC;
defparam \mem~654 .sum_lutc_input = "datac";

dffeas \internal_out_payload[22] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~654_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[22]~q ),
	.prn(vcc));
defparam \internal_out_payload[22] .is_wysiwyg = "true";
defparam \internal_out_payload[22] .power_up = "low";

dffeas \mem~356 (
	.clk(wire_pll7_clk_0),
	.d(out_data_21),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~356_q ),
	.prn(vcc));
defparam \mem~356 .is_wysiwyg = "true";
defparam \mem~356 .power_up = "low";

dffeas \mem~423 (
	.clk(wire_pll7_clk_0),
	.d(out_data_21),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~423_q ),
	.prn(vcc));
defparam \mem~423 .is_wysiwyg = "true";
defparam \mem~423 .power_up = "low";

dffeas \mem~289 (
	.clk(wire_pll7_clk_0),
	.d(out_data_21),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~289_q ),
	.prn(vcc));
defparam \mem~289 .is_wysiwyg = "true";
defparam \mem~289 .power_up = "low";

cycloneive_lcell_comb \mem~655 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~423_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~289_q ),
	.cin(gnd),
	.combout(\mem~655_combout ),
	.cout());
defparam \mem~655 .lut_mask = 16'hE5E0;
defparam \mem~655 .sum_lutc_input = "datac";

dffeas \mem~490 (
	.clk(wire_pll7_clk_0),
	.d(out_data_21),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~490_q ),
	.prn(vcc));
defparam \mem~490 .is_wysiwyg = "true";
defparam \mem~490 .power_up = "low";

cycloneive_lcell_comb \mem~656 (
	.dataa(\mem~356_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~655_combout ),
	.datad(\mem~490_q ),
	.cin(gnd),
	.combout(\mem~656_combout ),
	.cout());
defparam \mem~656 .lut_mask = 16'hF838;
defparam \mem~656 .sum_lutc_input = "datac";

dffeas \mem~155 (
	.clk(wire_pll7_clk_0),
	.d(out_data_21),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~155_q ),
	.prn(vcc));
defparam \mem~155 .is_wysiwyg = "true";
defparam \mem~155 .power_up = "low";

dffeas \mem~88 (
	.clk(wire_pll7_clk_0),
	.d(out_data_21),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~88_q ),
	.prn(vcc));
defparam \mem~88 .is_wysiwyg = "true";
defparam \mem~88 .power_up = "low";

dffeas \mem~21 (
	.clk(wire_pll7_clk_0),
	.d(out_data_21),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~21_q ),
	.prn(vcc));
defparam \mem~21 .is_wysiwyg = "true";
defparam \mem~21 .power_up = "low";

cycloneive_lcell_comb \mem~657 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~88_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~21_q ),
	.cin(gnd),
	.combout(\mem~657_combout ),
	.cout());
defparam \mem~657 .lut_mask = 16'hE5E0;
defparam \mem~657 .sum_lutc_input = "datac";

dffeas \mem~222 (
	.clk(wire_pll7_clk_0),
	.d(out_data_21),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~222_q ),
	.prn(vcc));
defparam \mem~222 .is_wysiwyg = "true";
defparam \mem~222 .power_up = "low";

cycloneive_lcell_comb \mem~658 (
	.dataa(\mem~155_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~657_combout ),
	.datad(\mem~222_q ),
	.cin(gnd),
	.combout(\mem~658_combout ),
	.cout());
defparam \mem~658 .lut_mask = 16'hF838;
defparam \mem~658 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~659 (
	.dataa(\mem~656_combout ),
	.datab(\mem~658_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~659_combout ),
	.cout());
defparam \mem~659 .lut_mask = 16'hAACC;
defparam \mem~659 .sum_lutc_input = "datac";

dffeas \internal_out_payload[23] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~659_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[23]~q ),
	.prn(vcc));
defparam \internal_out_payload[23] .is_wysiwyg = "true";
defparam \internal_out_payload[23] .power_up = "low";

dffeas \mem~357 (
	.clk(wire_pll7_clk_0),
	.d(out_data_22),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~357_q ),
	.prn(vcc));
defparam \mem~357 .is_wysiwyg = "true";
defparam \mem~357 .power_up = "low";

dffeas \mem~424 (
	.clk(wire_pll7_clk_0),
	.d(out_data_22),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~424_q ),
	.prn(vcc));
defparam \mem~424 .is_wysiwyg = "true";
defparam \mem~424 .power_up = "low";

dffeas \mem~290 (
	.clk(wire_pll7_clk_0),
	.d(out_data_22),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~290_q ),
	.prn(vcc));
defparam \mem~290 .is_wysiwyg = "true";
defparam \mem~290 .power_up = "low";

cycloneive_lcell_comb \mem~660 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~424_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~290_q ),
	.cin(gnd),
	.combout(\mem~660_combout ),
	.cout());
defparam \mem~660 .lut_mask = 16'hE5E0;
defparam \mem~660 .sum_lutc_input = "datac";

dffeas \mem~491 (
	.clk(wire_pll7_clk_0),
	.d(out_data_22),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~491_q ),
	.prn(vcc));
defparam \mem~491 .is_wysiwyg = "true";
defparam \mem~491 .power_up = "low";

cycloneive_lcell_comb \mem~661 (
	.dataa(\mem~357_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~660_combout ),
	.datad(\mem~491_q ),
	.cin(gnd),
	.combout(\mem~661_combout ),
	.cout());
defparam \mem~661 .lut_mask = 16'hF838;
defparam \mem~661 .sum_lutc_input = "datac";

dffeas \mem~156 (
	.clk(wire_pll7_clk_0),
	.d(out_data_22),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~156_q ),
	.prn(vcc));
defparam \mem~156 .is_wysiwyg = "true";
defparam \mem~156 .power_up = "low";

dffeas \mem~89 (
	.clk(wire_pll7_clk_0),
	.d(out_data_22),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~89_q ),
	.prn(vcc));
defparam \mem~89 .is_wysiwyg = "true";
defparam \mem~89 .power_up = "low";

dffeas \mem~22 (
	.clk(wire_pll7_clk_0),
	.d(out_data_22),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~22_q ),
	.prn(vcc));
defparam \mem~22 .is_wysiwyg = "true";
defparam \mem~22 .power_up = "low";

cycloneive_lcell_comb \mem~662 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~89_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~22_q ),
	.cin(gnd),
	.combout(\mem~662_combout ),
	.cout());
defparam \mem~662 .lut_mask = 16'hE5E0;
defparam \mem~662 .sum_lutc_input = "datac";

dffeas \mem~223 (
	.clk(wire_pll7_clk_0),
	.d(out_data_22),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~223_q ),
	.prn(vcc));
defparam \mem~223 .is_wysiwyg = "true";
defparam \mem~223 .power_up = "low";

cycloneive_lcell_comb \mem~663 (
	.dataa(\mem~156_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~662_combout ),
	.datad(\mem~223_q ),
	.cin(gnd),
	.combout(\mem~663_combout ),
	.cout());
defparam \mem~663 .lut_mask = 16'hF838;
defparam \mem~663 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~664 (
	.dataa(\mem~661_combout ),
	.datab(\mem~663_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~664_combout ),
	.cout());
defparam \mem~664 .lut_mask = 16'hAACC;
defparam \mem~664 .sum_lutc_input = "datac";

dffeas \internal_out_payload[24] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~664_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[24]~q ),
	.prn(vcc));
defparam \internal_out_payload[24] .is_wysiwyg = "true";
defparam \internal_out_payload[24] .power_up = "low";

dffeas \mem~358 (
	.clk(wire_pll7_clk_0),
	.d(out_data_23),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~358_q ),
	.prn(vcc));
defparam \mem~358 .is_wysiwyg = "true";
defparam \mem~358 .power_up = "low";

dffeas \mem~425 (
	.clk(wire_pll7_clk_0),
	.d(out_data_23),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~425_q ),
	.prn(vcc));
defparam \mem~425 .is_wysiwyg = "true";
defparam \mem~425 .power_up = "low";

dffeas \mem~291 (
	.clk(wire_pll7_clk_0),
	.d(out_data_23),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~291_q ),
	.prn(vcc));
defparam \mem~291 .is_wysiwyg = "true";
defparam \mem~291 .power_up = "low";

cycloneive_lcell_comb \mem~665 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~425_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~291_q ),
	.cin(gnd),
	.combout(\mem~665_combout ),
	.cout());
defparam \mem~665 .lut_mask = 16'hE5E0;
defparam \mem~665 .sum_lutc_input = "datac";

dffeas \mem~492 (
	.clk(wire_pll7_clk_0),
	.d(out_data_23),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~492_q ),
	.prn(vcc));
defparam \mem~492 .is_wysiwyg = "true";
defparam \mem~492 .power_up = "low";

cycloneive_lcell_comb \mem~666 (
	.dataa(\mem~358_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~665_combout ),
	.datad(\mem~492_q ),
	.cin(gnd),
	.combout(\mem~666_combout ),
	.cout());
defparam \mem~666 .lut_mask = 16'hF838;
defparam \mem~666 .sum_lutc_input = "datac";

dffeas \mem~157 (
	.clk(wire_pll7_clk_0),
	.d(out_data_23),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~157_q ),
	.prn(vcc));
defparam \mem~157 .is_wysiwyg = "true";
defparam \mem~157 .power_up = "low";

dffeas \mem~90 (
	.clk(wire_pll7_clk_0),
	.d(out_data_23),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~90_q ),
	.prn(vcc));
defparam \mem~90 .is_wysiwyg = "true";
defparam \mem~90 .power_up = "low";

dffeas \mem~23 (
	.clk(wire_pll7_clk_0),
	.d(out_data_23),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~23_q ),
	.prn(vcc));
defparam \mem~23 .is_wysiwyg = "true";
defparam \mem~23 .power_up = "low";

cycloneive_lcell_comb \mem~667 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~90_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~23_q ),
	.cin(gnd),
	.combout(\mem~667_combout ),
	.cout());
defparam \mem~667 .lut_mask = 16'hE5E0;
defparam \mem~667 .sum_lutc_input = "datac";

dffeas \mem~224 (
	.clk(wire_pll7_clk_0),
	.d(out_data_23),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~224_q ),
	.prn(vcc));
defparam \mem~224 .is_wysiwyg = "true";
defparam \mem~224 .power_up = "low";

cycloneive_lcell_comb \mem~668 (
	.dataa(\mem~157_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~667_combout ),
	.datad(\mem~224_q ),
	.cin(gnd),
	.combout(\mem~668_combout ),
	.cout());
defparam \mem~668 .lut_mask = 16'hF838;
defparam \mem~668 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~669 (
	.dataa(\mem~666_combout ),
	.datab(\mem~668_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~669_combout ),
	.cout());
defparam \mem~669 .lut_mask = 16'hAACC;
defparam \mem~669 .sum_lutc_input = "datac";

dffeas \internal_out_payload[25] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~669_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[25]~q ),
	.prn(vcc));
defparam \internal_out_payload[25] .is_wysiwyg = "true";
defparam \internal_out_payload[25] .power_up = "low";

dffeas \mem~359 (
	.clk(wire_pll7_clk_0),
	.d(out_data_24),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~359_q ),
	.prn(vcc));
defparam \mem~359 .is_wysiwyg = "true";
defparam \mem~359 .power_up = "low";

dffeas \mem~426 (
	.clk(wire_pll7_clk_0),
	.d(out_data_24),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~426_q ),
	.prn(vcc));
defparam \mem~426 .is_wysiwyg = "true";
defparam \mem~426 .power_up = "low";

dffeas \mem~292 (
	.clk(wire_pll7_clk_0),
	.d(out_data_24),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~292_q ),
	.prn(vcc));
defparam \mem~292 .is_wysiwyg = "true";
defparam \mem~292 .power_up = "low";

cycloneive_lcell_comb \mem~670 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~426_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~292_q ),
	.cin(gnd),
	.combout(\mem~670_combout ),
	.cout());
defparam \mem~670 .lut_mask = 16'hE5E0;
defparam \mem~670 .sum_lutc_input = "datac";

dffeas \mem~493 (
	.clk(wire_pll7_clk_0),
	.d(out_data_24),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~493_q ),
	.prn(vcc));
defparam \mem~493 .is_wysiwyg = "true";
defparam \mem~493 .power_up = "low";

cycloneive_lcell_comb \mem~671 (
	.dataa(\mem~359_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~670_combout ),
	.datad(\mem~493_q ),
	.cin(gnd),
	.combout(\mem~671_combout ),
	.cout());
defparam \mem~671 .lut_mask = 16'hF838;
defparam \mem~671 .sum_lutc_input = "datac";

dffeas \mem~158 (
	.clk(wire_pll7_clk_0),
	.d(out_data_24),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~158_q ),
	.prn(vcc));
defparam \mem~158 .is_wysiwyg = "true";
defparam \mem~158 .power_up = "low";

dffeas \mem~91 (
	.clk(wire_pll7_clk_0),
	.d(out_data_24),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~91_q ),
	.prn(vcc));
defparam \mem~91 .is_wysiwyg = "true";
defparam \mem~91 .power_up = "low";

dffeas \mem~24 (
	.clk(wire_pll7_clk_0),
	.d(out_data_24),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~24_q ),
	.prn(vcc));
defparam \mem~24 .is_wysiwyg = "true";
defparam \mem~24 .power_up = "low";

cycloneive_lcell_comb \mem~672 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~91_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~24_q ),
	.cin(gnd),
	.combout(\mem~672_combout ),
	.cout());
defparam \mem~672 .lut_mask = 16'hE5E0;
defparam \mem~672 .sum_lutc_input = "datac";

dffeas \mem~225 (
	.clk(wire_pll7_clk_0),
	.d(out_data_24),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~225_q ),
	.prn(vcc));
defparam \mem~225 .is_wysiwyg = "true";
defparam \mem~225 .power_up = "low";

cycloneive_lcell_comb \mem~673 (
	.dataa(\mem~158_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~672_combout ),
	.datad(\mem~225_q ),
	.cin(gnd),
	.combout(\mem~673_combout ),
	.cout());
defparam \mem~673 .lut_mask = 16'hF838;
defparam \mem~673 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~674 (
	.dataa(\mem~671_combout ),
	.datab(\mem~673_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~674_combout ),
	.cout());
defparam \mem~674 .lut_mask = 16'hAACC;
defparam \mem~674 .sum_lutc_input = "datac";

dffeas \internal_out_payload[26] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~674_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[26]~q ),
	.prn(vcc));
defparam \internal_out_payload[26] .is_wysiwyg = "true";
defparam \internal_out_payload[26] .power_up = "low";

dffeas \mem~360 (
	.clk(wire_pll7_clk_0),
	.d(out_data_25),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~360_q ),
	.prn(vcc));
defparam \mem~360 .is_wysiwyg = "true";
defparam \mem~360 .power_up = "low";

dffeas \mem~427 (
	.clk(wire_pll7_clk_0),
	.d(out_data_25),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~427_q ),
	.prn(vcc));
defparam \mem~427 .is_wysiwyg = "true";
defparam \mem~427 .power_up = "low";

dffeas \mem~293 (
	.clk(wire_pll7_clk_0),
	.d(out_data_25),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~293_q ),
	.prn(vcc));
defparam \mem~293 .is_wysiwyg = "true";
defparam \mem~293 .power_up = "low";

cycloneive_lcell_comb \mem~675 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~427_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~293_q ),
	.cin(gnd),
	.combout(\mem~675_combout ),
	.cout());
defparam \mem~675 .lut_mask = 16'hE5E0;
defparam \mem~675 .sum_lutc_input = "datac";

dffeas \mem~494 (
	.clk(wire_pll7_clk_0),
	.d(out_data_25),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~494_q ),
	.prn(vcc));
defparam \mem~494 .is_wysiwyg = "true";
defparam \mem~494 .power_up = "low";

cycloneive_lcell_comb \mem~676 (
	.dataa(\mem~360_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~675_combout ),
	.datad(\mem~494_q ),
	.cin(gnd),
	.combout(\mem~676_combout ),
	.cout());
defparam \mem~676 .lut_mask = 16'hF838;
defparam \mem~676 .sum_lutc_input = "datac";

dffeas \mem~159 (
	.clk(wire_pll7_clk_0),
	.d(out_data_25),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~159_q ),
	.prn(vcc));
defparam \mem~159 .is_wysiwyg = "true";
defparam \mem~159 .power_up = "low";

dffeas \mem~92 (
	.clk(wire_pll7_clk_0),
	.d(out_data_25),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~92_q ),
	.prn(vcc));
defparam \mem~92 .is_wysiwyg = "true";
defparam \mem~92 .power_up = "low";

dffeas \mem~25 (
	.clk(wire_pll7_clk_0),
	.d(out_data_25),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~25_q ),
	.prn(vcc));
defparam \mem~25 .is_wysiwyg = "true";
defparam \mem~25 .power_up = "low";

cycloneive_lcell_comb \mem~677 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~92_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~25_q ),
	.cin(gnd),
	.combout(\mem~677_combout ),
	.cout());
defparam \mem~677 .lut_mask = 16'hE5E0;
defparam \mem~677 .sum_lutc_input = "datac";

dffeas \mem~226 (
	.clk(wire_pll7_clk_0),
	.d(out_data_25),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~226_q ),
	.prn(vcc));
defparam \mem~226 .is_wysiwyg = "true";
defparam \mem~226 .power_up = "low";

cycloneive_lcell_comb \mem~678 (
	.dataa(\mem~159_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~677_combout ),
	.datad(\mem~226_q ),
	.cin(gnd),
	.combout(\mem~678_combout ),
	.cout());
defparam \mem~678 .lut_mask = 16'hF838;
defparam \mem~678 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~679 (
	.dataa(\mem~676_combout ),
	.datab(\mem~678_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~679_combout ),
	.cout());
defparam \mem~679 .lut_mask = 16'hAACC;
defparam \mem~679 .sum_lutc_input = "datac";

dffeas \internal_out_payload[27] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~679_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[27]~q ),
	.prn(vcc));
defparam \internal_out_payload[27] .is_wysiwyg = "true";
defparam \internal_out_payload[27] .power_up = "low";

dffeas \mem~361 (
	.clk(wire_pll7_clk_0),
	.d(out_data_26),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~361_q ),
	.prn(vcc));
defparam \mem~361 .is_wysiwyg = "true";
defparam \mem~361 .power_up = "low";

dffeas \mem~428 (
	.clk(wire_pll7_clk_0),
	.d(out_data_26),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~428_q ),
	.prn(vcc));
defparam \mem~428 .is_wysiwyg = "true";
defparam \mem~428 .power_up = "low";

dffeas \mem~294 (
	.clk(wire_pll7_clk_0),
	.d(out_data_26),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~294_q ),
	.prn(vcc));
defparam \mem~294 .is_wysiwyg = "true";
defparam \mem~294 .power_up = "low";

cycloneive_lcell_comb \mem~680 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~428_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~294_q ),
	.cin(gnd),
	.combout(\mem~680_combout ),
	.cout());
defparam \mem~680 .lut_mask = 16'hE5E0;
defparam \mem~680 .sum_lutc_input = "datac";

dffeas \mem~495 (
	.clk(wire_pll7_clk_0),
	.d(out_data_26),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~495_q ),
	.prn(vcc));
defparam \mem~495 .is_wysiwyg = "true";
defparam \mem~495 .power_up = "low";

cycloneive_lcell_comb \mem~681 (
	.dataa(\mem~361_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~680_combout ),
	.datad(\mem~495_q ),
	.cin(gnd),
	.combout(\mem~681_combout ),
	.cout());
defparam \mem~681 .lut_mask = 16'hF838;
defparam \mem~681 .sum_lutc_input = "datac";

dffeas \mem~160 (
	.clk(wire_pll7_clk_0),
	.d(out_data_26),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~160_q ),
	.prn(vcc));
defparam \mem~160 .is_wysiwyg = "true";
defparam \mem~160 .power_up = "low";

dffeas \mem~93 (
	.clk(wire_pll7_clk_0),
	.d(out_data_26),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~93_q ),
	.prn(vcc));
defparam \mem~93 .is_wysiwyg = "true";
defparam \mem~93 .power_up = "low";

dffeas \mem~26 (
	.clk(wire_pll7_clk_0),
	.d(out_data_26),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~26_q ),
	.prn(vcc));
defparam \mem~26 .is_wysiwyg = "true";
defparam \mem~26 .power_up = "low";

cycloneive_lcell_comb \mem~682 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~93_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~26_q ),
	.cin(gnd),
	.combout(\mem~682_combout ),
	.cout());
defparam \mem~682 .lut_mask = 16'hE5E0;
defparam \mem~682 .sum_lutc_input = "datac";

dffeas \mem~227 (
	.clk(wire_pll7_clk_0),
	.d(out_data_26),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~227_q ),
	.prn(vcc));
defparam \mem~227 .is_wysiwyg = "true";
defparam \mem~227 .power_up = "low";

cycloneive_lcell_comb \mem~683 (
	.dataa(\mem~160_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~682_combout ),
	.datad(\mem~227_q ),
	.cin(gnd),
	.combout(\mem~683_combout ),
	.cout());
defparam \mem~683 .lut_mask = 16'hF838;
defparam \mem~683 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~684 (
	.dataa(\mem~681_combout ),
	.datab(\mem~683_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~684_combout ),
	.cout());
defparam \mem~684 .lut_mask = 16'hAACC;
defparam \mem~684 .sum_lutc_input = "datac";

dffeas \internal_out_payload[28] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~684_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[28]~q ),
	.prn(vcc));
defparam \internal_out_payload[28] .is_wysiwyg = "true";
defparam \internal_out_payload[28] .power_up = "low";

dffeas \mem~362 (
	.clk(wire_pll7_clk_0),
	.d(out_data_27),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~362_q ),
	.prn(vcc));
defparam \mem~362 .is_wysiwyg = "true";
defparam \mem~362 .power_up = "low";

dffeas \mem~429 (
	.clk(wire_pll7_clk_0),
	.d(out_data_27),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~429_q ),
	.prn(vcc));
defparam \mem~429 .is_wysiwyg = "true";
defparam \mem~429 .power_up = "low";

dffeas \mem~295 (
	.clk(wire_pll7_clk_0),
	.d(out_data_27),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~295_q ),
	.prn(vcc));
defparam \mem~295 .is_wysiwyg = "true";
defparam \mem~295 .power_up = "low";

cycloneive_lcell_comb \mem~685 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~429_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~295_q ),
	.cin(gnd),
	.combout(\mem~685_combout ),
	.cout());
defparam \mem~685 .lut_mask = 16'hE5E0;
defparam \mem~685 .sum_lutc_input = "datac";

dffeas \mem~496 (
	.clk(wire_pll7_clk_0),
	.d(out_data_27),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~496_q ),
	.prn(vcc));
defparam \mem~496 .is_wysiwyg = "true";
defparam \mem~496 .power_up = "low";

cycloneive_lcell_comb \mem~686 (
	.dataa(\mem~362_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~685_combout ),
	.datad(\mem~496_q ),
	.cin(gnd),
	.combout(\mem~686_combout ),
	.cout());
defparam \mem~686 .lut_mask = 16'hF838;
defparam \mem~686 .sum_lutc_input = "datac";

dffeas \mem~161 (
	.clk(wire_pll7_clk_0),
	.d(out_data_27),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~161_q ),
	.prn(vcc));
defparam \mem~161 .is_wysiwyg = "true";
defparam \mem~161 .power_up = "low";

dffeas \mem~94 (
	.clk(wire_pll7_clk_0),
	.d(out_data_27),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~94_q ),
	.prn(vcc));
defparam \mem~94 .is_wysiwyg = "true";
defparam \mem~94 .power_up = "low";

dffeas \mem~27 (
	.clk(wire_pll7_clk_0),
	.d(out_data_27),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~27_q ),
	.prn(vcc));
defparam \mem~27 .is_wysiwyg = "true";
defparam \mem~27 .power_up = "low";

cycloneive_lcell_comb \mem~687 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~94_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~27_q ),
	.cin(gnd),
	.combout(\mem~687_combout ),
	.cout());
defparam \mem~687 .lut_mask = 16'hE5E0;
defparam \mem~687 .sum_lutc_input = "datac";

dffeas \mem~228 (
	.clk(wire_pll7_clk_0),
	.d(out_data_27),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~228_q ),
	.prn(vcc));
defparam \mem~228 .is_wysiwyg = "true";
defparam \mem~228 .power_up = "low";

cycloneive_lcell_comb \mem~688 (
	.dataa(\mem~161_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~687_combout ),
	.datad(\mem~228_q ),
	.cin(gnd),
	.combout(\mem~688_combout ),
	.cout());
defparam \mem~688 .lut_mask = 16'hF838;
defparam \mem~688 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~689 (
	.dataa(\mem~686_combout ),
	.datab(\mem~688_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~689_combout ),
	.cout());
defparam \mem~689 .lut_mask = 16'hAACC;
defparam \mem~689 .sum_lutc_input = "datac";

dffeas \internal_out_payload[29] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~689_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[29]~q ),
	.prn(vcc));
defparam \internal_out_payload[29] .is_wysiwyg = "true";
defparam \internal_out_payload[29] .power_up = "low";

dffeas \mem~363 (
	.clk(wire_pll7_clk_0),
	.d(out_data_28),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~363_q ),
	.prn(vcc));
defparam \mem~363 .is_wysiwyg = "true";
defparam \mem~363 .power_up = "low";

dffeas \mem~430 (
	.clk(wire_pll7_clk_0),
	.d(out_data_28),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~430_q ),
	.prn(vcc));
defparam \mem~430 .is_wysiwyg = "true";
defparam \mem~430 .power_up = "low";

dffeas \mem~296 (
	.clk(wire_pll7_clk_0),
	.d(out_data_28),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~296_q ),
	.prn(vcc));
defparam \mem~296 .is_wysiwyg = "true";
defparam \mem~296 .power_up = "low";

cycloneive_lcell_comb \mem~690 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~430_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~296_q ),
	.cin(gnd),
	.combout(\mem~690_combout ),
	.cout());
defparam \mem~690 .lut_mask = 16'hE5E0;
defparam \mem~690 .sum_lutc_input = "datac";

dffeas \mem~497 (
	.clk(wire_pll7_clk_0),
	.d(out_data_28),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~497_q ),
	.prn(vcc));
defparam \mem~497 .is_wysiwyg = "true";
defparam \mem~497 .power_up = "low";

cycloneive_lcell_comb \mem~691 (
	.dataa(\mem~363_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~690_combout ),
	.datad(\mem~497_q ),
	.cin(gnd),
	.combout(\mem~691_combout ),
	.cout());
defparam \mem~691 .lut_mask = 16'hF838;
defparam \mem~691 .sum_lutc_input = "datac";

dffeas \mem~162 (
	.clk(wire_pll7_clk_0),
	.d(out_data_28),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~162_q ),
	.prn(vcc));
defparam \mem~162 .is_wysiwyg = "true";
defparam \mem~162 .power_up = "low";

dffeas \mem~95 (
	.clk(wire_pll7_clk_0),
	.d(out_data_28),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~95_q ),
	.prn(vcc));
defparam \mem~95 .is_wysiwyg = "true";
defparam \mem~95 .power_up = "low";

dffeas \mem~28 (
	.clk(wire_pll7_clk_0),
	.d(out_data_28),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~28_q ),
	.prn(vcc));
defparam \mem~28 .is_wysiwyg = "true";
defparam \mem~28 .power_up = "low";

cycloneive_lcell_comb \mem~692 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~95_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~28_q ),
	.cin(gnd),
	.combout(\mem~692_combout ),
	.cout());
defparam \mem~692 .lut_mask = 16'hE5E0;
defparam \mem~692 .sum_lutc_input = "datac";

dffeas \mem~229 (
	.clk(wire_pll7_clk_0),
	.d(out_data_28),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~229_q ),
	.prn(vcc));
defparam \mem~229 .is_wysiwyg = "true";
defparam \mem~229 .power_up = "low";

cycloneive_lcell_comb \mem~693 (
	.dataa(\mem~162_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~692_combout ),
	.datad(\mem~229_q ),
	.cin(gnd),
	.combout(\mem~693_combout ),
	.cout());
defparam \mem~693 .lut_mask = 16'hF838;
defparam \mem~693 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~694 (
	.dataa(\mem~691_combout ),
	.datab(\mem~693_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~694_combout ),
	.cout());
defparam \mem~694 .lut_mask = 16'hAACC;
defparam \mem~694 .sum_lutc_input = "datac";

dffeas \internal_out_payload[30] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~694_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[30]~q ),
	.prn(vcc));
defparam \internal_out_payload[30] .is_wysiwyg = "true";
defparam \internal_out_payload[30] .power_up = "low";

dffeas \mem~364 (
	.clk(wire_pll7_clk_0),
	.d(out_data_29),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~364_q ),
	.prn(vcc));
defparam \mem~364 .is_wysiwyg = "true";
defparam \mem~364 .power_up = "low";

dffeas \mem~431 (
	.clk(wire_pll7_clk_0),
	.d(out_data_29),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~431_q ),
	.prn(vcc));
defparam \mem~431 .is_wysiwyg = "true";
defparam \mem~431 .power_up = "low";

dffeas \mem~297 (
	.clk(wire_pll7_clk_0),
	.d(out_data_29),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~297_q ),
	.prn(vcc));
defparam \mem~297 .is_wysiwyg = "true";
defparam \mem~297 .power_up = "low";

cycloneive_lcell_comb \mem~695 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~431_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~297_q ),
	.cin(gnd),
	.combout(\mem~695_combout ),
	.cout());
defparam \mem~695 .lut_mask = 16'hE5E0;
defparam \mem~695 .sum_lutc_input = "datac";

dffeas \mem~498 (
	.clk(wire_pll7_clk_0),
	.d(out_data_29),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~498_q ),
	.prn(vcc));
defparam \mem~498 .is_wysiwyg = "true";
defparam \mem~498 .power_up = "low";

cycloneive_lcell_comb \mem~696 (
	.dataa(\mem~364_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~695_combout ),
	.datad(\mem~498_q ),
	.cin(gnd),
	.combout(\mem~696_combout ),
	.cout());
defparam \mem~696 .lut_mask = 16'hF838;
defparam \mem~696 .sum_lutc_input = "datac";

dffeas \mem~163 (
	.clk(wire_pll7_clk_0),
	.d(out_data_29),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~163_q ),
	.prn(vcc));
defparam \mem~163 .is_wysiwyg = "true";
defparam \mem~163 .power_up = "low";

dffeas \mem~96 (
	.clk(wire_pll7_clk_0),
	.d(out_data_29),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~96_q ),
	.prn(vcc));
defparam \mem~96 .is_wysiwyg = "true";
defparam \mem~96 .power_up = "low";

dffeas \mem~29 (
	.clk(wire_pll7_clk_0),
	.d(out_data_29),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~29_q ),
	.prn(vcc));
defparam \mem~29 .is_wysiwyg = "true";
defparam \mem~29 .power_up = "low";

cycloneive_lcell_comb \mem~697 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~96_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~29_q ),
	.cin(gnd),
	.combout(\mem~697_combout ),
	.cout());
defparam \mem~697 .lut_mask = 16'hE5E0;
defparam \mem~697 .sum_lutc_input = "datac";

dffeas \mem~230 (
	.clk(wire_pll7_clk_0),
	.d(out_data_29),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~230_q ),
	.prn(vcc));
defparam \mem~230 .is_wysiwyg = "true";
defparam \mem~230 .power_up = "low";

cycloneive_lcell_comb \mem~698 (
	.dataa(\mem~163_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~697_combout ),
	.datad(\mem~230_q ),
	.cin(gnd),
	.combout(\mem~698_combout ),
	.cout());
defparam \mem~698 .lut_mask = 16'hF838;
defparam \mem~698 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~699 (
	.dataa(\mem~696_combout ),
	.datab(\mem~698_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~699_combout ),
	.cout());
defparam \mem~699 .lut_mask = 16'hAACC;
defparam \mem~699 .sum_lutc_input = "datac";

dffeas \internal_out_payload[31] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~699_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[31]~q ),
	.prn(vcc));
defparam \internal_out_payload[31] .is_wysiwyg = "true";
defparam \internal_out_payload[31] .power_up = "low";

dffeas \mem~365 (
	.clk(wire_pll7_clk_0),
	.d(out_data_30),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~365_q ),
	.prn(vcc));
defparam \mem~365 .is_wysiwyg = "true";
defparam \mem~365 .power_up = "low";

dffeas \mem~432 (
	.clk(wire_pll7_clk_0),
	.d(out_data_30),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~432_q ),
	.prn(vcc));
defparam \mem~432 .is_wysiwyg = "true";
defparam \mem~432 .power_up = "low";

dffeas \mem~298 (
	.clk(wire_pll7_clk_0),
	.d(out_data_30),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~298_q ),
	.prn(vcc));
defparam \mem~298 .is_wysiwyg = "true";
defparam \mem~298 .power_up = "low";

cycloneive_lcell_comb \mem~700 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~432_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~298_q ),
	.cin(gnd),
	.combout(\mem~700_combout ),
	.cout());
defparam \mem~700 .lut_mask = 16'hE5E0;
defparam \mem~700 .sum_lutc_input = "datac";

dffeas \mem~499 (
	.clk(wire_pll7_clk_0),
	.d(out_data_30),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~499_q ),
	.prn(vcc));
defparam \mem~499 .is_wysiwyg = "true";
defparam \mem~499 .power_up = "low";

cycloneive_lcell_comb \mem~701 (
	.dataa(\mem~365_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~700_combout ),
	.datad(\mem~499_q ),
	.cin(gnd),
	.combout(\mem~701_combout ),
	.cout());
defparam \mem~701 .lut_mask = 16'hF838;
defparam \mem~701 .sum_lutc_input = "datac";

dffeas \mem~164 (
	.clk(wire_pll7_clk_0),
	.d(out_data_30),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~164_q ),
	.prn(vcc));
defparam \mem~164 .is_wysiwyg = "true";
defparam \mem~164 .power_up = "low";

dffeas \mem~97 (
	.clk(wire_pll7_clk_0),
	.d(out_data_30),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~97_q ),
	.prn(vcc));
defparam \mem~97 .is_wysiwyg = "true";
defparam \mem~97 .power_up = "low";

dffeas \mem~30 (
	.clk(wire_pll7_clk_0),
	.d(out_data_30),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~30_q ),
	.prn(vcc));
defparam \mem~30 .is_wysiwyg = "true";
defparam \mem~30 .power_up = "low";

cycloneive_lcell_comb \mem~702 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~97_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~30_q ),
	.cin(gnd),
	.combout(\mem~702_combout ),
	.cout());
defparam \mem~702 .lut_mask = 16'hE5E0;
defparam \mem~702 .sum_lutc_input = "datac";

dffeas \mem~231 (
	.clk(wire_pll7_clk_0),
	.d(out_data_30),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~231_q ),
	.prn(vcc));
defparam \mem~231 .is_wysiwyg = "true";
defparam \mem~231 .power_up = "low";

cycloneive_lcell_comb \mem~703 (
	.dataa(\mem~164_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~702_combout ),
	.datad(\mem~231_q ),
	.cin(gnd),
	.combout(\mem~703_combout ),
	.cout());
defparam \mem~703 .lut_mask = 16'hF838;
defparam \mem~703 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~704 (
	.dataa(\mem~701_combout ),
	.datab(\mem~703_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~704_combout ),
	.cout());
defparam \mem~704 .lut_mask = 16'hAACC;
defparam \mem~704 .sum_lutc_input = "datac";

dffeas \internal_out_payload[32] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~704_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[32]~q ),
	.prn(vcc));
defparam \internal_out_payload[32] .is_wysiwyg = "true";
defparam \internal_out_payload[32] .power_up = "low";

dffeas \mem~366 (
	.clk(wire_pll7_clk_0),
	.d(out_data_31),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~366_q ),
	.prn(vcc));
defparam \mem~366 .is_wysiwyg = "true";
defparam \mem~366 .power_up = "low";

dffeas \mem~433 (
	.clk(wire_pll7_clk_0),
	.d(out_data_31),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~433_q ),
	.prn(vcc));
defparam \mem~433 .is_wysiwyg = "true";
defparam \mem~433 .power_up = "low";

dffeas \mem~299 (
	.clk(wire_pll7_clk_0),
	.d(out_data_31),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~299_q ),
	.prn(vcc));
defparam \mem~299 .is_wysiwyg = "true";
defparam \mem~299 .power_up = "low";

cycloneive_lcell_comb \mem~705 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~433_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~299_q ),
	.cin(gnd),
	.combout(\mem~705_combout ),
	.cout());
defparam \mem~705 .lut_mask = 16'hE5E0;
defparam \mem~705 .sum_lutc_input = "datac";

dffeas \mem~500 (
	.clk(wire_pll7_clk_0),
	.d(out_data_31),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~500_q ),
	.prn(vcc));
defparam \mem~500 .is_wysiwyg = "true";
defparam \mem~500 .power_up = "low";

cycloneive_lcell_comb \mem~706 (
	.dataa(\mem~366_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~705_combout ),
	.datad(\mem~500_q ),
	.cin(gnd),
	.combout(\mem~706_combout ),
	.cout());
defparam \mem~706 .lut_mask = 16'hF838;
defparam \mem~706 .sum_lutc_input = "datac";

dffeas \mem~165 (
	.clk(wire_pll7_clk_0),
	.d(out_data_31),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~165_q ),
	.prn(vcc));
defparam \mem~165 .is_wysiwyg = "true";
defparam \mem~165 .power_up = "low";

dffeas \mem~98 (
	.clk(wire_pll7_clk_0),
	.d(out_data_31),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~98_q ),
	.prn(vcc));
defparam \mem~98 .is_wysiwyg = "true";
defparam \mem~98 .power_up = "low";

dffeas \mem~31 (
	.clk(wire_pll7_clk_0),
	.d(out_data_31),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~31_q ),
	.prn(vcc));
defparam \mem~31 .is_wysiwyg = "true";
defparam \mem~31 .power_up = "low";

cycloneive_lcell_comb \mem~707 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~98_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~31_q ),
	.cin(gnd),
	.combout(\mem~707_combout ),
	.cout());
defparam \mem~707 .lut_mask = 16'hE5E0;
defparam \mem~707 .sum_lutc_input = "datac";

dffeas \mem~232 (
	.clk(wire_pll7_clk_0),
	.d(out_data_31),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~232_q ),
	.prn(vcc));
defparam \mem~232 .is_wysiwyg = "true";
defparam \mem~232 .power_up = "low";

cycloneive_lcell_comb \mem~708 (
	.dataa(\mem~165_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~707_combout ),
	.datad(\mem~232_q ),
	.cin(gnd),
	.combout(\mem~708_combout ),
	.cout());
defparam \mem~708 .lut_mask = 16'hF838;
defparam \mem~708 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~709 (
	.dataa(\mem~706_combout ),
	.datab(\mem~708_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~709_combout ),
	.cout());
defparam \mem~709 .lut_mask = 16'hAACC;
defparam \mem~709 .sum_lutc_input = "datac";

dffeas \internal_out_payload[33] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~709_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[33]~q ),
	.prn(vcc));
defparam \internal_out_payload[33] .is_wysiwyg = "true";
defparam \internal_out_payload[33] .power_up = "low";

dffeas \mem~367 (
	.clk(wire_pll7_clk_0),
	.d(out_data_32),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~367_q ),
	.prn(vcc));
defparam \mem~367 .is_wysiwyg = "true";
defparam \mem~367 .power_up = "low";

dffeas \mem~434 (
	.clk(wire_pll7_clk_0),
	.d(out_data_32),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~434_q ),
	.prn(vcc));
defparam \mem~434 .is_wysiwyg = "true";
defparam \mem~434 .power_up = "low";

dffeas \mem~300 (
	.clk(wire_pll7_clk_0),
	.d(out_data_32),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~300_q ),
	.prn(vcc));
defparam \mem~300 .is_wysiwyg = "true";
defparam \mem~300 .power_up = "low";

cycloneive_lcell_comb \mem~710 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~434_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~300_q ),
	.cin(gnd),
	.combout(\mem~710_combout ),
	.cout());
defparam \mem~710 .lut_mask = 16'hE5E0;
defparam \mem~710 .sum_lutc_input = "datac";

dffeas \mem~501 (
	.clk(wire_pll7_clk_0),
	.d(out_data_32),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~501_q ),
	.prn(vcc));
defparam \mem~501 .is_wysiwyg = "true";
defparam \mem~501 .power_up = "low";

cycloneive_lcell_comb \mem~711 (
	.dataa(\mem~367_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~710_combout ),
	.datad(\mem~501_q ),
	.cin(gnd),
	.combout(\mem~711_combout ),
	.cout());
defparam \mem~711 .lut_mask = 16'hF838;
defparam \mem~711 .sum_lutc_input = "datac";

dffeas \mem~166 (
	.clk(wire_pll7_clk_0),
	.d(out_data_32),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~166_q ),
	.prn(vcc));
defparam \mem~166 .is_wysiwyg = "true";
defparam \mem~166 .power_up = "low";

dffeas \mem~99 (
	.clk(wire_pll7_clk_0),
	.d(out_data_32),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~99_q ),
	.prn(vcc));
defparam \mem~99 .is_wysiwyg = "true";
defparam \mem~99 .power_up = "low";

dffeas \mem~32 (
	.clk(wire_pll7_clk_0),
	.d(out_data_32),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~32_q ),
	.prn(vcc));
defparam \mem~32 .is_wysiwyg = "true";
defparam \mem~32 .power_up = "low";

cycloneive_lcell_comb \mem~712 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~99_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~32_q ),
	.cin(gnd),
	.combout(\mem~712_combout ),
	.cout());
defparam \mem~712 .lut_mask = 16'hE5E0;
defparam \mem~712 .sum_lutc_input = "datac";

dffeas \mem~233 (
	.clk(wire_pll7_clk_0),
	.d(out_data_32),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~233_q ),
	.prn(vcc));
defparam \mem~233 .is_wysiwyg = "true";
defparam \mem~233 .power_up = "low";

cycloneive_lcell_comb \mem~713 (
	.dataa(\mem~166_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~712_combout ),
	.datad(\mem~233_q ),
	.cin(gnd),
	.combout(\mem~713_combout ),
	.cout());
defparam \mem~713 .lut_mask = 16'hF838;
defparam \mem~713 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~714 (
	.dataa(\mem~711_combout ),
	.datab(\mem~713_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~714_combout ),
	.cout());
defparam \mem~714 .lut_mask = 16'hAACC;
defparam \mem~714 .sum_lutc_input = "datac";

dffeas \internal_out_payload[34] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~714_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[34]~q ),
	.prn(vcc));
defparam \internal_out_payload[34] .is_wysiwyg = "true";
defparam \internal_out_payload[34] .power_up = "low";

dffeas \mem~368 (
	.clk(wire_pll7_clk_0),
	.d(out_data_33),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~368_q ),
	.prn(vcc));
defparam \mem~368 .is_wysiwyg = "true";
defparam \mem~368 .power_up = "low";

dffeas \mem~435 (
	.clk(wire_pll7_clk_0),
	.d(out_data_33),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~435_q ),
	.prn(vcc));
defparam \mem~435 .is_wysiwyg = "true";
defparam \mem~435 .power_up = "low";

dffeas \mem~301 (
	.clk(wire_pll7_clk_0),
	.d(out_data_33),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~301_q ),
	.prn(vcc));
defparam \mem~301 .is_wysiwyg = "true";
defparam \mem~301 .power_up = "low";

cycloneive_lcell_comb \mem~715 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~435_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~301_q ),
	.cin(gnd),
	.combout(\mem~715_combout ),
	.cout());
defparam \mem~715 .lut_mask = 16'hE5E0;
defparam \mem~715 .sum_lutc_input = "datac";

dffeas \mem~502 (
	.clk(wire_pll7_clk_0),
	.d(out_data_33),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~502_q ),
	.prn(vcc));
defparam \mem~502 .is_wysiwyg = "true";
defparam \mem~502 .power_up = "low";

cycloneive_lcell_comb \mem~716 (
	.dataa(\mem~368_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~715_combout ),
	.datad(\mem~502_q ),
	.cin(gnd),
	.combout(\mem~716_combout ),
	.cout());
defparam \mem~716 .lut_mask = 16'hF838;
defparam \mem~716 .sum_lutc_input = "datac";

dffeas \mem~167 (
	.clk(wire_pll7_clk_0),
	.d(out_data_33),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~167_q ),
	.prn(vcc));
defparam \mem~167 .is_wysiwyg = "true";
defparam \mem~167 .power_up = "low";

dffeas \mem~100 (
	.clk(wire_pll7_clk_0),
	.d(out_data_33),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~100_q ),
	.prn(vcc));
defparam \mem~100 .is_wysiwyg = "true";
defparam \mem~100 .power_up = "low";

dffeas \mem~33 (
	.clk(wire_pll7_clk_0),
	.d(out_data_33),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~33_q ),
	.prn(vcc));
defparam \mem~33 .is_wysiwyg = "true";
defparam \mem~33 .power_up = "low";

cycloneive_lcell_comb \mem~717 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~100_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~33_q ),
	.cin(gnd),
	.combout(\mem~717_combout ),
	.cout());
defparam \mem~717 .lut_mask = 16'hE5E0;
defparam \mem~717 .sum_lutc_input = "datac";

dffeas \mem~234 (
	.clk(wire_pll7_clk_0),
	.d(out_data_33),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~234_q ),
	.prn(vcc));
defparam \mem~234 .is_wysiwyg = "true";
defparam \mem~234 .power_up = "low";

cycloneive_lcell_comb \mem~718 (
	.dataa(\mem~167_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~717_combout ),
	.datad(\mem~234_q ),
	.cin(gnd),
	.combout(\mem~718_combout ),
	.cout());
defparam \mem~718 .lut_mask = 16'hF838;
defparam \mem~718 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~719 (
	.dataa(\mem~716_combout ),
	.datab(\mem~718_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~719_combout ),
	.cout());
defparam \mem~719 .lut_mask = 16'hAACC;
defparam \mem~719 .sum_lutc_input = "datac";

dffeas \internal_out_payload[35] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~719_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[35]~q ),
	.prn(vcc));
defparam \internal_out_payload[35] .is_wysiwyg = "true";
defparam \internal_out_payload[35] .power_up = "low";

dffeas \mem~369 (
	.clk(wire_pll7_clk_0),
	.d(out_data_34),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~369_q ),
	.prn(vcc));
defparam \mem~369 .is_wysiwyg = "true";
defparam \mem~369 .power_up = "low";

dffeas \mem~436 (
	.clk(wire_pll7_clk_0),
	.d(out_data_34),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~436_q ),
	.prn(vcc));
defparam \mem~436 .is_wysiwyg = "true";
defparam \mem~436 .power_up = "low";

dffeas \mem~302 (
	.clk(wire_pll7_clk_0),
	.d(out_data_34),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~302_q ),
	.prn(vcc));
defparam \mem~302 .is_wysiwyg = "true";
defparam \mem~302 .power_up = "low";

cycloneive_lcell_comb \mem~720 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~436_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~302_q ),
	.cin(gnd),
	.combout(\mem~720_combout ),
	.cout());
defparam \mem~720 .lut_mask = 16'hE5E0;
defparam \mem~720 .sum_lutc_input = "datac";

dffeas \mem~503 (
	.clk(wire_pll7_clk_0),
	.d(out_data_34),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~503_q ),
	.prn(vcc));
defparam \mem~503 .is_wysiwyg = "true";
defparam \mem~503 .power_up = "low";

cycloneive_lcell_comb \mem~721 (
	.dataa(\mem~369_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~720_combout ),
	.datad(\mem~503_q ),
	.cin(gnd),
	.combout(\mem~721_combout ),
	.cout());
defparam \mem~721 .lut_mask = 16'hF838;
defparam \mem~721 .sum_lutc_input = "datac";

dffeas \mem~168 (
	.clk(wire_pll7_clk_0),
	.d(out_data_34),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~168_q ),
	.prn(vcc));
defparam \mem~168 .is_wysiwyg = "true";
defparam \mem~168 .power_up = "low";

dffeas \mem~101 (
	.clk(wire_pll7_clk_0),
	.d(out_data_34),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~101_q ),
	.prn(vcc));
defparam \mem~101 .is_wysiwyg = "true";
defparam \mem~101 .power_up = "low";

dffeas \mem~34 (
	.clk(wire_pll7_clk_0),
	.d(out_data_34),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~34_q ),
	.prn(vcc));
defparam \mem~34 .is_wysiwyg = "true";
defparam \mem~34 .power_up = "low";

cycloneive_lcell_comb \mem~722 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~101_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~34_q ),
	.cin(gnd),
	.combout(\mem~722_combout ),
	.cout());
defparam \mem~722 .lut_mask = 16'hE5E0;
defparam \mem~722 .sum_lutc_input = "datac";

dffeas \mem~235 (
	.clk(wire_pll7_clk_0),
	.d(out_data_34),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~235_q ),
	.prn(vcc));
defparam \mem~235 .is_wysiwyg = "true";
defparam \mem~235 .power_up = "low";

cycloneive_lcell_comb \mem~723 (
	.dataa(\mem~168_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~722_combout ),
	.datad(\mem~235_q ),
	.cin(gnd),
	.combout(\mem~723_combout ),
	.cout());
defparam \mem~723 .lut_mask = 16'hF838;
defparam \mem~723 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~724 (
	.dataa(\mem~721_combout ),
	.datab(\mem~723_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~724_combout ),
	.cout());
defparam \mem~724 .lut_mask = 16'hAACC;
defparam \mem~724 .sum_lutc_input = "datac";

dffeas \internal_out_payload[36] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~724_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[36]~q ),
	.prn(vcc));
defparam \internal_out_payload[36] .is_wysiwyg = "true";
defparam \internal_out_payload[36] .power_up = "low";

dffeas \mem~370 (
	.clk(wire_pll7_clk_0),
	.d(out_data_35),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~370_q ),
	.prn(vcc));
defparam \mem~370 .is_wysiwyg = "true";
defparam \mem~370 .power_up = "low";

dffeas \mem~437 (
	.clk(wire_pll7_clk_0),
	.d(out_data_35),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~437_q ),
	.prn(vcc));
defparam \mem~437 .is_wysiwyg = "true";
defparam \mem~437 .power_up = "low";

dffeas \mem~303 (
	.clk(wire_pll7_clk_0),
	.d(out_data_35),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~303_q ),
	.prn(vcc));
defparam \mem~303 .is_wysiwyg = "true";
defparam \mem~303 .power_up = "low";

cycloneive_lcell_comb \mem~725 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~437_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~303_q ),
	.cin(gnd),
	.combout(\mem~725_combout ),
	.cout());
defparam \mem~725 .lut_mask = 16'hE5E0;
defparam \mem~725 .sum_lutc_input = "datac";

dffeas \mem~504 (
	.clk(wire_pll7_clk_0),
	.d(out_data_35),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~504_q ),
	.prn(vcc));
defparam \mem~504 .is_wysiwyg = "true";
defparam \mem~504 .power_up = "low";

cycloneive_lcell_comb \mem~726 (
	.dataa(\mem~370_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~725_combout ),
	.datad(\mem~504_q ),
	.cin(gnd),
	.combout(\mem~726_combout ),
	.cout());
defparam \mem~726 .lut_mask = 16'hF838;
defparam \mem~726 .sum_lutc_input = "datac";

dffeas \mem~169 (
	.clk(wire_pll7_clk_0),
	.d(out_data_35),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~169_q ),
	.prn(vcc));
defparam \mem~169 .is_wysiwyg = "true";
defparam \mem~169 .power_up = "low";

dffeas \mem~102 (
	.clk(wire_pll7_clk_0),
	.d(out_data_35),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~102_q ),
	.prn(vcc));
defparam \mem~102 .is_wysiwyg = "true";
defparam \mem~102 .power_up = "low";

dffeas \mem~35 (
	.clk(wire_pll7_clk_0),
	.d(out_data_35),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~35_q ),
	.prn(vcc));
defparam \mem~35 .is_wysiwyg = "true";
defparam \mem~35 .power_up = "low";

cycloneive_lcell_comb \mem~727 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~102_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~35_q ),
	.cin(gnd),
	.combout(\mem~727_combout ),
	.cout());
defparam \mem~727 .lut_mask = 16'hE5E0;
defparam \mem~727 .sum_lutc_input = "datac";

dffeas \mem~236 (
	.clk(wire_pll7_clk_0),
	.d(out_data_35),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~236_q ),
	.prn(vcc));
defparam \mem~236 .is_wysiwyg = "true";
defparam \mem~236 .power_up = "low";

cycloneive_lcell_comb \mem~728 (
	.dataa(\mem~169_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~727_combout ),
	.datad(\mem~236_q ),
	.cin(gnd),
	.combout(\mem~728_combout ),
	.cout());
defparam \mem~728 .lut_mask = 16'hF838;
defparam \mem~728 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~729 (
	.dataa(\mem~726_combout ),
	.datab(\mem~728_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~729_combout ),
	.cout());
defparam \mem~729 .lut_mask = 16'hAACC;
defparam \mem~729 .sum_lutc_input = "datac";

dffeas \internal_out_payload[37] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~729_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[37]~q ),
	.prn(vcc));
defparam \internal_out_payload[37] .is_wysiwyg = "true";
defparam \internal_out_payload[37] .power_up = "low";

dffeas \mem~371 (
	.clk(wire_pll7_clk_0),
	.d(out_data_36),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~371_q ),
	.prn(vcc));
defparam \mem~371 .is_wysiwyg = "true";
defparam \mem~371 .power_up = "low";

dffeas \mem~438 (
	.clk(wire_pll7_clk_0),
	.d(out_data_36),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~438_q ),
	.prn(vcc));
defparam \mem~438 .is_wysiwyg = "true";
defparam \mem~438 .power_up = "low";

dffeas \mem~304 (
	.clk(wire_pll7_clk_0),
	.d(out_data_36),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~304_q ),
	.prn(vcc));
defparam \mem~304 .is_wysiwyg = "true";
defparam \mem~304 .power_up = "low";

cycloneive_lcell_comb \mem~730 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~438_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~304_q ),
	.cin(gnd),
	.combout(\mem~730_combout ),
	.cout());
defparam \mem~730 .lut_mask = 16'hE5E0;
defparam \mem~730 .sum_lutc_input = "datac";

dffeas \mem~505 (
	.clk(wire_pll7_clk_0),
	.d(out_data_36),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~505_q ),
	.prn(vcc));
defparam \mem~505 .is_wysiwyg = "true";
defparam \mem~505 .power_up = "low";

cycloneive_lcell_comb \mem~731 (
	.dataa(\mem~371_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~730_combout ),
	.datad(\mem~505_q ),
	.cin(gnd),
	.combout(\mem~731_combout ),
	.cout());
defparam \mem~731 .lut_mask = 16'hF838;
defparam \mem~731 .sum_lutc_input = "datac";

dffeas \mem~170 (
	.clk(wire_pll7_clk_0),
	.d(out_data_36),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~170_q ),
	.prn(vcc));
defparam \mem~170 .is_wysiwyg = "true";
defparam \mem~170 .power_up = "low";

dffeas \mem~103 (
	.clk(wire_pll7_clk_0),
	.d(out_data_36),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~103_q ),
	.prn(vcc));
defparam \mem~103 .is_wysiwyg = "true";
defparam \mem~103 .power_up = "low";

dffeas \mem~36 (
	.clk(wire_pll7_clk_0),
	.d(out_data_36),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~36_q ),
	.prn(vcc));
defparam \mem~36 .is_wysiwyg = "true";
defparam \mem~36 .power_up = "low";

cycloneive_lcell_comb \mem~732 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~103_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~36_q ),
	.cin(gnd),
	.combout(\mem~732_combout ),
	.cout());
defparam \mem~732 .lut_mask = 16'hE5E0;
defparam \mem~732 .sum_lutc_input = "datac";

dffeas \mem~237 (
	.clk(wire_pll7_clk_0),
	.d(out_data_36),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~237_q ),
	.prn(vcc));
defparam \mem~237 .is_wysiwyg = "true";
defparam \mem~237 .power_up = "low";

cycloneive_lcell_comb \mem~733 (
	.dataa(\mem~170_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~732_combout ),
	.datad(\mem~237_q ),
	.cin(gnd),
	.combout(\mem~733_combout ),
	.cout());
defparam \mem~733 .lut_mask = 16'hF838;
defparam \mem~733 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~734 (
	.dataa(\mem~731_combout ),
	.datab(\mem~733_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~734_combout ),
	.cout());
defparam \mem~734 .lut_mask = 16'hAACC;
defparam \mem~734 .sum_lutc_input = "datac";

dffeas \internal_out_payload[38] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~734_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[38]~q ),
	.prn(vcc));
defparam \internal_out_payload[38] .is_wysiwyg = "true";
defparam \internal_out_payload[38] .power_up = "low";

dffeas \mem~372 (
	.clk(wire_pll7_clk_0),
	.d(out_data_37),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~372_q ),
	.prn(vcc));
defparam \mem~372 .is_wysiwyg = "true";
defparam \mem~372 .power_up = "low";

dffeas \mem~439 (
	.clk(wire_pll7_clk_0),
	.d(out_data_37),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~439_q ),
	.prn(vcc));
defparam \mem~439 .is_wysiwyg = "true";
defparam \mem~439 .power_up = "low";

dffeas \mem~305 (
	.clk(wire_pll7_clk_0),
	.d(out_data_37),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~305_q ),
	.prn(vcc));
defparam \mem~305 .is_wysiwyg = "true";
defparam \mem~305 .power_up = "low";

cycloneive_lcell_comb \mem~735 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~439_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~305_q ),
	.cin(gnd),
	.combout(\mem~735_combout ),
	.cout());
defparam \mem~735 .lut_mask = 16'hE5E0;
defparam \mem~735 .sum_lutc_input = "datac";

dffeas \mem~506 (
	.clk(wire_pll7_clk_0),
	.d(out_data_37),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~506_q ),
	.prn(vcc));
defparam \mem~506 .is_wysiwyg = "true";
defparam \mem~506 .power_up = "low";

cycloneive_lcell_comb \mem~736 (
	.dataa(\mem~372_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~735_combout ),
	.datad(\mem~506_q ),
	.cin(gnd),
	.combout(\mem~736_combout ),
	.cout());
defparam \mem~736 .lut_mask = 16'hF838;
defparam \mem~736 .sum_lutc_input = "datac";

dffeas \mem~171 (
	.clk(wire_pll7_clk_0),
	.d(out_data_37),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~171_q ),
	.prn(vcc));
defparam \mem~171 .is_wysiwyg = "true";
defparam \mem~171 .power_up = "low";

dffeas \mem~104 (
	.clk(wire_pll7_clk_0),
	.d(out_data_37),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~104_q ),
	.prn(vcc));
defparam \mem~104 .is_wysiwyg = "true";
defparam \mem~104 .power_up = "low";

dffeas \mem~37 (
	.clk(wire_pll7_clk_0),
	.d(out_data_37),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~37_q ),
	.prn(vcc));
defparam \mem~37 .is_wysiwyg = "true";
defparam \mem~37 .power_up = "low";

cycloneive_lcell_comb \mem~737 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~104_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~37_q ),
	.cin(gnd),
	.combout(\mem~737_combout ),
	.cout());
defparam \mem~737 .lut_mask = 16'hE5E0;
defparam \mem~737 .sum_lutc_input = "datac";

dffeas \mem~238 (
	.clk(wire_pll7_clk_0),
	.d(out_data_37),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~238_q ),
	.prn(vcc));
defparam \mem~238 .is_wysiwyg = "true";
defparam \mem~238 .power_up = "low";

cycloneive_lcell_comb \mem~738 (
	.dataa(\mem~171_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~737_combout ),
	.datad(\mem~238_q ),
	.cin(gnd),
	.combout(\mem~738_combout ),
	.cout());
defparam \mem~738 .lut_mask = 16'hF838;
defparam \mem~738 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~739 (
	.dataa(\mem~736_combout ),
	.datab(\mem~738_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~739_combout ),
	.cout());
defparam \mem~739 .lut_mask = 16'hAACC;
defparam \mem~739 .sum_lutc_input = "datac";

dffeas \internal_out_payload[39] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~739_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[39]~q ),
	.prn(vcc));
defparam \internal_out_payload[39] .is_wysiwyg = "true";
defparam \internal_out_payload[39] .power_up = "low";

dffeas \mem~373 (
	.clk(wire_pll7_clk_0),
	.d(out_data_38),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~373_q ),
	.prn(vcc));
defparam \mem~373 .is_wysiwyg = "true";
defparam \mem~373 .power_up = "low";

dffeas \mem~440 (
	.clk(wire_pll7_clk_0),
	.d(out_data_38),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~440_q ),
	.prn(vcc));
defparam \mem~440 .is_wysiwyg = "true";
defparam \mem~440 .power_up = "low";

dffeas \mem~306 (
	.clk(wire_pll7_clk_0),
	.d(out_data_38),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~306_q ),
	.prn(vcc));
defparam \mem~306 .is_wysiwyg = "true";
defparam \mem~306 .power_up = "low";

cycloneive_lcell_comb \mem~740 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~440_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~306_q ),
	.cin(gnd),
	.combout(\mem~740_combout ),
	.cout());
defparam \mem~740 .lut_mask = 16'hE5E0;
defparam \mem~740 .sum_lutc_input = "datac";

dffeas \mem~507 (
	.clk(wire_pll7_clk_0),
	.d(out_data_38),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~507_q ),
	.prn(vcc));
defparam \mem~507 .is_wysiwyg = "true";
defparam \mem~507 .power_up = "low";

cycloneive_lcell_comb \mem~741 (
	.dataa(\mem~373_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~740_combout ),
	.datad(\mem~507_q ),
	.cin(gnd),
	.combout(\mem~741_combout ),
	.cout());
defparam \mem~741 .lut_mask = 16'hF838;
defparam \mem~741 .sum_lutc_input = "datac";

dffeas \mem~172 (
	.clk(wire_pll7_clk_0),
	.d(out_data_38),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~172_q ),
	.prn(vcc));
defparam \mem~172 .is_wysiwyg = "true";
defparam \mem~172 .power_up = "low";

dffeas \mem~105 (
	.clk(wire_pll7_clk_0),
	.d(out_data_38),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~105_q ),
	.prn(vcc));
defparam \mem~105 .is_wysiwyg = "true";
defparam \mem~105 .power_up = "low";

dffeas \mem~38 (
	.clk(wire_pll7_clk_0),
	.d(out_data_38),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~38_q ),
	.prn(vcc));
defparam \mem~38 .is_wysiwyg = "true";
defparam \mem~38 .power_up = "low";

cycloneive_lcell_comb \mem~742 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~105_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~38_q ),
	.cin(gnd),
	.combout(\mem~742_combout ),
	.cout());
defparam \mem~742 .lut_mask = 16'hE5E0;
defparam \mem~742 .sum_lutc_input = "datac";

dffeas \mem~239 (
	.clk(wire_pll7_clk_0),
	.d(out_data_38),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~239_q ),
	.prn(vcc));
defparam \mem~239 .is_wysiwyg = "true";
defparam \mem~239 .power_up = "low";

cycloneive_lcell_comb \mem~743 (
	.dataa(\mem~172_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~742_combout ),
	.datad(\mem~239_q ),
	.cin(gnd),
	.combout(\mem~743_combout ),
	.cout());
defparam \mem~743 .lut_mask = 16'hF838;
defparam \mem~743 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~744 (
	.dataa(\mem~741_combout ),
	.datab(\mem~743_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~744_combout ),
	.cout());
defparam \mem~744 .lut_mask = 16'hAACC;
defparam \mem~744 .sum_lutc_input = "datac";

dffeas \internal_out_payload[40] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~744_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[40]~q ),
	.prn(vcc));
defparam \internal_out_payload[40] .is_wysiwyg = "true";
defparam \internal_out_payload[40] .power_up = "low";

dffeas \mem~374 (
	.clk(wire_pll7_clk_0),
	.d(out_data_39),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~374_q ),
	.prn(vcc));
defparam \mem~374 .is_wysiwyg = "true";
defparam \mem~374 .power_up = "low";

dffeas \mem~441 (
	.clk(wire_pll7_clk_0),
	.d(out_data_39),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~441_q ),
	.prn(vcc));
defparam \mem~441 .is_wysiwyg = "true";
defparam \mem~441 .power_up = "low";

dffeas \mem~307 (
	.clk(wire_pll7_clk_0),
	.d(out_data_39),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~307_q ),
	.prn(vcc));
defparam \mem~307 .is_wysiwyg = "true";
defparam \mem~307 .power_up = "low";

cycloneive_lcell_comb \mem~745 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~441_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~307_q ),
	.cin(gnd),
	.combout(\mem~745_combout ),
	.cout());
defparam \mem~745 .lut_mask = 16'hE5E0;
defparam \mem~745 .sum_lutc_input = "datac";

dffeas \mem~508 (
	.clk(wire_pll7_clk_0),
	.d(out_data_39),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~508_q ),
	.prn(vcc));
defparam \mem~508 .is_wysiwyg = "true";
defparam \mem~508 .power_up = "low";

cycloneive_lcell_comb \mem~746 (
	.dataa(\mem~374_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~745_combout ),
	.datad(\mem~508_q ),
	.cin(gnd),
	.combout(\mem~746_combout ),
	.cout());
defparam \mem~746 .lut_mask = 16'hF838;
defparam \mem~746 .sum_lutc_input = "datac";

dffeas \mem~173 (
	.clk(wire_pll7_clk_0),
	.d(out_data_39),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~173_q ),
	.prn(vcc));
defparam \mem~173 .is_wysiwyg = "true";
defparam \mem~173 .power_up = "low";

dffeas \mem~106 (
	.clk(wire_pll7_clk_0),
	.d(out_data_39),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~106_q ),
	.prn(vcc));
defparam \mem~106 .is_wysiwyg = "true";
defparam \mem~106 .power_up = "low";

dffeas \mem~39 (
	.clk(wire_pll7_clk_0),
	.d(out_data_39),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~39_q ),
	.prn(vcc));
defparam \mem~39 .is_wysiwyg = "true";
defparam \mem~39 .power_up = "low";

cycloneive_lcell_comb \mem~747 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~106_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~39_q ),
	.cin(gnd),
	.combout(\mem~747_combout ),
	.cout());
defparam \mem~747 .lut_mask = 16'hE5E0;
defparam \mem~747 .sum_lutc_input = "datac";

dffeas \mem~240 (
	.clk(wire_pll7_clk_0),
	.d(out_data_39),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~240_q ),
	.prn(vcc));
defparam \mem~240 .is_wysiwyg = "true";
defparam \mem~240 .power_up = "low";

cycloneive_lcell_comb \mem~748 (
	.dataa(\mem~173_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~747_combout ),
	.datad(\mem~240_q ),
	.cin(gnd),
	.combout(\mem~748_combout ),
	.cout());
defparam \mem~748 .lut_mask = 16'hF838;
defparam \mem~748 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~749 (
	.dataa(\mem~746_combout ),
	.datab(\mem~748_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~749_combout ),
	.cout());
defparam \mem~749 .lut_mask = 16'hAACC;
defparam \mem~749 .sum_lutc_input = "datac";

dffeas \internal_out_payload[41] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~749_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[41]~q ),
	.prn(vcc));
defparam \internal_out_payload[41] .is_wysiwyg = "true";
defparam \internal_out_payload[41] .power_up = "low";

dffeas \mem~375 (
	.clk(wire_pll7_clk_0),
	.d(out_data_40),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~375_q ),
	.prn(vcc));
defparam \mem~375 .is_wysiwyg = "true";
defparam \mem~375 .power_up = "low";

dffeas \mem~442 (
	.clk(wire_pll7_clk_0),
	.d(out_data_40),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~442_q ),
	.prn(vcc));
defparam \mem~442 .is_wysiwyg = "true";
defparam \mem~442 .power_up = "low";

dffeas \mem~308 (
	.clk(wire_pll7_clk_0),
	.d(out_data_40),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~308_q ),
	.prn(vcc));
defparam \mem~308 .is_wysiwyg = "true";
defparam \mem~308 .power_up = "low";

cycloneive_lcell_comb \mem~750 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~442_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~308_q ),
	.cin(gnd),
	.combout(\mem~750_combout ),
	.cout());
defparam \mem~750 .lut_mask = 16'hE5E0;
defparam \mem~750 .sum_lutc_input = "datac";

dffeas \mem~509 (
	.clk(wire_pll7_clk_0),
	.d(out_data_40),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~509_q ),
	.prn(vcc));
defparam \mem~509 .is_wysiwyg = "true";
defparam \mem~509 .power_up = "low";

cycloneive_lcell_comb \mem~751 (
	.dataa(\mem~375_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~750_combout ),
	.datad(\mem~509_q ),
	.cin(gnd),
	.combout(\mem~751_combout ),
	.cout());
defparam \mem~751 .lut_mask = 16'hF838;
defparam \mem~751 .sum_lutc_input = "datac";

dffeas \mem~174 (
	.clk(wire_pll7_clk_0),
	.d(out_data_40),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~174_q ),
	.prn(vcc));
defparam \mem~174 .is_wysiwyg = "true";
defparam \mem~174 .power_up = "low";

dffeas \mem~107 (
	.clk(wire_pll7_clk_0),
	.d(out_data_40),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~107_q ),
	.prn(vcc));
defparam \mem~107 .is_wysiwyg = "true";
defparam \mem~107 .power_up = "low";

dffeas \mem~40 (
	.clk(wire_pll7_clk_0),
	.d(out_data_40),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~40_q ),
	.prn(vcc));
defparam \mem~40 .is_wysiwyg = "true";
defparam \mem~40 .power_up = "low";

cycloneive_lcell_comb \mem~752 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~107_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~40_q ),
	.cin(gnd),
	.combout(\mem~752_combout ),
	.cout());
defparam \mem~752 .lut_mask = 16'hE5E0;
defparam \mem~752 .sum_lutc_input = "datac";

dffeas \mem~241 (
	.clk(wire_pll7_clk_0),
	.d(out_data_40),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~241_q ),
	.prn(vcc));
defparam \mem~241 .is_wysiwyg = "true";
defparam \mem~241 .power_up = "low";

cycloneive_lcell_comb \mem~753 (
	.dataa(\mem~174_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~752_combout ),
	.datad(\mem~241_q ),
	.cin(gnd),
	.combout(\mem~753_combout ),
	.cout());
defparam \mem~753 .lut_mask = 16'hF838;
defparam \mem~753 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~754 (
	.dataa(\mem~751_combout ),
	.datab(\mem~753_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~754_combout ),
	.cout());
defparam \mem~754 .lut_mask = 16'hAACC;
defparam \mem~754 .sum_lutc_input = "datac";

dffeas \internal_out_payload[42] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~754_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[42]~q ),
	.prn(vcc));
defparam \internal_out_payload[42] .is_wysiwyg = "true";
defparam \internal_out_payload[42] .power_up = "low";

dffeas \mem~376 (
	.clk(wire_pll7_clk_0),
	.d(out_data_41),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~376_q ),
	.prn(vcc));
defparam \mem~376 .is_wysiwyg = "true";
defparam \mem~376 .power_up = "low";

dffeas \mem~443 (
	.clk(wire_pll7_clk_0),
	.d(out_data_41),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~443_q ),
	.prn(vcc));
defparam \mem~443 .is_wysiwyg = "true";
defparam \mem~443 .power_up = "low";

dffeas \mem~309 (
	.clk(wire_pll7_clk_0),
	.d(out_data_41),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~309_q ),
	.prn(vcc));
defparam \mem~309 .is_wysiwyg = "true";
defparam \mem~309 .power_up = "low";

cycloneive_lcell_comb \mem~755 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~443_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~309_q ),
	.cin(gnd),
	.combout(\mem~755_combout ),
	.cout());
defparam \mem~755 .lut_mask = 16'hE5E0;
defparam \mem~755 .sum_lutc_input = "datac";

dffeas \mem~510 (
	.clk(wire_pll7_clk_0),
	.d(out_data_41),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~510_q ),
	.prn(vcc));
defparam \mem~510 .is_wysiwyg = "true";
defparam \mem~510 .power_up = "low";

cycloneive_lcell_comb \mem~756 (
	.dataa(\mem~376_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~755_combout ),
	.datad(\mem~510_q ),
	.cin(gnd),
	.combout(\mem~756_combout ),
	.cout());
defparam \mem~756 .lut_mask = 16'hF838;
defparam \mem~756 .sum_lutc_input = "datac";

dffeas \mem~175 (
	.clk(wire_pll7_clk_0),
	.d(out_data_41),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~175_q ),
	.prn(vcc));
defparam \mem~175 .is_wysiwyg = "true";
defparam \mem~175 .power_up = "low";

dffeas \mem~108 (
	.clk(wire_pll7_clk_0),
	.d(out_data_41),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~108_q ),
	.prn(vcc));
defparam \mem~108 .is_wysiwyg = "true";
defparam \mem~108 .power_up = "low";

dffeas \mem~41 (
	.clk(wire_pll7_clk_0),
	.d(out_data_41),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~41_q ),
	.prn(vcc));
defparam \mem~41 .is_wysiwyg = "true";
defparam \mem~41 .power_up = "low";

cycloneive_lcell_comb \mem~757 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~108_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~41_q ),
	.cin(gnd),
	.combout(\mem~757_combout ),
	.cout());
defparam \mem~757 .lut_mask = 16'hE5E0;
defparam \mem~757 .sum_lutc_input = "datac";

dffeas \mem~242 (
	.clk(wire_pll7_clk_0),
	.d(out_data_41),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~242_q ),
	.prn(vcc));
defparam \mem~242 .is_wysiwyg = "true";
defparam \mem~242 .power_up = "low";

cycloneive_lcell_comb \mem~758 (
	.dataa(\mem~175_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~757_combout ),
	.datad(\mem~242_q ),
	.cin(gnd),
	.combout(\mem~758_combout ),
	.cout());
defparam \mem~758 .lut_mask = 16'hF838;
defparam \mem~758 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~759 (
	.dataa(\mem~756_combout ),
	.datab(\mem~758_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~759_combout ),
	.cout());
defparam \mem~759 .lut_mask = 16'hAACC;
defparam \mem~759 .sum_lutc_input = "datac";

dffeas \internal_out_payload[43] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~759_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[43]~q ),
	.prn(vcc));
defparam \internal_out_payload[43] .is_wysiwyg = "true";
defparam \internal_out_payload[43] .power_up = "low";

dffeas \mem~377 (
	.clk(wire_pll7_clk_0),
	.d(out_data_42),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~377_q ),
	.prn(vcc));
defparam \mem~377 .is_wysiwyg = "true";
defparam \mem~377 .power_up = "low";

dffeas \mem~444 (
	.clk(wire_pll7_clk_0),
	.d(out_data_42),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~444_q ),
	.prn(vcc));
defparam \mem~444 .is_wysiwyg = "true";
defparam \mem~444 .power_up = "low";

dffeas \mem~310 (
	.clk(wire_pll7_clk_0),
	.d(out_data_42),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~310_q ),
	.prn(vcc));
defparam \mem~310 .is_wysiwyg = "true";
defparam \mem~310 .power_up = "low";

cycloneive_lcell_comb \mem~760 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~444_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~310_q ),
	.cin(gnd),
	.combout(\mem~760_combout ),
	.cout());
defparam \mem~760 .lut_mask = 16'hE5E0;
defparam \mem~760 .sum_lutc_input = "datac";

dffeas \mem~511 (
	.clk(wire_pll7_clk_0),
	.d(out_data_42),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~511_q ),
	.prn(vcc));
defparam \mem~511 .is_wysiwyg = "true";
defparam \mem~511 .power_up = "low";

cycloneive_lcell_comb \mem~761 (
	.dataa(\mem~377_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~760_combout ),
	.datad(\mem~511_q ),
	.cin(gnd),
	.combout(\mem~761_combout ),
	.cout());
defparam \mem~761 .lut_mask = 16'hF838;
defparam \mem~761 .sum_lutc_input = "datac";

dffeas \mem~176 (
	.clk(wire_pll7_clk_0),
	.d(out_data_42),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~176_q ),
	.prn(vcc));
defparam \mem~176 .is_wysiwyg = "true";
defparam \mem~176 .power_up = "low";

dffeas \mem~109 (
	.clk(wire_pll7_clk_0),
	.d(out_data_42),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~109_q ),
	.prn(vcc));
defparam \mem~109 .is_wysiwyg = "true";
defparam \mem~109 .power_up = "low";

dffeas \mem~42 (
	.clk(wire_pll7_clk_0),
	.d(out_data_42),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~42_q ),
	.prn(vcc));
defparam \mem~42 .is_wysiwyg = "true";
defparam \mem~42 .power_up = "low";

cycloneive_lcell_comb \mem~762 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~109_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~42_q ),
	.cin(gnd),
	.combout(\mem~762_combout ),
	.cout());
defparam \mem~762 .lut_mask = 16'hE5E0;
defparam \mem~762 .sum_lutc_input = "datac";

dffeas \mem~243 (
	.clk(wire_pll7_clk_0),
	.d(out_data_42),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~243_q ),
	.prn(vcc));
defparam \mem~243 .is_wysiwyg = "true";
defparam \mem~243 .power_up = "low";

cycloneive_lcell_comb \mem~763 (
	.dataa(\mem~176_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~762_combout ),
	.datad(\mem~243_q ),
	.cin(gnd),
	.combout(\mem~763_combout ),
	.cout());
defparam \mem~763 .lut_mask = 16'hF838;
defparam \mem~763 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~764 (
	.dataa(\mem~761_combout ),
	.datab(\mem~763_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~764_combout ),
	.cout());
defparam \mem~764 .lut_mask = 16'hAACC;
defparam \mem~764 .sum_lutc_input = "datac";

dffeas \internal_out_payload[44] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~764_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[44]~q ),
	.prn(vcc));
defparam \internal_out_payload[44] .is_wysiwyg = "true";
defparam \internal_out_payload[44] .power_up = "low";

dffeas \mem~378 (
	.clk(wire_pll7_clk_0),
	.d(out_data_43),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~378_q ),
	.prn(vcc));
defparam \mem~378 .is_wysiwyg = "true";
defparam \mem~378 .power_up = "low";

dffeas \mem~445 (
	.clk(wire_pll7_clk_0),
	.d(out_data_43),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~445_q ),
	.prn(vcc));
defparam \mem~445 .is_wysiwyg = "true";
defparam \mem~445 .power_up = "low";

dffeas \mem~311 (
	.clk(wire_pll7_clk_0),
	.d(out_data_43),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~311_q ),
	.prn(vcc));
defparam \mem~311 .is_wysiwyg = "true";
defparam \mem~311 .power_up = "low";

cycloneive_lcell_comb \mem~765 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~445_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~311_q ),
	.cin(gnd),
	.combout(\mem~765_combout ),
	.cout());
defparam \mem~765 .lut_mask = 16'hE5E0;
defparam \mem~765 .sum_lutc_input = "datac";

dffeas \mem~512 (
	.clk(wire_pll7_clk_0),
	.d(out_data_43),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~512_q ),
	.prn(vcc));
defparam \mem~512 .is_wysiwyg = "true";
defparam \mem~512 .power_up = "low";

cycloneive_lcell_comb \mem~766 (
	.dataa(\mem~378_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~765_combout ),
	.datad(\mem~512_q ),
	.cin(gnd),
	.combout(\mem~766_combout ),
	.cout());
defparam \mem~766 .lut_mask = 16'hF838;
defparam \mem~766 .sum_lutc_input = "datac";

dffeas \mem~177 (
	.clk(wire_pll7_clk_0),
	.d(out_data_43),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~177_q ),
	.prn(vcc));
defparam \mem~177 .is_wysiwyg = "true";
defparam \mem~177 .power_up = "low";

dffeas \mem~110 (
	.clk(wire_pll7_clk_0),
	.d(out_data_43),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~110_q ),
	.prn(vcc));
defparam \mem~110 .is_wysiwyg = "true";
defparam \mem~110 .power_up = "low";

dffeas \mem~43 (
	.clk(wire_pll7_clk_0),
	.d(out_data_43),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~43_q ),
	.prn(vcc));
defparam \mem~43 .is_wysiwyg = "true";
defparam \mem~43 .power_up = "low";

cycloneive_lcell_comb \mem~767 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~110_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~43_q ),
	.cin(gnd),
	.combout(\mem~767_combout ),
	.cout());
defparam \mem~767 .lut_mask = 16'hE5E0;
defparam \mem~767 .sum_lutc_input = "datac";

dffeas \mem~244 (
	.clk(wire_pll7_clk_0),
	.d(out_data_43),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~244_q ),
	.prn(vcc));
defparam \mem~244 .is_wysiwyg = "true";
defparam \mem~244 .power_up = "low";

cycloneive_lcell_comb \mem~768 (
	.dataa(\mem~177_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~767_combout ),
	.datad(\mem~244_q ),
	.cin(gnd),
	.combout(\mem~768_combout ),
	.cout());
defparam \mem~768 .lut_mask = 16'hF838;
defparam \mem~768 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~769 (
	.dataa(\mem~766_combout ),
	.datab(\mem~768_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~769_combout ),
	.cout());
defparam \mem~769 .lut_mask = 16'hAACC;
defparam \mem~769 .sum_lutc_input = "datac";

dffeas \internal_out_payload[45] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~769_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[45]~q ),
	.prn(vcc));
defparam \internal_out_payload[45] .is_wysiwyg = "true";
defparam \internal_out_payload[45] .power_up = "low";

dffeas \mem~379 (
	.clk(wire_pll7_clk_0),
	.d(out_data_44),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~379_q ),
	.prn(vcc));
defparam \mem~379 .is_wysiwyg = "true";
defparam \mem~379 .power_up = "low";

dffeas \mem~446 (
	.clk(wire_pll7_clk_0),
	.d(out_data_44),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~446_q ),
	.prn(vcc));
defparam \mem~446 .is_wysiwyg = "true";
defparam \mem~446 .power_up = "low";

dffeas \mem~312 (
	.clk(wire_pll7_clk_0),
	.d(out_data_44),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~312_q ),
	.prn(vcc));
defparam \mem~312 .is_wysiwyg = "true";
defparam \mem~312 .power_up = "low";

cycloneive_lcell_comb \mem~770 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~446_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~312_q ),
	.cin(gnd),
	.combout(\mem~770_combout ),
	.cout());
defparam \mem~770 .lut_mask = 16'hE5E0;
defparam \mem~770 .sum_lutc_input = "datac";

dffeas \mem~513 (
	.clk(wire_pll7_clk_0),
	.d(out_data_44),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~513_q ),
	.prn(vcc));
defparam \mem~513 .is_wysiwyg = "true";
defparam \mem~513 .power_up = "low";

cycloneive_lcell_comb \mem~771 (
	.dataa(\mem~379_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~770_combout ),
	.datad(\mem~513_q ),
	.cin(gnd),
	.combout(\mem~771_combout ),
	.cout());
defparam \mem~771 .lut_mask = 16'hF838;
defparam \mem~771 .sum_lutc_input = "datac";

dffeas \mem~178 (
	.clk(wire_pll7_clk_0),
	.d(out_data_44),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~178_q ),
	.prn(vcc));
defparam \mem~178 .is_wysiwyg = "true";
defparam \mem~178 .power_up = "low";

dffeas \mem~111 (
	.clk(wire_pll7_clk_0),
	.d(out_data_44),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~111_q ),
	.prn(vcc));
defparam \mem~111 .is_wysiwyg = "true";
defparam \mem~111 .power_up = "low";

dffeas \mem~44 (
	.clk(wire_pll7_clk_0),
	.d(out_data_44),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~44_q ),
	.prn(vcc));
defparam \mem~44 .is_wysiwyg = "true";
defparam \mem~44 .power_up = "low";

cycloneive_lcell_comb \mem~772 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~111_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~44_q ),
	.cin(gnd),
	.combout(\mem~772_combout ),
	.cout());
defparam \mem~772 .lut_mask = 16'hE5E0;
defparam \mem~772 .sum_lutc_input = "datac";

dffeas \mem~245 (
	.clk(wire_pll7_clk_0),
	.d(out_data_44),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~245_q ),
	.prn(vcc));
defparam \mem~245 .is_wysiwyg = "true";
defparam \mem~245 .power_up = "low";

cycloneive_lcell_comb \mem~773 (
	.dataa(\mem~178_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~772_combout ),
	.datad(\mem~245_q ),
	.cin(gnd),
	.combout(\mem~773_combout ),
	.cout());
defparam \mem~773 .lut_mask = 16'hF838;
defparam \mem~773 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~774 (
	.dataa(\mem~771_combout ),
	.datab(\mem~773_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~774_combout ),
	.cout());
defparam \mem~774 .lut_mask = 16'hAACC;
defparam \mem~774 .sum_lutc_input = "datac";

dffeas \internal_out_payload[46] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~774_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[46]~q ),
	.prn(vcc));
defparam \internal_out_payload[46] .is_wysiwyg = "true";
defparam \internal_out_payload[46] .power_up = "low";

dffeas \mem~380 (
	.clk(wire_pll7_clk_0),
	.d(out_data_45),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~380_q ),
	.prn(vcc));
defparam \mem~380 .is_wysiwyg = "true";
defparam \mem~380 .power_up = "low";

dffeas \mem~447 (
	.clk(wire_pll7_clk_0),
	.d(out_data_45),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~447_q ),
	.prn(vcc));
defparam \mem~447 .is_wysiwyg = "true";
defparam \mem~447 .power_up = "low";

dffeas \mem~313 (
	.clk(wire_pll7_clk_0),
	.d(out_data_45),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~313_q ),
	.prn(vcc));
defparam \mem~313 .is_wysiwyg = "true";
defparam \mem~313 .power_up = "low";

cycloneive_lcell_comb \mem~775 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~447_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~313_q ),
	.cin(gnd),
	.combout(\mem~775_combout ),
	.cout());
defparam \mem~775 .lut_mask = 16'hE5E0;
defparam \mem~775 .sum_lutc_input = "datac";

dffeas \mem~514 (
	.clk(wire_pll7_clk_0),
	.d(out_data_45),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~514_q ),
	.prn(vcc));
defparam \mem~514 .is_wysiwyg = "true";
defparam \mem~514 .power_up = "low";

cycloneive_lcell_comb \mem~776 (
	.dataa(\mem~380_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~775_combout ),
	.datad(\mem~514_q ),
	.cin(gnd),
	.combout(\mem~776_combout ),
	.cout());
defparam \mem~776 .lut_mask = 16'hF838;
defparam \mem~776 .sum_lutc_input = "datac";

dffeas \mem~179 (
	.clk(wire_pll7_clk_0),
	.d(out_data_45),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~179_q ),
	.prn(vcc));
defparam \mem~179 .is_wysiwyg = "true";
defparam \mem~179 .power_up = "low";

dffeas \mem~112 (
	.clk(wire_pll7_clk_0),
	.d(out_data_45),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~112_q ),
	.prn(vcc));
defparam \mem~112 .is_wysiwyg = "true";
defparam \mem~112 .power_up = "low";

dffeas \mem~45 (
	.clk(wire_pll7_clk_0),
	.d(out_data_45),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~45_q ),
	.prn(vcc));
defparam \mem~45 .is_wysiwyg = "true";
defparam \mem~45 .power_up = "low";

cycloneive_lcell_comb \mem~777 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~112_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~45_q ),
	.cin(gnd),
	.combout(\mem~777_combout ),
	.cout());
defparam \mem~777 .lut_mask = 16'hE5E0;
defparam \mem~777 .sum_lutc_input = "datac";

dffeas \mem~246 (
	.clk(wire_pll7_clk_0),
	.d(out_data_45),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~246_q ),
	.prn(vcc));
defparam \mem~246 .is_wysiwyg = "true";
defparam \mem~246 .power_up = "low";

cycloneive_lcell_comb \mem~778 (
	.dataa(\mem~179_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~777_combout ),
	.datad(\mem~246_q ),
	.cin(gnd),
	.combout(\mem~778_combout ),
	.cout());
defparam \mem~778 .lut_mask = 16'hF838;
defparam \mem~778 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~779 (
	.dataa(\mem~776_combout ),
	.datab(\mem~778_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~779_combout ),
	.cout());
defparam \mem~779 .lut_mask = 16'hAACC;
defparam \mem~779 .sum_lutc_input = "datac";

dffeas \internal_out_payload[47] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~779_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[47]~q ),
	.prn(vcc));
defparam \internal_out_payload[47] .is_wysiwyg = "true";
defparam \internal_out_payload[47] .power_up = "low";

dffeas \mem~381 (
	.clk(wire_pll7_clk_0),
	.d(out_data_46),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~381_q ),
	.prn(vcc));
defparam \mem~381 .is_wysiwyg = "true";
defparam \mem~381 .power_up = "low";

dffeas \mem~448 (
	.clk(wire_pll7_clk_0),
	.d(out_data_46),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~448_q ),
	.prn(vcc));
defparam \mem~448 .is_wysiwyg = "true";
defparam \mem~448 .power_up = "low";

dffeas \mem~314 (
	.clk(wire_pll7_clk_0),
	.d(out_data_46),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~314_q ),
	.prn(vcc));
defparam \mem~314 .is_wysiwyg = "true";
defparam \mem~314 .power_up = "low";

cycloneive_lcell_comb \mem~780 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~448_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~314_q ),
	.cin(gnd),
	.combout(\mem~780_combout ),
	.cout());
defparam \mem~780 .lut_mask = 16'hE5E0;
defparam \mem~780 .sum_lutc_input = "datac";

dffeas \mem~515 (
	.clk(wire_pll7_clk_0),
	.d(out_data_46),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~515_q ),
	.prn(vcc));
defparam \mem~515 .is_wysiwyg = "true";
defparam \mem~515 .power_up = "low";

cycloneive_lcell_comb \mem~781 (
	.dataa(\mem~381_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~780_combout ),
	.datad(\mem~515_q ),
	.cin(gnd),
	.combout(\mem~781_combout ),
	.cout());
defparam \mem~781 .lut_mask = 16'hF838;
defparam \mem~781 .sum_lutc_input = "datac";

dffeas \mem~180 (
	.clk(wire_pll7_clk_0),
	.d(out_data_46),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~180_q ),
	.prn(vcc));
defparam \mem~180 .is_wysiwyg = "true";
defparam \mem~180 .power_up = "low";

dffeas \mem~113 (
	.clk(wire_pll7_clk_0),
	.d(out_data_46),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~113_q ),
	.prn(vcc));
defparam \mem~113 .is_wysiwyg = "true";
defparam \mem~113 .power_up = "low";

dffeas \mem~46 (
	.clk(wire_pll7_clk_0),
	.d(out_data_46),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~46_q ),
	.prn(vcc));
defparam \mem~46 .is_wysiwyg = "true";
defparam \mem~46 .power_up = "low";

cycloneive_lcell_comb \mem~782 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~113_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~46_q ),
	.cin(gnd),
	.combout(\mem~782_combout ),
	.cout());
defparam \mem~782 .lut_mask = 16'hE5E0;
defparam \mem~782 .sum_lutc_input = "datac";

dffeas \mem~247 (
	.clk(wire_pll7_clk_0),
	.d(out_data_46),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~247_q ),
	.prn(vcc));
defparam \mem~247 .is_wysiwyg = "true";
defparam \mem~247 .power_up = "low";

cycloneive_lcell_comb \mem~783 (
	.dataa(\mem~180_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~782_combout ),
	.datad(\mem~247_q ),
	.cin(gnd),
	.combout(\mem~783_combout ),
	.cout());
defparam \mem~783 .lut_mask = 16'hF838;
defparam \mem~783 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~784 (
	.dataa(\mem~781_combout ),
	.datab(\mem~783_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~784_combout ),
	.cout());
defparam \mem~784 .lut_mask = 16'hAACC;
defparam \mem~784 .sum_lutc_input = "datac";

dffeas \internal_out_payload[48] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~784_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[48]~q ),
	.prn(vcc));
defparam \internal_out_payload[48] .is_wysiwyg = "true";
defparam \internal_out_payload[48] .power_up = "low";

dffeas \mem~382 (
	.clk(wire_pll7_clk_0),
	.d(out_data_47),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~382_q ),
	.prn(vcc));
defparam \mem~382 .is_wysiwyg = "true";
defparam \mem~382 .power_up = "low";

dffeas \mem~449 (
	.clk(wire_pll7_clk_0),
	.d(out_data_47),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~449_q ),
	.prn(vcc));
defparam \mem~449 .is_wysiwyg = "true";
defparam \mem~449 .power_up = "low";

dffeas \mem~315 (
	.clk(wire_pll7_clk_0),
	.d(out_data_47),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~315_q ),
	.prn(vcc));
defparam \mem~315 .is_wysiwyg = "true";
defparam \mem~315 .power_up = "low";

cycloneive_lcell_comb \mem~785 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~449_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~315_q ),
	.cin(gnd),
	.combout(\mem~785_combout ),
	.cout());
defparam \mem~785 .lut_mask = 16'hE5E0;
defparam \mem~785 .sum_lutc_input = "datac";

dffeas \mem~516 (
	.clk(wire_pll7_clk_0),
	.d(out_data_47),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~516_q ),
	.prn(vcc));
defparam \mem~516 .is_wysiwyg = "true";
defparam \mem~516 .power_up = "low";

cycloneive_lcell_comb \mem~786 (
	.dataa(\mem~382_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~785_combout ),
	.datad(\mem~516_q ),
	.cin(gnd),
	.combout(\mem~786_combout ),
	.cout());
defparam \mem~786 .lut_mask = 16'hF838;
defparam \mem~786 .sum_lutc_input = "datac";

dffeas \mem~181 (
	.clk(wire_pll7_clk_0),
	.d(out_data_47),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~181_q ),
	.prn(vcc));
defparam \mem~181 .is_wysiwyg = "true";
defparam \mem~181 .power_up = "low";

dffeas \mem~114 (
	.clk(wire_pll7_clk_0),
	.d(out_data_47),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~114_q ),
	.prn(vcc));
defparam \mem~114 .is_wysiwyg = "true";
defparam \mem~114 .power_up = "low";

dffeas \mem~47 (
	.clk(wire_pll7_clk_0),
	.d(out_data_47),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~47_q ),
	.prn(vcc));
defparam \mem~47 .is_wysiwyg = "true";
defparam \mem~47 .power_up = "low";

cycloneive_lcell_comb \mem~787 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~114_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~47_q ),
	.cin(gnd),
	.combout(\mem~787_combout ),
	.cout());
defparam \mem~787 .lut_mask = 16'hE5E0;
defparam \mem~787 .sum_lutc_input = "datac";

dffeas \mem~248 (
	.clk(wire_pll7_clk_0),
	.d(out_data_47),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~248_q ),
	.prn(vcc));
defparam \mem~248 .is_wysiwyg = "true";
defparam \mem~248 .power_up = "low";

cycloneive_lcell_comb \mem~788 (
	.dataa(\mem~181_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~787_combout ),
	.datad(\mem~248_q ),
	.cin(gnd),
	.combout(\mem~788_combout ),
	.cout());
defparam \mem~788 .lut_mask = 16'hF838;
defparam \mem~788 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~789 (
	.dataa(\mem~786_combout ),
	.datab(\mem~788_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~789_combout ),
	.cout());
defparam \mem~789 .lut_mask = 16'hAACC;
defparam \mem~789 .sum_lutc_input = "datac";

dffeas \internal_out_payload[49] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~789_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[49]~q ),
	.prn(vcc));
defparam \internal_out_payload[49] .is_wysiwyg = "true";
defparam \internal_out_payload[49] .power_up = "low";

dffeas \mem~383 (
	.clk(wire_pll7_clk_0),
	.d(out_data_48),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~383_q ),
	.prn(vcc));
defparam \mem~383 .is_wysiwyg = "true";
defparam \mem~383 .power_up = "low";

dffeas \mem~450 (
	.clk(wire_pll7_clk_0),
	.d(out_data_48),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~450_q ),
	.prn(vcc));
defparam \mem~450 .is_wysiwyg = "true";
defparam \mem~450 .power_up = "low";

dffeas \mem~316 (
	.clk(wire_pll7_clk_0),
	.d(out_data_48),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~316_q ),
	.prn(vcc));
defparam \mem~316 .is_wysiwyg = "true";
defparam \mem~316 .power_up = "low";

cycloneive_lcell_comb \mem~790 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~450_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~316_q ),
	.cin(gnd),
	.combout(\mem~790_combout ),
	.cout());
defparam \mem~790 .lut_mask = 16'hE5E0;
defparam \mem~790 .sum_lutc_input = "datac";

dffeas \mem~517 (
	.clk(wire_pll7_clk_0),
	.d(out_data_48),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~517_q ),
	.prn(vcc));
defparam \mem~517 .is_wysiwyg = "true";
defparam \mem~517 .power_up = "low";

cycloneive_lcell_comb \mem~791 (
	.dataa(\mem~383_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~790_combout ),
	.datad(\mem~517_q ),
	.cin(gnd),
	.combout(\mem~791_combout ),
	.cout());
defparam \mem~791 .lut_mask = 16'hF838;
defparam \mem~791 .sum_lutc_input = "datac";

dffeas \mem~182 (
	.clk(wire_pll7_clk_0),
	.d(out_data_48),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~182_q ),
	.prn(vcc));
defparam \mem~182 .is_wysiwyg = "true";
defparam \mem~182 .power_up = "low";

dffeas \mem~115 (
	.clk(wire_pll7_clk_0),
	.d(out_data_48),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~115_q ),
	.prn(vcc));
defparam \mem~115 .is_wysiwyg = "true";
defparam \mem~115 .power_up = "low";

dffeas \mem~48 (
	.clk(wire_pll7_clk_0),
	.d(out_data_48),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~48_q ),
	.prn(vcc));
defparam \mem~48 .is_wysiwyg = "true";
defparam \mem~48 .power_up = "low";

cycloneive_lcell_comb \mem~792 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~115_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~48_q ),
	.cin(gnd),
	.combout(\mem~792_combout ),
	.cout());
defparam \mem~792 .lut_mask = 16'hE5E0;
defparam \mem~792 .sum_lutc_input = "datac";

dffeas \mem~249 (
	.clk(wire_pll7_clk_0),
	.d(out_data_48),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~249_q ),
	.prn(vcc));
defparam \mem~249 .is_wysiwyg = "true";
defparam \mem~249 .power_up = "low";

cycloneive_lcell_comb \mem~793 (
	.dataa(\mem~182_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~792_combout ),
	.datad(\mem~249_q ),
	.cin(gnd),
	.combout(\mem~793_combout ),
	.cout());
defparam \mem~793 .lut_mask = 16'hF838;
defparam \mem~793 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~794 (
	.dataa(\mem~791_combout ),
	.datab(\mem~793_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~794_combout ),
	.cout());
defparam \mem~794 .lut_mask = 16'hAACC;
defparam \mem~794 .sum_lutc_input = "datac";

dffeas \internal_out_payload[50] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~794_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[50]~q ),
	.prn(vcc));
defparam \internal_out_payload[50] .is_wysiwyg = "true";
defparam \internal_out_payload[50] .power_up = "low";

dffeas \mem~384 (
	.clk(wire_pll7_clk_0),
	.d(out_data_49),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~384_q ),
	.prn(vcc));
defparam \mem~384 .is_wysiwyg = "true";
defparam \mem~384 .power_up = "low";

dffeas \mem~451 (
	.clk(wire_pll7_clk_0),
	.d(out_data_49),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~451_q ),
	.prn(vcc));
defparam \mem~451 .is_wysiwyg = "true";
defparam \mem~451 .power_up = "low";

dffeas \mem~317 (
	.clk(wire_pll7_clk_0),
	.d(out_data_49),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~317_q ),
	.prn(vcc));
defparam \mem~317 .is_wysiwyg = "true";
defparam \mem~317 .power_up = "low";

cycloneive_lcell_comb \mem~795 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~451_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~317_q ),
	.cin(gnd),
	.combout(\mem~795_combout ),
	.cout());
defparam \mem~795 .lut_mask = 16'hE5E0;
defparam \mem~795 .sum_lutc_input = "datac";

dffeas \mem~518 (
	.clk(wire_pll7_clk_0),
	.d(out_data_49),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~518_q ),
	.prn(vcc));
defparam \mem~518 .is_wysiwyg = "true";
defparam \mem~518 .power_up = "low";

cycloneive_lcell_comb \mem~796 (
	.dataa(\mem~384_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~795_combout ),
	.datad(\mem~518_q ),
	.cin(gnd),
	.combout(\mem~796_combout ),
	.cout());
defparam \mem~796 .lut_mask = 16'hF838;
defparam \mem~796 .sum_lutc_input = "datac";

dffeas \mem~183 (
	.clk(wire_pll7_clk_0),
	.d(out_data_49),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~183_q ),
	.prn(vcc));
defparam \mem~183 .is_wysiwyg = "true";
defparam \mem~183 .power_up = "low";

dffeas \mem~116 (
	.clk(wire_pll7_clk_0),
	.d(out_data_49),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~116_q ),
	.prn(vcc));
defparam \mem~116 .is_wysiwyg = "true";
defparam \mem~116 .power_up = "low";

dffeas \mem~49 (
	.clk(wire_pll7_clk_0),
	.d(out_data_49),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~49_q ),
	.prn(vcc));
defparam \mem~49 .is_wysiwyg = "true";
defparam \mem~49 .power_up = "low";

cycloneive_lcell_comb \mem~797 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~116_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~49_q ),
	.cin(gnd),
	.combout(\mem~797_combout ),
	.cout());
defparam \mem~797 .lut_mask = 16'hE5E0;
defparam \mem~797 .sum_lutc_input = "datac";

dffeas \mem~250 (
	.clk(wire_pll7_clk_0),
	.d(out_data_49),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~250_q ),
	.prn(vcc));
defparam \mem~250 .is_wysiwyg = "true";
defparam \mem~250 .power_up = "low";

cycloneive_lcell_comb \mem~798 (
	.dataa(\mem~183_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~797_combout ),
	.datad(\mem~250_q ),
	.cin(gnd),
	.combout(\mem~798_combout ),
	.cout());
defparam \mem~798 .lut_mask = 16'hF838;
defparam \mem~798 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~799 (
	.dataa(\mem~796_combout ),
	.datab(\mem~798_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~799_combout ),
	.cout());
defparam \mem~799 .lut_mask = 16'hAACC;
defparam \mem~799 .sum_lutc_input = "datac";

dffeas \internal_out_payload[51] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~799_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[51]~q ),
	.prn(vcc));
defparam \internal_out_payload[51] .is_wysiwyg = "true";
defparam \internal_out_payload[51] .power_up = "low";

dffeas \mem~385 (
	.clk(wire_pll7_clk_0),
	.d(out_data_50),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~385_q ),
	.prn(vcc));
defparam \mem~385 .is_wysiwyg = "true";
defparam \mem~385 .power_up = "low";

dffeas \mem~452 (
	.clk(wire_pll7_clk_0),
	.d(out_data_50),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~452_q ),
	.prn(vcc));
defparam \mem~452 .is_wysiwyg = "true";
defparam \mem~452 .power_up = "low";

dffeas \mem~318 (
	.clk(wire_pll7_clk_0),
	.d(out_data_50),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~318_q ),
	.prn(vcc));
defparam \mem~318 .is_wysiwyg = "true";
defparam \mem~318 .power_up = "low";

cycloneive_lcell_comb \mem~800 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~452_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~318_q ),
	.cin(gnd),
	.combout(\mem~800_combout ),
	.cout());
defparam \mem~800 .lut_mask = 16'hE5E0;
defparam \mem~800 .sum_lutc_input = "datac";

dffeas \mem~519 (
	.clk(wire_pll7_clk_0),
	.d(out_data_50),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~519_q ),
	.prn(vcc));
defparam \mem~519 .is_wysiwyg = "true";
defparam \mem~519 .power_up = "low";

cycloneive_lcell_comb \mem~801 (
	.dataa(\mem~385_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~800_combout ),
	.datad(\mem~519_q ),
	.cin(gnd),
	.combout(\mem~801_combout ),
	.cout());
defparam \mem~801 .lut_mask = 16'hF838;
defparam \mem~801 .sum_lutc_input = "datac";

dffeas \mem~184 (
	.clk(wire_pll7_clk_0),
	.d(out_data_50),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~184_q ),
	.prn(vcc));
defparam \mem~184 .is_wysiwyg = "true";
defparam \mem~184 .power_up = "low";

dffeas \mem~117 (
	.clk(wire_pll7_clk_0),
	.d(out_data_50),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~117_q ),
	.prn(vcc));
defparam \mem~117 .is_wysiwyg = "true";
defparam \mem~117 .power_up = "low";

dffeas \mem~50 (
	.clk(wire_pll7_clk_0),
	.d(out_data_50),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~50_q ),
	.prn(vcc));
defparam \mem~50 .is_wysiwyg = "true";
defparam \mem~50 .power_up = "low";

cycloneive_lcell_comb \mem~802 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~117_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~50_q ),
	.cin(gnd),
	.combout(\mem~802_combout ),
	.cout());
defparam \mem~802 .lut_mask = 16'hE5E0;
defparam \mem~802 .sum_lutc_input = "datac";

dffeas \mem~251 (
	.clk(wire_pll7_clk_0),
	.d(out_data_50),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~251_q ),
	.prn(vcc));
defparam \mem~251 .is_wysiwyg = "true";
defparam \mem~251 .power_up = "low";

cycloneive_lcell_comb \mem~803 (
	.dataa(\mem~184_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~802_combout ),
	.datad(\mem~251_q ),
	.cin(gnd),
	.combout(\mem~803_combout ),
	.cout());
defparam \mem~803 .lut_mask = 16'hF838;
defparam \mem~803 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~804 (
	.dataa(\mem~801_combout ),
	.datab(\mem~803_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~804_combout ),
	.cout());
defparam \mem~804 .lut_mask = 16'hAACC;
defparam \mem~804 .sum_lutc_input = "datac";

dffeas \internal_out_payload[52] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~804_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[52]~q ),
	.prn(vcc));
defparam \internal_out_payload[52] .is_wysiwyg = "true";
defparam \internal_out_payload[52] .power_up = "low";

dffeas \mem~386 (
	.clk(wire_pll7_clk_0),
	.d(out_data_51),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~386_q ),
	.prn(vcc));
defparam \mem~386 .is_wysiwyg = "true";
defparam \mem~386 .power_up = "low";

dffeas \mem~453 (
	.clk(wire_pll7_clk_0),
	.d(out_data_51),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~453_q ),
	.prn(vcc));
defparam \mem~453 .is_wysiwyg = "true";
defparam \mem~453 .power_up = "low";

dffeas \mem~319 (
	.clk(wire_pll7_clk_0),
	.d(out_data_51),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~319_q ),
	.prn(vcc));
defparam \mem~319 .is_wysiwyg = "true";
defparam \mem~319 .power_up = "low";

cycloneive_lcell_comb \mem~805 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~453_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~319_q ),
	.cin(gnd),
	.combout(\mem~805_combout ),
	.cout());
defparam \mem~805 .lut_mask = 16'hE5E0;
defparam \mem~805 .sum_lutc_input = "datac";

dffeas \mem~520 (
	.clk(wire_pll7_clk_0),
	.d(out_data_51),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~520_q ),
	.prn(vcc));
defparam \mem~520 .is_wysiwyg = "true";
defparam \mem~520 .power_up = "low";

cycloneive_lcell_comb \mem~806 (
	.dataa(\mem~386_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~805_combout ),
	.datad(\mem~520_q ),
	.cin(gnd),
	.combout(\mem~806_combout ),
	.cout());
defparam \mem~806 .lut_mask = 16'hF838;
defparam \mem~806 .sum_lutc_input = "datac";

dffeas \mem~185 (
	.clk(wire_pll7_clk_0),
	.d(out_data_51),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~185_q ),
	.prn(vcc));
defparam \mem~185 .is_wysiwyg = "true";
defparam \mem~185 .power_up = "low";

dffeas \mem~118 (
	.clk(wire_pll7_clk_0),
	.d(out_data_51),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~118_q ),
	.prn(vcc));
defparam \mem~118 .is_wysiwyg = "true";
defparam \mem~118 .power_up = "low";

dffeas \mem~51 (
	.clk(wire_pll7_clk_0),
	.d(out_data_51),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~51_q ),
	.prn(vcc));
defparam \mem~51 .is_wysiwyg = "true";
defparam \mem~51 .power_up = "low";

cycloneive_lcell_comb \mem~807 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~118_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~51_q ),
	.cin(gnd),
	.combout(\mem~807_combout ),
	.cout());
defparam \mem~807 .lut_mask = 16'hE5E0;
defparam \mem~807 .sum_lutc_input = "datac";

dffeas \mem~252 (
	.clk(wire_pll7_clk_0),
	.d(out_data_51),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~252_q ),
	.prn(vcc));
defparam \mem~252 .is_wysiwyg = "true";
defparam \mem~252 .power_up = "low";

cycloneive_lcell_comb \mem~808 (
	.dataa(\mem~185_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~807_combout ),
	.datad(\mem~252_q ),
	.cin(gnd),
	.combout(\mem~808_combout ),
	.cout());
defparam \mem~808 .lut_mask = 16'hF838;
defparam \mem~808 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~809 (
	.dataa(\mem~806_combout ),
	.datab(\mem~808_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~809_combout ),
	.cout());
defparam \mem~809 .lut_mask = 16'hAACC;
defparam \mem~809 .sum_lutc_input = "datac";

dffeas \internal_out_payload[53] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~809_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[53]~q ),
	.prn(vcc));
defparam \internal_out_payload[53] .is_wysiwyg = "true";
defparam \internal_out_payload[53] .power_up = "low";

dffeas \mem~387 (
	.clk(wire_pll7_clk_0),
	.d(out_data_52),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~387_q ),
	.prn(vcc));
defparam \mem~387 .is_wysiwyg = "true";
defparam \mem~387 .power_up = "low";

dffeas \mem~454 (
	.clk(wire_pll7_clk_0),
	.d(out_data_52),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~454_q ),
	.prn(vcc));
defparam \mem~454 .is_wysiwyg = "true";
defparam \mem~454 .power_up = "low";

dffeas \mem~320 (
	.clk(wire_pll7_clk_0),
	.d(out_data_52),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~320_q ),
	.prn(vcc));
defparam \mem~320 .is_wysiwyg = "true";
defparam \mem~320 .power_up = "low";

cycloneive_lcell_comb \mem~810 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~454_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~320_q ),
	.cin(gnd),
	.combout(\mem~810_combout ),
	.cout());
defparam \mem~810 .lut_mask = 16'hE5E0;
defparam \mem~810 .sum_lutc_input = "datac";

dffeas \mem~521 (
	.clk(wire_pll7_clk_0),
	.d(out_data_52),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~521_q ),
	.prn(vcc));
defparam \mem~521 .is_wysiwyg = "true";
defparam \mem~521 .power_up = "low";

cycloneive_lcell_comb \mem~811 (
	.dataa(\mem~387_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~810_combout ),
	.datad(\mem~521_q ),
	.cin(gnd),
	.combout(\mem~811_combout ),
	.cout());
defparam \mem~811 .lut_mask = 16'hF838;
defparam \mem~811 .sum_lutc_input = "datac";

dffeas \mem~186 (
	.clk(wire_pll7_clk_0),
	.d(out_data_52),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~186_q ),
	.prn(vcc));
defparam \mem~186 .is_wysiwyg = "true";
defparam \mem~186 .power_up = "low";

dffeas \mem~119 (
	.clk(wire_pll7_clk_0),
	.d(out_data_52),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~119_q ),
	.prn(vcc));
defparam \mem~119 .is_wysiwyg = "true";
defparam \mem~119 .power_up = "low";

dffeas \mem~52 (
	.clk(wire_pll7_clk_0),
	.d(out_data_52),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~52_q ),
	.prn(vcc));
defparam \mem~52 .is_wysiwyg = "true";
defparam \mem~52 .power_up = "low";

cycloneive_lcell_comb \mem~812 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~119_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~52_q ),
	.cin(gnd),
	.combout(\mem~812_combout ),
	.cout());
defparam \mem~812 .lut_mask = 16'hE5E0;
defparam \mem~812 .sum_lutc_input = "datac";

dffeas \mem~253 (
	.clk(wire_pll7_clk_0),
	.d(out_data_52),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~253_q ),
	.prn(vcc));
defparam \mem~253 .is_wysiwyg = "true";
defparam \mem~253 .power_up = "low";

cycloneive_lcell_comb \mem~813 (
	.dataa(\mem~186_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~812_combout ),
	.datad(\mem~253_q ),
	.cin(gnd),
	.combout(\mem~813_combout ),
	.cout());
defparam \mem~813 .lut_mask = 16'hF838;
defparam \mem~813 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~814 (
	.dataa(\mem~811_combout ),
	.datab(\mem~813_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~814_combout ),
	.cout());
defparam \mem~814 .lut_mask = 16'hAACC;
defparam \mem~814 .sum_lutc_input = "datac";

dffeas \internal_out_payload[54] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~814_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[54]~q ),
	.prn(vcc));
defparam \internal_out_payload[54] .is_wysiwyg = "true";
defparam \internal_out_payload[54] .power_up = "low";

dffeas \mem~388 (
	.clk(wire_pll7_clk_0),
	.d(out_data_53),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~388_q ),
	.prn(vcc));
defparam \mem~388 .is_wysiwyg = "true";
defparam \mem~388 .power_up = "low";

dffeas \mem~455 (
	.clk(wire_pll7_clk_0),
	.d(out_data_53),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~455_q ),
	.prn(vcc));
defparam \mem~455 .is_wysiwyg = "true";
defparam \mem~455 .power_up = "low";

dffeas \mem~321 (
	.clk(wire_pll7_clk_0),
	.d(out_data_53),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~321_q ),
	.prn(vcc));
defparam \mem~321 .is_wysiwyg = "true";
defparam \mem~321 .power_up = "low";

cycloneive_lcell_comb \mem~815 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~455_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~321_q ),
	.cin(gnd),
	.combout(\mem~815_combout ),
	.cout());
defparam \mem~815 .lut_mask = 16'hE5E0;
defparam \mem~815 .sum_lutc_input = "datac";

dffeas \mem~522 (
	.clk(wire_pll7_clk_0),
	.d(out_data_53),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~522_q ),
	.prn(vcc));
defparam \mem~522 .is_wysiwyg = "true";
defparam \mem~522 .power_up = "low";

cycloneive_lcell_comb \mem~816 (
	.dataa(\mem~388_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~815_combout ),
	.datad(\mem~522_q ),
	.cin(gnd),
	.combout(\mem~816_combout ),
	.cout());
defparam \mem~816 .lut_mask = 16'hF838;
defparam \mem~816 .sum_lutc_input = "datac";

dffeas \mem~187 (
	.clk(wire_pll7_clk_0),
	.d(out_data_53),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~187_q ),
	.prn(vcc));
defparam \mem~187 .is_wysiwyg = "true";
defparam \mem~187 .power_up = "low";

dffeas \mem~120 (
	.clk(wire_pll7_clk_0),
	.d(out_data_53),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~120_q ),
	.prn(vcc));
defparam \mem~120 .is_wysiwyg = "true";
defparam \mem~120 .power_up = "low";

dffeas \mem~53 (
	.clk(wire_pll7_clk_0),
	.d(out_data_53),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~53_q ),
	.prn(vcc));
defparam \mem~53 .is_wysiwyg = "true";
defparam \mem~53 .power_up = "low";

cycloneive_lcell_comb \mem~817 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~120_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~53_q ),
	.cin(gnd),
	.combout(\mem~817_combout ),
	.cout());
defparam \mem~817 .lut_mask = 16'hE5E0;
defparam \mem~817 .sum_lutc_input = "datac";

dffeas \mem~254 (
	.clk(wire_pll7_clk_0),
	.d(out_data_53),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~254_q ),
	.prn(vcc));
defparam \mem~254 .is_wysiwyg = "true";
defparam \mem~254 .power_up = "low";

cycloneive_lcell_comb \mem~818 (
	.dataa(\mem~187_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~817_combout ),
	.datad(\mem~254_q ),
	.cin(gnd),
	.combout(\mem~818_combout ),
	.cout());
defparam \mem~818 .lut_mask = 16'hF838;
defparam \mem~818 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~819 (
	.dataa(\mem~816_combout ),
	.datab(\mem~818_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~819_combout ),
	.cout());
defparam \mem~819 .lut_mask = 16'hAACC;
defparam \mem~819 .sum_lutc_input = "datac";

dffeas \internal_out_payload[55] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~819_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[55]~q ),
	.prn(vcc));
defparam \internal_out_payload[55] .is_wysiwyg = "true";
defparam \internal_out_payload[55] .power_up = "low";

dffeas \mem~389 (
	.clk(wire_pll7_clk_0),
	.d(out_data_54),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~389_q ),
	.prn(vcc));
defparam \mem~389 .is_wysiwyg = "true";
defparam \mem~389 .power_up = "low";

dffeas \mem~456 (
	.clk(wire_pll7_clk_0),
	.d(out_data_54),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~456_q ),
	.prn(vcc));
defparam \mem~456 .is_wysiwyg = "true";
defparam \mem~456 .power_up = "low";

dffeas \mem~322 (
	.clk(wire_pll7_clk_0),
	.d(out_data_54),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~322_q ),
	.prn(vcc));
defparam \mem~322 .is_wysiwyg = "true";
defparam \mem~322 .power_up = "low";

cycloneive_lcell_comb \mem~820 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~456_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~322_q ),
	.cin(gnd),
	.combout(\mem~820_combout ),
	.cout());
defparam \mem~820 .lut_mask = 16'hE5E0;
defparam \mem~820 .sum_lutc_input = "datac";

dffeas \mem~523 (
	.clk(wire_pll7_clk_0),
	.d(out_data_54),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~523_q ),
	.prn(vcc));
defparam \mem~523 .is_wysiwyg = "true";
defparam \mem~523 .power_up = "low";

cycloneive_lcell_comb \mem~821 (
	.dataa(\mem~389_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~820_combout ),
	.datad(\mem~523_q ),
	.cin(gnd),
	.combout(\mem~821_combout ),
	.cout());
defparam \mem~821 .lut_mask = 16'hF838;
defparam \mem~821 .sum_lutc_input = "datac";

dffeas \mem~188 (
	.clk(wire_pll7_clk_0),
	.d(out_data_54),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~188_q ),
	.prn(vcc));
defparam \mem~188 .is_wysiwyg = "true";
defparam \mem~188 .power_up = "low";

dffeas \mem~121 (
	.clk(wire_pll7_clk_0),
	.d(out_data_54),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~121_q ),
	.prn(vcc));
defparam \mem~121 .is_wysiwyg = "true";
defparam \mem~121 .power_up = "low";

dffeas \mem~54 (
	.clk(wire_pll7_clk_0),
	.d(out_data_54),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~54_q ),
	.prn(vcc));
defparam \mem~54 .is_wysiwyg = "true";
defparam \mem~54 .power_up = "low";

cycloneive_lcell_comb \mem~822 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~121_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~54_q ),
	.cin(gnd),
	.combout(\mem~822_combout ),
	.cout());
defparam \mem~822 .lut_mask = 16'hE5E0;
defparam \mem~822 .sum_lutc_input = "datac";

dffeas \mem~255 (
	.clk(wire_pll7_clk_0),
	.d(out_data_54),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~255_q ),
	.prn(vcc));
defparam \mem~255 .is_wysiwyg = "true";
defparam \mem~255 .power_up = "low";

cycloneive_lcell_comb \mem~823 (
	.dataa(\mem~188_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~822_combout ),
	.datad(\mem~255_q ),
	.cin(gnd),
	.combout(\mem~823_combout ),
	.cout());
defparam \mem~823 .lut_mask = 16'hF838;
defparam \mem~823 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~824 (
	.dataa(\mem~821_combout ),
	.datab(\mem~823_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~824_combout ),
	.cout());
defparam \mem~824 .lut_mask = 16'hAACC;
defparam \mem~824 .sum_lutc_input = "datac";

dffeas \internal_out_payload[56] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~824_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[56]~q ),
	.prn(vcc));
defparam \internal_out_payload[56] .is_wysiwyg = "true";
defparam \internal_out_payload[56] .power_up = "low";

dffeas \mem~390 (
	.clk(wire_pll7_clk_0),
	.d(out_data_55),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~390_q ),
	.prn(vcc));
defparam \mem~390 .is_wysiwyg = "true";
defparam \mem~390 .power_up = "low";

dffeas \mem~457 (
	.clk(wire_pll7_clk_0),
	.d(out_data_55),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~457_q ),
	.prn(vcc));
defparam \mem~457 .is_wysiwyg = "true";
defparam \mem~457 .power_up = "low";

dffeas \mem~323 (
	.clk(wire_pll7_clk_0),
	.d(out_data_55),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~323_q ),
	.prn(vcc));
defparam \mem~323 .is_wysiwyg = "true";
defparam \mem~323 .power_up = "low";

cycloneive_lcell_comb \mem~825 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~457_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~323_q ),
	.cin(gnd),
	.combout(\mem~825_combout ),
	.cout());
defparam \mem~825 .lut_mask = 16'hE5E0;
defparam \mem~825 .sum_lutc_input = "datac";

dffeas \mem~524 (
	.clk(wire_pll7_clk_0),
	.d(out_data_55),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~524_q ),
	.prn(vcc));
defparam \mem~524 .is_wysiwyg = "true";
defparam \mem~524 .power_up = "low";

cycloneive_lcell_comb \mem~826 (
	.dataa(\mem~390_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~825_combout ),
	.datad(\mem~524_q ),
	.cin(gnd),
	.combout(\mem~826_combout ),
	.cout());
defparam \mem~826 .lut_mask = 16'hF838;
defparam \mem~826 .sum_lutc_input = "datac";

dffeas \mem~189 (
	.clk(wire_pll7_clk_0),
	.d(out_data_55),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~189_q ),
	.prn(vcc));
defparam \mem~189 .is_wysiwyg = "true";
defparam \mem~189 .power_up = "low";

dffeas \mem~122 (
	.clk(wire_pll7_clk_0),
	.d(out_data_55),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~122_q ),
	.prn(vcc));
defparam \mem~122 .is_wysiwyg = "true";
defparam \mem~122 .power_up = "low";

dffeas \mem~55 (
	.clk(wire_pll7_clk_0),
	.d(out_data_55),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~55_q ),
	.prn(vcc));
defparam \mem~55 .is_wysiwyg = "true";
defparam \mem~55 .power_up = "low";

cycloneive_lcell_comb \mem~827 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~122_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~55_q ),
	.cin(gnd),
	.combout(\mem~827_combout ),
	.cout());
defparam \mem~827 .lut_mask = 16'hE5E0;
defparam \mem~827 .sum_lutc_input = "datac";

dffeas \mem~256 (
	.clk(wire_pll7_clk_0),
	.d(out_data_55),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~256_q ),
	.prn(vcc));
defparam \mem~256 .is_wysiwyg = "true";
defparam \mem~256 .power_up = "low";

cycloneive_lcell_comb \mem~828 (
	.dataa(\mem~189_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~827_combout ),
	.datad(\mem~256_q ),
	.cin(gnd),
	.combout(\mem~828_combout ),
	.cout());
defparam \mem~828 .lut_mask = 16'hF838;
defparam \mem~828 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~829 (
	.dataa(\mem~826_combout ),
	.datab(\mem~828_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~829_combout ),
	.cout());
defparam \mem~829 .lut_mask = 16'hAACC;
defparam \mem~829 .sum_lutc_input = "datac";

dffeas \internal_out_payload[57] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~829_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[57]~q ),
	.prn(vcc));
defparam \internal_out_payload[57] .is_wysiwyg = "true";
defparam \internal_out_payload[57] .power_up = "low";

dffeas \mem~391 (
	.clk(wire_pll7_clk_0),
	.d(out_data_56),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~391_q ),
	.prn(vcc));
defparam \mem~391 .is_wysiwyg = "true";
defparam \mem~391 .power_up = "low";

dffeas \mem~458 (
	.clk(wire_pll7_clk_0),
	.d(out_data_56),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~458_q ),
	.prn(vcc));
defparam \mem~458 .is_wysiwyg = "true";
defparam \mem~458 .power_up = "low";

dffeas \mem~324 (
	.clk(wire_pll7_clk_0),
	.d(out_data_56),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~324_q ),
	.prn(vcc));
defparam \mem~324 .is_wysiwyg = "true";
defparam \mem~324 .power_up = "low";

cycloneive_lcell_comb \mem~830 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~458_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~324_q ),
	.cin(gnd),
	.combout(\mem~830_combout ),
	.cout());
defparam \mem~830 .lut_mask = 16'hE5E0;
defparam \mem~830 .sum_lutc_input = "datac";

dffeas \mem~525 (
	.clk(wire_pll7_clk_0),
	.d(out_data_56),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~525_q ),
	.prn(vcc));
defparam \mem~525 .is_wysiwyg = "true";
defparam \mem~525 .power_up = "low";

cycloneive_lcell_comb \mem~831 (
	.dataa(\mem~391_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~830_combout ),
	.datad(\mem~525_q ),
	.cin(gnd),
	.combout(\mem~831_combout ),
	.cout());
defparam \mem~831 .lut_mask = 16'hF838;
defparam \mem~831 .sum_lutc_input = "datac";

dffeas \mem~190 (
	.clk(wire_pll7_clk_0),
	.d(out_data_56),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~190_q ),
	.prn(vcc));
defparam \mem~190 .is_wysiwyg = "true";
defparam \mem~190 .power_up = "low";

dffeas \mem~123 (
	.clk(wire_pll7_clk_0),
	.d(out_data_56),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~123_q ),
	.prn(vcc));
defparam \mem~123 .is_wysiwyg = "true";
defparam \mem~123 .power_up = "low";

dffeas \mem~56 (
	.clk(wire_pll7_clk_0),
	.d(out_data_56),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~56_q ),
	.prn(vcc));
defparam \mem~56 .is_wysiwyg = "true";
defparam \mem~56 .power_up = "low";

cycloneive_lcell_comb \mem~832 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~123_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~56_q ),
	.cin(gnd),
	.combout(\mem~832_combout ),
	.cout());
defparam \mem~832 .lut_mask = 16'hE5E0;
defparam \mem~832 .sum_lutc_input = "datac";

dffeas \mem~257 (
	.clk(wire_pll7_clk_0),
	.d(out_data_56),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~257_q ),
	.prn(vcc));
defparam \mem~257 .is_wysiwyg = "true";
defparam \mem~257 .power_up = "low";

cycloneive_lcell_comb \mem~833 (
	.dataa(\mem~190_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~832_combout ),
	.datad(\mem~257_q ),
	.cin(gnd),
	.combout(\mem~833_combout ),
	.cout());
defparam \mem~833 .lut_mask = 16'hF838;
defparam \mem~833 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~834 (
	.dataa(\mem~831_combout ),
	.datab(\mem~833_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~834_combout ),
	.cout());
defparam \mem~834 .lut_mask = 16'hAACC;
defparam \mem~834 .sum_lutc_input = "datac";

dffeas \internal_out_payload[58] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~834_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[58]~q ),
	.prn(vcc));
defparam \internal_out_payload[58] .is_wysiwyg = "true";
defparam \internal_out_payload[58] .power_up = "low";

dffeas \mem~392 (
	.clk(wire_pll7_clk_0),
	.d(out_data_57),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~392_q ),
	.prn(vcc));
defparam \mem~392 .is_wysiwyg = "true";
defparam \mem~392 .power_up = "low";

dffeas \mem~459 (
	.clk(wire_pll7_clk_0),
	.d(out_data_57),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~459_q ),
	.prn(vcc));
defparam \mem~459 .is_wysiwyg = "true";
defparam \mem~459 .power_up = "low";

dffeas \mem~325 (
	.clk(wire_pll7_clk_0),
	.d(out_data_57),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~325_q ),
	.prn(vcc));
defparam \mem~325 .is_wysiwyg = "true";
defparam \mem~325 .power_up = "low";

cycloneive_lcell_comb \mem~835 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~459_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~325_q ),
	.cin(gnd),
	.combout(\mem~835_combout ),
	.cout());
defparam \mem~835 .lut_mask = 16'hE5E0;
defparam \mem~835 .sum_lutc_input = "datac";

dffeas \mem~526 (
	.clk(wire_pll7_clk_0),
	.d(out_data_57),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~526_q ),
	.prn(vcc));
defparam \mem~526 .is_wysiwyg = "true";
defparam \mem~526 .power_up = "low";

cycloneive_lcell_comb \mem~836 (
	.dataa(\mem~392_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~835_combout ),
	.datad(\mem~526_q ),
	.cin(gnd),
	.combout(\mem~836_combout ),
	.cout());
defparam \mem~836 .lut_mask = 16'hF838;
defparam \mem~836 .sum_lutc_input = "datac";

dffeas \mem~191 (
	.clk(wire_pll7_clk_0),
	.d(out_data_57),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~191_q ),
	.prn(vcc));
defparam \mem~191 .is_wysiwyg = "true";
defparam \mem~191 .power_up = "low";

dffeas \mem~124 (
	.clk(wire_pll7_clk_0),
	.d(out_data_57),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~124_q ),
	.prn(vcc));
defparam \mem~124 .is_wysiwyg = "true";
defparam \mem~124 .power_up = "low";

dffeas \mem~57 (
	.clk(wire_pll7_clk_0),
	.d(out_data_57),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~57_q ),
	.prn(vcc));
defparam \mem~57 .is_wysiwyg = "true";
defparam \mem~57 .power_up = "low";

cycloneive_lcell_comb \mem~837 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~124_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~57_q ),
	.cin(gnd),
	.combout(\mem~837_combout ),
	.cout());
defparam \mem~837 .lut_mask = 16'hE5E0;
defparam \mem~837 .sum_lutc_input = "datac";

dffeas \mem~258 (
	.clk(wire_pll7_clk_0),
	.d(out_data_57),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~258_q ),
	.prn(vcc));
defparam \mem~258 .is_wysiwyg = "true";
defparam \mem~258 .power_up = "low";

cycloneive_lcell_comb \mem~838 (
	.dataa(\mem~191_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~837_combout ),
	.datad(\mem~258_q ),
	.cin(gnd),
	.combout(\mem~838_combout ),
	.cout());
defparam \mem~838 .lut_mask = 16'hF838;
defparam \mem~838 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~839 (
	.dataa(\mem~836_combout ),
	.datab(\mem~838_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~839_combout ),
	.cout());
defparam \mem~839 .lut_mask = 16'hAACC;
defparam \mem~839 .sum_lutc_input = "datac";

dffeas \internal_out_payload[59] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~839_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[59]~q ),
	.prn(vcc));
defparam \internal_out_payload[59] .is_wysiwyg = "true";
defparam \internal_out_payload[59] .power_up = "low";

dffeas \mem~393 (
	.clk(wire_pll7_clk_0),
	.d(out_data_58),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~393_q ),
	.prn(vcc));
defparam \mem~393 .is_wysiwyg = "true";
defparam \mem~393 .power_up = "low";

dffeas \mem~460 (
	.clk(wire_pll7_clk_0),
	.d(out_data_58),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~460_q ),
	.prn(vcc));
defparam \mem~460 .is_wysiwyg = "true";
defparam \mem~460 .power_up = "low";

dffeas \mem~326 (
	.clk(wire_pll7_clk_0),
	.d(out_data_58),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~326_q ),
	.prn(vcc));
defparam \mem~326 .is_wysiwyg = "true";
defparam \mem~326 .power_up = "low";

cycloneive_lcell_comb \mem~840 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~460_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~326_q ),
	.cin(gnd),
	.combout(\mem~840_combout ),
	.cout());
defparam \mem~840 .lut_mask = 16'hE5E0;
defparam \mem~840 .sum_lutc_input = "datac";

dffeas \mem~527 (
	.clk(wire_pll7_clk_0),
	.d(out_data_58),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~527_q ),
	.prn(vcc));
defparam \mem~527 .is_wysiwyg = "true";
defparam \mem~527 .power_up = "low";

cycloneive_lcell_comb \mem~841 (
	.dataa(\mem~393_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~840_combout ),
	.datad(\mem~527_q ),
	.cin(gnd),
	.combout(\mem~841_combout ),
	.cout());
defparam \mem~841 .lut_mask = 16'hF838;
defparam \mem~841 .sum_lutc_input = "datac";

dffeas \mem~192 (
	.clk(wire_pll7_clk_0),
	.d(out_data_58),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~192_q ),
	.prn(vcc));
defparam \mem~192 .is_wysiwyg = "true";
defparam \mem~192 .power_up = "low";

dffeas \mem~125 (
	.clk(wire_pll7_clk_0),
	.d(out_data_58),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~125_q ),
	.prn(vcc));
defparam \mem~125 .is_wysiwyg = "true";
defparam \mem~125 .power_up = "low";

dffeas \mem~58 (
	.clk(wire_pll7_clk_0),
	.d(out_data_58),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~58_q ),
	.prn(vcc));
defparam \mem~58 .is_wysiwyg = "true";
defparam \mem~58 .power_up = "low";

cycloneive_lcell_comb \mem~842 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~125_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~58_q ),
	.cin(gnd),
	.combout(\mem~842_combout ),
	.cout());
defparam \mem~842 .lut_mask = 16'hE5E0;
defparam \mem~842 .sum_lutc_input = "datac";

dffeas \mem~259 (
	.clk(wire_pll7_clk_0),
	.d(out_data_58),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~259_q ),
	.prn(vcc));
defparam \mem~259 .is_wysiwyg = "true";
defparam \mem~259 .power_up = "low";

cycloneive_lcell_comb \mem~843 (
	.dataa(\mem~192_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~842_combout ),
	.datad(\mem~259_q ),
	.cin(gnd),
	.combout(\mem~843_combout ),
	.cout());
defparam \mem~843 .lut_mask = 16'hF838;
defparam \mem~843 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~844 (
	.dataa(\mem~841_combout ),
	.datab(\mem~843_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~844_combout ),
	.cout());
defparam \mem~844 .lut_mask = 16'hAACC;
defparam \mem~844 .sum_lutc_input = "datac";

dffeas \internal_out_payload[60] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~844_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[60]~q ),
	.prn(vcc));
defparam \internal_out_payload[60] .is_wysiwyg = "true";
defparam \internal_out_payload[60] .power_up = "low";

dffeas \mem~394 (
	.clk(wire_pll7_clk_0),
	.d(out_data_59),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~394_q ),
	.prn(vcc));
defparam \mem~394 .is_wysiwyg = "true";
defparam \mem~394 .power_up = "low";

dffeas \mem~461 (
	.clk(wire_pll7_clk_0),
	.d(out_data_59),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~461_q ),
	.prn(vcc));
defparam \mem~461 .is_wysiwyg = "true";
defparam \mem~461 .power_up = "low";

dffeas \mem~327 (
	.clk(wire_pll7_clk_0),
	.d(out_data_59),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~327_q ),
	.prn(vcc));
defparam \mem~327 .is_wysiwyg = "true";
defparam \mem~327 .power_up = "low";

cycloneive_lcell_comb \mem~845 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~461_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~327_q ),
	.cin(gnd),
	.combout(\mem~845_combout ),
	.cout());
defparam \mem~845 .lut_mask = 16'hE5E0;
defparam \mem~845 .sum_lutc_input = "datac";

dffeas \mem~528 (
	.clk(wire_pll7_clk_0),
	.d(out_data_59),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~528_q ),
	.prn(vcc));
defparam \mem~528 .is_wysiwyg = "true";
defparam \mem~528 .power_up = "low";

cycloneive_lcell_comb \mem~846 (
	.dataa(\mem~394_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~845_combout ),
	.datad(\mem~528_q ),
	.cin(gnd),
	.combout(\mem~846_combout ),
	.cout());
defparam \mem~846 .lut_mask = 16'hF838;
defparam \mem~846 .sum_lutc_input = "datac";

dffeas \mem~193 (
	.clk(wire_pll7_clk_0),
	.d(out_data_59),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~193_q ),
	.prn(vcc));
defparam \mem~193 .is_wysiwyg = "true";
defparam \mem~193 .power_up = "low";

dffeas \mem~126 (
	.clk(wire_pll7_clk_0),
	.d(out_data_59),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~126_q ),
	.prn(vcc));
defparam \mem~126 .is_wysiwyg = "true";
defparam \mem~126 .power_up = "low";

dffeas \mem~59 (
	.clk(wire_pll7_clk_0),
	.d(out_data_59),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~59_q ),
	.prn(vcc));
defparam \mem~59 .is_wysiwyg = "true";
defparam \mem~59 .power_up = "low";

cycloneive_lcell_comb \mem~847 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~126_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~59_q ),
	.cin(gnd),
	.combout(\mem~847_combout ),
	.cout());
defparam \mem~847 .lut_mask = 16'hE5E0;
defparam \mem~847 .sum_lutc_input = "datac";

dffeas \mem~260 (
	.clk(wire_pll7_clk_0),
	.d(out_data_59),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~260_q ),
	.prn(vcc));
defparam \mem~260 .is_wysiwyg = "true";
defparam \mem~260 .power_up = "low";

cycloneive_lcell_comb \mem~848 (
	.dataa(\mem~193_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~847_combout ),
	.datad(\mem~260_q ),
	.cin(gnd),
	.combout(\mem~848_combout ),
	.cout());
defparam \mem~848 .lut_mask = 16'hF838;
defparam \mem~848 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~849 (
	.dataa(\mem~846_combout ),
	.datab(\mem~848_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~849_combout ),
	.cout());
defparam \mem~849 .lut_mask = 16'hAACC;
defparam \mem~849 .sum_lutc_input = "datac";

dffeas \internal_out_payload[61] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~849_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[61]~q ),
	.prn(vcc));
defparam \internal_out_payload[61] .is_wysiwyg = "true";
defparam \internal_out_payload[61] .power_up = "low";

dffeas \mem~395 (
	.clk(wire_pll7_clk_0),
	.d(out_data_60),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~395_q ),
	.prn(vcc));
defparam \mem~395 .is_wysiwyg = "true";
defparam \mem~395 .power_up = "low";

dffeas \mem~462 (
	.clk(wire_pll7_clk_0),
	.d(out_data_60),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~462_q ),
	.prn(vcc));
defparam \mem~462 .is_wysiwyg = "true";
defparam \mem~462 .power_up = "low";

dffeas \mem~328 (
	.clk(wire_pll7_clk_0),
	.d(out_data_60),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~328_q ),
	.prn(vcc));
defparam \mem~328 .is_wysiwyg = "true";
defparam \mem~328 .power_up = "low";

cycloneive_lcell_comb \mem~850 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~462_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~328_q ),
	.cin(gnd),
	.combout(\mem~850_combout ),
	.cout());
defparam \mem~850 .lut_mask = 16'hE5E0;
defparam \mem~850 .sum_lutc_input = "datac";

dffeas \mem~529 (
	.clk(wire_pll7_clk_0),
	.d(out_data_60),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~529_q ),
	.prn(vcc));
defparam \mem~529 .is_wysiwyg = "true";
defparam \mem~529 .power_up = "low";

cycloneive_lcell_comb \mem~851 (
	.dataa(\mem~395_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~850_combout ),
	.datad(\mem~529_q ),
	.cin(gnd),
	.combout(\mem~851_combout ),
	.cout());
defparam \mem~851 .lut_mask = 16'hF838;
defparam \mem~851 .sum_lutc_input = "datac";

dffeas \mem~194 (
	.clk(wire_pll7_clk_0),
	.d(out_data_60),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~194_q ),
	.prn(vcc));
defparam \mem~194 .is_wysiwyg = "true";
defparam \mem~194 .power_up = "low";

dffeas \mem~127 (
	.clk(wire_pll7_clk_0),
	.d(out_data_60),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~127_q ),
	.prn(vcc));
defparam \mem~127 .is_wysiwyg = "true";
defparam \mem~127 .power_up = "low";

dffeas \mem~60 (
	.clk(wire_pll7_clk_0),
	.d(out_data_60),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~60_q ),
	.prn(vcc));
defparam \mem~60 .is_wysiwyg = "true";
defparam \mem~60 .power_up = "low";

cycloneive_lcell_comb \mem~852 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~127_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~60_q ),
	.cin(gnd),
	.combout(\mem~852_combout ),
	.cout());
defparam \mem~852 .lut_mask = 16'hE5E0;
defparam \mem~852 .sum_lutc_input = "datac";

dffeas \mem~261 (
	.clk(wire_pll7_clk_0),
	.d(out_data_60),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~261_q ),
	.prn(vcc));
defparam \mem~261 .is_wysiwyg = "true";
defparam \mem~261 .power_up = "low";

cycloneive_lcell_comb \mem~853 (
	.dataa(\mem~194_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~852_combout ),
	.datad(\mem~261_q ),
	.cin(gnd),
	.combout(\mem~853_combout ),
	.cout());
defparam \mem~853 .lut_mask = 16'hF838;
defparam \mem~853 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~854 (
	.dataa(\mem~851_combout ),
	.datab(\mem~853_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~854_combout ),
	.cout());
defparam \mem~854 .lut_mask = 16'hAACC;
defparam \mem~854 .sum_lutc_input = "datac";

dffeas \internal_out_payload[62] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~854_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[62]~q ),
	.prn(vcc));
defparam \internal_out_payload[62] .is_wysiwyg = "true";
defparam \internal_out_payload[62] .power_up = "low";

dffeas \mem~396 (
	.clk(wire_pll7_clk_0),
	.d(out_data_61),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~396_q ),
	.prn(vcc));
defparam \mem~396 .is_wysiwyg = "true";
defparam \mem~396 .power_up = "low";

dffeas \mem~463 (
	.clk(wire_pll7_clk_0),
	.d(out_data_61),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~463_q ),
	.prn(vcc));
defparam \mem~463 .is_wysiwyg = "true";
defparam \mem~463 .power_up = "low";

dffeas \mem~329 (
	.clk(wire_pll7_clk_0),
	.d(out_data_61),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~329_q ),
	.prn(vcc));
defparam \mem~329 .is_wysiwyg = "true";
defparam \mem~329 .power_up = "low";

cycloneive_lcell_comb \mem~855 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~463_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~329_q ),
	.cin(gnd),
	.combout(\mem~855_combout ),
	.cout());
defparam \mem~855 .lut_mask = 16'hE5E0;
defparam \mem~855 .sum_lutc_input = "datac";

dffeas \mem~530 (
	.clk(wire_pll7_clk_0),
	.d(out_data_61),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~530_q ),
	.prn(vcc));
defparam \mem~530 .is_wysiwyg = "true";
defparam \mem~530 .power_up = "low";

cycloneive_lcell_comb \mem~856 (
	.dataa(\mem~396_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~855_combout ),
	.datad(\mem~530_q ),
	.cin(gnd),
	.combout(\mem~856_combout ),
	.cout());
defparam \mem~856 .lut_mask = 16'hF838;
defparam \mem~856 .sum_lutc_input = "datac";

dffeas \mem~195 (
	.clk(wire_pll7_clk_0),
	.d(out_data_61),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~195_q ),
	.prn(vcc));
defparam \mem~195 .is_wysiwyg = "true";
defparam \mem~195 .power_up = "low";

dffeas \mem~128 (
	.clk(wire_pll7_clk_0),
	.d(out_data_61),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~128_q ),
	.prn(vcc));
defparam \mem~128 .is_wysiwyg = "true";
defparam \mem~128 .power_up = "low";

dffeas \mem~61 (
	.clk(wire_pll7_clk_0),
	.d(out_data_61),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~61_q ),
	.prn(vcc));
defparam \mem~61 .is_wysiwyg = "true";
defparam \mem~61 .power_up = "low";

cycloneive_lcell_comb \mem~857 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~128_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~61_q ),
	.cin(gnd),
	.combout(\mem~857_combout ),
	.cout());
defparam \mem~857 .lut_mask = 16'hE5E0;
defparam \mem~857 .sum_lutc_input = "datac";

dffeas \mem~262 (
	.clk(wire_pll7_clk_0),
	.d(out_data_61),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~262_q ),
	.prn(vcc));
defparam \mem~262 .is_wysiwyg = "true";
defparam \mem~262 .power_up = "low";

cycloneive_lcell_comb \mem~858 (
	.dataa(\mem~195_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~857_combout ),
	.datad(\mem~262_q ),
	.cin(gnd),
	.combout(\mem~858_combout ),
	.cout());
defparam \mem~858 .lut_mask = 16'hF838;
defparam \mem~858 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~859 (
	.dataa(\mem~856_combout ),
	.datab(\mem~858_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~859_combout ),
	.cout());
defparam \mem~859 .lut_mask = 16'hAACC;
defparam \mem~859 .sum_lutc_input = "datac";

dffeas \internal_out_payload[63] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~859_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[63]~q ),
	.prn(vcc));
defparam \internal_out_payload[63] .is_wysiwyg = "true";
defparam \internal_out_payload[63] .power_up = "low";

dffeas \mem~397 (
	.clk(wire_pll7_clk_0),
	.d(out_data_62),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~397_q ),
	.prn(vcc));
defparam \mem~397 .is_wysiwyg = "true";
defparam \mem~397 .power_up = "low";

dffeas \mem~464 (
	.clk(wire_pll7_clk_0),
	.d(out_data_62),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~464_q ),
	.prn(vcc));
defparam \mem~464 .is_wysiwyg = "true";
defparam \mem~464 .power_up = "low";

dffeas \mem~330 (
	.clk(wire_pll7_clk_0),
	.d(out_data_62),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~330_q ),
	.prn(vcc));
defparam \mem~330 .is_wysiwyg = "true";
defparam \mem~330 .power_up = "low";

cycloneive_lcell_comb \mem~860 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~464_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~330_q ),
	.cin(gnd),
	.combout(\mem~860_combout ),
	.cout());
defparam \mem~860 .lut_mask = 16'hE5E0;
defparam \mem~860 .sum_lutc_input = "datac";

dffeas \mem~531 (
	.clk(wire_pll7_clk_0),
	.d(out_data_62),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~531_q ),
	.prn(vcc));
defparam \mem~531 .is_wysiwyg = "true";
defparam \mem~531 .power_up = "low";

cycloneive_lcell_comb \mem~861 (
	.dataa(\mem~397_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~860_combout ),
	.datad(\mem~531_q ),
	.cin(gnd),
	.combout(\mem~861_combout ),
	.cout());
defparam \mem~861 .lut_mask = 16'hF838;
defparam \mem~861 .sum_lutc_input = "datac";

dffeas \mem~196 (
	.clk(wire_pll7_clk_0),
	.d(out_data_62),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~196_q ),
	.prn(vcc));
defparam \mem~196 .is_wysiwyg = "true";
defparam \mem~196 .power_up = "low";

dffeas \mem~129 (
	.clk(wire_pll7_clk_0),
	.d(out_data_62),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~129_q ),
	.prn(vcc));
defparam \mem~129 .is_wysiwyg = "true";
defparam \mem~129 .power_up = "low";

dffeas \mem~62 (
	.clk(wire_pll7_clk_0),
	.d(out_data_62),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~62_q ),
	.prn(vcc));
defparam \mem~62 .is_wysiwyg = "true";
defparam \mem~62 .power_up = "low";

cycloneive_lcell_comb \mem~862 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~129_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~62_q ),
	.cin(gnd),
	.combout(\mem~862_combout ),
	.cout());
defparam \mem~862 .lut_mask = 16'hE5E0;
defparam \mem~862 .sum_lutc_input = "datac";

dffeas \mem~263 (
	.clk(wire_pll7_clk_0),
	.d(out_data_62),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~263_q ),
	.prn(vcc));
defparam \mem~263 .is_wysiwyg = "true";
defparam \mem~263 .power_up = "low";

cycloneive_lcell_comb \mem~863 (
	.dataa(\mem~196_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~862_combout ),
	.datad(\mem~263_q ),
	.cin(gnd),
	.combout(\mem~863_combout ),
	.cout());
defparam \mem~863 .lut_mask = 16'hF838;
defparam \mem~863 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~864 (
	.dataa(\mem~861_combout ),
	.datab(\mem~863_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~864_combout ),
	.cout());
defparam \mem~864 .lut_mask = 16'hAACC;
defparam \mem~864 .sum_lutc_input = "datac";

dffeas \internal_out_payload[64] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~864_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[64]~q ),
	.prn(vcc));
defparam \internal_out_payload[64] .is_wysiwyg = "true";
defparam \internal_out_payload[64] .power_up = "low";

dffeas \mem~398 (
	.clk(wire_pll7_clk_0),
	.d(out_data_63),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~398_q ),
	.prn(vcc));
defparam \mem~398 .is_wysiwyg = "true";
defparam \mem~398 .power_up = "low";

dffeas \mem~465 (
	.clk(wire_pll7_clk_0),
	.d(out_data_63),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~465_q ),
	.prn(vcc));
defparam \mem~465 .is_wysiwyg = "true";
defparam \mem~465 .power_up = "low";

dffeas \mem~331 (
	.clk(wire_pll7_clk_0),
	.d(out_data_63),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~331_q ),
	.prn(vcc));
defparam \mem~331 .is_wysiwyg = "true";
defparam \mem~331 .power_up = "low";

cycloneive_lcell_comb \mem~865 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~465_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~331_q ),
	.cin(gnd),
	.combout(\mem~865_combout ),
	.cout());
defparam \mem~865 .lut_mask = 16'hE5E0;
defparam \mem~865 .sum_lutc_input = "datac";

dffeas \mem~532 (
	.clk(wire_pll7_clk_0),
	.d(out_data_63),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~532_q ),
	.prn(vcc));
defparam \mem~532 .is_wysiwyg = "true";
defparam \mem~532 .power_up = "low";

cycloneive_lcell_comb \mem~866 (
	.dataa(\mem~398_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~865_combout ),
	.datad(\mem~532_q ),
	.cin(gnd),
	.combout(\mem~866_combout ),
	.cout());
defparam \mem~866 .lut_mask = 16'hF838;
defparam \mem~866 .sum_lutc_input = "datac";

dffeas \mem~197 (
	.clk(wire_pll7_clk_0),
	.d(out_data_63),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~197_q ),
	.prn(vcc));
defparam \mem~197 .is_wysiwyg = "true";
defparam \mem~197 .power_up = "low";

dffeas \mem~130 (
	.clk(wire_pll7_clk_0),
	.d(out_data_63),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~130_q ),
	.prn(vcc));
defparam \mem~130 .is_wysiwyg = "true";
defparam \mem~130 .power_up = "low";

dffeas \mem~63 (
	.clk(wire_pll7_clk_0),
	.d(out_data_63),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~63_q ),
	.prn(vcc));
defparam \mem~63 .is_wysiwyg = "true";
defparam \mem~63 .power_up = "low";

cycloneive_lcell_comb \mem~867 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~130_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~63_q ),
	.cin(gnd),
	.combout(\mem~867_combout ),
	.cout());
defparam \mem~867 .lut_mask = 16'hE5E0;
defparam \mem~867 .sum_lutc_input = "datac";

dffeas \mem~264 (
	.clk(wire_pll7_clk_0),
	.d(out_data_63),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~264_q ),
	.prn(vcc));
defparam \mem~264 .is_wysiwyg = "true";
defparam \mem~264 .power_up = "low";

cycloneive_lcell_comb \mem~868 (
	.dataa(\mem~197_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~867_combout ),
	.datad(\mem~264_q ),
	.cin(gnd),
	.combout(\mem~868_combout ),
	.cout());
defparam \mem~868 .lut_mask = 16'hF838;
defparam \mem~868 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~869 (
	.dataa(\mem~866_combout ),
	.datab(\mem~868_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~869_combout ),
	.cout());
defparam \mem~869 .lut_mask = 16'hAACC;
defparam \mem~869 .sum_lutc_input = "datac";

dffeas \internal_out_payload[65] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~869_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[65]~q ),
	.prn(vcc));
defparam \internal_out_payload[65] .is_wysiwyg = "true";
defparam \internal_out_payload[65] .power_up = "low";

dffeas \mem~401 (
	.clk(wire_pll7_clk_0),
	.d(source_endofpacket),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~401_q ),
	.prn(vcc));
defparam \mem~401 .is_wysiwyg = "true";
defparam \mem~401 .power_up = "low";

dffeas \mem~468 (
	.clk(wire_pll7_clk_0),
	.d(source_endofpacket),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~468_q ),
	.prn(vcc));
defparam \mem~468 .is_wysiwyg = "true";
defparam \mem~468 .power_up = "low";

dffeas \mem~334 (
	.clk(wire_pll7_clk_0),
	.d(source_endofpacket),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~334_q ),
	.prn(vcc));
defparam \mem~334 .is_wysiwyg = "true";
defparam \mem~334 .power_up = "low";

cycloneive_lcell_comb \mem~870 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~468_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~334_q ),
	.cin(gnd),
	.combout(\mem~870_combout ),
	.cout());
defparam \mem~870 .lut_mask = 16'hE5E0;
defparam \mem~870 .sum_lutc_input = "datac";

dffeas \mem~535 (
	.clk(wire_pll7_clk_0),
	.d(source_endofpacket),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~535_q ),
	.prn(vcc));
defparam \mem~535 .is_wysiwyg = "true";
defparam \mem~535 .power_up = "low";

cycloneive_lcell_comb \mem~871 (
	.dataa(\mem~401_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~870_combout ),
	.datad(\mem~535_q ),
	.cin(gnd),
	.combout(\mem~871_combout ),
	.cout());
defparam \mem~871 .lut_mask = 16'hF838;
defparam \mem~871 .sum_lutc_input = "datac";

dffeas \mem~200 (
	.clk(wire_pll7_clk_0),
	.d(source_endofpacket),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~200_q ),
	.prn(vcc));
defparam \mem~200 .is_wysiwyg = "true";
defparam \mem~200 .power_up = "low";

dffeas \mem~133 (
	.clk(wire_pll7_clk_0),
	.d(source_endofpacket),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~133_q ),
	.prn(vcc));
defparam \mem~133 .is_wysiwyg = "true";
defparam \mem~133 .power_up = "low";

dffeas \mem~66 (
	.clk(wire_pll7_clk_0),
	.d(source_endofpacket),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~66_q ),
	.prn(vcc));
defparam \mem~66 .is_wysiwyg = "true";
defparam \mem~66 .power_up = "low";

cycloneive_lcell_comb \mem~872 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~133_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~66_q ),
	.cin(gnd),
	.combout(\mem~872_combout ),
	.cout());
defparam \mem~872 .lut_mask = 16'hE5E0;
defparam \mem~872 .sum_lutc_input = "datac";

dffeas \mem~267 (
	.clk(wire_pll7_clk_0),
	.d(source_endofpacket),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~267_q ),
	.prn(vcc));
defparam \mem~267 .is_wysiwyg = "true";
defparam \mem~267 .power_up = "low";

cycloneive_lcell_comb \mem~873 (
	.dataa(\mem~200_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~872_combout ),
	.datad(\mem~267_q ),
	.cin(gnd),
	.combout(\mem~873_combout ),
	.cout());
defparam \mem~873 .lut_mask = 16'hF838;
defparam \mem~873 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~874 (
	.dataa(\mem~871_combout ),
	.datab(\mem~873_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~874_combout ),
	.cout());
defparam \mem~874 .lut_mask = 16'hAACC;
defparam \mem~874 .sum_lutc_input = "datac";

dffeas \internal_out_payload[160] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~874_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[160]~q ),
	.prn(vcc));
defparam \internal_out_payload[160] .is_wysiwyg = "true";
defparam \internal_out_payload[160] .power_up = "low";

dffeas \in_wr_ptr[3] (
	.clk(wire_pll7_clk_0),
	.d(\next_in_wr_ptr[3]~5_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\in_wr_ptr[3]~q ),
	.prn(vcc));
defparam \in_wr_ptr[3] .is_wysiwyg = "true";
defparam \in_wr_ptr[3] .power_up = "low";

cycloneive_lcell_comb \Add0~0 (
	.dataa(\in_wr_ptr[0]~q ),
	.datab(\in_wr_ptr[1]~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout());
defparam \Add0~0 .lut_mask = 16'h8888;
defparam \Add0~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \next_in_wr_ptr[3]~5 (
	.dataa(\in_wr_ptr[3]~q ),
	.datab(\in_wr_ptr[2]~q ),
	.datac(\next_in_wr_ptr~2_combout ),
	.datad(\Add0~0_combout ),
	.cin(gnd),
	.combout(\next_in_wr_ptr[3]~5_combout ),
	.cout());
defparam \next_in_wr_ptr[3]~5 .lut_mask = 16'h6AAA;
defparam \next_in_wr_ptr[3]~5 .sum_lutc_input = "datac";

cycloneive_lcell_comb \full~0 (
	.dataa(\read_crosser|sync[3].u|dreg[1]~q ),
	.datab(\read_crosser|sync[2].u|dreg[1]~q ),
	.datac(\next_in_wr_ptr[3]~5_combout ),
	.datad(\next_in_wr_ptr[2]~6_combout ),
	.cin(gnd),
	.combout(\full~0_combout ),
	.cout());
defparam \full~0 .lut_mask = 16'h4218;
defparam \full~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \full~1 (
	.dataa(\next_in_wr_ptr[1]~4_combout ),
	.datab(\read_crosser|sync[0].u|dreg[1]~q ),
	.datac(\next_in_wr_ptr[0]~3_combout ),
	.datad(\full~0_combout ),
	.cin(gnd),
	.combout(\full~1_combout ),
	.cout());
defparam \full~1 .lut_mask = 16'h6900;
defparam \full~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \full~2 (
	.dataa(\read_crosser|sync[1].u|dreg[1]~q ),
	.datab(\next_in_wr_ptr[2]~6_combout ),
	.datac(\next_in_wr_ptr[1]~4_combout ),
	.datad(\full~1_combout ),
	.cin(gnd),
	.combout(\full~2_combout ),
	.cout());
defparam \full~2 .lut_mask = 16'h6900;
defparam \full~2 .sum_lutc_input = "datac";

endmodule

module cycloneiv_altera_dcfifo_synchronizer_bundle_8 (
	wire_pll7_clk_0,
	r_sync_rst,
	dreg_1,
	dreg_11,
	dreg_12,
	dreg_13,
	out_rd_ptr_gray_1,
	out_rd_ptr_gray_0,
	out_rd_ptr_gray_3,
	out_rd_ptr_gray_2)/* synthesis synthesis_greybox=0 */;
input 	wire_pll7_clk_0;
input 	r_sync_rst;
output 	dreg_1;
output 	dreg_11;
output 	dreg_12;
output 	dreg_13;
input 	out_rd_ptr_gray_1;
input 	out_rd_ptr_gray_0;
input 	out_rd_ptr_gray_3;
input 	out_rd_ptr_gray_2;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;



cycloneiv_altera_std_synchronizer_nocut_35 \sync[3].u (
	.clk(wire_pll7_clk_0),
	.reset_n(r_sync_rst),
	.dreg_1(dreg_12),
	.din(out_rd_ptr_gray_3));

cycloneiv_altera_std_synchronizer_nocut_34 \sync[2].u (
	.clk(wire_pll7_clk_0),
	.reset_n(r_sync_rst),
	.dreg_1(dreg_13),
	.din(out_rd_ptr_gray_2));

cycloneiv_altera_std_synchronizer_nocut_33 \sync[1].u (
	.clk(wire_pll7_clk_0),
	.reset_n(r_sync_rst),
	.dreg_1(dreg_1),
	.din(out_rd_ptr_gray_1));

cycloneiv_altera_std_synchronizer_nocut_32 \sync[0].u (
	.clk(wire_pll7_clk_0),
	.reset_n(r_sync_rst),
	.dreg_1(dreg_11),
	.din(out_rd_ptr_gray_0));

endmodule

module cycloneiv_altera_std_synchronizer_nocut_32 (
	clk,
	reset_n,
	dreg_1,
	din)/* synthesis synthesis_greybox=0 */;
input 	clk;
input 	reset_n;
output 	dreg_1;
input 	din;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \din_s1~q ;
wire \dreg[0]~q ;


dffeas \dreg[1] (
	.clk(clk),
	.d(\dreg[0]~q ),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(dreg_1),
	.prn(vcc));
defparam \dreg[1] .is_wysiwyg = "true";
defparam \dreg[1] .power_up = "low";

dffeas din_s1(
	.clk(clk),
	.d(din),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\din_s1~q ),
	.prn(vcc));
defparam din_s1.is_wysiwyg = "true";
defparam din_s1.power_up = "low";

dffeas \dreg[0] (
	.clk(clk),
	.d(\din_s1~q ),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\dreg[0]~q ),
	.prn(vcc));
defparam \dreg[0] .is_wysiwyg = "true";
defparam \dreg[0] .power_up = "low";

endmodule

module cycloneiv_altera_std_synchronizer_nocut_33 (
	clk,
	reset_n,
	dreg_1,
	din)/* synthesis synthesis_greybox=0 */;
input 	clk;
input 	reset_n;
output 	dreg_1;
input 	din;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \din_s1~q ;
wire \dreg[0]~q ;


dffeas \dreg[1] (
	.clk(clk),
	.d(\dreg[0]~q ),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(dreg_1),
	.prn(vcc));
defparam \dreg[1] .is_wysiwyg = "true";
defparam \dreg[1] .power_up = "low";

dffeas din_s1(
	.clk(clk),
	.d(din),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\din_s1~q ),
	.prn(vcc));
defparam din_s1.is_wysiwyg = "true";
defparam din_s1.power_up = "low";

dffeas \dreg[0] (
	.clk(clk),
	.d(\din_s1~q ),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\dreg[0]~q ),
	.prn(vcc));
defparam \dreg[0] .is_wysiwyg = "true";
defparam \dreg[0] .power_up = "low";

endmodule

module cycloneiv_altera_std_synchronizer_nocut_34 (
	clk,
	reset_n,
	dreg_1,
	din)/* synthesis synthesis_greybox=0 */;
input 	clk;
input 	reset_n;
output 	dreg_1;
input 	din;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \din_s1~q ;
wire \dreg[0]~q ;


dffeas \dreg[1] (
	.clk(clk),
	.d(\dreg[0]~q ),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(dreg_1),
	.prn(vcc));
defparam \dreg[1] .is_wysiwyg = "true";
defparam \dreg[1] .power_up = "low";

dffeas din_s1(
	.clk(clk),
	.d(din),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\din_s1~q ),
	.prn(vcc));
defparam din_s1.is_wysiwyg = "true";
defparam din_s1.power_up = "low";

dffeas \dreg[0] (
	.clk(clk),
	.d(\din_s1~q ),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\dreg[0]~q ),
	.prn(vcc));
defparam \dreg[0] .is_wysiwyg = "true";
defparam \dreg[0] .power_up = "low";

endmodule

module cycloneiv_altera_std_synchronizer_nocut_35 (
	clk,
	reset_n,
	dreg_1,
	din)/* synthesis synthesis_greybox=0 */;
input 	clk;
input 	reset_n;
output 	dreg_1;
input 	din;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \din_s1~q ;
wire \dreg[0]~q ;


dffeas \dreg[1] (
	.clk(clk),
	.d(\dreg[0]~q ),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(dreg_1),
	.prn(vcc));
defparam \dreg[1] .is_wysiwyg = "true";
defparam \dreg[1] .power_up = "low";

dffeas din_s1(
	.clk(clk),
	.d(din),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\din_s1~q ),
	.prn(vcc));
defparam din_s1.is_wysiwyg = "true";
defparam din_s1.power_up = "low";

dffeas \dreg[0] (
	.clk(clk),
	.d(\din_s1~q ),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\dreg[0]~q ),
	.prn(vcc));
defparam \dreg[0] .is_wysiwyg = "true";
defparam \dreg[0] .power_up = "low";

endmodule

module cycloneiv_altera_dcfifo_synchronizer_bundle_9 (
	altera_reset_synchronizer_int_chain_out,
	dreg_1,
	dreg_11,
	dreg_12,
	dreg_13,
	in_wr_ptr_gray_0,
	in_wr_ptr_gray_1,
	in_wr_ptr_gray_2,
	in_wr_ptr_gray_3,
	clock_bridge_0_in_clk_clk)/* synthesis synthesis_greybox=0 */;
input 	altera_reset_synchronizer_int_chain_out;
output 	dreg_1;
output 	dreg_11;
output 	dreg_12;
output 	dreg_13;
input 	in_wr_ptr_gray_0;
input 	in_wr_ptr_gray_1;
input 	in_wr_ptr_gray_2;
input 	in_wr_ptr_gray_3;
input 	clock_bridge_0_in_clk_clk;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;



cycloneiv_altera_std_synchronizer_nocut_39 \sync[3].u (
	.reset_n(altera_reset_synchronizer_int_chain_out),
	.dreg_1(dreg_13),
	.din(in_wr_ptr_gray_3),
	.clk(clock_bridge_0_in_clk_clk));

cycloneiv_altera_std_synchronizer_nocut_38 \sync[2].u (
	.reset_n(altera_reset_synchronizer_int_chain_out),
	.dreg_1(dreg_12),
	.din(in_wr_ptr_gray_2),
	.clk(clock_bridge_0_in_clk_clk));

cycloneiv_altera_std_synchronizer_nocut_37 \sync[1].u (
	.reset_n(altera_reset_synchronizer_int_chain_out),
	.dreg_1(dreg_11),
	.din(in_wr_ptr_gray_1),
	.clk(clock_bridge_0_in_clk_clk));

cycloneiv_altera_std_synchronizer_nocut_36 \sync[0].u (
	.reset_n(altera_reset_synchronizer_int_chain_out),
	.dreg_1(dreg_1),
	.din(in_wr_ptr_gray_0),
	.clk(clock_bridge_0_in_clk_clk));

endmodule

module cycloneiv_altera_std_synchronizer_nocut_36 (
	reset_n,
	dreg_1,
	din,
	clk)/* synthesis synthesis_greybox=0 */;
input 	reset_n;
output 	dreg_1;
input 	din;
input 	clk;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \din_s1~q ;
wire \dreg[0]~q ;


dffeas \dreg[1] (
	.clk(clk),
	.d(\dreg[0]~q ),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(dreg_1),
	.prn(vcc));
defparam \dreg[1] .is_wysiwyg = "true";
defparam \dreg[1] .power_up = "low";

dffeas din_s1(
	.clk(clk),
	.d(din),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\din_s1~q ),
	.prn(vcc));
defparam din_s1.is_wysiwyg = "true";
defparam din_s1.power_up = "low";

dffeas \dreg[0] (
	.clk(clk),
	.d(\din_s1~q ),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\dreg[0]~q ),
	.prn(vcc));
defparam \dreg[0] .is_wysiwyg = "true";
defparam \dreg[0] .power_up = "low";

endmodule

module cycloneiv_altera_std_synchronizer_nocut_37 (
	reset_n,
	dreg_1,
	din,
	clk)/* synthesis synthesis_greybox=0 */;
input 	reset_n;
output 	dreg_1;
input 	din;
input 	clk;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \din_s1~q ;
wire \dreg[0]~q ;


dffeas \dreg[1] (
	.clk(clk),
	.d(\dreg[0]~q ),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(dreg_1),
	.prn(vcc));
defparam \dreg[1] .is_wysiwyg = "true";
defparam \dreg[1] .power_up = "low";

dffeas din_s1(
	.clk(clk),
	.d(din),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\din_s1~q ),
	.prn(vcc));
defparam din_s1.is_wysiwyg = "true";
defparam din_s1.power_up = "low";

dffeas \dreg[0] (
	.clk(clk),
	.d(\din_s1~q ),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\dreg[0]~q ),
	.prn(vcc));
defparam \dreg[0] .is_wysiwyg = "true";
defparam \dreg[0] .power_up = "low";

endmodule

module cycloneiv_altera_std_synchronizer_nocut_38 (
	reset_n,
	dreg_1,
	din,
	clk)/* synthesis synthesis_greybox=0 */;
input 	reset_n;
output 	dreg_1;
input 	din;
input 	clk;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \din_s1~q ;
wire \dreg[0]~q ;


dffeas \dreg[1] (
	.clk(clk),
	.d(\dreg[0]~q ),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(dreg_1),
	.prn(vcc));
defparam \dreg[1] .is_wysiwyg = "true";
defparam \dreg[1] .power_up = "low";

dffeas din_s1(
	.clk(clk),
	.d(din),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\din_s1~q ),
	.prn(vcc));
defparam din_s1.is_wysiwyg = "true";
defparam din_s1.power_up = "low";

dffeas \dreg[0] (
	.clk(clk),
	.d(\din_s1~q ),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\dreg[0]~q ),
	.prn(vcc));
defparam \dreg[0] .is_wysiwyg = "true";
defparam \dreg[0] .power_up = "low";

endmodule

module cycloneiv_altera_std_synchronizer_nocut_39 (
	reset_n,
	dreg_1,
	din,
	clk)/* synthesis synthesis_greybox=0 */;
input 	reset_n;
output 	dreg_1;
input 	din;
input 	clk;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \din_s1~q ;
wire \dreg[0]~q ;


dffeas \dreg[1] (
	.clk(clk),
	.d(\dreg[0]~q ),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(dreg_1),
	.prn(vcc));
defparam \dreg[1] .is_wysiwyg = "true";
defparam \dreg[1] .power_up = "low";

dffeas din_s1(
	.clk(clk),
	.d(din),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\din_s1~q ),
	.prn(vcc));
defparam din_s1.is_wysiwyg = "true";
defparam din_s1.power_up = "low";

dffeas \dreg[0] (
	.clk(clk),
	.d(\din_s1~q ),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\dreg[0]~q ),
	.prn(vcc));
defparam \dreg[0] .is_wysiwyg = "true";
defparam \dreg[0] .power_up = "low";

endmodule

module cycloneiv_altera_avalon_dc_fifo_6 (
	wire_pll7_clk_0,
	altera_reset_synchronizer_int_chain_out,
	out_valid1,
	out_payload_146,
	full0,
	out_payload_147,
	out_payload_160,
	mem_144_0,
	mem_106_0,
	mem_107_0,
	next_in_wr_ptr,
	always0,
	rp_valid,
	full1,
	mem_145_0,
	source_endofpacket,
	r_sync_rst,
	clock_bridge_0_in_clk_clk)/* synthesis synthesis_greybox=0 */;
input 	wire_pll7_clk_0;
input 	altera_reset_synchronizer_int_chain_out;
output 	out_valid1;
output 	out_payload_146;
input 	full0;
output 	out_payload_147;
output 	out_payload_160;
input 	mem_144_0;
input 	mem_106_0;
input 	mem_107_0;
output 	next_in_wr_ptr;
input 	always0;
input 	rp_valid;
output 	full1;
input 	mem_145_0;
input 	source_endofpacket;
input 	r_sync_rst;
input 	clock_bridge_0_in_clk_clk;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \write_crosser|sync[0].u|dreg[1]~q ;
wire \write_crosser|sync[1].u|dreg[1]~q ;
wire \write_crosser|sync[2].u|dreg[1]~q ;
wire \write_crosser|sync[3].u|dreg[1]~q ;
wire \read_crosser|sync[1].u|dreg[1]~q ;
wire \read_crosser|sync[0].u|dreg[1]~q ;
wire \read_crosser|sync[3].u|dreg[1]~q ;
wire \read_crosser|sync[2].u|dreg[1]~q ;
wire \in_wr_ptr_gray[0]~q ;
wire \in_wr_ptr_gray[1]~q ;
wire \in_wr_ptr_gray[2]~q ;
wire \in_wr_ptr_gray[3]~q ;
wire \Add0~1_combout ;
wire \bin2gray~0_combout ;
wire \bin2gray~1_combout ;
wire \out_rd_ptr_gray[1]~q ;
wire \out_rd_ptr_gray[0]~q ;
wire \out_rd_ptr_gray[3]~q ;
wire \out_rd_ptr_gray[2]~q ;
wire \bin2gray~2_combout ;
wire \Add1~1_combout ;
wire \bin2gray~3_combout ;
wire \out_rd_ptr[0]~q ;
wire \mem_rd_ptr[0]~0_combout ;
wire \out_rd_ptr[1]~q ;
wire \next_out_rd_ptr~0_combout ;
wire \mem_rd_ptr[1]~1_combout ;
wire \out_rd_ptr[2]~q ;
wire \mem_rd_ptr[2]~2_combout ;
wire \out_rd_ptr[3]~q ;
wire \Add1~0_combout ;
wire \next_out_rd_ptr[3]~1_combout ;
wire \Equal0~0_combout ;
wire \Equal0~1_combout ;
wire \Equal0~2_combout ;
wire \empty~q ;
wire \internal_out_ready~combout ;
wire \next_in_wr_ptr~3_combout ;
wire \next_in_wr_ptr[0]~4_combout ;
wire \in_wr_ptr[0]~q ;
wire \next_in_wr_ptr[1]~5_combout ;
wire \in_wr_ptr[1]~q ;
wire \next_in_wr_ptr[2]~7_combout ;
wire \in_wr_ptr[2]~q ;
wire \mem~43_combout ;
wire \mem~15_q ;
wire \mem~44_combout ;
wire \mem~18_q ;
wire \mem~45_combout ;
wire \mem~12_q ;
wire \mem~28_combout ;
wire \mem~49_combout ;
wire \mem~21_q ;
wire \mem~29_combout ;
wire \mem~46_combout ;
wire \mem~6_q ;
wire \mem~47_combout ;
wire \mem~3_q ;
wire \mem~48_combout ;
wire \mem~0_q ;
wire \mem~30_combout ;
wire \mem~50_combout ;
wire \mem~9_q ;
wire \mem~31_combout ;
wire \mem~32_combout ;
wire \internal_out_payload[146]~q ;
wire \mem~16_q ;
wire \mem~19_q ;
wire \mem~13_q ;
wire \mem~33_combout ;
wire \mem~22_q ;
wire \mem~34_combout ;
wire \mem~7_q ;
wire \mem~4_q ;
wire \mem~1_q ;
wire \mem~35_combout ;
wire \mem~10_q ;
wire \mem~36_combout ;
wire \mem~37_combout ;
wire \internal_out_payload[147]~q ;
wire \mem~17_q ;
wire \mem~20_q ;
wire \mem~14_q ;
wire \mem~38_combout ;
wire \mem~23_q ;
wire \mem~39_combout ;
wire \mem~8_q ;
wire \mem~5_q ;
wire \mem~2_q ;
wire \mem~40_combout ;
wire \mem~11_q ;
wire \mem~41_combout ;
wire \mem~42_combout ;
wire \internal_out_payload[160]~q ;
wire \in_wr_ptr[3]~q ;
wire \Add0~0_combout ;
wire \next_in_wr_ptr[3]~6_combout ;
wire \full~0_combout ;
wire \full~1_combout ;
wire \full~2_combout ;


cycloneiv_altera_dcfifo_synchronizer_bundle_10 read_crosser(
	.wire_pll7_clk_0(wire_pll7_clk_0),
	.r_sync_rst(r_sync_rst),
	.dreg_1(\read_crosser|sync[1].u|dreg[1]~q ),
	.dreg_11(\read_crosser|sync[0].u|dreg[1]~q ),
	.dreg_12(\read_crosser|sync[3].u|dreg[1]~q ),
	.dreg_13(\read_crosser|sync[2].u|dreg[1]~q ),
	.out_rd_ptr_gray_1(\out_rd_ptr_gray[1]~q ),
	.out_rd_ptr_gray_0(\out_rd_ptr_gray[0]~q ),
	.out_rd_ptr_gray_3(\out_rd_ptr_gray[3]~q ),
	.out_rd_ptr_gray_2(\out_rd_ptr_gray[2]~q ));

cycloneiv_altera_dcfifo_synchronizer_bundle_11 write_crosser(
	.altera_reset_synchronizer_int_chain_out(altera_reset_synchronizer_int_chain_out),
	.dreg_1(\write_crosser|sync[0].u|dreg[1]~q ),
	.dreg_11(\write_crosser|sync[1].u|dreg[1]~q ),
	.dreg_12(\write_crosser|sync[2].u|dreg[1]~q ),
	.dreg_13(\write_crosser|sync[3].u|dreg[1]~q ),
	.in_wr_ptr_gray_0(\in_wr_ptr_gray[0]~q ),
	.in_wr_ptr_gray_1(\in_wr_ptr_gray[1]~q ),
	.in_wr_ptr_gray_2(\in_wr_ptr_gray[2]~q ),
	.in_wr_ptr_gray_3(\in_wr_ptr_gray[3]~q ),
	.clock_bridge_0_in_clk_clk(clock_bridge_0_in_clk_clk));

dffeas \in_wr_ptr_gray[0] (
	.clk(wire_pll7_clk_0),
	.d(\Add0~1_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\in_wr_ptr_gray[0]~q ),
	.prn(vcc));
defparam \in_wr_ptr_gray[0] .is_wysiwyg = "true";
defparam \in_wr_ptr_gray[0] .power_up = "low";

dffeas \in_wr_ptr_gray[1] (
	.clk(wire_pll7_clk_0),
	.d(\bin2gray~0_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\in_wr_ptr_gray[1]~q ),
	.prn(vcc));
defparam \in_wr_ptr_gray[1] .is_wysiwyg = "true";
defparam \in_wr_ptr_gray[1] .power_up = "low";

dffeas \in_wr_ptr_gray[2] (
	.clk(wire_pll7_clk_0),
	.d(\bin2gray~1_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\in_wr_ptr_gray[2]~q ),
	.prn(vcc));
defparam \in_wr_ptr_gray[2] .is_wysiwyg = "true";
defparam \in_wr_ptr_gray[2] .power_up = "low";

dffeas \in_wr_ptr_gray[3] (
	.clk(wire_pll7_clk_0),
	.d(\in_wr_ptr[3]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\in_wr_ptr_gray[3]~q ),
	.prn(vcc));
defparam \in_wr_ptr_gray[3] .is_wysiwyg = "true";
defparam \in_wr_ptr_gray[3] .power_up = "low";

cycloneive_lcell_comb \Add0~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\in_wr_ptr[0]~q ),
	.datad(\in_wr_ptr[1]~q ),
	.cin(gnd),
	.combout(\Add0~1_combout ),
	.cout());
defparam \Add0~1 .lut_mask = 16'h0FF0;
defparam \Add0~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \bin2gray~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\in_wr_ptr[1]~q ),
	.datad(\in_wr_ptr[2]~q ),
	.cin(gnd),
	.combout(\bin2gray~0_combout ),
	.cout());
defparam \bin2gray~0 .lut_mask = 16'h0FF0;
defparam \bin2gray~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \bin2gray~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\in_wr_ptr[2]~q ),
	.datad(\in_wr_ptr[3]~q ),
	.cin(gnd),
	.combout(\bin2gray~1_combout ),
	.cout());
defparam \bin2gray~1 .lut_mask = 16'h0FF0;
defparam \bin2gray~1 .sum_lutc_input = "datac";

dffeas \out_rd_ptr_gray[1] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\bin2gray~2_combout ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\out_rd_ptr_gray[1]~q ),
	.prn(vcc));
defparam \out_rd_ptr_gray[1] .is_wysiwyg = "true";
defparam \out_rd_ptr_gray[1] .power_up = "low";

dffeas \out_rd_ptr_gray[0] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\Add1~1_combout ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\out_rd_ptr_gray[0]~q ),
	.prn(vcc));
defparam \out_rd_ptr_gray[0] .is_wysiwyg = "true";
defparam \out_rd_ptr_gray[0] .power_up = "low";

dffeas \out_rd_ptr_gray[3] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\out_rd_ptr[3]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\out_rd_ptr_gray[3]~q ),
	.prn(vcc));
defparam \out_rd_ptr_gray[3] .is_wysiwyg = "true";
defparam \out_rd_ptr_gray[3] .power_up = "low";

dffeas \out_rd_ptr_gray[2] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\bin2gray~3_combout ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\out_rd_ptr_gray[2]~q ),
	.prn(vcc));
defparam \out_rd_ptr_gray[2] .is_wysiwyg = "true";
defparam \out_rd_ptr_gray[2] .power_up = "low";

cycloneive_lcell_comb \bin2gray~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\out_rd_ptr[1]~q ),
	.datad(\out_rd_ptr[2]~q ),
	.cin(gnd),
	.combout(\bin2gray~2_combout ),
	.cout());
defparam \bin2gray~2 .lut_mask = 16'h0FF0;
defparam \bin2gray~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add1~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\out_rd_ptr[1]~q ),
	.datad(\out_rd_ptr[0]~q ),
	.cin(gnd),
	.combout(\Add1~1_combout ),
	.cout());
defparam \Add1~1 .lut_mask = 16'h0FF0;
defparam \Add1~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \bin2gray~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\out_rd_ptr[2]~q ),
	.datad(\out_rd_ptr[3]~q ),
	.cin(gnd),
	.combout(\bin2gray~3_combout ),
	.cout());
defparam \bin2gray~3 .lut_mask = 16'h0FF0;
defparam \bin2gray~3 .sum_lutc_input = "datac";

dffeas out_valid(
	.clk(clock_bridge_0_in_clk_clk),
	.d(\empty~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_valid1),
	.prn(vcc));
defparam out_valid.is_wysiwyg = "true";
defparam out_valid.power_up = "low";

dffeas \out_payload[146] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[146]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_146),
	.prn(vcc));
defparam \out_payload[146] .is_wysiwyg = "true";
defparam \out_payload[146] .power_up = "low";

dffeas \out_payload[147] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[147]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_147),
	.prn(vcc));
defparam \out_payload[147] .is_wysiwyg = "true";
defparam \out_payload[147] .power_up = "low";

dffeas \out_payload[160] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[160]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_160),
	.prn(vcc));
defparam \out_payload[160] .is_wysiwyg = "true";
defparam \out_payload[160] .power_up = "low";

cycloneive_lcell_comb \next_in_wr_ptr~2 (
	.dataa(mem_106_0),
	.datab(gnd),
	.datac(gnd),
	.datad(mem_107_0),
	.cin(gnd),
	.combout(next_in_wr_ptr),
	.cout());
defparam \next_in_wr_ptr~2 .lut_mask = 16'h00AA;
defparam \next_in_wr_ptr~2 .sum_lutc_input = "datac";

dffeas full(
	.clk(wire_pll7_clk_0),
	.d(\full~2_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(full1),
	.prn(vcc));
defparam full.is_wysiwyg = "true";
defparam full.power_up = "low";

dffeas \out_rd_ptr[0] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem_rd_ptr[0]~0_combout ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\out_rd_ptr[0]~q ),
	.prn(vcc));
defparam \out_rd_ptr[0] .is_wysiwyg = "true";
defparam \out_rd_ptr[0] .power_up = "low";

cycloneive_lcell_comb \mem_rd_ptr[0]~0 (
	.dataa(full0),
	.datab(out_valid1),
	.datac(\out_rd_ptr[0]~q ),
	.datad(\empty~q ),
	.cin(gnd),
	.combout(\mem_rd_ptr[0]~0_combout ),
	.cout());
defparam \mem_rd_ptr[0]~0 .lut_mask = 16'h87F0;
defparam \mem_rd_ptr[0]~0 .sum_lutc_input = "datac";

dffeas \out_rd_ptr[1] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem_rd_ptr[1]~1_combout ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\out_rd_ptr[1]~q ),
	.prn(vcc));
defparam \out_rd_ptr[1] .is_wysiwyg = "true";
defparam \out_rd_ptr[1] .power_up = "low";

cycloneive_lcell_comb \next_out_rd_ptr~0 (
	.dataa(\empty~q ),
	.datab(gnd),
	.datac(full0),
	.datad(out_valid1),
	.cin(gnd),
	.combout(\next_out_rd_ptr~0_combout ),
	.cout());
defparam \next_out_rd_ptr~0 .lut_mask = 16'h0AAA;
defparam \next_out_rd_ptr~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem_rd_ptr[1]~1 (
	.dataa(gnd),
	.datab(\out_rd_ptr[1]~q ),
	.datac(\next_out_rd_ptr~0_combout ),
	.datad(\out_rd_ptr[0]~q ),
	.cin(gnd),
	.combout(\mem_rd_ptr[1]~1_combout ),
	.cout());
defparam \mem_rd_ptr[1]~1 .lut_mask = 16'h3CCC;
defparam \mem_rd_ptr[1]~1 .sum_lutc_input = "datac";

dffeas \out_rd_ptr[2] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem_rd_ptr[2]~2_combout ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\out_rd_ptr[2]~q ),
	.prn(vcc));
defparam \out_rd_ptr[2] .is_wysiwyg = "true";
defparam \out_rd_ptr[2] .power_up = "low";

cycloneive_lcell_comb \mem_rd_ptr[2]~2 (
	.dataa(\out_rd_ptr[2]~q ),
	.datab(\next_out_rd_ptr~0_combout ),
	.datac(\out_rd_ptr[1]~q ),
	.datad(\out_rd_ptr[0]~q ),
	.cin(gnd),
	.combout(\mem_rd_ptr[2]~2_combout ),
	.cout());
defparam \mem_rd_ptr[2]~2 .lut_mask = 16'h6AAA;
defparam \mem_rd_ptr[2]~2 .sum_lutc_input = "datac";

dffeas \out_rd_ptr[3] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\next_out_rd_ptr[3]~1_combout ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\out_rd_ptr[3]~q ),
	.prn(vcc));
defparam \out_rd_ptr[3] .is_wysiwyg = "true";
defparam \out_rd_ptr[3] .power_up = "low";

cycloneive_lcell_comb \Add1~0 (
	.dataa(\out_rd_ptr[3]~q ),
	.datab(\out_rd_ptr[1]~q ),
	.datac(\out_rd_ptr[0]~q ),
	.datad(\out_rd_ptr[2]~q ),
	.cin(gnd),
	.combout(\Add1~0_combout ),
	.cout());
defparam \Add1~0 .lut_mask = 16'h6AAA;
defparam \Add1~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \next_out_rd_ptr[3]~1 (
	.dataa(\Add1~0_combout ),
	.datab(\out_rd_ptr[3]~q ),
	.datac(gnd),
	.datad(\next_out_rd_ptr~0_combout ),
	.cin(gnd),
	.combout(\next_out_rd_ptr[3]~1_combout ),
	.cout());
defparam \next_out_rd_ptr[3]~1 .lut_mask = 16'hAACC;
defparam \next_out_rd_ptr[3]~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Equal0~0 (
	.dataa(\write_crosser|sync[2].u|dreg[1]~q ),
	.datab(\write_crosser|sync[3].u|dreg[1]~q ),
	.datac(\mem_rd_ptr[2]~2_combout ),
	.datad(\next_out_rd_ptr[3]~1_combout ),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
defparam \Equal0~0 .lut_mask = 16'h472E;
defparam \Equal0~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Equal0~1 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\write_crosser|sync[1].u|dreg[1]~q ),
	.datac(\mem_rd_ptr[2]~2_combout ),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
defparam \Equal0~1 .lut_mask = 16'h355C;
defparam \Equal0~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Equal0~2 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\write_crosser|sync[0].u|dreg[1]~q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\Equal0~1_combout ),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
defparam \Equal0~2 .lut_mask = 16'h9FF6;
defparam \Equal0~2 .sum_lutc_input = "datac";

dffeas empty(
	.clk(clock_bridge_0_in_clk_clk),
	.d(\Equal0~2_combout ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\empty~q ),
	.prn(vcc));
defparam empty.is_wysiwyg = "true";
defparam empty.power_up = "low";

cycloneive_lcell_comb internal_out_ready(
	.dataa(gnd),
	.datab(gnd),
	.datac(full0),
	.datad(out_valid1),
	.cin(gnd),
	.combout(\internal_out_ready~combout ),
	.cout());
defparam internal_out_ready.lut_mask = 16'h0FFF;
defparam internal_out_ready.sum_lutc_input = "datac";

cycloneive_lcell_comb \next_in_wr_ptr~3 (
	.dataa(next_in_wr_ptr),
	.datab(always0),
	.datac(rp_valid),
	.datad(full1),
	.cin(gnd),
	.combout(\next_in_wr_ptr~3_combout ),
	.cout());
defparam \next_in_wr_ptr~3 .lut_mask = 16'h008A;
defparam \next_in_wr_ptr~3 .sum_lutc_input = "datac";

cycloneive_lcell_comb \next_in_wr_ptr[0]~4 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\in_wr_ptr[0]~q ),
	.datad(\next_in_wr_ptr~3_combout ),
	.cin(gnd),
	.combout(\next_in_wr_ptr[0]~4_combout ),
	.cout());
defparam \next_in_wr_ptr[0]~4 .lut_mask = 16'h0FF0;
defparam \next_in_wr_ptr[0]~4 .sum_lutc_input = "datac";

dffeas \in_wr_ptr[0] (
	.clk(wire_pll7_clk_0),
	.d(\next_in_wr_ptr[0]~4_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\in_wr_ptr[0]~q ),
	.prn(vcc));
defparam \in_wr_ptr[0] .is_wysiwyg = "true";
defparam \in_wr_ptr[0] .power_up = "low";

cycloneive_lcell_comb \next_in_wr_ptr[1]~5 (
	.dataa(gnd),
	.datab(\in_wr_ptr[1]~q ),
	.datac(\in_wr_ptr[0]~q ),
	.datad(\next_in_wr_ptr~3_combout ),
	.cin(gnd),
	.combout(\next_in_wr_ptr[1]~5_combout ),
	.cout());
defparam \next_in_wr_ptr[1]~5 .lut_mask = 16'h3CCC;
defparam \next_in_wr_ptr[1]~5 .sum_lutc_input = "datac";

dffeas \in_wr_ptr[1] (
	.clk(wire_pll7_clk_0),
	.d(\next_in_wr_ptr[1]~5_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\in_wr_ptr[1]~q ),
	.prn(vcc));
defparam \in_wr_ptr[1] .is_wysiwyg = "true";
defparam \in_wr_ptr[1] .power_up = "low";

cycloneive_lcell_comb \next_in_wr_ptr[2]~7 (
	.dataa(\in_wr_ptr[0]~q ),
	.datab(\in_wr_ptr[1]~q ),
	.datac(\in_wr_ptr[2]~q ),
	.datad(\next_in_wr_ptr~3_combout ),
	.cin(gnd),
	.combout(\next_in_wr_ptr[2]~7_combout ),
	.cout());
defparam \next_in_wr_ptr[2]~7 .lut_mask = 16'h78F0;
defparam \next_in_wr_ptr[2]~7 .sum_lutc_input = "datac";

dffeas \in_wr_ptr[2] (
	.clk(wire_pll7_clk_0),
	.d(\next_in_wr_ptr[2]~7_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\in_wr_ptr[2]~q ),
	.prn(vcc));
defparam \in_wr_ptr[2] .is_wysiwyg = "true";
defparam \in_wr_ptr[2] .power_up = "low";

cycloneive_lcell_comb \mem~43 (
	.dataa(\in_wr_ptr[0]~q ),
	.datab(\in_wr_ptr[2]~q ),
	.datac(\next_in_wr_ptr~3_combout ),
	.datad(\in_wr_ptr[1]~q ),
	.cin(gnd),
	.combout(\mem~43_combout ),
	.cout());
defparam \mem~43 .lut_mask = 16'h0080;
defparam \mem~43 .sum_lutc_input = "datac";

dffeas \mem~15 (
	.clk(wire_pll7_clk_0),
	.d(mem_144_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~43_combout ),
	.q(\mem~15_q ),
	.prn(vcc));
defparam \mem~15 .is_wysiwyg = "true";
defparam \mem~15 .power_up = "low";

cycloneive_lcell_comb \mem~44 (
	.dataa(\in_wr_ptr[1]~q ),
	.datab(\in_wr_ptr[2]~q ),
	.datac(\next_in_wr_ptr~3_combout ),
	.datad(\in_wr_ptr[0]~q ),
	.cin(gnd),
	.combout(\mem~44_combout ),
	.cout());
defparam \mem~44 .lut_mask = 16'h0080;
defparam \mem~44 .sum_lutc_input = "datac";

dffeas \mem~18 (
	.clk(wire_pll7_clk_0),
	.d(mem_144_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~44_combout ),
	.q(\mem~18_q ),
	.prn(vcc));
defparam \mem~18 .is_wysiwyg = "true";
defparam \mem~18 .power_up = "low";

cycloneive_lcell_comb \mem~45 (
	.dataa(\in_wr_ptr[2]~q ),
	.datab(\next_in_wr_ptr~3_combout ),
	.datac(\in_wr_ptr[0]~q ),
	.datad(\in_wr_ptr[1]~q ),
	.cin(gnd),
	.combout(\mem~45_combout ),
	.cout());
defparam \mem~45 .lut_mask = 16'h0008;
defparam \mem~45 .sum_lutc_input = "datac";

dffeas \mem~12 (
	.clk(wire_pll7_clk_0),
	.d(mem_144_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~45_combout ),
	.q(\mem~12_q ),
	.prn(vcc));
defparam \mem~12 .is_wysiwyg = "true";
defparam \mem~12 .power_up = "low";

cycloneive_lcell_comb \mem~28 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~18_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~12_q ),
	.cin(gnd),
	.combout(\mem~28_combout ),
	.cout());
defparam \mem~28 .lut_mask = 16'hE5E0;
defparam \mem~28 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~49 (
	.dataa(\in_wr_ptr[0]~q ),
	.datab(\in_wr_ptr[1]~q ),
	.datac(\in_wr_ptr[2]~q ),
	.datad(\next_in_wr_ptr~3_combout ),
	.cin(gnd),
	.combout(\mem~49_combout ),
	.cout());
defparam \mem~49 .lut_mask = 16'h8000;
defparam \mem~49 .sum_lutc_input = "datac";

dffeas \mem~21 (
	.clk(wire_pll7_clk_0),
	.d(mem_144_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~49_combout ),
	.q(\mem~21_q ),
	.prn(vcc));
defparam \mem~21 .is_wysiwyg = "true";
defparam \mem~21 .power_up = "low";

cycloneive_lcell_comb \mem~29 (
	.dataa(\mem~15_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~28_combout ),
	.datad(\mem~21_q ),
	.cin(gnd),
	.combout(\mem~29_combout ),
	.cout());
defparam \mem~29 .lut_mask = 16'hF838;
defparam \mem~29 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~46 (
	.dataa(\in_wr_ptr[1]~q ),
	.datab(\next_in_wr_ptr~3_combout ),
	.datac(\in_wr_ptr[0]~q ),
	.datad(\in_wr_ptr[2]~q ),
	.cin(gnd),
	.combout(\mem~46_combout ),
	.cout());
defparam \mem~46 .lut_mask = 16'h0008;
defparam \mem~46 .sum_lutc_input = "datac";

dffeas \mem~6 (
	.clk(wire_pll7_clk_0),
	.d(mem_144_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~46_combout ),
	.q(\mem~6_q ),
	.prn(vcc));
defparam \mem~6 .is_wysiwyg = "true";
defparam \mem~6 .power_up = "low";

cycloneive_lcell_comb \mem~47 (
	.dataa(\in_wr_ptr[0]~q ),
	.datab(\next_in_wr_ptr~3_combout ),
	.datac(\in_wr_ptr[1]~q ),
	.datad(\in_wr_ptr[2]~q ),
	.cin(gnd),
	.combout(\mem~47_combout ),
	.cout());
defparam \mem~47 .lut_mask = 16'h0008;
defparam \mem~47 .sum_lutc_input = "datac";

dffeas \mem~3 (
	.clk(wire_pll7_clk_0),
	.d(mem_144_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~47_combout ),
	.q(\mem~3_q ),
	.prn(vcc));
defparam \mem~3 .is_wysiwyg = "true";
defparam \mem~3 .power_up = "low";

cycloneive_lcell_comb \mem~48 (
	.dataa(\next_in_wr_ptr~3_combout ),
	.datab(\in_wr_ptr[0]~q ),
	.datac(\in_wr_ptr[1]~q ),
	.datad(\in_wr_ptr[2]~q ),
	.cin(gnd),
	.combout(\mem~48_combout ),
	.cout());
defparam \mem~48 .lut_mask = 16'h0002;
defparam \mem~48 .sum_lutc_input = "datac";

dffeas \mem~0 (
	.clk(wire_pll7_clk_0),
	.d(mem_144_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~48_combout ),
	.q(\mem~0_q ),
	.prn(vcc));
defparam \mem~0 .is_wysiwyg = "true";
defparam \mem~0 .power_up = "low";

cycloneive_lcell_comb \mem~30 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~3_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~0_q ),
	.cin(gnd),
	.combout(\mem~30_combout ),
	.cout());
defparam \mem~30 .lut_mask = 16'hE5E0;
defparam \mem~30 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~50 (
	.dataa(\in_wr_ptr[0]~q ),
	.datab(\in_wr_ptr[1]~q ),
	.datac(\next_in_wr_ptr~3_combout ),
	.datad(\in_wr_ptr[2]~q ),
	.cin(gnd),
	.combout(\mem~50_combout ),
	.cout());
defparam \mem~50 .lut_mask = 16'h0080;
defparam \mem~50 .sum_lutc_input = "datac";

dffeas \mem~9 (
	.clk(wire_pll7_clk_0),
	.d(mem_144_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~50_combout ),
	.q(\mem~9_q ),
	.prn(vcc));
defparam \mem~9 .is_wysiwyg = "true";
defparam \mem~9 .power_up = "low";

cycloneive_lcell_comb \mem~31 (
	.dataa(\mem~6_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~30_combout ),
	.datad(\mem~9_q ),
	.cin(gnd),
	.combout(\mem~31_combout ),
	.cout());
defparam \mem~31 .lut_mask = 16'hF838;
defparam \mem~31 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~32 (
	.dataa(\mem~29_combout ),
	.datab(\mem~31_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~32_combout ),
	.cout());
defparam \mem~32 .lut_mask = 16'hAACC;
defparam \mem~32 .sum_lutc_input = "datac";

dffeas \internal_out_payload[146] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[146]~q ),
	.prn(vcc));
defparam \internal_out_payload[146] .is_wysiwyg = "true";
defparam \internal_out_payload[146] .power_up = "low";

dffeas \mem~16 (
	.clk(wire_pll7_clk_0),
	.d(mem_145_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~43_combout ),
	.q(\mem~16_q ),
	.prn(vcc));
defparam \mem~16 .is_wysiwyg = "true";
defparam \mem~16 .power_up = "low";

dffeas \mem~19 (
	.clk(wire_pll7_clk_0),
	.d(mem_145_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~44_combout ),
	.q(\mem~19_q ),
	.prn(vcc));
defparam \mem~19 .is_wysiwyg = "true";
defparam \mem~19 .power_up = "low";

dffeas \mem~13 (
	.clk(wire_pll7_clk_0),
	.d(mem_145_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~45_combout ),
	.q(\mem~13_q ),
	.prn(vcc));
defparam \mem~13 .is_wysiwyg = "true";
defparam \mem~13 .power_up = "low";

cycloneive_lcell_comb \mem~33 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~19_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~13_q ),
	.cin(gnd),
	.combout(\mem~33_combout ),
	.cout());
defparam \mem~33 .lut_mask = 16'hE5E0;
defparam \mem~33 .sum_lutc_input = "datac";

dffeas \mem~22 (
	.clk(wire_pll7_clk_0),
	.d(mem_145_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~49_combout ),
	.q(\mem~22_q ),
	.prn(vcc));
defparam \mem~22 .is_wysiwyg = "true";
defparam \mem~22 .power_up = "low";

cycloneive_lcell_comb \mem~34 (
	.dataa(\mem~16_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~33_combout ),
	.datad(\mem~22_q ),
	.cin(gnd),
	.combout(\mem~34_combout ),
	.cout());
defparam \mem~34 .lut_mask = 16'hF838;
defparam \mem~34 .sum_lutc_input = "datac";

dffeas \mem~7 (
	.clk(wire_pll7_clk_0),
	.d(mem_145_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~46_combout ),
	.q(\mem~7_q ),
	.prn(vcc));
defparam \mem~7 .is_wysiwyg = "true";
defparam \mem~7 .power_up = "low";

dffeas \mem~4 (
	.clk(wire_pll7_clk_0),
	.d(mem_145_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~47_combout ),
	.q(\mem~4_q ),
	.prn(vcc));
defparam \mem~4 .is_wysiwyg = "true";
defparam \mem~4 .power_up = "low";

dffeas \mem~1 (
	.clk(wire_pll7_clk_0),
	.d(mem_145_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~48_combout ),
	.q(\mem~1_q ),
	.prn(vcc));
defparam \mem~1 .is_wysiwyg = "true";
defparam \mem~1 .power_up = "low";

cycloneive_lcell_comb \mem~35 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~4_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~1_q ),
	.cin(gnd),
	.combout(\mem~35_combout ),
	.cout());
defparam \mem~35 .lut_mask = 16'hE5E0;
defparam \mem~35 .sum_lutc_input = "datac";

dffeas \mem~10 (
	.clk(wire_pll7_clk_0),
	.d(mem_145_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~50_combout ),
	.q(\mem~10_q ),
	.prn(vcc));
defparam \mem~10 .is_wysiwyg = "true";
defparam \mem~10 .power_up = "low";

cycloneive_lcell_comb \mem~36 (
	.dataa(\mem~7_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~35_combout ),
	.datad(\mem~10_q ),
	.cin(gnd),
	.combout(\mem~36_combout ),
	.cout());
defparam \mem~36 .lut_mask = 16'hF838;
defparam \mem~36 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~37 (
	.dataa(\mem~34_combout ),
	.datab(\mem~36_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~37_combout ),
	.cout());
defparam \mem~37 .lut_mask = 16'hAACC;
defparam \mem~37 .sum_lutc_input = "datac";

dffeas \internal_out_payload[147] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[147]~q ),
	.prn(vcc));
defparam \internal_out_payload[147] .is_wysiwyg = "true";
defparam \internal_out_payload[147] .power_up = "low";

dffeas \mem~17 (
	.clk(wire_pll7_clk_0),
	.d(source_endofpacket),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~43_combout ),
	.q(\mem~17_q ),
	.prn(vcc));
defparam \mem~17 .is_wysiwyg = "true";
defparam \mem~17 .power_up = "low";

dffeas \mem~20 (
	.clk(wire_pll7_clk_0),
	.d(source_endofpacket),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~44_combout ),
	.q(\mem~20_q ),
	.prn(vcc));
defparam \mem~20 .is_wysiwyg = "true";
defparam \mem~20 .power_up = "low";

dffeas \mem~14 (
	.clk(wire_pll7_clk_0),
	.d(source_endofpacket),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~45_combout ),
	.q(\mem~14_q ),
	.prn(vcc));
defparam \mem~14 .is_wysiwyg = "true";
defparam \mem~14 .power_up = "low";

cycloneive_lcell_comb \mem~38 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~20_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~14_q ),
	.cin(gnd),
	.combout(\mem~38_combout ),
	.cout());
defparam \mem~38 .lut_mask = 16'hE5E0;
defparam \mem~38 .sum_lutc_input = "datac";

dffeas \mem~23 (
	.clk(wire_pll7_clk_0),
	.d(source_endofpacket),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~49_combout ),
	.q(\mem~23_q ),
	.prn(vcc));
defparam \mem~23 .is_wysiwyg = "true";
defparam \mem~23 .power_up = "low";

cycloneive_lcell_comb \mem~39 (
	.dataa(\mem~17_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~38_combout ),
	.datad(\mem~23_q ),
	.cin(gnd),
	.combout(\mem~39_combout ),
	.cout());
defparam \mem~39 .lut_mask = 16'hF838;
defparam \mem~39 .sum_lutc_input = "datac";

dffeas \mem~8 (
	.clk(wire_pll7_clk_0),
	.d(source_endofpacket),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~46_combout ),
	.q(\mem~8_q ),
	.prn(vcc));
defparam \mem~8 .is_wysiwyg = "true";
defparam \mem~8 .power_up = "low";

dffeas \mem~5 (
	.clk(wire_pll7_clk_0),
	.d(source_endofpacket),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~47_combout ),
	.q(\mem~5_q ),
	.prn(vcc));
defparam \mem~5 .is_wysiwyg = "true";
defparam \mem~5 .power_up = "low";

dffeas \mem~2 (
	.clk(wire_pll7_clk_0),
	.d(source_endofpacket),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~48_combout ),
	.q(\mem~2_q ),
	.prn(vcc));
defparam \mem~2 .is_wysiwyg = "true";
defparam \mem~2 .power_up = "low";

cycloneive_lcell_comb \mem~40 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~5_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~2_q ),
	.cin(gnd),
	.combout(\mem~40_combout ),
	.cout());
defparam \mem~40 .lut_mask = 16'hE5E0;
defparam \mem~40 .sum_lutc_input = "datac";

dffeas \mem~11 (
	.clk(wire_pll7_clk_0),
	.d(source_endofpacket),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~50_combout ),
	.q(\mem~11_q ),
	.prn(vcc));
defparam \mem~11 .is_wysiwyg = "true";
defparam \mem~11 .power_up = "low";

cycloneive_lcell_comb \mem~41 (
	.dataa(\mem~8_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~40_combout ),
	.datad(\mem~11_q ),
	.cin(gnd),
	.combout(\mem~41_combout ),
	.cout());
defparam \mem~41 .lut_mask = 16'hF838;
defparam \mem~41 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~42 (
	.dataa(\mem~39_combout ),
	.datab(\mem~41_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~42_combout ),
	.cout());
defparam \mem~42 .lut_mask = 16'hAACC;
defparam \mem~42 .sum_lutc_input = "datac";

dffeas \internal_out_payload[160] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[160]~q ),
	.prn(vcc));
defparam \internal_out_payload[160] .is_wysiwyg = "true";
defparam \internal_out_payload[160] .power_up = "low";

dffeas \in_wr_ptr[3] (
	.clk(wire_pll7_clk_0),
	.d(\next_in_wr_ptr[3]~6_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\in_wr_ptr[3]~q ),
	.prn(vcc));
defparam \in_wr_ptr[3] .is_wysiwyg = "true";
defparam \in_wr_ptr[3] .power_up = "low";

cycloneive_lcell_comb \Add0~0 (
	.dataa(\in_wr_ptr[0]~q ),
	.datab(\in_wr_ptr[1]~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout());
defparam \Add0~0 .lut_mask = 16'h8888;
defparam \Add0~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \next_in_wr_ptr[3]~6 (
	.dataa(\in_wr_ptr[3]~q ),
	.datab(\in_wr_ptr[2]~q ),
	.datac(\next_in_wr_ptr~3_combout ),
	.datad(\Add0~0_combout ),
	.cin(gnd),
	.combout(\next_in_wr_ptr[3]~6_combout ),
	.cout());
defparam \next_in_wr_ptr[3]~6 .lut_mask = 16'h6AAA;
defparam \next_in_wr_ptr[3]~6 .sum_lutc_input = "datac";

cycloneive_lcell_comb \full~0 (
	.dataa(\read_crosser|sync[3].u|dreg[1]~q ),
	.datab(\read_crosser|sync[2].u|dreg[1]~q ),
	.datac(\next_in_wr_ptr[3]~6_combout ),
	.datad(\next_in_wr_ptr[2]~7_combout ),
	.cin(gnd),
	.combout(\full~0_combout ),
	.cout());
defparam \full~0 .lut_mask = 16'h4218;
defparam \full~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \full~1 (
	.dataa(\next_in_wr_ptr[1]~5_combout ),
	.datab(\read_crosser|sync[0].u|dreg[1]~q ),
	.datac(\next_in_wr_ptr[0]~4_combout ),
	.datad(\full~0_combout ),
	.cin(gnd),
	.combout(\full~1_combout ),
	.cout());
defparam \full~1 .lut_mask = 16'h6900;
defparam \full~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \full~2 (
	.dataa(\read_crosser|sync[1].u|dreg[1]~q ),
	.datab(\next_in_wr_ptr[2]~7_combout ),
	.datac(\next_in_wr_ptr[1]~5_combout ),
	.datad(\full~1_combout ),
	.cin(gnd),
	.combout(\full~2_combout ),
	.cout());
defparam \full~2 .lut_mask = 16'h6900;
defparam \full~2 .sum_lutc_input = "datac";

endmodule

module cycloneiv_altera_dcfifo_synchronizer_bundle_10 (
	wire_pll7_clk_0,
	r_sync_rst,
	dreg_1,
	dreg_11,
	dreg_12,
	dreg_13,
	out_rd_ptr_gray_1,
	out_rd_ptr_gray_0,
	out_rd_ptr_gray_3,
	out_rd_ptr_gray_2)/* synthesis synthesis_greybox=0 */;
input 	wire_pll7_clk_0;
input 	r_sync_rst;
output 	dreg_1;
output 	dreg_11;
output 	dreg_12;
output 	dreg_13;
input 	out_rd_ptr_gray_1;
input 	out_rd_ptr_gray_0;
input 	out_rd_ptr_gray_3;
input 	out_rd_ptr_gray_2;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;



cycloneiv_altera_std_synchronizer_nocut_43 \sync[3].u (
	.clk(wire_pll7_clk_0),
	.reset_n(r_sync_rst),
	.dreg_1(dreg_12),
	.din(out_rd_ptr_gray_3));

cycloneiv_altera_std_synchronizer_nocut_42 \sync[2].u (
	.clk(wire_pll7_clk_0),
	.reset_n(r_sync_rst),
	.dreg_1(dreg_13),
	.din(out_rd_ptr_gray_2));

cycloneiv_altera_std_synchronizer_nocut_41 \sync[1].u (
	.clk(wire_pll7_clk_0),
	.reset_n(r_sync_rst),
	.dreg_1(dreg_1),
	.din(out_rd_ptr_gray_1));

cycloneiv_altera_std_synchronizer_nocut_40 \sync[0].u (
	.clk(wire_pll7_clk_0),
	.reset_n(r_sync_rst),
	.dreg_1(dreg_11),
	.din(out_rd_ptr_gray_0));

endmodule

module cycloneiv_altera_std_synchronizer_nocut_40 (
	clk,
	reset_n,
	dreg_1,
	din)/* synthesis synthesis_greybox=0 */;
input 	clk;
input 	reset_n;
output 	dreg_1;
input 	din;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \din_s1~q ;
wire \dreg[0]~q ;


dffeas \dreg[1] (
	.clk(clk),
	.d(\dreg[0]~q ),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(dreg_1),
	.prn(vcc));
defparam \dreg[1] .is_wysiwyg = "true";
defparam \dreg[1] .power_up = "low";

dffeas din_s1(
	.clk(clk),
	.d(din),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\din_s1~q ),
	.prn(vcc));
defparam din_s1.is_wysiwyg = "true";
defparam din_s1.power_up = "low";

dffeas \dreg[0] (
	.clk(clk),
	.d(\din_s1~q ),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\dreg[0]~q ),
	.prn(vcc));
defparam \dreg[0] .is_wysiwyg = "true";
defparam \dreg[0] .power_up = "low";

endmodule

module cycloneiv_altera_std_synchronizer_nocut_41 (
	clk,
	reset_n,
	dreg_1,
	din)/* synthesis synthesis_greybox=0 */;
input 	clk;
input 	reset_n;
output 	dreg_1;
input 	din;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \din_s1~q ;
wire \dreg[0]~q ;


dffeas \dreg[1] (
	.clk(clk),
	.d(\dreg[0]~q ),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(dreg_1),
	.prn(vcc));
defparam \dreg[1] .is_wysiwyg = "true";
defparam \dreg[1] .power_up = "low";

dffeas din_s1(
	.clk(clk),
	.d(din),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\din_s1~q ),
	.prn(vcc));
defparam din_s1.is_wysiwyg = "true";
defparam din_s1.power_up = "low";

dffeas \dreg[0] (
	.clk(clk),
	.d(\din_s1~q ),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\dreg[0]~q ),
	.prn(vcc));
defparam \dreg[0] .is_wysiwyg = "true";
defparam \dreg[0] .power_up = "low";

endmodule

module cycloneiv_altera_std_synchronizer_nocut_42 (
	clk,
	reset_n,
	dreg_1,
	din)/* synthesis synthesis_greybox=0 */;
input 	clk;
input 	reset_n;
output 	dreg_1;
input 	din;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \din_s1~q ;
wire \dreg[0]~q ;


dffeas \dreg[1] (
	.clk(clk),
	.d(\dreg[0]~q ),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(dreg_1),
	.prn(vcc));
defparam \dreg[1] .is_wysiwyg = "true";
defparam \dreg[1] .power_up = "low";

dffeas din_s1(
	.clk(clk),
	.d(din),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\din_s1~q ),
	.prn(vcc));
defparam din_s1.is_wysiwyg = "true";
defparam din_s1.power_up = "low";

dffeas \dreg[0] (
	.clk(clk),
	.d(\din_s1~q ),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\dreg[0]~q ),
	.prn(vcc));
defparam \dreg[0] .is_wysiwyg = "true";
defparam \dreg[0] .power_up = "low";

endmodule

module cycloneiv_altera_std_synchronizer_nocut_43 (
	clk,
	reset_n,
	dreg_1,
	din)/* synthesis synthesis_greybox=0 */;
input 	clk;
input 	reset_n;
output 	dreg_1;
input 	din;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \din_s1~q ;
wire \dreg[0]~q ;


dffeas \dreg[1] (
	.clk(clk),
	.d(\dreg[0]~q ),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(dreg_1),
	.prn(vcc));
defparam \dreg[1] .is_wysiwyg = "true";
defparam \dreg[1] .power_up = "low";

dffeas din_s1(
	.clk(clk),
	.d(din),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\din_s1~q ),
	.prn(vcc));
defparam din_s1.is_wysiwyg = "true";
defparam din_s1.power_up = "low";

dffeas \dreg[0] (
	.clk(clk),
	.d(\din_s1~q ),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\dreg[0]~q ),
	.prn(vcc));
defparam \dreg[0] .is_wysiwyg = "true";
defparam \dreg[0] .power_up = "low";

endmodule

module cycloneiv_altera_dcfifo_synchronizer_bundle_11 (
	altera_reset_synchronizer_int_chain_out,
	dreg_1,
	dreg_11,
	dreg_12,
	dreg_13,
	in_wr_ptr_gray_0,
	in_wr_ptr_gray_1,
	in_wr_ptr_gray_2,
	in_wr_ptr_gray_3,
	clock_bridge_0_in_clk_clk)/* synthesis synthesis_greybox=0 */;
input 	altera_reset_synchronizer_int_chain_out;
output 	dreg_1;
output 	dreg_11;
output 	dreg_12;
output 	dreg_13;
input 	in_wr_ptr_gray_0;
input 	in_wr_ptr_gray_1;
input 	in_wr_ptr_gray_2;
input 	in_wr_ptr_gray_3;
input 	clock_bridge_0_in_clk_clk;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;



cycloneiv_altera_std_synchronizer_nocut_47 \sync[3].u (
	.reset_n(altera_reset_synchronizer_int_chain_out),
	.dreg_1(dreg_13),
	.din(in_wr_ptr_gray_3),
	.clk(clock_bridge_0_in_clk_clk));

cycloneiv_altera_std_synchronizer_nocut_46 \sync[2].u (
	.reset_n(altera_reset_synchronizer_int_chain_out),
	.dreg_1(dreg_12),
	.din(in_wr_ptr_gray_2),
	.clk(clock_bridge_0_in_clk_clk));

cycloneiv_altera_std_synchronizer_nocut_45 \sync[1].u (
	.reset_n(altera_reset_synchronizer_int_chain_out),
	.dreg_1(dreg_11),
	.din(in_wr_ptr_gray_1),
	.clk(clock_bridge_0_in_clk_clk));

cycloneiv_altera_std_synchronizer_nocut_44 \sync[0].u (
	.reset_n(altera_reset_synchronizer_int_chain_out),
	.dreg_1(dreg_1),
	.din(in_wr_ptr_gray_0),
	.clk(clock_bridge_0_in_clk_clk));

endmodule

module cycloneiv_altera_std_synchronizer_nocut_44 (
	reset_n,
	dreg_1,
	din,
	clk)/* synthesis synthesis_greybox=0 */;
input 	reset_n;
output 	dreg_1;
input 	din;
input 	clk;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \din_s1~q ;
wire \dreg[0]~q ;


dffeas \dreg[1] (
	.clk(clk),
	.d(\dreg[0]~q ),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(dreg_1),
	.prn(vcc));
defparam \dreg[1] .is_wysiwyg = "true";
defparam \dreg[1] .power_up = "low";

dffeas din_s1(
	.clk(clk),
	.d(din),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\din_s1~q ),
	.prn(vcc));
defparam din_s1.is_wysiwyg = "true";
defparam din_s1.power_up = "low";

dffeas \dreg[0] (
	.clk(clk),
	.d(\din_s1~q ),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\dreg[0]~q ),
	.prn(vcc));
defparam \dreg[0] .is_wysiwyg = "true";
defparam \dreg[0] .power_up = "low";

endmodule

module cycloneiv_altera_std_synchronizer_nocut_45 (
	reset_n,
	dreg_1,
	din,
	clk)/* synthesis synthesis_greybox=0 */;
input 	reset_n;
output 	dreg_1;
input 	din;
input 	clk;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \din_s1~q ;
wire \dreg[0]~q ;


dffeas \dreg[1] (
	.clk(clk),
	.d(\dreg[0]~q ),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(dreg_1),
	.prn(vcc));
defparam \dreg[1] .is_wysiwyg = "true";
defparam \dreg[1] .power_up = "low";

dffeas din_s1(
	.clk(clk),
	.d(din),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\din_s1~q ),
	.prn(vcc));
defparam din_s1.is_wysiwyg = "true";
defparam din_s1.power_up = "low";

dffeas \dreg[0] (
	.clk(clk),
	.d(\din_s1~q ),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\dreg[0]~q ),
	.prn(vcc));
defparam \dreg[0] .is_wysiwyg = "true";
defparam \dreg[0] .power_up = "low";

endmodule

module cycloneiv_altera_std_synchronizer_nocut_46 (
	reset_n,
	dreg_1,
	din,
	clk)/* synthesis synthesis_greybox=0 */;
input 	reset_n;
output 	dreg_1;
input 	din;
input 	clk;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \din_s1~q ;
wire \dreg[0]~q ;


dffeas \dreg[1] (
	.clk(clk),
	.d(\dreg[0]~q ),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(dreg_1),
	.prn(vcc));
defparam \dreg[1] .is_wysiwyg = "true";
defparam \dreg[1] .power_up = "low";

dffeas din_s1(
	.clk(clk),
	.d(din),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\din_s1~q ),
	.prn(vcc));
defparam din_s1.is_wysiwyg = "true";
defparam din_s1.power_up = "low";

dffeas \dreg[0] (
	.clk(clk),
	.d(\din_s1~q ),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\dreg[0]~q ),
	.prn(vcc));
defparam \dreg[0] .is_wysiwyg = "true";
defparam \dreg[0] .power_up = "low";

endmodule

module cycloneiv_altera_std_synchronizer_nocut_47 (
	reset_n,
	dreg_1,
	din,
	clk)/* synthesis synthesis_greybox=0 */;
input 	reset_n;
output 	dreg_1;
input 	din;
input 	clk;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \din_s1~q ;
wire \dreg[0]~q ;


dffeas \dreg[1] (
	.clk(clk),
	.d(\dreg[0]~q ),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(dreg_1),
	.prn(vcc));
defparam \dreg[1] .is_wysiwyg = "true";
defparam \dreg[1] .power_up = "low";

dffeas din_s1(
	.clk(clk),
	.d(din),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\din_s1~q ),
	.prn(vcc));
defparam din_s1.is_wysiwyg = "true";
defparam din_s1.power_up = "low";

dffeas \dreg[0] (
	.clk(clk),
	.d(\din_s1~q ),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\dreg[0]~q ),
	.prn(vcc));
defparam \dreg[0] .is_wysiwyg = "true";
defparam \dreg[0] .power_up = "low";

endmodule

module cycloneiv_altera_avalon_dc_fifo_7 (
	wire_pll7_clk_0,
	altera_reset_synchronizer_int_chain_out,
	out_valid1,
	out_payload_146,
	full0,
	out_payload_147,
	out_payload_2,
	out_payload_3,
	out_payload_4,
	out_payload_5,
	out_payload_6,
	out_payload_7,
	out_payload_8,
	out_payload_9,
	out_payload_10,
	out_payload_11,
	out_payload_12,
	out_payload_13,
	out_payload_14,
	out_payload_15,
	out_payload_16,
	out_payload_17,
	out_payload_18,
	out_payload_19,
	out_payload_20,
	out_payload_21,
	out_payload_22,
	out_payload_23,
	out_payload_24,
	out_payload_25,
	out_payload_26,
	out_payload_27,
	out_payload_28,
	out_payload_29,
	out_payload_30,
	out_payload_31,
	out_payload_32,
	out_payload_33,
	out_payload_34,
	out_payload_35,
	out_payload_36,
	out_payload_37,
	out_payload_38,
	out_payload_39,
	out_payload_40,
	out_payload_41,
	out_payload_42,
	out_payload_43,
	out_payload_44,
	out_payload_45,
	out_payload_46,
	out_payload_47,
	out_payload_48,
	out_payload_49,
	out_payload_50,
	out_payload_51,
	out_payload_52,
	out_payload_53,
	out_payload_54,
	out_payload_55,
	out_payload_56,
	out_payload_57,
	out_payload_58,
	out_payload_59,
	out_payload_60,
	out_payload_61,
	out_payload_62,
	out_payload_63,
	out_payload_64,
	out_payload_65,
	out_payload_160,
	mem_144_0,
	next_in_wr_ptr,
	always0,
	rp_valid,
	mem_145_0,
	full1,
	out_data_0,
	out_data_1,
	out_data_2,
	out_data_3,
	out_data_4,
	out_data_5,
	out_data_6,
	out_data_7,
	out_data_8,
	out_data_9,
	out_data_10,
	out_data_11,
	out_data_12,
	out_data_13,
	out_data_14,
	out_data_15,
	out_data_16,
	out_data_17,
	out_data_18,
	out_data_19,
	out_data_20,
	out_data_21,
	out_data_22,
	out_data_23,
	out_data_24,
	out_data_25,
	out_data_26,
	out_data_27,
	out_data_28,
	out_data_29,
	out_data_30,
	out_data_31,
	out_data_32,
	out_data_33,
	out_data_34,
	out_data_35,
	out_data_36,
	out_data_37,
	out_data_38,
	out_data_39,
	out_data_40,
	out_data_41,
	out_data_42,
	out_data_43,
	out_data_44,
	out_data_45,
	out_data_46,
	out_data_47,
	out_data_48,
	out_data_49,
	out_data_50,
	out_data_51,
	out_data_52,
	out_data_53,
	out_data_54,
	out_data_55,
	out_data_56,
	out_data_57,
	out_data_58,
	out_data_59,
	out_data_60,
	out_data_61,
	out_data_62,
	out_data_63,
	source_endofpacket,
	r_sync_rst,
	clock_bridge_0_in_clk_clk)/* synthesis synthesis_greybox=0 */;
input 	wire_pll7_clk_0;
input 	altera_reset_synchronizer_int_chain_out;
output 	out_valid1;
output 	out_payload_146;
input 	full0;
output 	out_payload_147;
output 	out_payload_2;
output 	out_payload_3;
output 	out_payload_4;
output 	out_payload_5;
output 	out_payload_6;
output 	out_payload_7;
output 	out_payload_8;
output 	out_payload_9;
output 	out_payload_10;
output 	out_payload_11;
output 	out_payload_12;
output 	out_payload_13;
output 	out_payload_14;
output 	out_payload_15;
output 	out_payload_16;
output 	out_payload_17;
output 	out_payload_18;
output 	out_payload_19;
output 	out_payload_20;
output 	out_payload_21;
output 	out_payload_22;
output 	out_payload_23;
output 	out_payload_24;
output 	out_payload_25;
output 	out_payload_26;
output 	out_payload_27;
output 	out_payload_28;
output 	out_payload_29;
output 	out_payload_30;
output 	out_payload_31;
output 	out_payload_32;
output 	out_payload_33;
output 	out_payload_34;
output 	out_payload_35;
output 	out_payload_36;
output 	out_payload_37;
output 	out_payload_38;
output 	out_payload_39;
output 	out_payload_40;
output 	out_payload_41;
output 	out_payload_42;
output 	out_payload_43;
output 	out_payload_44;
output 	out_payload_45;
output 	out_payload_46;
output 	out_payload_47;
output 	out_payload_48;
output 	out_payload_49;
output 	out_payload_50;
output 	out_payload_51;
output 	out_payload_52;
output 	out_payload_53;
output 	out_payload_54;
output 	out_payload_55;
output 	out_payload_56;
output 	out_payload_57;
output 	out_payload_58;
output 	out_payload_59;
output 	out_payload_60;
output 	out_payload_61;
output 	out_payload_62;
output 	out_payload_63;
output 	out_payload_64;
output 	out_payload_65;
output 	out_payload_160;
input 	mem_144_0;
input 	next_in_wr_ptr;
input 	always0;
input 	rp_valid;
input 	mem_145_0;
output 	full1;
input 	out_data_0;
input 	out_data_1;
input 	out_data_2;
input 	out_data_3;
input 	out_data_4;
input 	out_data_5;
input 	out_data_6;
input 	out_data_7;
input 	out_data_8;
input 	out_data_9;
input 	out_data_10;
input 	out_data_11;
input 	out_data_12;
input 	out_data_13;
input 	out_data_14;
input 	out_data_15;
input 	out_data_16;
input 	out_data_17;
input 	out_data_18;
input 	out_data_19;
input 	out_data_20;
input 	out_data_21;
input 	out_data_22;
input 	out_data_23;
input 	out_data_24;
input 	out_data_25;
input 	out_data_26;
input 	out_data_27;
input 	out_data_28;
input 	out_data_29;
input 	out_data_30;
input 	out_data_31;
input 	out_data_32;
input 	out_data_33;
input 	out_data_34;
input 	out_data_35;
input 	out_data_36;
input 	out_data_37;
input 	out_data_38;
input 	out_data_39;
input 	out_data_40;
input 	out_data_41;
input 	out_data_42;
input 	out_data_43;
input 	out_data_44;
input 	out_data_45;
input 	out_data_46;
input 	out_data_47;
input 	out_data_48;
input 	out_data_49;
input 	out_data_50;
input 	out_data_51;
input 	out_data_52;
input 	out_data_53;
input 	out_data_54;
input 	out_data_55;
input 	out_data_56;
input 	out_data_57;
input 	out_data_58;
input 	out_data_59;
input 	out_data_60;
input 	out_data_61;
input 	out_data_62;
input 	out_data_63;
input 	source_endofpacket;
input 	r_sync_rst;
input 	clock_bridge_0_in_clk_clk;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \write_crosser|sync[0].u|dreg[1]~q ;
wire \write_crosser|sync[1].u|dreg[1]~q ;
wire \write_crosser|sync[2].u|dreg[1]~q ;
wire \write_crosser|sync[3].u|dreg[1]~q ;
wire \read_crosser|sync[1].u|dreg[1]~q ;
wire \read_crosser|sync[0].u|dreg[1]~q ;
wire \read_crosser|sync[3].u|dreg[1]~q ;
wire \read_crosser|sync[2].u|dreg[1]~q ;
wire \in_wr_ptr_gray[0]~q ;
wire \in_wr_ptr_gray[1]~q ;
wire \in_wr_ptr_gray[2]~q ;
wire \in_wr_ptr_gray[3]~q ;
wire \Add0~1_combout ;
wire \bin2gray~0_combout ;
wire \bin2gray~1_combout ;
wire \out_rd_ptr_gray[1]~q ;
wire \out_rd_ptr_gray[0]~q ;
wire \out_rd_ptr_gray[3]~q ;
wire \out_rd_ptr_gray[2]~q ;
wire \bin2gray~2_combout ;
wire \Add1~1_combout ;
wire \bin2gray~3_combout ;
wire \out_rd_ptr[0]~q ;
wire \mem_rd_ptr[0]~0_combout ;
wire \out_rd_ptr[1]~q ;
wire \next_out_rd_ptr~0_combout ;
wire \mem_rd_ptr[1]~1_combout ;
wire \out_rd_ptr[2]~q ;
wire \mem_rd_ptr[2]~2_combout ;
wire \out_rd_ptr[3]~q ;
wire \Add1~0_combout ;
wire \next_out_rd_ptr[3]~1_combout ;
wire \Equal0~0_combout ;
wire \Equal0~1_combout ;
wire \Equal0~2_combout ;
wire \empty~q ;
wire \internal_out_ready~combout ;
wire \next_in_wr_ptr~2_combout ;
wire \next_in_wr_ptr[0]~3_combout ;
wire \in_wr_ptr[0]~q ;
wire \next_in_wr_ptr[1]~4_combout ;
wire \in_wr_ptr[1]~q ;
wire \next_in_wr_ptr[2]~6_combout ;
wire \in_wr_ptr[2]~q ;
wire \mem~875_combout ;
wire \mem~399_q ;
wire \mem~876_combout ;
wire \mem~466_q ;
wire \mem~877_combout ;
wire \mem~332_q ;
wire \mem~540_combout ;
wire \mem~881_combout ;
wire \mem~533_q ;
wire \mem~541_combout ;
wire \mem~878_combout ;
wire \mem~198_q ;
wire \mem~879_combout ;
wire \mem~131_q ;
wire \mem~880_combout ;
wire \mem~64_q ;
wire \mem~542_combout ;
wire \mem~882_combout ;
wire \mem~265_q ;
wire \mem~543_combout ;
wire \mem~544_combout ;
wire \internal_out_payload[146]~q ;
wire \mem~400_q ;
wire \mem~467_q ;
wire \mem~333_q ;
wire \mem~545_combout ;
wire \mem~534_q ;
wire \mem~546_combout ;
wire \mem~199_q ;
wire \mem~132_q ;
wire \mem~65_q ;
wire \mem~547_combout ;
wire \mem~266_q ;
wire \mem~548_combout ;
wire \mem~549_combout ;
wire \internal_out_payload[147]~q ;
wire \mem~335_q ;
wire \mem~402_q ;
wire \mem~268_q ;
wire \mem~550_combout ;
wire \mem~469_q ;
wire \mem~551_combout ;
wire \mem~134_q ;
wire \mem~67_q ;
wire \mem~0_q ;
wire \mem~552_combout ;
wire \mem~201_q ;
wire \mem~553_combout ;
wire \mem~554_combout ;
wire \internal_out_payload[2]~q ;
wire \mem~336_q ;
wire \mem~403_q ;
wire \mem~269_q ;
wire \mem~555_combout ;
wire \mem~470_q ;
wire \mem~556_combout ;
wire \mem~135_q ;
wire \mem~68_q ;
wire \mem~1_q ;
wire \mem~557_combout ;
wire \mem~202_q ;
wire \mem~558_combout ;
wire \mem~559_combout ;
wire \internal_out_payload[3]~q ;
wire \mem~337_q ;
wire \mem~404_q ;
wire \mem~270_q ;
wire \mem~560_combout ;
wire \mem~471_q ;
wire \mem~561_combout ;
wire \mem~136_q ;
wire \mem~69_q ;
wire \mem~2_q ;
wire \mem~562_combout ;
wire \mem~203_q ;
wire \mem~563_combout ;
wire \mem~564_combout ;
wire \internal_out_payload[4]~q ;
wire \mem~338_q ;
wire \mem~405_q ;
wire \mem~271_q ;
wire \mem~565_combout ;
wire \mem~472_q ;
wire \mem~566_combout ;
wire \mem~137_q ;
wire \mem~70_q ;
wire \mem~3_q ;
wire \mem~567_combout ;
wire \mem~204_q ;
wire \mem~568_combout ;
wire \mem~569_combout ;
wire \internal_out_payload[5]~q ;
wire \mem~339_q ;
wire \mem~406_q ;
wire \mem~272_q ;
wire \mem~570_combout ;
wire \mem~473_q ;
wire \mem~571_combout ;
wire \mem~138_q ;
wire \mem~71_q ;
wire \mem~4_q ;
wire \mem~572_combout ;
wire \mem~205_q ;
wire \mem~573_combout ;
wire \mem~574_combout ;
wire \internal_out_payload[6]~q ;
wire \mem~340_q ;
wire \mem~407_q ;
wire \mem~273_q ;
wire \mem~575_combout ;
wire \mem~474_q ;
wire \mem~576_combout ;
wire \mem~139_q ;
wire \mem~72_q ;
wire \mem~5_q ;
wire \mem~577_combout ;
wire \mem~206_q ;
wire \mem~578_combout ;
wire \mem~579_combout ;
wire \internal_out_payload[7]~q ;
wire \mem~341_q ;
wire \mem~408_q ;
wire \mem~274_q ;
wire \mem~580_combout ;
wire \mem~475_q ;
wire \mem~581_combout ;
wire \mem~140_q ;
wire \mem~73_q ;
wire \mem~6_q ;
wire \mem~582_combout ;
wire \mem~207_q ;
wire \mem~583_combout ;
wire \mem~584_combout ;
wire \internal_out_payload[8]~q ;
wire \mem~342_q ;
wire \mem~409_q ;
wire \mem~275_q ;
wire \mem~585_combout ;
wire \mem~476_q ;
wire \mem~586_combout ;
wire \mem~141_q ;
wire \mem~74_q ;
wire \mem~7_q ;
wire \mem~587_combout ;
wire \mem~208_q ;
wire \mem~588_combout ;
wire \mem~589_combout ;
wire \internal_out_payload[9]~q ;
wire \mem~343_q ;
wire \mem~410_q ;
wire \mem~276_q ;
wire \mem~590_combout ;
wire \mem~477_q ;
wire \mem~591_combout ;
wire \mem~142_q ;
wire \mem~75_q ;
wire \mem~8_q ;
wire \mem~592_combout ;
wire \mem~209_q ;
wire \mem~593_combout ;
wire \mem~594_combout ;
wire \internal_out_payload[10]~q ;
wire \mem~344_q ;
wire \mem~411_q ;
wire \mem~277_q ;
wire \mem~595_combout ;
wire \mem~478_q ;
wire \mem~596_combout ;
wire \mem~143_q ;
wire \mem~76_q ;
wire \mem~9_q ;
wire \mem~597_combout ;
wire \mem~210_q ;
wire \mem~598_combout ;
wire \mem~599_combout ;
wire \internal_out_payload[11]~q ;
wire \mem~345_q ;
wire \mem~412_q ;
wire \mem~278_q ;
wire \mem~600_combout ;
wire \mem~479_q ;
wire \mem~601_combout ;
wire \mem~144_q ;
wire \mem~77_q ;
wire \mem~10_q ;
wire \mem~602_combout ;
wire \mem~211_q ;
wire \mem~603_combout ;
wire \mem~604_combout ;
wire \internal_out_payload[12]~q ;
wire \mem~346_q ;
wire \mem~413_q ;
wire \mem~279_q ;
wire \mem~605_combout ;
wire \mem~480_q ;
wire \mem~606_combout ;
wire \mem~145_q ;
wire \mem~78_q ;
wire \mem~11_q ;
wire \mem~607_combout ;
wire \mem~212_q ;
wire \mem~608_combout ;
wire \mem~609_combout ;
wire \internal_out_payload[13]~q ;
wire \mem~347_q ;
wire \mem~414_q ;
wire \mem~280_q ;
wire \mem~610_combout ;
wire \mem~481_q ;
wire \mem~611_combout ;
wire \mem~146_q ;
wire \mem~79_q ;
wire \mem~12_q ;
wire \mem~612_combout ;
wire \mem~213_q ;
wire \mem~613_combout ;
wire \mem~614_combout ;
wire \internal_out_payload[14]~q ;
wire \mem~348_q ;
wire \mem~415_q ;
wire \mem~281_q ;
wire \mem~615_combout ;
wire \mem~482_q ;
wire \mem~616_combout ;
wire \mem~147_q ;
wire \mem~80_q ;
wire \mem~13_q ;
wire \mem~617_combout ;
wire \mem~214_q ;
wire \mem~618_combout ;
wire \mem~619_combout ;
wire \internal_out_payload[15]~q ;
wire \mem~349_q ;
wire \mem~416_q ;
wire \mem~282_q ;
wire \mem~620_combout ;
wire \mem~483_q ;
wire \mem~621_combout ;
wire \mem~148_q ;
wire \mem~81_q ;
wire \mem~14_q ;
wire \mem~622_combout ;
wire \mem~215_q ;
wire \mem~623_combout ;
wire \mem~624_combout ;
wire \internal_out_payload[16]~q ;
wire \mem~350_q ;
wire \mem~417_q ;
wire \mem~283_q ;
wire \mem~625_combout ;
wire \mem~484_q ;
wire \mem~626_combout ;
wire \mem~149_q ;
wire \mem~82_q ;
wire \mem~15_q ;
wire \mem~627_combout ;
wire \mem~216_q ;
wire \mem~628_combout ;
wire \mem~629_combout ;
wire \internal_out_payload[17]~q ;
wire \mem~351_q ;
wire \mem~418_q ;
wire \mem~284_q ;
wire \mem~630_combout ;
wire \mem~485_q ;
wire \mem~631_combout ;
wire \mem~150_q ;
wire \mem~83_q ;
wire \mem~16_q ;
wire \mem~632_combout ;
wire \mem~217_q ;
wire \mem~633_combout ;
wire \mem~634_combout ;
wire \internal_out_payload[18]~q ;
wire \mem~352_q ;
wire \mem~419_q ;
wire \mem~285_q ;
wire \mem~635_combout ;
wire \mem~486_q ;
wire \mem~636_combout ;
wire \mem~151_q ;
wire \mem~84_q ;
wire \mem~17_q ;
wire \mem~637_combout ;
wire \mem~218_q ;
wire \mem~638_combout ;
wire \mem~639_combout ;
wire \internal_out_payload[19]~q ;
wire \mem~353_q ;
wire \mem~420_q ;
wire \mem~286_q ;
wire \mem~640_combout ;
wire \mem~487_q ;
wire \mem~641_combout ;
wire \mem~152_q ;
wire \mem~85_q ;
wire \mem~18_q ;
wire \mem~642_combout ;
wire \mem~219_q ;
wire \mem~643_combout ;
wire \mem~644_combout ;
wire \internal_out_payload[20]~q ;
wire \mem~354_q ;
wire \mem~421_q ;
wire \mem~287_q ;
wire \mem~645_combout ;
wire \mem~488_q ;
wire \mem~646_combout ;
wire \mem~153_q ;
wire \mem~86_q ;
wire \mem~19_q ;
wire \mem~647_combout ;
wire \mem~220_q ;
wire \mem~648_combout ;
wire \mem~649_combout ;
wire \internal_out_payload[21]~q ;
wire \mem~355_q ;
wire \mem~422_q ;
wire \mem~288_q ;
wire \mem~650_combout ;
wire \mem~489_q ;
wire \mem~651_combout ;
wire \mem~154_q ;
wire \mem~87_q ;
wire \mem~20_q ;
wire \mem~652_combout ;
wire \mem~221_q ;
wire \mem~653_combout ;
wire \mem~654_combout ;
wire \internal_out_payload[22]~q ;
wire \mem~356_q ;
wire \mem~423_q ;
wire \mem~289_q ;
wire \mem~655_combout ;
wire \mem~490_q ;
wire \mem~656_combout ;
wire \mem~155_q ;
wire \mem~88_q ;
wire \mem~21_q ;
wire \mem~657_combout ;
wire \mem~222_q ;
wire \mem~658_combout ;
wire \mem~659_combout ;
wire \internal_out_payload[23]~q ;
wire \mem~357_q ;
wire \mem~424_q ;
wire \mem~290_q ;
wire \mem~660_combout ;
wire \mem~491_q ;
wire \mem~661_combout ;
wire \mem~156_q ;
wire \mem~89_q ;
wire \mem~22_q ;
wire \mem~662_combout ;
wire \mem~223_q ;
wire \mem~663_combout ;
wire \mem~664_combout ;
wire \internal_out_payload[24]~q ;
wire \mem~358_q ;
wire \mem~425_q ;
wire \mem~291_q ;
wire \mem~665_combout ;
wire \mem~492_q ;
wire \mem~666_combout ;
wire \mem~157_q ;
wire \mem~90_q ;
wire \mem~23_q ;
wire \mem~667_combout ;
wire \mem~224_q ;
wire \mem~668_combout ;
wire \mem~669_combout ;
wire \internal_out_payload[25]~q ;
wire \mem~359_q ;
wire \mem~426_q ;
wire \mem~292_q ;
wire \mem~670_combout ;
wire \mem~493_q ;
wire \mem~671_combout ;
wire \mem~158_q ;
wire \mem~91_q ;
wire \mem~24_q ;
wire \mem~672_combout ;
wire \mem~225_q ;
wire \mem~673_combout ;
wire \mem~674_combout ;
wire \internal_out_payload[26]~q ;
wire \mem~360_q ;
wire \mem~427_q ;
wire \mem~293_q ;
wire \mem~675_combout ;
wire \mem~494_q ;
wire \mem~676_combout ;
wire \mem~159_q ;
wire \mem~92_q ;
wire \mem~25_q ;
wire \mem~677_combout ;
wire \mem~226_q ;
wire \mem~678_combout ;
wire \mem~679_combout ;
wire \internal_out_payload[27]~q ;
wire \mem~361_q ;
wire \mem~428_q ;
wire \mem~294_q ;
wire \mem~680_combout ;
wire \mem~495_q ;
wire \mem~681_combout ;
wire \mem~160_q ;
wire \mem~93_q ;
wire \mem~26_q ;
wire \mem~682_combout ;
wire \mem~227_q ;
wire \mem~683_combout ;
wire \mem~684_combout ;
wire \internal_out_payload[28]~q ;
wire \mem~362_q ;
wire \mem~429_q ;
wire \mem~295_q ;
wire \mem~685_combout ;
wire \mem~496_q ;
wire \mem~686_combout ;
wire \mem~161_q ;
wire \mem~94_q ;
wire \mem~27_q ;
wire \mem~687_combout ;
wire \mem~228_q ;
wire \mem~688_combout ;
wire \mem~689_combout ;
wire \internal_out_payload[29]~q ;
wire \mem~363_q ;
wire \mem~430_q ;
wire \mem~296_q ;
wire \mem~690_combout ;
wire \mem~497_q ;
wire \mem~691_combout ;
wire \mem~162_q ;
wire \mem~95_q ;
wire \mem~28_q ;
wire \mem~692_combout ;
wire \mem~229_q ;
wire \mem~693_combout ;
wire \mem~694_combout ;
wire \internal_out_payload[30]~q ;
wire \mem~364_q ;
wire \mem~431_q ;
wire \mem~297_q ;
wire \mem~695_combout ;
wire \mem~498_q ;
wire \mem~696_combout ;
wire \mem~163_q ;
wire \mem~96_q ;
wire \mem~29_q ;
wire \mem~697_combout ;
wire \mem~230_q ;
wire \mem~698_combout ;
wire \mem~699_combout ;
wire \internal_out_payload[31]~q ;
wire \mem~365_q ;
wire \mem~432_q ;
wire \mem~298_q ;
wire \mem~700_combout ;
wire \mem~499_q ;
wire \mem~701_combout ;
wire \mem~164_q ;
wire \mem~97_q ;
wire \mem~30_q ;
wire \mem~702_combout ;
wire \mem~231_q ;
wire \mem~703_combout ;
wire \mem~704_combout ;
wire \internal_out_payload[32]~q ;
wire \mem~366_q ;
wire \mem~433_q ;
wire \mem~299_q ;
wire \mem~705_combout ;
wire \mem~500_q ;
wire \mem~706_combout ;
wire \mem~165_q ;
wire \mem~98_q ;
wire \mem~31_q ;
wire \mem~707_combout ;
wire \mem~232_q ;
wire \mem~708_combout ;
wire \mem~709_combout ;
wire \internal_out_payload[33]~q ;
wire \mem~367_q ;
wire \mem~434_q ;
wire \mem~300_q ;
wire \mem~710_combout ;
wire \mem~501_q ;
wire \mem~711_combout ;
wire \mem~166_q ;
wire \mem~99_q ;
wire \mem~32_q ;
wire \mem~712_combout ;
wire \mem~233_q ;
wire \mem~713_combout ;
wire \mem~714_combout ;
wire \internal_out_payload[34]~q ;
wire \mem~368_q ;
wire \mem~435_q ;
wire \mem~301_q ;
wire \mem~715_combout ;
wire \mem~502_q ;
wire \mem~716_combout ;
wire \mem~167_q ;
wire \mem~100_q ;
wire \mem~33_q ;
wire \mem~717_combout ;
wire \mem~234_q ;
wire \mem~718_combout ;
wire \mem~719_combout ;
wire \internal_out_payload[35]~q ;
wire \mem~369_q ;
wire \mem~436_q ;
wire \mem~302_q ;
wire \mem~720_combout ;
wire \mem~503_q ;
wire \mem~721_combout ;
wire \mem~168_q ;
wire \mem~101_q ;
wire \mem~34_q ;
wire \mem~722_combout ;
wire \mem~235_q ;
wire \mem~723_combout ;
wire \mem~724_combout ;
wire \internal_out_payload[36]~q ;
wire \mem~370_q ;
wire \mem~437_q ;
wire \mem~303_q ;
wire \mem~725_combout ;
wire \mem~504_q ;
wire \mem~726_combout ;
wire \mem~169_q ;
wire \mem~102_q ;
wire \mem~35_q ;
wire \mem~727_combout ;
wire \mem~236_q ;
wire \mem~728_combout ;
wire \mem~729_combout ;
wire \internal_out_payload[37]~q ;
wire \mem~371_q ;
wire \mem~438_q ;
wire \mem~304_q ;
wire \mem~730_combout ;
wire \mem~505_q ;
wire \mem~731_combout ;
wire \mem~170_q ;
wire \mem~103_q ;
wire \mem~36_q ;
wire \mem~732_combout ;
wire \mem~237_q ;
wire \mem~733_combout ;
wire \mem~734_combout ;
wire \internal_out_payload[38]~q ;
wire \mem~372_q ;
wire \mem~439_q ;
wire \mem~305_q ;
wire \mem~735_combout ;
wire \mem~506_q ;
wire \mem~736_combout ;
wire \mem~171_q ;
wire \mem~104_q ;
wire \mem~37_q ;
wire \mem~737_combout ;
wire \mem~238_q ;
wire \mem~738_combout ;
wire \mem~739_combout ;
wire \internal_out_payload[39]~q ;
wire \mem~373_q ;
wire \mem~440_q ;
wire \mem~306_q ;
wire \mem~740_combout ;
wire \mem~507_q ;
wire \mem~741_combout ;
wire \mem~172_q ;
wire \mem~105_q ;
wire \mem~38_q ;
wire \mem~742_combout ;
wire \mem~239_q ;
wire \mem~743_combout ;
wire \mem~744_combout ;
wire \internal_out_payload[40]~q ;
wire \mem~374_q ;
wire \mem~441_q ;
wire \mem~307_q ;
wire \mem~745_combout ;
wire \mem~508_q ;
wire \mem~746_combout ;
wire \mem~173_q ;
wire \mem~106_q ;
wire \mem~39_q ;
wire \mem~747_combout ;
wire \mem~240_q ;
wire \mem~748_combout ;
wire \mem~749_combout ;
wire \internal_out_payload[41]~q ;
wire \mem~375_q ;
wire \mem~442_q ;
wire \mem~308_q ;
wire \mem~750_combout ;
wire \mem~509_q ;
wire \mem~751_combout ;
wire \mem~174_q ;
wire \mem~107_q ;
wire \mem~40_q ;
wire \mem~752_combout ;
wire \mem~241_q ;
wire \mem~753_combout ;
wire \mem~754_combout ;
wire \internal_out_payload[42]~q ;
wire \mem~376_q ;
wire \mem~443_q ;
wire \mem~309_q ;
wire \mem~755_combout ;
wire \mem~510_q ;
wire \mem~756_combout ;
wire \mem~175_q ;
wire \mem~108_q ;
wire \mem~41_q ;
wire \mem~757_combout ;
wire \mem~242_q ;
wire \mem~758_combout ;
wire \mem~759_combout ;
wire \internal_out_payload[43]~q ;
wire \mem~377_q ;
wire \mem~444_q ;
wire \mem~310_q ;
wire \mem~760_combout ;
wire \mem~511_q ;
wire \mem~761_combout ;
wire \mem~176_q ;
wire \mem~109_q ;
wire \mem~42_q ;
wire \mem~762_combout ;
wire \mem~243_q ;
wire \mem~763_combout ;
wire \mem~764_combout ;
wire \internal_out_payload[44]~q ;
wire \mem~378_q ;
wire \mem~445_q ;
wire \mem~311_q ;
wire \mem~765_combout ;
wire \mem~512_q ;
wire \mem~766_combout ;
wire \mem~177_q ;
wire \mem~110_q ;
wire \mem~43_q ;
wire \mem~767_combout ;
wire \mem~244_q ;
wire \mem~768_combout ;
wire \mem~769_combout ;
wire \internal_out_payload[45]~q ;
wire \mem~379_q ;
wire \mem~446_q ;
wire \mem~312_q ;
wire \mem~770_combout ;
wire \mem~513_q ;
wire \mem~771_combout ;
wire \mem~178_q ;
wire \mem~111_q ;
wire \mem~44_q ;
wire \mem~772_combout ;
wire \mem~245_q ;
wire \mem~773_combout ;
wire \mem~774_combout ;
wire \internal_out_payload[46]~q ;
wire \mem~380_q ;
wire \mem~447_q ;
wire \mem~313_q ;
wire \mem~775_combout ;
wire \mem~514_q ;
wire \mem~776_combout ;
wire \mem~179_q ;
wire \mem~112_q ;
wire \mem~45_q ;
wire \mem~777_combout ;
wire \mem~246_q ;
wire \mem~778_combout ;
wire \mem~779_combout ;
wire \internal_out_payload[47]~q ;
wire \mem~381_q ;
wire \mem~448_q ;
wire \mem~314_q ;
wire \mem~780_combout ;
wire \mem~515_q ;
wire \mem~781_combout ;
wire \mem~180_q ;
wire \mem~113_q ;
wire \mem~46_q ;
wire \mem~782_combout ;
wire \mem~247_q ;
wire \mem~783_combout ;
wire \mem~784_combout ;
wire \internal_out_payload[48]~q ;
wire \mem~382_q ;
wire \mem~449_q ;
wire \mem~315_q ;
wire \mem~785_combout ;
wire \mem~516_q ;
wire \mem~786_combout ;
wire \mem~181_q ;
wire \mem~114_q ;
wire \mem~47_q ;
wire \mem~787_combout ;
wire \mem~248_q ;
wire \mem~788_combout ;
wire \mem~789_combout ;
wire \internal_out_payload[49]~q ;
wire \mem~383_q ;
wire \mem~450_q ;
wire \mem~316_q ;
wire \mem~790_combout ;
wire \mem~517_q ;
wire \mem~791_combout ;
wire \mem~182_q ;
wire \mem~115_q ;
wire \mem~48_q ;
wire \mem~792_combout ;
wire \mem~249_q ;
wire \mem~793_combout ;
wire \mem~794_combout ;
wire \internal_out_payload[50]~q ;
wire \mem~384_q ;
wire \mem~451_q ;
wire \mem~317_q ;
wire \mem~795_combout ;
wire \mem~518_q ;
wire \mem~796_combout ;
wire \mem~183_q ;
wire \mem~116_q ;
wire \mem~49_q ;
wire \mem~797_combout ;
wire \mem~250_q ;
wire \mem~798_combout ;
wire \mem~799_combout ;
wire \internal_out_payload[51]~q ;
wire \mem~385_q ;
wire \mem~452_q ;
wire \mem~318_q ;
wire \mem~800_combout ;
wire \mem~519_q ;
wire \mem~801_combout ;
wire \mem~184_q ;
wire \mem~117_q ;
wire \mem~50_q ;
wire \mem~802_combout ;
wire \mem~251_q ;
wire \mem~803_combout ;
wire \mem~804_combout ;
wire \internal_out_payload[52]~q ;
wire \mem~386_q ;
wire \mem~453_q ;
wire \mem~319_q ;
wire \mem~805_combout ;
wire \mem~520_q ;
wire \mem~806_combout ;
wire \mem~185_q ;
wire \mem~118_q ;
wire \mem~51_q ;
wire \mem~807_combout ;
wire \mem~252_q ;
wire \mem~808_combout ;
wire \mem~809_combout ;
wire \internal_out_payload[53]~q ;
wire \mem~387_q ;
wire \mem~454_q ;
wire \mem~320_q ;
wire \mem~810_combout ;
wire \mem~521_q ;
wire \mem~811_combout ;
wire \mem~186_q ;
wire \mem~119_q ;
wire \mem~52_q ;
wire \mem~812_combout ;
wire \mem~253_q ;
wire \mem~813_combout ;
wire \mem~814_combout ;
wire \internal_out_payload[54]~q ;
wire \mem~388_q ;
wire \mem~455_q ;
wire \mem~321_q ;
wire \mem~815_combout ;
wire \mem~522_q ;
wire \mem~816_combout ;
wire \mem~187_q ;
wire \mem~120_q ;
wire \mem~53_q ;
wire \mem~817_combout ;
wire \mem~254_q ;
wire \mem~818_combout ;
wire \mem~819_combout ;
wire \internal_out_payload[55]~q ;
wire \mem~389_q ;
wire \mem~456_q ;
wire \mem~322_q ;
wire \mem~820_combout ;
wire \mem~523_q ;
wire \mem~821_combout ;
wire \mem~188_q ;
wire \mem~121_q ;
wire \mem~54_q ;
wire \mem~822_combout ;
wire \mem~255_q ;
wire \mem~823_combout ;
wire \mem~824_combout ;
wire \internal_out_payload[56]~q ;
wire \mem~390_q ;
wire \mem~457_q ;
wire \mem~323_q ;
wire \mem~825_combout ;
wire \mem~524_q ;
wire \mem~826_combout ;
wire \mem~189_q ;
wire \mem~122_q ;
wire \mem~55_q ;
wire \mem~827_combout ;
wire \mem~256_q ;
wire \mem~828_combout ;
wire \mem~829_combout ;
wire \internal_out_payload[57]~q ;
wire \mem~391_q ;
wire \mem~458_q ;
wire \mem~324_q ;
wire \mem~830_combout ;
wire \mem~525_q ;
wire \mem~831_combout ;
wire \mem~190_q ;
wire \mem~123_q ;
wire \mem~56_q ;
wire \mem~832_combout ;
wire \mem~257_q ;
wire \mem~833_combout ;
wire \mem~834_combout ;
wire \internal_out_payload[58]~q ;
wire \mem~392_q ;
wire \mem~459_q ;
wire \mem~325_q ;
wire \mem~835_combout ;
wire \mem~526_q ;
wire \mem~836_combout ;
wire \mem~191_q ;
wire \mem~124_q ;
wire \mem~57_q ;
wire \mem~837_combout ;
wire \mem~258_q ;
wire \mem~838_combout ;
wire \mem~839_combout ;
wire \internal_out_payload[59]~q ;
wire \mem~393_q ;
wire \mem~460_q ;
wire \mem~326_q ;
wire \mem~840_combout ;
wire \mem~527_q ;
wire \mem~841_combout ;
wire \mem~192_q ;
wire \mem~125_q ;
wire \mem~58_q ;
wire \mem~842_combout ;
wire \mem~259_q ;
wire \mem~843_combout ;
wire \mem~844_combout ;
wire \internal_out_payload[60]~q ;
wire \mem~394_q ;
wire \mem~461_q ;
wire \mem~327_q ;
wire \mem~845_combout ;
wire \mem~528_q ;
wire \mem~846_combout ;
wire \mem~193_q ;
wire \mem~126_q ;
wire \mem~59_q ;
wire \mem~847_combout ;
wire \mem~260_q ;
wire \mem~848_combout ;
wire \mem~849_combout ;
wire \internal_out_payload[61]~q ;
wire \mem~395_q ;
wire \mem~462_q ;
wire \mem~328_q ;
wire \mem~850_combout ;
wire \mem~529_q ;
wire \mem~851_combout ;
wire \mem~194_q ;
wire \mem~127_q ;
wire \mem~60_q ;
wire \mem~852_combout ;
wire \mem~261_q ;
wire \mem~853_combout ;
wire \mem~854_combout ;
wire \internal_out_payload[62]~q ;
wire \mem~396_q ;
wire \mem~463_q ;
wire \mem~329_q ;
wire \mem~855_combout ;
wire \mem~530_q ;
wire \mem~856_combout ;
wire \mem~195_q ;
wire \mem~128_q ;
wire \mem~61_q ;
wire \mem~857_combout ;
wire \mem~262_q ;
wire \mem~858_combout ;
wire \mem~859_combout ;
wire \internal_out_payload[63]~q ;
wire \mem~397_q ;
wire \mem~464_q ;
wire \mem~330_q ;
wire \mem~860_combout ;
wire \mem~531_q ;
wire \mem~861_combout ;
wire \mem~196_q ;
wire \mem~129_q ;
wire \mem~62_q ;
wire \mem~862_combout ;
wire \mem~263_q ;
wire \mem~863_combout ;
wire \mem~864_combout ;
wire \internal_out_payload[64]~q ;
wire \mem~398_q ;
wire \mem~465_q ;
wire \mem~331_q ;
wire \mem~865_combout ;
wire \mem~532_q ;
wire \mem~866_combout ;
wire \mem~197_q ;
wire \mem~130_q ;
wire \mem~63_q ;
wire \mem~867_combout ;
wire \mem~264_q ;
wire \mem~868_combout ;
wire \mem~869_combout ;
wire \internal_out_payload[65]~q ;
wire \mem~401_q ;
wire \mem~468_q ;
wire \mem~334_q ;
wire \mem~870_combout ;
wire \mem~535_q ;
wire \mem~871_combout ;
wire \mem~200_q ;
wire \mem~133_q ;
wire \mem~66_q ;
wire \mem~872_combout ;
wire \mem~267_q ;
wire \mem~873_combout ;
wire \mem~874_combout ;
wire \internal_out_payload[160]~q ;
wire \full~0_combout ;
wire \full~1_combout ;
wire \in_wr_ptr[3]~q ;
wire \Add0~0_combout ;
wire \next_in_wr_ptr[3]~5_combout ;
wire \full~2_combout ;
wire \full~3_combout ;


cycloneiv_altera_dcfifo_synchronizer_bundle_12 read_crosser(
	.wire_pll7_clk_0(wire_pll7_clk_0),
	.r_sync_rst(r_sync_rst),
	.dreg_1(\read_crosser|sync[1].u|dreg[1]~q ),
	.dreg_11(\read_crosser|sync[0].u|dreg[1]~q ),
	.dreg_12(\read_crosser|sync[3].u|dreg[1]~q ),
	.dreg_13(\read_crosser|sync[2].u|dreg[1]~q ),
	.out_rd_ptr_gray_1(\out_rd_ptr_gray[1]~q ),
	.out_rd_ptr_gray_0(\out_rd_ptr_gray[0]~q ),
	.out_rd_ptr_gray_3(\out_rd_ptr_gray[3]~q ),
	.out_rd_ptr_gray_2(\out_rd_ptr_gray[2]~q ));

cycloneiv_altera_dcfifo_synchronizer_bundle_13 write_crosser(
	.altera_reset_synchronizer_int_chain_out(altera_reset_synchronizer_int_chain_out),
	.dreg_1(\write_crosser|sync[0].u|dreg[1]~q ),
	.dreg_11(\write_crosser|sync[1].u|dreg[1]~q ),
	.dreg_12(\write_crosser|sync[2].u|dreg[1]~q ),
	.dreg_13(\write_crosser|sync[3].u|dreg[1]~q ),
	.in_wr_ptr_gray_0(\in_wr_ptr_gray[0]~q ),
	.in_wr_ptr_gray_1(\in_wr_ptr_gray[1]~q ),
	.in_wr_ptr_gray_2(\in_wr_ptr_gray[2]~q ),
	.in_wr_ptr_gray_3(\in_wr_ptr_gray[3]~q ),
	.clock_bridge_0_in_clk_clk(clock_bridge_0_in_clk_clk));

dffeas \in_wr_ptr_gray[0] (
	.clk(wire_pll7_clk_0),
	.d(\Add0~1_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\in_wr_ptr_gray[0]~q ),
	.prn(vcc));
defparam \in_wr_ptr_gray[0] .is_wysiwyg = "true";
defparam \in_wr_ptr_gray[0] .power_up = "low";

dffeas \in_wr_ptr_gray[1] (
	.clk(wire_pll7_clk_0),
	.d(\bin2gray~0_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\in_wr_ptr_gray[1]~q ),
	.prn(vcc));
defparam \in_wr_ptr_gray[1] .is_wysiwyg = "true";
defparam \in_wr_ptr_gray[1] .power_up = "low";

dffeas \in_wr_ptr_gray[2] (
	.clk(wire_pll7_clk_0),
	.d(\bin2gray~1_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\in_wr_ptr_gray[2]~q ),
	.prn(vcc));
defparam \in_wr_ptr_gray[2] .is_wysiwyg = "true";
defparam \in_wr_ptr_gray[2] .power_up = "low";

dffeas \in_wr_ptr_gray[3] (
	.clk(wire_pll7_clk_0),
	.d(\in_wr_ptr[3]~q ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\in_wr_ptr_gray[3]~q ),
	.prn(vcc));
defparam \in_wr_ptr_gray[3] .is_wysiwyg = "true";
defparam \in_wr_ptr_gray[3] .power_up = "low";

cycloneive_lcell_comb \Add0~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\in_wr_ptr[0]~q ),
	.datad(\in_wr_ptr[1]~q ),
	.cin(gnd),
	.combout(\Add0~1_combout ),
	.cout());
defparam \Add0~1 .lut_mask = 16'h0FF0;
defparam \Add0~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \bin2gray~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\in_wr_ptr[1]~q ),
	.datad(\in_wr_ptr[2]~q ),
	.cin(gnd),
	.combout(\bin2gray~0_combout ),
	.cout());
defparam \bin2gray~0 .lut_mask = 16'h0FF0;
defparam \bin2gray~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \bin2gray~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\in_wr_ptr[2]~q ),
	.datad(\in_wr_ptr[3]~q ),
	.cin(gnd),
	.combout(\bin2gray~1_combout ),
	.cout());
defparam \bin2gray~1 .lut_mask = 16'h0FF0;
defparam \bin2gray~1 .sum_lutc_input = "datac";

dffeas \out_rd_ptr_gray[1] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\bin2gray~2_combout ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\out_rd_ptr_gray[1]~q ),
	.prn(vcc));
defparam \out_rd_ptr_gray[1] .is_wysiwyg = "true";
defparam \out_rd_ptr_gray[1] .power_up = "low";

dffeas \out_rd_ptr_gray[0] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\Add1~1_combout ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\out_rd_ptr_gray[0]~q ),
	.prn(vcc));
defparam \out_rd_ptr_gray[0] .is_wysiwyg = "true";
defparam \out_rd_ptr_gray[0] .power_up = "low";

dffeas \out_rd_ptr_gray[3] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\out_rd_ptr[3]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\out_rd_ptr_gray[3]~q ),
	.prn(vcc));
defparam \out_rd_ptr_gray[3] .is_wysiwyg = "true";
defparam \out_rd_ptr_gray[3] .power_up = "low";

dffeas \out_rd_ptr_gray[2] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\bin2gray~3_combout ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\out_rd_ptr_gray[2]~q ),
	.prn(vcc));
defparam \out_rd_ptr_gray[2] .is_wysiwyg = "true";
defparam \out_rd_ptr_gray[2] .power_up = "low";

cycloneive_lcell_comb \bin2gray~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\out_rd_ptr[1]~q ),
	.datad(\out_rd_ptr[2]~q ),
	.cin(gnd),
	.combout(\bin2gray~2_combout ),
	.cout());
defparam \bin2gray~2 .lut_mask = 16'h0FF0;
defparam \bin2gray~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add1~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\out_rd_ptr[1]~q ),
	.datad(\out_rd_ptr[0]~q ),
	.cin(gnd),
	.combout(\Add1~1_combout ),
	.cout());
defparam \Add1~1 .lut_mask = 16'h0FF0;
defparam \Add1~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \bin2gray~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\out_rd_ptr[2]~q ),
	.datad(\out_rd_ptr[3]~q ),
	.cin(gnd),
	.combout(\bin2gray~3_combout ),
	.cout());
defparam \bin2gray~3 .lut_mask = 16'h0FF0;
defparam \bin2gray~3 .sum_lutc_input = "datac";

dffeas out_valid(
	.clk(clock_bridge_0_in_clk_clk),
	.d(\empty~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_valid1),
	.prn(vcc));
defparam out_valid.is_wysiwyg = "true";
defparam out_valid.power_up = "low";

dffeas \out_payload[146] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[146]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_146),
	.prn(vcc));
defparam \out_payload[146] .is_wysiwyg = "true";
defparam \out_payload[146] .power_up = "low";

dffeas \out_payload[147] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[147]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_147),
	.prn(vcc));
defparam \out_payload[147] .is_wysiwyg = "true";
defparam \out_payload[147] .power_up = "low";

dffeas \out_payload[2] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[2]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_2),
	.prn(vcc));
defparam \out_payload[2] .is_wysiwyg = "true";
defparam \out_payload[2] .power_up = "low";

dffeas \out_payload[3] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[3]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_3),
	.prn(vcc));
defparam \out_payload[3] .is_wysiwyg = "true";
defparam \out_payload[3] .power_up = "low";

dffeas \out_payload[4] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[4]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_4),
	.prn(vcc));
defparam \out_payload[4] .is_wysiwyg = "true";
defparam \out_payload[4] .power_up = "low";

dffeas \out_payload[5] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[5]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_5),
	.prn(vcc));
defparam \out_payload[5] .is_wysiwyg = "true";
defparam \out_payload[5] .power_up = "low";

dffeas \out_payload[6] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[6]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_6),
	.prn(vcc));
defparam \out_payload[6] .is_wysiwyg = "true";
defparam \out_payload[6] .power_up = "low";

dffeas \out_payload[7] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[7]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_7),
	.prn(vcc));
defparam \out_payload[7] .is_wysiwyg = "true";
defparam \out_payload[7] .power_up = "low";

dffeas \out_payload[8] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[8]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_8),
	.prn(vcc));
defparam \out_payload[8] .is_wysiwyg = "true";
defparam \out_payload[8] .power_up = "low";

dffeas \out_payload[9] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[9]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_9),
	.prn(vcc));
defparam \out_payload[9] .is_wysiwyg = "true";
defparam \out_payload[9] .power_up = "low";

dffeas \out_payload[10] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[10]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_10),
	.prn(vcc));
defparam \out_payload[10] .is_wysiwyg = "true";
defparam \out_payload[10] .power_up = "low";

dffeas \out_payload[11] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[11]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_11),
	.prn(vcc));
defparam \out_payload[11] .is_wysiwyg = "true";
defparam \out_payload[11] .power_up = "low";

dffeas \out_payload[12] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[12]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_12),
	.prn(vcc));
defparam \out_payload[12] .is_wysiwyg = "true";
defparam \out_payload[12] .power_up = "low";

dffeas \out_payload[13] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[13]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_13),
	.prn(vcc));
defparam \out_payload[13] .is_wysiwyg = "true";
defparam \out_payload[13] .power_up = "low";

dffeas \out_payload[14] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[14]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_14),
	.prn(vcc));
defparam \out_payload[14] .is_wysiwyg = "true";
defparam \out_payload[14] .power_up = "low";

dffeas \out_payload[15] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[15]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_15),
	.prn(vcc));
defparam \out_payload[15] .is_wysiwyg = "true";
defparam \out_payload[15] .power_up = "low";

dffeas \out_payload[16] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[16]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_16),
	.prn(vcc));
defparam \out_payload[16] .is_wysiwyg = "true";
defparam \out_payload[16] .power_up = "low";

dffeas \out_payload[17] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[17]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_17),
	.prn(vcc));
defparam \out_payload[17] .is_wysiwyg = "true";
defparam \out_payload[17] .power_up = "low";

dffeas \out_payload[18] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[18]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_18),
	.prn(vcc));
defparam \out_payload[18] .is_wysiwyg = "true";
defparam \out_payload[18] .power_up = "low";

dffeas \out_payload[19] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[19]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_19),
	.prn(vcc));
defparam \out_payload[19] .is_wysiwyg = "true";
defparam \out_payload[19] .power_up = "low";

dffeas \out_payload[20] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[20]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_20),
	.prn(vcc));
defparam \out_payload[20] .is_wysiwyg = "true";
defparam \out_payload[20] .power_up = "low";

dffeas \out_payload[21] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[21]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_21),
	.prn(vcc));
defparam \out_payload[21] .is_wysiwyg = "true";
defparam \out_payload[21] .power_up = "low";

dffeas \out_payload[22] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[22]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_22),
	.prn(vcc));
defparam \out_payload[22] .is_wysiwyg = "true";
defparam \out_payload[22] .power_up = "low";

dffeas \out_payload[23] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[23]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_23),
	.prn(vcc));
defparam \out_payload[23] .is_wysiwyg = "true";
defparam \out_payload[23] .power_up = "low";

dffeas \out_payload[24] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[24]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_24),
	.prn(vcc));
defparam \out_payload[24] .is_wysiwyg = "true";
defparam \out_payload[24] .power_up = "low";

dffeas \out_payload[25] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[25]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_25),
	.prn(vcc));
defparam \out_payload[25] .is_wysiwyg = "true";
defparam \out_payload[25] .power_up = "low";

dffeas \out_payload[26] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[26]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_26),
	.prn(vcc));
defparam \out_payload[26] .is_wysiwyg = "true";
defparam \out_payload[26] .power_up = "low";

dffeas \out_payload[27] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[27]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_27),
	.prn(vcc));
defparam \out_payload[27] .is_wysiwyg = "true";
defparam \out_payload[27] .power_up = "low";

dffeas \out_payload[28] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[28]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_28),
	.prn(vcc));
defparam \out_payload[28] .is_wysiwyg = "true";
defparam \out_payload[28] .power_up = "low";

dffeas \out_payload[29] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[29]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_29),
	.prn(vcc));
defparam \out_payload[29] .is_wysiwyg = "true";
defparam \out_payload[29] .power_up = "low";

dffeas \out_payload[30] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[30]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_30),
	.prn(vcc));
defparam \out_payload[30] .is_wysiwyg = "true";
defparam \out_payload[30] .power_up = "low";

dffeas \out_payload[31] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[31]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_31),
	.prn(vcc));
defparam \out_payload[31] .is_wysiwyg = "true";
defparam \out_payload[31] .power_up = "low";

dffeas \out_payload[32] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[32]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_32),
	.prn(vcc));
defparam \out_payload[32] .is_wysiwyg = "true";
defparam \out_payload[32] .power_up = "low";

dffeas \out_payload[33] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[33]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_33),
	.prn(vcc));
defparam \out_payload[33] .is_wysiwyg = "true";
defparam \out_payload[33] .power_up = "low";

dffeas \out_payload[34] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[34]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_34),
	.prn(vcc));
defparam \out_payload[34] .is_wysiwyg = "true";
defparam \out_payload[34] .power_up = "low";

dffeas \out_payload[35] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[35]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_35),
	.prn(vcc));
defparam \out_payload[35] .is_wysiwyg = "true";
defparam \out_payload[35] .power_up = "low";

dffeas \out_payload[36] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[36]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_36),
	.prn(vcc));
defparam \out_payload[36] .is_wysiwyg = "true";
defparam \out_payload[36] .power_up = "low";

dffeas \out_payload[37] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[37]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_37),
	.prn(vcc));
defparam \out_payload[37] .is_wysiwyg = "true";
defparam \out_payload[37] .power_up = "low";

dffeas \out_payload[38] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[38]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_38),
	.prn(vcc));
defparam \out_payload[38] .is_wysiwyg = "true";
defparam \out_payload[38] .power_up = "low";

dffeas \out_payload[39] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[39]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_39),
	.prn(vcc));
defparam \out_payload[39] .is_wysiwyg = "true";
defparam \out_payload[39] .power_up = "low";

dffeas \out_payload[40] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[40]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_40),
	.prn(vcc));
defparam \out_payload[40] .is_wysiwyg = "true";
defparam \out_payload[40] .power_up = "low";

dffeas \out_payload[41] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[41]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_41),
	.prn(vcc));
defparam \out_payload[41] .is_wysiwyg = "true";
defparam \out_payload[41] .power_up = "low";

dffeas \out_payload[42] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[42]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_42),
	.prn(vcc));
defparam \out_payload[42] .is_wysiwyg = "true";
defparam \out_payload[42] .power_up = "low";

dffeas \out_payload[43] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[43]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_43),
	.prn(vcc));
defparam \out_payload[43] .is_wysiwyg = "true";
defparam \out_payload[43] .power_up = "low";

dffeas \out_payload[44] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[44]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_44),
	.prn(vcc));
defparam \out_payload[44] .is_wysiwyg = "true";
defparam \out_payload[44] .power_up = "low";

dffeas \out_payload[45] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[45]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_45),
	.prn(vcc));
defparam \out_payload[45] .is_wysiwyg = "true";
defparam \out_payload[45] .power_up = "low";

dffeas \out_payload[46] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[46]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_46),
	.prn(vcc));
defparam \out_payload[46] .is_wysiwyg = "true";
defparam \out_payload[46] .power_up = "low";

dffeas \out_payload[47] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[47]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_47),
	.prn(vcc));
defparam \out_payload[47] .is_wysiwyg = "true";
defparam \out_payload[47] .power_up = "low";

dffeas \out_payload[48] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[48]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_48),
	.prn(vcc));
defparam \out_payload[48] .is_wysiwyg = "true";
defparam \out_payload[48] .power_up = "low";

dffeas \out_payload[49] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[49]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_49),
	.prn(vcc));
defparam \out_payload[49] .is_wysiwyg = "true";
defparam \out_payload[49] .power_up = "low";

dffeas \out_payload[50] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[50]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_50),
	.prn(vcc));
defparam \out_payload[50] .is_wysiwyg = "true";
defparam \out_payload[50] .power_up = "low";

dffeas \out_payload[51] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[51]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_51),
	.prn(vcc));
defparam \out_payload[51] .is_wysiwyg = "true";
defparam \out_payload[51] .power_up = "low";

dffeas \out_payload[52] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[52]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_52),
	.prn(vcc));
defparam \out_payload[52] .is_wysiwyg = "true";
defparam \out_payload[52] .power_up = "low";

dffeas \out_payload[53] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[53]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_53),
	.prn(vcc));
defparam \out_payload[53] .is_wysiwyg = "true";
defparam \out_payload[53] .power_up = "low";

dffeas \out_payload[54] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[54]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_54),
	.prn(vcc));
defparam \out_payload[54] .is_wysiwyg = "true";
defparam \out_payload[54] .power_up = "low";

dffeas \out_payload[55] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[55]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_55),
	.prn(vcc));
defparam \out_payload[55] .is_wysiwyg = "true";
defparam \out_payload[55] .power_up = "low";

dffeas \out_payload[56] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[56]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_56),
	.prn(vcc));
defparam \out_payload[56] .is_wysiwyg = "true";
defparam \out_payload[56] .power_up = "low";

dffeas \out_payload[57] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[57]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_57),
	.prn(vcc));
defparam \out_payload[57] .is_wysiwyg = "true";
defparam \out_payload[57] .power_up = "low";

dffeas \out_payload[58] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[58]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_58),
	.prn(vcc));
defparam \out_payload[58] .is_wysiwyg = "true";
defparam \out_payload[58] .power_up = "low";

dffeas \out_payload[59] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[59]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_59),
	.prn(vcc));
defparam \out_payload[59] .is_wysiwyg = "true";
defparam \out_payload[59] .power_up = "low";

dffeas \out_payload[60] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[60]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_60),
	.prn(vcc));
defparam \out_payload[60] .is_wysiwyg = "true";
defparam \out_payload[60] .power_up = "low";

dffeas \out_payload[61] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[61]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_61),
	.prn(vcc));
defparam \out_payload[61] .is_wysiwyg = "true";
defparam \out_payload[61] .power_up = "low";

dffeas \out_payload[62] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[62]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_62),
	.prn(vcc));
defparam \out_payload[62] .is_wysiwyg = "true";
defparam \out_payload[62] .power_up = "low";

dffeas \out_payload[63] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[63]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_63),
	.prn(vcc));
defparam \out_payload[63] .is_wysiwyg = "true";
defparam \out_payload[63] .power_up = "low";

dffeas \out_payload[64] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[64]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_64),
	.prn(vcc));
defparam \out_payload[64] .is_wysiwyg = "true";
defparam \out_payload[64] .power_up = "low";

dffeas \out_payload[65] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[65]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_65),
	.prn(vcc));
defparam \out_payload[65] .is_wysiwyg = "true";
defparam \out_payload[65] .power_up = "low";

dffeas \out_payload[160] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\internal_out_payload[160]~q ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\internal_out_ready~combout ),
	.q(out_payload_160),
	.prn(vcc));
defparam \out_payload[160] .is_wysiwyg = "true";
defparam \out_payload[160] .power_up = "low";

dffeas full(
	.clk(wire_pll7_clk_0),
	.d(\full~3_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(full1),
	.prn(vcc));
defparam full.is_wysiwyg = "true";
defparam full.power_up = "low";

dffeas \out_rd_ptr[0] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem_rd_ptr[0]~0_combout ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\out_rd_ptr[0]~q ),
	.prn(vcc));
defparam \out_rd_ptr[0] .is_wysiwyg = "true";
defparam \out_rd_ptr[0] .power_up = "low";

cycloneive_lcell_comb \mem_rd_ptr[0]~0 (
	.dataa(full0),
	.datab(out_valid1),
	.datac(\out_rd_ptr[0]~q ),
	.datad(\empty~q ),
	.cin(gnd),
	.combout(\mem_rd_ptr[0]~0_combout ),
	.cout());
defparam \mem_rd_ptr[0]~0 .lut_mask = 16'h87F0;
defparam \mem_rd_ptr[0]~0 .sum_lutc_input = "datac";

dffeas \out_rd_ptr[1] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem_rd_ptr[1]~1_combout ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\out_rd_ptr[1]~q ),
	.prn(vcc));
defparam \out_rd_ptr[1] .is_wysiwyg = "true";
defparam \out_rd_ptr[1] .power_up = "low";

cycloneive_lcell_comb \next_out_rd_ptr~0 (
	.dataa(\empty~q ),
	.datab(gnd),
	.datac(full0),
	.datad(out_valid1),
	.cin(gnd),
	.combout(\next_out_rd_ptr~0_combout ),
	.cout());
defparam \next_out_rd_ptr~0 .lut_mask = 16'h0AAA;
defparam \next_out_rd_ptr~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem_rd_ptr[1]~1 (
	.dataa(gnd),
	.datab(\out_rd_ptr[1]~q ),
	.datac(\next_out_rd_ptr~0_combout ),
	.datad(\out_rd_ptr[0]~q ),
	.cin(gnd),
	.combout(\mem_rd_ptr[1]~1_combout ),
	.cout());
defparam \mem_rd_ptr[1]~1 .lut_mask = 16'h3CCC;
defparam \mem_rd_ptr[1]~1 .sum_lutc_input = "datac";

dffeas \out_rd_ptr[2] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem_rd_ptr[2]~2_combout ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\out_rd_ptr[2]~q ),
	.prn(vcc));
defparam \out_rd_ptr[2] .is_wysiwyg = "true";
defparam \out_rd_ptr[2] .power_up = "low";

cycloneive_lcell_comb \mem_rd_ptr[2]~2 (
	.dataa(\out_rd_ptr[2]~q ),
	.datab(\next_out_rd_ptr~0_combout ),
	.datac(\out_rd_ptr[1]~q ),
	.datad(\out_rd_ptr[0]~q ),
	.cin(gnd),
	.combout(\mem_rd_ptr[2]~2_combout ),
	.cout());
defparam \mem_rd_ptr[2]~2 .lut_mask = 16'h6AAA;
defparam \mem_rd_ptr[2]~2 .sum_lutc_input = "datac";

dffeas \out_rd_ptr[3] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\next_out_rd_ptr[3]~1_combout ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\out_rd_ptr[3]~q ),
	.prn(vcc));
defparam \out_rd_ptr[3] .is_wysiwyg = "true";
defparam \out_rd_ptr[3] .power_up = "low";

cycloneive_lcell_comb \Add1~0 (
	.dataa(\out_rd_ptr[3]~q ),
	.datab(\out_rd_ptr[1]~q ),
	.datac(\out_rd_ptr[0]~q ),
	.datad(\out_rd_ptr[2]~q ),
	.cin(gnd),
	.combout(\Add1~0_combout ),
	.cout());
defparam \Add1~0 .lut_mask = 16'h6AAA;
defparam \Add1~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \next_out_rd_ptr[3]~1 (
	.dataa(\Add1~0_combout ),
	.datab(\out_rd_ptr[3]~q ),
	.datac(gnd),
	.datad(\next_out_rd_ptr~0_combout ),
	.cin(gnd),
	.combout(\next_out_rd_ptr[3]~1_combout ),
	.cout());
defparam \next_out_rd_ptr[3]~1 .lut_mask = 16'hAACC;
defparam \next_out_rd_ptr[3]~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Equal0~0 (
	.dataa(\write_crosser|sync[2].u|dreg[1]~q ),
	.datab(\write_crosser|sync[3].u|dreg[1]~q ),
	.datac(\mem_rd_ptr[2]~2_combout ),
	.datad(\next_out_rd_ptr[3]~1_combout ),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
defparam \Equal0~0 .lut_mask = 16'h472E;
defparam \Equal0~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Equal0~1 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\write_crosser|sync[1].u|dreg[1]~q ),
	.datac(\mem_rd_ptr[2]~2_combout ),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
defparam \Equal0~1 .lut_mask = 16'h355C;
defparam \Equal0~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Equal0~2 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\write_crosser|sync[0].u|dreg[1]~q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\Equal0~1_combout ),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
defparam \Equal0~2 .lut_mask = 16'h9FF6;
defparam \Equal0~2 .sum_lutc_input = "datac";

dffeas empty(
	.clk(clock_bridge_0_in_clk_clk),
	.d(\Equal0~2_combout ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\empty~q ),
	.prn(vcc));
defparam empty.is_wysiwyg = "true";
defparam empty.power_up = "low";

cycloneive_lcell_comb internal_out_ready(
	.dataa(gnd),
	.datab(gnd),
	.datac(full0),
	.datad(out_valid1),
	.cin(gnd),
	.combout(\internal_out_ready~combout ),
	.cout());
defparam internal_out_ready.lut_mask = 16'h0FFF;
defparam internal_out_ready.sum_lutc_input = "datac";

cycloneive_lcell_comb \next_in_wr_ptr~2 (
	.dataa(always0),
	.datab(rp_valid),
	.datac(next_in_wr_ptr),
	.datad(full1),
	.cin(gnd),
	.combout(\next_in_wr_ptr~2_combout ),
	.cout());
defparam \next_in_wr_ptr~2 .lut_mask = 16'h000B;
defparam \next_in_wr_ptr~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \next_in_wr_ptr[0]~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\in_wr_ptr[0]~q ),
	.datad(\next_in_wr_ptr~2_combout ),
	.cin(gnd),
	.combout(\next_in_wr_ptr[0]~3_combout ),
	.cout());
defparam \next_in_wr_ptr[0]~3 .lut_mask = 16'h0FF0;
defparam \next_in_wr_ptr[0]~3 .sum_lutc_input = "datac";

dffeas \in_wr_ptr[0] (
	.clk(wire_pll7_clk_0),
	.d(\next_in_wr_ptr[0]~3_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\in_wr_ptr[0]~q ),
	.prn(vcc));
defparam \in_wr_ptr[0] .is_wysiwyg = "true";
defparam \in_wr_ptr[0] .power_up = "low";

cycloneive_lcell_comb \next_in_wr_ptr[1]~4 (
	.dataa(gnd),
	.datab(\in_wr_ptr[1]~q ),
	.datac(\in_wr_ptr[0]~q ),
	.datad(\next_in_wr_ptr~2_combout ),
	.cin(gnd),
	.combout(\next_in_wr_ptr[1]~4_combout ),
	.cout());
defparam \next_in_wr_ptr[1]~4 .lut_mask = 16'h3CCC;
defparam \next_in_wr_ptr[1]~4 .sum_lutc_input = "datac";

dffeas \in_wr_ptr[1] (
	.clk(wire_pll7_clk_0),
	.d(\next_in_wr_ptr[1]~4_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\in_wr_ptr[1]~q ),
	.prn(vcc));
defparam \in_wr_ptr[1] .is_wysiwyg = "true";
defparam \in_wr_ptr[1] .power_up = "low";

cycloneive_lcell_comb \next_in_wr_ptr[2]~6 (
	.dataa(\in_wr_ptr[0]~q ),
	.datab(\in_wr_ptr[1]~q ),
	.datac(\in_wr_ptr[2]~q ),
	.datad(\next_in_wr_ptr~2_combout ),
	.cin(gnd),
	.combout(\next_in_wr_ptr[2]~6_combout ),
	.cout());
defparam \next_in_wr_ptr[2]~6 .lut_mask = 16'h78F0;
defparam \next_in_wr_ptr[2]~6 .sum_lutc_input = "datac";

dffeas \in_wr_ptr[2] (
	.clk(wire_pll7_clk_0),
	.d(\next_in_wr_ptr[2]~6_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\in_wr_ptr[2]~q ),
	.prn(vcc));
defparam \in_wr_ptr[2] .is_wysiwyg = "true";
defparam \in_wr_ptr[2] .power_up = "low";

cycloneive_lcell_comb \mem~875 (
	.dataa(\in_wr_ptr[0]~q ),
	.datab(\in_wr_ptr[2]~q ),
	.datac(\next_in_wr_ptr~2_combout ),
	.datad(\in_wr_ptr[1]~q ),
	.cin(gnd),
	.combout(\mem~875_combout ),
	.cout());
defparam \mem~875 .lut_mask = 16'h0080;
defparam \mem~875 .sum_lutc_input = "datac";

dffeas \mem~399 (
	.clk(wire_pll7_clk_0),
	.d(mem_144_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~399_q ),
	.prn(vcc));
defparam \mem~399 .is_wysiwyg = "true";
defparam \mem~399 .power_up = "low";

cycloneive_lcell_comb \mem~876 (
	.dataa(\in_wr_ptr[1]~q ),
	.datab(\in_wr_ptr[2]~q ),
	.datac(\next_in_wr_ptr~2_combout ),
	.datad(\in_wr_ptr[0]~q ),
	.cin(gnd),
	.combout(\mem~876_combout ),
	.cout());
defparam \mem~876 .lut_mask = 16'h0080;
defparam \mem~876 .sum_lutc_input = "datac";

dffeas \mem~466 (
	.clk(wire_pll7_clk_0),
	.d(mem_144_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~466_q ),
	.prn(vcc));
defparam \mem~466 .is_wysiwyg = "true";
defparam \mem~466 .power_up = "low";

cycloneive_lcell_comb \mem~877 (
	.dataa(\in_wr_ptr[2]~q ),
	.datab(\next_in_wr_ptr~2_combout ),
	.datac(\in_wr_ptr[0]~q ),
	.datad(\in_wr_ptr[1]~q ),
	.cin(gnd),
	.combout(\mem~877_combout ),
	.cout());
defparam \mem~877 .lut_mask = 16'h0008;
defparam \mem~877 .sum_lutc_input = "datac";

dffeas \mem~332 (
	.clk(wire_pll7_clk_0),
	.d(mem_144_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~332_q ),
	.prn(vcc));
defparam \mem~332 .is_wysiwyg = "true";
defparam \mem~332 .power_up = "low";

cycloneive_lcell_comb \mem~540 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~466_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~332_q ),
	.cin(gnd),
	.combout(\mem~540_combout ),
	.cout());
defparam \mem~540 .lut_mask = 16'hE5E0;
defparam \mem~540 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~881 (
	.dataa(\in_wr_ptr[0]~q ),
	.datab(\in_wr_ptr[1]~q ),
	.datac(\in_wr_ptr[2]~q ),
	.datad(\next_in_wr_ptr~2_combout ),
	.cin(gnd),
	.combout(\mem~881_combout ),
	.cout());
defparam \mem~881 .lut_mask = 16'h8000;
defparam \mem~881 .sum_lutc_input = "datac";

dffeas \mem~533 (
	.clk(wire_pll7_clk_0),
	.d(mem_144_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~533_q ),
	.prn(vcc));
defparam \mem~533 .is_wysiwyg = "true";
defparam \mem~533 .power_up = "low";

cycloneive_lcell_comb \mem~541 (
	.dataa(\mem~399_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~540_combout ),
	.datad(\mem~533_q ),
	.cin(gnd),
	.combout(\mem~541_combout ),
	.cout());
defparam \mem~541 .lut_mask = 16'hF838;
defparam \mem~541 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~878 (
	.dataa(\in_wr_ptr[1]~q ),
	.datab(\next_in_wr_ptr~2_combout ),
	.datac(\in_wr_ptr[0]~q ),
	.datad(\in_wr_ptr[2]~q ),
	.cin(gnd),
	.combout(\mem~878_combout ),
	.cout());
defparam \mem~878 .lut_mask = 16'h0008;
defparam \mem~878 .sum_lutc_input = "datac";

dffeas \mem~198 (
	.clk(wire_pll7_clk_0),
	.d(mem_144_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~198_q ),
	.prn(vcc));
defparam \mem~198 .is_wysiwyg = "true";
defparam \mem~198 .power_up = "low";

cycloneive_lcell_comb \mem~879 (
	.dataa(\in_wr_ptr[0]~q ),
	.datab(\next_in_wr_ptr~2_combout ),
	.datac(\in_wr_ptr[1]~q ),
	.datad(\in_wr_ptr[2]~q ),
	.cin(gnd),
	.combout(\mem~879_combout ),
	.cout());
defparam \mem~879 .lut_mask = 16'h0008;
defparam \mem~879 .sum_lutc_input = "datac";

dffeas \mem~131 (
	.clk(wire_pll7_clk_0),
	.d(mem_144_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~131_q ),
	.prn(vcc));
defparam \mem~131 .is_wysiwyg = "true";
defparam \mem~131 .power_up = "low";

cycloneive_lcell_comb \mem~880 (
	.dataa(\next_in_wr_ptr~2_combout ),
	.datab(\in_wr_ptr[0]~q ),
	.datac(\in_wr_ptr[1]~q ),
	.datad(\in_wr_ptr[2]~q ),
	.cin(gnd),
	.combout(\mem~880_combout ),
	.cout());
defparam \mem~880 .lut_mask = 16'h0002;
defparam \mem~880 .sum_lutc_input = "datac";

dffeas \mem~64 (
	.clk(wire_pll7_clk_0),
	.d(mem_144_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~64_q ),
	.prn(vcc));
defparam \mem~64 .is_wysiwyg = "true";
defparam \mem~64 .power_up = "low";

cycloneive_lcell_comb \mem~542 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~131_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~64_q ),
	.cin(gnd),
	.combout(\mem~542_combout ),
	.cout());
defparam \mem~542 .lut_mask = 16'hE5E0;
defparam \mem~542 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~882 (
	.dataa(\in_wr_ptr[0]~q ),
	.datab(\in_wr_ptr[1]~q ),
	.datac(\next_in_wr_ptr~2_combout ),
	.datad(\in_wr_ptr[2]~q ),
	.cin(gnd),
	.combout(\mem~882_combout ),
	.cout());
defparam \mem~882 .lut_mask = 16'h0080;
defparam \mem~882 .sum_lutc_input = "datac";

dffeas \mem~265 (
	.clk(wire_pll7_clk_0),
	.d(mem_144_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~265_q ),
	.prn(vcc));
defparam \mem~265 .is_wysiwyg = "true";
defparam \mem~265 .power_up = "low";

cycloneive_lcell_comb \mem~543 (
	.dataa(\mem~198_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~542_combout ),
	.datad(\mem~265_q ),
	.cin(gnd),
	.combout(\mem~543_combout ),
	.cout());
defparam \mem~543 .lut_mask = 16'hF838;
defparam \mem~543 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~544 (
	.dataa(\mem~541_combout ),
	.datab(\mem~543_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~544_combout ),
	.cout());
defparam \mem~544 .lut_mask = 16'hAACC;
defparam \mem~544 .sum_lutc_input = "datac";

dffeas \internal_out_payload[146] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~544_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[146]~q ),
	.prn(vcc));
defparam \internal_out_payload[146] .is_wysiwyg = "true";
defparam \internal_out_payload[146] .power_up = "low";

dffeas \mem~400 (
	.clk(wire_pll7_clk_0),
	.d(mem_145_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~400_q ),
	.prn(vcc));
defparam \mem~400 .is_wysiwyg = "true";
defparam \mem~400 .power_up = "low";

dffeas \mem~467 (
	.clk(wire_pll7_clk_0),
	.d(mem_145_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~467_q ),
	.prn(vcc));
defparam \mem~467 .is_wysiwyg = "true";
defparam \mem~467 .power_up = "low";

dffeas \mem~333 (
	.clk(wire_pll7_clk_0),
	.d(mem_145_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~333_q ),
	.prn(vcc));
defparam \mem~333 .is_wysiwyg = "true";
defparam \mem~333 .power_up = "low";

cycloneive_lcell_comb \mem~545 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~467_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~333_q ),
	.cin(gnd),
	.combout(\mem~545_combout ),
	.cout());
defparam \mem~545 .lut_mask = 16'hE5E0;
defparam \mem~545 .sum_lutc_input = "datac";

dffeas \mem~534 (
	.clk(wire_pll7_clk_0),
	.d(mem_145_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~534_q ),
	.prn(vcc));
defparam \mem~534 .is_wysiwyg = "true";
defparam \mem~534 .power_up = "low";

cycloneive_lcell_comb \mem~546 (
	.dataa(\mem~400_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~545_combout ),
	.datad(\mem~534_q ),
	.cin(gnd),
	.combout(\mem~546_combout ),
	.cout());
defparam \mem~546 .lut_mask = 16'hF838;
defparam \mem~546 .sum_lutc_input = "datac";

dffeas \mem~199 (
	.clk(wire_pll7_clk_0),
	.d(mem_145_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~199_q ),
	.prn(vcc));
defparam \mem~199 .is_wysiwyg = "true";
defparam \mem~199 .power_up = "low";

dffeas \mem~132 (
	.clk(wire_pll7_clk_0),
	.d(mem_145_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~132_q ),
	.prn(vcc));
defparam \mem~132 .is_wysiwyg = "true";
defparam \mem~132 .power_up = "low";

dffeas \mem~65 (
	.clk(wire_pll7_clk_0),
	.d(mem_145_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~65_q ),
	.prn(vcc));
defparam \mem~65 .is_wysiwyg = "true";
defparam \mem~65 .power_up = "low";

cycloneive_lcell_comb \mem~547 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~132_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~65_q ),
	.cin(gnd),
	.combout(\mem~547_combout ),
	.cout());
defparam \mem~547 .lut_mask = 16'hE5E0;
defparam \mem~547 .sum_lutc_input = "datac";

dffeas \mem~266 (
	.clk(wire_pll7_clk_0),
	.d(mem_145_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~266_q ),
	.prn(vcc));
defparam \mem~266 .is_wysiwyg = "true";
defparam \mem~266 .power_up = "low";

cycloneive_lcell_comb \mem~548 (
	.dataa(\mem~199_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~547_combout ),
	.datad(\mem~266_q ),
	.cin(gnd),
	.combout(\mem~548_combout ),
	.cout());
defparam \mem~548 .lut_mask = 16'hF838;
defparam \mem~548 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~549 (
	.dataa(\mem~546_combout ),
	.datab(\mem~548_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~549_combout ),
	.cout());
defparam \mem~549 .lut_mask = 16'hAACC;
defparam \mem~549 .sum_lutc_input = "datac";

dffeas \internal_out_payload[147] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~549_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[147]~q ),
	.prn(vcc));
defparam \internal_out_payload[147] .is_wysiwyg = "true";
defparam \internal_out_payload[147] .power_up = "low";

dffeas \mem~335 (
	.clk(wire_pll7_clk_0),
	.d(out_data_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~335_q ),
	.prn(vcc));
defparam \mem~335 .is_wysiwyg = "true";
defparam \mem~335 .power_up = "low";

dffeas \mem~402 (
	.clk(wire_pll7_clk_0),
	.d(out_data_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~402_q ),
	.prn(vcc));
defparam \mem~402 .is_wysiwyg = "true";
defparam \mem~402 .power_up = "low";

dffeas \mem~268 (
	.clk(wire_pll7_clk_0),
	.d(out_data_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~268_q ),
	.prn(vcc));
defparam \mem~268 .is_wysiwyg = "true";
defparam \mem~268 .power_up = "low";

cycloneive_lcell_comb \mem~550 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~402_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~268_q ),
	.cin(gnd),
	.combout(\mem~550_combout ),
	.cout());
defparam \mem~550 .lut_mask = 16'hE5E0;
defparam \mem~550 .sum_lutc_input = "datac";

dffeas \mem~469 (
	.clk(wire_pll7_clk_0),
	.d(out_data_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~469_q ),
	.prn(vcc));
defparam \mem~469 .is_wysiwyg = "true";
defparam \mem~469 .power_up = "low";

cycloneive_lcell_comb \mem~551 (
	.dataa(\mem~335_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~550_combout ),
	.datad(\mem~469_q ),
	.cin(gnd),
	.combout(\mem~551_combout ),
	.cout());
defparam \mem~551 .lut_mask = 16'hF838;
defparam \mem~551 .sum_lutc_input = "datac";

dffeas \mem~134 (
	.clk(wire_pll7_clk_0),
	.d(out_data_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~134_q ),
	.prn(vcc));
defparam \mem~134 .is_wysiwyg = "true";
defparam \mem~134 .power_up = "low";

dffeas \mem~67 (
	.clk(wire_pll7_clk_0),
	.d(out_data_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~67_q ),
	.prn(vcc));
defparam \mem~67 .is_wysiwyg = "true";
defparam \mem~67 .power_up = "low";

dffeas \mem~0 (
	.clk(wire_pll7_clk_0),
	.d(out_data_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~0_q ),
	.prn(vcc));
defparam \mem~0 .is_wysiwyg = "true";
defparam \mem~0 .power_up = "low";

cycloneive_lcell_comb \mem~552 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~67_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~0_q ),
	.cin(gnd),
	.combout(\mem~552_combout ),
	.cout());
defparam \mem~552 .lut_mask = 16'hE5E0;
defparam \mem~552 .sum_lutc_input = "datac";

dffeas \mem~201 (
	.clk(wire_pll7_clk_0),
	.d(out_data_0),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~201_q ),
	.prn(vcc));
defparam \mem~201 .is_wysiwyg = "true";
defparam \mem~201 .power_up = "low";

cycloneive_lcell_comb \mem~553 (
	.dataa(\mem~134_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~552_combout ),
	.datad(\mem~201_q ),
	.cin(gnd),
	.combout(\mem~553_combout ),
	.cout());
defparam \mem~553 .lut_mask = 16'hF838;
defparam \mem~553 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~554 (
	.dataa(\mem~551_combout ),
	.datab(\mem~553_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~554_combout ),
	.cout());
defparam \mem~554 .lut_mask = 16'hAACC;
defparam \mem~554 .sum_lutc_input = "datac";

dffeas \internal_out_payload[2] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~554_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[2]~q ),
	.prn(vcc));
defparam \internal_out_payload[2] .is_wysiwyg = "true";
defparam \internal_out_payload[2] .power_up = "low";

dffeas \mem~336 (
	.clk(wire_pll7_clk_0),
	.d(out_data_1),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~336_q ),
	.prn(vcc));
defparam \mem~336 .is_wysiwyg = "true";
defparam \mem~336 .power_up = "low";

dffeas \mem~403 (
	.clk(wire_pll7_clk_0),
	.d(out_data_1),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~403_q ),
	.prn(vcc));
defparam \mem~403 .is_wysiwyg = "true";
defparam \mem~403 .power_up = "low";

dffeas \mem~269 (
	.clk(wire_pll7_clk_0),
	.d(out_data_1),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~269_q ),
	.prn(vcc));
defparam \mem~269 .is_wysiwyg = "true";
defparam \mem~269 .power_up = "low";

cycloneive_lcell_comb \mem~555 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~403_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~269_q ),
	.cin(gnd),
	.combout(\mem~555_combout ),
	.cout());
defparam \mem~555 .lut_mask = 16'hE5E0;
defparam \mem~555 .sum_lutc_input = "datac";

dffeas \mem~470 (
	.clk(wire_pll7_clk_0),
	.d(out_data_1),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~470_q ),
	.prn(vcc));
defparam \mem~470 .is_wysiwyg = "true";
defparam \mem~470 .power_up = "low";

cycloneive_lcell_comb \mem~556 (
	.dataa(\mem~336_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~555_combout ),
	.datad(\mem~470_q ),
	.cin(gnd),
	.combout(\mem~556_combout ),
	.cout());
defparam \mem~556 .lut_mask = 16'hF838;
defparam \mem~556 .sum_lutc_input = "datac";

dffeas \mem~135 (
	.clk(wire_pll7_clk_0),
	.d(out_data_1),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~135_q ),
	.prn(vcc));
defparam \mem~135 .is_wysiwyg = "true";
defparam \mem~135 .power_up = "low";

dffeas \mem~68 (
	.clk(wire_pll7_clk_0),
	.d(out_data_1),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~68_q ),
	.prn(vcc));
defparam \mem~68 .is_wysiwyg = "true";
defparam \mem~68 .power_up = "low";

dffeas \mem~1 (
	.clk(wire_pll7_clk_0),
	.d(out_data_1),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~1_q ),
	.prn(vcc));
defparam \mem~1 .is_wysiwyg = "true";
defparam \mem~1 .power_up = "low";

cycloneive_lcell_comb \mem~557 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~68_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~1_q ),
	.cin(gnd),
	.combout(\mem~557_combout ),
	.cout());
defparam \mem~557 .lut_mask = 16'hE5E0;
defparam \mem~557 .sum_lutc_input = "datac";

dffeas \mem~202 (
	.clk(wire_pll7_clk_0),
	.d(out_data_1),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~202_q ),
	.prn(vcc));
defparam \mem~202 .is_wysiwyg = "true";
defparam \mem~202 .power_up = "low";

cycloneive_lcell_comb \mem~558 (
	.dataa(\mem~135_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~557_combout ),
	.datad(\mem~202_q ),
	.cin(gnd),
	.combout(\mem~558_combout ),
	.cout());
defparam \mem~558 .lut_mask = 16'hF838;
defparam \mem~558 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~559 (
	.dataa(\mem~556_combout ),
	.datab(\mem~558_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~559_combout ),
	.cout());
defparam \mem~559 .lut_mask = 16'hAACC;
defparam \mem~559 .sum_lutc_input = "datac";

dffeas \internal_out_payload[3] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~559_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[3]~q ),
	.prn(vcc));
defparam \internal_out_payload[3] .is_wysiwyg = "true";
defparam \internal_out_payload[3] .power_up = "low";

dffeas \mem~337 (
	.clk(wire_pll7_clk_0),
	.d(out_data_2),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~337_q ),
	.prn(vcc));
defparam \mem~337 .is_wysiwyg = "true";
defparam \mem~337 .power_up = "low";

dffeas \mem~404 (
	.clk(wire_pll7_clk_0),
	.d(out_data_2),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~404_q ),
	.prn(vcc));
defparam \mem~404 .is_wysiwyg = "true";
defparam \mem~404 .power_up = "low";

dffeas \mem~270 (
	.clk(wire_pll7_clk_0),
	.d(out_data_2),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~270_q ),
	.prn(vcc));
defparam \mem~270 .is_wysiwyg = "true";
defparam \mem~270 .power_up = "low";

cycloneive_lcell_comb \mem~560 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~404_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~270_q ),
	.cin(gnd),
	.combout(\mem~560_combout ),
	.cout());
defparam \mem~560 .lut_mask = 16'hE5E0;
defparam \mem~560 .sum_lutc_input = "datac";

dffeas \mem~471 (
	.clk(wire_pll7_clk_0),
	.d(out_data_2),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~471_q ),
	.prn(vcc));
defparam \mem~471 .is_wysiwyg = "true";
defparam \mem~471 .power_up = "low";

cycloneive_lcell_comb \mem~561 (
	.dataa(\mem~337_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~560_combout ),
	.datad(\mem~471_q ),
	.cin(gnd),
	.combout(\mem~561_combout ),
	.cout());
defparam \mem~561 .lut_mask = 16'hF838;
defparam \mem~561 .sum_lutc_input = "datac";

dffeas \mem~136 (
	.clk(wire_pll7_clk_0),
	.d(out_data_2),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~136_q ),
	.prn(vcc));
defparam \mem~136 .is_wysiwyg = "true";
defparam \mem~136 .power_up = "low";

dffeas \mem~69 (
	.clk(wire_pll7_clk_0),
	.d(out_data_2),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~69_q ),
	.prn(vcc));
defparam \mem~69 .is_wysiwyg = "true";
defparam \mem~69 .power_up = "low";

dffeas \mem~2 (
	.clk(wire_pll7_clk_0),
	.d(out_data_2),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~2_q ),
	.prn(vcc));
defparam \mem~2 .is_wysiwyg = "true";
defparam \mem~2 .power_up = "low";

cycloneive_lcell_comb \mem~562 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~69_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~2_q ),
	.cin(gnd),
	.combout(\mem~562_combout ),
	.cout());
defparam \mem~562 .lut_mask = 16'hE5E0;
defparam \mem~562 .sum_lutc_input = "datac";

dffeas \mem~203 (
	.clk(wire_pll7_clk_0),
	.d(out_data_2),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~203_q ),
	.prn(vcc));
defparam \mem~203 .is_wysiwyg = "true";
defparam \mem~203 .power_up = "low";

cycloneive_lcell_comb \mem~563 (
	.dataa(\mem~136_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~562_combout ),
	.datad(\mem~203_q ),
	.cin(gnd),
	.combout(\mem~563_combout ),
	.cout());
defparam \mem~563 .lut_mask = 16'hF838;
defparam \mem~563 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~564 (
	.dataa(\mem~561_combout ),
	.datab(\mem~563_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~564_combout ),
	.cout());
defparam \mem~564 .lut_mask = 16'hAACC;
defparam \mem~564 .sum_lutc_input = "datac";

dffeas \internal_out_payload[4] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~564_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[4]~q ),
	.prn(vcc));
defparam \internal_out_payload[4] .is_wysiwyg = "true";
defparam \internal_out_payload[4] .power_up = "low";

dffeas \mem~338 (
	.clk(wire_pll7_clk_0),
	.d(out_data_3),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~338_q ),
	.prn(vcc));
defparam \mem~338 .is_wysiwyg = "true";
defparam \mem~338 .power_up = "low";

dffeas \mem~405 (
	.clk(wire_pll7_clk_0),
	.d(out_data_3),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~405_q ),
	.prn(vcc));
defparam \mem~405 .is_wysiwyg = "true";
defparam \mem~405 .power_up = "low";

dffeas \mem~271 (
	.clk(wire_pll7_clk_0),
	.d(out_data_3),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~271_q ),
	.prn(vcc));
defparam \mem~271 .is_wysiwyg = "true";
defparam \mem~271 .power_up = "low";

cycloneive_lcell_comb \mem~565 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~405_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~271_q ),
	.cin(gnd),
	.combout(\mem~565_combout ),
	.cout());
defparam \mem~565 .lut_mask = 16'hE5E0;
defparam \mem~565 .sum_lutc_input = "datac";

dffeas \mem~472 (
	.clk(wire_pll7_clk_0),
	.d(out_data_3),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~472_q ),
	.prn(vcc));
defparam \mem~472 .is_wysiwyg = "true";
defparam \mem~472 .power_up = "low";

cycloneive_lcell_comb \mem~566 (
	.dataa(\mem~338_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~565_combout ),
	.datad(\mem~472_q ),
	.cin(gnd),
	.combout(\mem~566_combout ),
	.cout());
defparam \mem~566 .lut_mask = 16'hF838;
defparam \mem~566 .sum_lutc_input = "datac";

dffeas \mem~137 (
	.clk(wire_pll7_clk_0),
	.d(out_data_3),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~137_q ),
	.prn(vcc));
defparam \mem~137 .is_wysiwyg = "true";
defparam \mem~137 .power_up = "low";

dffeas \mem~70 (
	.clk(wire_pll7_clk_0),
	.d(out_data_3),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~70_q ),
	.prn(vcc));
defparam \mem~70 .is_wysiwyg = "true";
defparam \mem~70 .power_up = "low";

dffeas \mem~3 (
	.clk(wire_pll7_clk_0),
	.d(out_data_3),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~3_q ),
	.prn(vcc));
defparam \mem~3 .is_wysiwyg = "true";
defparam \mem~3 .power_up = "low";

cycloneive_lcell_comb \mem~567 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~70_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~3_q ),
	.cin(gnd),
	.combout(\mem~567_combout ),
	.cout());
defparam \mem~567 .lut_mask = 16'hE5E0;
defparam \mem~567 .sum_lutc_input = "datac";

dffeas \mem~204 (
	.clk(wire_pll7_clk_0),
	.d(out_data_3),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~204_q ),
	.prn(vcc));
defparam \mem~204 .is_wysiwyg = "true";
defparam \mem~204 .power_up = "low";

cycloneive_lcell_comb \mem~568 (
	.dataa(\mem~137_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~567_combout ),
	.datad(\mem~204_q ),
	.cin(gnd),
	.combout(\mem~568_combout ),
	.cout());
defparam \mem~568 .lut_mask = 16'hF838;
defparam \mem~568 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~569 (
	.dataa(\mem~566_combout ),
	.datab(\mem~568_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~569_combout ),
	.cout());
defparam \mem~569 .lut_mask = 16'hAACC;
defparam \mem~569 .sum_lutc_input = "datac";

dffeas \internal_out_payload[5] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~569_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[5]~q ),
	.prn(vcc));
defparam \internal_out_payload[5] .is_wysiwyg = "true";
defparam \internal_out_payload[5] .power_up = "low";

dffeas \mem~339 (
	.clk(wire_pll7_clk_0),
	.d(out_data_4),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~339_q ),
	.prn(vcc));
defparam \mem~339 .is_wysiwyg = "true";
defparam \mem~339 .power_up = "low";

dffeas \mem~406 (
	.clk(wire_pll7_clk_0),
	.d(out_data_4),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~406_q ),
	.prn(vcc));
defparam \mem~406 .is_wysiwyg = "true";
defparam \mem~406 .power_up = "low";

dffeas \mem~272 (
	.clk(wire_pll7_clk_0),
	.d(out_data_4),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~272_q ),
	.prn(vcc));
defparam \mem~272 .is_wysiwyg = "true";
defparam \mem~272 .power_up = "low";

cycloneive_lcell_comb \mem~570 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~406_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~272_q ),
	.cin(gnd),
	.combout(\mem~570_combout ),
	.cout());
defparam \mem~570 .lut_mask = 16'hE5E0;
defparam \mem~570 .sum_lutc_input = "datac";

dffeas \mem~473 (
	.clk(wire_pll7_clk_0),
	.d(out_data_4),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~473_q ),
	.prn(vcc));
defparam \mem~473 .is_wysiwyg = "true";
defparam \mem~473 .power_up = "low";

cycloneive_lcell_comb \mem~571 (
	.dataa(\mem~339_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~570_combout ),
	.datad(\mem~473_q ),
	.cin(gnd),
	.combout(\mem~571_combout ),
	.cout());
defparam \mem~571 .lut_mask = 16'hF838;
defparam \mem~571 .sum_lutc_input = "datac";

dffeas \mem~138 (
	.clk(wire_pll7_clk_0),
	.d(out_data_4),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~138_q ),
	.prn(vcc));
defparam \mem~138 .is_wysiwyg = "true";
defparam \mem~138 .power_up = "low";

dffeas \mem~71 (
	.clk(wire_pll7_clk_0),
	.d(out_data_4),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~71_q ),
	.prn(vcc));
defparam \mem~71 .is_wysiwyg = "true";
defparam \mem~71 .power_up = "low";

dffeas \mem~4 (
	.clk(wire_pll7_clk_0),
	.d(out_data_4),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~4_q ),
	.prn(vcc));
defparam \mem~4 .is_wysiwyg = "true";
defparam \mem~4 .power_up = "low";

cycloneive_lcell_comb \mem~572 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~71_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~4_q ),
	.cin(gnd),
	.combout(\mem~572_combout ),
	.cout());
defparam \mem~572 .lut_mask = 16'hE5E0;
defparam \mem~572 .sum_lutc_input = "datac";

dffeas \mem~205 (
	.clk(wire_pll7_clk_0),
	.d(out_data_4),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~205_q ),
	.prn(vcc));
defparam \mem~205 .is_wysiwyg = "true";
defparam \mem~205 .power_up = "low";

cycloneive_lcell_comb \mem~573 (
	.dataa(\mem~138_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~572_combout ),
	.datad(\mem~205_q ),
	.cin(gnd),
	.combout(\mem~573_combout ),
	.cout());
defparam \mem~573 .lut_mask = 16'hF838;
defparam \mem~573 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~574 (
	.dataa(\mem~571_combout ),
	.datab(\mem~573_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~574_combout ),
	.cout());
defparam \mem~574 .lut_mask = 16'hAACC;
defparam \mem~574 .sum_lutc_input = "datac";

dffeas \internal_out_payload[6] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~574_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[6]~q ),
	.prn(vcc));
defparam \internal_out_payload[6] .is_wysiwyg = "true";
defparam \internal_out_payload[6] .power_up = "low";

dffeas \mem~340 (
	.clk(wire_pll7_clk_0),
	.d(out_data_5),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~340_q ),
	.prn(vcc));
defparam \mem~340 .is_wysiwyg = "true";
defparam \mem~340 .power_up = "low";

dffeas \mem~407 (
	.clk(wire_pll7_clk_0),
	.d(out_data_5),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~407_q ),
	.prn(vcc));
defparam \mem~407 .is_wysiwyg = "true";
defparam \mem~407 .power_up = "low";

dffeas \mem~273 (
	.clk(wire_pll7_clk_0),
	.d(out_data_5),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~273_q ),
	.prn(vcc));
defparam \mem~273 .is_wysiwyg = "true";
defparam \mem~273 .power_up = "low";

cycloneive_lcell_comb \mem~575 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~407_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~273_q ),
	.cin(gnd),
	.combout(\mem~575_combout ),
	.cout());
defparam \mem~575 .lut_mask = 16'hE5E0;
defparam \mem~575 .sum_lutc_input = "datac";

dffeas \mem~474 (
	.clk(wire_pll7_clk_0),
	.d(out_data_5),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~474_q ),
	.prn(vcc));
defparam \mem~474 .is_wysiwyg = "true";
defparam \mem~474 .power_up = "low";

cycloneive_lcell_comb \mem~576 (
	.dataa(\mem~340_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~575_combout ),
	.datad(\mem~474_q ),
	.cin(gnd),
	.combout(\mem~576_combout ),
	.cout());
defparam \mem~576 .lut_mask = 16'hF838;
defparam \mem~576 .sum_lutc_input = "datac";

dffeas \mem~139 (
	.clk(wire_pll7_clk_0),
	.d(out_data_5),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~139_q ),
	.prn(vcc));
defparam \mem~139 .is_wysiwyg = "true";
defparam \mem~139 .power_up = "low";

dffeas \mem~72 (
	.clk(wire_pll7_clk_0),
	.d(out_data_5),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~72_q ),
	.prn(vcc));
defparam \mem~72 .is_wysiwyg = "true";
defparam \mem~72 .power_up = "low";

dffeas \mem~5 (
	.clk(wire_pll7_clk_0),
	.d(out_data_5),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~5_q ),
	.prn(vcc));
defparam \mem~5 .is_wysiwyg = "true";
defparam \mem~5 .power_up = "low";

cycloneive_lcell_comb \mem~577 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~72_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~5_q ),
	.cin(gnd),
	.combout(\mem~577_combout ),
	.cout());
defparam \mem~577 .lut_mask = 16'hE5E0;
defparam \mem~577 .sum_lutc_input = "datac";

dffeas \mem~206 (
	.clk(wire_pll7_clk_0),
	.d(out_data_5),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~206_q ),
	.prn(vcc));
defparam \mem~206 .is_wysiwyg = "true";
defparam \mem~206 .power_up = "low";

cycloneive_lcell_comb \mem~578 (
	.dataa(\mem~139_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~577_combout ),
	.datad(\mem~206_q ),
	.cin(gnd),
	.combout(\mem~578_combout ),
	.cout());
defparam \mem~578 .lut_mask = 16'hF838;
defparam \mem~578 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~579 (
	.dataa(\mem~576_combout ),
	.datab(\mem~578_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~579_combout ),
	.cout());
defparam \mem~579 .lut_mask = 16'hAACC;
defparam \mem~579 .sum_lutc_input = "datac";

dffeas \internal_out_payload[7] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~579_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[7]~q ),
	.prn(vcc));
defparam \internal_out_payload[7] .is_wysiwyg = "true";
defparam \internal_out_payload[7] .power_up = "low";

dffeas \mem~341 (
	.clk(wire_pll7_clk_0),
	.d(out_data_6),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~341_q ),
	.prn(vcc));
defparam \mem~341 .is_wysiwyg = "true";
defparam \mem~341 .power_up = "low";

dffeas \mem~408 (
	.clk(wire_pll7_clk_0),
	.d(out_data_6),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~408_q ),
	.prn(vcc));
defparam \mem~408 .is_wysiwyg = "true";
defparam \mem~408 .power_up = "low";

dffeas \mem~274 (
	.clk(wire_pll7_clk_0),
	.d(out_data_6),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~274_q ),
	.prn(vcc));
defparam \mem~274 .is_wysiwyg = "true";
defparam \mem~274 .power_up = "low";

cycloneive_lcell_comb \mem~580 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~408_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~274_q ),
	.cin(gnd),
	.combout(\mem~580_combout ),
	.cout());
defparam \mem~580 .lut_mask = 16'hE5E0;
defparam \mem~580 .sum_lutc_input = "datac";

dffeas \mem~475 (
	.clk(wire_pll7_clk_0),
	.d(out_data_6),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~475_q ),
	.prn(vcc));
defparam \mem~475 .is_wysiwyg = "true";
defparam \mem~475 .power_up = "low";

cycloneive_lcell_comb \mem~581 (
	.dataa(\mem~341_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~580_combout ),
	.datad(\mem~475_q ),
	.cin(gnd),
	.combout(\mem~581_combout ),
	.cout());
defparam \mem~581 .lut_mask = 16'hF838;
defparam \mem~581 .sum_lutc_input = "datac";

dffeas \mem~140 (
	.clk(wire_pll7_clk_0),
	.d(out_data_6),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~140_q ),
	.prn(vcc));
defparam \mem~140 .is_wysiwyg = "true";
defparam \mem~140 .power_up = "low";

dffeas \mem~73 (
	.clk(wire_pll7_clk_0),
	.d(out_data_6),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~73_q ),
	.prn(vcc));
defparam \mem~73 .is_wysiwyg = "true";
defparam \mem~73 .power_up = "low";

dffeas \mem~6 (
	.clk(wire_pll7_clk_0),
	.d(out_data_6),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~6_q ),
	.prn(vcc));
defparam \mem~6 .is_wysiwyg = "true";
defparam \mem~6 .power_up = "low";

cycloneive_lcell_comb \mem~582 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~73_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~6_q ),
	.cin(gnd),
	.combout(\mem~582_combout ),
	.cout());
defparam \mem~582 .lut_mask = 16'hE5E0;
defparam \mem~582 .sum_lutc_input = "datac";

dffeas \mem~207 (
	.clk(wire_pll7_clk_0),
	.d(out_data_6),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~207_q ),
	.prn(vcc));
defparam \mem~207 .is_wysiwyg = "true";
defparam \mem~207 .power_up = "low";

cycloneive_lcell_comb \mem~583 (
	.dataa(\mem~140_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~582_combout ),
	.datad(\mem~207_q ),
	.cin(gnd),
	.combout(\mem~583_combout ),
	.cout());
defparam \mem~583 .lut_mask = 16'hF838;
defparam \mem~583 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~584 (
	.dataa(\mem~581_combout ),
	.datab(\mem~583_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~584_combout ),
	.cout());
defparam \mem~584 .lut_mask = 16'hAACC;
defparam \mem~584 .sum_lutc_input = "datac";

dffeas \internal_out_payload[8] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~584_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[8]~q ),
	.prn(vcc));
defparam \internal_out_payload[8] .is_wysiwyg = "true";
defparam \internal_out_payload[8] .power_up = "low";

dffeas \mem~342 (
	.clk(wire_pll7_clk_0),
	.d(out_data_7),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~342_q ),
	.prn(vcc));
defparam \mem~342 .is_wysiwyg = "true";
defparam \mem~342 .power_up = "low";

dffeas \mem~409 (
	.clk(wire_pll7_clk_0),
	.d(out_data_7),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~409_q ),
	.prn(vcc));
defparam \mem~409 .is_wysiwyg = "true";
defparam \mem~409 .power_up = "low";

dffeas \mem~275 (
	.clk(wire_pll7_clk_0),
	.d(out_data_7),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~275_q ),
	.prn(vcc));
defparam \mem~275 .is_wysiwyg = "true";
defparam \mem~275 .power_up = "low";

cycloneive_lcell_comb \mem~585 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~409_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~275_q ),
	.cin(gnd),
	.combout(\mem~585_combout ),
	.cout());
defparam \mem~585 .lut_mask = 16'hE5E0;
defparam \mem~585 .sum_lutc_input = "datac";

dffeas \mem~476 (
	.clk(wire_pll7_clk_0),
	.d(out_data_7),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~476_q ),
	.prn(vcc));
defparam \mem~476 .is_wysiwyg = "true";
defparam \mem~476 .power_up = "low";

cycloneive_lcell_comb \mem~586 (
	.dataa(\mem~342_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~585_combout ),
	.datad(\mem~476_q ),
	.cin(gnd),
	.combout(\mem~586_combout ),
	.cout());
defparam \mem~586 .lut_mask = 16'hF838;
defparam \mem~586 .sum_lutc_input = "datac";

dffeas \mem~141 (
	.clk(wire_pll7_clk_0),
	.d(out_data_7),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~141_q ),
	.prn(vcc));
defparam \mem~141 .is_wysiwyg = "true";
defparam \mem~141 .power_up = "low";

dffeas \mem~74 (
	.clk(wire_pll7_clk_0),
	.d(out_data_7),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~74_q ),
	.prn(vcc));
defparam \mem~74 .is_wysiwyg = "true";
defparam \mem~74 .power_up = "low";

dffeas \mem~7 (
	.clk(wire_pll7_clk_0),
	.d(out_data_7),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~7_q ),
	.prn(vcc));
defparam \mem~7 .is_wysiwyg = "true";
defparam \mem~7 .power_up = "low";

cycloneive_lcell_comb \mem~587 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~74_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~7_q ),
	.cin(gnd),
	.combout(\mem~587_combout ),
	.cout());
defparam \mem~587 .lut_mask = 16'hE5E0;
defparam \mem~587 .sum_lutc_input = "datac";

dffeas \mem~208 (
	.clk(wire_pll7_clk_0),
	.d(out_data_7),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~208_q ),
	.prn(vcc));
defparam \mem~208 .is_wysiwyg = "true";
defparam \mem~208 .power_up = "low";

cycloneive_lcell_comb \mem~588 (
	.dataa(\mem~141_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~587_combout ),
	.datad(\mem~208_q ),
	.cin(gnd),
	.combout(\mem~588_combout ),
	.cout());
defparam \mem~588 .lut_mask = 16'hF838;
defparam \mem~588 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~589 (
	.dataa(\mem~586_combout ),
	.datab(\mem~588_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~589_combout ),
	.cout());
defparam \mem~589 .lut_mask = 16'hAACC;
defparam \mem~589 .sum_lutc_input = "datac";

dffeas \internal_out_payload[9] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~589_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[9]~q ),
	.prn(vcc));
defparam \internal_out_payload[9] .is_wysiwyg = "true";
defparam \internal_out_payload[9] .power_up = "low";

dffeas \mem~343 (
	.clk(wire_pll7_clk_0),
	.d(out_data_8),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~343_q ),
	.prn(vcc));
defparam \mem~343 .is_wysiwyg = "true";
defparam \mem~343 .power_up = "low";

dffeas \mem~410 (
	.clk(wire_pll7_clk_0),
	.d(out_data_8),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~410_q ),
	.prn(vcc));
defparam \mem~410 .is_wysiwyg = "true";
defparam \mem~410 .power_up = "low";

dffeas \mem~276 (
	.clk(wire_pll7_clk_0),
	.d(out_data_8),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~276_q ),
	.prn(vcc));
defparam \mem~276 .is_wysiwyg = "true";
defparam \mem~276 .power_up = "low";

cycloneive_lcell_comb \mem~590 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~410_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~276_q ),
	.cin(gnd),
	.combout(\mem~590_combout ),
	.cout());
defparam \mem~590 .lut_mask = 16'hE5E0;
defparam \mem~590 .sum_lutc_input = "datac";

dffeas \mem~477 (
	.clk(wire_pll7_clk_0),
	.d(out_data_8),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~477_q ),
	.prn(vcc));
defparam \mem~477 .is_wysiwyg = "true";
defparam \mem~477 .power_up = "low";

cycloneive_lcell_comb \mem~591 (
	.dataa(\mem~343_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~590_combout ),
	.datad(\mem~477_q ),
	.cin(gnd),
	.combout(\mem~591_combout ),
	.cout());
defparam \mem~591 .lut_mask = 16'hF838;
defparam \mem~591 .sum_lutc_input = "datac";

dffeas \mem~142 (
	.clk(wire_pll7_clk_0),
	.d(out_data_8),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~142_q ),
	.prn(vcc));
defparam \mem~142 .is_wysiwyg = "true";
defparam \mem~142 .power_up = "low";

dffeas \mem~75 (
	.clk(wire_pll7_clk_0),
	.d(out_data_8),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~75_q ),
	.prn(vcc));
defparam \mem~75 .is_wysiwyg = "true";
defparam \mem~75 .power_up = "low";

dffeas \mem~8 (
	.clk(wire_pll7_clk_0),
	.d(out_data_8),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~8_q ),
	.prn(vcc));
defparam \mem~8 .is_wysiwyg = "true";
defparam \mem~8 .power_up = "low";

cycloneive_lcell_comb \mem~592 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~75_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~8_q ),
	.cin(gnd),
	.combout(\mem~592_combout ),
	.cout());
defparam \mem~592 .lut_mask = 16'hE5E0;
defparam \mem~592 .sum_lutc_input = "datac";

dffeas \mem~209 (
	.clk(wire_pll7_clk_0),
	.d(out_data_8),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~209_q ),
	.prn(vcc));
defparam \mem~209 .is_wysiwyg = "true";
defparam \mem~209 .power_up = "low";

cycloneive_lcell_comb \mem~593 (
	.dataa(\mem~142_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~592_combout ),
	.datad(\mem~209_q ),
	.cin(gnd),
	.combout(\mem~593_combout ),
	.cout());
defparam \mem~593 .lut_mask = 16'hF838;
defparam \mem~593 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~594 (
	.dataa(\mem~591_combout ),
	.datab(\mem~593_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~594_combout ),
	.cout());
defparam \mem~594 .lut_mask = 16'hAACC;
defparam \mem~594 .sum_lutc_input = "datac";

dffeas \internal_out_payload[10] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~594_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[10]~q ),
	.prn(vcc));
defparam \internal_out_payload[10] .is_wysiwyg = "true";
defparam \internal_out_payload[10] .power_up = "low";

dffeas \mem~344 (
	.clk(wire_pll7_clk_0),
	.d(out_data_9),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~344_q ),
	.prn(vcc));
defparam \mem~344 .is_wysiwyg = "true";
defparam \mem~344 .power_up = "low";

dffeas \mem~411 (
	.clk(wire_pll7_clk_0),
	.d(out_data_9),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~411_q ),
	.prn(vcc));
defparam \mem~411 .is_wysiwyg = "true";
defparam \mem~411 .power_up = "low";

dffeas \mem~277 (
	.clk(wire_pll7_clk_0),
	.d(out_data_9),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~277_q ),
	.prn(vcc));
defparam \mem~277 .is_wysiwyg = "true";
defparam \mem~277 .power_up = "low";

cycloneive_lcell_comb \mem~595 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~411_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~277_q ),
	.cin(gnd),
	.combout(\mem~595_combout ),
	.cout());
defparam \mem~595 .lut_mask = 16'hE5E0;
defparam \mem~595 .sum_lutc_input = "datac";

dffeas \mem~478 (
	.clk(wire_pll7_clk_0),
	.d(out_data_9),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~478_q ),
	.prn(vcc));
defparam \mem~478 .is_wysiwyg = "true";
defparam \mem~478 .power_up = "low";

cycloneive_lcell_comb \mem~596 (
	.dataa(\mem~344_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~595_combout ),
	.datad(\mem~478_q ),
	.cin(gnd),
	.combout(\mem~596_combout ),
	.cout());
defparam \mem~596 .lut_mask = 16'hF838;
defparam \mem~596 .sum_lutc_input = "datac";

dffeas \mem~143 (
	.clk(wire_pll7_clk_0),
	.d(out_data_9),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~143_q ),
	.prn(vcc));
defparam \mem~143 .is_wysiwyg = "true";
defparam \mem~143 .power_up = "low";

dffeas \mem~76 (
	.clk(wire_pll7_clk_0),
	.d(out_data_9),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~76_q ),
	.prn(vcc));
defparam \mem~76 .is_wysiwyg = "true";
defparam \mem~76 .power_up = "low";

dffeas \mem~9 (
	.clk(wire_pll7_clk_0),
	.d(out_data_9),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~9_q ),
	.prn(vcc));
defparam \mem~9 .is_wysiwyg = "true";
defparam \mem~9 .power_up = "low";

cycloneive_lcell_comb \mem~597 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~76_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~9_q ),
	.cin(gnd),
	.combout(\mem~597_combout ),
	.cout());
defparam \mem~597 .lut_mask = 16'hE5E0;
defparam \mem~597 .sum_lutc_input = "datac";

dffeas \mem~210 (
	.clk(wire_pll7_clk_0),
	.d(out_data_9),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~210_q ),
	.prn(vcc));
defparam \mem~210 .is_wysiwyg = "true";
defparam \mem~210 .power_up = "low";

cycloneive_lcell_comb \mem~598 (
	.dataa(\mem~143_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~597_combout ),
	.datad(\mem~210_q ),
	.cin(gnd),
	.combout(\mem~598_combout ),
	.cout());
defparam \mem~598 .lut_mask = 16'hF838;
defparam \mem~598 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~599 (
	.dataa(\mem~596_combout ),
	.datab(\mem~598_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~599_combout ),
	.cout());
defparam \mem~599 .lut_mask = 16'hAACC;
defparam \mem~599 .sum_lutc_input = "datac";

dffeas \internal_out_payload[11] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~599_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[11]~q ),
	.prn(vcc));
defparam \internal_out_payload[11] .is_wysiwyg = "true";
defparam \internal_out_payload[11] .power_up = "low";

dffeas \mem~345 (
	.clk(wire_pll7_clk_0),
	.d(out_data_10),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~345_q ),
	.prn(vcc));
defparam \mem~345 .is_wysiwyg = "true";
defparam \mem~345 .power_up = "low";

dffeas \mem~412 (
	.clk(wire_pll7_clk_0),
	.d(out_data_10),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~412_q ),
	.prn(vcc));
defparam \mem~412 .is_wysiwyg = "true";
defparam \mem~412 .power_up = "low";

dffeas \mem~278 (
	.clk(wire_pll7_clk_0),
	.d(out_data_10),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~278_q ),
	.prn(vcc));
defparam \mem~278 .is_wysiwyg = "true";
defparam \mem~278 .power_up = "low";

cycloneive_lcell_comb \mem~600 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~412_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~278_q ),
	.cin(gnd),
	.combout(\mem~600_combout ),
	.cout());
defparam \mem~600 .lut_mask = 16'hE5E0;
defparam \mem~600 .sum_lutc_input = "datac";

dffeas \mem~479 (
	.clk(wire_pll7_clk_0),
	.d(out_data_10),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~479_q ),
	.prn(vcc));
defparam \mem~479 .is_wysiwyg = "true";
defparam \mem~479 .power_up = "low";

cycloneive_lcell_comb \mem~601 (
	.dataa(\mem~345_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~600_combout ),
	.datad(\mem~479_q ),
	.cin(gnd),
	.combout(\mem~601_combout ),
	.cout());
defparam \mem~601 .lut_mask = 16'hF838;
defparam \mem~601 .sum_lutc_input = "datac";

dffeas \mem~144 (
	.clk(wire_pll7_clk_0),
	.d(out_data_10),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~144_q ),
	.prn(vcc));
defparam \mem~144 .is_wysiwyg = "true";
defparam \mem~144 .power_up = "low";

dffeas \mem~77 (
	.clk(wire_pll7_clk_0),
	.d(out_data_10),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~77_q ),
	.prn(vcc));
defparam \mem~77 .is_wysiwyg = "true";
defparam \mem~77 .power_up = "low";

dffeas \mem~10 (
	.clk(wire_pll7_clk_0),
	.d(out_data_10),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~10_q ),
	.prn(vcc));
defparam \mem~10 .is_wysiwyg = "true";
defparam \mem~10 .power_up = "low";

cycloneive_lcell_comb \mem~602 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~77_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~10_q ),
	.cin(gnd),
	.combout(\mem~602_combout ),
	.cout());
defparam \mem~602 .lut_mask = 16'hE5E0;
defparam \mem~602 .sum_lutc_input = "datac";

dffeas \mem~211 (
	.clk(wire_pll7_clk_0),
	.d(out_data_10),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~211_q ),
	.prn(vcc));
defparam \mem~211 .is_wysiwyg = "true";
defparam \mem~211 .power_up = "low";

cycloneive_lcell_comb \mem~603 (
	.dataa(\mem~144_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~602_combout ),
	.datad(\mem~211_q ),
	.cin(gnd),
	.combout(\mem~603_combout ),
	.cout());
defparam \mem~603 .lut_mask = 16'hF838;
defparam \mem~603 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~604 (
	.dataa(\mem~601_combout ),
	.datab(\mem~603_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~604_combout ),
	.cout());
defparam \mem~604 .lut_mask = 16'hAACC;
defparam \mem~604 .sum_lutc_input = "datac";

dffeas \internal_out_payload[12] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~604_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[12]~q ),
	.prn(vcc));
defparam \internal_out_payload[12] .is_wysiwyg = "true";
defparam \internal_out_payload[12] .power_up = "low";

dffeas \mem~346 (
	.clk(wire_pll7_clk_0),
	.d(out_data_11),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~346_q ),
	.prn(vcc));
defparam \mem~346 .is_wysiwyg = "true";
defparam \mem~346 .power_up = "low";

dffeas \mem~413 (
	.clk(wire_pll7_clk_0),
	.d(out_data_11),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~413_q ),
	.prn(vcc));
defparam \mem~413 .is_wysiwyg = "true";
defparam \mem~413 .power_up = "low";

dffeas \mem~279 (
	.clk(wire_pll7_clk_0),
	.d(out_data_11),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~279_q ),
	.prn(vcc));
defparam \mem~279 .is_wysiwyg = "true";
defparam \mem~279 .power_up = "low";

cycloneive_lcell_comb \mem~605 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~413_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~279_q ),
	.cin(gnd),
	.combout(\mem~605_combout ),
	.cout());
defparam \mem~605 .lut_mask = 16'hE5E0;
defparam \mem~605 .sum_lutc_input = "datac";

dffeas \mem~480 (
	.clk(wire_pll7_clk_0),
	.d(out_data_11),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~480_q ),
	.prn(vcc));
defparam \mem~480 .is_wysiwyg = "true";
defparam \mem~480 .power_up = "low";

cycloneive_lcell_comb \mem~606 (
	.dataa(\mem~346_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~605_combout ),
	.datad(\mem~480_q ),
	.cin(gnd),
	.combout(\mem~606_combout ),
	.cout());
defparam \mem~606 .lut_mask = 16'hF838;
defparam \mem~606 .sum_lutc_input = "datac";

dffeas \mem~145 (
	.clk(wire_pll7_clk_0),
	.d(out_data_11),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~145_q ),
	.prn(vcc));
defparam \mem~145 .is_wysiwyg = "true";
defparam \mem~145 .power_up = "low";

dffeas \mem~78 (
	.clk(wire_pll7_clk_0),
	.d(out_data_11),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~78_q ),
	.prn(vcc));
defparam \mem~78 .is_wysiwyg = "true";
defparam \mem~78 .power_up = "low";

dffeas \mem~11 (
	.clk(wire_pll7_clk_0),
	.d(out_data_11),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~11_q ),
	.prn(vcc));
defparam \mem~11 .is_wysiwyg = "true";
defparam \mem~11 .power_up = "low";

cycloneive_lcell_comb \mem~607 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~78_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~11_q ),
	.cin(gnd),
	.combout(\mem~607_combout ),
	.cout());
defparam \mem~607 .lut_mask = 16'hE5E0;
defparam \mem~607 .sum_lutc_input = "datac";

dffeas \mem~212 (
	.clk(wire_pll7_clk_0),
	.d(out_data_11),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~212_q ),
	.prn(vcc));
defparam \mem~212 .is_wysiwyg = "true";
defparam \mem~212 .power_up = "low";

cycloneive_lcell_comb \mem~608 (
	.dataa(\mem~145_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~607_combout ),
	.datad(\mem~212_q ),
	.cin(gnd),
	.combout(\mem~608_combout ),
	.cout());
defparam \mem~608 .lut_mask = 16'hF838;
defparam \mem~608 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~609 (
	.dataa(\mem~606_combout ),
	.datab(\mem~608_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~609_combout ),
	.cout());
defparam \mem~609 .lut_mask = 16'hAACC;
defparam \mem~609 .sum_lutc_input = "datac";

dffeas \internal_out_payload[13] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~609_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[13]~q ),
	.prn(vcc));
defparam \internal_out_payload[13] .is_wysiwyg = "true";
defparam \internal_out_payload[13] .power_up = "low";

dffeas \mem~347 (
	.clk(wire_pll7_clk_0),
	.d(out_data_12),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~347_q ),
	.prn(vcc));
defparam \mem~347 .is_wysiwyg = "true";
defparam \mem~347 .power_up = "low";

dffeas \mem~414 (
	.clk(wire_pll7_clk_0),
	.d(out_data_12),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~414_q ),
	.prn(vcc));
defparam \mem~414 .is_wysiwyg = "true";
defparam \mem~414 .power_up = "low";

dffeas \mem~280 (
	.clk(wire_pll7_clk_0),
	.d(out_data_12),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~280_q ),
	.prn(vcc));
defparam \mem~280 .is_wysiwyg = "true";
defparam \mem~280 .power_up = "low";

cycloneive_lcell_comb \mem~610 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~414_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~280_q ),
	.cin(gnd),
	.combout(\mem~610_combout ),
	.cout());
defparam \mem~610 .lut_mask = 16'hE5E0;
defparam \mem~610 .sum_lutc_input = "datac";

dffeas \mem~481 (
	.clk(wire_pll7_clk_0),
	.d(out_data_12),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~481_q ),
	.prn(vcc));
defparam \mem~481 .is_wysiwyg = "true";
defparam \mem~481 .power_up = "low";

cycloneive_lcell_comb \mem~611 (
	.dataa(\mem~347_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~610_combout ),
	.datad(\mem~481_q ),
	.cin(gnd),
	.combout(\mem~611_combout ),
	.cout());
defparam \mem~611 .lut_mask = 16'hF838;
defparam \mem~611 .sum_lutc_input = "datac";

dffeas \mem~146 (
	.clk(wire_pll7_clk_0),
	.d(out_data_12),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~146_q ),
	.prn(vcc));
defparam \mem~146 .is_wysiwyg = "true";
defparam \mem~146 .power_up = "low";

dffeas \mem~79 (
	.clk(wire_pll7_clk_0),
	.d(out_data_12),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~79_q ),
	.prn(vcc));
defparam \mem~79 .is_wysiwyg = "true";
defparam \mem~79 .power_up = "low";

dffeas \mem~12 (
	.clk(wire_pll7_clk_0),
	.d(out_data_12),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~12_q ),
	.prn(vcc));
defparam \mem~12 .is_wysiwyg = "true";
defparam \mem~12 .power_up = "low";

cycloneive_lcell_comb \mem~612 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~79_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~12_q ),
	.cin(gnd),
	.combout(\mem~612_combout ),
	.cout());
defparam \mem~612 .lut_mask = 16'hE5E0;
defparam \mem~612 .sum_lutc_input = "datac";

dffeas \mem~213 (
	.clk(wire_pll7_clk_0),
	.d(out_data_12),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~213_q ),
	.prn(vcc));
defparam \mem~213 .is_wysiwyg = "true";
defparam \mem~213 .power_up = "low";

cycloneive_lcell_comb \mem~613 (
	.dataa(\mem~146_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~612_combout ),
	.datad(\mem~213_q ),
	.cin(gnd),
	.combout(\mem~613_combout ),
	.cout());
defparam \mem~613 .lut_mask = 16'hF838;
defparam \mem~613 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~614 (
	.dataa(\mem~611_combout ),
	.datab(\mem~613_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~614_combout ),
	.cout());
defparam \mem~614 .lut_mask = 16'hAACC;
defparam \mem~614 .sum_lutc_input = "datac";

dffeas \internal_out_payload[14] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~614_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[14]~q ),
	.prn(vcc));
defparam \internal_out_payload[14] .is_wysiwyg = "true";
defparam \internal_out_payload[14] .power_up = "low";

dffeas \mem~348 (
	.clk(wire_pll7_clk_0),
	.d(out_data_13),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~348_q ),
	.prn(vcc));
defparam \mem~348 .is_wysiwyg = "true";
defparam \mem~348 .power_up = "low";

dffeas \mem~415 (
	.clk(wire_pll7_clk_0),
	.d(out_data_13),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~415_q ),
	.prn(vcc));
defparam \mem~415 .is_wysiwyg = "true";
defparam \mem~415 .power_up = "low";

dffeas \mem~281 (
	.clk(wire_pll7_clk_0),
	.d(out_data_13),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~281_q ),
	.prn(vcc));
defparam \mem~281 .is_wysiwyg = "true";
defparam \mem~281 .power_up = "low";

cycloneive_lcell_comb \mem~615 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~415_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~281_q ),
	.cin(gnd),
	.combout(\mem~615_combout ),
	.cout());
defparam \mem~615 .lut_mask = 16'hE5E0;
defparam \mem~615 .sum_lutc_input = "datac";

dffeas \mem~482 (
	.clk(wire_pll7_clk_0),
	.d(out_data_13),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~482_q ),
	.prn(vcc));
defparam \mem~482 .is_wysiwyg = "true";
defparam \mem~482 .power_up = "low";

cycloneive_lcell_comb \mem~616 (
	.dataa(\mem~348_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~615_combout ),
	.datad(\mem~482_q ),
	.cin(gnd),
	.combout(\mem~616_combout ),
	.cout());
defparam \mem~616 .lut_mask = 16'hF838;
defparam \mem~616 .sum_lutc_input = "datac";

dffeas \mem~147 (
	.clk(wire_pll7_clk_0),
	.d(out_data_13),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~147_q ),
	.prn(vcc));
defparam \mem~147 .is_wysiwyg = "true";
defparam \mem~147 .power_up = "low";

dffeas \mem~80 (
	.clk(wire_pll7_clk_0),
	.d(out_data_13),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~80_q ),
	.prn(vcc));
defparam \mem~80 .is_wysiwyg = "true";
defparam \mem~80 .power_up = "low";

dffeas \mem~13 (
	.clk(wire_pll7_clk_0),
	.d(out_data_13),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~13_q ),
	.prn(vcc));
defparam \mem~13 .is_wysiwyg = "true";
defparam \mem~13 .power_up = "low";

cycloneive_lcell_comb \mem~617 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~80_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~13_q ),
	.cin(gnd),
	.combout(\mem~617_combout ),
	.cout());
defparam \mem~617 .lut_mask = 16'hE5E0;
defparam \mem~617 .sum_lutc_input = "datac";

dffeas \mem~214 (
	.clk(wire_pll7_clk_0),
	.d(out_data_13),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~214_q ),
	.prn(vcc));
defparam \mem~214 .is_wysiwyg = "true";
defparam \mem~214 .power_up = "low";

cycloneive_lcell_comb \mem~618 (
	.dataa(\mem~147_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~617_combout ),
	.datad(\mem~214_q ),
	.cin(gnd),
	.combout(\mem~618_combout ),
	.cout());
defparam \mem~618 .lut_mask = 16'hF838;
defparam \mem~618 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~619 (
	.dataa(\mem~616_combout ),
	.datab(\mem~618_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~619_combout ),
	.cout());
defparam \mem~619 .lut_mask = 16'hAACC;
defparam \mem~619 .sum_lutc_input = "datac";

dffeas \internal_out_payload[15] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~619_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[15]~q ),
	.prn(vcc));
defparam \internal_out_payload[15] .is_wysiwyg = "true";
defparam \internal_out_payload[15] .power_up = "low";

dffeas \mem~349 (
	.clk(wire_pll7_clk_0),
	.d(out_data_14),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~349_q ),
	.prn(vcc));
defparam \mem~349 .is_wysiwyg = "true";
defparam \mem~349 .power_up = "low";

dffeas \mem~416 (
	.clk(wire_pll7_clk_0),
	.d(out_data_14),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~416_q ),
	.prn(vcc));
defparam \mem~416 .is_wysiwyg = "true";
defparam \mem~416 .power_up = "low";

dffeas \mem~282 (
	.clk(wire_pll7_clk_0),
	.d(out_data_14),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~282_q ),
	.prn(vcc));
defparam \mem~282 .is_wysiwyg = "true";
defparam \mem~282 .power_up = "low";

cycloneive_lcell_comb \mem~620 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~416_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~282_q ),
	.cin(gnd),
	.combout(\mem~620_combout ),
	.cout());
defparam \mem~620 .lut_mask = 16'hE5E0;
defparam \mem~620 .sum_lutc_input = "datac";

dffeas \mem~483 (
	.clk(wire_pll7_clk_0),
	.d(out_data_14),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~483_q ),
	.prn(vcc));
defparam \mem~483 .is_wysiwyg = "true";
defparam \mem~483 .power_up = "low";

cycloneive_lcell_comb \mem~621 (
	.dataa(\mem~349_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~620_combout ),
	.datad(\mem~483_q ),
	.cin(gnd),
	.combout(\mem~621_combout ),
	.cout());
defparam \mem~621 .lut_mask = 16'hF838;
defparam \mem~621 .sum_lutc_input = "datac";

dffeas \mem~148 (
	.clk(wire_pll7_clk_0),
	.d(out_data_14),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~148_q ),
	.prn(vcc));
defparam \mem~148 .is_wysiwyg = "true";
defparam \mem~148 .power_up = "low";

dffeas \mem~81 (
	.clk(wire_pll7_clk_0),
	.d(out_data_14),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~81_q ),
	.prn(vcc));
defparam \mem~81 .is_wysiwyg = "true";
defparam \mem~81 .power_up = "low";

dffeas \mem~14 (
	.clk(wire_pll7_clk_0),
	.d(out_data_14),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~14_q ),
	.prn(vcc));
defparam \mem~14 .is_wysiwyg = "true";
defparam \mem~14 .power_up = "low";

cycloneive_lcell_comb \mem~622 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~81_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~14_q ),
	.cin(gnd),
	.combout(\mem~622_combout ),
	.cout());
defparam \mem~622 .lut_mask = 16'hE5E0;
defparam \mem~622 .sum_lutc_input = "datac";

dffeas \mem~215 (
	.clk(wire_pll7_clk_0),
	.d(out_data_14),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~215_q ),
	.prn(vcc));
defparam \mem~215 .is_wysiwyg = "true";
defparam \mem~215 .power_up = "low";

cycloneive_lcell_comb \mem~623 (
	.dataa(\mem~148_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~622_combout ),
	.datad(\mem~215_q ),
	.cin(gnd),
	.combout(\mem~623_combout ),
	.cout());
defparam \mem~623 .lut_mask = 16'hF838;
defparam \mem~623 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~624 (
	.dataa(\mem~621_combout ),
	.datab(\mem~623_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~624_combout ),
	.cout());
defparam \mem~624 .lut_mask = 16'hAACC;
defparam \mem~624 .sum_lutc_input = "datac";

dffeas \internal_out_payload[16] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~624_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[16]~q ),
	.prn(vcc));
defparam \internal_out_payload[16] .is_wysiwyg = "true";
defparam \internal_out_payload[16] .power_up = "low";

dffeas \mem~350 (
	.clk(wire_pll7_clk_0),
	.d(out_data_15),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~350_q ),
	.prn(vcc));
defparam \mem~350 .is_wysiwyg = "true";
defparam \mem~350 .power_up = "low";

dffeas \mem~417 (
	.clk(wire_pll7_clk_0),
	.d(out_data_15),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~417_q ),
	.prn(vcc));
defparam \mem~417 .is_wysiwyg = "true";
defparam \mem~417 .power_up = "low";

dffeas \mem~283 (
	.clk(wire_pll7_clk_0),
	.d(out_data_15),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~283_q ),
	.prn(vcc));
defparam \mem~283 .is_wysiwyg = "true";
defparam \mem~283 .power_up = "low";

cycloneive_lcell_comb \mem~625 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~417_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~283_q ),
	.cin(gnd),
	.combout(\mem~625_combout ),
	.cout());
defparam \mem~625 .lut_mask = 16'hE5E0;
defparam \mem~625 .sum_lutc_input = "datac";

dffeas \mem~484 (
	.clk(wire_pll7_clk_0),
	.d(out_data_15),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~484_q ),
	.prn(vcc));
defparam \mem~484 .is_wysiwyg = "true";
defparam \mem~484 .power_up = "low";

cycloneive_lcell_comb \mem~626 (
	.dataa(\mem~350_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~625_combout ),
	.datad(\mem~484_q ),
	.cin(gnd),
	.combout(\mem~626_combout ),
	.cout());
defparam \mem~626 .lut_mask = 16'hF838;
defparam \mem~626 .sum_lutc_input = "datac";

dffeas \mem~149 (
	.clk(wire_pll7_clk_0),
	.d(out_data_15),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~149_q ),
	.prn(vcc));
defparam \mem~149 .is_wysiwyg = "true";
defparam \mem~149 .power_up = "low";

dffeas \mem~82 (
	.clk(wire_pll7_clk_0),
	.d(out_data_15),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~82_q ),
	.prn(vcc));
defparam \mem~82 .is_wysiwyg = "true";
defparam \mem~82 .power_up = "low";

dffeas \mem~15 (
	.clk(wire_pll7_clk_0),
	.d(out_data_15),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~15_q ),
	.prn(vcc));
defparam \mem~15 .is_wysiwyg = "true";
defparam \mem~15 .power_up = "low";

cycloneive_lcell_comb \mem~627 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~82_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~15_q ),
	.cin(gnd),
	.combout(\mem~627_combout ),
	.cout());
defparam \mem~627 .lut_mask = 16'hE5E0;
defparam \mem~627 .sum_lutc_input = "datac";

dffeas \mem~216 (
	.clk(wire_pll7_clk_0),
	.d(out_data_15),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~216_q ),
	.prn(vcc));
defparam \mem~216 .is_wysiwyg = "true";
defparam \mem~216 .power_up = "low";

cycloneive_lcell_comb \mem~628 (
	.dataa(\mem~149_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~627_combout ),
	.datad(\mem~216_q ),
	.cin(gnd),
	.combout(\mem~628_combout ),
	.cout());
defparam \mem~628 .lut_mask = 16'hF838;
defparam \mem~628 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~629 (
	.dataa(\mem~626_combout ),
	.datab(\mem~628_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~629_combout ),
	.cout());
defparam \mem~629 .lut_mask = 16'hAACC;
defparam \mem~629 .sum_lutc_input = "datac";

dffeas \internal_out_payload[17] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~629_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[17]~q ),
	.prn(vcc));
defparam \internal_out_payload[17] .is_wysiwyg = "true";
defparam \internal_out_payload[17] .power_up = "low";

dffeas \mem~351 (
	.clk(wire_pll7_clk_0),
	.d(out_data_16),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~351_q ),
	.prn(vcc));
defparam \mem~351 .is_wysiwyg = "true";
defparam \mem~351 .power_up = "low";

dffeas \mem~418 (
	.clk(wire_pll7_clk_0),
	.d(out_data_16),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~418_q ),
	.prn(vcc));
defparam \mem~418 .is_wysiwyg = "true";
defparam \mem~418 .power_up = "low";

dffeas \mem~284 (
	.clk(wire_pll7_clk_0),
	.d(out_data_16),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~284_q ),
	.prn(vcc));
defparam \mem~284 .is_wysiwyg = "true";
defparam \mem~284 .power_up = "low";

cycloneive_lcell_comb \mem~630 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~418_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~284_q ),
	.cin(gnd),
	.combout(\mem~630_combout ),
	.cout());
defparam \mem~630 .lut_mask = 16'hE5E0;
defparam \mem~630 .sum_lutc_input = "datac";

dffeas \mem~485 (
	.clk(wire_pll7_clk_0),
	.d(out_data_16),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~485_q ),
	.prn(vcc));
defparam \mem~485 .is_wysiwyg = "true";
defparam \mem~485 .power_up = "low";

cycloneive_lcell_comb \mem~631 (
	.dataa(\mem~351_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~630_combout ),
	.datad(\mem~485_q ),
	.cin(gnd),
	.combout(\mem~631_combout ),
	.cout());
defparam \mem~631 .lut_mask = 16'hF838;
defparam \mem~631 .sum_lutc_input = "datac";

dffeas \mem~150 (
	.clk(wire_pll7_clk_0),
	.d(out_data_16),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~150_q ),
	.prn(vcc));
defparam \mem~150 .is_wysiwyg = "true";
defparam \mem~150 .power_up = "low";

dffeas \mem~83 (
	.clk(wire_pll7_clk_0),
	.d(out_data_16),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~83_q ),
	.prn(vcc));
defparam \mem~83 .is_wysiwyg = "true";
defparam \mem~83 .power_up = "low";

dffeas \mem~16 (
	.clk(wire_pll7_clk_0),
	.d(out_data_16),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~16_q ),
	.prn(vcc));
defparam \mem~16 .is_wysiwyg = "true";
defparam \mem~16 .power_up = "low";

cycloneive_lcell_comb \mem~632 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~83_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~16_q ),
	.cin(gnd),
	.combout(\mem~632_combout ),
	.cout());
defparam \mem~632 .lut_mask = 16'hE5E0;
defparam \mem~632 .sum_lutc_input = "datac";

dffeas \mem~217 (
	.clk(wire_pll7_clk_0),
	.d(out_data_16),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~217_q ),
	.prn(vcc));
defparam \mem~217 .is_wysiwyg = "true";
defparam \mem~217 .power_up = "low";

cycloneive_lcell_comb \mem~633 (
	.dataa(\mem~150_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~632_combout ),
	.datad(\mem~217_q ),
	.cin(gnd),
	.combout(\mem~633_combout ),
	.cout());
defparam \mem~633 .lut_mask = 16'hF838;
defparam \mem~633 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~634 (
	.dataa(\mem~631_combout ),
	.datab(\mem~633_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~634_combout ),
	.cout());
defparam \mem~634 .lut_mask = 16'hAACC;
defparam \mem~634 .sum_lutc_input = "datac";

dffeas \internal_out_payload[18] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~634_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[18]~q ),
	.prn(vcc));
defparam \internal_out_payload[18] .is_wysiwyg = "true";
defparam \internal_out_payload[18] .power_up = "low";

dffeas \mem~352 (
	.clk(wire_pll7_clk_0),
	.d(out_data_17),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~352_q ),
	.prn(vcc));
defparam \mem~352 .is_wysiwyg = "true";
defparam \mem~352 .power_up = "low";

dffeas \mem~419 (
	.clk(wire_pll7_clk_0),
	.d(out_data_17),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~419_q ),
	.prn(vcc));
defparam \mem~419 .is_wysiwyg = "true";
defparam \mem~419 .power_up = "low";

dffeas \mem~285 (
	.clk(wire_pll7_clk_0),
	.d(out_data_17),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~285_q ),
	.prn(vcc));
defparam \mem~285 .is_wysiwyg = "true";
defparam \mem~285 .power_up = "low";

cycloneive_lcell_comb \mem~635 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~419_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~285_q ),
	.cin(gnd),
	.combout(\mem~635_combout ),
	.cout());
defparam \mem~635 .lut_mask = 16'hE5E0;
defparam \mem~635 .sum_lutc_input = "datac";

dffeas \mem~486 (
	.clk(wire_pll7_clk_0),
	.d(out_data_17),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~486_q ),
	.prn(vcc));
defparam \mem~486 .is_wysiwyg = "true";
defparam \mem~486 .power_up = "low";

cycloneive_lcell_comb \mem~636 (
	.dataa(\mem~352_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~635_combout ),
	.datad(\mem~486_q ),
	.cin(gnd),
	.combout(\mem~636_combout ),
	.cout());
defparam \mem~636 .lut_mask = 16'hF838;
defparam \mem~636 .sum_lutc_input = "datac";

dffeas \mem~151 (
	.clk(wire_pll7_clk_0),
	.d(out_data_17),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~151_q ),
	.prn(vcc));
defparam \mem~151 .is_wysiwyg = "true";
defparam \mem~151 .power_up = "low";

dffeas \mem~84 (
	.clk(wire_pll7_clk_0),
	.d(out_data_17),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~84_q ),
	.prn(vcc));
defparam \mem~84 .is_wysiwyg = "true";
defparam \mem~84 .power_up = "low";

dffeas \mem~17 (
	.clk(wire_pll7_clk_0),
	.d(out_data_17),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~17_q ),
	.prn(vcc));
defparam \mem~17 .is_wysiwyg = "true";
defparam \mem~17 .power_up = "low";

cycloneive_lcell_comb \mem~637 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~84_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~17_q ),
	.cin(gnd),
	.combout(\mem~637_combout ),
	.cout());
defparam \mem~637 .lut_mask = 16'hE5E0;
defparam \mem~637 .sum_lutc_input = "datac";

dffeas \mem~218 (
	.clk(wire_pll7_clk_0),
	.d(out_data_17),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~218_q ),
	.prn(vcc));
defparam \mem~218 .is_wysiwyg = "true";
defparam \mem~218 .power_up = "low";

cycloneive_lcell_comb \mem~638 (
	.dataa(\mem~151_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~637_combout ),
	.datad(\mem~218_q ),
	.cin(gnd),
	.combout(\mem~638_combout ),
	.cout());
defparam \mem~638 .lut_mask = 16'hF838;
defparam \mem~638 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~639 (
	.dataa(\mem~636_combout ),
	.datab(\mem~638_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~639_combout ),
	.cout());
defparam \mem~639 .lut_mask = 16'hAACC;
defparam \mem~639 .sum_lutc_input = "datac";

dffeas \internal_out_payload[19] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~639_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[19]~q ),
	.prn(vcc));
defparam \internal_out_payload[19] .is_wysiwyg = "true";
defparam \internal_out_payload[19] .power_up = "low";

dffeas \mem~353 (
	.clk(wire_pll7_clk_0),
	.d(out_data_18),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~353_q ),
	.prn(vcc));
defparam \mem~353 .is_wysiwyg = "true";
defparam \mem~353 .power_up = "low";

dffeas \mem~420 (
	.clk(wire_pll7_clk_0),
	.d(out_data_18),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~420_q ),
	.prn(vcc));
defparam \mem~420 .is_wysiwyg = "true";
defparam \mem~420 .power_up = "low";

dffeas \mem~286 (
	.clk(wire_pll7_clk_0),
	.d(out_data_18),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~286_q ),
	.prn(vcc));
defparam \mem~286 .is_wysiwyg = "true";
defparam \mem~286 .power_up = "low";

cycloneive_lcell_comb \mem~640 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~420_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~286_q ),
	.cin(gnd),
	.combout(\mem~640_combout ),
	.cout());
defparam \mem~640 .lut_mask = 16'hE5E0;
defparam \mem~640 .sum_lutc_input = "datac";

dffeas \mem~487 (
	.clk(wire_pll7_clk_0),
	.d(out_data_18),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~487_q ),
	.prn(vcc));
defparam \mem~487 .is_wysiwyg = "true";
defparam \mem~487 .power_up = "low";

cycloneive_lcell_comb \mem~641 (
	.dataa(\mem~353_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~640_combout ),
	.datad(\mem~487_q ),
	.cin(gnd),
	.combout(\mem~641_combout ),
	.cout());
defparam \mem~641 .lut_mask = 16'hF838;
defparam \mem~641 .sum_lutc_input = "datac";

dffeas \mem~152 (
	.clk(wire_pll7_clk_0),
	.d(out_data_18),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~152_q ),
	.prn(vcc));
defparam \mem~152 .is_wysiwyg = "true";
defparam \mem~152 .power_up = "low";

dffeas \mem~85 (
	.clk(wire_pll7_clk_0),
	.d(out_data_18),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~85_q ),
	.prn(vcc));
defparam \mem~85 .is_wysiwyg = "true";
defparam \mem~85 .power_up = "low";

dffeas \mem~18 (
	.clk(wire_pll7_clk_0),
	.d(out_data_18),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~18_q ),
	.prn(vcc));
defparam \mem~18 .is_wysiwyg = "true";
defparam \mem~18 .power_up = "low";

cycloneive_lcell_comb \mem~642 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~85_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~18_q ),
	.cin(gnd),
	.combout(\mem~642_combout ),
	.cout());
defparam \mem~642 .lut_mask = 16'hE5E0;
defparam \mem~642 .sum_lutc_input = "datac";

dffeas \mem~219 (
	.clk(wire_pll7_clk_0),
	.d(out_data_18),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~219_q ),
	.prn(vcc));
defparam \mem~219 .is_wysiwyg = "true";
defparam \mem~219 .power_up = "low";

cycloneive_lcell_comb \mem~643 (
	.dataa(\mem~152_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~642_combout ),
	.datad(\mem~219_q ),
	.cin(gnd),
	.combout(\mem~643_combout ),
	.cout());
defparam \mem~643 .lut_mask = 16'hF838;
defparam \mem~643 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~644 (
	.dataa(\mem~641_combout ),
	.datab(\mem~643_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~644_combout ),
	.cout());
defparam \mem~644 .lut_mask = 16'hAACC;
defparam \mem~644 .sum_lutc_input = "datac";

dffeas \internal_out_payload[20] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~644_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[20]~q ),
	.prn(vcc));
defparam \internal_out_payload[20] .is_wysiwyg = "true";
defparam \internal_out_payload[20] .power_up = "low";

dffeas \mem~354 (
	.clk(wire_pll7_clk_0),
	.d(out_data_19),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~354_q ),
	.prn(vcc));
defparam \mem~354 .is_wysiwyg = "true";
defparam \mem~354 .power_up = "low";

dffeas \mem~421 (
	.clk(wire_pll7_clk_0),
	.d(out_data_19),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~421_q ),
	.prn(vcc));
defparam \mem~421 .is_wysiwyg = "true";
defparam \mem~421 .power_up = "low";

dffeas \mem~287 (
	.clk(wire_pll7_clk_0),
	.d(out_data_19),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~287_q ),
	.prn(vcc));
defparam \mem~287 .is_wysiwyg = "true";
defparam \mem~287 .power_up = "low";

cycloneive_lcell_comb \mem~645 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~421_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~287_q ),
	.cin(gnd),
	.combout(\mem~645_combout ),
	.cout());
defparam \mem~645 .lut_mask = 16'hE5E0;
defparam \mem~645 .sum_lutc_input = "datac";

dffeas \mem~488 (
	.clk(wire_pll7_clk_0),
	.d(out_data_19),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~488_q ),
	.prn(vcc));
defparam \mem~488 .is_wysiwyg = "true";
defparam \mem~488 .power_up = "low";

cycloneive_lcell_comb \mem~646 (
	.dataa(\mem~354_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~645_combout ),
	.datad(\mem~488_q ),
	.cin(gnd),
	.combout(\mem~646_combout ),
	.cout());
defparam \mem~646 .lut_mask = 16'hF838;
defparam \mem~646 .sum_lutc_input = "datac";

dffeas \mem~153 (
	.clk(wire_pll7_clk_0),
	.d(out_data_19),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~153_q ),
	.prn(vcc));
defparam \mem~153 .is_wysiwyg = "true";
defparam \mem~153 .power_up = "low";

dffeas \mem~86 (
	.clk(wire_pll7_clk_0),
	.d(out_data_19),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~86_q ),
	.prn(vcc));
defparam \mem~86 .is_wysiwyg = "true";
defparam \mem~86 .power_up = "low";

dffeas \mem~19 (
	.clk(wire_pll7_clk_0),
	.d(out_data_19),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~19_q ),
	.prn(vcc));
defparam \mem~19 .is_wysiwyg = "true";
defparam \mem~19 .power_up = "low";

cycloneive_lcell_comb \mem~647 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~86_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~19_q ),
	.cin(gnd),
	.combout(\mem~647_combout ),
	.cout());
defparam \mem~647 .lut_mask = 16'hE5E0;
defparam \mem~647 .sum_lutc_input = "datac";

dffeas \mem~220 (
	.clk(wire_pll7_clk_0),
	.d(out_data_19),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~220_q ),
	.prn(vcc));
defparam \mem~220 .is_wysiwyg = "true";
defparam \mem~220 .power_up = "low";

cycloneive_lcell_comb \mem~648 (
	.dataa(\mem~153_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~647_combout ),
	.datad(\mem~220_q ),
	.cin(gnd),
	.combout(\mem~648_combout ),
	.cout());
defparam \mem~648 .lut_mask = 16'hF838;
defparam \mem~648 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~649 (
	.dataa(\mem~646_combout ),
	.datab(\mem~648_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~649_combout ),
	.cout());
defparam \mem~649 .lut_mask = 16'hAACC;
defparam \mem~649 .sum_lutc_input = "datac";

dffeas \internal_out_payload[21] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~649_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[21]~q ),
	.prn(vcc));
defparam \internal_out_payload[21] .is_wysiwyg = "true";
defparam \internal_out_payload[21] .power_up = "low";

dffeas \mem~355 (
	.clk(wire_pll7_clk_0),
	.d(out_data_20),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~355_q ),
	.prn(vcc));
defparam \mem~355 .is_wysiwyg = "true";
defparam \mem~355 .power_up = "low";

dffeas \mem~422 (
	.clk(wire_pll7_clk_0),
	.d(out_data_20),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~422_q ),
	.prn(vcc));
defparam \mem~422 .is_wysiwyg = "true";
defparam \mem~422 .power_up = "low";

dffeas \mem~288 (
	.clk(wire_pll7_clk_0),
	.d(out_data_20),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~288_q ),
	.prn(vcc));
defparam \mem~288 .is_wysiwyg = "true";
defparam \mem~288 .power_up = "low";

cycloneive_lcell_comb \mem~650 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~422_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~288_q ),
	.cin(gnd),
	.combout(\mem~650_combout ),
	.cout());
defparam \mem~650 .lut_mask = 16'hE5E0;
defparam \mem~650 .sum_lutc_input = "datac";

dffeas \mem~489 (
	.clk(wire_pll7_clk_0),
	.d(out_data_20),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~489_q ),
	.prn(vcc));
defparam \mem~489 .is_wysiwyg = "true";
defparam \mem~489 .power_up = "low";

cycloneive_lcell_comb \mem~651 (
	.dataa(\mem~355_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~650_combout ),
	.datad(\mem~489_q ),
	.cin(gnd),
	.combout(\mem~651_combout ),
	.cout());
defparam \mem~651 .lut_mask = 16'hF838;
defparam \mem~651 .sum_lutc_input = "datac";

dffeas \mem~154 (
	.clk(wire_pll7_clk_0),
	.d(out_data_20),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~154_q ),
	.prn(vcc));
defparam \mem~154 .is_wysiwyg = "true";
defparam \mem~154 .power_up = "low";

dffeas \mem~87 (
	.clk(wire_pll7_clk_0),
	.d(out_data_20),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~87_q ),
	.prn(vcc));
defparam \mem~87 .is_wysiwyg = "true";
defparam \mem~87 .power_up = "low";

dffeas \mem~20 (
	.clk(wire_pll7_clk_0),
	.d(out_data_20),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~20_q ),
	.prn(vcc));
defparam \mem~20 .is_wysiwyg = "true";
defparam \mem~20 .power_up = "low";

cycloneive_lcell_comb \mem~652 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~87_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~20_q ),
	.cin(gnd),
	.combout(\mem~652_combout ),
	.cout());
defparam \mem~652 .lut_mask = 16'hE5E0;
defparam \mem~652 .sum_lutc_input = "datac";

dffeas \mem~221 (
	.clk(wire_pll7_clk_0),
	.d(out_data_20),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~221_q ),
	.prn(vcc));
defparam \mem~221 .is_wysiwyg = "true";
defparam \mem~221 .power_up = "low";

cycloneive_lcell_comb \mem~653 (
	.dataa(\mem~154_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~652_combout ),
	.datad(\mem~221_q ),
	.cin(gnd),
	.combout(\mem~653_combout ),
	.cout());
defparam \mem~653 .lut_mask = 16'hF838;
defparam \mem~653 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~654 (
	.dataa(\mem~651_combout ),
	.datab(\mem~653_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~654_combout ),
	.cout());
defparam \mem~654 .lut_mask = 16'hAACC;
defparam \mem~654 .sum_lutc_input = "datac";

dffeas \internal_out_payload[22] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~654_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[22]~q ),
	.prn(vcc));
defparam \internal_out_payload[22] .is_wysiwyg = "true";
defparam \internal_out_payload[22] .power_up = "low";

dffeas \mem~356 (
	.clk(wire_pll7_clk_0),
	.d(out_data_21),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~356_q ),
	.prn(vcc));
defparam \mem~356 .is_wysiwyg = "true";
defparam \mem~356 .power_up = "low";

dffeas \mem~423 (
	.clk(wire_pll7_clk_0),
	.d(out_data_21),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~423_q ),
	.prn(vcc));
defparam \mem~423 .is_wysiwyg = "true";
defparam \mem~423 .power_up = "low";

dffeas \mem~289 (
	.clk(wire_pll7_clk_0),
	.d(out_data_21),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~289_q ),
	.prn(vcc));
defparam \mem~289 .is_wysiwyg = "true";
defparam \mem~289 .power_up = "low";

cycloneive_lcell_comb \mem~655 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~423_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~289_q ),
	.cin(gnd),
	.combout(\mem~655_combout ),
	.cout());
defparam \mem~655 .lut_mask = 16'hE5E0;
defparam \mem~655 .sum_lutc_input = "datac";

dffeas \mem~490 (
	.clk(wire_pll7_clk_0),
	.d(out_data_21),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~490_q ),
	.prn(vcc));
defparam \mem~490 .is_wysiwyg = "true";
defparam \mem~490 .power_up = "low";

cycloneive_lcell_comb \mem~656 (
	.dataa(\mem~356_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~655_combout ),
	.datad(\mem~490_q ),
	.cin(gnd),
	.combout(\mem~656_combout ),
	.cout());
defparam \mem~656 .lut_mask = 16'hF838;
defparam \mem~656 .sum_lutc_input = "datac";

dffeas \mem~155 (
	.clk(wire_pll7_clk_0),
	.d(out_data_21),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~155_q ),
	.prn(vcc));
defparam \mem~155 .is_wysiwyg = "true";
defparam \mem~155 .power_up = "low";

dffeas \mem~88 (
	.clk(wire_pll7_clk_0),
	.d(out_data_21),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~88_q ),
	.prn(vcc));
defparam \mem~88 .is_wysiwyg = "true";
defparam \mem~88 .power_up = "low";

dffeas \mem~21 (
	.clk(wire_pll7_clk_0),
	.d(out_data_21),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~21_q ),
	.prn(vcc));
defparam \mem~21 .is_wysiwyg = "true";
defparam \mem~21 .power_up = "low";

cycloneive_lcell_comb \mem~657 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~88_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~21_q ),
	.cin(gnd),
	.combout(\mem~657_combout ),
	.cout());
defparam \mem~657 .lut_mask = 16'hE5E0;
defparam \mem~657 .sum_lutc_input = "datac";

dffeas \mem~222 (
	.clk(wire_pll7_clk_0),
	.d(out_data_21),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~222_q ),
	.prn(vcc));
defparam \mem~222 .is_wysiwyg = "true";
defparam \mem~222 .power_up = "low";

cycloneive_lcell_comb \mem~658 (
	.dataa(\mem~155_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~657_combout ),
	.datad(\mem~222_q ),
	.cin(gnd),
	.combout(\mem~658_combout ),
	.cout());
defparam \mem~658 .lut_mask = 16'hF838;
defparam \mem~658 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~659 (
	.dataa(\mem~656_combout ),
	.datab(\mem~658_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~659_combout ),
	.cout());
defparam \mem~659 .lut_mask = 16'hAACC;
defparam \mem~659 .sum_lutc_input = "datac";

dffeas \internal_out_payload[23] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~659_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[23]~q ),
	.prn(vcc));
defparam \internal_out_payload[23] .is_wysiwyg = "true";
defparam \internal_out_payload[23] .power_up = "low";

dffeas \mem~357 (
	.clk(wire_pll7_clk_0),
	.d(out_data_22),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~357_q ),
	.prn(vcc));
defparam \mem~357 .is_wysiwyg = "true";
defparam \mem~357 .power_up = "low";

dffeas \mem~424 (
	.clk(wire_pll7_clk_0),
	.d(out_data_22),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~424_q ),
	.prn(vcc));
defparam \mem~424 .is_wysiwyg = "true";
defparam \mem~424 .power_up = "low";

dffeas \mem~290 (
	.clk(wire_pll7_clk_0),
	.d(out_data_22),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~290_q ),
	.prn(vcc));
defparam \mem~290 .is_wysiwyg = "true";
defparam \mem~290 .power_up = "low";

cycloneive_lcell_comb \mem~660 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~424_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~290_q ),
	.cin(gnd),
	.combout(\mem~660_combout ),
	.cout());
defparam \mem~660 .lut_mask = 16'hE5E0;
defparam \mem~660 .sum_lutc_input = "datac";

dffeas \mem~491 (
	.clk(wire_pll7_clk_0),
	.d(out_data_22),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~491_q ),
	.prn(vcc));
defparam \mem~491 .is_wysiwyg = "true";
defparam \mem~491 .power_up = "low";

cycloneive_lcell_comb \mem~661 (
	.dataa(\mem~357_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~660_combout ),
	.datad(\mem~491_q ),
	.cin(gnd),
	.combout(\mem~661_combout ),
	.cout());
defparam \mem~661 .lut_mask = 16'hF838;
defparam \mem~661 .sum_lutc_input = "datac";

dffeas \mem~156 (
	.clk(wire_pll7_clk_0),
	.d(out_data_22),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~156_q ),
	.prn(vcc));
defparam \mem~156 .is_wysiwyg = "true";
defparam \mem~156 .power_up = "low";

dffeas \mem~89 (
	.clk(wire_pll7_clk_0),
	.d(out_data_22),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~89_q ),
	.prn(vcc));
defparam \mem~89 .is_wysiwyg = "true";
defparam \mem~89 .power_up = "low";

dffeas \mem~22 (
	.clk(wire_pll7_clk_0),
	.d(out_data_22),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~22_q ),
	.prn(vcc));
defparam \mem~22 .is_wysiwyg = "true";
defparam \mem~22 .power_up = "low";

cycloneive_lcell_comb \mem~662 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~89_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~22_q ),
	.cin(gnd),
	.combout(\mem~662_combout ),
	.cout());
defparam \mem~662 .lut_mask = 16'hE5E0;
defparam \mem~662 .sum_lutc_input = "datac";

dffeas \mem~223 (
	.clk(wire_pll7_clk_0),
	.d(out_data_22),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~223_q ),
	.prn(vcc));
defparam \mem~223 .is_wysiwyg = "true";
defparam \mem~223 .power_up = "low";

cycloneive_lcell_comb \mem~663 (
	.dataa(\mem~156_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~662_combout ),
	.datad(\mem~223_q ),
	.cin(gnd),
	.combout(\mem~663_combout ),
	.cout());
defparam \mem~663 .lut_mask = 16'hF838;
defparam \mem~663 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~664 (
	.dataa(\mem~661_combout ),
	.datab(\mem~663_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~664_combout ),
	.cout());
defparam \mem~664 .lut_mask = 16'hAACC;
defparam \mem~664 .sum_lutc_input = "datac";

dffeas \internal_out_payload[24] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~664_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[24]~q ),
	.prn(vcc));
defparam \internal_out_payload[24] .is_wysiwyg = "true";
defparam \internal_out_payload[24] .power_up = "low";

dffeas \mem~358 (
	.clk(wire_pll7_clk_0),
	.d(out_data_23),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~358_q ),
	.prn(vcc));
defparam \mem~358 .is_wysiwyg = "true";
defparam \mem~358 .power_up = "low";

dffeas \mem~425 (
	.clk(wire_pll7_clk_0),
	.d(out_data_23),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~425_q ),
	.prn(vcc));
defparam \mem~425 .is_wysiwyg = "true";
defparam \mem~425 .power_up = "low";

dffeas \mem~291 (
	.clk(wire_pll7_clk_0),
	.d(out_data_23),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~291_q ),
	.prn(vcc));
defparam \mem~291 .is_wysiwyg = "true";
defparam \mem~291 .power_up = "low";

cycloneive_lcell_comb \mem~665 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~425_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~291_q ),
	.cin(gnd),
	.combout(\mem~665_combout ),
	.cout());
defparam \mem~665 .lut_mask = 16'hE5E0;
defparam \mem~665 .sum_lutc_input = "datac";

dffeas \mem~492 (
	.clk(wire_pll7_clk_0),
	.d(out_data_23),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~492_q ),
	.prn(vcc));
defparam \mem~492 .is_wysiwyg = "true";
defparam \mem~492 .power_up = "low";

cycloneive_lcell_comb \mem~666 (
	.dataa(\mem~358_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~665_combout ),
	.datad(\mem~492_q ),
	.cin(gnd),
	.combout(\mem~666_combout ),
	.cout());
defparam \mem~666 .lut_mask = 16'hF838;
defparam \mem~666 .sum_lutc_input = "datac";

dffeas \mem~157 (
	.clk(wire_pll7_clk_0),
	.d(out_data_23),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~157_q ),
	.prn(vcc));
defparam \mem~157 .is_wysiwyg = "true";
defparam \mem~157 .power_up = "low";

dffeas \mem~90 (
	.clk(wire_pll7_clk_0),
	.d(out_data_23),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~90_q ),
	.prn(vcc));
defparam \mem~90 .is_wysiwyg = "true";
defparam \mem~90 .power_up = "low";

dffeas \mem~23 (
	.clk(wire_pll7_clk_0),
	.d(out_data_23),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~23_q ),
	.prn(vcc));
defparam \mem~23 .is_wysiwyg = "true";
defparam \mem~23 .power_up = "low";

cycloneive_lcell_comb \mem~667 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~90_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~23_q ),
	.cin(gnd),
	.combout(\mem~667_combout ),
	.cout());
defparam \mem~667 .lut_mask = 16'hE5E0;
defparam \mem~667 .sum_lutc_input = "datac";

dffeas \mem~224 (
	.clk(wire_pll7_clk_0),
	.d(out_data_23),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~224_q ),
	.prn(vcc));
defparam \mem~224 .is_wysiwyg = "true";
defparam \mem~224 .power_up = "low";

cycloneive_lcell_comb \mem~668 (
	.dataa(\mem~157_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~667_combout ),
	.datad(\mem~224_q ),
	.cin(gnd),
	.combout(\mem~668_combout ),
	.cout());
defparam \mem~668 .lut_mask = 16'hF838;
defparam \mem~668 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~669 (
	.dataa(\mem~666_combout ),
	.datab(\mem~668_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~669_combout ),
	.cout());
defparam \mem~669 .lut_mask = 16'hAACC;
defparam \mem~669 .sum_lutc_input = "datac";

dffeas \internal_out_payload[25] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~669_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[25]~q ),
	.prn(vcc));
defparam \internal_out_payload[25] .is_wysiwyg = "true";
defparam \internal_out_payload[25] .power_up = "low";

dffeas \mem~359 (
	.clk(wire_pll7_clk_0),
	.d(out_data_24),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~359_q ),
	.prn(vcc));
defparam \mem~359 .is_wysiwyg = "true";
defparam \mem~359 .power_up = "low";

dffeas \mem~426 (
	.clk(wire_pll7_clk_0),
	.d(out_data_24),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~426_q ),
	.prn(vcc));
defparam \mem~426 .is_wysiwyg = "true";
defparam \mem~426 .power_up = "low";

dffeas \mem~292 (
	.clk(wire_pll7_clk_0),
	.d(out_data_24),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~292_q ),
	.prn(vcc));
defparam \mem~292 .is_wysiwyg = "true";
defparam \mem~292 .power_up = "low";

cycloneive_lcell_comb \mem~670 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~426_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~292_q ),
	.cin(gnd),
	.combout(\mem~670_combout ),
	.cout());
defparam \mem~670 .lut_mask = 16'hE5E0;
defparam \mem~670 .sum_lutc_input = "datac";

dffeas \mem~493 (
	.clk(wire_pll7_clk_0),
	.d(out_data_24),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~493_q ),
	.prn(vcc));
defparam \mem~493 .is_wysiwyg = "true";
defparam \mem~493 .power_up = "low";

cycloneive_lcell_comb \mem~671 (
	.dataa(\mem~359_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~670_combout ),
	.datad(\mem~493_q ),
	.cin(gnd),
	.combout(\mem~671_combout ),
	.cout());
defparam \mem~671 .lut_mask = 16'hF838;
defparam \mem~671 .sum_lutc_input = "datac";

dffeas \mem~158 (
	.clk(wire_pll7_clk_0),
	.d(out_data_24),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~158_q ),
	.prn(vcc));
defparam \mem~158 .is_wysiwyg = "true";
defparam \mem~158 .power_up = "low";

dffeas \mem~91 (
	.clk(wire_pll7_clk_0),
	.d(out_data_24),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~91_q ),
	.prn(vcc));
defparam \mem~91 .is_wysiwyg = "true";
defparam \mem~91 .power_up = "low";

dffeas \mem~24 (
	.clk(wire_pll7_clk_0),
	.d(out_data_24),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~24_q ),
	.prn(vcc));
defparam \mem~24 .is_wysiwyg = "true";
defparam \mem~24 .power_up = "low";

cycloneive_lcell_comb \mem~672 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~91_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~24_q ),
	.cin(gnd),
	.combout(\mem~672_combout ),
	.cout());
defparam \mem~672 .lut_mask = 16'hE5E0;
defparam \mem~672 .sum_lutc_input = "datac";

dffeas \mem~225 (
	.clk(wire_pll7_clk_0),
	.d(out_data_24),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~225_q ),
	.prn(vcc));
defparam \mem~225 .is_wysiwyg = "true";
defparam \mem~225 .power_up = "low";

cycloneive_lcell_comb \mem~673 (
	.dataa(\mem~158_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~672_combout ),
	.datad(\mem~225_q ),
	.cin(gnd),
	.combout(\mem~673_combout ),
	.cout());
defparam \mem~673 .lut_mask = 16'hF838;
defparam \mem~673 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~674 (
	.dataa(\mem~671_combout ),
	.datab(\mem~673_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~674_combout ),
	.cout());
defparam \mem~674 .lut_mask = 16'hAACC;
defparam \mem~674 .sum_lutc_input = "datac";

dffeas \internal_out_payload[26] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~674_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[26]~q ),
	.prn(vcc));
defparam \internal_out_payload[26] .is_wysiwyg = "true";
defparam \internal_out_payload[26] .power_up = "low";

dffeas \mem~360 (
	.clk(wire_pll7_clk_0),
	.d(out_data_25),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~360_q ),
	.prn(vcc));
defparam \mem~360 .is_wysiwyg = "true";
defparam \mem~360 .power_up = "low";

dffeas \mem~427 (
	.clk(wire_pll7_clk_0),
	.d(out_data_25),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~427_q ),
	.prn(vcc));
defparam \mem~427 .is_wysiwyg = "true";
defparam \mem~427 .power_up = "low";

dffeas \mem~293 (
	.clk(wire_pll7_clk_0),
	.d(out_data_25),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~293_q ),
	.prn(vcc));
defparam \mem~293 .is_wysiwyg = "true";
defparam \mem~293 .power_up = "low";

cycloneive_lcell_comb \mem~675 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~427_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~293_q ),
	.cin(gnd),
	.combout(\mem~675_combout ),
	.cout());
defparam \mem~675 .lut_mask = 16'hE5E0;
defparam \mem~675 .sum_lutc_input = "datac";

dffeas \mem~494 (
	.clk(wire_pll7_clk_0),
	.d(out_data_25),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~494_q ),
	.prn(vcc));
defparam \mem~494 .is_wysiwyg = "true";
defparam \mem~494 .power_up = "low";

cycloneive_lcell_comb \mem~676 (
	.dataa(\mem~360_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~675_combout ),
	.datad(\mem~494_q ),
	.cin(gnd),
	.combout(\mem~676_combout ),
	.cout());
defparam \mem~676 .lut_mask = 16'hF838;
defparam \mem~676 .sum_lutc_input = "datac";

dffeas \mem~159 (
	.clk(wire_pll7_clk_0),
	.d(out_data_25),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~159_q ),
	.prn(vcc));
defparam \mem~159 .is_wysiwyg = "true";
defparam \mem~159 .power_up = "low";

dffeas \mem~92 (
	.clk(wire_pll7_clk_0),
	.d(out_data_25),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~92_q ),
	.prn(vcc));
defparam \mem~92 .is_wysiwyg = "true";
defparam \mem~92 .power_up = "low";

dffeas \mem~25 (
	.clk(wire_pll7_clk_0),
	.d(out_data_25),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~25_q ),
	.prn(vcc));
defparam \mem~25 .is_wysiwyg = "true";
defparam \mem~25 .power_up = "low";

cycloneive_lcell_comb \mem~677 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~92_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~25_q ),
	.cin(gnd),
	.combout(\mem~677_combout ),
	.cout());
defparam \mem~677 .lut_mask = 16'hE5E0;
defparam \mem~677 .sum_lutc_input = "datac";

dffeas \mem~226 (
	.clk(wire_pll7_clk_0),
	.d(out_data_25),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~226_q ),
	.prn(vcc));
defparam \mem~226 .is_wysiwyg = "true";
defparam \mem~226 .power_up = "low";

cycloneive_lcell_comb \mem~678 (
	.dataa(\mem~159_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~677_combout ),
	.datad(\mem~226_q ),
	.cin(gnd),
	.combout(\mem~678_combout ),
	.cout());
defparam \mem~678 .lut_mask = 16'hF838;
defparam \mem~678 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~679 (
	.dataa(\mem~676_combout ),
	.datab(\mem~678_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~679_combout ),
	.cout());
defparam \mem~679 .lut_mask = 16'hAACC;
defparam \mem~679 .sum_lutc_input = "datac";

dffeas \internal_out_payload[27] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~679_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[27]~q ),
	.prn(vcc));
defparam \internal_out_payload[27] .is_wysiwyg = "true";
defparam \internal_out_payload[27] .power_up = "low";

dffeas \mem~361 (
	.clk(wire_pll7_clk_0),
	.d(out_data_26),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~361_q ),
	.prn(vcc));
defparam \mem~361 .is_wysiwyg = "true";
defparam \mem~361 .power_up = "low";

dffeas \mem~428 (
	.clk(wire_pll7_clk_0),
	.d(out_data_26),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~428_q ),
	.prn(vcc));
defparam \mem~428 .is_wysiwyg = "true";
defparam \mem~428 .power_up = "low";

dffeas \mem~294 (
	.clk(wire_pll7_clk_0),
	.d(out_data_26),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~294_q ),
	.prn(vcc));
defparam \mem~294 .is_wysiwyg = "true";
defparam \mem~294 .power_up = "low";

cycloneive_lcell_comb \mem~680 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~428_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~294_q ),
	.cin(gnd),
	.combout(\mem~680_combout ),
	.cout());
defparam \mem~680 .lut_mask = 16'hE5E0;
defparam \mem~680 .sum_lutc_input = "datac";

dffeas \mem~495 (
	.clk(wire_pll7_clk_0),
	.d(out_data_26),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~495_q ),
	.prn(vcc));
defparam \mem~495 .is_wysiwyg = "true";
defparam \mem~495 .power_up = "low";

cycloneive_lcell_comb \mem~681 (
	.dataa(\mem~361_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~680_combout ),
	.datad(\mem~495_q ),
	.cin(gnd),
	.combout(\mem~681_combout ),
	.cout());
defparam \mem~681 .lut_mask = 16'hF838;
defparam \mem~681 .sum_lutc_input = "datac";

dffeas \mem~160 (
	.clk(wire_pll7_clk_0),
	.d(out_data_26),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~160_q ),
	.prn(vcc));
defparam \mem~160 .is_wysiwyg = "true";
defparam \mem~160 .power_up = "low";

dffeas \mem~93 (
	.clk(wire_pll7_clk_0),
	.d(out_data_26),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~93_q ),
	.prn(vcc));
defparam \mem~93 .is_wysiwyg = "true";
defparam \mem~93 .power_up = "low";

dffeas \mem~26 (
	.clk(wire_pll7_clk_0),
	.d(out_data_26),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~26_q ),
	.prn(vcc));
defparam \mem~26 .is_wysiwyg = "true";
defparam \mem~26 .power_up = "low";

cycloneive_lcell_comb \mem~682 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~93_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~26_q ),
	.cin(gnd),
	.combout(\mem~682_combout ),
	.cout());
defparam \mem~682 .lut_mask = 16'hE5E0;
defparam \mem~682 .sum_lutc_input = "datac";

dffeas \mem~227 (
	.clk(wire_pll7_clk_0),
	.d(out_data_26),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~227_q ),
	.prn(vcc));
defparam \mem~227 .is_wysiwyg = "true";
defparam \mem~227 .power_up = "low";

cycloneive_lcell_comb \mem~683 (
	.dataa(\mem~160_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~682_combout ),
	.datad(\mem~227_q ),
	.cin(gnd),
	.combout(\mem~683_combout ),
	.cout());
defparam \mem~683 .lut_mask = 16'hF838;
defparam \mem~683 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~684 (
	.dataa(\mem~681_combout ),
	.datab(\mem~683_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~684_combout ),
	.cout());
defparam \mem~684 .lut_mask = 16'hAACC;
defparam \mem~684 .sum_lutc_input = "datac";

dffeas \internal_out_payload[28] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~684_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[28]~q ),
	.prn(vcc));
defparam \internal_out_payload[28] .is_wysiwyg = "true";
defparam \internal_out_payload[28] .power_up = "low";

dffeas \mem~362 (
	.clk(wire_pll7_clk_0),
	.d(out_data_27),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~362_q ),
	.prn(vcc));
defparam \mem~362 .is_wysiwyg = "true";
defparam \mem~362 .power_up = "low";

dffeas \mem~429 (
	.clk(wire_pll7_clk_0),
	.d(out_data_27),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~429_q ),
	.prn(vcc));
defparam \mem~429 .is_wysiwyg = "true";
defparam \mem~429 .power_up = "low";

dffeas \mem~295 (
	.clk(wire_pll7_clk_0),
	.d(out_data_27),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~295_q ),
	.prn(vcc));
defparam \mem~295 .is_wysiwyg = "true";
defparam \mem~295 .power_up = "low";

cycloneive_lcell_comb \mem~685 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~429_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~295_q ),
	.cin(gnd),
	.combout(\mem~685_combout ),
	.cout());
defparam \mem~685 .lut_mask = 16'hE5E0;
defparam \mem~685 .sum_lutc_input = "datac";

dffeas \mem~496 (
	.clk(wire_pll7_clk_0),
	.d(out_data_27),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~496_q ),
	.prn(vcc));
defparam \mem~496 .is_wysiwyg = "true";
defparam \mem~496 .power_up = "low";

cycloneive_lcell_comb \mem~686 (
	.dataa(\mem~362_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~685_combout ),
	.datad(\mem~496_q ),
	.cin(gnd),
	.combout(\mem~686_combout ),
	.cout());
defparam \mem~686 .lut_mask = 16'hF838;
defparam \mem~686 .sum_lutc_input = "datac";

dffeas \mem~161 (
	.clk(wire_pll7_clk_0),
	.d(out_data_27),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~161_q ),
	.prn(vcc));
defparam \mem~161 .is_wysiwyg = "true";
defparam \mem~161 .power_up = "low";

dffeas \mem~94 (
	.clk(wire_pll7_clk_0),
	.d(out_data_27),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~94_q ),
	.prn(vcc));
defparam \mem~94 .is_wysiwyg = "true";
defparam \mem~94 .power_up = "low";

dffeas \mem~27 (
	.clk(wire_pll7_clk_0),
	.d(out_data_27),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~27_q ),
	.prn(vcc));
defparam \mem~27 .is_wysiwyg = "true";
defparam \mem~27 .power_up = "low";

cycloneive_lcell_comb \mem~687 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~94_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~27_q ),
	.cin(gnd),
	.combout(\mem~687_combout ),
	.cout());
defparam \mem~687 .lut_mask = 16'hE5E0;
defparam \mem~687 .sum_lutc_input = "datac";

dffeas \mem~228 (
	.clk(wire_pll7_clk_0),
	.d(out_data_27),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~228_q ),
	.prn(vcc));
defparam \mem~228 .is_wysiwyg = "true";
defparam \mem~228 .power_up = "low";

cycloneive_lcell_comb \mem~688 (
	.dataa(\mem~161_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~687_combout ),
	.datad(\mem~228_q ),
	.cin(gnd),
	.combout(\mem~688_combout ),
	.cout());
defparam \mem~688 .lut_mask = 16'hF838;
defparam \mem~688 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~689 (
	.dataa(\mem~686_combout ),
	.datab(\mem~688_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~689_combout ),
	.cout());
defparam \mem~689 .lut_mask = 16'hAACC;
defparam \mem~689 .sum_lutc_input = "datac";

dffeas \internal_out_payload[29] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~689_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[29]~q ),
	.prn(vcc));
defparam \internal_out_payload[29] .is_wysiwyg = "true";
defparam \internal_out_payload[29] .power_up = "low";

dffeas \mem~363 (
	.clk(wire_pll7_clk_0),
	.d(out_data_28),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~363_q ),
	.prn(vcc));
defparam \mem~363 .is_wysiwyg = "true";
defparam \mem~363 .power_up = "low";

dffeas \mem~430 (
	.clk(wire_pll7_clk_0),
	.d(out_data_28),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~430_q ),
	.prn(vcc));
defparam \mem~430 .is_wysiwyg = "true";
defparam \mem~430 .power_up = "low";

dffeas \mem~296 (
	.clk(wire_pll7_clk_0),
	.d(out_data_28),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~296_q ),
	.prn(vcc));
defparam \mem~296 .is_wysiwyg = "true";
defparam \mem~296 .power_up = "low";

cycloneive_lcell_comb \mem~690 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~430_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~296_q ),
	.cin(gnd),
	.combout(\mem~690_combout ),
	.cout());
defparam \mem~690 .lut_mask = 16'hE5E0;
defparam \mem~690 .sum_lutc_input = "datac";

dffeas \mem~497 (
	.clk(wire_pll7_clk_0),
	.d(out_data_28),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~497_q ),
	.prn(vcc));
defparam \mem~497 .is_wysiwyg = "true";
defparam \mem~497 .power_up = "low";

cycloneive_lcell_comb \mem~691 (
	.dataa(\mem~363_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~690_combout ),
	.datad(\mem~497_q ),
	.cin(gnd),
	.combout(\mem~691_combout ),
	.cout());
defparam \mem~691 .lut_mask = 16'hF838;
defparam \mem~691 .sum_lutc_input = "datac";

dffeas \mem~162 (
	.clk(wire_pll7_clk_0),
	.d(out_data_28),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~162_q ),
	.prn(vcc));
defparam \mem~162 .is_wysiwyg = "true";
defparam \mem~162 .power_up = "low";

dffeas \mem~95 (
	.clk(wire_pll7_clk_0),
	.d(out_data_28),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~95_q ),
	.prn(vcc));
defparam \mem~95 .is_wysiwyg = "true";
defparam \mem~95 .power_up = "low";

dffeas \mem~28 (
	.clk(wire_pll7_clk_0),
	.d(out_data_28),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~28_q ),
	.prn(vcc));
defparam \mem~28 .is_wysiwyg = "true";
defparam \mem~28 .power_up = "low";

cycloneive_lcell_comb \mem~692 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~95_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~28_q ),
	.cin(gnd),
	.combout(\mem~692_combout ),
	.cout());
defparam \mem~692 .lut_mask = 16'hE5E0;
defparam \mem~692 .sum_lutc_input = "datac";

dffeas \mem~229 (
	.clk(wire_pll7_clk_0),
	.d(out_data_28),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~229_q ),
	.prn(vcc));
defparam \mem~229 .is_wysiwyg = "true";
defparam \mem~229 .power_up = "low";

cycloneive_lcell_comb \mem~693 (
	.dataa(\mem~162_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~692_combout ),
	.datad(\mem~229_q ),
	.cin(gnd),
	.combout(\mem~693_combout ),
	.cout());
defparam \mem~693 .lut_mask = 16'hF838;
defparam \mem~693 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~694 (
	.dataa(\mem~691_combout ),
	.datab(\mem~693_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~694_combout ),
	.cout());
defparam \mem~694 .lut_mask = 16'hAACC;
defparam \mem~694 .sum_lutc_input = "datac";

dffeas \internal_out_payload[30] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~694_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[30]~q ),
	.prn(vcc));
defparam \internal_out_payload[30] .is_wysiwyg = "true";
defparam \internal_out_payload[30] .power_up = "low";

dffeas \mem~364 (
	.clk(wire_pll7_clk_0),
	.d(out_data_29),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~364_q ),
	.prn(vcc));
defparam \mem~364 .is_wysiwyg = "true";
defparam \mem~364 .power_up = "low";

dffeas \mem~431 (
	.clk(wire_pll7_clk_0),
	.d(out_data_29),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~431_q ),
	.prn(vcc));
defparam \mem~431 .is_wysiwyg = "true";
defparam \mem~431 .power_up = "low";

dffeas \mem~297 (
	.clk(wire_pll7_clk_0),
	.d(out_data_29),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~297_q ),
	.prn(vcc));
defparam \mem~297 .is_wysiwyg = "true";
defparam \mem~297 .power_up = "low";

cycloneive_lcell_comb \mem~695 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~431_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~297_q ),
	.cin(gnd),
	.combout(\mem~695_combout ),
	.cout());
defparam \mem~695 .lut_mask = 16'hE5E0;
defparam \mem~695 .sum_lutc_input = "datac";

dffeas \mem~498 (
	.clk(wire_pll7_clk_0),
	.d(out_data_29),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~498_q ),
	.prn(vcc));
defparam \mem~498 .is_wysiwyg = "true";
defparam \mem~498 .power_up = "low";

cycloneive_lcell_comb \mem~696 (
	.dataa(\mem~364_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~695_combout ),
	.datad(\mem~498_q ),
	.cin(gnd),
	.combout(\mem~696_combout ),
	.cout());
defparam \mem~696 .lut_mask = 16'hF838;
defparam \mem~696 .sum_lutc_input = "datac";

dffeas \mem~163 (
	.clk(wire_pll7_clk_0),
	.d(out_data_29),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~163_q ),
	.prn(vcc));
defparam \mem~163 .is_wysiwyg = "true";
defparam \mem~163 .power_up = "low";

dffeas \mem~96 (
	.clk(wire_pll7_clk_0),
	.d(out_data_29),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~96_q ),
	.prn(vcc));
defparam \mem~96 .is_wysiwyg = "true";
defparam \mem~96 .power_up = "low";

dffeas \mem~29 (
	.clk(wire_pll7_clk_0),
	.d(out_data_29),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~29_q ),
	.prn(vcc));
defparam \mem~29 .is_wysiwyg = "true";
defparam \mem~29 .power_up = "low";

cycloneive_lcell_comb \mem~697 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~96_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~29_q ),
	.cin(gnd),
	.combout(\mem~697_combout ),
	.cout());
defparam \mem~697 .lut_mask = 16'hE5E0;
defparam \mem~697 .sum_lutc_input = "datac";

dffeas \mem~230 (
	.clk(wire_pll7_clk_0),
	.d(out_data_29),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~230_q ),
	.prn(vcc));
defparam \mem~230 .is_wysiwyg = "true";
defparam \mem~230 .power_up = "low";

cycloneive_lcell_comb \mem~698 (
	.dataa(\mem~163_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~697_combout ),
	.datad(\mem~230_q ),
	.cin(gnd),
	.combout(\mem~698_combout ),
	.cout());
defparam \mem~698 .lut_mask = 16'hF838;
defparam \mem~698 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~699 (
	.dataa(\mem~696_combout ),
	.datab(\mem~698_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~699_combout ),
	.cout());
defparam \mem~699 .lut_mask = 16'hAACC;
defparam \mem~699 .sum_lutc_input = "datac";

dffeas \internal_out_payload[31] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~699_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[31]~q ),
	.prn(vcc));
defparam \internal_out_payload[31] .is_wysiwyg = "true";
defparam \internal_out_payload[31] .power_up = "low";

dffeas \mem~365 (
	.clk(wire_pll7_clk_0),
	.d(out_data_30),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~365_q ),
	.prn(vcc));
defparam \mem~365 .is_wysiwyg = "true";
defparam \mem~365 .power_up = "low";

dffeas \mem~432 (
	.clk(wire_pll7_clk_0),
	.d(out_data_30),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~432_q ),
	.prn(vcc));
defparam \mem~432 .is_wysiwyg = "true";
defparam \mem~432 .power_up = "low";

dffeas \mem~298 (
	.clk(wire_pll7_clk_0),
	.d(out_data_30),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~298_q ),
	.prn(vcc));
defparam \mem~298 .is_wysiwyg = "true";
defparam \mem~298 .power_up = "low";

cycloneive_lcell_comb \mem~700 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~432_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~298_q ),
	.cin(gnd),
	.combout(\mem~700_combout ),
	.cout());
defparam \mem~700 .lut_mask = 16'hE5E0;
defparam \mem~700 .sum_lutc_input = "datac";

dffeas \mem~499 (
	.clk(wire_pll7_clk_0),
	.d(out_data_30),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~499_q ),
	.prn(vcc));
defparam \mem~499 .is_wysiwyg = "true";
defparam \mem~499 .power_up = "low";

cycloneive_lcell_comb \mem~701 (
	.dataa(\mem~365_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~700_combout ),
	.datad(\mem~499_q ),
	.cin(gnd),
	.combout(\mem~701_combout ),
	.cout());
defparam \mem~701 .lut_mask = 16'hF838;
defparam \mem~701 .sum_lutc_input = "datac";

dffeas \mem~164 (
	.clk(wire_pll7_clk_0),
	.d(out_data_30),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~164_q ),
	.prn(vcc));
defparam \mem~164 .is_wysiwyg = "true";
defparam \mem~164 .power_up = "low";

dffeas \mem~97 (
	.clk(wire_pll7_clk_0),
	.d(out_data_30),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~97_q ),
	.prn(vcc));
defparam \mem~97 .is_wysiwyg = "true";
defparam \mem~97 .power_up = "low";

dffeas \mem~30 (
	.clk(wire_pll7_clk_0),
	.d(out_data_30),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~30_q ),
	.prn(vcc));
defparam \mem~30 .is_wysiwyg = "true";
defparam \mem~30 .power_up = "low";

cycloneive_lcell_comb \mem~702 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~97_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~30_q ),
	.cin(gnd),
	.combout(\mem~702_combout ),
	.cout());
defparam \mem~702 .lut_mask = 16'hE5E0;
defparam \mem~702 .sum_lutc_input = "datac";

dffeas \mem~231 (
	.clk(wire_pll7_clk_0),
	.d(out_data_30),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~231_q ),
	.prn(vcc));
defparam \mem~231 .is_wysiwyg = "true";
defparam \mem~231 .power_up = "low";

cycloneive_lcell_comb \mem~703 (
	.dataa(\mem~164_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~702_combout ),
	.datad(\mem~231_q ),
	.cin(gnd),
	.combout(\mem~703_combout ),
	.cout());
defparam \mem~703 .lut_mask = 16'hF838;
defparam \mem~703 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~704 (
	.dataa(\mem~701_combout ),
	.datab(\mem~703_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~704_combout ),
	.cout());
defparam \mem~704 .lut_mask = 16'hAACC;
defparam \mem~704 .sum_lutc_input = "datac";

dffeas \internal_out_payload[32] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~704_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[32]~q ),
	.prn(vcc));
defparam \internal_out_payload[32] .is_wysiwyg = "true";
defparam \internal_out_payload[32] .power_up = "low";

dffeas \mem~366 (
	.clk(wire_pll7_clk_0),
	.d(out_data_31),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~366_q ),
	.prn(vcc));
defparam \mem~366 .is_wysiwyg = "true";
defparam \mem~366 .power_up = "low";

dffeas \mem~433 (
	.clk(wire_pll7_clk_0),
	.d(out_data_31),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~433_q ),
	.prn(vcc));
defparam \mem~433 .is_wysiwyg = "true";
defparam \mem~433 .power_up = "low";

dffeas \mem~299 (
	.clk(wire_pll7_clk_0),
	.d(out_data_31),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~299_q ),
	.prn(vcc));
defparam \mem~299 .is_wysiwyg = "true";
defparam \mem~299 .power_up = "low";

cycloneive_lcell_comb \mem~705 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~433_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~299_q ),
	.cin(gnd),
	.combout(\mem~705_combout ),
	.cout());
defparam \mem~705 .lut_mask = 16'hE5E0;
defparam \mem~705 .sum_lutc_input = "datac";

dffeas \mem~500 (
	.clk(wire_pll7_clk_0),
	.d(out_data_31),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~500_q ),
	.prn(vcc));
defparam \mem~500 .is_wysiwyg = "true";
defparam \mem~500 .power_up = "low";

cycloneive_lcell_comb \mem~706 (
	.dataa(\mem~366_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~705_combout ),
	.datad(\mem~500_q ),
	.cin(gnd),
	.combout(\mem~706_combout ),
	.cout());
defparam \mem~706 .lut_mask = 16'hF838;
defparam \mem~706 .sum_lutc_input = "datac";

dffeas \mem~165 (
	.clk(wire_pll7_clk_0),
	.d(out_data_31),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~165_q ),
	.prn(vcc));
defparam \mem~165 .is_wysiwyg = "true";
defparam \mem~165 .power_up = "low";

dffeas \mem~98 (
	.clk(wire_pll7_clk_0),
	.d(out_data_31),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~98_q ),
	.prn(vcc));
defparam \mem~98 .is_wysiwyg = "true";
defparam \mem~98 .power_up = "low";

dffeas \mem~31 (
	.clk(wire_pll7_clk_0),
	.d(out_data_31),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~31_q ),
	.prn(vcc));
defparam \mem~31 .is_wysiwyg = "true";
defparam \mem~31 .power_up = "low";

cycloneive_lcell_comb \mem~707 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~98_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~31_q ),
	.cin(gnd),
	.combout(\mem~707_combout ),
	.cout());
defparam \mem~707 .lut_mask = 16'hE5E0;
defparam \mem~707 .sum_lutc_input = "datac";

dffeas \mem~232 (
	.clk(wire_pll7_clk_0),
	.d(out_data_31),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~232_q ),
	.prn(vcc));
defparam \mem~232 .is_wysiwyg = "true";
defparam \mem~232 .power_up = "low";

cycloneive_lcell_comb \mem~708 (
	.dataa(\mem~165_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~707_combout ),
	.datad(\mem~232_q ),
	.cin(gnd),
	.combout(\mem~708_combout ),
	.cout());
defparam \mem~708 .lut_mask = 16'hF838;
defparam \mem~708 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~709 (
	.dataa(\mem~706_combout ),
	.datab(\mem~708_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~709_combout ),
	.cout());
defparam \mem~709 .lut_mask = 16'hAACC;
defparam \mem~709 .sum_lutc_input = "datac";

dffeas \internal_out_payload[33] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~709_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[33]~q ),
	.prn(vcc));
defparam \internal_out_payload[33] .is_wysiwyg = "true";
defparam \internal_out_payload[33] .power_up = "low";

dffeas \mem~367 (
	.clk(wire_pll7_clk_0),
	.d(out_data_32),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~367_q ),
	.prn(vcc));
defparam \mem~367 .is_wysiwyg = "true";
defparam \mem~367 .power_up = "low";

dffeas \mem~434 (
	.clk(wire_pll7_clk_0),
	.d(out_data_32),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~434_q ),
	.prn(vcc));
defparam \mem~434 .is_wysiwyg = "true";
defparam \mem~434 .power_up = "low";

dffeas \mem~300 (
	.clk(wire_pll7_clk_0),
	.d(out_data_32),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~300_q ),
	.prn(vcc));
defparam \mem~300 .is_wysiwyg = "true";
defparam \mem~300 .power_up = "low";

cycloneive_lcell_comb \mem~710 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~434_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~300_q ),
	.cin(gnd),
	.combout(\mem~710_combout ),
	.cout());
defparam \mem~710 .lut_mask = 16'hE5E0;
defparam \mem~710 .sum_lutc_input = "datac";

dffeas \mem~501 (
	.clk(wire_pll7_clk_0),
	.d(out_data_32),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~501_q ),
	.prn(vcc));
defparam \mem~501 .is_wysiwyg = "true";
defparam \mem~501 .power_up = "low";

cycloneive_lcell_comb \mem~711 (
	.dataa(\mem~367_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~710_combout ),
	.datad(\mem~501_q ),
	.cin(gnd),
	.combout(\mem~711_combout ),
	.cout());
defparam \mem~711 .lut_mask = 16'hF838;
defparam \mem~711 .sum_lutc_input = "datac";

dffeas \mem~166 (
	.clk(wire_pll7_clk_0),
	.d(out_data_32),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~166_q ),
	.prn(vcc));
defparam \mem~166 .is_wysiwyg = "true";
defparam \mem~166 .power_up = "low";

dffeas \mem~99 (
	.clk(wire_pll7_clk_0),
	.d(out_data_32),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~99_q ),
	.prn(vcc));
defparam \mem~99 .is_wysiwyg = "true";
defparam \mem~99 .power_up = "low";

dffeas \mem~32 (
	.clk(wire_pll7_clk_0),
	.d(out_data_32),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~32_q ),
	.prn(vcc));
defparam \mem~32 .is_wysiwyg = "true";
defparam \mem~32 .power_up = "low";

cycloneive_lcell_comb \mem~712 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~99_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~32_q ),
	.cin(gnd),
	.combout(\mem~712_combout ),
	.cout());
defparam \mem~712 .lut_mask = 16'hE5E0;
defparam \mem~712 .sum_lutc_input = "datac";

dffeas \mem~233 (
	.clk(wire_pll7_clk_0),
	.d(out_data_32),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~233_q ),
	.prn(vcc));
defparam \mem~233 .is_wysiwyg = "true";
defparam \mem~233 .power_up = "low";

cycloneive_lcell_comb \mem~713 (
	.dataa(\mem~166_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~712_combout ),
	.datad(\mem~233_q ),
	.cin(gnd),
	.combout(\mem~713_combout ),
	.cout());
defparam \mem~713 .lut_mask = 16'hF838;
defparam \mem~713 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~714 (
	.dataa(\mem~711_combout ),
	.datab(\mem~713_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~714_combout ),
	.cout());
defparam \mem~714 .lut_mask = 16'hAACC;
defparam \mem~714 .sum_lutc_input = "datac";

dffeas \internal_out_payload[34] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~714_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[34]~q ),
	.prn(vcc));
defparam \internal_out_payload[34] .is_wysiwyg = "true";
defparam \internal_out_payload[34] .power_up = "low";

dffeas \mem~368 (
	.clk(wire_pll7_clk_0),
	.d(out_data_33),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~368_q ),
	.prn(vcc));
defparam \mem~368 .is_wysiwyg = "true";
defparam \mem~368 .power_up = "low";

dffeas \mem~435 (
	.clk(wire_pll7_clk_0),
	.d(out_data_33),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~435_q ),
	.prn(vcc));
defparam \mem~435 .is_wysiwyg = "true";
defparam \mem~435 .power_up = "low";

dffeas \mem~301 (
	.clk(wire_pll7_clk_0),
	.d(out_data_33),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~301_q ),
	.prn(vcc));
defparam \mem~301 .is_wysiwyg = "true";
defparam \mem~301 .power_up = "low";

cycloneive_lcell_comb \mem~715 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~435_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~301_q ),
	.cin(gnd),
	.combout(\mem~715_combout ),
	.cout());
defparam \mem~715 .lut_mask = 16'hE5E0;
defparam \mem~715 .sum_lutc_input = "datac";

dffeas \mem~502 (
	.clk(wire_pll7_clk_0),
	.d(out_data_33),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~502_q ),
	.prn(vcc));
defparam \mem~502 .is_wysiwyg = "true";
defparam \mem~502 .power_up = "low";

cycloneive_lcell_comb \mem~716 (
	.dataa(\mem~368_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~715_combout ),
	.datad(\mem~502_q ),
	.cin(gnd),
	.combout(\mem~716_combout ),
	.cout());
defparam \mem~716 .lut_mask = 16'hF838;
defparam \mem~716 .sum_lutc_input = "datac";

dffeas \mem~167 (
	.clk(wire_pll7_clk_0),
	.d(out_data_33),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~167_q ),
	.prn(vcc));
defparam \mem~167 .is_wysiwyg = "true";
defparam \mem~167 .power_up = "low";

dffeas \mem~100 (
	.clk(wire_pll7_clk_0),
	.d(out_data_33),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~100_q ),
	.prn(vcc));
defparam \mem~100 .is_wysiwyg = "true";
defparam \mem~100 .power_up = "low";

dffeas \mem~33 (
	.clk(wire_pll7_clk_0),
	.d(out_data_33),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~33_q ),
	.prn(vcc));
defparam \mem~33 .is_wysiwyg = "true";
defparam \mem~33 .power_up = "low";

cycloneive_lcell_comb \mem~717 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~100_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~33_q ),
	.cin(gnd),
	.combout(\mem~717_combout ),
	.cout());
defparam \mem~717 .lut_mask = 16'hE5E0;
defparam \mem~717 .sum_lutc_input = "datac";

dffeas \mem~234 (
	.clk(wire_pll7_clk_0),
	.d(out_data_33),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~234_q ),
	.prn(vcc));
defparam \mem~234 .is_wysiwyg = "true";
defparam \mem~234 .power_up = "low";

cycloneive_lcell_comb \mem~718 (
	.dataa(\mem~167_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~717_combout ),
	.datad(\mem~234_q ),
	.cin(gnd),
	.combout(\mem~718_combout ),
	.cout());
defparam \mem~718 .lut_mask = 16'hF838;
defparam \mem~718 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~719 (
	.dataa(\mem~716_combout ),
	.datab(\mem~718_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~719_combout ),
	.cout());
defparam \mem~719 .lut_mask = 16'hAACC;
defparam \mem~719 .sum_lutc_input = "datac";

dffeas \internal_out_payload[35] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~719_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[35]~q ),
	.prn(vcc));
defparam \internal_out_payload[35] .is_wysiwyg = "true";
defparam \internal_out_payload[35] .power_up = "low";

dffeas \mem~369 (
	.clk(wire_pll7_clk_0),
	.d(out_data_34),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~369_q ),
	.prn(vcc));
defparam \mem~369 .is_wysiwyg = "true";
defparam \mem~369 .power_up = "low";

dffeas \mem~436 (
	.clk(wire_pll7_clk_0),
	.d(out_data_34),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~436_q ),
	.prn(vcc));
defparam \mem~436 .is_wysiwyg = "true";
defparam \mem~436 .power_up = "low";

dffeas \mem~302 (
	.clk(wire_pll7_clk_0),
	.d(out_data_34),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~302_q ),
	.prn(vcc));
defparam \mem~302 .is_wysiwyg = "true";
defparam \mem~302 .power_up = "low";

cycloneive_lcell_comb \mem~720 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~436_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~302_q ),
	.cin(gnd),
	.combout(\mem~720_combout ),
	.cout());
defparam \mem~720 .lut_mask = 16'hE5E0;
defparam \mem~720 .sum_lutc_input = "datac";

dffeas \mem~503 (
	.clk(wire_pll7_clk_0),
	.d(out_data_34),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~503_q ),
	.prn(vcc));
defparam \mem~503 .is_wysiwyg = "true";
defparam \mem~503 .power_up = "low";

cycloneive_lcell_comb \mem~721 (
	.dataa(\mem~369_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~720_combout ),
	.datad(\mem~503_q ),
	.cin(gnd),
	.combout(\mem~721_combout ),
	.cout());
defparam \mem~721 .lut_mask = 16'hF838;
defparam \mem~721 .sum_lutc_input = "datac";

dffeas \mem~168 (
	.clk(wire_pll7_clk_0),
	.d(out_data_34),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~168_q ),
	.prn(vcc));
defparam \mem~168 .is_wysiwyg = "true";
defparam \mem~168 .power_up = "low";

dffeas \mem~101 (
	.clk(wire_pll7_clk_0),
	.d(out_data_34),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~101_q ),
	.prn(vcc));
defparam \mem~101 .is_wysiwyg = "true";
defparam \mem~101 .power_up = "low";

dffeas \mem~34 (
	.clk(wire_pll7_clk_0),
	.d(out_data_34),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~34_q ),
	.prn(vcc));
defparam \mem~34 .is_wysiwyg = "true";
defparam \mem~34 .power_up = "low";

cycloneive_lcell_comb \mem~722 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~101_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~34_q ),
	.cin(gnd),
	.combout(\mem~722_combout ),
	.cout());
defparam \mem~722 .lut_mask = 16'hE5E0;
defparam \mem~722 .sum_lutc_input = "datac";

dffeas \mem~235 (
	.clk(wire_pll7_clk_0),
	.d(out_data_34),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~235_q ),
	.prn(vcc));
defparam \mem~235 .is_wysiwyg = "true";
defparam \mem~235 .power_up = "low";

cycloneive_lcell_comb \mem~723 (
	.dataa(\mem~168_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~722_combout ),
	.datad(\mem~235_q ),
	.cin(gnd),
	.combout(\mem~723_combout ),
	.cout());
defparam \mem~723 .lut_mask = 16'hF838;
defparam \mem~723 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~724 (
	.dataa(\mem~721_combout ),
	.datab(\mem~723_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~724_combout ),
	.cout());
defparam \mem~724 .lut_mask = 16'hAACC;
defparam \mem~724 .sum_lutc_input = "datac";

dffeas \internal_out_payload[36] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~724_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[36]~q ),
	.prn(vcc));
defparam \internal_out_payload[36] .is_wysiwyg = "true";
defparam \internal_out_payload[36] .power_up = "low";

dffeas \mem~370 (
	.clk(wire_pll7_clk_0),
	.d(out_data_35),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~370_q ),
	.prn(vcc));
defparam \mem~370 .is_wysiwyg = "true";
defparam \mem~370 .power_up = "low";

dffeas \mem~437 (
	.clk(wire_pll7_clk_0),
	.d(out_data_35),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~437_q ),
	.prn(vcc));
defparam \mem~437 .is_wysiwyg = "true";
defparam \mem~437 .power_up = "low";

dffeas \mem~303 (
	.clk(wire_pll7_clk_0),
	.d(out_data_35),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~303_q ),
	.prn(vcc));
defparam \mem~303 .is_wysiwyg = "true";
defparam \mem~303 .power_up = "low";

cycloneive_lcell_comb \mem~725 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~437_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~303_q ),
	.cin(gnd),
	.combout(\mem~725_combout ),
	.cout());
defparam \mem~725 .lut_mask = 16'hE5E0;
defparam \mem~725 .sum_lutc_input = "datac";

dffeas \mem~504 (
	.clk(wire_pll7_clk_0),
	.d(out_data_35),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~504_q ),
	.prn(vcc));
defparam \mem~504 .is_wysiwyg = "true";
defparam \mem~504 .power_up = "low";

cycloneive_lcell_comb \mem~726 (
	.dataa(\mem~370_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~725_combout ),
	.datad(\mem~504_q ),
	.cin(gnd),
	.combout(\mem~726_combout ),
	.cout());
defparam \mem~726 .lut_mask = 16'hF838;
defparam \mem~726 .sum_lutc_input = "datac";

dffeas \mem~169 (
	.clk(wire_pll7_clk_0),
	.d(out_data_35),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~169_q ),
	.prn(vcc));
defparam \mem~169 .is_wysiwyg = "true";
defparam \mem~169 .power_up = "low";

dffeas \mem~102 (
	.clk(wire_pll7_clk_0),
	.d(out_data_35),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~102_q ),
	.prn(vcc));
defparam \mem~102 .is_wysiwyg = "true";
defparam \mem~102 .power_up = "low";

dffeas \mem~35 (
	.clk(wire_pll7_clk_0),
	.d(out_data_35),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~35_q ),
	.prn(vcc));
defparam \mem~35 .is_wysiwyg = "true";
defparam \mem~35 .power_up = "low";

cycloneive_lcell_comb \mem~727 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~102_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~35_q ),
	.cin(gnd),
	.combout(\mem~727_combout ),
	.cout());
defparam \mem~727 .lut_mask = 16'hE5E0;
defparam \mem~727 .sum_lutc_input = "datac";

dffeas \mem~236 (
	.clk(wire_pll7_clk_0),
	.d(out_data_35),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~236_q ),
	.prn(vcc));
defparam \mem~236 .is_wysiwyg = "true";
defparam \mem~236 .power_up = "low";

cycloneive_lcell_comb \mem~728 (
	.dataa(\mem~169_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~727_combout ),
	.datad(\mem~236_q ),
	.cin(gnd),
	.combout(\mem~728_combout ),
	.cout());
defparam \mem~728 .lut_mask = 16'hF838;
defparam \mem~728 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~729 (
	.dataa(\mem~726_combout ),
	.datab(\mem~728_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~729_combout ),
	.cout());
defparam \mem~729 .lut_mask = 16'hAACC;
defparam \mem~729 .sum_lutc_input = "datac";

dffeas \internal_out_payload[37] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~729_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[37]~q ),
	.prn(vcc));
defparam \internal_out_payload[37] .is_wysiwyg = "true";
defparam \internal_out_payload[37] .power_up = "low";

dffeas \mem~371 (
	.clk(wire_pll7_clk_0),
	.d(out_data_36),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~371_q ),
	.prn(vcc));
defparam \mem~371 .is_wysiwyg = "true";
defparam \mem~371 .power_up = "low";

dffeas \mem~438 (
	.clk(wire_pll7_clk_0),
	.d(out_data_36),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~438_q ),
	.prn(vcc));
defparam \mem~438 .is_wysiwyg = "true";
defparam \mem~438 .power_up = "low";

dffeas \mem~304 (
	.clk(wire_pll7_clk_0),
	.d(out_data_36),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~304_q ),
	.prn(vcc));
defparam \mem~304 .is_wysiwyg = "true";
defparam \mem~304 .power_up = "low";

cycloneive_lcell_comb \mem~730 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~438_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~304_q ),
	.cin(gnd),
	.combout(\mem~730_combout ),
	.cout());
defparam \mem~730 .lut_mask = 16'hE5E0;
defparam \mem~730 .sum_lutc_input = "datac";

dffeas \mem~505 (
	.clk(wire_pll7_clk_0),
	.d(out_data_36),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~505_q ),
	.prn(vcc));
defparam \mem~505 .is_wysiwyg = "true";
defparam \mem~505 .power_up = "low";

cycloneive_lcell_comb \mem~731 (
	.dataa(\mem~371_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~730_combout ),
	.datad(\mem~505_q ),
	.cin(gnd),
	.combout(\mem~731_combout ),
	.cout());
defparam \mem~731 .lut_mask = 16'hF838;
defparam \mem~731 .sum_lutc_input = "datac";

dffeas \mem~170 (
	.clk(wire_pll7_clk_0),
	.d(out_data_36),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~170_q ),
	.prn(vcc));
defparam \mem~170 .is_wysiwyg = "true";
defparam \mem~170 .power_up = "low";

dffeas \mem~103 (
	.clk(wire_pll7_clk_0),
	.d(out_data_36),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~103_q ),
	.prn(vcc));
defparam \mem~103 .is_wysiwyg = "true";
defparam \mem~103 .power_up = "low";

dffeas \mem~36 (
	.clk(wire_pll7_clk_0),
	.d(out_data_36),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~36_q ),
	.prn(vcc));
defparam \mem~36 .is_wysiwyg = "true";
defparam \mem~36 .power_up = "low";

cycloneive_lcell_comb \mem~732 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~103_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~36_q ),
	.cin(gnd),
	.combout(\mem~732_combout ),
	.cout());
defparam \mem~732 .lut_mask = 16'hE5E0;
defparam \mem~732 .sum_lutc_input = "datac";

dffeas \mem~237 (
	.clk(wire_pll7_clk_0),
	.d(out_data_36),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~237_q ),
	.prn(vcc));
defparam \mem~237 .is_wysiwyg = "true";
defparam \mem~237 .power_up = "low";

cycloneive_lcell_comb \mem~733 (
	.dataa(\mem~170_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~732_combout ),
	.datad(\mem~237_q ),
	.cin(gnd),
	.combout(\mem~733_combout ),
	.cout());
defparam \mem~733 .lut_mask = 16'hF838;
defparam \mem~733 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~734 (
	.dataa(\mem~731_combout ),
	.datab(\mem~733_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~734_combout ),
	.cout());
defparam \mem~734 .lut_mask = 16'hAACC;
defparam \mem~734 .sum_lutc_input = "datac";

dffeas \internal_out_payload[38] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~734_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[38]~q ),
	.prn(vcc));
defparam \internal_out_payload[38] .is_wysiwyg = "true";
defparam \internal_out_payload[38] .power_up = "low";

dffeas \mem~372 (
	.clk(wire_pll7_clk_0),
	.d(out_data_37),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~372_q ),
	.prn(vcc));
defparam \mem~372 .is_wysiwyg = "true";
defparam \mem~372 .power_up = "low";

dffeas \mem~439 (
	.clk(wire_pll7_clk_0),
	.d(out_data_37),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~439_q ),
	.prn(vcc));
defparam \mem~439 .is_wysiwyg = "true";
defparam \mem~439 .power_up = "low";

dffeas \mem~305 (
	.clk(wire_pll7_clk_0),
	.d(out_data_37),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~305_q ),
	.prn(vcc));
defparam \mem~305 .is_wysiwyg = "true";
defparam \mem~305 .power_up = "low";

cycloneive_lcell_comb \mem~735 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~439_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~305_q ),
	.cin(gnd),
	.combout(\mem~735_combout ),
	.cout());
defparam \mem~735 .lut_mask = 16'hE5E0;
defparam \mem~735 .sum_lutc_input = "datac";

dffeas \mem~506 (
	.clk(wire_pll7_clk_0),
	.d(out_data_37),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~506_q ),
	.prn(vcc));
defparam \mem~506 .is_wysiwyg = "true";
defparam \mem~506 .power_up = "low";

cycloneive_lcell_comb \mem~736 (
	.dataa(\mem~372_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~735_combout ),
	.datad(\mem~506_q ),
	.cin(gnd),
	.combout(\mem~736_combout ),
	.cout());
defparam \mem~736 .lut_mask = 16'hF838;
defparam \mem~736 .sum_lutc_input = "datac";

dffeas \mem~171 (
	.clk(wire_pll7_clk_0),
	.d(out_data_37),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~171_q ),
	.prn(vcc));
defparam \mem~171 .is_wysiwyg = "true";
defparam \mem~171 .power_up = "low";

dffeas \mem~104 (
	.clk(wire_pll7_clk_0),
	.d(out_data_37),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~104_q ),
	.prn(vcc));
defparam \mem~104 .is_wysiwyg = "true";
defparam \mem~104 .power_up = "low";

dffeas \mem~37 (
	.clk(wire_pll7_clk_0),
	.d(out_data_37),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~37_q ),
	.prn(vcc));
defparam \mem~37 .is_wysiwyg = "true";
defparam \mem~37 .power_up = "low";

cycloneive_lcell_comb \mem~737 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~104_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~37_q ),
	.cin(gnd),
	.combout(\mem~737_combout ),
	.cout());
defparam \mem~737 .lut_mask = 16'hE5E0;
defparam \mem~737 .sum_lutc_input = "datac";

dffeas \mem~238 (
	.clk(wire_pll7_clk_0),
	.d(out_data_37),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~238_q ),
	.prn(vcc));
defparam \mem~238 .is_wysiwyg = "true";
defparam \mem~238 .power_up = "low";

cycloneive_lcell_comb \mem~738 (
	.dataa(\mem~171_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~737_combout ),
	.datad(\mem~238_q ),
	.cin(gnd),
	.combout(\mem~738_combout ),
	.cout());
defparam \mem~738 .lut_mask = 16'hF838;
defparam \mem~738 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~739 (
	.dataa(\mem~736_combout ),
	.datab(\mem~738_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~739_combout ),
	.cout());
defparam \mem~739 .lut_mask = 16'hAACC;
defparam \mem~739 .sum_lutc_input = "datac";

dffeas \internal_out_payload[39] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~739_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[39]~q ),
	.prn(vcc));
defparam \internal_out_payload[39] .is_wysiwyg = "true";
defparam \internal_out_payload[39] .power_up = "low";

dffeas \mem~373 (
	.clk(wire_pll7_clk_0),
	.d(out_data_38),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~373_q ),
	.prn(vcc));
defparam \mem~373 .is_wysiwyg = "true";
defparam \mem~373 .power_up = "low";

dffeas \mem~440 (
	.clk(wire_pll7_clk_0),
	.d(out_data_38),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~440_q ),
	.prn(vcc));
defparam \mem~440 .is_wysiwyg = "true";
defparam \mem~440 .power_up = "low";

dffeas \mem~306 (
	.clk(wire_pll7_clk_0),
	.d(out_data_38),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~306_q ),
	.prn(vcc));
defparam \mem~306 .is_wysiwyg = "true";
defparam \mem~306 .power_up = "low";

cycloneive_lcell_comb \mem~740 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~440_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~306_q ),
	.cin(gnd),
	.combout(\mem~740_combout ),
	.cout());
defparam \mem~740 .lut_mask = 16'hE5E0;
defparam \mem~740 .sum_lutc_input = "datac";

dffeas \mem~507 (
	.clk(wire_pll7_clk_0),
	.d(out_data_38),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~507_q ),
	.prn(vcc));
defparam \mem~507 .is_wysiwyg = "true";
defparam \mem~507 .power_up = "low";

cycloneive_lcell_comb \mem~741 (
	.dataa(\mem~373_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~740_combout ),
	.datad(\mem~507_q ),
	.cin(gnd),
	.combout(\mem~741_combout ),
	.cout());
defparam \mem~741 .lut_mask = 16'hF838;
defparam \mem~741 .sum_lutc_input = "datac";

dffeas \mem~172 (
	.clk(wire_pll7_clk_0),
	.d(out_data_38),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~172_q ),
	.prn(vcc));
defparam \mem~172 .is_wysiwyg = "true";
defparam \mem~172 .power_up = "low";

dffeas \mem~105 (
	.clk(wire_pll7_clk_0),
	.d(out_data_38),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~105_q ),
	.prn(vcc));
defparam \mem~105 .is_wysiwyg = "true";
defparam \mem~105 .power_up = "low";

dffeas \mem~38 (
	.clk(wire_pll7_clk_0),
	.d(out_data_38),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~38_q ),
	.prn(vcc));
defparam \mem~38 .is_wysiwyg = "true";
defparam \mem~38 .power_up = "low";

cycloneive_lcell_comb \mem~742 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~105_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~38_q ),
	.cin(gnd),
	.combout(\mem~742_combout ),
	.cout());
defparam \mem~742 .lut_mask = 16'hE5E0;
defparam \mem~742 .sum_lutc_input = "datac";

dffeas \mem~239 (
	.clk(wire_pll7_clk_0),
	.d(out_data_38),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~239_q ),
	.prn(vcc));
defparam \mem~239 .is_wysiwyg = "true";
defparam \mem~239 .power_up = "low";

cycloneive_lcell_comb \mem~743 (
	.dataa(\mem~172_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~742_combout ),
	.datad(\mem~239_q ),
	.cin(gnd),
	.combout(\mem~743_combout ),
	.cout());
defparam \mem~743 .lut_mask = 16'hF838;
defparam \mem~743 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~744 (
	.dataa(\mem~741_combout ),
	.datab(\mem~743_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~744_combout ),
	.cout());
defparam \mem~744 .lut_mask = 16'hAACC;
defparam \mem~744 .sum_lutc_input = "datac";

dffeas \internal_out_payload[40] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~744_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[40]~q ),
	.prn(vcc));
defparam \internal_out_payload[40] .is_wysiwyg = "true";
defparam \internal_out_payload[40] .power_up = "low";

dffeas \mem~374 (
	.clk(wire_pll7_clk_0),
	.d(out_data_39),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~374_q ),
	.prn(vcc));
defparam \mem~374 .is_wysiwyg = "true";
defparam \mem~374 .power_up = "low";

dffeas \mem~441 (
	.clk(wire_pll7_clk_0),
	.d(out_data_39),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~441_q ),
	.prn(vcc));
defparam \mem~441 .is_wysiwyg = "true";
defparam \mem~441 .power_up = "low";

dffeas \mem~307 (
	.clk(wire_pll7_clk_0),
	.d(out_data_39),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~307_q ),
	.prn(vcc));
defparam \mem~307 .is_wysiwyg = "true";
defparam \mem~307 .power_up = "low";

cycloneive_lcell_comb \mem~745 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~441_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~307_q ),
	.cin(gnd),
	.combout(\mem~745_combout ),
	.cout());
defparam \mem~745 .lut_mask = 16'hE5E0;
defparam \mem~745 .sum_lutc_input = "datac";

dffeas \mem~508 (
	.clk(wire_pll7_clk_0),
	.d(out_data_39),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~508_q ),
	.prn(vcc));
defparam \mem~508 .is_wysiwyg = "true";
defparam \mem~508 .power_up = "low";

cycloneive_lcell_comb \mem~746 (
	.dataa(\mem~374_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~745_combout ),
	.datad(\mem~508_q ),
	.cin(gnd),
	.combout(\mem~746_combout ),
	.cout());
defparam \mem~746 .lut_mask = 16'hF838;
defparam \mem~746 .sum_lutc_input = "datac";

dffeas \mem~173 (
	.clk(wire_pll7_clk_0),
	.d(out_data_39),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~173_q ),
	.prn(vcc));
defparam \mem~173 .is_wysiwyg = "true";
defparam \mem~173 .power_up = "low";

dffeas \mem~106 (
	.clk(wire_pll7_clk_0),
	.d(out_data_39),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~106_q ),
	.prn(vcc));
defparam \mem~106 .is_wysiwyg = "true";
defparam \mem~106 .power_up = "low";

dffeas \mem~39 (
	.clk(wire_pll7_clk_0),
	.d(out_data_39),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~39_q ),
	.prn(vcc));
defparam \mem~39 .is_wysiwyg = "true";
defparam \mem~39 .power_up = "low";

cycloneive_lcell_comb \mem~747 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~106_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~39_q ),
	.cin(gnd),
	.combout(\mem~747_combout ),
	.cout());
defparam \mem~747 .lut_mask = 16'hE5E0;
defparam \mem~747 .sum_lutc_input = "datac";

dffeas \mem~240 (
	.clk(wire_pll7_clk_0),
	.d(out_data_39),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~240_q ),
	.prn(vcc));
defparam \mem~240 .is_wysiwyg = "true";
defparam \mem~240 .power_up = "low";

cycloneive_lcell_comb \mem~748 (
	.dataa(\mem~173_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~747_combout ),
	.datad(\mem~240_q ),
	.cin(gnd),
	.combout(\mem~748_combout ),
	.cout());
defparam \mem~748 .lut_mask = 16'hF838;
defparam \mem~748 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~749 (
	.dataa(\mem~746_combout ),
	.datab(\mem~748_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~749_combout ),
	.cout());
defparam \mem~749 .lut_mask = 16'hAACC;
defparam \mem~749 .sum_lutc_input = "datac";

dffeas \internal_out_payload[41] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~749_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[41]~q ),
	.prn(vcc));
defparam \internal_out_payload[41] .is_wysiwyg = "true";
defparam \internal_out_payload[41] .power_up = "low";

dffeas \mem~375 (
	.clk(wire_pll7_clk_0),
	.d(out_data_40),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~375_q ),
	.prn(vcc));
defparam \mem~375 .is_wysiwyg = "true";
defparam \mem~375 .power_up = "low";

dffeas \mem~442 (
	.clk(wire_pll7_clk_0),
	.d(out_data_40),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~442_q ),
	.prn(vcc));
defparam \mem~442 .is_wysiwyg = "true";
defparam \mem~442 .power_up = "low";

dffeas \mem~308 (
	.clk(wire_pll7_clk_0),
	.d(out_data_40),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~308_q ),
	.prn(vcc));
defparam \mem~308 .is_wysiwyg = "true";
defparam \mem~308 .power_up = "low";

cycloneive_lcell_comb \mem~750 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~442_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~308_q ),
	.cin(gnd),
	.combout(\mem~750_combout ),
	.cout());
defparam \mem~750 .lut_mask = 16'hE5E0;
defparam \mem~750 .sum_lutc_input = "datac";

dffeas \mem~509 (
	.clk(wire_pll7_clk_0),
	.d(out_data_40),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~509_q ),
	.prn(vcc));
defparam \mem~509 .is_wysiwyg = "true";
defparam \mem~509 .power_up = "low";

cycloneive_lcell_comb \mem~751 (
	.dataa(\mem~375_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~750_combout ),
	.datad(\mem~509_q ),
	.cin(gnd),
	.combout(\mem~751_combout ),
	.cout());
defparam \mem~751 .lut_mask = 16'hF838;
defparam \mem~751 .sum_lutc_input = "datac";

dffeas \mem~174 (
	.clk(wire_pll7_clk_0),
	.d(out_data_40),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~174_q ),
	.prn(vcc));
defparam \mem~174 .is_wysiwyg = "true";
defparam \mem~174 .power_up = "low";

dffeas \mem~107 (
	.clk(wire_pll7_clk_0),
	.d(out_data_40),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~107_q ),
	.prn(vcc));
defparam \mem~107 .is_wysiwyg = "true";
defparam \mem~107 .power_up = "low";

dffeas \mem~40 (
	.clk(wire_pll7_clk_0),
	.d(out_data_40),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~40_q ),
	.prn(vcc));
defparam \mem~40 .is_wysiwyg = "true";
defparam \mem~40 .power_up = "low";

cycloneive_lcell_comb \mem~752 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~107_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~40_q ),
	.cin(gnd),
	.combout(\mem~752_combout ),
	.cout());
defparam \mem~752 .lut_mask = 16'hE5E0;
defparam \mem~752 .sum_lutc_input = "datac";

dffeas \mem~241 (
	.clk(wire_pll7_clk_0),
	.d(out_data_40),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~241_q ),
	.prn(vcc));
defparam \mem~241 .is_wysiwyg = "true";
defparam \mem~241 .power_up = "low";

cycloneive_lcell_comb \mem~753 (
	.dataa(\mem~174_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~752_combout ),
	.datad(\mem~241_q ),
	.cin(gnd),
	.combout(\mem~753_combout ),
	.cout());
defparam \mem~753 .lut_mask = 16'hF838;
defparam \mem~753 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~754 (
	.dataa(\mem~751_combout ),
	.datab(\mem~753_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~754_combout ),
	.cout());
defparam \mem~754 .lut_mask = 16'hAACC;
defparam \mem~754 .sum_lutc_input = "datac";

dffeas \internal_out_payload[42] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~754_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[42]~q ),
	.prn(vcc));
defparam \internal_out_payload[42] .is_wysiwyg = "true";
defparam \internal_out_payload[42] .power_up = "low";

dffeas \mem~376 (
	.clk(wire_pll7_clk_0),
	.d(out_data_41),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~376_q ),
	.prn(vcc));
defparam \mem~376 .is_wysiwyg = "true";
defparam \mem~376 .power_up = "low";

dffeas \mem~443 (
	.clk(wire_pll7_clk_0),
	.d(out_data_41),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~443_q ),
	.prn(vcc));
defparam \mem~443 .is_wysiwyg = "true";
defparam \mem~443 .power_up = "low";

dffeas \mem~309 (
	.clk(wire_pll7_clk_0),
	.d(out_data_41),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~309_q ),
	.prn(vcc));
defparam \mem~309 .is_wysiwyg = "true";
defparam \mem~309 .power_up = "low";

cycloneive_lcell_comb \mem~755 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~443_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~309_q ),
	.cin(gnd),
	.combout(\mem~755_combout ),
	.cout());
defparam \mem~755 .lut_mask = 16'hE5E0;
defparam \mem~755 .sum_lutc_input = "datac";

dffeas \mem~510 (
	.clk(wire_pll7_clk_0),
	.d(out_data_41),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~510_q ),
	.prn(vcc));
defparam \mem~510 .is_wysiwyg = "true";
defparam \mem~510 .power_up = "low";

cycloneive_lcell_comb \mem~756 (
	.dataa(\mem~376_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~755_combout ),
	.datad(\mem~510_q ),
	.cin(gnd),
	.combout(\mem~756_combout ),
	.cout());
defparam \mem~756 .lut_mask = 16'hF838;
defparam \mem~756 .sum_lutc_input = "datac";

dffeas \mem~175 (
	.clk(wire_pll7_clk_0),
	.d(out_data_41),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~175_q ),
	.prn(vcc));
defparam \mem~175 .is_wysiwyg = "true";
defparam \mem~175 .power_up = "low";

dffeas \mem~108 (
	.clk(wire_pll7_clk_0),
	.d(out_data_41),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~108_q ),
	.prn(vcc));
defparam \mem~108 .is_wysiwyg = "true";
defparam \mem~108 .power_up = "low";

dffeas \mem~41 (
	.clk(wire_pll7_clk_0),
	.d(out_data_41),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~41_q ),
	.prn(vcc));
defparam \mem~41 .is_wysiwyg = "true";
defparam \mem~41 .power_up = "low";

cycloneive_lcell_comb \mem~757 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~108_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~41_q ),
	.cin(gnd),
	.combout(\mem~757_combout ),
	.cout());
defparam \mem~757 .lut_mask = 16'hE5E0;
defparam \mem~757 .sum_lutc_input = "datac";

dffeas \mem~242 (
	.clk(wire_pll7_clk_0),
	.d(out_data_41),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~242_q ),
	.prn(vcc));
defparam \mem~242 .is_wysiwyg = "true";
defparam \mem~242 .power_up = "low";

cycloneive_lcell_comb \mem~758 (
	.dataa(\mem~175_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~757_combout ),
	.datad(\mem~242_q ),
	.cin(gnd),
	.combout(\mem~758_combout ),
	.cout());
defparam \mem~758 .lut_mask = 16'hF838;
defparam \mem~758 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~759 (
	.dataa(\mem~756_combout ),
	.datab(\mem~758_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~759_combout ),
	.cout());
defparam \mem~759 .lut_mask = 16'hAACC;
defparam \mem~759 .sum_lutc_input = "datac";

dffeas \internal_out_payload[43] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~759_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[43]~q ),
	.prn(vcc));
defparam \internal_out_payload[43] .is_wysiwyg = "true";
defparam \internal_out_payload[43] .power_up = "low";

dffeas \mem~377 (
	.clk(wire_pll7_clk_0),
	.d(out_data_42),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~377_q ),
	.prn(vcc));
defparam \mem~377 .is_wysiwyg = "true";
defparam \mem~377 .power_up = "low";

dffeas \mem~444 (
	.clk(wire_pll7_clk_0),
	.d(out_data_42),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~444_q ),
	.prn(vcc));
defparam \mem~444 .is_wysiwyg = "true";
defparam \mem~444 .power_up = "low";

dffeas \mem~310 (
	.clk(wire_pll7_clk_0),
	.d(out_data_42),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~310_q ),
	.prn(vcc));
defparam \mem~310 .is_wysiwyg = "true";
defparam \mem~310 .power_up = "low";

cycloneive_lcell_comb \mem~760 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~444_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~310_q ),
	.cin(gnd),
	.combout(\mem~760_combout ),
	.cout());
defparam \mem~760 .lut_mask = 16'hE5E0;
defparam \mem~760 .sum_lutc_input = "datac";

dffeas \mem~511 (
	.clk(wire_pll7_clk_0),
	.d(out_data_42),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~511_q ),
	.prn(vcc));
defparam \mem~511 .is_wysiwyg = "true";
defparam \mem~511 .power_up = "low";

cycloneive_lcell_comb \mem~761 (
	.dataa(\mem~377_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~760_combout ),
	.datad(\mem~511_q ),
	.cin(gnd),
	.combout(\mem~761_combout ),
	.cout());
defparam \mem~761 .lut_mask = 16'hF838;
defparam \mem~761 .sum_lutc_input = "datac";

dffeas \mem~176 (
	.clk(wire_pll7_clk_0),
	.d(out_data_42),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~176_q ),
	.prn(vcc));
defparam \mem~176 .is_wysiwyg = "true";
defparam \mem~176 .power_up = "low";

dffeas \mem~109 (
	.clk(wire_pll7_clk_0),
	.d(out_data_42),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~109_q ),
	.prn(vcc));
defparam \mem~109 .is_wysiwyg = "true";
defparam \mem~109 .power_up = "low";

dffeas \mem~42 (
	.clk(wire_pll7_clk_0),
	.d(out_data_42),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~42_q ),
	.prn(vcc));
defparam \mem~42 .is_wysiwyg = "true";
defparam \mem~42 .power_up = "low";

cycloneive_lcell_comb \mem~762 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~109_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~42_q ),
	.cin(gnd),
	.combout(\mem~762_combout ),
	.cout());
defparam \mem~762 .lut_mask = 16'hE5E0;
defparam \mem~762 .sum_lutc_input = "datac";

dffeas \mem~243 (
	.clk(wire_pll7_clk_0),
	.d(out_data_42),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~243_q ),
	.prn(vcc));
defparam \mem~243 .is_wysiwyg = "true";
defparam \mem~243 .power_up = "low";

cycloneive_lcell_comb \mem~763 (
	.dataa(\mem~176_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~762_combout ),
	.datad(\mem~243_q ),
	.cin(gnd),
	.combout(\mem~763_combout ),
	.cout());
defparam \mem~763 .lut_mask = 16'hF838;
defparam \mem~763 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~764 (
	.dataa(\mem~761_combout ),
	.datab(\mem~763_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~764_combout ),
	.cout());
defparam \mem~764 .lut_mask = 16'hAACC;
defparam \mem~764 .sum_lutc_input = "datac";

dffeas \internal_out_payload[44] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~764_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[44]~q ),
	.prn(vcc));
defparam \internal_out_payload[44] .is_wysiwyg = "true";
defparam \internal_out_payload[44] .power_up = "low";

dffeas \mem~378 (
	.clk(wire_pll7_clk_0),
	.d(out_data_43),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~378_q ),
	.prn(vcc));
defparam \mem~378 .is_wysiwyg = "true";
defparam \mem~378 .power_up = "low";

dffeas \mem~445 (
	.clk(wire_pll7_clk_0),
	.d(out_data_43),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~445_q ),
	.prn(vcc));
defparam \mem~445 .is_wysiwyg = "true";
defparam \mem~445 .power_up = "low";

dffeas \mem~311 (
	.clk(wire_pll7_clk_0),
	.d(out_data_43),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~311_q ),
	.prn(vcc));
defparam \mem~311 .is_wysiwyg = "true";
defparam \mem~311 .power_up = "low";

cycloneive_lcell_comb \mem~765 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~445_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~311_q ),
	.cin(gnd),
	.combout(\mem~765_combout ),
	.cout());
defparam \mem~765 .lut_mask = 16'hE5E0;
defparam \mem~765 .sum_lutc_input = "datac";

dffeas \mem~512 (
	.clk(wire_pll7_clk_0),
	.d(out_data_43),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~512_q ),
	.prn(vcc));
defparam \mem~512 .is_wysiwyg = "true";
defparam \mem~512 .power_up = "low";

cycloneive_lcell_comb \mem~766 (
	.dataa(\mem~378_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~765_combout ),
	.datad(\mem~512_q ),
	.cin(gnd),
	.combout(\mem~766_combout ),
	.cout());
defparam \mem~766 .lut_mask = 16'hF838;
defparam \mem~766 .sum_lutc_input = "datac";

dffeas \mem~177 (
	.clk(wire_pll7_clk_0),
	.d(out_data_43),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~177_q ),
	.prn(vcc));
defparam \mem~177 .is_wysiwyg = "true";
defparam \mem~177 .power_up = "low";

dffeas \mem~110 (
	.clk(wire_pll7_clk_0),
	.d(out_data_43),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~110_q ),
	.prn(vcc));
defparam \mem~110 .is_wysiwyg = "true";
defparam \mem~110 .power_up = "low";

dffeas \mem~43 (
	.clk(wire_pll7_clk_0),
	.d(out_data_43),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~43_q ),
	.prn(vcc));
defparam \mem~43 .is_wysiwyg = "true";
defparam \mem~43 .power_up = "low";

cycloneive_lcell_comb \mem~767 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~110_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~43_q ),
	.cin(gnd),
	.combout(\mem~767_combout ),
	.cout());
defparam \mem~767 .lut_mask = 16'hE5E0;
defparam \mem~767 .sum_lutc_input = "datac";

dffeas \mem~244 (
	.clk(wire_pll7_clk_0),
	.d(out_data_43),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~244_q ),
	.prn(vcc));
defparam \mem~244 .is_wysiwyg = "true";
defparam \mem~244 .power_up = "low";

cycloneive_lcell_comb \mem~768 (
	.dataa(\mem~177_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~767_combout ),
	.datad(\mem~244_q ),
	.cin(gnd),
	.combout(\mem~768_combout ),
	.cout());
defparam \mem~768 .lut_mask = 16'hF838;
defparam \mem~768 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~769 (
	.dataa(\mem~766_combout ),
	.datab(\mem~768_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~769_combout ),
	.cout());
defparam \mem~769 .lut_mask = 16'hAACC;
defparam \mem~769 .sum_lutc_input = "datac";

dffeas \internal_out_payload[45] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~769_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[45]~q ),
	.prn(vcc));
defparam \internal_out_payload[45] .is_wysiwyg = "true";
defparam \internal_out_payload[45] .power_up = "low";

dffeas \mem~379 (
	.clk(wire_pll7_clk_0),
	.d(out_data_44),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~379_q ),
	.prn(vcc));
defparam \mem~379 .is_wysiwyg = "true";
defparam \mem~379 .power_up = "low";

dffeas \mem~446 (
	.clk(wire_pll7_clk_0),
	.d(out_data_44),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~446_q ),
	.prn(vcc));
defparam \mem~446 .is_wysiwyg = "true";
defparam \mem~446 .power_up = "low";

dffeas \mem~312 (
	.clk(wire_pll7_clk_0),
	.d(out_data_44),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~312_q ),
	.prn(vcc));
defparam \mem~312 .is_wysiwyg = "true";
defparam \mem~312 .power_up = "low";

cycloneive_lcell_comb \mem~770 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~446_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~312_q ),
	.cin(gnd),
	.combout(\mem~770_combout ),
	.cout());
defparam \mem~770 .lut_mask = 16'hE5E0;
defparam \mem~770 .sum_lutc_input = "datac";

dffeas \mem~513 (
	.clk(wire_pll7_clk_0),
	.d(out_data_44),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~513_q ),
	.prn(vcc));
defparam \mem~513 .is_wysiwyg = "true";
defparam \mem~513 .power_up = "low";

cycloneive_lcell_comb \mem~771 (
	.dataa(\mem~379_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~770_combout ),
	.datad(\mem~513_q ),
	.cin(gnd),
	.combout(\mem~771_combout ),
	.cout());
defparam \mem~771 .lut_mask = 16'hF838;
defparam \mem~771 .sum_lutc_input = "datac";

dffeas \mem~178 (
	.clk(wire_pll7_clk_0),
	.d(out_data_44),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~178_q ),
	.prn(vcc));
defparam \mem~178 .is_wysiwyg = "true";
defparam \mem~178 .power_up = "low";

dffeas \mem~111 (
	.clk(wire_pll7_clk_0),
	.d(out_data_44),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~111_q ),
	.prn(vcc));
defparam \mem~111 .is_wysiwyg = "true";
defparam \mem~111 .power_up = "low";

dffeas \mem~44 (
	.clk(wire_pll7_clk_0),
	.d(out_data_44),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~44_q ),
	.prn(vcc));
defparam \mem~44 .is_wysiwyg = "true";
defparam \mem~44 .power_up = "low";

cycloneive_lcell_comb \mem~772 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~111_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~44_q ),
	.cin(gnd),
	.combout(\mem~772_combout ),
	.cout());
defparam \mem~772 .lut_mask = 16'hE5E0;
defparam \mem~772 .sum_lutc_input = "datac";

dffeas \mem~245 (
	.clk(wire_pll7_clk_0),
	.d(out_data_44),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~245_q ),
	.prn(vcc));
defparam \mem~245 .is_wysiwyg = "true";
defparam \mem~245 .power_up = "low";

cycloneive_lcell_comb \mem~773 (
	.dataa(\mem~178_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~772_combout ),
	.datad(\mem~245_q ),
	.cin(gnd),
	.combout(\mem~773_combout ),
	.cout());
defparam \mem~773 .lut_mask = 16'hF838;
defparam \mem~773 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~774 (
	.dataa(\mem~771_combout ),
	.datab(\mem~773_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~774_combout ),
	.cout());
defparam \mem~774 .lut_mask = 16'hAACC;
defparam \mem~774 .sum_lutc_input = "datac";

dffeas \internal_out_payload[46] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~774_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[46]~q ),
	.prn(vcc));
defparam \internal_out_payload[46] .is_wysiwyg = "true";
defparam \internal_out_payload[46] .power_up = "low";

dffeas \mem~380 (
	.clk(wire_pll7_clk_0),
	.d(out_data_45),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~380_q ),
	.prn(vcc));
defparam \mem~380 .is_wysiwyg = "true";
defparam \mem~380 .power_up = "low";

dffeas \mem~447 (
	.clk(wire_pll7_clk_0),
	.d(out_data_45),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~447_q ),
	.prn(vcc));
defparam \mem~447 .is_wysiwyg = "true";
defparam \mem~447 .power_up = "low";

dffeas \mem~313 (
	.clk(wire_pll7_clk_0),
	.d(out_data_45),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~313_q ),
	.prn(vcc));
defparam \mem~313 .is_wysiwyg = "true";
defparam \mem~313 .power_up = "low";

cycloneive_lcell_comb \mem~775 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~447_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~313_q ),
	.cin(gnd),
	.combout(\mem~775_combout ),
	.cout());
defparam \mem~775 .lut_mask = 16'hE5E0;
defparam \mem~775 .sum_lutc_input = "datac";

dffeas \mem~514 (
	.clk(wire_pll7_clk_0),
	.d(out_data_45),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~514_q ),
	.prn(vcc));
defparam \mem~514 .is_wysiwyg = "true";
defparam \mem~514 .power_up = "low";

cycloneive_lcell_comb \mem~776 (
	.dataa(\mem~380_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~775_combout ),
	.datad(\mem~514_q ),
	.cin(gnd),
	.combout(\mem~776_combout ),
	.cout());
defparam \mem~776 .lut_mask = 16'hF838;
defparam \mem~776 .sum_lutc_input = "datac";

dffeas \mem~179 (
	.clk(wire_pll7_clk_0),
	.d(out_data_45),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~179_q ),
	.prn(vcc));
defparam \mem~179 .is_wysiwyg = "true";
defparam \mem~179 .power_up = "low";

dffeas \mem~112 (
	.clk(wire_pll7_clk_0),
	.d(out_data_45),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~112_q ),
	.prn(vcc));
defparam \mem~112 .is_wysiwyg = "true";
defparam \mem~112 .power_up = "low";

dffeas \mem~45 (
	.clk(wire_pll7_clk_0),
	.d(out_data_45),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~45_q ),
	.prn(vcc));
defparam \mem~45 .is_wysiwyg = "true";
defparam \mem~45 .power_up = "low";

cycloneive_lcell_comb \mem~777 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~112_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~45_q ),
	.cin(gnd),
	.combout(\mem~777_combout ),
	.cout());
defparam \mem~777 .lut_mask = 16'hE5E0;
defparam \mem~777 .sum_lutc_input = "datac";

dffeas \mem~246 (
	.clk(wire_pll7_clk_0),
	.d(out_data_45),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~246_q ),
	.prn(vcc));
defparam \mem~246 .is_wysiwyg = "true";
defparam \mem~246 .power_up = "low";

cycloneive_lcell_comb \mem~778 (
	.dataa(\mem~179_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~777_combout ),
	.datad(\mem~246_q ),
	.cin(gnd),
	.combout(\mem~778_combout ),
	.cout());
defparam \mem~778 .lut_mask = 16'hF838;
defparam \mem~778 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~779 (
	.dataa(\mem~776_combout ),
	.datab(\mem~778_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~779_combout ),
	.cout());
defparam \mem~779 .lut_mask = 16'hAACC;
defparam \mem~779 .sum_lutc_input = "datac";

dffeas \internal_out_payload[47] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~779_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[47]~q ),
	.prn(vcc));
defparam \internal_out_payload[47] .is_wysiwyg = "true";
defparam \internal_out_payload[47] .power_up = "low";

dffeas \mem~381 (
	.clk(wire_pll7_clk_0),
	.d(out_data_46),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~381_q ),
	.prn(vcc));
defparam \mem~381 .is_wysiwyg = "true";
defparam \mem~381 .power_up = "low";

dffeas \mem~448 (
	.clk(wire_pll7_clk_0),
	.d(out_data_46),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~448_q ),
	.prn(vcc));
defparam \mem~448 .is_wysiwyg = "true";
defparam \mem~448 .power_up = "low";

dffeas \mem~314 (
	.clk(wire_pll7_clk_0),
	.d(out_data_46),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~314_q ),
	.prn(vcc));
defparam \mem~314 .is_wysiwyg = "true";
defparam \mem~314 .power_up = "low";

cycloneive_lcell_comb \mem~780 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~448_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~314_q ),
	.cin(gnd),
	.combout(\mem~780_combout ),
	.cout());
defparam \mem~780 .lut_mask = 16'hE5E0;
defparam \mem~780 .sum_lutc_input = "datac";

dffeas \mem~515 (
	.clk(wire_pll7_clk_0),
	.d(out_data_46),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~515_q ),
	.prn(vcc));
defparam \mem~515 .is_wysiwyg = "true";
defparam \mem~515 .power_up = "low";

cycloneive_lcell_comb \mem~781 (
	.dataa(\mem~381_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~780_combout ),
	.datad(\mem~515_q ),
	.cin(gnd),
	.combout(\mem~781_combout ),
	.cout());
defparam \mem~781 .lut_mask = 16'hF838;
defparam \mem~781 .sum_lutc_input = "datac";

dffeas \mem~180 (
	.clk(wire_pll7_clk_0),
	.d(out_data_46),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~180_q ),
	.prn(vcc));
defparam \mem~180 .is_wysiwyg = "true";
defparam \mem~180 .power_up = "low";

dffeas \mem~113 (
	.clk(wire_pll7_clk_0),
	.d(out_data_46),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~113_q ),
	.prn(vcc));
defparam \mem~113 .is_wysiwyg = "true";
defparam \mem~113 .power_up = "low";

dffeas \mem~46 (
	.clk(wire_pll7_clk_0),
	.d(out_data_46),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~46_q ),
	.prn(vcc));
defparam \mem~46 .is_wysiwyg = "true";
defparam \mem~46 .power_up = "low";

cycloneive_lcell_comb \mem~782 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~113_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~46_q ),
	.cin(gnd),
	.combout(\mem~782_combout ),
	.cout());
defparam \mem~782 .lut_mask = 16'hE5E0;
defparam \mem~782 .sum_lutc_input = "datac";

dffeas \mem~247 (
	.clk(wire_pll7_clk_0),
	.d(out_data_46),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~247_q ),
	.prn(vcc));
defparam \mem~247 .is_wysiwyg = "true";
defparam \mem~247 .power_up = "low";

cycloneive_lcell_comb \mem~783 (
	.dataa(\mem~180_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~782_combout ),
	.datad(\mem~247_q ),
	.cin(gnd),
	.combout(\mem~783_combout ),
	.cout());
defparam \mem~783 .lut_mask = 16'hF838;
defparam \mem~783 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~784 (
	.dataa(\mem~781_combout ),
	.datab(\mem~783_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~784_combout ),
	.cout());
defparam \mem~784 .lut_mask = 16'hAACC;
defparam \mem~784 .sum_lutc_input = "datac";

dffeas \internal_out_payload[48] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~784_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[48]~q ),
	.prn(vcc));
defparam \internal_out_payload[48] .is_wysiwyg = "true";
defparam \internal_out_payload[48] .power_up = "low";

dffeas \mem~382 (
	.clk(wire_pll7_clk_0),
	.d(out_data_47),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~382_q ),
	.prn(vcc));
defparam \mem~382 .is_wysiwyg = "true";
defparam \mem~382 .power_up = "low";

dffeas \mem~449 (
	.clk(wire_pll7_clk_0),
	.d(out_data_47),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~449_q ),
	.prn(vcc));
defparam \mem~449 .is_wysiwyg = "true";
defparam \mem~449 .power_up = "low";

dffeas \mem~315 (
	.clk(wire_pll7_clk_0),
	.d(out_data_47),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~315_q ),
	.prn(vcc));
defparam \mem~315 .is_wysiwyg = "true";
defparam \mem~315 .power_up = "low";

cycloneive_lcell_comb \mem~785 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~449_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~315_q ),
	.cin(gnd),
	.combout(\mem~785_combout ),
	.cout());
defparam \mem~785 .lut_mask = 16'hE5E0;
defparam \mem~785 .sum_lutc_input = "datac";

dffeas \mem~516 (
	.clk(wire_pll7_clk_0),
	.d(out_data_47),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~516_q ),
	.prn(vcc));
defparam \mem~516 .is_wysiwyg = "true";
defparam \mem~516 .power_up = "low";

cycloneive_lcell_comb \mem~786 (
	.dataa(\mem~382_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~785_combout ),
	.datad(\mem~516_q ),
	.cin(gnd),
	.combout(\mem~786_combout ),
	.cout());
defparam \mem~786 .lut_mask = 16'hF838;
defparam \mem~786 .sum_lutc_input = "datac";

dffeas \mem~181 (
	.clk(wire_pll7_clk_0),
	.d(out_data_47),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~181_q ),
	.prn(vcc));
defparam \mem~181 .is_wysiwyg = "true";
defparam \mem~181 .power_up = "low";

dffeas \mem~114 (
	.clk(wire_pll7_clk_0),
	.d(out_data_47),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~114_q ),
	.prn(vcc));
defparam \mem~114 .is_wysiwyg = "true";
defparam \mem~114 .power_up = "low";

dffeas \mem~47 (
	.clk(wire_pll7_clk_0),
	.d(out_data_47),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~47_q ),
	.prn(vcc));
defparam \mem~47 .is_wysiwyg = "true";
defparam \mem~47 .power_up = "low";

cycloneive_lcell_comb \mem~787 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~114_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~47_q ),
	.cin(gnd),
	.combout(\mem~787_combout ),
	.cout());
defparam \mem~787 .lut_mask = 16'hE5E0;
defparam \mem~787 .sum_lutc_input = "datac";

dffeas \mem~248 (
	.clk(wire_pll7_clk_0),
	.d(out_data_47),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~248_q ),
	.prn(vcc));
defparam \mem~248 .is_wysiwyg = "true";
defparam \mem~248 .power_up = "low";

cycloneive_lcell_comb \mem~788 (
	.dataa(\mem~181_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~787_combout ),
	.datad(\mem~248_q ),
	.cin(gnd),
	.combout(\mem~788_combout ),
	.cout());
defparam \mem~788 .lut_mask = 16'hF838;
defparam \mem~788 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~789 (
	.dataa(\mem~786_combout ),
	.datab(\mem~788_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~789_combout ),
	.cout());
defparam \mem~789 .lut_mask = 16'hAACC;
defparam \mem~789 .sum_lutc_input = "datac";

dffeas \internal_out_payload[49] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~789_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[49]~q ),
	.prn(vcc));
defparam \internal_out_payload[49] .is_wysiwyg = "true";
defparam \internal_out_payload[49] .power_up = "low";

dffeas \mem~383 (
	.clk(wire_pll7_clk_0),
	.d(out_data_48),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~383_q ),
	.prn(vcc));
defparam \mem~383 .is_wysiwyg = "true";
defparam \mem~383 .power_up = "low";

dffeas \mem~450 (
	.clk(wire_pll7_clk_0),
	.d(out_data_48),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~450_q ),
	.prn(vcc));
defparam \mem~450 .is_wysiwyg = "true";
defparam \mem~450 .power_up = "low";

dffeas \mem~316 (
	.clk(wire_pll7_clk_0),
	.d(out_data_48),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~316_q ),
	.prn(vcc));
defparam \mem~316 .is_wysiwyg = "true";
defparam \mem~316 .power_up = "low";

cycloneive_lcell_comb \mem~790 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~450_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~316_q ),
	.cin(gnd),
	.combout(\mem~790_combout ),
	.cout());
defparam \mem~790 .lut_mask = 16'hE5E0;
defparam \mem~790 .sum_lutc_input = "datac";

dffeas \mem~517 (
	.clk(wire_pll7_clk_0),
	.d(out_data_48),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~517_q ),
	.prn(vcc));
defparam \mem~517 .is_wysiwyg = "true";
defparam \mem~517 .power_up = "low";

cycloneive_lcell_comb \mem~791 (
	.dataa(\mem~383_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~790_combout ),
	.datad(\mem~517_q ),
	.cin(gnd),
	.combout(\mem~791_combout ),
	.cout());
defparam \mem~791 .lut_mask = 16'hF838;
defparam \mem~791 .sum_lutc_input = "datac";

dffeas \mem~182 (
	.clk(wire_pll7_clk_0),
	.d(out_data_48),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~182_q ),
	.prn(vcc));
defparam \mem~182 .is_wysiwyg = "true";
defparam \mem~182 .power_up = "low";

dffeas \mem~115 (
	.clk(wire_pll7_clk_0),
	.d(out_data_48),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~115_q ),
	.prn(vcc));
defparam \mem~115 .is_wysiwyg = "true";
defparam \mem~115 .power_up = "low";

dffeas \mem~48 (
	.clk(wire_pll7_clk_0),
	.d(out_data_48),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~48_q ),
	.prn(vcc));
defparam \mem~48 .is_wysiwyg = "true";
defparam \mem~48 .power_up = "low";

cycloneive_lcell_comb \mem~792 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~115_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~48_q ),
	.cin(gnd),
	.combout(\mem~792_combout ),
	.cout());
defparam \mem~792 .lut_mask = 16'hE5E0;
defparam \mem~792 .sum_lutc_input = "datac";

dffeas \mem~249 (
	.clk(wire_pll7_clk_0),
	.d(out_data_48),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~249_q ),
	.prn(vcc));
defparam \mem~249 .is_wysiwyg = "true";
defparam \mem~249 .power_up = "low";

cycloneive_lcell_comb \mem~793 (
	.dataa(\mem~182_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~792_combout ),
	.datad(\mem~249_q ),
	.cin(gnd),
	.combout(\mem~793_combout ),
	.cout());
defparam \mem~793 .lut_mask = 16'hF838;
defparam \mem~793 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~794 (
	.dataa(\mem~791_combout ),
	.datab(\mem~793_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~794_combout ),
	.cout());
defparam \mem~794 .lut_mask = 16'hAACC;
defparam \mem~794 .sum_lutc_input = "datac";

dffeas \internal_out_payload[50] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~794_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[50]~q ),
	.prn(vcc));
defparam \internal_out_payload[50] .is_wysiwyg = "true";
defparam \internal_out_payload[50] .power_up = "low";

dffeas \mem~384 (
	.clk(wire_pll7_clk_0),
	.d(out_data_49),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~384_q ),
	.prn(vcc));
defparam \mem~384 .is_wysiwyg = "true";
defparam \mem~384 .power_up = "low";

dffeas \mem~451 (
	.clk(wire_pll7_clk_0),
	.d(out_data_49),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~451_q ),
	.prn(vcc));
defparam \mem~451 .is_wysiwyg = "true";
defparam \mem~451 .power_up = "low";

dffeas \mem~317 (
	.clk(wire_pll7_clk_0),
	.d(out_data_49),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~317_q ),
	.prn(vcc));
defparam \mem~317 .is_wysiwyg = "true";
defparam \mem~317 .power_up = "low";

cycloneive_lcell_comb \mem~795 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~451_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~317_q ),
	.cin(gnd),
	.combout(\mem~795_combout ),
	.cout());
defparam \mem~795 .lut_mask = 16'hE5E0;
defparam \mem~795 .sum_lutc_input = "datac";

dffeas \mem~518 (
	.clk(wire_pll7_clk_0),
	.d(out_data_49),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~518_q ),
	.prn(vcc));
defparam \mem~518 .is_wysiwyg = "true";
defparam \mem~518 .power_up = "low";

cycloneive_lcell_comb \mem~796 (
	.dataa(\mem~384_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~795_combout ),
	.datad(\mem~518_q ),
	.cin(gnd),
	.combout(\mem~796_combout ),
	.cout());
defparam \mem~796 .lut_mask = 16'hF838;
defparam \mem~796 .sum_lutc_input = "datac";

dffeas \mem~183 (
	.clk(wire_pll7_clk_0),
	.d(out_data_49),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~183_q ),
	.prn(vcc));
defparam \mem~183 .is_wysiwyg = "true";
defparam \mem~183 .power_up = "low";

dffeas \mem~116 (
	.clk(wire_pll7_clk_0),
	.d(out_data_49),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~116_q ),
	.prn(vcc));
defparam \mem~116 .is_wysiwyg = "true";
defparam \mem~116 .power_up = "low";

dffeas \mem~49 (
	.clk(wire_pll7_clk_0),
	.d(out_data_49),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~49_q ),
	.prn(vcc));
defparam \mem~49 .is_wysiwyg = "true";
defparam \mem~49 .power_up = "low";

cycloneive_lcell_comb \mem~797 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~116_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~49_q ),
	.cin(gnd),
	.combout(\mem~797_combout ),
	.cout());
defparam \mem~797 .lut_mask = 16'hE5E0;
defparam \mem~797 .sum_lutc_input = "datac";

dffeas \mem~250 (
	.clk(wire_pll7_clk_0),
	.d(out_data_49),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~250_q ),
	.prn(vcc));
defparam \mem~250 .is_wysiwyg = "true";
defparam \mem~250 .power_up = "low";

cycloneive_lcell_comb \mem~798 (
	.dataa(\mem~183_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~797_combout ),
	.datad(\mem~250_q ),
	.cin(gnd),
	.combout(\mem~798_combout ),
	.cout());
defparam \mem~798 .lut_mask = 16'hF838;
defparam \mem~798 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~799 (
	.dataa(\mem~796_combout ),
	.datab(\mem~798_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~799_combout ),
	.cout());
defparam \mem~799 .lut_mask = 16'hAACC;
defparam \mem~799 .sum_lutc_input = "datac";

dffeas \internal_out_payload[51] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~799_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[51]~q ),
	.prn(vcc));
defparam \internal_out_payload[51] .is_wysiwyg = "true";
defparam \internal_out_payload[51] .power_up = "low";

dffeas \mem~385 (
	.clk(wire_pll7_clk_0),
	.d(out_data_50),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~385_q ),
	.prn(vcc));
defparam \mem~385 .is_wysiwyg = "true";
defparam \mem~385 .power_up = "low";

dffeas \mem~452 (
	.clk(wire_pll7_clk_0),
	.d(out_data_50),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~452_q ),
	.prn(vcc));
defparam \mem~452 .is_wysiwyg = "true";
defparam \mem~452 .power_up = "low";

dffeas \mem~318 (
	.clk(wire_pll7_clk_0),
	.d(out_data_50),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~318_q ),
	.prn(vcc));
defparam \mem~318 .is_wysiwyg = "true";
defparam \mem~318 .power_up = "low";

cycloneive_lcell_comb \mem~800 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~452_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~318_q ),
	.cin(gnd),
	.combout(\mem~800_combout ),
	.cout());
defparam \mem~800 .lut_mask = 16'hE5E0;
defparam \mem~800 .sum_lutc_input = "datac";

dffeas \mem~519 (
	.clk(wire_pll7_clk_0),
	.d(out_data_50),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~519_q ),
	.prn(vcc));
defparam \mem~519 .is_wysiwyg = "true";
defparam \mem~519 .power_up = "low";

cycloneive_lcell_comb \mem~801 (
	.dataa(\mem~385_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~800_combout ),
	.datad(\mem~519_q ),
	.cin(gnd),
	.combout(\mem~801_combout ),
	.cout());
defparam \mem~801 .lut_mask = 16'hF838;
defparam \mem~801 .sum_lutc_input = "datac";

dffeas \mem~184 (
	.clk(wire_pll7_clk_0),
	.d(out_data_50),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~184_q ),
	.prn(vcc));
defparam \mem~184 .is_wysiwyg = "true";
defparam \mem~184 .power_up = "low";

dffeas \mem~117 (
	.clk(wire_pll7_clk_0),
	.d(out_data_50),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~117_q ),
	.prn(vcc));
defparam \mem~117 .is_wysiwyg = "true";
defparam \mem~117 .power_up = "low";

dffeas \mem~50 (
	.clk(wire_pll7_clk_0),
	.d(out_data_50),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~50_q ),
	.prn(vcc));
defparam \mem~50 .is_wysiwyg = "true";
defparam \mem~50 .power_up = "low";

cycloneive_lcell_comb \mem~802 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~117_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~50_q ),
	.cin(gnd),
	.combout(\mem~802_combout ),
	.cout());
defparam \mem~802 .lut_mask = 16'hE5E0;
defparam \mem~802 .sum_lutc_input = "datac";

dffeas \mem~251 (
	.clk(wire_pll7_clk_0),
	.d(out_data_50),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~251_q ),
	.prn(vcc));
defparam \mem~251 .is_wysiwyg = "true";
defparam \mem~251 .power_up = "low";

cycloneive_lcell_comb \mem~803 (
	.dataa(\mem~184_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~802_combout ),
	.datad(\mem~251_q ),
	.cin(gnd),
	.combout(\mem~803_combout ),
	.cout());
defparam \mem~803 .lut_mask = 16'hF838;
defparam \mem~803 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~804 (
	.dataa(\mem~801_combout ),
	.datab(\mem~803_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~804_combout ),
	.cout());
defparam \mem~804 .lut_mask = 16'hAACC;
defparam \mem~804 .sum_lutc_input = "datac";

dffeas \internal_out_payload[52] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~804_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[52]~q ),
	.prn(vcc));
defparam \internal_out_payload[52] .is_wysiwyg = "true";
defparam \internal_out_payload[52] .power_up = "low";

dffeas \mem~386 (
	.clk(wire_pll7_clk_0),
	.d(out_data_51),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~386_q ),
	.prn(vcc));
defparam \mem~386 .is_wysiwyg = "true";
defparam \mem~386 .power_up = "low";

dffeas \mem~453 (
	.clk(wire_pll7_clk_0),
	.d(out_data_51),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~453_q ),
	.prn(vcc));
defparam \mem~453 .is_wysiwyg = "true";
defparam \mem~453 .power_up = "low";

dffeas \mem~319 (
	.clk(wire_pll7_clk_0),
	.d(out_data_51),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~319_q ),
	.prn(vcc));
defparam \mem~319 .is_wysiwyg = "true";
defparam \mem~319 .power_up = "low";

cycloneive_lcell_comb \mem~805 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~453_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~319_q ),
	.cin(gnd),
	.combout(\mem~805_combout ),
	.cout());
defparam \mem~805 .lut_mask = 16'hE5E0;
defparam \mem~805 .sum_lutc_input = "datac";

dffeas \mem~520 (
	.clk(wire_pll7_clk_0),
	.d(out_data_51),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~520_q ),
	.prn(vcc));
defparam \mem~520 .is_wysiwyg = "true";
defparam \mem~520 .power_up = "low";

cycloneive_lcell_comb \mem~806 (
	.dataa(\mem~386_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~805_combout ),
	.datad(\mem~520_q ),
	.cin(gnd),
	.combout(\mem~806_combout ),
	.cout());
defparam \mem~806 .lut_mask = 16'hF838;
defparam \mem~806 .sum_lutc_input = "datac";

dffeas \mem~185 (
	.clk(wire_pll7_clk_0),
	.d(out_data_51),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~185_q ),
	.prn(vcc));
defparam \mem~185 .is_wysiwyg = "true";
defparam \mem~185 .power_up = "low";

dffeas \mem~118 (
	.clk(wire_pll7_clk_0),
	.d(out_data_51),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~118_q ),
	.prn(vcc));
defparam \mem~118 .is_wysiwyg = "true";
defparam \mem~118 .power_up = "low";

dffeas \mem~51 (
	.clk(wire_pll7_clk_0),
	.d(out_data_51),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~51_q ),
	.prn(vcc));
defparam \mem~51 .is_wysiwyg = "true";
defparam \mem~51 .power_up = "low";

cycloneive_lcell_comb \mem~807 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~118_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~51_q ),
	.cin(gnd),
	.combout(\mem~807_combout ),
	.cout());
defparam \mem~807 .lut_mask = 16'hE5E0;
defparam \mem~807 .sum_lutc_input = "datac";

dffeas \mem~252 (
	.clk(wire_pll7_clk_0),
	.d(out_data_51),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~252_q ),
	.prn(vcc));
defparam \mem~252 .is_wysiwyg = "true";
defparam \mem~252 .power_up = "low";

cycloneive_lcell_comb \mem~808 (
	.dataa(\mem~185_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~807_combout ),
	.datad(\mem~252_q ),
	.cin(gnd),
	.combout(\mem~808_combout ),
	.cout());
defparam \mem~808 .lut_mask = 16'hF838;
defparam \mem~808 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~809 (
	.dataa(\mem~806_combout ),
	.datab(\mem~808_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~809_combout ),
	.cout());
defparam \mem~809 .lut_mask = 16'hAACC;
defparam \mem~809 .sum_lutc_input = "datac";

dffeas \internal_out_payload[53] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~809_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[53]~q ),
	.prn(vcc));
defparam \internal_out_payload[53] .is_wysiwyg = "true";
defparam \internal_out_payload[53] .power_up = "low";

dffeas \mem~387 (
	.clk(wire_pll7_clk_0),
	.d(out_data_52),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~387_q ),
	.prn(vcc));
defparam \mem~387 .is_wysiwyg = "true";
defparam \mem~387 .power_up = "low";

dffeas \mem~454 (
	.clk(wire_pll7_clk_0),
	.d(out_data_52),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~454_q ),
	.prn(vcc));
defparam \mem~454 .is_wysiwyg = "true";
defparam \mem~454 .power_up = "low";

dffeas \mem~320 (
	.clk(wire_pll7_clk_0),
	.d(out_data_52),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~320_q ),
	.prn(vcc));
defparam \mem~320 .is_wysiwyg = "true";
defparam \mem~320 .power_up = "low";

cycloneive_lcell_comb \mem~810 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~454_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~320_q ),
	.cin(gnd),
	.combout(\mem~810_combout ),
	.cout());
defparam \mem~810 .lut_mask = 16'hE5E0;
defparam \mem~810 .sum_lutc_input = "datac";

dffeas \mem~521 (
	.clk(wire_pll7_clk_0),
	.d(out_data_52),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~521_q ),
	.prn(vcc));
defparam \mem~521 .is_wysiwyg = "true";
defparam \mem~521 .power_up = "low";

cycloneive_lcell_comb \mem~811 (
	.dataa(\mem~387_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~810_combout ),
	.datad(\mem~521_q ),
	.cin(gnd),
	.combout(\mem~811_combout ),
	.cout());
defparam \mem~811 .lut_mask = 16'hF838;
defparam \mem~811 .sum_lutc_input = "datac";

dffeas \mem~186 (
	.clk(wire_pll7_clk_0),
	.d(out_data_52),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~186_q ),
	.prn(vcc));
defparam \mem~186 .is_wysiwyg = "true";
defparam \mem~186 .power_up = "low";

dffeas \mem~119 (
	.clk(wire_pll7_clk_0),
	.d(out_data_52),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~119_q ),
	.prn(vcc));
defparam \mem~119 .is_wysiwyg = "true";
defparam \mem~119 .power_up = "low";

dffeas \mem~52 (
	.clk(wire_pll7_clk_0),
	.d(out_data_52),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~52_q ),
	.prn(vcc));
defparam \mem~52 .is_wysiwyg = "true";
defparam \mem~52 .power_up = "low";

cycloneive_lcell_comb \mem~812 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~119_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~52_q ),
	.cin(gnd),
	.combout(\mem~812_combout ),
	.cout());
defparam \mem~812 .lut_mask = 16'hE5E0;
defparam \mem~812 .sum_lutc_input = "datac";

dffeas \mem~253 (
	.clk(wire_pll7_clk_0),
	.d(out_data_52),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~253_q ),
	.prn(vcc));
defparam \mem~253 .is_wysiwyg = "true";
defparam \mem~253 .power_up = "low";

cycloneive_lcell_comb \mem~813 (
	.dataa(\mem~186_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~812_combout ),
	.datad(\mem~253_q ),
	.cin(gnd),
	.combout(\mem~813_combout ),
	.cout());
defparam \mem~813 .lut_mask = 16'hF838;
defparam \mem~813 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~814 (
	.dataa(\mem~811_combout ),
	.datab(\mem~813_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~814_combout ),
	.cout());
defparam \mem~814 .lut_mask = 16'hAACC;
defparam \mem~814 .sum_lutc_input = "datac";

dffeas \internal_out_payload[54] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~814_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[54]~q ),
	.prn(vcc));
defparam \internal_out_payload[54] .is_wysiwyg = "true";
defparam \internal_out_payload[54] .power_up = "low";

dffeas \mem~388 (
	.clk(wire_pll7_clk_0),
	.d(out_data_53),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~388_q ),
	.prn(vcc));
defparam \mem~388 .is_wysiwyg = "true";
defparam \mem~388 .power_up = "low";

dffeas \mem~455 (
	.clk(wire_pll7_clk_0),
	.d(out_data_53),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~455_q ),
	.prn(vcc));
defparam \mem~455 .is_wysiwyg = "true";
defparam \mem~455 .power_up = "low";

dffeas \mem~321 (
	.clk(wire_pll7_clk_0),
	.d(out_data_53),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~321_q ),
	.prn(vcc));
defparam \mem~321 .is_wysiwyg = "true";
defparam \mem~321 .power_up = "low";

cycloneive_lcell_comb \mem~815 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~455_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~321_q ),
	.cin(gnd),
	.combout(\mem~815_combout ),
	.cout());
defparam \mem~815 .lut_mask = 16'hE5E0;
defparam \mem~815 .sum_lutc_input = "datac";

dffeas \mem~522 (
	.clk(wire_pll7_clk_0),
	.d(out_data_53),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~522_q ),
	.prn(vcc));
defparam \mem~522 .is_wysiwyg = "true";
defparam \mem~522 .power_up = "low";

cycloneive_lcell_comb \mem~816 (
	.dataa(\mem~388_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~815_combout ),
	.datad(\mem~522_q ),
	.cin(gnd),
	.combout(\mem~816_combout ),
	.cout());
defparam \mem~816 .lut_mask = 16'hF838;
defparam \mem~816 .sum_lutc_input = "datac";

dffeas \mem~187 (
	.clk(wire_pll7_clk_0),
	.d(out_data_53),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~187_q ),
	.prn(vcc));
defparam \mem~187 .is_wysiwyg = "true";
defparam \mem~187 .power_up = "low";

dffeas \mem~120 (
	.clk(wire_pll7_clk_0),
	.d(out_data_53),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~120_q ),
	.prn(vcc));
defparam \mem~120 .is_wysiwyg = "true";
defparam \mem~120 .power_up = "low";

dffeas \mem~53 (
	.clk(wire_pll7_clk_0),
	.d(out_data_53),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~53_q ),
	.prn(vcc));
defparam \mem~53 .is_wysiwyg = "true";
defparam \mem~53 .power_up = "low";

cycloneive_lcell_comb \mem~817 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~120_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~53_q ),
	.cin(gnd),
	.combout(\mem~817_combout ),
	.cout());
defparam \mem~817 .lut_mask = 16'hE5E0;
defparam \mem~817 .sum_lutc_input = "datac";

dffeas \mem~254 (
	.clk(wire_pll7_clk_0),
	.d(out_data_53),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~254_q ),
	.prn(vcc));
defparam \mem~254 .is_wysiwyg = "true";
defparam \mem~254 .power_up = "low";

cycloneive_lcell_comb \mem~818 (
	.dataa(\mem~187_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~817_combout ),
	.datad(\mem~254_q ),
	.cin(gnd),
	.combout(\mem~818_combout ),
	.cout());
defparam \mem~818 .lut_mask = 16'hF838;
defparam \mem~818 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~819 (
	.dataa(\mem~816_combout ),
	.datab(\mem~818_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~819_combout ),
	.cout());
defparam \mem~819 .lut_mask = 16'hAACC;
defparam \mem~819 .sum_lutc_input = "datac";

dffeas \internal_out_payload[55] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~819_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[55]~q ),
	.prn(vcc));
defparam \internal_out_payload[55] .is_wysiwyg = "true";
defparam \internal_out_payload[55] .power_up = "low";

dffeas \mem~389 (
	.clk(wire_pll7_clk_0),
	.d(out_data_54),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~389_q ),
	.prn(vcc));
defparam \mem~389 .is_wysiwyg = "true";
defparam \mem~389 .power_up = "low";

dffeas \mem~456 (
	.clk(wire_pll7_clk_0),
	.d(out_data_54),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~456_q ),
	.prn(vcc));
defparam \mem~456 .is_wysiwyg = "true";
defparam \mem~456 .power_up = "low";

dffeas \mem~322 (
	.clk(wire_pll7_clk_0),
	.d(out_data_54),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~322_q ),
	.prn(vcc));
defparam \mem~322 .is_wysiwyg = "true";
defparam \mem~322 .power_up = "low";

cycloneive_lcell_comb \mem~820 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~456_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~322_q ),
	.cin(gnd),
	.combout(\mem~820_combout ),
	.cout());
defparam \mem~820 .lut_mask = 16'hE5E0;
defparam \mem~820 .sum_lutc_input = "datac";

dffeas \mem~523 (
	.clk(wire_pll7_clk_0),
	.d(out_data_54),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~523_q ),
	.prn(vcc));
defparam \mem~523 .is_wysiwyg = "true";
defparam \mem~523 .power_up = "low";

cycloneive_lcell_comb \mem~821 (
	.dataa(\mem~389_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~820_combout ),
	.datad(\mem~523_q ),
	.cin(gnd),
	.combout(\mem~821_combout ),
	.cout());
defparam \mem~821 .lut_mask = 16'hF838;
defparam \mem~821 .sum_lutc_input = "datac";

dffeas \mem~188 (
	.clk(wire_pll7_clk_0),
	.d(out_data_54),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~188_q ),
	.prn(vcc));
defparam \mem~188 .is_wysiwyg = "true";
defparam \mem~188 .power_up = "low";

dffeas \mem~121 (
	.clk(wire_pll7_clk_0),
	.d(out_data_54),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~121_q ),
	.prn(vcc));
defparam \mem~121 .is_wysiwyg = "true";
defparam \mem~121 .power_up = "low";

dffeas \mem~54 (
	.clk(wire_pll7_clk_0),
	.d(out_data_54),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~54_q ),
	.prn(vcc));
defparam \mem~54 .is_wysiwyg = "true";
defparam \mem~54 .power_up = "low";

cycloneive_lcell_comb \mem~822 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~121_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~54_q ),
	.cin(gnd),
	.combout(\mem~822_combout ),
	.cout());
defparam \mem~822 .lut_mask = 16'hE5E0;
defparam \mem~822 .sum_lutc_input = "datac";

dffeas \mem~255 (
	.clk(wire_pll7_clk_0),
	.d(out_data_54),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~255_q ),
	.prn(vcc));
defparam \mem~255 .is_wysiwyg = "true";
defparam \mem~255 .power_up = "low";

cycloneive_lcell_comb \mem~823 (
	.dataa(\mem~188_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~822_combout ),
	.datad(\mem~255_q ),
	.cin(gnd),
	.combout(\mem~823_combout ),
	.cout());
defparam \mem~823 .lut_mask = 16'hF838;
defparam \mem~823 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~824 (
	.dataa(\mem~821_combout ),
	.datab(\mem~823_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~824_combout ),
	.cout());
defparam \mem~824 .lut_mask = 16'hAACC;
defparam \mem~824 .sum_lutc_input = "datac";

dffeas \internal_out_payload[56] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~824_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[56]~q ),
	.prn(vcc));
defparam \internal_out_payload[56] .is_wysiwyg = "true";
defparam \internal_out_payload[56] .power_up = "low";

dffeas \mem~390 (
	.clk(wire_pll7_clk_0),
	.d(out_data_55),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~390_q ),
	.prn(vcc));
defparam \mem~390 .is_wysiwyg = "true";
defparam \mem~390 .power_up = "low";

dffeas \mem~457 (
	.clk(wire_pll7_clk_0),
	.d(out_data_55),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~457_q ),
	.prn(vcc));
defparam \mem~457 .is_wysiwyg = "true";
defparam \mem~457 .power_up = "low";

dffeas \mem~323 (
	.clk(wire_pll7_clk_0),
	.d(out_data_55),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~323_q ),
	.prn(vcc));
defparam \mem~323 .is_wysiwyg = "true";
defparam \mem~323 .power_up = "low";

cycloneive_lcell_comb \mem~825 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~457_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~323_q ),
	.cin(gnd),
	.combout(\mem~825_combout ),
	.cout());
defparam \mem~825 .lut_mask = 16'hE5E0;
defparam \mem~825 .sum_lutc_input = "datac";

dffeas \mem~524 (
	.clk(wire_pll7_clk_0),
	.d(out_data_55),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~524_q ),
	.prn(vcc));
defparam \mem~524 .is_wysiwyg = "true";
defparam \mem~524 .power_up = "low";

cycloneive_lcell_comb \mem~826 (
	.dataa(\mem~390_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~825_combout ),
	.datad(\mem~524_q ),
	.cin(gnd),
	.combout(\mem~826_combout ),
	.cout());
defparam \mem~826 .lut_mask = 16'hF838;
defparam \mem~826 .sum_lutc_input = "datac";

dffeas \mem~189 (
	.clk(wire_pll7_clk_0),
	.d(out_data_55),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~189_q ),
	.prn(vcc));
defparam \mem~189 .is_wysiwyg = "true";
defparam \mem~189 .power_up = "low";

dffeas \mem~122 (
	.clk(wire_pll7_clk_0),
	.d(out_data_55),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~122_q ),
	.prn(vcc));
defparam \mem~122 .is_wysiwyg = "true";
defparam \mem~122 .power_up = "low";

dffeas \mem~55 (
	.clk(wire_pll7_clk_0),
	.d(out_data_55),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~55_q ),
	.prn(vcc));
defparam \mem~55 .is_wysiwyg = "true";
defparam \mem~55 .power_up = "low";

cycloneive_lcell_comb \mem~827 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~122_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~55_q ),
	.cin(gnd),
	.combout(\mem~827_combout ),
	.cout());
defparam \mem~827 .lut_mask = 16'hE5E0;
defparam \mem~827 .sum_lutc_input = "datac";

dffeas \mem~256 (
	.clk(wire_pll7_clk_0),
	.d(out_data_55),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~256_q ),
	.prn(vcc));
defparam \mem~256 .is_wysiwyg = "true";
defparam \mem~256 .power_up = "low";

cycloneive_lcell_comb \mem~828 (
	.dataa(\mem~189_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~827_combout ),
	.datad(\mem~256_q ),
	.cin(gnd),
	.combout(\mem~828_combout ),
	.cout());
defparam \mem~828 .lut_mask = 16'hF838;
defparam \mem~828 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~829 (
	.dataa(\mem~826_combout ),
	.datab(\mem~828_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~829_combout ),
	.cout());
defparam \mem~829 .lut_mask = 16'hAACC;
defparam \mem~829 .sum_lutc_input = "datac";

dffeas \internal_out_payload[57] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~829_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[57]~q ),
	.prn(vcc));
defparam \internal_out_payload[57] .is_wysiwyg = "true";
defparam \internal_out_payload[57] .power_up = "low";

dffeas \mem~391 (
	.clk(wire_pll7_clk_0),
	.d(out_data_56),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~391_q ),
	.prn(vcc));
defparam \mem~391 .is_wysiwyg = "true";
defparam \mem~391 .power_up = "low";

dffeas \mem~458 (
	.clk(wire_pll7_clk_0),
	.d(out_data_56),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~458_q ),
	.prn(vcc));
defparam \mem~458 .is_wysiwyg = "true";
defparam \mem~458 .power_up = "low";

dffeas \mem~324 (
	.clk(wire_pll7_clk_0),
	.d(out_data_56),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~324_q ),
	.prn(vcc));
defparam \mem~324 .is_wysiwyg = "true";
defparam \mem~324 .power_up = "low";

cycloneive_lcell_comb \mem~830 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~458_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~324_q ),
	.cin(gnd),
	.combout(\mem~830_combout ),
	.cout());
defparam \mem~830 .lut_mask = 16'hE5E0;
defparam \mem~830 .sum_lutc_input = "datac";

dffeas \mem~525 (
	.clk(wire_pll7_clk_0),
	.d(out_data_56),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~525_q ),
	.prn(vcc));
defparam \mem~525 .is_wysiwyg = "true";
defparam \mem~525 .power_up = "low";

cycloneive_lcell_comb \mem~831 (
	.dataa(\mem~391_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~830_combout ),
	.datad(\mem~525_q ),
	.cin(gnd),
	.combout(\mem~831_combout ),
	.cout());
defparam \mem~831 .lut_mask = 16'hF838;
defparam \mem~831 .sum_lutc_input = "datac";

dffeas \mem~190 (
	.clk(wire_pll7_clk_0),
	.d(out_data_56),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~190_q ),
	.prn(vcc));
defparam \mem~190 .is_wysiwyg = "true";
defparam \mem~190 .power_up = "low";

dffeas \mem~123 (
	.clk(wire_pll7_clk_0),
	.d(out_data_56),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~123_q ),
	.prn(vcc));
defparam \mem~123 .is_wysiwyg = "true";
defparam \mem~123 .power_up = "low";

dffeas \mem~56 (
	.clk(wire_pll7_clk_0),
	.d(out_data_56),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~56_q ),
	.prn(vcc));
defparam \mem~56 .is_wysiwyg = "true";
defparam \mem~56 .power_up = "low";

cycloneive_lcell_comb \mem~832 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~123_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~56_q ),
	.cin(gnd),
	.combout(\mem~832_combout ),
	.cout());
defparam \mem~832 .lut_mask = 16'hE5E0;
defparam \mem~832 .sum_lutc_input = "datac";

dffeas \mem~257 (
	.clk(wire_pll7_clk_0),
	.d(out_data_56),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~257_q ),
	.prn(vcc));
defparam \mem~257 .is_wysiwyg = "true";
defparam \mem~257 .power_up = "low";

cycloneive_lcell_comb \mem~833 (
	.dataa(\mem~190_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~832_combout ),
	.datad(\mem~257_q ),
	.cin(gnd),
	.combout(\mem~833_combout ),
	.cout());
defparam \mem~833 .lut_mask = 16'hF838;
defparam \mem~833 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~834 (
	.dataa(\mem~831_combout ),
	.datab(\mem~833_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~834_combout ),
	.cout());
defparam \mem~834 .lut_mask = 16'hAACC;
defparam \mem~834 .sum_lutc_input = "datac";

dffeas \internal_out_payload[58] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~834_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[58]~q ),
	.prn(vcc));
defparam \internal_out_payload[58] .is_wysiwyg = "true";
defparam \internal_out_payload[58] .power_up = "low";

dffeas \mem~392 (
	.clk(wire_pll7_clk_0),
	.d(out_data_57),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~392_q ),
	.prn(vcc));
defparam \mem~392 .is_wysiwyg = "true";
defparam \mem~392 .power_up = "low";

dffeas \mem~459 (
	.clk(wire_pll7_clk_0),
	.d(out_data_57),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~459_q ),
	.prn(vcc));
defparam \mem~459 .is_wysiwyg = "true";
defparam \mem~459 .power_up = "low";

dffeas \mem~325 (
	.clk(wire_pll7_clk_0),
	.d(out_data_57),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~325_q ),
	.prn(vcc));
defparam \mem~325 .is_wysiwyg = "true";
defparam \mem~325 .power_up = "low";

cycloneive_lcell_comb \mem~835 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~459_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~325_q ),
	.cin(gnd),
	.combout(\mem~835_combout ),
	.cout());
defparam \mem~835 .lut_mask = 16'hE5E0;
defparam \mem~835 .sum_lutc_input = "datac";

dffeas \mem~526 (
	.clk(wire_pll7_clk_0),
	.d(out_data_57),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~526_q ),
	.prn(vcc));
defparam \mem~526 .is_wysiwyg = "true";
defparam \mem~526 .power_up = "low";

cycloneive_lcell_comb \mem~836 (
	.dataa(\mem~392_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~835_combout ),
	.datad(\mem~526_q ),
	.cin(gnd),
	.combout(\mem~836_combout ),
	.cout());
defparam \mem~836 .lut_mask = 16'hF838;
defparam \mem~836 .sum_lutc_input = "datac";

dffeas \mem~191 (
	.clk(wire_pll7_clk_0),
	.d(out_data_57),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~191_q ),
	.prn(vcc));
defparam \mem~191 .is_wysiwyg = "true";
defparam \mem~191 .power_up = "low";

dffeas \mem~124 (
	.clk(wire_pll7_clk_0),
	.d(out_data_57),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~124_q ),
	.prn(vcc));
defparam \mem~124 .is_wysiwyg = "true";
defparam \mem~124 .power_up = "low";

dffeas \mem~57 (
	.clk(wire_pll7_clk_0),
	.d(out_data_57),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~57_q ),
	.prn(vcc));
defparam \mem~57 .is_wysiwyg = "true";
defparam \mem~57 .power_up = "low";

cycloneive_lcell_comb \mem~837 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~124_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~57_q ),
	.cin(gnd),
	.combout(\mem~837_combout ),
	.cout());
defparam \mem~837 .lut_mask = 16'hE5E0;
defparam \mem~837 .sum_lutc_input = "datac";

dffeas \mem~258 (
	.clk(wire_pll7_clk_0),
	.d(out_data_57),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~258_q ),
	.prn(vcc));
defparam \mem~258 .is_wysiwyg = "true";
defparam \mem~258 .power_up = "low";

cycloneive_lcell_comb \mem~838 (
	.dataa(\mem~191_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~837_combout ),
	.datad(\mem~258_q ),
	.cin(gnd),
	.combout(\mem~838_combout ),
	.cout());
defparam \mem~838 .lut_mask = 16'hF838;
defparam \mem~838 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~839 (
	.dataa(\mem~836_combout ),
	.datab(\mem~838_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~839_combout ),
	.cout());
defparam \mem~839 .lut_mask = 16'hAACC;
defparam \mem~839 .sum_lutc_input = "datac";

dffeas \internal_out_payload[59] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~839_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[59]~q ),
	.prn(vcc));
defparam \internal_out_payload[59] .is_wysiwyg = "true";
defparam \internal_out_payload[59] .power_up = "low";

dffeas \mem~393 (
	.clk(wire_pll7_clk_0),
	.d(out_data_58),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~393_q ),
	.prn(vcc));
defparam \mem~393 .is_wysiwyg = "true";
defparam \mem~393 .power_up = "low";

dffeas \mem~460 (
	.clk(wire_pll7_clk_0),
	.d(out_data_58),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~460_q ),
	.prn(vcc));
defparam \mem~460 .is_wysiwyg = "true";
defparam \mem~460 .power_up = "low";

dffeas \mem~326 (
	.clk(wire_pll7_clk_0),
	.d(out_data_58),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~326_q ),
	.prn(vcc));
defparam \mem~326 .is_wysiwyg = "true";
defparam \mem~326 .power_up = "low";

cycloneive_lcell_comb \mem~840 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~460_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~326_q ),
	.cin(gnd),
	.combout(\mem~840_combout ),
	.cout());
defparam \mem~840 .lut_mask = 16'hE5E0;
defparam \mem~840 .sum_lutc_input = "datac";

dffeas \mem~527 (
	.clk(wire_pll7_clk_0),
	.d(out_data_58),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~527_q ),
	.prn(vcc));
defparam \mem~527 .is_wysiwyg = "true";
defparam \mem~527 .power_up = "low";

cycloneive_lcell_comb \mem~841 (
	.dataa(\mem~393_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~840_combout ),
	.datad(\mem~527_q ),
	.cin(gnd),
	.combout(\mem~841_combout ),
	.cout());
defparam \mem~841 .lut_mask = 16'hF838;
defparam \mem~841 .sum_lutc_input = "datac";

dffeas \mem~192 (
	.clk(wire_pll7_clk_0),
	.d(out_data_58),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~192_q ),
	.prn(vcc));
defparam \mem~192 .is_wysiwyg = "true";
defparam \mem~192 .power_up = "low";

dffeas \mem~125 (
	.clk(wire_pll7_clk_0),
	.d(out_data_58),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~125_q ),
	.prn(vcc));
defparam \mem~125 .is_wysiwyg = "true";
defparam \mem~125 .power_up = "low";

dffeas \mem~58 (
	.clk(wire_pll7_clk_0),
	.d(out_data_58),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~58_q ),
	.prn(vcc));
defparam \mem~58 .is_wysiwyg = "true";
defparam \mem~58 .power_up = "low";

cycloneive_lcell_comb \mem~842 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~125_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~58_q ),
	.cin(gnd),
	.combout(\mem~842_combout ),
	.cout());
defparam \mem~842 .lut_mask = 16'hE5E0;
defparam \mem~842 .sum_lutc_input = "datac";

dffeas \mem~259 (
	.clk(wire_pll7_clk_0),
	.d(out_data_58),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~259_q ),
	.prn(vcc));
defparam \mem~259 .is_wysiwyg = "true";
defparam \mem~259 .power_up = "low";

cycloneive_lcell_comb \mem~843 (
	.dataa(\mem~192_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~842_combout ),
	.datad(\mem~259_q ),
	.cin(gnd),
	.combout(\mem~843_combout ),
	.cout());
defparam \mem~843 .lut_mask = 16'hF838;
defparam \mem~843 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~844 (
	.dataa(\mem~841_combout ),
	.datab(\mem~843_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~844_combout ),
	.cout());
defparam \mem~844 .lut_mask = 16'hAACC;
defparam \mem~844 .sum_lutc_input = "datac";

dffeas \internal_out_payload[60] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~844_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[60]~q ),
	.prn(vcc));
defparam \internal_out_payload[60] .is_wysiwyg = "true";
defparam \internal_out_payload[60] .power_up = "low";

dffeas \mem~394 (
	.clk(wire_pll7_clk_0),
	.d(out_data_59),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~394_q ),
	.prn(vcc));
defparam \mem~394 .is_wysiwyg = "true";
defparam \mem~394 .power_up = "low";

dffeas \mem~461 (
	.clk(wire_pll7_clk_0),
	.d(out_data_59),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~461_q ),
	.prn(vcc));
defparam \mem~461 .is_wysiwyg = "true";
defparam \mem~461 .power_up = "low";

dffeas \mem~327 (
	.clk(wire_pll7_clk_0),
	.d(out_data_59),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~327_q ),
	.prn(vcc));
defparam \mem~327 .is_wysiwyg = "true";
defparam \mem~327 .power_up = "low";

cycloneive_lcell_comb \mem~845 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~461_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~327_q ),
	.cin(gnd),
	.combout(\mem~845_combout ),
	.cout());
defparam \mem~845 .lut_mask = 16'hE5E0;
defparam \mem~845 .sum_lutc_input = "datac";

dffeas \mem~528 (
	.clk(wire_pll7_clk_0),
	.d(out_data_59),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~528_q ),
	.prn(vcc));
defparam \mem~528 .is_wysiwyg = "true";
defparam \mem~528 .power_up = "low";

cycloneive_lcell_comb \mem~846 (
	.dataa(\mem~394_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~845_combout ),
	.datad(\mem~528_q ),
	.cin(gnd),
	.combout(\mem~846_combout ),
	.cout());
defparam \mem~846 .lut_mask = 16'hF838;
defparam \mem~846 .sum_lutc_input = "datac";

dffeas \mem~193 (
	.clk(wire_pll7_clk_0),
	.d(out_data_59),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~193_q ),
	.prn(vcc));
defparam \mem~193 .is_wysiwyg = "true";
defparam \mem~193 .power_up = "low";

dffeas \mem~126 (
	.clk(wire_pll7_clk_0),
	.d(out_data_59),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~126_q ),
	.prn(vcc));
defparam \mem~126 .is_wysiwyg = "true";
defparam \mem~126 .power_up = "low";

dffeas \mem~59 (
	.clk(wire_pll7_clk_0),
	.d(out_data_59),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~59_q ),
	.prn(vcc));
defparam \mem~59 .is_wysiwyg = "true";
defparam \mem~59 .power_up = "low";

cycloneive_lcell_comb \mem~847 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~126_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~59_q ),
	.cin(gnd),
	.combout(\mem~847_combout ),
	.cout());
defparam \mem~847 .lut_mask = 16'hE5E0;
defparam \mem~847 .sum_lutc_input = "datac";

dffeas \mem~260 (
	.clk(wire_pll7_clk_0),
	.d(out_data_59),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~260_q ),
	.prn(vcc));
defparam \mem~260 .is_wysiwyg = "true";
defparam \mem~260 .power_up = "low";

cycloneive_lcell_comb \mem~848 (
	.dataa(\mem~193_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~847_combout ),
	.datad(\mem~260_q ),
	.cin(gnd),
	.combout(\mem~848_combout ),
	.cout());
defparam \mem~848 .lut_mask = 16'hF838;
defparam \mem~848 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~849 (
	.dataa(\mem~846_combout ),
	.datab(\mem~848_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~849_combout ),
	.cout());
defparam \mem~849 .lut_mask = 16'hAACC;
defparam \mem~849 .sum_lutc_input = "datac";

dffeas \internal_out_payload[61] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~849_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[61]~q ),
	.prn(vcc));
defparam \internal_out_payload[61] .is_wysiwyg = "true";
defparam \internal_out_payload[61] .power_up = "low";

dffeas \mem~395 (
	.clk(wire_pll7_clk_0),
	.d(out_data_60),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~395_q ),
	.prn(vcc));
defparam \mem~395 .is_wysiwyg = "true";
defparam \mem~395 .power_up = "low";

dffeas \mem~462 (
	.clk(wire_pll7_clk_0),
	.d(out_data_60),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~462_q ),
	.prn(vcc));
defparam \mem~462 .is_wysiwyg = "true";
defparam \mem~462 .power_up = "low";

dffeas \mem~328 (
	.clk(wire_pll7_clk_0),
	.d(out_data_60),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~328_q ),
	.prn(vcc));
defparam \mem~328 .is_wysiwyg = "true";
defparam \mem~328 .power_up = "low";

cycloneive_lcell_comb \mem~850 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~462_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~328_q ),
	.cin(gnd),
	.combout(\mem~850_combout ),
	.cout());
defparam \mem~850 .lut_mask = 16'hE5E0;
defparam \mem~850 .sum_lutc_input = "datac";

dffeas \mem~529 (
	.clk(wire_pll7_clk_0),
	.d(out_data_60),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~529_q ),
	.prn(vcc));
defparam \mem~529 .is_wysiwyg = "true";
defparam \mem~529 .power_up = "low";

cycloneive_lcell_comb \mem~851 (
	.dataa(\mem~395_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~850_combout ),
	.datad(\mem~529_q ),
	.cin(gnd),
	.combout(\mem~851_combout ),
	.cout());
defparam \mem~851 .lut_mask = 16'hF838;
defparam \mem~851 .sum_lutc_input = "datac";

dffeas \mem~194 (
	.clk(wire_pll7_clk_0),
	.d(out_data_60),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~194_q ),
	.prn(vcc));
defparam \mem~194 .is_wysiwyg = "true";
defparam \mem~194 .power_up = "low";

dffeas \mem~127 (
	.clk(wire_pll7_clk_0),
	.d(out_data_60),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~127_q ),
	.prn(vcc));
defparam \mem~127 .is_wysiwyg = "true";
defparam \mem~127 .power_up = "low";

dffeas \mem~60 (
	.clk(wire_pll7_clk_0),
	.d(out_data_60),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~60_q ),
	.prn(vcc));
defparam \mem~60 .is_wysiwyg = "true";
defparam \mem~60 .power_up = "low";

cycloneive_lcell_comb \mem~852 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~127_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~60_q ),
	.cin(gnd),
	.combout(\mem~852_combout ),
	.cout());
defparam \mem~852 .lut_mask = 16'hE5E0;
defparam \mem~852 .sum_lutc_input = "datac";

dffeas \mem~261 (
	.clk(wire_pll7_clk_0),
	.d(out_data_60),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~261_q ),
	.prn(vcc));
defparam \mem~261 .is_wysiwyg = "true";
defparam \mem~261 .power_up = "low";

cycloneive_lcell_comb \mem~853 (
	.dataa(\mem~194_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~852_combout ),
	.datad(\mem~261_q ),
	.cin(gnd),
	.combout(\mem~853_combout ),
	.cout());
defparam \mem~853 .lut_mask = 16'hF838;
defparam \mem~853 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~854 (
	.dataa(\mem~851_combout ),
	.datab(\mem~853_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~854_combout ),
	.cout());
defparam \mem~854 .lut_mask = 16'hAACC;
defparam \mem~854 .sum_lutc_input = "datac";

dffeas \internal_out_payload[62] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~854_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[62]~q ),
	.prn(vcc));
defparam \internal_out_payload[62] .is_wysiwyg = "true";
defparam \internal_out_payload[62] .power_up = "low";

dffeas \mem~396 (
	.clk(wire_pll7_clk_0),
	.d(out_data_61),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~396_q ),
	.prn(vcc));
defparam \mem~396 .is_wysiwyg = "true";
defparam \mem~396 .power_up = "low";

dffeas \mem~463 (
	.clk(wire_pll7_clk_0),
	.d(out_data_61),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~463_q ),
	.prn(vcc));
defparam \mem~463 .is_wysiwyg = "true";
defparam \mem~463 .power_up = "low";

dffeas \mem~329 (
	.clk(wire_pll7_clk_0),
	.d(out_data_61),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~329_q ),
	.prn(vcc));
defparam \mem~329 .is_wysiwyg = "true";
defparam \mem~329 .power_up = "low";

cycloneive_lcell_comb \mem~855 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~463_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~329_q ),
	.cin(gnd),
	.combout(\mem~855_combout ),
	.cout());
defparam \mem~855 .lut_mask = 16'hE5E0;
defparam \mem~855 .sum_lutc_input = "datac";

dffeas \mem~530 (
	.clk(wire_pll7_clk_0),
	.d(out_data_61),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~530_q ),
	.prn(vcc));
defparam \mem~530 .is_wysiwyg = "true";
defparam \mem~530 .power_up = "low";

cycloneive_lcell_comb \mem~856 (
	.dataa(\mem~396_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~855_combout ),
	.datad(\mem~530_q ),
	.cin(gnd),
	.combout(\mem~856_combout ),
	.cout());
defparam \mem~856 .lut_mask = 16'hF838;
defparam \mem~856 .sum_lutc_input = "datac";

dffeas \mem~195 (
	.clk(wire_pll7_clk_0),
	.d(out_data_61),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~195_q ),
	.prn(vcc));
defparam \mem~195 .is_wysiwyg = "true";
defparam \mem~195 .power_up = "low";

dffeas \mem~128 (
	.clk(wire_pll7_clk_0),
	.d(out_data_61),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~128_q ),
	.prn(vcc));
defparam \mem~128 .is_wysiwyg = "true";
defparam \mem~128 .power_up = "low";

dffeas \mem~61 (
	.clk(wire_pll7_clk_0),
	.d(out_data_61),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~61_q ),
	.prn(vcc));
defparam \mem~61 .is_wysiwyg = "true";
defparam \mem~61 .power_up = "low";

cycloneive_lcell_comb \mem~857 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~128_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~61_q ),
	.cin(gnd),
	.combout(\mem~857_combout ),
	.cout());
defparam \mem~857 .lut_mask = 16'hE5E0;
defparam \mem~857 .sum_lutc_input = "datac";

dffeas \mem~262 (
	.clk(wire_pll7_clk_0),
	.d(out_data_61),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~262_q ),
	.prn(vcc));
defparam \mem~262 .is_wysiwyg = "true";
defparam \mem~262 .power_up = "low";

cycloneive_lcell_comb \mem~858 (
	.dataa(\mem~195_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~857_combout ),
	.datad(\mem~262_q ),
	.cin(gnd),
	.combout(\mem~858_combout ),
	.cout());
defparam \mem~858 .lut_mask = 16'hF838;
defparam \mem~858 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~859 (
	.dataa(\mem~856_combout ),
	.datab(\mem~858_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~859_combout ),
	.cout());
defparam \mem~859 .lut_mask = 16'hAACC;
defparam \mem~859 .sum_lutc_input = "datac";

dffeas \internal_out_payload[63] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~859_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[63]~q ),
	.prn(vcc));
defparam \internal_out_payload[63] .is_wysiwyg = "true";
defparam \internal_out_payload[63] .power_up = "low";

dffeas \mem~397 (
	.clk(wire_pll7_clk_0),
	.d(out_data_62),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~397_q ),
	.prn(vcc));
defparam \mem~397 .is_wysiwyg = "true";
defparam \mem~397 .power_up = "low";

dffeas \mem~464 (
	.clk(wire_pll7_clk_0),
	.d(out_data_62),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~464_q ),
	.prn(vcc));
defparam \mem~464 .is_wysiwyg = "true";
defparam \mem~464 .power_up = "low";

dffeas \mem~330 (
	.clk(wire_pll7_clk_0),
	.d(out_data_62),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~330_q ),
	.prn(vcc));
defparam \mem~330 .is_wysiwyg = "true";
defparam \mem~330 .power_up = "low";

cycloneive_lcell_comb \mem~860 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~464_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~330_q ),
	.cin(gnd),
	.combout(\mem~860_combout ),
	.cout());
defparam \mem~860 .lut_mask = 16'hE5E0;
defparam \mem~860 .sum_lutc_input = "datac";

dffeas \mem~531 (
	.clk(wire_pll7_clk_0),
	.d(out_data_62),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~531_q ),
	.prn(vcc));
defparam \mem~531 .is_wysiwyg = "true";
defparam \mem~531 .power_up = "low";

cycloneive_lcell_comb \mem~861 (
	.dataa(\mem~397_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~860_combout ),
	.datad(\mem~531_q ),
	.cin(gnd),
	.combout(\mem~861_combout ),
	.cout());
defparam \mem~861 .lut_mask = 16'hF838;
defparam \mem~861 .sum_lutc_input = "datac";

dffeas \mem~196 (
	.clk(wire_pll7_clk_0),
	.d(out_data_62),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~196_q ),
	.prn(vcc));
defparam \mem~196 .is_wysiwyg = "true";
defparam \mem~196 .power_up = "low";

dffeas \mem~129 (
	.clk(wire_pll7_clk_0),
	.d(out_data_62),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~129_q ),
	.prn(vcc));
defparam \mem~129 .is_wysiwyg = "true";
defparam \mem~129 .power_up = "low";

dffeas \mem~62 (
	.clk(wire_pll7_clk_0),
	.d(out_data_62),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~62_q ),
	.prn(vcc));
defparam \mem~62 .is_wysiwyg = "true";
defparam \mem~62 .power_up = "low";

cycloneive_lcell_comb \mem~862 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~129_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~62_q ),
	.cin(gnd),
	.combout(\mem~862_combout ),
	.cout());
defparam \mem~862 .lut_mask = 16'hE5E0;
defparam \mem~862 .sum_lutc_input = "datac";

dffeas \mem~263 (
	.clk(wire_pll7_clk_0),
	.d(out_data_62),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~263_q ),
	.prn(vcc));
defparam \mem~263 .is_wysiwyg = "true";
defparam \mem~263 .power_up = "low";

cycloneive_lcell_comb \mem~863 (
	.dataa(\mem~196_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~862_combout ),
	.datad(\mem~263_q ),
	.cin(gnd),
	.combout(\mem~863_combout ),
	.cout());
defparam \mem~863 .lut_mask = 16'hF838;
defparam \mem~863 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~864 (
	.dataa(\mem~861_combout ),
	.datab(\mem~863_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~864_combout ),
	.cout());
defparam \mem~864 .lut_mask = 16'hAACC;
defparam \mem~864 .sum_lutc_input = "datac";

dffeas \internal_out_payload[64] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~864_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[64]~q ),
	.prn(vcc));
defparam \internal_out_payload[64] .is_wysiwyg = "true";
defparam \internal_out_payload[64] .power_up = "low";

dffeas \mem~398 (
	.clk(wire_pll7_clk_0),
	.d(out_data_63),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~398_q ),
	.prn(vcc));
defparam \mem~398 .is_wysiwyg = "true";
defparam \mem~398 .power_up = "low";

dffeas \mem~465 (
	.clk(wire_pll7_clk_0),
	.d(out_data_63),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~465_q ),
	.prn(vcc));
defparam \mem~465 .is_wysiwyg = "true";
defparam \mem~465 .power_up = "low";

dffeas \mem~331 (
	.clk(wire_pll7_clk_0),
	.d(out_data_63),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~331_q ),
	.prn(vcc));
defparam \mem~331 .is_wysiwyg = "true";
defparam \mem~331 .power_up = "low";

cycloneive_lcell_comb \mem~865 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~465_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~331_q ),
	.cin(gnd),
	.combout(\mem~865_combout ),
	.cout());
defparam \mem~865 .lut_mask = 16'hE5E0;
defparam \mem~865 .sum_lutc_input = "datac";

dffeas \mem~532 (
	.clk(wire_pll7_clk_0),
	.d(out_data_63),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~532_q ),
	.prn(vcc));
defparam \mem~532 .is_wysiwyg = "true";
defparam \mem~532 .power_up = "low";

cycloneive_lcell_comb \mem~866 (
	.dataa(\mem~398_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~865_combout ),
	.datad(\mem~532_q ),
	.cin(gnd),
	.combout(\mem~866_combout ),
	.cout());
defparam \mem~866 .lut_mask = 16'hF838;
defparam \mem~866 .sum_lutc_input = "datac";

dffeas \mem~197 (
	.clk(wire_pll7_clk_0),
	.d(out_data_63),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~197_q ),
	.prn(vcc));
defparam \mem~197 .is_wysiwyg = "true";
defparam \mem~197 .power_up = "low";

dffeas \mem~130 (
	.clk(wire_pll7_clk_0),
	.d(out_data_63),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~130_q ),
	.prn(vcc));
defparam \mem~130 .is_wysiwyg = "true";
defparam \mem~130 .power_up = "low";

dffeas \mem~63 (
	.clk(wire_pll7_clk_0),
	.d(out_data_63),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~63_q ),
	.prn(vcc));
defparam \mem~63 .is_wysiwyg = "true";
defparam \mem~63 .power_up = "low";

cycloneive_lcell_comb \mem~867 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~130_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~63_q ),
	.cin(gnd),
	.combout(\mem~867_combout ),
	.cout());
defparam \mem~867 .lut_mask = 16'hE5E0;
defparam \mem~867 .sum_lutc_input = "datac";

dffeas \mem~264 (
	.clk(wire_pll7_clk_0),
	.d(out_data_63),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~264_q ),
	.prn(vcc));
defparam \mem~264 .is_wysiwyg = "true";
defparam \mem~264 .power_up = "low";

cycloneive_lcell_comb \mem~868 (
	.dataa(\mem~197_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~867_combout ),
	.datad(\mem~264_q ),
	.cin(gnd),
	.combout(\mem~868_combout ),
	.cout());
defparam \mem~868 .lut_mask = 16'hF838;
defparam \mem~868 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~869 (
	.dataa(\mem~866_combout ),
	.datab(\mem~868_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~869_combout ),
	.cout());
defparam \mem~869 .lut_mask = 16'hAACC;
defparam \mem~869 .sum_lutc_input = "datac";

dffeas \internal_out_payload[65] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~869_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[65]~q ),
	.prn(vcc));
defparam \internal_out_payload[65] .is_wysiwyg = "true";
defparam \internal_out_payload[65] .power_up = "low";

dffeas \mem~401 (
	.clk(wire_pll7_clk_0),
	.d(source_endofpacket),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~875_combout ),
	.q(\mem~401_q ),
	.prn(vcc));
defparam \mem~401 .is_wysiwyg = "true";
defparam \mem~401 .power_up = "low";

dffeas \mem~468 (
	.clk(wire_pll7_clk_0),
	.d(source_endofpacket),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~876_combout ),
	.q(\mem~468_q ),
	.prn(vcc));
defparam \mem~468 .is_wysiwyg = "true";
defparam \mem~468 .power_up = "low";

dffeas \mem~334 (
	.clk(wire_pll7_clk_0),
	.d(source_endofpacket),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~877_combout ),
	.q(\mem~334_q ),
	.prn(vcc));
defparam \mem~334 .is_wysiwyg = "true";
defparam \mem~334 .power_up = "low";

cycloneive_lcell_comb \mem~870 (
	.dataa(\mem_rd_ptr[0]~0_combout ),
	.datab(\mem~468_q ),
	.datac(\mem_rd_ptr[1]~1_combout ),
	.datad(\mem~334_q ),
	.cin(gnd),
	.combout(\mem~870_combout ),
	.cout());
defparam \mem~870 .lut_mask = 16'hE5E0;
defparam \mem~870 .sum_lutc_input = "datac";

dffeas \mem~535 (
	.clk(wire_pll7_clk_0),
	.d(source_endofpacket),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~881_combout ),
	.q(\mem~535_q ),
	.prn(vcc));
defparam \mem~535 .is_wysiwyg = "true";
defparam \mem~535 .power_up = "low";

cycloneive_lcell_comb \mem~871 (
	.dataa(\mem~401_q ),
	.datab(\mem_rd_ptr[0]~0_combout ),
	.datac(\mem~870_combout ),
	.datad(\mem~535_q ),
	.cin(gnd),
	.combout(\mem~871_combout ),
	.cout());
defparam \mem~871 .lut_mask = 16'hF838;
defparam \mem~871 .sum_lutc_input = "datac";

dffeas \mem~200 (
	.clk(wire_pll7_clk_0),
	.d(source_endofpacket),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~878_combout ),
	.q(\mem~200_q ),
	.prn(vcc));
defparam \mem~200 .is_wysiwyg = "true";
defparam \mem~200 .power_up = "low";

dffeas \mem~133 (
	.clk(wire_pll7_clk_0),
	.d(source_endofpacket),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~879_combout ),
	.q(\mem~133_q ),
	.prn(vcc));
defparam \mem~133 .is_wysiwyg = "true";
defparam \mem~133 .power_up = "low";

dffeas \mem~66 (
	.clk(wire_pll7_clk_0),
	.d(source_endofpacket),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~880_combout ),
	.q(\mem~66_q ),
	.prn(vcc));
defparam \mem~66 .is_wysiwyg = "true";
defparam \mem~66 .power_up = "low";

cycloneive_lcell_comb \mem~872 (
	.dataa(\mem_rd_ptr[1]~1_combout ),
	.datab(\mem~133_q ),
	.datac(\mem_rd_ptr[0]~0_combout ),
	.datad(\mem~66_q ),
	.cin(gnd),
	.combout(\mem~872_combout ),
	.cout());
defparam \mem~872 .lut_mask = 16'hE5E0;
defparam \mem~872 .sum_lutc_input = "datac";

dffeas \mem~267 (
	.clk(wire_pll7_clk_0),
	.d(source_endofpacket),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~882_combout ),
	.q(\mem~267_q ),
	.prn(vcc));
defparam \mem~267 .is_wysiwyg = "true";
defparam \mem~267 .power_up = "low";

cycloneive_lcell_comb \mem~873 (
	.dataa(\mem~200_q ),
	.datab(\mem_rd_ptr[1]~1_combout ),
	.datac(\mem~872_combout ),
	.datad(\mem~267_q ),
	.cin(gnd),
	.combout(\mem~873_combout ),
	.cout());
defparam \mem~873 .lut_mask = 16'hF838;
defparam \mem~873 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~874 (
	.dataa(\mem~871_combout ),
	.datab(\mem~873_combout ),
	.datac(gnd),
	.datad(\mem_rd_ptr[2]~2_combout ),
	.cin(gnd),
	.combout(\mem~874_combout ),
	.cout());
defparam \mem~874 .lut_mask = 16'hAACC;
defparam \mem~874 .sum_lutc_input = "datac";

dffeas \internal_out_payload[160] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\mem~874_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\internal_out_payload[160]~q ),
	.prn(vcc));
defparam \internal_out_payload[160] .is_wysiwyg = "true";
defparam \internal_out_payload[160] .power_up = "low";

cycloneive_lcell_comb \full~0 (
	.dataa(\in_wr_ptr[0]~q ),
	.datab(\next_in_wr_ptr~2_combout ),
	.datac(\read_crosser|sync[0].u|dreg[1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\full~0_combout ),
	.cout());
defparam \full~0 .lut_mask = 16'h9696;
defparam \full~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \full~1 (
	.dataa(\read_crosser|sync[1].u|dreg[1]~q ),
	.datab(\next_in_wr_ptr[1]~4_combout ),
	.datac(\next_in_wr_ptr[2]~6_combout ),
	.datad(\full~0_combout ),
	.cin(gnd),
	.combout(\full~1_combout ),
	.cout());
defparam \full~1 .lut_mask = 16'h472E;
defparam \full~1 .sum_lutc_input = "datac";

dffeas \in_wr_ptr[3] (
	.clk(wire_pll7_clk_0),
	.d(\next_in_wr_ptr[3]~5_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\in_wr_ptr[3]~q ),
	.prn(vcc));
defparam \in_wr_ptr[3] .is_wysiwyg = "true";
defparam \in_wr_ptr[3] .power_up = "low";

cycloneive_lcell_comb \Add0~0 (
	.dataa(\in_wr_ptr[0]~q ),
	.datab(\in_wr_ptr[1]~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout());
defparam \Add0~0 .lut_mask = 16'h8888;
defparam \Add0~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \next_in_wr_ptr[3]~5 (
	.dataa(\in_wr_ptr[3]~q ),
	.datab(\in_wr_ptr[2]~q ),
	.datac(\next_in_wr_ptr~2_combout ),
	.datad(\Add0~0_combout ),
	.cin(gnd),
	.combout(\next_in_wr_ptr[3]~5_combout ),
	.cout());
defparam \next_in_wr_ptr[3]~5 .lut_mask = 16'h6AAA;
defparam \next_in_wr_ptr[3]~5 .sum_lutc_input = "datac";

cycloneive_lcell_comb \full~2 (
	.dataa(\read_crosser|sync[3].u|dreg[1]~q ),
	.datab(\read_crosser|sync[2].u|dreg[1]~q ),
	.datac(\next_in_wr_ptr[3]~5_combout ),
	.datad(\next_in_wr_ptr[2]~6_combout ),
	.cin(gnd),
	.combout(\full~2_combout ),
	.cout());
defparam \full~2 .lut_mask = 16'h4218;
defparam \full~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \full~3 (
	.dataa(\full~1_combout ),
	.datab(\next_in_wr_ptr[2]~6_combout ),
	.datac(\full~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\full~3_combout ),
	.cout());
defparam \full~3 .lut_mask = 16'h9090;
defparam \full~3 .sum_lutc_input = "datac";

endmodule

module cycloneiv_altera_dcfifo_synchronizer_bundle_12 (
	wire_pll7_clk_0,
	r_sync_rst,
	dreg_1,
	dreg_11,
	dreg_12,
	dreg_13,
	out_rd_ptr_gray_1,
	out_rd_ptr_gray_0,
	out_rd_ptr_gray_3,
	out_rd_ptr_gray_2)/* synthesis synthesis_greybox=0 */;
input 	wire_pll7_clk_0;
input 	r_sync_rst;
output 	dreg_1;
output 	dreg_11;
output 	dreg_12;
output 	dreg_13;
input 	out_rd_ptr_gray_1;
input 	out_rd_ptr_gray_0;
input 	out_rd_ptr_gray_3;
input 	out_rd_ptr_gray_2;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;



cycloneiv_altera_std_synchronizer_nocut_51 \sync[3].u (
	.clk(wire_pll7_clk_0),
	.reset_n(r_sync_rst),
	.dreg_1(dreg_12),
	.din(out_rd_ptr_gray_3));

cycloneiv_altera_std_synchronizer_nocut_50 \sync[2].u (
	.clk(wire_pll7_clk_0),
	.reset_n(r_sync_rst),
	.dreg_1(dreg_13),
	.din(out_rd_ptr_gray_2));

cycloneiv_altera_std_synchronizer_nocut_49 \sync[1].u (
	.clk(wire_pll7_clk_0),
	.reset_n(r_sync_rst),
	.dreg_1(dreg_1),
	.din(out_rd_ptr_gray_1));

cycloneiv_altera_std_synchronizer_nocut_48 \sync[0].u (
	.clk(wire_pll7_clk_0),
	.reset_n(r_sync_rst),
	.dreg_1(dreg_11),
	.din(out_rd_ptr_gray_0));

endmodule

module cycloneiv_altera_std_synchronizer_nocut_48 (
	clk,
	reset_n,
	dreg_1,
	din)/* synthesis synthesis_greybox=0 */;
input 	clk;
input 	reset_n;
output 	dreg_1;
input 	din;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \din_s1~q ;
wire \dreg[0]~q ;


dffeas \dreg[1] (
	.clk(clk),
	.d(\dreg[0]~q ),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(dreg_1),
	.prn(vcc));
defparam \dreg[1] .is_wysiwyg = "true";
defparam \dreg[1] .power_up = "low";

dffeas din_s1(
	.clk(clk),
	.d(din),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\din_s1~q ),
	.prn(vcc));
defparam din_s1.is_wysiwyg = "true";
defparam din_s1.power_up = "low";

dffeas \dreg[0] (
	.clk(clk),
	.d(\din_s1~q ),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\dreg[0]~q ),
	.prn(vcc));
defparam \dreg[0] .is_wysiwyg = "true";
defparam \dreg[0] .power_up = "low";

endmodule

module cycloneiv_altera_std_synchronizer_nocut_49 (
	clk,
	reset_n,
	dreg_1,
	din)/* synthesis synthesis_greybox=0 */;
input 	clk;
input 	reset_n;
output 	dreg_1;
input 	din;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \din_s1~q ;
wire \dreg[0]~q ;


dffeas \dreg[1] (
	.clk(clk),
	.d(\dreg[0]~q ),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(dreg_1),
	.prn(vcc));
defparam \dreg[1] .is_wysiwyg = "true";
defparam \dreg[1] .power_up = "low";

dffeas din_s1(
	.clk(clk),
	.d(din),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\din_s1~q ),
	.prn(vcc));
defparam din_s1.is_wysiwyg = "true";
defparam din_s1.power_up = "low";

dffeas \dreg[0] (
	.clk(clk),
	.d(\din_s1~q ),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\dreg[0]~q ),
	.prn(vcc));
defparam \dreg[0] .is_wysiwyg = "true";
defparam \dreg[0] .power_up = "low";

endmodule

module cycloneiv_altera_std_synchronizer_nocut_50 (
	clk,
	reset_n,
	dreg_1,
	din)/* synthesis synthesis_greybox=0 */;
input 	clk;
input 	reset_n;
output 	dreg_1;
input 	din;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \din_s1~q ;
wire \dreg[0]~q ;


dffeas \dreg[1] (
	.clk(clk),
	.d(\dreg[0]~q ),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(dreg_1),
	.prn(vcc));
defparam \dreg[1] .is_wysiwyg = "true";
defparam \dreg[1] .power_up = "low";

dffeas din_s1(
	.clk(clk),
	.d(din),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\din_s1~q ),
	.prn(vcc));
defparam din_s1.is_wysiwyg = "true";
defparam din_s1.power_up = "low";

dffeas \dreg[0] (
	.clk(clk),
	.d(\din_s1~q ),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\dreg[0]~q ),
	.prn(vcc));
defparam \dreg[0] .is_wysiwyg = "true";
defparam \dreg[0] .power_up = "low";

endmodule

module cycloneiv_altera_std_synchronizer_nocut_51 (
	clk,
	reset_n,
	dreg_1,
	din)/* synthesis synthesis_greybox=0 */;
input 	clk;
input 	reset_n;
output 	dreg_1;
input 	din;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \din_s1~q ;
wire \dreg[0]~q ;


dffeas \dreg[1] (
	.clk(clk),
	.d(\dreg[0]~q ),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(dreg_1),
	.prn(vcc));
defparam \dreg[1] .is_wysiwyg = "true";
defparam \dreg[1] .power_up = "low";

dffeas din_s1(
	.clk(clk),
	.d(din),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\din_s1~q ),
	.prn(vcc));
defparam din_s1.is_wysiwyg = "true";
defparam din_s1.power_up = "low";

dffeas \dreg[0] (
	.clk(clk),
	.d(\din_s1~q ),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\dreg[0]~q ),
	.prn(vcc));
defparam \dreg[0] .is_wysiwyg = "true";
defparam \dreg[0] .power_up = "low";

endmodule

module cycloneiv_altera_dcfifo_synchronizer_bundle_13 (
	altera_reset_synchronizer_int_chain_out,
	dreg_1,
	dreg_11,
	dreg_12,
	dreg_13,
	in_wr_ptr_gray_0,
	in_wr_ptr_gray_1,
	in_wr_ptr_gray_2,
	in_wr_ptr_gray_3,
	clock_bridge_0_in_clk_clk)/* synthesis synthesis_greybox=0 */;
input 	altera_reset_synchronizer_int_chain_out;
output 	dreg_1;
output 	dreg_11;
output 	dreg_12;
output 	dreg_13;
input 	in_wr_ptr_gray_0;
input 	in_wr_ptr_gray_1;
input 	in_wr_ptr_gray_2;
input 	in_wr_ptr_gray_3;
input 	clock_bridge_0_in_clk_clk;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;



cycloneiv_altera_std_synchronizer_nocut_55 \sync[3].u (
	.reset_n(altera_reset_synchronizer_int_chain_out),
	.dreg_1(dreg_13),
	.din(in_wr_ptr_gray_3),
	.clk(clock_bridge_0_in_clk_clk));

cycloneiv_altera_std_synchronizer_nocut_54 \sync[2].u (
	.reset_n(altera_reset_synchronizer_int_chain_out),
	.dreg_1(dreg_12),
	.din(in_wr_ptr_gray_2),
	.clk(clock_bridge_0_in_clk_clk));

cycloneiv_altera_std_synchronizer_nocut_53 \sync[1].u (
	.reset_n(altera_reset_synchronizer_int_chain_out),
	.dreg_1(dreg_11),
	.din(in_wr_ptr_gray_1),
	.clk(clock_bridge_0_in_clk_clk));

cycloneiv_altera_std_synchronizer_nocut_52 \sync[0].u (
	.reset_n(altera_reset_synchronizer_int_chain_out),
	.dreg_1(dreg_1),
	.din(in_wr_ptr_gray_0),
	.clk(clock_bridge_0_in_clk_clk));

endmodule

module cycloneiv_altera_std_synchronizer_nocut_52 (
	reset_n,
	dreg_1,
	din,
	clk)/* synthesis synthesis_greybox=0 */;
input 	reset_n;
output 	dreg_1;
input 	din;
input 	clk;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \din_s1~q ;
wire \dreg[0]~q ;


dffeas \dreg[1] (
	.clk(clk),
	.d(\dreg[0]~q ),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(dreg_1),
	.prn(vcc));
defparam \dreg[1] .is_wysiwyg = "true";
defparam \dreg[1] .power_up = "low";

dffeas din_s1(
	.clk(clk),
	.d(din),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\din_s1~q ),
	.prn(vcc));
defparam din_s1.is_wysiwyg = "true";
defparam din_s1.power_up = "low";

dffeas \dreg[0] (
	.clk(clk),
	.d(\din_s1~q ),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\dreg[0]~q ),
	.prn(vcc));
defparam \dreg[0] .is_wysiwyg = "true";
defparam \dreg[0] .power_up = "low";

endmodule

module cycloneiv_altera_std_synchronizer_nocut_53 (
	reset_n,
	dreg_1,
	din,
	clk)/* synthesis synthesis_greybox=0 */;
input 	reset_n;
output 	dreg_1;
input 	din;
input 	clk;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \din_s1~q ;
wire \dreg[0]~q ;


dffeas \dreg[1] (
	.clk(clk),
	.d(\dreg[0]~q ),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(dreg_1),
	.prn(vcc));
defparam \dreg[1] .is_wysiwyg = "true";
defparam \dreg[1] .power_up = "low";

dffeas din_s1(
	.clk(clk),
	.d(din),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\din_s1~q ),
	.prn(vcc));
defparam din_s1.is_wysiwyg = "true";
defparam din_s1.power_up = "low";

dffeas \dreg[0] (
	.clk(clk),
	.d(\din_s1~q ),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\dreg[0]~q ),
	.prn(vcc));
defparam \dreg[0] .is_wysiwyg = "true";
defparam \dreg[0] .power_up = "low";

endmodule

module cycloneiv_altera_std_synchronizer_nocut_54 (
	reset_n,
	dreg_1,
	din,
	clk)/* synthesis synthesis_greybox=0 */;
input 	reset_n;
output 	dreg_1;
input 	din;
input 	clk;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \din_s1~q ;
wire \dreg[0]~q ;


dffeas \dreg[1] (
	.clk(clk),
	.d(\dreg[0]~q ),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(dreg_1),
	.prn(vcc));
defparam \dreg[1] .is_wysiwyg = "true";
defparam \dreg[1] .power_up = "low";

dffeas din_s1(
	.clk(clk),
	.d(din),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\din_s1~q ),
	.prn(vcc));
defparam din_s1.is_wysiwyg = "true";
defparam din_s1.power_up = "low";

dffeas \dreg[0] (
	.clk(clk),
	.d(\din_s1~q ),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\dreg[0]~q ),
	.prn(vcc));
defparam \dreg[0] .is_wysiwyg = "true";
defparam \dreg[0] .power_up = "low";

endmodule

module cycloneiv_altera_std_synchronizer_nocut_55 (
	reset_n,
	dreg_1,
	din,
	clk)/* synthesis synthesis_greybox=0 */;
input 	reset_n;
output 	dreg_1;
input 	din;
input 	clk;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \din_s1~q ;
wire \dreg[0]~q ;


dffeas \dreg[1] (
	.clk(clk),
	.d(\dreg[0]~q ),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(dreg_1),
	.prn(vcc));
defparam \dreg[1] .is_wysiwyg = "true";
defparam \dreg[1] .power_up = "low";

dffeas din_s1(
	.clk(clk),
	.d(din),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\din_s1~q ),
	.prn(vcc));
defparam din_s1.is_wysiwyg = "true";
defparam din_s1.power_up = "low";

dffeas \dreg[0] (
	.clk(clk),
	.d(\din_s1~q ),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\dreg[0]~q ),
	.prn(vcc));
defparam \dreg[0] .is_wysiwyg = "true";
defparam \dreg[0] .power_up = "low";

endmodule

module cycloneiv_altera_dcfifo_synchronizer_bundle_14 (
	altera_reset_synchronizer_int_chain_out,
	dreg_1,
	dreg_11,
	dreg_12,
	dreg_13,
	out_rd_ptr_gray_1,
	out_rd_ptr_gray_0,
	out_rd_ptr_gray_3,
	out_rd_ptr_gray_2,
	clock_bridge_0_in_clk_clk)/* synthesis synthesis_greybox=0 */;
input 	altera_reset_synchronizer_int_chain_out;
output 	dreg_1;
output 	dreg_11;
output 	dreg_12;
output 	dreg_13;
input 	out_rd_ptr_gray_1;
input 	out_rd_ptr_gray_0;
input 	out_rd_ptr_gray_3;
input 	out_rd_ptr_gray_2;
input 	clock_bridge_0_in_clk_clk;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;



cycloneiv_altera_std_synchronizer_nocut_59 \sync[3].u (
	.reset_n(altera_reset_synchronizer_int_chain_out),
	.dreg_1(dreg_12),
	.din(out_rd_ptr_gray_3),
	.clk(clock_bridge_0_in_clk_clk));

cycloneiv_altera_std_synchronizer_nocut_58 \sync[2].u (
	.reset_n(altera_reset_synchronizer_int_chain_out),
	.dreg_1(dreg_13),
	.din(out_rd_ptr_gray_2),
	.clk(clock_bridge_0_in_clk_clk));

cycloneiv_altera_std_synchronizer_nocut_57 \sync[1].u (
	.reset_n(altera_reset_synchronizer_int_chain_out),
	.dreg_1(dreg_1),
	.din(out_rd_ptr_gray_1),
	.clk(clock_bridge_0_in_clk_clk));

cycloneiv_altera_std_synchronizer_nocut_56 \sync[0].u (
	.reset_n(altera_reset_synchronizer_int_chain_out),
	.dreg_1(dreg_11),
	.din(out_rd_ptr_gray_0),
	.clk(clock_bridge_0_in_clk_clk));

endmodule

module cycloneiv_altera_std_synchronizer_nocut_56 (
	reset_n,
	dreg_1,
	din,
	clk)/* synthesis synthesis_greybox=0 */;
input 	reset_n;
output 	dreg_1;
input 	din;
input 	clk;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \din_s1~q ;
wire \dreg[0]~q ;


dffeas \dreg[1] (
	.clk(clk),
	.d(\dreg[0]~q ),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(dreg_1),
	.prn(vcc));
defparam \dreg[1] .is_wysiwyg = "true";
defparam \dreg[1] .power_up = "low";

dffeas din_s1(
	.clk(clk),
	.d(din),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\din_s1~q ),
	.prn(vcc));
defparam din_s1.is_wysiwyg = "true";
defparam din_s1.power_up = "low";

dffeas \dreg[0] (
	.clk(clk),
	.d(\din_s1~q ),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\dreg[0]~q ),
	.prn(vcc));
defparam \dreg[0] .is_wysiwyg = "true";
defparam \dreg[0] .power_up = "low";

endmodule

module cycloneiv_altera_std_synchronizer_nocut_57 (
	reset_n,
	dreg_1,
	din,
	clk)/* synthesis synthesis_greybox=0 */;
input 	reset_n;
output 	dreg_1;
input 	din;
input 	clk;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \din_s1~q ;
wire \dreg[0]~q ;


dffeas \dreg[1] (
	.clk(clk),
	.d(\dreg[0]~q ),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(dreg_1),
	.prn(vcc));
defparam \dreg[1] .is_wysiwyg = "true";
defparam \dreg[1] .power_up = "low";

dffeas din_s1(
	.clk(clk),
	.d(din),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\din_s1~q ),
	.prn(vcc));
defparam din_s1.is_wysiwyg = "true";
defparam din_s1.power_up = "low";

dffeas \dreg[0] (
	.clk(clk),
	.d(\din_s1~q ),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\dreg[0]~q ),
	.prn(vcc));
defparam \dreg[0] .is_wysiwyg = "true";
defparam \dreg[0] .power_up = "low";

endmodule

module cycloneiv_altera_std_synchronizer_nocut_58 (
	reset_n,
	dreg_1,
	din,
	clk)/* synthesis synthesis_greybox=0 */;
input 	reset_n;
output 	dreg_1;
input 	din;
input 	clk;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \din_s1~q ;
wire \dreg[0]~q ;


dffeas \dreg[1] (
	.clk(clk),
	.d(\dreg[0]~q ),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(dreg_1),
	.prn(vcc));
defparam \dreg[1] .is_wysiwyg = "true";
defparam \dreg[1] .power_up = "low";

dffeas din_s1(
	.clk(clk),
	.d(din),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\din_s1~q ),
	.prn(vcc));
defparam din_s1.is_wysiwyg = "true";
defparam din_s1.power_up = "low";

dffeas \dreg[0] (
	.clk(clk),
	.d(\din_s1~q ),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\dreg[0]~q ),
	.prn(vcc));
defparam \dreg[0] .is_wysiwyg = "true";
defparam \dreg[0] .power_up = "low";

endmodule

module cycloneiv_altera_std_synchronizer_nocut_59 (
	reset_n,
	dreg_1,
	din,
	clk)/* synthesis synthesis_greybox=0 */;
input 	reset_n;
output 	dreg_1;
input 	din;
input 	clk;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \din_s1~q ;
wire \dreg[0]~q ;


dffeas \dreg[1] (
	.clk(clk),
	.d(\dreg[0]~q ),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(dreg_1),
	.prn(vcc));
defparam \dreg[1] .is_wysiwyg = "true";
defparam \dreg[1] .power_up = "low";

dffeas din_s1(
	.clk(clk),
	.d(din),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\din_s1~q ),
	.prn(vcc));
defparam din_s1.is_wysiwyg = "true";
defparam din_s1.power_up = "low";

dffeas \dreg[0] (
	.clk(clk),
	.d(\din_s1~q ),
	.asdata(vcc),
	.clrn(reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\dreg[0]~q ),
	.prn(vcc));
defparam \dreg[0] .is_wysiwyg = "true";
defparam \dreg[0] .power_up = "low";

endmodule

module cycloneiv_altera_dcfifo_synchronizer_bundle_15 (
	wire_pll7_clk_0,
	r_sync_rst,
	dreg_1,
	dreg_11,
	dreg_12,
	dreg_13,
	in_wr_ptr_gray_0,
	in_wr_ptr_gray_1,
	in_wr_ptr_gray_2,
	in_wr_ptr_gray_3)/* synthesis synthesis_greybox=0 */;
input 	wire_pll7_clk_0;
input 	r_sync_rst;
output 	dreg_1;
output 	dreg_11;
output 	dreg_12;
output 	dreg_13;
input 	in_wr_ptr_gray_0;
input 	in_wr_ptr_gray_1;
input 	in_wr_ptr_gray_2;
input 	in_wr_ptr_gray_3;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;



cycloneiv_altera_std_synchronizer_nocut_63 \sync[3].u (
	.clk(wire_pll7_clk_0),
	.reset_n(r_sync_rst),
	.dreg_1(dreg_13),
	.din(in_wr_ptr_gray_3));

cycloneiv_altera_std_synchronizer_nocut_62 \sync[2].u (
	.clk(wire_pll7_clk_0),
	.reset_n(r_sync_rst),
	.dreg_1(dreg_12),
	.din(in_wr_ptr_gray_2));

cycloneiv_altera_std_synchronizer_nocut_61 \sync[1].u (
	.clk(wire_pll7_clk_0),
	.reset_n(r_sync_rst),
	.dreg_1(dreg_11),
	.din(in_wr_ptr_gray_1));

cycloneiv_altera_std_synchronizer_nocut_60 \sync[0].u (
	.clk(wire_pll7_clk_0),
	.reset_n(r_sync_rst),
	.dreg_1(dreg_1),
	.din(in_wr_ptr_gray_0));

endmodule

module cycloneiv_altera_std_synchronizer_nocut_60 (
	clk,
	reset_n,
	dreg_1,
	din)/* synthesis synthesis_greybox=0 */;
input 	clk;
input 	reset_n;
output 	dreg_1;
input 	din;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \din_s1~q ;
wire \dreg[0]~q ;


dffeas \dreg[1] (
	.clk(clk),
	.d(\dreg[0]~q ),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(dreg_1),
	.prn(vcc));
defparam \dreg[1] .is_wysiwyg = "true";
defparam \dreg[1] .power_up = "low";

dffeas din_s1(
	.clk(clk),
	.d(din),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\din_s1~q ),
	.prn(vcc));
defparam din_s1.is_wysiwyg = "true";
defparam din_s1.power_up = "low";

dffeas \dreg[0] (
	.clk(clk),
	.d(\din_s1~q ),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\dreg[0]~q ),
	.prn(vcc));
defparam \dreg[0] .is_wysiwyg = "true";
defparam \dreg[0] .power_up = "low";

endmodule

module cycloneiv_altera_std_synchronizer_nocut_61 (
	clk,
	reset_n,
	dreg_1,
	din)/* synthesis synthesis_greybox=0 */;
input 	clk;
input 	reset_n;
output 	dreg_1;
input 	din;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \din_s1~q ;
wire \dreg[0]~q ;


dffeas \dreg[1] (
	.clk(clk),
	.d(\dreg[0]~q ),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(dreg_1),
	.prn(vcc));
defparam \dreg[1] .is_wysiwyg = "true";
defparam \dreg[1] .power_up = "low";

dffeas din_s1(
	.clk(clk),
	.d(din),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\din_s1~q ),
	.prn(vcc));
defparam din_s1.is_wysiwyg = "true";
defparam din_s1.power_up = "low";

dffeas \dreg[0] (
	.clk(clk),
	.d(\din_s1~q ),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\dreg[0]~q ),
	.prn(vcc));
defparam \dreg[0] .is_wysiwyg = "true";
defparam \dreg[0] .power_up = "low";

endmodule

module cycloneiv_altera_std_synchronizer_nocut_62 (
	clk,
	reset_n,
	dreg_1,
	din)/* synthesis synthesis_greybox=0 */;
input 	clk;
input 	reset_n;
output 	dreg_1;
input 	din;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \din_s1~q ;
wire \dreg[0]~q ;


dffeas \dreg[1] (
	.clk(clk),
	.d(\dreg[0]~q ),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(dreg_1),
	.prn(vcc));
defparam \dreg[1] .is_wysiwyg = "true";
defparam \dreg[1] .power_up = "low";

dffeas din_s1(
	.clk(clk),
	.d(din),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\din_s1~q ),
	.prn(vcc));
defparam din_s1.is_wysiwyg = "true";
defparam din_s1.power_up = "low";

dffeas \dreg[0] (
	.clk(clk),
	.d(\din_s1~q ),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\dreg[0]~q ),
	.prn(vcc));
defparam \dreg[0] .is_wysiwyg = "true";
defparam \dreg[0] .power_up = "low";

endmodule

module cycloneiv_altera_std_synchronizer_nocut_63 (
	clk,
	reset_n,
	dreg_1,
	din)/* synthesis synthesis_greybox=0 */;
input 	clk;
input 	reset_n;
output 	dreg_1;
input 	din;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \din_s1~q ;
wire \dreg[0]~q ;


dffeas \dreg[1] (
	.clk(clk),
	.d(\dreg[0]~q ),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(dreg_1),
	.prn(vcc));
defparam \dreg[1] .is_wysiwyg = "true";
defparam \dreg[1] .power_up = "low";

dffeas din_s1(
	.clk(clk),
	.d(din),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\din_s1~q ),
	.prn(vcc));
defparam din_s1.is_wysiwyg = "true";
defparam din_s1.power_up = "low";

dffeas \dreg[0] (
	.clk(clk),
	.d(\din_s1~q ),
	.asdata(vcc),
	.clrn(!reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\dreg[0]~q ),
	.prn(vcc));
defparam \dreg[0] .is_wysiwyg = "true";
defparam \dreg[0] .power_up = "low";

endmodule

module cycloneiv_altera_avalon_sc_fifo (
	clk,
	q_a_0,
	q_a_1,
	q_a_2,
	q_a_3,
	q_a_4,
	q_a_5,
	q_a_6,
	q_a_7,
	q_a_8,
	q_a_9,
	q_a_10,
	q_a_11,
	q_a_12,
	q_a_13,
	q_a_14,
	q_a_15,
	q_a_16,
	q_a_17,
	q_a_18,
	q_a_19,
	q_a_20,
	q_a_21,
	q_a_22,
	q_a_23,
	q_a_24,
	q_a_25,
	q_a_26,
	q_a_27,
	q_a_28,
	q_a_29,
	q_a_30,
	q_a_31,
	q_a_32,
	q_a_33,
	q_a_34,
	q_a_35,
	q_a_36,
	q_a_37,
	q_a_38,
	q_a_39,
	q_a_40,
	q_a_41,
	q_a_42,
	q_a_43,
	q_a_44,
	q_a_45,
	q_a_46,
	q_a_47,
	q_a_48,
	q_a_49,
	q_a_50,
	q_a_51,
	q_a_52,
	q_a_53,
	q_a_54,
	q_a_55,
	q_a_56,
	q_a_57,
	q_a_58,
	q_a_59,
	q_a_60,
	q_a_61,
	q_a_62,
	q_a_63,
	mem_used_0,
	mem_158_0,
	read_latency_shift_reg_0,
	mem_used_01,
	rp_valid,
	out_data_0,
	out_data_1,
	out_data_2,
	out_data_3,
	out_data_4,
	out_data_5,
	out_data_6,
	out_data_7,
	out_data_8,
	out_data_9,
	out_data_10,
	out_data_11,
	out_data_12,
	out_data_13,
	out_data_14,
	out_data_15,
	out_data_16,
	out_data_17,
	out_data_18,
	out_data_19,
	out_data_20,
	out_data_21,
	out_data_22,
	out_data_23,
	out_data_24,
	out_data_25,
	out_data_26,
	out_data_27,
	out_data_28,
	out_data_29,
	out_data_30,
	out_data_31,
	out_data_32,
	out_data_33,
	out_data_34,
	out_data_35,
	out_data_36,
	out_data_37,
	out_data_38,
	out_data_39,
	out_data_40,
	out_data_41,
	out_data_42,
	out_data_43,
	out_data_44,
	out_data_45,
	out_data_46,
	out_data_47,
	out_data_48,
	out_data_49,
	out_data_50,
	out_data_51,
	out_data_52,
	out_data_53,
	out_data_54,
	out_data_55,
	out_data_56,
	out_data_57,
	out_data_58,
	out_data_59,
	out_data_60,
	out_data_61,
	out_data_62,
	out_data_63,
	reset,
	WideOr0)/* synthesis synthesis_greybox=0 */;
input 	clk;
input 	q_a_0;
input 	q_a_1;
input 	q_a_2;
input 	q_a_3;
input 	q_a_4;
input 	q_a_5;
input 	q_a_6;
input 	q_a_7;
input 	q_a_8;
input 	q_a_9;
input 	q_a_10;
input 	q_a_11;
input 	q_a_12;
input 	q_a_13;
input 	q_a_14;
input 	q_a_15;
input 	q_a_16;
input 	q_a_17;
input 	q_a_18;
input 	q_a_19;
input 	q_a_20;
input 	q_a_21;
input 	q_a_22;
input 	q_a_23;
input 	q_a_24;
input 	q_a_25;
input 	q_a_26;
input 	q_a_27;
input 	q_a_28;
input 	q_a_29;
input 	q_a_30;
input 	q_a_31;
input 	q_a_32;
input 	q_a_33;
input 	q_a_34;
input 	q_a_35;
input 	q_a_36;
input 	q_a_37;
input 	q_a_38;
input 	q_a_39;
input 	q_a_40;
input 	q_a_41;
input 	q_a_42;
input 	q_a_43;
input 	q_a_44;
input 	q_a_45;
input 	q_a_46;
input 	q_a_47;
input 	q_a_48;
input 	q_a_49;
input 	q_a_50;
input 	q_a_51;
input 	q_a_52;
input 	q_a_53;
input 	q_a_54;
input 	q_a_55;
input 	q_a_56;
input 	q_a_57;
input 	q_a_58;
input 	q_a_59;
input 	q_a_60;
input 	q_a_61;
input 	q_a_62;
input 	q_a_63;
input 	mem_used_0;
input 	mem_158_0;
input 	read_latency_shift_reg_0;
output 	mem_used_01;
input 	rp_valid;
output 	out_data_0;
output 	out_data_1;
output 	out_data_2;
output 	out_data_3;
output 	out_data_4;
output 	out_data_5;
output 	out_data_6;
output 	out_data_7;
output 	out_data_8;
output 	out_data_9;
output 	out_data_10;
output 	out_data_11;
output 	out_data_12;
output 	out_data_13;
output 	out_data_14;
output 	out_data_15;
output 	out_data_16;
output 	out_data_17;
output 	out_data_18;
output 	out_data_19;
output 	out_data_20;
output 	out_data_21;
output 	out_data_22;
output 	out_data_23;
output 	out_data_24;
output 	out_data_25;
output 	out_data_26;
output 	out_data_27;
output 	out_data_28;
output 	out_data_29;
output 	out_data_30;
output 	out_data_31;
output 	out_data_32;
output 	out_data_33;
output 	out_data_34;
output 	out_data_35;
output 	out_data_36;
output 	out_data_37;
output 	out_data_38;
output 	out_data_39;
output 	out_data_40;
output 	out_data_41;
output 	out_data_42;
output 	out_data_43;
output 	out_data_44;
output 	out_data_45;
output 	out_data_46;
output 	out_data_47;
output 	out_data_48;
output 	out_data_49;
output 	out_data_50;
output 	out_data_51;
output 	out_data_52;
output 	out_data_53;
output 	out_data_54;
output 	out_data_55;
output 	out_data_56;
output 	out_data_57;
output 	out_data_58;
output 	out_data_59;
output 	out_data_60;
output 	out_data_61;
output 	out_data_62;
output 	out_data_63;
input 	reset;
input 	WideOr0;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \read~0_combout ;
wire \mem_used[1]~1_combout ;
wire \mem_used[1]~q ;
wire \mem_used[0]~0_combout ;
wire \mem[1][0]~q ;
wire \mem~0_combout ;
wire \always0~0_combout ;
wire \mem[0][0]~q ;
wire \mem[1][1]~q ;
wire \mem~1_combout ;
wire \mem[0][1]~q ;
wire \mem[1][2]~q ;
wire \mem~2_combout ;
wire \mem[0][2]~q ;
wire \mem[1][3]~q ;
wire \mem~3_combout ;
wire \mem[0][3]~q ;
wire \mem[1][4]~q ;
wire \mem~4_combout ;
wire \mem[0][4]~q ;
wire \mem[1][5]~q ;
wire \mem~5_combout ;
wire \mem[0][5]~q ;
wire \mem[1][6]~q ;
wire \mem~6_combout ;
wire \mem[0][6]~q ;
wire \mem[1][7]~q ;
wire \mem~7_combout ;
wire \mem[0][7]~q ;
wire \mem[1][8]~q ;
wire \mem~8_combout ;
wire \mem[0][8]~q ;
wire \mem[1][9]~q ;
wire \mem~9_combout ;
wire \mem[0][9]~q ;
wire \mem[1][10]~q ;
wire \mem~10_combout ;
wire \mem[0][10]~q ;
wire \mem[1][11]~q ;
wire \mem~11_combout ;
wire \mem[0][11]~q ;
wire \mem[1][12]~q ;
wire \mem~12_combout ;
wire \mem[0][12]~q ;
wire \mem[1][13]~q ;
wire \mem~13_combout ;
wire \mem[0][13]~q ;
wire \mem[1][14]~q ;
wire \mem~14_combout ;
wire \mem[0][14]~q ;
wire \mem[1][15]~q ;
wire \mem~15_combout ;
wire \mem[0][15]~q ;
wire \mem[1][16]~q ;
wire \mem~16_combout ;
wire \mem[0][16]~q ;
wire \mem[1][17]~q ;
wire \mem~17_combout ;
wire \mem[0][17]~q ;
wire \mem[1][18]~q ;
wire \mem~18_combout ;
wire \mem[0][18]~q ;
wire \mem[1][19]~q ;
wire \mem~19_combout ;
wire \mem[0][19]~q ;
wire \mem[1][20]~q ;
wire \mem~20_combout ;
wire \mem[0][20]~q ;
wire \mem[1][21]~q ;
wire \mem~21_combout ;
wire \mem[0][21]~q ;
wire \mem[1][22]~q ;
wire \mem~22_combout ;
wire \mem[0][22]~q ;
wire \mem[1][23]~q ;
wire \mem~23_combout ;
wire \mem[0][23]~q ;
wire \mem[1][24]~q ;
wire \mem~24_combout ;
wire \mem[0][24]~q ;
wire \mem[1][25]~q ;
wire \mem~25_combout ;
wire \mem[0][25]~q ;
wire \mem[1][26]~q ;
wire \mem~26_combout ;
wire \mem[0][26]~q ;
wire \mem[1][27]~q ;
wire \mem~27_combout ;
wire \mem[0][27]~q ;
wire \mem[1][28]~q ;
wire \mem~28_combout ;
wire \mem[0][28]~q ;
wire \mem[1][29]~q ;
wire \mem~29_combout ;
wire \mem[0][29]~q ;
wire \mem[1][30]~q ;
wire \mem~30_combout ;
wire \mem[0][30]~q ;
wire \mem[1][31]~q ;
wire \mem~31_combout ;
wire \mem[0][31]~q ;
wire \mem[1][32]~q ;
wire \mem~32_combout ;
wire \mem[0][32]~q ;
wire \mem[1][33]~q ;
wire \mem~33_combout ;
wire \mem[0][33]~q ;
wire \mem[1][34]~q ;
wire \mem~34_combout ;
wire \mem[0][34]~q ;
wire \mem[1][35]~q ;
wire \mem~35_combout ;
wire \mem[0][35]~q ;
wire \mem[1][36]~q ;
wire \mem~36_combout ;
wire \mem[0][36]~q ;
wire \mem[1][37]~q ;
wire \mem~37_combout ;
wire \mem[0][37]~q ;
wire \mem[1][38]~q ;
wire \mem~38_combout ;
wire \mem[0][38]~q ;
wire \mem[1][39]~q ;
wire \mem~39_combout ;
wire \mem[0][39]~q ;
wire \mem[1][40]~q ;
wire \mem~40_combout ;
wire \mem[0][40]~q ;
wire \mem[1][41]~q ;
wire \mem~41_combout ;
wire \mem[0][41]~q ;
wire \mem[1][42]~q ;
wire \mem~42_combout ;
wire \mem[0][42]~q ;
wire \mem[1][43]~q ;
wire \mem~43_combout ;
wire \mem[0][43]~q ;
wire \mem[1][44]~q ;
wire \mem~44_combout ;
wire \mem[0][44]~q ;
wire \mem[1][45]~q ;
wire \mem~45_combout ;
wire \mem[0][45]~q ;
wire \mem[1][46]~q ;
wire \mem~46_combout ;
wire \mem[0][46]~q ;
wire \mem[1][47]~q ;
wire \mem~47_combout ;
wire \mem[0][47]~q ;
wire \mem[1][48]~q ;
wire \mem~48_combout ;
wire \mem[0][48]~q ;
wire \mem[1][49]~q ;
wire \mem~49_combout ;
wire \mem[0][49]~q ;
wire \mem[1][50]~q ;
wire \mem~50_combout ;
wire \mem[0][50]~q ;
wire \mem[1][51]~q ;
wire \mem~51_combout ;
wire \mem[0][51]~q ;
wire \mem[1][52]~q ;
wire \mem~52_combout ;
wire \mem[0][52]~q ;
wire \mem[1][53]~q ;
wire \mem~53_combout ;
wire \mem[0][53]~q ;
wire \mem[1][54]~q ;
wire \mem~54_combout ;
wire \mem[0][54]~q ;
wire \mem[1][55]~q ;
wire \mem~55_combout ;
wire \mem[0][55]~q ;
wire \mem[1][56]~q ;
wire \mem~56_combout ;
wire \mem[0][56]~q ;
wire \mem[1][57]~q ;
wire \mem~57_combout ;
wire \mem[0][57]~q ;
wire \mem[1][58]~q ;
wire \mem~58_combout ;
wire \mem[0][58]~q ;
wire \mem[1][59]~q ;
wire \mem~59_combout ;
wire \mem[0][59]~q ;
wire \mem[1][60]~q ;
wire \mem~60_combout ;
wire \mem[0][60]~q ;
wire \mem[1][61]~q ;
wire \mem~61_combout ;
wire \mem[0][61]~q ;
wire \mem[1][62]~q ;
wire \mem~62_combout ;
wire \mem[0][62]~q ;
wire \mem[1][63]~q ;
wire \mem~63_combout ;
wire \mem[0][63]~q ;


dffeas \mem_used[0] (
	.clk(clk),
	.d(\mem_used[0]~0_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(mem_used_01),
	.prn(vcc));
defparam \mem_used[0] .is_wysiwyg = "true";
defparam \mem_used[0] .power_up = "low";

cycloneive_lcell_comb \out_data[0]~0 (
	.dataa(\mem[0][0]~q ),
	.datab(q_a_0),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_0),
	.cout());
defparam \out_data[0]~0 .lut_mask = 16'hAACA;
defparam \out_data[0]~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[1]~1 (
	.dataa(\mem[0][1]~q ),
	.datab(q_a_1),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_1),
	.cout());
defparam \out_data[1]~1 .lut_mask = 16'hAACA;
defparam \out_data[1]~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[2]~2 (
	.dataa(\mem[0][2]~q ),
	.datab(q_a_2),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_2),
	.cout());
defparam \out_data[2]~2 .lut_mask = 16'hAACA;
defparam \out_data[2]~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[3]~3 (
	.dataa(\mem[0][3]~q ),
	.datab(q_a_3),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_3),
	.cout());
defparam \out_data[3]~3 .lut_mask = 16'hAACA;
defparam \out_data[3]~3 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[4]~4 (
	.dataa(\mem[0][4]~q ),
	.datab(q_a_4),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_4),
	.cout());
defparam \out_data[4]~4 .lut_mask = 16'hAACA;
defparam \out_data[4]~4 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[5]~5 (
	.dataa(\mem[0][5]~q ),
	.datab(q_a_5),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_5),
	.cout());
defparam \out_data[5]~5 .lut_mask = 16'hAACA;
defparam \out_data[5]~5 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[6]~6 (
	.dataa(\mem[0][6]~q ),
	.datab(q_a_6),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_6),
	.cout());
defparam \out_data[6]~6 .lut_mask = 16'hAACA;
defparam \out_data[6]~6 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[7]~7 (
	.dataa(\mem[0][7]~q ),
	.datab(q_a_7),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_7),
	.cout());
defparam \out_data[7]~7 .lut_mask = 16'hAACA;
defparam \out_data[7]~7 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[8]~8 (
	.dataa(\mem[0][8]~q ),
	.datab(q_a_8),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_8),
	.cout());
defparam \out_data[8]~8 .lut_mask = 16'hAACA;
defparam \out_data[8]~8 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[9]~9 (
	.dataa(\mem[0][9]~q ),
	.datab(q_a_9),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_9),
	.cout());
defparam \out_data[9]~9 .lut_mask = 16'hAACA;
defparam \out_data[9]~9 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[10]~10 (
	.dataa(\mem[0][10]~q ),
	.datab(q_a_10),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_10),
	.cout());
defparam \out_data[10]~10 .lut_mask = 16'hAACA;
defparam \out_data[10]~10 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[11]~11 (
	.dataa(\mem[0][11]~q ),
	.datab(q_a_11),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_11),
	.cout());
defparam \out_data[11]~11 .lut_mask = 16'hAACA;
defparam \out_data[11]~11 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[12]~12 (
	.dataa(\mem[0][12]~q ),
	.datab(q_a_12),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_12),
	.cout());
defparam \out_data[12]~12 .lut_mask = 16'hAACA;
defparam \out_data[12]~12 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[13]~13 (
	.dataa(\mem[0][13]~q ),
	.datab(q_a_13),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_13),
	.cout());
defparam \out_data[13]~13 .lut_mask = 16'hAACA;
defparam \out_data[13]~13 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[14]~14 (
	.dataa(\mem[0][14]~q ),
	.datab(q_a_14),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_14),
	.cout());
defparam \out_data[14]~14 .lut_mask = 16'hAACA;
defparam \out_data[14]~14 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[15]~15 (
	.dataa(\mem[0][15]~q ),
	.datab(q_a_15),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_15),
	.cout());
defparam \out_data[15]~15 .lut_mask = 16'hAACA;
defparam \out_data[15]~15 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[16]~16 (
	.dataa(\mem[0][16]~q ),
	.datab(q_a_16),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_16),
	.cout());
defparam \out_data[16]~16 .lut_mask = 16'hAACA;
defparam \out_data[16]~16 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[17]~17 (
	.dataa(\mem[0][17]~q ),
	.datab(q_a_17),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_17),
	.cout());
defparam \out_data[17]~17 .lut_mask = 16'hAACA;
defparam \out_data[17]~17 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[18]~18 (
	.dataa(\mem[0][18]~q ),
	.datab(q_a_18),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_18),
	.cout());
defparam \out_data[18]~18 .lut_mask = 16'hAACA;
defparam \out_data[18]~18 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[19]~19 (
	.dataa(\mem[0][19]~q ),
	.datab(q_a_19),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_19),
	.cout());
defparam \out_data[19]~19 .lut_mask = 16'hAACA;
defparam \out_data[19]~19 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[20]~20 (
	.dataa(\mem[0][20]~q ),
	.datab(q_a_20),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_20),
	.cout());
defparam \out_data[20]~20 .lut_mask = 16'hAACA;
defparam \out_data[20]~20 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[21]~21 (
	.dataa(\mem[0][21]~q ),
	.datab(q_a_21),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_21),
	.cout());
defparam \out_data[21]~21 .lut_mask = 16'hAACA;
defparam \out_data[21]~21 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[22]~22 (
	.dataa(\mem[0][22]~q ),
	.datab(q_a_22),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_22),
	.cout());
defparam \out_data[22]~22 .lut_mask = 16'hAACA;
defparam \out_data[22]~22 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[23]~23 (
	.dataa(\mem[0][23]~q ),
	.datab(q_a_23),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_23),
	.cout());
defparam \out_data[23]~23 .lut_mask = 16'hAACA;
defparam \out_data[23]~23 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[24]~24 (
	.dataa(\mem[0][24]~q ),
	.datab(q_a_24),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_24),
	.cout());
defparam \out_data[24]~24 .lut_mask = 16'hAACA;
defparam \out_data[24]~24 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[25]~25 (
	.dataa(\mem[0][25]~q ),
	.datab(q_a_25),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_25),
	.cout());
defparam \out_data[25]~25 .lut_mask = 16'hAACA;
defparam \out_data[25]~25 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[26]~26 (
	.dataa(\mem[0][26]~q ),
	.datab(q_a_26),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_26),
	.cout());
defparam \out_data[26]~26 .lut_mask = 16'hAACA;
defparam \out_data[26]~26 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[27]~27 (
	.dataa(\mem[0][27]~q ),
	.datab(q_a_27),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_27),
	.cout());
defparam \out_data[27]~27 .lut_mask = 16'hAACA;
defparam \out_data[27]~27 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[28]~28 (
	.dataa(\mem[0][28]~q ),
	.datab(q_a_28),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_28),
	.cout());
defparam \out_data[28]~28 .lut_mask = 16'hAACA;
defparam \out_data[28]~28 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[29]~29 (
	.dataa(\mem[0][29]~q ),
	.datab(q_a_29),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_29),
	.cout());
defparam \out_data[29]~29 .lut_mask = 16'hAACA;
defparam \out_data[29]~29 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[30]~30 (
	.dataa(\mem[0][30]~q ),
	.datab(q_a_30),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_30),
	.cout());
defparam \out_data[30]~30 .lut_mask = 16'hAACA;
defparam \out_data[30]~30 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[31]~31 (
	.dataa(\mem[0][31]~q ),
	.datab(q_a_31),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_31),
	.cout());
defparam \out_data[31]~31 .lut_mask = 16'hAACA;
defparam \out_data[31]~31 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[32]~32 (
	.dataa(\mem[0][32]~q ),
	.datab(q_a_32),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_32),
	.cout());
defparam \out_data[32]~32 .lut_mask = 16'hAACA;
defparam \out_data[32]~32 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[33]~33 (
	.dataa(\mem[0][33]~q ),
	.datab(q_a_33),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_33),
	.cout());
defparam \out_data[33]~33 .lut_mask = 16'hAACA;
defparam \out_data[33]~33 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[34]~34 (
	.dataa(\mem[0][34]~q ),
	.datab(q_a_34),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_34),
	.cout());
defparam \out_data[34]~34 .lut_mask = 16'hAACA;
defparam \out_data[34]~34 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[35]~35 (
	.dataa(\mem[0][35]~q ),
	.datab(q_a_35),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_35),
	.cout());
defparam \out_data[35]~35 .lut_mask = 16'hAACA;
defparam \out_data[35]~35 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[36]~36 (
	.dataa(\mem[0][36]~q ),
	.datab(q_a_36),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_36),
	.cout());
defparam \out_data[36]~36 .lut_mask = 16'hAACA;
defparam \out_data[36]~36 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[37]~37 (
	.dataa(\mem[0][37]~q ),
	.datab(q_a_37),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_37),
	.cout());
defparam \out_data[37]~37 .lut_mask = 16'hAACA;
defparam \out_data[37]~37 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[38]~38 (
	.dataa(\mem[0][38]~q ),
	.datab(q_a_38),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_38),
	.cout());
defparam \out_data[38]~38 .lut_mask = 16'hAACA;
defparam \out_data[38]~38 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[39]~39 (
	.dataa(\mem[0][39]~q ),
	.datab(q_a_39),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_39),
	.cout());
defparam \out_data[39]~39 .lut_mask = 16'hAACA;
defparam \out_data[39]~39 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[40]~40 (
	.dataa(\mem[0][40]~q ),
	.datab(q_a_40),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_40),
	.cout());
defparam \out_data[40]~40 .lut_mask = 16'hAACA;
defparam \out_data[40]~40 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[41]~41 (
	.dataa(\mem[0][41]~q ),
	.datab(q_a_41),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_41),
	.cout());
defparam \out_data[41]~41 .lut_mask = 16'hAACA;
defparam \out_data[41]~41 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[42]~42 (
	.dataa(\mem[0][42]~q ),
	.datab(q_a_42),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_42),
	.cout());
defparam \out_data[42]~42 .lut_mask = 16'hAACA;
defparam \out_data[42]~42 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[43]~43 (
	.dataa(\mem[0][43]~q ),
	.datab(q_a_43),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_43),
	.cout());
defparam \out_data[43]~43 .lut_mask = 16'hAACA;
defparam \out_data[43]~43 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[44]~44 (
	.dataa(\mem[0][44]~q ),
	.datab(q_a_44),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_44),
	.cout());
defparam \out_data[44]~44 .lut_mask = 16'hAACA;
defparam \out_data[44]~44 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[45]~45 (
	.dataa(\mem[0][45]~q ),
	.datab(q_a_45),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_45),
	.cout());
defparam \out_data[45]~45 .lut_mask = 16'hAACA;
defparam \out_data[45]~45 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[46]~46 (
	.dataa(\mem[0][46]~q ),
	.datab(q_a_46),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_46),
	.cout());
defparam \out_data[46]~46 .lut_mask = 16'hAACA;
defparam \out_data[46]~46 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[47]~47 (
	.dataa(\mem[0][47]~q ),
	.datab(q_a_47),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_47),
	.cout());
defparam \out_data[47]~47 .lut_mask = 16'hAACA;
defparam \out_data[47]~47 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[48]~48 (
	.dataa(\mem[0][48]~q ),
	.datab(q_a_48),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_48),
	.cout());
defparam \out_data[48]~48 .lut_mask = 16'hAACA;
defparam \out_data[48]~48 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[49]~49 (
	.dataa(\mem[0][49]~q ),
	.datab(q_a_49),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_49),
	.cout());
defparam \out_data[49]~49 .lut_mask = 16'hAACA;
defparam \out_data[49]~49 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[50]~50 (
	.dataa(\mem[0][50]~q ),
	.datab(q_a_50),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_50),
	.cout());
defparam \out_data[50]~50 .lut_mask = 16'hAACA;
defparam \out_data[50]~50 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[51]~51 (
	.dataa(\mem[0][51]~q ),
	.datab(q_a_51),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_51),
	.cout());
defparam \out_data[51]~51 .lut_mask = 16'hAACA;
defparam \out_data[51]~51 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[52]~52 (
	.dataa(\mem[0][52]~q ),
	.datab(q_a_52),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_52),
	.cout());
defparam \out_data[52]~52 .lut_mask = 16'hAACA;
defparam \out_data[52]~52 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[53]~53 (
	.dataa(\mem[0][53]~q ),
	.datab(q_a_53),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_53),
	.cout());
defparam \out_data[53]~53 .lut_mask = 16'hAACA;
defparam \out_data[53]~53 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[54]~54 (
	.dataa(\mem[0][54]~q ),
	.datab(q_a_54),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_54),
	.cout());
defparam \out_data[54]~54 .lut_mask = 16'hAACA;
defparam \out_data[54]~54 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[55]~55 (
	.dataa(\mem[0][55]~q ),
	.datab(q_a_55),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_55),
	.cout());
defparam \out_data[55]~55 .lut_mask = 16'hAACA;
defparam \out_data[55]~55 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[56]~56 (
	.dataa(\mem[0][56]~q ),
	.datab(q_a_56),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_56),
	.cout());
defparam \out_data[56]~56 .lut_mask = 16'hAACA;
defparam \out_data[56]~56 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[57]~57 (
	.dataa(\mem[0][57]~q ),
	.datab(q_a_57),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_57),
	.cout());
defparam \out_data[57]~57 .lut_mask = 16'hAACA;
defparam \out_data[57]~57 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[58]~58 (
	.dataa(\mem[0][58]~q ),
	.datab(q_a_58),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_58),
	.cout());
defparam \out_data[58]~58 .lut_mask = 16'hAACA;
defparam \out_data[58]~58 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[59]~59 (
	.dataa(\mem[0][59]~q ),
	.datab(q_a_59),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_59),
	.cout());
defparam \out_data[59]~59 .lut_mask = 16'hAACA;
defparam \out_data[59]~59 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[60]~60 (
	.dataa(\mem[0][60]~q ),
	.datab(q_a_60),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_60),
	.cout());
defparam \out_data[60]~60 .lut_mask = 16'hAACA;
defparam \out_data[60]~60 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[61]~61 (
	.dataa(\mem[0][61]~q ),
	.datab(q_a_61),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_61),
	.cout());
defparam \out_data[61]~61 .lut_mask = 16'hAACA;
defparam \out_data[61]~61 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[62]~62 (
	.dataa(\mem[0][62]~q ),
	.datab(q_a_62),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_62),
	.cout());
defparam \out_data[62]~62 .lut_mask = 16'hAACA;
defparam \out_data[62]~62 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[63]~63 (
	.dataa(\mem[0][63]~q ),
	.datab(q_a_63),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_63),
	.cout());
defparam \out_data[63]~63 .lut_mask = 16'hAACA;
defparam \out_data[63]~63 .sum_lutc_input = "datac";

cycloneive_lcell_comb \read~0 (
	.dataa(mem_158_0),
	.datab(mem_used_0),
	.datac(rp_valid),
	.datad(WideOr0),
	.cin(gnd),
	.combout(\read~0_combout ),
	.cout());
defparam \read~0 .lut_mask = 16'h0007;
defparam \read~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem_used[1]~1 (
	.dataa(\mem_used[1]~q ),
	.datab(read_latency_shift_reg_0),
	.datac(mem_used_01),
	.datad(\read~0_combout ),
	.cin(gnd),
	.combout(\mem_used[1]~1_combout ),
	.cout());
defparam \mem_used[1]~1 .lut_mask = 16'h00EA;
defparam \mem_used[1]~1 .sum_lutc_input = "datac";

dffeas \mem_used[1] (
	.clk(clk),
	.d(\mem_used[1]~1_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem_used[1]~q ),
	.prn(vcc));
defparam \mem_used[1] .is_wysiwyg = "true";
defparam \mem_used[1] .power_up = "low";

cycloneive_lcell_comb \mem_used[0]~0 (
	.dataa(\mem_used[1]~q ),
	.datab(mem_used_01),
	.datac(read_latency_shift_reg_0),
	.datad(\read~0_combout ),
	.cin(gnd),
	.combout(\mem_used[0]~0_combout ),
	.cout());
defparam \mem_used[0]~0 .lut_mask = 16'hEADC;
defparam \mem_used[0]~0 .sum_lutc_input = "datac";

dffeas \mem[1][0] (
	.clk(clk),
	.d(\mem~0_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][0]~q ),
	.prn(vcc));
defparam \mem[1][0] .is_wysiwyg = "true";
defparam \mem[1][0] .power_up = "low";

cycloneive_lcell_comb \mem~0 (
	.dataa(\mem[1][0]~q ),
	.datab(q_a_0),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~0_combout ),
	.cout());
defparam \mem~0 .lut_mask = 16'hAACC;
defparam \mem~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \always0~0 (
	.dataa(\read~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(\always0~0_combout ),
	.cout());
defparam \always0~0 .lut_mask = 16'hAAFF;
defparam \always0~0 .sum_lutc_input = "datac";

dffeas \mem[0][0] (
	.clk(clk),
	.d(\mem~0_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][0]~q ),
	.prn(vcc));
defparam \mem[0][0] .is_wysiwyg = "true";
defparam \mem[0][0] .power_up = "low";

dffeas \mem[1][1] (
	.clk(clk),
	.d(\mem~1_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][1]~q ),
	.prn(vcc));
defparam \mem[1][1] .is_wysiwyg = "true";
defparam \mem[1][1] .power_up = "low";

cycloneive_lcell_comb \mem~1 (
	.dataa(\mem[1][1]~q ),
	.datab(q_a_1),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~1_combout ),
	.cout());
defparam \mem~1 .lut_mask = 16'hAACC;
defparam \mem~1 .sum_lutc_input = "datac";

dffeas \mem[0][1] (
	.clk(clk),
	.d(\mem~1_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][1]~q ),
	.prn(vcc));
defparam \mem[0][1] .is_wysiwyg = "true";
defparam \mem[0][1] .power_up = "low";

dffeas \mem[1][2] (
	.clk(clk),
	.d(\mem~2_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][2]~q ),
	.prn(vcc));
defparam \mem[1][2] .is_wysiwyg = "true";
defparam \mem[1][2] .power_up = "low";

cycloneive_lcell_comb \mem~2 (
	.dataa(\mem[1][2]~q ),
	.datab(q_a_2),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~2_combout ),
	.cout());
defparam \mem~2 .lut_mask = 16'hAACC;
defparam \mem~2 .sum_lutc_input = "datac";

dffeas \mem[0][2] (
	.clk(clk),
	.d(\mem~2_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][2]~q ),
	.prn(vcc));
defparam \mem[0][2] .is_wysiwyg = "true";
defparam \mem[0][2] .power_up = "low";

dffeas \mem[1][3] (
	.clk(clk),
	.d(\mem~3_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][3]~q ),
	.prn(vcc));
defparam \mem[1][3] .is_wysiwyg = "true";
defparam \mem[1][3] .power_up = "low";

cycloneive_lcell_comb \mem~3 (
	.dataa(\mem[1][3]~q ),
	.datab(q_a_3),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~3_combout ),
	.cout());
defparam \mem~3 .lut_mask = 16'hAACC;
defparam \mem~3 .sum_lutc_input = "datac";

dffeas \mem[0][3] (
	.clk(clk),
	.d(\mem~3_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][3]~q ),
	.prn(vcc));
defparam \mem[0][3] .is_wysiwyg = "true";
defparam \mem[0][3] .power_up = "low";

dffeas \mem[1][4] (
	.clk(clk),
	.d(\mem~4_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][4]~q ),
	.prn(vcc));
defparam \mem[1][4] .is_wysiwyg = "true";
defparam \mem[1][4] .power_up = "low";

cycloneive_lcell_comb \mem~4 (
	.dataa(\mem[1][4]~q ),
	.datab(q_a_4),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~4_combout ),
	.cout());
defparam \mem~4 .lut_mask = 16'hAACC;
defparam \mem~4 .sum_lutc_input = "datac";

dffeas \mem[0][4] (
	.clk(clk),
	.d(\mem~4_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][4]~q ),
	.prn(vcc));
defparam \mem[0][4] .is_wysiwyg = "true";
defparam \mem[0][4] .power_up = "low";

dffeas \mem[1][5] (
	.clk(clk),
	.d(\mem~5_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][5]~q ),
	.prn(vcc));
defparam \mem[1][5] .is_wysiwyg = "true";
defparam \mem[1][5] .power_up = "low";

cycloneive_lcell_comb \mem~5 (
	.dataa(\mem[1][5]~q ),
	.datab(q_a_5),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~5_combout ),
	.cout());
defparam \mem~5 .lut_mask = 16'hAACC;
defparam \mem~5 .sum_lutc_input = "datac";

dffeas \mem[0][5] (
	.clk(clk),
	.d(\mem~5_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][5]~q ),
	.prn(vcc));
defparam \mem[0][5] .is_wysiwyg = "true";
defparam \mem[0][5] .power_up = "low";

dffeas \mem[1][6] (
	.clk(clk),
	.d(\mem~6_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][6]~q ),
	.prn(vcc));
defparam \mem[1][6] .is_wysiwyg = "true";
defparam \mem[1][6] .power_up = "low";

cycloneive_lcell_comb \mem~6 (
	.dataa(\mem[1][6]~q ),
	.datab(q_a_6),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~6_combout ),
	.cout());
defparam \mem~6 .lut_mask = 16'hAACC;
defparam \mem~6 .sum_lutc_input = "datac";

dffeas \mem[0][6] (
	.clk(clk),
	.d(\mem~6_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][6]~q ),
	.prn(vcc));
defparam \mem[0][6] .is_wysiwyg = "true";
defparam \mem[0][6] .power_up = "low";

dffeas \mem[1][7] (
	.clk(clk),
	.d(\mem~7_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][7]~q ),
	.prn(vcc));
defparam \mem[1][7] .is_wysiwyg = "true";
defparam \mem[1][7] .power_up = "low";

cycloneive_lcell_comb \mem~7 (
	.dataa(\mem[1][7]~q ),
	.datab(q_a_7),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~7_combout ),
	.cout());
defparam \mem~7 .lut_mask = 16'hAACC;
defparam \mem~7 .sum_lutc_input = "datac";

dffeas \mem[0][7] (
	.clk(clk),
	.d(\mem~7_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][7]~q ),
	.prn(vcc));
defparam \mem[0][7] .is_wysiwyg = "true";
defparam \mem[0][7] .power_up = "low";

dffeas \mem[1][8] (
	.clk(clk),
	.d(\mem~8_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][8]~q ),
	.prn(vcc));
defparam \mem[1][8] .is_wysiwyg = "true";
defparam \mem[1][8] .power_up = "low";

cycloneive_lcell_comb \mem~8 (
	.dataa(\mem[1][8]~q ),
	.datab(q_a_8),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~8_combout ),
	.cout());
defparam \mem~8 .lut_mask = 16'hAACC;
defparam \mem~8 .sum_lutc_input = "datac";

dffeas \mem[0][8] (
	.clk(clk),
	.d(\mem~8_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][8]~q ),
	.prn(vcc));
defparam \mem[0][8] .is_wysiwyg = "true";
defparam \mem[0][8] .power_up = "low";

dffeas \mem[1][9] (
	.clk(clk),
	.d(\mem~9_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][9]~q ),
	.prn(vcc));
defparam \mem[1][9] .is_wysiwyg = "true";
defparam \mem[1][9] .power_up = "low";

cycloneive_lcell_comb \mem~9 (
	.dataa(\mem[1][9]~q ),
	.datab(q_a_9),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~9_combout ),
	.cout());
defparam \mem~9 .lut_mask = 16'hAACC;
defparam \mem~9 .sum_lutc_input = "datac";

dffeas \mem[0][9] (
	.clk(clk),
	.d(\mem~9_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][9]~q ),
	.prn(vcc));
defparam \mem[0][9] .is_wysiwyg = "true";
defparam \mem[0][9] .power_up = "low";

dffeas \mem[1][10] (
	.clk(clk),
	.d(\mem~10_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][10]~q ),
	.prn(vcc));
defparam \mem[1][10] .is_wysiwyg = "true";
defparam \mem[1][10] .power_up = "low";

cycloneive_lcell_comb \mem~10 (
	.dataa(\mem[1][10]~q ),
	.datab(q_a_10),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~10_combout ),
	.cout());
defparam \mem~10 .lut_mask = 16'hAACC;
defparam \mem~10 .sum_lutc_input = "datac";

dffeas \mem[0][10] (
	.clk(clk),
	.d(\mem~10_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][10]~q ),
	.prn(vcc));
defparam \mem[0][10] .is_wysiwyg = "true";
defparam \mem[0][10] .power_up = "low";

dffeas \mem[1][11] (
	.clk(clk),
	.d(\mem~11_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][11]~q ),
	.prn(vcc));
defparam \mem[1][11] .is_wysiwyg = "true";
defparam \mem[1][11] .power_up = "low";

cycloneive_lcell_comb \mem~11 (
	.dataa(\mem[1][11]~q ),
	.datab(q_a_11),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~11_combout ),
	.cout());
defparam \mem~11 .lut_mask = 16'hAACC;
defparam \mem~11 .sum_lutc_input = "datac";

dffeas \mem[0][11] (
	.clk(clk),
	.d(\mem~11_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][11]~q ),
	.prn(vcc));
defparam \mem[0][11] .is_wysiwyg = "true";
defparam \mem[0][11] .power_up = "low";

dffeas \mem[1][12] (
	.clk(clk),
	.d(\mem~12_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][12]~q ),
	.prn(vcc));
defparam \mem[1][12] .is_wysiwyg = "true";
defparam \mem[1][12] .power_up = "low";

cycloneive_lcell_comb \mem~12 (
	.dataa(\mem[1][12]~q ),
	.datab(q_a_12),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~12_combout ),
	.cout());
defparam \mem~12 .lut_mask = 16'hAACC;
defparam \mem~12 .sum_lutc_input = "datac";

dffeas \mem[0][12] (
	.clk(clk),
	.d(\mem~12_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][12]~q ),
	.prn(vcc));
defparam \mem[0][12] .is_wysiwyg = "true";
defparam \mem[0][12] .power_up = "low";

dffeas \mem[1][13] (
	.clk(clk),
	.d(\mem~13_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][13]~q ),
	.prn(vcc));
defparam \mem[1][13] .is_wysiwyg = "true";
defparam \mem[1][13] .power_up = "low";

cycloneive_lcell_comb \mem~13 (
	.dataa(\mem[1][13]~q ),
	.datab(q_a_13),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~13_combout ),
	.cout());
defparam \mem~13 .lut_mask = 16'hAACC;
defparam \mem~13 .sum_lutc_input = "datac";

dffeas \mem[0][13] (
	.clk(clk),
	.d(\mem~13_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][13]~q ),
	.prn(vcc));
defparam \mem[0][13] .is_wysiwyg = "true";
defparam \mem[0][13] .power_up = "low";

dffeas \mem[1][14] (
	.clk(clk),
	.d(\mem~14_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][14]~q ),
	.prn(vcc));
defparam \mem[1][14] .is_wysiwyg = "true";
defparam \mem[1][14] .power_up = "low";

cycloneive_lcell_comb \mem~14 (
	.dataa(\mem[1][14]~q ),
	.datab(q_a_14),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~14_combout ),
	.cout());
defparam \mem~14 .lut_mask = 16'hAACC;
defparam \mem~14 .sum_lutc_input = "datac";

dffeas \mem[0][14] (
	.clk(clk),
	.d(\mem~14_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][14]~q ),
	.prn(vcc));
defparam \mem[0][14] .is_wysiwyg = "true";
defparam \mem[0][14] .power_up = "low";

dffeas \mem[1][15] (
	.clk(clk),
	.d(\mem~15_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][15]~q ),
	.prn(vcc));
defparam \mem[1][15] .is_wysiwyg = "true";
defparam \mem[1][15] .power_up = "low";

cycloneive_lcell_comb \mem~15 (
	.dataa(\mem[1][15]~q ),
	.datab(q_a_15),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~15_combout ),
	.cout());
defparam \mem~15 .lut_mask = 16'hAACC;
defparam \mem~15 .sum_lutc_input = "datac";

dffeas \mem[0][15] (
	.clk(clk),
	.d(\mem~15_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][15]~q ),
	.prn(vcc));
defparam \mem[0][15] .is_wysiwyg = "true";
defparam \mem[0][15] .power_up = "low";

dffeas \mem[1][16] (
	.clk(clk),
	.d(\mem~16_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][16]~q ),
	.prn(vcc));
defparam \mem[1][16] .is_wysiwyg = "true";
defparam \mem[1][16] .power_up = "low";

cycloneive_lcell_comb \mem~16 (
	.dataa(\mem[1][16]~q ),
	.datab(q_a_16),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~16_combout ),
	.cout());
defparam \mem~16 .lut_mask = 16'hAACC;
defparam \mem~16 .sum_lutc_input = "datac";

dffeas \mem[0][16] (
	.clk(clk),
	.d(\mem~16_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][16]~q ),
	.prn(vcc));
defparam \mem[0][16] .is_wysiwyg = "true";
defparam \mem[0][16] .power_up = "low";

dffeas \mem[1][17] (
	.clk(clk),
	.d(\mem~17_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][17]~q ),
	.prn(vcc));
defparam \mem[1][17] .is_wysiwyg = "true";
defparam \mem[1][17] .power_up = "low";

cycloneive_lcell_comb \mem~17 (
	.dataa(\mem[1][17]~q ),
	.datab(q_a_17),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~17_combout ),
	.cout());
defparam \mem~17 .lut_mask = 16'hAACC;
defparam \mem~17 .sum_lutc_input = "datac";

dffeas \mem[0][17] (
	.clk(clk),
	.d(\mem~17_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][17]~q ),
	.prn(vcc));
defparam \mem[0][17] .is_wysiwyg = "true";
defparam \mem[0][17] .power_up = "low";

dffeas \mem[1][18] (
	.clk(clk),
	.d(\mem~18_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][18]~q ),
	.prn(vcc));
defparam \mem[1][18] .is_wysiwyg = "true";
defparam \mem[1][18] .power_up = "low";

cycloneive_lcell_comb \mem~18 (
	.dataa(\mem[1][18]~q ),
	.datab(q_a_18),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~18_combout ),
	.cout());
defparam \mem~18 .lut_mask = 16'hAACC;
defparam \mem~18 .sum_lutc_input = "datac";

dffeas \mem[0][18] (
	.clk(clk),
	.d(\mem~18_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][18]~q ),
	.prn(vcc));
defparam \mem[0][18] .is_wysiwyg = "true";
defparam \mem[0][18] .power_up = "low";

dffeas \mem[1][19] (
	.clk(clk),
	.d(\mem~19_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][19]~q ),
	.prn(vcc));
defparam \mem[1][19] .is_wysiwyg = "true";
defparam \mem[1][19] .power_up = "low";

cycloneive_lcell_comb \mem~19 (
	.dataa(\mem[1][19]~q ),
	.datab(q_a_19),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~19_combout ),
	.cout());
defparam \mem~19 .lut_mask = 16'hAACC;
defparam \mem~19 .sum_lutc_input = "datac";

dffeas \mem[0][19] (
	.clk(clk),
	.d(\mem~19_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][19]~q ),
	.prn(vcc));
defparam \mem[0][19] .is_wysiwyg = "true";
defparam \mem[0][19] .power_up = "low";

dffeas \mem[1][20] (
	.clk(clk),
	.d(\mem~20_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][20]~q ),
	.prn(vcc));
defparam \mem[1][20] .is_wysiwyg = "true";
defparam \mem[1][20] .power_up = "low";

cycloneive_lcell_comb \mem~20 (
	.dataa(\mem[1][20]~q ),
	.datab(q_a_20),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~20_combout ),
	.cout());
defparam \mem~20 .lut_mask = 16'hAACC;
defparam \mem~20 .sum_lutc_input = "datac";

dffeas \mem[0][20] (
	.clk(clk),
	.d(\mem~20_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][20]~q ),
	.prn(vcc));
defparam \mem[0][20] .is_wysiwyg = "true";
defparam \mem[0][20] .power_up = "low";

dffeas \mem[1][21] (
	.clk(clk),
	.d(\mem~21_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][21]~q ),
	.prn(vcc));
defparam \mem[1][21] .is_wysiwyg = "true";
defparam \mem[1][21] .power_up = "low";

cycloneive_lcell_comb \mem~21 (
	.dataa(\mem[1][21]~q ),
	.datab(q_a_21),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~21_combout ),
	.cout());
defparam \mem~21 .lut_mask = 16'hAACC;
defparam \mem~21 .sum_lutc_input = "datac";

dffeas \mem[0][21] (
	.clk(clk),
	.d(\mem~21_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][21]~q ),
	.prn(vcc));
defparam \mem[0][21] .is_wysiwyg = "true";
defparam \mem[0][21] .power_up = "low";

dffeas \mem[1][22] (
	.clk(clk),
	.d(\mem~22_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][22]~q ),
	.prn(vcc));
defparam \mem[1][22] .is_wysiwyg = "true";
defparam \mem[1][22] .power_up = "low";

cycloneive_lcell_comb \mem~22 (
	.dataa(\mem[1][22]~q ),
	.datab(q_a_22),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~22_combout ),
	.cout());
defparam \mem~22 .lut_mask = 16'hAACC;
defparam \mem~22 .sum_lutc_input = "datac";

dffeas \mem[0][22] (
	.clk(clk),
	.d(\mem~22_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][22]~q ),
	.prn(vcc));
defparam \mem[0][22] .is_wysiwyg = "true";
defparam \mem[0][22] .power_up = "low";

dffeas \mem[1][23] (
	.clk(clk),
	.d(\mem~23_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][23]~q ),
	.prn(vcc));
defparam \mem[1][23] .is_wysiwyg = "true";
defparam \mem[1][23] .power_up = "low";

cycloneive_lcell_comb \mem~23 (
	.dataa(\mem[1][23]~q ),
	.datab(q_a_23),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~23_combout ),
	.cout());
defparam \mem~23 .lut_mask = 16'hAACC;
defparam \mem~23 .sum_lutc_input = "datac";

dffeas \mem[0][23] (
	.clk(clk),
	.d(\mem~23_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][23]~q ),
	.prn(vcc));
defparam \mem[0][23] .is_wysiwyg = "true";
defparam \mem[0][23] .power_up = "low";

dffeas \mem[1][24] (
	.clk(clk),
	.d(\mem~24_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][24]~q ),
	.prn(vcc));
defparam \mem[1][24] .is_wysiwyg = "true";
defparam \mem[1][24] .power_up = "low";

cycloneive_lcell_comb \mem~24 (
	.dataa(\mem[1][24]~q ),
	.datab(q_a_24),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~24_combout ),
	.cout());
defparam \mem~24 .lut_mask = 16'hAACC;
defparam \mem~24 .sum_lutc_input = "datac";

dffeas \mem[0][24] (
	.clk(clk),
	.d(\mem~24_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][24]~q ),
	.prn(vcc));
defparam \mem[0][24] .is_wysiwyg = "true";
defparam \mem[0][24] .power_up = "low";

dffeas \mem[1][25] (
	.clk(clk),
	.d(\mem~25_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][25]~q ),
	.prn(vcc));
defparam \mem[1][25] .is_wysiwyg = "true";
defparam \mem[1][25] .power_up = "low";

cycloneive_lcell_comb \mem~25 (
	.dataa(\mem[1][25]~q ),
	.datab(q_a_25),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~25_combout ),
	.cout());
defparam \mem~25 .lut_mask = 16'hAACC;
defparam \mem~25 .sum_lutc_input = "datac";

dffeas \mem[0][25] (
	.clk(clk),
	.d(\mem~25_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][25]~q ),
	.prn(vcc));
defparam \mem[0][25] .is_wysiwyg = "true";
defparam \mem[0][25] .power_up = "low";

dffeas \mem[1][26] (
	.clk(clk),
	.d(\mem~26_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][26]~q ),
	.prn(vcc));
defparam \mem[1][26] .is_wysiwyg = "true";
defparam \mem[1][26] .power_up = "low";

cycloneive_lcell_comb \mem~26 (
	.dataa(\mem[1][26]~q ),
	.datab(q_a_26),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~26_combout ),
	.cout());
defparam \mem~26 .lut_mask = 16'hAACC;
defparam \mem~26 .sum_lutc_input = "datac";

dffeas \mem[0][26] (
	.clk(clk),
	.d(\mem~26_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][26]~q ),
	.prn(vcc));
defparam \mem[0][26] .is_wysiwyg = "true";
defparam \mem[0][26] .power_up = "low";

dffeas \mem[1][27] (
	.clk(clk),
	.d(\mem~27_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][27]~q ),
	.prn(vcc));
defparam \mem[1][27] .is_wysiwyg = "true";
defparam \mem[1][27] .power_up = "low";

cycloneive_lcell_comb \mem~27 (
	.dataa(\mem[1][27]~q ),
	.datab(q_a_27),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~27_combout ),
	.cout());
defparam \mem~27 .lut_mask = 16'hAACC;
defparam \mem~27 .sum_lutc_input = "datac";

dffeas \mem[0][27] (
	.clk(clk),
	.d(\mem~27_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][27]~q ),
	.prn(vcc));
defparam \mem[0][27] .is_wysiwyg = "true";
defparam \mem[0][27] .power_up = "low";

dffeas \mem[1][28] (
	.clk(clk),
	.d(\mem~28_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][28]~q ),
	.prn(vcc));
defparam \mem[1][28] .is_wysiwyg = "true";
defparam \mem[1][28] .power_up = "low";

cycloneive_lcell_comb \mem~28 (
	.dataa(\mem[1][28]~q ),
	.datab(q_a_28),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~28_combout ),
	.cout());
defparam \mem~28 .lut_mask = 16'hAACC;
defparam \mem~28 .sum_lutc_input = "datac";

dffeas \mem[0][28] (
	.clk(clk),
	.d(\mem~28_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][28]~q ),
	.prn(vcc));
defparam \mem[0][28] .is_wysiwyg = "true";
defparam \mem[0][28] .power_up = "low";

dffeas \mem[1][29] (
	.clk(clk),
	.d(\mem~29_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][29]~q ),
	.prn(vcc));
defparam \mem[1][29] .is_wysiwyg = "true";
defparam \mem[1][29] .power_up = "low";

cycloneive_lcell_comb \mem~29 (
	.dataa(\mem[1][29]~q ),
	.datab(q_a_29),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~29_combout ),
	.cout());
defparam \mem~29 .lut_mask = 16'hAACC;
defparam \mem~29 .sum_lutc_input = "datac";

dffeas \mem[0][29] (
	.clk(clk),
	.d(\mem~29_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][29]~q ),
	.prn(vcc));
defparam \mem[0][29] .is_wysiwyg = "true";
defparam \mem[0][29] .power_up = "low";

dffeas \mem[1][30] (
	.clk(clk),
	.d(\mem~30_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][30]~q ),
	.prn(vcc));
defparam \mem[1][30] .is_wysiwyg = "true";
defparam \mem[1][30] .power_up = "low";

cycloneive_lcell_comb \mem~30 (
	.dataa(\mem[1][30]~q ),
	.datab(q_a_30),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~30_combout ),
	.cout());
defparam \mem~30 .lut_mask = 16'hAACC;
defparam \mem~30 .sum_lutc_input = "datac";

dffeas \mem[0][30] (
	.clk(clk),
	.d(\mem~30_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][30]~q ),
	.prn(vcc));
defparam \mem[0][30] .is_wysiwyg = "true";
defparam \mem[0][30] .power_up = "low";

dffeas \mem[1][31] (
	.clk(clk),
	.d(\mem~31_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][31]~q ),
	.prn(vcc));
defparam \mem[1][31] .is_wysiwyg = "true";
defparam \mem[1][31] .power_up = "low";

cycloneive_lcell_comb \mem~31 (
	.dataa(\mem[1][31]~q ),
	.datab(q_a_31),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~31_combout ),
	.cout());
defparam \mem~31 .lut_mask = 16'hAACC;
defparam \mem~31 .sum_lutc_input = "datac";

dffeas \mem[0][31] (
	.clk(clk),
	.d(\mem~31_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][31]~q ),
	.prn(vcc));
defparam \mem[0][31] .is_wysiwyg = "true";
defparam \mem[0][31] .power_up = "low";

dffeas \mem[1][32] (
	.clk(clk),
	.d(\mem~32_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][32]~q ),
	.prn(vcc));
defparam \mem[1][32] .is_wysiwyg = "true";
defparam \mem[1][32] .power_up = "low";

cycloneive_lcell_comb \mem~32 (
	.dataa(\mem[1][32]~q ),
	.datab(q_a_32),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~32_combout ),
	.cout());
defparam \mem~32 .lut_mask = 16'hAACC;
defparam \mem~32 .sum_lutc_input = "datac";

dffeas \mem[0][32] (
	.clk(clk),
	.d(\mem~32_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][32]~q ),
	.prn(vcc));
defparam \mem[0][32] .is_wysiwyg = "true";
defparam \mem[0][32] .power_up = "low";

dffeas \mem[1][33] (
	.clk(clk),
	.d(\mem~33_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][33]~q ),
	.prn(vcc));
defparam \mem[1][33] .is_wysiwyg = "true";
defparam \mem[1][33] .power_up = "low";

cycloneive_lcell_comb \mem~33 (
	.dataa(\mem[1][33]~q ),
	.datab(q_a_33),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~33_combout ),
	.cout());
defparam \mem~33 .lut_mask = 16'hAACC;
defparam \mem~33 .sum_lutc_input = "datac";

dffeas \mem[0][33] (
	.clk(clk),
	.d(\mem~33_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][33]~q ),
	.prn(vcc));
defparam \mem[0][33] .is_wysiwyg = "true";
defparam \mem[0][33] .power_up = "low";

dffeas \mem[1][34] (
	.clk(clk),
	.d(\mem~34_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][34]~q ),
	.prn(vcc));
defparam \mem[1][34] .is_wysiwyg = "true";
defparam \mem[1][34] .power_up = "low";

cycloneive_lcell_comb \mem~34 (
	.dataa(\mem[1][34]~q ),
	.datab(q_a_34),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~34_combout ),
	.cout());
defparam \mem~34 .lut_mask = 16'hAACC;
defparam \mem~34 .sum_lutc_input = "datac";

dffeas \mem[0][34] (
	.clk(clk),
	.d(\mem~34_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][34]~q ),
	.prn(vcc));
defparam \mem[0][34] .is_wysiwyg = "true";
defparam \mem[0][34] .power_up = "low";

dffeas \mem[1][35] (
	.clk(clk),
	.d(\mem~35_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][35]~q ),
	.prn(vcc));
defparam \mem[1][35] .is_wysiwyg = "true";
defparam \mem[1][35] .power_up = "low";

cycloneive_lcell_comb \mem~35 (
	.dataa(\mem[1][35]~q ),
	.datab(q_a_35),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~35_combout ),
	.cout());
defparam \mem~35 .lut_mask = 16'hAACC;
defparam \mem~35 .sum_lutc_input = "datac";

dffeas \mem[0][35] (
	.clk(clk),
	.d(\mem~35_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][35]~q ),
	.prn(vcc));
defparam \mem[0][35] .is_wysiwyg = "true";
defparam \mem[0][35] .power_up = "low";

dffeas \mem[1][36] (
	.clk(clk),
	.d(\mem~36_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][36]~q ),
	.prn(vcc));
defparam \mem[1][36] .is_wysiwyg = "true";
defparam \mem[1][36] .power_up = "low";

cycloneive_lcell_comb \mem~36 (
	.dataa(\mem[1][36]~q ),
	.datab(q_a_36),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~36_combout ),
	.cout());
defparam \mem~36 .lut_mask = 16'hAACC;
defparam \mem~36 .sum_lutc_input = "datac";

dffeas \mem[0][36] (
	.clk(clk),
	.d(\mem~36_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][36]~q ),
	.prn(vcc));
defparam \mem[0][36] .is_wysiwyg = "true";
defparam \mem[0][36] .power_up = "low";

dffeas \mem[1][37] (
	.clk(clk),
	.d(\mem~37_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][37]~q ),
	.prn(vcc));
defparam \mem[1][37] .is_wysiwyg = "true";
defparam \mem[1][37] .power_up = "low";

cycloneive_lcell_comb \mem~37 (
	.dataa(\mem[1][37]~q ),
	.datab(q_a_37),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~37_combout ),
	.cout());
defparam \mem~37 .lut_mask = 16'hAACC;
defparam \mem~37 .sum_lutc_input = "datac";

dffeas \mem[0][37] (
	.clk(clk),
	.d(\mem~37_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][37]~q ),
	.prn(vcc));
defparam \mem[0][37] .is_wysiwyg = "true";
defparam \mem[0][37] .power_up = "low";

dffeas \mem[1][38] (
	.clk(clk),
	.d(\mem~38_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][38]~q ),
	.prn(vcc));
defparam \mem[1][38] .is_wysiwyg = "true";
defparam \mem[1][38] .power_up = "low";

cycloneive_lcell_comb \mem~38 (
	.dataa(\mem[1][38]~q ),
	.datab(q_a_38),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~38_combout ),
	.cout());
defparam \mem~38 .lut_mask = 16'hAACC;
defparam \mem~38 .sum_lutc_input = "datac";

dffeas \mem[0][38] (
	.clk(clk),
	.d(\mem~38_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][38]~q ),
	.prn(vcc));
defparam \mem[0][38] .is_wysiwyg = "true";
defparam \mem[0][38] .power_up = "low";

dffeas \mem[1][39] (
	.clk(clk),
	.d(\mem~39_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][39]~q ),
	.prn(vcc));
defparam \mem[1][39] .is_wysiwyg = "true";
defparam \mem[1][39] .power_up = "low";

cycloneive_lcell_comb \mem~39 (
	.dataa(\mem[1][39]~q ),
	.datab(q_a_39),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~39_combout ),
	.cout());
defparam \mem~39 .lut_mask = 16'hAACC;
defparam \mem~39 .sum_lutc_input = "datac";

dffeas \mem[0][39] (
	.clk(clk),
	.d(\mem~39_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][39]~q ),
	.prn(vcc));
defparam \mem[0][39] .is_wysiwyg = "true";
defparam \mem[0][39] .power_up = "low";

dffeas \mem[1][40] (
	.clk(clk),
	.d(\mem~40_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][40]~q ),
	.prn(vcc));
defparam \mem[1][40] .is_wysiwyg = "true";
defparam \mem[1][40] .power_up = "low";

cycloneive_lcell_comb \mem~40 (
	.dataa(\mem[1][40]~q ),
	.datab(q_a_40),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~40_combout ),
	.cout());
defparam \mem~40 .lut_mask = 16'hAACC;
defparam \mem~40 .sum_lutc_input = "datac";

dffeas \mem[0][40] (
	.clk(clk),
	.d(\mem~40_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][40]~q ),
	.prn(vcc));
defparam \mem[0][40] .is_wysiwyg = "true";
defparam \mem[0][40] .power_up = "low";

dffeas \mem[1][41] (
	.clk(clk),
	.d(\mem~41_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][41]~q ),
	.prn(vcc));
defparam \mem[1][41] .is_wysiwyg = "true";
defparam \mem[1][41] .power_up = "low";

cycloneive_lcell_comb \mem~41 (
	.dataa(\mem[1][41]~q ),
	.datab(q_a_41),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~41_combout ),
	.cout());
defparam \mem~41 .lut_mask = 16'hAACC;
defparam \mem~41 .sum_lutc_input = "datac";

dffeas \mem[0][41] (
	.clk(clk),
	.d(\mem~41_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][41]~q ),
	.prn(vcc));
defparam \mem[0][41] .is_wysiwyg = "true";
defparam \mem[0][41] .power_up = "low";

dffeas \mem[1][42] (
	.clk(clk),
	.d(\mem~42_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][42]~q ),
	.prn(vcc));
defparam \mem[1][42] .is_wysiwyg = "true";
defparam \mem[1][42] .power_up = "low";

cycloneive_lcell_comb \mem~42 (
	.dataa(\mem[1][42]~q ),
	.datab(q_a_42),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~42_combout ),
	.cout());
defparam \mem~42 .lut_mask = 16'hAACC;
defparam \mem~42 .sum_lutc_input = "datac";

dffeas \mem[0][42] (
	.clk(clk),
	.d(\mem~42_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][42]~q ),
	.prn(vcc));
defparam \mem[0][42] .is_wysiwyg = "true";
defparam \mem[0][42] .power_up = "low";

dffeas \mem[1][43] (
	.clk(clk),
	.d(\mem~43_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][43]~q ),
	.prn(vcc));
defparam \mem[1][43] .is_wysiwyg = "true";
defparam \mem[1][43] .power_up = "low";

cycloneive_lcell_comb \mem~43 (
	.dataa(\mem[1][43]~q ),
	.datab(q_a_43),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~43_combout ),
	.cout());
defparam \mem~43 .lut_mask = 16'hAACC;
defparam \mem~43 .sum_lutc_input = "datac";

dffeas \mem[0][43] (
	.clk(clk),
	.d(\mem~43_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][43]~q ),
	.prn(vcc));
defparam \mem[0][43] .is_wysiwyg = "true";
defparam \mem[0][43] .power_up = "low";

dffeas \mem[1][44] (
	.clk(clk),
	.d(\mem~44_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][44]~q ),
	.prn(vcc));
defparam \mem[1][44] .is_wysiwyg = "true";
defparam \mem[1][44] .power_up = "low";

cycloneive_lcell_comb \mem~44 (
	.dataa(\mem[1][44]~q ),
	.datab(q_a_44),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~44_combout ),
	.cout());
defparam \mem~44 .lut_mask = 16'hAACC;
defparam \mem~44 .sum_lutc_input = "datac";

dffeas \mem[0][44] (
	.clk(clk),
	.d(\mem~44_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][44]~q ),
	.prn(vcc));
defparam \mem[0][44] .is_wysiwyg = "true";
defparam \mem[0][44] .power_up = "low";

dffeas \mem[1][45] (
	.clk(clk),
	.d(\mem~45_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][45]~q ),
	.prn(vcc));
defparam \mem[1][45] .is_wysiwyg = "true";
defparam \mem[1][45] .power_up = "low";

cycloneive_lcell_comb \mem~45 (
	.dataa(\mem[1][45]~q ),
	.datab(q_a_45),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~45_combout ),
	.cout());
defparam \mem~45 .lut_mask = 16'hAACC;
defparam \mem~45 .sum_lutc_input = "datac";

dffeas \mem[0][45] (
	.clk(clk),
	.d(\mem~45_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][45]~q ),
	.prn(vcc));
defparam \mem[0][45] .is_wysiwyg = "true";
defparam \mem[0][45] .power_up = "low";

dffeas \mem[1][46] (
	.clk(clk),
	.d(\mem~46_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][46]~q ),
	.prn(vcc));
defparam \mem[1][46] .is_wysiwyg = "true";
defparam \mem[1][46] .power_up = "low";

cycloneive_lcell_comb \mem~46 (
	.dataa(\mem[1][46]~q ),
	.datab(q_a_46),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~46_combout ),
	.cout());
defparam \mem~46 .lut_mask = 16'hAACC;
defparam \mem~46 .sum_lutc_input = "datac";

dffeas \mem[0][46] (
	.clk(clk),
	.d(\mem~46_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][46]~q ),
	.prn(vcc));
defparam \mem[0][46] .is_wysiwyg = "true";
defparam \mem[0][46] .power_up = "low";

dffeas \mem[1][47] (
	.clk(clk),
	.d(\mem~47_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][47]~q ),
	.prn(vcc));
defparam \mem[1][47] .is_wysiwyg = "true";
defparam \mem[1][47] .power_up = "low";

cycloneive_lcell_comb \mem~47 (
	.dataa(\mem[1][47]~q ),
	.datab(q_a_47),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~47_combout ),
	.cout());
defparam \mem~47 .lut_mask = 16'hAACC;
defparam \mem~47 .sum_lutc_input = "datac";

dffeas \mem[0][47] (
	.clk(clk),
	.d(\mem~47_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][47]~q ),
	.prn(vcc));
defparam \mem[0][47] .is_wysiwyg = "true";
defparam \mem[0][47] .power_up = "low";

dffeas \mem[1][48] (
	.clk(clk),
	.d(\mem~48_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][48]~q ),
	.prn(vcc));
defparam \mem[1][48] .is_wysiwyg = "true";
defparam \mem[1][48] .power_up = "low";

cycloneive_lcell_comb \mem~48 (
	.dataa(\mem[1][48]~q ),
	.datab(q_a_48),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~48_combout ),
	.cout());
defparam \mem~48 .lut_mask = 16'hAACC;
defparam \mem~48 .sum_lutc_input = "datac";

dffeas \mem[0][48] (
	.clk(clk),
	.d(\mem~48_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][48]~q ),
	.prn(vcc));
defparam \mem[0][48] .is_wysiwyg = "true";
defparam \mem[0][48] .power_up = "low";

dffeas \mem[1][49] (
	.clk(clk),
	.d(\mem~49_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][49]~q ),
	.prn(vcc));
defparam \mem[1][49] .is_wysiwyg = "true";
defparam \mem[1][49] .power_up = "low";

cycloneive_lcell_comb \mem~49 (
	.dataa(\mem[1][49]~q ),
	.datab(q_a_49),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~49_combout ),
	.cout());
defparam \mem~49 .lut_mask = 16'hAACC;
defparam \mem~49 .sum_lutc_input = "datac";

dffeas \mem[0][49] (
	.clk(clk),
	.d(\mem~49_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][49]~q ),
	.prn(vcc));
defparam \mem[0][49] .is_wysiwyg = "true";
defparam \mem[0][49] .power_up = "low";

dffeas \mem[1][50] (
	.clk(clk),
	.d(\mem~50_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][50]~q ),
	.prn(vcc));
defparam \mem[1][50] .is_wysiwyg = "true";
defparam \mem[1][50] .power_up = "low";

cycloneive_lcell_comb \mem~50 (
	.dataa(\mem[1][50]~q ),
	.datab(q_a_50),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~50_combout ),
	.cout());
defparam \mem~50 .lut_mask = 16'hAACC;
defparam \mem~50 .sum_lutc_input = "datac";

dffeas \mem[0][50] (
	.clk(clk),
	.d(\mem~50_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][50]~q ),
	.prn(vcc));
defparam \mem[0][50] .is_wysiwyg = "true";
defparam \mem[0][50] .power_up = "low";

dffeas \mem[1][51] (
	.clk(clk),
	.d(\mem~51_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][51]~q ),
	.prn(vcc));
defparam \mem[1][51] .is_wysiwyg = "true";
defparam \mem[1][51] .power_up = "low";

cycloneive_lcell_comb \mem~51 (
	.dataa(\mem[1][51]~q ),
	.datab(q_a_51),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~51_combout ),
	.cout());
defparam \mem~51 .lut_mask = 16'hAACC;
defparam \mem~51 .sum_lutc_input = "datac";

dffeas \mem[0][51] (
	.clk(clk),
	.d(\mem~51_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][51]~q ),
	.prn(vcc));
defparam \mem[0][51] .is_wysiwyg = "true";
defparam \mem[0][51] .power_up = "low";

dffeas \mem[1][52] (
	.clk(clk),
	.d(\mem~52_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][52]~q ),
	.prn(vcc));
defparam \mem[1][52] .is_wysiwyg = "true";
defparam \mem[1][52] .power_up = "low";

cycloneive_lcell_comb \mem~52 (
	.dataa(\mem[1][52]~q ),
	.datab(q_a_52),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~52_combout ),
	.cout());
defparam \mem~52 .lut_mask = 16'hAACC;
defparam \mem~52 .sum_lutc_input = "datac";

dffeas \mem[0][52] (
	.clk(clk),
	.d(\mem~52_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][52]~q ),
	.prn(vcc));
defparam \mem[0][52] .is_wysiwyg = "true";
defparam \mem[0][52] .power_up = "low";

dffeas \mem[1][53] (
	.clk(clk),
	.d(\mem~53_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][53]~q ),
	.prn(vcc));
defparam \mem[1][53] .is_wysiwyg = "true";
defparam \mem[1][53] .power_up = "low";

cycloneive_lcell_comb \mem~53 (
	.dataa(\mem[1][53]~q ),
	.datab(q_a_53),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~53_combout ),
	.cout());
defparam \mem~53 .lut_mask = 16'hAACC;
defparam \mem~53 .sum_lutc_input = "datac";

dffeas \mem[0][53] (
	.clk(clk),
	.d(\mem~53_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][53]~q ),
	.prn(vcc));
defparam \mem[0][53] .is_wysiwyg = "true";
defparam \mem[0][53] .power_up = "low";

dffeas \mem[1][54] (
	.clk(clk),
	.d(\mem~54_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][54]~q ),
	.prn(vcc));
defparam \mem[1][54] .is_wysiwyg = "true";
defparam \mem[1][54] .power_up = "low";

cycloneive_lcell_comb \mem~54 (
	.dataa(\mem[1][54]~q ),
	.datab(q_a_54),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~54_combout ),
	.cout());
defparam \mem~54 .lut_mask = 16'hAACC;
defparam \mem~54 .sum_lutc_input = "datac";

dffeas \mem[0][54] (
	.clk(clk),
	.d(\mem~54_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][54]~q ),
	.prn(vcc));
defparam \mem[0][54] .is_wysiwyg = "true";
defparam \mem[0][54] .power_up = "low";

dffeas \mem[1][55] (
	.clk(clk),
	.d(\mem~55_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][55]~q ),
	.prn(vcc));
defparam \mem[1][55] .is_wysiwyg = "true";
defparam \mem[1][55] .power_up = "low";

cycloneive_lcell_comb \mem~55 (
	.dataa(\mem[1][55]~q ),
	.datab(q_a_55),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~55_combout ),
	.cout());
defparam \mem~55 .lut_mask = 16'hAACC;
defparam \mem~55 .sum_lutc_input = "datac";

dffeas \mem[0][55] (
	.clk(clk),
	.d(\mem~55_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][55]~q ),
	.prn(vcc));
defparam \mem[0][55] .is_wysiwyg = "true";
defparam \mem[0][55] .power_up = "low";

dffeas \mem[1][56] (
	.clk(clk),
	.d(\mem~56_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][56]~q ),
	.prn(vcc));
defparam \mem[1][56] .is_wysiwyg = "true";
defparam \mem[1][56] .power_up = "low";

cycloneive_lcell_comb \mem~56 (
	.dataa(\mem[1][56]~q ),
	.datab(q_a_56),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~56_combout ),
	.cout());
defparam \mem~56 .lut_mask = 16'hAACC;
defparam \mem~56 .sum_lutc_input = "datac";

dffeas \mem[0][56] (
	.clk(clk),
	.d(\mem~56_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][56]~q ),
	.prn(vcc));
defparam \mem[0][56] .is_wysiwyg = "true";
defparam \mem[0][56] .power_up = "low";

dffeas \mem[1][57] (
	.clk(clk),
	.d(\mem~57_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][57]~q ),
	.prn(vcc));
defparam \mem[1][57] .is_wysiwyg = "true";
defparam \mem[1][57] .power_up = "low";

cycloneive_lcell_comb \mem~57 (
	.dataa(\mem[1][57]~q ),
	.datab(q_a_57),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~57_combout ),
	.cout());
defparam \mem~57 .lut_mask = 16'hAACC;
defparam \mem~57 .sum_lutc_input = "datac";

dffeas \mem[0][57] (
	.clk(clk),
	.d(\mem~57_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][57]~q ),
	.prn(vcc));
defparam \mem[0][57] .is_wysiwyg = "true";
defparam \mem[0][57] .power_up = "low";

dffeas \mem[1][58] (
	.clk(clk),
	.d(\mem~58_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][58]~q ),
	.prn(vcc));
defparam \mem[1][58] .is_wysiwyg = "true";
defparam \mem[1][58] .power_up = "low";

cycloneive_lcell_comb \mem~58 (
	.dataa(\mem[1][58]~q ),
	.datab(q_a_58),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~58_combout ),
	.cout());
defparam \mem~58 .lut_mask = 16'hAACC;
defparam \mem~58 .sum_lutc_input = "datac";

dffeas \mem[0][58] (
	.clk(clk),
	.d(\mem~58_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][58]~q ),
	.prn(vcc));
defparam \mem[0][58] .is_wysiwyg = "true";
defparam \mem[0][58] .power_up = "low";

dffeas \mem[1][59] (
	.clk(clk),
	.d(\mem~59_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][59]~q ),
	.prn(vcc));
defparam \mem[1][59] .is_wysiwyg = "true";
defparam \mem[1][59] .power_up = "low";

cycloneive_lcell_comb \mem~59 (
	.dataa(\mem[1][59]~q ),
	.datab(q_a_59),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~59_combout ),
	.cout());
defparam \mem~59 .lut_mask = 16'hAACC;
defparam \mem~59 .sum_lutc_input = "datac";

dffeas \mem[0][59] (
	.clk(clk),
	.d(\mem~59_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][59]~q ),
	.prn(vcc));
defparam \mem[0][59] .is_wysiwyg = "true";
defparam \mem[0][59] .power_up = "low";

dffeas \mem[1][60] (
	.clk(clk),
	.d(\mem~60_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][60]~q ),
	.prn(vcc));
defparam \mem[1][60] .is_wysiwyg = "true";
defparam \mem[1][60] .power_up = "low";

cycloneive_lcell_comb \mem~60 (
	.dataa(\mem[1][60]~q ),
	.datab(q_a_60),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~60_combout ),
	.cout());
defparam \mem~60 .lut_mask = 16'hAACC;
defparam \mem~60 .sum_lutc_input = "datac";

dffeas \mem[0][60] (
	.clk(clk),
	.d(\mem~60_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][60]~q ),
	.prn(vcc));
defparam \mem[0][60] .is_wysiwyg = "true";
defparam \mem[0][60] .power_up = "low";

dffeas \mem[1][61] (
	.clk(clk),
	.d(\mem~61_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][61]~q ),
	.prn(vcc));
defparam \mem[1][61] .is_wysiwyg = "true";
defparam \mem[1][61] .power_up = "low";

cycloneive_lcell_comb \mem~61 (
	.dataa(\mem[1][61]~q ),
	.datab(q_a_61),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~61_combout ),
	.cout());
defparam \mem~61 .lut_mask = 16'hAACC;
defparam \mem~61 .sum_lutc_input = "datac";

dffeas \mem[0][61] (
	.clk(clk),
	.d(\mem~61_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][61]~q ),
	.prn(vcc));
defparam \mem[0][61] .is_wysiwyg = "true";
defparam \mem[0][61] .power_up = "low";

dffeas \mem[1][62] (
	.clk(clk),
	.d(\mem~62_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][62]~q ),
	.prn(vcc));
defparam \mem[1][62] .is_wysiwyg = "true";
defparam \mem[1][62] .power_up = "low";

cycloneive_lcell_comb \mem~62 (
	.dataa(\mem[1][62]~q ),
	.datab(q_a_62),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~62_combout ),
	.cout());
defparam \mem~62 .lut_mask = 16'hAACC;
defparam \mem~62 .sum_lutc_input = "datac";

dffeas \mem[0][62] (
	.clk(clk),
	.d(\mem~62_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][62]~q ),
	.prn(vcc));
defparam \mem[0][62] .is_wysiwyg = "true";
defparam \mem[0][62] .power_up = "low";

dffeas \mem[1][63] (
	.clk(clk),
	.d(\mem~63_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][63]~q ),
	.prn(vcc));
defparam \mem[1][63] .is_wysiwyg = "true";
defparam \mem[1][63] .power_up = "low";

cycloneive_lcell_comb \mem~63 (
	.dataa(\mem[1][63]~q ),
	.datab(q_a_63),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~63_combout ),
	.cout());
defparam \mem~63 .lut_mask = 16'hAACC;
defparam \mem~63 .sum_lutc_input = "datac";

dffeas \mem[0][63] (
	.clk(clk),
	.d(\mem~63_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][63]~q ),
	.prn(vcc));
defparam \mem[0][63] .is_wysiwyg = "true";
defparam \mem[0][63] .power_up = "low";

endmodule

module cycloneiv_altera_avalon_sc_fifo_1 (
	clk,
	mem_144_0,
	mem_106_0,
	mem_107_0,
	mem_used_0,
	mem_158_0,
	rp_valid,
	mem_145_0,
	mem_159_0,
	mem_121_0,
	mem_120_0,
	mem_119_0,
	mem_118_0,
	mem_117_0,
	mem_116_0,
	mem_115_0,
	mem_113_0,
	mem_114_0,
	last_packet_beat,
	reset,
	waitrequest_reset_override,
	in_data_reg_144,
	mem_used_1,
	WideOr0,
	in_data_reg_106,
	in_data_reg_107,
	out_valid_reg,
	m0_write,
	source0_data_71,
	WideOr01,
	nxt_out_eop,
	WideOr02,
	in_data_reg_145,
	out_uncomp_byte_cnt_reg_11,
	stateST_UNCOMP_WR_SUBBURST,
	out_uncomp_byte_cnt_reg_10,
	out_uncomp_byte_cnt_reg_9,
	out_uncomp_byte_cnt_reg_8,
	out_uncomp_byte_cnt_reg_7,
	out_uncomp_byte_cnt_reg_6,
	out_uncomp_byte_cnt_reg_5,
	out_uncomp_byte_cnt_reg_3,
	out_byte_cnt_reg_3,
	out_uncomp_byte_cnt_reg_4)/* synthesis synthesis_greybox=0 */;
input 	clk;
output 	mem_144_0;
output 	mem_106_0;
output 	mem_107_0;
output 	mem_used_0;
output 	mem_158_0;
input 	rp_valid;
output 	mem_145_0;
output 	mem_159_0;
output 	mem_121_0;
output 	mem_120_0;
output 	mem_119_0;
output 	mem_118_0;
output 	mem_117_0;
output 	mem_116_0;
output 	mem_115_0;
output 	mem_113_0;
output 	mem_114_0;
input 	last_packet_beat;
input 	reset;
input 	waitrequest_reset_override;
input 	in_data_reg_144;
output 	mem_used_1;
input 	WideOr0;
input 	in_data_reg_106;
input 	in_data_reg_107;
input 	out_valid_reg;
input 	m0_write;
input 	source0_data_71;
input 	WideOr01;
input 	nxt_out_eop;
input 	WideOr02;
input 	in_data_reg_145;
input 	out_uncomp_byte_cnt_reg_11;
input 	stateST_UNCOMP_WR_SUBBURST;
input 	out_uncomp_byte_cnt_reg_10;
input 	out_uncomp_byte_cnt_reg_9;
input 	out_uncomp_byte_cnt_reg_8;
input 	out_uncomp_byte_cnt_reg_7;
input 	out_uncomp_byte_cnt_reg_6;
input 	out_uncomp_byte_cnt_reg_5;
input 	out_uncomp_byte_cnt_reg_3;
input 	out_byte_cnt_reg_3;
input 	out_uncomp_byte_cnt_reg_4;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \mem[1][144]~q ;
wire \mem~2_combout ;
wire \read~0_combout ;
wire \always0~0_combout ;
wire \mem[1][106]~q ;
wire \mem~3_combout ;
wire \mem[1][107]~q ;
wire \mem~4_combout ;
wire \write~0_combout ;
wire \write~1_combout ;
wire \mem_used[0]~0_combout ;
wire \mem~5_combout ;
wire \mem[1][158]~q ;
wire \mem~18_combout ;
wire \mem[1][145]~q ;
wire \mem~6_combout ;
wire \mem[1][159]~q ;
wire \mem~7_combout ;
wire \mem[1][121]~q ;
wire \mem~8_combout ;
wire \mem[1][120]~q ;
wire \mem~9_combout ;
wire \mem[1][119]~q ;
wire \mem~10_combout ;
wire \mem[1][118]~q ;
wire \mem~11_combout ;
wire \mem[1][117]~q ;
wire \mem~12_combout ;
wire \mem[1][116]~q ;
wire \mem~13_combout ;
wire \mem[1][115]~q ;
wire \mem~14_combout ;
wire \mem~15_combout ;
wire \mem[1][113]~q ;
wire \mem~16_combout ;
wire \mem[1][114]~q ;
wire \mem~17_combout ;
wire \mem_used[1]~1_combout ;


dffeas \mem[0][144] (
	.clk(clk),
	.d(\mem~2_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_144_0),
	.prn(vcc));
defparam \mem[0][144] .is_wysiwyg = "true";
defparam \mem[0][144] .power_up = "low";

dffeas \mem[0][106] (
	.clk(clk),
	.d(\mem~3_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_106_0),
	.prn(vcc));
defparam \mem[0][106] .is_wysiwyg = "true";
defparam \mem[0][106] .power_up = "low";

dffeas \mem[0][107] (
	.clk(clk),
	.d(\mem~4_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_107_0),
	.prn(vcc));
defparam \mem[0][107] .is_wysiwyg = "true";
defparam \mem[0][107] .power_up = "low";

dffeas \mem_used[0] (
	.clk(clk),
	.d(\mem_used[0]~0_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(mem_used_0),
	.prn(vcc));
defparam \mem_used[0] .is_wysiwyg = "true";
defparam \mem_used[0] .power_up = "low";

dffeas \mem[0][158] (
	.clk(clk),
	.d(\mem~18_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_158_0),
	.prn(vcc));
defparam \mem[0][158] .is_wysiwyg = "true";
defparam \mem[0][158] .power_up = "low";

dffeas \mem[0][145] (
	.clk(clk),
	.d(\mem~6_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_145_0),
	.prn(vcc));
defparam \mem[0][145] .is_wysiwyg = "true";
defparam \mem[0][145] .power_up = "low";

dffeas \mem[0][159] (
	.clk(clk),
	.d(\mem~7_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_159_0),
	.prn(vcc));
defparam \mem[0][159] .is_wysiwyg = "true";
defparam \mem[0][159] .power_up = "low";

dffeas \mem[0][121] (
	.clk(clk),
	.d(\mem~8_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_121_0),
	.prn(vcc));
defparam \mem[0][121] .is_wysiwyg = "true";
defparam \mem[0][121] .power_up = "low";

dffeas \mem[0][120] (
	.clk(clk),
	.d(\mem~9_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_120_0),
	.prn(vcc));
defparam \mem[0][120] .is_wysiwyg = "true";
defparam \mem[0][120] .power_up = "low";

dffeas \mem[0][119] (
	.clk(clk),
	.d(\mem~10_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_119_0),
	.prn(vcc));
defparam \mem[0][119] .is_wysiwyg = "true";
defparam \mem[0][119] .power_up = "low";

dffeas \mem[0][118] (
	.clk(clk),
	.d(\mem~11_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_118_0),
	.prn(vcc));
defparam \mem[0][118] .is_wysiwyg = "true";
defparam \mem[0][118] .power_up = "low";

dffeas \mem[0][117] (
	.clk(clk),
	.d(\mem~12_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_117_0),
	.prn(vcc));
defparam \mem[0][117] .is_wysiwyg = "true";
defparam \mem[0][117] .power_up = "low";

dffeas \mem[0][116] (
	.clk(clk),
	.d(\mem~13_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_116_0),
	.prn(vcc));
defparam \mem[0][116] .is_wysiwyg = "true";
defparam \mem[0][116] .power_up = "low";

dffeas \mem[0][115] (
	.clk(clk),
	.d(\mem~14_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_115_0),
	.prn(vcc));
defparam \mem[0][115] .is_wysiwyg = "true";
defparam \mem[0][115] .power_up = "low";

dffeas \mem[0][113] (
	.clk(clk),
	.d(\mem~16_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_113_0),
	.prn(vcc));
defparam \mem[0][113] .is_wysiwyg = "true";
defparam \mem[0][113] .power_up = "low";

dffeas \mem[0][114] (
	.clk(clk),
	.d(\mem~17_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_114_0),
	.prn(vcc));
defparam \mem[0][114] .is_wysiwyg = "true";
defparam \mem[0][114] .power_up = "low";

dffeas \mem_used[1] (
	.clk(clk),
	.d(\mem_used[1]~1_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(mem_used_1),
	.prn(vcc));
defparam \mem_used[1] .is_wysiwyg = "true";
defparam \mem_used[1] .power_up = "low";

dffeas \mem[1][144] (
	.clk(clk),
	.d(\mem~2_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][144]~q ),
	.prn(vcc));
defparam \mem[1][144] .is_wysiwyg = "true";
defparam \mem[1][144] .power_up = "low";

cycloneive_lcell_comb \mem~2 (
	.dataa(\mem[1][144]~q ),
	.datab(in_data_reg_144),
	.datac(gnd),
	.datad(mem_used_1),
	.cin(gnd),
	.combout(\mem~2_combout ),
	.cout());
defparam \mem~2 .lut_mask = 16'hAACC;
defparam \mem~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \read~0 (
	.dataa(last_packet_beat),
	.datab(mem_158_0),
	.datac(rp_valid),
	.datad(WideOr0),
	.cin(gnd),
	.combout(\read~0_combout ),
	.cout());
defparam \read~0 .lut_mask = 16'h008A;
defparam \read~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \always0~0 (
	.dataa(\read~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(mem_used_0),
	.cin(gnd),
	.combout(\always0~0_combout ),
	.cout());
defparam \always0~0 .lut_mask = 16'hAAFF;
defparam \always0~0 .sum_lutc_input = "datac";

dffeas \mem[1][106] (
	.clk(clk),
	.d(\mem~3_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][106]~q ),
	.prn(vcc));
defparam \mem[1][106] .is_wysiwyg = "true";
defparam \mem[1][106] .power_up = "low";

cycloneive_lcell_comb \mem~3 (
	.dataa(\mem[1][106]~q ),
	.datab(in_data_reg_106),
	.datac(gnd),
	.datad(mem_used_1),
	.cin(gnd),
	.combout(\mem~3_combout ),
	.cout());
defparam \mem~3 .lut_mask = 16'hAACC;
defparam \mem~3 .sum_lutc_input = "datac";

dffeas \mem[1][107] (
	.clk(clk),
	.d(\mem~4_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][107]~q ),
	.prn(vcc));
defparam \mem[1][107] .is_wysiwyg = "true";
defparam \mem[1][107] .power_up = "low";

cycloneive_lcell_comb \mem~4 (
	.dataa(\mem[1][107]~q ),
	.datab(in_data_reg_107),
	.datac(gnd),
	.datad(mem_used_1),
	.cin(gnd),
	.combout(\mem~4_combout ),
	.cout());
defparam \mem~4 .lut_mask = 16'hAACC;
defparam \mem~4 .sum_lutc_input = "datac";

cycloneive_lcell_comb \write~0 (
	.dataa(m0_write),
	.datab(waitrequest_reset_override),
	.datac(source0_data_71),
	.datad(WideOr01),
	.cin(gnd),
	.combout(\write~0_combout ),
	.cout());
defparam \write~0 .lut_mask = 16'h888A;
defparam \write~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \write~1 (
	.dataa(\write~0_combout ),
	.datab(in_data_reg_107),
	.datac(in_data_reg_106),
	.datad(nxt_out_eop),
	.cin(gnd),
	.combout(\write~1_combout ),
	.cout());
defparam \write~1 .lut_mask = 16'hA888;
defparam \write~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem_used[0]~0 (
	.dataa(\write~1_combout ),
	.datab(mem_used_0),
	.datac(mem_used_1),
	.datad(\read~0_combout ),
	.cin(gnd),
	.combout(\mem_used[0]~0_combout ),
	.cout());
defparam \mem_used[0]~0 .lut_mask = 16'hEAEE;
defparam \mem_used[0]~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~5 (
	.dataa(in_data_reg_106),
	.datab(nxt_out_eop),
	.datac(in_data_reg_107),
	.datad(WideOr02),
	.cin(gnd),
	.combout(\mem~5_combout ),
	.cout());
defparam \mem~5 .lut_mask = 16'h88F8;
defparam \mem~5 .sum_lutc_input = "datac";

dffeas \mem[1][158] (
	.clk(clk),
	.d(\mem~18_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][158]~q ),
	.prn(vcc));
defparam \mem[1][158] .is_wysiwyg = "true";
defparam \mem[1][158] .power_up = "low";

cycloneive_lcell_comb \mem~18 (
	.dataa(out_valid_reg),
	.datab(mem_used_1),
	.datac(\mem~5_combout ),
	.datad(\mem[1][158]~q ),
	.cin(gnd),
	.combout(\mem~18_combout ),
	.cout());
defparam \mem~18 .lut_mask = 16'hEC20;
defparam \mem~18 .sum_lutc_input = "datac";

dffeas \mem[1][145] (
	.clk(clk),
	.d(\mem~6_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][145]~q ),
	.prn(vcc));
defparam \mem[1][145] .is_wysiwyg = "true";
defparam \mem[1][145] .power_up = "low";

cycloneive_lcell_comb \mem~6 (
	.dataa(\mem[1][145]~q ),
	.datab(in_data_reg_145),
	.datac(gnd),
	.datad(mem_used_1),
	.cin(gnd),
	.combout(\mem~6_combout ),
	.cout());
defparam \mem~6 .lut_mask = 16'hAACC;
defparam \mem~6 .sum_lutc_input = "datac";

dffeas \mem[1][159] (
	.clk(clk),
	.d(\mem~7_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][159]~q ),
	.prn(vcc));
defparam \mem[1][159] .is_wysiwyg = "true";
defparam \mem[1][159] .power_up = "low";

cycloneive_lcell_comb \mem~7 (
	.dataa(\mem[1][159]~q ),
	.datab(nxt_out_eop),
	.datac(gnd),
	.datad(mem_used_1),
	.cin(gnd),
	.combout(\mem~7_combout ),
	.cout());
defparam \mem~7 .lut_mask = 16'hAACC;
defparam \mem~7 .sum_lutc_input = "datac";

dffeas \mem[1][121] (
	.clk(clk),
	.d(\mem~8_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][121]~q ),
	.prn(vcc));
defparam \mem[1][121] .is_wysiwyg = "true";
defparam \mem[1][121] .power_up = "low";

cycloneive_lcell_comb \mem~8 (
	.dataa(\mem[1][121]~q ),
	.datab(out_uncomp_byte_cnt_reg_11),
	.datac(stateST_UNCOMP_WR_SUBBURST),
	.datad(mem_used_1),
	.cin(gnd),
	.combout(\mem~8_combout ),
	.cout());
defparam \mem~8 .lut_mask = 16'hAAC0;
defparam \mem~8 .sum_lutc_input = "datac";

dffeas \mem[1][120] (
	.clk(clk),
	.d(\mem~9_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][120]~q ),
	.prn(vcc));
defparam \mem[1][120] .is_wysiwyg = "true";
defparam \mem[1][120] .power_up = "low";

cycloneive_lcell_comb \mem~9 (
	.dataa(\mem[1][120]~q ),
	.datab(stateST_UNCOMP_WR_SUBBURST),
	.datac(out_uncomp_byte_cnt_reg_10),
	.datad(mem_used_1),
	.cin(gnd),
	.combout(\mem~9_combout ),
	.cout());
defparam \mem~9 .lut_mask = 16'hAAC0;
defparam \mem~9 .sum_lutc_input = "datac";

dffeas \mem[1][119] (
	.clk(clk),
	.d(\mem~10_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][119]~q ),
	.prn(vcc));
defparam \mem[1][119] .is_wysiwyg = "true";
defparam \mem[1][119] .power_up = "low";

cycloneive_lcell_comb \mem~10 (
	.dataa(\mem[1][119]~q ),
	.datab(stateST_UNCOMP_WR_SUBBURST),
	.datac(out_uncomp_byte_cnt_reg_9),
	.datad(mem_used_1),
	.cin(gnd),
	.combout(\mem~10_combout ),
	.cout());
defparam \mem~10 .lut_mask = 16'hAAC0;
defparam \mem~10 .sum_lutc_input = "datac";

dffeas \mem[1][118] (
	.clk(clk),
	.d(\mem~11_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][118]~q ),
	.prn(vcc));
defparam \mem[1][118] .is_wysiwyg = "true";
defparam \mem[1][118] .power_up = "low";

cycloneive_lcell_comb \mem~11 (
	.dataa(\mem[1][118]~q ),
	.datab(stateST_UNCOMP_WR_SUBBURST),
	.datac(out_uncomp_byte_cnt_reg_8),
	.datad(mem_used_1),
	.cin(gnd),
	.combout(\mem~11_combout ),
	.cout());
defparam \mem~11 .lut_mask = 16'hAAC0;
defparam \mem~11 .sum_lutc_input = "datac";

dffeas \mem[1][117] (
	.clk(clk),
	.d(\mem~12_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][117]~q ),
	.prn(vcc));
defparam \mem[1][117] .is_wysiwyg = "true";
defparam \mem[1][117] .power_up = "low";

cycloneive_lcell_comb \mem~12 (
	.dataa(\mem[1][117]~q ),
	.datab(stateST_UNCOMP_WR_SUBBURST),
	.datac(out_uncomp_byte_cnt_reg_7),
	.datad(mem_used_1),
	.cin(gnd),
	.combout(\mem~12_combout ),
	.cout());
defparam \mem~12 .lut_mask = 16'hAAC0;
defparam \mem~12 .sum_lutc_input = "datac";

dffeas \mem[1][116] (
	.clk(clk),
	.d(\mem~13_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][116]~q ),
	.prn(vcc));
defparam \mem[1][116] .is_wysiwyg = "true";
defparam \mem[1][116] .power_up = "low";

cycloneive_lcell_comb \mem~13 (
	.dataa(\mem[1][116]~q ),
	.datab(stateST_UNCOMP_WR_SUBBURST),
	.datac(out_uncomp_byte_cnt_reg_6),
	.datad(mem_used_1),
	.cin(gnd),
	.combout(\mem~13_combout ),
	.cout());
defparam \mem~13 .lut_mask = 16'hAAC0;
defparam \mem~13 .sum_lutc_input = "datac";

dffeas \mem[1][115] (
	.clk(clk),
	.d(\mem~14_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][115]~q ),
	.prn(vcc));
defparam \mem[1][115] .is_wysiwyg = "true";
defparam \mem[1][115] .power_up = "low";

cycloneive_lcell_comb \mem~14 (
	.dataa(\mem[1][115]~q ),
	.datab(stateST_UNCOMP_WR_SUBBURST),
	.datac(out_uncomp_byte_cnt_reg_5),
	.datad(mem_used_1),
	.cin(gnd),
	.combout(\mem~14_combout ),
	.cout());
defparam \mem~14 .lut_mask = 16'hAAC0;
defparam \mem~14 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~15 (
	.dataa(out_uncomp_byte_cnt_reg_3),
	.datab(out_byte_cnt_reg_3),
	.datac(stateST_UNCOMP_WR_SUBBURST),
	.datad(mem_used_1),
	.cin(gnd),
	.combout(\mem~15_combout ),
	.cout());
defparam \mem~15 .lut_mask = 16'h00AC;
defparam \mem~15 .sum_lutc_input = "datac";

dffeas \mem[1][113] (
	.clk(clk),
	.d(\mem~16_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][113]~q ),
	.prn(vcc));
defparam \mem[1][113] .is_wysiwyg = "true";
defparam \mem[1][113] .power_up = "low";

cycloneive_lcell_comb \mem~16 (
	.dataa(\mem~15_combout ),
	.datab(mem_used_1),
	.datac(\mem[1][113]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem~16_combout ),
	.cout());
defparam \mem~16 .lut_mask = 16'hEAEA;
defparam \mem~16 .sum_lutc_input = "datac";

dffeas \mem[1][114] (
	.clk(clk),
	.d(\mem~17_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][114]~q ),
	.prn(vcc));
defparam \mem[1][114] .is_wysiwyg = "true";
defparam \mem[1][114] .power_up = "low";

cycloneive_lcell_comb \mem~17 (
	.dataa(\mem[1][114]~q ),
	.datab(stateST_UNCOMP_WR_SUBBURST),
	.datac(out_uncomp_byte_cnt_reg_4),
	.datad(mem_used_1),
	.cin(gnd),
	.combout(\mem~17_combout ),
	.cout());
defparam \mem~17 .lut_mask = 16'hAAC0;
defparam \mem~17 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem_used[1]~1 (
	.dataa(mem_used_1),
	.datab(mem_used_0),
	.datac(\write~1_combout ),
	.datad(\read~0_combout ),
	.cin(gnd),
	.combout(\mem_used[1]~1_combout ),
	.cout());
defparam \mem_used[1]~1 .lut_mask = 16'h82CA;
defparam \mem_used[1]~1 .sum_lutc_input = "datac";

endmodule

module cycloneiv_altera_avalon_sc_fifo_2 (
	clk,
	q_b_0,
	q_b_1,
	q_b_2,
	q_b_3,
	q_b_4,
	q_b_5,
	q_b_6,
	q_b_7,
	q_b_8,
	q_b_9,
	q_b_10,
	q_b_11,
	q_b_12,
	q_b_13,
	q_b_14,
	q_b_15,
	q_b_16,
	q_b_17,
	q_b_18,
	q_b_19,
	q_b_20,
	q_b_21,
	q_b_22,
	q_b_23,
	q_b_24,
	q_b_25,
	q_b_26,
	q_b_27,
	q_b_28,
	q_b_29,
	q_b_30,
	q_b_31,
	q_b_32,
	q_b_33,
	q_b_34,
	q_b_35,
	q_b_36,
	q_b_37,
	q_b_38,
	q_b_39,
	q_b_40,
	q_b_41,
	q_b_42,
	q_b_43,
	q_b_44,
	q_b_45,
	q_b_46,
	q_b_47,
	q_b_48,
	q_b_49,
	q_b_50,
	q_b_51,
	q_b_52,
	q_b_53,
	q_b_54,
	q_b_55,
	q_b_56,
	q_b_57,
	q_b_58,
	q_b_59,
	q_b_60,
	q_b_61,
	q_b_62,
	q_b_63,
	mem_used_0,
	mem_158_0,
	read_latency_shift_reg_0,
	mem_used_01,
	rp_valid,
	out_data_0,
	out_data_1,
	out_data_2,
	out_data_3,
	out_data_4,
	out_data_5,
	out_data_6,
	out_data_7,
	out_data_8,
	out_data_9,
	out_data_10,
	out_data_11,
	out_data_12,
	out_data_13,
	out_data_14,
	out_data_15,
	out_data_16,
	out_data_17,
	out_data_18,
	out_data_19,
	out_data_20,
	out_data_21,
	out_data_22,
	out_data_23,
	out_data_24,
	out_data_25,
	out_data_26,
	out_data_27,
	out_data_28,
	out_data_29,
	out_data_30,
	out_data_31,
	out_data_32,
	out_data_33,
	out_data_34,
	out_data_35,
	out_data_36,
	out_data_37,
	out_data_38,
	out_data_39,
	out_data_40,
	out_data_41,
	out_data_42,
	out_data_43,
	out_data_44,
	out_data_45,
	out_data_46,
	out_data_47,
	out_data_48,
	out_data_49,
	out_data_50,
	out_data_51,
	out_data_52,
	out_data_53,
	out_data_54,
	out_data_55,
	out_data_56,
	out_data_57,
	out_data_58,
	out_data_59,
	out_data_60,
	out_data_61,
	out_data_62,
	out_data_63,
	reset,
	WideOr0)/* synthesis synthesis_greybox=0 */;
input 	clk;
input 	q_b_0;
input 	q_b_1;
input 	q_b_2;
input 	q_b_3;
input 	q_b_4;
input 	q_b_5;
input 	q_b_6;
input 	q_b_7;
input 	q_b_8;
input 	q_b_9;
input 	q_b_10;
input 	q_b_11;
input 	q_b_12;
input 	q_b_13;
input 	q_b_14;
input 	q_b_15;
input 	q_b_16;
input 	q_b_17;
input 	q_b_18;
input 	q_b_19;
input 	q_b_20;
input 	q_b_21;
input 	q_b_22;
input 	q_b_23;
input 	q_b_24;
input 	q_b_25;
input 	q_b_26;
input 	q_b_27;
input 	q_b_28;
input 	q_b_29;
input 	q_b_30;
input 	q_b_31;
input 	q_b_32;
input 	q_b_33;
input 	q_b_34;
input 	q_b_35;
input 	q_b_36;
input 	q_b_37;
input 	q_b_38;
input 	q_b_39;
input 	q_b_40;
input 	q_b_41;
input 	q_b_42;
input 	q_b_43;
input 	q_b_44;
input 	q_b_45;
input 	q_b_46;
input 	q_b_47;
input 	q_b_48;
input 	q_b_49;
input 	q_b_50;
input 	q_b_51;
input 	q_b_52;
input 	q_b_53;
input 	q_b_54;
input 	q_b_55;
input 	q_b_56;
input 	q_b_57;
input 	q_b_58;
input 	q_b_59;
input 	q_b_60;
input 	q_b_61;
input 	q_b_62;
input 	q_b_63;
input 	mem_used_0;
input 	mem_158_0;
input 	read_latency_shift_reg_0;
output 	mem_used_01;
input 	rp_valid;
output 	out_data_0;
output 	out_data_1;
output 	out_data_2;
output 	out_data_3;
output 	out_data_4;
output 	out_data_5;
output 	out_data_6;
output 	out_data_7;
output 	out_data_8;
output 	out_data_9;
output 	out_data_10;
output 	out_data_11;
output 	out_data_12;
output 	out_data_13;
output 	out_data_14;
output 	out_data_15;
output 	out_data_16;
output 	out_data_17;
output 	out_data_18;
output 	out_data_19;
output 	out_data_20;
output 	out_data_21;
output 	out_data_22;
output 	out_data_23;
output 	out_data_24;
output 	out_data_25;
output 	out_data_26;
output 	out_data_27;
output 	out_data_28;
output 	out_data_29;
output 	out_data_30;
output 	out_data_31;
output 	out_data_32;
output 	out_data_33;
output 	out_data_34;
output 	out_data_35;
output 	out_data_36;
output 	out_data_37;
output 	out_data_38;
output 	out_data_39;
output 	out_data_40;
output 	out_data_41;
output 	out_data_42;
output 	out_data_43;
output 	out_data_44;
output 	out_data_45;
output 	out_data_46;
output 	out_data_47;
output 	out_data_48;
output 	out_data_49;
output 	out_data_50;
output 	out_data_51;
output 	out_data_52;
output 	out_data_53;
output 	out_data_54;
output 	out_data_55;
output 	out_data_56;
output 	out_data_57;
output 	out_data_58;
output 	out_data_59;
output 	out_data_60;
output 	out_data_61;
output 	out_data_62;
output 	out_data_63;
input 	reset;
input 	WideOr0;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \read~0_combout ;
wire \mem_used[1]~1_combout ;
wire \mem_used[1]~q ;
wire \mem_used[0]~0_combout ;
wire \mem[1][0]~q ;
wire \mem~0_combout ;
wire \always0~0_combout ;
wire \mem[0][0]~q ;
wire \mem[1][1]~q ;
wire \mem~1_combout ;
wire \mem[0][1]~q ;
wire \mem[1][2]~q ;
wire \mem~2_combout ;
wire \mem[0][2]~q ;
wire \mem[1][3]~q ;
wire \mem~3_combout ;
wire \mem[0][3]~q ;
wire \mem[1][4]~q ;
wire \mem~4_combout ;
wire \mem[0][4]~q ;
wire \mem[1][5]~q ;
wire \mem~5_combout ;
wire \mem[0][5]~q ;
wire \mem[1][6]~q ;
wire \mem~6_combout ;
wire \mem[0][6]~q ;
wire \mem[1][7]~q ;
wire \mem~7_combout ;
wire \mem[0][7]~q ;
wire \mem[1][8]~q ;
wire \mem~8_combout ;
wire \mem[0][8]~q ;
wire \mem[1][9]~q ;
wire \mem~9_combout ;
wire \mem[0][9]~q ;
wire \mem[1][10]~q ;
wire \mem~10_combout ;
wire \mem[0][10]~q ;
wire \mem[1][11]~q ;
wire \mem~11_combout ;
wire \mem[0][11]~q ;
wire \mem[1][12]~q ;
wire \mem~12_combout ;
wire \mem[0][12]~q ;
wire \mem[1][13]~q ;
wire \mem~13_combout ;
wire \mem[0][13]~q ;
wire \mem[1][14]~q ;
wire \mem~14_combout ;
wire \mem[0][14]~q ;
wire \mem[1][15]~q ;
wire \mem~15_combout ;
wire \mem[0][15]~q ;
wire \mem[1][16]~q ;
wire \mem~16_combout ;
wire \mem[0][16]~q ;
wire \mem[1][17]~q ;
wire \mem~17_combout ;
wire \mem[0][17]~q ;
wire \mem[1][18]~q ;
wire \mem~18_combout ;
wire \mem[0][18]~q ;
wire \mem[1][19]~q ;
wire \mem~19_combout ;
wire \mem[0][19]~q ;
wire \mem[1][20]~q ;
wire \mem~20_combout ;
wire \mem[0][20]~q ;
wire \mem[1][21]~q ;
wire \mem~21_combout ;
wire \mem[0][21]~q ;
wire \mem[1][22]~q ;
wire \mem~22_combout ;
wire \mem[0][22]~q ;
wire \mem[1][23]~q ;
wire \mem~23_combout ;
wire \mem[0][23]~q ;
wire \mem[1][24]~q ;
wire \mem~24_combout ;
wire \mem[0][24]~q ;
wire \mem[1][25]~q ;
wire \mem~25_combout ;
wire \mem[0][25]~q ;
wire \mem[1][26]~q ;
wire \mem~26_combout ;
wire \mem[0][26]~q ;
wire \mem[1][27]~q ;
wire \mem~27_combout ;
wire \mem[0][27]~q ;
wire \mem[1][28]~q ;
wire \mem~28_combout ;
wire \mem[0][28]~q ;
wire \mem[1][29]~q ;
wire \mem~29_combout ;
wire \mem[0][29]~q ;
wire \mem[1][30]~q ;
wire \mem~30_combout ;
wire \mem[0][30]~q ;
wire \mem[1][31]~q ;
wire \mem~31_combout ;
wire \mem[0][31]~q ;
wire \mem[1][32]~q ;
wire \mem~32_combout ;
wire \mem[0][32]~q ;
wire \mem[1][33]~q ;
wire \mem~33_combout ;
wire \mem[0][33]~q ;
wire \mem[1][34]~q ;
wire \mem~34_combout ;
wire \mem[0][34]~q ;
wire \mem[1][35]~q ;
wire \mem~35_combout ;
wire \mem[0][35]~q ;
wire \mem[1][36]~q ;
wire \mem~36_combout ;
wire \mem[0][36]~q ;
wire \mem[1][37]~q ;
wire \mem~37_combout ;
wire \mem[0][37]~q ;
wire \mem[1][38]~q ;
wire \mem~38_combout ;
wire \mem[0][38]~q ;
wire \mem[1][39]~q ;
wire \mem~39_combout ;
wire \mem[0][39]~q ;
wire \mem[1][40]~q ;
wire \mem~40_combout ;
wire \mem[0][40]~q ;
wire \mem[1][41]~q ;
wire \mem~41_combout ;
wire \mem[0][41]~q ;
wire \mem[1][42]~q ;
wire \mem~42_combout ;
wire \mem[0][42]~q ;
wire \mem[1][43]~q ;
wire \mem~43_combout ;
wire \mem[0][43]~q ;
wire \mem[1][44]~q ;
wire \mem~44_combout ;
wire \mem[0][44]~q ;
wire \mem[1][45]~q ;
wire \mem~45_combout ;
wire \mem[0][45]~q ;
wire \mem[1][46]~q ;
wire \mem~46_combout ;
wire \mem[0][46]~q ;
wire \mem[1][47]~q ;
wire \mem~47_combout ;
wire \mem[0][47]~q ;
wire \mem[1][48]~q ;
wire \mem~48_combout ;
wire \mem[0][48]~q ;
wire \mem[1][49]~q ;
wire \mem~49_combout ;
wire \mem[0][49]~q ;
wire \mem[1][50]~q ;
wire \mem~50_combout ;
wire \mem[0][50]~q ;
wire \mem[1][51]~q ;
wire \mem~51_combout ;
wire \mem[0][51]~q ;
wire \mem[1][52]~q ;
wire \mem~52_combout ;
wire \mem[0][52]~q ;
wire \mem[1][53]~q ;
wire \mem~53_combout ;
wire \mem[0][53]~q ;
wire \mem[1][54]~q ;
wire \mem~54_combout ;
wire \mem[0][54]~q ;
wire \mem[1][55]~q ;
wire \mem~55_combout ;
wire \mem[0][55]~q ;
wire \mem[1][56]~q ;
wire \mem~56_combout ;
wire \mem[0][56]~q ;
wire \mem[1][57]~q ;
wire \mem~57_combout ;
wire \mem[0][57]~q ;
wire \mem[1][58]~q ;
wire \mem~58_combout ;
wire \mem[0][58]~q ;
wire \mem[1][59]~q ;
wire \mem~59_combout ;
wire \mem[0][59]~q ;
wire \mem[1][60]~q ;
wire \mem~60_combout ;
wire \mem[0][60]~q ;
wire \mem[1][61]~q ;
wire \mem~61_combout ;
wire \mem[0][61]~q ;
wire \mem[1][62]~q ;
wire \mem~62_combout ;
wire \mem[0][62]~q ;
wire \mem[1][63]~q ;
wire \mem~63_combout ;
wire \mem[0][63]~q ;


dffeas \mem_used[0] (
	.clk(clk),
	.d(\mem_used[0]~0_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(mem_used_01),
	.prn(vcc));
defparam \mem_used[0] .is_wysiwyg = "true";
defparam \mem_used[0] .power_up = "low";

cycloneive_lcell_comb \out_data[0]~0 (
	.dataa(\mem[0][0]~q ),
	.datab(q_b_0),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_0),
	.cout());
defparam \out_data[0]~0 .lut_mask = 16'hAACA;
defparam \out_data[0]~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[1]~1 (
	.dataa(\mem[0][1]~q ),
	.datab(q_b_1),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_1),
	.cout());
defparam \out_data[1]~1 .lut_mask = 16'hAACA;
defparam \out_data[1]~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[2]~2 (
	.dataa(\mem[0][2]~q ),
	.datab(q_b_2),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_2),
	.cout());
defparam \out_data[2]~2 .lut_mask = 16'hAACA;
defparam \out_data[2]~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[3]~3 (
	.dataa(\mem[0][3]~q ),
	.datab(q_b_3),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_3),
	.cout());
defparam \out_data[3]~3 .lut_mask = 16'hAACA;
defparam \out_data[3]~3 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[4]~4 (
	.dataa(\mem[0][4]~q ),
	.datab(q_b_4),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_4),
	.cout());
defparam \out_data[4]~4 .lut_mask = 16'hAACA;
defparam \out_data[4]~4 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[5]~5 (
	.dataa(\mem[0][5]~q ),
	.datab(q_b_5),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_5),
	.cout());
defparam \out_data[5]~5 .lut_mask = 16'hAACA;
defparam \out_data[5]~5 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[6]~6 (
	.dataa(\mem[0][6]~q ),
	.datab(q_b_6),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_6),
	.cout());
defparam \out_data[6]~6 .lut_mask = 16'hAACA;
defparam \out_data[6]~6 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[7]~7 (
	.dataa(\mem[0][7]~q ),
	.datab(q_b_7),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_7),
	.cout());
defparam \out_data[7]~7 .lut_mask = 16'hAACA;
defparam \out_data[7]~7 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[8]~8 (
	.dataa(\mem[0][8]~q ),
	.datab(q_b_8),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_8),
	.cout());
defparam \out_data[8]~8 .lut_mask = 16'hAACA;
defparam \out_data[8]~8 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[9]~9 (
	.dataa(\mem[0][9]~q ),
	.datab(q_b_9),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_9),
	.cout());
defparam \out_data[9]~9 .lut_mask = 16'hAACA;
defparam \out_data[9]~9 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[10]~10 (
	.dataa(\mem[0][10]~q ),
	.datab(q_b_10),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_10),
	.cout());
defparam \out_data[10]~10 .lut_mask = 16'hAACA;
defparam \out_data[10]~10 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[11]~11 (
	.dataa(\mem[0][11]~q ),
	.datab(q_b_11),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_11),
	.cout());
defparam \out_data[11]~11 .lut_mask = 16'hAACA;
defparam \out_data[11]~11 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[12]~12 (
	.dataa(\mem[0][12]~q ),
	.datab(q_b_12),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_12),
	.cout());
defparam \out_data[12]~12 .lut_mask = 16'hAACA;
defparam \out_data[12]~12 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[13]~13 (
	.dataa(\mem[0][13]~q ),
	.datab(q_b_13),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_13),
	.cout());
defparam \out_data[13]~13 .lut_mask = 16'hAACA;
defparam \out_data[13]~13 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[14]~14 (
	.dataa(\mem[0][14]~q ),
	.datab(q_b_14),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_14),
	.cout());
defparam \out_data[14]~14 .lut_mask = 16'hAACA;
defparam \out_data[14]~14 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[15]~15 (
	.dataa(\mem[0][15]~q ),
	.datab(q_b_15),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_15),
	.cout());
defparam \out_data[15]~15 .lut_mask = 16'hAACA;
defparam \out_data[15]~15 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[16]~16 (
	.dataa(\mem[0][16]~q ),
	.datab(q_b_16),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_16),
	.cout());
defparam \out_data[16]~16 .lut_mask = 16'hAACA;
defparam \out_data[16]~16 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[17]~17 (
	.dataa(\mem[0][17]~q ),
	.datab(q_b_17),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_17),
	.cout());
defparam \out_data[17]~17 .lut_mask = 16'hAACA;
defparam \out_data[17]~17 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[18]~18 (
	.dataa(\mem[0][18]~q ),
	.datab(q_b_18),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_18),
	.cout());
defparam \out_data[18]~18 .lut_mask = 16'hAACA;
defparam \out_data[18]~18 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[19]~19 (
	.dataa(\mem[0][19]~q ),
	.datab(q_b_19),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_19),
	.cout());
defparam \out_data[19]~19 .lut_mask = 16'hAACA;
defparam \out_data[19]~19 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[20]~20 (
	.dataa(\mem[0][20]~q ),
	.datab(q_b_20),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_20),
	.cout());
defparam \out_data[20]~20 .lut_mask = 16'hAACA;
defparam \out_data[20]~20 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[21]~21 (
	.dataa(\mem[0][21]~q ),
	.datab(q_b_21),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_21),
	.cout());
defparam \out_data[21]~21 .lut_mask = 16'hAACA;
defparam \out_data[21]~21 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[22]~22 (
	.dataa(\mem[0][22]~q ),
	.datab(q_b_22),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_22),
	.cout());
defparam \out_data[22]~22 .lut_mask = 16'hAACA;
defparam \out_data[22]~22 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[23]~23 (
	.dataa(\mem[0][23]~q ),
	.datab(q_b_23),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_23),
	.cout());
defparam \out_data[23]~23 .lut_mask = 16'hAACA;
defparam \out_data[23]~23 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[24]~24 (
	.dataa(\mem[0][24]~q ),
	.datab(q_b_24),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_24),
	.cout());
defparam \out_data[24]~24 .lut_mask = 16'hAACA;
defparam \out_data[24]~24 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[25]~25 (
	.dataa(\mem[0][25]~q ),
	.datab(q_b_25),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_25),
	.cout());
defparam \out_data[25]~25 .lut_mask = 16'hAACA;
defparam \out_data[25]~25 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[26]~26 (
	.dataa(\mem[0][26]~q ),
	.datab(q_b_26),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_26),
	.cout());
defparam \out_data[26]~26 .lut_mask = 16'hAACA;
defparam \out_data[26]~26 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[27]~27 (
	.dataa(\mem[0][27]~q ),
	.datab(q_b_27),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_27),
	.cout());
defparam \out_data[27]~27 .lut_mask = 16'hAACA;
defparam \out_data[27]~27 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[28]~28 (
	.dataa(\mem[0][28]~q ),
	.datab(q_b_28),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_28),
	.cout());
defparam \out_data[28]~28 .lut_mask = 16'hAACA;
defparam \out_data[28]~28 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[29]~29 (
	.dataa(\mem[0][29]~q ),
	.datab(q_b_29),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_29),
	.cout());
defparam \out_data[29]~29 .lut_mask = 16'hAACA;
defparam \out_data[29]~29 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[30]~30 (
	.dataa(\mem[0][30]~q ),
	.datab(q_b_30),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_30),
	.cout());
defparam \out_data[30]~30 .lut_mask = 16'hAACA;
defparam \out_data[30]~30 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[31]~31 (
	.dataa(\mem[0][31]~q ),
	.datab(q_b_31),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_31),
	.cout());
defparam \out_data[31]~31 .lut_mask = 16'hAACA;
defparam \out_data[31]~31 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[32]~32 (
	.dataa(\mem[0][32]~q ),
	.datab(q_b_32),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_32),
	.cout());
defparam \out_data[32]~32 .lut_mask = 16'hAACA;
defparam \out_data[32]~32 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[33]~33 (
	.dataa(\mem[0][33]~q ),
	.datab(q_b_33),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_33),
	.cout());
defparam \out_data[33]~33 .lut_mask = 16'hAACA;
defparam \out_data[33]~33 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[34]~34 (
	.dataa(\mem[0][34]~q ),
	.datab(q_b_34),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_34),
	.cout());
defparam \out_data[34]~34 .lut_mask = 16'hAACA;
defparam \out_data[34]~34 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[35]~35 (
	.dataa(\mem[0][35]~q ),
	.datab(q_b_35),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_35),
	.cout());
defparam \out_data[35]~35 .lut_mask = 16'hAACA;
defparam \out_data[35]~35 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[36]~36 (
	.dataa(\mem[0][36]~q ),
	.datab(q_b_36),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_36),
	.cout());
defparam \out_data[36]~36 .lut_mask = 16'hAACA;
defparam \out_data[36]~36 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[37]~37 (
	.dataa(\mem[0][37]~q ),
	.datab(q_b_37),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_37),
	.cout());
defparam \out_data[37]~37 .lut_mask = 16'hAACA;
defparam \out_data[37]~37 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[38]~38 (
	.dataa(\mem[0][38]~q ),
	.datab(q_b_38),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_38),
	.cout());
defparam \out_data[38]~38 .lut_mask = 16'hAACA;
defparam \out_data[38]~38 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[39]~39 (
	.dataa(\mem[0][39]~q ),
	.datab(q_b_39),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_39),
	.cout());
defparam \out_data[39]~39 .lut_mask = 16'hAACA;
defparam \out_data[39]~39 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[40]~40 (
	.dataa(\mem[0][40]~q ),
	.datab(q_b_40),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_40),
	.cout());
defparam \out_data[40]~40 .lut_mask = 16'hAACA;
defparam \out_data[40]~40 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[41]~41 (
	.dataa(\mem[0][41]~q ),
	.datab(q_b_41),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_41),
	.cout());
defparam \out_data[41]~41 .lut_mask = 16'hAACA;
defparam \out_data[41]~41 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[42]~42 (
	.dataa(\mem[0][42]~q ),
	.datab(q_b_42),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_42),
	.cout());
defparam \out_data[42]~42 .lut_mask = 16'hAACA;
defparam \out_data[42]~42 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[43]~43 (
	.dataa(\mem[0][43]~q ),
	.datab(q_b_43),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_43),
	.cout());
defparam \out_data[43]~43 .lut_mask = 16'hAACA;
defparam \out_data[43]~43 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[44]~44 (
	.dataa(\mem[0][44]~q ),
	.datab(q_b_44),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_44),
	.cout());
defparam \out_data[44]~44 .lut_mask = 16'hAACA;
defparam \out_data[44]~44 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[45]~45 (
	.dataa(\mem[0][45]~q ),
	.datab(q_b_45),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_45),
	.cout());
defparam \out_data[45]~45 .lut_mask = 16'hAACA;
defparam \out_data[45]~45 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[46]~46 (
	.dataa(\mem[0][46]~q ),
	.datab(q_b_46),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_46),
	.cout());
defparam \out_data[46]~46 .lut_mask = 16'hAACA;
defparam \out_data[46]~46 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[47]~47 (
	.dataa(\mem[0][47]~q ),
	.datab(q_b_47),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_47),
	.cout());
defparam \out_data[47]~47 .lut_mask = 16'hAACA;
defparam \out_data[47]~47 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[48]~48 (
	.dataa(\mem[0][48]~q ),
	.datab(q_b_48),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_48),
	.cout());
defparam \out_data[48]~48 .lut_mask = 16'hAACA;
defparam \out_data[48]~48 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[49]~49 (
	.dataa(\mem[0][49]~q ),
	.datab(q_b_49),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_49),
	.cout());
defparam \out_data[49]~49 .lut_mask = 16'hAACA;
defparam \out_data[49]~49 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[50]~50 (
	.dataa(\mem[0][50]~q ),
	.datab(q_b_50),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_50),
	.cout());
defparam \out_data[50]~50 .lut_mask = 16'hAACA;
defparam \out_data[50]~50 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[51]~51 (
	.dataa(\mem[0][51]~q ),
	.datab(q_b_51),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_51),
	.cout());
defparam \out_data[51]~51 .lut_mask = 16'hAACA;
defparam \out_data[51]~51 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[52]~52 (
	.dataa(\mem[0][52]~q ),
	.datab(q_b_52),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_52),
	.cout());
defparam \out_data[52]~52 .lut_mask = 16'hAACA;
defparam \out_data[52]~52 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[53]~53 (
	.dataa(\mem[0][53]~q ),
	.datab(q_b_53),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_53),
	.cout());
defparam \out_data[53]~53 .lut_mask = 16'hAACA;
defparam \out_data[53]~53 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[54]~54 (
	.dataa(\mem[0][54]~q ),
	.datab(q_b_54),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_54),
	.cout());
defparam \out_data[54]~54 .lut_mask = 16'hAACA;
defparam \out_data[54]~54 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[55]~55 (
	.dataa(\mem[0][55]~q ),
	.datab(q_b_55),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_55),
	.cout());
defparam \out_data[55]~55 .lut_mask = 16'hAACA;
defparam \out_data[55]~55 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[56]~56 (
	.dataa(\mem[0][56]~q ),
	.datab(q_b_56),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_56),
	.cout());
defparam \out_data[56]~56 .lut_mask = 16'hAACA;
defparam \out_data[56]~56 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[57]~57 (
	.dataa(\mem[0][57]~q ),
	.datab(q_b_57),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_57),
	.cout());
defparam \out_data[57]~57 .lut_mask = 16'hAACA;
defparam \out_data[57]~57 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[58]~58 (
	.dataa(\mem[0][58]~q ),
	.datab(q_b_58),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_58),
	.cout());
defparam \out_data[58]~58 .lut_mask = 16'hAACA;
defparam \out_data[58]~58 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[59]~59 (
	.dataa(\mem[0][59]~q ),
	.datab(q_b_59),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_59),
	.cout());
defparam \out_data[59]~59 .lut_mask = 16'hAACA;
defparam \out_data[59]~59 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[60]~60 (
	.dataa(\mem[0][60]~q ),
	.datab(q_b_60),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_60),
	.cout());
defparam \out_data[60]~60 .lut_mask = 16'hAACA;
defparam \out_data[60]~60 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[61]~61 (
	.dataa(\mem[0][61]~q ),
	.datab(q_b_61),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_61),
	.cout());
defparam \out_data[61]~61 .lut_mask = 16'hAACA;
defparam \out_data[61]~61 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[62]~62 (
	.dataa(\mem[0][62]~q ),
	.datab(q_b_62),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_62),
	.cout());
defparam \out_data[62]~62 .lut_mask = 16'hAACA;
defparam \out_data[62]~62 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[63]~63 (
	.dataa(\mem[0][63]~q ),
	.datab(q_b_63),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(out_data_63),
	.cout());
defparam \out_data[63]~63 .lut_mask = 16'hAACA;
defparam \out_data[63]~63 .sum_lutc_input = "datac";

cycloneive_lcell_comb \read~0 (
	.dataa(mem_158_0),
	.datab(mem_used_0),
	.datac(rp_valid),
	.datad(WideOr0),
	.cin(gnd),
	.combout(\read~0_combout ),
	.cout());
defparam \read~0 .lut_mask = 16'h0007;
defparam \read~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem_used[1]~1 (
	.dataa(\mem_used[1]~q ),
	.datab(read_latency_shift_reg_0),
	.datac(mem_used_01),
	.datad(\read~0_combout ),
	.cin(gnd),
	.combout(\mem_used[1]~1_combout ),
	.cout());
defparam \mem_used[1]~1 .lut_mask = 16'h00EA;
defparam \mem_used[1]~1 .sum_lutc_input = "datac";

dffeas \mem_used[1] (
	.clk(clk),
	.d(\mem_used[1]~1_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem_used[1]~q ),
	.prn(vcc));
defparam \mem_used[1] .is_wysiwyg = "true";
defparam \mem_used[1] .power_up = "low";

cycloneive_lcell_comb \mem_used[0]~0 (
	.dataa(\mem_used[1]~q ),
	.datab(mem_used_01),
	.datac(read_latency_shift_reg_0),
	.datad(\read~0_combout ),
	.cin(gnd),
	.combout(\mem_used[0]~0_combout ),
	.cout());
defparam \mem_used[0]~0 .lut_mask = 16'hEADC;
defparam \mem_used[0]~0 .sum_lutc_input = "datac";

dffeas \mem[1][0] (
	.clk(clk),
	.d(\mem~0_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][0]~q ),
	.prn(vcc));
defparam \mem[1][0] .is_wysiwyg = "true";
defparam \mem[1][0] .power_up = "low";

cycloneive_lcell_comb \mem~0 (
	.dataa(\mem[1][0]~q ),
	.datab(q_b_0),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~0_combout ),
	.cout());
defparam \mem~0 .lut_mask = 16'hAACC;
defparam \mem~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \always0~0 (
	.dataa(\read~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(\always0~0_combout ),
	.cout());
defparam \always0~0 .lut_mask = 16'hAAFF;
defparam \always0~0 .sum_lutc_input = "datac";

dffeas \mem[0][0] (
	.clk(clk),
	.d(\mem~0_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][0]~q ),
	.prn(vcc));
defparam \mem[0][0] .is_wysiwyg = "true";
defparam \mem[0][0] .power_up = "low";

dffeas \mem[1][1] (
	.clk(clk),
	.d(\mem~1_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][1]~q ),
	.prn(vcc));
defparam \mem[1][1] .is_wysiwyg = "true";
defparam \mem[1][1] .power_up = "low";

cycloneive_lcell_comb \mem~1 (
	.dataa(\mem[1][1]~q ),
	.datab(q_b_1),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~1_combout ),
	.cout());
defparam \mem~1 .lut_mask = 16'hAACC;
defparam \mem~1 .sum_lutc_input = "datac";

dffeas \mem[0][1] (
	.clk(clk),
	.d(\mem~1_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][1]~q ),
	.prn(vcc));
defparam \mem[0][1] .is_wysiwyg = "true";
defparam \mem[0][1] .power_up = "low";

dffeas \mem[1][2] (
	.clk(clk),
	.d(\mem~2_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][2]~q ),
	.prn(vcc));
defparam \mem[1][2] .is_wysiwyg = "true";
defparam \mem[1][2] .power_up = "low";

cycloneive_lcell_comb \mem~2 (
	.dataa(\mem[1][2]~q ),
	.datab(q_b_2),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~2_combout ),
	.cout());
defparam \mem~2 .lut_mask = 16'hAACC;
defparam \mem~2 .sum_lutc_input = "datac";

dffeas \mem[0][2] (
	.clk(clk),
	.d(\mem~2_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][2]~q ),
	.prn(vcc));
defparam \mem[0][2] .is_wysiwyg = "true";
defparam \mem[0][2] .power_up = "low";

dffeas \mem[1][3] (
	.clk(clk),
	.d(\mem~3_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][3]~q ),
	.prn(vcc));
defparam \mem[1][3] .is_wysiwyg = "true";
defparam \mem[1][3] .power_up = "low";

cycloneive_lcell_comb \mem~3 (
	.dataa(\mem[1][3]~q ),
	.datab(q_b_3),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~3_combout ),
	.cout());
defparam \mem~3 .lut_mask = 16'hAACC;
defparam \mem~3 .sum_lutc_input = "datac";

dffeas \mem[0][3] (
	.clk(clk),
	.d(\mem~3_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][3]~q ),
	.prn(vcc));
defparam \mem[0][3] .is_wysiwyg = "true";
defparam \mem[0][3] .power_up = "low";

dffeas \mem[1][4] (
	.clk(clk),
	.d(\mem~4_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][4]~q ),
	.prn(vcc));
defparam \mem[1][4] .is_wysiwyg = "true";
defparam \mem[1][4] .power_up = "low";

cycloneive_lcell_comb \mem~4 (
	.dataa(\mem[1][4]~q ),
	.datab(q_b_4),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~4_combout ),
	.cout());
defparam \mem~4 .lut_mask = 16'hAACC;
defparam \mem~4 .sum_lutc_input = "datac";

dffeas \mem[0][4] (
	.clk(clk),
	.d(\mem~4_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][4]~q ),
	.prn(vcc));
defparam \mem[0][4] .is_wysiwyg = "true";
defparam \mem[0][4] .power_up = "low";

dffeas \mem[1][5] (
	.clk(clk),
	.d(\mem~5_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][5]~q ),
	.prn(vcc));
defparam \mem[1][5] .is_wysiwyg = "true";
defparam \mem[1][5] .power_up = "low";

cycloneive_lcell_comb \mem~5 (
	.dataa(\mem[1][5]~q ),
	.datab(q_b_5),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~5_combout ),
	.cout());
defparam \mem~5 .lut_mask = 16'hAACC;
defparam \mem~5 .sum_lutc_input = "datac";

dffeas \mem[0][5] (
	.clk(clk),
	.d(\mem~5_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][5]~q ),
	.prn(vcc));
defparam \mem[0][5] .is_wysiwyg = "true";
defparam \mem[0][5] .power_up = "low";

dffeas \mem[1][6] (
	.clk(clk),
	.d(\mem~6_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][6]~q ),
	.prn(vcc));
defparam \mem[1][6] .is_wysiwyg = "true";
defparam \mem[1][6] .power_up = "low";

cycloneive_lcell_comb \mem~6 (
	.dataa(\mem[1][6]~q ),
	.datab(q_b_6),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~6_combout ),
	.cout());
defparam \mem~6 .lut_mask = 16'hAACC;
defparam \mem~6 .sum_lutc_input = "datac";

dffeas \mem[0][6] (
	.clk(clk),
	.d(\mem~6_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][6]~q ),
	.prn(vcc));
defparam \mem[0][6] .is_wysiwyg = "true";
defparam \mem[0][6] .power_up = "low";

dffeas \mem[1][7] (
	.clk(clk),
	.d(\mem~7_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][7]~q ),
	.prn(vcc));
defparam \mem[1][7] .is_wysiwyg = "true";
defparam \mem[1][7] .power_up = "low";

cycloneive_lcell_comb \mem~7 (
	.dataa(\mem[1][7]~q ),
	.datab(q_b_7),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~7_combout ),
	.cout());
defparam \mem~7 .lut_mask = 16'hAACC;
defparam \mem~7 .sum_lutc_input = "datac";

dffeas \mem[0][7] (
	.clk(clk),
	.d(\mem~7_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][7]~q ),
	.prn(vcc));
defparam \mem[0][7] .is_wysiwyg = "true";
defparam \mem[0][7] .power_up = "low";

dffeas \mem[1][8] (
	.clk(clk),
	.d(\mem~8_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][8]~q ),
	.prn(vcc));
defparam \mem[1][8] .is_wysiwyg = "true";
defparam \mem[1][8] .power_up = "low";

cycloneive_lcell_comb \mem~8 (
	.dataa(\mem[1][8]~q ),
	.datab(q_b_8),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~8_combout ),
	.cout());
defparam \mem~8 .lut_mask = 16'hAACC;
defparam \mem~8 .sum_lutc_input = "datac";

dffeas \mem[0][8] (
	.clk(clk),
	.d(\mem~8_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][8]~q ),
	.prn(vcc));
defparam \mem[0][8] .is_wysiwyg = "true";
defparam \mem[0][8] .power_up = "low";

dffeas \mem[1][9] (
	.clk(clk),
	.d(\mem~9_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][9]~q ),
	.prn(vcc));
defparam \mem[1][9] .is_wysiwyg = "true";
defparam \mem[1][9] .power_up = "low";

cycloneive_lcell_comb \mem~9 (
	.dataa(\mem[1][9]~q ),
	.datab(q_b_9),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~9_combout ),
	.cout());
defparam \mem~9 .lut_mask = 16'hAACC;
defparam \mem~9 .sum_lutc_input = "datac";

dffeas \mem[0][9] (
	.clk(clk),
	.d(\mem~9_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][9]~q ),
	.prn(vcc));
defparam \mem[0][9] .is_wysiwyg = "true";
defparam \mem[0][9] .power_up = "low";

dffeas \mem[1][10] (
	.clk(clk),
	.d(\mem~10_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][10]~q ),
	.prn(vcc));
defparam \mem[1][10] .is_wysiwyg = "true";
defparam \mem[1][10] .power_up = "low";

cycloneive_lcell_comb \mem~10 (
	.dataa(\mem[1][10]~q ),
	.datab(q_b_10),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~10_combout ),
	.cout());
defparam \mem~10 .lut_mask = 16'hAACC;
defparam \mem~10 .sum_lutc_input = "datac";

dffeas \mem[0][10] (
	.clk(clk),
	.d(\mem~10_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][10]~q ),
	.prn(vcc));
defparam \mem[0][10] .is_wysiwyg = "true";
defparam \mem[0][10] .power_up = "low";

dffeas \mem[1][11] (
	.clk(clk),
	.d(\mem~11_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][11]~q ),
	.prn(vcc));
defparam \mem[1][11] .is_wysiwyg = "true";
defparam \mem[1][11] .power_up = "low";

cycloneive_lcell_comb \mem~11 (
	.dataa(\mem[1][11]~q ),
	.datab(q_b_11),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~11_combout ),
	.cout());
defparam \mem~11 .lut_mask = 16'hAACC;
defparam \mem~11 .sum_lutc_input = "datac";

dffeas \mem[0][11] (
	.clk(clk),
	.d(\mem~11_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][11]~q ),
	.prn(vcc));
defparam \mem[0][11] .is_wysiwyg = "true";
defparam \mem[0][11] .power_up = "low";

dffeas \mem[1][12] (
	.clk(clk),
	.d(\mem~12_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][12]~q ),
	.prn(vcc));
defparam \mem[1][12] .is_wysiwyg = "true";
defparam \mem[1][12] .power_up = "low";

cycloneive_lcell_comb \mem~12 (
	.dataa(\mem[1][12]~q ),
	.datab(q_b_12),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~12_combout ),
	.cout());
defparam \mem~12 .lut_mask = 16'hAACC;
defparam \mem~12 .sum_lutc_input = "datac";

dffeas \mem[0][12] (
	.clk(clk),
	.d(\mem~12_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][12]~q ),
	.prn(vcc));
defparam \mem[0][12] .is_wysiwyg = "true";
defparam \mem[0][12] .power_up = "low";

dffeas \mem[1][13] (
	.clk(clk),
	.d(\mem~13_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][13]~q ),
	.prn(vcc));
defparam \mem[1][13] .is_wysiwyg = "true";
defparam \mem[1][13] .power_up = "low";

cycloneive_lcell_comb \mem~13 (
	.dataa(\mem[1][13]~q ),
	.datab(q_b_13),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~13_combout ),
	.cout());
defparam \mem~13 .lut_mask = 16'hAACC;
defparam \mem~13 .sum_lutc_input = "datac";

dffeas \mem[0][13] (
	.clk(clk),
	.d(\mem~13_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][13]~q ),
	.prn(vcc));
defparam \mem[0][13] .is_wysiwyg = "true";
defparam \mem[0][13] .power_up = "low";

dffeas \mem[1][14] (
	.clk(clk),
	.d(\mem~14_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][14]~q ),
	.prn(vcc));
defparam \mem[1][14] .is_wysiwyg = "true";
defparam \mem[1][14] .power_up = "low";

cycloneive_lcell_comb \mem~14 (
	.dataa(\mem[1][14]~q ),
	.datab(q_b_14),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~14_combout ),
	.cout());
defparam \mem~14 .lut_mask = 16'hAACC;
defparam \mem~14 .sum_lutc_input = "datac";

dffeas \mem[0][14] (
	.clk(clk),
	.d(\mem~14_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][14]~q ),
	.prn(vcc));
defparam \mem[0][14] .is_wysiwyg = "true";
defparam \mem[0][14] .power_up = "low";

dffeas \mem[1][15] (
	.clk(clk),
	.d(\mem~15_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][15]~q ),
	.prn(vcc));
defparam \mem[1][15] .is_wysiwyg = "true";
defparam \mem[1][15] .power_up = "low";

cycloneive_lcell_comb \mem~15 (
	.dataa(\mem[1][15]~q ),
	.datab(q_b_15),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~15_combout ),
	.cout());
defparam \mem~15 .lut_mask = 16'hAACC;
defparam \mem~15 .sum_lutc_input = "datac";

dffeas \mem[0][15] (
	.clk(clk),
	.d(\mem~15_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][15]~q ),
	.prn(vcc));
defparam \mem[0][15] .is_wysiwyg = "true";
defparam \mem[0][15] .power_up = "low";

dffeas \mem[1][16] (
	.clk(clk),
	.d(\mem~16_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][16]~q ),
	.prn(vcc));
defparam \mem[1][16] .is_wysiwyg = "true";
defparam \mem[1][16] .power_up = "low";

cycloneive_lcell_comb \mem~16 (
	.dataa(\mem[1][16]~q ),
	.datab(q_b_16),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~16_combout ),
	.cout());
defparam \mem~16 .lut_mask = 16'hAACC;
defparam \mem~16 .sum_lutc_input = "datac";

dffeas \mem[0][16] (
	.clk(clk),
	.d(\mem~16_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][16]~q ),
	.prn(vcc));
defparam \mem[0][16] .is_wysiwyg = "true";
defparam \mem[0][16] .power_up = "low";

dffeas \mem[1][17] (
	.clk(clk),
	.d(\mem~17_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][17]~q ),
	.prn(vcc));
defparam \mem[1][17] .is_wysiwyg = "true";
defparam \mem[1][17] .power_up = "low";

cycloneive_lcell_comb \mem~17 (
	.dataa(\mem[1][17]~q ),
	.datab(q_b_17),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~17_combout ),
	.cout());
defparam \mem~17 .lut_mask = 16'hAACC;
defparam \mem~17 .sum_lutc_input = "datac";

dffeas \mem[0][17] (
	.clk(clk),
	.d(\mem~17_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][17]~q ),
	.prn(vcc));
defparam \mem[0][17] .is_wysiwyg = "true";
defparam \mem[0][17] .power_up = "low";

dffeas \mem[1][18] (
	.clk(clk),
	.d(\mem~18_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][18]~q ),
	.prn(vcc));
defparam \mem[1][18] .is_wysiwyg = "true";
defparam \mem[1][18] .power_up = "low";

cycloneive_lcell_comb \mem~18 (
	.dataa(\mem[1][18]~q ),
	.datab(q_b_18),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~18_combout ),
	.cout());
defparam \mem~18 .lut_mask = 16'hAACC;
defparam \mem~18 .sum_lutc_input = "datac";

dffeas \mem[0][18] (
	.clk(clk),
	.d(\mem~18_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][18]~q ),
	.prn(vcc));
defparam \mem[0][18] .is_wysiwyg = "true";
defparam \mem[0][18] .power_up = "low";

dffeas \mem[1][19] (
	.clk(clk),
	.d(\mem~19_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][19]~q ),
	.prn(vcc));
defparam \mem[1][19] .is_wysiwyg = "true";
defparam \mem[1][19] .power_up = "low";

cycloneive_lcell_comb \mem~19 (
	.dataa(\mem[1][19]~q ),
	.datab(q_b_19),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~19_combout ),
	.cout());
defparam \mem~19 .lut_mask = 16'hAACC;
defparam \mem~19 .sum_lutc_input = "datac";

dffeas \mem[0][19] (
	.clk(clk),
	.d(\mem~19_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][19]~q ),
	.prn(vcc));
defparam \mem[0][19] .is_wysiwyg = "true";
defparam \mem[0][19] .power_up = "low";

dffeas \mem[1][20] (
	.clk(clk),
	.d(\mem~20_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][20]~q ),
	.prn(vcc));
defparam \mem[1][20] .is_wysiwyg = "true";
defparam \mem[1][20] .power_up = "low";

cycloneive_lcell_comb \mem~20 (
	.dataa(\mem[1][20]~q ),
	.datab(q_b_20),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~20_combout ),
	.cout());
defparam \mem~20 .lut_mask = 16'hAACC;
defparam \mem~20 .sum_lutc_input = "datac";

dffeas \mem[0][20] (
	.clk(clk),
	.d(\mem~20_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][20]~q ),
	.prn(vcc));
defparam \mem[0][20] .is_wysiwyg = "true";
defparam \mem[0][20] .power_up = "low";

dffeas \mem[1][21] (
	.clk(clk),
	.d(\mem~21_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][21]~q ),
	.prn(vcc));
defparam \mem[1][21] .is_wysiwyg = "true";
defparam \mem[1][21] .power_up = "low";

cycloneive_lcell_comb \mem~21 (
	.dataa(\mem[1][21]~q ),
	.datab(q_b_21),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~21_combout ),
	.cout());
defparam \mem~21 .lut_mask = 16'hAACC;
defparam \mem~21 .sum_lutc_input = "datac";

dffeas \mem[0][21] (
	.clk(clk),
	.d(\mem~21_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][21]~q ),
	.prn(vcc));
defparam \mem[0][21] .is_wysiwyg = "true";
defparam \mem[0][21] .power_up = "low";

dffeas \mem[1][22] (
	.clk(clk),
	.d(\mem~22_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][22]~q ),
	.prn(vcc));
defparam \mem[1][22] .is_wysiwyg = "true";
defparam \mem[1][22] .power_up = "low";

cycloneive_lcell_comb \mem~22 (
	.dataa(\mem[1][22]~q ),
	.datab(q_b_22),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~22_combout ),
	.cout());
defparam \mem~22 .lut_mask = 16'hAACC;
defparam \mem~22 .sum_lutc_input = "datac";

dffeas \mem[0][22] (
	.clk(clk),
	.d(\mem~22_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][22]~q ),
	.prn(vcc));
defparam \mem[0][22] .is_wysiwyg = "true";
defparam \mem[0][22] .power_up = "low";

dffeas \mem[1][23] (
	.clk(clk),
	.d(\mem~23_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][23]~q ),
	.prn(vcc));
defparam \mem[1][23] .is_wysiwyg = "true";
defparam \mem[1][23] .power_up = "low";

cycloneive_lcell_comb \mem~23 (
	.dataa(\mem[1][23]~q ),
	.datab(q_b_23),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~23_combout ),
	.cout());
defparam \mem~23 .lut_mask = 16'hAACC;
defparam \mem~23 .sum_lutc_input = "datac";

dffeas \mem[0][23] (
	.clk(clk),
	.d(\mem~23_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][23]~q ),
	.prn(vcc));
defparam \mem[0][23] .is_wysiwyg = "true";
defparam \mem[0][23] .power_up = "low";

dffeas \mem[1][24] (
	.clk(clk),
	.d(\mem~24_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][24]~q ),
	.prn(vcc));
defparam \mem[1][24] .is_wysiwyg = "true";
defparam \mem[1][24] .power_up = "low";

cycloneive_lcell_comb \mem~24 (
	.dataa(\mem[1][24]~q ),
	.datab(q_b_24),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~24_combout ),
	.cout());
defparam \mem~24 .lut_mask = 16'hAACC;
defparam \mem~24 .sum_lutc_input = "datac";

dffeas \mem[0][24] (
	.clk(clk),
	.d(\mem~24_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][24]~q ),
	.prn(vcc));
defparam \mem[0][24] .is_wysiwyg = "true";
defparam \mem[0][24] .power_up = "low";

dffeas \mem[1][25] (
	.clk(clk),
	.d(\mem~25_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][25]~q ),
	.prn(vcc));
defparam \mem[1][25] .is_wysiwyg = "true";
defparam \mem[1][25] .power_up = "low";

cycloneive_lcell_comb \mem~25 (
	.dataa(\mem[1][25]~q ),
	.datab(q_b_25),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~25_combout ),
	.cout());
defparam \mem~25 .lut_mask = 16'hAACC;
defparam \mem~25 .sum_lutc_input = "datac";

dffeas \mem[0][25] (
	.clk(clk),
	.d(\mem~25_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][25]~q ),
	.prn(vcc));
defparam \mem[0][25] .is_wysiwyg = "true";
defparam \mem[0][25] .power_up = "low";

dffeas \mem[1][26] (
	.clk(clk),
	.d(\mem~26_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][26]~q ),
	.prn(vcc));
defparam \mem[1][26] .is_wysiwyg = "true";
defparam \mem[1][26] .power_up = "low";

cycloneive_lcell_comb \mem~26 (
	.dataa(\mem[1][26]~q ),
	.datab(q_b_26),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~26_combout ),
	.cout());
defparam \mem~26 .lut_mask = 16'hAACC;
defparam \mem~26 .sum_lutc_input = "datac";

dffeas \mem[0][26] (
	.clk(clk),
	.d(\mem~26_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][26]~q ),
	.prn(vcc));
defparam \mem[0][26] .is_wysiwyg = "true";
defparam \mem[0][26] .power_up = "low";

dffeas \mem[1][27] (
	.clk(clk),
	.d(\mem~27_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][27]~q ),
	.prn(vcc));
defparam \mem[1][27] .is_wysiwyg = "true";
defparam \mem[1][27] .power_up = "low";

cycloneive_lcell_comb \mem~27 (
	.dataa(\mem[1][27]~q ),
	.datab(q_b_27),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~27_combout ),
	.cout());
defparam \mem~27 .lut_mask = 16'hAACC;
defparam \mem~27 .sum_lutc_input = "datac";

dffeas \mem[0][27] (
	.clk(clk),
	.d(\mem~27_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][27]~q ),
	.prn(vcc));
defparam \mem[0][27] .is_wysiwyg = "true";
defparam \mem[0][27] .power_up = "low";

dffeas \mem[1][28] (
	.clk(clk),
	.d(\mem~28_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][28]~q ),
	.prn(vcc));
defparam \mem[1][28] .is_wysiwyg = "true";
defparam \mem[1][28] .power_up = "low";

cycloneive_lcell_comb \mem~28 (
	.dataa(\mem[1][28]~q ),
	.datab(q_b_28),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~28_combout ),
	.cout());
defparam \mem~28 .lut_mask = 16'hAACC;
defparam \mem~28 .sum_lutc_input = "datac";

dffeas \mem[0][28] (
	.clk(clk),
	.d(\mem~28_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][28]~q ),
	.prn(vcc));
defparam \mem[0][28] .is_wysiwyg = "true";
defparam \mem[0][28] .power_up = "low";

dffeas \mem[1][29] (
	.clk(clk),
	.d(\mem~29_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][29]~q ),
	.prn(vcc));
defparam \mem[1][29] .is_wysiwyg = "true";
defparam \mem[1][29] .power_up = "low";

cycloneive_lcell_comb \mem~29 (
	.dataa(\mem[1][29]~q ),
	.datab(q_b_29),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~29_combout ),
	.cout());
defparam \mem~29 .lut_mask = 16'hAACC;
defparam \mem~29 .sum_lutc_input = "datac";

dffeas \mem[0][29] (
	.clk(clk),
	.d(\mem~29_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][29]~q ),
	.prn(vcc));
defparam \mem[0][29] .is_wysiwyg = "true";
defparam \mem[0][29] .power_up = "low";

dffeas \mem[1][30] (
	.clk(clk),
	.d(\mem~30_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][30]~q ),
	.prn(vcc));
defparam \mem[1][30] .is_wysiwyg = "true";
defparam \mem[1][30] .power_up = "low";

cycloneive_lcell_comb \mem~30 (
	.dataa(\mem[1][30]~q ),
	.datab(q_b_30),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~30_combout ),
	.cout());
defparam \mem~30 .lut_mask = 16'hAACC;
defparam \mem~30 .sum_lutc_input = "datac";

dffeas \mem[0][30] (
	.clk(clk),
	.d(\mem~30_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][30]~q ),
	.prn(vcc));
defparam \mem[0][30] .is_wysiwyg = "true";
defparam \mem[0][30] .power_up = "low";

dffeas \mem[1][31] (
	.clk(clk),
	.d(\mem~31_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][31]~q ),
	.prn(vcc));
defparam \mem[1][31] .is_wysiwyg = "true";
defparam \mem[1][31] .power_up = "low";

cycloneive_lcell_comb \mem~31 (
	.dataa(\mem[1][31]~q ),
	.datab(q_b_31),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~31_combout ),
	.cout());
defparam \mem~31 .lut_mask = 16'hAACC;
defparam \mem~31 .sum_lutc_input = "datac";

dffeas \mem[0][31] (
	.clk(clk),
	.d(\mem~31_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][31]~q ),
	.prn(vcc));
defparam \mem[0][31] .is_wysiwyg = "true";
defparam \mem[0][31] .power_up = "low";

dffeas \mem[1][32] (
	.clk(clk),
	.d(\mem~32_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][32]~q ),
	.prn(vcc));
defparam \mem[1][32] .is_wysiwyg = "true";
defparam \mem[1][32] .power_up = "low";

cycloneive_lcell_comb \mem~32 (
	.dataa(\mem[1][32]~q ),
	.datab(q_b_32),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~32_combout ),
	.cout());
defparam \mem~32 .lut_mask = 16'hAACC;
defparam \mem~32 .sum_lutc_input = "datac";

dffeas \mem[0][32] (
	.clk(clk),
	.d(\mem~32_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][32]~q ),
	.prn(vcc));
defparam \mem[0][32] .is_wysiwyg = "true";
defparam \mem[0][32] .power_up = "low";

dffeas \mem[1][33] (
	.clk(clk),
	.d(\mem~33_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][33]~q ),
	.prn(vcc));
defparam \mem[1][33] .is_wysiwyg = "true";
defparam \mem[1][33] .power_up = "low";

cycloneive_lcell_comb \mem~33 (
	.dataa(\mem[1][33]~q ),
	.datab(q_b_33),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~33_combout ),
	.cout());
defparam \mem~33 .lut_mask = 16'hAACC;
defparam \mem~33 .sum_lutc_input = "datac";

dffeas \mem[0][33] (
	.clk(clk),
	.d(\mem~33_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][33]~q ),
	.prn(vcc));
defparam \mem[0][33] .is_wysiwyg = "true";
defparam \mem[0][33] .power_up = "low";

dffeas \mem[1][34] (
	.clk(clk),
	.d(\mem~34_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][34]~q ),
	.prn(vcc));
defparam \mem[1][34] .is_wysiwyg = "true";
defparam \mem[1][34] .power_up = "low";

cycloneive_lcell_comb \mem~34 (
	.dataa(\mem[1][34]~q ),
	.datab(q_b_34),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~34_combout ),
	.cout());
defparam \mem~34 .lut_mask = 16'hAACC;
defparam \mem~34 .sum_lutc_input = "datac";

dffeas \mem[0][34] (
	.clk(clk),
	.d(\mem~34_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][34]~q ),
	.prn(vcc));
defparam \mem[0][34] .is_wysiwyg = "true";
defparam \mem[0][34] .power_up = "low";

dffeas \mem[1][35] (
	.clk(clk),
	.d(\mem~35_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][35]~q ),
	.prn(vcc));
defparam \mem[1][35] .is_wysiwyg = "true";
defparam \mem[1][35] .power_up = "low";

cycloneive_lcell_comb \mem~35 (
	.dataa(\mem[1][35]~q ),
	.datab(q_b_35),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~35_combout ),
	.cout());
defparam \mem~35 .lut_mask = 16'hAACC;
defparam \mem~35 .sum_lutc_input = "datac";

dffeas \mem[0][35] (
	.clk(clk),
	.d(\mem~35_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][35]~q ),
	.prn(vcc));
defparam \mem[0][35] .is_wysiwyg = "true";
defparam \mem[0][35] .power_up = "low";

dffeas \mem[1][36] (
	.clk(clk),
	.d(\mem~36_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][36]~q ),
	.prn(vcc));
defparam \mem[1][36] .is_wysiwyg = "true";
defparam \mem[1][36] .power_up = "low";

cycloneive_lcell_comb \mem~36 (
	.dataa(\mem[1][36]~q ),
	.datab(q_b_36),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~36_combout ),
	.cout());
defparam \mem~36 .lut_mask = 16'hAACC;
defparam \mem~36 .sum_lutc_input = "datac";

dffeas \mem[0][36] (
	.clk(clk),
	.d(\mem~36_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][36]~q ),
	.prn(vcc));
defparam \mem[0][36] .is_wysiwyg = "true";
defparam \mem[0][36] .power_up = "low";

dffeas \mem[1][37] (
	.clk(clk),
	.d(\mem~37_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][37]~q ),
	.prn(vcc));
defparam \mem[1][37] .is_wysiwyg = "true";
defparam \mem[1][37] .power_up = "low";

cycloneive_lcell_comb \mem~37 (
	.dataa(\mem[1][37]~q ),
	.datab(q_b_37),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~37_combout ),
	.cout());
defparam \mem~37 .lut_mask = 16'hAACC;
defparam \mem~37 .sum_lutc_input = "datac";

dffeas \mem[0][37] (
	.clk(clk),
	.d(\mem~37_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][37]~q ),
	.prn(vcc));
defparam \mem[0][37] .is_wysiwyg = "true";
defparam \mem[0][37] .power_up = "low";

dffeas \mem[1][38] (
	.clk(clk),
	.d(\mem~38_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][38]~q ),
	.prn(vcc));
defparam \mem[1][38] .is_wysiwyg = "true";
defparam \mem[1][38] .power_up = "low";

cycloneive_lcell_comb \mem~38 (
	.dataa(\mem[1][38]~q ),
	.datab(q_b_38),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~38_combout ),
	.cout());
defparam \mem~38 .lut_mask = 16'hAACC;
defparam \mem~38 .sum_lutc_input = "datac";

dffeas \mem[0][38] (
	.clk(clk),
	.d(\mem~38_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][38]~q ),
	.prn(vcc));
defparam \mem[0][38] .is_wysiwyg = "true";
defparam \mem[0][38] .power_up = "low";

dffeas \mem[1][39] (
	.clk(clk),
	.d(\mem~39_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][39]~q ),
	.prn(vcc));
defparam \mem[1][39] .is_wysiwyg = "true";
defparam \mem[1][39] .power_up = "low";

cycloneive_lcell_comb \mem~39 (
	.dataa(\mem[1][39]~q ),
	.datab(q_b_39),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~39_combout ),
	.cout());
defparam \mem~39 .lut_mask = 16'hAACC;
defparam \mem~39 .sum_lutc_input = "datac";

dffeas \mem[0][39] (
	.clk(clk),
	.d(\mem~39_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][39]~q ),
	.prn(vcc));
defparam \mem[0][39] .is_wysiwyg = "true";
defparam \mem[0][39] .power_up = "low";

dffeas \mem[1][40] (
	.clk(clk),
	.d(\mem~40_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][40]~q ),
	.prn(vcc));
defparam \mem[1][40] .is_wysiwyg = "true";
defparam \mem[1][40] .power_up = "low";

cycloneive_lcell_comb \mem~40 (
	.dataa(\mem[1][40]~q ),
	.datab(q_b_40),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~40_combout ),
	.cout());
defparam \mem~40 .lut_mask = 16'hAACC;
defparam \mem~40 .sum_lutc_input = "datac";

dffeas \mem[0][40] (
	.clk(clk),
	.d(\mem~40_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][40]~q ),
	.prn(vcc));
defparam \mem[0][40] .is_wysiwyg = "true";
defparam \mem[0][40] .power_up = "low";

dffeas \mem[1][41] (
	.clk(clk),
	.d(\mem~41_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][41]~q ),
	.prn(vcc));
defparam \mem[1][41] .is_wysiwyg = "true";
defparam \mem[1][41] .power_up = "low";

cycloneive_lcell_comb \mem~41 (
	.dataa(\mem[1][41]~q ),
	.datab(q_b_41),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~41_combout ),
	.cout());
defparam \mem~41 .lut_mask = 16'hAACC;
defparam \mem~41 .sum_lutc_input = "datac";

dffeas \mem[0][41] (
	.clk(clk),
	.d(\mem~41_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][41]~q ),
	.prn(vcc));
defparam \mem[0][41] .is_wysiwyg = "true";
defparam \mem[0][41] .power_up = "low";

dffeas \mem[1][42] (
	.clk(clk),
	.d(\mem~42_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][42]~q ),
	.prn(vcc));
defparam \mem[1][42] .is_wysiwyg = "true";
defparam \mem[1][42] .power_up = "low";

cycloneive_lcell_comb \mem~42 (
	.dataa(\mem[1][42]~q ),
	.datab(q_b_42),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~42_combout ),
	.cout());
defparam \mem~42 .lut_mask = 16'hAACC;
defparam \mem~42 .sum_lutc_input = "datac";

dffeas \mem[0][42] (
	.clk(clk),
	.d(\mem~42_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][42]~q ),
	.prn(vcc));
defparam \mem[0][42] .is_wysiwyg = "true";
defparam \mem[0][42] .power_up = "low";

dffeas \mem[1][43] (
	.clk(clk),
	.d(\mem~43_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][43]~q ),
	.prn(vcc));
defparam \mem[1][43] .is_wysiwyg = "true";
defparam \mem[1][43] .power_up = "low";

cycloneive_lcell_comb \mem~43 (
	.dataa(\mem[1][43]~q ),
	.datab(q_b_43),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~43_combout ),
	.cout());
defparam \mem~43 .lut_mask = 16'hAACC;
defparam \mem~43 .sum_lutc_input = "datac";

dffeas \mem[0][43] (
	.clk(clk),
	.d(\mem~43_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][43]~q ),
	.prn(vcc));
defparam \mem[0][43] .is_wysiwyg = "true";
defparam \mem[0][43] .power_up = "low";

dffeas \mem[1][44] (
	.clk(clk),
	.d(\mem~44_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][44]~q ),
	.prn(vcc));
defparam \mem[1][44] .is_wysiwyg = "true";
defparam \mem[1][44] .power_up = "low";

cycloneive_lcell_comb \mem~44 (
	.dataa(\mem[1][44]~q ),
	.datab(q_b_44),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~44_combout ),
	.cout());
defparam \mem~44 .lut_mask = 16'hAACC;
defparam \mem~44 .sum_lutc_input = "datac";

dffeas \mem[0][44] (
	.clk(clk),
	.d(\mem~44_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][44]~q ),
	.prn(vcc));
defparam \mem[0][44] .is_wysiwyg = "true";
defparam \mem[0][44] .power_up = "low";

dffeas \mem[1][45] (
	.clk(clk),
	.d(\mem~45_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][45]~q ),
	.prn(vcc));
defparam \mem[1][45] .is_wysiwyg = "true";
defparam \mem[1][45] .power_up = "low";

cycloneive_lcell_comb \mem~45 (
	.dataa(\mem[1][45]~q ),
	.datab(q_b_45),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~45_combout ),
	.cout());
defparam \mem~45 .lut_mask = 16'hAACC;
defparam \mem~45 .sum_lutc_input = "datac";

dffeas \mem[0][45] (
	.clk(clk),
	.d(\mem~45_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][45]~q ),
	.prn(vcc));
defparam \mem[0][45] .is_wysiwyg = "true";
defparam \mem[0][45] .power_up = "low";

dffeas \mem[1][46] (
	.clk(clk),
	.d(\mem~46_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][46]~q ),
	.prn(vcc));
defparam \mem[1][46] .is_wysiwyg = "true";
defparam \mem[1][46] .power_up = "low";

cycloneive_lcell_comb \mem~46 (
	.dataa(\mem[1][46]~q ),
	.datab(q_b_46),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~46_combout ),
	.cout());
defparam \mem~46 .lut_mask = 16'hAACC;
defparam \mem~46 .sum_lutc_input = "datac";

dffeas \mem[0][46] (
	.clk(clk),
	.d(\mem~46_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][46]~q ),
	.prn(vcc));
defparam \mem[0][46] .is_wysiwyg = "true";
defparam \mem[0][46] .power_up = "low";

dffeas \mem[1][47] (
	.clk(clk),
	.d(\mem~47_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][47]~q ),
	.prn(vcc));
defparam \mem[1][47] .is_wysiwyg = "true";
defparam \mem[1][47] .power_up = "low";

cycloneive_lcell_comb \mem~47 (
	.dataa(\mem[1][47]~q ),
	.datab(q_b_47),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~47_combout ),
	.cout());
defparam \mem~47 .lut_mask = 16'hAACC;
defparam \mem~47 .sum_lutc_input = "datac";

dffeas \mem[0][47] (
	.clk(clk),
	.d(\mem~47_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][47]~q ),
	.prn(vcc));
defparam \mem[0][47] .is_wysiwyg = "true";
defparam \mem[0][47] .power_up = "low";

dffeas \mem[1][48] (
	.clk(clk),
	.d(\mem~48_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][48]~q ),
	.prn(vcc));
defparam \mem[1][48] .is_wysiwyg = "true";
defparam \mem[1][48] .power_up = "low";

cycloneive_lcell_comb \mem~48 (
	.dataa(\mem[1][48]~q ),
	.datab(q_b_48),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~48_combout ),
	.cout());
defparam \mem~48 .lut_mask = 16'hAACC;
defparam \mem~48 .sum_lutc_input = "datac";

dffeas \mem[0][48] (
	.clk(clk),
	.d(\mem~48_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][48]~q ),
	.prn(vcc));
defparam \mem[0][48] .is_wysiwyg = "true";
defparam \mem[0][48] .power_up = "low";

dffeas \mem[1][49] (
	.clk(clk),
	.d(\mem~49_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][49]~q ),
	.prn(vcc));
defparam \mem[1][49] .is_wysiwyg = "true";
defparam \mem[1][49] .power_up = "low";

cycloneive_lcell_comb \mem~49 (
	.dataa(\mem[1][49]~q ),
	.datab(q_b_49),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~49_combout ),
	.cout());
defparam \mem~49 .lut_mask = 16'hAACC;
defparam \mem~49 .sum_lutc_input = "datac";

dffeas \mem[0][49] (
	.clk(clk),
	.d(\mem~49_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][49]~q ),
	.prn(vcc));
defparam \mem[0][49] .is_wysiwyg = "true";
defparam \mem[0][49] .power_up = "low";

dffeas \mem[1][50] (
	.clk(clk),
	.d(\mem~50_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][50]~q ),
	.prn(vcc));
defparam \mem[1][50] .is_wysiwyg = "true";
defparam \mem[1][50] .power_up = "low";

cycloneive_lcell_comb \mem~50 (
	.dataa(\mem[1][50]~q ),
	.datab(q_b_50),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~50_combout ),
	.cout());
defparam \mem~50 .lut_mask = 16'hAACC;
defparam \mem~50 .sum_lutc_input = "datac";

dffeas \mem[0][50] (
	.clk(clk),
	.d(\mem~50_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][50]~q ),
	.prn(vcc));
defparam \mem[0][50] .is_wysiwyg = "true";
defparam \mem[0][50] .power_up = "low";

dffeas \mem[1][51] (
	.clk(clk),
	.d(\mem~51_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][51]~q ),
	.prn(vcc));
defparam \mem[1][51] .is_wysiwyg = "true";
defparam \mem[1][51] .power_up = "low";

cycloneive_lcell_comb \mem~51 (
	.dataa(\mem[1][51]~q ),
	.datab(q_b_51),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~51_combout ),
	.cout());
defparam \mem~51 .lut_mask = 16'hAACC;
defparam \mem~51 .sum_lutc_input = "datac";

dffeas \mem[0][51] (
	.clk(clk),
	.d(\mem~51_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][51]~q ),
	.prn(vcc));
defparam \mem[0][51] .is_wysiwyg = "true";
defparam \mem[0][51] .power_up = "low";

dffeas \mem[1][52] (
	.clk(clk),
	.d(\mem~52_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][52]~q ),
	.prn(vcc));
defparam \mem[1][52] .is_wysiwyg = "true";
defparam \mem[1][52] .power_up = "low";

cycloneive_lcell_comb \mem~52 (
	.dataa(\mem[1][52]~q ),
	.datab(q_b_52),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~52_combout ),
	.cout());
defparam \mem~52 .lut_mask = 16'hAACC;
defparam \mem~52 .sum_lutc_input = "datac";

dffeas \mem[0][52] (
	.clk(clk),
	.d(\mem~52_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][52]~q ),
	.prn(vcc));
defparam \mem[0][52] .is_wysiwyg = "true";
defparam \mem[0][52] .power_up = "low";

dffeas \mem[1][53] (
	.clk(clk),
	.d(\mem~53_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][53]~q ),
	.prn(vcc));
defparam \mem[1][53] .is_wysiwyg = "true";
defparam \mem[1][53] .power_up = "low";

cycloneive_lcell_comb \mem~53 (
	.dataa(\mem[1][53]~q ),
	.datab(q_b_53),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~53_combout ),
	.cout());
defparam \mem~53 .lut_mask = 16'hAACC;
defparam \mem~53 .sum_lutc_input = "datac";

dffeas \mem[0][53] (
	.clk(clk),
	.d(\mem~53_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][53]~q ),
	.prn(vcc));
defparam \mem[0][53] .is_wysiwyg = "true";
defparam \mem[0][53] .power_up = "low";

dffeas \mem[1][54] (
	.clk(clk),
	.d(\mem~54_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][54]~q ),
	.prn(vcc));
defparam \mem[1][54] .is_wysiwyg = "true";
defparam \mem[1][54] .power_up = "low";

cycloneive_lcell_comb \mem~54 (
	.dataa(\mem[1][54]~q ),
	.datab(q_b_54),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~54_combout ),
	.cout());
defparam \mem~54 .lut_mask = 16'hAACC;
defparam \mem~54 .sum_lutc_input = "datac";

dffeas \mem[0][54] (
	.clk(clk),
	.d(\mem~54_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][54]~q ),
	.prn(vcc));
defparam \mem[0][54] .is_wysiwyg = "true";
defparam \mem[0][54] .power_up = "low";

dffeas \mem[1][55] (
	.clk(clk),
	.d(\mem~55_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][55]~q ),
	.prn(vcc));
defparam \mem[1][55] .is_wysiwyg = "true";
defparam \mem[1][55] .power_up = "low";

cycloneive_lcell_comb \mem~55 (
	.dataa(\mem[1][55]~q ),
	.datab(q_b_55),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~55_combout ),
	.cout());
defparam \mem~55 .lut_mask = 16'hAACC;
defparam \mem~55 .sum_lutc_input = "datac";

dffeas \mem[0][55] (
	.clk(clk),
	.d(\mem~55_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][55]~q ),
	.prn(vcc));
defparam \mem[0][55] .is_wysiwyg = "true";
defparam \mem[0][55] .power_up = "low";

dffeas \mem[1][56] (
	.clk(clk),
	.d(\mem~56_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][56]~q ),
	.prn(vcc));
defparam \mem[1][56] .is_wysiwyg = "true";
defparam \mem[1][56] .power_up = "low";

cycloneive_lcell_comb \mem~56 (
	.dataa(\mem[1][56]~q ),
	.datab(q_b_56),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~56_combout ),
	.cout());
defparam \mem~56 .lut_mask = 16'hAACC;
defparam \mem~56 .sum_lutc_input = "datac";

dffeas \mem[0][56] (
	.clk(clk),
	.d(\mem~56_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][56]~q ),
	.prn(vcc));
defparam \mem[0][56] .is_wysiwyg = "true";
defparam \mem[0][56] .power_up = "low";

dffeas \mem[1][57] (
	.clk(clk),
	.d(\mem~57_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][57]~q ),
	.prn(vcc));
defparam \mem[1][57] .is_wysiwyg = "true";
defparam \mem[1][57] .power_up = "low";

cycloneive_lcell_comb \mem~57 (
	.dataa(\mem[1][57]~q ),
	.datab(q_b_57),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~57_combout ),
	.cout());
defparam \mem~57 .lut_mask = 16'hAACC;
defparam \mem~57 .sum_lutc_input = "datac";

dffeas \mem[0][57] (
	.clk(clk),
	.d(\mem~57_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][57]~q ),
	.prn(vcc));
defparam \mem[0][57] .is_wysiwyg = "true";
defparam \mem[0][57] .power_up = "low";

dffeas \mem[1][58] (
	.clk(clk),
	.d(\mem~58_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][58]~q ),
	.prn(vcc));
defparam \mem[1][58] .is_wysiwyg = "true";
defparam \mem[1][58] .power_up = "low";

cycloneive_lcell_comb \mem~58 (
	.dataa(\mem[1][58]~q ),
	.datab(q_b_58),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~58_combout ),
	.cout());
defparam \mem~58 .lut_mask = 16'hAACC;
defparam \mem~58 .sum_lutc_input = "datac";

dffeas \mem[0][58] (
	.clk(clk),
	.d(\mem~58_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][58]~q ),
	.prn(vcc));
defparam \mem[0][58] .is_wysiwyg = "true";
defparam \mem[0][58] .power_up = "low";

dffeas \mem[1][59] (
	.clk(clk),
	.d(\mem~59_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][59]~q ),
	.prn(vcc));
defparam \mem[1][59] .is_wysiwyg = "true";
defparam \mem[1][59] .power_up = "low";

cycloneive_lcell_comb \mem~59 (
	.dataa(\mem[1][59]~q ),
	.datab(q_b_59),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~59_combout ),
	.cout());
defparam \mem~59 .lut_mask = 16'hAACC;
defparam \mem~59 .sum_lutc_input = "datac";

dffeas \mem[0][59] (
	.clk(clk),
	.d(\mem~59_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][59]~q ),
	.prn(vcc));
defparam \mem[0][59] .is_wysiwyg = "true";
defparam \mem[0][59] .power_up = "low";

dffeas \mem[1][60] (
	.clk(clk),
	.d(\mem~60_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][60]~q ),
	.prn(vcc));
defparam \mem[1][60] .is_wysiwyg = "true";
defparam \mem[1][60] .power_up = "low";

cycloneive_lcell_comb \mem~60 (
	.dataa(\mem[1][60]~q ),
	.datab(q_b_60),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~60_combout ),
	.cout());
defparam \mem~60 .lut_mask = 16'hAACC;
defparam \mem~60 .sum_lutc_input = "datac";

dffeas \mem[0][60] (
	.clk(clk),
	.d(\mem~60_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][60]~q ),
	.prn(vcc));
defparam \mem[0][60] .is_wysiwyg = "true";
defparam \mem[0][60] .power_up = "low";

dffeas \mem[1][61] (
	.clk(clk),
	.d(\mem~61_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][61]~q ),
	.prn(vcc));
defparam \mem[1][61] .is_wysiwyg = "true";
defparam \mem[1][61] .power_up = "low";

cycloneive_lcell_comb \mem~61 (
	.dataa(\mem[1][61]~q ),
	.datab(q_b_61),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~61_combout ),
	.cout());
defparam \mem~61 .lut_mask = 16'hAACC;
defparam \mem~61 .sum_lutc_input = "datac";

dffeas \mem[0][61] (
	.clk(clk),
	.d(\mem~61_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][61]~q ),
	.prn(vcc));
defparam \mem[0][61] .is_wysiwyg = "true";
defparam \mem[0][61] .power_up = "low";

dffeas \mem[1][62] (
	.clk(clk),
	.d(\mem~62_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][62]~q ),
	.prn(vcc));
defparam \mem[1][62] .is_wysiwyg = "true";
defparam \mem[1][62] .power_up = "low";

cycloneive_lcell_comb \mem~62 (
	.dataa(\mem[1][62]~q ),
	.datab(q_b_62),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~62_combout ),
	.cout());
defparam \mem~62 .lut_mask = 16'hAACC;
defparam \mem~62 .sum_lutc_input = "datac";

dffeas \mem[0][62] (
	.clk(clk),
	.d(\mem~62_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][62]~q ),
	.prn(vcc));
defparam \mem[0][62] .is_wysiwyg = "true";
defparam \mem[0][62] .power_up = "low";

dffeas \mem[1][63] (
	.clk(clk),
	.d(\mem~63_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][63]~q ),
	.prn(vcc));
defparam \mem[1][63] .is_wysiwyg = "true";
defparam \mem[1][63] .power_up = "low";

cycloneive_lcell_comb \mem~63 (
	.dataa(\mem[1][63]~q ),
	.datab(q_b_63),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~63_combout ),
	.cout());
defparam \mem~63 .lut_mask = 16'hAACC;
defparam \mem~63 .sum_lutc_input = "datac";

dffeas \mem[0][63] (
	.clk(clk),
	.d(\mem~63_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(\mem[0][63]~q ),
	.prn(vcc));
defparam \mem[0][63] .is_wysiwyg = "true";
defparam \mem[0][63] .power_up = "low";

endmodule

module cycloneiv_altera_avalon_sc_fifo_3 (
	clk,
	mem_144_0,
	mem_106_0,
	mem_107_0,
	mem_used_0,
	mem_158_0,
	rp_valid,
	mem_145_0,
	mem_159_0,
	mem_121_0,
	mem_120_0,
	mem_119_0,
	mem_118_0,
	mem_117_0,
	mem_116_0,
	mem_115_0,
	mem_113_0,
	mem_114_0,
	last_packet_beat,
	in_data_reg_144,
	mem_used_1,
	reset,
	WideOr0,
	in_data_reg_106,
	in_data_reg_107,
	out_valid_reg,
	m0_write,
	waitrequest_reset_override,
	WideOr01,
	nxt_out_eop,
	WideOr02,
	in_data_reg_145,
	out_uncomp_byte_cnt_reg_11,
	stateST_UNCOMP_WR_SUBBURST,
	out_uncomp_byte_cnt_reg_10,
	out_uncomp_byte_cnt_reg_9,
	out_uncomp_byte_cnt_reg_8,
	out_uncomp_byte_cnt_reg_7,
	out_uncomp_byte_cnt_reg_6,
	out_uncomp_byte_cnt_reg_5,
	out_uncomp_byte_cnt_reg_3,
	out_byte_cnt_reg_3,
	out_uncomp_byte_cnt_reg_4,
	source0_data_71)/* synthesis synthesis_greybox=0 */;
input 	clk;
output 	mem_144_0;
output 	mem_106_0;
output 	mem_107_0;
output 	mem_used_0;
output 	mem_158_0;
input 	rp_valid;
output 	mem_145_0;
output 	mem_159_0;
output 	mem_121_0;
output 	mem_120_0;
output 	mem_119_0;
output 	mem_118_0;
output 	mem_117_0;
output 	mem_116_0;
output 	mem_115_0;
output 	mem_113_0;
output 	mem_114_0;
input 	last_packet_beat;
input 	in_data_reg_144;
output 	mem_used_1;
input 	reset;
input 	WideOr0;
input 	in_data_reg_106;
input 	in_data_reg_107;
input 	out_valid_reg;
input 	m0_write;
input 	waitrequest_reset_override;
input 	WideOr01;
input 	nxt_out_eop;
input 	WideOr02;
input 	in_data_reg_145;
input 	out_uncomp_byte_cnt_reg_11;
input 	stateST_UNCOMP_WR_SUBBURST;
input 	out_uncomp_byte_cnt_reg_10;
input 	out_uncomp_byte_cnt_reg_9;
input 	out_uncomp_byte_cnt_reg_8;
input 	out_uncomp_byte_cnt_reg_7;
input 	out_uncomp_byte_cnt_reg_6;
input 	out_uncomp_byte_cnt_reg_5;
input 	out_uncomp_byte_cnt_reg_3;
input 	out_byte_cnt_reg_3;
input 	out_uncomp_byte_cnt_reg_4;
input 	source0_data_71;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \mem[1][144]~q ;
wire \mem~2_combout ;
wire \read~0_combout ;
wire \always0~0_combout ;
wire \mem[1][106]~q ;
wire \mem~3_combout ;
wire \mem[1][107]~q ;
wire \mem~4_combout ;
wire \write~0_combout ;
wire \write~1_combout ;
wire \mem_used[0]~0_combout ;
wire \mem~5_combout ;
wire \mem[1][158]~q ;
wire \mem~18_combout ;
wire \mem[1][145]~q ;
wire \mem~6_combout ;
wire \mem[1][159]~q ;
wire \mem~7_combout ;
wire \mem[1][121]~q ;
wire \mem~8_combout ;
wire \mem[1][120]~q ;
wire \mem~9_combout ;
wire \mem[1][119]~q ;
wire \mem~10_combout ;
wire \mem[1][118]~q ;
wire \mem~11_combout ;
wire \mem[1][117]~q ;
wire \mem~12_combout ;
wire \mem[1][116]~q ;
wire \mem~13_combout ;
wire \mem[1][115]~q ;
wire \mem~14_combout ;
wire \mem~15_combout ;
wire \mem[1][113]~q ;
wire \mem~16_combout ;
wire \mem[1][114]~q ;
wire \mem~17_combout ;
wire \mem_used[1]~1_combout ;


dffeas \mem[0][144] (
	.clk(clk),
	.d(\mem~2_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_144_0),
	.prn(vcc));
defparam \mem[0][144] .is_wysiwyg = "true";
defparam \mem[0][144] .power_up = "low";

dffeas \mem[0][106] (
	.clk(clk),
	.d(\mem~3_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_106_0),
	.prn(vcc));
defparam \mem[0][106] .is_wysiwyg = "true";
defparam \mem[0][106] .power_up = "low";

dffeas \mem[0][107] (
	.clk(clk),
	.d(\mem~4_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_107_0),
	.prn(vcc));
defparam \mem[0][107] .is_wysiwyg = "true";
defparam \mem[0][107] .power_up = "low";

dffeas \mem_used[0] (
	.clk(clk),
	.d(\mem_used[0]~0_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(mem_used_0),
	.prn(vcc));
defparam \mem_used[0] .is_wysiwyg = "true";
defparam \mem_used[0] .power_up = "low";

dffeas \mem[0][158] (
	.clk(clk),
	.d(\mem~18_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_158_0),
	.prn(vcc));
defparam \mem[0][158] .is_wysiwyg = "true";
defparam \mem[0][158] .power_up = "low";

dffeas \mem[0][145] (
	.clk(clk),
	.d(\mem~6_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_145_0),
	.prn(vcc));
defparam \mem[0][145] .is_wysiwyg = "true";
defparam \mem[0][145] .power_up = "low";

dffeas \mem[0][159] (
	.clk(clk),
	.d(\mem~7_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_159_0),
	.prn(vcc));
defparam \mem[0][159] .is_wysiwyg = "true";
defparam \mem[0][159] .power_up = "low";

dffeas \mem[0][121] (
	.clk(clk),
	.d(\mem~8_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_121_0),
	.prn(vcc));
defparam \mem[0][121] .is_wysiwyg = "true";
defparam \mem[0][121] .power_up = "low";

dffeas \mem[0][120] (
	.clk(clk),
	.d(\mem~9_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_120_0),
	.prn(vcc));
defparam \mem[0][120] .is_wysiwyg = "true";
defparam \mem[0][120] .power_up = "low";

dffeas \mem[0][119] (
	.clk(clk),
	.d(\mem~10_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_119_0),
	.prn(vcc));
defparam \mem[0][119] .is_wysiwyg = "true";
defparam \mem[0][119] .power_up = "low";

dffeas \mem[0][118] (
	.clk(clk),
	.d(\mem~11_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_118_0),
	.prn(vcc));
defparam \mem[0][118] .is_wysiwyg = "true";
defparam \mem[0][118] .power_up = "low";

dffeas \mem[0][117] (
	.clk(clk),
	.d(\mem~12_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_117_0),
	.prn(vcc));
defparam \mem[0][117] .is_wysiwyg = "true";
defparam \mem[0][117] .power_up = "low";

dffeas \mem[0][116] (
	.clk(clk),
	.d(\mem~13_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_116_0),
	.prn(vcc));
defparam \mem[0][116] .is_wysiwyg = "true";
defparam \mem[0][116] .power_up = "low";

dffeas \mem[0][115] (
	.clk(clk),
	.d(\mem~14_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_115_0),
	.prn(vcc));
defparam \mem[0][115] .is_wysiwyg = "true";
defparam \mem[0][115] .power_up = "low";

dffeas \mem[0][113] (
	.clk(clk),
	.d(\mem~16_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_113_0),
	.prn(vcc));
defparam \mem[0][113] .is_wysiwyg = "true";
defparam \mem[0][113] .power_up = "low";

dffeas \mem[0][114] (
	.clk(clk),
	.d(\mem~17_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_114_0),
	.prn(vcc));
defparam \mem[0][114] .is_wysiwyg = "true";
defparam \mem[0][114] .power_up = "low";

dffeas \mem_used[1] (
	.clk(clk),
	.d(\mem_used[1]~1_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(mem_used_1),
	.prn(vcc));
defparam \mem_used[1] .is_wysiwyg = "true";
defparam \mem_used[1] .power_up = "low";

dffeas \mem[1][144] (
	.clk(clk),
	.d(\mem~2_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][144]~q ),
	.prn(vcc));
defparam \mem[1][144] .is_wysiwyg = "true";
defparam \mem[1][144] .power_up = "low";

cycloneive_lcell_comb \mem~2 (
	.dataa(\mem[1][144]~q ),
	.datab(in_data_reg_144),
	.datac(gnd),
	.datad(mem_used_1),
	.cin(gnd),
	.combout(\mem~2_combout ),
	.cout());
defparam \mem~2 .lut_mask = 16'hAACC;
defparam \mem~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \read~0 (
	.dataa(last_packet_beat),
	.datab(mem_158_0),
	.datac(rp_valid),
	.datad(WideOr0),
	.cin(gnd),
	.combout(\read~0_combout ),
	.cout());
defparam \read~0 .lut_mask = 16'h008A;
defparam \read~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \always0~0 (
	.dataa(\read~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(mem_used_0),
	.cin(gnd),
	.combout(\always0~0_combout ),
	.cout());
defparam \always0~0 .lut_mask = 16'hAAFF;
defparam \always0~0 .sum_lutc_input = "datac";

dffeas \mem[1][106] (
	.clk(clk),
	.d(\mem~3_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][106]~q ),
	.prn(vcc));
defparam \mem[1][106] .is_wysiwyg = "true";
defparam \mem[1][106] .power_up = "low";

cycloneive_lcell_comb \mem~3 (
	.dataa(\mem[1][106]~q ),
	.datab(in_data_reg_106),
	.datac(gnd),
	.datad(mem_used_1),
	.cin(gnd),
	.combout(\mem~3_combout ),
	.cout());
defparam \mem~3 .lut_mask = 16'hAACC;
defparam \mem~3 .sum_lutc_input = "datac";

dffeas \mem[1][107] (
	.clk(clk),
	.d(\mem~4_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][107]~q ),
	.prn(vcc));
defparam \mem[1][107] .is_wysiwyg = "true";
defparam \mem[1][107] .power_up = "low";

cycloneive_lcell_comb \mem~4 (
	.dataa(\mem[1][107]~q ),
	.datab(in_data_reg_107),
	.datac(gnd),
	.datad(mem_used_1),
	.cin(gnd),
	.combout(\mem~4_combout ),
	.cout());
defparam \mem~4 .lut_mask = 16'hAACC;
defparam \mem~4 .sum_lutc_input = "datac";

cycloneive_lcell_comb \write~0 (
	.dataa(m0_write),
	.datab(waitrequest_reset_override),
	.datac(source0_data_71),
	.datad(WideOr01),
	.cin(gnd),
	.combout(\write~0_combout ),
	.cout());
defparam \write~0 .lut_mask = 16'h888A;
defparam \write~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \write~1 (
	.dataa(\write~0_combout ),
	.datab(in_data_reg_107),
	.datac(in_data_reg_106),
	.datad(nxt_out_eop),
	.cin(gnd),
	.combout(\write~1_combout ),
	.cout());
defparam \write~1 .lut_mask = 16'hA888;
defparam \write~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem_used[0]~0 (
	.dataa(\write~1_combout ),
	.datab(mem_used_0),
	.datac(mem_used_1),
	.datad(\read~0_combout ),
	.cin(gnd),
	.combout(\mem_used[0]~0_combout ),
	.cout());
defparam \mem_used[0]~0 .lut_mask = 16'hEAEE;
defparam \mem_used[0]~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~5 (
	.dataa(in_data_reg_106),
	.datab(nxt_out_eop),
	.datac(in_data_reg_107),
	.datad(WideOr02),
	.cin(gnd),
	.combout(\mem~5_combout ),
	.cout());
defparam \mem~5 .lut_mask = 16'h88F8;
defparam \mem~5 .sum_lutc_input = "datac";

dffeas \mem[1][158] (
	.clk(clk),
	.d(\mem~18_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][158]~q ),
	.prn(vcc));
defparam \mem[1][158] .is_wysiwyg = "true";
defparam \mem[1][158] .power_up = "low";

cycloneive_lcell_comb \mem~18 (
	.dataa(out_valid_reg),
	.datab(mem_used_1),
	.datac(\mem~5_combout ),
	.datad(\mem[1][158]~q ),
	.cin(gnd),
	.combout(\mem~18_combout ),
	.cout());
defparam \mem~18 .lut_mask = 16'hEC20;
defparam \mem~18 .sum_lutc_input = "datac";

dffeas \mem[1][145] (
	.clk(clk),
	.d(\mem~6_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][145]~q ),
	.prn(vcc));
defparam \mem[1][145] .is_wysiwyg = "true";
defparam \mem[1][145] .power_up = "low";

cycloneive_lcell_comb \mem~6 (
	.dataa(\mem[1][145]~q ),
	.datab(in_data_reg_145),
	.datac(gnd),
	.datad(mem_used_1),
	.cin(gnd),
	.combout(\mem~6_combout ),
	.cout());
defparam \mem~6 .lut_mask = 16'hAACC;
defparam \mem~6 .sum_lutc_input = "datac";

dffeas \mem[1][159] (
	.clk(clk),
	.d(\mem~7_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][159]~q ),
	.prn(vcc));
defparam \mem[1][159] .is_wysiwyg = "true";
defparam \mem[1][159] .power_up = "low";

cycloneive_lcell_comb \mem~7 (
	.dataa(\mem[1][159]~q ),
	.datab(nxt_out_eop),
	.datac(gnd),
	.datad(mem_used_1),
	.cin(gnd),
	.combout(\mem~7_combout ),
	.cout());
defparam \mem~7 .lut_mask = 16'hAACC;
defparam \mem~7 .sum_lutc_input = "datac";

dffeas \mem[1][121] (
	.clk(clk),
	.d(\mem~8_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][121]~q ),
	.prn(vcc));
defparam \mem[1][121] .is_wysiwyg = "true";
defparam \mem[1][121] .power_up = "low";

cycloneive_lcell_comb \mem~8 (
	.dataa(\mem[1][121]~q ),
	.datab(out_uncomp_byte_cnt_reg_11),
	.datac(stateST_UNCOMP_WR_SUBBURST),
	.datad(mem_used_1),
	.cin(gnd),
	.combout(\mem~8_combout ),
	.cout());
defparam \mem~8 .lut_mask = 16'hAAC0;
defparam \mem~8 .sum_lutc_input = "datac";

dffeas \mem[1][120] (
	.clk(clk),
	.d(\mem~9_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][120]~q ),
	.prn(vcc));
defparam \mem[1][120] .is_wysiwyg = "true";
defparam \mem[1][120] .power_up = "low";

cycloneive_lcell_comb \mem~9 (
	.dataa(\mem[1][120]~q ),
	.datab(stateST_UNCOMP_WR_SUBBURST),
	.datac(out_uncomp_byte_cnt_reg_10),
	.datad(mem_used_1),
	.cin(gnd),
	.combout(\mem~9_combout ),
	.cout());
defparam \mem~9 .lut_mask = 16'hAAC0;
defparam \mem~9 .sum_lutc_input = "datac";

dffeas \mem[1][119] (
	.clk(clk),
	.d(\mem~10_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][119]~q ),
	.prn(vcc));
defparam \mem[1][119] .is_wysiwyg = "true";
defparam \mem[1][119] .power_up = "low";

cycloneive_lcell_comb \mem~10 (
	.dataa(\mem[1][119]~q ),
	.datab(stateST_UNCOMP_WR_SUBBURST),
	.datac(out_uncomp_byte_cnt_reg_9),
	.datad(mem_used_1),
	.cin(gnd),
	.combout(\mem~10_combout ),
	.cout());
defparam \mem~10 .lut_mask = 16'hAAC0;
defparam \mem~10 .sum_lutc_input = "datac";

dffeas \mem[1][118] (
	.clk(clk),
	.d(\mem~11_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][118]~q ),
	.prn(vcc));
defparam \mem[1][118] .is_wysiwyg = "true";
defparam \mem[1][118] .power_up = "low";

cycloneive_lcell_comb \mem~11 (
	.dataa(\mem[1][118]~q ),
	.datab(stateST_UNCOMP_WR_SUBBURST),
	.datac(out_uncomp_byte_cnt_reg_8),
	.datad(mem_used_1),
	.cin(gnd),
	.combout(\mem~11_combout ),
	.cout());
defparam \mem~11 .lut_mask = 16'hAAC0;
defparam \mem~11 .sum_lutc_input = "datac";

dffeas \mem[1][117] (
	.clk(clk),
	.d(\mem~12_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][117]~q ),
	.prn(vcc));
defparam \mem[1][117] .is_wysiwyg = "true";
defparam \mem[1][117] .power_up = "low";

cycloneive_lcell_comb \mem~12 (
	.dataa(\mem[1][117]~q ),
	.datab(stateST_UNCOMP_WR_SUBBURST),
	.datac(out_uncomp_byte_cnt_reg_7),
	.datad(mem_used_1),
	.cin(gnd),
	.combout(\mem~12_combout ),
	.cout());
defparam \mem~12 .lut_mask = 16'hAAC0;
defparam \mem~12 .sum_lutc_input = "datac";

dffeas \mem[1][116] (
	.clk(clk),
	.d(\mem~13_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][116]~q ),
	.prn(vcc));
defparam \mem[1][116] .is_wysiwyg = "true";
defparam \mem[1][116] .power_up = "low";

cycloneive_lcell_comb \mem~13 (
	.dataa(\mem[1][116]~q ),
	.datab(stateST_UNCOMP_WR_SUBBURST),
	.datac(out_uncomp_byte_cnt_reg_6),
	.datad(mem_used_1),
	.cin(gnd),
	.combout(\mem~13_combout ),
	.cout());
defparam \mem~13 .lut_mask = 16'hAAC0;
defparam \mem~13 .sum_lutc_input = "datac";

dffeas \mem[1][115] (
	.clk(clk),
	.d(\mem~14_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][115]~q ),
	.prn(vcc));
defparam \mem[1][115] .is_wysiwyg = "true";
defparam \mem[1][115] .power_up = "low";

cycloneive_lcell_comb \mem~14 (
	.dataa(\mem[1][115]~q ),
	.datab(stateST_UNCOMP_WR_SUBBURST),
	.datac(out_uncomp_byte_cnt_reg_5),
	.datad(mem_used_1),
	.cin(gnd),
	.combout(\mem~14_combout ),
	.cout());
defparam \mem~14 .lut_mask = 16'hAAC0;
defparam \mem~14 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~15 (
	.dataa(out_uncomp_byte_cnt_reg_3),
	.datab(out_byte_cnt_reg_3),
	.datac(stateST_UNCOMP_WR_SUBBURST),
	.datad(mem_used_1),
	.cin(gnd),
	.combout(\mem~15_combout ),
	.cout());
defparam \mem~15 .lut_mask = 16'h00AC;
defparam \mem~15 .sum_lutc_input = "datac";

dffeas \mem[1][113] (
	.clk(clk),
	.d(\mem~16_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][113]~q ),
	.prn(vcc));
defparam \mem[1][113] .is_wysiwyg = "true";
defparam \mem[1][113] .power_up = "low";

cycloneive_lcell_comb \mem~16 (
	.dataa(\mem~15_combout ),
	.datab(mem_used_1),
	.datac(\mem[1][113]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem~16_combout ),
	.cout());
defparam \mem~16 .lut_mask = 16'hEAEA;
defparam \mem~16 .sum_lutc_input = "datac";

dffeas \mem[1][114] (
	.clk(clk),
	.d(\mem~17_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][114]~q ),
	.prn(vcc));
defparam \mem[1][114] .is_wysiwyg = "true";
defparam \mem[1][114] .power_up = "low";

cycloneive_lcell_comb \mem~17 (
	.dataa(\mem[1][114]~q ),
	.datab(stateST_UNCOMP_WR_SUBBURST),
	.datac(out_uncomp_byte_cnt_reg_4),
	.datad(mem_used_1),
	.cin(gnd),
	.combout(\mem~17_combout ),
	.cout());
defparam \mem~17 .lut_mask = 16'hAAC0;
defparam \mem~17 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem_used[1]~1 (
	.dataa(mem_used_1),
	.datab(mem_used_0),
	.datac(\write~1_combout ),
	.datad(\read~0_combout ),
	.cin(gnd),
	.combout(\mem_used[1]~1_combout ),
	.cout());
defparam \mem_used[1]~1 .lut_mask = 16'h82CA;
defparam \mem_used[1]~1 .sum_lutc_input = "datac";

endmodule

module cycloneiv_altera_merlin_axi_master_ni (
	read_cp_data_113,
	read_cp_data_114,
	read_cp_data_115,
	read_cp_data_116,
	read_cp_data_117,
	read_cp_data_118,
	read_cp_data_119,
	read_cp_data_120,
	read_cp_data_121,
	full,
	full1,
	data1_35,
	out_data_14,
	data1_33,
	out_data_12,
	data1_34,
	out_data_13,
	data1_36,
	out_data_15,
	Equal1,
	WideOr0,
	data1_0,
	next_in_wr_ptr,
	last_dest_id_0,
	has_pending_responses,
	wready,
	awready,
	altera_reset_synchronizer_int_chain_out,
	always2,
	data1_32,
	base_address_11,
	data1_31,
	base_address_10,
	data1_30,
	base_address_9,
	data1_29,
	base_address_8,
	data1_12,
	data1_11,
	data1_10,
	data1_28,
	base_address_7,
	data1_27,
	base_address_6,
	data1_26,
	base_address_5,
	data1_25,
	base_address_4,
	data1_24,
	base_address_3,
	data1_23,
	data1_22,
	data1_21,
	data1_8,
	out_data_2,
	out_data_1,
	out_data_0,
	data1_9,
	data1_20,
	data1_19,
	data1_18,
	data1_17,
	data1_16,
	data1_15,
	data1_14,
	data1_13,
	data1_121,
	data1_111,
	data1_101,
	write_cp_data_113,
	write_cp_data_121,
	write_cp_data_118,
	write_cp_data_119,
	write_cp_data_120,
	write_cp_data_114,
	write_cp_data_115,
	write_cp_data_116,
	write_cp_data_117,
	data1_201,
	data1_191,
	data1_181,
	data1_171,
	data1_161,
	data1_151,
	data1_141,
	data1_131,
	data1_81,
	data1_91,
	Selector14,
	Selector6,
	Selector15,
	Selector7,
	Selector13,
	Selector5,
	Selector12,
	Selector4,
	Selector11,
	Selector3,
	Selector10,
	Selector2,
	Selector9,
	Selector1,
	Selector8,
	Selector0,
	clock_bridge_0_in_clk_clk)/* synthesis synthesis_greybox=0 */;
output 	read_cp_data_113;
output 	read_cp_data_114;
output 	read_cp_data_115;
output 	read_cp_data_116;
output 	read_cp_data_117;
output 	read_cp_data_118;
output 	read_cp_data_119;
output 	read_cp_data_120;
output 	read_cp_data_121;
input 	full;
input 	full1;
input 	data1_35;
output 	out_data_14;
input 	data1_33;
output 	out_data_12;
input 	data1_34;
output 	out_data_13;
input 	data1_36;
output 	out_data_15;
input 	Equal1;
input 	WideOr0;
input 	data1_0;
input 	next_in_wr_ptr;
input 	last_dest_id_0;
input 	has_pending_responses;
output 	wready;
output 	awready;
input 	altera_reset_synchronizer_int_chain_out;
output 	always2;
input 	data1_32;
output 	base_address_11;
input 	data1_31;
output 	base_address_10;
input 	data1_30;
output 	base_address_9;
input 	data1_29;
output 	base_address_8;
input 	data1_12;
input 	data1_11;
input 	data1_10;
input 	data1_28;
output 	base_address_7;
input 	data1_27;
output 	base_address_6;
input 	data1_26;
output 	base_address_5;
input 	data1_25;
output 	base_address_4;
input 	data1_24;
output 	base_address_3;
input 	data1_23;
input 	data1_22;
input 	data1_21;
input 	data1_8;
output 	out_data_2;
output 	out_data_1;
output 	out_data_0;
input 	data1_9;
input 	data1_20;
input 	data1_19;
input 	data1_18;
input 	data1_17;
input 	data1_16;
input 	data1_15;
input 	data1_14;
input 	data1_13;
input 	data1_121;
input 	data1_111;
input 	data1_101;
output 	write_cp_data_113;
output 	write_cp_data_121;
output 	write_cp_data_118;
output 	write_cp_data_119;
output 	write_cp_data_120;
output 	write_cp_data_114;
output 	write_cp_data_115;
output 	write_cp_data_116;
output 	write_cp_data_117;
input 	data1_201;
input 	data1_191;
input 	data1_181;
input 	data1_171;
input 	data1_161;
input 	data1_151;
input 	data1_141;
input 	data1_131;
input 	data1_81;
input 	data1_91;
output 	Selector14;
output 	Selector6;
output 	Selector15;
output 	Selector7;
output 	Selector13;
output 	Selector5;
output 	Selector12;
output 	Selector4;
output 	Selector11;
output 	Selector3;
output 	Selector10;
output 	Selector2;
output 	Selector9;
output 	Selector1;
output 	Selector8;
output 	Selector0;
input 	clock_bridge_0_in_clk_clk;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \align_address_to_size|Decoder0~0_combout ;
wire \align_address_to_size|Decoder0~1_combout ;
wire \align_address_to_size|Decoder0~2_combout ;
wire \align_address_to_size|Decoder0~3_combout ;
wire \align_address_to_size|Decoder0~4_combout ;
wire \align_address_to_size|Decoder0~5_combout ;
wire \align_address_to_size|Decoder0~6_combout ;
wire \align_address_to_size|Decoder0~7_combout ;
wire \align_address_to_size|Equal1~0_combout ;
wire \read_cp_data[113]~1 ;
wire \read_cp_data[114]~3 ;
wire \read_cp_data[115]~5 ;
wire \read_cp_data[116]~7 ;
wire \read_cp_data[117]~9 ;
wire \read_cp_data[118]~11 ;
wire \read_cp_data[119]~13 ;
wire \read_cp_data[120]~15 ;
wire \burst_bytecount[3]~26_combout ;
wire \burst_bytecount[3]~q ;
wire \Add0~0_combout ;
wire \sop_enable~0_combout ;
wire \sop_enable~q ;
wire \burst_bytecount[4]~9_cout ;
wire \burst_bytecount[4]~11 ;
wire \burst_bytecount[5]~13 ;
wire \burst_bytecount[6]~15 ;
wire \burst_bytecount[7]~17 ;
wire \burst_bytecount[8]~19 ;
wire \burst_bytecount[9]~21 ;
wire \burst_bytecount[10]~23 ;
wire \burst_bytecount[11]~24_combout ;
wire \burst_bytecount[11]~q ;
wire \Add0~1 ;
wire \Add0~3 ;
wire \Add0~5 ;
wire \Add0~7 ;
wire \Add0~9 ;
wire \Add0~11 ;
wire \Add0~13 ;
wire \Add0~15 ;
wire \Add0~16_combout ;
wire \burst_bytecount[8]~18_combout ;
wire \burst_bytecount[8]~q ;
wire \Add0~10_combout ;
wire \burst_bytecount[9]~20_combout ;
wire \burst_bytecount[9]~q ;
wire \Add0~12_combout ;
wire \burst_bytecount[10]~22_combout ;
wire \burst_bytecount[10]~q ;
wire \Add0~14_combout ;
wire \burst_bytecount[4]~10_combout ;
wire \burst_bytecount[4]~q ;
wire \Add0~2_combout ;
wire \burst_bytecount[5]~12_combout ;
wire \burst_bytecount[5]~q ;
wire \Add0~4_combout ;
wire \burst_bytecount[6]~14_combout ;
wire \burst_bytecount[6]~q ;
wire \Add0~6_combout ;
wire \burst_bytecount[7]~16_combout ;
wire \burst_bytecount[7]~q ;
wire \Add0~8_combout ;
wire \Decoder1~0_combout ;
wire \Decoder1~1_combout ;
wire \Add5~1 ;
wire \Add5~2_combout ;
wire \log2ceil~21_combout ;
wire \log2ceil~22_combout ;
wire \log2ceil~23_combout ;
wire \LessThan11~0_combout ;
wire \LessThan11~1_combout ;
wire \log2ceil~24_combout ;
wire \LessThan13~0_combout ;
wire \LessThan14~0_combout ;
wire \log2ceil~25_combout ;
wire \LessThan13~1_combout ;
wire \log2ceil~26_combout ;
wire \log2ceil~27_combout ;
wire \LessThan14~1_combout ;
wire \LessThan16~0_combout ;
wire \log2ceil~28_combout ;
wire \log2ceil~29_combout ;
wire \log2ceil~30_combout ;
wire \log2ceil~31_combout ;
wire \log2ceil~32_combout ;
wire \log2ceil~33_combout ;
wire \log2ceil~34_combout ;
wire \log2ceil~35_combout ;
wire \log2ceil~36_combout ;
wire \log2ceil~37_combout ;
wire \log2ceil~38_combout ;
wire \burstwrap_boundary_width_read[0]~1 ;
wire \burstwrap_boundary_width_read[1]~2_combout ;
wire \LessThan15~0_combout ;
wire \log2ceil~39_combout ;
wire \log2ceil~40_combout ;
wire \burstwrap_boundary_width_read[1]~3 ;
wire \burstwrap_boundary_width_read[2]~4_combout ;
wire \burstwrap_boundary_width_read[2]~5 ;
wire \burstwrap_boundary_width_read[3]~6_combout ;
wire \burstwrap_boundary_width_read[3]~7 ;
wire \Add3~0_combout ;
wire \Selector14~0_combout ;
wire \Add4~1 ;
wire \Add4~2_combout ;
wire \log2ceil~0_combout ;
wire \log2ceil~1_combout ;
wire \log2ceil~2_combout ;
wire \LessThan2~0_combout ;
wire \log2ceil~3_combout ;
wire \LessThan5~0_combout ;
wire \log2ceil~4_combout ;
wire \log2ceil~5_combout ;
wire \log2ceil~13_combout ;
wire \LessThan4~0_combout ;
wire \LessThan4~1_combout ;
wire \log2ceil~14_combout ;
wire \LessThan5~1_combout ;
wire \LessThan7~0_combout ;
wire \log2ceil~15_combout ;
wire \log2ceil~16_combout ;
wire \log2ceil~17_combout ;
wire \log2ceil~18_combout ;
wire \log2ceil~6_combout ;
wire \log2ceil~7_combout ;
wire \log2ceil~8_combout ;
wire \log2ceil~9_combout ;
wire \log2ceil~10_combout ;
wire \log2ceil~11_combout ;
wire \log2ceil~12_combout ;
wire \burstwrap_boundary_width_write[0]~1 ;
wire \burstwrap_boundary_width_write[1]~2_combout ;
wire \LessThan6~0_combout ;
wire \log2ceil~19_combout ;
wire \log2ceil~20_combout ;
wire \burstwrap_boundary_width_write[1]~3 ;
wire \burstwrap_boundary_width_write[2]~4_combout ;
wire \burstwrap_boundary_width_write[2]~5 ;
wire \burstwrap_boundary_width_write[3]~6_combout ;
wire \burstwrap_boundary_width_write[3]~7 ;
wire \Add1~0_combout ;
wire \LessThan18~1_combout ;
wire \Add5~0_combout ;
wire \burstwrap_boundary_width_read[0]~0_combout ;
wire \Selector15~0_combout ;
wire \Selector15~1_combout ;
wire \burstwrap_boundary_width_write[0]~0_combout ;
wire \LessThan22~1_combout ;
wire \LessThan18~2_combout ;
wire \Add4~0_combout ;
wire \Decoder1~2_combout ;
wire \Add5~3 ;
wire \Add5~4_combout ;
wire \Selector13~0_combout ;
wire \Selector13~1_combout ;
wire \Add4~3 ;
wire \Add4~4_combout ;
wire \LessThan18~0_combout ;
wire \Selector5~0_combout ;
wire \Decoder1~3_combout ;
wire \Add5~5 ;
wire \Add5~6_combout ;
wire \Selector12~0_combout ;
wire \Add4~5 ;
wire \Add4~6_combout ;
wire \Decoder1~4_combout ;
wire \Add5~7 ;
wire \Add5~8_combout ;
wire \Selector11~0_combout ;
wire \LessThan22~2_combout ;
wire \Add4~7 ;
wire \Add4~8_combout ;
wire \Decoder1~5_combout ;
wire \Add5~9 ;
wire \Add5~10_combout ;
wire \Selector10~0_combout ;
wire \LessThan23~0_combout ;
wire \Selector2~0_combout ;
wire \Add4~9 ;
wire \Add4~10_combout ;
wire \Decoder1~6_combout ;
wire \Add5~11 ;
wire \Add5~12_combout ;
wire \Selector9~0_combout ;
wire \Add4~11 ;
wire \Add4~12_combout ;
wire \LessThan22~0_combout ;
wire \Selector1~0_combout ;
wire \Decoder1~7_combout ;
wire \Add5~13 ;
wire \Add5~14_combout ;
wire \Add4~13 ;
wire \Add4~14_combout ;


cycloneiv_altera_merlin_address_alignment align_address_to_size(
	.burstwrap_boundary_width_write_0(\burstwrap_boundary_width_write[0]~0_combout ),
	.burstwrap_boundary_width_write_1(\burstwrap_boundary_width_write[1]~2_combout ),
	.burstwrap_boundary_width_write_2(\burstwrap_boundary_width_write[2]~4_combout ),
	.burstwrap_boundary_width_write_3(\burstwrap_boundary_width_write[3]~6_combout ),
	.Add1(\Add1~0_combout ),
	.full(full),
	.full1(full1),
	.data1_35(data1_35),
	.sop_enable(\sop_enable~q ),
	.out_data_14(out_data_14),
	.data1_33(data1_33),
	.out_data_12(out_data_12),
	.data1_34(data1_34),
	.out_data_13(out_data_13),
	.data1_36(data1_36),
	.out_data_15(out_data_15),
	.Equal1(Equal1),
	.wready(wready),
	.reset(altera_reset_synchronizer_int_chain_out),
	.always2(always2),
	.data1_32(data1_32),
	.base_address_11(base_address_11),
	.data1_31(data1_31),
	.base_address_10(base_address_10),
	.data1_30(data1_30),
	.base_address_9(base_address_9),
	.data1_29(data1_29),
	.base_address_8(base_address_8),
	.data1_12(data1_12),
	.data1_11(data1_11),
	.data1_10(data1_10),
	.Decoder0(\align_address_to_size|Decoder0~0_combout ),
	.data1_28(data1_28),
	.base_address_7(base_address_7),
	.Decoder01(\align_address_to_size|Decoder0~1_combout ),
	.data1_27(data1_27),
	.base_address_6(base_address_6),
	.Decoder02(\align_address_to_size|Decoder0~2_combout ),
	.data1_26(data1_26),
	.base_address_5(base_address_5),
	.Decoder03(\align_address_to_size|Decoder0~3_combout ),
	.data1_25(data1_25),
	.base_address_4(base_address_4),
	.Decoder04(\align_address_to_size|Decoder0~4_combout ),
	.data1_24(data1_24),
	.base_address_3(base_address_3),
	.Decoder05(\align_address_to_size|Decoder0~5_combout ),
	.data1_23(data1_23),
	.Decoder06(\align_address_to_size|Decoder0~6_combout ),
	.data1_22(data1_22),
	.Decoder07(\align_address_to_size|Decoder0~7_combout ),
	.data1_21(data1_21),
	.data1_8(data1_8),
	.out_data_2(out_data_2),
	.out_data_1(out_data_1),
	.out_data_0(out_data_0),
	.data1_9(data1_9),
	.LessThan22(\LessThan22~0_combout ),
	.LessThan221(\LessThan22~2_combout ),
	.LessThan18(\LessThan18~0_combout ),
	.LessThan181(\LessThan18~1_combout ),
	.LessThan182(\LessThan18~2_combout ),
	.Equal11(\align_address_to_size|Equal1~0_combout ),
	.clk(clock_bridge_0_in_clk_clk));

cycloneive_lcell_comb \read_cp_data[113]~0 (
	.dataa(data1_131),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(read_cp_data_113),
	.cout(\read_cp_data[113]~1 ));
defparam \read_cp_data[113]~0 .lut_mask = 16'h55AA;
defparam \read_cp_data[113]~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \read_cp_data[114]~2 (
	.dataa(data1_141),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\read_cp_data[113]~1 ),
	.combout(read_cp_data_114),
	.cout(\read_cp_data[114]~3 ));
defparam \read_cp_data[114]~2 .lut_mask = 16'h5A5F;
defparam \read_cp_data[114]~2 .sum_lutc_input = "cin";

cycloneive_lcell_comb \read_cp_data[115]~4 (
	.dataa(data1_151),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\read_cp_data[114]~3 ),
	.combout(read_cp_data_115),
	.cout(\read_cp_data[115]~5 ));
defparam \read_cp_data[115]~4 .lut_mask = 16'hA50A;
defparam \read_cp_data[115]~4 .sum_lutc_input = "cin";

cycloneive_lcell_comb \read_cp_data[116]~6 (
	.dataa(data1_161),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\read_cp_data[115]~5 ),
	.combout(read_cp_data_116),
	.cout(\read_cp_data[116]~7 ));
defparam \read_cp_data[116]~6 .lut_mask = 16'h5A5F;
defparam \read_cp_data[116]~6 .sum_lutc_input = "cin";

cycloneive_lcell_comb \read_cp_data[117]~8 (
	.dataa(data1_171),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\read_cp_data[116]~7 ),
	.combout(read_cp_data_117),
	.cout(\read_cp_data[117]~9 ));
defparam \read_cp_data[117]~8 .lut_mask = 16'hA50A;
defparam \read_cp_data[117]~8 .sum_lutc_input = "cin";

cycloneive_lcell_comb \read_cp_data[118]~10 (
	.dataa(data1_181),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\read_cp_data[117]~9 ),
	.combout(read_cp_data_118),
	.cout(\read_cp_data[118]~11 ));
defparam \read_cp_data[118]~10 .lut_mask = 16'h5A5F;
defparam \read_cp_data[118]~10 .sum_lutc_input = "cin";

cycloneive_lcell_comb \read_cp_data[119]~12 (
	.dataa(data1_191),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\read_cp_data[118]~11 ),
	.combout(read_cp_data_119),
	.cout(\read_cp_data[119]~13 ));
defparam \read_cp_data[119]~12 .lut_mask = 16'hA50A;
defparam \read_cp_data[119]~12 .sum_lutc_input = "cin";

cycloneive_lcell_comb \read_cp_data[120]~14 (
	.dataa(data1_201),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\read_cp_data[119]~13 ),
	.combout(read_cp_data_120),
	.cout(\read_cp_data[120]~15 ));
defparam \read_cp_data[120]~14 .lut_mask = 16'h5A5F;
defparam \read_cp_data[120]~14 .sum_lutc_input = "cin";

cycloneive_lcell_comb \read_cp_data[121]~16 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\read_cp_data[120]~15 ),
	.combout(read_cp_data_121),
	.cout());
defparam \read_cp_data[121]~16 .lut_mask = 16'h0F0F;
defparam \read_cp_data[121]~16 .sum_lutc_input = "cin";

cycloneive_lcell_comb \wready~0 (
	.dataa(next_in_wr_ptr),
	.datab(Equal1),
	.datac(last_dest_id_0),
	.datad(has_pending_responses),
	.cin(gnd),
	.combout(wready),
	.cout());
defparam \wready~0 .lut_mask = 16'h82AA;
defparam \wready~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \awready~0 (
	.dataa(WideOr0),
	.datab(gnd),
	.datac(data1_0),
	.datad(wready),
	.cin(gnd),
	.combout(awready),
	.cout());
defparam \awready~0 .lut_mask = 16'hAFFF;
defparam \awready~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \write_cp_data[113]~0 (
	.dataa(\burst_bytecount[3]~q ),
	.datab(\Add0~0_combout ),
	.datac(gnd),
	.datad(\sop_enable~q ),
	.cin(gnd),
	.combout(write_cp_data_113),
	.cout());
defparam \write_cp_data[113]~0 .lut_mask = 16'hAACC;
defparam \write_cp_data[113]~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \write_cp_data[121]~1 (
	.dataa(\burst_bytecount[11]~q ),
	.datab(\Add0~16_combout ),
	.datac(gnd),
	.datad(\sop_enable~q ),
	.cin(gnd),
	.combout(write_cp_data_121),
	.cout());
defparam \write_cp_data[121]~1 .lut_mask = 16'hAACC;
defparam \write_cp_data[121]~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \write_cp_data[118]~2 (
	.dataa(\burst_bytecount[8]~q ),
	.datab(\Add0~10_combout ),
	.datac(gnd),
	.datad(\sop_enable~q ),
	.cin(gnd),
	.combout(write_cp_data_118),
	.cout());
defparam \write_cp_data[118]~2 .lut_mask = 16'hAACC;
defparam \write_cp_data[118]~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \write_cp_data[119]~3 (
	.dataa(\burst_bytecount[9]~q ),
	.datab(\Add0~12_combout ),
	.datac(gnd),
	.datad(\sop_enable~q ),
	.cin(gnd),
	.combout(write_cp_data_119),
	.cout());
defparam \write_cp_data[119]~3 .lut_mask = 16'hAACC;
defparam \write_cp_data[119]~3 .sum_lutc_input = "datac";

cycloneive_lcell_comb \write_cp_data[120]~4 (
	.dataa(\burst_bytecount[10]~q ),
	.datab(\Add0~14_combout ),
	.datac(gnd),
	.datad(\sop_enable~q ),
	.cin(gnd),
	.combout(write_cp_data_120),
	.cout());
defparam \write_cp_data[120]~4 .lut_mask = 16'hAACC;
defparam \write_cp_data[120]~4 .sum_lutc_input = "datac";

cycloneive_lcell_comb \write_cp_data[114]~5 (
	.dataa(\burst_bytecount[4]~q ),
	.datab(\Add0~2_combout ),
	.datac(gnd),
	.datad(\sop_enable~q ),
	.cin(gnd),
	.combout(write_cp_data_114),
	.cout());
defparam \write_cp_data[114]~5 .lut_mask = 16'hAACC;
defparam \write_cp_data[114]~5 .sum_lutc_input = "datac";

cycloneive_lcell_comb \write_cp_data[115]~6 (
	.dataa(\burst_bytecount[5]~q ),
	.datab(\Add0~4_combout ),
	.datac(gnd),
	.datad(\sop_enable~q ),
	.cin(gnd),
	.combout(write_cp_data_115),
	.cout());
defparam \write_cp_data[115]~6 .lut_mask = 16'hAACC;
defparam \write_cp_data[115]~6 .sum_lutc_input = "datac";

cycloneive_lcell_comb \write_cp_data[116]~7 (
	.dataa(\burst_bytecount[6]~q ),
	.datab(\Add0~6_combout ),
	.datac(gnd),
	.datad(\sop_enable~q ),
	.cin(gnd),
	.combout(write_cp_data_116),
	.cout());
defparam \write_cp_data[116]~7 .lut_mask = 16'hAACC;
defparam \write_cp_data[116]~7 .sum_lutc_input = "datac";

cycloneive_lcell_comb \write_cp_data[117]~8 (
	.dataa(\burst_bytecount[7]~q ),
	.datab(\Add0~8_combout ),
	.datac(gnd),
	.datad(\sop_enable~q ),
	.cin(gnd),
	.combout(write_cp_data_117),
	.cout());
defparam \write_cp_data[117]~8 .lut_mask = 16'hAACC;
defparam \write_cp_data[117]~8 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector14~1 (
	.dataa(data1_81),
	.datab(\Add5~2_combout ),
	.datac(data1_91),
	.datad(\Selector14~0_combout ),
	.cin(gnd),
	.combout(Selector14),
	.cout());
defparam \Selector14~1 .lut_mask = 16'hFEAE;
defparam \Selector14~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector6~0 (
	.dataa(data1_8),
	.datab(\Add4~2_combout ),
	.datac(data1_9),
	.datad(\LessThan18~1_combout ),
	.cin(gnd),
	.combout(Selector6),
	.cout());
defparam \Selector6~0 .lut_mask = 16'hAEFE;
defparam \Selector6~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector15~2 (
	.dataa(data1_81),
	.datab(\Add5~0_combout ),
	.datac(data1_91),
	.datad(\Selector15~1_combout ),
	.cin(gnd),
	.combout(Selector15),
	.cout());
defparam \Selector15~2 .lut_mask = 16'hFEAE;
defparam \Selector15~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector7~0 (
	.dataa(data1_8),
	.datab(\LessThan18~2_combout ),
	.datac(\Add4~0_combout ),
	.datad(data1_9),
	.cin(gnd),
	.combout(Selector7),
	.cout());
defparam \Selector7~0 .lut_mask = 16'hEEFA;
defparam \Selector7~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector13~2 (
	.dataa(data1_81),
	.datab(\Add5~4_combout ),
	.datac(data1_91),
	.datad(\Selector13~1_combout ),
	.cin(gnd),
	.combout(Selector13),
	.cout());
defparam \Selector13~2 .lut_mask = 16'hFEAE;
defparam \Selector13~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector5~1 (
	.dataa(data1_8),
	.datab(data1_9),
	.datac(\Add4~4_combout ),
	.datad(\Selector5~0_combout ),
	.cin(gnd),
	.combout(Selector5),
	.cout());
defparam \Selector5~1 .lut_mask = 16'h00FE;
defparam \Selector5~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector12~1 (
	.dataa(data1_91),
	.datab(\burstwrap_boundary_width_read[3]~6_combout ),
	.datac(\Add3~0_combout ),
	.datad(\Selector12~0_combout ),
	.cin(gnd),
	.combout(Selector12),
	.cout());
defparam \Selector12~1 .lut_mask = 16'hFFA8;
defparam \Selector12~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector4~0 (
	.dataa(data1_8),
	.datab(\Add4~6_combout ),
	.datac(data1_9),
	.datad(\LessThan18~0_combout ),
	.cin(gnd),
	.combout(Selector4),
	.cout());
defparam \Selector4~0 .lut_mask = 16'hAEFE;
defparam \Selector4~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector11~1 (
	.dataa(data1_91),
	.datab(\Add5~8_combout ),
	.datac(data1_81),
	.datad(\Selector11~0_combout ),
	.cin(gnd),
	.combout(Selector11),
	.cout());
defparam \Selector11~1 .lut_mask = 16'hFEF4;
defparam \Selector11~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector3~0 (
	.dataa(data1_8),
	.datab(\LessThan22~2_combout ),
	.datac(\Add4~8_combout ),
	.datad(data1_9),
	.cin(gnd),
	.combout(Selector3),
	.cout());
defparam \Selector3~0 .lut_mask = 16'hEEFA;
defparam \Selector3~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector10~1 (
	.dataa(data1_91),
	.datab(\Add5~10_combout ),
	.datac(data1_81),
	.datad(\Selector10~0_combout ),
	.cin(gnd),
	.combout(Selector10),
	.cout());
defparam \Selector10~1 .lut_mask = 16'hFEF4;
defparam \Selector10~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector2~1 (
	.dataa(\Selector2~0_combout ),
	.datab(data1_8),
	.datac(data1_9),
	.datad(\Add4~10_combout ),
	.cin(gnd),
	.combout(Selector2),
	.cout());
defparam \Selector2~1 .lut_mask = 16'hAAA8;
defparam \Selector2~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector9~1 (
	.dataa(data1_91),
	.datab(\Add5~12_combout ),
	.datac(data1_81),
	.datad(\Selector9~0_combout ),
	.cin(gnd),
	.combout(Selector9),
	.cout());
defparam \Selector9~1 .lut_mask = 16'hFEF4;
defparam \Selector9~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector1~1 (
	.dataa(data1_8),
	.datab(data1_9),
	.datac(\Add4~12_combout ),
	.datad(\Selector1~0_combout ),
	.cin(gnd),
	.combout(Selector1),
	.cout());
defparam \Selector1~1 .lut_mask = 16'h00FE;
defparam \Selector1~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector8~0 (
	.dataa(data1_81),
	.datab(\Add5~14_combout ),
	.datac(gnd),
	.datad(data1_91),
	.cin(gnd),
	.combout(Selector8),
	.cout());
defparam \Selector8~0 .lut_mask = 16'hAAEE;
defparam \Selector8~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector0~0 (
	.dataa(data1_8),
	.datab(\Add4~14_combout ),
	.datac(gnd),
	.datad(data1_9),
	.cin(gnd),
	.combout(Selector0),
	.cout());
defparam \Selector0~0 .lut_mask = 16'hAAEE;
defparam \Selector0~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \burst_bytecount[3]~26 (
	.dataa(write_cp_data_113),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\burst_bytecount[3]~26_combout ),
	.cout());
defparam \burst_bytecount[3]~26 .lut_mask = 16'h5555;
defparam \burst_bytecount[3]~26 .sum_lutc_input = "datac";

dffeas \burst_bytecount[3] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\burst_bytecount[3]~26_combout ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(always2),
	.q(\burst_bytecount[3]~q ),
	.prn(vcc));
defparam \burst_bytecount[3] .is_wysiwyg = "true";
defparam \burst_bytecount[3] .power_up = "low";

cycloneive_lcell_comb \Add0~0 (
	.dataa(data1_13),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout(\Add0~1 ));
defparam \Add0~0 .lut_mask = 16'h55AA;
defparam \Add0~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \sop_enable~0 (
	.dataa(data1_0),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\sop_enable~0_combout ),
	.cout());
defparam \sop_enable~0 .lut_mask = 16'h5555;
defparam \sop_enable~0 .sum_lutc_input = "datac";

dffeas sop_enable(
	.clk(clock_bridge_0_in_clk_clk),
	.d(\sop_enable~0_combout ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(always2),
	.q(\sop_enable~q ),
	.prn(vcc));
defparam sop_enable.is_wysiwyg = "true";
defparam sop_enable.power_up = "low";

cycloneive_lcell_comb \burst_bytecount[4]~9 (
	.dataa(write_cp_data_113),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\burst_bytecount[4]~9_cout ));
defparam \burst_bytecount[4]~9 .lut_mask = 16'h00AA;
defparam \burst_bytecount[4]~9 .sum_lutc_input = "datac";

cycloneive_lcell_comb \burst_bytecount[4]~10 (
	.dataa(write_cp_data_114),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\burst_bytecount[4]~9_cout ),
	.combout(\burst_bytecount[4]~10_combout ),
	.cout(\burst_bytecount[4]~11 ));
defparam \burst_bytecount[4]~10 .lut_mask = 16'hA505;
defparam \burst_bytecount[4]~10 .sum_lutc_input = "cin";

cycloneive_lcell_comb \burst_bytecount[5]~12 (
	.dataa(write_cp_data_115),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\burst_bytecount[4]~11 ),
	.combout(\burst_bytecount[5]~12_combout ),
	.cout(\burst_bytecount[5]~13 ));
defparam \burst_bytecount[5]~12 .lut_mask = 16'h5AAF;
defparam \burst_bytecount[5]~12 .sum_lutc_input = "cin";

cycloneive_lcell_comb \burst_bytecount[6]~14 (
	.dataa(write_cp_data_116),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\burst_bytecount[5]~13 ),
	.combout(\burst_bytecount[6]~14_combout ),
	.cout(\burst_bytecount[6]~15 ));
defparam \burst_bytecount[6]~14 .lut_mask = 16'hA505;
defparam \burst_bytecount[6]~14 .sum_lutc_input = "cin";

cycloneive_lcell_comb \burst_bytecount[7]~16 (
	.dataa(write_cp_data_117),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\burst_bytecount[6]~15 ),
	.combout(\burst_bytecount[7]~16_combout ),
	.cout(\burst_bytecount[7]~17 ));
defparam \burst_bytecount[7]~16 .lut_mask = 16'h5AAF;
defparam \burst_bytecount[7]~16 .sum_lutc_input = "cin";

cycloneive_lcell_comb \burst_bytecount[8]~18 (
	.dataa(write_cp_data_118),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\burst_bytecount[7]~17 ),
	.combout(\burst_bytecount[8]~18_combout ),
	.cout(\burst_bytecount[8]~19 ));
defparam \burst_bytecount[8]~18 .lut_mask = 16'hA505;
defparam \burst_bytecount[8]~18 .sum_lutc_input = "cin";

cycloneive_lcell_comb \burst_bytecount[9]~20 (
	.dataa(write_cp_data_119),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\burst_bytecount[8]~19 ),
	.combout(\burst_bytecount[9]~20_combout ),
	.cout(\burst_bytecount[9]~21 ));
defparam \burst_bytecount[9]~20 .lut_mask = 16'h5AAF;
defparam \burst_bytecount[9]~20 .sum_lutc_input = "cin";

cycloneive_lcell_comb \burst_bytecount[10]~22 (
	.dataa(write_cp_data_120),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\burst_bytecount[9]~21 ),
	.combout(\burst_bytecount[10]~22_combout ),
	.cout(\burst_bytecount[10]~23 ));
defparam \burst_bytecount[10]~22 .lut_mask = 16'hA505;
defparam \burst_bytecount[10]~22 .sum_lutc_input = "cin";

cycloneive_lcell_comb \burst_bytecount[11]~24 (
	.dataa(write_cp_data_121),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\burst_bytecount[10]~23 ),
	.combout(\burst_bytecount[11]~24_combout ),
	.cout());
defparam \burst_bytecount[11]~24 .lut_mask = 16'h5A5A;
defparam \burst_bytecount[11]~24 .sum_lutc_input = "cin";

dffeas \burst_bytecount[11] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\burst_bytecount[11]~24_combout ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(always2),
	.q(\burst_bytecount[11]~q ),
	.prn(vcc));
defparam \burst_bytecount[11] .is_wysiwyg = "true";
defparam \burst_bytecount[11] .power_up = "low";

cycloneive_lcell_comb \Add0~2 (
	.dataa(data1_14),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~1 ),
	.combout(\Add0~2_combout ),
	.cout(\Add0~3 ));
defparam \Add0~2 .lut_mask = 16'h5A5F;
defparam \Add0~2 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add0~4 (
	.dataa(data1_15),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~3 ),
	.combout(\Add0~4_combout ),
	.cout(\Add0~5 ));
defparam \Add0~4 .lut_mask = 16'hA50A;
defparam \Add0~4 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add0~6 (
	.dataa(data1_16),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~5 ),
	.combout(\Add0~6_combout ),
	.cout(\Add0~7 ));
defparam \Add0~6 .lut_mask = 16'h5A5F;
defparam \Add0~6 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add0~8 (
	.dataa(data1_17),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~7 ),
	.combout(\Add0~8_combout ),
	.cout(\Add0~9 ));
defparam \Add0~8 .lut_mask = 16'hA50A;
defparam \Add0~8 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add0~10 (
	.dataa(data1_18),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~9 ),
	.combout(\Add0~10_combout ),
	.cout(\Add0~11 ));
defparam \Add0~10 .lut_mask = 16'h5A5F;
defparam \Add0~10 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add0~12 (
	.dataa(data1_19),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~11 ),
	.combout(\Add0~12_combout ),
	.cout(\Add0~13 ));
defparam \Add0~12 .lut_mask = 16'hA50A;
defparam \Add0~12 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add0~14 (
	.dataa(data1_20),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~13 ),
	.combout(\Add0~14_combout ),
	.cout(\Add0~15 ));
defparam \Add0~14 .lut_mask = 16'h5A5F;
defparam \Add0~14 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add0~16 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add0~15 ),
	.combout(\Add0~16_combout ),
	.cout());
defparam \Add0~16 .lut_mask = 16'h0F0F;
defparam \Add0~16 .sum_lutc_input = "cin";

dffeas \burst_bytecount[8] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\burst_bytecount[8]~18_combout ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(always2),
	.q(\burst_bytecount[8]~q ),
	.prn(vcc));
defparam \burst_bytecount[8] .is_wysiwyg = "true";
defparam \burst_bytecount[8] .power_up = "low";

dffeas \burst_bytecount[9] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\burst_bytecount[9]~20_combout ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(always2),
	.q(\burst_bytecount[9]~q ),
	.prn(vcc));
defparam \burst_bytecount[9] .is_wysiwyg = "true";
defparam \burst_bytecount[9] .power_up = "low";

dffeas \burst_bytecount[10] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\burst_bytecount[10]~22_combout ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(always2),
	.q(\burst_bytecount[10]~q ),
	.prn(vcc));
defparam \burst_bytecount[10] .is_wysiwyg = "true";
defparam \burst_bytecount[10] .power_up = "low";

dffeas \burst_bytecount[4] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\burst_bytecount[4]~10_combout ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(always2),
	.q(\burst_bytecount[4]~q ),
	.prn(vcc));
defparam \burst_bytecount[4] .is_wysiwyg = "true";
defparam \burst_bytecount[4] .power_up = "low";

dffeas \burst_bytecount[5] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\burst_bytecount[5]~12_combout ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(always2),
	.q(\burst_bytecount[5]~q ),
	.prn(vcc));
defparam \burst_bytecount[5] .is_wysiwyg = "true";
defparam \burst_bytecount[5] .power_up = "low";

dffeas \burst_bytecount[6] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\burst_bytecount[6]~14_combout ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(always2),
	.q(\burst_bytecount[6]~q ),
	.prn(vcc));
defparam \burst_bytecount[6] .is_wysiwyg = "true";
defparam \burst_bytecount[6] .power_up = "low";

dffeas \burst_bytecount[7] (
	.clk(clock_bridge_0_in_clk_clk),
	.d(\burst_bytecount[7]~16_combout ),
	.asdata(vcc),
	.clrn(altera_reset_synchronizer_int_chain_out),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(always2),
	.q(\burst_bytecount[7]~q ),
	.prn(vcc));
defparam \burst_bytecount[7] .is_wysiwyg = "true";
defparam \burst_bytecount[7] .power_up = "low";

cycloneive_lcell_comb \Decoder1~0 (
	.dataa(data1_101),
	.datab(gnd),
	.datac(data1_121),
	.datad(data1_111),
	.cin(gnd),
	.combout(\Decoder1~0_combout ),
	.cout());
defparam \Decoder1~0 .lut_mask = 16'h000A;
defparam \Decoder1~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Decoder1~1 (
	.dataa(gnd),
	.datab(data1_121),
	.datac(data1_101),
	.datad(data1_111),
	.cin(gnd),
	.combout(\Decoder1~1_combout ),
	.cout());
defparam \Decoder1~1 .lut_mask = 16'h0003;
defparam \Decoder1~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add5~0 (
	.dataa(\Decoder1~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add5~0_combout ),
	.cout(\Add5~1 ));
defparam \Add5~0 .lut_mask = 16'h55AA;
defparam \Add5~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add5~2 (
	.dataa(\Decoder1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~1 ),
	.combout(\Add5~2_combout ),
	.cout(\Add5~3 ));
defparam \Add5~2 .lut_mask = 16'hA505;
defparam \Add5~2 .sum_lutc_input = "cin";

cycloneive_lcell_comb \log2ceil~21 (
	.dataa(read_cp_data_116),
	.datab(read_cp_data_117),
	.datac(read_cp_data_118),
	.datad(read_cp_data_119),
	.cin(gnd),
	.combout(\log2ceil~21_combout ),
	.cout());
defparam \log2ceil~21 .lut_mask = 16'h0001;
defparam \log2ceil~21 .sum_lutc_input = "datac";

cycloneive_lcell_comb \log2ceil~22 (
	.dataa(read_cp_data_113),
	.datab(read_cp_data_114),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\log2ceil~22_combout ),
	.cout());
defparam \log2ceil~22 .lut_mask = 16'h8888;
defparam \log2ceil~22 .sum_lutc_input = "datac";

cycloneive_lcell_comb \log2ceil~23 (
	.dataa(\log2ceil~21_combout ),
	.datab(read_cp_data_115),
	.datac(read_cp_data_120),
	.datad(\log2ceil~22_combout ),
	.cin(gnd),
	.combout(\log2ceil~23_combout ),
	.cout());
defparam \log2ceil~23 .lut_mask = 16'hFFFD;
defparam \log2ceil~23 .sum_lutc_input = "datac";

cycloneive_lcell_comb \LessThan11~0 (
	.dataa(read_cp_data_115),
	.datab(read_cp_data_113),
	.datac(read_cp_data_114),
	.datad(read_cp_data_116),
	.cin(gnd),
	.combout(\LessThan11~0_combout ),
	.cout());
defparam \LessThan11~0 .lut_mask = 16'hFFA8;
defparam \LessThan11~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \LessThan11~1 (
	.dataa(read_cp_data_117),
	.datab(read_cp_data_118),
	.datac(read_cp_data_119),
	.datad(\LessThan11~0_combout ),
	.cin(gnd),
	.combout(\LessThan11~1_combout ),
	.cout());
defparam \LessThan11~1 .lut_mask = 16'hFFFE;
defparam \LessThan11~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \log2ceil~24 (
	.dataa(read_cp_data_121),
	.datab(read_cp_data_120),
	.datac(\LessThan11~1_combout ),
	.datad(\log2ceil~23_combout ),
	.cin(gnd),
	.combout(\log2ceil~24_combout ),
	.cout());
defparam \log2ceil~24 .lut_mask = 16'hABFF;
defparam \log2ceil~24 .sum_lutc_input = "datac";

cycloneive_lcell_comb \LessThan13~0 (
	.dataa(gnd),
	.datab(read_cp_data_118),
	.datac(read_cp_data_119),
	.datad(read_cp_data_120),
	.cin(gnd),
	.combout(\LessThan13~0_combout ),
	.cout());
defparam \LessThan13~0 .lut_mask = 16'h0003;
defparam \LessThan13~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \LessThan14~0 (
	.dataa(gnd),
	.datab(read_cp_data_113),
	.datac(read_cp_data_114),
	.datad(read_cp_data_115),
	.cin(gnd),
	.combout(\LessThan14~0_combout ),
	.cout());
defparam \LessThan14~0 .lut_mask = 16'h0003;
defparam \LessThan14~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \log2ceil~25 (
	.dataa(\LessThan13~0_combout ),
	.datab(\LessThan14~0_combout ),
	.datac(read_cp_data_116),
	.datad(read_cp_data_117),
	.cin(gnd),
	.combout(\log2ceil~25_combout ),
	.cout());
defparam \log2ceil~25 .lut_mask = 16'h008A;
defparam \log2ceil~25 .sum_lutc_input = "datac";

cycloneive_lcell_comb \LessThan13~1 (
	.dataa(read_cp_data_117),
	.datab(read_cp_data_116),
	.datac(\LessThan14~0_combout ),
	.datad(\LessThan13~0_combout ),
	.cin(gnd),
	.combout(\LessThan13~1_combout ),
	.cout());
defparam \LessThan13~1 .lut_mask = 16'h8AFF;
defparam \LessThan13~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \log2ceil~26 (
	.dataa(\log2ceil~24_combout ),
	.datab(\LessThan11~1_combout ),
	.datac(\log2ceil~25_combout ),
	.datad(\LessThan13~1_combout ),
	.cin(gnd),
	.combout(\log2ceil~26_combout ),
	.cout());
defparam \log2ceil~26 .lut_mask = 16'hAAEA;
defparam \log2ceil~26 .sum_lutc_input = "datac";

cycloneive_lcell_comb \log2ceil~27 (
	.dataa(\log2ceil~23_combout ),
	.datab(\log2ceil~26_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\log2ceil~27_combout ),
	.cout());
defparam \log2ceil~27 .lut_mask = 16'h8888;
defparam \log2ceil~27 .sum_lutc_input = "datac";

cycloneive_lcell_comb \LessThan14~1 (
	.dataa(read_cp_data_116),
	.datab(read_cp_data_117),
	.datac(gnd),
	.datad(\LessThan14~0_combout ),
	.cin(gnd),
	.combout(\LessThan14~1_combout ),
	.cout());
defparam \LessThan14~1 .lut_mask = 16'hEEFF;
defparam \LessThan14~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \LessThan16~0 (
	.dataa(read_cp_data_118),
	.datab(read_cp_data_119),
	.datac(\LessThan14~1_combout ),
	.datad(read_cp_data_120),
	.cin(gnd),
	.combout(\LessThan16~0_combout ),
	.cout());
defparam \LessThan16~0 .lut_mask = 16'h01FF;
defparam \LessThan16~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \log2ceil~28 (
	.dataa(read_cp_data_118),
	.datab(\LessThan14~1_combout ),
	.datac(read_cp_data_119),
	.datad(read_cp_data_120),
	.cin(gnd),
	.combout(\log2ceil~28_combout ),
	.cout());
defparam \log2ceil~28 .lut_mask = 16'h0007;
defparam \log2ceil~28 .sum_lutc_input = "datac";

cycloneive_lcell_comb \log2ceil~29 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\log2ceil~24_combout ),
	.datad(\log2ceil~25_combout ),
	.cin(gnd),
	.combout(\log2ceil~29_combout ),
	.cout());
defparam \log2ceil~29 .lut_mask = 16'h000F;
defparam \log2ceil~29 .sum_lutc_input = "datac";

cycloneive_lcell_comb \log2ceil~30 (
	.dataa(read_cp_data_121),
	.datab(\log2ceil~28_combout ),
	.datac(\log2ceil~29_combout ),
	.datad(\LessThan13~1_combout ),
	.cin(gnd),
	.combout(\log2ceil~30_combout ),
	.cout());
defparam \log2ceil~30 .lut_mask = 16'hEFFF;
defparam \log2ceil~30 .sum_lutc_input = "datac";

cycloneive_lcell_comb \log2ceil~31 (
	.dataa(\log2ceil~27_combout ),
	.datab(\LessThan16~0_combout ),
	.datac(\log2ceil~30_combout ),
	.datad(read_cp_data_121),
	.cin(gnd),
	.combout(\log2ceil~31_combout ),
	.cout());
defparam \log2ceil~31 .lut_mask = 16'h00AC;
defparam \log2ceil~31 .sum_lutc_input = "datac";

cycloneive_lcell_comb \log2ceil~32 (
	.dataa(read_cp_data_115),
	.datab(read_cp_data_116),
	.datac(read_cp_data_117),
	.datad(gnd),
	.cin(gnd),
	.combout(\log2ceil~32_combout ),
	.cout());
defparam \log2ceil~32 .lut_mask = 16'h0101;
defparam \log2ceil~32 .sum_lutc_input = "datac";

cycloneive_lcell_comb \log2ceil~33 (
	.dataa(read_cp_data_120),
	.datab(read_cp_data_118),
	.datac(read_cp_data_119),
	.datad(\log2ceil~32_combout ),
	.cin(gnd),
	.combout(\log2ceil~33_combout ),
	.cout());
defparam \log2ceil~33 .lut_mask = 16'h0100;
defparam \log2ceil~33 .sum_lutc_input = "datac";

cycloneive_lcell_comb \log2ceil~34 (
	.dataa(read_cp_data_114),
	.datab(\log2ceil~33_combout ),
	.datac(read_cp_data_113),
	.datad(\log2ceil~24_combout ),
	.cin(gnd),
	.combout(\log2ceil~34_combout ),
	.cout());
defparam \log2ceil~34 .lut_mask = 16'h08FF;
defparam \log2ceil~34 .sum_lutc_input = "datac";

cycloneive_lcell_comb \log2ceil~35 (
	.dataa(read_cp_data_120),
	.datab(read_cp_data_119),
	.datac(read_cp_data_118),
	.datad(\LessThan14~1_combout ),
	.cin(gnd),
	.combout(\log2ceil~35_combout ),
	.cout());
defparam \log2ceil~35 .lut_mask = 16'hEFFB;
defparam \log2ceil~35 .sum_lutc_input = "datac";

cycloneive_lcell_comb \log2ceil~36 (
	.dataa(\LessThan13~1_combout ),
	.datab(\log2ceil~35_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\log2ceil~36_combout ),
	.cout());
defparam \log2ceil~36 .lut_mask = 16'h8888;
defparam \log2ceil~36 .sum_lutc_input = "datac";

cycloneive_lcell_comb \log2ceil~37 (
	.dataa(\LessThan16~0_combout ),
	.datab(read_cp_data_121),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\log2ceil~37_combout ),
	.cout());
defparam \log2ceil~37 .lut_mask = 16'h2222;
defparam \log2ceil~37 .sum_lutc_input = "datac";

cycloneive_lcell_comb \log2ceil~38 (
	.dataa(\log2ceil~29_combout ),
	.datab(\log2ceil~34_combout ),
	.datac(\log2ceil~36_combout ),
	.datad(\log2ceil~37_combout ),
	.cin(gnd),
	.combout(\log2ceil~38_combout ),
	.cout());
defparam \log2ceil~38 .lut_mask = 16'hE400;
defparam \log2ceil~38 .sum_lutc_input = "datac";

cycloneive_lcell_comb \burstwrap_boundary_width_read[0]~0 (
	.dataa(\log2ceil~38_combout ),
	.datab(data1_101),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\burstwrap_boundary_width_read[0]~0_combout ),
	.cout(\burstwrap_boundary_width_read[0]~1 ));
defparam \burstwrap_boundary_width_read[0]~0 .lut_mask = 16'h6688;
defparam \burstwrap_boundary_width_read[0]~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \burstwrap_boundary_width_read[1]~2 (
	.dataa(\log2ceil~31_combout ),
	.datab(data1_111),
	.datac(gnd),
	.datad(vcc),
	.cin(\burstwrap_boundary_width_read[0]~1 ),
	.combout(\burstwrap_boundary_width_read[1]~2_combout ),
	.cout(\burstwrap_boundary_width_read[1]~3 ));
defparam \burstwrap_boundary_width_read[1]~2 .lut_mask = 16'h9617;
defparam \burstwrap_boundary_width_read[1]~2 .sum_lutc_input = "cin";

cycloneive_lcell_comb \LessThan15~0 (
	.dataa(read_cp_data_120),
	.datab(read_cp_data_119),
	.datac(read_cp_data_118),
	.datad(\LessThan14~1_combout ),
	.cin(gnd),
	.combout(\LessThan15~0_combout ),
	.cout());
defparam \LessThan15~0 .lut_mask = 16'hEEEA;
defparam \LessThan15~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \log2ceil~39 (
	.dataa(\log2ceil~29_combout ),
	.datab(\LessThan16~0_combout ),
	.datac(\LessThan15~0_combout ),
	.datad(\log2ceil~30_combout ),
	.cin(gnd),
	.combout(\log2ceil~39_combout ),
	.cout());
defparam \log2ceil~39 .lut_mask = 16'hAACA;
defparam \log2ceil~39 .sum_lutc_input = "datac";

cycloneive_lcell_comb \log2ceil~40 (
	.dataa(\log2ceil~39_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(read_cp_data_121),
	.cin(gnd),
	.combout(\log2ceil~40_combout ),
	.cout());
defparam \log2ceil~40 .lut_mask = 16'h00AA;
defparam \log2ceil~40 .sum_lutc_input = "datac";

cycloneive_lcell_comb \burstwrap_boundary_width_read[2]~4 (
	.dataa(\log2ceil~40_combout ),
	.datab(data1_121),
	.datac(gnd),
	.datad(vcc),
	.cin(\burstwrap_boundary_width_read[1]~3 ),
	.combout(\burstwrap_boundary_width_read[2]~4_combout ),
	.cout(\burstwrap_boundary_width_read[2]~5 ));
defparam \burstwrap_boundary_width_read[2]~4 .lut_mask = 16'h698E;
defparam \burstwrap_boundary_width_read[2]~4 .sum_lutc_input = "cin";

cycloneive_lcell_comb \burstwrap_boundary_width_read[3]~6 (
	.dataa(read_cp_data_121),
	.datab(\LessThan16~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\burstwrap_boundary_width_read[2]~5 ),
	.combout(\burstwrap_boundary_width_read[3]~6_combout ),
	.cout(\burstwrap_boundary_width_read[3]~7 ));
defparam \burstwrap_boundary_width_read[3]~6 .lut_mask = 16'h4B4F;
defparam \burstwrap_boundary_width_read[3]~6 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add3~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\burstwrap_boundary_width_read[3]~7 ),
	.combout(\Add3~0_combout ),
	.cout());
defparam \Add3~0 .lut_mask = 16'h0F0F;
defparam \Add3~0 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Selector14~0 (
	.dataa(\burstwrap_boundary_width_read[1]~2_combout ),
	.datab(\burstwrap_boundary_width_read[2]~4_combout ),
	.datac(\burstwrap_boundary_width_read[3]~6_combout ),
	.datad(\Add3~0_combout ),
	.cin(gnd),
	.combout(\Selector14~0_combout ),
	.cout());
defparam \Selector14~0 .lut_mask = 16'hFFFE;
defparam \Selector14~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~0 (
	.dataa(\align_address_to_size|Decoder0~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add4~0_combout ),
	.cout(\Add4~1 ));
defparam \Add4~0 .lut_mask = 16'h55AA;
defparam \Add4~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~2 (
	.dataa(\align_address_to_size|Decoder0~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~1 ),
	.combout(\Add4~2_combout ),
	.cout(\Add4~3 ));
defparam \Add4~2 .lut_mask = 16'hA505;
defparam \Add4~2 .sum_lutc_input = "cin";

cycloneive_lcell_comb \log2ceil~0 (
	.dataa(\Add0~6_combout ),
	.datab(\Add0~8_combout ),
	.datac(\Add0~10_combout ),
	.datad(\Add0~12_combout ),
	.cin(gnd),
	.combout(\log2ceil~0_combout ),
	.cout());
defparam \log2ceil~0 .lut_mask = 16'h0001;
defparam \log2ceil~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \log2ceil~1 (
	.dataa(\Add0~0_combout ),
	.datab(\Add0~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\log2ceil~1_combout ),
	.cout());
defparam \log2ceil~1 .lut_mask = 16'h8888;
defparam \log2ceil~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \log2ceil~2 (
	.dataa(\log2ceil~0_combout ),
	.datab(\Add0~4_combout ),
	.datac(\Add0~14_combout ),
	.datad(\log2ceil~1_combout ),
	.cin(gnd),
	.combout(\log2ceil~2_combout ),
	.cout());
defparam \log2ceil~2 .lut_mask = 16'hFFFD;
defparam \log2ceil~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \LessThan2~0 (
	.dataa(\Add0~4_combout ),
	.datab(\Add0~0_combout ),
	.datac(\Add0~2_combout ),
	.datad(\log2ceil~0_combout ),
	.cin(gnd),
	.combout(\LessThan2~0_combout ),
	.cout());
defparam \LessThan2~0 .lut_mask = 16'hA8FF;
defparam \LessThan2~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \log2ceil~3 (
	.dataa(\Add0~16_combout ),
	.datab(\Add0~14_combout ),
	.datac(\LessThan2~0_combout ),
	.datad(\log2ceil~2_combout ),
	.cin(gnd),
	.combout(\log2ceil~3_combout ),
	.cout());
defparam \log2ceil~3 .lut_mask = 16'hABFF;
defparam \log2ceil~3 .sum_lutc_input = "datac";

cycloneive_lcell_comb \LessThan5~0 (
	.dataa(gnd),
	.datab(\Add0~0_combout ),
	.datac(\Add0~2_combout ),
	.datad(\Add0~4_combout ),
	.cin(gnd),
	.combout(\LessThan5~0_combout ),
	.cout());
defparam \LessThan5~0 .lut_mask = 16'h0003;
defparam \LessThan5~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \log2ceil~4 (
	.dataa(\LessThan5~0_combout ),
	.datab(\Add0~6_combout ),
	.datac(\Add0~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\log2ceil~4_combout ),
	.cout());
defparam \log2ceil~4 .lut_mask = 16'h0B0B;
defparam \log2ceil~4 .sum_lutc_input = "datac";

cycloneive_lcell_comb \log2ceil~5 (
	.dataa(\Add0~10_combout ),
	.datab(\Add0~12_combout ),
	.datac(\Add0~14_combout ),
	.datad(\log2ceil~4_combout ),
	.cin(gnd),
	.combout(\log2ceil~5_combout ),
	.cout());
defparam \log2ceil~5 .lut_mask = 16'h0100;
defparam \log2ceil~5 .sum_lutc_input = "datac";

cycloneive_lcell_comb \log2ceil~13 (
	.dataa(\LessThan2~0_combout ),
	.datab(\log2ceil~5_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\log2ceil~13_combout ),
	.cout());
defparam \log2ceil~13 .lut_mask = 16'h8888;
defparam \log2ceil~13 .sum_lutc_input = "datac";

cycloneive_lcell_comb \LessThan4~0 (
	.dataa(gnd),
	.datab(\Add0~10_combout ),
	.datac(\Add0~12_combout ),
	.datad(\Add0~14_combout ),
	.cin(gnd),
	.combout(\LessThan4~0_combout ),
	.cout());
defparam \LessThan4~0 .lut_mask = 16'h0003;
defparam \LessThan4~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \LessThan4~1 (
	.dataa(\Add0~8_combout ),
	.datab(\Add0~6_combout ),
	.datac(\LessThan5~0_combout ),
	.datad(\LessThan4~0_combout ),
	.cin(gnd),
	.combout(\LessThan4~1_combout ),
	.cout());
defparam \LessThan4~1 .lut_mask = 16'h8AFF;
defparam \LessThan4~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \log2ceil~14 (
	.dataa(\log2ceil~2_combout ),
	.datab(\log2ceil~3_combout ),
	.datac(\log2ceil~13_combout ),
	.datad(\LessThan4~1_combout ),
	.cin(gnd),
	.combout(\log2ceil~14_combout ),
	.cout());
defparam \log2ceil~14 .lut_mask = 16'h88A8;
defparam \log2ceil~14 .sum_lutc_input = "datac";

cycloneive_lcell_comb \LessThan5~1 (
	.dataa(\Add0~6_combout ),
	.datab(\Add0~8_combout ),
	.datac(gnd),
	.datad(\LessThan5~0_combout ),
	.cin(gnd),
	.combout(\LessThan5~1_combout ),
	.cout());
defparam \LessThan5~1 .lut_mask = 16'hEEFF;
defparam \LessThan5~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \LessThan7~0 (
	.dataa(\Add0~10_combout ),
	.datab(\Add0~12_combout ),
	.datac(\LessThan5~1_combout ),
	.datad(\Add0~14_combout ),
	.cin(gnd),
	.combout(\LessThan7~0_combout ),
	.cout());
defparam \LessThan7~0 .lut_mask = 16'h01FF;
defparam \LessThan7~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \log2ceil~15 (
	.dataa(\Add0~10_combout ),
	.datab(\LessThan5~1_combout ),
	.datac(\Add0~12_combout ),
	.datad(\Add0~14_combout ),
	.cin(gnd),
	.combout(\log2ceil~15_combout ),
	.cout());
defparam \log2ceil~15 .lut_mask = 16'h0007;
defparam \log2ceil~15 .sum_lutc_input = "datac";

cycloneive_lcell_comb \log2ceil~16 (
	.dataa(\Add0~16_combout ),
	.datab(\log2ceil~5_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\log2ceil~16_combout ),
	.cout());
defparam \log2ceil~16 .lut_mask = 16'hEEEE;
defparam \log2ceil~16 .sum_lutc_input = "datac";

cycloneive_lcell_comb \log2ceil~17 (
	.dataa(\LessThan4~1_combout ),
	.datab(\log2ceil~3_combout ),
	.datac(\log2ceil~15_combout ),
	.datad(\log2ceil~16_combout ),
	.cin(gnd),
	.combout(\log2ceil~17_combout ),
	.cout());
defparam \log2ceil~17 .lut_mask = 16'hFFFD;
defparam \log2ceil~17 .sum_lutc_input = "datac";

cycloneive_lcell_comb \log2ceil~18 (
	.dataa(\log2ceil~14_combout ),
	.datab(\LessThan7~0_combout ),
	.datac(\log2ceil~17_combout ),
	.datad(\Add0~16_combout ),
	.cin(gnd),
	.combout(\log2ceil~18_combout ),
	.cout());
defparam \log2ceil~18 .lut_mask = 16'h00AC;
defparam \log2ceil~18 .sum_lutc_input = "datac";

cycloneive_lcell_comb \log2ceil~6 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\log2ceil~3_combout ),
	.datad(\log2ceil~5_combout ),
	.cin(gnd),
	.combout(\log2ceil~6_combout ),
	.cout());
defparam \log2ceil~6 .lut_mask = 16'h000F;
defparam \log2ceil~6 .sum_lutc_input = "datac";

cycloneive_lcell_comb \log2ceil~7 (
	.dataa(\log2ceil~0_combout ),
	.datab(gnd),
	.datac(\Add0~4_combout ),
	.datad(\Add0~14_combout ),
	.cin(gnd),
	.combout(\log2ceil~7_combout ),
	.cout());
defparam \log2ceil~7 .lut_mask = 16'h000A;
defparam \log2ceil~7 .sum_lutc_input = "datac";

cycloneive_lcell_comb \log2ceil~8 (
	.dataa(\Add0~2_combout ),
	.datab(\log2ceil~7_combout ),
	.datac(\Add0~0_combout ),
	.datad(\log2ceil~3_combout ),
	.cin(gnd),
	.combout(\log2ceil~8_combout ),
	.cout());
defparam \log2ceil~8 .lut_mask = 16'h08FF;
defparam \log2ceil~8 .sum_lutc_input = "datac";

cycloneive_lcell_comb \log2ceil~9 (
	.dataa(\Add0~14_combout ),
	.datab(\Add0~12_combout ),
	.datac(\Add0~10_combout ),
	.datad(\LessThan5~1_combout ),
	.cin(gnd),
	.combout(\log2ceil~9_combout ),
	.cout());
defparam \log2ceil~9 .lut_mask = 16'hEFFB;
defparam \log2ceil~9 .sum_lutc_input = "datac";

cycloneive_lcell_comb \log2ceil~10 (
	.dataa(\LessThan4~1_combout ),
	.datab(\log2ceil~9_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\log2ceil~10_combout ),
	.cout());
defparam \log2ceil~10 .lut_mask = 16'h8888;
defparam \log2ceil~10 .sum_lutc_input = "datac";

cycloneive_lcell_comb \log2ceil~11 (
	.dataa(\LessThan7~0_combout ),
	.datab(\Add0~16_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\log2ceil~11_combout ),
	.cout());
defparam \log2ceil~11 .lut_mask = 16'h2222;
defparam \log2ceil~11 .sum_lutc_input = "datac";

cycloneive_lcell_comb \log2ceil~12 (
	.dataa(\log2ceil~6_combout ),
	.datab(\log2ceil~8_combout ),
	.datac(\log2ceil~10_combout ),
	.datad(\log2ceil~11_combout ),
	.cin(gnd),
	.combout(\log2ceil~12_combout ),
	.cout());
defparam \log2ceil~12 .lut_mask = 16'hE400;
defparam \log2ceil~12 .sum_lutc_input = "datac";

cycloneive_lcell_comb \burstwrap_boundary_width_write[0]~0 (
	.dataa(\log2ceil~12_combout ),
	.datab(data1_10),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\burstwrap_boundary_width_write[0]~0_combout ),
	.cout(\burstwrap_boundary_width_write[0]~1 ));
defparam \burstwrap_boundary_width_write[0]~0 .lut_mask = 16'h6688;
defparam \burstwrap_boundary_width_write[0]~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \burstwrap_boundary_width_write[1]~2 (
	.dataa(\log2ceil~18_combout ),
	.datab(data1_11),
	.datac(gnd),
	.datad(vcc),
	.cin(\burstwrap_boundary_width_write[0]~1 ),
	.combout(\burstwrap_boundary_width_write[1]~2_combout ),
	.cout(\burstwrap_boundary_width_write[1]~3 ));
defparam \burstwrap_boundary_width_write[1]~2 .lut_mask = 16'h9617;
defparam \burstwrap_boundary_width_write[1]~2 .sum_lutc_input = "cin";

cycloneive_lcell_comb \LessThan6~0 (
	.dataa(\Add0~14_combout ),
	.datab(\Add0~12_combout ),
	.datac(\Add0~10_combout ),
	.datad(\LessThan5~1_combout ),
	.cin(gnd),
	.combout(\LessThan6~0_combout ),
	.cout());
defparam \LessThan6~0 .lut_mask = 16'hEEEA;
defparam \LessThan6~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \log2ceil~19 (
	.dataa(\log2ceil~6_combout ),
	.datab(\LessThan7~0_combout ),
	.datac(\LessThan6~0_combout ),
	.datad(\log2ceil~17_combout ),
	.cin(gnd),
	.combout(\log2ceil~19_combout ),
	.cout());
defparam \log2ceil~19 .lut_mask = 16'hAACA;
defparam \log2ceil~19 .sum_lutc_input = "datac";

cycloneive_lcell_comb \log2ceil~20 (
	.dataa(\log2ceil~19_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add0~16_combout ),
	.cin(gnd),
	.combout(\log2ceil~20_combout ),
	.cout());
defparam \log2ceil~20 .lut_mask = 16'h00AA;
defparam \log2ceil~20 .sum_lutc_input = "datac";

cycloneive_lcell_comb \burstwrap_boundary_width_write[2]~4 (
	.dataa(\log2ceil~20_combout ),
	.datab(data1_12),
	.datac(gnd),
	.datad(vcc),
	.cin(\burstwrap_boundary_width_write[1]~3 ),
	.combout(\burstwrap_boundary_width_write[2]~4_combout ),
	.cout(\burstwrap_boundary_width_write[2]~5 ));
defparam \burstwrap_boundary_width_write[2]~4 .lut_mask = 16'h698E;
defparam \burstwrap_boundary_width_write[2]~4 .sum_lutc_input = "cin";

cycloneive_lcell_comb \burstwrap_boundary_width_write[3]~6 (
	.dataa(\Add0~16_combout ),
	.datab(\LessThan7~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\burstwrap_boundary_width_write[2]~5 ),
	.combout(\burstwrap_boundary_width_write[3]~6_combout ),
	.cout(\burstwrap_boundary_width_write[3]~7 ));
defparam \burstwrap_boundary_width_write[3]~6 .lut_mask = 16'h4B4F;
defparam \burstwrap_boundary_width_write[3]~6 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add1~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\burstwrap_boundary_width_write[3]~7 ),
	.combout(\Add1~0_combout ),
	.cout());
defparam \Add1~0 .lut_mask = 16'h0F0F;
defparam \Add1~0 .sum_lutc_input = "cin";

cycloneive_lcell_comb \LessThan18~1 (
	.dataa(\burstwrap_boundary_width_write[1]~2_combout ),
	.datab(\burstwrap_boundary_width_write[2]~4_combout ),
	.datac(\burstwrap_boundary_width_write[3]~6_combout ),
	.datad(\Add1~0_combout ),
	.cin(gnd),
	.combout(\LessThan18~1_combout ),
	.cout());
defparam \LessThan18~1 .lut_mask = 16'h0001;
defparam \LessThan18~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector15~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\burstwrap_boundary_width_read[0]~0_combout ),
	.datad(\burstwrap_boundary_width_read[1]~2_combout ),
	.cin(gnd),
	.combout(\Selector15~0_combout ),
	.cout());
defparam \Selector15~0 .lut_mask = 16'h000F;
defparam \Selector15~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector15~1 (
	.dataa(\burstwrap_boundary_width_read[2]~4_combout ),
	.datab(\Selector15~0_combout ),
	.datac(\burstwrap_boundary_width_read[3]~6_combout ),
	.datad(\Add3~0_combout ),
	.cin(gnd),
	.combout(\Selector15~1_combout ),
	.cout());
defparam \Selector15~1 .lut_mask = 16'hFFFB;
defparam \Selector15~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \LessThan22~1 (
	.dataa(\burstwrap_boundary_width_write[0]~0_combout ),
	.datab(\burstwrap_boundary_width_write[1]~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\LessThan22~1_combout ),
	.cout());
defparam \LessThan22~1 .lut_mask = 16'hEEEE;
defparam \LessThan22~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \LessThan18~2 (
	.dataa(\burstwrap_boundary_width_write[2]~4_combout ),
	.datab(\burstwrap_boundary_width_write[3]~6_combout ),
	.datac(\Add1~0_combout ),
	.datad(\LessThan22~1_combout ),
	.cin(gnd),
	.combout(\LessThan18~2_combout ),
	.cout());
defparam \LessThan18~2 .lut_mask = 16'hFFFE;
defparam \LessThan18~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Decoder1~2 (
	.dataa(data1_111),
	.datab(gnd),
	.datac(data1_121),
	.datad(data1_101),
	.cin(gnd),
	.combout(\Decoder1~2_combout ),
	.cout());
defparam \Decoder1~2 .lut_mask = 16'h000A;
defparam \Decoder1~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add5~4 (
	.dataa(\Decoder1~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~3 ),
	.combout(\Add5~4_combout ),
	.cout(\Add5~5 ));
defparam \Add5~4 .lut_mask = 16'h5AAF;
defparam \Add5~4 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Selector13~0 (
	.dataa(\burstwrap_boundary_width_read[0]~0_combout ),
	.datab(\burstwrap_boundary_width_read[1]~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector13~0_combout ),
	.cout());
defparam \Selector13~0 .lut_mask = 16'h8888;
defparam \Selector13~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector13~1 (
	.dataa(\burstwrap_boundary_width_read[2]~4_combout ),
	.datab(\burstwrap_boundary_width_read[3]~6_combout ),
	.datac(\Add3~0_combout ),
	.datad(\Selector13~0_combout ),
	.cin(gnd),
	.combout(\Selector13~1_combout ),
	.cout());
defparam \Selector13~1 .lut_mask = 16'hFFFE;
defparam \Selector13~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~4 (
	.dataa(\align_address_to_size|Decoder0~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~3 ),
	.combout(\Add4~4_combout ),
	.cout(\Add4~5 ));
defparam \Add4~4 .lut_mask = 16'h5AAF;
defparam \Add4~4 .sum_lutc_input = "cin";

cycloneive_lcell_comb \LessThan18~0 (
	.dataa(gnd),
	.datab(\burstwrap_boundary_width_write[2]~4_combout ),
	.datac(\burstwrap_boundary_width_write[3]~6_combout ),
	.datad(\Add1~0_combout ),
	.cin(gnd),
	.combout(\LessThan18~0_combout ),
	.cout());
defparam \LessThan18~0 .lut_mask = 16'h0003;
defparam \LessThan18~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector5~0 (
	.dataa(\burstwrap_boundary_width_write[0]~0_combout ),
	.datab(\burstwrap_boundary_width_write[1]~2_combout ),
	.datac(\align_address_to_size|Equal1~0_combout ),
	.datad(\LessThan18~0_combout ),
	.cin(gnd),
	.combout(\Selector5~0_combout ),
	.cout());
defparam \Selector5~0 .lut_mask = 16'h7000;
defparam \Selector5~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Decoder1~3 (
	.dataa(data1_101),
	.datab(data1_111),
	.datac(gnd),
	.datad(data1_121),
	.cin(gnd),
	.combout(\Decoder1~3_combout ),
	.cout());
defparam \Decoder1~3 .lut_mask = 16'h0088;
defparam \Decoder1~3 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add5~6 (
	.dataa(\Decoder1~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~5 ),
	.combout(\Add5~6_combout ),
	.cout(\Add5~7 ));
defparam \Add5~6 .lut_mask = 16'hA505;
defparam \Add5~6 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Selector12~0 (
	.dataa(data1_81),
	.datab(\Add5~6_combout ),
	.datac(data1_91),
	.datad(\burstwrap_boundary_width_read[2]~4_combout ),
	.cin(gnd),
	.combout(\Selector12~0_combout ),
	.cout());
defparam \Selector12~0 .lut_mask = 16'hFEAE;
defparam \Selector12~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~6 (
	.dataa(\align_address_to_size|Decoder0~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~5 ),
	.combout(\Add4~6_combout ),
	.cout(\Add4~7 ));
defparam \Add4~6 .lut_mask = 16'hA505;
defparam \Add4~6 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Decoder1~4 (
	.dataa(data1_121),
	.datab(gnd),
	.datac(data1_101),
	.datad(data1_111),
	.cin(gnd),
	.combout(\Decoder1~4_combout ),
	.cout());
defparam \Decoder1~4 .lut_mask = 16'h000A;
defparam \Decoder1~4 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add5~8 (
	.dataa(\Decoder1~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~7 ),
	.combout(\Add5~8_combout ),
	.cout(\Add5~9 ));
defparam \Add5~8 .lut_mask = 16'h5AAF;
defparam \Add5~8 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Selector11~0 (
	.dataa(\burstwrap_boundary_width_read[2]~4_combout ),
	.datab(\Selector15~0_combout ),
	.datac(\burstwrap_boundary_width_read[3]~6_combout ),
	.datad(\Add3~0_combout ),
	.cin(gnd),
	.combout(\Selector11~0_combout ),
	.cout());
defparam \Selector11~0 .lut_mask = 16'hFFF2;
defparam \Selector11~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \LessThan22~2 (
	.dataa(\burstwrap_boundary_width_write[2]~4_combout ),
	.datab(\burstwrap_boundary_width_write[3]~6_combout ),
	.datac(\Add1~0_combout ),
	.datad(\LessThan22~1_combout ),
	.cin(gnd),
	.combout(\LessThan22~2_combout ),
	.cout());
defparam \LessThan22~2 .lut_mask = 16'hFEFC;
defparam \LessThan22~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~8 (
	.dataa(\align_address_to_size|Decoder0~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~7 ),
	.combout(\Add4~8_combout ),
	.cout(\Add4~9 ));
defparam \Add4~8 .lut_mask = 16'h5AAF;
defparam \Add4~8 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Decoder1~5 (
	.dataa(data1_121),
	.datab(data1_101),
	.datac(gnd),
	.datad(data1_111),
	.cin(gnd),
	.combout(\Decoder1~5_combout ),
	.cout());
defparam \Decoder1~5 .lut_mask = 16'h0088;
defparam \Decoder1~5 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add5~10 (
	.dataa(\Decoder1~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~9 ),
	.combout(\Add5~10_combout ),
	.cout(\Add5~11 ));
defparam \Add5~10 .lut_mask = 16'hA505;
defparam \Add5~10 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Selector10~0 (
	.dataa(\burstwrap_boundary_width_read[1]~2_combout ),
	.datab(\burstwrap_boundary_width_read[2]~4_combout ),
	.datac(\burstwrap_boundary_width_read[3]~6_combout ),
	.datad(\Add3~0_combout ),
	.cin(gnd),
	.combout(\Selector10~0_combout ),
	.cout());
defparam \Selector10~0 .lut_mask = 16'hFFF8;
defparam \Selector10~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \LessThan23~0 (
	.dataa(\burstwrap_boundary_width_write[1]~2_combout ),
	.datab(\burstwrap_boundary_width_write[2]~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\LessThan23~0_combout ),
	.cout());
defparam \LessThan23~0 .lut_mask = 16'h8888;
defparam \LessThan23~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector2~0 (
	.dataa(\LessThan23~0_combout ),
	.datab(\burstwrap_boundary_width_write[3]~6_combout ),
	.datac(\Add1~0_combout ),
	.datad(\align_address_to_size|Equal1~0_combout ),
	.cin(gnd),
	.combout(\Selector2~0_combout ),
	.cout());
defparam \Selector2~0 .lut_mask = 16'hFEFF;
defparam \Selector2~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~10 (
	.dataa(\align_address_to_size|Decoder0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~9 ),
	.combout(\Add4~10_combout ),
	.cout(\Add4~11 ));
defparam \Add4~10 .lut_mask = 16'hA505;
defparam \Add4~10 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Decoder1~6 (
	.dataa(data1_121),
	.datab(data1_111),
	.datac(gnd),
	.datad(data1_101),
	.cin(gnd),
	.combout(\Decoder1~6_combout ),
	.cout());
defparam \Decoder1~6 .lut_mask = 16'h0088;
defparam \Decoder1~6 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add5~12 (
	.dataa(\Decoder1~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~11 ),
	.combout(\Add5~12_combout ),
	.cout(\Add5~13 ));
defparam \Add5~12 .lut_mask = 16'h5AAF;
defparam \Add5~12 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Selector9~0 (
	.dataa(\burstwrap_boundary_width_read[2]~4_combout ),
	.datab(\Selector13~0_combout ),
	.datac(\burstwrap_boundary_width_read[3]~6_combout ),
	.datad(\Add3~0_combout ),
	.cin(gnd),
	.combout(\Selector9~0_combout ),
	.cout());
defparam \Selector9~0 .lut_mask = 16'hFFF8;
defparam \Selector9~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~12 (
	.dataa(\align_address_to_size|Decoder0~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~11 ),
	.combout(\Add4~12_combout ),
	.cout(\Add4~13 ));
defparam \Add4~12 .lut_mask = 16'h5AAF;
defparam \Add4~12 .sum_lutc_input = "cin";

cycloneive_lcell_comb \LessThan22~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\burstwrap_boundary_width_write[3]~6_combout ),
	.datad(\Add1~0_combout ),
	.cin(gnd),
	.combout(\LessThan22~0_combout ),
	.cout());
defparam \LessThan22~0 .lut_mask = 16'h000F;
defparam \LessThan22~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector1~0 (
	.dataa(\burstwrap_boundary_width_write[0]~0_combout ),
	.datab(\LessThan23~0_combout ),
	.datac(\align_address_to_size|Equal1~0_combout ),
	.datad(\LessThan22~0_combout ),
	.cin(gnd),
	.combout(\Selector1~0_combout ),
	.cout());
defparam \Selector1~0 .lut_mask = 16'h7000;
defparam \Selector1~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Decoder1~7 (
	.dataa(data1_121),
	.datab(data1_101),
	.datac(data1_111),
	.datad(gnd),
	.cin(gnd),
	.combout(\Decoder1~7_combout ),
	.cout());
defparam \Decoder1~7 .lut_mask = 16'h8080;
defparam \Decoder1~7 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add5~14 (
	.dataa(\Decoder1~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add5~13 ),
	.combout(\Add5~14_combout ),
	.cout());
defparam \Add5~14 .lut_mask = 16'hA5A5;
defparam \Add5~14 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add4~14 (
	.dataa(\align_address_to_size|Decoder0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add4~13 ),
	.combout(\Add4~14_combout ),
	.cout());
defparam \Add4~14 .lut_mask = 16'hA5A5;
defparam \Add4~14 .sum_lutc_input = "cin";

endmodule

module cycloneiv_altera_merlin_address_alignment (
	burstwrap_boundary_width_write_0,
	burstwrap_boundary_width_write_1,
	burstwrap_boundary_width_write_2,
	burstwrap_boundary_width_write_3,
	Add1,
	full,
	full1,
	data1_35,
	sop_enable,
	out_data_14,
	data1_33,
	out_data_12,
	data1_34,
	out_data_13,
	data1_36,
	out_data_15,
	Equal1,
	wready,
	reset,
	always2,
	data1_32,
	base_address_11,
	data1_31,
	base_address_10,
	data1_30,
	base_address_9,
	data1_29,
	base_address_8,
	data1_12,
	data1_11,
	data1_10,
	Decoder0,
	data1_28,
	base_address_7,
	Decoder01,
	data1_27,
	base_address_6,
	Decoder02,
	data1_26,
	base_address_5,
	Decoder03,
	data1_25,
	base_address_4,
	Decoder04,
	data1_24,
	base_address_3,
	Decoder05,
	data1_23,
	Decoder06,
	data1_22,
	Decoder07,
	data1_21,
	data1_8,
	out_data_2,
	out_data_1,
	out_data_0,
	data1_9,
	LessThan22,
	LessThan221,
	LessThan18,
	LessThan181,
	LessThan182,
	Equal11,
	clk)/* synthesis synthesis_greybox=0 */;
input 	burstwrap_boundary_width_write_0;
input 	burstwrap_boundary_width_write_1;
input 	burstwrap_boundary_width_write_2;
input 	burstwrap_boundary_width_write_3;
input 	Add1;
input 	full;
input 	full1;
input 	data1_35;
input 	sop_enable;
output 	out_data_14;
input 	data1_33;
output 	out_data_12;
input 	data1_34;
output 	out_data_13;
input 	data1_36;
output 	out_data_15;
input 	Equal1;
input 	wready;
input 	reset;
output 	always2;
input 	data1_32;
output 	base_address_11;
input 	data1_31;
output 	base_address_10;
input 	data1_30;
output 	base_address_9;
input 	data1_29;
output 	base_address_8;
input 	data1_12;
input 	data1_11;
input 	data1_10;
output 	Decoder0;
input 	data1_28;
output 	base_address_7;
output 	Decoder01;
input 	data1_27;
output 	base_address_6;
output 	Decoder02;
input 	data1_26;
output 	base_address_5;
output 	Decoder03;
input 	data1_25;
output 	base_address_4;
output 	Decoder04;
input 	data1_24;
output 	base_address_3;
output 	Decoder05;
input 	data1_23;
output 	Decoder06;
input 	data1_22;
output 	Decoder07;
input 	data1_21;
input 	data1_8;
output 	out_data_2;
output 	out_data_1;
output 	out_data_0;
input 	data1_9;
input 	LessThan22;
input 	LessThan221;
input 	LessThan18;
input 	LessThan181;
input 	LessThan182;
output 	Equal11;
input 	clk;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \base_address[1]~11_combout ;
wire \address_burst[0]~16_combout ;
wire \Add1~0_combout ;
wire \Selector31~0_combout ;
wire \address_burst[0]~q ;
wire \base_address[0]~13_combout ;
wire \address_burst[0]~17 ;
wire \address_burst[1]~18_combout ;
wire \Add1~1 ;
wire \Add1~2_combout ;
wire \Selector30~0_combout ;
wire \address_burst[1]~q ;
wire \base_address[1]~12_combout ;
wire \address_burst[1]~19 ;
wire \address_burst[2]~20_combout ;
wire \Add1~3 ;
wire \Add1~4_combout ;
wire \Selector29~0_combout ;
wire \Selector29~1_combout ;
wire \Selector29~2_combout ;
wire \address_burst[2]~q ;
wire \base_address[2]~9_combout ;
wire \base_address[2]~10_combout ;
wire \address_burst[2]~21 ;
wire \address_burst[3]~23 ;
wire \address_burst[4]~25 ;
wire \address_burst[5]~27 ;
wire \address_burst[6]~29 ;
wire \address_burst[7]~31 ;
wire \address_burst[8]~33 ;
wire \address_burst[9]~35 ;
wire \address_burst[10]~37 ;
wire \address_burst[11]~39 ;
wire \address_burst[12]~41 ;
wire \address_burst[13]~43 ;
wire \address_burst[14]~44_combout ;
wire \address_burst[14]~q ;
wire \address_burst[12]~40_combout ;
wire \address_burst[12]~q ;
wire \address_burst[13]~42_combout ;
wire \address_burst[13]~q ;
wire \address_burst[14]~45 ;
wire \address_burst[15]~46_combout ;
wire \address_burst[15]~q ;
wire \address_burst[11]~38_combout ;
wire \address_burst[11]~q ;
wire \address_burst[10]~36_combout ;
wire \address_burst[10]~q ;
wire \address_burst[9]~34_combout ;
wire \address_burst[9]~q ;
wire \address_burst[8]~32_combout ;
wire \address_burst[8]~q ;
wire \address_burst[7]~30_combout ;
wire \address_burst[7]~q ;
wire \address_burst[6]~28_combout ;
wire \Add1~5 ;
wire \Add1~7 ;
wire \Add1~9 ;
wire \Add1~11 ;
wire \Add1~12_combout ;
wire \Selector25~5_combout ;
wire \Selector25~4_combout ;
wire \address_burst[6]~q ;
wire \address_burst[5]~26_combout ;
wire \Add1~10_combout ;
wire \Selector26~0_combout ;
wire \Selector26~1_combout ;
wire \address_burst[5]~q ;
wire \address_burst[4]~24_combout ;
wire \Add1~8_combout ;
wire \Selector27~0_combout ;
wire \address_burst[4]~q ;
wire \address_burst[3]~22_combout ;
wire \Add1~6_combout ;
wire \Selector28~0_combout ;
wire \address_burst[3]~q ;


cycloneive_lcell_comb \out_data[14]~0 (
	.dataa(\address_burst[14]~q ),
	.datab(data1_35),
	.datac(gnd),
	.datad(sop_enable),
	.cin(gnd),
	.combout(out_data_14),
	.cout());
defparam \out_data[14]~0 .lut_mask = 16'hAACC;
defparam \out_data[14]~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[12]~1 (
	.dataa(\address_burst[12]~q ),
	.datab(data1_33),
	.datac(gnd),
	.datad(sop_enable),
	.cin(gnd),
	.combout(out_data_12),
	.cout());
defparam \out_data[12]~1 .lut_mask = 16'hAACC;
defparam \out_data[12]~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[13]~2 (
	.dataa(\address_burst[13]~q ),
	.datab(data1_34),
	.datac(gnd),
	.datad(sop_enable),
	.cin(gnd),
	.combout(out_data_13),
	.cout());
defparam \out_data[13]~2 .lut_mask = 16'hAACC;
defparam \out_data[13]~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[15]~3 (
	.dataa(\address_burst[15]~q ),
	.datab(data1_36),
	.datac(gnd),
	.datad(sop_enable),
	.cin(gnd),
	.combout(out_data_15),
	.cout());
defparam \out_data[15]~3 .lut_mask = 16'hAACC;
defparam \out_data[15]~3 .sum_lutc_input = "datac";

cycloneive_lcell_comb \always2~0 (
	.dataa(wready),
	.datab(Equal1),
	.datac(full1),
	.datad(full),
	.cin(gnd),
	.combout(always2),
	.cout());
defparam \always2~0 .lut_mask = 16'h028A;
defparam \always2~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \base_address[11]~0 (
	.dataa(\address_burst[11]~q ),
	.datab(data1_32),
	.datac(gnd),
	.datad(sop_enable),
	.cin(gnd),
	.combout(base_address_11),
	.cout());
defparam \base_address[11]~0 .lut_mask = 16'hAACC;
defparam \base_address[11]~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \base_address[10]~1 (
	.dataa(\address_burst[10]~q ),
	.datab(data1_31),
	.datac(gnd),
	.datad(sop_enable),
	.cin(gnd),
	.combout(base_address_10),
	.cout());
defparam \base_address[10]~1 .lut_mask = 16'hAACC;
defparam \base_address[10]~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \base_address[9]~2 (
	.dataa(\address_burst[9]~q ),
	.datab(data1_30),
	.datac(gnd),
	.datad(sop_enable),
	.cin(gnd),
	.combout(base_address_9),
	.cout());
defparam \base_address[9]~2 .lut_mask = 16'hAACC;
defparam \base_address[9]~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \base_address[8]~3 (
	.dataa(\address_burst[8]~q ),
	.datab(data1_29),
	.datac(gnd),
	.datad(sop_enable),
	.cin(gnd),
	.combout(base_address_8),
	.cout());
defparam \base_address[8]~3 .lut_mask = 16'hAACC;
defparam \base_address[8]~3 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Decoder0~0 (
	.dataa(data1_12),
	.datab(data1_11),
	.datac(data1_10),
	.datad(gnd),
	.cin(gnd),
	.combout(Decoder0),
	.cout());
defparam \Decoder0~0 .lut_mask = 16'h8080;
defparam \Decoder0~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \base_address[7]~4 (
	.dataa(\address_burst[7]~q ),
	.datab(data1_28),
	.datac(gnd),
	.datad(sop_enable),
	.cin(gnd),
	.combout(base_address_7),
	.cout());
defparam \base_address[7]~4 .lut_mask = 16'hAACC;
defparam \base_address[7]~4 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Decoder0~1 (
	.dataa(data1_12),
	.datab(data1_11),
	.datac(gnd),
	.datad(data1_10),
	.cin(gnd),
	.combout(Decoder01),
	.cout());
defparam \Decoder0~1 .lut_mask = 16'h0088;
defparam \Decoder0~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \base_address[6]~5 (
	.dataa(\address_burst[6]~q ),
	.datab(data1_27),
	.datac(gnd),
	.datad(sop_enable),
	.cin(gnd),
	.combout(base_address_6),
	.cout());
defparam \base_address[6]~5 .lut_mask = 16'hAACC;
defparam \base_address[6]~5 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Decoder0~2 (
	.dataa(data1_12),
	.datab(data1_10),
	.datac(gnd),
	.datad(data1_11),
	.cin(gnd),
	.combout(Decoder02),
	.cout());
defparam \Decoder0~2 .lut_mask = 16'h0088;
defparam \Decoder0~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \base_address[5]~6 (
	.dataa(\address_burst[5]~q ),
	.datab(data1_26),
	.datac(gnd),
	.datad(sop_enable),
	.cin(gnd),
	.combout(base_address_5),
	.cout());
defparam \base_address[5]~6 .lut_mask = 16'hAACC;
defparam \base_address[5]~6 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Decoder0~3 (
	.dataa(data1_12),
	.datab(gnd),
	.datac(data1_11),
	.datad(data1_10),
	.cin(gnd),
	.combout(Decoder03),
	.cout());
defparam \Decoder0~3 .lut_mask = 16'h000A;
defparam \Decoder0~3 .sum_lutc_input = "datac";

cycloneive_lcell_comb \base_address[4]~7 (
	.dataa(\address_burst[4]~q ),
	.datab(data1_25),
	.datac(gnd),
	.datad(sop_enable),
	.cin(gnd),
	.combout(base_address_4),
	.cout());
defparam \base_address[4]~7 .lut_mask = 16'hAACC;
defparam \base_address[4]~7 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Decoder0~4 (
	.dataa(data1_11),
	.datab(data1_10),
	.datac(gnd),
	.datad(data1_12),
	.cin(gnd),
	.combout(Decoder04),
	.cout());
defparam \Decoder0~4 .lut_mask = 16'h0088;
defparam \Decoder0~4 .sum_lutc_input = "datac";

cycloneive_lcell_comb \base_address[3]~8 (
	.dataa(\address_burst[3]~q ),
	.datab(data1_24),
	.datac(gnd),
	.datad(sop_enable),
	.cin(gnd),
	.combout(base_address_3),
	.cout());
defparam \base_address[3]~8 .lut_mask = 16'hAACC;
defparam \base_address[3]~8 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Decoder0~5 (
	.dataa(data1_11),
	.datab(gnd),
	.datac(data1_12),
	.datad(data1_10),
	.cin(gnd),
	.combout(Decoder05),
	.cout());
defparam \Decoder0~5 .lut_mask = 16'h000A;
defparam \Decoder0~5 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Decoder0~6 (
	.dataa(data1_10),
	.datab(gnd),
	.datac(data1_12),
	.datad(data1_11),
	.cin(gnd),
	.combout(Decoder06),
	.cout());
defparam \Decoder0~6 .lut_mask = 16'h000A;
defparam \Decoder0~6 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Decoder0~7 (
	.dataa(gnd),
	.datab(data1_12),
	.datac(data1_11),
	.datad(data1_10),
	.cin(gnd),
	.combout(Decoder07),
	.cout());
defparam \Decoder0~7 .lut_mask = 16'h0003;
defparam \Decoder0~7 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[2]~4 (
	.dataa(\address_burst[2]~q ),
	.datab(data1_23),
	.datac(gnd),
	.datad(sop_enable),
	.cin(gnd),
	.combout(out_data_2),
	.cout());
defparam \out_data[2]~4 .lut_mask = 16'hAACC;
defparam \out_data[2]~4 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[1]~5 (
	.dataa(\address_burst[1]~q ),
	.datab(data1_22),
	.datac(gnd),
	.datad(sop_enable),
	.cin(gnd),
	.combout(out_data_1),
	.cout());
defparam \out_data[1]~5 .lut_mask = 16'hAACC;
defparam \out_data[1]~5 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[0]~6 (
	.dataa(\address_burst[0]~q ),
	.datab(data1_21),
	.datac(gnd),
	.datad(sop_enable),
	.cin(gnd),
	.combout(out_data_0),
	.cout());
defparam \out_data[0]~6 .lut_mask = 16'hAACC;
defparam \out_data[0]~6 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Equal1~0 (
	.dataa(data1_9),
	.datab(gnd),
	.datac(gnd),
	.datad(data1_8),
	.cin(gnd),
	.combout(Equal11),
	.cout());
defparam \Equal1~0 .lut_mask = 16'h00AA;
defparam \Equal1~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \base_address[1]~11 (
	.dataa(data1_22),
	.datab(sop_enable),
	.datac(data1_12),
	.datad(data1_11),
	.cin(gnd),
	.combout(\base_address[1]~11_combout ),
	.cout());
defparam \base_address[1]~11 .lut_mask = 16'h0002;
defparam \base_address[1]~11 .sum_lutc_input = "datac";

cycloneive_lcell_comb \address_burst[0]~16 (
	.dataa(Decoder07),
	.datab(\base_address[0]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\address_burst[0]~16_combout ),
	.cout(\address_burst[0]~17 ));
defparam \address_burst[0]~16 .lut_mask = 16'h6688;
defparam \address_burst[0]~16 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add1~0 (
	.dataa(Decoder07),
	.datab(out_data_0),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add1~0_combout ),
	.cout(\Add1~1 ));
defparam \Add1~0 .lut_mask = 16'h6688;
defparam \Add1~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector31~0 (
	.dataa(\Add1~0_combout ),
	.datab(out_data_0),
	.datac(data1_9),
	.datad(LessThan182),
	.cin(gnd),
	.combout(\Selector31~0_combout ),
	.cout());
defparam \Selector31~0 .lut_mask = 16'hACCC;
defparam \Selector31~0 .sum_lutc_input = "datac";

dffeas \address_burst[0] (
	.clk(clk),
	.d(\address_burst[0]~16_combout ),
	.asdata(\Selector31~0_combout ),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(!data1_8),
	.ena(always2),
	.q(\address_burst[0]~q ),
	.prn(vcc));
defparam \address_burst[0] .is_wysiwyg = "true";
defparam \address_burst[0] .power_up = "low";

cycloneive_lcell_comb \base_address[0]~13 (
	.dataa(\address_burst[0]~q ),
	.datab(Decoder07),
	.datac(data1_21),
	.datad(sop_enable),
	.cin(gnd),
	.combout(\base_address[0]~13_combout ),
	.cout());
defparam \base_address[0]~13 .lut_mask = 16'hAAC0;
defparam \base_address[0]~13 .sum_lutc_input = "datac";

cycloneive_lcell_comb \address_burst[1]~18 (
	.dataa(Decoder06),
	.datab(\base_address[1]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\address_burst[0]~17 ),
	.combout(\address_burst[1]~18_combout ),
	.cout(\address_burst[1]~19 ));
defparam \address_burst[1]~18 .lut_mask = 16'h9617;
defparam \address_burst[1]~18 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add1~2 (
	.dataa(Decoder06),
	.datab(out_data_1),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~1 ),
	.combout(\Add1~2_combout ),
	.cout(\Add1~3 ));
defparam \Add1~2 .lut_mask = 16'h9617;
defparam \Add1~2 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Selector30~0 (
	.dataa(out_data_1),
	.datab(\Add1~2_combout ),
	.datac(data1_9),
	.datad(LessThan181),
	.cin(gnd),
	.combout(\Selector30~0_combout ),
	.cout());
defparam \Selector30~0 .lut_mask = 16'hAACA;
defparam \Selector30~0 .sum_lutc_input = "datac";

dffeas \address_burst[1] (
	.clk(clk),
	.d(\address_burst[1]~18_combout ),
	.asdata(\Selector30~0_combout ),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(!data1_8),
	.ena(always2),
	.q(\address_burst[1]~q ),
	.prn(vcc));
defparam \address_burst[1] .is_wysiwyg = "true";
defparam \address_burst[1] .power_up = "low";

cycloneive_lcell_comb \base_address[1]~12 (
	.dataa(\base_address[1]~11_combout ),
	.datab(sop_enable),
	.datac(\address_burst[1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\base_address[1]~12_combout ),
	.cout());
defparam \base_address[1]~12 .lut_mask = 16'hEAEA;
defparam \base_address[1]~12 .sum_lutc_input = "datac";

cycloneive_lcell_comb \address_burst[2]~20 (
	.dataa(Decoder05),
	.datab(\base_address[2]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\address_burst[1]~19 ),
	.combout(\address_burst[2]~20_combout ),
	.cout(\address_burst[2]~21 ));
defparam \address_burst[2]~20 .lut_mask = 16'h698E;
defparam \address_burst[2]~20 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add1~4 (
	.dataa(Decoder05),
	.datab(out_data_2),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~3 ),
	.combout(\Add1~4_combout ),
	.cout(\Add1~5 ));
defparam \Add1~4 .lut_mask = 16'h698E;
defparam \Add1~4 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Selector29~0 (
	.dataa(burstwrap_boundary_width_write_0),
	.datab(burstwrap_boundary_width_write_1),
	.datac(Add1),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector29~0_combout ),
	.cout());
defparam \Selector29~0 .lut_mask = 16'hF8F8;
defparam \Selector29~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector29~1 (
	.dataa(burstwrap_boundary_width_write_2),
	.datab(burstwrap_boundary_width_write_3),
	.datac(\Selector29~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector29~1_combout ),
	.cout());
defparam \Selector29~1 .lut_mask = 16'hFEFE;
defparam \Selector29~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector29~2 (
	.dataa(\Add1~4_combout ),
	.datab(out_data_2),
	.datac(data1_9),
	.datad(\Selector29~1_combout ),
	.cin(gnd),
	.combout(\Selector29~2_combout ),
	.cout());
defparam \Selector29~2 .lut_mask = 16'hACCC;
defparam \Selector29~2 .sum_lutc_input = "datac";

dffeas \address_burst[2] (
	.clk(clk),
	.d(\address_burst[2]~20_combout ),
	.asdata(\Selector29~2_combout ),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(!data1_8),
	.ena(always2),
	.q(\address_burst[2]~q ),
	.prn(vcc));
defparam \address_burst[2] .is_wysiwyg = "true";
defparam \address_burst[2] .power_up = "low";

cycloneive_lcell_comb \base_address[2]~9 (
	.dataa(data1_23),
	.datab(data1_11),
	.datac(data1_10),
	.datad(sop_enable),
	.cin(gnd),
	.combout(\base_address[2]~9_combout ),
	.cout());
defparam \base_address[2]~9 .lut_mask = 16'h002A;
defparam \base_address[2]~9 .sum_lutc_input = "datac";

cycloneive_lcell_comb \base_address[2]~10 (
	.dataa(sop_enable),
	.datab(\address_burst[2]~q ),
	.datac(\base_address[2]~9_combout ),
	.datad(data1_12),
	.cin(gnd),
	.combout(\base_address[2]~10_combout ),
	.cout());
defparam \base_address[2]~10 .lut_mask = 16'h88F8;
defparam \base_address[2]~10 .sum_lutc_input = "datac";

cycloneive_lcell_comb \address_burst[3]~22 (
	.dataa(Decoder04),
	.datab(base_address_3),
	.datac(gnd),
	.datad(vcc),
	.cin(\address_burst[2]~21 ),
	.combout(\address_burst[3]~22_combout ),
	.cout(\address_burst[3]~23 ));
defparam \address_burst[3]~22 .lut_mask = 16'h9617;
defparam \address_burst[3]~22 .sum_lutc_input = "cin";

cycloneive_lcell_comb \address_burst[4]~24 (
	.dataa(Decoder03),
	.datab(base_address_4),
	.datac(gnd),
	.datad(vcc),
	.cin(\address_burst[3]~23 ),
	.combout(\address_burst[4]~24_combout ),
	.cout(\address_burst[4]~25 ));
defparam \address_burst[4]~24 .lut_mask = 16'h698E;
defparam \address_burst[4]~24 .sum_lutc_input = "cin";

cycloneive_lcell_comb \address_burst[5]~26 (
	.dataa(Decoder02),
	.datab(base_address_5),
	.datac(gnd),
	.datad(vcc),
	.cin(\address_burst[4]~25 ),
	.combout(\address_burst[5]~26_combout ),
	.cout(\address_burst[5]~27 ));
defparam \address_burst[5]~26 .lut_mask = 16'h9617;
defparam \address_burst[5]~26 .sum_lutc_input = "cin";

cycloneive_lcell_comb \address_burst[6]~28 (
	.dataa(Decoder01),
	.datab(base_address_6),
	.datac(gnd),
	.datad(vcc),
	.cin(\address_burst[5]~27 ),
	.combout(\address_burst[6]~28_combout ),
	.cout(\address_burst[6]~29 ));
defparam \address_burst[6]~28 .lut_mask = 16'h698E;
defparam \address_burst[6]~28 .sum_lutc_input = "cin";

cycloneive_lcell_comb \address_burst[7]~30 (
	.dataa(Decoder0),
	.datab(base_address_7),
	.datac(gnd),
	.datad(vcc),
	.cin(\address_burst[6]~29 ),
	.combout(\address_burst[7]~30_combout ),
	.cout(\address_burst[7]~31 ));
defparam \address_burst[7]~30 .lut_mask = 16'h9617;
defparam \address_burst[7]~30 .sum_lutc_input = "cin";

cycloneive_lcell_comb \address_burst[8]~32 (
	.dataa(base_address_8),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\address_burst[7]~31 ),
	.combout(\address_burst[8]~32_combout ),
	.cout(\address_burst[8]~33 ));
defparam \address_burst[8]~32 .lut_mask = 16'hA50A;
defparam \address_burst[8]~32 .sum_lutc_input = "cin";

cycloneive_lcell_comb \address_burst[9]~34 (
	.dataa(base_address_9),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\address_burst[8]~33 ),
	.combout(\address_burst[9]~34_combout ),
	.cout(\address_burst[9]~35 ));
defparam \address_burst[9]~34 .lut_mask = 16'h5A5F;
defparam \address_burst[9]~34 .sum_lutc_input = "cin";

cycloneive_lcell_comb \address_burst[10]~36 (
	.dataa(base_address_10),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\address_burst[9]~35 ),
	.combout(\address_burst[10]~36_combout ),
	.cout(\address_burst[10]~37 ));
defparam \address_burst[10]~36 .lut_mask = 16'hA50A;
defparam \address_burst[10]~36 .sum_lutc_input = "cin";

cycloneive_lcell_comb \address_burst[11]~38 (
	.dataa(base_address_11),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\address_burst[10]~37 ),
	.combout(\address_burst[11]~38_combout ),
	.cout(\address_burst[11]~39 ));
defparam \address_burst[11]~38 .lut_mask = 16'h5A5F;
defparam \address_burst[11]~38 .sum_lutc_input = "cin";

cycloneive_lcell_comb \address_burst[12]~40 (
	.dataa(out_data_12),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\address_burst[11]~39 ),
	.combout(\address_burst[12]~40_combout ),
	.cout(\address_burst[12]~41 ));
defparam \address_burst[12]~40 .lut_mask = 16'hA50A;
defparam \address_burst[12]~40 .sum_lutc_input = "cin";

cycloneive_lcell_comb \address_burst[13]~42 (
	.dataa(out_data_13),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\address_burst[12]~41 ),
	.combout(\address_burst[13]~42_combout ),
	.cout(\address_burst[13]~43 ));
defparam \address_burst[13]~42 .lut_mask = 16'h5A5F;
defparam \address_burst[13]~42 .sum_lutc_input = "cin";

cycloneive_lcell_comb \address_burst[14]~44 (
	.dataa(out_data_14),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\address_burst[13]~43 ),
	.combout(\address_burst[14]~44_combout ),
	.cout(\address_burst[14]~45 ));
defparam \address_burst[14]~44 .lut_mask = 16'hA50A;
defparam \address_burst[14]~44 .sum_lutc_input = "cin";

dffeas \address_burst[14] (
	.clk(clk),
	.d(\address_burst[14]~44_combout ),
	.asdata(out_data_14),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(!data1_8),
	.ena(always2),
	.q(\address_burst[14]~q ),
	.prn(vcc));
defparam \address_burst[14] .is_wysiwyg = "true";
defparam \address_burst[14] .power_up = "low";

dffeas \address_burst[12] (
	.clk(clk),
	.d(\address_burst[12]~40_combout ),
	.asdata(out_data_12),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(!data1_8),
	.ena(always2),
	.q(\address_burst[12]~q ),
	.prn(vcc));
defparam \address_burst[12] .is_wysiwyg = "true";
defparam \address_burst[12] .power_up = "low";

dffeas \address_burst[13] (
	.clk(clk),
	.d(\address_burst[13]~42_combout ),
	.asdata(out_data_13),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(!data1_8),
	.ena(always2),
	.q(\address_burst[13]~q ),
	.prn(vcc));
defparam \address_burst[13] .is_wysiwyg = "true";
defparam \address_burst[13] .power_up = "low";

cycloneive_lcell_comb \address_burst[15]~46 (
	.dataa(out_data_15),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\address_burst[14]~45 ),
	.combout(\address_burst[15]~46_combout ),
	.cout());
defparam \address_burst[15]~46 .lut_mask = 16'h5A5A;
defparam \address_burst[15]~46 .sum_lutc_input = "cin";

dffeas \address_burst[15] (
	.clk(clk),
	.d(\address_burst[15]~46_combout ),
	.asdata(out_data_15),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(!data1_8),
	.ena(always2),
	.q(\address_burst[15]~q ),
	.prn(vcc));
defparam \address_burst[15] .is_wysiwyg = "true";
defparam \address_burst[15] .power_up = "low";

dffeas \address_burst[11] (
	.clk(clk),
	.d(\address_burst[11]~38_combout ),
	.asdata(base_address_11),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(!data1_8),
	.ena(always2),
	.q(\address_burst[11]~q ),
	.prn(vcc));
defparam \address_burst[11] .is_wysiwyg = "true";
defparam \address_burst[11] .power_up = "low";

dffeas \address_burst[10] (
	.clk(clk),
	.d(\address_burst[10]~36_combout ),
	.asdata(base_address_10),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(!data1_8),
	.ena(always2),
	.q(\address_burst[10]~q ),
	.prn(vcc));
defparam \address_burst[10] .is_wysiwyg = "true";
defparam \address_burst[10] .power_up = "low";

dffeas \address_burst[9] (
	.clk(clk),
	.d(\address_burst[9]~34_combout ),
	.asdata(base_address_9),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(!data1_8),
	.ena(always2),
	.q(\address_burst[9]~q ),
	.prn(vcc));
defparam \address_burst[9] .is_wysiwyg = "true";
defparam \address_burst[9] .power_up = "low";

dffeas \address_burst[8] (
	.clk(clk),
	.d(\address_burst[8]~32_combout ),
	.asdata(base_address_8),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(!data1_8),
	.ena(always2),
	.q(\address_burst[8]~q ),
	.prn(vcc));
defparam \address_burst[8] .is_wysiwyg = "true";
defparam \address_burst[8] .power_up = "low";

dffeas \address_burst[7] (
	.clk(clk),
	.d(\address_burst[7]~30_combout ),
	.asdata(base_address_7),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(!data1_8),
	.ena(always2),
	.q(\address_burst[7]~q ),
	.prn(vcc));
defparam \address_burst[7] .is_wysiwyg = "true";
defparam \address_burst[7] .power_up = "low";

cycloneive_lcell_comb \Add1~6 (
	.dataa(Decoder04),
	.datab(base_address_3),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~5 ),
	.combout(\Add1~6_combout ),
	.cout(\Add1~7 ));
defparam \Add1~6 .lut_mask = 16'h9617;
defparam \Add1~6 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add1~8 (
	.dataa(Decoder03),
	.datab(base_address_4),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~7 ),
	.combout(\Add1~8_combout ),
	.cout(\Add1~9 ));
defparam \Add1~8 .lut_mask = 16'h698E;
defparam \Add1~8 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add1~10 (
	.dataa(Decoder02),
	.datab(base_address_5),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~9 ),
	.combout(\Add1~10_combout ),
	.cout(\Add1~11 ));
defparam \Add1~10 .lut_mask = 16'h9617;
defparam \Add1~10 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add1~12 (
	.dataa(Decoder01),
	.datab(base_address_6),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add1~11 ),
	.combout(\Add1~12_combout ),
	.cout());
defparam \Add1~12 .lut_mask = 16'h6969;
defparam \Add1~12 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Selector25~5 (
	.dataa(burstwrap_boundary_width_write_1),
	.datab(burstwrap_boundary_width_write_2),
	.datac(burstwrap_boundary_width_write_0),
	.datad(LessThan22),
	.cin(gnd),
	.combout(\Selector25~5_combout ),
	.cout());
defparam \Selector25~5 .lut_mask = 16'h7F00;
defparam \Selector25~5 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector25~4 (
	.dataa(\Add1~12_combout ),
	.datab(base_address_6),
	.datac(data1_9),
	.datad(\Selector25~5_combout ),
	.cin(gnd),
	.combout(\Selector25~4_combout ),
	.cout());
defparam \Selector25~4 .lut_mask = 16'hCCAC;
defparam \Selector25~4 .sum_lutc_input = "datac";

dffeas \address_burst[6] (
	.clk(clk),
	.d(\address_burst[6]~28_combout ),
	.asdata(\Selector25~4_combout ),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(!data1_8),
	.ena(always2),
	.q(\address_burst[6]~q ),
	.prn(vcc));
defparam \address_burst[6] .is_wysiwyg = "true";
defparam \address_burst[6] .power_up = "low";

cycloneive_lcell_comb \Selector26~0 (
	.dataa(burstwrap_boundary_width_write_1),
	.datab(burstwrap_boundary_width_write_2),
	.datac(burstwrap_boundary_width_write_3),
	.datad(Add1),
	.cin(gnd),
	.combout(\Selector26~0_combout ),
	.cout());
defparam \Selector26~0 .lut_mask = 16'h0007;
defparam \Selector26~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector26~1 (
	.dataa(base_address_5),
	.datab(\Add1~10_combout ),
	.datac(data1_9),
	.datad(\Selector26~0_combout ),
	.cin(gnd),
	.combout(\Selector26~1_combout ),
	.cout());
defparam \Selector26~1 .lut_mask = 16'hAACA;
defparam \Selector26~1 .sum_lutc_input = "datac";

dffeas \address_burst[5] (
	.clk(clk),
	.d(\address_burst[5]~26_combout ),
	.asdata(\Selector26~1_combout ),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(!data1_8),
	.ena(always2),
	.q(\address_burst[5]~q ),
	.prn(vcc));
defparam \address_burst[5] .is_wysiwyg = "true";
defparam \address_burst[5] .power_up = "low";

cycloneive_lcell_comb \Selector27~0 (
	.dataa(\Add1~8_combout ),
	.datab(base_address_4),
	.datac(data1_9),
	.datad(LessThan221),
	.cin(gnd),
	.combout(\Selector27~0_combout ),
	.cout());
defparam \Selector27~0 .lut_mask = 16'hACCC;
defparam \Selector27~0 .sum_lutc_input = "datac";

dffeas \address_burst[4] (
	.clk(clk),
	.d(\address_burst[4]~24_combout ),
	.asdata(\Selector27~0_combout ),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(!data1_8),
	.ena(always2),
	.q(\address_burst[4]~q ),
	.prn(vcc));
defparam \address_burst[4] .is_wysiwyg = "true";
defparam \address_burst[4] .power_up = "low";

cycloneive_lcell_comb \Selector28~0 (
	.dataa(base_address_3),
	.datab(\Add1~6_combout ),
	.datac(data1_9),
	.datad(LessThan18),
	.cin(gnd),
	.combout(\Selector28~0_combout ),
	.cout());
defparam \Selector28~0 .lut_mask = 16'hAACA;
defparam \Selector28~0 .sum_lutc_input = "datac";

dffeas \address_burst[3] (
	.clk(clk),
	.d(\address_burst[3]~22_combout ),
	.asdata(\Selector28~0_combout ),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(!data1_8),
	.ena(always2),
	.q(\address_burst[3]~q ),
	.prn(vcc));
defparam \address_burst[3] .is_wysiwyg = "true";
defparam \address_burst[3] .power_up = "low";

endmodule

module cycloneiv_altera_merlin_burst_adapter (
	wire_pll7_clk_0,
	r_sync_rst,
	waitrequest_reset_override,
	in_data_reg_144,
	mem_used_1,
	in_data_reg_106,
	in_data_reg_107,
	out_valid_reg,
	in_narrow_reg,
	int_nxt_addr_reg_dly_1,
	int_nxt_addr_reg_dly_0,
	int_nxt_addr_reg_dly_2,
	ShiftLeft1,
	Decoder1,
	source0_data_71,
	source0_data_67,
	source0_data_66,
	source0_data_69,
	source0_data_65,
	in_byteen_reg_0,
	source0_data_64,
	source0_data_68,
	source0_data_70,
	WideOr0,
	cp_ready,
	nxt_out_eop,
	in_data_reg_145,
	in_data_reg_0,
	int_nxt_addr_reg_dly_3,
	int_nxt_addr_reg_dly_4,
	int_nxt_addr_reg_dly_5,
	int_nxt_addr_reg_dly_6,
	int_nxt_addr_reg_dly_7,
	int_nxt_addr_reg_dly_8,
	int_nxt_addr_reg_dly_9,
	int_nxt_addr_reg_dly_10,
	int_nxt_addr_reg_dly_11,
	in_data_reg_1,
	in_data_reg_2,
	in_data_reg_3,
	in_data_reg_4,
	in_data_reg_5,
	in_data_reg_6,
	in_data_reg_7,
	in_data_reg_8,
	in_data_reg_9,
	in_data_reg_10,
	in_data_reg_11,
	in_data_reg_12,
	in_data_reg_13,
	in_data_reg_14,
	in_data_reg_15,
	in_data_reg_16,
	in_data_reg_17,
	in_data_reg_18,
	in_data_reg_19,
	in_data_reg_20,
	in_data_reg_21,
	in_data_reg_22,
	in_data_reg_23,
	in_data_reg_24,
	in_data_reg_25,
	in_data_reg_26,
	in_data_reg_27,
	in_data_reg_28,
	in_data_reg_29,
	in_data_reg_30,
	in_data_reg_31,
	in_data_reg_32,
	in_data_reg_33,
	in_data_reg_34,
	in_data_reg_35,
	in_data_reg_36,
	in_data_reg_37,
	in_data_reg_38,
	in_data_reg_39,
	in_data_reg_40,
	in_data_reg_41,
	in_data_reg_42,
	in_data_reg_43,
	in_data_reg_44,
	in_data_reg_45,
	in_data_reg_46,
	in_data_reg_47,
	in_data_reg_48,
	in_data_reg_49,
	in_data_reg_50,
	in_data_reg_51,
	in_data_reg_52,
	in_data_reg_53,
	in_data_reg_54,
	in_data_reg_55,
	in_data_reg_56,
	in_data_reg_57,
	in_data_reg_58,
	in_data_reg_59,
	in_data_reg_60,
	in_data_reg_61,
	in_data_reg_62,
	in_data_reg_63,
	out_uncomp_byte_cnt_reg_11,
	stateST_UNCOMP_WR_SUBBURST,
	out_uncomp_byte_cnt_reg_10,
	out_uncomp_byte_cnt_reg_9,
	out_uncomp_byte_cnt_reg_8,
	out_uncomp_byte_cnt_reg_7,
	out_uncomp_byte_cnt_reg_6,
	out_uncomp_byte_cnt_reg_5,
	out_uncomp_byte_cnt_reg_3,
	out_byte_cnt_reg_3,
	out_uncomp_byte_cnt_reg_4,
	in_ready_hold,
	saved_grant_0,
	saved_grant_1,
	src_data_144,
	WideOr1,
	out_payload_108,
	src_payload,
	src_payload1,
	nxt_uncomp_subburst_byte_cnt,
	source0_data_681,
	source0_data_701,
	cp_ready1,
	src_data_130,
	src_data_131,
	src_data_132,
	out_payload_75,
	out_payload_751,
	out_payload_74,
	out_payload_741,
	out_payload_76,
	out_payload_761,
	src_data_71,
	src_data_67,
	src_data_66,
	src_data_69,
	src_data_65,
	src_data_64,
	src_data_68,
	src_data_70,
	src_payload_0,
	out_payload_115,
	out_payload_123,
	out_payload_120,
	out_payload_121,
	out_payload_122,
	out_payload_116,
	out_payload_117,
	out_payload_118,
	out_payload_119,
	out_payload_1231,
	out_payload_1201,
	out_payload_1211,
	out_payload_1221,
	out_payload_1151,
	out_payload_1161,
	out_payload_1171,
	out_payload_1181,
	out_payload_1191,
	src_data_145,
	src_payload2,
	out_payload_77,
	out_payload_771,
	out_payload_78,
	out_payload_781,
	out_payload_79,
	out_payload_791,
	out_payload_80,
	out_payload_801,
	out_payload_81,
	out_payload_811,
	out_payload_82,
	out_payload_821,
	out_payload_83,
	out_payload_831,
	out_payload_84,
	out_payload_841,
	out_payload_85,
	out_payload_851,
	src_payload3,
	src_payload4,
	src_payload5,
	src_payload6,
	src_payload7,
	src_payload8,
	src_payload9,
	src_payload10,
	src_payload11,
	src_payload12,
	src_payload13,
	src_payload14,
	src_payload15,
	src_payload16,
	src_payload17,
	src_payload18,
	src_payload19,
	src_payload20,
	src_payload21,
	src_payload22,
	src_payload23,
	src_payload24,
	src_payload25,
	src_payload26,
	src_payload27,
	src_payload28,
	src_payload29,
	src_payload30,
	src_payload31,
	src_payload32,
	src_payload33,
	src_payload34,
	src_payload35,
	src_payload36,
	src_payload37,
	src_payload38,
	src_payload39,
	src_payload40,
	src_payload41,
	src_payload42,
	src_payload43,
	src_payload44,
	src_payload45,
	src_payload46,
	src_payload47,
	src_payload48,
	src_payload49,
	src_payload50,
	src_payload51,
	src_payload52,
	src_payload53,
	src_payload54,
	src_payload55,
	src_payload56,
	src_payload57,
	src_payload58,
	src_payload59,
	src_payload60,
	src_payload61,
	src_payload62,
	src_payload63,
	src_payload64,
	src_payload65,
	src_data_123,
	src_data_122,
	src_data_124,
	src_data_125,
	src_data_126,
	src_data_127,
	src_data_128,
	src_data_129,
	source0_data_671,
	source0_data_691,
	nxt_in_ready)/* synthesis synthesis_greybox=0 */;
input 	wire_pll7_clk_0;
input 	r_sync_rst;
input 	waitrequest_reset_override;
output 	in_data_reg_144;
input 	mem_used_1;
output 	in_data_reg_106;
output 	in_data_reg_107;
output 	out_valid_reg;
output 	in_narrow_reg;
output 	int_nxt_addr_reg_dly_1;
output 	int_nxt_addr_reg_dly_0;
output 	int_nxt_addr_reg_dly_2;
output 	ShiftLeft1;
output 	Decoder1;
output 	source0_data_71;
output 	source0_data_67;
output 	source0_data_66;
output 	source0_data_69;
output 	source0_data_65;
output 	in_byteen_reg_0;
output 	source0_data_64;
output 	source0_data_68;
output 	source0_data_70;
input 	WideOr0;
input 	cp_ready;
output 	nxt_out_eop;
output 	in_data_reg_145;
output 	in_data_reg_0;
output 	int_nxt_addr_reg_dly_3;
output 	int_nxt_addr_reg_dly_4;
output 	int_nxt_addr_reg_dly_5;
output 	int_nxt_addr_reg_dly_6;
output 	int_nxt_addr_reg_dly_7;
output 	int_nxt_addr_reg_dly_8;
output 	int_nxt_addr_reg_dly_9;
output 	int_nxt_addr_reg_dly_10;
output 	int_nxt_addr_reg_dly_11;
output 	in_data_reg_1;
output 	in_data_reg_2;
output 	in_data_reg_3;
output 	in_data_reg_4;
output 	in_data_reg_5;
output 	in_data_reg_6;
output 	in_data_reg_7;
output 	in_data_reg_8;
output 	in_data_reg_9;
output 	in_data_reg_10;
output 	in_data_reg_11;
output 	in_data_reg_12;
output 	in_data_reg_13;
output 	in_data_reg_14;
output 	in_data_reg_15;
output 	in_data_reg_16;
output 	in_data_reg_17;
output 	in_data_reg_18;
output 	in_data_reg_19;
output 	in_data_reg_20;
output 	in_data_reg_21;
output 	in_data_reg_22;
output 	in_data_reg_23;
output 	in_data_reg_24;
output 	in_data_reg_25;
output 	in_data_reg_26;
output 	in_data_reg_27;
output 	in_data_reg_28;
output 	in_data_reg_29;
output 	in_data_reg_30;
output 	in_data_reg_31;
output 	in_data_reg_32;
output 	in_data_reg_33;
output 	in_data_reg_34;
output 	in_data_reg_35;
output 	in_data_reg_36;
output 	in_data_reg_37;
output 	in_data_reg_38;
output 	in_data_reg_39;
output 	in_data_reg_40;
output 	in_data_reg_41;
output 	in_data_reg_42;
output 	in_data_reg_43;
output 	in_data_reg_44;
output 	in_data_reg_45;
output 	in_data_reg_46;
output 	in_data_reg_47;
output 	in_data_reg_48;
output 	in_data_reg_49;
output 	in_data_reg_50;
output 	in_data_reg_51;
output 	in_data_reg_52;
output 	in_data_reg_53;
output 	in_data_reg_54;
output 	in_data_reg_55;
output 	in_data_reg_56;
output 	in_data_reg_57;
output 	in_data_reg_58;
output 	in_data_reg_59;
output 	in_data_reg_60;
output 	in_data_reg_61;
output 	in_data_reg_62;
output 	in_data_reg_63;
output 	out_uncomp_byte_cnt_reg_11;
output 	stateST_UNCOMP_WR_SUBBURST;
output 	out_uncomp_byte_cnt_reg_10;
output 	out_uncomp_byte_cnt_reg_9;
output 	out_uncomp_byte_cnt_reg_8;
output 	out_uncomp_byte_cnt_reg_7;
output 	out_uncomp_byte_cnt_reg_6;
output 	out_uncomp_byte_cnt_reg_5;
output 	out_uncomp_byte_cnt_reg_3;
output 	out_byte_cnt_reg_3;
output 	out_uncomp_byte_cnt_reg_4;
output 	in_ready_hold;
input 	saved_grant_0;
input 	saved_grant_1;
input 	src_data_144;
input 	WideOr1;
input 	out_payload_108;
input 	src_payload;
input 	src_payload1;
output 	nxt_uncomp_subburst_byte_cnt;
output 	source0_data_681;
output 	source0_data_701;
input 	cp_ready1;
input 	src_data_130;
input 	src_data_131;
input 	src_data_132;
input 	out_payload_75;
input 	out_payload_751;
input 	out_payload_74;
input 	out_payload_741;
input 	out_payload_76;
input 	out_payload_761;
input 	src_data_71;
input 	src_data_67;
input 	src_data_66;
input 	src_data_69;
input 	src_data_65;
input 	src_data_64;
input 	src_data_68;
input 	src_data_70;
input 	src_payload_0;
input 	out_payload_115;
input 	out_payload_123;
input 	out_payload_120;
input 	out_payload_121;
input 	out_payload_122;
input 	out_payload_116;
input 	out_payload_117;
input 	out_payload_118;
input 	out_payload_119;
input 	out_payload_1231;
input 	out_payload_1201;
input 	out_payload_1211;
input 	out_payload_1221;
input 	out_payload_1151;
input 	out_payload_1161;
input 	out_payload_1171;
input 	out_payload_1181;
input 	out_payload_1191;
input 	src_data_145;
input 	src_payload2;
input 	out_payload_77;
input 	out_payload_771;
input 	out_payload_78;
input 	out_payload_781;
input 	out_payload_79;
input 	out_payload_791;
input 	out_payload_80;
input 	out_payload_801;
input 	out_payload_81;
input 	out_payload_811;
input 	out_payload_82;
input 	out_payload_821;
input 	out_payload_83;
input 	out_payload_831;
input 	out_payload_84;
input 	out_payload_841;
input 	out_payload_85;
input 	out_payload_851;
input 	src_payload3;
input 	src_payload4;
input 	src_payload5;
input 	src_payload6;
input 	src_payload7;
input 	src_payload8;
input 	src_payload9;
input 	src_payload10;
input 	src_payload11;
input 	src_payload12;
input 	src_payload13;
input 	src_payload14;
input 	src_payload15;
input 	src_payload16;
input 	src_payload17;
input 	src_payload18;
input 	src_payload19;
input 	src_payload20;
input 	src_payload21;
input 	src_payload22;
input 	src_payload23;
input 	src_payload24;
input 	src_payload25;
input 	src_payload26;
input 	src_payload27;
input 	src_payload28;
input 	src_payload29;
input 	src_payload30;
input 	src_payload31;
input 	src_payload32;
input 	src_payload33;
input 	src_payload34;
input 	src_payload35;
input 	src_payload36;
input 	src_payload37;
input 	src_payload38;
input 	src_payload39;
input 	src_payload40;
input 	src_payload41;
input 	src_payload42;
input 	src_payload43;
input 	src_payload44;
input 	src_payload45;
input 	src_payload46;
input 	src_payload47;
input 	src_payload48;
input 	src_payload49;
input 	src_payload50;
input 	src_payload51;
input 	src_payload52;
input 	src_payload53;
input 	src_payload54;
input 	src_payload55;
input 	src_payload56;
input 	src_payload57;
input 	src_payload58;
input 	src_payload59;
input 	src_payload60;
input 	src_payload61;
input 	src_payload62;
input 	src_payload63;
input 	src_payload64;
input 	src_payload65;
input 	src_data_123;
input 	src_data_122;
input 	src_data_124;
input 	src_data_125;
input 	src_data_126;
input 	src_data_127;
input 	src_data_128;
input 	src_data_129;
output 	source0_data_671;
output 	source0_data_691;
output 	nxt_in_ready;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;



cycloneiv_altera_merlin_burst_adapter_13_1 \altera_merlin_burst_adapter_13_1.burst_adapter (
	.wire_pll7_clk_0(wire_pll7_clk_0),
	.r_sync_rst(r_sync_rst),
	.waitrequest_reset_override(waitrequest_reset_override),
	.in_data_reg_144(in_data_reg_144),
	.mem_used_1(mem_used_1),
	.in_data_reg_106(in_data_reg_106),
	.in_data_reg_107(in_data_reg_107),
	.out_valid_reg1(out_valid_reg),
	.in_narrow_reg1(in_narrow_reg),
	.int_nxt_addr_reg_dly_1(int_nxt_addr_reg_dly_1),
	.int_nxt_addr_reg_dly_0(int_nxt_addr_reg_dly_0),
	.int_nxt_addr_reg_dly_2(int_nxt_addr_reg_dly_2),
	.ShiftLeft1(ShiftLeft1),
	.Decoder1(Decoder1),
	.source0_data_71(source0_data_71),
	.source0_data_67(source0_data_67),
	.source0_data_66(source0_data_66),
	.source0_data_69(source0_data_69),
	.source0_data_65(source0_data_65),
	.in_byteen_reg_0(in_byteen_reg_0),
	.source0_data_64(source0_data_64),
	.source0_data_68(source0_data_68),
	.source0_data_70(source0_data_70),
	.WideOr0(WideOr0),
	.cp_ready(cp_ready),
	.nxt_out_eop(nxt_out_eop),
	.in_data_reg_145(in_data_reg_145),
	.in_data_reg_0(in_data_reg_0),
	.int_nxt_addr_reg_dly_3(int_nxt_addr_reg_dly_3),
	.int_nxt_addr_reg_dly_4(int_nxt_addr_reg_dly_4),
	.int_nxt_addr_reg_dly_5(int_nxt_addr_reg_dly_5),
	.int_nxt_addr_reg_dly_6(int_nxt_addr_reg_dly_6),
	.int_nxt_addr_reg_dly_7(int_nxt_addr_reg_dly_7),
	.int_nxt_addr_reg_dly_8(int_nxt_addr_reg_dly_8),
	.int_nxt_addr_reg_dly_9(int_nxt_addr_reg_dly_9),
	.int_nxt_addr_reg_dly_10(int_nxt_addr_reg_dly_10),
	.int_nxt_addr_reg_dly_11(int_nxt_addr_reg_dly_11),
	.in_data_reg_1(in_data_reg_1),
	.in_data_reg_2(in_data_reg_2),
	.in_data_reg_3(in_data_reg_3),
	.in_data_reg_4(in_data_reg_4),
	.in_data_reg_5(in_data_reg_5),
	.in_data_reg_6(in_data_reg_6),
	.in_data_reg_7(in_data_reg_7),
	.in_data_reg_8(in_data_reg_8),
	.in_data_reg_9(in_data_reg_9),
	.in_data_reg_10(in_data_reg_10),
	.in_data_reg_11(in_data_reg_11),
	.in_data_reg_12(in_data_reg_12),
	.in_data_reg_13(in_data_reg_13),
	.in_data_reg_14(in_data_reg_14),
	.in_data_reg_15(in_data_reg_15),
	.in_data_reg_16(in_data_reg_16),
	.in_data_reg_17(in_data_reg_17),
	.in_data_reg_18(in_data_reg_18),
	.in_data_reg_19(in_data_reg_19),
	.in_data_reg_20(in_data_reg_20),
	.in_data_reg_21(in_data_reg_21),
	.in_data_reg_22(in_data_reg_22),
	.in_data_reg_23(in_data_reg_23),
	.in_data_reg_24(in_data_reg_24),
	.in_data_reg_25(in_data_reg_25),
	.in_data_reg_26(in_data_reg_26),
	.in_data_reg_27(in_data_reg_27),
	.in_data_reg_28(in_data_reg_28),
	.in_data_reg_29(in_data_reg_29),
	.in_data_reg_30(in_data_reg_30),
	.in_data_reg_31(in_data_reg_31),
	.in_data_reg_32(in_data_reg_32),
	.in_data_reg_33(in_data_reg_33),
	.in_data_reg_34(in_data_reg_34),
	.in_data_reg_35(in_data_reg_35),
	.in_data_reg_36(in_data_reg_36),
	.in_data_reg_37(in_data_reg_37),
	.in_data_reg_38(in_data_reg_38),
	.in_data_reg_39(in_data_reg_39),
	.in_data_reg_40(in_data_reg_40),
	.in_data_reg_41(in_data_reg_41),
	.in_data_reg_42(in_data_reg_42),
	.in_data_reg_43(in_data_reg_43),
	.in_data_reg_44(in_data_reg_44),
	.in_data_reg_45(in_data_reg_45),
	.in_data_reg_46(in_data_reg_46),
	.in_data_reg_47(in_data_reg_47),
	.in_data_reg_48(in_data_reg_48),
	.in_data_reg_49(in_data_reg_49),
	.in_data_reg_50(in_data_reg_50),
	.in_data_reg_51(in_data_reg_51),
	.in_data_reg_52(in_data_reg_52),
	.in_data_reg_53(in_data_reg_53),
	.in_data_reg_54(in_data_reg_54),
	.in_data_reg_55(in_data_reg_55),
	.in_data_reg_56(in_data_reg_56),
	.in_data_reg_57(in_data_reg_57),
	.in_data_reg_58(in_data_reg_58),
	.in_data_reg_59(in_data_reg_59),
	.in_data_reg_60(in_data_reg_60),
	.in_data_reg_61(in_data_reg_61),
	.in_data_reg_62(in_data_reg_62),
	.in_data_reg_63(in_data_reg_63),
	.out_uncomp_byte_cnt_reg_11(out_uncomp_byte_cnt_reg_11),
	.stateST_UNCOMP_WR_SUBBURST(stateST_UNCOMP_WR_SUBBURST),
	.out_uncomp_byte_cnt_reg_10(out_uncomp_byte_cnt_reg_10),
	.out_uncomp_byte_cnt_reg_9(out_uncomp_byte_cnt_reg_9),
	.out_uncomp_byte_cnt_reg_8(out_uncomp_byte_cnt_reg_8),
	.out_uncomp_byte_cnt_reg_7(out_uncomp_byte_cnt_reg_7),
	.out_uncomp_byte_cnt_reg_6(out_uncomp_byte_cnt_reg_6),
	.out_uncomp_byte_cnt_reg_5(out_uncomp_byte_cnt_reg_5),
	.out_uncomp_byte_cnt_reg_3(out_uncomp_byte_cnt_reg_3),
	.out_byte_cnt_reg_3(out_byte_cnt_reg_3),
	.out_uncomp_byte_cnt_reg_4(out_uncomp_byte_cnt_reg_4),
	.in_ready_hold1(in_ready_hold),
	.saved_grant_0(saved_grant_0),
	.saved_grant_1(saved_grant_1),
	.sink0_data({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,src_data_145,src_data_144,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,src_data_132,src_data_131,src_data_130,src_data_129,src_data_128,src_data_127,src_data_126,src_data_125,src_data_124,src_data_123,src_data_122,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,src_payload1,src_payload,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,src_data_71,src_data_70,src_data_69,src_data_68,src_data_67,src_data_66,src_data_65,src_data_64,src_payload65,src_payload64,
src_payload63,src_payload62,src_payload61,src_payload60,src_payload59,src_payload58,src_payload57,src_payload56,src_payload55,src_payload54,src_payload53,src_payload52,src_payload51,src_payload50,src_payload49,src_payload48,src_payload47,src_payload46,src_payload45,
src_payload44,src_payload43,src_payload42,src_payload41,src_payload40,src_payload39,src_payload38,src_payload37,src_payload36,src_payload35,src_payload34,src_payload33,src_payload32,src_payload31,src_payload30,src_payload29,src_payload28,src_payload27,src_payload26,
src_payload25,src_payload24,src_payload23,src_payload22,src_payload21,src_payload20,src_payload19,src_payload18,src_payload17,src_payload16,src_payload15,src_payload14,src_payload13,src_payload12,src_payload11,src_payload10,src_payload9,src_payload8,src_payload7,src_payload6,
src_payload5,src_payload4,src_payload3,src_payload2}),
	.WideOr1(WideOr1),
	.out_payload_108(out_payload_108),
	.nxt_uncomp_subburst_byte_cnt(nxt_uncomp_subburst_byte_cnt),
	.source0_data_681(source0_data_681),
	.source0_data_701(source0_data_701),
	.cp_ready1(cp_ready1),
	.out_payload_75(out_payload_75),
	.out_payload_751(out_payload_751),
	.out_payload_74(out_payload_74),
	.out_payload_741(out_payload_741),
	.out_payload_76(out_payload_76),
	.out_payload_761(out_payload_761),
	.sink0_endofpacket(src_payload_0),
	.out_payload_115(out_payload_115),
	.out_payload_123(out_payload_123),
	.out_payload_120(out_payload_120),
	.out_payload_121(out_payload_121),
	.out_payload_122(out_payload_122),
	.out_payload_116(out_payload_116),
	.out_payload_117(out_payload_117),
	.out_payload_118(out_payload_118),
	.out_payload_119(out_payload_119),
	.out_payload_1231(out_payload_1231),
	.out_payload_1201(out_payload_1201),
	.out_payload_1211(out_payload_1211),
	.out_payload_1221(out_payload_1221),
	.out_payload_1151(out_payload_1151),
	.out_payload_1161(out_payload_1161),
	.out_payload_1171(out_payload_1171),
	.out_payload_1181(out_payload_1181),
	.out_payload_1191(out_payload_1191),
	.out_payload_77(out_payload_77),
	.out_payload_771(out_payload_771),
	.out_payload_78(out_payload_78),
	.out_payload_781(out_payload_781),
	.out_payload_79(out_payload_79),
	.out_payload_791(out_payload_791),
	.out_payload_80(out_payload_80),
	.out_payload_801(out_payload_801),
	.out_payload_81(out_payload_81),
	.out_payload_811(out_payload_811),
	.out_payload_82(out_payload_82),
	.out_payload_821(out_payload_821),
	.out_payload_83(out_payload_83),
	.out_payload_831(out_payload_831),
	.out_payload_84(out_payload_84),
	.out_payload_841(out_payload_841),
	.out_payload_85(out_payload_85),
	.out_payload_851(out_payload_851),
	.source0_data_671(source0_data_671),
	.source0_data_691(source0_data_691),
	.nxt_in_ready(nxt_in_ready));

endmodule

module cycloneiv_altera_merlin_burst_adapter_13_1 (
	wire_pll7_clk_0,
	r_sync_rst,
	waitrequest_reset_override,
	in_data_reg_144,
	mem_used_1,
	in_data_reg_106,
	in_data_reg_107,
	out_valid_reg1,
	in_narrow_reg1,
	int_nxt_addr_reg_dly_1,
	int_nxt_addr_reg_dly_0,
	int_nxt_addr_reg_dly_2,
	ShiftLeft1,
	Decoder1,
	source0_data_71,
	source0_data_67,
	source0_data_66,
	source0_data_69,
	source0_data_65,
	in_byteen_reg_0,
	source0_data_64,
	source0_data_68,
	source0_data_70,
	WideOr0,
	cp_ready,
	nxt_out_eop,
	in_data_reg_145,
	in_data_reg_0,
	int_nxt_addr_reg_dly_3,
	int_nxt_addr_reg_dly_4,
	int_nxt_addr_reg_dly_5,
	int_nxt_addr_reg_dly_6,
	int_nxt_addr_reg_dly_7,
	int_nxt_addr_reg_dly_8,
	int_nxt_addr_reg_dly_9,
	int_nxt_addr_reg_dly_10,
	int_nxt_addr_reg_dly_11,
	in_data_reg_1,
	in_data_reg_2,
	in_data_reg_3,
	in_data_reg_4,
	in_data_reg_5,
	in_data_reg_6,
	in_data_reg_7,
	in_data_reg_8,
	in_data_reg_9,
	in_data_reg_10,
	in_data_reg_11,
	in_data_reg_12,
	in_data_reg_13,
	in_data_reg_14,
	in_data_reg_15,
	in_data_reg_16,
	in_data_reg_17,
	in_data_reg_18,
	in_data_reg_19,
	in_data_reg_20,
	in_data_reg_21,
	in_data_reg_22,
	in_data_reg_23,
	in_data_reg_24,
	in_data_reg_25,
	in_data_reg_26,
	in_data_reg_27,
	in_data_reg_28,
	in_data_reg_29,
	in_data_reg_30,
	in_data_reg_31,
	in_data_reg_32,
	in_data_reg_33,
	in_data_reg_34,
	in_data_reg_35,
	in_data_reg_36,
	in_data_reg_37,
	in_data_reg_38,
	in_data_reg_39,
	in_data_reg_40,
	in_data_reg_41,
	in_data_reg_42,
	in_data_reg_43,
	in_data_reg_44,
	in_data_reg_45,
	in_data_reg_46,
	in_data_reg_47,
	in_data_reg_48,
	in_data_reg_49,
	in_data_reg_50,
	in_data_reg_51,
	in_data_reg_52,
	in_data_reg_53,
	in_data_reg_54,
	in_data_reg_55,
	in_data_reg_56,
	in_data_reg_57,
	in_data_reg_58,
	in_data_reg_59,
	in_data_reg_60,
	in_data_reg_61,
	in_data_reg_62,
	in_data_reg_63,
	out_uncomp_byte_cnt_reg_11,
	stateST_UNCOMP_WR_SUBBURST,
	out_uncomp_byte_cnt_reg_10,
	out_uncomp_byte_cnt_reg_9,
	out_uncomp_byte_cnt_reg_8,
	out_uncomp_byte_cnt_reg_7,
	out_uncomp_byte_cnt_reg_6,
	out_uncomp_byte_cnt_reg_5,
	out_uncomp_byte_cnt_reg_3,
	out_byte_cnt_reg_3,
	out_uncomp_byte_cnt_reg_4,
	in_ready_hold1,
	saved_grant_0,
	saved_grant_1,
	sink0_data,
	WideOr1,
	out_payload_108,
	nxt_uncomp_subburst_byte_cnt,
	source0_data_681,
	source0_data_701,
	cp_ready1,
	out_payload_75,
	out_payload_751,
	out_payload_74,
	out_payload_741,
	out_payload_76,
	out_payload_761,
	sink0_endofpacket,
	out_payload_115,
	out_payload_123,
	out_payload_120,
	out_payload_121,
	out_payload_122,
	out_payload_116,
	out_payload_117,
	out_payload_118,
	out_payload_119,
	out_payload_1231,
	out_payload_1201,
	out_payload_1211,
	out_payload_1221,
	out_payload_1151,
	out_payload_1161,
	out_payload_1171,
	out_payload_1181,
	out_payload_1191,
	out_payload_77,
	out_payload_771,
	out_payload_78,
	out_payload_781,
	out_payload_79,
	out_payload_791,
	out_payload_80,
	out_payload_801,
	out_payload_81,
	out_payload_811,
	out_payload_82,
	out_payload_821,
	out_payload_83,
	out_payload_831,
	out_payload_84,
	out_payload_841,
	out_payload_85,
	out_payload_851,
	source0_data_671,
	source0_data_691,
	nxt_in_ready)/* synthesis synthesis_greybox=0 */;
input 	wire_pll7_clk_0;
input 	r_sync_rst;
input 	waitrequest_reset_override;
output 	in_data_reg_144;
input 	mem_used_1;
output 	in_data_reg_106;
output 	in_data_reg_107;
output 	out_valid_reg1;
output 	in_narrow_reg1;
output 	int_nxt_addr_reg_dly_1;
output 	int_nxt_addr_reg_dly_0;
output 	int_nxt_addr_reg_dly_2;
output 	ShiftLeft1;
output 	Decoder1;
output 	source0_data_71;
output 	source0_data_67;
output 	source0_data_66;
output 	source0_data_69;
output 	source0_data_65;
output 	in_byteen_reg_0;
output 	source0_data_64;
output 	source0_data_68;
output 	source0_data_70;
input 	WideOr0;
input 	cp_ready;
output 	nxt_out_eop;
output 	in_data_reg_145;
output 	in_data_reg_0;
output 	int_nxt_addr_reg_dly_3;
output 	int_nxt_addr_reg_dly_4;
output 	int_nxt_addr_reg_dly_5;
output 	int_nxt_addr_reg_dly_6;
output 	int_nxt_addr_reg_dly_7;
output 	int_nxt_addr_reg_dly_8;
output 	int_nxt_addr_reg_dly_9;
output 	int_nxt_addr_reg_dly_10;
output 	int_nxt_addr_reg_dly_11;
output 	in_data_reg_1;
output 	in_data_reg_2;
output 	in_data_reg_3;
output 	in_data_reg_4;
output 	in_data_reg_5;
output 	in_data_reg_6;
output 	in_data_reg_7;
output 	in_data_reg_8;
output 	in_data_reg_9;
output 	in_data_reg_10;
output 	in_data_reg_11;
output 	in_data_reg_12;
output 	in_data_reg_13;
output 	in_data_reg_14;
output 	in_data_reg_15;
output 	in_data_reg_16;
output 	in_data_reg_17;
output 	in_data_reg_18;
output 	in_data_reg_19;
output 	in_data_reg_20;
output 	in_data_reg_21;
output 	in_data_reg_22;
output 	in_data_reg_23;
output 	in_data_reg_24;
output 	in_data_reg_25;
output 	in_data_reg_26;
output 	in_data_reg_27;
output 	in_data_reg_28;
output 	in_data_reg_29;
output 	in_data_reg_30;
output 	in_data_reg_31;
output 	in_data_reg_32;
output 	in_data_reg_33;
output 	in_data_reg_34;
output 	in_data_reg_35;
output 	in_data_reg_36;
output 	in_data_reg_37;
output 	in_data_reg_38;
output 	in_data_reg_39;
output 	in_data_reg_40;
output 	in_data_reg_41;
output 	in_data_reg_42;
output 	in_data_reg_43;
output 	in_data_reg_44;
output 	in_data_reg_45;
output 	in_data_reg_46;
output 	in_data_reg_47;
output 	in_data_reg_48;
output 	in_data_reg_49;
output 	in_data_reg_50;
output 	in_data_reg_51;
output 	in_data_reg_52;
output 	in_data_reg_53;
output 	in_data_reg_54;
output 	in_data_reg_55;
output 	in_data_reg_56;
output 	in_data_reg_57;
output 	in_data_reg_58;
output 	in_data_reg_59;
output 	in_data_reg_60;
output 	in_data_reg_61;
output 	in_data_reg_62;
output 	in_data_reg_63;
output 	out_uncomp_byte_cnt_reg_11;
output 	stateST_UNCOMP_WR_SUBBURST;
output 	out_uncomp_byte_cnt_reg_10;
output 	out_uncomp_byte_cnt_reg_9;
output 	out_uncomp_byte_cnt_reg_8;
output 	out_uncomp_byte_cnt_reg_7;
output 	out_uncomp_byte_cnt_reg_6;
output 	out_uncomp_byte_cnt_reg_5;
output 	out_uncomp_byte_cnt_reg_3;
output 	out_byte_cnt_reg_3;
output 	out_uncomp_byte_cnt_reg_4;
output 	in_ready_hold1;
input 	saved_grant_0;
input 	saved_grant_1;
input 	[157:0] sink0_data;
input 	WideOr1;
input 	out_payload_108;
output 	nxt_uncomp_subburst_byte_cnt;
output 	source0_data_681;
output 	source0_data_701;
input 	cp_ready1;
input 	out_payload_75;
input 	out_payload_751;
input 	out_payload_74;
input 	out_payload_741;
input 	out_payload_76;
input 	out_payload_761;
input 	sink0_endofpacket;
input 	out_payload_115;
input 	out_payload_123;
input 	out_payload_120;
input 	out_payload_121;
input 	out_payload_122;
input 	out_payload_116;
input 	out_payload_117;
input 	out_payload_118;
input 	out_payload_119;
input 	out_payload_1231;
input 	out_payload_1201;
input 	out_payload_1211;
input 	out_payload_1221;
input 	out_payload_1151;
input 	out_payload_1161;
input 	out_payload_1171;
input 	out_payload_1181;
input 	out_payload_1191;
input 	out_payload_77;
input 	out_payload_771;
input 	out_payload_78;
input 	out_payload_781;
input 	out_payload_79;
input 	out_payload_791;
input 	out_payload_80;
input 	out_payload_801;
input 	out_payload_81;
input 	out_payload_811;
input 	out_payload_82;
input 	out_payload_821;
input 	out_payload_83;
input 	out_payload_831;
input 	out_payload_84;
input 	out_payload_841;
input 	out_payload_85;
input 	out_payload_851;
output 	source0_data_671;
output 	source0_data_691;
output 	nxt_in_ready;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \NON_PIPELINED_INPUTS.load_next_cmd~combout ;
wire \Selector3~0_combout ;
wire \Selector1~0_combout ;
wire \in_valid~combout ;
wire \nxt_uncomp_subburst_byte_cnt~1_combout ;
wire \nxt_uncomp_subburst_byte_cnt~2_combout ;
wire \Add4~2_combout ;
wire \Add4~4 ;
wire \Add4~6 ;
wire \Add4~8 ;
wire \Add4~10 ;
wire \Add4~12 ;
wire \Add4~14 ;
wire \Add4~16 ;
wire \Add4~18 ;
wire \Add4~19_combout ;
wire \Add4~21_combout ;
wire \Selector0~0_combout ;
wire \Selector0~1_combout ;
wire \load_next_out_cmd~combout ;
wire \state.ST_IDLE~q ;
wire \Selector2~4_combout ;
wire \Selector2~5_combout ;
wire \Selector2~10_combout ;
wire \Add4~42_combout ;
wire \Add4~15_combout ;
wire \Add4~43_combout ;
wire \Add4~44_combout ;
wire \Add4~13_combout ;
wire \Add4~45_combout ;
wire \Add4~54_combout ;
wire \Add4~5_combout ;
wire \Add4~55_combout ;
wire \Add4~52_combout ;
wire \Add4~3_combout ;
wire \Add4~53_combout ;
wire \Selector2~6_combout ;
wire \Selector2~7_combout ;
wire \Add4~46_combout ;
wire \Add4~11_combout ;
wire \Add4~47_combout ;
wire \Add4~48_combout ;
wire \Add4~9_combout ;
wire \Add4~49_combout ;
wire \Add4~50_combout ;
wire \Add4~7_combout ;
wire \Add4~51_combout ;
wire \Add4~40_combout ;
wire \Add4~17_combout ;
wire \Add4~41_combout ;
wire \Selector2~8_combout ;
wire \Selector2~9_combout ;
wire \state.ST_UNCOMP_TRANS~q ;
wire \nxt_in_ready~5_combout ;
wire \Selector1~1_combout ;
wire \Selector1~2_combout ;
wire \state.ST_COMP_TRANS~q ;
wire \WideNor0~0_combout ;
wire \WideNor0~1_combout ;
wire \WideNor0~2_combout ;
wire \WideNor0~3_combout ;
wire \WideNor0~4_combout ;
wire \WideNor0~5_combout ;
wire \WideNor0~6_combout ;
wire \in_bytecount_reg_zero~q ;
wire \Add1~0_combout ;
wire \int_bytes_remaining_reg[3]~q ;
wire \Add1~1_combout ;
wire \Add1~3_combout ;
wire \Add1~4_combout ;
wire \int_bytes_remaining_reg[4]~q ;
wire \Add1~2 ;
wire \Add1~5_combout ;
wire \Add1~7_combout ;
wire \Add1~8_combout ;
wire \int_bytes_remaining_reg[5]~q ;
wire \Add1~6 ;
wire \Add1~9_combout ;
wire \Add1~11_combout ;
wire \Add1~12_combout ;
wire \int_bytes_remaining_reg[6]~q ;
wire \Add1~10 ;
wire \Add1~13_combout ;
wire \Add1~15_combout ;
wire \Equal0~0_combout ;
wire \Add1~16_combout ;
wire \int_bytes_remaining_reg[7]~q ;
wire \Add1~14 ;
wire \Add1~17_combout ;
wire \Add1~19_combout ;
wire \Add1~20_combout ;
wire \int_bytes_remaining_reg[8]~q ;
wire \Add1~18 ;
wire \Add1~21_combout ;
wire \Add1~23_combout ;
wire \Add1~24_combout ;
wire \int_bytes_remaining_reg[9]~q ;
wire \Add1~22 ;
wire \Add1~25_combout ;
wire \Add1~27_combout ;
wire \Add1~28_combout ;
wire \int_bytes_remaining_reg[10]~q ;
wire \Add1~26 ;
wire \Add1~29_combout ;
wire \Add1~31_combout ;
wire \Equal0~1_combout ;
wire \Add1~32_combout ;
wire \int_bytes_remaining_reg[11]~q ;
wire \Add1~30 ;
wire \Add1~33_combout ;
wire \Add1~35_combout ;
wire \new_burst_reg~0_combout ;
wire \new_burst_reg~q ;
wire \nxt_out_valid~2_combout ;
wire \nxt_out_valid~3_combout ;
wire \LessThan0~0_combout ;
wire \in_burstwrap_reg[1]~q ;
wire \nxt_addr[1]~combout ;
wire \int_nxt_addr_reg[1]~q ;
wire \in_size_reg[0]~q ;
wire \d0_in_size[0]~1_combout ;
wire \in_size_reg[1]~q ;
wire \d0_in_size[1]~0_combout ;
wire \in_size_reg[2]~q ;
wire \d0_in_size[2]~2_combout ;
wire \ShiftLeft0~0_combout ;
wire \int_byte_cnt_narrow_reg[1]~q ;
wire \ShiftLeft0~1_combout ;
wire \int_byte_cnt_narrow_reg[0]~q ;
wire \Add0~1 ;
wire \Add0~2_combout ;
wire \d0_int_nxt_addr[1]~2_combout ;
wire \d0_int_nxt_addr[1]~3_combout ;
wire \d0_int_nxt_addr[0]~39_combout ;
wire \d0_int_nxt_addr[1]~4_combout ;
wire \in_burstwrap_reg[0]~q ;
wire \nxt_addr[0]~combout ;
wire \int_nxt_addr_reg[0]~q ;
wire \Add0~0_combout ;
wire \d0_int_nxt_addr[0]~5_combout ;
wire \d0_int_nxt_addr[0]~6_combout ;
wire \d0_int_nxt_addr[0]~7_combout ;
wire \in_burstwrap_reg[2]~q ;
wire \nxt_addr[2]~combout ;
wire \int_nxt_addr_reg[2]~q ;
wire \ShiftLeft0~2_combout ;
wire \int_byte_cnt_narrow_reg[2]~q ;
wire \Add0~3 ;
wire \Add0~4_combout ;
wire \d0_int_nxt_addr[2]~8_combout ;
wire \d0_int_nxt_addr[2]~9_combout ;
wire \d0_int_nxt_addr[2]~10_combout ;
wire \d0_int_nxt_addr[2]~11_combout ;
wire \ShiftLeft1~0_combout ;
wire \WideOr1~0_combout ;
wire \always12~0_combout ;
wire \in_byteen_reg[7]~q ;
wire \source0_data[71]~15_combout ;
wire \source0_data[66]~18_combout ;
wire \ShiftLeft1~2_combout ;
wire \in_byteen_reg[2]~q ;
wire \in_byteen_reg[5]~q ;
wire \source0_data[68]~20_combout ;
wire \source0_data[69]~21_combout ;
wire \ShiftLeft1~3_combout ;
wire \source0_data[64]~23_combout ;
wire \in_byteen_reg[1]~q ;
wire \ShiftLeft1~4_combout ;
wire \in_byteen_reg[4]~q ;
wire \ShiftLeft1~5_combout ;
wire \source0_data[68]~26_combout ;
wire \ShiftLeft1~6_combout ;
wire \in_byteen_reg[6]~q ;
wire \source0_data[70]~28_combout ;
wire \in_eop_reg~q ;
wire \nxt_out_eop~0_combout ;
wire \in_burstwrap_reg[3]~q ;
wire \nxt_addr[3]~combout ;
wire \int_nxt_addr_reg[3]~q ;
wire \ShiftLeft0~3_combout ;
wire \int_byte_cnt_narrow_reg[3]~q ;
wire \Add0~5 ;
wire \Add0~6_combout ;
wire \d0_int_nxt_addr[3]~12_combout ;
wire \d0_int_nxt_addr[3]~13_combout ;
wire \d0_int_nxt_addr[3]~14_combout ;
wire \in_burstwrap_reg[4]~q ;
wire \nxt_addr[4]~combout ;
wire \int_nxt_addr_reg[4]~q ;
wire \ShiftLeft0~4_combout ;
wire \int_byte_cnt_narrow_reg[4]~q ;
wire \Add0~7 ;
wire \Add0~8_combout ;
wire \d0_int_nxt_addr[4]~15_combout ;
wire \d0_int_nxt_addr[4]~16_combout ;
wire \d0_int_nxt_addr[4]~17_combout ;
wire \in_burstwrap_reg[5]~q ;
wire \nxt_addr[5]~combout ;
wire \int_nxt_addr_reg[5]~q ;
wire \ShiftLeft0~5_combout ;
wire \int_byte_cnt_narrow_reg[5]~q ;
wire \Add0~9 ;
wire \Add0~10_combout ;
wire \d0_int_nxt_addr[5]~18_combout ;
wire \d0_int_nxt_addr[5]~19_combout ;
wire \d0_int_nxt_addr[5]~20_combout ;
wire \in_burstwrap_reg[6]~q ;
wire \nxt_addr[6]~combout ;
wire \int_nxt_addr_reg[6]~q ;
wire \ShiftLeft0~6_combout ;
wire \int_byte_cnt_narrow_reg[6]~q ;
wire \Add0~11 ;
wire \Add0~12_combout ;
wire \d0_int_nxt_addr[6]~21_combout ;
wire \d0_int_nxt_addr[6]~22_combout ;
wire \d0_int_nxt_addr[6]~23_combout ;
wire \in_burstwrap_reg[7]~q ;
wire \nxt_addr[7]~combout ;
wire \int_nxt_addr_reg[7]~q ;
wire \ShiftLeft0~7_combout ;
wire \int_byte_cnt_narrow_reg[7]~q ;
wire \Add0~13 ;
wire \Add0~14_combout ;
wire \d0_int_nxt_addr[7]~24_combout ;
wire \d0_int_nxt_addr[7]~25_combout ;
wire \d0_int_nxt_addr[7]~26_combout ;
wire \nxt_addr[8]~combout ;
wire \int_nxt_addr_reg[8]~q ;
wire \Add0~15 ;
wire \Add0~16_combout ;
wire \d0_int_nxt_addr[8]~27_combout ;
wire \d0_int_nxt_addr[8]~28_combout ;
wire \d0_int_nxt_addr[8]~29_combout ;
wire \nxt_addr[9]~combout ;
wire \int_nxt_addr_reg[9]~q ;
wire \Add0~17 ;
wire \Add0~18_combout ;
wire \d0_int_nxt_addr[9]~30_combout ;
wire \d0_int_nxt_addr[9]~31_combout ;
wire \d0_int_nxt_addr[9]~32_combout ;
wire \nxt_addr[10]~combout ;
wire \int_nxt_addr_reg[10]~q ;
wire \Add0~19 ;
wire \Add0~20_combout ;
wire \d0_int_nxt_addr[10]~33_combout ;
wire \d0_int_nxt_addr[10]~34_combout ;
wire \d0_int_nxt_addr[10]~35_combout ;
wire \nxt_addr[11]~combout ;
wire \int_nxt_addr_reg[11]~q ;
wire \Add0~21 ;
wire \Add0~22_combout ;
wire \d0_int_nxt_addr[11]~36_combout ;
wire \d0_int_nxt_addr[11]~37_combout ;
wire \d0_int_nxt_addr[11]~38_combout ;
wire \Selector3~1_combout ;
wire \WideOr0~0_combout ;
wire \WideOr0~1_combout ;
wire \nxt_uncomp_subburst_byte_cnt~3_combout ;
wire \nxt_uncomp_subburst_byte_cnt~4_combout ;
wire \nxt_uncomp_subburst_byte_cnt~5_combout ;
wire \WideOr0~2_combout ;
wire \Selector3~2_combout ;
wire \Add4~22_combout ;
wire \Add4~23 ;
wire \Add4~24_combout ;
wire \Add4~25 ;
wire \Add4~26_combout ;
wire \Add4~27 ;
wire \Add4~28_combout ;
wire \WideOr0~3_combout ;
wire \Add4~29 ;
wire \Add4~31 ;
wire \Add4~33 ;
wire \Add4~35 ;
wire \Add4~37 ;
wire \Add4~38_combout ;
wire \Add4~30_combout ;
wire \Add4~32_combout ;
wire \Add4~34_combout ;
wire \Add4~36_combout ;
wire \WideOr0~4_combout ;
wire \Selector3~3_combout ;
wire \Selector3~4_combout ;
wire \in_byteen_reg[3]~q ;
wire \source0_data[68]~30_combout ;
wire \source0_data[68]~31_combout ;
wire \source0_data[68]~32_combout ;
wire \source0_data[70]~34_combout ;
wire \source0_data[70]~35_combout ;
wire \source0_data[69]~38_combout ;
wire \source0_data[69]~39_combout ;
wire \nxt_in_ready~6_combout ;
wire \nxt_in_ready~4_combout ;


dffeas \in_data_reg[144] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[144]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_144),
	.prn(vcc));
defparam \in_data_reg[144] .is_wysiwyg = "true";
defparam \in_data_reg[144] .power_up = "low";

dffeas \in_data_reg[106] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[106]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_106),
	.prn(vcc));
defparam \in_data_reg[106] .is_wysiwyg = "true";
defparam \in_data_reg[106] .power_up = "low";

dffeas \in_data_reg[107] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[107]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_107),
	.prn(vcc));
defparam \in_data_reg[107] .is_wysiwyg = "true";
defparam \in_data_reg[107] .power_up = "low";

dffeas out_valid_reg(
	.clk(wire_pll7_clk_0),
	.d(\nxt_out_valid~3_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(out_valid_reg1),
	.prn(vcc));
defparam out_valid_reg.is_wysiwyg = "true";
defparam out_valid_reg.power_up = "low";

dffeas in_narrow_reg(
	.clk(wire_pll7_clk_0),
	.d(\LessThan0~0_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_narrow_reg1),
	.prn(vcc));
defparam in_narrow_reg.is_wysiwyg = "true";
defparam in_narrow_reg.power_up = "low";

dffeas \int_nxt_addr_reg_dly[1] (
	.clk(wire_pll7_clk_0),
	.d(\d0_int_nxt_addr[1]~4_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(int_nxt_addr_reg_dly_1),
	.prn(vcc));
defparam \int_nxt_addr_reg_dly[1] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg_dly[1] .power_up = "low";

dffeas \int_nxt_addr_reg_dly[0] (
	.clk(wire_pll7_clk_0),
	.d(\d0_int_nxt_addr[0]~7_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(int_nxt_addr_reg_dly_0),
	.prn(vcc));
defparam \int_nxt_addr_reg_dly[0] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg_dly[0] .power_up = "low";

dffeas \int_nxt_addr_reg_dly[2] (
	.clk(wire_pll7_clk_0),
	.d(\d0_int_nxt_addr[2]~11_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(int_nxt_addr_reg_dly_2),
	.prn(vcc));
defparam \int_nxt_addr_reg_dly[2] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg_dly[2] .power_up = "low";

cycloneive_lcell_comb \ShiftLeft1~1 (
	.dataa(int_nxt_addr_reg_dly_1),
	.datab(\ShiftLeft1~0_combout ),
	.datac(\WideOr1~0_combout ),
	.datad(int_nxt_addr_reg_dly_2),
	.cin(gnd),
	.combout(ShiftLeft1),
	.cout());
defparam \ShiftLeft1~1 .lut_mask = 16'h88F0;
defparam \ShiftLeft1~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Decoder1~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\in_size_reg[2]~q ),
	.datad(\in_size_reg[1]~q ),
	.cin(gnd),
	.combout(Decoder1),
	.cout());
defparam \Decoder1~0 .lut_mask = 16'h000F;
defparam \Decoder1~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \source0_data[71]~16 (
	.dataa(\always12~0_combout ),
	.datab(ShiftLeft1),
	.datac(Decoder1),
	.datad(\source0_data[71]~15_combout ),
	.cin(gnd),
	.combout(source0_data_71),
	.cout());
defparam \source0_data[71]~16 .lut_mask = 16'hDF88;
defparam \source0_data[71]~16 .sum_lutc_input = "datac";

cycloneive_lcell_comb \source0_data[67]~17 (
	.dataa(\ShiftLeft1~0_combout ),
	.datab(int_nxt_addr_reg_dly_1),
	.datac(Decoder1),
	.datad(int_nxt_addr_reg_dly_2),
	.cin(gnd),
	.combout(source0_data_67),
	.cout());
defparam \source0_data[67]~17 .lut_mask = 16'h008B;
defparam \source0_data[67]~17 .sum_lutc_input = "datac";

cycloneive_lcell_comb \source0_data[66]~19 (
	.dataa(\source0_data[66]~18_combout ),
	.datab(\ShiftLeft1~2_combout ),
	.datac(\in_byteen_reg[2]~q ),
	.datad(\always12~0_combout ),
	.cin(gnd),
	.combout(source0_data_66),
	.cout());
defparam \source0_data[66]~19 .lut_mask = 16'h88F8;
defparam \source0_data[66]~19 .sum_lutc_input = "datac";

cycloneive_lcell_comb \source0_data[69]~22 (
	.dataa(\in_byteen_reg[5]~q ),
	.datab(\source0_data[66]~18_combout ),
	.datac(\source0_data[69]~21_combout ),
	.datad(\ShiftLeft1~3_combout ),
	.cin(gnd),
	.combout(source0_data_69),
	.cout());
defparam \source0_data[69]~22 .lut_mask = 16'hF2C2;
defparam \source0_data[69]~22 .sum_lutc_input = "datac";

cycloneive_lcell_comb \source0_data[65]~24 (
	.dataa(\ShiftLeft1~0_combout ),
	.datab(\source0_data[64]~23_combout ),
	.datac(\in_byteen_reg[1]~q ),
	.datad(\always12~0_combout ),
	.cin(gnd),
	.combout(source0_data_65),
	.cout());
defparam \source0_data[65]~24 .lut_mask = 16'h88F0;
defparam \source0_data[65]~24 .sum_lutc_input = "datac";

dffeas \in_byteen_reg[0] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[64]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_byteen_reg_0),
	.prn(vcc));
defparam \in_byteen_reg[0] .is_wysiwyg = "true";
defparam \in_byteen_reg[0] .power_up = "low";

cycloneive_lcell_comb \source0_data[64]~25 (
	.dataa(in_byteen_reg_0),
	.datab(\source0_data[64]~23_combout ),
	.datac(\always12~0_combout ),
	.datad(int_nxt_addr_reg_dly_0),
	.cin(gnd),
	.combout(source0_data_64),
	.cout());
defparam \source0_data[64]~25 .lut_mask = 16'h0ACA;
defparam \source0_data[64]~25 .sum_lutc_input = "datac";

cycloneive_lcell_comb \source0_data[68]~27 (
	.dataa(\ShiftLeft1~4_combout ),
	.datab(\source0_data[68]~20_combout ),
	.datac(\source0_data[68]~26_combout ),
	.datad(\ShiftLeft1~6_combout ),
	.cin(gnd),
	.combout(source0_data_68),
	.cout());
defparam \source0_data[68]~27 .lut_mask = 16'h38F8;
defparam \source0_data[68]~27 .sum_lutc_input = "datac";

cycloneive_lcell_comb \source0_data[70]~29 (
	.dataa(\ShiftLeft1~5_combout ),
	.datab(\source0_data[68]~20_combout ),
	.datac(\source0_data[70]~28_combout ),
	.datad(\ShiftLeft1~2_combout ),
	.cin(gnd),
	.combout(source0_data_70),
	.cout());
defparam \source0_data[70]~29 .lut_mask = 16'hF838;
defparam \source0_data[70]~29 .sum_lutc_input = "datac";

cycloneive_lcell_comb \nxt_out_eop~1 (
	.dataa(\nxt_out_eop~0_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\state.ST_COMP_TRANS~q ),
	.datad(cp_ready),
	.cin(gnd),
	.combout(nxt_out_eop),
	.cout());
defparam \nxt_out_eop~1 .lut_mask = 16'hEAAA;
defparam \nxt_out_eop~1 .sum_lutc_input = "datac";

dffeas \in_data_reg[145] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[145]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_145),
	.prn(vcc));
defparam \in_data_reg[145] .is_wysiwyg = "true";
defparam \in_data_reg[145] .power_up = "low";

dffeas \in_data_reg[0] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[0]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_0),
	.prn(vcc));
defparam \in_data_reg[0] .is_wysiwyg = "true";
defparam \in_data_reg[0] .power_up = "low";

dffeas \int_nxt_addr_reg_dly[3] (
	.clk(wire_pll7_clk_0),
	.d(\d0_int_nxt_addr[3]~14_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(int_nxt_addr_reg_dly_3),
	.prn(vcc));
defparam \int_nxt_addr_reg_dly[3] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg_dly[3] .power_up = "low";

dffeas \int_nxt_addr_reg_dly[4] (
	.clk(wire_pll7_clk_0),
	.d(\d0_int_nxt_addr[4]~17_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(int_nxt_addr_reg_dly_4),
	.prn(vcc));
defparam \int_nxt_addr_reg_dly[4] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg_dly[4] .power_up = "low";

dffeas \int_nxt_addr_reg_dly[5] (
	.clk(wire_pll7_clk_0),
	.d(\d0_int_nxt_addr[5]~20_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(int_nxt_addr_reg_dly_5),
	.prn(vcc));
defparam \int_nxt_addr_reg_dly[5] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg_dly[5] .power_up = "low";

dffeas \int_nxt_addr_reg_dly[6] (
	.clk(wire_pll7_clk_0),
	.d(\d0_int_nxt_addr[6]~23_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(int_nxt_addr_reg_dly_6),
	.prn(vcc));
defparam \int_nxt_addr_reg_dly[6] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg_dly[6] .power_up = "low";

dffeas \int_nxt_addr_reg_dly[7] (
	.clk(wire_pll7_clk_0),
	.d(\d0_int_nxt_addr[7]~26_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(int_nxt_addr_reg_dly_7),
	.prn(vcc));
defparam \int_nxt_addr_reg_dly[7] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg_dly[7] .power_up = "low";

dffeas \int_nxt_addr_reg_dly[8] (
	.clk(wire_pll7_clk_0),
	.d(\d0_int_nxt_addr[8]~29_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(int_nxt_addr_reg_dly_8),
	.prn(vcc));
defparam \int_nxt_addr_reg_dly[8] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg_dly[8] .power_up = "low";

dffeas \int_nxt_addr_reg_dly[9] (
	.clk(wire_pll7_clk_0),
	.d(\d0_int_nxt_addr[9]~32_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(int_nxt_addr_reg_dly_9),
	.prn(vcc));
defparam \int_nxt_addr_reg_dly[9] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg_dly[9] .power_up = "low";

dffeas \int_nxt_addr_reg_dly[10] (
	.clk(wire_pll7_clk_0),
	.d(\d0_int_nxt_addr[10]~35_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(int_nxt_addr_reg_dly_10),
	.prn(vcc));
defparam \int_nxt_addr_reg_dly[10] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg_dly[10] .power_up = "low";

dffeas \int_nxt_addr_reg_dly[11] (
	.clk(wire_pll7_clk_0),
	.d(\d0_int_nxt_addr[11]~38_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(int_nxt_addr_reg_dly_11),
	.prn(vcc));
defparam \int_nxt_addr_reg_dly[11] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg_dly[11] .power_up = "low";

dffeas \in_data_reg[1] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[1]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_1),
	.prn(vcc));
defparam \in_data_reg[1] .is_wysiwyg = "true";
defparam \in_data_reg[1] .power_up = "low";

dffeas \in_data_reg[2] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[2]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_2),
	.prn(vcc));
defparam \in_data_reg[2] .is_wysiwyg = "true";
defparam \in_data_reg[2] .power_up = "low";

dffeas \in_data_reg[3] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[3]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_3),
	.prn(vcc));
defparam \in_data_reg[3] .is_wysiwyg = "true";
defparam \in_data_reg[3] .power_up = "low";

dffeas \in_data_reg[4] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[4]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_4),
	.prn(vcc));
defparam \in_data_reg[4] .is_wysiwyg = "true";
defparam \in_data_reg[4] .power_up = "low";

dffeas \in_data_reg[5] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[5]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_5),
	.prn(vcc));
defparam \in_data_reg[5] .is_wysiwyg = "true";
defparam \in_data_reg[5] .power_up = "low";

dffeas \in_data_reg[6] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[6]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_6),
	.prn(vcc));
defparam \in_data_reg[6] .is_wysiwyg = "true";
defparam \in_data_reg[6] .power_up = "low";

dffeas \in_data_reg[7] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[7]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_7),
	.prn(vcc));
defparam \in_data_reg[7] .is_wysiwyg = "true";
defparam \in_data_reg[7] .power_up = "low";

dffeas \in_data_reg[8] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[8]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_8),
	.prn(vcc));
defparam \in_data_reg[8] .is_wysiwyg = "true";
defparam \in_data_reg[8] .power_up = "low";

dffeas \in_data_reg[9] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[9]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_9),
	.prn(vcc));
defparam \in_data_reg[9] .is_wysiwyg = "true";
defparam \in_data_reg[9] .power_up = "low";

dffeas \in_data_reg[10] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[10]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_10),
	.prn(vcc));
defparam \in_data_reg[10] .is_wysiwyg = "true";
defparam \in_data_reg[10] .power_up = "low";

dffeas \in_data_reg[11] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[11]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_11),
	.prn(vcc));
defparam \in_data_reg[11] .is_wysiwyg = "true";
defparam \in_data_reg[11] .power_up = "low";

dffeas \in_data_reg[12] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[12]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_12),
	.prn(vcc));
defparam \in_data_reg[12] .is_wysiwyg = "true";
defparam \in_data_reg[12] .power_up = "low";

dffeas \in_data_reg[13] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[13]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_13),
	.prn(vcc));
defparam \in_data_reg[13] .is_wysiwyg = "true";
defparam \in_data_reg[13] .power_up = "low";

dffeas \in_data_reg[14] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[14]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_14),
	.prn(vcc));
defparam \in_data_reg[14] .is_wysiwyg = "true";
defparam \in_data_reg[14] .power_up = "low";

dffeas \in_data_reg[15] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[15]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_15),
	.prn(vcc));
defparam \in_data_reg[15] .is_wysiwyg = "true";
defparam \in_data_reg[15] .power_up = "low";

dffeas \in_data_reg[16] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[16]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_16),
	.prn(vcc));
defparam \in_data_reg[16] .is_wysiwyg = "true";
defparam \in_data_reg[16] .power_up = "low";

dffeas \in_data_reg[17] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[17]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_17),
	.prn(vcc));
defparam \in_data_reg[17] .is_wysiwyg = "true";
defparam \in_data_reg[17] .power_up = "low";

dffeas \in_data_reg[18] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[18]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_18),
	.prn(vcc));
defparam \in_data_reg[18] .is_wysiwyg = "true";
defparam \in_data_reg[18] .power_up = "low";

dffeas \in_data_reg[19] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[19]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_19),
	.prn(vcc));
defparam \in_data_reg[19] .is_wysiwyg = "true";
defparam \in_data_reg[19] .power_up = "low";

dffeas \in_data_reg[20] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[20]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_20),
	.prn(vcc));
defparam \in_data_reg[20] .is_wysiwyg = "true";
defparam \in_data_reg[20] .power_up = "low";

dffeas \in_data_reg[21] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[21]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_21),
	.prn(vcc));
defparam \in_data_reg[21] .is_wysiwyg = "true";
defparam \in_data_reg[21] .power_up = "low";

dffeas \in_data_reg[22] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[22]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_22),
	.prn(vcc));
defparam \in_data_reg[22] .is_wysiwyg = "true";
defparam \in_data_reg[22] .power_up = "low";

dffeas \in_data_reg[23] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[23]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_23),
	.prn(vcc));
defparam \in_data_reg[23] .is_wysiwyg = "true";
defparam \in_data_reg[23] .power_up = "low";

dffeas \in_data_reg[24] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[24]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_24),
	.prn(vcc));
defparam \in_data_reg[24] .is_wysiwyg = "true";
defparam \in_data_reg[24] .power_up = "low";

dffeas \in_data_reg[25] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[25]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_25),
	.prn(vcc));
defparam \in_data_reg[25] .is_wysiwyg = "true";
defparam \in_data_reg[25] .power_up = "low";

dffeas \in_data_reg[26] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[26]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_26),
	.prn(vcc));
defparam \in_data_reg[26] .is_wysiwyg = "true";
defparam \in_data_reg[26] .power_up = "low";

dffeas \in_data_reg[27] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[27]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_27),
	.prn(vcc));
defparam \in_data_reg[27] .is_wysiwyg = "true";
defparam \in_data_reg[27] .power_up = "low";

dffeas \in_data_reg[28] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[28]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_28),
	.prn(vcc));
defparam \in_data_reg[28] .is_wysiwyg = "true";
defparam \in_data_reg[28] .power_up = "low";

dffeas \in_data_reg[29] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[29]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_29),
	.prn(vcc));
defparam \in_data_reg[29] .is_wysiwyg = "true";
defparam \in_data_reg[29] .power_up = "low";

dffeas \in_data_reg[30] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[30]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_30),
	.prn(vcc));
defparam \in_data_reg[30] .is_wysiwyg = "true";
defparam \in_data_reg[30] .power_up = "low";

dffeas \in_data_reg[31] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[31]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_31),
	.prn(vcc));
defparam \in_data_reg[31] .is_wysiwyg = "true";
defparam \in_data_reg[31] .power_up = "low";

dffeas \in_data_reg[32] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[32]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_32),
	.prn(vcc));
defparam \in_data_reg[32] .is_wysiwyg = "true";
defparam \in_data_reg[32] .power_up = "low";

dffeas \in_data_reg[33] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[33]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_33),
	.prn(vcc));
defparam \in_data_reg[33] .is_wysiwyg = "true";
defparam \in_data_reg[33] .power_up = "low";

dffeas \in_data_reg[34] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[34]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_34),
	.prn(vcc));
defparam \in_data_reg[34] .is_wysiwyg = "true";
defparam \in_data_reg[34] .power_up = "low";

dffeas \in_data_reg[35] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[35]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_35),
	.prn(vcc));
defparam \in_data_reg[35] .is_wysiwyg = "true";
defparam \in_data_reg[35] .power_up = "low";

dffeas \in_data_reg[36] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[36]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_36),
	.prn(vcc));
defparam \in_data_reg[36] .is_wysiwyg = "true";
defparam \in_data_reg[36] .power_up = "low";

dffeas \in_data_reg[37] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[37]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_37),
	.prn(vcc));
defparam \in_data_reg[37] .is_wysiwyg = "true";
defparam \in_data_reg[37] .power_up = "low";

dffeas \in_data_reg[38] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[38]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_38),
	.prn(vcc));
defparam \in_data_reg[38] .is_wysiwyg = "true";
defparam \in_data_reg[38] .power_up = "low";

dffeas \in_data_reg[39] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[39]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_39),
	.prn(vcc));
defparam \in_data_reg[39] .is_wysiwyg = "true";
defparam \in_data_reg[39] .power_up = "low";

dffeas \in_data_reg[40] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[40]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_40),
	.prn(vcc));
defparam \in_data_reg[40] .is_wysiwyg = "true";
defparam \in_data_reg[40] .power_up = "low";

dffeas \in_data_reg[41] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[41]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_41),
	.prn(vcc));
defparam \in_data_reg[41] .is_wysiwyg = "true";
defparam \in_data_reg[41] .power_up = "low";

dffeas \in_data_reg[42] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[42]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_42),
	.prn(vcc));
defparam \in_data_reg[42] .is_wysiwyg = "true";
defparam \in_data_reg[42] .power_up = "low";

dffeas \in_data_reg[43] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[43]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_43),
	.prn(vcc));
defparam \in_data_reg[43] .is_wysiwyg = "true";
defparam \in_data_reg[43] .power_up = "low";

dffeas \in_data_reg[44] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[44]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_44),
	.prn(vcc));
defparam \in_data_reg[44] .is_wysiwyg = "true";
defparam \in_data_reg[44] .power_up = "low";

dffeas \in_data_reg[45] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[45]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_45),
	.prn(vcc));
defparam \in_data_reg[45] .is_wysiwyg = "true";
defparam \in_data_reg[45] .power_up = "low";

dffeas \in_data_reg[46] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[46]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_46),
	.prn(vcc));
defparam \in_data_reg[46] .is_wysiwyg = "true";
defparam \in_data_reg[46] .power_up = "low";

dffeas \in_data_reg[47] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[47]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_47),
	.prn(vcc));
defparam \in_data_reg[47] .is_wysiwyg = "true";
defparam \in_data_reg[47] .power_up = "low";

dffeas \in_data_reg[48] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[48]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_48),
	.prn(vcc));
defparam \in_data_reg[48] .is_wysiwyg = "true";
defparam \in_data_reg[48] .power_up = "low";

dffeas \in_data_reg[49] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[49]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_49),
	.prn(vcc));
defparam \in_data_reg[49] .is_wysiwyg = "true";
defparam \in_data_reg[49] .power_up = "low";

dffeas \in_data_reg[50] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[50]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_50),
	.prn(vcc));
defparam \in_data_reg[50] .is_wysiwyg = "true";
defparam \in_data_reg[50] .power_up = "low";

dffeas \in_data_reg[51] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[51]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_51),
	.prn(vcc));
defparam \in_data_reg[51] .is_wysiwyg = "true";
defparam \in_data_reg[51] .power_up = "low";

dffeas \in_data_reg[52] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[52]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_52),
	.prn(vcc));
defparam \in_data_reg[52] .is_wysiwyg = "true";
defparam \in_data_reg[52] .power_up = "low";

dffeas \in_data_reg[53] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[53]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_53),
	.prn(vcc));
defparam \in_data_reg[53] .is_wysiwyg = "true";
defparam \in_data_reg[53] .power_up = "low";

dffeas \in_data_reg[54] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[54]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_54),
	.prn(vcc));
defparam \in_data_reg[54] .is_wysiwyg = "true";
defparam \in_data_reg[54] .power_up = "low";

dffeas \in_data_reg[55] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[55]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_55),
	.prn(vcc));
defparam \in_data_reg[55] .is_wysiwyg = "true";
defparam \in_data_reg[55] .power_up = "low";

dffeas \in_data_reg[56] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[56]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_56),
	.prn(vcc));
defparam \in_data_reg[56] .is_wysiwyg = "true";
defparam \in_data_reg[56] .power_up = "low";

dffeas \in_data_reg[57] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[57]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_57),
	.prn(vcc));
defparam \in_data_reg[57] .is_wysiwyg = "true";
defparam \in_data_reg[57] .power_up = "low";

dffeas \in_data_reg[58] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[58]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_58),
	.prn(vcc));
defparam \in_data_reg[58] .is_wysiwyg = "true";
defparam \in_data_reg[58] .power_up = "low";

dffeas \in_data_reg[59] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[59]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_59),
	.prn(vcc));
defparam \in_data_reg[59] .is_wysiwyg = "true";
defparam \in_data_reg[59] .power_up = "low";

dffeas \in_data_reg[60] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[60]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_60),
	.prn(vcc));
defparam \in_data_reg[60] .is_wysiwyg = "true";
defparam \in_data_reg[60] .power_up = "low";

dffeas \in_data_reg[61] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[61]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_61),
	.prn(vcc));
defparam \in_data_reg[61] .is_wysiwyg = "true";
defparam \in_data_reg[61] .power_up = "low";

dffeas \in_data_reg[62] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[62]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_62),
	.prn(vcc));
defparam \in_data_reg[62] .is_wysiwyg = "true";
defparam \in_data_reg[62] .power_up = "low";

dffeas \in_data_reg[63] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[63]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_63),
	.prn(vcc));
defparam \in_data_reg[63] .is_wysiwyg = "true";
defparam \in_data_reg[63] .power_up = "low";

dffeas \out_uncomp_byte_cnt_reg[11] (
	.clk(wire_pll7_clk_0),
	.d(\Add4~21_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(out_uncomp_byte_cnt_reg_11),
	.prn(vcc));
defparam \out_uncomp_byte_cnt_reg[11] .is_wysiwyg = "true";
defparam \out_uncomp_byte_cnt_reg[11] .power_up = "low";

dffeas \state.ST_UNCOMP_WR_SUBBURST (
	.clk(wire_pll7_clk_0),
	.d(\Selector3~4_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(stateST_UNCOMP_WR_SUBBURST),
	.prn(vcc));
defparam \state.ST_UNCOMP_WR_SUBBURST .is_wysiwyg = "true";
defparam \state.ST_UNCOMP_WR_SUBBURST .power_up = "low";

dffeas \out_uncomp_byte_cnt_reg[10] (
	.clk(wire_pll7_clk_0),
	.d(\Add4~41_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(out_uncomp_byte_cnt_reg_10),
	.prn(vcc));
defparam \out_uncomp_byte_cnt_reg[10] .is_wysiwyg = "true";
defparam \out_uncomp_byte_cnt_reg[10] .power_up = "low";

dffeas \out_uncomp_byte_cnt_reg[9] (
	.clk(wire_pll7_clk_0),
	.d(\Add4~43_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(out_uncomp_byte_cnt_reg_9),
	.prn(vcc));
defparam \out_uncomp_byte_cnt_reg[9] .is_wysiwyg = "true";
defparam \out_uncomp_byte_cnt_reg[9] .power_up = "low";

dffeas \out_uncomp_byte_cnt_reg[8] (
	.clk(wire_pll7_clk_0),
	.d(\Add4~45_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(out_uncomp_byte_cnt_reg_8),
	.prn(vcc));
defparam \out_uncomp_byte_cnt_reg[8] .is_wysiwyg = "true";
defparam \out_uncomp_byte_cnt_reg[8] .power_up = "low";

dffeas \out_uncomp_byte_cnt_reg[7] (
	.clk(wire_pll7_clk_0),
	.d(\Add4~47_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(out_uncomp_byte_cnt_reg_7),
	.prn(vcc));
defparam \out_uncomp_byte_cnt_reg[7] .is_wysiwyg = "true";
defparam \out_uncomp_byte_cnt_reg[7] .power_up = "low";

dffeas \out_uncomp_byte_cnt_reg[6] (
	.clk(wire_pll7_clk_0),
	.d(\Add4~49_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(out_uncomp_byte_cnt_reg_6),
	.prn(vcc));
defparam \out_uncomp_byte_cnt_reg[6] .is_wysiwyg = "true";
defparam \out_uncomp_byte_cnt_reg[6] .power_up = "low";

dffeas \out_uncomp_byte_cnt_reg[5] (
	.clk(wire_pll7_clk_0),
	.d(\Add4~51_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(out_uncomp_byte_cnt_reg_5),
	.prn(vcc));
defparam \out_uncomp_byte_cnt_reg[5] .is_wysiwyg = "true";
defparam \out_uncomp_byte_cnt_reg[5] .power_up = "low";

dffeas \out_uncomp_byte_cnt_reg[3] (
	.clk(wire_pll7_clk_0),
	.d(\Add4~53_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(out_uncomp_byte_cnt_reg_3),
	.prn(vcc));
defparam \out_uncomp_byte_cnt_reg[3] .is_wysiwyg = "true";
defparam \out_uncomp_byte_cnt_reg[3] .power_up = "low";

dffeas \out_byte_cnt_reg[3] (
	.clk(wire_pll7_clk_0),
	.d(vcc),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(out_byte_cnt_reg_3),
	.prn(vcc));
defparam \out_byte_cnt_reg[3] .is_wysiwyg = "true";
defparam \out_byte_cnt_reg[3] .power_up = "low";

dffeas \out_uncomp_byte_cnt_reg[4] (
	.clk(wire_pll7_clk_0),
	.d(\Add4~55_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(out_uncomp_byte_cnt_reg_4),
	.prn(vcc));
defparam \out_uncomp_byte_cnt_reg[4] .is_wysiwyg = "true";
defparam \out_uncomp_byte_cnt_reg[4] .power_up = "low";

dffeas in_ready_hold(
	.clk(wire_pll7_clk_0),
	.d(vcc),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(in_ready_hold1),
	.prn(vcc));
defparam in_ready_hold.is_wysiwyg = "true";
defparam in_ready_hold.power_up = "low";

cycloneive_lcell_comb \nxt_uncomp_subburst_byte_cnt~0 (
	.dataa(\in_byteen_reg[7]~q ),
	.datab(\in_byteen_reg[3]~q ),
	.datac(\in_byteen_reg[2]~q ),
	.datad(\in_byteen_reg[1]~q ),
	.cin(gnd),
	.combout(nxt_uncomp_subburst_byte_cnt),
	.cout());
defparam \nxt_uncomp_subburst_byte_cnt~0 .lut_mask = 16'h0001;
defparam \nxt_uncomp_subburst_byte_cnt~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \source0_data[68]~33 (
	.dataa(\ShiftLeft1~4_combout ),
	.datab(\source0_data[68]~30_combout ),
	.datac(\source0_data[68]~32_combout ),
	.datad(\ShiftLeft1~6_combout ),
	.cin(gnd),
	.combout(source0_data_681),
	.cout());
defparam \source0_data[68]~33 .lut_mask = 16'h38F8;
defparam \source0_data[68]~33 .sum_lutc_input = "datac";

cycloneive_lcell_comb \source0_data[70]~36 (
	.dataa(\ShiftLeft1~5_combout ),
	.datab(\source0_data[68]~30_combout ),
	.datac(\source0_data[70]~35_combout ),
	.datad(\ShiftLeft1~2_combout ),
	.cin(gnd),
	.combout(source0_data_701),
	.cout());
defparam \source0_data[70]~36 .lut_mask = 16'hF838;
defparam \source0_data[70]~36 .sum_lutc_input = "datac";

cycloneive_lcell_comb \source0_data[67]~37 (
	.dataa(\state.ST_COMP_TRANS~q ),
	.datab(in_narrow_reg1),
	.datac(source0_data_67),
	.datad(\in_byteen_reg[3]~q ),
	.cin(gnd),
	.combout(source0_data_671),
	.cout());
defparam \source0_data[67]~37 .lut_mask = 16'hF780;
defparam \source0_data[67]~37 .sum_lutc_input = "datac";

cycloneive_lcell_comb \source0_data[69]~40 (
	.dataa(\source0_data[69]~38_combout ),
	.datab(\source0_data[69]~39_combout ),
	.datac(in_narrow_reg1),
	.datad(int_nxt_addr_reg_dly_2),
	.cin(gnd),
	.combout(source0_data_691),
	.cout());
defparam \source0_data[69]~40 .lut_mask = 16'hCCAC;
defparam \source0_data[69]~40 .sum_lutc_input = "datac";

cycloneive_lcell_comb \nxt_in_ready~7 (
	.dataa(in_ready_hold1),
	.datab(\nxt_in_ready~6_combout ),
	.datac(\nxt_in_ready~4_combout ),
	.datad(out_valid_reg1),
	.cin(gnd),
	.combout(nxt_in_ready),
	.cout());
defparam \nxt_in_ready~7 .lut_mask = 16'hE8EE;
defparam \nxt_in_ready~7 .sum_lutc_input = "datac";

cycloneive_lcell_comb \NON_PIPELINED_INPUTS.load_next_cmd (
	.dataa(in_ready_hold1),
	.datab(WideOr1),
	.datac(nxt_in_ready),
	.datad(gnd),
	.cin(gnd),
	.combout(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.cout());
defparam \NON_PIPELINED_INPUTS.load_next_cmd .lut_mask = 16'h8080;
defparam \NON_PIPELINED_INPUTS.load_next_cmd .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector3~0 (
	.dataa(in_ready_hold1),
	.datab(WideOr1),
	.datac(saved_grant_0),
	.datad(out_payload_108),
	.cin(gnd),
	.combout(\Selector3~0_combout ),
	.cout());
defparam \Selector3~0 .lut_mask = 16'h0888;
defparam \Selector3~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector1~0 (
	.dataa(\state.ST_COMP_TRANS~q ),
	.datab(\Selector3~0_combout ),
	.datac(gnd),
	.datad(nxt_out_eop),
	.cin(gnd),
	.combout(\Selector1~0_combout ),
	.cout());
defparam \Selector1~0 .lut_mask = 16'h88AA;
defparam \Selector1~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb in_valid(
	.dataa(in_ready_hold1),
	.datab(WideOr1),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\in_valid~combout ),
	.cout());
defparam in_valid.lut_mask = 16'h8888;
defparam in_valid.sum_lutc_input = "datac";

cycloneive_lcell_comb \nxt_uncomp_subburst_byte_cnt~1 (
	.dataa(out_valid_reg1),
	.datab(mem_used_1),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\nxt_uncomp_subburst_byte_cnt~1_combout ),
	.cout());
defparam \nxt_uncomp_subburst_byte_cnt~1 .lut_mask = 16'h2222;
defparam \nxt_uncomp_subburst_byte_cnt~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \nxt_uncomp_subburst_byte_cnt~2 (
	.dataa(waitrequest_reset_override),
	.datab(source0_data_71),
	.datac(WideOr0),
	.datad(\nxt_uncomp_subburst_byte_cnt~1_combout ),
	.cin(gnd),
	.combout(\nxt_uncomp_subburst_byte_cnt~2_combout ),
	.cout());
defparam \nxt_uncomp_subburst_byte_cnt~2 .lut_mask = 16'hAB00;
defparam \nxt_uncomp_subburst_byte_cnt~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~2 (
	.dataa(\state.ST_UNCOMP_TRANS~q ),
	.datab(out_uncomp_byte_cnt_reg_11),
	.datac(\nxt_uncomp_subburst_byte_cnt~2_combout ),
	.datad(out_byte_cnt_reg_3),
	.cin(gnd),
	.combout(\Add4~2_combout ),
	.cout());
defparam \Add4~2 .lut_mask = 16'h08A8;
defparam \Add4~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~3 (
	.dataa(out_uncomp_byte_cnt_reg_3),
	.datab(\nxt_uncomp_subburst_byte_cnt~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add4~3_combout ),
	.cout(\Add4~4 ));
defparam \Add4~3 .lut_mask = 16'h66BB;
defparam \Add4~3 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~5 (
	.dataa(out_uncomp_byte_cnt_reg_4),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~4 ),
	.combout(\Add4~5_combout ),
	.cout(\Add4~6 ));
defparam \Add4~5 .lut_mask = 16'hA505;
defparam \Add4~5 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add4~7 (
	.dataa(out_uncomp_byte_cnt_reg_5),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~6 ),
	.combout(\Add4~7_combout ),
	.cout(\Add4~8 ));
defparam \Add4~7 .lut_mask = 16'h5AAF;
defparam \Add4~7 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add4~9 (
	.dataa(out_uncomp_byte_cnt_reg_6),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~8 ),
	.combout(\Add4~9_combout ),
	.cout(\Add4~10 ));
defparam \Add4~9 .lut_mask = 16'hA505;
defparam \Add4~9 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add4~11 (
	.dataa(out_uncomp_byte_cnt_reg_7),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~10 ),
	.combout(\Add4~11_combout ),
	.cout(\Add4~12 ));
defparam \Add4~11 .lut_mask = 16'h5AAF;
defparam \Add4~11 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add4~13 (
	.dataa(out_uncomp_byte_cnt_reg_8),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~12 ),
	.combout(\Add4~13_combout ),
	.cout(\Add4~14 ));
defparam \Add4~13 .lut_mask = 16'hA505;
defparam \Add4~13 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add4~15 (
	.dataa(out_uncomp_byte_cnt_reg_9),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~14 ),
	.combout(\Add4~15_combout ),
	.cout(\Add4~16 ));
defparam \Add4~15 .lut_mask = 16'h5AAF;
defparam \Add4~15 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add4~17 (
	.dataa(out_uncomp_byte_cnt_reg_10),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~16 ),
	.combout(\Add4~17_combout ),
	.cout(\Add4~18 ));
defparam \Add4~17 .lut_mask = 16'hA505;
defparam \Add4~17 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add4~19 (
	.dataa(out_uncomp_byte_cnt_reg_11),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add4~18 ),
	.combout(\Add4~19_combout ),
	.cout());
defparam \Add4~19 .lut_mask = 16'h5A5A;
defparam \Add4~19 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add4~21 (
	.dataa(\Add4~2_combout ),
	.datab(\Add4~19_combout ),
	.datac(gnd),
	.datad(\state.ST_UNCOMP_TRANS~q ),
	.cin(gnd),
	.combout(\Add4~21_combout ),
	.cout());
defparam \Add4~21 .lut_mask = 16'hAAEE;
defparam \Add4~21 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector0~0 (
	.dataa(\state.ST_IDLE~q ),
	.datab(sink0_data[107]),
	.datac(saved_grant_0),
	.datad(out_payload_108),
	.cin(gnd),
	.combout(\Selector0~0_combout ),
	.cout());
defparam \Selector0~0 .lut_mask = 16'hFEEE;
defparam \Selector0~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector0~1 (
	.dataa(\in_valid~combout ),
	.datab(\Selector0~0_combout ),
	.datac(\state.ST_IDLE~q ),
	.datad(nxt_out_eop),
	.cin(gnd),
	.combout(\Selector0~1_combout ),
	.cout());
defparam \Selector0~1 .lut_mask = 16'h88F8;
defparam \Selector0~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb load_next_out_cmd(
	.dataa(cp_ready),
	.datab(gnd),
	.datac(gnd),
	.datad(out_valid_reg1),
	.cin(gnd),
	.combout(\load_next_out_cmd~combout ),
	.cout());
defparam load_next_out_cmd.lut_mask = 16'hAAFF;
defparam load_next_out_cmd.sum_lutc_input = "datac";

dffeas \state.ST_IDLE (
	.clk(wire_pll7_clk_0),
	.d(\Selector0~1_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\state.ST_IDLE~q ),
	.prn(vcc));
defparam \state.ST_IDLE .is_wysiwyg = "true";
defparam \state.ST_IDLE .power_up = "low";

cycloneive_lcell_comb \Selector2~4 (
	.dataa(nxt_out_eop),
	.datab(\state.ST_COMP_TRANS~q ),
	.datac(stateST_UNCOMP_WR_SUBBURST),
	.datad(\state.ST_IDLE~q ),
	.cin(gnd),
	.combout(\Selector2~4_combout ),
	.cout());
defparam \Selector2~4 .lut_mask = 16'hA8FF;
defparam \Selector2~4 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector2~5 (
	.dataa(nxt_out_eop),
	.datab(sink0_data[106]),
	.datac(\Selector2~4_combout ),
	.datad(\state.ST_UNCOMP_TRANS~q ),
	.cin(gnd),
	.combout(\Selector2~5_combout ),
	.cout());
defparam \Selector2~5 .lut_mask = 16'hEAC0;
defparam \Selector2~5 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector2~10 (
	.dataa(in_ready_hold1),
	.datab(WideOr1),
	.datac(\Selector2~5_combout ),
	.datad(sink0_data[107]),
	.cin(gnd),
	.combout(\Selector2~10_combout ),
	.cout());
defparam \Selector2~10 .lut_mask = 16'h0080;
defparam \Selector2~10 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~42 (
	.dataa(\state.ST_UNCOMP_TRANS~q ),
	.datab(out_uncomp_byte_cnt_reg_9),
	.datac(\nxt_uncomp_subburst_byte_cnt~2_combout ),
	.datad(out_byte_cnt_reg_3),
	.cin(gnd),
	.combout(\Add4~42_combout ),
	.cout());
defparam \Add4~42 .lut_mask = 16'h08A8;
defparam \Add4~42 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~43 (
	.dataa(\Add4~42_combout ),
	.datab(\Add4~15_combout ),
	.datac(gnd),
	.datad(\state.ST_UNCOMP_TRANS~q ),
	.cin(gnd),
	.combout(\Add4~43_combout ),
	.cout());
defparam \Add4~43 .lut_mask = 16'hAAEE;
defparam \Add4~43 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~44 (
	.dataa(\state.ST_UNCOMP_TRANS~q ),
	.datab(out_uncomp_byte_cnt_reg_8),
	.datac(\nxt_uncomp_subburst_byte_cnt~2_combout ),
	.datad(out_byte_cnt_reg_3),
	.cin(gnd),
	.combout(\Add4~44_combout ),
	.cout());
defparam \Add4~44 .lut_mask = 16'h08A8;
defparam \Add4~44 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~45 (
	.dataa(\Add4~44_combout ),
	.datab(\Add4~13_combout ),
	.datac(gnd),
	.datad(\state.ST_UNCOMP_TRANS~q ),
	.cin(gnd),
	.combout(\Add4~45_combout ),
	.cout());
defparam \Add4~45 .lut_mask = 16'hAAEE;
defparam \Add4~45 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~54 (
	.dataa(\state.ST_UNCOMP_TRANS~q ),
	.datab(out_uncomp_byte_cnt_reg_4),
	.datac(\nxt_uncomp_subburst_byte_cnt~2_combout ),
	.datad(out_byte_cnt_reg_3),
	.cin(gnd),
	.combout(\Add4~54_combout ),
	.cout());
defparam \Add4~54 .lut_mask = 16'h08A8;
defparam \Add4~54 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~55 (
	.dataa(\Add4~54_combout ),
	.datab(\Add4~5_combout ),
	.datac(gnd),
	.datad(\state.ST_UNCOMP_TRANS~q ),
	.cin(gnd),
	.combout(\Add4~55_combout ),
	.cout());
defparam \Add4~55 .lut_mask = 16'hAAEE;
defparam \Add4~55 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~52 (
	.dataa(\state.ST_UNCOMP_TRANS~q ),
	.datab(out_uncomp_byte_cnt_reg_3),
	.datac(\nxt_uncomp_subburst_byte_cnt~2_combout ),
	.datad(out_byte_cnt_reg_3),
	.cin(gnd),
	.combout(\Add4~52_combout ),
	.cout());
defparam \Add4~52 .lut_mask = 16'h08A8;
defparam \Add4~52 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~53 (
	.dataa(\Add4~52_combout ),
	.datab(\Add4~3_combout ),
	.datac(gnd),
	.datad(\state.ST_UNCOMP_TRANS~q ),
	.cin(gnd),
	.combout(\Add4~53_combout ),
	.cout());
defparam \Add4~53 .lut_mask = 16'hAAEE;
defparam \Add4~53 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector2~6 (
	.dataa(\Add4~55_combout ),
	.datab(nxt_out_eop),
	.datac(\nxt_in_ready~5_combout ),
	.datad(\Add4~53_combout ),
	.cin(gnd),
	.combout(\Selector2~6_combout ),
	.cout());
defparam \Selector2~6 .lut_mask = 16'h0001;
defparam \Selector2~6 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector2~7 (
	.dataa(\Add4~43_combout ),
	.datab(\Add4~45_combout ),
	.datac(\Selector2~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector2~7_combout ),
	.cout());
defparam \Selector2~7 .lut_mask = 16'h1010;
defparam \Selector2~7 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~46 (
	.dataa(\state.ST_UNCOMP_TRANS~q ),
	.datab(out_uncomp_byte_cnt_reg_7),
	.datac(\nxt_uncomp_subburst_byte_cnt~2_combout ),
	.datad(out_byte_cnt_reg_3),
	.cin(gnd),
	.combout(\Add4~46_combout ),
	.cout());
defparam \Add4~46 .lut_mask = 16'h08A8;
defparam \Add4~46 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~47 (
	.dataa(\Add4~46_combout ),
	.datab(\Add4~11_combout ),
	.datac(gnd),
	.datad(\state.ST_UNCOMP_TRANS~q ),
	.cin(gnd),
	.combout(\Add4~47_combout ),
	.cout());
defparam \Add4~47 .lut_mask = 16'hAAEE;
defparam \Add4~47 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~48 (
	.dataa(\state.ST_UNCOMP_TRANS~q ),
	.datab(out_uncomp_byte_cnt_reg_6),
	.datac(\nxt_uncomp_subburst_byte_cnt~2_combout ),
	.datad(out_byte_cnt_reg_3),
	.cin(gnd),
	.combout(\Add4~48_combout ),
	.cout());
defparam \Add4~48 .lut_mask = 16'h08A8;
defparam \Add4~48 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~49 (
	.dataa(\Add4~48_combout ),
	.datab(\Add4~9_combout ),
	.datac(gnd),
	.datad(\state.ST_UNCOMP_TRANS~q ),
	.cin(gnd),
	.combout(\Add4~49_combout ),
	.cout());
defparam \Add4~49 .lut_mask = 16'hAAEE;
defparam \Add4~49 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~50 (
	.dataa(\state.ST_UNCOMP_TRANS~q ),
	.datab(out_uncomp_byte_cnt_reg_5),
	.datac(\nxt_uncomp_subburst_byte_cnt~2_combout ),
	.datad(out_byte_cnt_reg_3),
	.cin(gnd),
	.combout(\Add4~50_combout ),
	.cout());
defparam \Add4~50 .lut_mask = 16'h08A8;
defparam \Add4~50 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~51 (
	.dataa(\Add4~50_combout ),
	.datab(\Add4~7_combout ),
	.datac(gnd),
	.datad(\state.ST_UNCOMP_TRANS~q ),
	.cin(gnd),
	.combout(\Add4~51_combout ),
	.cout());
defparam \Add4~51 .lut_mask = 16'hAAEE;
defparam \Add4~51 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~40 (
	.dataa(\state.ST_UNCOMP_TRANS~q ),
	.datab(out_uncomp_byte_cnt_reg_10),
	.datac(\nxt_uncomp_subburst_byte_cnt~2_combout ),
	.datad(out_byte_cnt_reg_3),
	.cin(gnd),
	.combout(\Add4~40_combout ),
	.cout());
defparam \Add4~40 .lut_mask = 16'h08A8;
defparam \Add4~40 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~41 (
	.dataa(\Add4~40_combout ),
	.datab(\Add4~17_combout ),
	.datac(gnd),
	.datad(\state.ST_UNCOMP_TRANS~q ),
	.cin(gnd),
	.combout(\Add4~41_combout ),
	.cout());
defparam \Add4~41 .lut_mask = 16'hAAEE;
defparam \Add4~41 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector2~8 (
	.dataa(\Add4~47_combout ),
	.datab(\Add4~49_combout ),
	.datac(\Add4~51_combout ),
	.datad(\Add4~41_combout ),
	.cin(gnd),
	.combout(\Selector2~8_combout ),
	.cout());
defparam \Selector2~8 .lut_mask = 16'h0001;
defparam \Selector2~8 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector2~9 (
	.dataa(\Add4~21_combout ),
	.datab(\Selector2~10_combout ),
	.datac(\Selector2~7_combout ),
	.datad(\Selector2~8_combout ),
	.cin(gnd),
	.combout(\Selector2~9_combout ),
	.cout());
defparam \Selector2~9 .lut_mask = 16'hDCCC;
defparam \Selector2~9 .sum_lutc_input = "datac";

dffeas \state.ST_UNCOMP_TRANS (
	.clk(wire_pll7_clk_0),
	.d(\Selector2~9_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\state.ST_UNCOMP_TRANS~q ),
	.prn(vcc));
defparam \state.ST_UNCOMP_TRANS .is_wysiwyg = "true";
defparam \state.ST_UNCOMP_TRANS .power_up = "low";

cycloneive_lcell_comb \nxt_in_ready~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(stateST_UNCOMP_WR_SUBBURST),
	.datad(\state.ST_UNCOMP_TRANS~q ),
	.cin(gnd),
	.combout(\nxt_in_ready~5_combout ),
	.cout());
defparam \nxt_in_ready~5 .lut_mask = 16'h000F;
defparam \nxt_in_ready~5 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector1~1 (
	.dataa(\state.ST_COMP_TRANS~q ),
	.datab(nxt_out_eop),
	.datac(\nxt_in_ready~5_combout ),
	.datad(\state.ST_IDLE~q ),
	.cin(gnd),
	.combout(\Selector1~1_combout ),
	.cout());
defparam \Selector1~1 .lut_mask = 16'hAEFF;
defparam \Selector1~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector1~2 (
	.dataa(\Selector1~0_combout ),
	.datab(\in_valid~combout ),
	.datac(\Selector1~1_combout ),
	.datad(sink0_data[107]),
	.cin(gnd),
	.combout(\Selector1~2_combout ),
	.cout());
defparam \Selector1~2 .lut_mask = 16'hEAAA;
defparam \Selector1~2 .sum_lutc_input = "datac";

dffeas \state.ST_COMP_TRANS (
	.clk(wire_pll7_clk_0),
	.d(\Selector1~2_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\state.ST_COMP_TRANS~q ),
	.prn(vcc));
defparam \state.ST_COMP_TRANS .is_wysiwyg = "true";
defparam \state.ST_COMP_TRANS .power_up = "low";

cycloneive_lcell_comb \WideNor0~0 (
	.dataa(out_payload_123),
	.datab(out_payload_120),
	.datac(out_payload_121),
	.datad(out_payload_122),
	.cin(gnd),
	.combout(\WideNor0~0_combout ),
	.cout());
defparam \WideNor0~0 .lut_mask = 16'hFFFE;
defparam \WideNor0~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \WideNor0~1 (
	.dataa(out_payload_116),
	.datab(out_payload_117),
	.datac(out_payload_118),
	.datad(out_payload_119),
	.cin(gnd),
	.combout(\WideNor0~1_combout ),
	.cout());
defparam \WideNor0~1 .lut_mask = 16'hFFFE;
defparam \WideNor0~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \WideNor0~2 (
	.dataa(saved_grant_0),
	.datab(out_payload_115),
	.datac(\WideNor0~0_combout ),
	.datad(\WideNor0~1_combout ),
	.cin(gnd),
	.combout(\WideNor0~2_combout ),
	.cout());
defparam \WideNor0~2 .lut_mask = 16'hAAA8;
defparam \WideNor0~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \WideNor0~3 (
	.dataa(out_payload_1231),
	.datab(out_payload_1201),
	.datac(out_payload_1211),
	.datad(out_payload_1221),
	.cin(gnd),
	.combout(\WideNor0~3_combout ),
	.cout());
defparam \WideNor0~3 .lut_mask = 16'hFFFE;
defparam \WideNor0~3 .sum_lutc_input = "datac";

cycloneive_lcell_comb \WideNor0~4 (
	.dataa(out_payload_1181),
	.datab(out_payload_1191),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\WideNor0~4_combout ),
	.cout());
defparam \WideNor0~4 .lut_mask = 16'hEEEE;
defparam \WideNor0~4 .sum_lutc_input = "datac";

cycloneive_lcell_comb \WideNor0~5 (
	.dataa(out_payload_1151),
	.datab(out_payload_1161),
	.datac(out_payload_1171),
	.datad(\WideNor0~4_combout ),
	.cin(gnd),
	.combout(\WideNor0~5_combout ),
	.cout());
defparam \WideNor0~5 .lut_mask = 16'hFFFE;
defparam \WideNor0~5 .sum_lutc_input = "datac";

cycloneive_lcell_comb \WideNor0~6 (
	.dataa(\WideNor0~2_combout ),
	.datab(saved_grant_1),
	.datac(\WideNor0~3_combout ),
	.datad(\WideNor0~5_combout ),
	.cin(gnd),
	.combout(\WideNor0~6_combout ),
	.cout());
defparam \WideNor0~6 .lut_mask = 16'h1115;
defparam \WideNor0~6 .sum_lutc_input = "datac";

dffeas in_bytecount_reg_zero(
	.clk(wire_pll7_clk_0),
	.d(\WideNor0~6_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(\in_bytecount_reg_zero~q ),
	.prn(vcc));
defparam in_bytecount_reg_zero.is_wysiwyg = "true";
defparam in_bytecount_reg_zero.power_up = "low";

cycloneive_lcell_comb \Add1~0 (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_1151),
	.datad(out_payload_115),
	.cin(gnd),
	.combout(\Add1~0_combout ),
	.cout());
defparam \Add1~0 .lut_mask = 16'hEAC0;
defparam \Add1~0 .sum_lutc_input = "datac";

dffeas \int_bytes_remaining_reg[3] (
	.clk(wire_pll7_clk_0),
	.d(\Add1~3_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_bytes_remaining_reg[3]~q ),
	.prn(vcc));
defparam \int_bytes_remaining_reg[3] .is_wysiwyg = "true";
defparam \int_bytes_remaining_reg[3] .power_up = "low";

cycloneive_lcell_comb \Add1~1 (
	.dataa(\int_bytes_remaining_reg[3]~q ),
	.datab(out_byte_cnt_reg_3),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add1~1_combout ),
	.cout(\Add1~2 ));
defparam \Add1~1 .lut_mask = 16'h66BB;
defparam \Add1~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add1~3 (
	.dataa(\Add1~0_combout ),
	.datab(\Add1~1_combout ),
	.datac(gnd),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\Add1~3_combout ),
	.cout());
defparam \Add1~3 .lut_mask = 16'hAACC;
defparam \Add1~3 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add1~4 (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_1161),
	.datad(out_payload_116),
	.cin(gnd),
	.combout(\Add1~4_combout ),
	.cout());
defparam \Add1~4 .lut_mask = 16'hEAC0;
defparam \Add1~4 .sum_lutc_input = "datac";

dffeas \int_bytes_remaining_reg[4] (
	.clk(wire_pll7_clk_0),
	.d(\Add1~7_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_bytes_remaining_reg[4]~q ),
	.prn(vcc));
defparam \int_bytes_remaining_reg[4] .is_wysiwyg = "true";
defparam \int_bytes_remaining_reg[4] .power_up = "low";

cycloneive_lcell_comb \Add1~5 (
	.dataa(\int_bytes_remaining_reg[4]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~2 ),
	.combout(\Add1~5_combout ),
	.cout(\Add1~6 ));
defparam \Add1~5 .lut_mask = 16'hA505;
defparam \Add1~5 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add1~7 (
	.dataa(\Add1~4_combout ),
	.datab(\Add1~5_combout ),
	.datac(gnd),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\Add1~7_combout ),
	.cout());
defparam \Add1~7 .lut_mask = 16'hAACC;
defparam \Add1~7 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add1~8 (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_1171),
	.datad(out_payload_117),
	.cin(gnd),
	.combout(\Add1~8_combout ),
	.cout());
defparam \Add1~8 .lut_mask = 16'hEAC0;
defparam \Add1~8 .sum_lutc_input = "datac";

dffeas \int_bytes_remaining_reg[5] (
	.clk(wire_pll7_clk_0),
	.d(\Add1~11_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_bytes_remaining_reg[5]~q ),
	.prn(vcc));
defparam \int_bytes_remaining_reg[5] .is_wysiwyg = "true";
defparam \int_bytes_remaining_reg[5] .power_up = "low";

cycloneive_lcell_comb \Add1~9 (
	.dataa(\int_bytes_remaining_reg[5]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~6 ),
	.combout(\Add1~9_combout ),
	.cout(\Add1~10 ));
defparam \Add1~9 .lut_mask = 16'h5AAF;
defparam \Add1~9 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add1~11 (
	.dataa(\Add1~8_combout ),
	.datab(\Add1~9_combout ),
	.datac(gnd),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\Add1~11_combout ),
	.cout());
defparam \Add1~11 .lut_mask = 16'hAACC;
defparam \Add1~11 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add1~12 (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_1181),
	.datad(out_payload_118),
	.cin(gnd),
	.combout(\Add1~12_combout ),
	.cout());
defparam \Add1~12 .lut_mask = 16'hEAC0;
defparam \Add1~12 .sum_lutc_input = "datac";

dffeas \int_bytes_remaining_reg[6] (
	.clk(wire_pll7_clk_0),
	.d(\Add1~15_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_bytes_remaining_reg[6]~q ),
	.prn(vcc));
defparam \int_bytes_remaining_reg[6] .is_wysiwyg = "true";
defparam \int_bytes_remaining_reg[6] .power_up = "low";

cycloneive_lcell_comb \Add1~13 (
	.dataa(\int_bytes_remaining_reg[6]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~10 ),
	.combout(\Add1~13_combout ),
	.cout(\Add1~14 ));
defparam \Add1~13 .lut_mask = 16'hA505;
defparam \Add1~13 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add1~15 (
	.dataa(\Add1~12_combout ),
	.datab(\Add1~13_combout ),
	.datac(gnd),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\Add1~15_combout ),
	.cout());
defparam \Add1~15 .lut_mask = 16'hAACC;
defparam \Add1~15 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Equal0~0 (
	.dataa(\Add1~3_combout ),
	.datab(\Add1~7_combout ),
	.datac(\Add1~11_combout ),
	.datad(\Add1~15_combout ),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
defparam \Equal0~0 .lut_mask = 16'h0002;
defparam \Equal0~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add1~16 (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_1191),
	.datad(out_payload_119),
	.cin(gnd),
	.combout(\Add1~16_combout ),
	.cout());
defparam \Add1~16 .lut_mask = 16'hEAC0;
defparam \Add1~16 .sum_lutc_input = "datac";

dffeas \int_bytes_remaining_reg[7] (
	.clk(wire_pll7_clk_0),
	.d(\Add1~19_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_bytes_remaining_reg[7]~q ),
	.prn(vcc));
defparam \int_bytes_remaining_reg[7] .is_wysiwyg = "true";
defparam \int_bytes_remaining_reg[7] .power_up = "low";

cycloneive_lcell_comb \Add1~17 (
	.dataa(\int_bytes_remaining_reg[7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~14 ),
	.combout(\Add1~17_combout ),
	.cout(\Add1~18 ));
defparam \Add1~17 .lut_mask = 16'h5AAF;
defparam \Add1~17 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add1~19 (
	.dataa(\Add1~16_combout ),
	.datab(\Add1~17_combout ),
	.datac(gnd),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\Add1~19_combout ),
	.cout());
defparam \Add1~19 .lut_mask = 16'hAACC;
defparam \Add1~19 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add1~20 (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_1201),
	.datad(out_payload_120),
	.cin(gnd),
	.combout(\Add1~20_combout ),
	.cout());
defparam \Add1~20 .lut_mask = 16'hEAC0;
defparam \Add1~20 .sum_lutc_input = "datac";

dffeas \int_bytes_remaining_reg[8] (
	.clk(wire_pll7_clk_0),
	.d(\Add1~23_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_bytes_remaining_reg[8]~q ),
	.prn(vcc));
defparam \int_bytes_remaining_reg[8] .is_wysiwyg = "true";
defparam \int_bytes_remaining_reg[8] .power_up = "low";

cycloneive_lcell_comb \Add1~21 (
	.dataa(\int_bytes_remaining_reg[8]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~18 ),
	.combout(\Add1~21_combout ),
	.cout(\Add1~22 ));
defparam \Add1~21 .lut_mask = 16'hA505;
defparam \Add1~21 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add1~23 (
	.dataa(\Add1~20_combout ),
	.datab(\Add1~21_combout ),
	.datac(gnd),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\Add1~23_combout ),
	.cout());
defparam \Add1~23 .lut_mask = 16'hAACC;
defparam \Add1~23 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add1~24 (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_1211),
	.datad(out_payload_121),
	.cin(gnd),
	.combout(\Add1~24_combout ),
	.cout());
defparam \Add1~24 .lut_mask = 16'hEAC0;
defparam \Add1~24 .sum_lutc_input = "datac";

dffeas \int_bytes_remaining_reg[9] (
	.clk(wire_pll7_clk_0),
	.d(\Add1~27_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_bytes_remaining_reg[9]~q ),
	.prn(vcc));
defparam \int_bytes_remaining_reg[9] .is_wysiwyg = "true";
defparam \int_bytes_remaining_reg[9] .power_up = "low";

cycloneive_lcell_comb \Add1~25 (
	.dataa(\int_bytes_remaining_reg[9]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~22 ),
	.combout(\Add1~25_combout ),
	.cout(\Add1~26 ));
defparam \Add1~25 .lut_mask = 16'h5AAF;
defparam \Add1~25 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add1~27 (
	.dataa(\Add1~24_combout ),
	.datab(\Add1~25_combout ),
	.datac(gnd),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\Add1~27_combout ),
	.cout());
defparam \Add1~27 .lut_mask = 16'hAACC;
defparam \Add1~27 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add1~28 (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_1221),
	.datad(out_payload_122),
	.cin(gnd),
	.combout(\Add1~28_combout ),
	.cout());
defparam \Add1~28 .lut_mask = 16'hEAC0;
defparam \Add1~28 .sum_lutc_input = "datac";

dffeas \int_bytes_remaining_reg[10] (
	.clk(wire_pll7_clk_0),
	.d(\Add1~31_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_bytes_remaining_reg[10]~q ),
	.prn(vcc));
defparam \int_bytes_remaining_reg[10] .is_wysiwyg = "true";
defparam \int_bytes_remaining_reg[10] .power_up = "low";

cycloneive_lcell_comb \Add1~29 (
	.dataa(\int_bytes_remaining_reg[10]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~26 ),
	.combout(\Add1~29_combout ),
	.cout(\Add1~30 ));
defparam \Add1~29 .lut_mask = 16'hA505;
defparam \Add1~29 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add1~31 (
	.dataa(\Add1~28_combout ),
	.datab(\Add1~29_combout ),
	.datac(gnd),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\Add1~31_combout ),
	.cout());
defparam \Add1~31 .lut_mask = 16'hAACC;
defparam \Add1~31 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Equal0~1 (
	.dataa(\Add1~19_combout ),
	.datab(\Add1~23_combout ),
	.datac(\Add1~27_combout ),
	.datad(\Add1~31_combout ),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
defparam \Equal0~1 .lut_mask = 16'h0001;
defparam \Equal0~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add1~32 (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_1231),
	.datad(out_payload_123),
	.cin(gnd),
	.combout(\Add1~32_combout ),
	.cout());
defparam \Add1~32 .lut_mask = 16'hEAC0;
defparam \Add1~32 .sum_lutc_input = "datac";

dffeas \int_bytes_remaining_reg[11] (
	.clk(wire_pll7_clk_0),
	.d(\Add1~35_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_bytes_remaining_reg[11]~q ),
	.prn(vcc));
defparam \int_bytes_remaining_reg[11] .is_wysiwyg = "true";
defparam \int_bytes_remaining_reg[11] .power_up = "low";

cycloneive_lcell_comb \Add1~33 (
	.dataa(\int_bytes_remaining_reg[11]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add1~30 ),
	.combout(\Add1~33_combout ),
	.cout());
defparam \Add1~33 .lut_mask = 16'h5A5A;
defparam \Add1~33 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add1~35 (
	.dataa(\Add1~32_combout ),
	.datab(\Add1~33_combout ),
	.datac(gnd),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\Add1~35_combout ),
	.cout());
defparam \Add1~35 .lut_mask = 16'hAACC;
defparam \Add1~35 .sum_lutc_input = "datac";

cycloneive_lcell_comb \new_burst_reg~0 (
	.dataa(\Equal0~0_combout ),
	.datab(\Equal0~1_combout ),
	.datac(\Add1~35_combout ),
	.datad(\Selector1~2_combout ),
	.cin(gnd),
	.combout(\new_burst_reg~0_combout ),
	.cout());
defparam \new_burst_reg~0 .lut_mask = 16'h08FF;
defparam \new_burst_reg~0 .sum_lutc_input = "datac";

dffeas new_burst_reg(
	.clk(wire_pll7_clk_0),
	.d(\new_burst_reg~0_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\new_burst_reg~q ),
	.prn(vcc));
defparam new_burst_reg.is_wysiwyg = "true";
defparam new_burst_reg.power_up = "low";

cycloneive_lcell_comb \nxt_out_valid~2 (
	.dataa(\state.ST_COMP_TRANS~q ),
	.datab(cp_ready1),
	.datac(\in_bytecount_reg_zero~q ),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\nxt_out_valid~2_combout ),
	.cout());
defparam \nxt_out_valid~2 .lut_mask = 16'h028A;
defparam \nxt_out_valid~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \nxt_out_valid~3 (
	.dataa(in_ready_hold1),
	.datab(WideOr1),
	.datac(\nxt_out_valid~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\nxt_out_valid~3_combout ),
	.cout());
defparam \nxt_out_valid~3 .lut_mask = 16'hF8F8;
defparam \nxt_out_valid~3 .sum_lutc_input = "datac";

cycloneive_lcell_comb \LessThan0~0 (
	.dataa(gnd),
	.datab(sink0_data[130]),
	.datac(sink0_data[131]),
	.datad(sink0_data[132]),
	.cin(gnd),
	.combout(\LessThan0~0_combout ),
	.cout());
defparam \LessThan0~0 .lut_mask = 16'h003F;
defparam \LessThan0~0 .sum_lutc_input = "datac";

dffeas \in_burstwrap_reg[1] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[123]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(\in_burstwrap_reg[1]~q ),
	.prn(vcc));
defparam \in_burstwrap_reg[1] .is_wysiwyg = "true";
defparam \in_burstwrap_reg[1] .power_up = "low";

cycloneive_lcell_comb \nxt_addr[1] (
	.dataa(\d0_int_nxt_addr[1]~4_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\in_burstwrap_reg[1]~q ),
	.datad(sink0_data[123]),
	.cin(gnd),
	.combout(\nxt_addr[1]~combout ),
	.cout());
defparam \nxt_addr[1] .lut_mask = 16'h028A;
defparam \nxt_addr[1] .sum_lutc_input = "datac";

dffeas \int_nxt_addr_reg[1] (
	.clk(wire_pll7_clk_0),
	.d(\nxt_addr[1]~combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_nxt_addr_reg[1]~q ),
	.prn(vcc));
defparam \int_nxt_addr_reg[1] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg[1] .power_up = "low";

dffeas \in_size_reg[0] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[130]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(\in_size_reg[0]~q ),
	.prn(vcc));
defparam \in_size_reg[0] .is_wysiwyg = "true";
defparam \in_size_reg[0] .power_up = "low";

cycloneive_lcell_comb \d0_in_size[0]~1 (
	.dataa(sink0_data[130]),
	.datab(\in_size_reg[0]~q ),
	.datac(gnd),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\d0_in_size[0]~1_combout ),
	.cout());
defparam \d0_in_size[0]~1 .lut_mask = 16'hAACC;
defparam \d0_in_size[0]~1 .sum_lutc_input = "datac";

dffeas \in_size_reg[1] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[131]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(\in_size_reg[1]~q ),
	.prn(vcc));
defparam \in_size_reg[1] .is_wysiwyg = "true";
defparam \in_size_reg[1] .power_up = "low";

cycloneive_lcell_comb \d0_in_size[1]~0 (
	.dataa(sink0_data[131]),
	.datab(\in_size_reg[1]~q ),
	.datac(gnd),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\d0_in_size[1]~0_combout ),
	.cout());
defparam \d0_in_size[1]~0 .lut_mask = 16'hAACC;
defparam \d0_in_size[1]~0 .sum_lutc_input = "datac";

dffeas \in_size_reg[2] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[132]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(\in_size_reg[2]~q ),
	.prn(vcc));
defparam \in_size_reg[2] .is_wysiwyg = "true";
defparam \in_size_reg[2] .power_up = "low";

cycloneive_lcell_comb \d0_in_size[2]~2 (
	.dataa(sink0_data[132]),
	.datab(\in_size_reg[2]~q ),
	.datac(gnd),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\d0_in_size[2]~2_combout ),
	.cout());
defparam \d0_in_size[2]~2 .lut_mask = 16'hAACC;
defparam \d0_in_size[2]~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \ShiftLeft0~0 (
	.dataa(\d0_in_size[0]~1_combout ),
	.datab(gnd),
	.datac(\d0_in_size[1]~0_combout ),
	.datad(\d0_in_size[2]~2_combout ),
	.cin(gnd),
	.combout(\ShiftLeft0~0_combout ),
	.cout());
defparam \ShiftLeft0~0 .lut_mask = 16'h000A;
defparam \ShiftLeft0~0 .sum_lutc_input = "datac";

dffeas \int_byte_cnt_narrow_reg[1] (
	.clk(wire_pll7_clk_0),
	.d(\ShiftLeft0~0_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_byte_cnt_narrow_reg[1]~q ),
	.prn(vcc));
defparam \int_byte_cnt_narrow_reg[1] .is_wysiwyg = "true";
defparam \int_byte_cnt_narrow_reg[1] .power_up = "low";

cycloneive_lcell_comb \ShiftLeft0~1 (
	.dataa(\d0_in_size[1]~0_combout ),
	.datab(\d0_in_size[0]~1_combout ),
	.datac(\d0_in_size[2]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ShiftLeft0~1_combout ),
	.cout());
defparam \ShiftLeft0~1 .lut_mask = 16'h0101;
defparam \ShiftLeft0~1 .sum_lutc_input = "datac";

dffeas \int_byte_cnt_narrow_reg[0] (
	.clk(wire_pll7_clk_0),
	.d(\ShiftLeft0~1_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_byte_cnt_narrow_reg[0]~q ),
	.prn(vcc));
defparam \int_byte_cnt_narrow_reg[0] .is_wysiwyg = "true";
defparam \int_byte_cnt_narrow_reg[0] .power_up = "low";

cycloneive_lcell_comb \Add0~0 (
	.dataa(int_nxt_addr_reg_dly_0),
	.datab(\int_byte_cnt_narrow_reg[0]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout(\Add0~1 ));
defparam \Add0~0 .lut_mask = 16'h6688;
defparam \Add0~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add0~2 (
	.dataa(int_nxt_addr_reg_dly_1),
	.datab(\int_byte_cnt_narrow_reg[1]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~1 ),
	.combout(\Add0~2_combout ),
	.cout(\Add0~3 ));
defparam \Add0~2 .lut_mask = 16'h9617;
defparam \Add0~2 .sum_lutc_input = "cin";

cycloneive_lcell_comb \d0_int_nxt_addr[1]~2 (
	.dataa(\int_nxt_addr_reg[1]~q ),
	.datab(\Add0~2_combout ),
	.datac(\in_burstwrap_reg[1]~q ),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[1]~2_combout ),
	.cout());
defparam \d0_int_nxt_addr[1]~2 .lut_mask = 16'h00EA;
defparam \d0_int_nxt_addr[1]~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[1]~3 (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_75),
	.datad(out_payload_751),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[1]~3_combout ),
	.cout());
defparam \d0_int_nxt_addr[1]~3 .lut_mask = 16'hEAC0;
defparam \d0_int_nxt_addr[1]~3 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[0]~39 (
	.dataa(sink0_data[131]),
	.datab(gnd),
	.datac(\new_burst_reg~q ),
	.datad(sink0_data[132]),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[0]~39_combout ),
	.cout());
defparam \d0_int_nxt_addr[0]~39 .lut_mask = 16'h0050;
defparam \d0_int_nxt_addr[0]~39 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[1]~4 (
	.dataa(\d0_int_nxt_addr[1]~2_combout ),
	.datab(\d0_int_nxt_addr[1]~3_combout ),
	.datac(\d0_int_nxt_addr[0]~39_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[1]~4_combout ),
	.cout());
defparam \d0_int_nxt_addr[1]~4 .lut_mask = 16'hEAEA;
defparam \d0_int_nxt_addr[1]~4 .sum_lutc_input = "datac";

dffeas \in_burstwrap_reg[0] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[122]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(\in_burstwrap_reg[0]~q ),
	.prn(vcc));
defparam \in_burstwrap_reg[0] .is_wysiwyg = "true";
defparam \in_burstwrap_reg[0] .power_up = "low";

cycloneive_lcell_comb \nxt_addr[0] (
	.dataa(\d0_int_nxt_addr[0]~7_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\in_burstwrap_reg[0]~q ),
	.datad(sink0_data[122]),
	.cin(gnd),
	.combout(\nxt_addr[0]~combout ),
	.cout());
defparam \nxt_addr[0] .lut_mask = 16'h028A;
defparam \nxt_addr[0] .sum_lutc_input = "datac";

dffeas \int_nxt_addr_reg[0] (
	.clk(wire_pll7_clk_0),
	.d(\nxt_addr[0]~combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_nxt_addr_reg[0]~q ),
	.prn(vcc));
defparam \int_nxt_addr_reg[0] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg[0] .power_up = "low";

cycloneive_lcell_comb \d0_int_nxt_addr[0]~5 (
	.dataa(\int_nxt_addr_reg[0]~q ),
	.datab(\Add0~0_combout ),
	.datac(\in_burstwrap_reg[0]~q ),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[0]~5_combout ),
	.cout());
defparam \d0_int_nxt_addr[0]~5 .lut_mask = 16'h00EA;
defparam \d0_int_nxt_addr[0]~5 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[0]~6 (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_74),
	.datad(out_payload_741),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[0]~6_combout ),
	.cout());
defparam \d0_int_nxt_addr[0]~6 .lut_mask = 16'hEAC0;
defparam \d0_int_nxt_addr[0]~6 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[0]~7 (
	.dataa(\d0_int_nxt_addr[0]~5_combout ),
	.datab(\d0_int_nxt_addr[0]~39_combout ),
	.datac(\d0_int_nxt_addr[0]~6_combout ),
	.datad(\d0_in_size[0]~1_combout ),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[0]~7_combout ),
	.cout());
defparam \d0_int_nxt_addr[0]~7 .lut_mask = 16'hAAEA;
defparam \d0_int_nxt_addr[0]~7 .sum_lutc_input = "datac";

dffeas \in_burstwrap_reg[2] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[124]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(\in_burstwrap_reg[2]~q ),
	.prn(vcc));
defparam \in_burstwrap_reg[2] .is_wysiwyg = "true";
defparam \in_burstwrap_reg[2] .power_up = "low";

cycloneive_lcell_comb \nxt_addr[2] (
	.dataa(\d0_int_nxt_addr[2]~11_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\in_burstwrap_reg[2]~q ),
	.datad(sink0_data[124]),
	.cin(gnd),
	.combout(\nxt_addr[2]~combout ),
	.cout());
defparam \nxt_addr[2] .lut_mask = 16'h028A;
defparam \nxt_addr[2] .sum_lutc_input = "datac";

dffeas \int_nxt_addr_reg[2] (
	.clk(wire_pll7_clk_0),
	.d(\nxt_addr[2]~combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_nxt_addr_reg[2]~q ),
	.prn(vcc));
defparam \int_nxt_addr_reg[2] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg[2] .power_up = "low";

cycloneive_lcell_comb \ShiftLeft0~2 (
	.dataa(\d0_in_size[0]~1_combout ),
	.datab(\d0_in_size[2]~2_combout ),
	.datac(gnd),
	.datad(\d0_in_size[1]~0_combout ),
	.cin(gnd),
	.combout(\ShiftLeft0~2_combout ),
	.cout());
defparam \ShiftLeft0~2 .lut_mask = 16'h1100;
defparam \ShiftLeft0~2 .sum_lutc_input = "datac";

dffeas \int_byte_cnt_narrow_reg[2] (
	.clk(wire_pll7_clk_0),
	.d(\ShiftLeft0~2_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_byte_cnt_narrow_reg[2]~q ),
	.prn(vcc));
defparam \int_byte_cnt_narrow_reg[2] .is_wysiwyg = "true";
defparam \int_byte_cnt_narrow_reg[2] .power_up = "low";

cycloneive_lcell_comb \Add0~4 (
	.dataa(int_nxt_addr_reg_dly_2),
	.datab(\int_byte_cnt_narrow_reg[2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~3 ),
	.combout(\Add0~4_combout ),
	.cout(\Add0~5 ));
defparam \Add0~4 .lut_mask = 16'h698E;
defparam \Add0~4 .sum_lutc_input = "cin";

cycloneive_lcell_comb \d0_int_nxt_addr[2]~8 (
	.dataa(\int_nxt_addr_reg[2]~q ),
	.datab(\in_burstwrap_reg[2]~q ),
	.datac(\Add0~4_combout ),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[2]~8_combout ),
	.cout());
defparam \d0_int_nxt_addr[2]~8 .lut_mask = 16'h00EA;
defparam \d0_int_nxt_addr[2]~8 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[2]~9 (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_76),
	.datad(out_payload_761),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[2]~9_combout ),
	.cout());
defparam \d0_int_nxt_addr[2]~9 .lut_mask = 16'hEAC0;
defparam \d0_int_nxt_addr[2]~9 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[2]~10 (
	.dataa(\new_burst_reg~q ),
	.datab(\d0_int_nxt_addr[2]~9_combout ),
	.datac(gnd),
	.datad(sink0_data[132]),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[2]~10_combout ),
	.cout());
defparam \d0_int_nxt_addr[2]~10 .lut_mask = 16'h0088;
defparam \d0_int_nxt_addr[2]~10 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[2]~11 (
	.dataa(\d0_int_nxt_addr[2]~8_combout ),
	.datab(\d0_int_nxt_addr[2]~10_combout ),
	.datac(\d0_in_size[1]~0_combout ),
	.datad(\d0_in_size[0]~1_combout ),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[2]~11_combout ),
	.cout());
defparam \d0_int_nxt_addr[2]~11 .lut_mask = 16'hAEEE;
defparam \d0_int_nxt_addr[2]~11 .sum_lutc_input = "datac";

cycloneive_lcell_comb \ShiftLeft1~0 (
	.dataa(\in_size_reg[2]~q ),
	.datab(\in_size_reg[1]~q ),
	.datac(\in_size_reg[0]~q ),
	.datad(int_nxt_addr_reg_dly_0),
	.cin(gnd),
	.combout(\ShiftLeft1~0_combout ),
	.cout());
defparam \ShiftLeft1~0 .lut_mask = 16'hFFFE;
defparam \ShiftLeft1~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \WideOr1~0 (
	.dataa(\in_size_reg[2]~q ),
	.datab(\in_size_reg[1]~q ),
	.datac(\in_size_reg[0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\WideOr1~0_combout ),
	.cout());
defparam \WideOr1~0 .lut_mask = 16'hEAEA;
defparam \WideOr1~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \always12~0 (
	.dataa(\state.ST_COMP_TRANS~q ),
	.datab(in_narrow_reg1),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\always12~0_combout ),
	.cout());
defparam \always12~0 .lut_mask = 16'h8888;
defparam \always12~0 .sum_lutc_input = "datac";

dffeas \in_byteen_reg[7] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[71]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(\in_byteen_reg[7]~q ),
	.prn(vcc));
defparam \in_byteen_reg[7] .is_wysiwyg = "true";
defparam \in_byteen_reg[7] .power_up = "low";

cycloneive_lcell_comb \source0_data[71]~15 (
	.dataa(\in_byteen_reg[7]~q ),
	.datab(\always12~0_combout ),
	.datac(int_nxt_addr_reg_dly_2),
	.datad(int_nxt_addr_reg_dly_1),
	.cin(gnd),
	.combout(\source0_data[71]~15_combout ),
	.cout());
defparam \source0_data[71]~15 .lut_mask = 16'h22E2;
defparam \source0_data[71]~15 .sum_lutc_input = "datac";

cycloneive_lcell_comb \source0_data[66]~18 (
	.dataa(\state.ST_COMP_TRANS~q ),
	.datab(in_narrow_reg1),
	.datac(gnd),
	.datad(int_nxt_addr_reg_dly_2),
	.cin(gnd),
	.combout(\source0_data[66]~18_combout ),
	.cout());
defparam \source0_data[66]~18 .lut_mask = 16'h0088;
defparam \source0_data[66]~18 .sum_lutc_input = "datac";

cycloneive_lcell_comb \ShiftLeft1~2 (
	.dataa(\in_size_reg[0]~q ),
	.datab(Decoder1),
	.datac(int_nxt_addr_reg_dly_1),
	.datad(int_nxt_addr_reg_dly_0),
	.cin(gnd),
	.combout(\ShiftLeft1~2_combout ),
	.cout());
defparam \ShiftLeft1~2 .lut_mask = 16'h0BF3;
defparam \ShiftLeft1~2 .sum_lutc_input = "datac";

dffeas \in_byteen_reg[2] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[66]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(\in_byteen_reg[2]~q ),
	.prn(vcc));
defparam \in_byteen_reg[2] .is_wysiwyg = "true";
defparam \in_byteen_reg[2] .power_up = "low";

dffeas \in_byteen_reg[5] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[69]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(\in_byteen_reg[5]~q ),
	.prn(vcc));
defparam \in_byteen_reg[5] .is_wysiwyg = "true";
defparam \in_byteen_reg[5] .power_up = "low";

cycloneive_lcell_comb \source0_data[68]~20 (
	.dataa(\state.ST_COMP_TRANS~q ),
	.datab(in_narrow_reg1),
	.datac(int_nxt_addr_reg_dly_2),
	.datad(int_nxt_addr_reg_dly_1),
	.cin(gnd),
	.combout(\source0_data[68]~20_combout ),
	.cout());
defparam \source0_data[68]~20 .lut_mask = 16'h8880;
defparam \source0_data[68]~20 .sum_lutc_input = "datac";

cycloneive_lcell_comb \source0_data[69]~21 (
	.dataa(\source0_data[66]~18_combout ),
	.datab(Decoder1),
	.datac(\source0_data[68]~20_combout ),
	.datad(\WideOr1~0_combout ),
	.cin(gnd),
	.combout(\source0_data[69]~21_combout ),
	.cout());
defparam \source0_data[69]~21 .lut_mask = 16'h7A70;
defparam \source0_data[69]~21 .sum_lutc_input = "datac";

cycloneive_lcell_comb \ShiftLeft1~3 (
	.dataa(\in_size_reg[0]~q ),
	.datab(int_nxt_addr_reg_dly_0),
	.datac(Decoder1),
	.datad(int_nxt_addr_reg_dly_1),
	.cin(gnd),
	.combout(\ShiftLeft1~3_combout ),
	.cout());
defparam \ShiftLeft1~3 .lut_mask = 16'h00EF;
defparam \ShiftLeft1~3 .sum_lutc_input = "datac";

cycloneive_lcell_comb \source0_data[64]~23 (
	.dataa(gnd),
	.datab(gnd),
	.datac(int_nxt_addr_reg_dly_2),
	.datad(int_nxt_addr_reg_dly_1),
	.cin(gnd),
	.combout(\source0_data[64]~23_combout ),
	.cout());
defparam \source0_data[64]~23 .lut_mask = 16'h000F;
defparam \source0_data[64]~23 .sum_lutc_input = "datac";

dffeas \in_byteen_reg[1] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[65]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(\in_byteen_reg[1]~q ),
	.prn(vcc));
defparam \in_byteen_reg[1] .is_wysiwyg = "true";
defparam \in_byteen_reg[1] .power_up = "low";

cycloneive_lcell_comb \ShiftLeft1~4 (
	.dataa(\in_size_reg[2]~q ),
	.datab(\in_size_reg[1]~q ),
	.datac(\in_size_reg[0]~q ),
	.datad(int_nxt_addr_reg_dly_0),
	.cin(gnd),
	.combout(\ShiftLeft1~4_combout ),
	.cout());
defparam \ShiftLeft1~4 .lut_mask = 16'hFEEE;
defparam \ShiftLeft1~4 .sum_lutc_input = "datac";

dffeas \in_byteen_reg[4] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[68]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(\in_byteen_reg[4]~q ),
	.prn(vcc));
defparam \in_byteen_reg[4] .is_wysiwyg = "true";
defparam \in_byteen_reg[4] .power_up = "low";

cycloneive_lcell_comb \ShiftLeft1~5 (
	.dataa(\in_size_reg[2]~q ),
	.datab(\in_size_reg[1]~q ),
	.datac(\in_size_reg[0]~q ),
	.datad(int_nxt_addr_reg_dly_0),
	.cin(gnd),
	.combout(\ShiftLeft1~5_combout ),
	.cout());
defparam \ShiftLeft1~5 .lut_mask = 16'hEEEA;
defparam \ShiftLeft1~5 .sum_lutc_input = "datac";

cycloneive_lcell_comb \source0_data[68]~26 (
	.dataa(\source0_data[68]~20_combout ),
	.datab(\in_byteen_reg[4]~q ),
	.datac(\source0_data[66]~18_combout ),
	.datad(\ShiftLeft1~5_combout ),
	.cin(gnd),
	.combout(\source0_data[68]~26_combout ),
	.cout());
defparam \source0_data[68]~26 .lut_mask = 16'h5E0E;
defparam \source0_data[68]~26 .sum_lutc_input = "datac";

cycloneive_lcell_comb \ShiftLeft1~6 (
	.dataa(int_nxt_addr_reg_dly_1),
	.datab(int_nxt_addr_reg_dly_0),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ShiftLeft1~6_combout ),
	.cout());
defparam \ShiftLeft1~6 .lut_mask = 16'hEEEE;
defparam \ShiftLeft1~6 .sum_lutc_input = "datac";

dffeas \in_byteen_reg[6] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[70]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(\in_byteen_reg[6]~q ),
	.prn(vcc));
defparam \in_byteen_reg[6] .is_wysiwyg = "true";
defparam \in_byteen_reg[6] .power_up = "low";

cycloneive_lcell_comb \source0_data[70]~28 (
	.dataa(\source0_data[68]~20_combout ),
	.datab(\in_byteen_reg[6]~q ),
	.datac(\source0_data[66]~18_combout ),
	.datad(\WideOr1~0_combout ),
	.cin(gnd),
	.combout(\source0_data[70]~28_combout ),
	.cout());
defparam \source0_data[70]~28 .lut_mask = 16'h5E0E;
defparam \source0_data[70]~28 .sum_lutc_input = "datac";

dffeas in_eop_reg(
	.clk(wire_pll7_clk_0),
	.d(sink0_endofpacket),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(\in_eop_reg~q ),
	.prn(vcc));
defparam in_eop_reg.is_wysiwyg = "true";
defparam in_eop_reg.power_up = "low";

cycloneive_lcell_comb \nxt_out_eop~0 (
	.dataa(\in_eop_reg~q ),
	.datab(\in_bytecount_reg_zero~q ),
	.datac(\state.ST_COMP_TRANS~q ),
	.datad(cp_ready),
	.cin(gnd),
	.combout(\nxt_out_eop~0_combout ),
	.cout());
defparam \nxt_out_eop~0 .lut_mask = 16'h0ACA;
defparam \nxt_out_eop~0 .sum_lutc_input = "datac";

dffeas \in_burstwrap_reg[3] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[125]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(\in_burstwrap_reg[3]~q ),
	.prn(vcc));
defparam \in_burstwrap_reg[3] .is_wysiwyg = "true";
defparam \in_burstwrap_reg[3] .power_up = "low";

cycloneive_lcell_comb \nxt_addr[3] (
	.dataa(\d0_int_nxt_addr[3]~14_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\in_burstwrap_reg[3]~q ),
	.datad(sink0_data[125]),
	.cin(gnd),
	.combout(\nxt_addr[3]~combout ),
	.cout());
defparam \nxt_addr[3] .lut_mask = 16'h028A;
defparam \nxt_addr[3] .sum_lutc_input = "datac";

dffeas \int_nxt_addr_reg[3] (
	.clk(wire_pll7_clk_0),
	.d(\nxt_addr[3]~combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_nxt_addr_reg[3]~q ),
	.prn(vcc));
defparam \int_nxt_addr_reg[3] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg[3] .power_up = "low";

cycloneive_lcell_comb \ShiftLeft0~3 (
	.dataa(\d0_in_size[1]~0_combout ),
	.datab(\d0_in_size[0]~1_combout ),
	.datac(gnd),
	.datad(\d0_in_size[2]~2_combout ),
	.cin(gnd),
	.combout(\ShiftLeft0~3_combout ),
	.cout());
defparam \ShiftLeft0~3 .lut_mask = 16'h0088;
defparam \ShiftLeft0~3 .sum_lutc_input = "datac";

dffeas \int_byte_cnt_narrow_reg[3] (
	.clk(wire_pll7_clk_0),
	.d(\ShiftLeft0~3_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_byte_cnt_narrow_reg[3]~q ),
	.prn(vcc));
defparam \int_byte_cnt_narrow_reg[3] .is_wysiwyg = "true";
defparam \int_byte_cnt_narrow_reg[3] .power_up = "low";

cycloneive_lcell_comb \Add0~6 (
	.dataa(int_nxt_addr_reg_dly_3),
	.datab(\int_byte_cnt_narrow_reg[3]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~5 ),
	.combout(\Add0~6_combout ),
	.cout(\Add0~7 ));
defparam \Add0~6 .lut_mask = 16'h9617;
defparam \Add0~6 .sum_lutc_input = "cin";

cycloneive_lcell_comb \d0_int_nxt_addr[3]~12 (
	.dataa(\int_nxt_addr_reg[3]~q ),
	.datab(\in_burstwrap_reg[3]~q ),
	.datac(\Add0~6_combout ),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[3]~12_combout ),
	.cout());
defparam \d0_int_nxt_addr[3]~12 .lut_mask = 16'h00EA;
defparam \d0_int_nxt_addr[3]~12 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[3]~13 (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_77),
	.datad(out_payload_771),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[3]~13_combout ),
	.cout());
defparam \d0_int_nxt_addr[3]~13 .lut_mask = 16'hEAC0;
defparam \d0_int_nxt_addr[3]~13 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[3]~14 (
	.dataa(\d0_int_nxt_addr[3]~12_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\d0_int_nxt_addr[3]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[3]~14_combout ),
	.cout());
defparam \d0_int_nxt_addr[3]~14 .lut_mask = 16'hEAEA;
defparam \d0_int_nxt_addr[3]~14 .sum_lutc_input = "datac";

dffeas \in_burstwrap_reg[4] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[126]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(\in_burstwrap_reg[4]~q ),
	.prn(vcc));
defparam \in_burstwrap_reg[4] .is_wysiwyg = "true";
defparam \in_burstwrap_reg[4] .power_up = "low";

cycloneive_lcell_comb \nxt_addr[4] (
	.dataa(\d0_int_nxt_addr[4]~17_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\in_burstwrap_reg[4]~q ),
	.datad(sink0_data[126]),
	.cin(gnd),
	.combout(\nxt_addr[4]~combout ),
	.cout());
defparam \nxt_addr[4] .lut_mask = 16'h028A;
defparam \nxt_addr[4] .sum_lutc_input = "datac";

dffeas \int_nxt_addr_reg[4] (
	.clk(wire_pll7_clk_0),
	.d(\nxt_addr[4]~combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_nxt_addr_reg[4]~q ),
	.prn(vcc));
defparam \int_nxt_addr_reg[4] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg[4] .power_up = "low";

cycloneive_lcell_comb \ShiftLeft0~4 (
	.dataa(\d0_in_size[1]~0_combout ),
	.datab(\d0_in_size[0]~1_combout ),
	.datac(gnd),
	.datad(\d0_in_size[2]~2_combout ),
	.cin(gnd),
	.combout(\ShiftLeft0~4_combout ),
	.cout());
defparam \ShiftLeft0~4 .lut_mask = 16'h1100;
defparam \ShiftLeft0~4 .sum_lutc_input = "datac";

dffeas \int_byte_cnt_narrow_reg[4] (
	.clk(wire_pll7_clk_0),
	.d(\ShiftLeft0~4_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_byte_cnt_narrow_reg[4]~q ),
	.prn(vcc));
defparam \int_byte_cnt_narrow_reg[4] .is_wysiwyg = "true";
defparam \int_byte_cnt_narrow_reg[4] .power_up = "low";

cycloneive_lcell_comb \Add0~8 (
	.dataa(int_nxt_addr_reg_dly_4),
	.datab(\int_byte_cnt_narrow_reg[4]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~7 ),
	.combout(\Add0~8_combout ),
	.cout(\Add0~9 ));
defparam \Add0~8 .lut_mask = 16'h698E;
defparam \Add0~8 .sum_lutc_input = "cin";

cycloneive_lcell_comb \d0_int_nxt_addr[4]~15 (
	.dataa(\int_nxt_addr_reg[4]~q ),
	.datab(\in_burstwrap_reg[4]~q ),
	.datac(\Add0~8_combout ),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[4]~15_combout ),
	.cout());
defparam \d0_int_nxt_addr[4]~15 .lut_mask = 16'h00EA;
defparam \d0_int_nxt_addr[4]~15 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[4]~16 (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_78),
	.datad(out_payload_781),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[4]~16_combout ),
	.cout());
defparam \d0_int_nxt_addr[4]~16 .lut_mask = 16'hEAC0;
defparam \d0_int_nxt_addr[4]~16 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[4]~17 (
	.dataa(\d0_int_nxt_addr[4]~15_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\d0_int_nxt_addr[4]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[4]~17_combout ),
	.cout());
defparam \d0_int_nxt_addr[4]~17 .lut_mask = 16'hEAEA;
defparam \d0_int_nxt_addr[4]~17 .sum_lutc_input = "datac";

dffeas \in_burstwrap_reg[5] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[127]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(\in_burstwrap_reg[5]~q ),
	.prn(vcc));
defparam \in_burstwrap_reg[5] .is_wysiwyg = "true";
defparam \in_burstwrap_reg[5] .power_up = "low";

cycloneive_lcell_comb \nxt_addr[5] (
	.dataa(\d0_int_nxt_addr[5]~20_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\in_burstwrap_reg[5]~q ),
	.datad(sink0_data[127]),
	.cin(gnd),
	.combout(\nxt_addr[5]~combout ),
	.cout());
defparam \nxt_addr[5] .lut_mask = 16'h028A;
defparam \nxt_addr[5] .sum_lutc_input = "datac";

dffeas \int_nxt_addr_reg[5] (
	.clk(wire_pll7_clk_0),
	.d(\nxt_addr[5]~combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_nxt_addr_reg[5]~q ),
	.prn(vcc));
defparam \int_nxt_addr_reg[5] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg[5] .power_up = "low";

cycloneive_lcell_comb \ShiftLeft0~5 (
	.dataa(\d0_in_size[0]~1_combout ),
	.datab(\d0_in_size[2]~2_combout ),
	.datac(gnd),
	.datad(\d0_in_size[1]~0_combout ),
	.cin(gnd),
	.combout(\ShiftLeft0~5_combout ),
	.cout());
defparam \ShiftLeft0~5 .lut_mask = 16'h0088;
defparam \ShiftLeft0~5 .sum_lutc_input = "datac";

dffeas \int_byte_cnt_narrow_reg[5] (
	.clk(wire_pll7_clk_0),
	.d(\ShiftLeft0~5_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_byte_cnt_narrow_reg[5]~q ),
	.prn(vcc));
defparam \int_byte_cnt_narrow_reg[5] .is_wysiwyg = "true";
defparam \int_byte_cnt_narrow_reg[5] .power_up = "low";

cycloneive_lcell_comb \Add0~10 (
	.dataa(int_nxt_addr_reg_dly_5),
	.datab(\int_byte_cnt_narrow_reg[5]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~9 ),
	.combout(\Add0~10_combout ),
	.cout(\Add0~11 ));
defparam \Add0~10 .lut_mask = 16'h9617;
defparam \Add0~10 .sum_lutc_input = "cin";

cycloneive_lcell_comb \d0_int_nxt_addr[5]~18 (
	.dataa(\int_nxt_addr_reg[5]~q ),
	.datab(\in_burstwrap_reg[5]~q ),
	.datac(\Add0~10_combout ),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[5]~18_combout ),
	.cout());
defparam \d0_int_nxt_addr[5]~18 .lut_mask = 16'h00EA;
defparam \d0_int_nxt_addr[5]~18 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[5]~19 (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_79),
	.datad(out_payload_791),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[5]~19_combout ),
	.cout());
defparam \d0_int_nxt_addr[5]~19 .lut_mask = 16'hEAC0;
defparam \d0_int_nxt_addr[5]~19 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[5]~20 (
	.dataa(\d0_int_nxt_addr[5]~18_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\d0_int_nxt_addr[5]~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[5]~20_combout ),
	.cout());
defparam \d0_int_nxt_addr[5]~20 .lut_mask = 16'hEAEA;
defparam \d0_int_nxt_addr[5]~20 .sum_lutc_input = "datac";

dffeas \in_burstwrap_reg[6] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[128]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(\in_burstwrap_reg[6]~q ),
	.prn(vcc));
defparam \in_burstwrap_reg[6] .is_wysiwyg = "true";
defparam \in_burstwrap_reg[6] .power_up = "low";

cycloneive_lcell_comb \nxt_addr[6] (
	.dataa(\d0_int_nxt_addr[6]~23_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\in_burstwrap_reg[6]~q ),
	.datad(sink0_data[128]),
	.cin(gnd),
	.combout(\nxt_addr[6]~combout ),
	.cout());
defparam \nxt_addr[6] .lut_mask = 16'h028A;
defparam \nxt_addr[6] .sum_lutc_input = "datac";

dffeas \int_nxt_addr_reg[6] (
	.clk(wire_pll7_clk_0),
	.d(\nxt_addr[6]~combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_nxt_addr_reg[6]~q ),
	.prn(vcc));
defparam \int_nxt_addr_reg[6] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg[6] .power_up = "low";

cycloneive_lcell_comb \ShiftLeft0~6 (
	.dataa(\d0_in_size[0]~1_combout ),
	.datab(gnd),
	.datac(\d0_in_size[1]~0_combout ),
	.datad(\d0_in_size[2]~2_combout ),
	.cin(gnd),
	.combout(\ShiftLeft0~6_combout ),
	.cout());
defparam \ShiftLeft0~6 .lut_mask = 16'h5000;
defparam \ShiftLeft0~6 .sum_lutc_input = "datac";

dffeas \int_byte_cnt_narrow_reg[6] (
	.clk(wire_pll7_clk_0),
	.d(\ShiftLeft0~6_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_byte_cnt_narrow_reg[6]~q ),
	.prn(vcc));
defparam \int_byte_cnt_narrow_reg[6] .is_wysiwyg = "true";
defparam \int_byte_cnt_narrow_reg[6] .power_up = "low";

cycloneive_lcell_comb \Add0~12 (
	.dataa(int_nxt_addr_reg_dly_6),
	.datab(\int_byte_cnt_narrow_reg[6]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~11 ),
	.combout(\Add0~12_combout ),
	.cout(\Add0~13 ));
defparam \Add0~12 .lut_mask = 16'h698E;
defparam \Add0~12 .sum_lutc_input = "cin";

cycloneive_lcell_comb \d0_int_nxt_addr[6]~21 (
	.dataa(\int_nxt_addr_reg[6]~q ),
	.datab(\in_burstwrap_reg[6]~q ),
	.datac(\Add0~12_combout ),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[6]~21_combout ),
	.cout());
defparam \d0_int_nxt_addr[6]~21 .lut_mask = 16'h00EA;
defparam \d0_int_nxt_addr[6]~21 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[6]~22 (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_80),
	.datad(out_payload_801),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[6]~22_combout ),
	.cout());
defparam \d0_int_nxt_addr[6]~22 .lut_mask = 16'hEAC0;
defparam \d0_int_nxt_addr[6]~22 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[6]~23 (
	.dataa(\d0_int_nxt_addr[6]~21_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\d0_int_nxt_addr[6]~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[6]~23_combout ),
	.cout());
defparam \d0_int_nxt_addr[6]~23 .lut_mask = 16'hEAEA;
defparam \d0_int_nxt_addr[6]~23 .sum_lutc_input = "datac";

dffeas \in_burstwrap_reg[7] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[129]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(\in_burstwrap_reg[7]~q ),
	.prn(vcc));
defparam \in_burstwrap_reg[7] .is_wysiwyg = "true";
defparam \in_burstwrap_reg[7] .power_up = "low";

cycloneive_lcell_comb \nxt_addr[7] (
	.dataa(\d0_int_nxt_addr[7]~26_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\in_burstwrap_reg[7]~q ),
	.datad(sink0_data[129]),
	.cin(gnd),
	.combout(\nxt_addr[7]~combout ),
	.cout());
defparam \nxt_addr[7] .lut_mask = 16'h028A;
defparam \nxt_addr[7] .sum_lutc_input = "datac";

dffeas \int_nxt_addr_reg[7] (
	.clk(wire_pll7_clk_0),
	.d(\nxt_addr[7]~combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_nxt_addr_reg[7]~q ),
	.prn(vcc));
defparam \int_nxt_addr_reg[7] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg[7] .power_up = "low";

cycloneive_lcell_comb \ShiftLeft0~7 (
	.dataa(\d0_in_size[1]~0_combout ),
	.datab(\d0_in_size[0]~1_combout ),
	.datac(\d0_in_size[2]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ShiftLeft0~7_combout ),
	.cout());
defparam \ShiftLeft0~7 .lut_mask = 16'h8080;
defparam \ShiftLeft0~7 .sum_lutc_input = "datac";

dffeas \int_byte_cnt_narrow_reg[7] (
	.clk(wire_pll7_clk_0),
	.d(\ShiftLeft0~7_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_byte_cnt_narrow_reg[7]~q ),
	.prn(vcc));
defparam \int_byte_cnt_narrow_reg[7] .is_wysiwyg = "true";
defparam \int_byte_cnt_narrow_reg[7] .power_up = "low";

cycloneive_lcell_comb \Add0~14 (
	.dataa(int_nxt_addr_reg_dly_7),
	.datab(\int_byte_cnt_narrow_reg[7]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~13 ),
	.combout(\Add0~14_combout ),
	.cout(\Add0~15 ));
defparam \Add0~14 .lut_mask = 16'h9617;
defparam \Add0~14 .sum_lutc_input = "cin";

cycloneive_lcell_comb \d0_int_nxt_addr[7]~24 (
	.dataa(\int_nxt_addr_reg[7]~q ),
	.datab(\in_burstwrap_reg[7]~q ),
	.datac(\Add0~14_combout ),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[7]~24_combout ),
	.cout());
defparam \d0_int_nxt_addr[7]~24 .lut_mask = 16'h00EA;
defparam \d0_int_nxt_addr[7]~24 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[7]~25 (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_81),
	.datad(out_payload_811),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[7]~25_combout ),
	.cout());
defparam \d0_int_nxt_addr[7]~25 .lut_mask = 16'hEAC0;
defparam \d0_int_nxt_addr[7]~25 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[7]~26 (
	.dataa(\d0_int_nxt_addr[7]~24_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\d0_int_nxt_addr[7]~25_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[7]~26_combout ),
	.cout());
defparam \d0_int_nxt_addr[7]~26 .lut_mask = 16'hEAEA;
defparam \d0_int_nxt_addr[7]~26 .sum_lutc_input = "datac";

cycloneive_lcell_comb \nxt_addr[8] (
	.dataa(\d0_int_nxt_addr[8]~29_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\in_burstwrap_reg[7]~q ),
	.datad(sink0_data[129]),
	.cin(gnd),
	.combout(\nxt_addr[8]~combout ),
	.cout());
defparam \nxt_addr[8] .lut_mask = 16'h028A;
defparam \nxt_addr[8] .sum_lutc_input = "datac";

dffeas \int_nxt_addr_reg[8] (
	.clk(wire_pll7_clk_0),
	.d(\nxt_addr[8]~combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_nxt_addr_reg[8]~q ),
	.prn(vcc));
defparam \int_nxt_addr_reg[8] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg[8] .power_up = "low";

cycloneive_lcell_comb \Add0~16 (
	.dataa(int_nxt_addr_reg_dly_8),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~15 ),
	.combout(\Add0~16_combout ),
	.cout(\Add0~17 ));
defparam \Add0~16 .lut_mask = 16'hA50A;
defparam \Add0~16 .sum_lutc_input = "cin";

cycloneive_lcell_comb \d0_int_nxt_addr[8]~27 (
	.dataa(\int_nxt_addr_reg[8]~q ),
	.datab(\in_burstwrap_reg[7]~q ),
	.datac(\Add0~16_combout ),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[8]~27_combout ),
	.cout());
defparam \d0_int_nxt_addr[8]~27 .lut_mask = 16'h00EA;
defparam \d0_int_nxt_addr[8]~27 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[8]~28 (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_82),
	.datad(out_payload_821),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[8]~28_combout ),
	.cout());
defparam \d0_int_nxt_addr[8]~28 .lut_mask = 16'hEAC0;
defparam \d0_int_nxt_addr[8]~28 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[8]~29 (
	.dataa(\d0_int_nxt_addr[8]~27_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\d0_int_nxt_addr[8]~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[8]~29_combout ),
	.cout());
defparam \d0_int_nxt_addr[8]~29 .lut_mask = 16'hEAEA;
defparam \d0_int_nxt_addr[8]~29 .sum_lutc_input = "datac";

cycloneive_lcell_comb \nxt_addr[9] (
	.dataa(\d0_int_nxt_addr[9]~32_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\in_burstwrap_reg[7]~q ),
	.datad(sink0_data[129]),
	.cin(gnd),
	.combout(\nxt_addr[9]~combout ),
	.cout());
defparam \nxt_addr[9] .lut_mask = 16'h028A;
defparam \nxt_addr[9] .sum_lutc_input = "datac";

dffeas \int_nxt_addr_reg[9] (
	.clk(wire_pll7_clk_0),
	.d(\nxt_addr[9]~combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_nxt_addr_reg[9]~q ),
	.prn(vcc));
defparam \int_nxt_addr_reg[9] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg[9] .power_up = "low";

cycloneive_lcell_comb \Add0~18 (
	.dataa(int_nxt_addr_reg_dly_9),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~17 ),
	.combout(\Add0~18_combout ),
	.cout(\Add0~19 ));
defparam \Add0~18 .lut_mask = 16'h5A5F;
defparam \Add0~18 .sum_lutc_input = "cin";

cycloneive_lcell_comb \d0_int_nxt_addr[9]~30 (
	.dataa(\int_nxt_addr_reg[9]~q ),
	.datab(\in_burstwrap_reg[7]~q ),
	.datac(\Add0~18_combout ),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[9]~30_combout ),
	.cout());
defparam \d0_int_nxt_addr[9]~30 .lut_mask = 16'h00EA;
defparam \d0_int_nxt_addr[9]~30 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[9]~31 (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_83),
	.datad(out_payload_831),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[9]~31_combout ),
	.cout());
defparam \d0_int_nxt_addr[9]~31 .lut_mask = 16'hEAC0;
defparam \d0_int_nxt_addr[9]~31 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[9]~32 (
	.dataa(\d0_int_nxt_addr[9]~30_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\d0_int_nxt_addr[9]~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[9]~32_combout ),
	.cout());
defparam \d0_int_nxt_addr[9]~32 .lut_mask = 16'hEAEA;
defparam \d0_int_nxt_addr[9]~32 .sum_lutc_input = "datac";

cycloneive_lcell_comb \nxt_addr[10] (
	.dataa(\d0_int_nxt_addr[10]~35_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\in_burstwrap_reg[7]~q ),
	.datad(sink0_data[129]),
	.cin(gnd),
	.combout(\nxt_addr[10]~combout ),
	.cout());
defparam \nxt_addr[10] .lut_mask = 16'h028A;
defparam \nxt_addr[10] .sum_lutc_input = "datac";

dffeas \int_nxt_addr_reg[10] (
	.clk(wire_pll7_clk_0),
	.d(\nxt_addr[10]~combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_nxt_addr_reg[10]~q ),
	.prn(vcc));
defparam \int_nxt_addr_reg[10] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg[10] .power_up = "low";

cycloneive_lcell_comb \Add0~20 (
	.dataa(int_nxt_addr_reg_dly_10),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~19 ),
	.combout(\Add0~20_combout ),
	.cout(\Add0~21 ));
defparam \Add0~20 .lut_mask = 16'hA50A;
defparam \Add0~20 .sum_lutc_input = "cin";

cycloneive_lcell_comb \d0_int_nxt_addr[10]~33 (
	.dataa(\int_nxt_addr_reg[10]~q ),
	.datab(\in_burstwrap_reg[7]~q ),
	.datac(\Add0~20_combout ),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[10]~33_combout ),
	.cout());
defparam \d0_int_nxt_addr[10]~33 .lut_mask = 16'h00EA;
defparam \d0_int_nxt_addr[10]~33 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[10]~34 (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_84),
	.datad(out_payload_841),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[10]~34_combout ),
	.cout());
defparam \d0_int_nxt_addr[10]~34 .lut_mask = 16'hEAC0;
defparam \d0_int_nxt_addr[10]~34 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[10]~35 (
	.dataa(\d0_int_nxt_addr[10]~33_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\d0_int_nxt_addr[10]~34_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[10]~35_combout ),
	.cout());
defparam \d0_int_nxt_addr[10]~35 .lut_mask = 16'hEAEA;
defparam \d0_int_nxt_addr[10]~35 .sum_lutc_input = "datac";

cycloneive_lcell_comb \nxt_addr[11] (
	.dataa(\d0_int_nxt_addr[11]~38_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\in_burstwrap_reg[7]~q ),
	.datad(sink0_data[129]),
	.cin(gnd),
	.combout(\nxt_addr[11]~combout ),
	.cout());
defparam \nxt_addr[11] .lut_mask = 16'h028A;
defparam \nxt_addr[11] .sum_lutc_input = "datac";

dffeas \int_nxt_addr_reg[11] (
	.clk(wire_pll7_clk_0),
	.d(\nxt_addr[11]~combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_nxt_addr_reg[11]~q ),
	.prn(vcc));
defparam \int_nxt_addr_reg[11] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg[11] .power_up = "low";

cycloneive_lcell_comb \Add0~22 (
	.dataa(int_nxt_addr_reg_dly_11),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add0~21 ),
	.combout(\Add0~22_combout ),
	.cout());
defparam \Add0~22 .lut_mask = 16'h5A5A;
defparam \Add0~22 .sum_lutc_input = "cin";

cycloneive_lcell_comb \d0_int_nxt_addr[11]~36 (
	.dataa(\int_nxt_addr_reg[11]~q ),
	.datab(\in_burstwrap_reg[7]~q ),
	.datac(\Add0~22_combout ),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[11]~36_combout ),
	.cout());
defparam \d0_int_nxt_addr[11]~36 .lut_mask = 16'h00EA;
defparam \d0_int_nxt_addr[11]~36 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[11]~37 (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_85),
	.datad(out_payload_851),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[11]~37_combout ),
	.cout());
defparam \d0_int_nxt_addr[11]~37 .lut_mask = 16'hEAC0;
defparam \d0_int_nxt_addr[11]~37 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[11]~38 (
	.dataa(\d0_int_nxt_addr[11]~36_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\d0_int_nxt_addr[11]~37_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[11]~38_combout ),
	.cout());
defparam \d0_int_nxt_addr[11]~38 .lut_mask = 16'hEAEA;
defparam \d0_int_nxt_addr[11]~38 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector3~1 (
	.dataa(\in_eop_reg~q ),
	.datab(stateST_UNCOMP_WR_SUBBURST),
	.datac(\Selector3~0_combout ),
	.datad(sink0_data[107]),
	.cin(gnd),
	.combout(\Selector3~1_combout ),
	.cout());
defparam \Selector3~1 .lut_mask = 16'h0080;
defparam \Selector3~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \WideOr0~0 (
	.dataa(out_uncomp_byte_cnt_reg_11),
	.datab(out_uncomp_byte_cnt_reg_10),
	.datac(out_uncomp_byte_cnt_reg_9),
	.datad(out_uncomp_byte_cnt_reg_8),
	.cin(gnd),
	.combout(\WideOr0~0_combout ),
	.cout());
defparam \WideOr0~0 .lut_mask = 16'hFFFE;
defparam \WideOr0~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \WideOr0~1 (
	.dataa(out_uncomp_byte_cnt_reg_7),
	.datab(out_uncomp_byte_cnt_reg_6),
	.datac(out_uncomp_byte_cnt_reg_5),
	.datad(out_uncomp_byte_cnt_reg_4),
	.cin(gnd),
	.combout(\WideOr0~1_combout ),
	.cout());
defparam \WideOr0~1 .lut_mask = 16'hFFFE;
defparam \WideOr0~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \nxt_uncomp_subburst_byte_cnt~3 (
	.dataa(gnd),
	.datab(\in_byteen_reg[4]~q ),
	.datac(\in_byteen_reg[5]~q ),
	.datad(\in_byteen_reg[6]~q ),
	.cin(gnd),
	.combout(\nxt_uncomp_subburst_byte_cnt~3_combout ),
	.cout());
defparam \nxt_uncomp_subburst_byte_cnt~3 .lut_mask = 16'h0003;
defparam \nxt_uncomp_subburst_byte_cnt~3 .sum_lutc_input = "datac";

cycloneive_lcell_comb \nxt_uncomp_subburst_byte_cnt~4 (
	.dataa(waitrequest_reset_override),
	.datab(nxt_uncomp_subburst_byte_cnt),
	.datac(\nxt_uncomp_subburst_byte_cnt~3_combout ),
	.datad(in_byteen_reg_0),
	.cin(gnd),
	.combout(\nxt_uncomp_subburst_byte_cnt~4_combout ),
	.cout());
defparam \nxt_uncomp_subburst_byte_cnt~4 .lut_mask = 16'hAAEA;
defparam \nxt_uncomp_subburst_byte_cnt~4 .sum_lutc_input = "datac";

cycloneive_lcell_comb \nxt_uncomp_subburst_byte_cnt~5 (
	.dataa(out_valid_reg1),
	.datab(\nxt_uncomp_subburst_byte_cnt~4_combout ),
	.datac(gnd),
	.datad(mem_used_1),
	.cin(gnd),
	.combout(\nxt_uncomp_subburst_byte_cnt~5_combout ),
	.cout());
defparam \nxt_uncomp_subburst_byte_cnt~5 .lut_mask = 16'h0088;
defparam \nxt_uncomp_subburst_byte_cnt~5 .sum_lutc_input = "datac";

cycloneive_lcell_comb \WideOr0~2 (
	.dataa(out_uncomp_byte_cnt_reg_3),
	.datab(\WideOr0~0_combout ),
	.datac(\WideOr0~1_combout ),
	.datad(\nxt_uncomp_subburst_byte_cnt~5_combout ),
	.cin(gnd),
	.combout(\WideOr0~2_combout ),
	.cout());
defparam \WideOr0~2 .lut_mask = 16'h00FE;
defparam \WideOr0~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector3~2 (
	.dataa(\state.ST_UNCOMP_TRANS~q ),
	.datab(\WideOr0~2_combout ),
	.datac(\nxt_uncomp_subburst_byte_cnt~5_combout ),
	.datad(out_byte_cnt_reg_3),
	.cin(gnd),
	.combout(\Selector3~2_combout ),
	.cout());
defparam \Selector3~2 .lut_mask = 16'h88A8;
defparam \Selector3~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~22 (
	.dataa(\nxt_uncomp_subburst_byte_cnt~5_combout ),
	.datab(out_uncomp_byte_cnt_reg_3),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add4~22_combout ),
	.cout(\Add4~23 ));
defparam \Add4~22 .lut_mask = 16'h66DD;
defparam \Add4~22 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~24 (
	.dataa(out_uncomp_byte_cnt_reg_4),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~23 ),
	.combout(\Add4~24_combout ),
	.cout(\Add4~25 ));
defparam \Add4~24 .lut_mask = 16'hA505;
defparam \Add4~24 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add4~26 (
	.dataa(out_uncomp_byte_cnt_reg_5),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~25 ),
	.combout(\Add4~26_combout ),
	.cout(\Add4~27 ));
defparam \Add4~26 .lut_mask = 16'h5AAF;
defparam \Add4~26 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add4~28 (
	.dataa(out_uncomp_byte_cnt_reg_6),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~27 ),
	.combout(\Add4~28_combout ),
	.cout(\Add4~29 ));
defparam \Add4~28 .lut_mask = 16'hA505;
defparam \Add4~28 .sum_lutc_input = "cin";

cycloneive_lcell_comb \WideOr0~3 (
	.dataa(\Add4~22_combout ),
	.datab(\Add4~24_combout ),
	.datac(\Add4~26_combout ),
	.datad(\Add4~28_combout ),
	.cin(gnd),
	.combout(\WideOr0~3_combout ),
	.cout());
defparam \WideOr0~3 .lut_mask = 16'hFFFE;
defparam \WideOr0~3 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~30 (
	.dataa(out_uncomp_byte_cnt_reg_7),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~29 ),
	.combout(\Add4~30_combout ),
	.cout(\Add4~31 ));
defparam \Add4~30 .lut_mask = 16'h5AAF;
defparam \Add4~30 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add4~32 (
	.dataa(out_uncomp_byte_cnt_reg_8),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~31 ),
	.combout(\Add4~32_combout ),
	.cout(\Add4~33 ));
defparam \Add4~32 .lut_mask = 16'hA505;
defparam \Add4~32 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add4~34 (
	.dataa(out_uncomp_byte_cnt_reg_9),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~33 ),
	.combout(\Add4~34_combout ),
	.cout(\Add4~35 ));
defparam \Add4~34 .lut_mask = 16'h5AAF;
defparam \Add4~34 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add4~36 (
	.dataa(out_uncomp_byte_cnt_reg_10),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~35 ),
	.combout(\Add4~36_combout ),
	.cout(\Add4~37 ));
defparam \Add4~36 .lut_mask = 16'hA505;
defparam \Add4~36 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add4~38 (
	.dataa(out_uncomp_byte_cnt_reg_11),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add4~37 ),
	.combout(\Add4~38_combout ),
	.cout());
defparam \Add4~38 .lut_mask = 16'h5A5A;
defparam \Add4~38 .sum_lutc_input = "cin";

cycloneive_lcell_comb \WideOr0~4 (
	.dataa(\Add4~30_combout ),
	.datab(\Add4~32_combout ),
	.datac(\Add4~34_combout ),
	.datad(\Add4~36_combout ),
	.cin(gnd),
	.combout(\WideOr0~4_combout ),
	.cout());
defparam \WideOr0~4 .lut_mask = 16'hFFFE;
defparam \WideOr0~4 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector3~3 (
	.dataa(stateST_UNCOMP_WR_SUBBURST),
	.datab(\WideOr0~3_combout ),
	.datac(\Add4~38_combout ),
	.datad(\WideOr0~4_combout ),
	.cin(gnd),
	.combout(\Selector3~3_combout ),
	.cout());
defparam \Selector3~3 .lut_mask = 16'hAAA8;
defparam \Selector3~3 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector3~4 (
	.dataa(\Selector3~1_combout ),
	.datab(\Selector3~2_combout ),
	.datac(\Selector3~3_combout ),
	.datad(\in_eop_reg~q ),
	.cin(gnd),
	.combout(\Selector3~4_combout ),
	.cout());
defparam \Selector3~4 .lut_mask = 16'hAAFE;
defparam \Selector3~4 .sum_lutc_input = "datac";

dffeas \in_byteen_reg[3] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[67]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(\in_byteen_reg[3]~q ),
	.prn(vcc));
defparam \in_byteen_reg[3] .is_wysiwyg = "true";
defparam \in_byteen_reg[3] .power_up = "low";

cycloneive_lcell_comb \source0_data[68]~30 (
	.dataa(in_narrow_reg1),
	.datab(int_nxt_addr_reg_dly_2),
	.datac(int_nxt_addr_reg_dly_1),
	.datad(gnd),
	.cin(gnd),
	.combout(\source0_data[68]~30_combout ),
	.cout());
defparam \source0_data[68]~30 .lut_mask = 16'hA8A8;
defparam \source0_data[68]~30 .sum_lutc_input = "datac";

cycloneive_lcell_comb \source0_data[68]~31 (
	.dataa(int_nxt_addr_reg_dly_2),
	.datab(int_nxt_addr_reg_dly_1),
	.datac(\ShiftLeft1~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\source0_data[68]~31_combout ),
	.cout());
defparam \source0_data[68]~31 .lut_mask = 16'hBABA;
defparam \source0_data[68]~31 .sum_lutc_input = "datac";

cycloneive_lcell_comb \source0_data[68]~32 (
	.dataa(in_narrow_reg1),
	.datab(\in_byteen_reg[4]~q ),
	.datac(\source0_data[68]~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\source0_data[68]~32_combout ),
	.cout());
defparam \source0_data[68]~32 .lut_mask = 16'hE4E4;
defparam \source0_data[68]~32 .sum_lutc_input = "datac";

cycloneive_lcell_comb \source0_data[70]~34 (
	.dataa(int_nxt_addr_reg_dly_2),
	.datab(int_nxt_addr_reg_dly_1),
	.datac(\WideOr1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\source0_data[70]~34_combout ),
	.cout());
defparam \source0_data[70]~34 .lut_mask = 16'hBABA;
defparam \source0_data[70]~34 .sum_lutc_input = "datac";

cycloneive_lcell_comb \source0_data[70]~35 (
	.dataa(in_narrow_reg1),
	.datab(\in_byteen_reg[6]~q ),
	.datac(\source0_data[70]~34_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\source0_data[70]~35_combout ),
	.cout());
defparam \source0_data[70]~35 .lut_mask = 16'hE4E4;
defparam \source0_data[70]~35 .sum_lutc_input = "datac";

cycloneive_lcell_comb \source0_data[69]~38 (
	.dataa(\in_size_reg[2]~q ),
	.datab(\in_size_reg[1]~q ),
	.datac(\in_size_reg[0]~q ),
	.datad(int_nxt_addr_reg_dly_1),
	.cin(gnd),
	.combout(\source0_data[69]~38_combout ),
	.cout());
defparam \source0_data[69]~38 .lut_mask = 16'hEEEA;
defparam \source0_data[69]~38 .sum_lutc_input = "datac";

cycloneive_lcell_comb \source0_data[69]~39 (
	.dataa(gnd),
	.datab(in_narrow_reg1),
	.datac(\ShiftLeft1~3_combout ),
	.datad(\in_byteen_reg[5]~q ),
	.cin(gnd),
	.combout(\source0_data[69]~39_combout ),
	.cout());
defparam \source0_data[69]~39 .lut_mask = 16'hF3C0;
defparam \source0_data[69]~39 .sum_lutc_input = "datac";

cycloneive_lcell_comb \nxt_in_ready~6 (
	.dataa(in_ready_hold1),
	.datab(\state.ST_UNCOMP_TRANS~q ),
	.datac(stateST_UNCOMP_WR_SUBBURST),
	.datad(\state.ST_COMP_TRANS~q ),
	.cin(gnd),
	.combout(\nxt_in_ready~6_combout ),
	.cout());
defparam \nxt_in_ready~6 .lut_mask = 16'h5556;
defparam \nxt_in_ready~6 .sum_lutc_input = "datac";

cycloneive_lcell_comb \nxt_in_ready~4 (
	.dataa(\state.ST_COMP_TRANS~q ),
	.datab(cp_ready),
	.datac(\new_burst_reg~q ),
	.datad(\nxt_out_eop~0_combout ),
	.cin(gnd),
	.combout(\nxt_in_ready~4_combout ),
	.cout());
defparam \nxt_in_ready~4 .lut_mask = 16'hCCC4;
defparam \nxt_in_ready~4 .sum_lutc_input = "datac";

endmodule

module cycloneiv_altera_merlin_burst_adapter_1 (
	wire_pll7_clk_0,
	in_data_reg_144,
	mem_used_1,
	r_sync_rst,
	in_data_reg_106,
	in_data_reg_107,
	out_valid_reg,
	waitrequest_reset_override,
	int_nxt_addr_reg_dly_1,
	int_nxt_addr_reg_dly_0,
	int_nxt_addr_reg_dly_2,
	ShiftLeft1,
	in_narrow_reg,
	source0_data_67,
	source0_data_65,
	source0_data_69,
	source0_data_68,
	source0_data_70,
	source0_data_66,
	in_byteen_reg_0,
	source0_data_64,
	WideOr0,
	cp_ready,
	nxt_out_eop,
	in_data_reg_145,
	in_data_reg_0,
	int_nxt_addr_reg_dly_3,
	int_nxt_addr_reg_dly_4,
	int_nxt_addr_reg_dly_5,
	int_nxt_addr_reg_dly_6,
	int_nxt_addr_reg_dly_7,
	int_nxt_addr_reg_dly_8,
	int_nxt_addr_reg_dly_9,
	int_nxt_addr_reg_dly_10,
	int_nxt_addr_reg_dly_11,
	in_data_reg_1,
	in_data_reg_2,
	in_data_reg_3,
	in_data_reg_4,
	in_data_reg_5,
	in_data_reg_6,
	in_data_reg_7,
	in_data_reg_8,
	in_data_reg_9,
	in_data_reg_10,
	in_data_reg_11,
	in_data_reg_12,
	in_data_reg_13,
	in_data_reg_14,
	in_data_reg_15,
	in_data_reg_16,
	in_data_reg_17,
	in_data_reg_18,
	in_data_reg_19,
	in_data_reg_20,
	in_data_reg_21,
	in_data_reg_22,
	in_data_reg_23,
	in_data_reg_24,
	in_data_reg_25,
	in_data_reg_26,
	in_data_reg_27,
	in_data_reg_28,
	in_data_reg_29,
	in_data_reg_30,
	in_data_reg_31,
	in_data_reg_32,
	in_data_reg_33,
	in_data_reg_34,
	in_data_reg_35,
	in_data_reg_36,
	in_data_reg_37,
	in_data_reg_38,
	in_data_reg_39,
	in_data_reg_40,
	in_data_reg_41,
	in_data_reg_42,
	in_data_reg_43,
	in_data_reg_44,
	in_data_reg_45,
	in_data_reg_46,
	in_data_reg_47,
	in_data_reg_48,
	in_data_reg_49,
	in_data_reg_50,
	in_data_reg_51,
	in_data_reg_52,
	in_data_reg_53,
	in_data_reg_54,
	in_data_reg_55,
	in_data_reg_56,
	in_data_reg_57,
	in_data_reg_58,
	in_data_reg_59,
	in_data_reg_60,
	in_data_reg_61,
	in_data_reg_62,
	in_data_reg_63,
	out_uncomp_byte_cnt_reg_11,
	stateST_UNCOMP_WR_SUBBURST,
	out_uncomp_byte_cnt_reg_10,
	out_uncomp_byte_cnt_reg_9,
	out_uncomp_byte_cnt_reg_8,
	out_uncomp_byte_cnt_reg_7,
	out_uncomp_byte_cnt_reg_6,
	out_uncomp_byte_cnt_reg_5,
	out_uncomp_byte_cnt_reg_3,
	out_byte_cnt_reg_3,
	out_uncomp_byte_cnt_reg_4,
	saved_grant_0,
	saved_grant_1,
	src_data_144,
	in_ready_hold,
	WideOr1,
	nxt_in_ready,
	out_payload_108,
	src_payload,
	src_payload1,
	nxt_uncomp_subburst_byte_cnt,
	source0_data_691,
	source0_data_701,
	cp_ready1,
	out_payload_75,
	out_payload_751,
	src_data_132,
	src_data_131,
	src_data_130,
	out_payload_74,
	out_payload_741,
	out_payload_76,
	out_payload_761,
	src_data_71,
	src_data_67,
	src_data_65,
	src_data_69,
	src_data_68,
	src_data_70,
	src_data_66,
	src_data_64,
	src_payload_0,
	out_payload_115,
	out_payload_123,
	out_payload_120,
	out_payload_121,
	out_payload_122,
	out_payload_116,
	out_payload_117,
	out_payload_118,
	out_payload_119,
	out_payload_1231,
	out_payload_1201,
	out_payload_1211,
	out_payload_1221,
	out_payload_1151,
	out_payload_1161,
	out_payload_1171,
	out_payload_1181,
	out_payload_1191,
	src_data_145,
	src_payload2,
	out_payload_77,
	out_payload_771,
	out_payload_78,
	out_payload_781,
	out_payload_79,
	out_payload_791,
	out_payload_80,
	out_payload_801,
	out_payload_81,
	out_payload_811,
	out_payload_82,
	out_payload_821,
	out_payload_83,
	out_payload_831,
	out_payload_84,
	out_payload_841,
	out_payload_85,
	out_payload_851,
	src_payload3,
	src_payload4,
	src_payload5,
	src_payload6,
	src_payload7,
	src_payload8,
	src_payload9,
	src_payload10,
	src_payload11,
	src_payload12,
	src_payload13,
	src_payload14,
	src_payload15,
	src_payload16,
	src_payload17,
	src_payload18,
	src_payload19,
	src_payload20,
	src_payload21,
	src_payload22,
	src_payload23,
	src_payload24,
	src_payload25,
	src_payload26,
	src_payload27,
	src_payload28,
	src_payload29,
	src_payload30,
	src_payload31,
	src_payload32,
	src_payload33,
	src_payload34,
	src_payload35,
	src_payload36,
	src_payload37,
	src_payload38,
	src_payload39,
	src_payload40,
	src_payload41,
	src_payload42,
	src_payload43,
	src_payload44,
	src_payload45,
	src_payload46,
	src_payload47,
	src_payload48,
	src_payload49,
	src_payload50,
	src_payload51,
	src_payload52,
	src_payload53,
	src_payload54,
	src_payload55,
	src_payload56,
	src_payload57,
	src_payload58,
	src_payload59,
	src_payload60,
	src_payload61,
	src_payload62,
	src_payload63,
	src_payload64,
	src_payload65,
	src_data_123,
	src_data_122,
	src_data_124,
	src_data_125,
	src_data_126,
	src_data_127,
	src_data_128,
	src_data_129,
	source0_data_71,
	source0_data_671,
	source0_data_681)/* synthesis synthesis_greybox=0 */;
input 	wire_pll7_clk_0;
output 	in_data_reg_144;
input 	mem_used_1;
input 	r_sync_rst;
output 	in_data_reg_106;
output 	in_data_reg_107;
output 	out_valid_reg;
input 	waitrequest_reset_override;
output 	int_nxt_addr_reg_dly_1;
output 	int_nxt_addr_reg_dly_0;
output 	int_nxt_addr_reg_dly_2;
output 	ShiftLeft1;
output 	in_narrow_reg;
output 	source0_data_67;
output 	source0_data_65;
output 	source0_data_69;
output 	source0_data_68;
output 	source0_data_70;
output 	source0_data_66;
output 	in_byteen_reg_0;
output 	source0_data_64;
input 	WideOr0;
input 	cp_ready;
output 	nxt_out_eop;
output 	in_data_reg_145;
output 	in_data_reg_0;
output 	int_nxt_addr_reg_dly_3;
output 	int_nxt_addr_reg_dly_4;
output 	int_nxt_addr_reg_dly_5;
output 	int_nxt_addr_reg_dly_6;
output 	int_nxt_addr_reg_dly_7;
output 	int_nxt_addr_reg_dly_8;
output 	int_nxt_addr_reg_dly_9;
output 	int_nxt_addr_reg_dly_10;
output 	int_nxt_addr_reg_dly_11;
output 	in_data_reg_1;
output 	in_data_reg_2;
output 	in_data_reg_3;
output 	in_data_reg_4;
output 	in_data_reg_5;
output 	in_data_reg_6;
output 	in_data_reg_7;
output 	in_data_reg_8;
output 	in_data_reg_9;
output 	in_data_reg_10;
output 	in_data_reg_11;
output 	in_data_reg_12;
output 	in_data_reg_13;
output 	in_data_reg_14;
output 	in_data_reg_15;
output 	in_data_reg_16;
output 	in_data_reg_17;
output 	in_data_reg_18;
output 	in_data_reg_19;
output 	in_data_reg_20;
output 	in_data_reg_21;
output 	in_data_reg_22;
output 	in_data_reg_23;
output 	in_data_reg_24;
output 	in_data_reg_25;
output 	in_data_reg_26;
output 	in_data_reg_27;
output 	in_data_reg_28;
output 	in_data_reg_29;
output 	in_data_reg_30;
output 	in_data_reg_31;
output 	in_data_reg_32;
output 	in_data_reg_33;
output 	in_data_reg_34;
output 	in_data_reg_35;
output 	in_data_reg_36;
output 	in_data_reg_37;
output 	in_data_reg_38;
output 	in_data_reg_39;
output 	in_data_reg_40;
output 	in_data_reg_41;
output 	in_data_reg_42;
output 	in_data_reg_43;
output 	in_data_reg_44;
output 	in_data_reg_45;
output 	in_data_reg_46;
output 	in_data_reg_47;
output 	in_data_reg_48;
output 	in_data_reg_49;
output 	in_data_reg_50;
output 	in_data_reg_51;
output 	in_data_reg_52;
output 	in_data_reg_53;
output 	in_data_reg_54;
output 	in_data_reg_55;
output 	in_data_reg_56;
output 	in_data_reg_57;
output 	in_data_reg_58;
output 	in_data_reg_59;
output 	in_data_reg_60;
output 	in_data_reg_61;
output 	in_data_reg_62;
output 	in_data_reg_63;
output 	out_uncomp_byte_cnt_reg_11;
output 	stateST_UNCOMP_WR_SUBBURST;
output 	out_uncomp_byte_cnt_reg_10;
output 	out_uncomp_byte_cnt_reg_9;
output 	out_uncomp_byte_cnt_reg_8;
output 	out_uncomp_byte_cnt_reg_7;
output 	out_uncomp_byte_cnt_reg_6;
output 	out_uncomp_byte_cnt_reg_5;
output 	out_uncomp_byte_cnt_reg_3;
output 	out_byte_cnt_reg_3;
output 	out_uncomp_byte_cnt_reg_4;
input 	saved_grant_0;
input 	saved_grant_1;
input 	src_data_144;
input 	in_ready_hold;
input 	WideOr1;
output 	nxt_in_ready;
input 	out_payload_108;
input 	src_payload;
input 	src_payload1;
output 	nxt_uncomp_subburst_byte_cnt;
output 	source0_data_691;
output 	source0_data_701;
input 	cp_ready1;
input 	out_payload_75;
input 	out_payload_751;
input 	src_data_132;
input 	src_data_131;
input 	src_data_130;
input 	out_payload_74;
input 	out_payload_741;
input 	out_payload_76;
input 	out_payload_761;
input 	src_data_71;
input 	src_data_67;
input 	src_data_65;
input 	src_data_69;
input 	src_data_68;
input 	src_data_70;
input 	src_data_66;
input 	src_data_64;
input 	src_payload_0;
input 	out_payload_115;
input 	out_payload_123;
input 	out_payload_120;
input 	out_payload_121;
input 	out_payload_122;
input 	out_payload_116;
input 	out_payload_117;
input 	out_payload_118;
input 	out_payload_119;
input 	out_payload_1231;
input 	out_payload_1201;
input 	out_payload_1211;
input 	out_payload_1221;
input 	out_payload_1151;
input 	out_payload_1161;
input 	out_payload_1171;
input 	out_payload_1181;
input 	out_payload_1191;
input 	src_data_145;
input 	src_payload2;
input 	out_payload_77;
input 	out_payload_771;
input 	out_payload_78;
input 	out_payload_781;
input 	out_payload_79;
input 	out_payload_791;
input 	out_payload_80;
input 	out_payload_801;
input 	out_payload_81;
input 	out_payload_811;
input 	out_payload_82;
input 	out_payload_821;
input 	out_payload_83;
input 	out_payload_831;
input 	out_payload_84;
input 	out_payload_841;
input 	out_payload_85;
input 	out_payload_851;
input 	src_payload3;
input 	src_payload4;
input 	src_payload5;
input 	src_payload6;
input 	src_payload7;
input 	src_payload8;
input 	src_payload9;
input 	src_payload10;
input 	src_payload11;
input 	src_payload12;
input 	src_payload13;
input 	src_payload14;
input 	src_payload15;
input 	src_payload16;
input 	src_payload17;
input 	src_payload18;
input 	src_payload19;
input 	src_payload20;
input 	src_payload21;
input 	src_payload22;
input 	src_payload23;
input 	src_payload24;
input 	src_payload25;
input 	src_payload26;
input 	src_payload27;
input 	src_payload28;
input 	src_payload29;
input 	src_payload30;
input 	src_payload31;
input 	src_payload32;
input 	src_payload33;
input 	src_payload34;
input 	src_payload35;
input 	src_payload36;
input 	src_payload37;
input 	src_payload38;
input 	src_payload39;
input 	src_payload40;
input 	src_payload41;
input 	src_payload42;
input 	src_payload43;
input 	src_payload44;
input 	src_payload45;
input 	src_payload46;
input 	src_payload47;
input 	src_payload48;
input 	src_payload49;
input 	src_payload50;
input 	src_payload51;
input 	src_payload52;
input 	src_payload53;
input 	src_payload54;
input 	src_payload55;
input 	src_payload56;
input 	src_payload57;
input 	src_payload58;
input 	src_payload59;
input 	src_payload60;
input 	src_payload61;
input 	src_payload62;
input 	src_payload63;
input 	src_payload64;
input 	src_payload65;
input 	src_data_123;
input 	src_data_122;
input 	src_data_124;
input 	src_data_125;
input 	src_data_126;
input 	src_data_127;
input 	src_data_128;
input 	src_data_129;
output 	source0_data_71;
output 	source0_data_671;
output 	source0_data_681;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;



cycloneiv_altera_merlin_burst_adapter_13_1_1 \altera_merlin_burst_adapter_13_1.burst_adapter (
	.wire_pll7_clk_0(wire_pll7_clk_0),
	.in_data_reg_144(in_data_reg_144),
	.mem_used_1(mem_used_1),
	.r_sync_rst(r_sync_rst),
	.in_data_reg_106(in_data_reg_106),
	.in_data_reg_107(in_data_reg_107),
	.out_valid_reg1(out_valid_reg),
	.waitrequest_reset_override(waitrequest_reset_override),
	.int_nxt_addr_reg_dly_1(int_nxt_addr_reg_dly_1),
	.int_nxt_addr_reg_dly_0(int_nxt_addr_reg_dly_0),
	.int_nxt_addr_reg_dly_2(int_nxt_addr_reg_dly_2),
	.ShiftLeft1(ShiftLeft1),
	.in_narrow_reg1(in_narrow_reg),
	.source0_data_67(source0_data_67),
	.source0_data_65(source0_data_65),
	.source0_data_69(source0_data_69),
	.source0_data_68(source0_data_68),
	.source0_data_70(source0_data_70),
	.source0_data_66(source0_data_66),
	.in_byteen_reg_0(in_byteen_reg_0),
	.source0_data_64(source0_data_64),
	.WideOr0(WideOr0),
	.cp_ready(cp_ready),
	.nxt_out_eop(nxt_out_eop),
	.in_data_reg_145(in_data_reg_145),
	.in_data_reg_0(in_data_reg_0),
	.int_nxt_addr_reg_dly_3(int_nxt_addr_reg_dly_3),
	.int_nxt_addr_reg_dly_4(int_nxt_addr_reg_dly_4),
	.int_nxt_addr_reg_dly_5(int_nxt_addr_reg_dly_5),
	.int_nxt_addr_reg_dly_6(int_nxt_addr_reg_dly_6),
	.int_nxt_addr_reg_dly_7(int_nxt_addr_reg_dly_7),
	.int_nxt_addr_reg_dly_8(int_nxt_addr_reg_dly_8),
	.int_nxt_addr_reg_dly_9(int_nxt_addr_reg_dly_9),
	.int_nxt_addr_reg_dly_10(int_nxt_addr_reg_dly_10),
	.int_nxt_addr_reg_dly_11(int_nxt_addr_reg_dly_11),
	.in_data_reg_1(in_data_reg_1),
	.in_data_reg_2(in_data_reg_2),
	.in_data_reg_3(in_data_reg_3),
	.in_data_reg_4(in_data_reg_4),
	.in_data_reg_5(in_data_reg_5),
	.in_data_reg_6(in_data_reg_6),
	.in_data_reg_7(in_data_reg_7),
	.in_data_reg_8(in_data_reg_8),
	.in_data_reg_9(in_data_reg_9),
	.in_data_reg_10(in_data_reg_10),
	.in_data_reg_11(in_data_reg_11),
	.in_data_reg_12(in_data_reg_12),
	.in_data_reg_13(in_data_reg_13),
	.in_data_reg_14(in_data_reg_14),
	.in_data_reg_15(in_data_reg_15),
	.in_data_reg_16(in_data_reg_16),
	.in_data_reg_17(in_data_reg_17),
	.in_data_reg_18(in_data_reg_18),
	.in_data_reg_19(in_data_reg_19),
	.in_data_reg_20(in_data_reg_20),
	.in_data_reg_21(in_data_reg_21),
	.in_data_reg_22(in_data_reg_22),
	.in_data_reg_23(in_data_reg_23),
	.in_data_reg_24(in_data_reg_24),
	.in_data_reg_25(in_data_reg_25),
	.in_data_reg_26(in_data_reg_26),
	.in_data_reg_27(in_data_reg_27),
	.in_data_reg_28(in_data_reg_28),
	.in_data_reg_29(in_data_reg_29),
	.in_data_reg_30(in_data_reg_30),
	.in_data_reg_31(in_data_reg_31),
	.in_data_reg_32(in_data_reg_32),
	.in_data_reg_33(in_data_reg_33),
	.in_data_reg_34(in_data_reg_34),
	.in_data_reg_35(in_data_reg_35),
	.in_data_reg_36(in_data_reg_36),
	.in_data_reg_37(in_data_reg_37),
	.in_data_reg_38(in_data_reg_38),
	.in_data_reg_39(in_data_reg_39),
	.in_data_reg_40(in_data_reg_40),
	.in_data_reg_41(in_data_reg_41),
	.in_data_reg_42(in_data_reg_42),
	.in_data_reg_43(in_data_reg_43),
	.in_data_reg_44(in_data_reg_44),
	.in_data_reg_45(in_data_reg_45),
	.in_data_reg_46(in_data_reg_46),
	.in_data_reg_47(in_data_reg_47),
	.in_data_reg_48(in_data_reg_48),
	.in_data_reg_49(in_data_reg_49),
	.in_data_reg_50(in_data_reg_50),
	.in_data_reg_51(in_data_reg_51),
	.in_data_reg_52(in_data_reg_52),
	.in_data_reg_53(in_data_reg_53),
	.in_data_reg_54(in_data_reg_54),
	.in_data_reg_55(in_data_reg_55),
	.in_data_reg_56(in_data_reg_56),
	.in_data_reg_57(in_data_reg_57),
	.in_data_reg_58(in_data_reg_58),
	.in_data_reg_59(in_data_reg_59),
	.in_data_reg_60(in_data_reg_60),
	.in_data_reg_61(in_data_reg_61),
	.in_data_reg_62(in_data_reg_62),
	.in_data_reg_63(in_data_reg_63),
	.out_uncomp_byte_cnt_reg_11(out_uncomp_byte_cnt_reg_11),
	.stateST_UNCOMP_WR_SUBBURST(stateST_UNCOMP_WR_SUBBURST),
	.out_uncomp_byte_cnt_reg_10(out_uncomp_byte_cnt_reg_10),
	.out_uncomp_byte_cnt_reg_9(out_uncomp_byte_cnt_reg_9),
	.out_uncomp_byte_cnt_reg_8(out_uncomp_byte_cnt_reg_8),
	.out_uncomp_byte_cnt_reg_7(out_uncomp_byte_cnt_reg_7),
	.out_uncomp_byte_cnt_reg_6(out_uncomp_byte_cnt_reg_6),
	.out_uncomp_byte_cnt_reg_5(out_uncomp_byte_cnt_reg_5),
	.out_uncomp_byte_cnt_reg_3(out_uncomp_byte_cnt_reg_3),
	.out_byte_cnt_reg_3(out_byte_cnt_reg_3),
	.out_uncomp_byte_cnt_reg_4(out_uncomp_byte_cnt_reg_4),
	.saved_grant_0(saved_grant_0),
	.saved_grant_1(saved_grant_1),
	.sink0_data({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,src_data_145,src_data_144,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,src_data_132,src_data_131,src_data_130,src_data_129,src_data_128,src_data_127,src_data_126,src_data_125,src_data_124,src_data_123,src_data_122,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,src_payload1,src_payload,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,src_data_71,src_data_70,src_data_69,src_data_68,src_data_67,src_data_66,src_data_65,src_data_64,src_payload65,src_payload64,
src_payload63,src_payload62,src_payload61,src_payload60,src_payload59,src_payload58,src_payload57,src_payload56,src_payload55,src_payload54,src_payload53,src_payload52,src_payload51,src_payload50,src_payload49,src_payload48,src_payload47,src_payload46,src_payload45,
src_payload44,src_payload43,src_payload42,src_payload41,src_payload40,src_payload39,src_payload38,src_payload37,src_payload36,src_payload35,src_payload34,src_payload33,src_payload32,src_payload31,src_payload30,src_payload29,src_payload28,src_payload27,src_payload26,
src_payload25,src_payload24,src_payload23,src_payload22,src_payload21,src_payload20,src_payload19,src_payload18,src_payload17,src_payload16,src_payload15,src_payload14,src_payload13,src_payload12,src_payload11,src_payload10,src_payload9,src_payload8,src_payload7,src_payload6,
src_payload5,src_payload4,src_payload3,src_payload2}),
	.in_ready_hold(in_ready_hold),
	.WideOr1(WideOr1),
	.nxt_in_ready(nxt_in_ready),
	.out_payload_108(out_payload_108),
	.nxt_uncomp_subburst_byte_cnt(nxt_uncomp_subburst_byte_cnt),
	.source0_data_691(source0_data_691),
	.source0_data_701(source0_data_701),
	.cp_ready1(cp_ready1),
	.out_payload_75(out_payload_75),
	.out_payload_751(out_payload_751),
	.out_payload_74(out_payload_74),
	.out_payload_741(out_payload_741),
	.out_payload_76(out_payload_76),
	.out_payload_761(out_payload_761),
	.sink0_endofpacket(src_payload_0),
	.out_payload_115(out_payload_115),
	.out_payload_123(out_payload_123),
	.out_payload_120(out_payload_120),
	.out_payload_121(out_payload_121),
	.out_payload_122(out_payload_122),
	.out_payload_116(out_payload_116),
	.out_payload_117(out_payload_117),
	.out_payload_118(out_payload_118),
	.out_payload_119(out_payload_119),
	.out_payload_1231(out_payload_1231),
	.out_payload_1201(out_payload_1201),
	.out_payload_1211(out_payload_1211),
	.out_payload_1221(out_payload_1221),
	.out_payload_1151(out_payload_1151),
	.out_payload_1161(out_payload_1161),
	.out_payload_1171(out_payload_1171),
	.out_payload_1181(out_payload_1181),
	.out_payload_1191(out_payload_1191),
	.out_payload_77(out_payload_77),
	.out_payload_771(out_payload_771),
	.out_payload_78(out_payload_78),
	.out_payload_781(out_payload_781),
	.out_payload_79(out_payload_79),
	.out_payload_791(out_payload_791),
	.out_payload_80(out_payload_80),
	.out_payload_801(out_payload_801),
	.out_payload_81(out_payload_81),
	.out_payload_811(out_payload_811),
	.out_payload_82(out_payload_82),
	.out_payload_821(out_payload_821),
	.out_payload_83(out_payload_83),
	.out_payload_831(out_payload_831),
	.out_payload_84(out_payload_84),
	.out_payload_841(out_payload_841),
	.out_payload_85(out_payload_85),
	.out_payload_851(out_payload_851),
	.source0_data_71(source0_data_71),
	.source0_data_671(source0_data_671),
	.source0_data_681(source0_data_681));

endmodule

module cycloneiv_altera_merlin_burst_adapter_13_1_1 (
	wire_pll7_clk_0,
	in_data_reg_144,
	mem_used_1,
	r_sync_rst,
	in_data_reg_106,
	in_data_reg_107,
	out_valid_reg1,
	waitrequest_reset_override,
	int_nxt_addr_reg_dly_1,
	int_nxt_addr_reg_dly_0,
	int_nxt_addr_reg_dly_2,
	ShiftLeft1,
	in_narrow_reg1,
	source0_data_67,
	source0_data_65,
	source0_data_69,
	source0_data_68,
	source0_data_70,
	source0_data_66,
	in_byteen_reg_0,
	source0_data_64,
	WideOr0,
	cp_ready,
	nxt_out_eop,
	in_data_reg_145,
	in_data_reg_0,
	int_nxt_addr_reg_dly_3,
	int_nxt_addr_reg_dly_4,
	int_nxt_addr_reg_dly_5,
	int_nxt_addr_reg_dly_6,
	int_nxt_addr_reg_dly_7,
	int_nxt_addr_reg_dly_8,
	int_nxt_addr_reg_dly_9,
	int_nxt_addr_reg_dly_10,
	int_nxt_addr_reg_dly_11,
	in_data_reg_1,
	in_data_reg_2,
	in_data_reg_3,
	in_data_reg_4,
	in_data_reg_5,
	in_data_reg_6,
	in_data_reg_7,
	in_data_reg_8,
	in_data_reg_9,
	in_data_reg_10,
	in_data_reg_11,
	in_data_reg_12,
	in_data_reg_13,
	in_data_reg_14,
	in_data_reg_15,
	in_data_reg_16,
	in_data_reg_17,
	in_data_reg_18,
	in_data_reg_19,
	in_data_reg_20,
	in_data_reg_21,
	in_data_reg_22,
	in_data_reg_23,
	in_data_reg_24,
	in_data_reg_25,
	in_data_reg_26,
	in_data_reg_27,
	in_data_reg_28,
	in_data_reg_29,
	in_data_reg_30,
	in_data_reg_31,
	in_data_reg_32,
	in_data_reg_33,
	in_data_reg_34,
	in_data_reg_35,
	in_data_reg_36,
	in_data_reg_37,
	in_data_reg_38,
	in_data_reg_39,
	in_data_reg_40,
	in_data_reg_41,
	in_data_reg_42,
	in_data_reg_43,
	in_data_reg_44,
	in_data_reg_45,
	in_data_reg_46,
	in_data_reg_47,
	in_data_reg_48,
	in_data_reg_49,
	in_data_reg_50,
	in_data_reg_51,
	in_data_reg_52,
	in_data_reg_53,
	in_data_reg_54,
	in_data_reg_55,
	in_data_reg_56,
	in_data_reg_57,
	in_data_reg_58,
	in_data_reg_59,
	in_data_reg_60,
	in_data_reg_61,
	in_data_reg_62,
	in_data_reg_63,
	out_uncomp_byte_cnt_reg_11,
	stateST_UNCOMP_WR_SUBBURST,
	out_uncomp_byte_cnt_reg_10,
	out_uncomp_byte_cnt_reg_9,
	out_uncomp_byte_cnt_reg_8,
	out_uncomp_byte_cnt_reg_7,
	out_uncomp_byte_cnt_reg_6,
	out_uncomp_byte_cnt_reg_5,
	out_uncomp_byte_cnt_reg_3,
	out_byte_cnt_reg_3,
	out_uncomp_byte_cnt_reg_4,
	saved_grant_0,
	saved_grant_1,
	sink0_data,
	in_ready_hold,
	WideOr1,
	nxt_in_ready,
	out_payload_108,
	nxt_uncomp_subburst_byte_cnt,
	source0_data_691,
	source0_data_701,
	cp_ready1,
	out_payload_75,
	out_payload_751,
	out_payload_74,
	out_payload_741,
	out_payload_76,
	out_payload_761,
	sink0_endofpacket,
	out_payload_115,
	out_payload_123,
	out_payload_120,
	out_payload_121,
	out_payload_122,
	out_payload_116,
	out_payload_117,
	out_payload_118,
	out_payload_119,
	out_payload_1231,
	out_payload_1201,
	out_payload_1211,
	out_payload_1221,
	out_payload_1151,
	out_payload_1161,
	out_payload_1171,
	out_payload_1181,
	out_payload_1191,
	out_payload_77,
	out_payload_771,
	out_payload_78,
	out_payload_781,
	out_payload_79,
	out_payload_791,
	out_payload_80,
	out_payload_801,
	out_payload_81,
	out_payload_811,
	out_payload_82,
	out_payload_821,
	out_payload_83,
	out_payload_831,
	out_payload_84,
	out_payload_841,
	out_payload_85,
	out_payload_851,
	source0_data_71,
	source0_data_671,
	source0_data_681)/* synthesis synthesis_greybox=0 */;
input 	wire_pll7_clk_0;
output 	in_data_reg_144;
input 	mem_used_1;
input 	r_sync_rst;
output 	in_data_reg_106;
output 	in_data_reg_107;
output 	out_valid_reg1;
input 	waitrequest_reset_override;
output 	int_nxt_addr_reg_dly_1;
output 	int_nxt_addr_reg_dly_0;
output 	int_nxt_addr_reg_dly_2;
output 	ShiftLeft1;
output 	in_narrow_reg1;
output 	source0_data_67;
output 	source0_data_65;
output 	source0_data_69;
output 	source0_data_68;
output 	source0_data_70;
output 	source0_data_66;
output 	in_byteen_reg_0;
output 	source0_data_64;
input 	WideOr0;
input 	cp_ready;
output 	nxt_out_eop;
output 	in_data_reg_145;
output 	in_data_reg_0;
output 	int_nxt_addr_reg_dly_3;
output 	int_nxt_addr_reg_dly_4;
output 	int_nxt_addr_reg_dly_5;
output 	int_nxt_addr_reg_dly_6;
output 	int_nxt_addr_reg_dly_7;
output 	int_nxt_addr_reg_dly_8;
output 	int_nxt_addr_reg_dly_9;
output 	int_nxt_addr_reg_dly_10;
output 	int_nxt_addr_reg_dly_11;
output 	in_data_reg_1;
output 	in_data_reg_2;
output 	in_data_reg_3;
output 	in_data_reg_4;
output 	in_data_reg_5;
output 	in_data_reg_6;
output 	in_data_reg_7;
output 	in_data_reg_8;
output 	in_data_reg_9;
output 	in_data_reg_10;
output 	in_data_reg_11;
output 	in_data_reg_12;
output 	in_data_reg_13;
output 	in_data_reg_14;
output 	in_data_reg_15;
output 	in_data_reg_16;
output 	in_data_reg_17;
output 	in_data_reg_18;
output 	in_data_reg_19;
output 	in_data_reg_20;
output 	in_data_reg_21;
output 	in_data_reg_22;
output 	in_data_reg_23;
output 	in_data_reg_24;
output 	in_data_reg_25;
output 	in_data_reg_26;
output 	in_data_reg_27;
output 	in_data_reg_28;
output 	in_data_reg_29;
output 	in_data_reg_30;
output 	in_data_reg_31;
output 	in_data_reg_32;
output 	in_data_reg_33;
output 	in_data_reg_34;
output 	in_data_reg_35;
output 	in_data_reg_36;
output 	in_data_reg_37;
output 	in_data_reg_38;
output 	in_data_reg_39;
output 	in_data_reg_40;
output 	in_data_reg_41;
output 	in_data_reg_42;
output 	in_data_reg_43;
output 	in_data_reg_44;
output 	in_data_reg_45;
output 	in_data_reg_46;
output 	in_data_reg_47;
output 	in_data_reg_48;
output 	in_data_reg_49;
output 	in_data_reg_50;
output 	in_data_reg_51;
output 	in_data_reg_52;
output 	in_data_reg_53;
output 	in_data_reg_54;
output 	in_data_reg_55;
output 	in_data_reg_56;
output 	in_data_reg_57;
output 	in_data_reg_58;
output 	in_data_reg_59;
output 	in_data_reg_60;
output 	in_data_reg_61;
output 	in_data_reg_62;
output 	in_data_reg_63;
output 	out_uncomp_byte_cnt_reg_11;
output 	stateST_UNCOMP_WR_SUBBURST;
output 	out_uncomp_byte_cnt_reg_10;
output 	out_uncomp_byte_cnt_reg_9;
output 	out_uncomp_byte_cnt_reg_8;
output 	out_uncomp_byte_cnt_reg_7;
output 	out_uncomp_byte_cnt_reg_6;
output 	out_uncomp_byte_cnt_reg_5;
output 	out_uncomp_byte_cnt_reg_3;
output 	out_byte_cnt_reg_3;
output 	out_uncomp_byte_cnt_reg_4;
input 	saved_grant_0;
input 	saved_grant_1;
input 	[157:0] sink0_data;
input 	in_ready_hold;
input 	WideOr1;
output 	nxt_in_ready;
input 	out_payload_108;
output 	nxt_uncomp_subburst_byte_cnt;
output 	source0_data_691;
output 	source0_data_701;
input 	cp_ready1;
input 	out_payload_75;
input 	out_payload_751;
input 	out_payload_74;
input 	out_payload_741;
input 	out_payload_76;
input 	out_payload_761;
input 	sink0_endofpacket;
input 	out_payload_115;
input 	out_payload_123;
input 	out_payload_120;
input 	out_payload_121;
input 	out_payload_122;
input 	out_payload_116;
input 	out_payload_117;
input 	out_payload_118;
input 	out_payload_119;
input 	out_payload_1231;
input 	out_payload_1201;
input 	out_payload_1211;
input 	out_payload_1221;
input 	out_payload_1151;
input 	out_payload_1161;
input 	out_payload_1171;
input 	out_payload_1181;
input 	out_payload_1191;
input 	out_payload_77;
input 	out_payload_771;
input 	out_payload_78;
input 	out_payload_781;
input 	out_payload_79;
input 	out_payload_791;
input 	out_payload_80;
input 	out_payload_801;
input 	out_payload_81;
input 	out_payload_811;
input 	out_payload_82;
input 	out_payload_821;
input 	out_payload_83;
input 	out_payload_831;
input 	out_payload_84;
input 	out_payload_841;
input 	out_payload_85;
input 	out_payload_851;
output 	source0_data_71;
output 	source0_data_671;
output 	source0_data_681;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \NON_PIPELINED_INPUTS.load_next_cmd~combout ;
wire \WideNor0~0_combout ;
wire \WideNor0~1_combout ;
wire \WideNor0~2_combout ;
wire \WideNor0~3_combout ;
wire \WideNor0~4_combout ;
wire \WideNor0~5_combout ;
wire \WideNor0~6_combout ;
wire \in_bytecount_reg_zero~q ;
wire \Add1~0_combout ;
wire \load_next_out_cmd~combout ;
wire \int_bytes_remaining_reg[3]~q ;
wire \Add1~1_combout ;
wire \Add1~3_combout ;
wire \Add1~4_combout ;
wire \int_bytes_remaining_reg[4]~q ;
wire \Add1~2 ;
wire \Add1~5_combout ;
wire \Add1~7_combout ;
wire \Add1~8_combout ;
wire \int_bytes_remaining_reg[5]~q ;
wire \Add1~6 ;
wire \Add1~9_combout ;
wire \Add1~11_combout ;
wire \Add1~12_combout ;
wire \int_bytes_remaining_reg[6]~q ;
wire \Add1~10 ;
wire \Add1~13_combout ;
wire \Add1~15_combout ;
wire \Equal0~0_combout ;
wire \Add1~16_combout ;
wire \int_bytes_remaining_reg[7]~q ;
wire \Add1~14 ;
wire \Add1~17_combout ;
wire \Add1~19_combout ;
wire \Add1~20_combout ;
wire \int_bytes_remaining_reg[8]~q ;
wire \Add1~18 ;
wire \Add1~21_combout ;
wire \Add1~23_combout ;
wire \Add1~24_combout ;
wire \int_bytes_remaining_reg[9]~q ;
wire \Add1~22 ;
wire \Add1~25_combout ;
wire \Add1~27_combout ;
wire \Add1~28_combout ;
wire \int_bytes_remaining_reg[10]~q ;
wire \Add1~26 ;
wire \Add1~29_combout ;
wire \Add1~31_combout ;
wire \Equal0~1_combout ;
wire \Add1~32_combout ;
wire \int_bytes_remaining_reg[11]~q ;
wire \Add1~30 ;
wire \Add1~33_combout ;
wire \Add1~35_combout ;
wire \new_burst_reg~0_combout ;
wire \new_burst_reg~q ;
wire \nxt_out_eop~0_combout ;
wire \nxt_out_eop~1_combout ;
wire \Selector3~0_combout ;
wire \Selector1~4_combout ;
wire \in_valid~combout ;
wire \Add4~2_combout ;
wire \nxt_uncomp_subburst_byte_cnt~1_combout ;
wire \nxt_uncomp_subburst_byte_cnt~2_combout ;
wire \Add4~4 ;
wire \Add4~6 ;
wire \Add4~8 ;
wire \Add4~10 ;
wire \Add4~12 ;
wire \Add4~14 ;
wire \Add4~16 ;
wire \Add4~18 ;
wire \Add4~19_combout ;
wire \Add4~21_combout ;
wire \Selector0~0_combout ;
wire \Selector0~1_combout ;
wire \state.ST_IDLE~q ;
wire \Selector2~4_combout ;
wire \Selector2~5_combout ;
wire \Selector2~10_combout ;
wire \Add4~42_combout ;
wire \Add4~15_combout ;
wire \Add4~43_combout ;
wire \Add4~44_combout ;
wire \Add4~13_combout ;
wire \Add4~45_combout ;
wire \Add4~46_combout ;
wire \Add4~11_combout ;
wire \Add4~47_combout ;
wire \Selector2~6_combout ;
wire \Add4~50_combout ;
wire \Add4~7_combout ;
wire \Add4~51_combout ;
wire \Add4~54_combout ;
wire \Add4~5_combout ;
wire \Add4~55_combout ;
wire \Add4~52_combout ;
wire \Add4~3_combout ;
wire \Add4~53_combout ;
wire \Add4~48_combout ;
wire \Add4~9_combout ;
wire \Add4~49_combout ;
wire \Add4~40_combout ;
wire \Add4~17_combout ;
wire \Add4~41_combout ;
wire \Selector2~7_combout ;
wire \Selector2~8_combout ;
wire \Selector2~9_combout ;
wire \state.ST_UNCOMP_TRANS~q ;
wire \nxt_in_ready~0_combout ;
wire \Selector1~2_combout ;
wire \Selector1~3_combout ;
wire \state.ST_COMP_TRANS~q ;
wire \nxt_out_valid~2_combout ;
wire \nxt_out_valid~3_combout ;
wire \in_burstwrap_reg[1]~q ;
wire \nxt_addr[1]~combout ;
wire \int_nxt_addr_reg[1]~q ;
wire \in_size_reg[0]~q ;
wire \d0_in_size[0]~1_combout ;
wire \in_size_reg[1]~q ;
wire \d0_in_size[1]~0_combout ;
wire \in_size_reg[2]~q ;
wire \d0_in_size[2]~2_combout ;
wire \ShiftLeft0~0_combout ;
wire \int_byte_cnt_narrow_reg[1]~q ;
wire \ShiftLeft0~1_combout ;
wire \int_byte_cnt_narrow_reg[0]~q ;
wire \Add0~1 ;
wire \Add0~2_combout ;
wire \d0_int_nxt_addr[1]~2_combout ;
wire \d0_int_nxt_addr[1]~3_combout ;
wire \d0_int_nxt_addr[1]~39_combout ;
wire \d0_int_nxt_addr[1]~4_combout ;
wire \in_burstwrap_reg[0]~q ;
wire \nxt_addr[0]~combout ;
wire \int_nxt_addr_reg[0]~q ;
wire \Add0~0_combout ;
wire \d0_int_nxt_addr[0]~5_combout ;
wire \d0_int_nxt_addr[0]~6_combout ;
wire \d0_int_nxt_addr[0]~7_combout ;
wire \in_burstwrap_reg[2]~q ;
wire \nxt_addr[2]~combout ;
wire \int_nxt_addr_reg[2]~q ;
wire \ShiftLeft0~2_combout ;
wire \int_byte_cnt_narrow_reg[2]~q ;
wire \Add0~3 ;
wire \Add0~4_combout ;
wire \d0_int_nxt_addr[2]~8_combout ;
wire \d0_int_nxt_addr[2]~9_combout ;
wire \d0_int_nxt_addr[2]~10_combout ;
wire \d0_int_nxt_addr[2]~11_combout ;
wire \ShiftLeft1~0_combout ;
wire \WideOr1~0_combout ;
wire \ShiftLeft1~1_combout ;
wire \Decoder1~0_combout ;
wire \LessThan0~0_combout ;
wire \source0_data[64]~14_combout ;
wire \in_byteen_reg[1]~q ;
wire \always12~0_combout ;
wire \source0_data[69]~16_combout ;
wire \in_byteen_reg[5]~q ;
wire \source0_data[66]~17_combout ;
wire \source0_data[69]~18_combout ;
wire \ShiftLeft1~3_combout ;
wire \in_byteen_reg[4]~q ;
wire \ShiftLeft1~4_combout ;
wire \ShiftLeft1~5_combout ;
wire \source0_data[68]~20_combout ;
wire \ShiftLeft1~6_combout ;
wire \in_byteen_reg[6]~q ;
wire \source0_data[70]~22_combout ;
wire \ShiftLeft1~7_combout ;
wire \in_byteen_reg[2]~q ;
wire \in_eop_reg~q ;
wire \in_burstwrap_reg[3]~q ;
wire \nxt_addr[3]~combout ;
wire \int_nxt_addr_reg[3]~q ;
wire \ShiftLeft0~3_combout ;
wire \int_byte_cnt_narrow_reg[3]~q ;
wire \Add0~5 ;
wire \Add0~6_combout ;
wire \d0_int_nxt_addr[3]~12_combout ;
wire \d0_int_nxt_addr[3]~13_combout ;
wire \d0_int_nxt_addr[3]~14_combout ;
wire \in_burstwrap_reg[4]~q ;
wire \nxt_addr[4]~combout ;
wire \int_nxt_addr_reg[4]~q ;
wire \ShiftLeft0~4_combout ;
wire \int_byte_cnt_narrow_reg[4]~q ;
wire \Add0~7 ;
wire \Add0~8_combout ;
wire \d0_int_nxt_addr[4]~15_combout ;
wire \d0_int_nxt_addr[4]~16_combout ;
wire \d0_int_nxt_addr[4]~17_combout ;
wire \in_burstwrap_reg[5]~q ;
wire \nxt_addr[5]~combout ;
wire \int_nxt_addr_reg[5]~q ;
wire \ShiftLeft0~5_combout ;
wire \int_byte_cnt_narrow_reg[5]~q ;
wire \Add0~9 ;
wire \Add0~10_combout ;
wire \d0_int_nxt_addr[5]~18_combout ;
wire \d0_int_nxt_addr[5]~19_combout ;
wire \d0_int_nxt_addr[5]~20_combout ;
wire \in_burstwrap_reg[6]~q ;
wire \nxt_addr[6]~combout ;
wire \int_nxt_addr_reg[6]~q ;
wire \ShiftLeft0~6_combout ;
wire \int_byte_cnt_narrow_reg[6]~q ;
wire \Add0~11 ;
wire \Add0~12_combout ;
wire \d0_int_nxt_addr[6]~21_combout ;
wire \d0_int_nxt_addr[6]~22_combout ;
wire \d0_int_nxt_addr[6]~23_combout ;
wire \in_burstwrap_reg[7]~q ;
wire \nxt_addr[7]~combout ;
wire \int_nxt_addr_reg[7]~q ;
wire \ShiftLeft0~7_combout ;
wire \int_byte_cnt_narrow_reg[7]~q ;
wire \Add0~13 ;
wire \Add0~14_combout ;
wire \d0_int_nxt_addr[7]~24_combout ;
wire \d0_int_nxt_addr[7]~25_combout ;
wire \d0_int_nxt_addr[7]~26_combout ;
wire \nxt_addr[8]~combout ;
wire \int_nxt_addr_reg[8]~q ;
wire \Add0~15 ;
wire \Add0~16_combout ;
wire \d0_int_nxt_addr[8]~27_combout ;
wire \d0_int_nxt_addr[8]~28_combout ;
wire \d0_int_nxt_addr[8]~29_combout ;
wire \nxt_addr[9]~combout ;
wire \int_nxt_addr_reg[9]~q ;
wire \Add0~17 ;
wire \Add0~18_combout ;
wire \d0_int_nxt_addr[9]~30_combout ;
wire \d0_int_nxt_addr[9]~31_combout ;
wire \d0_int_nxt_addr[9]~32_combout ;
wire \nxt_addr[10]~combout ;
wire \int_nxt_addr_reg[10]~q ;
wire \Add0~19 ;
wire \Add0~20_combout ;
wire \d0_int_nxt_addr[10]~33_combout ;
wire \d0_int_nxt_addr[10]~34_combout ;
wire \d0_int_nxt_addr[10]~35_combout ;
wire \nxt_addr[11]~combout ;
wire \int_nxt_addr_reg[11]~q ;
wire \Add0~21 ;
wire \Add0~22_combout ;
wire \d0_int_nxt_addr[11]~36_combout ;
wire \d0_int_nxt_addr[11]~37_combout ;
wire \d0_int_nxt_addr[11]~38_combout ;
wire \Selector3~1_combout ;
wire \WideOr0~0_combout ;
wire \WideOr0~1_combout ;
wire \nxt_uncomp_subburst_byte_cnt~3_combout ;
wire \nxt_uncomp_subburst_byte_cnt~4_combout ;
wire \nxt_uncomp_subburst_byte_cnt~5_combout ;
wire \WideOr0~2_combout ;
wire \Selector3~2_combout ;
wire \Add4~22_combout ;
wire \Add4~23 ;
wire \Add4~24_combout ;
wire \Add4~25 ;
wire \Add4~26_combout ;
wire \Add4~27 ;
wire \Add4~28_combout ;
wire \WideOr0~3_combout ;
wire \Add4~29 ;
wire \Add4~31 ;
wire \Add4~33 ;
wire \Add4~35 ;
wire \Add4~37 ;
wire \Add4~38_combout ;
wire \Add4~30_combout ;
wire \Add4~32_combout ;
wire \Add4~34_combout ;
wire \Add4~36_combout ;
wire \WideOr0~4_combout ;
wire \Selector3~3_combout ;
wire \Selector3~4_combout ;
wire \nxt_in_ready~1_combout ;
wire \nxt_in_ready~2_combout ;
wire \in_byteen_reg[7]~q ;
wire \in_byteen_reg[3]~q ;
wire \source0_data[69]~26_combout ;
wire \source0_data[69]~27_combout ;
wire \source0_data[69]~28_combout ;
wire \source0_data[70]~31_combout ;
wire \source0_data[68]~30_combout ;
wire \source0_data[68]~35_combout ;


dffeas \in_data_reg[144] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[144]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_144),
	.prn(vcc));
defparam \in_data_reg[144] .is_wysiwyg = "true";
defparam \in_data_reg[144] .power_up = "low";

dffeas \in_data_reg[106] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[106]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_106),
	.prn(vcc));
defparam \in_data_reg[106] .is_wysiwyg = "true";
defparam \in_data_reg[106] .power_up = "low";

dffeas \in_data_reg[107] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[107]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_107),
	.prn(vcc));
defparam \in_data_reg[107] .is_wysiwyg = "true";
defparam \in_data_reg[107] .power_up = "low";

dffeas out_valid_reg(
	.clk(wire_pll7_clk_0),
	.d(\nxt_out_valid~3_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(out_valid_reg1),
	.prn(vcc));
defparam out_valid_reg.is_wysiwyg = "true";
defparam out_valid_reg.power_up = "low";

dffeas \int_nxt_addr_reg_dly[1] (
	.clk(wire_pll7_clk_0),
	.d(\d0_int_nxt_addr[1]~4_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(int_nxt_addr_reg_dly_1),
	.prn(vcc));
defparam \int_nxt_addr_reg_dly[1] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg_dly[1] .power_up = "low";

dffeas \int_nxt_addr_reg_dly[0] (
	.clk(wire_pll7_clk_0),
	.d(\d0_int_nxt_addr[0]~7_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(int_nxt_addr_reg_dly_0),
	.prn(vcc));
defparam \int_nxt_addr_reg_dly[0] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg_dly[0] .power_up = "low";

dffeas \int_nxt_addr_reg_dly[2] (
	.clk(wire_pll7_clk_0),
	.d(\d0_int_nxt_addr[2]~11_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(int_nxt_addr_reg_dly_2),
	.prn(vcc));
defparam \int_nxt_addr_reg_dly[2] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg_dly[2] .power_up = "low";

cycloneive_lcell_comb \ShiftLeft1~2 (
	.dataa(\ShiftLeft1~1_combout ),
	.datab(int_nxt_addr_reg_dly_2),
	.datac(\Decoder1~0_combout ),
	.datad(int_nxt_addr_reg_dly_1),
	.cin(gnd),
	.combout(ShiftLeft1),
	.cout());
defparam \ShiftLeft1~2 .lut_mask = 16'hAAAE;
defparam \ShiftLeft1~2 .sum_lutc_input = "datac";

dffeas in_narrow_reg(
	.clk(wire_pll7_clk_0),
	.d(\LessThan0~0_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_narrow_reg1),
	.prn(vcc));
defparam in_narrow_reg.is_wysiwyg = "true";
defparam in_narrow_reg.power_up = "low";

cycloneive_lcell_comb \source0_data[67]~13 (
	.dataa(\ShiftLeft1~0_combout ),
	.datab(int_nxt_addr_reg_dly_1),
	.datac(\Decoder1~0_combout ),
	.datad(int_nxt_addr_reg_dly_2),
	.cin(gnd),
	.combout(source0_data_67),
	.cout());
defparam \source0_data[67]~13 .lut_mask = 16'h008B;
defparam \source0_data[67]~13 .sum_lutc_input = "datac";

cycloneive_lcell_comb \source0_data[65]~15 (
	.dataa(\ShiftLeft1~0_combout ),
	.datab(\source0_data[64]~14_combout ),
	.datac(\in_byteen_reg[1]~q ),
	.datad(\always12~0_combout ),
	.cin(gnd),
	.combout(source0_data_65),
	.cout());
defparam \source0_data[65]~15 .lut_mask = 16'h88F0;
defparam \source0_data[65]~15 .sum_lutc_input = "datac";

cycloneive_lcell_comb \source0_data[69]~19 (
	.dataa(\Decoder1~0_combout ),
	.datab(\source0_data[69]~16_combout ),
	.datac(\source0_data[69]~18_combout ),
	.datad(\ShiftLeft1~3_combout ),
	.cin(gnd),
	.combout(source0_data_69),
	.cout());
defparam \source0_data[69]~19 .lut_mask = 16'hF434;
defparam \source0_data[69]~19 .sum_lutc_input = "datac";

cycloneive_lcell_comb \source0_data[68]~21 (
	.dataa(\in_byteen_reg[4]~q ),
	.datab(\source0_data[66]~17_combout ),
	.datac(\source0_data[68]~20_combout ),
	.datad(\ShiftLeft1~6_combout ),
	.cin(gnd),
	.combout(source0_data_68),
	.cout());
defparam \source0_data[68]~21 .lut_mask = 16'hC2F2;
defparam \source0_data[68]~21 .sum_lutc_input = "datac";

cycloneive_lcell_comb \source0_data[70]~23 (
	.dataa(\ShiftLeft1~5_combout ),
	.datab(\source0_data[69]~16_combout ),
	.datac(\source0_data[70]~22_combout ),
	.datad(\ShiftLeft1~7_combout ),
	.cin(gnd),
	.combout(source0_data_70),
	.cout());
defparam \source0_data[70]~23 .lut_mask = 16'hF838;
defparam \source0_data[70]~23 .sum_lutc_input = "datac";

cycloneive_lcell_comb \source0_data[66]~24 (
	.dataa(\source0_data[66]~17_combout ),
	.datab(\ShiftLeft1~7_combout ),
	.datac(\in_byteen_reg[2]~q ),
	.datad(\always12~0_combout ),
	.cin(gnd),
	.combout(source0_data_66),
	.cout());
defparam \source0_data[66]~24 .lut_mask = 16'h88F8;
defparam \source0_data[66]~24 .sum_lutc_input = "datac";

dffeas \in_byteen_reg[0] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[64]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_byteen_reg_0),
	.prn(vcc));
defparam \in_byteen_reg[0] .is_wysiwyg = "true";
defparam \in_byteen_reg[0] .power_up = "low";

cycloneive_lcell_comb \source0_data[64]~25 (
	.dataa(in_byteen_reg_0),
	.datab(\source0_data[64]~14_combout ),
	.datac(\always12~0_combout ),
	.datad(int_nxt_addr_reg_dly_0),
	.cin(gnd),
	.combout(source0_data_64),
	.cout());
defparam \source0_data[64]~25 .lut_mask = 16'h0ACA;
defparam \source0_data[64]~25 .sum_lutc_input = "datac";

cycloneive_lcell_comb \nxt_out_eop~2 (
	.dataa(\in_eop_reg~q ),
	.datab(\state.ST_COMP_TRANS~q ),
	.datac(\nxt_out_eop~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(nxt_out_eop),
	.cout());
defparam \nxt_out_eop~2 .lut_mask = 16'hE2E2;
defparam \nxt_out_eop~2 .sum_lutc_input = "datac";

dffeas \in_data_reg[145] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[145]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_145),
	.prn(vcc));
defparam \in_data_reg[145] .is_wysiwyg = "true";
defparam \in_data_reg[145] .power_up = "low";

dffeas \in_data_reg[0] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[0]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_0),
	.prn(vcc));
defparam \in_data_reg[0] .is_wysiwyg = "true";
defparam \in_data_reg[0] .power_up = "low";

dffeas \int_nxt_addr_reg_dly[3] (
	.clk(wire_pll7_clk_0),
	.d(\d0_int_nxt_addr[3]~14_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(int_nxt_addr_reg_dly_3),
	.prn(vcc));
defparam \int_nxt_addr_reg_dly[3] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg_dly[3] .power_up = "low";

dffeas \int_nxt_addr_reg_dly[4] (
	.clk(wire_pll7_clk_0),
	.d(\d0_int_nxt_addr[4]~17_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(int_nxt_addr_reg_dly_4),
	.prn(vcc));
defparam \int_nxt_addr_reg_dly[4] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg_dly[4] .power_up = "low";

dffeas \int_nxt_addr_reg_dly[5] (
	.clk(wire_pll7_clk_0),
	.d(\d0_int_nxt_addr[5]~20_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(int_nxt_addr_reg_dly_5),
	.prn(vcc));
defparam \int_nxt_addr_reg_dly[5] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg_dly[5] .power_up = "low";

dffeas \int_nxt_addr_reg_dly[6] (
	.clk(wire_pll7_clk_0),
	.d(\d0_int_nxt_addr[6]~23_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(int_nxt_addr_reg_dly_6),
	.prn(vcc));
defparam \int_nxt_addr_reg_dly[6] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg_dly[6] .power_up = "low";

dffeas \int_nxt_addr_reg_dly[7] (
	.clk(wire_pll7_clk_0),
	.d(\d0_int_nxt_addr[7]~26_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(int_nxt_addr_reg_dly_7),
	.prn(vcc));
defparam \int_nxt_addr_reg_dly[7] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg_dly[7] .power_up = "low";

dffeas \int_nxt_addr_reg_dly[8] (
	.clk(wire_pll7_clk_0),
	.d(\d0_int_nxt_addr[8]~29_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(int_nxt_addr_reg_dly_8),
	.prn(vcc));
defparam \int_nxt_addr_reg_dly[8] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg_dly[8] .power_up = "low";

dffeas \int_nxt_addr_reg_dly[9] (
	.clk(wire_pll7_clk_0),
	.d(\d0_int_nxt_addr[9]~32_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(int_nxt_addr_reg_dly_9),
	.prn(vcc));
defparam \int_nxt_addr_reg_dly[9] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg_dly[9] .power_up = "low";

dffeas \int_nxt_addr_reg_dly[10] (
	.clk(wire_pll7_clk_0),
	.d(\d0_int_nxt_addr[10]~35_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(int_nxt_addr_reg_dly_10),
	.prn(vcc));
defparam \int_nxt_addr_reg_dly[10] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg_dly[10] .power_up = "low";

dffeas \int_nxt_addr_reg_dly[11] (
	.clk(wire_pll7_clk_0),
	.d(\d0_int_nxt_addr[11]~38_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(int_nxt_addr_reg_dly_11),
	.prn(vcc));
defparam \int_nxt_addr_reg_dly[11] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg_dly[11] .power_up = "low";

dffeas \in_data_reg[1] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[1]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_1),
	.prn(vcc));
defparam \in_data_reg[1] .is_wysiwyg = "true";
defparam \in_data_reg[1] .power_up = "low";

dffeas \in_data_reg[2] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[2]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_2),
	.prn(vcc));
defparam \in_data_reg[2] .is_wysiwyg = "true";
defparam \in_data_reg[2] .power_up = "low";

dffeas \in_data_reg[3] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[3]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_3),
	.prn(vcc));
defparam \in_data_reg[3] .is_wysiwyg = "true";
defparam \in_data_reg[3] .power_up = "low";

dffeas \in_data_reg[4] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[4]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_4),
	.prn(vcc));
defparam \in_data_reg[4] .is_wysiwyg = "true";
defparam \in_data_reg[4] .power_up = "low";

dffeas \in_data_reg[5] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[5]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_5),
	.prn(vcc));
defparam \in_data_reg[5] .is_wysiwyg = "true";
defparam \in_data_reg[5] .power_up = "low";

dffeas \in_data_reg[6] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[6]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_6),
	.prn(vcc));
defparam \in_data_reg[6] .is_wysiwyg = "true";
defparam \in_data_reg[6] .power_up = "low";

dffeas \in_data_reg[7] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[7]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_7),
	.prn(vcc));
defparam \in_data_reg[7] .is_wysiwyg = "true";
defparam \in_data_reg[7] .power_up = "low";

dffeas \in_data_reg[8] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[8]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_8),
	.prn(vcc));
defparam \in_data_reg[8] .is_wysiwyg = "true";
defparam \in_data_reg[8] .power_up = "low";

dffeas \in_data_reg[9] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[9]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_9),
	.prn(vcc));
defparam \in_data_reg[9] .is_wysiwyg = "true";
defparam \in_data_reg[9] .power_up = "low";

dffeas \in_data_reg[10] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[10]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_10),
	.prn(vcc));
defparam \in_data_reg[10] .is_wysiwyg = "true";
defparam \in_data_reg[10] .power_up = "low";

dffeas \in_data_reg[11] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[11]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_11),
	.prn(vcc));
defparam \in_data_reg[11] .is_wysiwyg = "true";
defparam \in_data_reg[11] .power_up = "low";

dffeas \in_data_reg[12] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[12]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_12),
	.prn(vcc));
defparam \in_data_reg[12] .is_wysiwyg = "true";
defparam \in_data_reg[12] .power_up = "low";

dffeas \in_data_reg[13] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[13]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_13),
	.prn(vcc));
defparam \in_data_reg[13] .is_wysiwyg = "true";
defparam \in_data_reg[13] .power_up = "low";

dffeas \in_data_reg[14] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[14]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_14),
	.prn(vcc));
defparam \in_data_reg[14] .is_wysiwyg = "true";
defparam \in_data_reg[14] .power_up = "low";

dffeas \in_data_reg[15] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[15]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_15),
	.prn(vcc));
defparam \in_data_reg[15] .is_wysiwyg = "true";
defparam \in_data_reg[15] .power_up = "low";

dffeas \in_data_reg[16] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[16]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_16),
	.prn(vcc));
defparam \in_data_reg[16] .is_wysiwyg = "true";
defparam \in_data_reg[16] .power_up = "low";

dffeas \in_data_reg[17] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[17]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_17),
	.prn(vcc));
defparam \in_data_reg[17] .is_wysiwyg = "true";
defparam \in_data_reg[17] .power_up = "low";

dffeas \in_data_reg[18] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[18]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_18),
	.prn(vcc));
defparam \in_data_reg[18] .is_wysiwyg = "true";
defparam \in_data_reg[18] .power_up = "low";

dffeas \in_data_reg[19] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[19]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_19),
	.prn(vcc));
defparam \in_data_reg[19] .is_wysiwyg = "true";
defparam \in_data_reg[19] .power_up = "low";

dffeas \in_data_reg[20] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[20]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_20),
	.prn(vcc));
defparam \in_data_reg[20] .is_wysiwyg = "true";
defparam \in_data_reg[20] .power_up = "low";

dffeas \in_data_reg[21] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[21]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_21),
	.prn(vcc));
defparam \in_data_reg[21] .is_wysiwyg = "true";
defparam \in_data_reg[21] .power_up = "low";

dffeas \in_data_reg[22] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[22]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_22),
	.prn(vcc));
defparam \in_data_reg[22] .is_wysiwyg = "true";
defparam \in_data_reg[22] .power_up = "low";

dffeas \in_data_reg[23] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[23]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_23),
	.prn(vcc));
defparam \in_data_reg[23] .is_wysiwyg = "true";
defparam \in_data_reg[23] .power_up = "low";

dffeas \in_data_reg[24] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[24]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_24),
	.prn(vcc));
defparam \in_data_reg[24] .is_wysiwyg = "true";
defparam \in_data_reg[24] .power_up = "low";

dffeas \in_data_reg[25] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[25]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_25),
	.prn(vcc));
defparam \in_data_reg[25] .is_wysiwyg = "true";
defparam \in_data_reg[25] .power_up = "low";

dffeas \in_data_reg[26] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[26]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_26),
	.prn(vcc));
defparam \in_data_reg[26] .is_wysiwyg = "true";
defparam \in_data_reg[26] .power_up = "low";

dffeas \in_data_reg[27] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[27]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_27),
	.prn(vcc));
defparam \in_data_reg[27] .is_wysiwyg = "true";
defparam \in_data_reg[27] .power_up = "low";

dffeas \in_data_reg[28] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[28]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_28),
	.prn(vcc));
defparam \in_data_reg[28] .is_wysiwyg = "true";
defparam \in_data_reg[28] .power_up = "low";

dffeas \in_data_reg[29] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[29]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_29),
	.prn(vcc));
defparam \in_data_reg[29] .is_wysiwyg = "true";
defparam \in_data_reg[29] .power_up = "low";

dffeas \in_data_reg[30] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[30]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_30),
	.prn(vcc));
defparam \in_data_reg[30] .is_wysiwyg = "true";
defparam \in_data_reg[30] .power_up = "low";

dffeas \in_data_reg[31] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[31]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_31),
	.prn(vcc));
defparam \in_data_reg[31] .is_wysiwyg = "true";
defparam \in_data_reg[31] .power_up = "low";

dffeas \in_data_reg[32] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[32]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_32),
	.prn(vcc));
defparam \in_data_reg[32] .is_wysiwyg = "true";
defparam \in_data_reg[32] .power_up = "low";

dffeas \in_data_reg[33] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[33]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_33),
	.prn(vcc));
defparam \in_data_reg[33] .is_wysiwyg = "true";
defparam \in_data_reg[33] .power_up = "low";

dffeas \in_data_reg[34] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[34]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_34),
	.prn(vcc));
defparam \in_data_reg[34] .is_wysiwyg = "true";
defparam \in_data_reg[34] .power_up = "low";

dffeas \in_data_reg[35] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[35]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_35),
	.prn(vcc));
defparam \in_data_reg[35] .is_wysiwyg = "true";
defparam \in_data_reg[35] .power_up = "low";

dffeas \in_data_reg[36] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[36]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_36),
	.prn(vcc));
defparam \in_data_reg[36] .is_wysiwyg = "true";
defparam \in_data_reg[36] .power_up = "low";

dffeas \in_data_reg[37] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[37]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_37),
	.prn(vcc));
defparam \in_data_reg[37] .is_wysiwyg = "true";
defparam \in_data_reg[37] .power_up = "low";

dffeas \in_data_reg[38] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[38]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_38),
	.prn(vcc));
defparam \in_data_reg[38] .is_wysiwyg = "true";
defparam \in_data_reg[38] .power_up = "low";

dffeas \in_data_reg[39] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[39]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_39),
	.prn(vcc));
defparam \in_data_reg[39] .is_wysiwyg = "true";
defparam \in_data_reg[39] .power_up = "low";

dffeas \in_data_reg[40] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[40]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_40),
	.prn(vcc));
defparam \in_data_reg[40] .is_wysiwyg = "true";
defparam \in_data_reg[40] .power_up = "low";

dffeas \in_data_reg[41] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[41]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_41),
	.prn(vcc));
defparam \in_data_reg[41] .is_wysiwyg = "true";
defparam \in_data_reg[41] .power_up = "low";

dffeas \in_data_reg[42] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[42]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_42),
	.prn(vcc));
defparam \in_data_reg[42] .is_wysiwyg = "true";
defparam \in_data_reg[42] .power_up = "low";

dffeas \in_data_reg[43] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[43]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_43),
	.prn(vcc));
defparam \in_data_reg[43] .is_wysiwyg = "true";
defparam \in_data_reg[43] .power_up = "low";

dffeas \in_data_reg[44] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[44]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_44),
	.prn(vcc));
defparam \in_data_reg[44] .is_wysiwyg = "true";
defparam \in_data_reg[44] .power_up = "low";

dffeas \in_data_reg[45] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[45]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_45),
	.prn(vcc));
defparam \in_data_reg[45] .is_wysiwyg = "true";
defparam \in_data_reg[45] .power_up = "low";

dffeas \in_data_reg[46] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[46]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_46),
	.prn(vcc));
defparam \in_data_reg[46] .is_wysiwyg = "true";
defparam \in_data_reg[46] .power_up = "low";

dffeas \in_data_reg[47] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[47]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_47),
	.prn(vcc));
defparam \in_data_reg[47] .is_wysiwyg = "true";
defparam \in_data_reg[47] .power_up = "low";

dffeas \in_data_reg[48] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[48]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_48),
	.prn(vcc));
defparam \in_data_reg[48] .is_wysiwyg = "true";
defparam \in_data_reg[48] .power_up = "low";

dffeas \in_data_reg[49] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[49]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_49),
	.prn(vcc));
defparam \in_data_reg[49] .is_wysiwyg = "true";
defparam \in_data_reg[49] .power_up = "low";

dffeas \in_data_reg[50] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[50]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_50),
	.prn(vcc));
defparam \in_data_reg[50] .is_wysiwyg = "true";
defparam \in_data_reg[50] .power_up = "low";

dffeas \in_data_reg[51] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[51]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_51),
	.prn(vcc));
defparam \in_data_reg[51] .is_wysiwyg = "true";
defparam \in_data_reg[51] .power_up = "low";

dffeas \in_data_reg[52] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[52]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_52),
	.prn(vcc));
defparam \in_data_reg[52] .is_wysiwyg = "true";
defparam \in_data_reg[52] .power_up = "low";

dffeas \in_data_reg[53] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[53]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_53),
	.prn(vcc));
defparam \in_data_reg[53] .is_wysiwyg = "true";
defparam \in_data_reg[53] .power_up = "low";

dffeas \in_data_reg[54] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[54]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_54),
	.prn(vcc));
defparam \in_data_reg[54] .is_wysiwyg = "true";
defparam \in_data_reg[54] .power_up = "low";

dffeas \in_data_reg[55] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[55]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_55),
	.prn(vcc));
defparam \in_data_reg[55] .is_wysiwyg = "true";
defparam \in_data_reg[55] .power_up = "low";

dffeas \in_data_reg[56] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[56]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_56),
	.prn(vcc));
defparam \in_data_reg[56] .is_wysiwyg = "true";
defparam \in_data_reg[56] .power_up = "low";

dffeas \in_data_reg[57] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[57]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_57),
	.prn(vcc));
defparam \in_data_reg[57] .is_wysiwyg = "true";
defparam \in_data_reg[57] .power_up = "low";

dffeas \in_data_reg[58] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[58]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_58),
	.prn(vcc));
defparam \in_data_reg[58] .is_wysiwyg = "true";
defparam \in_data_reg[58] .power_up = "low";

dffeas \in_data_reg[59] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[59]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_59),
	.prn(vcc));
defparam \in_data_reg[59] .is_wysiwyg = "true";
defparam \in_data_reg[59] .power_up = "low";

dffeas \in_data_reg[60] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[60]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_60),
	.prn(vcc));
defparam \in_data_reg[60] .is_wysiwyg = "true";
defparam \in_data_reg[60] .power_up = "low";

dffeas \in_data_reg[61] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[61]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_61),
	.prn(vcc));
defparam \in_data_reg[61] .is_wysiwyg = "true";
defparam \in_data_reg[61] .power_up = "low";

dffeas \in_data_reg[62] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[62]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_62),
	.prn(vcc));
defparam \in_data_reg[62] .is_wysiwyg = "true";
defparam \in_data_reg[62] .power_up = "low";

dffeas \in_data_reg[63] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[63]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_63),
	.prn(vcc));
defparam \in_data_reg[63] .is_wysiwyg = "true";
defparam \in_data_reg[63] .power_up = "low";

dffeas \out_uncomp_byte_cnt_reg[11] (
	.clk(wire_pll7_clk_0),
	.d(\Add4~21_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(out_uncomp_byte_cnt_reg_11),
	.prn(vcc));
defparam \out_uncomp_byte_cnt_reg[11] .is_wysiwyg = "true";
defparam \out_uncomp_byte_cnt_reg[11] .power_up = "low";

dffeas \state.ST_UNCOMP_WR_SUBBURST (
	.clk(wire_pll7_clk_0),
	.d(\Selector3~4_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(stateST_UNCOMP_WR_SUBBURST),
	.prn(vcc));
defparam \state.ST_UNCOMP_WR_SUBBURST .is_wysiwyg = "true";
defparam \state.ST_UNCOMP_WR_SUBBURST .power_up = "low";

dffeas \out_uncomp_byte_cnt_reg[10] (
	.clk(wire_pll7_clk_0),
	.d(\Add4~41_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(out_uncomp_byte_cnt_reg_10),
	.prn(vcc));
defparam \out_uncomp_byte_cnt_reg[10] .is_wysiwyg = "true";
defparam \out_uncomp_byte_cnt_reg[10] .power_up = "low";

dffeas \out_uncomp_byte_cnt_reg[9] (
	.clk(wire_pll7_clk_0),
	.d(\Add4~43_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(out_uncomp_byte_cnt_reg_9),
	.prn(vcc));
defparam \out_uncomp_byte_cnt_reg[9] .is_wysiwyg = "true";
defparam \out_uncomp_byte_cnt_reg[9] .power_up = "low";

dffeas \out_uncomp_byte_cnt_reg[8] (
	.clk(wire_pll7_clk_0),
	.d(\Add4~45_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(out_uncomp_byte_cnt_reg_8),
	.prn(vcc));
defparam \out_uncomp_byte_cnt_reg[8] .is_wysiwyg = "true";
defparam \out_uncomp_byte_cnt_reg[8] .power_up = "low";

dffeas \out_uncomp_byte_cnt_reg[7] (
	.clk(wire_pll7_clk_0),
	.d(\Add4~47_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(out_uncomp_byte_cnt_reg_7),
	.prn(vcc));
defparam \out_uncomp_byte_cnt_reg[7] .is_wysiwyg = "true";
defparam \out_uncomp_byte_cnt_reg[7] .power_up = "low";

dffeas \out_uncomp_byte_cnt_reg[6] (
	.clk(wire_pll7_clk_0),
	.d(\Add4~49_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(out_uncomp_byte_cnt_reg_6),
	.prn(vcc));
defparam \out_uncomp_byte_cnt_reg[6] .is_wysiwyg = "true";
defparam \out_uncomp_byte_cnt_reg[6] .power_up = "low";

dffeas \out_uncomp_byte_cnt_reg[5] (
	.clk(wire_pll7_clk_0),
	.d(\Add4~51_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(out_uncomp_byte_cnt_reg_5),
	.prn(vcc));
defparam \out_uncomp_byte_cnt_reg[5] .is_wysiwyg = "true";
defparam \out_uncomp_byte_cnt_reg[5] .power_up = "low";

dffeas \out_uncomp_byte_cnt_reg[3] (
	.clk(wire_pll7_clk_0),
	.d(\Add4~53_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(out_uncomp_byte_cnt_reg_3),
	.prn(vcc));
defparam \out_uncomp_byte_cnt_reg[3] .is_wysiwyg = "true";
defparam \out_uncomp_byte_cnt_reg[3] .power_up = "low";

dffeas \out_byte_cnt_reg[3] (
	.clk(wire_pll7_clk_0),
	.d(vcc),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(out_byte_cnt_reg_3),
	.prn(vcc));
defparam \out_byte_cnt_reg[3] .is_wysiwyg = "true";
defparam \out_byte_cnt_reg[3] .power_up = "low";

dffeas \out_uncomp_byte_cnt_reg[4] (
	.clk(wire_pll7_clk_0),
	.d(\Add4~55_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(out_uncomp_byte_cnt_reg_4),
	.prn(vcc));
defparam \out_uncomp_byte_cnt_reg[4] .is_wysiwyg = "true";
defparam \out_uncomp_byte_cnt_reg[4] .power_up = "low";

cycloneive_lcell_comb \nxt_in_ready~3 (
	.dataa(\nxt_in_ready~0_combout ),
	.datab(\nxt_in_ready~1_combout ),
	.datac(\state.ST_COMP_TRANS~q ),
	.datad(\nxt_in_ready~2_combout ),
	.cin(gnd),
	.combout(nxt_in_ready),
	.cout());
defparam \nxt_in_ready~3 .lut_mask = 16'h0CFD;
defparam \nxt_in_ready~3 .sum_lutc_input = "datac";

cycloneive_lcell_comb \nxt_uncomp_subburst_byte_cnt~0 (
	.dataa(\in_byteen_reg[7]~q ),
	.datab(\in_byteen_reg[3]~q ),
	.datac(\in_byteen_reg[1]~q ),
	.datad(\in_byteen_reg[2]~q ),
	.cin(gnd),
	.combout(nxt_uncomp_subburst_byte_cnt),
	.cout());
defparam \nxt_uncomp_subburst_byte_cnt~0 .lut_mask = 16'h0001;
defparam \nxt_uncomp_subburst_byte_cnt~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \source0_data[69]~29 (
	.dataa(\Decoder1~0_combout ),
	.datab(\source0_data[69]~26_combout ),
	.datac(\source0_data[69]~28_combout ),
	.datad(\ShiftLeft1~3_combout ),
	.cin(gnd),
	.combout(source0_data_691),
	.cout());
defparam \source0_data[69]~29 .lut_mask = 16'hF434;
defparam \source0_data[69]~29 .sum_lutc_input = "datac";

cycloneive_lcell_comb \source0_data[70]~32 (
	.dataa(\ShiftLeft1~5_combout ),
	.datab(\source0_data[69]~26_combout ),
	.datac(\source0_data[70]~31_combout ),
	.datad(\ShiftLeft1~7_combout ),
	.cin(gnd),
	.combout(source0_data_701),
	.cout());
defparam \source0_data[70]~32 .lut_mask = 16'hF838;
defparam \source0_data[70]~32 .sum_lutc_input = "datac";

cycloneive_lcell_comb \source0_data[71]~33 (
	.dataa(\state.ST_COMP_TRANS~q ),
	.datab(in_narrow_reg1),
	.datac(ShiftLeft1),
	.datad(\in_byteen_reg[7]~q ),
	.cin(gnd),
	.combout(source0_data_71),
	.cout());
defparam \source0_data[71]~33 .lut_mask = 16'hF780;
defparam \source0_data[71]~33 .sum_lutc_input = "datac";

cycloneive_lcell_comb \source0_data[67]~34 (
	.dataa(\state.ST_COMP_TRANS~q ),
	.datab(in_narrow_reg1),
	.datac(source0_data_67),
	.datad(\in_byteen_reg[3]~q ),
	.cin(gnd),
	.combout(source0_data_671),
	.cout());
defparam \source0_data[67]~34 .lut_mask = 16'hF780;
defparam \source0_data[67]~34 .sum_lutc_input = "datac";

cycloneive_lcell_comb \source0_data[68]~36 (
	.dataa(\source0_data[68]~30_combout ),
	.datab(\source0_data[68]~35_combout ),
	.datac(in_narrow_reg1),
	.datad(int_nxt_addr_reg_dly_2),
	.cin(gnd),
	.combout(source0_data_681),
	.cout());
defparam \source0_data[68]~36 .lut_mask = 16'hCCAC;
defparam \source0_data[68]~36 .sum_lutc_input = "datac";

cycloneive_lcell_comb \NON_PIPELINED_INPUTS.load_next_cmd (
	.dataa(in_ready_hold),
	.datab(WideOr1),
	.datac(nxt_in_ready),
	.datad(gnd),
	.cin(gnd),
	.combout(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.cout());
defparam \NON_PIPELINED_INPUTS.load_next_cmd .lut_mask = 16'h8080;
defparam \NON_PIPELINED_INPUTS.load_next_cmd .sum_lutc_input = "datac";

cycloneive_lcell_comb \WideNor0~0 (
	.dataa(out_payload_123),
	.datab(out_payload_120),
	.datac(out_payload_121),
	.datad(out_payload_122),
	.cin(gnd),
	.combout(\WideNor0~0_combout ),
	.cout());
defparam \WideNor0~0 .lut_mask = 16'hFFFE;
defparam \WideNor0~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \WideNor0~1 (
	.dataa(out_payload_116),
	.datab(out_payload_117),
	.datac(out_payload_118),
	.datad(out_payload_119),
	.cin(gnd),
	.combout(\WideNor0~1_combout ),
	.cout());
defparam \WideNor0~1 .lut_mask = 16'hFFFE;
defparam \WideNor0~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \WideNor0~2 (
	.dataa(saved_grant_0),
	.datab(out_payload_115),
	.datac(\WideNor0~0_combout ),
	.datad(\WideNor0~1_combout ),
	.cin(gnd),
	.combout(\WideNor0~2_combout ),
	.cout());
defparam \WideNor0~2 .lut_mask = 16'hAAA8;
defparam \WideNor0~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \WideNor0~3 (
	.dataa(out_payload_1231),
	.datab(out_payload_1201),
	.datac(out_payload_1211),
	.datad(out_payload_1221),
	.cin(gnd),
	.combout(\WideNor0~3_combout ),
	.cout());
defparam \WideNor0~3 .lut_mask = 16'hFFFE;
defparam \WideNor0~3 .sum_lutc_input = "datac";

cycloneive_lcell_comb \WideNor0~4 (
	.dataa(out_payload_1181),
	.datab(out_payload_1191),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\WideNor0~4_combout ),
	.cout());
defparam \WideNor0~4 .lut_mask = 16'hEEEE;
defparam \WideNor0~4 .sum_lutc_input = "datac";

cycloneive_lcell_comb \WideNor0~5 (
	.dataa(out_payload_1151),
	.datab(out_payload_1161),
	.datac(out_payload_1171),
	.datad(\WideNor0~4_combout ),
	.cin(gnd),
	.combout(\WideNor0~5_combout ),
	.cout());
defparam \WideNor0~5 .lut_mask = 16'hFFFE;
defparam \WideNor0~5 .sum_lutc_input = "datac";

cycloneive_lcell_comb \WideNor0~6 (
	.dataa(\WideNor0~2_combout ),
	.datab(saved_grant_1),
	.datac(\WideNor0~3_combout ),
	.datad(\WideNor0~5_combout ),
	.cin(gnd),
	.combout(\WideNor0~6_combout ),
	.cout());
defparam \WideNor0~6 .lut_mask = 16'h1115;
defparam \WideNor0~6 .sum_lutc_input = "datac";

dffeas in_bytecount_reg_zero(
	.clk(wire_pll7_clk_0),
	.d(\WideNor0~6_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(\in_bytecount_reg_zero~q ),
	.prn(vcc));
defparam in_bytecount_reg_zero.is_wysiwyg = "true";
defparam in_bytecount_reg_zero.power_up = "low";

cycloneive_lcell_comb \Add1~0 (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_1151),
	.datad(out_payload_115),
	.cin(gnd),
	.combout(\Add1~0_combout ),
	.cout());
defparam \Add1~0 .lut_mask = 16'hEAC0;
defparam \Add1~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb load_next_out_cmd(
	.dataa(cp_ready),
	.datab(gnd),
	.datac(gnd),
	.datad(out_valid_reg1),
	.cin(gnd),
	.combout(\load_next_out_cmd~combout ),
	.cout());
defparam load_next_out_cmd.lut_mask = 16'hAAFF;
defparam load_next_out_cmd.sum_lutc_input = "datac";

dffeas \int_bytes_remaining_reg[3] (
	.clk(wire_pll7_clk_0),
	.d(\Add1~3_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_bytes_remaining_reg[3]~q ),
	.prn(vcc));
defparam \int_bytes_remaining_reg[3] .is_wysiwyg = "true";
defparam \int_bytes_remaining_reg[3] .power_up = "low";

cycloneive_lcell_comb \Add1~1 (
	.dataa(\int_bytes_remaining_reg[3]~q ),
	.datab(out_byte_cnt_reg_3),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add1~1_combout ),
	.cout(\Add1~2 ));
defparam \Add1~1 .lut_mask = 16'h66BB;
defparam \Add1~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add1~3 (
	.dataa(\Add1~0_combout ),
	.datab(\Add1~1_combout ),
	.datac(gnd),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\Add1~3_combout ),
	.cout());
defparam \Add1~3 .lut_mask = 16'hAACC;
defparam \Add1~3 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add1~4 (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_1161),
	.datad(out_payload_116),
	.cin(gnd),
	.combout(\Add1~4_combout ),
	.cout());
defparam \Add1~4 .lut_mask = 16'hEAC0;
defparam \Add1~4 .sum_lutc_input = "datac";

dffeas \int_bytes_remaining_reg[4] (
	.clk(wire_pll7_clk_0),
	.d(\Add1~7_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_bytes_remaining_reg[4]~q ),
	.prn(vcc));
defparam \int_bytes_remaining_reg[4] .is_wysiwyg = "true";
defparam \int_bytes_remaining_reg[4] .power_up = "low";

cycloneive_lcell_comb \Add1~5 (
	.dataa(\int_bytes_remaining_reg[4]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~2 ),
	.combout(\Add1~5_combout ),
	.cout(\Add1~6 ));
defparam \Add1~5 .lut_mask = 16'hA505;
defparam \Add1~5 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add1~7 (
	.dataa(\Add1~4_combout ),
	.datab(\Add1~5_combout ),
	.datac(gnd),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\Add1~7_combout ),
	.cout());
defparam \Add1~7 .lut_mask = 16'hAACC;
defparam \Add1~7 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add1~8 (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_1171),
	.datad(out_payload_117),
	.cin(gnd),
	.combout(\Add1~8_combout ),
	.cout());
defparam \Add1~8 .lut_mask = 16'hEAC0;
defparam \Add1~8 .sum_lutc_input = "datac";

dffeas \int_bytes_remaining_reg[5] (
	.clk(wire_pll7_clk_0),
	.d(\Add1~11_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_bytes_remaining_reg[5]~q ),
	.prn(vcc));
defparam \int_bytes_remaining_reg[5] .is_wysiwyg = "true";
defparam \int_bytes_remaining_reg[5] .power_up = "low";

cycloneive_lcell_comb \Add1~9 (
	.dataa(\int_bytes_remaining_reg[5]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~6 ),
	.combout(\Add1~9_combout ),
	.cout(\Add1~10 ));
defparam \Add1~9 .lut_mask = 16'h5AAF;
defparam \Add1~9 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add1~11 (
	.dataa(\Add1~8_combout ),
	.datab(\Add1~9_combout ),
	.datac(gnd),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\Add1~11_combout ),
	.cout());
defparam \Add1~11 .lut_mask = 16'hAACC;
defparam \Add1~11 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add1~12 (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_1181),
	.datad(out_payload_118),
	.cin(gnd),
	.combout(\Add1~12_combout ),
	.cout());
defparam \Add1~12 .lut_mask = 16'hEAC0;
defparam \Add1~12 .sum_lutc_input = "datac";

dffeas \int_bytes_remaining_reg[6] (
	.clk(wire_pll7_clk_0),
	.d(\Add1~15_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_bytes_remaining_reg[6]~q ),
	.prn(vcc));
defparam \int_bytes_remaining_reg[6] .is_wysiwyg = "true";
defparam \int_bytes_remaining_reg[6] .power_up = "low";

cycloneive_lcell_comb \Add1~13 (
	.dataa(\int_bytes_remaining_reg[6]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~10 ),
	.combout(\Add1~13_combout ),
	.cout(\Add1~14 ));
defparam \Add1~13 .lut_mask = 16'hA505;
defparam \Add1~13 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add1~15 (
	.dataa(\Add1~12_combout ),
	.datab(\Add1~13_combout ),
	.datac(gnd),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\Add1~15_combout ),
	.cout());
defparam \Add1~15 .lut_mask = 16'hAACC;
defparam \Add1~15 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Equal0~0 (
	.dataa(\Add1~3_combout ),
	.datab(\Add1~7_combout ),
	.datac(\Add1~11_combout ),
	.datad(\Add1~15_combout ),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
defparam \Equal0~0 .lut_mask = 16'h0002;
defparam \Equal0~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add1~16 (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_1191),
	.datad(out_payload_119),
	.cin(gnd),
	.combout(\Add1~16_combout ),
	.cout());
defparam \Add1~16 .lut_mask = 16'hEAC0;
defparam \Add1~16 .sum_lutc_input = "datac";

dffeas \int_bytes_remaining_reg[7] (
	.clk(wire_pll7_clk_0),
	.d(\Add1~19_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_bytes_remaining_reg[7]~q ),
	.prn(vcc));
defparam \int_bytes_remaining_reg[7] .is_wysiwyg = "true";
defparam \int_bytes_remaining_reg[7] .power_up = "low";

cycloneive_lcell_comb \Add1~17 (
	.dataa(\int_bytes_remaining_reg[7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~14 ),
	.combout(\Add1~17_combout ),
	.cout(\Add1~18 ));
defparam \Add1~17 .lut_mask = 16'h5AAF;
defparam \Add1~17 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add1~19 (
	.dataa(\Add1~16_combout ),
	.datab(\Add1~17_combout ),
	.datac(gnd),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\Add1~19_combout ),
	.cout());
defparam \Add1~19 .lut_mask = 16'hAACC;
defparam \Add1~19 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add1~20 (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_1201),
	.datad(out_payload_120),
	.cin(gnd),
	.combout(\Add1~20_combout ),
	.cout());
defparam \Add1~20 .lut_mask = 16'hEAC0;
defparam \Add1~20 .sum_lutc_input = "datac";

dffeas \int_bytes_remaining_reg[8] (
	.clk(wire_pll7_clk_0),
	.d(\Add1~23_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_bytes_remaining_reg[8]~q ),
	.prn(vcc));
defparam \int_bytes_remaining_reg[8] .is_wysiwyg = "true";
defparam \int_bytes_remaining_reg[8] .power_up = "low";

cycloneive_lcell_comb \Add1~21 (
	.dataa(\int_bytes_remaining_reg[8]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~18 ),
	.combout(\Add1~21_combout ),
	.cout(\Add1~22 ));
defparam \Add1~21 .lut_mask = 16'hA505;
defparam \Add1~21 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add1~23 (
	.dataa(\Add1~20_combout ),
	.datab(\Add1~21_combout ),
	.datac(gnd),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\Add1~23_combout ),
	.cout());
defparam \Add1~23 .lut_mask = 16'hAACC;
defparam \Add1~23 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add1~24 (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_1211),
	.datad(out_payload_121),
	.cin(gnd),
	.combout(\Add1~24_combout ),
	.cout());
defparam \Add1~24 .lut_mask = 16'hEAC0;
defparam \Add1~24 .sum_lutc_input = "datac";

dffeas \int_bytes_remaining_reg[9] (
	.clk(wire_pll7_clk_0),
	.d(\Add1~27_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_bytes_remaining_reg[9]~q ),
	.prn(vcc));
defparam \int_bytes_remaining_reg[9] .is_wysiwyg = "true";
defparam \int_bytes_remaining_reg[9] .power_up = "low";

cycloneive_lcell_comb \Add1~25 (
	.dataa(\int_bytes_remaining_reg[9]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~22 ),
	.combout(\Add1~25_combout ),
	.cout(\Add1~26 ));
defparam \Add1~25 .lut_mask = 16'h5AAF;
defparam \Add1~25 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add1~27 (
	.dataa(\Add1~24_combout ),
	.datab(\Add1~25_combout ),
	.datac(gnd),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\Add1~27_combout ),
	.cout());
defparam \Add1~27 .lut_mask = 16'hAACC;
defparam \Add1~27 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add1~28 (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_1221),
	.datad(out_payload_122),
	.cin(gnd),
	.combout(\Add1~28_combout ),
	.cout());
defparam \Add1~28 .lut_mask = 16'hEAC0;
defparam \Add1~28 .sum_lutc_input = "datac";

dffeas \int_bytes_remaining_reg[10] (
	.clk(wire_pll7_clk_0),
	.d(\Add1~31_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_bytes_remaining_reg[10]~q ),
	.prn(vcc));
defparam \int_bytes_remaining_reg[10] .is_wysiwyg = "true";
defparam \int_bytes_remaining_reg[10] .power_up = "low";

cycloneive_lcell_comb \Add1~29 (
	.dataa(\int_bytes_remaining_reg[10]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~26 ),
	.combout(\Add1~29_combout ),
	.cout(\Add1~30 ));
defparam \Add1~29 .lut_mask = 16'hA505;
defparam \Add1~29 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add1~31 (
	.dataa(\Add1~28_combout ),
	.datab(\Add1~29_combout ),
	.datac(gnd),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\Add1~31_combout ),
	.cout());
defparam \Add1~31 .lut_mask = 16'hAACC;
defparam \Add1~31 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Equal0~1 (
	.dataa(\Add1~19_combout ),
	.datab(\Add1~23_combout ),
	.datac(\Add1~27_combout ),
	.datad(\Add1~31_combout ),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
defparam \Equal0~1 .lut_mask = 16'h0001;
defparam \Equal0~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add1~32 (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_1231),
	.datad(out_payload_123),
	.cin(gnd),
	.combout(\Add1~32_combout ),
	.cout());
defparam \Add1~32 .lut_mask = 16'hEAC0;
defparam \Add1~32 .sum_lutc_input = "datac";

dffeas \int_bytes_remaining_reg[11] (
	.clk(wire_pll7_clk_0),
	.d(\Add1~35_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_bytes_remaining_reg[11]~q ),
	.prn(vcc));
defparam \int_bytes_remaining_reg[11] .is_wysiwyg = "true";
defparam \int_bytes_remaining_reg[11] .power_up = "low";

cycloneive_lcell_comb \Add1~33 (
	.dataa(\int_bytes_remaining_reg[11]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add1~30 ),
	.combout(\Add1~33_combout ),
	.cout());
defparam \Add1~33 .lut_mask = 16'h5A5A;
defparam \Add1~33 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add1~35 (
	.dataa(\Add1~32_combout ),
	.datab(\Add1~33_combout ),
	.datac(gnd),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\Add1~35_combout ),
	.cout());
defparam \Add1~35 .lut_mask = 16'hAACC;
defparam \Add1~35 .sum_lutc_input = "datac";

cycloneive_lcell_comb \new_burst_reg~0 (
	.dataa(\Equal0~0_combout ),
	.datab(\Equal0~1_combout ),
	.datac(\Add1~35_combout ),
	.datad(\Selector1~3_combout ),
	.cin(gnd),
	.combout(\new_burst_reg~0_combout ),
	.cout());
defparam \new_burst_reg~0 .lut_mask = 16'h08FF;
defparam \new_burst_reg~0 .sum_lutc_input = "datac";

dffeas new_burst_reg(
	.clk(wire_pll7_clk_0),
	.d(\new_burst_reg~0_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\new_burst_reg~q ),
	.prn(vcc));
defparam new_burst_reg.is_wysiwyg = "true";
defparam new_burst_reg.power_up = "low";

cycloneive_lcell_comb \nxt_out_eop~0 (
	.dataa(waitrequest_reset_override),
	.datab(mem_used_1),
	.datac(source0_data_71),
	.datad(WideOr0),
	.cin(gnd),
	.combout(\nxt_out_eop~0_combout ),
	.cout());
defparam \nxt_out_eop~0 .lut_mask = 16'hDDDC;
defparam \nxt_out_eop~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \nxt_out_eop~1 (
	.dataa(\in_bytecount_reg_zero~q ),
	.datab(\new_burst_reg~q ),
	.datac(cp_ready),
	.datad(\nxt_out_eop~0_combout ),
	.cin(gnd),
	.combout(\nxt_out_eop~1_combout ),
	.cout());
defparam \nxt_out_eop~1 .lut_mask = 16'hEAC0;
defparam \nxt_out_eop~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector3~0 (
	.dataa(in_ready_hold),
	.datab(WideOr1),
	.datac(saved_grant_0),
	.datad(out_payload_108),
	.cin(gnd),
	.combout(\Selector3~0_combout ),
	.cout());
defparam \Selector3~0 .lut_mask = 16'h0888;
defparam \Selector3~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector1~4 (
	.dataa(gnd),
	.datab(\state.ST_COMP_TRANS~q ),
	.datac(\nxt_out_eop~1_combout ),
	.datad(\Selector3~0_combout ),
	.cin(gnd),
	.combout(\Selector1~4_combout ),
	.cout());
defparam \Selector1~4 .lut_mask = 16'hCC0C;
defparam \Selector1~4 .sum_lutc_input = "datac";

cycloneive_lcell_comb in_valid(
	.dataa(in_ready_hold),
	.datab(WideOr1),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\in_valid~combout ),
	.cout());
defparam in_valid.lut_mask = 16'h8888;
defparam in_valid.sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~2 (
	.dataa(out_uncomp_byte_cnt_reg_11),
	.datab(cp_ready),
	.datac(out_valid_reg1),
	.datad(out_byte_cnt_reg_3),
	.cin(gnd),
	.combout(\Add4~2_combout ),
	.cout());
defparam \Add4~2 .lut_mask = 16'h2AEA;
defparam \Add4~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \nxt_uncomp_subburst_byte_cnt~1 (
	.dataa(out_valid_reg1),
	.datab(mem_used_1),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\nxt_uncomp_subburst_byte_cnt~1_combout ),
	.cout());
defparam \nxt_uncomp_subburst_byte_cnt~1 .lut_mask = 16'h2222;
defparam \nxt_uncomp_subburst_byte_cnt~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \nxt_uncomp_subburst_byte_cnt~2 (
	.dataa(waitrequest_reset_override),
	.datab(source0_data_71),
	.datac(WideOr0),
	.datad(\nxt_uncomp_subburst_byte_cnt~1_combout ),
	.cin(gnd),
	.combout(\nxt_uncomp_subburst_byte_cnt~2_combout ),
	.cout());
defparam \nxt_uncomp_subburst_byte_cnt~2 .lut_mask = 16'hAB00;
defparam \nxt_uncomp_subburst_byte_cnt~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~3 (
	.dataa(out_uncomp_byte_cnt_reg_3),
	.datab(\nxt_uncomp_subburst_byte_cnt~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add4~3_combout ),
	.cout(\Add4~4 ));
defparam \Add4~3 .lut_mask = 16'h66BB;
defparam \Add4~3 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~5 (
	.dataa(out_uncomp_byte_cnt_reg_4),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~4 ),
	.combout(\Add4~5_combout ),
	.cout(\Add4~6 ));
defparam \Add4~5 .lut_mask = 16'hA505;
defparam \Add4~5 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add4~7 (
	.dataa(out_uncomp_byte_cnt_reg_5),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~6 ),
	.combout(\Add4~7_combout ),
	.cout(\Add4~8 ));
defparam \Add4~7 .lut_mask = 16'h5AAF;
defparam \Add4~7 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add4~9 (
	.dataa(out_uncomp_byte_cnt_reg_6),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~8 ),
	.combout(\Add4~9_combout ),
	.cout(\Add4~10 ));
defparam \Add4~9 .lut_mask = 16'hA505;
defparam \Add4~9 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add4~11 (
	.dataa(out_uncomp_byte_cnt_reg_7),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~10 ),
	.combout(\Add4~11_combout ),
	.cout(\Add4~12 ));
defparam \Add4~11 .lut_mask = 16'h5AAF;
defparam \Add4~11 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add4~13 (
	.dataa(out_uncomp_byte_cnt_reg_8),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~12 ),
	.combout(\Add4~13_combout ),
	.cout(\Add4~14 ));
defparam \Add4~13 .lut_mask = 16'hA505;
defparam \Add4~13 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add4~15 (
	.dataa(out_uncomp_byte_cnt_reg_9),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~14 ),
	.combout(\Add4~15_combout ),
	.cout(\Add4~16 ));
defparam \Add4~15 .lut_mask = 16'h5AAF;
defparam \Add4~15 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add4~17 (
	.dataa(out_uncomp_byte_cnt_reg_10),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~16 ),
	.combout(\Add4~17_combout ),
	.cout(\Add4~18 ));
defparam \Add4~17 .lut_mask = 16'hA505;
defparam \Add4~17 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add4~19 (
	.dataa(out_uncomp_byte_cnt_reg_11),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add4~18 ),
	.combout(\Add4~19_combout ),
	.cout());
defparam \Add4~19 .lut_mask = 16'h5A5A;
defparam \Add4~19 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add4~21 (
	.dataa(\Add4~2_combout ),
	.datab(\Add4~19_combout ),
	.datac(gnd),
	.datad(\state.ST_UNCOMP_TRANS~q ),
	.cin(gnd),
	.combout(\Add4~21_combout ),
	.cout());
defparam \Add4~21 .lut_mask = 16'hAACC;
defparam \Add4~21 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector0~0 (
	.dataa(\state.ST_IDLE~q ),
	.datab(sink0_data[107]),
	.datac(saved_grant_0),
	.datad(out_payload_108),
	.cin(gnd),
	.combout(\Selector0~0_combout ),
	.cout());
defparam \Selector0~0 .lut_mask = 16'hFEEE;
defparam \Selector0~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector0~1 (
	.dataa(\in_valid~combout ),
	.datab(\Selector0~0_combout ),
	.datac(\state.ST_IDLE~q ),
	.datad(nxt_out_eop),
	.cin(gnd),
	.combout(\Selector0~1_combout ),
	.cout());
defparam \Selector0~1 .lut_mask = 16'h88F8;
defparam \Selector0~1 .sum_lutc_input = "datac";

dffeas \state.ST_IDLE (
	.clk(wire_pll7_clk_0),
	.d(\Selector0~1_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\state.ST_IDLE~q ),
	.prn(vcc));
defparam \state.ST_IDLE .is_wysiwyg = "true";
defparam \state.ST_IDLE .power_up = "low";

cycloneive_lcell_comb \Selector2~4 (
	.dataa(nxt_out_eop),
	.datab(\state.ST_COMP_TRANS~q ),
	.datac(stateST_UNCOMP_WR_SUBBURST),
	.datad(\state.ST_IDLE~q ),
	.cin(gnd),
	.combout(\Selector2~4_combout ),
	.cout());
defparam \Selector2~4 .lut_mask = 16'hA8FF;
defparam \Selector2~4 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector2~5 (
	.dataa(nxt_out_eop),
	.datab(sink0_data[106]),
	.datac(\Selector2~4_combout ),
	.datad(\state.ST_UNCOMP_TRANS~q ),
	.cin(gnd),
	.combout(\Selector2~5_combout ),
	.cout());
defparam \Selector2~5 .lut_mask = 16'hEAC0;
defparam \Selector2~5 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector2~10 (
	.dataa(in_ready_hold),
	.datab(WideOr1),
	.datac(\Selector2~5_combout ),
	.datad(sink0_data[107]),
	.cin(gnd),
	.combout(\Selector2~10_combout ),
	.cout());
defparam \Selector2~10 .lut_mask = 16'h0080;
defparam \Selector2~10 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~42 (
	.dataa(\state.ST_UNCOMP_TRANS~q ),
	.datab(out_uncomp_byte_cnt_reg_9),
	.datac(\nxt_uncomp_subburst_byte_cnt~2_combout ),
	.datad(out_byte_cnt_reg_3),
	.cin(gnd),
	.combout(\Add4~42_combout ),
	.cout());
defparam \Add4~42 .lut_mask = 16'h08A8;
defparam \Add4~42 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~43 (
	.dataa(\Add4~42_combout ),
	.datab(\Add4~15_combout ),
	.datac(gnd),
	.datad(\state.ST_UNCOMP_TRANS~q ),
	.cin(gnd),
	.combout(\Add4~43_combout ),
	.cout());
defparam \Add4~43 .lut_mask = 16'hAAEE;
defparam \Add4~43 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~44 (
	.dataa(\state.ST_UNCOMP_TRANS~q ),
	.datab(out_uncomp_byte_cnt_reg_8),
	.datac(\nxt_uncomp_subburst_byte_cnt~2_combout ),
	.datad(out_byte_cnt_reg_3),
	.cin(gnd),
	.combout(\Add4~44_combout ),
	.cout());
defparam \Add4~44 .lut_mask = 16'h08A8;
defparam \Add4~44 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~45 (
	.dataa(\Add4~44_combout ),
	.datab(\Add4~13_combout ),
	.datac(gnd),
	.datad(\state.ST_UNCOMP_TRANS~q ),
	.cin(gnd),
	.combout(\Add4~45_combout ),
	.cout());
defparam \Add4~45 .lut_mask = 16'hAAEE;
defparam \Add4~45 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~46 (
	.dataa(\state.ST_UNCOMP_TRANS~q ),
	.datab(out_uncomp_byte_cnt_reg_7),
	.datac(\nxt_uncomp_subburst_byte_cnt~2_combout ),
	.datad(out_byte_cnt_reg_3),
	.cin(gnd),
	.combout(\Add4~46_combout ),
	.cout());
defparam \Add4~46 .lut_mask = 16'h08A8;
defparam \Add4~46 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~47 (
	.dataa(\Add4~46_combout ),
	.datab(\Add4~11_combout ),
	.datac(gnd),
	.datad(\state.ST_UNCOMP_TRANS~q ),
	.cin(gnd),
	.combout(\Add4~47_combout ),
	.cout());
defparam \Add4~47 .lut_mask = 16'hAAEE;
defparam \Add4~47 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector2~6 (
	.dataa(\Add4~43_combout ),
	.datab(\Add4~45_combout ),
	.datac(\Add4~47_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector2~6_combout ),
	.cout());
defparam \Selector2~6 .lut_mask = 16'h0101;
defparam \Selector2~6 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~50 (
	.dataa(\state.ST_UNCOMP_TRANS~q ),
	.datab(out_uncomp_byte_cnt_reg_5),
	.datac(\nxt_uncomp_subburst_byte_cnt~2_combout ),
	.datad(out_byte_cnt_reg_3),
	.cin(gnd),
	.combout(\Add4~50_combout ),
	.cout());
defparam \Add4~50 .lut_mask = 16'h08A8;
defparam \Add4~50 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~51 (
	.dataa(\Add4~50_combout ),
	.datab(\Add4~7_combout ),
	.datac(gnd),
	.datad(\state.ST_UNCOMP_TRANS~q ),
	.cin(gnd),
	.combout(\Add4~51_combout ),
	.cout());
defparam \Add4~51 .lut_mask = 16'hAAEE;
defparam \Add4~51 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~54 (
	.dataa(\state.ST_UNCOMP_TRANS~q ),
	.datab(out_uncomp_byte_cnt_reg_4),
	.datac(\nxt_uncomp_subburst_byte_cnt~2_combout ),
	.datad(out_byte_cnt_reg_3),
	.cin(gnd),
	.combout(\Add4~54_combout ),
	.cout());
defparam \Add4~54 .lut_mask = 16'h08A8;
defparam \Add4~54 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~55 (
	.dataa(\Add4~54_combout ),
	.datab(\Add4~5_combout ),
	.datac(gnd),
	.datad(\state.ST_UNCOMP_TRANS~q ),
	.cin(gnd),
	.combout(\Add4~55_combout ),
	.cout());
defparam \Add4~55 .lut_mask = 16'hAAEE;
defparam \Add4~55 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~52 (
	.dataa(\state.ST_UNCOMP_TRANS~q ),
	.datab(out_uncomp_byte_cnt_reg_3),
	.datac(\nxt_uncomp_subburst_byte_cnt~2_combout ),
	.datad(out_byte_cnt_reg_3),
	.cin(gnd),
	.combout(\Add4~52_combout ),
	.cout());
defparam \Add4~52 .lut_mask = 16'h08A8;
defparam \Add4~52 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~53 (
	.dataa(\Add4~52_combout ),
	.datab(\Add4~3_combout ),
	.datac(gnd),
	.datad(\state.ST_UNCOMP_TRANS~q ),
	.cin(gnd),
	.combout(\Add4~53_combout ),
	.cout());
defparam \Add4~53 .lut_mask = 16'hAAEE;
defparam \Add4~53 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~48 (
	.dataa(\state.ST_UNCOMP_TRANS~q ),
	.datab(out_uncomp_byte_cnt_reg_6),
	.datac(\nxt_uncomp_subburst_byte_cnt~2_combout ),
	.datad(out_byte_cnt_reg_3),
	.cin(gnd),
	.combout(\Add4~48_combout ),
	.cout());
defparam \Add4~48 .lut_mask = 16'h08A8;
defparam \Add4~48 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~49 (
	.dataa(\Add4~48_combout ),
	.datab(\Add4~9_combout ),
	.datac(gnd),
	.datad(\state.ST_UNCOMP_TRANS~q ),
	.cin(gnd),
	.combout(\Add4~49_combout ),
	.cout());
defparam \Add4~49 .lut_mask = 16'hAAEE;
defparam \Add4~49 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~40 (
	.dataa(\state.ST_UNCOMP_TRANS~q ),
	.datab(out_uncomp_byte_cnt_reg_10),
	.datac(\nxt_uncomp_subburst_byte_cnt~2_combout ),
	.datad(out_byte_cnt_reg_3),
	.cin(gnd),
	.combout(\Add4~40_combout ),
	.cout());
defparam \Add4~40 .lut_mask = 16'h08A8;
defparam \Add4~40 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~41 (
	.dataa(\Add4~40_combout ),
	.datab(\Add4~17_combout ),
	.datac(gnd),
	.datad(\state.ST_UNCOMP_TRANS~q ),
	.cin(gnd),
	.combout(\Add4~41_combout ),
	.cout());
defparam \Add4~41 .lut_mask = 16'hAAEE;
defparam \Add4~41 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector2~7 (
	.dataa(\nxt_in_ready~0_combout ),
	.datab(\Add4~53_combout ),
	.datac(\Add4~49_combout ),
	.datad(\Add4~41_combout ),
	.cin(gnd),
	.combout(\Selector2~7_combout ),
	.cout());
defparam \Selector2~7 .lut_mask = 16'hFFFE;
defparam \Selector2~7 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector2~8 (
	.dataa(nxt_out_eop),
	.datab(\Add4~51_combout ),
	.datac(\Add4~55_combout ),
	.datad(\Selector2~7_combout ),
	.cin(gnd),
	.combout(\Selector2~8_combout ),
	.cout());
defparam \Selector2~8 .lut_mask = 16'h0001;
defparam \Selector2~8 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector2~9 (
	.dataa(\Add4~21_combout ),
	.datab(\Selector2~10_combout ),
	.datac(\Selector2~6_combout ),
	.datad(\Selector2~8_combout ),
	.cin(gnd),
	.combout(\Selector2~9_combout ),
	.cout());
defparam \Selector2~9 .lut_mask = 16'hDCCC;
defparam \Selector2~9 .sum_lutc_input = "datac";

dffeas \state.ST_UNCOMP_TRANS (
	.clk(wire_pll7_clk_0),
	.d(\Selector2~9_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\state.ST_UNCOMP_TRANS~q ),
	.prn(vcc));
defparam \state.ST_UNCOMP_TRANS .is_wysiwyg = "true";
defparam \state.ST_UNCOMP_TRANS .power_up = "low";

cycloneive_lcell_comb \nxt_in_ready~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(stateST_UNCOMP_WR_SUBBURST),
	.datad(\state.ST_UNCOMP_TRANS~q ),
	.cin(gnd),
	.combout(\nxt_in_ready~0_combout ),
	.cout());
defparam \nxt_in_ready~0 .lut_mask = 16'h000F;
defparam \nxt_in_ready~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector1~2 (
	.dataa(\state.ST_COMP_TRANS~q ),
	.datab(nxt_out_eop),
	.datac(\nxt_in_ready~0_combout ),
	.datad(\state.ST_IDLE~q ),
	.cin(gnd),
	.combout(\Selector1~2_combout ),
	.cout());
defparam \Selector1~2 .lut_mask = 16'hAEFF;
defparam \Selector1~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector1~3 (
	.dataa(\Selector1~4_combout ),
	.datab(\in_valid~combout ),
	.datac(\Selector1~2_combout ),
	.datad(sink0_data[107]),
	.cin(gnd),
	.combout(\Selector1~3_combout ),
	.cout());
defparam \Selector1~3 .lut_mask = 16'hEAAA;
defparam \Selector1~3 .sum_lutc_input = "datac";

dffeas \state.ST_COMP_TRANS (
	.clk(wire_pll7_clk_0),
	.d(\Selector1~3_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\state.ST_COMP_TRANS~q ),
	.prn(vcc));
defparam \state.ST_COMP_TRANS .is_wysiwyg = "true";
defparam \state.ST_COMP_TRANS .power_up = "low";

cycloneive_lcell_comb \nxt_out_valid~2 (
	.dataa(\state.ST_COMP_TRANS~q ),
	.datab(cp_ready1),
	.datac(\in_bytecount_reg_zero~q ),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\nxt_out_valid~2_combout ),
	.cout());
defparam \nxt_out_valid~2 .lut_mask = 16'h028A;
defparam \nxt_out_valid~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \nxt_out_valid~3 (
	.dataa(in_ready_hold),
	.datab(WideOr1),
	.datac(\nxt_out_valid~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\nxt_out_valid~3_combout ),
	.cout());
defparam \nxt_out_valid~3 .lut_mask = 16'hF8F8;
defparam \nxt_out_valid~3 .sum_lutc_input = "datac";

dffeas \in_burstwrap_reg[1] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[123]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(\in_burstwrap_reg[1]~q ),
	.prn(vcc));
defparam \in_burstwrap_reg[1] .is_wysiwyg = "true";
defparam \in_burstwrap_reg[1] .power_up = "low";

cycloneive_lcell_comb \nxt_addr[1] (
	.dataa(\d0_int_nxt_addr[1]~4_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\in_burstwrap_reg[1]~q ),
	.datad(sink0_data[123]),
	.cin(gnd),
	.combout(\nxt_addr[1]~combout ),
	.cout());
defparam \nxt_addr[1] .lut_mask = 16'h028A;
defparam \nxt_addr[1] .sum_lutc_input = "datac";

dffeas \int_nxt_addr_reg[1] (
	.clk(wire_pll7_clk_0),
	.d(\nxt_addr[1]~combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_nxt_addr_reg[1]~q ),
	.prn(vcc));
defparam \int_nxt_addr_reg[1] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg[1] .power_up = "low";

dffeas \in_size_reg[0] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[130]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(\in_size_reg[0]~q ),
	.prn(vcc));
defparam \in_size_reg[0] .is_wysiwyg = "true";
defparam \in_size_reg[0] .power_up = "low";

cycloneive_lcell_comb \d0_in_size[0]~1 (
	.dataa(sink0_data[130]),
	.datab(\in_size_reg[0]~q ),
	.datac(gnd),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\d0_in_size[0]~1_combout ),
	.cout());
defparam \d0_in_size[0]~1 .lut_mask = 16'hAACC;
defparam \d0_in_size[0]~1 .sum_lutc_input = "datac";

dffeas \in_size_reg[1] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[131]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(\in_size_reg[1]~q ),
	.prn(vcc));
defparam \in_size_reg[1] .is_wysiwyg = "true";
defparam \in_size_reg[1] .power_up = "low";

cycloneive_lcell_comb \d0_in_size[1]~0 (
	.dataa(sink0_data[131]),
	.datab(\in_size_reg[1]~q ),
	.datac(gnd),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\d0_in_size[1]~0_combout ),
	.cout());
defparam \d0_in_size[1]~0 .lut_mask = 16'hAACC;
defparam \d0_in_size[1]~0 .sum_lutc_input = "datac";

dffeas \in_size_reg[2] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[132]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(\in_size_reg[2]~q ),
	.prn(vcc));
defparam \in_size_reg[2] .is_wysiwyg = "true";
defparam \in_size_reg[2] .power_up = "low";

cycloneive_lcell_comb \d0_in_size[2]~2 (
	.dataa(sink0_data[132]),
	.datab(\in_size_reg[2]~q ),
	.datac(gnd),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\d0_in_size[2]~2_combout ),
	.cout());
defparam \d0_in_size[2]~2 .lut_mask = 16'hAACC;
defparam \d0_in_size[2]~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \ShiftLeft0~0 (
	.dataa(\d0_in_size[0]~1_combout ),
	.datab(gnd),
	.datac(\d0_in_size[1]~0_combout ),
	.datad(\d0_in_size[2]~2_combout ),
	.cin(gnd),
	.combout(\ShiftLeft0~0_combout ),
	.cout());
defparam \ShiftLeft0~0 .lut_mask = 16'h000A;
defparam \ShiftLeft0~0 .sum_lutc_input = "datac";

dffeas \int_byte_cnt_narrow_reg[1] (
	.clk(wire_pll7_clk_0),
	.d(\ShiftLeft0~0_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_byte_cnt_narrow_reg[1]~q ),
	.prn(vcc));
defparam \int_byte_cnt_narrow_reg[1] .is_wysiwyg = "true";
defparam \int_byte_cnt_narrow_reg[1] .power_up = "low";

cycloneive_lcell_comb \ShiftLeft0~1 (
	.dataa(\d0_in_size[0]~1_combout ),
	.datab(\d0_in_size[1]~0_combout ),
	.datac(\d0_in_size[2]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ShiftLeft0~1_combout ),
	.cout());
defparam \ShiftLeft0~1 .lut_mask = 16'h0101;
defparam \ShiftLeft0~1 .sum_lutc_input = "datac";

dffeas \int_byte_cnt_narrow_reg[0] (
	.clk(wire_pll7_clk_0),
	.d(\ShiftLeft0~1_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_byte_cnt_narrow_reg[0]~q ),
	.prn(vcc));
defparam \int_byte_cnt_narrow_reg[0] .is_wysiwyg = "true";
defparam \int_byte_cnt_narrow_reg[0] .power_up = "low";

cycloneive_lcell_comb \Add0~0 (
	.dataa(int_nxt_addr_reg_dly_0),
	.datab(\int_byte_cnt_narrow_reg[0]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout(\Add0~1 ));
defparam \Add0~0 .lut_mask = 16'h6688;
defparam \Add0~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add0~2 (
	.dataa(int_nxt_addr_reg_dly_1),
	.datab(\int_byte_cnt_narrow_reg[1]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~1 ),
	.combout(\Add0~2_combout ),
	.cout(\Add0~3 ));
defparam \Add0~2 .lut_mask = 16'h9617;
defparam \Add0~2 .sum_lutc_input = "cin";

cycloneive_lcell_comb \d0_int_nxt_addr[1]~2 (
	.dataa(\int_nxt_addr_reg[1]~q ),
	.datab(\Add0~2_combout ),
	.datac(\in_burstwrap_reg[1]~q ),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[1]~2_combout ),
	.cout());
defparam \d0_int_nxt_addr[1]~2 .lut_mask = 16'h00EA;
defparam \d0_int_nxt_addr[1]~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[1]~3 (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_75),
	.datad(out_payload_751),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[1]~3_combout ),
	.cout());
defparam \d0_int_nxt_addr[1]~3 .lut_mask = 16'hEAC0;
defparam \d0_int_nxt_addr[1]~3 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[1]~39 (
	.dataa(sink0_data[131]),
	.datab(gnd),
	.datac(\new_burst_reg~q ),
	.datad(sink0_data[132]),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[1]~39_combout ),
	.cout());
defparam \d0_int_nxt_addr[1]~39 .lut_mask = 16'h0050;
defparam \d0_int_nxt_addr[1]~39 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[1]~4 (
	.dataa(\d0_int_nxt_addr[1]~2_combout ),
	.datab(\d0_int_nxt_addr[1]~3_combout ),
	.datac(\d0_int_nxt_addr[1]~39_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[1]~4_combout ),
	.cout());
defparam \d0_int_nxt_addr[1]~4 .lut_mask = 16'hEAEA;
defparam \d0_int_nxt_addr[1]~4 .sum_lutc_input = "datac";

dffeas \in_burstwrap_reg[0] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[122]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(\in_burstwrap_reg[0]~q ),
	.prn(vcc));
defparam \in_burstwrap_reg[0] .is_wysiwyg = "true";
defparam \in_burstwrap_reg[0] .power_up = "low";

cycloneive_lcell_comb \nxt_addr[0] (
	.dataa(\d0_int_nxt_addr[0]~7_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\in_burstwrap_reg[0]~q ),
	.datad(sink0_data[122]),
	.cin(gnd),
	.combout(\nxt_addr[0]~combout ),
	.cout());
defparam \nxt_addr[0] .lut_mask = 16'h028A;
defparam \nxt_addr[0] .sum_lutc_input = "datac";

dffeas \int_nxt_addr_reg[0] (
	.clk(wire_pll7_clk_0),
	.d(\nxt_addr[0]~combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_nxt_addr_reg[0]~q ),
	.prn(vcc));
defparam \int_nxt_addr_reg[0] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg[0] .power_up = "low";

cycloneive_lcell_comb \d0_int_nxt_addr[0]~5 (
	.dataa(\int_nxt_addr_reg[0]~q ),
	.datab(\Add0~0_combout ),
	.datac(\in_burstwrap_reg[0]~q ),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[0]~5_combout ),
	.cout());
defparam \d0_int_nxt_addr[0]~5 .lut_mask = 16'h00EA;
defparam \d0_int_nxt_addr[0]~5 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[0]~6 (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_74),
	.datad(out_payload_741),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[0]~6_combout ),
	.cout());
defparam \d0_int_nxt_addr[0]~6 .lut_mask = 16'hEAC0;
defparam \d0_int_nxt_addr[0]~6 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[0]~7 (
	.dataa(\d0_int_nxt_addr[0]~5_combout ),
	.datab(\d0_int_nxt_addr[1]~39_combout ),
	.datac(\d0_int_nxt_addr[0]~6_combout ),
	.datad(\d0_in_size[0]~1_combout ),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[0]~7_combout ),
	.cout());
defparam \d0_int_nxt_addr[0]~7 .lut_mask = 16'hAAEA;
defparam \d0_int_nxt_addr[0]~7 .sum_lutc_input = "datac";

dffeas \in_burstwrap_reg[2] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[124]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(\in_burstwrap_reg[2]~q ),
	.prn(vcc));
defparam \in_burstwrap_reg[2] .is_wysiwyg = "true";
defparam \in_burstwrap_reg[2] .power_up = "low";

cycloneive_lcell_comb \nxt_addr[2] (
	.dataa(\d0_int_nxt_addr[2]~11_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\in_burstwrap_reg[2]~q ),
	.datad(sink0_data[124]),
	.cin(gnd),
	.combout(\nxt_addr[2]~combout ),
	.cout());
defparam \nxt_addr[2] .lut_mask = 16'h028A;
defparam \nxt_addr[2] .sum_lutc_input = "datac";

dffeas \int_nxt_addr_reg[2] (
	.clk(wire_pll7_clk_0),
	.d(\nxt_addr[2]~combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_nxt_addr_reg[2]~q ),
	.prn(vcc));
defparam \int_nxt_addr_reg[2] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg[2] .power_up = "low";

cycloneive_lcell_comb \ShiftLeft0~2 (
	.dataa(\d0_in_size[0]~1_combout ),
	.datab(\d0_in_size[2]~2_combout ),
	.datac(gnd),
	.datad(\d0_in_size[1]~0_combout ),
	.cin(gnd),
	.combout(\ShiftLeft0~2_combout ),
	.cout());
defparam \ShiftLeft0~2 .lut_mask = 16'h1100;
defparam \ShiftLeft0~2 .sum_lutc_input = "datac";

dffeas \int_byte_cnt_narrow_reg[2] (
	.clk(wire_pll7_clk_0),
	.d(\ShiftLeft0~2_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_byte_cnt_narrow_reg[2]~q ),
	.prn(vcc));
defparam \int_byte_cnt_narrow_reg[2] .is_wysiwyg = "true";
defparam \int_byte_cnt_narrow_reg[2] .power_up = "low";

cycloneive_lcell_comb \Add0~4 (
	.dataa(int_nxt_addr_reg_dly_2),
	.datab(\int_byte_cnt_narrow_reg[2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~3 ),
	.combout(\Add0~4_combout ),
	.cout(\Add0~5 ));
defparam \Add0~4 .lut_mask = 16'h698E;
defparam \Add0~4 .sum_lutc_input = "cin";

cycloneive_lcell_comb \d0_int_nxt_addr[2]~8 (
	.dataa(\int_nxt_addr_reg[2]~q ),
	.datab(\in_burstwrap_reg[2]~q ),
	.datac(\Add0~4_combout ),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[2]~8_combout ),
	.cout());
defparam \d0_int_nxt_addr[2]~8 .lut_mask = 16'h00EA;
defparam \d0_int_nxt_addr[2]~8 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[2]~9 (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_76),
	.datad(out_payload_761),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[2]~9_combout ),
	.cout());
defparam \d0_int_nxt_addr[2]~9 .lut_mask = 16'hEAC0;
defparam \d0_int_nxt_addr[2]~9 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[2]~10 (
	.dataa(\new_burst_reg~q ),
	.datab(\d0_int_nxt_addr[2]~9_combout ),
	.datac(gnd),
	.datad(sink0_data[132]),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[2]~10_combout ),
	.cout());
defparam \d0_int_nxt_addr[2]~10 .lut_mask = 16'h0088;
defparam \d0_int_nxt_addr[2]~10 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[2]~11 (
	.dataa(\d0_int_nxt_addr[2]~8_combout ),
	.datab(\d0_int_nxt_addr[2]~10_combout ),
	.datac(\d0_in_size[0]~1_combout ),
	.datad(\d0_in_size[1]~0_combout ),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[2]~11_combout ),
	.cout());
defparam \d0_int_nxt_addr[2]~11 .lut_mask = 16'hAEEE;
defparam \d0_int_nxt_addr[2]~11 .sum_lutc_input = "datac";

cycloneive_lcell_comb \ShiftLeft1~0 (
	.dataa(\in_size_reg[2]~q ),
	.datab(\in_size_reg[1]~q ),
	.datac(\in_size_reg[0]~q ),
	.datad(int_nxt_addr_reg_dly_0),
	.cin(gnd),
	.combout(\ShiftLeft1~0_combout ),
	.cout());
defparam \ShiftLeft1~0 .lut_mask = 16'hFFFE;
defparam \ShiftLeft1~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \WideOr1~0 (
	.dataa(\in_size_reg[2]~q ),
	.datab(\in_size_reg[1]~q ),
	.datac(\in_size_reg[0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\WideOr1~0_combout ),
	.cout());
defparam \WideOr1~0 .lut_mask = 16'hEAEA;
defparam \WideOr1~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \ShiftLeft1~1 (
	.dataa(int_nxt_addr_reg_dly_1),
	.datab(\ShiftLeft1~0_combout ),
	.datac(\WideOr1~0_combout ),
	.datad(int_nxt_addr_reg_dly_2),
	.cin(gnd),
	.combout(\ShiftLeft1~1_combout ),
	.cout());
defparam \ShiftLeft1~1 .lut_mask = 16'h88F0;
defparam \ShiftLeft1~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Decoder1~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\in_size_reg[2]~q ),
	.datad(\in_size_reg[1]~q ),
	.cin(gnd),
	.combout(\Decoder1~0_combout ),
	.cout());
defparam \Decoder1~0 .lut_mask = 16'h000F;
defparam \Decoder1~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \LessThan0~0 (
	.dataa(gnd),
	.datab(sink0_data[130]),
	.datac(sink0_data[131]),
	.datad(sink0_data[132]),
	.cin(gnd),
	.combout(\LessThan0~0_combout ),
	.cout());
defparam \LessThan0~0 .lut_mask = 16'h003F;
defparam \LessThan0~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \source0_data[64]~14 (
	.dataa(gnd),
	.datab(gnd),
	.datac(int_nxt_addr_reg_dly_2),
	.datad(int_nxt_addr_reg_dly_1),
	.cin(gnd),
	.combout(\source0_data[64]~14_combout ),
	.cout());
defparam \source0_data[64]~14 .lut_mask = 16'h000F;
defparam \source0_data[64]~14 .sum_lutc_input = "datac";

dffeas \in_byteen_reg[1] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[65]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(\in_byteen_reg[1]~q ),
	.prn(vcc));
defparam \in_byteen_reg[1] .is_wysiwyg = "true";
defparam \in_byteen_reg[1] .power_up = "low";

cycloneive_lcell_comb \always12~0 (
	.dataa(\state.ST_COMP_TRANS~q ),
	.datab(in_narrow_reg1),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\always12~0_combout ),
	.cout());
defparam \always12~0 .lut_mask = 16'h8888;
defparam \always12~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \source0_data[69]~16 (
	.dataa(\state.ST_COMP_TRANS~q ),
	.datab(in_narrow_reg1),
	.datac(int_nxt_addr_reg_dly_2),
	.datad(int_nxt_addr_reg_dly_1),
	.cin(gnd),
	.combout(\source0_data[69]~16_combout ),
	.cout());
defparam \source0_data[69]~16 .lut_mask = 16'h8880;
defparam \source0_data[69]~16 .sum_lutc_input = "datac";

dffeas \in_byteen_reg[5] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[69]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(\in_byteen_reg[5]~q ),
	.prn(vcc));
defparam \in_byteen_reg[5] .is_wysiwyg = "true";
defparam \in_byteen_reg[5] .power_up = "low";

cycloneive_lcell_comb \source0_data[66]~17 (
	.dataa(\state.ST_COMP_TRANS~q ),
	.datab(in_narrow_reg1),
	.datac(gnd),
	.datad(int_nxt_addr_reg_dly_2),
	.cin(gnd),
	.combout(\source0_data[66]~17_combout ),
	.cout());
defparam \source0_data[66]~17 .lut_mask = 16'h0088;
defparam \source0_data[66]~17 .sum_lutc_input = "datac";

cycloneive_lcell_comb \source0_data[69]~18 (
	.dataa(\source0_data[69]~16_combout ),
	.datab(\in_byteen_reg[5]~q ),
	.datac(\source0_data[66]~17_combout ),
	.datad(\WideOr1~0_combout ),
	.cin(gnd),
	.combout(\source0_data[69]~18_combout ),
	.cout());
defparam \source0_data[69]~18 .lut_mask = 16'h5E0E;
defparam \source0_data[69]~18 .sum_lutc_input = "datac";

cycloneive_lcell_comb \ShiftLeft1~3 (
	.dataa(\in_size_reg[0]~q ),
	.datab(int_nxt_addr_reg_dly_0),
	.datac(\Decoder1~0_combout ),
	.datad(int_nxt_addr_reg_dly_1),
	.cin(gnd),
	.combout(\ShiftLeft1~3_combout ),
	.cout());
defparam \ShiftLeft1~3 .lut_mask = 16'h00EF;
defparam \ShiftLeft1~3 .sum_lutc_input = "datac";

dffeas \in_byteen_reg[4] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[68]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(\in_byteen_reg[4]~q ),
	.prn(vcc));
defparam \in_byteen_reg[4] .is_wysiwyg = "true";
defparam \in_byteen_reg[4] .power_up = "low";

cycloneive_lcell_comb \ShiftLeft1~4 (
	.dataa(\in_size_reg[2]~q ),
	.datab(\in_size_reg[1]~q ),
	.datac(\in_size_reg[0]~q ),
	.datad(int_nxt_addr_reg_dly_0),
	.cin(gnd),
	.combout(\ShiftLeft1~4_combout ),
	.cout());
defparam \ShiftLeft1~4 .lut_mask = 16'hFEEE;
defparam \ShiftLeft1~4 .sum_lutc_input = "datac";

cycloneive_lcell_comb \ShiftLeft1~5 (
	.dataa(\in_size_reg[2]~q ),
	.datab(\in_size_reg[1]~q ),
	.datac(\in_size_reg[0]~q ),
	.datad(int_nxt_addr_reg_dly_0),
	.cin(gnd),
	.combout(\ShiftLeft1~5_combout ),
	.cout());
defparam \ShiftLeft1~5 .lut_mask = 16'hEEEA;
defparam \ShiftLeft1~5 .sum_lutc_input = "datac";

cycloneive_lcell_comb \source0_data[68]~20 (
	.dataa(\source0_data[66]~17_combout ),
	.datab(\ShiftLeft1~4_combout ),
	.datac(\source0_data[69]~16_combout ),
	.datad(\ShiftLeft1~5_combout ),
	.cin(gnd),
	.combout(\source0_data[68]~20_combout ),
	.cout());
defparam \source0_data[68]~20 .lut_mask = 16'hDAD0;
defparam \source0_data[68]~20 .sum_lutc_input = "datac";

cycloneive_lcell_comb \ShiftLeft1~6 (
	.dataa(int_nxt_addr_reg_dly_1),
	.datab(int_nxt_addr_reg_dly_0),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ShiftLeft1~6_combout ),
	.cout());
defparam \ShiftLeft1~6 .lut_mask = 16'hEEEE;
defparam \ShiftLeft1~6 .sum_lutc_input = "datac";

dffeas \in_byteen_reg[6] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[70]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(\in_byteen_reg[6]~q ),
	.prn(vcc));
defparam \in_byteen_reg[6] .is_wysiwyg = "true";
defparam \in_byteen_reg[6] .power_up = "low";

cycloneive_lcell_comb \source0_data[70]~22 (
	.dataa(\source0_data[69]~16_combout ),
	.datab(\in_byteen_reg[6]~q ),
	.datac(\source0_data[66]~17_combout ),
	.datad(\WideOr1~0_combout ),
	.cin(gnd),
	.combout(\source0_data[70]~22_combout ),
	.cout());
defparam \source0_data[70]~22 .lut_mask = 16'h5E0E;
defparam \source0_data[70]~22 .sum_lutc_input = "datac";

cycloneive_lcell_comb \ShiftLeft1~7 (
	.dataa(\ShiftLeft1~4_combout ),
	.datab(gnd),
	.datac(int_nxt_addr_reg_dly_1),
	.datad(int_nxt_addr_reg_dly_0),
	.cin(gnd),
	.combout(\ShiftLeft1~7_combout ),
	.cout());
defparam \ShiftLeft1~7 .lut_mask = 16'h0AFA;
defparam \ShiftLeft1~7 .sum_lutc_input = "datac";

dffeas \in_byteen_reg[2] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[66]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(\in_byteen_reg[2]~q ),
	.prn(vcc));
defparam \in_byteen_reg[2] .is_wysiwyg = "true";
defparam \in_byteen_reg[2] .power_up = "low";

dffeas in_eop_reg(
	.clk(wire_pll7_clk_0),
	.d(sink0_endofpacket),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(\in_eop_reg~q ),
	.prn(vcc));
defparam in_eop_reg.is_wysiwyg = "true";
defparam in_eop_reg.power_up = "low";

dffeas \in_burstwrap_reg[3] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[125]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(\in_burstwrap_reg[3]~q ),
	.prn(vcc));
defparam \in_burstwrap_reg[3] .is_wysiwyg = "true";
defparam \in_burstwrap_reg[3] .power_up = "low";

cycloneive_lcell_comb \nxt_addr[3] (
	.dataa(\d0_int_nxt_addr[3]~14_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\in_burstwrap_reg[3]~q ),
	.datad(sink0_data[125]),
	.cin(gnd),
	.combout(\nxt_addr[3]~combout ),
	.cout());
defparam \nxt_addr[3] .lut_mask = 16'h028A;
defparam \nxt_addr[3] .sum_lutc_input = "datac";

dffeas \int_nxt_addr_reg[3] (
	.clk(wire_pll7_clk_0),
	.d(\nxt_addr[3]~combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_nxt_addr_reg[3]~q ),
	.prn(vcc));
defparam \int_nxt_addr_reg[3] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg[3] .power_up = "low";

cycloneive_lcell_comb \ShiftLeft0~3 (
	.dataa(\d0_in_size[0]~1_combout ),
	.datab(\d0_in_size[1]~0_combout ),
	.datac(gnd),
	.datad(\d0_in_size[2]~2_combout ),
	.cin(gnd),
	.combout(\ShiftLeft0~3_combout ),
	.cout());
defparam \ShiftLeft0~3 .lut_mask = 16'h0088;
defparam \ShiftLeft0~3 .sum_lutc_input = "datac";

dffeas \int_byte_cnt_narrow_reg[3] (
	.clk(wire_pll7_clk_0),
	.d(\ShiftLeft0~3_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_byte_cnt_narrow_reg[3]~q ),
	.prn(vcc));
defparam \int_byte_cnt_narrow_reg[3] .is_wysiwyg = "true";
defparam \int_byte_cnt_narrow_reg[3] .power_up = "low";

cycloneive_lcell_comb \Add0~6 (
	.dataa(int_nxt_addr_reg_dly_3),
	.datab(\int_byte_cnt_narrow_reg[3]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~5 ),
	.combout(\Add0~6_combout ),
	.cout(\Add0~7 ));
defparam \Add0~6 .lut_mask = 16'h9617;
defparam \Add0~6 .sum_lutc_input = "cin";

cycloneive_lcell_comb \d0_int_nxt_addr[3]~12 (
	.dataa(\int_nxt_addr_reg[3]~q ),
	.datab(\in_burstwrap_reg[3]~q ),
	.datac(\Add0~6_combout ),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[3]~12_combout ),
	.cout());
defparam \d0_int_nxt_addr[3]~12 .lut_mask = 16'h00EA;
defparam \d0_int_nxt_addr[3]~12 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[3]~13 (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_77),
	.datad(out_payload_771),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[3]~13_combout ),
	.cout());
defparam \d0_int_nxt_addr[3]~13 .lut_mask = 16'hEAC0;
defparam \d0_int_nxt_addr[3]~13 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[3]~14 (
	.dataa(\d0_int_nxt_addr[3]~12_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\d0_int_nxt_addr[3]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[3]~14_combout ),
	.cout());
defparam \d0_int_nxt_addr[3]~14 .lut_mask = 16'hEAEA;
defparam \d0_int_nxt_addr[3]~14 .sum_lutc_input = "datac";

dffeas \in_burstwrap_reg[4] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[126]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(\in_burstwrap_reg[4]~q ),
	.prn(vcc));
defparam \in_burstwrap_reg[4] .is_wysiwyg = "true";
defparam \in_burstwrap_reg[4] .power_up = "low";

cycloneive_lcell_comb \nxt_addr[4] (
	.dataa(\d0_int_nxt_addr[4]~17_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\in_burstwrap_reg[4]~q ),
	.datad(sink0_data[126]),
	.cin(gnd),
	.combout(\nxt_addr[4]~combout ),
	.cout());
defparam \nxt_addr[4] .lut_mask = 16'h028A;
defparam \nxt_addr[4] .sum_lutc_input = "datac";

dffeas \int_nxt_addr_reg[4] (
	.clk(wire_pll7_clk_0),
	.d(\nxt_addr[4]~combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_nxt_addr_reg[4]~q ),
	.prn(vcc));
defparam \int_nxt_addr_reg[4] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg[4] .power_up = "low";

cycloneive_lcell_comb \ShiftLeft0~4 (
	.dataa(\d0_in_size[0]~1_combout ),
	.datab(\d0_in_size[1]~0_combout ),
	.datac(gnd),
	.datad(\d0_in_size[2]~2_combout ),
	.cin(gnd),
	.combout(\ShiftLeft0~4_combout ),
	.cout());
defparam \ShiftLeft0~4 .lut_mask = 16'h1100;
defparam \ShiftLeft0~4 .sum_lutc_input = "datac";

dffeas \int_byte_cnt_narrow_reg[4] (
	.clk(wire_pll7_clk_0),
	.d(\ShiftLeft0~4_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_byte_cnt_narrow_reg[4]~q ),
	.prn(vcc));
defparam \int_byte_cnt_narrow_reg[4] .is_wysiwyg = "true";
defparam \int_byte_cnt_narrow_reg[4] .power_up = "low";

cycloneive_lcell_comb \Add0~8 (
	.dataa(int_nxt_addr_reg_dly_4),
	.datab(\int_byte_cnt_narrow_reg[4]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~7 ),
	.combout(\Add0~8_combout ),
	.cout(\Add0~9 ));
defparam \Add0~8 .lut_mask = 16'h698E;
defparam \Add0~8 .sum_lutc_input = "cin";

cycloneive_lcell_comb \d0_int_nxt_addr[4]~15 (
	.dataa(\int_nxt_addr_reg[4]~q ),
	.datab(\in_burstwrap_reg[4]~q ),
	.datac(\Add0~8_combout ),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[4]~15_combout ),
	.cout());
defparam \d0_int_nxt_addr[4]~15 .lut_mask = 16'h00EA;
defparam \d0_int_nxt_addr[4]~15 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[4]~16 (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_78),
	.datad(out_payload_781),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[4]~16_combout ),
	.cout());
defparam \d0_int_nxt_addr[4]~16 .lut_mask = 16'hEAC0;
defparam \d0_int_nxt_addr[4]~16 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[4]~17 (
	.dataa(\d0_int_nxt_addr[4]~15_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\d0_int_nxt_addr[4]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[4]~17_combout ),
	.cout());
defparam \d0_int_nxt_addr[4]~17 .lut_mask = 16'hEAEA;
defparam \d0_int_nxt_addr[4]~17 .sum_lutc_input = "datac";

dffeas \in_burstwrap_reg[5] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[127]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(\in_burstwrap_reg[5]~q ),
	.prn(vcc));
defparam \in_burstwrap_reg[5] .is_wysiwyg = "true";
defparam \in_burstwrap_reg[5] .power_up = "low";

cycloneive_lcell_comb \nxt_addr[5] (
	.dataa(\d0_int_nxt_addr[5]~20_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\in_burstwrap_reg[5]~q ),
	.datad(sink0_data[127]),
	.cin(gnd),
	.combout(\nxt_addr[5]~combout ),
	.cout());
defparam \nxt_addr[5] .lut_mask = 16'h028A;
defparam \nxt_addr[5] .sum_lutc_input = "datac";

dffeas \int_nxt_addr_reg[5] (
	.clk(wire_pll7_clk_0),
	.d(\nxt_addr[5]~combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_nxt_addr_reg[5]~q ),
	.prn(vcc));
defparam \int_nxt_addr_reg[5] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg[5] .power_up = "low";

cycloneive_lcell_comb \ShiftLeft0~5 (
	.dataa(\d0_in_size[0]~1_combout ),
	.datab(\d0_in_size[2]~2_combout ),
	.datac(gnd),
	.datad(\d0_in_size[1]~0_combout ),
	.cin(gnd),
	.combout(\ShiftLeft0~5_combout ),
	.cout());
defparam \ShiftLeft0~5 .lut_mask = 16'h0088;
defparam \ShiftLeft0~5 .sum_lutc_input = "datac";

dffeas \int_byte_cnt_narrow_reg[5] (
	.clk(wire_pll7_clk_0),
	.d(\ShiftLeft0~5_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_byte_cnt_narrow_reg[5]~q ),
	.prn(vcc));
defparam \int_byte_cnt_narrow_reg[5] .is_wysiwyg = "true";
defparam \int_byte_cnt_narrow_reg[5] .power_up = "low";

cycloneive_lcell_comb \Add0~10 (
	.dataa(int_nxt_addr_reg_dly_5),
	.datab(\int_byte_cnt_narrow_reg[5]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~9 ),
	.combout(\Add0~10_combout ),
	.cout(\Add0~11 ));
defparam \Add0~10 .lut_mask = 16'h9617;
defparam \Add0~10 .sum_lutc_input = "cin";

cycloneive_lcell_comb \d0_int_nxt_addr[5]~18 (
	.dataa(\int_nxt_addr_reg[5]~q ),
	.datab(\in_burstwrap_reg[5]~q ),
	.datac(\Add0~10_combout ),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[5]~18_combout ),
	.cout());
defparam \d0_int_nxt_addr[5]~18 .lut_mask = 16'h00EA;
defparam \d0_int_nxt_addr[5]~18 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[5]~19 (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_79),
	.datad(out_payload_791),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[5]~19_combout ),
	.cout());
defparam \d0_int_nxt_addr[5]~19 .lut_mask = 16'hEAC0;
defparam \d0_int_nxt_addr[5]~19 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[5]~20 (
	.dataa(\d0_int_nxt_addr[5]~18_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\d0_int_nxt_addr[5]~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[5]~20_combout ),
	.cout());
defparam \d0_int_nxt_addr[5]~20 .lut_mask = 16'hEAEA;
defparam \d0_int_nxt_addr[5]~20 .sum_lutc_input = "datac";

dffeas \in_burstwrap_reg[6] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[128]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(\in_burstwrap_reg[6]~q ),
	.prn(vcc));
defparam \in_burstwrap_reg[6] .is_wysiwyg = "true";
defparam \in_burstwrap_reg[6] .power_up = "low";

cycloneive_lcell_comb \nxt_addr[6] (
	.dataa(\d0_int_nxt_addr[6]~23_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\in_burstwrap_reg[6]~q ),
	.datad(sink0_data[128]),
	.cin(gnd),
	.combout(\nxt_addr[6]~combout ),
	.cout());
defparam \nxt_addr[6] .lut_mask = 16'h028A;
defparam \nxt_addr[6] .sum_lutc_input = "datac";

dffeas \int_nxt_addr_reg[6] (
	.clk(wire_pll7_clk_0),
	.d(\nxt_addr[6]~combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_nxt_addr_reg[6]~q ),
	.prn(vcc));
defparam \int_nxt_addr_reg[6] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg[6] .power_up = "low";

cycloneive_lcell_comb \ShiftLeft0~6 (
	.dataa(\d0_in_size[0]~1_combout ),
	.datab(gnd),
	.datac(\d0_in_size[1]~0_combout ),
	.datad(\d0_in_size[2]~2_combout ),
	.cin(gnd),
	.combout(\ShiftLeft0~6_combout ),
	.cout());
defparam \ShiftLeft0~6 .lut_mask = 16'h5000;
defparam \ShiftLeft0~6 .sum_lutc_input = "datac";

dffeas \int_byte_cnt_narrow_reg[6] (
	.clk(wire_pll7_clk_0),
	.d(\ShiftLeft0~6_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_byte_cnt_narrow_reg[6]~q ),
	.prn(vcc));
defparam \int_byte_cnt_narrow_reg[6] .is_wysiwyg = "true";
defparam \int_byte_cnt_narrow_reg[6] .power_up = "low";

cycloneive_lcell_comb \Add0~12 (
	.dataa(int_nxt_addr_reg_dly_6),
	.datab(\int_byte_cnt_narrow_reg[6]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~11 ),
	.combout(\Add0~12_combout ),
	.cout(\Add0~13 ));
defparam \Add0~12 .lut_mask = 16'h698E;
defparam \Add0~12 .sum_lutc_input = "cin";

cycloneive_lcell_comb \d0_int_nxt_addr[6]~21 (
	.dataa(\int_nxt_addr_reg[6]~q ),
	.datab(\in_burstwrap_reg[6]~q ),
	.datac(\Add0~12_combout ),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[6]~21_combout ),
	.cout());
defparam \d0_int_nxt_addr[6]~21 .lut_mask = 16'h00EA;
defparam \d0_int_nxt_addr[6]~21 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[6]~22 (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_80),
	.datad(out_payload_801),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[6]~22_combout ),
	.cout());
defparam \d0_int_nxt_addr[6]~22 .lut_mask = 16'hEAC0;
defparam \d0_int_nxt_addr[6]~22 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[6]~23 (
	.dataa(\d0_int_nxt_addr[6]~21_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\d0_int_nxt_addr[6]~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[6]~23_combout ),
	.cout());
defparam \d0_int_nxt_addr[6]~23 .lut_mask = 16'hEAEA;
defparam \d0_int_nxt_addr[6]~23 .sum_lutc_input = "datac";

dffeas \in_burstwrap_reg[7] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[129]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(\in_burstwrap_reg[7]~q ),
	.prn(vcc));
defparam \in_burstwrap_reg[7] .is_wysiwyg = "true";
defparam \in_burstwrap_reg[7] .power_up = "low";

cycloneive_lcell_comb \nxt_addr[7] (
	.dataa(\d0_int_nxt_addr[7]~26_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\in_burstwrap_reg[7]~q ),
	.datad(sink0_data[129]),
	.cin(gnd),
	.combout(\nxt_addr[7]~combout ),
	.cout());
defparam \nxt_addr[7] .lut_mask = 16'h028A;
defparam \nxt_addr[7] .sum_lutc_input = "datac";

dffeas \int_nxt_addr_reg[7] (
	.clk(wire_pll7_clk_0),
	.d(\nxt_addr[7]~combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_nxt_addr_reg[7]~q ),
	.prn(vcc));
defparam \int_nxt_addr_reg[7] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg[7] .power_up = "low";

cycloneive_lcell_comb \ShiftLeft0~7 (
	.dataa(\d0_in_size[0]~1_combout ),
	.datab(\d0_in_size[1]~0_combout ),
	.datac(\d0_in_size[2]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ShiftLeft0~7_combout ),
	.cout());
defparam \ShiftLeft0~7 .lut_mask = 16'h8080;
defparam \ShiftLeft0~7 .sum_lutc_input = "datac";

dffeas \int_byte_cnt_narrow_reg[7] (
	.clk(wire_pll7_clk_0),
	.d(\ShiftLeft0~7_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_byte_cnt_narrow_reg[7]~q ),
	.prn(vcc));
defparam \int_byte_cnt_narrow_reg[7] .is_wysiwyg = "true";
defparam \int_byte_cnt_narrow_reg[7] .power_up = "low";

cycloneive_lcell_comb \Add0~14 (
	.dataa(int_nxt_addr_reg_dly_7),
	.datab(\int_byte_cnt_narrow_reg[7]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~13 ),
	.combout(\Add0~14_combout ),
	.cout(\Add0~15 ));
defparam \Add0~14 .lut_mask = 16'h9617;
defparam \Add0~14 .sum_lutc_input = "cin";

cycloneive_lcell_comb \d0_int_nxt_addr[7]~24 (
	.dataa(\int_nxt_addr_reg[7]~q ),
	.datab(\in_burstwrap_reg[7]~q ),
	.datac(\Add0~14_combout ),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[7]~24_combout ),
	.cout());
defparam \d0_int_nxt_addr[7]~24 .lut_mask = 16'h00EA;
defparam \d0_int_nxt_addr[7]~24 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[7]~25 (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_81),
	.datad(out_payload_811),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[7]~25_combout ),
	.cout());
defparam \d0_int_nxt_addr[7]~25 .lut_mask = 16'hEAC0;
defparam \d0_int_nxt_addr[7]~25 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[7]~26 (
	.dataa(\d0_int_nxt_addr[7]~24_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\d0_int_nxt_addr[7]~25_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[7]~26_combout ),
	.cout());
defparam \d0_int_nxt_addr[7]~26 .lut_mask = 16'hEAEA;
defparam \d0_int_nxt_addr[7]~26 .sum_lutc_input = "datac";

cycloneive_lcell_comb \nxt_addr[8] (
	.dataa(\d0_int_nxt_addr[8]~29_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\in_burstwrap_reg[7]~q ),
	.datad(sink0_data[129]),
	.cin(gnd),
	.combout(\nxt_addr[8]~combout ),
	.cout());
defparam \nxt_addr[8] .lut_mask = 16'h028A;
defparam \nxt_addr[8] .sum_lutc_input = "datac";

dffeas \int_nxt_addr_reg[8] (
	.clk(wire_pll7_clk_0),
	.d(\nxt_addr[8]~combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_nxt_addr_reg[8]~q ),
	.prn(vcc));
defparam \int_nxt_addr_reg[8] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg[8] .power_up = "low";

cycloneive_lcell_comb \Add0~16 (
	.dataa(int_nxt_addr_reg_dly_8),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~15 ),
	.combout(\Add0~16_combout ),
	.cout(\Add0~17 ));
defparam \Add0~16 .lut_mask = 16'hA50A;
defparam \Add0~16 .sum_lutc_input = "cin";

cycloneive_lcell_comb \d0_int_nxt_addr[8]~27 (
	.dataa(\int_nxt_addr_reg[8]~q ),
	.datab(\in_burstwrap_reg[7]~q ),
	.datac(\Add0~16_combout ),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[8]~27_combout ),
	.cout());
defparam \d0_int_nxt_addr[8]~27 .lut_mask = 16'h00EA;
defparam \d0_int_nxt_addr[8]~27 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[8]~28 (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_82),
	.datad(out_payload_821),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[8]~28_combout ),
	.cout());
defparam \d0_int_nxt_addr[8]~28 .lut_mask = 16'hEAC0;
defparam \d0_int_nxt_addr[8]~28 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[8]~29 (
	.dataa(\d0_int_nxt_addr[8]~27_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\d0_int_nxt_addr[8]~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[8]~29_combout ),
	.cout());
defparam \d0_int_nxt_addr[8]~29 .lut_mask = 16'hEAEA;
defparam \d0_int_nxt_addr[8]~29 .sum_lutc_input = "datac";

cycloneive_lcell_comb \nxt_addr[9] (
	.dataa(\d0_int_nxt_addr[9]~32_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\in_burstwrap_reg[7]~q ),
	.datad(sink0_data[129]),
	.cin(gnd),
	.combout(\nxt_addr[9]~combout ),
	.cout());
defparam \nxt_addr[9] .lut_mask = 16'h028A;
defparam \nxt_addr[9] .sum_lutc_input = "datac";

dffeas \int_nxt_addr_reg[9] (
	.clk(wire_pll7_clk_0),
	.d(\nxt_addr[9]~combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_nxt_addr_reg[9]~q ),
	.prn(vcc));
defparam \int_nxt_addr_reg[9] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg[9] .power_up = "low";

cycloneive_lcell_comb \Add0~18 (
	.dataa(int_nxt_addr_reg_dly_9),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~17 ),
	.combout(\Add0~18_combout ),
	.cout(\Add0~19 ));
defparam \Add0~18 .lut_mask = 16'h5A5F;
defparam \Add0~18 .sum_lutc_input = "cin";

cycloneive_lcell_comb \d0_int_nxt_addr[9]~30 (
	.dataa(\int_nxt_addr_reg[9]~q ),
	.datab(\in_burstwrap_reg[7]~q ),
	.datac(\Add0~18_combout ),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[9]~30_combout ),
	.cout());
defparam \d0_int_nxt_addr[9]~30 .lut_mask = 16'h00EA;
defparam \d0_int_nxt_addr[9]~30 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[9]~31 (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_83),
	.datad(out_payload_831),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[9]~31_combout ),
	.cout());
defparam \d0_int_nxt_addr[9]~31 .lut_mask = 16'hEAC0;
defparam \d0_int_nxt_addr[9]~31 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[9]~32 (
	.dataa(\d0_int_nxt_addr[9]~30_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\d0_int_nxt_addr[9]~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[9]~32_combout ),
	.cout());
defparam \d0_int_nxt_addr[9]~32 .lut_mask = 16'hEAEA;
defparam \d0_int_nxt_addr[9]~32 .sum_lutc_input = "datac";

cycloneive_lcell_comb \nxt_addr[10] (
	.dataa(\d0_int_nxt_addr[10]~35_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\in_burstwrap_reg[7]~q ),
	.datad(sink0_data[129]),
	.cin(gnd),
	.combout(\nxt_addr[10]~combout ),
	.cout());
defparam \nxt_addr[10] .lut_mask = 16'h028A;
defparam \nxt_addr[10] .sum_lutc_input = "datac";

dffeas \int_nxt_addr_reg[10] (
	.clk(wire_pll7_clk_0),
	.d(\nxt_addr[10]~combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_nxt_addr_reg[10]~q ),
	.prn(vcc));
defparam \int_nxt_addr_reg[10] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg[10] .power_up = "low";

cycloneive_lcell_comb \Add0~20 (
	.dataa(int_nxt_addr_reg_dly_10),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~19 ),
	.combout(\Add0~20_combout ),
	.cout(\Add0~21 ));
defparam \Add0~20 .lut_mask = 16'hA50A;
defparam \Add0~20 .sum_lutc_input = "cin";

cycloneive_lcell_comb \d0_int_nxt_addr[10]~33 (
	.dataa(\int_nxt_addr_reg[10]~q ),
	.datab(\in_burstwrap_reg[7]~q ),
	.datac(\Add0~20_combout ),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[10]~33_combout ),
	.cout());
defparam \d0_int_nxt_addr[10]~33 .lut_mask = 16'h00EA;
defparam \d0_int_nxt_addr[10]~33 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[10]~34 (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_84),
	.datad(out_payload_841),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[10]~34_combout ),
	.cout());
defparam \d0_int_nxt_addr[10]~34 .lut_mask = 16'hEAC0;
defparam \d0_int_nxt_addr[10]~34 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[10]~35 (
	.dataa(\d0_int_nxt_addr[10]~33_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\d0_int_nxt_addr[10]~34_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[10]~35_combout ),
	.cout());
defparam \d0_int_nxt_addr[10]~35 .lut_mask = 16'hEAEA;
defparam \d0_int_nxt_addr[10]~35 .sum_lutc_input = "datac";

cycloneive_lcell_comb \nxt_addr[11] (
	.dataa(\d0_int_nxt_addr[11]~38_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\in_burstwrap_reg[7]~q ),
	.datad(sink0_data[129]),
	.cin(gnd),
	.combout(\nxt_addr[11]~combout ),
	.cout());
defparam \nxt_addr[11] .lut_mask = 16'h028A;
defparam \nxt_addr[11] .sum_lutc_input = "datac";

dffeas \int_nxt_addr_reg[11] (
	.clk(wire_pll7_clk_0),
	.d(\nxt_addr[11]~combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_nxt_addr_reg[11]~q ),
	.prn(vcc));
defparam \int_nxt_addr_reg[11] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg[11] .power_up = "low";

cycloneive_lcell_comb \Add0~22 (
	.dataa(int_nxt_addr_reg_dly_11),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add0~21 ),
	.combout(\Add0~22_combout ),
	.cout());
defparam \Add0~22 .lut_mask = 16'h5A5A;
defparam \Add0~22 .sum_lutc_input = "cin";

cycloneive_lcell_comb \d0_int_nxt_addr[11]~36 (
	.dataa(\int_nxt_addr_reg[11]~q ),
	.datab(\in_burstwrap_reg[7]~q ),
	.datac(\Add0~22_combout ),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[11]~36_combout ),
	.cout());
defparam \d0_int_nxt_addr[11]~36 .lut_mask = 16'h00EA;
defparam \d0_int_nxt_addr[11]~36 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[11]~37 (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_85),
	.datad(out_payload_851),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[11]~37_combout ),
	.cout());
defparam \d0_int_nxt_addr[11]~37 .lut_mask = 16'hEAC0;
defparam \d0_int_nxt_addr[11]~37 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[11]~38 (
	.dataa(\d0_int_nxt_addr[11]~36_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\d0_int_nxt_addr[11]~37_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[11]~38_combout ),
	.cout());
defparam \d0_int_nxt_addr[11]~38 .lut_mask = 16'hEAEA;
defparam \d0_int_nxt_addr[11]~38 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector3~1 (
	.dataa(\in_eop_reg~q ),
	.datab(stateST_UNCOMP_WR_SUBBURST),
	.datac(\Selector3~0_combout ),
	.datad(sink0_data[107]),
	.cin(gnd),
	.combout(\Selector3~1_combout ),
	.cout());
defparam \Selector3~1 .lut_mask = 16'h0080;
defparam \Selector3~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \WideOr0~0 (
	.dataa(out_uncomp_byte_cnt_reg_11),
	.datab(out_uncomp_byte_cnt_reg_10),
	.datac(out_uncomp_byte_cnt_reg_9),
	.datad(out_uncomp_byte_cnt_reg_8),
	.cin(gnd),
	.combout(\WideOr0~0_combout ),
	.cout());
defparam \WideOr0~0 .lut_mask = 16'hFFFE;
defparam \WideOr0~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \WideOr0~1 (
	.dataa(out_uncomp_byte_cnt_reg_7),
	.datab(out_uncomp_byte_cnt_reg_6),
	.datac(out_uncomp_byte_cnt_reg_5),
	.datad(out_uncomp_byte_cnt_reg_4),
	.cin(gnd),
	.combout(\WideOr0~1_combout ),
	.cout());
defparam \WideOr0~1 .lut_mask = 16'hFFFE;
defparam \WideOr0~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \nxt_uncomp_subburst_byte_cnt~3 (
	.dataa(gnd),
	.datab(\in_byteen_reg[5]~q ),
	.datac(\in_byteen_reg[4]~q ),
	.datad(\in_byteen_reg[6]~q ),
	.cin(gnd),
	.combout(\nxt_uncomp_subburst_byte_cnt~3_combout ),
	.cout());
defparam \nxt_uncomp_subburst_byte_cnt~3 .lut_mask = 16'h0003;
defparam \nxt_uncomp_subburst_byte_cnt~3 .sum_lutc_input = "datac";

cycloneive_lcell_comb \nxt_uncomp_subburst_byte_cnt~4 (
	.dataa(waitrequest_reset_override),
	.datab(nxt_uncomp_subburst_byte_cnt),
	.datac(\nxt_uncomp_subburst_byte_cnt~3_combout ),
	.datad(in_byteen_reg_0),
	.cin(gnd),
	.combout(\nxt_uncomp_subburst_byte_cnt~4_combout ),
	.cout());
defparam \nxt_uncomp_subburst_byte_cnt~4 .lut_mask = 16'hAAEA;
defparam \nxt_uncomp_subburst_byte_cnt~4 .sum_lutc_input = "datac";

cycloneive_lcell_comb \nxt_uncomp_subburst_byte_cnt~5 (
	.dataa(out_valid_reg1),
	.datab(\nxt_uncomp_subburst_byte_cnt~4_combout ),
	.datac(gnd),
	.datad(mem_used_1),
	.cin(gnd),
	.combout(\nxt_uncomp_subburst_byte_cnt~5_combout ),
	.cout());
defparam \nxt_uncomp_subburst_byte_cnt~5 .lut_mask = 16'h0088;
defparam \nxt_uncomp_subburst_byte_cnt~5 .sum_lutc_input = "datac";

cycloneive_lcell_comb \WideOr0~2 (
	.dataa(out_uncomp_byte_cnt_reg_3),
	.datab(\WideOr0~0_combout ),
	.datac(\WideOr0~1_combout ),
	.datad(\nxt_uncomp_subburst_byte_cnt~5_combout ),
	.cin(gnd),
	.combout(\WideOr0~2_combout ),
	.cout());
defparam \WideOr0~2 .lut_mask = 16'h00FE;
defparam \WideOr0~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector3~2 (
	.dataa(\state.ST_UNCOMP_TRANS~q ),
	.datab(\WideOr0~2_combout ),
	.datac(\nxt_uncomp_subburst_byte_cnt~5_combout ),
	.datad(out_byte_cnt_reg_3),
	.cin(gnd),
	.combout(\Selector3~2_combout ),
	.cout());
defparam \Selector3~2 .lut_mask = 16'h88A8;
defparam \Selector3~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~22 (
	.dataa(\nxt_uncomp_subburst_byte_cnt~5_combout ),
	.datab(out_uncomp_byte_cnt_reg_3),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add4~22_combout ),
	.cout(\Add4~23 ));
defparam \Add4~22 .lut_mask = 16'h66DD;
defparam \Add4~22 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~24 (
	.dataa(out_uncomp_byte_cnt_reg_4),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~23 ),
	.combout(\Add4~24_combout ),
	.cout(\Add4~25 ));
defparam \Add4~24 .lut_mask = 16'hA505;
defparam \Add4~24 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add4~26 (
	.dataa(out_uncomp_byte_cnt_reg_5),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~25 ),
	.combout(\Add4~26_combout ),
	.cout(\Add4~27 ));
defparam \Add4~26 .lut_mask = 16'h5AAF;
defparam \Add4~26 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add4~28 (
	.dataa(out_uncomp_byte_cnt_reg_6),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~27 ),
	.combout(\Add4~28_combout ),
	.cout(\Add4~29 ));
defparam \Add4~28 .lut_mask = 16'hA505;
defparam \Add4~28 .sum_lutc_input = "cin";

cycloneive_lcell_comb \WideOr0~3 (
	.dataa(\Add4~22_combout ),
	.datab(\Add4~24_combout ),
	.datac(\Add4~26_combout ),
	.datad(\Add4~28_combout ),
	.cin(gnd),
	.combout(\WideOr0~3_combout ),
	.cout());
defparam \WideOr0~3 .lut_mask = 16'hFFFE;
defparam \WideOr0~3 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~30 (
	.dataa(out_uncomp_byte_cnt_reg_7),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~29 ),
	.combout(\Add4~30_combout ),
	.cout(\Add4~31 ));
defparam \Add4~30 .lut_mask = 16'h5AAF;
defparam \Add4~30 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add4~32 (
	.dataa(out_uncomp_byte_cnt_reg_8),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~31 ),
	.combout(\Add4~32_combout ),
	.cout(\Add4~33 ));
defparam \Add4~32 .lut_mask = 16'hA505;
defparam \Add4~32 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add4~34 (
	.dataa(out_uncomp_byte_cnt_reg_9),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~33 ),
	.combout(\Add4~34_combout ),
	.cout(\Add4~35 ));
defparam \Add4~34 .lut_mask = 16'h5AAF;
defparam \Add4~34 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add4~36 (
	.dataa(out_uncomp_byte_cnt_reg_10),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~35 ),
	.combout(\Add4~36_combout ),
	.cout(\Add4~37 ));
defparam \Add4~36 .lut_mask = 16'hA505;
defparam \Add4~36 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add4~38 (
	.dataa(out_uncomp_byte_cnt_reg_11),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add4~37 ),
	.combout(\Add4~38_combout ),
	.cout());
defparam \Add4~38 .lut_mask = 16'h5A5A;
defparam \Add4~38 .sum_lutc_input = "cin";

cycloneive_lcell_comb \WideOr0~4 (
	.dataa(\Add4~30_combout ),
	.datab(\Add4~32_combout ),
	.datac(\Add4~34_combout ),
	.datad(\Add4~36_combout ),
	.cin(gnd),
	.combout(\WideOr0~4_combout ),
	.cout());
defparam \WideOr0~4 .lut_mask = 16'hFFFE;
defparam \WideOr0~4 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector3~3 (
	.dataa(stateST_UNCOMP_WR_SUBBURST),
	.datab(\WideOr0~3_combout ),
	.datac(\Add4~38_combout ),
	.datad(\WideOr0~4_combout ),
	.cin(gnd),
	.combout(\Selector3~3_combout ),
	.cout());
defparam \Selector3~3 .lut_mask = 16'hAAA8;
defparam \Selector3~3 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector3~4 (
	.dataa(\Selector3~1_combout ),
	.datab(\Selector3~2_combout ),
	.datac(\Selector3~3_combout ),
	.datad(\in_eop_reg~q ),
	.cin(gnd),
	.combout(\Selector3~4_combout ),
	.cout());
defparam \Selector3~4 .lut_mask = 16'hAAFE;
defparam \Selector3~4 .sum_lutc_input = "datac";

cycloneive_lcell_comb \nxt_in_ready~1 (
	.dataa(in_ready_hold),
	.datab(stateST_UNCOMP_WR_SUBBURST),
	.datac(\state.ST_UNCOMP_TRANS~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\nxt_in_ready~1_combout ),
	.cout());
defparam \nxt_in_ready~1 .lut_mask = 16'h0202;
defparam \nxt_in_ready~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \nxt_in_ready~2 (
	.dataa(\state.ST_COMP_TRANS~q ),
	.datab(out_valid_reg1),
	.datac(cp_ready),
	.datad(nxt_out_eop),
	.cin(gnd),
	.combout(\nxt_in_ready~2_combout ),
	.cout());
defparam \nxt_in_ready~2 .lut_mask = 16'h0C8C;
defparam \nxt_in_ready~2 .sum_lutc_input = "datac";

dffeas \in_byteen_reg[7] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[71]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(\in_byteen_reg[7]~q ),
	.prn(vcc));
defparam \in_byteen_reg[7] .is_wysiwyg = "true";
defparam \in_byteen_reg[7] .power_up = "low";

dffeas \in_byteen_reg[3] (
	.clk(wire_pll7_clk_0),
	.d(sink0_data[67]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(\in_byteen_reg[3]~q ),
	.prn(vcc));
defparam \in_byteen_reg[3] .is_wysiwyg = "true";
defparam \in_byteen_reg[3] .power_up = "low";

cycloneive_lcell_comb \source0_data[69]~26 (
	.dataa(in_narrow_reg1),
	.datab(int_nxt_addr_reg_dly_2),
	.datac(int_nxt_addr_reg_dly_1),
	.datad(gnd),
	.cin(gnd),
	.combout(\source0_data[69]~26_combout ),
	.cout());
defparam \source0_data[69]~26 .lut_mask = 16'hA8A8;
defparam \source0_data[69]~26 .sum_lutc_input = "datac";

cycloneive_lcell_comb \source0_data[69]~27 (
	.dataa(int_nxt_addr_reg_dly_2),
	.datab(int_nxt_addr_reg_dly_1),
	.datac(\WideOr1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\source0_data[69]~27_combout ),
	.cout());
defparam \source0_data[69]~27 .lut_mask = 16'hBABA;
defparam \source0_data[69]~27 .sum_lutc_input = "datac";

cycloneive_lcell_comb \source0_data[69]~28 (
	.dataa(in_narrow_reg1),
	.datab(\in_byteen_reg[5]~q ),
	.datac(\source0_data[69]~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\source0_data[69]~28_combout ),
	.cout());
defparam \source0_data[69]~28 .lut_mask = 16'hE4E4;
defparam \source0_data[69]~28 .sum_lutc_input = "datac";

cycloneive_lcell_comb \source0_data[70]~31 (
	.dataa(in_narrow_reg1),
	.datab(\in_byteen_reg[6]~q ),
	.datac(\source0_data[69]~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\source0_data[70]~31_combout ),
	.cout());
defparam \source0_data[70]~31 .lut_mask = 16'hE4E4;
defparam \source0_data[70]~31 .sum_lutc_input = "datac";

cycloneive_lcell_comb \source0_data[68]~30 (
	.dataa(int_nxt_addr_reg_dly_1),
	.datab(\ShiftLeft1~4_combout ),
	.datac(\ShiftLeft1~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\source0_data[68]~30_combout ),
	.cout());
defparam \source0_data[68]~30 .lut_mask = 16'hD8D8;
defparam \source0_data[68]~30 .sum_lutc_input = "datac";

cycloneive_lcell_comb \source0_data[68]~35 (
	.dataa(gnd),
	.datab(in_narrow_reg1),
	.datac(\ShiftLeft1~6_combout ),
	.datad(\in_byteen_reg[4]~q ),
	.cin(gnd),
	.combout(\source0_data[68]~35_combout ),
	.cout());
defparam \source0_data[68]~35 .lut_mask = 16'h3F0C;
defparam \source0_data[68]~35 .sum_lutc_input = "datac";

endmodule

module cycloneiv_altera_merlin_slave_agent (
	wire_pll7_clk_0,
	mem_107_0,
	mem_used_0,
	mem_158_0,
	read_latency_shift_reg_0,
	mem_used_01,
	always0,
	rp_valid,
	mem_159_0,
	mem_121_0,
	mem_120_0,
	mem_119_0,
	mem_118_0,
	mem_117_0,
	mem_116_0,
	mem_115_0,
	mem_113_0,
	mem_114_0,
	last_packet_beat,
	source_endofpacket,
	r_sync_rst,
	waitrequest_reset_override,
	mem_used_1,
	WideOr0,
	in_data_reg_106,
	out_valid_reg,
	m0_write,
	in_narrow_reg,
	int_nxt_addr_reg_dly_1,
	int_nxt_addr_reg_dly_0,
	int_nxt_addr_reg_dly_2,
	ShiftLeft1,
	Decoder1,
	source0_data_71,
	source0_data_67,
	source0_data_66,
	source0_data_69,
	source0_data_65,
	in_byteen_reg_0,
	source0_data_64,
	source0_data_68,
	source0_data_70,
	WideOr01,
	cp_ready,
	WideOr02,
	m0_write1,
	nxt_uncomp_subburst_byte_cnt,
	source0_data_681,
	source0_data_701,
	cp_ready1,
	source0_data_671,
	source0_data_691)/* synthesis synthesis_greybox=0 */;
input 	wire_pll7_clk_0;
input 	mem_107_0;
input 	mem_used_0;
input 	mem_158_0;
input 	read_latency_shift_reg_0;
input 	mem_used_01;
output 	always0;
output 	rp_valid;
input 	mem_159_0;
input 	mem_121_0;
input 	mem_120_0;
input 	mem_119_0;
input 	mem_118_0;
input 	mem_117_0;
input 	mem_116_0;
input 	mem_115_0;
input 	mem_113_0;
input 	mem_114_0;
output 	last_packet_beat;
output 	source_endofpacket;
input 	r_sync_rst;
input 	waitrequest_reset_override;
input 	mem_used_1;
input 	WideOr0;
input 	in_data_reg_106;
input 	out_valid_reg;
output 	m0_write;
input 	in_narrow_reg;
input 	int_nxt_addr_reg_dly_1;
input 	int_nxt_addr_reg_dly_0;
input 	int_nxt_addr_reg_dly_2;
input 	ShiftLeft1;
input 	Decoder1;
input 	source0_data_71;
input 	source0_data_67;
input 	source0_data_66;
input 	source0_data_69;
input 	source0_data_65;
input 	in_byteen_reg_0;
input 	source0_data_64;
input 	source0_data_68;
input 	source0_data_70;
output 	WideOr01;
output 	cp_ready;
output 	WideOr02;
output 	m0_write1;
input 	nxt_uncomp_subburst_byte_cnt;
input 	source0_data_681;
input 	source0_data_701;
output 	cp_ready1;
input 	source0_data_671;
input 	source0_data_691;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \WideOr0~0_combout ;
wire \WideOr0~2_combout ;
wire \cp_ready~0_combout ;
wire \cp_ready~2_combout ;
wire \cp_ready~3_combout ;
wire \cp_ready~4_combout ;
wire \cp_ready~5_combout ;


cycloneiv_altera_merlin_burst_uncompressor uncompressor(
	.clk(wire_pll7_clk_0),
	.mem_107_0(mem_107_0),
	.mem_used_0(mem_used_0),
	.mem_158_0(mem_158_0),
	.read_latency_shift_reg_0(read_latency_shift_reg_0),
	.mem_used_01(mem_used_01),
	.always0(always0),
	.mem_159_0(mem_159_0),
	.mem_121_0(mem_121_0),
	.mem_120_0(mem_120_0),
	.mem_119_0(mem_119_0),
	.mem_118_0(mem_118_0),
	.mem_117_0(mem_117_0),
	.mem_116_0(mem_116_0),
	.mem_115_0(mem_115_0),
	.mem_113_0(mem_113_0),
	.mem_114_0(mem_114_0),
	.last_packet_beat(last_packet_beat),
	.source_endofpacket1(source_endofpacket),
	.reset(r_sync_rst),
	.WideOr0(WideOr0));

cycloneive_lcell_comb \rp_valid~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(rp_valid),
	.cout());
defparam \rp_valid~0 .lut_mask = 16'h000F;
defparam \rp_valid~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \m0_write~0 (
	.dataa(out_valid_reg),
	.datab(gnd),
	.datac(gnd),
	.datad(mem_used_1),
	.cin(gnd),
	.combout(m0_write),
	.cout());
defparam \m0_write~0 .lut_mask = 16'h00AA;
defparam \m0_write~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \WideOr0~1 (
	.dataa(source0_data_671),
	.datab(source0_data_66),
	.datac(source0_data_69),
	.datad(\WideOr0~0_combout ),
	.cin(gnd),
	.combout(WideOr01),
	.cout());
defparam \WideOr0~1 .lut_mask = 16'hFFFE;
defparam \WideOr0~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \cp_ready~1 (
	.dataa(waitrequest_reset_override),
	.datab(mem_used_1),
	.datac(\WideOr0~2_combout ),
	.datad(\cp_ready~0_combout ),
	.cin(gnd),
	.combout(cp_ready),
	.cout());
defparam \cp_ready~1 .lut_mask = 16'h2223;
defparam \cp_ready~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \WideOr0~3 (
	.dataa(source0_data_71),
	.datab(WideOr01),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(WideOr02),
	.cout());
defparam \WideOr0~3 .lut_mask = 16'hEEEE;
defparam \WideOr0~3 .sum_lutc_input = "datac";

cycloneive_lcell_comb \m0_write~1 (
	.dataa(in_data_reg_106),
	.datab(m0_write),
	.datac(source0_data_71),
	.datad(WideOr01),
	.cin(gnd),
	.combout(m0_write1),
	.cout());
defparam \m0_write~1 .lut_mask = 16'h8880;
defparam \m0_write~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \cp_ready~6 (
	.dataa(waitrequest_reset_override),
	.datab(\cp_ready~4_combout ),
	.datac(\cp_ready~5_combout ),
	.datad(mem_used_1),
	.cin(gnd),
	.combout(cp_ready1),
	.cout());
defparam \cp_ready~6 .lut_mask = 16'h00EA;
defparam \cp_ready~6 .sum_lutc_input = "datac";

cycloneive_lcell_comb \WideOr0~0 (
	.dataa(source0_data_65),
	.datab(source0_data_64),
	.datac(source0_data_68),
	.datad(source0_data_70),
	.cin(gnd),
	.combout(\WideOr0~0_combout ),
	.cout());
defparam \WideOr0~0 .lut_mask = 16'hFFFE;
defparam \WideOr0~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \WideOr0~2 (
	.dataa(source0_data_64),
	.datab(source0_data_68),
	.datac(source0_data_69),
	.datad(source0_data_70),
	.cin(gnd),
	.combout(\WideOr0~2_combout ),
	.cout());
defparam \WideOr0~2 .lut_mask = 16'hFFFE;
defparam \WideOr0~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \cp_ready~0 (
	.dataa(source0_data_66),
	.datab(source0_data_65),
	.datac(source0_data_71),
	.datad(source0_data_671),
	.cin(gnd),
	.combout(\cp_ready~0_combout ),
	.cout());
defparam \cp_ready~0 .lut_mask = 16'hFFFE;
defparam \cp_ready~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \cp_ready~2 (
	.dataa(int_nxt_addr_reg_dly_2),
	.datab(int_nxt_addr_reg_dly_1),
	.datac(int_nxt_addr_reg_dly_0),
	.datad(Decoder1),
	.cin(gnd),
	.combout(\cp_ready~2_combout ),
	.cout());
defparam \cp_ready~2 .lut_mask = 16'hEAC8;
defparam \cp_ready~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \cp_ready~3 (
	.dataa(ShiftLeft1),
	.datab(source0_data_67),
	.datac(\cp_ready~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cp_ready~3_combout ),
	.cout());
defparam \cp_ready~3 .lut_mask = 16'h1010;
defparam \cp_ready~3 .sum_lutc_input = "datac";

cycloneive_lcell_comb \cp_ready~4 (
	.dataa(nxt_uncomp_subburst_byte_cnt),
	.datab(in_narrow_reg),
	.datac(in_byteen_reg_0),
	.datad(\cp_ready~3_combout ),
	.cin(gnd),
	.combout(\cp_ready~4_combout ),
	.cout());
defparam \cp_ready~4 .lut_mask = 16'hCE02;
defparam \cp_ready~4 .sum_lutc_input = "datac";

cycloneive_lcell_comb \cp_ready~5 (
	.dataa(gnd),
	.datab(source0_data_681),
	.datac(source0_data_691),
	.datad(source0_data_701),
	.cin(gnd),
	.combout(\cp_ready~5_combout ),
	.cout());
defparam \cp_ready~5 .lut_mask = 16'h0003;
defparam \cp_ready~5 .sum_lutc_input = "datac";

endmodule

module cycloneiv_altera_merlin_burst_uncompressor (
	clk,
	mem_107_0,
	mem_used_0,
	mem_158_0,
	read_latency_shift_reg_0,
	mem_used_01,
	always0,
	mem_159_0,
	mem_121_0,
	mem_120_0,
	mem_119_0,
	mem_118_0,
	mem_117_0,
	mem_116_0,
	mem_115_0,
	mem_113_0,
	mem_114_0,
	last_packet_beat,
	source_endofpacket1,
	reset,
	WideOr0)/* synthesis synthesis_greybox=0 */;
input 	clk;
input 	mem_107_0;
input 	mem_used_0;
input 	mem_158_0;
input 	read_latency_shift_reg_0;
input 	mem_used_01;
output 	always0;
input 	mem_159_0;
input 	mem_121_0;
input 	mem_120_0;
input 	mem_119_0;
input 	mem_118_0;
input 	mem_117_0;
input 	mem_116_0;
input 	mem_115_0;
input 	mem_113_0;
input 	mem_114_0;
output 	last_packet_beat;
output 	source_endofpacket1;
input 	reset;
input 	WideOr0;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \burst_uncompress_byte_counter[3]~11 ;
wire \burst_uncompress_byte_counter[4]~12_combout ;
wire \burst_uncompress_byte_counter[3]~10_combout ;
wire \Add0~0_combout ;
wire \burst_uncompress_busy~0_combout ;
wire \burst_uncompress_busy~q ;
wire \burst_uncompress_byte_counter[4]~13 ;
wire \burst_uncompress_byte_counter[5]~16 ;
wire \burst_uncompress_byte_counter[6]~18 ;
wire \burst_uncompress_byte_counter[7]~20 ;
wire \burst_uncompress_byte_counter[8]~22 ;
wire \burst_uncompress_byte_counter[9]~24 ;
wire \burst_uncompress_byte_counter[10]~26 ;
wire \burst_uncompress_byte_counter[11]~28 ;
wire \burst_uncompress_byte_counter[12]~29_combout ;
wire \burst_uncompress_byte_counter[11]~27_combout ;
wire \burst_uncompress_byte_counter[10]~25_combout ;
wire \burst_uncompress_byte_counter[9]~23_combout ;
wire \burst_uncompress_byte_counter[8]~21_combout ;
wire \burst_uncompress_byte_counter[7]~19_combout ;
wire \burst_uncompress_byte_counter[6]~17_combout ;
wire \burst_uncompress_byte_counter[5]~15_combout ;
wire \Add0~3 ;
wire \Add0~4_combout ;
wire \always0~1_combout ;
wire \burst_uncompress_byte_counter[5]~q ;
wire \Add0~5 ;
wire \Add0~6_combout ;
wire \burst_uncompress_byte_counter[6]~q ;
wire \Add0~7 ;
wire \Add0~8_combout ;
wire \burst_uncompress_byte_counter[7]~q ;
wire \Add0~9 ;
wire \Add0~10_combout ;
wire \burst_uncompress_byte_counter[8]~q ;
wire \Add0~11 ;
wire \Add0~12_combout ;
wire \burst_uncompress_byte_counter[9]~q ;
wire \Add0~13 ;
wire \Add0~14_combout ;
wire \burst_uncompress_byte_counter[10]~q ;
wire \Add0~15 ;
wire \Add0~16_combout ;
wire \burst_uncompress_byte_counter[11]~q ;
wire \Add0~17 ;
wire \Add0~18_combout ;
wire \burst_uncompress_byte_counter[12]~q ;
wire \LessThan0~0_combout ;
wire \last_packet_beat~1_combout ;
wire \burst_uncompress_byte_counter~14_combout ;
wire \burst_uncompress_byte_counter[3]~q ;
wire \Add0~1 ;
wire \Add0~2_combout ;
wire \burst_uncompress_byte_counter[4]~q ;
wire \last_packet_beat~0_combout ;
wire \last_packet_beat~2_combout ;
wire \last_packet_beat~3_combout ;
wire \last_packet_beat~4_combout ;
wire \last_packet_beat~5_combout ;


cycloneive_lcell_comb \always0~0 (
	.dataa(mem_used_0),
	.datab(mem_158_0),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(always0),
	.cout());
defparam \always0~0 .lut_mask = 16'hAAA8;
defparam \always0~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \last_packet_beat~6 (
	.dataa(always0),
	.datab(\last_packet_beat~2_combout ),
	.datac(\last_packet_beat~5_combout ),
	.datad(mem_107_0),
	.cin(gnd),
	.combout(last_packet_beat),
	.cout());
defparam \last_packet_beat~6 .lut_mask = 16'hA8FF;
defparam \last_packet_beat~6 .sum_lutc_input = "datac";

cycloneive_lcell_comb source_endofpacket(
	.dataa(mem_159_0),
	.datab(last_packet_beat),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(source_endofpacket1),
	.cout());
defparam source_endofpacket.lut_mask = 16'h8888;
defparam source_endofpacket.sum_lutc_input = "datac";

cycloneive_lcell_comb \burst_uncompress_byte_counter[3]~10 (
	.dataa(mem_113_0),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\burst_uncompress_byte_counter[3]~10_combout ),
	.cout(\burst_uncompress_byte_counter[3]~11 ));
defparam \burst_uncompress_byte_counter[3]~10 .lut_mask = 16'h55AA;
defparam \burst_uncompress_byte_counter[3]~10 .sum_lutc_input = "datac";

cycloneive_lcell_comb \burst_uncompress_byte_counter[4]~12 (
	.dataa(mem_114_0),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\burst_uncompress_byte_counter[3]~11 ),
	.combout(\burst_uncompress_byte_counter[4]~12_combout ),
	.cout(\burst_uncompress_byte_counter[4]~13 ));
defparam \burst_uncompress_byte_counter[4]~12 .lut_mask = 16'hA505;
defparam \burst_uncompress_byte_counter[4]~12 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add0~0 (
	.dataa(\burst_uncompress_byte_counter[3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout(\Add0~1 ));
defparam \Add0~0 .lut_mask = 16'h55AA;
defparam \Add0~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \burst_uncompress_busy~0 (
	.dataa(\burst_uncompress_busy~q ),
	.datab(WideOr0),
	.datac(always0),
	.datad(last_packet_beat),
	.cin(gnd),
	.combout(\burst_uncompress_busy~0_combout ),
	.cout());
defparam \burst_uncompress_busy~0 .lut_mask = 16'h8ABA;
defparam \burst_uncompress_busy~0 .sum_lutc_input = "datac";

dffeas burst_uncompress_busy(
	.clk(clk),
	.d(\burst_uncompress_busy~0_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\burst_uncompress_busy~q ),
	.prn(vcc));
defparam burst_uncompress_busy.is_wysiwyg = "true";
defparam burst_uncompress_busy.power_up = "low";

cycloneive_lcell_comb \burst_uncompress_byte_counter[5]~15 (
	.dataa(mem_115_0),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\burst_uncompress_byte_counter[4]~13 ),
	.combout(\burst_uncompress_byte_counter[5]~15_combout ),
	.cout(\burst_uncompress_byte_counter[5]~16 ));
defparam \burst_uncompress_byte_counter[5]~15 .lut_mask = 16'h5AAF;
defparam \burst_uncompress_byte_counter[5]~15 .sum_lutc_input = "cin";

cycloneive_lcell_comb \burst_uncompress_byte_counter[6]~17 (
	.dataa(mem_116_0),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\burst_uncompress_byte_counter[5]~16 ),
	.combout(\burst_uncompress_byte_counter[6]~17_combout ),
	.cout(\burst_uncompress_byte_counter[6]~18 ));
defparam \burst_uncompress_byte_counter[6]~17 .lut_mask = 16'hA505;
defparam \burst_uncompress_byte_counter[6]~17 .sum_lutc_input = "cin";

cycloneive_lcell_comb \burst_uncompress_byte_counter[7]~19 (
	.dataa(mem_117_0),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\burst_uncompress_byte_counter[6]~18 ),
	.combout(\burst_uncompress_byte_counter[7]~19_combout ),
	.cout(\burst_uncompress_byte_counter[7]~20 ));
defparam \burst_uncompress_byte_counter[7]~19 .lut_mask = 16'h5AAF;
defparam \burst_uncompress_byte_counter[7]~19 .sum_lutc_input = "cin";

cycloneive_lcell_comb \burst_uncompress_byte_counter[8]~21 (
	.dataa(mem_118_0),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\burst_uncompress_byte_counter[7]~20 ),
	.combout(\burst_uncompress_byte_counter[8]~21_combout ),
	.cout(\burst_uncompress_byte_counter[8]~22 ));
defparam \burst_uncompress_byte_counter[8]~21 .lut_mask = 16'hA505;
defparam \burst_uncompress_byte_counter[8]~21 .sum_lutc_input = "cin";

cycloneive_lcell_comb \burst_uncompress_byte_counter[9]~23 (
	.dataa(mem_119_0),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\burst_uncompress_byte_counter[8]~22 ),
	.combout(\burst_uncompress_byte_counter[9]~23_combout ),
	.cout(\burst_uncompress_byte_counter[9]~24 ));
defparam \burst_uncompress_byte_counter[9]~23 .lut_mask = 16'h5AAF;
defparam \burst_uncompress_byte_counter[9]~23 .sum_lutc_input = "cin";

cycloneive_lcell_comb \burst_uncompress_byte_counter[10]~25 (
	.dataa(mem_120_0),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\burst_uncompress_byte_counter[9]~24 ),
	.combout(\burst_uncompress_byte_counter[10]~25_combout ),
	.cout(\burst_uncompress_byte_counter[10]~26 ));
defparam \burst_uncompress_byte_counter[10]~25 .lut_mask = 16'hA505;
defparam \burst_uncompress_byte_counter[10]~25 .sum_lutc_input = "cin";

cycloneive_lcell_comb \burst_uncompress_byte_counter[11]~27 (
	.dataa(mem_121_0),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\burst_uncompress_byte_counter[10]~26 ),
	.combout(\burst_uncompress_byte_counter[11]~27_combout ),
	.cout(\burst_uncompress_byte_counter[11]~28 ));
defparam \burst_uncompress_byte_counter[11]~27 .lut_mask = 16'h5AAF;
defparam \burst_uncompress_byte_counter[11]~27 .sum_lutc_input = "cin";

cycloneive_lcell_comb \burst_uncompress_byte_counter[12]~29 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\burst_uncompress_byte_counter[11]~28 ),
	.combout(\burst_uncompress_byte_counter[12]~29_combout ),
	.cout());
defparam \burst_uncompress_byte_counter[12]~29 .lut_mask = 16'h0F0F;
defparam \burst_uncompress_byte_counter[12]~29 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add0~2 (
	.dataa(\burst_uncompress_byte_counter[4]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~1 ),
	.combout(\Add0~2_combout ),
	.cout(\Add0~3 ));
defparam \Add0~2 .lut_mask = 16'hA505;
defparam \Add0~2 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add0~4 (
	.dataa(\burst_uncompress_byte_counter[5]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~3 ),
	.combout(\Add0~4_combout ),
	.cout(\Add0~5 ));
defparam \Add0~4 .lut_mask = 16'h5AAF;
defparam \Add0~4 .sum_lutc_input = "cin";

cycloneive_lcell_comb \always0~1 (
	.dataa(always0),
	.datab(gnd),
	.datac(gnd),
	.datad(WideOr0),
	.cin(gnd),
	.combout(\always0~1_combout ),
	.cout());
defparam \always0~1 .lut_mask = 16'h00AA;
defparam \always0~1 .sum_lutc_input = "datac";

dffeas \burst_uncompress_byte_counter[5] (
	.clk(clk),
	.d(\burst_uncompress_byte_counter[5]~15_combout ),
	.asdata(\Add0~4_combout ),
	.clrn(!reset),
	.aload(gnd),
	.sclr(last_packet_beat),
	.sload(\burst_uncompress_byte_counter~14_combout ),
	.ena(\always0~1_combout ),
	.q(\burst_uncompress_byte_counter[5]~q ),
	.prn(vcc));
defparam \burst_uncompress_byte_counter[5] .is_wysiwyg = "true";
defparam \burst_uncompress_byte_counter[5] .power_up = "low";

cycloneive_lcell_comb \Add0~6 (
	.dataa(\burst_uncompress_byte_counter[6]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~5 ),
	.combout(\Add0~6_combout ),
	.cout(\Add0~7 ));
defparam \Add0~6 .lut_mask = 16'hA505;
defparam \Add0~6 .sum_lutc_input = "cin";

dffeas \burst_uncompress_byte_counter[6] (
	.clk(clk),
	.d(\burst_uncompress_byte_counter[6]~17_combout ),
	.asdata(\Add0~6_combout ),
	.clrn(!reset),
	.aload(gnd),
	.sclr(last_packet_beat),
	.sload(\burst_uncompress_byte_counter~14_combout ),
	.ena(\always0~1_combout ),
	.q(\burst_uncompress_byte_counter[6]~q ),
	.prn(vcc));
defparam \burst_uncompress_byte_counter[6] .is_wysiwyg = "true";
defparam \burst_uncompress_byte_counter[6] .power_up = "low";

cycloneive_lcell_comb \Add0~8 (
	.dataa(\burst_uncompress_byte_counter[7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~7 ),
	.combout(\Add0~8_combout ),
	.cout(\Add0~9 ));
defparam \Add0~8 .lut_mask = 16'h5AAF;
defparam \Add0~8 .sum_lutc_input = "cin";

dffeas \burst_uncompress_byte_counter[7] (
	.clk(clk),
	.d(\burst_uncompress_byte_counter[7]~19_combout ),
	.asdata(\Add0~8_combout ),
	.clrn(!reset),
	.aload(gnd),
	.sclr(last_packet_beat),
	.sload(\burst_uncompress_byte_counter~14_combout ),
	.ena(\always0~1_combout ),
	.q(\burst_uncompress_byte_counter[7]~q ),
	.prn(vcc));
defparam \burst_uncompress_byte_counter[7] .is_wysiwyg = "true";
defparam \burst_uncompress_byte_counter[7] .power_up = "low";

cycloneive_lcell_comb \Add0~10 (
	.dataa(\burst_uncompress_byte_counter[8]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~9 ),
	.combout(\Add0~10_combout ),
	.cout(\Add0~11 ));
defparam \Add0~10 .lut_mask = 16'hA505;
defparam \Add0~10 .sum_lutc_input = "cin";

dffeas \burst_uncompress_byte_counter[8] (
	.clk(clk),
	.d(\burst_uncompress_byte_counter[8]~21_combout ),
	.asdata(\Add0~10_combout ),
	.clrn(!reset),
	.aload(gnd),
	.sclr(last_packet_beat),
	.sload(\burst_uncompress_byte_counter~14_combout ),
	.ena(\always0~1_combout ),
	.q(\burst_uncompress_byte_counter[8]~q ),
	.prn(vcc));
defparam \burst_uncompress_byte_counter[8] .is_wysiwyg = "true";
defparam \burst_uncompress_byte_counter[8] .power_up = "low";

cycloneive_lcell_comb \Add0~12 (
	.dataa(\burst_uncompress_byte_counter[9]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~11 ),
	.combout(\Add0~12_combout ),
	.cout(\Add0~13 ));
defparam \Add0~12 .lut_mask = 16'h5AAF;
defparam \Add0~12 .sum_lutc_input = "cin";

dffeas \burst_uncompress_byte_counter[9] (
	.clk(clk),
	.d(\burst_uncompress_byte_counter[9]~23_combout ),
	.asdata(\Add0~12_combout ),
	.clrn(!reset),
	.aload(gnd),
	.sclr(last_packet_beat),
	.sload(\burst_uncompress_byte_counter~14_combout ),
	.ena(\always0~1_combout ),
	.q(\burst_uncompress_byte_counter[9]~q ),
	.prn(vcc));
defparam \burst_uncompress_byte_counter[9] .is_wysiwyg = "true";
defparam \burst_uncompress_byte_counter[9] .power_up = "low";

cycloneive_lcell_comb \Add0~14 (
	.dataa(\burst_uncompress_byte_counter[10]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~13 ),
	.combout(\Add0~14_combout ),
	.cout(\Add0~15 ));
defparam \Add0~14 .lut_mask = 16'hA505;
defparam \Add0~14 .sum_lutc_input = "cin";

dffeas \burst_uncompress_byte_counter[10] (
	.clk(clk),
	.d(\burst_uncompress_byte_counter[10]~25_combout ),
	.asdata(\Add0~14_combout ),
	.clrn(!reset),
	.aload(gnd),
	.sclr(last_packet_beat),
	.sload(\burst_uncompress_byte_counter~14_combout ),
	.ena(\always0~1_combout ),
	.q(\burst_uncompress_byte_counter[10]~q ),
	.prn(vcc));
defparam \burst_uncompress_byte_counter[10] .is_wysiwyg = "true";
defparam \burst_uncompress_byte_counter[10] .power_up = "low";

cycloneive_lcell_comb \Add0~16 (
	.dataa(\burst_uncompress_byte_counter[11]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~15 ),
	.combout(\Add0~16_combout ),
	.cout(\Add0~17 ));
defparam \Add0~16 .lut_mask = 16'h5AAF;
defparam \Add0~16 .sum_lutc_input = "cin";

dffeas \burst_uncompress_byte_counter[11] (
	.clk(clk),
	.d(\burst_uncompress_byte_counter[11]~27_combout ),
	.asdata(\Add0~16_combout ),
	.clrn(!reset),
	.aload(gnd),
	.sclr(last_packet_beat),
	.sload(\burst_uncompress_byte_counter~14_combout ),
	.ena(\always0~1_combout ),
	.q(\burst_uncompress_byte_counter[11]~q ),
	.prn(vcc));
defparam \burst_uncompress_byte_counter[11] .is_wysiwyg = "true";
defparam \burst_uncompress_byte_counter[11] .power_up = "low";

cycloneive_lcell_comb \Add0~18 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add0~17 ),
	.combout(\Add0~18_combout ),
	.cout());
defparam \Add0~18 .lut_mask = 16'h0F0F;
defparam \Add0~18 .sum_lutc_input = "cin";

dffeas \burst_uncompress_byte_counter[12] (
	.clk(clk),
	.d(\burst_uncompress_byte_counter[12]~29_combout ),
	.asdata(\Add0~18_combout ),
	.clrn(!reset),
	.aload(gnd),
	.sclr(last_packet_beat),
	.sload(\burst_uncompress_byte_counter~14_combout ),
	.ena(\always0~1_combout ),
	.q(\burst_uncompress_byte_counter[12]~q ),
	.prn(vcc));
defparam \burst_uncompress_byte_counter[12] .is_wysiwyg = "true";
defparam \burst_uncompress_byte_counter[12] .power_up = "low";

cycloneive_lcell_comb \LessThan0~0 (
	.dataa(\burst_uncompress_byte_counter[3]~q ),
	.datab(\burst_uncompress_byte_counter[12]~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\LessThan0~0_combout ),
	.cout());
defparam \LessThan0~0 .lut_mask = 16'hEEEE;
defparam \LessThan0~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \last_packet_beat~1 (
	.dataa(\burst_uncompress_byte_counter[8]~q ),
	.datab(\burst_uncompress_byte_counter[9]~q ),
	.datac(\burst_uncompress_byte_counter[10]~q ),
	.datad(\burst_uncompress_byte_counter[11]~q ),
	.cin(gnd),
	.combout(\last_packet_beat~1_combout ),
	.cout());
defparam \last_packet_beat~1 .lut_mask = 16'h0001;
defparam \last_packet_beat~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \burst_uncompress_byte_counter~14 (
	.dataa(\burst_uncompress_busy~q ),
	.datab(\LessThan0~0_combout ),
	.datac(\last_packet_beat~0_combout ),
	.datad(\last_packet_beat~1_combout ),
	.cin(gnd),
	.combout(\burst_uncompress_byte_counter~14_combout ),
	.cout());
defparam \burst_uncompress_byte_counter~14 .lut_mask = 16'h8AAA;
defparam \burst_uncompress_byte_counter~14 .sum_lutc_input = "datac";

dffeas \burst_uncompress_byte_counter[3] (
	.clk(clk),
	.d(\burst_uncompress_byte_counter[3]~10_combout ),
	.asdata(\Add0~0_combout ),
	.clrn(!reset),
	.aload(gnd),
	.sclr(last_packet_beat),
	.sload(\burst_uncompress_byte_counter~14_combout ),
	.ena(\always0~1_combout ),
	.q(\burst_uncompress_byte_counter[3]~q ),
	.prn(vcc));
defparam \burst_uncompress_byte_counter[3] .is_wysiwyg = "true";
defparam \burst_uncompress_byte_counter[3] .power_up = "low";

dffeas \burst_uncompress_byte_counter[4] (
	.clk(clk),
	.d(\burst_uncompress_byte_counter[4]~12_combout ),
	.asdata(\Add0~2_combout ),
	.clrn(!reset),
	.aload(gnd),
	.sclr(last_packet_beat),
	.sload(\burst_uncompress_byte_counter~14_combout ),
	.ena(\always0~1_combout ),
	.q(\burst_uncompress_byte_counter[4]~q ),
	.prn(vcc));
defparam \burst_uncompress_byte_counter[4] .is_wysiwyg = "true";
defparam \burst_uncompress_byte_counter[4] .power_up = "low";

cycloneive_lcell_comb \last_packet_beat~0 (
	.dataa(\burst_uncompress_byte_counter[4]~q ),
	.datab(\burst_uncompress_byte_counter[5]~q ),
	.datac(\burst_uncompress_byte_counter[6]~q ),
	.datad(\burst_uncompress_byte_counter[7]~q ),
	.cin(gnd),
	.combout(\last_packet_beat~0_combout ),
	.cout());
defparam \last_packet_beat~0 .lut_mask = 16'h0001;
defparam \last_packet_beat~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \last_packet_beat~2 (
	.dataa(\last_packet_beat~0_combout ),
	.datab(\last_packet_beat~1_combout ),
	.datac(\burst_uncompress_busy~q ),
	.datad(\burst_uncompress_byte_counter[3]~q ),
	.cin(gnd),
	.combout(\last_packet_beat~2_combout ),
	.cout());
defparam \last_packet_beat~2 .lut_mask = 16'h8000;
defparam \last_packet_beat~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \last_packet_beat~3 (
	.dataa(\burst_uncompress_busy~q ),
	.datab(mem_121_0),
	.datac(mem_120_0),
	.datad(mem_119_0),
	.cin(gnd),
	.combout(\last_packet_beat~3_combout ),
	.cout());
defparam \last_packet_beat~3 .lut_mask = 16'h0001;
defparam \last_packet_beat~3 .sum_lutc_input = "datac";

cycloneive_lcell_comb \last_packet_beat~4 (
	.dataa(mem_118_0),
	.datab(mem_117_0),
	.datac(mem_116_0),
	.datad(mem_115_0),
	.cin(gnd),
	.combout(\last_packet_beat~4_combout ),
	.cout());
defparam \last_packet_beat~4 .lut_mask = 16'h0001;
defparam \last_packet_beat~4 .sum_lutc_input = "datac";

cycloneive_lcell_comb \last_packet_beat~5 (
	.dataa(\last_packet_beat~3_combout ),
	.datab(\last_packet_beat~4_combout ),
	.datac(mem_113_0),
	.datad(mem_114_0),
	.cin(gnd),
	.combout(\last_packet_beat~5_combout ),
	.cout());
defparam \last_packet_beat~5 .lut_mask = 16'h0080;
defparam \last_packet_beat~5 .sum_lutc_input = "datac";

endmodule

module cycloneiv_altera_merlin_slave_agent_1 (
	wire_pll7_clk_0,
	mem_107_0,
	mem_used_0,
	mem_158_0,
	read_latency_shift_reg_0,
	mem_used_01,
	always0,
	rp_valid,
	mem_159_0,
	mem_121_0,
	mem_120_0,
	mem_119_0,
	mem_118_0,
	mem_117_0,
	mem_116_0,
	mem_115_0,
	mem_113_0,
	mem_114_0,
	last_packet_beat,
	source_endofpacket,
	mem_used_1,
	r_sync_rst,
	WideOr0,
	in_data_reg_106,
	out_valid_reg,
	m0_write,
	waitrequest_reset_override,
	int_nxt_addr_reg_dly_1,
	int_nxt_addr_reg_dly_0,
	int_nxt_addr_reg_dly_2,
	ShiftLeft1,
	in_narrow_reg,
	source0_data_67,
	source0_data_65,
	source0_data_69,
	source0_data_68,
	source0_data_70,
	source0_data_66,
	in_byteen_reg_0,
	source0_data_64,
	WideOr01,
	cp_ready,
	WideOr02,
	m0_write1,
	nxt_uncomp_subburst_byte_cnt,
	source0_data_691,
	source0_data_701,
	cp_ready1,
	source0_data_71,
	source0_data_671,
	source0_data_681)/* synthesis synthesis_greybox=0 */;
input 	wire_pll7_clk_0;
input 	mem_107_0;
input 	mem_used_0;
input 	mem_158_0;
input 	read_latency_shift_reg_0;
input 	mem_used_01;
output 	always0;
output 	rp_valid;
input 	mem_159_0;
input 	mem_121_0;
input 	mem_120_0;
input 	mem_119_0;
input 	mem_118_0;
input 	mem_117_0;
input 	mem_116_0;
input 	mem_115_0;
input 	mem_113_0;
input 	mem_114_0;
output 	last_packet_beat;
output 	source_endofpacket;
input 	mem_used_1;
input 	r_sync_rst;
input 	WideOr0;
input 	in_data_reg_106;
input 	out_valid_reg;
output 	m0_write;
input 	waitrequest_reset_override;
input 	int_nxt_addr_reg_dly_1;
input 	int_nxt_addr_reg_dly_0;
input 	int_nxt_addr_reg_dly_2;
input 	ShiftLeft1;
input 	in_narrow_reg;
input 	source0_data_67;
input 	source0_data_65;
input 	source0_data_69;
input 	source0_data_68;
input 	source0_data_70;
input 	source0_data_66;
input 	in_byteen_reg_0;
input 	source0_data_64;
output 	WideOr01;
output 	cp_ready;
output 	WideOr02;
output 	m0_write1;
input 	nxt_uncomp_subburst_byte_cnt;
input 	source0_data_691;
input 	source0_data_701;
output 	cp_ready1;
input 	source0_data_71;
input 	source0_data_671;
input 	source0_data_681;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \WideOr0~0_combout ;
wire \cp_ready~1_combout ;
wire \cp_ready~2_combout ;
wire \cp_ready~3_combout ;
wire \cp_ready~4_combout ;


cycloneiv_altera_merlin_burst_uncompressor_1 uncompressor(
	.clk(wire_pll7_clk_0),
	.mem_107_0(mem_107_0),
	.mem_used_0(mem_used_0),
	.mem_158_0(mem_158_0),
	.read_latency_shift_reg_0(read_latency_shift_reg_0),
	.mem_used_01(mem_used_01),
	.always0(always0),
	.mem_159_0(mem_159_0),
	.mem_121_0(mem_121_0),
	.mem_120_0(mem_120_0),
	.mem_119_0(mem_119_0),
	.mem_118_0(mem_118_0),
	.mem_117_0(mem_117_0),
	.mem_116_0(mem_116_0),
	.mem_115_0(mem_115_0),
	.mem_113_0(mem_113_0),
	.mem_114_0(mem_114_0),
	.last_packet_beat(last_packet_beat),
	.source_endofpacket1(source_endofpacket),
	.reset(r_sync_rst),
	.WideOr0(WideOr0));

cycloneive_lcell_comb \rp_valid~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(rp_valid),
	.cout());
defparam \rp_valid~0 .lut_mask = 16'h000F;
defparam \rp_valid~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \m0_write~0 (
	.dataa(out_valid_reg),
	.datab(gnd),
	.datac(gnd),
	.datad(mem_used_1),
	.cin(gnd),
	.combout(m0_write),
	.cout());
defparam \m0_write~0 .lut_mask = 16'h00AA;
defparam \m0_write~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \WideOr0~1 (
	.dataa(source0_data_671),
	.datab(\WideOr0~0_combout ),
	.datac(source0_data_66),
	.datad(source0_data_64),
	.cin(gnd),
	.combout(WideOr01),
	.cout());
defparam \WideOr0~1 .lut_mask = 16'hFFFE;
defparam \WideOr0~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \cp_ready~0 (
	.dataa(waitrequest_reset_override),
	.datab(source0_data_71),
	.datac(WideOr01),
	.datad(mem_used_1),
	.cin(gnd),
	.combout(cp_ready),
	.cout());
defparam \cp_ready~0 .lut_mask = 16'h00AB;
defparam \cp_ready~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \WideOr0~2 (
	.dataa(source0_data_71),
	.datab(WideOr01),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(WideOr02),
	.cout());
defparam \WideOr0~2 .lut_mask = 16'hEEEE;
defparam \WideOr0~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \m0_write~1 (
	.dataa(in_data_reg_106),
	.datab(m0_write),
	.datac(source0_data_71),
	.datad(WideOr01),
	.cin(gnd),
	.combout(m0_write1),
	.cout());
defparam \m0_write~1 .lut_mask = 16'h8880;
defparam \m0_write~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \cp_ready~5 (
	.dataa(waitrequest_reset_override),
	.datab(\cp_ready~3_combout ),
	.datac(\cp_ready~4_combout ),
	.datad(mem_used_1),
	.cin(gnd),
	.combout(cp_ready1),
	.cout());
defparam \cp_ready~5 .lut_mask = 16'h00EA;
defparam \cp_ready~5 .sum_lutc_input = "datac";

cycloneive_lcell_comb \WideOr0~0 (
	.dataa(source0_data_65),
	.datab(source0_data_69),
	.datac(source0_data_68),
	.datad(source0_data_70),
	.cin(gnd),
	.combout(\WideOr0~0_combout ),
	.cout());
defparam \WideOr0~0 .lut_mask = 16'hFFFE;
defparam \WideOr0~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \cp_ready~1 (
	.dataa(nxt_uncomp_subburst_byte_cnt),
	.datab(gnd),
	.datac(in_narrow_reg),
	.datad(in_byteen_reg_0),
	.cin(gnd),
	.combout(\cp_ready~1_combout ),
	.cout());
defparam \cp_ready~1 .lut_mask = 16'h000A;
defparam \cp_ready~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \cp_ready~2 (
	.dataa(in_narrow_reg),
	.datab(int_nxt_addr_reg_dly_2),
	.datac(int_nxt_addr_reg_dly_1),
	.datad(int_nxt_addr_reg_dly_0),
	.cin(gnd),
	.combout(\cp_ready~2_combout ),
	.cout());
defparam \cp_ready~2 .lut_mask = 16'hA888;
defparam \cp_ready~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \cp_ready~3 (
	.dataa(\cp_ready~1_combout ),
	.datab(\cp_ready~2_combout ),
	.datac(ShiftLeft1),
	.datad(source0_data_67),
	.cin(gnd),
	.combout(\cp_ready~3_combout ),
	.cout());
defparam \cp_ready~3 .lut_mask = 16'hAAAE;
defparam \cp_ready~3 .sum_lutc_input = "datac";

cycloneive_lcell_comb \cp_ready~4 (
	.dataa(gnd),
	.datab(source0_data_691),
	.datac(source0_data_681),
	.datad(source0_data_701),
	.cin(gnd),
	.combout(\cp_ready~4_combout ),
	.cout());
defparam \cp_ready~4 .lut_mask = 16'h0003;
defparam \cp_ready~4 .sum_lutc_input = "datac";

endmodule

module cycloneiv_altera_merlin_burst_uncompressor_1 (
	clk,
	mem_107_0,
	mem_used_0,
	mem_158_0,
	read_latency_shift_reg_0,
	mem_used_01,
	always0,
	mem_159_0,
	mem_121_0,
	mem_120_0,
	mem_119_0,
	mem_118_0,
	mem_117_0,
	mem_116_0,
	mem_115_0,
	mem_113_0,
	mem_114_0,
	last_packet_beat,
	source_endofpacket1,
	reset,
	WideOr0)/* synthesis synthesis_greybox=0 */;
input 	clk;
input 	mem_107_0;
input 	mem_used_0;
input 	mem_158_0;
input 	read_latency_shift_reg_0;
input 	mem_used_01;
output 	always0;
input 	mem_159_0;
input 	mem_121_0;
input 	mem_120_0;
input 	mem_119_0;
input 	mem_118_0;
input 	mem_117_0;
input 	mem_116_0;
input 	mem_115_0;
input 	mem_113_0;
input 	mem_114_0;
output 	last_packet_beat;
output 	source_endofpacket1;
input 	reset;
input 	WideOr0;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \burst_uncompress_byte_counter[3]~11 ;
wire \burst_uncompress_byte_counter[4]~12_combout ;
wire \burst_uncompress_byte_counter[3]~10_combout ;
wire \Add0~0_combout ;
wire \burst_uncompress_busy~0_combout ;
wire \burst_uncompress_busy~q ;
wire \burst_uncompress_byte_counter[4]~13 ;
wire \burst_uncompress_byte_counter[5]~16 ;
wire \burst_uncompress_byte_counter[6]~18 ;
wire \burst_uncompress_byte_counter[7]~20 ;
wire \burst_uncompress_byte_counter[8]~22 ;
wire \burst_uncompress_byte_counter[9]~24 ;
wire \burst_uncompress_byte_counter[10]~26 ;
wire \burst_uncompress_byte_counter[11]~28 ;
wire \burst_uncompress_byte_counter[12]~29_combout ;
wire \burst_uncompress_byte_counter[11]~27_combout ;
wire \burst_uncompress_byte_counter[10]~25_combout ;
wire \burst_uncompress_byte_counter[9]~23_combout ;
wire \burst_uncompress_byte_counter[8]~21_combout ;
wire \burst_uncompress_byte_counter[7]~19_combout ;
wire \burst_uncompress_byte_counter[6]~17_combout ;
wire \burst_uncompress_byte_counter[5]~15_combout ;
wire \Add0~3 ;
wire \Add0~4_combout ;
wire \always0~1_combout ;
wire \burst_uncompress_byte_counter[5]~q ;
wire \Add0~5 ;
wire \Add0~6_combout ;
wire \burst_uncompress_byte_counter[6]~q ;
wire \Add0~7 ;
wire \Add0~8_combout ;
wire \burst_uncompress_byte_counter[7]~q ;
wire \Add0~9 ;
wire \Add0~10_combout ;
wire \burst_uncompress_byte_counter[8]~q ;
wire \Add0~11 ;
wire \Add0~12_combout ;
wire \burst_uncompress_byte_counter[9]~q ;
wire \Add0~13 ;
wire \Add0~14_combout ;
wire \burst_uncompress_byte_counter[10]~q ;
wire \Add0~15 ;
wire \Add0~16_combout ;
wire \burst_uncompress_byte_counter[11]~q ;
wire \Add0~17 ;
wire \Add0~18_combout ;
wire \burst_uncompress_byte_counter[12]~q ;
wire \LessThan0~0_combout ;
wire \last_packet_beat~1_combout ;
wire \burst_uncompress_byte_counter~14_combout ;
wire \burst_uncompress_byte_counter[3]~q ;
wire \Add0~1 ;
wire \Add0~2_combout ;
wire \burst_uncompress_byte_counter[4]~q ;
wire \last_packet_beat~0_combout ;
wire \last_packet_beat~2_combout ;
wire \last_packet_beat~3_combout ;
wire \last_packet_beat~4_combout ;
wire \last_packet_beat~5_combout ;


cycloneive_lcell_comb \always0~0 (
	.dataa(mem_used_0),
	.datab(mem_158_0),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(always0),
	.cout());
defparam \always0~0 .lut_mask = 16'hAAA8;
defparam \always0~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \last_packet_beat~6 (
	.dataa(always0),
	.datab(\last_packet_beat~2_combout ),
	.datac(\last_packet_beat~5_combout ),
	.datad(mem_107_0),
	.cin(gnd),
	.combout(last_packet_beat),
	.cout());
defparam \last_packet_beat~6 .lut_mask = 16'hA8FF;
defparam \last_packet_beat~6 .sum_lutc_input = "datac";

cycloneive_lcell_comb source_endofpacket(
	.dataa(mem_159_0),
	.datab(last_packet_beat),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(source_endofpacket1),
	.cout());
defparam source_endofpacket.lut_mask = 16'h8888;
defparam source_endofpacket.sum_lutc_input = "datac";

cycloneive_lcell_comb \burst_uncompress_byte_counter[3]~10 (
	.dataa(mem_113_0),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\burst_uncompress_byte_counter[3]~10_combout ),
	.cout(\burst_uncompress_byte_counter[3]~11 ));
defparam \burst_uncompress_byte_counter[3]~10 .lut_mask = 16'h55AA;
defparam \burst_uncompress_byte_counter[3]~10 .sum_lutc_input = "datac";

cycloneive_lcell_comb \burst_uncompress_byte_counter[4]~12 (
	.dataa(mem_114_0),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\burst_uncompress_byte_counter[3]~11 ),
	.combout(\burst_uncompress_byte_counter[4]~12_combout ),
	.cout(\burst_uncompress_byte_counter[4]~13 ));
defparam \burst_uncompress_byte_counter[4]~12 .lut_mask = 16'hA505;
defparam \burst_uncompress_byte_counter[4]~12 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add0~0 (
	.dataa(\burst_uncompress_byte_counter[3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout(\Add0~1 ));
defparam \Add0~0 .lut_mask = 16'h55AA;
defparam \Add0~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \burst_uncompress_busy~0 (
	.dataa(\burst_uncompress_busy~q ),
	.datab(WideOr0),
	.datac(always0),
	.datad(last_packet_beat),
	.cin(gnd),
	.combout(\burst_uncompress_busy~0_combout ),
	.cout());
defparam \burst_uncompress_busy~0 .lut_mask = 16'h8ABA;
defparam \burst_uncompress_busy~0 .sum_lutc_input = "datac";

dffeas burst_uncompress_busy(
	.clk(clk),
	.d(\burst_uncompress_busy~0_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\burst_uncompress_busy~q ),
	.prn(vcc));
defparam burst_uncompress_busy.is_wysiwyg = "true";
defparam burst_uncompress_busy.power_up = "low";

cycloneive_lcell_comb \burst_uncompress_byte_counter[5]~15 (
	.dataa(mem_115_0),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\burst_uncompress_byte_counter[4]~13 ),
	.combout(\burst_uncompress_byte_counter[5]~15_combout ),
	.cout(\burst_uncompress_byte_counter[5]~16 ));
defparam \burst_uncompress_byte_counter[5]~15 .lut_mask = 16'h5AAF;
defparam \burst_uncompress_byte_counter[5]~15 .sum_lutc_input = "cin";

cycloneive_lcell_comb \burst_uncompress_byte_counter[6]~17 (
	.dataa(mem_116_0),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\burst_uncompress_byte_counter[5]~16 ),
	.combout(\burst_uncompress_byte_counter[6]~17_combout ),
	.cout(\burst_uncompress_byte_counter[6]~18 ));
defparam \burst_uncompress_byte_counter[6]~17 .lut_mask = 16'hA505;
defparam \burst_uncompress_byte_counter[6]~17 .sum_lutc_input = "cin";

cycloneive_lcell_comb \burst_uncompress_byte_counter[7]~19 (
	.dataa(mem_117_0),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\burst_uncompress_byte_counter[6]~18 ),
	.combout(\burst_uncompress_byte_counter[7]~19_combout ),
	.cout(\burst_uncompress_byte_counter[7]~20 ));
defparam \burst_uncompress_byte_counter[7]~19 .lut_mask = 16'h5AAF;
defparam \burst_uncompress_byte_counter[7]~19 .sum_lutc_input = "cin";

cycloneive_lcell_comb \burst_uncompress_byte_counter[8]~21 (
	.dataa(mem_118_0),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\burst_uncompress_byte_counter[7]~20 ),
	.combout(\burst_uncompress_byte_counter[8]~21_combout ),
	.cout(\burst_uncompress_byte_counter[8]~22 ));
defparam \burst_uncompress_byte_counter[8]~21 .lut_mask = 16'hA505;
defparam \burst_uncompress_byte_counter[8]~21 .sum_lutc_input = "cin";

cycloneive_lcell_comb \burst_uncompress_byte_counter[9]~23 (
	.dataa(mem_119_0),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\burst_uncompress_byte_counter[8]~22 ),
	.combout(\burst_uncompress_byte_counter[9]~23_combout ),
	.cout(\burst_uncompress_byte_counter[9]~24 ));
defparam \burst_uncompress_byte_counter[9]~23 .lut_mask = 16'h5AAF;
defparam \burst_uncompress_byte_counter[9]~23 .sum_lutc_input = "cin";

cycloneive_lcell_comb \burst_uncompress_byte_counter[10]~25 (
	.dataa(mem_120_0),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\burst_uncompress_byte_counter[9]~24 ),
	.combout(\burst_uncompress_byte_counter[10]~25_combout ),
	.cout(\burst_uncompress_byte_counter[10]~26 ));
defparam \burst_uncompress_byte_counter[10]~25 .lut_mask = 16'hA505;
defparam \burst_uncompress_byte_counter[10]~25 .sum_lutc_input = "cin";

cycloneive_lcell_comb \burst_uncompress_byte_counter[11]~27 (
	.dataa(mem_121_0),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\burst_uncompress_byte_counter[10]~26 ),
	.combout(\burst_uncompress_byte_counter[11]~27_combout ),
	.cout(\burst_uncompress_byte_counter[11]~28 ));
defparam \burst_uncompress_byte_counter[11]~27 .lut_mask = 16'h5AAF;
defparam \burst_uncompress_byte_counter[11]~27 .sum_lutc_input = "cin";

cycloneive_lcell_comb \burst_uncompress_byte_counter[12]~29 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\burst_uncompress_byte_counter[11]~28 ),
	.combout(\burst_uncompress_byte_counter[12]~29_combout ),
	.cout());
defparam \burst_uncompress_byte_counter[12]~29 .lut_mask = 16'h0F0F;
defparam \burst_uncompress_byte_counter[12]~29 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add0~2 (
	.dataa(\burst_uncompress_byte_counter[4]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~1 ),
	.combout(\Add0~2_combout ),
	.cout(\Add0~3 ));
defparam \Add0~2 .lut_mask = 16'hA505;
defparam \Add0~2 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add0~4 (
	.dataa(\burst_uncompress_byte_counter[5]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~3 ),
	.combout(\Add0~4_combout ),
	.cout(\Add0~5 ));
defparam \Add0~4 .lut_mask = 16'h5AAF;
defparam \Add0~4 .sum_lutc_input = "cin";

cycloneive_lcell_comb \always0~1 (
	.dataa(always0),
	.datab(gnd),
	.datac(gnd),
	.datad(WideOr0),
	.cin(gnd),
	.combout(\always0~1_combout ),
	.cout());
defparam \always0~1 .lut_mask = 16'h00AA;
defparam \always0~1 .sum_lutc_input = "datac";

dffeas \burst_uncompress_byte_counter[5] (
	.clk(clk),
	.d(\burst_uncompress_byte_counter[5]~15_combout ),
	.asdata(\Add0~4_combout ),
	.clrn(!reset),
	.aload(gnd),
	.sclr(last_packet_beat),
	.sload(\burst_uncompress_byte_counter~14_combout ),
	.ena(\always0~1_combout ),
	.q(\burst_uncompress_byte_counter[5]~q ),
	.prn(vcc));
defparam \burst_uncompress_byte_counter[5] .is_wysiwyg = "true";
defparam \burst_uncompress_byte_counter[5] .power_up = "low";

cycloneive_lcell_comb \Add0~6 (
	.dataa(\burst_uncompress_byte_counter[6]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~5 ),
	.combout(\Add0~6_combout ),
	.cout(\Add0~7 ));
defparam \Add0~6 .lut_mask = 16'hA505;
defparam \Add0~6 .sum_lutc_input = "cin";

dffeas \burst_uncompress_byte_counter[6] (
	.clk(clk),
	.d(\burst_uncompress_byte_counter[6]~17_combout ),
	.asdata(\Add0~6_combout ),
	.clrn(!reset),
	.aload(gnd),
	.sclr(last_packet_beat),
	.sload(\burst_uncompress_byte_counter~14_combout ),
	.ena(\always0~1_combout ),
	.q(\burst_uncompress_byte_counter[6]~q ),
	.prn(vcc));
defparam \burst_uncompress_byte_counter[6] .is_wysiwyg = "true";
defparam \burst_uncompress_byte_counter[6] .power_up = "low";

cycloneive_lcell_comb \Add0~8 (
	.dataa(\burst_uncompress_byte_counter[7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~7 ),
	.combout(\Add0~8_combout ),
	.cout(\Add0~9 ));
defparam \Add0~8 .lut_mask = 16'h5AAF;
defparam \Add0~8 .sum_lutc_input = "cin";

dffeas \burst_uncompress_byte_counter[7] (
	.clk(clk),
	.d(\burst_uncompress_byte_counter[7]~19_combout ),
	.asdata(\Add0~8_combout ),
	.clrn(!reset),
	.aload(gnd),
	.sclr(last_packet_beat),
	.sload(\burst_uncompress_byte_counter~14_combout ),
	.ena(\always0~1_combout ),
	.q(\burst_uncompress_byte_counter[7]~q ),
	.prn(vcc));
defparam \burst_uncompress_byte_counter[7] .is_wysiwyg = "true";
defparam \burst_uncompress_byte_counter[7] .power_up = "low";

cycloneive_lcell_comb \Add0~10 (
	.dataa(\burst_uncompress_byte_counter[8]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~9 ),
	.combout(\Add0~10_combout ),
	.cout(\Add0~11 ));
defparam \Add0~10 .lut_mask = 16'hA505;
defparam \Add0~10 .sum_lutc_input = "cin";

dffeas \burst_uncompress_byte_counter[8] (
	.clk(clk),
	.d(\burst_uncompress_byte_counter[8]~21_combout ),
	.asdata(\Add0~10_combout ),
	.clrn(!reset),
	.aload(gnd),
	.sclr(last_packet_beat),
	.sload(\burst_uncompress_byte_counter~14_combout ),
	.ena(\always0~1_combout ),
	.q(\burst_uncompress_byte_counter[8]~q ),
	.prn(vcc));
defparam \burst_uncompress_byte_counter[8] .is_wysiwyg = "true";
defparam \burst_uncompress_byte_counter[8] .power_up = "low";

cycloneive_lcell_comb \Add0~12 (
	.dataa(\burst_uncompress_byte_counter[9]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~11 ),
	.combout(\Add0~12_combout ),
	.cout(\Add0~13 ));
defparam \Add0~12 .lut_mask = 16'h5AAF;
defparam \Add0~12 .sum_lutc_input = "cin";

dffeas \burst_uncompress_byte_counter[9] (
	.clk(clk),
	.d(\burst_uncompress_byte_counter[9]~23_combout ),
	.asdata(\Add0~12_combout ),
	.clrn(!reset),
	.aload(gnd),
	.sclr(last_packet_beat),
	.sload(\burst_uncompress_byte_counter~14_combout ),
	.ena(\always0~1_combout ),
	.q(\burst_uncompress_byte_counter[9]~q ),
	.prn(vcc));
defparam \burst_uncompress_byte_counter[9] .is_wysiwyg = "true";
defparam \burst_uncompress_byte_counter[9] .power_up = "low";

cycloneive_lcell_comb \Add0~14 (
	.dataa(\burst_uncompress_byte_counter[10]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~13 ),
	.combout(\Add0~14_combout ),
	.cout(\Add0~15 ));
defparam \Add0~14 .lut_mask = 16'hA505;
defparam \Add0~14 .sum_lutc_input = "cin";

dffeas \burst_uncompress_byte_counter[10] (
	.clk(clk),
	.d(\burst_uncompress_byte_counter[10]~25_combout ),
	.asdata(\Add0~14_combout ),
	.clrn(!reset),
	.aload(gnd),
	.sclr(last_packet_beat),
	.sload(\burst_uncompress_byte_counter~14_combout ),
	.ena(\always0~1_combout ),
	.q(\burst_uncompress_byte_counter[10]~q ),
	.prn(vcc));
defparam \burst_uncompress_byte_counter[10] .is_wysiwyg = "true";
defparam \burst_uncompress_byte_counter[10] .power_up = "low";

cycloneive_lcell_comb \Add0~16 (
	.dataa(\burst_uncompress_byte_counter[11]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~15 ),
	.combout(\Add0~16_combout ),
	.cout(\Add0~17 ));
defparam \Add0~16 .lut_mask = 16'h5AAF;
defparam \Add0~16 .sum_lutc_input = "cin";

dffeas \burst_uncompress_byte_counter[11] (
	.clk(clk),
	.d(\burst_uncompress_byte_counter[11]~27_combout ),
	.asdata(\Add0~16_combout ),
	.clrn(!reset),
	.aload(gnd),
	.sclr(last_packet_beat),
	.sload(\burst_uncompress_byte_counter~14_combout ),
	.ena(\always0~1_combout ),
	.q(\burst_uncompress_byte_counter[11]~q ),
	.prn(vcc));
defparam \burst_uncompress_byte_counter[11] .is_wysiwyg = "true";
defparam \burst_uncompress_byte_counter[11] .power_up = "low";

cycloneive_lcell_comb \Add0~18 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add0~17 ),
	.combout(\Add0~18_combout ),
	.cout());
defparam \Add0~18 .lut_mask = 16'h0F0F;
defparam \Add0~18 .sum_lutc_input = "cin";

dffeas \burst_uncompress_byte_counter[12] (
	.clk(clk),
	.d(\burst_uncompress_byte_counter[12]~29_combout ),
	.asdata(\Add0~18_combout ),
	.clrn(!reset),
	.aload(gnd),
	.sclr(last_packet_beat),
	.sload(\burst_uncompress_byte_counter~14_combout ),
	.ena(\always0~1_combout ),
	.q(\burst_uncompress_byte_counter[12]~q ),
	.prn(vcc));
defparam \burst_uncompress_byte_counter[12] .is_wysiwyg = "true";
defparam \burst_uncompress_byte_counter[12] .power_up = "low";

cycloneive_lcell_comb \LessThan0~0 (
	.dataa(\burst_uncompress_byte_counter[3]~q ),
	.datab(\burst_uncompress_byte_counter[12]~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\LessThan0~0_combout ),
	.cout());
defparam \LessThan0~0 .lut_mask = 16'hEEEE;
defparam \LessThan0~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \last_packet_beat~1 (
	.dataa(\burst_uncompress_byte_counter[8]~q ),
	.datab(\burst_uncompress_byte_counter[9]~q ),
	.datac(\burst_uncompress_byte_counter[10]~q ),
	.datad(\burst_uncompress_byte_counter[11]~q ),
	.cin(gnd),
	.combout(\last_packet_beat~1_combout ),
	.cout());
defparam \last_packet_beat~1 .lut_mask = 16'h0001;
defparam \last_packet_beat~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \burst_uncompress_byte_counter~14 (
	.dataa(\burst_uncompress_busy~q ),
	.datab(\LessThan0~0_combout ),
	.datac(\last_packet_beat~0_combout ),
	.datad(\last_packet_beat~1_combout ),
	.cin(gnd),
	.combout(\burst_uncompress_byte_counter~14_combout ),
	.cout());
defparam \burst_uncompress_byte_counter~14 .lut_mask = 16'h8AAA;
defparam \burst_uncompress_byte_counter~14 .sum_lutc_input = "datac";

dffeas \burst_uncompress_byte_counter[3] (
	.clk(clk),
	.d(\burst_uncompress_byte_counter[3]~10_combout ),
	.asdata(\Add0~0_combout ),
	.clrn(!reset),
	.aload(gnd),
	.sclr(last_packet_beat),
	.sload(\burst_uncompress_byte_counter~14_combout ),
	.ena(\always0~1_combout ),
	.q(\burst_uncompress_byte_counter[3]~q ),
	.prn(vcc));
defparam \burst_uncompress_byte_counter[3] .is_wysiwyg = "true";
defparam \burst_uncompress_byte_counter[3] .power_up = "low";

dffeas \burst_uncompress_byte_counter[4] (
	.clk(clk),
	.d(\burst_uncompress_byte_counter[4]~12_combout ),
	.asdata(\Add0~2_combout ),
	.clrn(!reset),
	.aload(gnd),
	.sclr(last_packet_beat),
	.sload(\burst_uncompress_byte_counter~14_combout ),
	.ena(\always0~1_combout ),
	.q(\burst_uncompress_byte_counter[4]~q ),
	.prn(vcc));
defparam \burst_uncompress_byte_counter[4] .is_wysiwyg = "true";
defparam \burst_uncompress_byte_counter[4] .power_up = "low";

cycloneive_lcell_comb \last_packet_beat~0 (
	.dataa(\burst_uncompress_byte_counter[4]~q ),
	.datab(\burst_uncompress_byte_counter[5]~q ),
	.datac(\burst_uncompress_byte_counter[6]~q ),
	.datad(\burst_uncompress_byte_counter[7]~q ),
	.cin(gnd),
	.combout(\last_packet_beat~0_combout ),
	.cout());
defparam \last_packet_beat~0 .lut_mask = 16'h0001;
defparam \last_packet_beat~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \last_packet_beat~2 (
	.dataa(\last_packet_beat~0_combout ),
	.datab(\last_packet_beat~1_combout ),
	.datac(\burst_uncompress_busy~q ),
	.datad(\burst_uncompress_byte_counter[3]~q ),
	.cin(gnd),
	.combout(\last_packet_beat~2_combout ),
	.cout());
defparam \last_packet_beat~2 .lut_mask = 16'h8000;
defparam \last_packet_beat~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \last_packet_beat~3 (
	.dataa(\burst_uncompress_busy~q ),
	.datab(mem_121_0),
	.datac(mem_120_0),
	.datad(mem_119_0),
	.cin(gnd),
	.combout(\last_packet_beat~3_combout ),
	.cout());
defparam \last_packet_beat~3 .lut_mask = 16'h0001;
defparam \last_packet_beat~3 .sum_lutc_input = "datac";

cycloneive_lcell_comb \last_packet_beat~4 (
	.dataa(mem_118_0),
	.datab(mem_117_0),
	.datac(mem_116_0),
	.datad(mem_115_0),
	.cin(gnd),
	.combout(\last_packet_beat~4_combout ),
	.cout());
defparam \last_packet_beat~4 .lut_mask = 16'h0001;
defparam \last_packet_beat~4 .sum_lutc_input = "datac";

cycloneive_lcell_comb \last_packet_beat~5 (
	.dataa(\last_packet_beat~3_combout ),
	.datab(\last_packet_beat~4_combout ),
	.datac(mem_113_0),
	.datad(mem_114_0),
	.cin(gnd),
	.combout(\last_packet_beat~5_combout ),
	.cout());
defparam \last_packet_beat~5 .lut_mask = 16'h0080;
defparam \last_packet_beat~5 .sum_lutc_input = "datac";

endmodule

module cycloneiv_altera_merlin_slave_translator (
	clk,
	read_latency_shift_reg_0,
	reset,
	waitrequest_reset_override1,
	in_data_reg_107,
	m0_write,
	WideOr0)/* synthesis synthesis_greybox=0 */;
input 	clk;
output 	read_latency_shift_reg_0;
input 	reset;
output 	waitrequest_reset_override1;
input 	in_data_reg_107;
input 	m0_write;
input 	WideOr0;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \read_latency_shift_reg~0_combout ;


dffeas \read_latency_shift_reg[0] (
	.clk(clk),
	.d(\read_latency_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(read_latency_shift_reg_0),
	.prn(vcc));
defparam \read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \read_latency_shift_reg[0] .power_up = "low";

dffeas waitrequest_reset_override(
	.clk(clk),
	.d(vcc),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(waitrequest_reset_override1),
	.prn(vcc));
defparam waitrequest_reset_override.is_wysiwyg = "true";
defparam waitrequest_reset_override.power_up = "low";

cycloneive_lcell_comb \read_latency_shift_reg~0 (
	.dataa(waitrequest_reset_override1),
	.datab(WideOr0),
	.datac(in_data_reg_107),
	.datad(m0_write),
	.cin(gnd),
	.combout(\read_latency_shift_reg~0_combout ),
	.cout());
defparam \read_latency_shift_reg~0 .lut_mask = 16'h8000;
defparam \read_latency_shift_reg~0 .sum_lutc_input = "datac";

endmodule

module cycloneiv_altera_merlin_slave_translator_1 (
	clk,
	read_latency_shift_reg_0,
	reset,
	in_data_reg_107,
	m0_write,
	waitrequest_reset_override,
	WideOr0)/* synthesis synthesis_greybox=0 */;
input 	clk;
output 	read_latency_shift_reg_0;
input 	reset;
input 	in_data_reg_107;
input 	m0_write;
input 	waitrequest_reset_override;
input 	WideOr0;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \read_latency_shift_reg~0_combout ;


dffeas \read_latency_shift_reg[0] (
	.clk(clk),
	.d(\read_latency_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(read_latency_shift_reg_0),
	.prn(vcc));
defparam \read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \read_latency_shift_reg[0] .power_up = "low";

cycloneive_lcell_comb \read_latency_shift_reg~0 (
	.dataa(waitrequest_reset_override),
	.datab(WideOr0),
	.datac(in_data_reg_107),
	.datad(m0_write),
	.cin(gnd),
	.combout(\read_latency_shift_reg~0_combout ),
	.cout());
defparam \read_latency_shift_reg~0 .lut_mask = 16'h8000;
defparam \read_latency_shift_reg~0 .sum_lutc_input = "datac";

endmodule

module cycloneiv_altera_merlin_traffic_limiter (
	reset,
	full1,
	cmd_sink_data,
	last_dest_id_0,
	has_pending_responses1,
	WideOr0,
	out_valid,
	out_valid1,
	full0,
	src_payload_0,
	last_channel_0,
	clk)/* synthesis synthesis_greybox=0 */;
input 	reset;
input 	full1;
input 	[157:0] cmd_sink_data;
output 	last_dest_id_0;
output 	has_pending_responses1;
input 	WideOr0;
input 	out_valid;
input 	out_valid1;
input 	full0;
input 	src_payload_0;
output 	last_channel_0;
input 	clk;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \save_dest_id~0_combout ;
wire \pending_response_count[0]~5_combout ;
wire \response_sink_accepted~0_combout ;
wire \pending_response_count[4]~7_combout ;
wire \pending_response_count[0]~q ;
wire \pending_response_count[0]~6 ;
wire \pending_response_count[1]~8_combout ;
wire \pending_response_count[1]~q ;
wire \pending_response_count[1]~9 ;
wire \pending_response_count[2]~10_combout ;
wire \pending_response_count[2]~q ;
wire \pending_response_count[2]~11 ;
wire \pending_response_count[3]~12_combout ;
wire \pending_response_count[3]~q ;
wire \pending_response_count[3]~13 ;
wire \pending_response_count[4]~14_combout ;
wire \pending_response_count[4]~q ;
wire \has_pending_responses~0_combout ;
wire \has_pending_responses~1_combout ;
wire \has_pending_responses~2_combout ;
wire \last_channel[0]~0_combout ;


dffeas \last_dest_id[0] (
	.clk(clk),
	.d(cmd_sink_data[143]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\save_dest_id~0_combout ),
	.q(last_dest_id_0),
	.prn(vcc));
defparam \last_dest_id[0] .is_wysiwyg = "true";
defparam \last_dest_id[0] .power_up = "low";

dffeas has_pending_responses(
	.clk(clk),
	.d(\has_pending_responses~2_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(has_pending_responses1),
	.prn(vcc));
defparam has_pending_responses.is_wysiwyg = "true";
defparam has_pending_responses.power_up = "low";

dffeas \last_channel[0] (
	.clk(clk),
	.d(\last_channel[0]~0_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\save_dest_id~0_combout ),
	.q(last_channel_0),
	.prn(vcc));
defparam \last_channel[0] .is_wysiwyg = "true";
defparam \last_channel[0] .power_up = "low";

cycloneive_lcell_comb \save_dest_id~0 (
	.dataa(full1),
	.datab(cmd_sink_data[143]),
	.datac(last_dest_id_0),
	.datad(has_pending_responses1),
	.cin(gnd),
	.combout(\save_dest_id~0_combout ),
	.cout());
defparam \save_dest_id~0 .lut_mask = 16'h82AA;
defparam \save_dest_id~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \pending_response_count[0]~5 (
	.dataa(\pending_response_count[0]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\pending_response_count[0]~5_combout ),
	.cout(\pending_response_count[0]~6 ));
defparam \pending_response_count[0]~5 .lut_mask = 16'h55AA;
defparam \pending_response_count[0]~5 .sum_lutc_input = "datac";

cycloneive_lcell_comb \response_sink_accepted~0 (
	.dataa(src_payload_0),
	.datab(out_valid),
	.datac(out_valid1),
	.datad(full0),
	.cin(gnd),
	.combout(\response_sink_accepted~0_combout ),
	.cout());
defparam \response_sink_accepted~0 .lut_mask = 16'h00A8;
defparam \response_sink_accepted~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \pending_response_count[4]~7 (
	.dataa(\response_sink_accepted~0_combout ),
	.datab(WideOr0),
	.datac(gnd),
	.datad(\save_dest_id~0_combout ),
	.cin(gnd),
	.combout(\pending_response_count[4]~7_combout ),
	.cout());
defparam \pending_response_count[4]~7 .lut_mask = 16'h99AA;
defparam \pending_response_count[4]~7 .sum_lutc_input = "datac";

dffeas \pending_response_count[0] (
	.clk(clk),
	.d(\pending_response_count[0]~5_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pending_response_count[4]~7_combout ),
	.q(\pending_response_count[0]~q ),
	.prn(vcc));
defparam \pending_response_count[0] .is_wysiwyg = "true";
defparam \pending_response_count[0] .power_up = "low";

cycloneive_lcell_comb \pending_response_count[1]~8 (
	.dataa(\pending_response_count[1]~q ),
	.datab(\response_sink_accepted~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pending_response_count[0]~6 ),
	.combout(\pending_response_count[1]~8_combout ),
	.cout(\pending_response_count[1]~9 ));
defparam \pending_response_count[1]~8 .lut_mask = 16'h9617;
defparam \pending_response_count[1]~8 .sum_lutc_input = "cin";

dffeas \pending_response_count[1] (
	.clk(clk),
	.d(\pending_response_count[1]~8_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pending_response_count[4]~7_combout ),
	.q(\pending_response_count[1]~q ),
	.prn(vcc));
defparam \pending_response_count[1] .is_wysiwyg = "true";
defparam \pending_response_count[1] .power_up = "low";

cycloneive_lcell_comb \pending_response_count[2]~10 (
	.dataa(\pending_response_count[2]~q ),
	.datab(\response_sink_accepted~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pending_response_count[1]~9 ),
	.combout(\pending_response_count[2]~10_combout ),
	.cout(\pending_response_count[2]~11 ));
defparam \pending_response_count[2]~10 .lut_mask = 16'h698E;
defparam \pending_response_count[2]~10 .sum_lutc_input = "cin";

dffeas \pending_response_count[2] (
	.clk(clk),
	.d(\pending_response_count[2]~10_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pending_response_count[4]~7_combout ),
	.q(\pending_response_count[2]~q ),
	.prn(vcc));
defparam \pending_response_count[2] .is_wysiwyg = "true";
defparam \pending_response_count[2] .power_up = "low";

cycloneive_lcell_comb \pending_response_count[3]~12 (
	.dataa(\pending_response_count[3]~q ),
	.datab(\response_sink_accepted~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pending_response_count[2]~11 ),
	.combout(\pending_response_count[3]~12_combout ),
	.cout(\pending_response_count[3]~13 ));
defparam \pending_response_count[3]~12 .lut_mask = 16'h9617;
defparam \pending_response_count[3]~12 .sum_lutc_input = "cin";

dffeas \pending_response_count[3] (
	.clk(clk),
	.d(\pending_response_count[3]~12_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pending_response_count[4]~7_combout ),
	.q(\pending_response_count[3]~q ),
	.prn(vcc));
defparam \pending_response_count[3] .is_wysiwyg = "true";
defparam \pending_response_count[3] .power_up = "low";

cycloneive_lcell_comb \pending_response_count[4]~14 (
	.dataa(\pending_response_count[4]~q ),
	.datab(\response_sink_accepted~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\pending_response_count[3]~13 ),
	.combout(\pending_response_count[4]~14_combout ),
	.cout());
defparam \pending_response_count[4]~14 .lut_mask = 16'h6969;
defparam \pending_response_count[4]~14 .sum_lutc_input = "cin";

dffeas \pending_response_count[4] (
	.clk(clk),
	.d(\pending_response_count[4]~14_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pending_response_count[4]~7_combout ),
	.q(\pending_response_count[4]~q ),
	.prn(vcc));
defparam \pending_response_count[4] .is_wysiwyg = "true";
defparam \pending_response_count[4] .power_up = "low";

cycloneive_lcell_comb \has_pending_responses~0 (
	.dataa(\pending_response_count[1]~q ),
	.datab(\pending_response_count[2]~q ),
	.datac(\pending_response_count[3]~q ),
	.datad(\pending_response_count[4]~q ),
	.cin(gnd),
	.combout(\has_pending_responses~0_combout ),
	.cout());
defparam \has_pending_responses~0 .lut_mask = 16'h0001;
defparam \has_pending_responses~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \has_pending_responses~1 (
	.dataa(\save_dest_id~0_combout ),
	.datab(WideOr0),
	.datac(\has_pending_responses~0_combout ),
	.datad(has_pending_responses1),
	.cin(gnd),
	.combout(\has_pending_responses~1_combout ),
	.cout());
defparam \has_pending_responses~1 .lut_mask = 16'hD020;
defparam \has_pending_responses~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \has_pending_responses~2 (
	.dataa(\pending_response_count[0]~q ),
	.datab(\response_sink_accepted~0_combout ),
	.datac(has_pending_responses1),
	.datad(\has_pending_responses~1_combout ),
	.cin(gnd),
	.combout(\has_pending_responses~2_combout ),
	.cout());
defparam \has_pending_responses~2 .lut_mask = 16'h71F0;
defparam \has_pending_responses~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \last_channel[0]~0 (
	.dataa(cmd_sink_data[143]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\last_channel[0]~0_combout ),
	.cout());
defparam \last_channel[0]~0 .lut_mask = 16'h5555;
defparam \last_channel[0]~0 .sum_lutc_input = "datac";

endmodule

module cycloneiv_altera_merlin_traffic_limiter_1 (
	cmd_sink_data,
	WideOr0,
	data1_0,
	last_dest_id_0,
	has_pending_responses1,
	wready,
	awready,
	reset,
	out_valid,
	out_valid1,
	full0,
	last_channel_0,
	out_payload_160,
	out_payload_1601,
	clk)/* synthesis synthesis_greybox=0 */;
input 	[157:0] cmd_sink_data;
input 	WideOr0;
input 	data1_0;
output 	last_dest_id_0;
output 	has_pending_responses1;
input 	wready;
input 	awready;
input 	reset;
input 	out_valid;
input 	out_valid1;
input 	full0;
output 	last_channel_0;
input 	out_payload_160;
input 	out_payload_1601;
input 	clk;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \pending_response_count[0]~5_combout ;
wire \response_sink_accepted~0_combout ;
wire \response_sink_accepted~1_combout ;
wire \pending_response_count[4]~7_combout ;
wire \pending_response_count[0]~q ;
wire \pending_response_count[0]~6 ;
wire \pending_response_count[1]~8_combout ;
wire \pending_response_count[1]~q ;
wire \pending_response_count[1]~9 ;
wire \pending_response_count[2]~10_combout ;
wire \pending_response_count[2]~q ;
wire \pending_response_count[2]~11 ;
wire \pending_response_count[3]~12_combout ;
wire \pending_response_count[3]~q ;
wire \pending_response_count[3]~13 ;
wire \pending_response_count[4]~14_combout ;
wire \pending_response_count[4]~q ;
wire \has_pending_responses~0_combout ;
wire \has_pending_responses~1_combout ;
wire \has_pending_responses~2_combout ;
wire \last_channel[0]~0_combout ;


dffeas \last_dest_id[0] (
	.clk(clk),
	.d(cmd_sink_data[143]),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(wready),
	.q(last_dest_id_0),
	.prn(vcc));
defparam \last_dest_id[0] .is_wysiwyg = "true";
defparam \last_dest_id[0] .power_up = "low";

dffeas has_pending_responses(
	.clk(clk),
	.d(\has_pending_responses~2_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(has_pending_responses1),
	.prn(vcc));
defparam has_pending_responses.is_wysiwyg = "true";
defparam has_pending_responses.power_up = "low";

dffeas \last_channel[0] (
	.clk(clk),
	.d(\last_channel[0]~0_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(wready),
	.q(last_channel_0),
	.prn(vcc));
defparam \last_channel[0] .is_wysiwyg = "true";
defparam \last_channel[0] .power_up = "low";

cycloneive_lcell_comb \pending_response_count[0]~5 (
	.dataa(\pending_response_count[0]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\pending_response_count[0]~5_combout ),
	.cout(\pending_response_count[0]~6 ));
defparam \pending_response_count[0]~5 .lut_mask = 16'h55AA;
defparam \pending_response_count[0]~5 .sum_lutc_input = "datac";

cycloneive_lcell_comb \response_sink_accepted~0 (
	.dataa(out_valid),
	.datab(out_valid1),
	.datac(out_payload_160),
	.datad(out_payload_1601),
	.cin(gnd),
	.combout(\response_sink_accepted~0_combout ),
	.cout());
defparam \response_sink_accepted~0 .lut_mask = 16'hEAC0;
defparam \response_sink_accepted~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \response_sink_accepted~1 (
	.dataa(\response_sink_accepted~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(full0),
	.cin(gnd),
	.combout(\response_sink_accepted~1_combout ),
	.cout());
defparam \response_sink_accepted~1 .lut_mask = 16'h00AA;
defparam \response_sink_accepted~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \pending_response_count[4]~7 (
	.dataa(\response_sink_accepted~1_combout ),
	.datab(WideOr0),
	.datac(data1_0),
	.datad(wready),
	.cin(gnd),
	.combout(\pending_response_count[4]~7_combout ),
	.cout());
defparam \pending_response_count[4]~7 .lut_mask = 16'h9AAA;
defparam \pending_response_count[4]~7 .sum_lutc_input = "datac";

dffeas \pending_response_count[0] (
	.clk(clk),
	.d(\pending_response_count[0]~5_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pending_response_count[4]~7_combout ),
	.q(\pending_response_count[0]~q ),
	.prn(vcc));
defparam \pending_response_count[0] .is_wysiwyg = "true";
defparam \pending_response_count[0] .power_up = "low";

cycloneive_lcell_comb \pending_response_count[1]~8 (
	.dataa(\pending_response_count[1]~q ),
	.datab(\response_sink_accepted~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pending_response_count[0]~6 ),
	.combout(\pending_response_count[1]~8_combout ),
	.cout(\pending_response_count[1]~9 ));
defparam \pending_response_count[1]~8 .lut_mask = 16'h9617;
defparam \pending_response_count[1]~8 .sum_lutc_input = "cin";

dffeas \pending_response_count[1] (
	.clk(clk),
	.d(\pending_response_count[1]~8_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pending_response_count[4]~7_combout ),
	.q(\pending_response_count[1]~q ),
	.prn(vcc));
defparam \pending_response_count[1] .is_wysiwyg = "true";
defparam \pending_response_count[1] .power_up = "low";

cycloneive_lcell_comb \pending_response_count[2]~10 (
	.dataa(\pending_response_count[2]~q ),
	.datab(\response_sink_accepted~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pending_response_count[1]~9 ),
	.combout(\pending_response_count[2]~10_combout ),
	.cout(\pending_response_count[2]~11 ));
defparam \pending_response_count[2]~10 .lut_mask = 16'h698E;
defparam \pending_response_count[2]~10 .sum_lutc_input = "cin";

dffeas \pending_response_count[2] (
	.clk(clk),
	.d(\pending_response_count[2]~10_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pending_response_count[4]~7_combout ),
	.q(\pending_response_count[2]~q ),
	.prn(vcc));
defparam \pending_response_count[2] .is_wysiwyg = "true";
defparam \pending_response_count[2] .power_up = "low";

cycloneive_lcell_comb \pending_response_count[3]~12 (
	.dataa(\pending_response_count[3]~q ),
	.datab(\response_sink_accepted~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pending_response_count[2]~11 ),
	.combout(\pending_response_count[3]~12_combout ),
	.cout(\pending_response_count[3]~13 ));
defparam \pending_response_count[3]~12 .lut_mask = 16'h9617;
defparam \pending_response_count[3]~12 .sum_lutc_input = "cin";

dffeas \pending_response_count[3] (
	.clk(clk),
	.d(\pending_response_count[3]~12_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pending_response_count[4]~7_combout ),
	.q(\pending_response_count[3]~q ),
	.prn(vcc));
defparam \pending_response_count[3] .is_wysiwyg = "true";
defparam \pending_response_count[3] .power_up = "low";

cycloneive_lcell_comb \pending_response_count[4]~14 (
	.dataa(\pending_response_count[4]~q ),
	.datab(\response_sink_accepted~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\pending_response_count[3]~13 ),
	.combout(\pending_response_count[4]~14_combout ),
	.cout());
defparam \pending_response_count[4]~14 .lut_mask = 16'h6969;
defparam \pending_response_count[4]~14 .sum_lutc_input = "cin";

dffeas \pending_response_count[4] (
	.clk(clk),
	.d(\pending_response_count[4]~14_combout ),
	.asdata(vcc),
	.clrn(reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pending_response_count[4]~7_combout ),
	.q(\pending_response_count[4]~q ),
	.prn(vcc));
defparam \pending_response_count[4] .is_wysiwyg = "true";
defparam \pending_response_count[4] .power_up = "low";

cycloneive_lcell_comb \has_pending_responses~0 (
	.dataa(\pending_response_count[1]~q ),
	.datab(\pending_response_count[2]~q ),
	.datac(\pending_response_count[3]~q ),
	.datad(\pending_response_count[4]~q ),
	.cin(gnd),
	.combout(\has_pending_responses~0_combout ),
	.cout());
defparam \has_pending_responses~0 .lut_mask = 16'h0001;
defparam \has_pending_responses~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \has_pending_responses~1 (
	.dataa(full0),
	.datab(\response_sink_accepted~0_combout ),
	.datac(\has_pending_responses~0_combout ),
	.datad(has_pending_responses1),
	.cin(gnd),
	.combout(\has_pending_responses~1_combout ),
	.cout());
defparam \has_pending_responses~1 .lut_mask = 16'h40B0;
defparam \has_pending_responses~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \has_pending_responses~2 (
	.dataa(\pending_response_count[0]~q ),
	.datab(awready),
	.datac(has_pending_responses1),
	.datad(\has_pending_responses~1_combout ),
	.cin(gnd),
	.combout(\has_pending_responses~2_combout ),
	.cout());
defparam \has_pending_responses~2 .lut_mask = 16'h71F0;
defparam \has_pending_responses~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \last_channel[0]~0 (
	.dataa(cmd_sink_data[143]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\last_channel[0]~0_combout ),
	.cout());
defparam \last_channel[0]~0 .lut_mask = 16'h5555;
defparam \last_channel[0]~0 .sum_lutc_input = "datac";

endmodule

module cycloneiv_cycloneiv_mm_interconnect_0_cmd_demux (
	full,
	full1,
	Equal1,
	WideOr0)/* synthesis synthesis_greybox=0 */;
input 	full;
input 	full1;
input 	Equal1;
output 	WideOr0;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;



cycloneive_lcell_comb \WideOr0~0 (
	.dataa(full),
	.datab(full1),
	.datac(gnd),
	.datad(Equal1),
	.cin(gnd),
	.combout(WideOr0),
	.cout());
defparam \WideOr0~0 .lut_mask = 16'hAACC;
defparam \WideOr0~0 .sum_lutc_input = "datac";

endmodule

module cycloneiv_cycloneiv_mm_interconnect_0_cmd_demux_1 (
	Equal1,
	full,
	full1,
	WideOr0)/* synthesis synthesis_greybox=0 */;
input 	Equal1;
input 	full;
input 	full1;
output 	WideOr0;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;



cycloneive_lcell_comb \WideOr0~0 (
	.dataa(full),
	.datab(full1),
	.datac(gnd),
	.datad(Equal1),
	.cin(gnd),
	.combout(WideOr0),
	.cout());
defparam \WideOr0~0 .lut_mask = 16'hAACC;
defparam \WideOr0~0 .sum_lutc_input = "datac";

endmodule

module cycloneiv_cycloneiv_mm_interconnect_0_cmd_mux (
	wire_pll7_clk_0,
	r_sync_rst,
	saved_grant_0,
	saved_grant_1,
	out_payload_146,
	out_payload_1461,
	src_data_144,
	out_valid,
	out_valid1,
	WideOr11,
	out_payload_108,
	src_payload,
	out_payload_71,
	src_payload1,
	out_payload_132,
	out_payload_1321,
	src_data_130,
	out_payload_133,
	out_payload_1331,
	src_data_131,
	out_payload_134,
	out_payload_1341,
	src_data_132,
	out_payload_73,
	src_data_71,
	out_payload_69,
	src_data_67,
	out_payload_68,
	src_data_66,
	out_payload_711,
	src_data_69,
	out_payload_67,
	src_data_65,
	out_payload_66,
	src_data_64,
	out_payload_70,
	src_data_68,
	out_payload_72,
	src_data_70,
	out_payload_160,
	src_payload_0,
	out_payload_147,
	out_payload_1471,
	src_data_145,
	out_payload_2,
	src_payload2,
	out_payload_3,
	src_payload3,
	out_payload_4,
	src_payload4,
	out_payload_5,
	src_payload5,
	out_payload_6,
	src_payload6,
	out_payload_7,
	src_payload7,
	out_payload_8,
	src_payload8,
	out_payload_9,
	src_payload9,
	out_payload_10,
	src_payload10,
	out_payload_11,
	src_payload11,
	out_payload_12,
	src_payload12,
	out_payload_13,
	src_payload13,
	out_payload_14,
	src_payload14,
	out_payload_15,
	src_payload15,
	out_payload_16,
	src_payload16,
	out_payload_17,
	src_payload17,
	out_payload_18,
	src_payload18,
	out_payload_19,
	src_payload19,
	out_payload_20,
	src_payload20,
	out_payload_21,
	src_payload21,
	out_payload_22,
	src_payload22,
	out_payload_23,
	src_payload23,
	out_payload_24,
	src_payload24,
	out_payload_25,
	src_payload25,
	out_payload_26,
	src_payload26,
	out_payload_27,
	src_payload27,
	out_payload_28,
	src_payload28,
	out_payload_29,
	src_payload29,
	out_payload_30,
	src_payload30,
	out_payload_31,
	src_payload31,
	out_payload_32,
	src_payload32,
	out_payload_33,
	src_payload33,
	out_payload_34,
	src_payload34,
	out_payload_35,
	src_payload35,
	out_payload_36,
	src_payload36,
	out_payload_37,
	src_payload37,
	out_payload_38,
	src_payload38,
	out_payload_39,
	src_payload39,
	out_payload_40,
	src_payload40,
	out_payload_41,
	src_payload41,
	out_payload_42,
	src_payload42,
	out_payload_43,
	src_payload43,
	out_payload_44,
	src_payload44,
	out_payload_45,
	src_payload45,
	out_payload_46,
	src_payload46,
	out_payload_47,
	src_payload47,
	out_payload_48,
	src_payload48,
	out_payload_49,
	src_payload49,
	out_payload_50,
	src_payload50,
	out_payload_51,
	src_payload51,
	out_payload_52,
	src_payload52,
	out_payload_53,
	src_payload53,
	out_payload_54,
	src_payload54,
	out_payload_55,
	src_payload55,
	out_payload_56,
	src_payload56,
	out_payload_57,
	src_payload57,
	out_payload_58,
	src_payload58,
	out_payload_59,
	src_payload59,
	out_payload_60,
	src_payload60,
	out_payload_61,
	src_payload61,
	out_payload_62,
	src_payload62,
	out_payload_63,
	src_payload63,
	out_payload_64,
	src_payload64,
	out_payload_65,
	src_payload65,
	out_payload_125,
	out_payload_1251,
	src_data_123,
	out_payload_124,
	out_payload_1241,
	src_data_122,
	out_payload_126,
	out_payload_1261,
	src_data_124,
	out_payload_127,
	out_payload_1271,
	src_data_125,
	out_payload_128,
	out_payload_1281,
	src_data_126,
	out_payload_129,
	out_payload_1291,
	src_data_127,
	out_payload_130,
	out_payload_1301,
	src_data_128,
	out_payload_131,
	out_payload_1311,
	src_data_129,
	nxt_in_ready)/* synthesis synthesis_greybox=0 */;
input 	wire_pll7_clk_0;
input 	r_sync_rst;
output 	saved_grant_0;
output 	saved_grant_1;
input 	out_payload_146;
input 	out_payload_1461;
output 	src_data_144;
input 	out_valid;
input 	out_valid1;
output 	WideOr11;
input 	out_payload_108;
output 	src_payload;
input 	out_payload_71;
output 	src_payload1;
input 	out_payload_132;
input 	out_payload_1321;
output 	src_data_130;
input 	out_payload_133;
input 	out_payload_1331;
output 	src_data_131;
input 	out_payload_134;
input 	out_payload_1341;
output 	src_data_132;
input 	out_payload_73;
output 	src_data_71;
input 	out_payload_69;
output 	src_data_67;
input 	out_payload_68;
output 	src_data_66;
input 	out_payload_711;
output 	src_data_69;
input 	out_payload_67;
output 	src_data_65;
input 	out_payload_66;
output 	src_data_64;
input 	out_payload_70;
output 	src_data_68;
input 	out_payload_72;
output 	src_data_70;
input 	out_payload_160;
output 	src_payload_0;
input 	out_payload_147;
input 	out_payload_1471;
output 	src_data_145;
input 	out_payload_2;
output 	src_payload2;
input 	out_payload_3;
output 	src_payload3;
input 	out_payload_4;
output 	src_payload4;
input 	out_payload_5;
output 	src_payload5;
input 	out_payload_6;
output 	src_payload6;
input 	out_payload_7;
output 	src_payload7;
input 	out_payload_8;
output 	src_payload8;
input 	out_payload_9;
output 	src_payload9;
input 	out_payload_10;
output 	src_payload10;
input 	out_payload_11;
output 	src_payload11;
input 	out_payload_12;
output 	src_payload12;
input 	out_payload_13;
output 	src_payload13;
input 	out_payload_14;
output 	src_payload14;
input 	out_payload_15;
output 	src_payload15;
input 	out_payload_16;
output 	src_payload16;
input 	out_payload_17;
output 	src_payload17;
input 	out_payload_18;
output 	src_payload18;
input 	out_payload_19;
output 	src_payload19;
input 	out_payload_20;
output 	src_payload20;
input 	out_payload_21;
output 	src_payload21;
input 	out_payload_22;
output 	src_payload22;
input 	out_payload_23;
output 	src_payload23;
input 	out_payload_24;
output 	src_payload24;
input 	out_payload_25;
output 	src_payload25;
input 	out_payload_26;
output 	src_payload26;
input 	out_payload_27;
output 	src_payload27;
input 	out_payload_28;
output 	src_payload28;
input 	out_payload_29;
output 	src_payload29;
input 	out_payload_30;
output 	src_payload30;
input 	out_payload_31;
output 	src_payload31;
input 	out_payload_32;
output 	src_payload32;
input 	out_payload_33;
output 	src_payload33;
input 	out_payload_34;
output 	src_payload34;
input 	out_payload_35;
output 	src_payload35;
input 	out_payload_36;
output 	src_payload36;
input 	out_payload_37;
output 	src_payload37;
input 	out_payload_38;
output 	src_payload38;
input 	out_payload_39;
output 	src_payload39;
input 	out_payload_40;
output 	src_payload40;
input 	out_payload_41;
output 	src_payload41;
input 	out_payload_42;
output 	src_payload42;
input 	out_payload_43;
output 	src_payload43;
input 	out_payload_44;
output 	src_payload44;
input 	out_payload_45;
output 	src_payload45;
input 	out_payload_46;
output 	src_payload46;
input 	out_payload_47;
output 	src_payload47;
input 	out_payload_48;
output 	src_payload48;
input 	out_payload_49;
output 	src_payload49;
input 	out_payload_50;
output 	src_payload50;
input 	out_payload_51;
output 	src_payload51;
input 	out_payload_52;
output 	src_payload52;
input 	out_payload_53;
output 	src_payload53;
input 	out_payload_54;
output 	src_payload54;
input 	out_payload_55;
output 	src_payload55;
input 	out_payload_56;
output 	src_payload56;
input 	out_payload_57;
output 	src_payload57;
input 	out_payload_58;
output 	src_payload58;
input 	out_payload_59;
output 	src_payload59;
input 	out_payload_60;
output 	src_payload60;
input 	out_payload_61;
output 	src_payload61;
input 	out_payload_62;
output 	src_payload62;
input 	out_payload_63;
output 	src_payload63;
input 	out_payload_64;
output 	src_payload64;
input 	out_payload_65;
output 	src_payload65;
input 	out_payload_125;
input 	out_payload_1251;
output 	src_data_123;
input 	out_payload_124;
input 	out_payload_1241;
output 	src_data_122;
input 	out_payload_126;
input 	out_payload_1261;
output 	src_data_124;
input 	out_payload_127;
input 	out_payload_1271;
output 	src_data_125;
input 	out_payload_128;
input 	out_payload_1281;
output 	src_data_126;
input 	out_payload_129;
input 	out_payload_1291;
output 	src_data_127;
input 	out_payload_130;
input 	out_payload_1301;
output 	src_data_128;
input 	out_payload_131;
input 	out_payload_1311;
output 	src_data_129;
input 	nxt_in_ready;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \arb|grant[0]~0_combout ;
wire \arb|grant[1]~1_combout ;
wire \packet_in_progress~0_combout ;
wire \packet_in_progress~q ;
wire \update_grant~0_combout ;


cycloneiv_altera_merlin_arbitrator_1 arb(
	.clk(wire_pll7_clk_0),
	.reset(r_sync_rst),
	.out_valid(out_valid),
	.out_valid1(out_valid1),
	.grant_0(\arb|grant[0]~0_combout ),
	.update_grant(\update_grant~0_combout ),
	.grant_1(\arb|grant[1]~1_combout ));

dffeas \saved_grant[0] (
	.clk(wire_pll7_clk_0),
	.d(\arb|grant[0]~0_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\update_grant~0_combout ),
	.q(saved_grant_0),
	.prn(vcc));
defparam \saved_grant[0] .is_wysiwyg = "true";
defparam \saved_grant[0] .power_up = "low";

dffeas \saved_grant[1] (
	.clk(wire_pll7_clk_0),
	.d(\arb|grant[1]~1_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\update_grant~0_combout ),
	.q(saved_grant_1),
	.prn(vcc));
defparam \saved_grant[1] .is_wysiwyg = "true";
defparam \saved_grant[1] .power_up = "low";

cycloneive_lcell_comb \src_data[144] (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_146),
	.datad(out_payload_1461),
	.cin(gnd),
	.combout(src_data_144),
	.cout());
defparam \src_data[144] .lut_mask = 16'hEAC0;
defparam \src_data[144] .sum_lutc_input = "datac";

cycloneive_lcell_comb WideOr1(
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_valid),
	.datad(out_valid1),
	.cin(gnd),
	.combout(WideOr11),
	.cout());
defparam WideOr1.lut_mask = 16'hEAC0;
defparam WideOr1.sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~0 (
	.dataa(saved_grant_0),
	.datab(out_payload_108),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload),
	.cout());
defparam \src_payload~0 .lut_mask = 16'h8888;
defparam \src_payload~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~1 (
	.dataa(saved_grant_1),
	.datab(out_payload_71),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload1),
	.cout());
defparam \src_payload~1 .lut_mask = 16'h8888;
defparam \src_payload~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[130] (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_132),
	.datad(out_payload_1321),
	.cin(gnd),
	.combout(src_data_130),
	.cout());
defparam \src_data[130] .lut_mask = 16'hEAC0;
defparam \src_data[130] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[131] (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_133),
	.datad(out_payload_1331),
	.cin(gnd),
	.combout(src_data_131),
	.cout());
defparam \src_data[131] .lut_mask = 16'hEAC0;
defparam \src_data[131] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[132] (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_134),
	.datad(out_payload_1341),
	.cin(gnd),
	.combout(src_data_132),
	.cout());
defparam \src_data[132] .lut_mask = 16'hEAC0;
defparam \src_data[132] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[71] (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_71),
	.datad(out_payload_73),
	.cin(gnd),
	.combout(src_data_71),
	.cout());
defparam \src_data[71] .lut_mask = 16'hEAC0;
defparam \src_data[71] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[67] (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_71),
	.datad(out_payload_69),
	.cin(gnd),
	.combout(src_data_67),
	.cout());
defparam \src_data[67] .lut_mask = 16'hEAC0;
defparam \src_data[67] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[66] (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_71),
	.datad(out_payload_68),
	.cin(gnd),
	.combout(src_data_66),
	.cout());
defparam \src_data[66] .lut_mask = 16'hEAC0;
defparam \src_data[66] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[69] (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_71),
	.datad(out_payload_711),
	.cin(gnd),
	.combout(src_data_69),
	.cout());
defparam \src_data[69] .lut_mask = 16'hEAC0;
defparam \src_data[69] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[65] (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_71),
	.datad(out_payload_67),
	.cin(gnd),
	.combout(src_data_65),
	.cout());
defparam \src_data[65] .lut_mask = 16'hEAC0;
defparam \src_data[65] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[64] (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_71),
	.datad(out_payload_66),
	.cin(gnd),
	.combout(src_data_64),
	.cout());
defparam \src_data[64] .lut_mask = 16'hEAC0;
defparam \src_data[64] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[68] (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_71),
	.datad(out_payload_70),
	.cin(gnd),
	.combout(src_data_68),
	.cout());
defparam \src_data[68] .lut_mask = 16'hEAC0;
defparam \src_data[68] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[70] (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_71),
	.datad(out_payload_72),
	.cin(gnd),
	.combout(src_data_70),
	.cout());
defparam \src_data[70] .lut_mask = 16'hEAC0;
defparam \src_data[70] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload[0] (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_71),
	.datad(out_payload_160),
	.cin(gnd),
	.combout(src_payload_0),
	.cout());
defparam \src_payload[0] .lut_mask = 16'hEAC0;
defparam \src_payload[0] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[145] (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_147),
	.datad(out_payload_1471),
	.cin(gnd),
	.combout(src_data_145),
	.cout());
defparam \src_data[145] .lut_mask = 16'hEAC0;
defparam \src_data[145] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~2 (
	.dataa(saved_grant_0),
	.datab(out_payload_2),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload2),
	.cout());
defparam \src_payload~2 .lut_mask = 16'h8888;
defparam \src_payload~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~3 (
	.dataa(saved_grant_0),
	.datab(out_payload_3),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload3),
	.cout());
defparam \src_payload~3 .lut_mask = 16'h8888;
defparam \src_payload~3 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~4 (
	.dataa(saved_grant_0),
	.datab(out_payload_4),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload4),
	.cout());
defparam \src_payload~4 .lut_mask = 16'h8888;
defparam \src_payload~4 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~5 (
	.dataa(saved_grant_0),
	.datab(out_payload_5),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload5),
	.cout());
defparam \src_payload~5 .lut_mask = 16'h8888;
defparam \src_payload~5 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~6 (
	.dataa(saved_grant_0),
	.datab(out_payload_6),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload6),
	.cout());
defparam \src_payload~6 .lut_mask = 16'h8888;
defparam \src_payload~6 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~7 (
	.dataa(saved_grant_0),
	.datab(out_payload_7),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload7),
	.cout());
defparam \src_payload~7 .lut_mask = 16'h8888;
defparam \src_payload~7 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~8 (
	.dataa(saved_grant_0),
	.datab(out_payload_8),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload8),
	.cout());
defparam \src_payload~8 .lut_mask = 16'h8888;
defparam \src_payload~8 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~9 (
	.dataa(saved_grant_0),
	.datab(out_payload_9),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload9),
	.cout());
defparam \src_payload~9 .lut_mask = 16'h8888;
defparam \src_payload~9 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~10 (
	.dataa(saved_grant_0),
	.datab(out_payload_10),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload10),
	.cout());
defparam \src_payload~10 .lut_mask = 16'h8888;
defparam \src_payload~10 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~11 (
	.dataa(saved_grant_0),
	.datab(out_payload_11),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload11),
	.cout());
defparam \src_payload~11 .lut_mask = 16'h8888;
defparam \src_payload~11 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~12 (
	.dataa(saved_grant_0),
	.datab(out_payload_12),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload12),
	.cout());
defparam \src_payload~12 .lut_mask = 16'h8888;
defparam \src_payload~12 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~13 (
	.dataa(saved_grant_0),
	.datab(out_payload_13),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload13),
	.cout());
defparam \src_payload~13 .lut_mask = 16'h8888;
defparam \src_payload~13 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~14 (
	.dataa(saved_grant_0),
	.datab(out_payload_14),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload14),
	.cout());
defparam \src_payload~14 .lut_mask = 16'h8888;
defparam \src_payload~14 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~15 (
	.dataa(saved_grant_0),
	.datab(out_payload_15),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload15),
	.cout());
defparam \src_payload~15 .lut_mask = 16'h8888;
defparam \src_payload~15 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~16 (
	.dataa(saved_grant_0),
	.datab(out_payload_16),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload16),
	.cout());
defparam \src_payload~16 .lut_mask = 16'h8888;
defparam \src_payload~16 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~17 (
	.dataa(saved_grant_0),
	.datab(out_payload_17),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload17),
	.cout());
defparam \src_payload~17 .lut_mask = 16'h8888;
defparam \src_payload~17 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~18 (
	.dataa(saved_grant_0),
	.datab(out_payload_18),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload18),
	.cout());
defparam \src_payload~18 .lut_mask = 16'h8888;
defparam \src_payload~18 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~19 (
	.dataa(saved_grant_0),
	.datab(out_payload_19),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload19),
	.cout());
defparam \src_payload~19 .lut_mask = 16'h8888;
defparam \src_payload~19 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~20 (
	.dataa(saved_grant_0),
	.datab(out_payload_20),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload20),
	.cout());
defparam \src_payload~20 .lut_mask = 16'h8888;
defparam \src_payload~20 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~21 (
	.dataa(saved_grant_0),
	.datab(out_payload_21),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload21),
	.cout());
defparam \src_payload~21 .lut_mask = 16'h8888;
defparam \src_payload~21 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~22 (
	.dataa(saved_grant_0),
	.datab(out_payload_22),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload22),
	.cout());
defparam \src_payload~22 .lut_mask = 16'h8888;
defparam \src_payload~22 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~23 (
	.dataa(saved_grant_0),
	.datab(out_payload_23),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload23),
	.cout());
defparam \src_payload~23 .lut_mask = 16'h8888;
defparam \src_payload~23 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~24 (
	.dataa(saved_grant_0),
	.datab(out_payload_24),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload24),
	.cout());
defparam \src_payload~24 .lut_mask = 16'h8888;
defparam \src_payload~24 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~25 (
	.dataa(saved_grant_0),
	.datab(out_payload_25),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload25),
	.cout());
defparam \src_payload~25 .lut_mask = 16'h8888;
defparam \src_payload~25 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~26 (
	.dataa(saved_grant_0),
	.datab(out_payload_26),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload26),
	.cout());
defparam \src_payload~26 .lut_mask = 16'h8888;
defparam \src_payload~26 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~27 (
	.dataa(saved_grant_0),
	.datab(out_payload_27),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload27),
	.cout());
defparam \src_payload~27 .lut_mask = 16'h8888;
defparam \src_payload~27 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~28 (
	.dataa(saved_grant_0),
	.datab(out_payload_28),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload28),
	.cout());
defparam \src_payload~28 .lut_mask = 16'h8888;
defparam \src_payload~28 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~29 (
	.dataa(saved_grant_0),
	.datab(out_payload_29),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload29),
	.cout());
defparam \src_payload~29 .lut_mask = 16'h8888;
defparam \src_payload~29 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~30 (
	.dataa(saved_grant_0),
	.datab(out_payload_30),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload30),
	.cout());
defparam \src_payload~30 .lut_mask = 16'h8888;
defparam \src_payload~30 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~31 (
	.dataa(saved_grant_0),
	.datab(out_payload_31),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload31),
	.cout());
defparam \src_payload~31 .lut_mask = 16'h8888;
defparam \src_payload~31 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~32 (
	.dataa(saved_grant_0),
	.datab(out_payload_32),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload32),
	.cout());
defparam \src_payload~32 .lut_mask = 16'h8888;
defparam \src_payload~32 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~33 (
	.dataa(saved_grant_0),
	.datab(out_payload_33),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload33),
	.cout());
defparam \src_payload~33 .lut_mask = 16'h8888;
defparam \src_payload~33 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~34 (
	.dataa(saved_grant_0),
	.datab(out_payload_34),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload34),
	.cout());
defparam \src_payload~34 .lut_mask = 16'h8888;
defparam \src_payload~34 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~35 (
	.dataa(saved_grant_0),
	.datab(out_payload_35),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload35),
	.cout());
defparam \src_payload~35 .lut_mask = 16'h8888;
defparam \src_payload~35 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~36 (
	.dataa(saved_grant_0),
	.datab(out_payload_36),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload36),
	.cout());
defparam \src_payload~36 .lut_mask = 16'h8888;
defparam \src_payload~36 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~37 (
	.dataa(saved_grant_0),
	.datab(out_payload_37),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload37),
	.cout());
defparam \src_payload~37 .lut_mask = 16'h8888;
defparam \src_payload~37 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~38 (
	.dataa(saved_grant_0),
	.datab(out_payload_38),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload38),
	.cout());
defparam \src_payload~38 .lut_mask = 16'h8888;
defparam \src_payload~38 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~39 (
	.dataa(saved_grant_0),
	.datab(out_payload_39),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload39),
	.cout());
defparam \src_payload~39 .lut_mask = 16'h8888;
defparam \src_payload~39 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~40 (
	.dataa(saved_grant_0),
	.datab(out_payload_40),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload40),
	.cout());
defparam \src_payload~40 .lut_mask = 16'h8888;
defparam \src_payload~40 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~41 (
	.dataa(saved_grant_0),
	.datab(out_payload_41),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload41),
	.cout());
defparam \src_payload~41 .lut_mask = 16'h8888;
defparam \src_payload~41 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~42 (
	.dataa(saved_grant_0),
	.datab(out_payload_42),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload42),
	.cout());
defparam \src_payload~42 .lut_mask = 16'h8888;
defparam \src_payload~42 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~43 (
	.dataa(saved_grant_0),
	.datab(out_payload_43),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload43),
	.cout());
defparam \src_payload~43 .lut_mask = 16'h8888;
defparam \src_payload~43 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~44 (
	.dataa(saved_grant_0),
	.datab(out_payload_44),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload44),
	.cout());
defparam \src_payload~44 .lut_mask = 16'h8888;
defparam \src_payload~44 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~45 (
	.dataa(saved_grant_0),
	.datab(out_payload_45),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload45),
	.cout());
defparam \src_payload~45 .lut_mask = 16'h8888;
defparam \src_payload~45 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~46 (
	.dataa(saved_grant_0),
	.datab(out_payload_46),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload46),
	.cout());
defparam \src_payload~46 .lut_mask = 16'h8888;
defparam \src_payload~46 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~47 (
	.dataa(saved_grant_0),
	.datab(out_payload_47),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload47),
	.cout());
defparam \src_payload~47 .lut_mask = 16'h8888;
defparam \src_payload~47 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~48 (
	.dataa(saved_grant_0),
	.datab(out_payload_48),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload48),
	.cout());
defparam \src_payload~48 .lut_mask = 16'h8888;
defparam \src_payload~48 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~49 (
	.dataa(saved_grant_0),
	.datab(out_payload_49),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload49),
	.cout());
defparam \src_payload~49 .lut_mask = 16'h8888;
defparam \src_payload~49 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~50 (
	.dataa(saved_grant_0),
	.datab(out_payload_50),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload50),
	.cout());
defparam \src_payload~50 .lut_mask = 16'h8888;
defparam \src_payload~50 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~51 (
	.dataa(saved_grant_0),
	.datab(out_payload_51),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload51),
	.cout());
defparam \src_payload~51 .lut_mask = 16'h8888;
defparam \src_payload~51 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~52 (
	.dataa(saved_grant_0),
	.datab(out_payload_52),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload52),
	.cout());
defparam \src_payload~52 .lut_mask = 16'h8888;
defparam \src_payload~52 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~53 (
	.dataa(saved_grant_0),
	.datab(out_payload_53),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload53),
	.cout());
defparam \src_payload~53 .lut_mask = 16'h8888;
defparam \src_payload~53 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~54 (
	.dataa(saved_grant_0),
	.datab(out_payload_54),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload54),
	.cout());
defparam \src_payload~54 .lut_mask = 16'h8888;
defparam \src_payload~54 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~55 (
	.dataa(saved_grant_0),
	.datab(out_payload_55),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload55),
	.cout());
defparam \src_payload~55 .lut_mask = 16'h8888;
defparam \src_payload~55 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~56 (
	.dataa(saved_grant_0),
	.datab(out_payload_56),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload56),
	.cout());
defparam \src_payload~56 .lut_mask = 16'h8888;
defparam \src_payload~56 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~57 (
	.dataa(saved_grant_0),
	.datab(out_payload_57),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload57),
	.cout());
defparam \src_payload~57 .lut_mask = 16'h8888;
defparam \src_payload~57 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~58 (
	.dataa(saved_grant_0),
	.datab(out_payload_58),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload58),
	.cout());
defparam \src_payload~58 .lut_mask = 16'h8888;
defparam \src_payload~58 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~59 (
	.dataa(saved_grant_0),
	.datab(out_payload_59),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload59),
	.cout());
defparam \src_payload~59 .lut_mask = 16'h8888;
defparam \src_payload~59 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~60 (
	.dataa(saved_grant_0),
	.datab(out_payload_60),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload60),
	.cout());
defparam \src_payload~60 .lut_mask = 16'h8888;
defparam \src_payload~60 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~61 (
	.dataa(saved_grant_0),
	.datab(out_payload_61),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload61),
	.cout());
defparam \src_payload~61 .lut_mask = 16'h8888;
defparam \src_payload~61 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~62 (
	.dataa(saved_grant_0),
	.datab(out_payload_62),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload62),
	.cout());
defparam \src_payload~62 .lut_mask = 16'h8888;
defparam \src_payload~62 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~63 (
	.dataa(saved_grant_0),
	.datab(out_payload_63),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload63),
	.cout());
defparam \src_payload~63 .lut_mask = 16'h8888;
defparam \src_payload~63 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~64 (
	.dataa(saved_grant_0),
	.datab(out_payload_64),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload64),
	.cout());
defparam \src_payload~64 .lut_mask = 16'h8888;
defparam \src_payload~64 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~65 (
	.dataa(saved_grant_0),
	.datab(out_payload_65),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload65),
	.cout());
defparam \src_payload~65 .lut_mask = 16'h8888;
defparam \src_payload~65 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[123] (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_125),
	.datad(out_payload_1251),
	.cin(gnd),
	.combout(src_data_123),
	.cout());
defparam \src_data[123] .lut_mask = 16'hEAC0;
defparam \src_data[123] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[122] (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_124),
	.datad(out_payload_1241),
	.cin(gnd),
	.combout(src_data_122),
	.cout());
defparam \src_data[122] .lut_mask = 16'hEAC0;
defparam \src_data[122] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[124] (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_126),
	.datad(out_payload_1261),
	.cin(gnd),
	.combout(src_data_124),
	.cout());
defparam \src_data[124] .lut_mask = 16'hEAC0;
defparam \src_data[124] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[125] (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_127),
	.datad(out_payload_1271),
	.cin(gnd),
	.combout(src_data_125),
	.cout());
defparam \src_data[125] .lut_mask = 16'hEAC0;
defparam \src_data[125] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[126] (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_128),
	.datad(out_payload_1281),
	.cin(gnd),
	.combout(src_data_126),
	.cout());
defparam \src_data[126] .lut_mask = 16'hEAC0;
defparam \src_data[126] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[127] (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_129),
	.datad(out_payload_1291),
	.cin(gnd),
	.combout(src_data_127),
	.cout());
defparam \src_data[127] .lut_mask = 16'hEAC0;
defparam \src_data[127] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[128] (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_130),
	.datad(out_payload_1301),
	.cin(gnd),
	.combout(src_data_128),
	.cout());
defparam \src_data[128] .lut_mask = 16'hEAC0;
defparam \src_data[128] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[129] (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_131),
	.datad(out_payload_1311),
	.cin(gnd),
	.combout(src_data_129),
	.cout());
defparam \src_data[129] .lut_mask = 16'hEAC0;
defparam \src_data[129] .sum_lutc_input = "datac";

cycloneive_lcell_comb \packet_in_progress~0 (
	.dataa(\update_grant~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\packet_in_progress~0_combout ),
	.cout());
defparam \packet_in_progress~0 .lut_mask = 16'h5555;
defparam \packet_in_progress~0 .sum_lutc_input = "datac";

dffeas packet_in_progress(
	.clk(wire_pll7_clk_0),
	.d(\packet_in_progress~0_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\packet_in_progress~q ),
	.prn(vcc));
defparam packet_in_progress.is_wysiwyg = "true";
defparam packet_in_progress.power_up = "low";

cycloneive_lcell_comb \update_grant~0 (
	.dataa(nxt_in_ready),
	.datab(src_payload_0),
	.datac(WideOr11),
	.datad(\packet_in_progress~q ),
	.cin(gnd),
	.combout(\update_grant~0_combout ),
	.cout());
defparam \update_grant~0 .lut_mask = 16'h808F;
defparam \update_grant~0 .sum_lutc_input = "datac";

endmodule

module cycloneiv_cycloneiv_mm_interconnect_0_cmd_mux_1 (
	wire_pll7_clk_0,
	r_sync_rst,
	saved_grant_0,
	saved_grant_1,
	out_payload_146,
	out_payload_1461,
	src_data_144,
	out_valid,
	out_valid1,
	WideOr11,
	nxt_in_ready,
	out_payload_108,
	src_payload,
	out_payload_72,
	src_payload1,
	out_payload_134,
	out_payload_1341,
	src_data_132,
	out_payload_133,
	out_payload_1331,
	src_data_131,
	out_payload_132,
	out_payload_1321,
	src_data_130,
	out_payload_73,
	src_data_71,
	out_payload_69,
	src_data_67,
	out_payload_67,
	src_data_65,
	out_payload_71,
	src_data_69,
	out_payload_70,
	src_data_68,
	out_payload_721,
	src_data_70,
	out_payload_68,
	src_data_66,
	out_payload_66,
	src_data_64,
	out_payload_160,
	src_payload_0,
	out_payload_147,
	out_payload_1471,
	src_data_145,
	out_payload_2,
	src_payload2,
	out_payload_3,
	src_payload3,
	out_payload_4,
	src_payload4,
	out_payload_5,
	src_payload5,
	out_payload_6,
	src_payload6,
	out_payload_7,
	src_payload7,
	out_payload_8,
	src_payload8,
	out_payload_9,
	src_payload9,
	out_payload_10,
	src_payload10,
	out_payload_11,
	src_payload11,
	out_payload_12,
	src_payload12,
	out_payload_13,
	src_payload13,
	out_payload_14,
	src_payload14,
	out_payload_15,
	src_payload15,
	out_payload_16,
	src_payload16,
	out_payload_17,
	src_payload17,
	out_payload_18,
	src_payload18,
	out_payload_19,
	src_payload19,
	out_payload_20,
	src_payload20,
	out_payload_21,
	src_payload21,
	out_payload_22,
	src_payload22,
	out_payload_23,
	src_payload23,
	out_payload_24,
	src_payload24,
	out_payload_25,
	src_payload25,
	out_payload_26,
	src_payload26,
	out_payload_27,
	src_payload27,
	out_payload_28,
	src_payload28,
	out_payload_29,
	src_payload29,
	out_payload_30,
	src_payload30,
	out_payload_31,
	src_payload31,
	out_payload_32,
	src_payload32,
	out_payload_33,
	src_payload33,
	out_payload_34,
	src_payload34,
	out_payload_35,
	src_payload35,
	out_payload_36,
	src_payload36,
	out_payload_37,
	src_payload37,
	out_payload_38,
	src_payload38,
	out_payload_39,
	src_payload39,
	out_payload_40,
	src_payload40,
	out_payload_41,
	src_payload41,
	out_payload_42,
	src_payload42,
	out_payload_43,
	src_payload43,
	out_payload_44,
	src_payload44,
	out_payload_45,
	src_payload45,
	out_payload_46,
	src_payload46,
	out_payload_47,
	src_payload47,
	out_payload_48,
	src_payload48,
	out_payload_49,
	src_payload49,
	out_payload_50,
	src_payload50,
	out_payload_51,
	src_payload51,
	out_payload_52,
	src_payload52,
	out_payload_53,
	src_payload53,
	out_payload_54,
	src_payload54,
	out_payload_55,
	src_payload55,
	out_payload_56,
	src_payload56,
	out_payload_57,
	src_payload57,
	out_payload_58,
	src_payload58,
	out_payload_59,
	src_payload59,
	out_payload_60,
	src_payload60,
	out_payload_61,
	src_payload61,
	out_payload_62,
	src_payload62,
	out_payload_63,
	src_payload63,
	out_payload_64,
	src_payload64,
	out_payload_65,
	src_payload65,
	out_payload_125,
	out_payload_1251,
	src_data_123,
	out_payload_124,
	out_payload_1241,
	src_data_122,
	out_payload_126,
	out_payload_1261,
	src_data_124,
	out_payload_127,
	out_payload_1271,
	src_data_125,
	out_payload_128,
	out_payload_1281,
	src_data_126,
	out_payload_129,
	out_payload_1291,
	src_data_127,
	out_payload_130,
	out_payload_1301,
	src_data_128,
	out_payload_131,
	out_payload_1311,
	src_data_129)/* synthesis synthesis_greybox=0 */;
input 	wire_pll7_clk_0;
input 	r_sync_rst;
output 	saved_grant_0;
output 	saved_grant_1;
input 	out_payload_146;
input 	out_payload_1461;
output 	src_data_144;
input 	out_valid;
input 	out_valid1;
output 	WideOr11;
input 	nxt_in_ready;
input 	out_payload_108;
output 	src_payload;
input 	out_payload_72;
output 	src_payload1;
input 	out_payload_134;
input 	out_payload_1341;
output 	src_data_132;
input 	out_payload_133;
input 	out_payload_1331;
output 	src_data_131;
input 	out_payload_132;
input 	out_payload_1321;
output 	src_data_130;
input 	out_payload_73;
output 	src_data_71;
input 	out_payload_69;
output 	src_data_67;
input 	out_payload_67;
output 	src_data_65;
input 	out_payload_71;
output 	src_data_69;
input 	out_payload_70;
output 	src_data_68;
input 	out_payload_721;
output 	src_data_70;
input 	out_payload_68;
output 	src_data_66;
input 	out_payload_66;
output 	src_data_64;
input 	out_payload_160;
output 	src_payload_0;
input 	out_payload_147;
input 	out_payload_1471;
output 	src_data_145;
input 	out_payload_2;
output 	src_payload2;
input 	out_payload_3;
output 	src_payload3;
input 	out_payload_4;
output 	src_payload4;
input 	out_payload_5;
output 	src_payload5;
input 	out_payload_6;
output 	src_payload6;
input 	out_payload_7;
output 	src_payload7;
input 	out_payload_8;
output 	src_payload8;
input 	out_payload_9;
output 	src_payload9;
input 	out_payload_10;
output 	src_payload10;
input 	out_payload_11;
output 	src_payload11;
input 	out_payload_12;
output 	src_payload12;
input 	out_payload_13;
output 	src_payload13;
input 	out_payload_14;
output 	src_payload14;
input 	out_payload_15;
output 	src_payload15;
input 	out_payload_16;
output 	src_payload16;
input 	out_payload_17;
output 	src_payload17;
input 	out_payload_18;
output 	src_payload18;
input 	out_payload_19;
output 	src_payload19;
input 	out_payload_20;
output 	src_payload20;
input 	out_payload_21;
output 	src_payload21;
input 	out_payload_22;
output 	src_payload22;
input 	out_payload_23;
output 	src_payload23;
input 	out_payload_24;
output 	src_payload24;
input 	out_payload_25;
output 	src_payload25;
input 	out_payload_26;
output 	src_payload26;
input 	out_payload_27;
output 	src_payload27;
input 	out_payload_28;
output 	src_payload28;
input 	out_payload_29;
output 	src_payload29;
input 	out_payload_30;
output 	src_payload30;
input 	out_payload_31;
output 	src_payload31;
input 	out_payload_32;
output 	src_payload32;
input 	out_payload_33;
output 	src_payload33;
input 	out_payload_34;
output 	src_payload34;
input 	out_payload_35;
output 	src_payload35;
input 	out_payload_36;
output 	src_payload36;
input 	out_payload_37;
output 	src_payload37;
input 	out_payload_38;
output 	src_payload38;
input 	out_payload_39;
output 	src_payload39;
input 	out_payload_40;
output 	src_payload40;
input 	out_payload_41;
output 	src_payload41;
input 	out_payload_42;
output 	src_payload42;
input 	out_payload_43;
output 	src_payload43;
input 	out_payload_44;
output 	src_payload44;
input 	out_payload_45;
output 	src_payload45;
input 	out_payload_46;
output 	src_payload46;
input 	out_payload_47;
output 	src_payload47;
input 	out_payload_48;
output 	src_payload48;
input 	out_payload_49;
output 	src_payload49;
input 	out_payload_50;
output 	src_payload50;
input 	out_payload_51;
output 	src_payload51;
input 	out_payload_52;
output 	src_payload52;
input 	out_payload_53;
output 	src_payload53;
input 	out_payload_54;
output 	src_payload54;
input 	out_payload_55;
output 	src_payload55;
input 	out_payload_56;
output 	src_payload56;
input 	out_payload_57;
output 	src_payload57;
input 	out_payload_58;
output 	src_payload58;
input 	out_payload_59;
output 	src_payload59;
input 	out_payload_60;
output 	src_payload60;
input 	out_payload_61;
output 	src_payload61;
input 	out_payload_62;
output 	src_payload62;
input 	out_payload_63;
output 	src_payload63;
input 	out_payload_64;
output 	src_payload64;
input 	out_payload_65;
output 	src_payload65;
input 	out_payload_125;
input 	out_payload_1251;
output 	src_data_123;
input 	out_payload_124;
input 	out_payload_1241;
output 	src_data_122;
input 	out_payload_126;
input 	out_payload_1261;
output 	src_data_124;
input 	out_payload_127;
input 	out_payload_1271;
output 	src_data_125;
input 	out_payload_128;
input 	out_payload_1281;
output 	src_data_126;
input 	out_payload_129;
input 	out_payload_1291;
output 	src_data_127;
input 	out_payload_130;
input 	out_payload_1301;
output 	src_data_128;
input 	out_payload_131;
input 	out_payload_1311;
output 	src_data_129;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \arb|grant[0]~0_combout ;
wire \arb|grant[1]~1_combout ;
wire \packet_in_progress~0_combout ;
wire \packet_in_progress~q ;
wire \update_grant~0_combout ;


cycloneiv_altera_merlin_arbitrator arb(
	.clk(wire_pll7_clk_0),
	.reset(r_sync_rst),
	.out_valid(out_valid),
	.out_valid1(out_valid1),
	.grant_0(\arb|grant[0]~0_combout ),
	.update_grant(\update_grant~0_combout ),
	.grant_1(\arb|grant[1]~1_combout ));

dffeas \saved_grant[0] (
	.clk(wire_pll7_clk_0),
	.d(\arb|grant[0]~0_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\update_grant~0_combout ),
	.q(saved_grant_0),
	.prn(vcc));
defparam \saved_grant[0] .is_wysiwyg = "true";
defparam \saved_grant[0] .power_up = "low";

dffeas \saved_grant[1] (
	.clk(wire_pll7_clk_0),
	.d(\arb|grant[1]~1_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\update_grant~0_combout ),
	.q(saved_grant_1),
	.prn(vcc));
defparam \saved_grant[1] .is_wysiwyg = "true";
defparam \saved_grant[1] .power_up = "low";

cycloneive_lcell_comb \src_data[144] (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_146),
	.datad(out_payload_1461),
	.cin(gnd),
	.combout(src_data_144),
	.cout());
defparam \src_data[144] .lut_mask = 16'hEAC0;
defparam \src_data[144] .sum_lutc_input = "datac";

cycloneive_lcell_comb WideOr1(
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_valid),
	.datad(out_valid1),
	.cin(gnd),
	.combout(WideOr11),
	.cout());
defparam WideOr1.lut_mask = 16'hEAC0;
defparam WideOr1.sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~0 (
	.dataa(saved_grant_0),
	.datab(out_payload_108),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload),
	.cout());
defparam \src_payload~0 .lut_mask = 16'h8888;
defparam \src_payload~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~1 (
	.dataa(saved_grant_1),
	.datab(out_payload_72),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload1),
	.cout());
defparam \src_payload~1 .lut_mask = 16'h8888;
defparam \src_payload~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[132] (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_134),
	.datad(out_payload_1341),
	.cin(gnd),
	.combout(src_data_132),
	.cout());
defparam \src_data[132] .lut_mask = 16'hEAC0;
defparam \src_data[132] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[131] (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_133),
	.datad(out_payload_1331),
	.cin(gnd),
	.combout(src_data_131),
	.cout());
defparam \src_data[131] .lut_mask = 16'hEAC0;
defparam \src_data[131] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[130] (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_132),
	.datad(out_payload_1321),
	.cin(gnd),
	.combout(src_data_130),
	.cout());
defparam \src_data[130] .lut_mask = 16'hEAC0;
defparam \src_data[130] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[71] (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_72),
	.datad(out_payload_73),
	.cin(gnd),
	.combout(src_data_71),
	.cout());
defparam \src_data[71] .lut_mask = 16'hEAC0;
defparam \src_data[71] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[67] (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_72),
	.datad(out_payload_69),
	.cin(gnd),
	.combout(src_data_67),
	.cout());
defparam \src_data[67] .lut_mask = 16'hEAC0;
defparam \src_data[67] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[65] (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_72),
	.datad(out_payload_67),
	.cin(gnd),
	.combout(src_data_65),
	.cout());
defparam \src_data[65] .lut_mask = 16'hEAC0;
defparam \src_data[65] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[69] (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_72),
	.datad(out_payload_71),
	.cin(gnd),
	.combout(src_data_69),
	.cout());
defparam \src_data[69] .lut_mask = 16'hEAC0;
defparam \src_data[69] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[68] (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_72),
	.datad(out_payload_70),
	.cin(gnd),
	.combout(src_data_68),
	.cout());
defparam \src_data[68] .lut_mask = 16'hEAC0;
defparam \src_data[68] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[70] (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_72),
	.datad(out_payload_721),
	.cin(gnd),
	.combout(src_data_70),
	.cout());
defparam \src_data[70] .lut_mask = 16'hEAC0;
defparam \src_data[70] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[66] (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_72),
	.datad(out_payload_68),
	.cin(gnd),
	.combout(src_data_66),
	.cout());
defparam \src_data[66] .lut_mask = 16'hEAC0;
defparam \src_data[66] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[64] (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_72),
	.datad(out_payload_66),
	.cin(gnd),
	.combout(src_data_64),
	.cout());
defparam \src_data[64] .lut_mask = 16'hEAC0;
defparam \src_data[64] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload[0] (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_72),
	.datad(out_payload_160),
	.cin(gnd),
	.combout(src_payload_0),
	.cout());
defparam \src_payload[0] .lut_mask = 16'hEAC0;
defparam \src_payload[0] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[145] (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_147),
	.datad(out_payload_1471),
	.cin(gnd),
	.combout(src_data_145),
	.cout());
defparam \src_data[145] .lut_mask = 16'hEAC0;
defparam \src_data[145] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~2 (
	.dataa(saved_grant_0),
	.datab(out_payload_2),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload2),
	.cout());
defparam \src_payload~2 .lut_mask = 16'h8888;
defparam \src_payload~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~3 (
	.dataa(saved_grant_0),
	.datab(out_payload_3),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload3),
	.cout());
defparam \src_payload~3 .lut_mask = 16'h8888;
defparam \src_payload~3 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~4 (
	.dataa(saved_grant_0),
	.datab(out_payload_4),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload4),
	.cout());
defparam \src_payload~4 .lut_mask = 16'h8888;
defparam \src_payload~4 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~5 (
	.dataa(saved_grant_0),
	.datab(out_payload_5),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload5),
	.cout());
defparam \src_payload~5 .lut_mask = 16'h8888;
defparam \src_payload~5 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~6 (
	.dataa(saved_grant_0),
	.datab(out_payload_6),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload6),
	.cout());
defparam \src_payload~6 .lut_mask = 16'h8888;
defparam \src_payload~6 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~7 (
	.dataa(saved_grant_0),
	.datab(out_payload_7),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload7),
	.cout());
defparam \src_payload~7 .lut_mask = 16'h8888;
defparam \src_payload~7 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~8 (
	.dataa(saved_grant_0),
	.datab(out_payload_8),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload8),
	.cout());
defparam \src_payload~8 .lut_mask = 16'h8888;
defparam \src_payload~8 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~9 (
	.dataa(saved_grant_0),
	.datab(out_payload_9),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload9),
	.cout());
defparam \src_payload~9 .lut_mask = 16'h8888;
defparam \src_payload~9 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~10 (
	.dataa(saved_grant_0),
	.datab(out_payload_10),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload10),
	.cout());
defparam \src_payload~10 .lut_mask = 16'h8888;
defparam \src_payload~10 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~11 (
	.dataa(saved_grant_0),
	.datab(out_payload_11),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload11),
	.cout());
defparam \src_payload~11 .lut_mask = 16'h8888;
defparam \src_payload~11 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~12 (
	.dataa(saved_grant_0),
	.datab(out_payload_12),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload12),
	.cout());
defparam \src_payload~12 .lut_mask = 16'h8888;
defparam \src_payload~12 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~13 (
	.dataa(saved_grant_0),
	.datab(out_payload_13),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload13),
	.cout());
defparam \src_payload~13 .lut_mask = 16'h8888;
defparam \src_payload~13 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~14 (
	.dataa(saved_grant_0),
	.datab(out_payload_14),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload14),
	.cout());
defparam \src_payload~14 .lut_mask = 16'h8888;
defparam \src_payload~14 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~15 (
	.dataa(saved_grant_0),
	.datab(out_payload_15),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload15),
	.cout());
defparam \src_payload~15 .lut_mask = 16'h8888;
defparam \src_payload~15 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~16 (
	.dataa(saved_grant_0),
	.datab(out_payload_16),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload16),
	.cout());
defparam \src_payload~16 .lut_mask = 16'h8888;
defparam \src_payload~16 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~17 (
	.dataa(saved_grant_0),
	.datab(out_payload_17),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload17),
	.cout());
defparam \src_payload~17 .lut_mask = 16'h8888;
defparam \src_payload~17 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~18 (
	.dataa(saved_grant_0),
	.datab(out_payload_18),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload18),
	.cout());
defparam \src_payload~18 .lut_mask = 16'h8888;
defparam \src_payload~18 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~19 (
	.dataa(saved_grant_0),
	.datab(out_payload_19),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload19),
	.cout());
defparam \src_payload~19 .lut_mask = 16'h8888;
defparam \src_payload~19 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~20 (
	.dataa(saved_grant_0),
	.datab(out_payload_20),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload20),
	.cout());
defparam \src_payload~20 .lut_mask = 16'h8888;
defparam \src_payload~20 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~21 (
	.dataa(saved_grant_0),
	.datab(out_payload_21),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload21),
	.cout());
defparam \src_payload~21 .lut_mask = 16'h8888;
defparam \src_payload~21 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~22 (
	.dataa(saved_grant_0),
	.datab(out_payload_22),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload22),
	.cout());
defparam \src_payload~22 .lut_mask = 16'h8888;
defparam \src_payload~22 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~23 (
	.dataa(saved_grant_0),
	.datab(out_payload_23),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload23),
	.cout());
defparam \src_payload~23 .lut_mask = 16'h8888;
defparam \src_payload~23 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~24 (
	.dataa(saved_grant_0),
	.datab(out_payload_24),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload24),
	.cout());
defparam \src_payload~24 .lut_mask = 16'h8888;
defparam \src_payload~24 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~25 (
	.dataa(saved_grant_0),
	.datab(out_payload_25),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload25),
	.cout());
defparam \src_payload~25 .lut_mask = 16'h8888;
defparam \src_payload~25 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~26 (
	.dataa(saved_grant_0),
	.datab(out_payload_26),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload26),
	.cout());
defparam \src_payload~26 .lut_mask = 16'h8888;
defparam \src_payload~26 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~27 (
	.dataa(saved_grant_0),
	.datab(out_payload_27),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload27),
	.cout());
defparam \src_payload~27 .lut_mask = 16'h8888;
defparam \src_payload~27 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~28 (
	.dataa(saved_grant_0),
	.datab(out_payload_28),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload28),
	.cout());
defparam \src_payload~28 .lut_mask = 16'h8888;
defparam \src_payload~28 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~29 (
	.dataa(saved_grant_0),
	.datab(out_payload_29),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload29),
	.cout());
defparam \src_payload~29 .lut_mask = 16'h8888;
defparam \src_payload~29 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~30 (
	.dataa(saved_grant_0),
	.datab(out_payload_30),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload30),
	.cout());
defparam \src_payload~30 .lut_mask = 16'h8888;
defparam \src_payload~30 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~31 (
	.dataa(saved_grant_0),
	.datab(out_payload_31),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload31),
	.cout());
defparam \src_payload~31 .lut_mask = 16'h8888;
defparam \src_payload~31 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~32 (
	.dataa(saved_grant_0),
	.datab(out_payload_32),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload32),
	.cout());
defparam \src_payload~32 .lut_mask = 16'h8888;
defparam \src_payload~32 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~33 (
	.dataa(saved_grant_0),
	.datab(out_payload_33),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload33),
	.cout());
defparam \src_payload~33 .lut_mask = 16'h8888;
defparam \src_payload~33 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~34 (
	.dataa(saved_grant_0),
	.datab(out_payload_34),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload34),
	.cout());
defparam \src_payload~34 .lut_mask = 16'h8888;
defparam \src_payload~34 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~35 (
	.dataa(saved_grant_0),
	.datab(out_payload_35),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload35),
	.cout());
defparam \src_payload~35 .lut_mask = 16'h8888;
defparam \src_payload~35 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~36 (
	.dataa(saved_grant_0),
	.datab(out_payload_36),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload36),
	.cout());
defparam \src_payload~36 .lut_mask = 16'h8888;
defparam \src_payload~36 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~37 (
	.dataa(saved_grant_0),
	.datab(out_payload_37),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload37),
	.cout());
defparam \src_payload~37 .lut_mask = 16'h8888;
defparam \src_payload~37 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~38 (
	.dataa(saved_grant_0),
	.datab(out_payload_38),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload38),
	.cout());
defparam \src_payload~38 .lut_mask = 16'h8888;
defparam \src_payload~38 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~39 (
	.dataa(saved_grant_0),
	.datab(out_payload_39),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload39),
	.cout());
defparam \src_payload~39 .lut_mask = 16'h8888;
defparam \src_payload~39 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~40 (
	.dataa(saved_grant_0),
	.datab(out_payload_40),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload40),
	.cout());
defparam \src_payload~40 .lut_mask = 16'h8888;
defparam \src_payload~40 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~41 (
	.dataa(saved_grant_0),
	.datab(out_payload_41),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload41),
	.cout());
defparam \src_payload~41 .lut_mask = 16'h8888;
defparam \src_payload~41 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~42 (
	.dataa(saved_grant_0),
	.datab(out_payload_42),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload42),
	.cout());
defparam \src_payload~42 .lut_mask = 16'h8888;
defparam \src_payload~42 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~43 (
	.dataa(saved_grant_0),
	.datab(out_payload_43),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload43),
	.cout());
defparam \src_payload~43 .lut_mask = 16'h8888;
defparam \src_payload~43 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~44 (
	.dataa(saved_grant_0),
	.datab(out_payload_44),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload44),
	.cout());
defparam \src_payload~44 .lut_mask = 16'h8888;
defparam \src_payload~44 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~45 (
	.dataa(saved_grant_0),
	.datab(out_payload_45),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload45),
	.cout());
defparam \src_payload~45 .lut_mask = 16'h8888;
defparam \src_payload~45 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~46 (
	.dataa(saved_grant_0),
	.datab(out_payload_46),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload46),
	.cout());
defparam \src_payload~46 .lut_mask = 16'h8888;
defparam \src_payload~46 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~47 (
	.dataa(saved_grant_0),
	.datab(out_payload_47),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload47),
	.cout());
defparam \src_payload~47 .lut_mask = 16'h8888;
defparam \src_payload~47 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~48 (
	.dataa(saved_grant_0),
	.datab(out_payload_48),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload48),
	.cout());
defparam \src_payload~48 .lut_mask = 16'h8888;
defparam \src_payload~48 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~49 (
	.dataa(saved_grant_0),
	.datab(out_payload_49),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload49),
	.cout());
defparam \src_payload~49 .lut_mask = 16'h8888;
defparam \src_payload~49 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~50 (
	.dataa(saved_grant_0),
	.datab(out_payload_50),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload50),
	.cout());
defparam \src_payload~50 .lut_mask = 16'h8888;
defparam \src_payload~50 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~51 (
	.dataa(saved_grant_0),
	.datab(out_payload_51),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload51),
	.cout());
defparam \src_payload~51 .lut_mask = 16'h8888;
defparam \src_payload~51 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~52 (
	.dataa(saved_grant_0),
	.datab(out_payload_52),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload52),
	.cout());
defparam \src_payload~52 .lut_mask = 16'h8888;
defparam \src_payload~52 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~53 (
	.dataa(saved_grant_0),
	.datab(out_payload_53),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload53),
	.cout());
defparam \src_payload~53 .lut_mask = 16'h8888;
defparam \src_payload~53 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~54 (
	.dataa(saved_grant_0),
	.datab(out_payload_54),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload54),
	.cout());
defparam \src_payload~54 .lut_mask = 16'h8888;
defparam \src_payload~54 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~55 (
	.dataa(saved_grant_0),
	.datab(out_payload_55),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload55),
	.cout());
defparam \src_payload~55 .lut_mask = 16'h8888;
defparam \src_payload~55 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~56 (
	.dataa(saved_grant_0),
	.datab(out_payload_56),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload56),
	.cout());
defparam \src_payload~56 .lut_mask = 16'h8888;
defparam \src_payload~56 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~57 (
	.dataa(saved_grant_0),
	.datab(out_payload_57),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload57),
	.cout());
defparam \src_payload~57 .lut_mask = 16'h8888;
defparam \src_payload~57 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~58 (
	.dataa(saved_grant_0),
	.datab(out_payload_58),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload58),
	.cout());
defparam \src_payload~58 .lut_mask = 16'h8888;
defparam \src_payload~58 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~59 (
	.dataa(saved_grant_0),
	.datab(out_payload_59),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload59),
	.cout());
defparam \src_payload~59 .lut_mask = 16'h8888;
defparam \src_payload~59 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~60 (
	.dataa(saved_grant_0),
	.datab(out_payload_60),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload60),
	.cout());
defparam \src_payload~60 .lut_mask = 16'h8888;
defparam \src_payload~60 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~61 (
	.dataa(saved_grant_0),
	.datab(out_payload_61),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload61),
	.cout());
defparam \src_payload~61 .lut_mask = 16'h8888;
defparam \src_payload~61 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~62 (
	.dataa(saved_grant_0),
	.datab(out_payload_62),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload62),
	.cout());
defparam \src_payload~62 .lut_mask = 16'h8888;
defparam \src_payload~62 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~63 (
	.dataa(saved_grant_0),
	.datab(out_payload_63),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload63),
	.cout());
defparam \src_payload~63 .lut_mask = 16'h8888;
defparam \src_payload~63 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~64 (
	.dataa(saved_grant_0),
	.datab(out_payload_64),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload64),
	.cout());
defparam \src_payload~64 .lut_mask = 16'h8888;
defparam \src_payload~64 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~65 (
	.dataa(saved_grant_0),
	.datab(out_payload_65),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload65),
	.cout());
defparam \src_payload~65 .lut_mask = 16'h8888;
defparam \src_payload~65 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[123] (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_125),
	.datad(out_payload_1251),
	.cin(gnd),
	.combout(src_data_123),
	.cout());
defparam \src_data[123] .lut_mask = 16'hEAC0;
defparam \src_data[123] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[122] (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_124),
	.datad(out_payload_1241),
	.cin(gnd),
	.combout(src_data_122),
	.cout());
defparam \src_data[122] .lut_mask = 16'hEAC0;
defparam \src_data[122] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[124] (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_126),
	.datad(out_payload_1261),
	.cin(gnd),
	.combout(src_data_124),
	.cout());
defparam \src_data[124] .lut_mask = 16'hEAC0;
defparam \src_data[124] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[125] (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_127),
	.datad(out_payload_1271),
	.cin(gnd),
	.combout(src_data_125),
	.cout());
defparam \src_data[125] .lut_mask = 16'hEAC0;
defparam \src_data[125] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[126] (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_128),
	.datad(out_payload_1281),
	.cin(gnd),
	.combout(src_data_126),
	.cout());
defparam \src_data[126] .lut_mask = 16'hEAC0;
defparam \src_data[126] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[127] (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_129),
	.datad(out_payload_1291),
	.cin(gnd),
	.combout(src_data_127),
	.cout());
defparam \src_data[127] .lut_mask = 16'hEAC0;
defparam \src_data[127] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[128] (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_130),
	.datad(out_payload_1301),
	.cin(gnd),
	.combout(src_data_128),
	.cout());
defparam \src_data[128] .lut_mask = 16'hEAC0;
defparam \src_data[128] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[129] (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(out_payload_131),
	.datad(out_payload_1311),
	.cin(gnd),
	.combout(src_data_129),
	.cout());
defparam \src_data[129] .lut_mask = 16'hEAC0;
defparam \src_data[129] .sum_lutc_input = "datac";

cycloneive_lcell_comb \packet_in_progress~0 (
	.dataa(\update_grant~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\packet_in_progress~0_combout ),
	.cout());
defparam \packet_in_progress~0 .lut_mask = 16'h5555;
defparam \packet_in_progress~0 .sum_lutc_input = "datac";

dffeas packet_in_progress(
	.clk(wire_pll7_clk_0),
	.d(\packet_in_progress~0_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\packet_in_progress~q ),
	.prn(vcc));
defparam packet_in_progress.is_wysiwyg = "true";
defparam packet_in_progress.power_up = "low";

cycloneive_lcell_comb \update_grant~0 (
	.dataa(nxt_in_ready),
	.datab(src_payload_0),
	.datac(WideOr11),
	.datad(\packet_in_progress~q ),
	.cin(gnd),
	.combout(\update_grant~0_combout ),
	.cout());
defparam \update_grant~0 .lut_mask = 16'h808F;
defparam \update_grant~0 .sum_lutc_input = "datac";

endmodule

module cycloneiv_altera_merlin_arbitrator (
	clk,
	reset,
	out_valid,
	out_valid1,
	grant_0,
	update_grant,
	grant_1)/* synthesis synthesis_greybox=0 */;
input 	clk;
input 	reset;
input 	out_valid;
input 	out_valid1;
output 	grant_0;
input 	update_grant;
output 	grant_1;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \top_priority_reg[0]~0_combout ;
wire \top_priority_reg[1]~q ;
wire \top_priority_reg[0]~1_combout ;
wire \top_priority_reg[0]~q ;


cycloneive_lcell_comb \grant[0]~0 (
	.dataa(out_valid1),
	.datab(\top_priority_reg[1]~q ),
	.datac(out_valid),
	.datad(\top_priority_reg[0]~q ),
	.cin(gnd),
	.combout(grant_0),
	.cout());
defparam \grant[0]~0 .lut_mask = 16'h08AA;
defparam \grant[0]~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \grant[1]~1 (
	.dataa(out_valid),
	.datab(\top_priority_reg[1]~q ),
	.datac(out_valid1),
	.datad(\top_priority_reg[0]~q ),
	.cin(gnd),
	.combout(grant_1),
	.cout());
defparam \grant[1]~1 .lut_mask = 16'h888A;
defparam \grant[1]~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \top_priority_reg[0]~0 (
	.dataa(update_grant),
	.datab(out_valid1),
	.datac(out_valid),
	.datad(gnd),
	.cin(gnd),
	.combout(\top_priority_reg[0]~0_combout ),
	.cout());
defparam \top_priority_reg[0]~0 .lut_mask = 16'hA8A8;
defparam \top_priority_reg[0]~0 .sum_lutc_input = "datac";

dffeas \top_priority_reg[1] (
	.clk(clk),
	.d(grant_0),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top_priority_reg[0]~0_combout ),
	.q(\top_priority_reg[1]~q ),
	.prn(vcc));
defparam \top_priority_reg[1] .is_wysiwyg = "true";
defparam \top_priority_reg[1] .power_up = "low";

cycloneive_lcell_comb \top_priority_reg[0]~1 (
	.dataa(grant_1),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\top_priority_reg[0]~1_combout ),
	.cout());
defparam \top_priority_reg[0]~1 .lut_mask = 16'h5555;
defparam \top_priority_reg[0]~1 .sum_lutc_input = "datac";

dffeas \top_priority_reg[0] (
	.clk(clk),
	.d(\top_priority_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top_priority_reg[0]~0_combout ),
	.q(\top_priority_reg[0]~q ),
	.prn(vcc));
defparam \top_priority_reg[0] .is_wysiwyg = "true";
defparam \top_priority_reg[0] .power_up = "low";

endmodule

module cycloneiv_altera_merlin_arbitrator_1 (
	clk,
	reset,
	out_valid,
	out_valid1,
	grant_0,
	update_grant,
	grant_1)/* synthesis synthesis_greybox=0 */;
input 	clk;
input 	reset;
input 	out_valid;
input 	out_valid1;
output 	grant_0;
input 	update_grant;
output 	grant_1;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \top_priority_reg[0]~0_combout ;
wire \top_priority_reg[1]~q ;
wire \top_priority_reg[0]~1_combout ;
wire \top_priority_reg[0]~q ;


cycloneive_lcell_comb \grant[0]~0 (
	.dataa(out_valid1),
	.datab(\top_priority_reg[1]~q ),
	.datac(out_valid),
	.datad(\top_priority_reg[0]~q ),
	.cin(gnd),
	.combout(grant_0),
	.cout());
defparam \grant[0]~0 .lut_mask = 16'h08AA;
defparam \grant[0]~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \grant[1]~1 (
	.dataa(out_valid),
	.datab(\top_priority_reg[1]~q ),
	.datac(out_valid1),
	.datad(\top_priority_reg[0]~q ),
	.cin(gnd),
	.combout(grant_1),
	.cout());
defparam \grant[1]~1 .lut_mask = 16'h888A;
defparam \grant[1]~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \top_priority_reg[0]~0 (
	.dataa(update_grant),
	.datab(out_valid1),
	.datac(out_valid),
	.datad(gnd),
	.cin(gnd),
	.combout(\top_priority_reg[0]~0_combout ),
	.cout());
defparam \top_priority_reg[0]~0 .lut_mask = 16'hA8A8;
defparam \top_priority_reg[0]~0 .sum_lutc_input = "datac";

dffeas \top_priority_reg[1] (
	.clk(clk),
	.d(grant_0),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top_priority_reg[0]~0_combout ),
	.q(\top_priority_reg[1]~q ),
	.prn(vcc));
defparam \top_priority_reg[1] .is_wysiwyg = "true";
defparam \top_priority_reg[1] .power_up = "low";

cycloneive_lcell_comb \top_priority_reg[0]~1 (
	.dataa(grant_1),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\top_priority_reg[0]~1_combout ),
	.cout());
defparam \top_priority_reg[0]~1 .lut_mask = 16'h5555;
defparam \top_priority_reg[0]~1 .sum_lutc_input = "datac";

dffeas \top_priority_reg[0] (
	.clk(clk),
	.d(\top_priority_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top_priority_reg[0]~0_combout ),
	.q(\top_priority_reg[0]~q ),
	.prn(vcc));
defparam \top_priority_reg[0] .is_wysiwyg = "true";
defparam \top_priority_reg[0] .power_up = "low";

endmodule

module cycloneiv_cycloneiv_mm_interconnect_0_router (
	out_data_14,
	out_data_12,
	out_data_13,
	out_data_15,
	Equal1)/* synthesis synthesis_greybox=0 */;
input 	out_data_14;
input 	out_data_12;
input 	out_data_13;
input 	out_data_15;
output 	Equal1;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;



cycloneive_lcell_comb \Equal1~0 (
	.dataa(out_data_14),
	.datab(out_data_12),
	.datac(out_data_13),
	.datad(out_data_15),
	.cin(gnd),
	.combout(Equal1),
	.cout());
defparam \Equal1~0 .lut_mask = 16'h8000;
defparam \Equal1~0 .sum_lutc_input = "datac";

endmodule

module cycloneiv_cycloneiv_mm_interconnect_0_router_1 (
	data1_36,
	data1_35,
	data1_34,
	data1_33,
	Equal1)/* synthesis synthesis_greybox=0 */;
input 	data1_36;
input 	data1_35;
input 	data1_34;
input 	data1_33;
output 	Equal1;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;



cycloneive_lcell_comb \Equal1~0 (
	.dataa(data1_36),
	.datab(data1_35),
	.datac(data1_34),
	.datad(data1_33),
	.cin(gnd),
	.combout(Equal1),
	.cout());
defparam \Equal1~0 .lut_mask = 16'h8000;
defparam \Equal1~0 .sum_lutc_input = "datac";

endmodule

module cycloneiv_cycloneiv_mm_interconnect_0_rsp_demux (
	mem_106_0,
	mem_107_0,
	full,
	full1,
	WideOr0)/* synthesis synthesis_greybox=0 */;
input 	mem_106_0;
input 	mem_107_0;
input 	full;
input 	full1;
output 	WideOr0;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;



cycloneive_lcell_comb \WideOr0~0 (
	.dataa(full1),
	.datab(full),
	.datac(mem_106_0),
	.datad(mem_107_0),
	.cin(gnd),
	.combout(WideOr0),
	.cout());
defparam \WideOr0~0 .lut_mask = 16'hAACA;
defparam \WideOr0~0 .sum_lutc_input = "datac";

endmodule

module cycloneiv_cycloneiv_mm_interconnect_0_rsp_demux_1 (
	mem_106_0,
	mem_107_0,
	full,
	full1,
	WideOr0)/* synthesis synthesis_greybox=0 */;
input 	mem_106_0;
input 	mem_107_0;
input 	full;
input 	full1;
output 	WideOr0;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;



cycloneive_lcell_comb \WideOr0~0 (
	.dataa(full1),
	.datab(full),
	.datac(mem_106_0),
	.datad(mem_107_0),
	.cin(gnd),
	.combout(WideOr0),
	.cout());
defparam \WideOr0~0 .lut_mask = 16'hAACA;
defparam \WideOr0~0 .sum_lutc_input = "datac";

endmodule

module cycloneiv_cycloneiv_mm_interconnect_0_rsp_mux (
	out_valid,
	out_valid1,
	out_payload_146,
	out_payload_1461,
	src_data_144,
	out_payload_147,
	out_payload_1471,
	src_data_145)/* synthesis synthesis_greybox=0 */;
input 	out_valid;
input 	out_valid1;
input 	out_payload_146;
input 	out_payload_1461;
output 	src_data_144;
input 	out_payload_147;
input 	out_payload_1471;
output 	src_data_145;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;



cycloneive_lcell_comb \src_data[144] (
	.dataa(out_valid),
	.datab(out_valid1),
	.datac(out_payload_146),
	.datad(out_payload_1461),
	.cin(gnd),
	.combout(src_data_144),
	.cout());
defparam \src_data[144] .lut_mask = 16'hEAC0;
defparam \src_data[144] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[145] (
	.dataa(out_valid),
	.datab(out_valid1),
	.datac(out_payload_147),
	.datad(out_payload_1471),
	.cin(gnd),
	.combout(src_data_145),
	.cout());
defparam \src_data[145] .lut_mask = 16'hEAC0;
defparam \src_data[145] .sum_lutc_input = "datac";

endmodule

module cycloneiv_cycloneiv_mm_interconnect_0_rsp_mux_1 (
	out_valid,
	out_valid1,
	out_payload_146,
	out_payload_1461,
	src_data_144,
	out_payload_147,
	out_payload_1471,
	src_data_145,
	out_payload_2,
	out_payload_21,
	src_data_0,
	out_payload_3,
	out_payload_31,
	src_data_1,
	out_payload_4,
	out_payload_41,
	src_data_2,
	out_payload_5,
	out_payload_51,
	src_data_3,
	out_payload_6,
	out_payload_61,
	src_data_4,
	out_payload_7,
	out_payload_71,
	src_data_5,
	out_payload_8,
	out_payload_81,
	src_data_6,
	out_payload_9,
	out_payload_91,
	src_data_7,
	out_payload_10,
	out_payload_101,
	src_data_8,
	out_payload_11,
	out_payload_111,
	src_data_9,
	out_payload_12,
	out_payload_121,
	src_data_10,
	out_payload_13,
	out_payload_131,
	src_data_11,
	out_payload_14,
	out_payload_141,
	src_data_12,
	out_payload_15,
	out_payload_151,
	src_data_13,
	out_payload_16,
	out_payload_161,
	src_data_14,
	out_payload_17,
	out_payload_171,
	src_data_15,
	out_payload_18,
	out_payload_181,
	src_data_16,
	out_payload_19,
	out_payload_191,
	src_data_17,
	out_payload_20,
	out_payload_201,
	src_data_18,
	out_payload_211,
	out_payload_212,
	src_data_19,
	out_payload_22,
	out_payload_221,
	src_data_20,
	out_payload_23,
	out_payload_231,
	src_data_21,
	out_payload_24,
	out_payload_241,
	src_data_22,
	out_payload_25,
	out_payload_251,
	src_data_23,
	out_payload_26,
	out_payload_261,
	src_data_24,
	out_payload_27,
	out_payload_271,
	src_data_25,
	out_payload_28,
	out_payload_281,
	src_data_26,
	out_payload_29,
	out_payload_291,
	src_data_27,
	out_payload_30,
	out_payload_301,
	src_data_28,
	out_payload_311,
	out_payload_312,
	src_data_29,
	out_payload_32,
	out_payload_321,
	src_data_30,
	out_payload_33,
	out_payload_331,
	src_data_31,
	out_payload_34,
	out_payload_341,
	src_data_32,
	out_payload_35,
	out_payload_351,
	src_data_33,
	out_payload_36,
	out_payload_361,
	src_data_34,
	out_payload_37,
	out_payload_371,
	src_data_35,
	out_payload_38,
	out_payload_381,
	src_data_36,
	out_payload_39,
	out_payload_391,
	src_data_37,
	out_payload_40,
	out_payload_401,
	src_data_38,
	out_payload_411,
	out_payload_412,
	src_data_39,
	out_payload_42,
	out_payload_421,
	src_data_40,
	out_payload_43,
	out_payload_431,
	src_data_41,
	out_payload_44,
	out_payload_441,
	src_data_42,
	out_payload_45,
	out_payload_451,
	src_data_43,
	out_payload_46,
	out_payload_461,
	src_data_44,
	out_payload_47,
	out_payload_471,
	src_data_45,
	out_payload_48,
	out_payload_481,
	src_data_46,
	out_payload_49,
	out_payload_491,
	src_data_47,
	out_payload_50,
	out_payload_501,
	src_data_48,
	out_payload_511,
	out_payload_512,
	src_data_49,
	out_payload_52,
	out_payload_521,
	src_data_50,
	out_payload_53,
	out_payload_531,
	src_data_51,
	out_payload_54,
	out_payload_541,
	src_data_52,
	out_payload_55,
	out_payload_551,
	src_data_53,
	out_payload_56,
	out_payload_561,
	src_data_54,
	out_payload_57,
	out_payload_571,
	src_data_55,
	out_payload_58,
	out_payload_581,
	src_data_56,
	out_payload_59,
	out_payload_591,
	src_data_57,
	out_payload_60,
	out_payload_601,
	src_data_58,
	out_payload_611,
	out_payload_612,
	src_data_59,
	out_payload_62,
	out_payload_621,
	src_data_60,
	out_payload_63,
	out_payload_631,
	src_data_61,
	out_payload_64,
	out_payload_641,
	src_data_62,
	out_payload_65,
	out_payload_651,
	src_data_63,
	out_payload_160,
	out_payload_1601,
	src_payload_0)/* synthesis synthesis_greybox=0 */;
input 	out_valid;
input 	out_valid1;
input 	out_payload_146;
input 	out_payload_1461;
output 	src_data_144;
input 	out_payload_147;
input 	out_payload_1471;
output 	src_data_145;
input 	out_payload_2;
input 	out_payload_21;
output 	src_data_0;
input 	out_payload_3;
input 	out_payload_31;
output 	src_data_1;
input 	out_payload_4;
input 	out_payload_41;
output 	src_data_2;
input 	out_payload_5;
input 	out_payload_51;
output 	src_data_3;
input 	out_payload_6;
input 	out_payload_61;
output 	src_data_4;
input 	out_payload_7;
input 	out_payload_71;
output 	src_data_5;
input 	out_payload_8;
input 	out_payload_81;
output 	src_data_6;
input 	out_payload_9;
input 	out_payload_91;
output 	src_data_7;
input 	out_payload_10;
input 	out_payload_101;
output 	src_data_8;
input 	out_payload_11;
input 	out_payload_111;
output 	src_data_9;
input 	out_payload_12;
input 	out_payload_121;
output 	src_data_10;
input 	out_payload_13;
input 	out_payload_131;
output 	src_data_11;
input 	out_payload_14;
input 	out_payload_141;
output 	src_data_12;
input 	out_payload_15;
input 	out_payload_151;
output 	src_data_13;
input 	out_payload_16;
input 	out_payload_161;
output 	src_data_14;
input 	out_payload_17;
input 	out_payload_171;
output 	src_data_15;
input 	out_payload_18;
input 	out_payload_181;
output 	src_data_16;
input 	out_payload_19;
input 	out_payload_191;
output 	src_data_17;
input 	out_payload_20;
input 	out_payload_201;
output 	src_data_18;
input 	out_payload_211;
input 	out_payload_212;
output 	src_data_19;
input 	out_payload_22;
input 	out_payload_221;
output 	src_data_20;
input 	out_payload_23;
input 	out_payload_231;
output 	src_data_21;
input 	out_payload_24;
input 	out_payload_241;
output 	src_data_22;
input 	out_payload_25;
input 	out_payload_251;
output 	src_data_23;
input 	out_payload_26;
input 	out_payload_261;
output 	src_data_24;
input 	out_payload_27;
input 	out_payload_271;
output 	src_data_25;
input 	out_payload_28;
input 	out_payload_281;
output 	src_data_26;
input 	out_payload_29;
input 	out_payload_291;
output 	src_data_27;
input 	out_payload_30;
input 	out_payload_301;
output 	src_data_28;
input 	out_payload_311;
input 	out_payload_312;
output 	src_data_29;
input 	out_payload_32;
input 	out_payload_321;
output 	src_data_30;
input 	out_payload_33;
input 	out_payload_331;
output 	src_data_31;
input 	out_payload_34;
input 	out_payload_341;
output 	src_data_32;
input 	out_payload_35;
input 	out_payload_351;
output 	src_data_33;
input 	out_payload_36;
input 	out_payload_361;
output 	src_data_34;
input 	out_payload_37;
input 	out_payload_371;
output 	src_data_35;
input 	out_payload_38;
input 	out_payload_381;
output 	src_data_36;
input 	out_payload_39;
input 	out_payload_391;
output 	src_data_37;
input 	out_payload_40;
input 	out_payload_401;
output 	src_data_38;
input 	out_payload_411;
input 	out_payload_412;
output 	src_data_39;
input 	out_payload_42;
input 	out_payload_421;
output 	src_data_40;
input 	out_payload_43;
input 	out_payload_431;
output 	src_data_41;
input 	out_payload_44;
input 	out_payload_441;
output 	src_data_42;
input 	out_payload_45;
input 	out_payload_451;
output 	src_data_43;
input 	out_payload_46;
input 	out_payload_461;
output 	src_data_44;
input 	out_payload_47;
input 	out_payload_471;
output 	src_data_45;
input 	out_payload_48;
input 	out_payload_481;
output 	src_data_46;
input 	out_payload_49;
input 	out_payload_491;
output 	src_data_47;
input 	out_payload_50;
input 	out_payload_501;
output 	src_data_48;
input 	out_payload_511;
input 	out_payload_512;
output 	src_data_49;
input 	out_payload_52;
input 	out_payload_521;
output 	src_data_50;
input 	out_payload_53;
input 	out_payload_531;
output 	src_data_51;
input 	out_payload_54;
input 	out_payload_541;
output 	src_data_52;
input 	out_payload_55;
input 	out_payload_551;
output 	src_data_53;
input 	out_payload_56;
input 	out_payload_561;
output 	src_data_54;
input 	out_payload_57;
input 	out_payload_571;
output 	src_data_55;
input 	out_payload_58;
input 	out_payload_581;
output 	src_data_56;
input 	out_payload_59;
input 	out_payload_591;
output 	src_data_57;
input 	out_payload_60;
input 	out_payload_601;
output 	src_data_58;
input 	out_payload_611;
input 	out_payload_612;
output 	src_data_59;
input 	out_payload_62;
input 	out_payload_621;
output 	src_data_60;
input 	out_payload_63;
input 	out_payload_631;
output 	src_data_61;
input 	out_payload_64;
input 	out_payload_641;
output 	src_data_62;
input 	out_payload_65;
input 	out_payload_651;
output 	src_data_63;
input 	out_payload_160;
input 	out_payload_1601;
output 	src_payload_0;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;



cycloneive_lcell_comb \src_data[144] (
	.dataa(out_valid),
	.datab(out_valid1),
	.datac(out_payload_146),
	.datad(out_payload_1461),
	.cin(gnd),
	.combout(src_data_144),
	.cout());
defparam \src_data[144] .lut_mask = 16'hEAC0;
defparam \src_data[144] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[145] (
	.dataa(out_valid),
	.datab(out_valid1),
	.datac(out_payload_147),
	.datad(out_payload_1471),
	.cin(gnd),
	.combout(src_data_145),
	.cout());
defparam \src_data[145] .lut_mask = 16'hEAC0;
defparam \src_data[145] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[0] (
	.dataa(out_valid),
	.datab(out_valid1),
	.datac(out_payload_2),
	.datad(out_payload_21),
	.cin(gnd),
	.combout(src_data_0),
	.cout());
defparam \src_data[0] .lut_mask = 16'hEAC0;
defparam \src_data[0] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[1] (
	.dataa(out_valid),
	.datab(out_valid1),
	.datac(out_payload_3),
	.datad(out_payload_31),
	.cin(gnd),
	.combout(src_data_1),
	.cout());
defparam \src_data[1] .lut_mask = 16'hEAC0;
defparam \src_data[1] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[2] (
	.dataa(out_valid),
	.datab(out_valid1),
	.datac(out_payload_4),
	.datad(out_payload_41),
	.cin(gnd),
	.combout(src_data_2),
	.cout());
defparam \src_data[2] .lut_mask = 16'hEAC0;
defparam \src_data[2] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[3] (
	.dataa(out_valid),
	.datab(out_valid1),
	.datac(out_payload_5),
	.datad(out_payload_51),
	.cin(gnd),
	.combout(src_data_3),
	.cout());
defparam \src_data[3] .lut_mask = 16'hEAC0;
defparam \src_data[3] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[4] (
	.dataa(out_valid),
	.datab(out_valid1),
	.datac(out_payload_6),
	.datad(out_payload_61),
	.cin(gnd),
	.combout(src_data_4),
	.cout());
defparam \src_data[4] .lut_mask = 16'hEAC0;
defparam \src_data[4] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[5] (
	.dataa(out_valid),
	.datab(out_valid1),
	.datac(out_payload_7),
	.datad(out_payload_71),
	.cin(gnd),
	.combout(src_data_5),
	.cout());
defparam \src_data[5] .lut_mask = 16'hEAC0;
defparam \src_data[5] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[6] (
	.dataa(out_valid),
	.datab(out_valid1),
	.datac(out_payload_8),
	.datad(out_payload_81),
	.cin(gnd),
	.combout(src_data_6),
	.cout());
defparam \src_data[6] .lut_mask = 16'hEAC0;
defparam \src_data[6] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[7] (
	.dataa(out_valid),
	.datab(out_valid1),
	.datac(out_payload_9),
	.datad(out_payload_91),
	.cin(gnd),
	.combout(src_data_7),
	.cout());
defparam \src_data[7] .lut_mask = 16'hEAC0;
defparam \src_data[7] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[8] (
	.dataa(out_valid),
	.datab(out_valid1),
	.datac(out_payload_10),
	.datad(out_payload_101),
	.cin(gnd),
	.combout(src_data_8),
	.cout());
defparam \src_data[8] .lut_mask = 16'hEAC0;
defparam \src_data[8] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[9] (
	.dataa(out_valid),
	.datab(out_valid1),
	.datac(out_payload_11),
	.datad(out_payload_111),
	.cin(gnd),
	.combout(src_data_9),
	.cout());
defparam \src_data[9] .lut_mask = 16'hEAC0;
defparam \src_data[9] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[10] (
	.dataa(out_valid),
	.datab(out_valid1),
	.datac(out_payload_12),
	.datad(out_payload_121),
	.cin(gnd),
	.combout(src_data_10),
	.cout());
defparam \src_data[10] .lut_mask = 16'hEAC0;
defparam \src_data[10] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[11] (
	.dataa(out_valid),
	.datab(out_valid1),
	.datac(out_payload_13),
	.datad(out_payload_131),
	.cin(gnd),
	.combout(src_data_11),
	.cout());
defparam \src_data[11] .lut_mask = 16'hEAC0;
defparam \src_data[11] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[12] (
	.dataa(out_valid),
	.datab(out_valid1),
	.datac(out_payload_14),
	.datad(out_payload_141),
	.cin(gnd),
	.combout(src_data_12),
	.cout());
defparam \src_data[12] .lut_mask = 16'hEAC0;
defparam \src_data[12] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[13] (
	.dataa(out_valid),
	.datab(out_valid1),
	.datac(out_payload_15),
	.datad(out_payload_151),
	.cin(gnd),
	.combout(src_data_13),
	.cout());
defparam \src_data[13] .lut_mask = 16'hEAC0;
defparam \src_data[13] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[14] (
	.dataa(out_valid),
	.datab(out_valid1),
	.datac(out_payload_16),
	.datad(out_payload_161),
	.cin(gnd),
	.combout(src_data_14),
	.cout());
defparam \src_data[14] .lut_mask = 16'hEAC0;
defparam \src_data[14] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[15] (
	.dataa(out_valid),
	.datab(out_valid1),
	.datac(out_payload_17),
	.datad(out_payload_171),
	.cin(gnd),
	.combout(src_data_15),
	.cout());
defparam \src_data[15] .lut_mask = 16'hEAC0;
defparam \src_data[15] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[16] (
	.dataa(out_valid),
	.datab(out_valid1),
	.datac(out_payload_18),
	.datad(out_payload_181),
	.cin(gnd),
	.combout(src_data_16),
	.cout());
defparam \src_data[16] .lut_mask = 16'hEAC0;
defparam \src_data[16] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[17] (
	.dataa(out_valid),
	.datab(out_valid1),
	.datac(out_payload_19),
	.datad(out_payload_191),
	.cin(gnd),
	.combout(src_data_17),
	.cout());
defparam \src_data[17] .lut_mask = 16'hEAC0;
defparam \src_data[17] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[18] (
	.dataa(out_valid),
	.datab(out_valid1),
	.datac(out_payload_20),
	.datad(out_payload_201),
	.cin(gnd),
	.combout(src_data_18),
	.cout());
defparam \src_data[18] .lut_mask = 16'hEAC0;
defparam \src_data[18] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[19] (
	.dataa(out_valid),
	.datab(out_valid1),
	.datac(out_payload_211),
	.datad(out_payload_212),
	.cin(gnd),
	.combout(src_data_19),
	.cout());
defparam \src_data[19] .lut_mask = 16'hEAC0;
defparam \src_data[19] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[20] (
	.dataa(out_valid),
	.datab(out_valid1),
	.datac(out_payload_22),
	.datad(out_payload_221),
	.cin(gnd),
	.combout(src_data_20),
	.cout());
defparam \src_data[20] .lut_mask = 16'hEAC0;
defparam \src_data[20] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[21] (
	.dataa(out_valid),
	.datab(out_valid1),
	.datac(out_payload_23),
	.datad(out_payload_231),
	.cin(gnd),
	.combout(src_data_21),
	.cout());
defparam \src_data[21] .lut_mask = 16'hEAC0;
defparam \src_data[21] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[22] (
	.dataa(out_valid),
	.datab(out_valid1),
	.datac(out_payload_24),
	.datad(out_payload_241),
	.cin(gnd),
	.combout(src_data_22),
	.cout());
defparam \src_data[22] .lut_mask = 16'hEAC0;
defparam \src_data[22] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[23] (
	.dataa(out_valid),
	.datab(out_valid1),
	.datac(out_payload_25),
	.datad(out_payload_251),
	.cin(gnd),
	.combout(src_data_23),
	.cout());
defparam \src_data[23] .lut_mask = 16'hEAC0;
defparam \src_data[23] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[24] (
	.dataa(out_valid),
	.datab(out_valid1),
	.datac(out_payload_26),
	.datad(out_payload_261),
	.cin(gnd),
	.combout(src_data_24),
	.cout());
defparam \src_data[24] .lut_mask = 16'hEAC0;
defparam \src_data[24] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[25] (
	.dataa(out_valid),
	.datab(out_valid1),
	.datac(out_payload_27),
	.datad(out_payload_271),
	.cin(gnd),
	.combout(src_data_25),
	.cout());
defparam \src_data[25] .lut_mask = 16'hEAC0;
defparam \src_data[25] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[26] (
	.dataa(out_valid),
	.datab(out_valid1),
	.datac(out_payload_28),
	.datad(out_payload_281),
	.cin(gnd),
	.combout(src_data_26),
	.cout());
defparam \src_data[26] .lut_mask = 16'hEAC0;
defparam \src_data[26] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[27] (
	.dataa(out_valid),
	.datab(out_valid1),
	.datac(out_payload_29),
	.datad(out_payload_291),
	.cin(gnd),
	.combout(src_data_27),
	.cout());
defparam \src_data[27] .lut_mask = 16'hEAC0;
defparam \src_data[27] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[28] (
	.dataa(out_valid),
	.datab(out_valid1),
	.datac(out_payload_30),
	.datad(out_payload_301),
	.cin(gnd),
	.combout(src_data_28),
	.cout());
defparam \src_data[28] .lut_mask = 16'hEAC0;
defparam \src_data[28] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[29] (
	.dataa(out_valid),
	.datab(out_valid1),
	.datac(out_payload_311),
	.datad(out_payload_312),
	.cin(gnd),
	.combout(src_data_29),
	.cout());
defparam \src_data[29] .lut_mask = 16'hEAC0;
defparam \src_data[29] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[30] (
	.dataa(out_valid),
	.datab(out_valid1),
	.datac(out_payload_32),
	.datad(out_payload_321),
	.cin(gnd),
	.combout(src_data_30),
	.cout());
defparam \src_data[30] .lut_mask = 16'hEAC0;
defparam \src_data[30] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[31] (
	.dataa(out_valid),
	.datab(out_valid1),
	.datac(out_payload_33),
	.datad(out_payload_331),
	.cin(gnd),
	.combout(src_data_31),
	.cout());
defparam \src_data[31] .lut_mask = 16'hEAC0;
defparam \src_data[31] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[32] (
	.dataa(out_valid),
	.datab(out_valid1),
	.datac(out_payload_34),
	.datad(out_payload_341),
	.cin(gnd),
	.combout(src_data_32),
	.cout());
defparam \src_data[32] .lut_mask = 16'hEAC0;
defparam \src_data[32] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[33] (
	.dataa(out_valid),
	.datab(out_valid1),
	.datac(out_payload_35),
	.datad(out_payload_351),
	.cin(gnd),
	.combout(src_data_33),
	.cout());
defparam \src_data[33] .lut_mask = 16'hEAC0;
defparam \src_data[33] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[34] (
	.dataa(out_valid),
	.datab(out_valid1),
	.datac(out_payload_36),
	.datad(out_payload_361),
	.cin(gnd),
	.combout(src_data_34),
	.cout());
defparam \src_data[34] .lut_mask = 16'hEAC0;
defparam \src_data[34] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[35] (
	.dataa(out_valid),
	.datab(out_valid1),
	.datac(out_payload_37),
	.datad(out_payload_371),
	.cin(gnd),
	.combout(src_data_35),
	.cout());
defparam \src_data[35] .lut_mask = 16'hEAC0;
defparam \src_data[35] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[36] (
	.dataa(out_valid),
	.datab(out_valid1),
	.datac(out_payload_38),
	.datad(out_payload_381),
	.cin(gnd),
	.combout(src_data_36),
	.cout());
defparam \src_data[36] .lut_mask = 16'hEAC0;
defparam \src_data[36] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[37] (
	.dataa(out_valid),
	.datab(out_valid1),
	.datac(out_payload_39),
	.datad(out_payload_391),
	.cin(gnd),
	.combout(src_data_37),
	.cout());
defparam \src_data[37] .lut_mask = 16'hEAC0;
defparam \src_data[37] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[38] (
	.dataa(out_valid),
	.datab(out_valid1),
	.datac(out_payload_40),
	.datad(out_payload_401),
	.cin(gnd),
	.combout(src_data_38),
	.cout());
defparam \src_data[38] .lut_mask = 16'hEAC0;
defparam \src_data[38] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[39] (
	.dataa(out_valid),
	.datab(out_valid1),
	.datac(out_payload_411),
	.datad(out_payload_412),
	.cin(gnd),
	.combout(src_data_39),
	.cout());
defparam \src_data[39] .lut_mask = 16'hEAC0;
defparam \src_data[39] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[40] (
	.dataa(out_valid),
	.datab(out_valid1),
	.datac(out_payload_42),
	.datad(out_payload_421),
	.cin(gnd),
	.combout(src_data_40),
	.cout());
defparam \src_data[40] .lut_mask = 16'hEAC0;
defparam \src_data[40] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[41] (
	.dataa(out_valid),
	.datab(out_valid1),
	.datac(out_payload_43),
	.datad(out_payload_431),
	.cin(gnd),
	.combout(src_data_41),
	.cout());
defparam \src_data[41] .lut_mask = 16'hEAC0;
defparam \src_data[41] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[42] (
	.dataa(out_valid),
	.datab(out_valid1),
	.datac(out_payload_44),
	.datad(out_payload_441),
	.cin(gnd),
	.combout(src_data_42),
	.cout());
defparam \src_data[42] .lut_mask = 16'hEAC0;
defparam \src_data[42] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[43] (
	.dataa(out_valid),
	.datab(out_valid1),
	.datac(out_payload_45),
	.datad(out_payload_451),
	.cin(gnd),
	.combout(src_data_43),
	.cout());
defparam \src_data[43] .lut_mask = 16'hEAC0;
defparam \src_data[43] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[44] (
	.dataa(out_valid),
	.datab(out_valid1),
	.datac(out_payload_46),
	.datad(out_payload_461),
	.cin(gnd),
	.combout(src_data_44),
	.cout());
defparam \src_data[44] .lut_mask = 16'hEAC0;
defparam \src_data[44] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[45] (
	.dataa(out_valid),
	.datab(out_valid1),
	.datac(out_payload_47),
	.datad(out_payload_471),
	.cin(gnd),
	.combout(src_data_45),
	.cout());
defparam \src_data[45] .lut_mask = 16'hEAC0;
defparam \src_data[45] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[46] (
	.dataa(out_valid),
	.datab(out_valid1),
	.datac(out_payload_48),
	.datad(out_payload_481),
	.cin(gnd),
	.combout(src_data_46),
	.cout());
defparam \src_data[46] .lut_mask = 16'hEAC0;
defparam \src_data[46] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[47] (
	.dataa(out_valid),
	.datab(out_valid1),
	.datac(out_payload_49),
	.datad(out_payload_491),
	.cin(gnd),
	.combout(src_data_47),
	.cout());
defparam \src_data[47] .lut_mask = 16'hEAC0;
defparam \src_data[47] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[48] (
	.dataa(out_valid),
	.datab(out_valid1),
	.datac(out_payload_50),
	.datad(out_payload_501),
	.cin(gnd),
	.combout(src_data_48),
	.cout());
defparam \src_data[48] .lut_mask = 16'hEAC0;
defparam \src_data[48] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[49] (
	.dataa(out_valid),
	.datab(out_valid1),
	.datac(out_payload_511),
	.datad(out_payload_512),
	.cin(gnd),
	.combout(src_data_49),
	.cout());
defparam \src_data[49] .lut_mask = 16'hEAC0;
defparam \src_data[49] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[50] (
	.dataa(out_valid),
	.datab(out_valid1),
	.datac(out_payload_52),
	.datad(out_payload_521),
	.cin(gnd),
	.combout(src_data_50),
	.cout());
defparam \src_data[50] .lut_mask = 16'hEAC0;
defparam \src_data[50] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[51] (
	.dataa(out_valid),
	.datab(out_valid1),
	.datac(out_payload_53),
	.datad(out_payload_531),
	.cin(gnd),
	.combout(src_data_51),
	.cout());
defparam \src_data[51] .lut_mask = 16'hEAC0;
defparam \src_data[51] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[52] (
	.dataa(out_valid),
	.datab(out_valid1),
	.datac(out_payload_54),
	.datad(out_payload_541),
	.cin(gnd),
	.combout(src_data_52),
	.cout());
defparam \src_data[52] .lut_mask = 16'hEAC0;
defparam \src_data[52] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[53] (
	.dataa(out_valid),
	.datab(out_valid1),
	.datac(out_payload_55),
	.datad(out_payload_551),
	.cin(gnd),
	.combout(src_data_53),
	.cout());
defparam \src_data[53] .lut_mask = 16'hEAC0;
defparam \src_data[53] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[54] (
	.dataa(out_valid),
	.datab(out_valid1),
	.datac(out_payload_56),
	.datad(out_payload_561),
	.cin(gnd),
	.combout(src_data_54),
	.cout());
defparam \src_data[54] .lut_mask = 16'hEAC0;
defparam \src_data[54] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[55] (
	.dataa(out_valid),
	.datab(out_valid1),
	.datac(out_payload_57),
	.datad(out_payload_571),
	.cin(gnd),
	.combout(src_data_55),
	.cout());
defparam \src_data[55] .lut_mask = 16'hEAC0;
defparam \src_data[55] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[56] (
	.dataa(out_valid),
	.datab(out_valid1),
	.datac(out_payload_58),
	.datad(out_payload_581),
	.cin(gnd),
	.combout(src_data_56),
	.cout());
defparam \src_data[56] .lut_mask = 16'hEAC0;
defparam \src_data[56] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[57] (
	.dataa(out_valid),
	.datab(out_valid1),
	.datac(out_payload_59),
	.datad(out_payload_591),
	.cin(gnd),
	.combout(src_data_57),
	.cout());
defparam \src_data[57] .lut_mask = 16'hEAC0;
defparam \src_data[57] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[58] (
	.dataa(out_valid),
	.datab(out_valid1),
	.datac(out_payload_60),
	.datad(out_payload_601),
	.cin(gnd),
	.combout(src_data_58),
	.cout());
defparam \src_data[58] .lut_mask = 16'hEAC0;
defparam \src_data[58] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[59] (
	.dataa(out_valid),
	.datab(out_valid1),
	.datac(out_payload_611),
	.datad(out_payload_612),
	.cin(gnd),
	.combout(src_data_59),
	.cout());
defparam \src_data[59] .lut_mask = 16'hEAC0;
defparam \src_data[59] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[60] (
	.dataa(out_valid),
	.datab(out_valid1),
	.datac(out_payload_62),
	.datad(out_payload_621),
	.cin(gnd),
	.combout(src_data_60),
	.cout());
defparam \src_data[60] .lut_mask = 16'hEAC0;
defparam \src_data[60] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[61] (
	.dataa(out_valid),
	.datab(out_valid1),
	.datac(out_payload_63),
	.datad(out_payload_631),
	.cin(gnd),
	.combout(src_data_61),
	.cout());
defparam \src_data[61] .lut_mask = 16'hEAC0;
defparam \src_data[61] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[62] (
	.dataa(out_valid),
	.datab(out_valid1),
	.datac(out_payload_64),
	.datad(out_payload_641),
	.cin(gnd),
	.combout(src_data_62),
	.cout());
defparam \src_data[62] .lut_mask = 16'hEAC0;
defparam \src_data[62] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[63] (
	.dataa(out_valid),
	.datab(out_valid1),
	.datac(out_payload_65),
	.datad(out_payload_651),
	.cin(gnd),
	.combout(src_data_63),
	.cout());
defparam \src_data[63] .lut_mask = 16'hEAC0;
defparam \src_data[63] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload[0] (
	.dataa(out_valid),
	.datab(out_valid1),
	.datac(out_payload_160),
	.datad(out_payload_1601),
	.cin(gnd),
	.combout(src_payload_0),
	.cout());
defparam \src_payload[0] .lut_mask = 16'hEAC0;
defparam \src_payload[0] .sum_lutc_input = "datac";

endmodule
