
15. Printing statistics.

=== rr_9x9_4 ===

   Number of wires:                 16
   Number of wire bits:            137
   Number of public wires:          16
   Number of public wire bits:     137
   Number of ports:                  3
   Number of port bits:             36
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_3_3                          1
     NR_3_6                          1
     NR_6_3                          1
     NR_6_6                          1
     customAdder12_2                 1
     customAdder9_0                  1

   Area for cell type \NR_3_3 is unknown!
   Area for cell type \NR_3_6 is unknown!
   Area for cell type \NR_6_6 is unknown!
   Area for cell type \NR_6_3 is unknown!
   Area for cell type \customAdder9_0 is unknown!
   Area for cell type \customAdder12_2 is unknown!

=== multiplier16bit_4 ===

   Number of wires:                 16
   Number of wire bits:            242
   Number of public wires:          16
   Number of public wire bits:     242
   Number of ports:                  3
   Number of port bits:             64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_7_7                          1
     NR_7_9                          1
     NR_9_7                          1
     customAdder16_0                 1
     customAdder23_6                 1
     rr_9x9_4                        1

   Area for cell type \NR_7_7 is unknown!
   Area for cell type \NR_7_9 is unknown!
   Area for cell type \NR_9_7 is unknown!
   Area for cell type \customAdder23_6 is unknown!
   Area for cell type \customAdder16_0 is unknown!
   Area for cell type \rr_9x9_4 is unknown!

=== unsignedBrentKungAdder16bit ===

   Number of wires:                 87
   Number of wire bits:            133
   Number of public wires:          87
   Number of public wire bits:     133
   Number of ports:                  3
   Number of port bits:             49
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 57
     BitwisePG                      16
     BlackCell                      11
     GrayCell                       15
     XorGate                        15

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder16_0 ===

   Number of wires:                  3
   Number of wire bits:             49
   Number of public wires:           3
   Number of public wire bits:      49
   Number of ports:                  3
   Number of port bits:             49
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder16bit      1

   Area for cell type \unsignedBrentKungAdder16bit is unknown!

=== XorGate ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     XOR2xp5_ASAP7_75t_R             1

   Chip area for module '\XorGate': 0.131220
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder12_2 ===

   Number of wires:                  3
   Number of wire bits:             35
   Number of public wires:           3
   Number of public wire bits:      35
   Number of ports:                  3
   Number of port bits:             35
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder12bit      1

   Area for cell type \unsignedBrentKungAdder12bit is unknown!

=== GrayCell ===

   Number of wires:                  5
   Number of wire bits:              5
   Number of public wires:           5
   Number of public wire bits:       5
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     AO21x1_ASAP7_75t_R              1

   Chip area for module '\GrayCell': 0.087480
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder23_6 ===

   Number of wires:                  3
   Number of wire bits:             64
   Number of public wires:           3
   Number of public wire bits:      64
   Number of ports:                  3
   Number of port bits:             64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder23bit      1

   Area for cell type \unsignedBrentKungAdder23bit is unknown!

=== BlackCell ===

   Number of wires:                  6
   Number of wire bits:              6
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  6
   Number of port bits:              6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              1
     AO21x1_ASAP7_75t_R              1

   Chip area for module '\BlackCell': 0.174960
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder9_0 ===

   Number of wires:                  3
   Number of wire bits:             28
   Number of public wires:           3
   Number of public wire bits:      28
   Number of ports:                  3
   Number of port bits:             28
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder9bit      1

   Area for cell type \unsignedBrentKungAdder9bit is unknown!

=== BitwisePG ===

   Number of wires:                  6
   Number of wire bits:              6
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     HAxp5_ASAP7_75t_R               1
     INVx1_ASAP7_75t_R               2

   Chip area for module '\BitwisePG': 1.530900
     of which used for sequential elements: 0.000000 (0.00%)

=== unsignedBrentKungAdder12bit ===

   Number of wires:                 63
   Number of wire bits:             97
   Number of public wires:          63
   Number of public wire bits:      97
   Number of ports:                  3
   Number of port bits:             37
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 41
     BitwisePG                      12
     BlackCell                       7
     GrayCell                       11
     XorGate                        11

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== unsignedBrentKungAdder23bit ===

   Number of wires:                123
   Number of wire bits:            190
   Number of public wires:         123
   Number of public wire bits:     190
   Number of ports:                  3
   Number of port bits:             70
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 82
     BitwisePG                      23
     BlackCell                      15
     GrayCell                       22
     XorGate                        22

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== unsignedBrentKungAdder9bit ===

   Number of wires:                 45
   Number of wire bits:             70
   Number of public wires:          45
   Number of public wire bits:      70
   Number of ports:                  3
   Number of port bits:             28
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 29
     BitwisePG                       9
     BlackCell                       4
     GrayCell                        8
     XorGate                         8

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== U_SP_9_7 ===

   Number of wires:                 17
   Number of wire bits:             79
   Number of public wires:          17
   Number of public wire bits:      79
   Number of ports:                 17
   Number of port bits:             79
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 63
     AND2x2_ASAP7_75t_R             63

   Chip area for module '\U_SP_9_7': 5.511240
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_9_7 ===

   Number of wires:                 94
   Number of wire bits:            123
   Number of public wires:          94
   Number of public wire bits:     123
   Number of ports:                  3
   Number of port bits:             32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_14_14                        1
     DT_9_7                          1
     U_SP_9_7                        1

   Area for cell type \BK_14_14 is unknown!
   Area for cell type \DT_9_7 is unknown!
   Area for cell type \U_SP_9_7 is unknown!

=== HalfAdder ===

   Number of wires:                  6
   Number of wire bits:              6
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     HAxp5_ASAP7_75t_R               1
     INVx1_ASAP7_75t_R               2

   Chip area for module '\HalfAdder': 1.530900
     of which used for sequential elements: 0.000000 (0.00%)

=== BK_14_14 ===

   Number of wires:                 76
   Number of wire bits:            116
   Number of public wires:          76
   Number of public wire bits:     116
   Number of ports:                  3
   Number of port bits:             43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 67
     A2O1A1Ixp33_ASAP7_75t_R         1
     A2O1A1O1Ixp25_ASAP7_75t_R       1
     AO21x1_ASAP7_75t_R              1
     AOI21xp33_ASAP7_75t_R           3
     HAxp5_ASAP7_75t_R               7
     HalfAdder                      14
     INVx1_ASAP7_75t_R              17
     NAND2xp33_ASAP7_75t_R           4
     NOR2xp33_ASAP7_75t_R            6
     O2A1O1Ixp33_ASAP7_75t_R         2
     OAI211xp5_ASAP7_75t_R           1
     OAI21xp33_ASAP7_75t_R           2
     OR2x2_ASAP7_75t_R               2
     XNOR2xp5_ASAP7_75t_R            6

   Area for cell type \HalfAdder is unknown!

   Chip area for module '\BK_14_14': 15.294420
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_6_3 ===

   Number of wires:                 35
   Number of wire bits:             50
   Number of public wires:          35
   Number of public wire bits:      50
   Number of ports:                  3
   Number of port bits:             18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_7_7                          1
     DT_6_3                          1
     U_SP_6_3                        1

   Area for cell type \BK_7_7 is unknown!
   Area for cell type \DT_6_3 is unknown!
   Area for cell type \U_SP_6_3 is unknown!

=== FullAdder ===

   Number of wires:                  7
   Number of wire bits:              7
   Number of public wires:           7
   Number of public wire bits:       7
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     FAx1_ASAP7_75t_R                1
     INVx1_ASAP7_75t_R               2

   Chip area for module '\FullAdder': 1.603800
     of which used for sequential elements: 0.000000 (0.00%)

=== BK_7_7 ===

   Number of wires:                 37
   Number of wire bits:             56
   Number of public wires:          37
   Number of public wire bits:      56
   Number of ports:                  3
   Number of port bits:             22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 31
     AO21x1_ASAP7_75t_R              2
     HAxp5_ASAP7_75t_R               4
     HalfAdder                       7
     INVx1_ASAP7_75t_R              10
     NOR2xp33_ASAP7_75t_R            2
     O2A1O1Ixp33_ASAP7_75t_R         1
     OAI21xp33_ASAP7_75t_R           1
     OR2x2_ASAP7_75t_R               2
     XNOR2xp5_ASAP7_75t_R            2

   Area for cell type \HalfAdder is unknown!

   Chip area for module '\BK_7_7': 8.412660
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_6_6 ===

   Number of wires:                 59
   Number of wire bits:             80
   Number of public wires:          59
   Number of public wire bits:      80
   Number of ports:                  3
   Number of port bits:             24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_10_10                        1
     DT_6_6                          1
     U_SP_6_6                        1

   Area for cell type \BK_10_10 is unknown!
   Area for cell type \DT_6_6 is unknown!
   Area for cell type \U_SP_6_6 is unknown!

=== DT_9_7 ===

   Number of wires:                 73
   Number of wire bits:            148
   Number of public wires:          73
   Number of public wire bits:     148
   Number of ports:                 17
   Number of port bits:             92
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 40
     FullAdder                      34
     HalfAdder                       6

   Area for cell type \HalfAdder is unknown!
   Area for cell type \FullAdder is unknown!

=== BK_10_10 ===

   Number of wires:                 52
   Number of wire bits:             80
   Number of public wires:          52
   Number of public wire bits:      80
   Number of ports:                  3
   Number of port bits:             31
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     A2O1A1O1Ixp25_ASAP7_75t_R       1
     AND2x2_ASAP7_75t_R              1
     AO221x1_ASAP7_75t_R             1
     AOI21xp33_ASAP7_75t_R           1
     HAxp5_ASAP7_75t_R               5
     HalfAdder                      10
     INVx1_ASAP7_75t_R              13
     NAND2xp33_ASAP7_75t_R           1
     NOR2xp33_ASAP7_75t_R            4
     O2A1O1Ixp33_ASAP7_75t_R         1
     OAI21xp33_ASAP7_75t_R           2
     OR2x2_ASAP7_75t_R               1
     XNOR2xp5_ASAP7_75t_R            4

   Area for cell type \HalfAdder is unknown!

   Chip area for module '\BK_10_10': 11.328660
     of which used for sequential elements: 0.000000 (0.00%)

=== U_SP_3_6 ===

   Number of wires:                 10
   Number of wire bits:             27
   Number of public wires:          10
   Number of public wire bits:      27
   Number of ports:                 10
   Number of port bits:             27
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     AND2x2_ASAP7_75t_R             18

   Chip area for module '\U_SP_3_6': 1.574640
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_3_6 ===

   Number of wires:                 35
   Number of wire bits:             50
   Number of public wires:          35
   Number of public wire bits:      50
   Number of ports:                  3
   Number of port bits:             18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_7_7                          1
     DT_3_6                          1
     U_SP_3_6                        1

   Area for cell type \BK_7_7 is unknown!
   Area for cell type \DT_3_6 is unknown!
   Area for cell type \U_SP_3_6 is unknown!

=== DT_6_3 ===

   Number of wires:                 10
   Number of wire bits:             33
   Number of public wires:          10
   Number of public wire bits:      33
   Number of ports:                 10
   Number of port bits:             33
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     FullAdder                       3
     HalfAdder                       2

   Area for cell type \HalfAdder is unknown!
   Area for cell type \FullAdder is unknown!

=== U_SP_6_6 ===

   Number of wires:                 13
   Number of wire bits:             48
   Number of public wires:          13
   Number of public wire bits:      48
   Number of ports:                 13
   Number of port bits:             48
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     AND2x2_ASAP7_75t_R             36

   Chip area for module '\U_SP_6_6': 3.149280
     of which used for sequential elements: 0.000000 (0.00%)

=== U_SP_3_3 ===

   Number of wires:                  7
   Number of wire bits:             15
   Number of public wires:           7
   Number of public wire bits:      15
   Number of ports:                  7
   Number of port bits:             15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     AND2x2_ASAP7_75t_R              9

   Chip area for module '\U_SP_3_3': 0.787320
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_3_3 ===

   Number of wires:                 20
   Number of wire bits:             29
   Number of public wires:          20
   Number of public wire bits:      29
   Number of ports:                  3
   Number of port bits:             12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_4_4                          1
     DT_3_3                          1
     U_SP_3_3                        1

   Area for cell type \BK_4_4 is unknown!
   Area for cell type \DT_3_3 is unknown!
   Area for cell type \U_SP_3_3 is unknown!

=== DT_6_6 ===

   Number of wires:                 37
   Number of wire bits:             81
   Number of public wires:          37
   Number of public wire bits:      81
   Number of ports:                 13
   Number of port bits:             57
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     FullAdder                      15
     HalfAdder                       5

   Area for cell type \HalfAdder is unknown!
   Area for cell type \FullAdder is unknown!

=== BK_4_4 ===

   Number of wires:                 21
   Number of wire bits:             31
   Number of public wires:          21
   Number of public wire bits:      31
   Number of ports:                  3
   Number of port bits:             13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     HAxp5_ASAP7_75t_R               2
     HalfAdder                       4
     INVx1_ASAP7_75t_R               6
     NOR2xp33_ASAP7_75t_R            1
     O2A1O1Ixp33_ASAP7_75t_R         1
     OAI21xp33_ASAP7_75t_R           1
     OR2x2_ASAP7_75t_R               1
     XNOR2xp5_ASAP7_75t_R            1

   Area for cell type \HalfAdder is unknown!

   Chip area for module '\BK_4_4': 4.898880
     of which used for sequential elements: 0.000000 (0.00%)

=== U_SP_7_9 ===

   Number of wires:                 17
   Number of wire bits:             79
   Number of public wires:          17
   Number of public wire bits:      79
   Number of ports:                 17
   Number of port bits:             79
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 63
     AND2x2_ASAP7_75t_R             63

   Chip area for module '\U_SP_7_9': 5.511240
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_7_9 ===

   Number of wires:                 94
   Number of wire bits:            123
   Number of public wires:          94
   Number of public wire bits:     123
   Number of ports:                  3
   Number of port bits:             32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_14_14                        1
     DT_7_9                          1
     U_SP_7_9                        1

   Area for cell type \BK_14_14 is unknown!
   Area for cell type \DT_7_9 is unknown!
   Area for cell type \U_SP_7_9 is unknown!

=== DT_3_3 ===

   Number of wires:                  7
   Number of wire bits:             18
   Number of public wires:           7
   Number of public wire bits:      18
   Number of ports:                  7
   Number of port bits:             18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     HalfAdder                       2

   Area for cell type \HalfAdder is unknown!

=== U_SP_6_3 ===

   Number of wires:                 10
   Number of wire bits:             27
   Number of public wires:          10
   Number of public wire bits:      27
   Number of ports:                 10
   Number of port bits:             27
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     AND2x2_ASAP7_75t_R             18

   Chip area for module '\U_SP_6_3': 1.574640
     of which used for sequential elements: 0.000000 (0.00%)

=== U_SP_7_7 ===

   Number of wires:                 15
   Number of wire bits:             63
   Number of public wires:          15
   Number of public wire bits:      63
   Number of ports:                 15
   Number of port bits:             63
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 49
     AND2x2_ASAP7_75t_R             49

   Chip area for module '\U_SP_7_7': 4.286520
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_7_7 ===

   Number of wires:                 76
   Number of wire bits:            101
   Number of public wires:          76
   Number of public wire bits:     101
   Number of ports:                  3
   Number of port bits:             28
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_12_12                        1
     DT_7_7                          1
     U_SP_7_7                        1

   Area for cell type \BK_12_12 is unknown!
   Area for cell type \DT_7_7 is unknown!
   Area for cell type \U_SP_7_7 is unknown!

=== DT_3_6 ===

   Number of wires:                 10
   Number of wire bits:             33
   Number of public wires:          10
   Number of public wire bits:      33
   Number of ports:                 10
   Number of port bits:             33
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     FullAdder                       3
     HalfAdder                       2

   Area for cell type \HalfAdder is unknown!
   Area for cell type \FullAdder is unknown!

=== DT_7_9 ===

   Number of wires:                 73
   Number of wire bits:            148
   Number of public wires:          73
   Number of public wire bits:     148
   Number of ports:                 17
   Number of port bits:             92
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 40
     FullAdder                      34
     HalfAdder                       6

   Area for cell type \HalfAdder is unknown!
   Area for cell type \FullAdder is unknown!

=== DT_7_7 ===

   Number of wires:                 55
   Number of wire bits:            114
   Number of public wires:          55
   Number of public wire bits:     114
   Number of ports:                 15
   Number of port bits:             74
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 30
     FullAdder                      24
     HalfAdder                       6

   Area for cell type \HalfAdder is unknown!
   Area for cell type \FullAdder is unknown!

=== BK_12_12 ===

   Number of wires:                 64
   Number of wire bits:             98
   Number of public wires:          64
   Number of public wire bits:      98
   Number of ports:                  3
   Number of port bits:             37
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 56
     A2O1A1Ixp33_ASAP7_75t_R         1
     A2O1A1O1Ixp25_ASAP7_75t_R       1
     AOI21xp33_ASAP7_75t_R           3
     HAxp5_ASAP7_75t_R               6
     HalfAdder                      12
     INVx1_ASAP7_75t_R              15
     NAND2xp33_ASAP7_75t_R           3
     NAND3xp33_ASAP7_75t_R           1
     NOR2xp33_ASAP7_75t_R            5
     O2A1O1Ixp33_ASAP7_75t_R         1
     OAI21xp33_ASAP7_75t_R           2
     OR2x2_ASAP7_75t_R               1
     XNOR2xp5_ASAP7_75t_R            5

   Area for cell type \HalfAdder is unknown!

   Chip area for module '\BK_12_12': 13.238640
     of which used for sequential elements: 0.000000 (0.00%)

=== design hierarchy ===

   multiplier16bit_4                 1
     NR_7_7                          1
       BK_12_12                      1
         HalfAdder                  12
       DT_7_7                        1
         FullAdder                  24
         HalfAdder                   6
       U_SP_7_7                      1
     NR_7_9                          1
       BK_14_14                      1
         HalfAdder                  14
       DT_7_9                        1
         FullAdder                  34
         HalfAdder                   6
       U_SP_7_9                      1
     NR_9_7                          1
       BK_14_14                      1
         HalfAdder                  14
       DT_9_7                        1
         FullAdder                  34
         HalfAdder                   6
       U_SP_9_7                      1
     customAdder16_0                 1
       unsignedBrentKungAdder16bit      1
         BitwisePG                  16
         BlackCell                  11
         GrayCell                   15
         XorGate                    15
     customAdder23_6                 1
       unsignedBrentKungAdder23bit      1
         BitwisePG                  23
         BlackCell                  15
         GrayCell                   22
         XorGate                    22
     rr_9x9_4                        1
       NR_3_3                        1
         BK_4_4                      1
           HalfAdder                 4
         DT_3_3                      1
           HalfAdder                 2
         U_SP_3_3                    1
       NR_3_6                        1
         BK_7_7                      1
           HalfAdder                 7
         DT_3_6                      1
           FullAdder                 3
           HalfAdder                 2
         U_SP_3_6                    1
       NR_6_3                        1
         BK_7_7                      1
           HalfAdder                 7
         DT_6_3                      1
           FullAdder                 3
           HalfAdder                 2
         U_SP_6_3                    1
       NR_6_6                        1
         BK_10_10                    1
           HalfAdder                10
         DT_6_6                      1
           FullAdder                15
           HalfAdder                 5
         U_SP_6_6                    1
       customAdder12_2               1
         unsignedBrentKungAdder12bit      1
           BitwisePG                12
           BlackCell                 7
           GrayCell                 11
           XorGate                  11
       customAdder9_0                1
         unsignedBrentKungAdder9bit      1
           BitwisePG                 9
           BlackCell                 4
           GrayCell                  8
           XorGate                   8

   Number of wires:               3895
   Number of wire bits:           5470
   Number of public wires:        3895
   Number of public wire bits:    5470
   Number of ports:               2113
   Number of port bits:           3435
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1498
     A2O1A1Ixp33_ASAP7_75t_R         3
     A2O1A1O1Ixp25_ASAP7_75t_R       4
     AND2x2_ASAP7_75t_R            294
     AO21x1_ASAP7_75t_R             99
     AO221x1_ASAP7_75t_R             1
     AOI21xp33_ASAP7_75t_R          10
     FAx1_ASAP7_75t_R              113
     HAxp5_ASAP7_75t_R             192
     INVx1_ASAP7_75t_R             628
     NAND2xp33_ASAP7_75t_R          12
     NAND3xp33_ASAP7_75t_R           1
     NOR2xp33_ASAP7_75t_R           26
     O2A1O1Ixp33_ASAP7_75t_R         9
     OAI211xp5_ASAP7_75t_R           2
     OAI21xp33_ASAP7_75t_R          11
     OR2x2_ASAP7_75t_R              11
     XNOR2xp5_ASAP7_75t_R           26
     XOR2xp5_ASAP7_75t_R            56

   Chip area for top module '\multiplier16bit_4': 539.576640
     of which used for sequential elements: 0.000000 (0.00%)

Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          1.32e-04   1.67e-04   8.65e-08   2.99e-04 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.32e-04   1.67e-04   8.65e-08   2.99e-04 100.0%
                          44.1%      55.8%       0.0%
Startpoint: A[2] (input port clocked by clk)
Endpoint: P[31] (output port clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ input external delay
  33.19   33.19 ^ A[2] (in)
  36.47   69.67 ^ M3/S0/_44_/Y (AND2x2_ASAP7_75t_R)
  35.07  104.74 ^ M3/S1/U1/_2_/SN (FAx1_ASAP7_75t_R)
  16.62  121.36 v M3/S1/U1/_4_/Y (INVx1_ASAP7_75t_R)
  21.71  143.07 ^ M3/S1/U10/_2_/CON (FAx1_ASAP7_75t_R)
  18.90  161.97 v M3/S1/U10/_3_/Y (INVx1_ASAP7_75t_R)
  24.72  186.69 ^ M3/S1/U23/_2_/CON (FAx1_ASAP7_75t_R)
  16.37  203.06 v M3/S1/U23/_2_/SN (FAx1_ASAP7_75t_R)
  16.88  219.94 ^ M3/S1/U23/_4_/Y (INVx1_ASAP7_75t_R)
  38.89  258.84 v M3/S1/U34/_2_/SN (FAx1_ASAP7_75t_R)
  13.38  272.22 ^ M3/S1/U34/_4_/Y (INVx1_ASAP7_75t_R)
  14.17  286.39 v M3/S2/U7/_2_/CON (HAxp5_ASAP7_75t_R)
  12.47  298.85 ^ M3/S2/U7/_2_/SN (HAxp5_ASAP7_75t_R)
  14.42  313.28 v M3/S2/U7/_4_/Y (INVx1_ASAP7_75t_R)
  22.57  335.84 ^ M3/S2/_53_/Y (NAND2xp33_ASAP7_75t_R)
  22.55  358.39 v M3/S2/_55_/Y (OAI21xp33_ASAP7_75t_R)
  22.36  380.76 ^ M3/S2/_96_/CON (HAxp5_ASAP7_75t_R)
   9.31  390.06 v M3/S2/_97_/Y (INVx1_ASAP7_75t_R)
  17.60  407.66 ^ M3/S2/_76_/Y (NOR2xp33_ASAP7_75t_R)
  23.21  430.88 ^ M3/S2/_77_/Y (XNOR2xp5_ASAP7_75t_R)
  17.52  448.40 v adder1/adder_module/uut10/_2_/CON (HAxp5_ASAP7_75t_R)
  13.08  461.48 ^ adder1/adder_module/uut10/_2_/SN (HAxp5_ASAP7_75t_R)
  15.81  477.29 v adder1/adder_module/uut10/P\\INVx1_ASAP7_75t_R/Y (INVx1_ASAP7_75t_R)
  22.84  500.13 v adder1/adder_module/uut21/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  21.64  521.77 v adder1/adder_module/uut26/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  28.06  549.83 v adder1/adder_module/uut31/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  27.38  577.21 v adder1/adder_module/uut34/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  23.94  601.16 v adder1/adder_module/uut41/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  21.81  622.97 v adder1/adder_module/uut56/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  31.13  654.09 v adder2/adder_module/uut15/_2_/SN (HAxp5_ASAP7_75t_R)
  16.78  670.87 ^ adder2/adder_module/uut15/P\\INVx1_ASAP7_75t_R/Y (INVx1_ASAP7_75t_R)
  22.58  693.45 ^ adder2/adder_module/uut30/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  19.97  713.42 ^ adder2/adder_module/uut37/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  18.71  732.13 ^ adder2/adder_module/uut40/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  26.10  758.23 ^ adder2/adder_module/uut41/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  27.26  785.49 ^ adder2/adder_module/uut43/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  24.15  809.64 ^ adder2/adder_module/uut48/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  39.53  849.17 ^ adder2/adder_module/uut81/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
   0.00  849.17 ^ P[31] (out)
         849.17   data arrival time

10000.00 10000.00   clock clk (rise edge)
   0.00 10000.00   clock network delay (ideal)
   0.00 10000.00   clock reconvergence pessimism
   0.00 10000.00   output external delay
        10000.00   data required time
---------------------------------------------------------
        10000.00   data required time
        -849.17   data arrival time
---------------------------------------------------------
        9150.83   slack (MET)


